
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075207395                       # Number of ticks simulated
final_tick                               400571921793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190979                       # Simulator instruction rate (inst/s)
host_op_rate                                   246236                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34502                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375676                       # Number of bytes of host memory used
host_seconds                                 31163.54                       # Real time elapsed on the host
sim_insts                                  5951577570                       # Number of instructions simulated
sim_ops                                    7673591842                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        63232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        26368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        26368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20224                       # Number of bytes read from this memory
system.physmem.bytes_read::total               202496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        89600                       # Number of bytes written to this memory
system.physmem.bytes_written::total             89600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          494                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           67                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          206                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          206                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          158                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1582                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             700                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  700                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58809119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3095217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7976136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     24523641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     24523641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18809394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               188332038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3095217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17976067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83332760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83332760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83332760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58809119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3095217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7976136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     24523641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     24523641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18809394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              271664798                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86433                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2011492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         49613                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2344734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2099928     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11230      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23875      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25128      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21391      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11493      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17591      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116274      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2344734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        70481                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244143                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1997089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13864                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43646                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6710376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6710376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298829                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       431236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2344734                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578738                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1763286     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245344     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122564      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86388      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69333      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28881      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18198      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2344734                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           889     36.52%     49.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1235     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141492     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20236      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123084      9.07%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72007      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5061472                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1617232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10950                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439962                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25014                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337090                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.518566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335040                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767699                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.517736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209526                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22032                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2306120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1794118     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257187     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93922      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44957      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42310      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22084      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16497      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8462      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26583      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2306120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719492                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6016486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861091                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2577881                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          178519                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       145566                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19344                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        72213                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           67786                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           17649                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          840                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1729971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1055942                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             178519                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        85435                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               216543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61173                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        103485                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           108468                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2091105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.975443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1874562     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11384      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18253      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           27263      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11386      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13286      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13758      0.66%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9887      0.47%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111326      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2091105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.069250                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.409616                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1707462                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       126723                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           214880                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1284                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40751                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        28902                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1279603                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40751                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1712040                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          41387                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        70718                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           211669                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        14535                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1276226                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          830                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2638                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         7099                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1555                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1744751                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5948273                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5948273                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1424568                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          320111                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          292                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40657                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       129903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        71307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3634                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14197                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1271447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1182993                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1839                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       203186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       469484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2091105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.565726                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.251623                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1586653     75.88%     75.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       204791      9.79%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       113172      5.41%     91.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        74309      3.55%     94.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        67640      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        20834      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15131      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5185      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3390      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2091105                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            348     12.08%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1199     41.62%     53.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1334     46.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       973779     82.31%     82.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21731      1.84%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          130      0.01%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       117647      9.94%     94.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        69706      5.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1182993                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.458901                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2881                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002435                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4461811                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1475006                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1160459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1185874                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5582                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28707                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5072                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          925                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40751                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          30197                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1610                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1271747                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           45                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       129903                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        71307                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          162                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           909                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10297                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22400                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1165026                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       111300                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17967                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              180845                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          158041                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             69545                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.451932                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1160576                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1160459                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           686978                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1742781                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.450160                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394185                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       854045                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1041702                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       230875                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          265                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        19654                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2050354                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.508060                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1627823     79.39%     79.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       201218      9.81%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        83710      4.08%     93.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        42786      2.09%     95.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        31713      1.55%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        18307      0.89%     97.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        11375      0.55%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9307      0.45%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24115      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2050354                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       854045                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1041702                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                167408                       # Number of memory references committed
system.switch_cpus1.commit.loads               101186                       # Number of loads committed
system.switch_cpus1.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            144779                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           941697                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        20329                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24115                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3298803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2586000                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 486776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             854045                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1041702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       854045                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      3.018437                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.018437                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.331297                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.331297                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5288197                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1584880                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1212481                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          230701                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       192242                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22716                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        89488                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81990                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24276                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1995809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1264909                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             230701                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       106266                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               262650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64348                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         98426                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         1064                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           125644                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2399395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.648373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.024270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2136745     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           15904      0.66%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20073      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           32188      1.34%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13097      0.55%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17112      0.71%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           19858      0.83%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9352      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          135066      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2399395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089473                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490572                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1985183                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       111488                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           261356                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41203                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34792                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1545347                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41203                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1987667                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6327                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        99146                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           258993                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6053                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1535470                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           845                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4118                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2145663                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7135256                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7135256                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1758080                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          387554                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22327                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       145407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16790                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1496949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1424007                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2005                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       204203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       432167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2399395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.593486                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.317363                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1797663     74.92%     74.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       273366     11.39%     86.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       112124      4.67%     90.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        63540      2.65%     93.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        84605      3.53%     97.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27013      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        26402      1.10%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        13580      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1102      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2399395                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10030     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1398     10.99%     89.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1290     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1199898     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19247      1.35%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       131012      9.20%     94.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73676      5.17%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1424007                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.552275                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              12718                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008931                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5262128                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1701539                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1384509                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1436725                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31142                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1414                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41203                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4728                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          643                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1497317                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       145407                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73996                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25850                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1397575                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       128258                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        26428                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              201910                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          196986                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73652                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.542024                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1384543                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1384509                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           829205                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2229822                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.536957                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371870                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1022640                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1260033                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       237283                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22697                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2358192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534322                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353454                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1824560     77.37%     77.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       270788     11.48%     88.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        98113      4.16%     93.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        48681      2.06%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44585      1.89%     96.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18896      0.80%     97.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18740      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8916      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24913      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2358192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1022640                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1260033                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                186847                       # Number of memory references committed
system.switch_cpus2.commit.loads               114265                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182595                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1134450                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        26000                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24913                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3830582                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3035857                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1022640                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1260033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1022640                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.521353                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.521353                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.396613                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.396613                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6285732                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1937236                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1427064                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          204230                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       167432                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21804                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82232                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77467                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20678                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          956                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1953393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1167069                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             204230                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98145                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               255064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          62888                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         96237                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           122026                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2345384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.609290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2090320     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27078      1.15%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           31493      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17187      0.73%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19506      0.83%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11235      0.48%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7640      0.33%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20045      0.85%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          120880      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2345384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079207                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452627                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1937397                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       112812                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           252806                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2025                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40339                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33044                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1424512                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40339                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1940910                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16611                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        87323                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           251305                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8891                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1422593                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1735                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1979651                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6622866                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6622866                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1655230                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          324421                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26360                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       136673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        73015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1705                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16041                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1418351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1330348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1937                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       198122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       462905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2345384                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567220                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260323                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1786389     76.17%     76.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       223798      9.54%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121056      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        83715      3.57%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        73330      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        37416      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9294      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5959      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4427      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2345384                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            327     10.68%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1415     46.23%     56.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1319     43.09%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1114150     83.75%     83.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20768      1.56%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       122923      9.24%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        72346      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1330348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3061                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002301                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5011078                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1616877                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1305531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1333409                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3168                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27181                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2197                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40339                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12422                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1059                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1418719                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       136673                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        73015                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24724                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1308463                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       114813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        21885                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              187121                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182148                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             72308                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507464                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1305623                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1305531                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           777163                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2038650                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506327                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381215                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       971769                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1192093                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       226636                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21768                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2305045                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.517167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.334563                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1817837     78.86%     78.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       226045      9.81%     88.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95159      4.13%     92.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        56247      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        39163      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25587      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13553      0.59%     98.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10548      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        20906      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2305045                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       971769                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1192093                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                180310                       # Number of memory references committed
system.switch_cpus3.commit.loads               109492                       # Number of loads committed
system.switch_cpus3.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            170591                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1074718                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24240                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        20906                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3702868                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2877799                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 233052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             971769                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1192093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       971769                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.653343                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.653343                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.376883                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.376883                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5899744                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1815695                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1326704                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          196556                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       176874                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        12110                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        79003                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           68401                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10720                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          541                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2065903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1234343                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             196556                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        79121                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               243359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          38149                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        102090                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           120224                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        11985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2437122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.594943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.921826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2193763     90.01%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            8442      0.35%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18058      0.74%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            7142      0.29%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           39678      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           35670      1.46%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6762      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           14526      0.60%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          113081      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2437122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076231                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.478718                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2053099                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       115287                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           242400                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          739                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         25591                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        17532                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          179                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1447046                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1109                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         25591                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2055934                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          94623                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13039                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           240376                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7553                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1445282                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2828                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1706763                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6801058                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6801058                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1479400                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          227352                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21054                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       336794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       169240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1619                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8308                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1440410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1374682                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1028                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       130276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       316703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2437122                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.564060                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.359839                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1947373     79.90%     79.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       146990      6.03%     85.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       121015      4.97%     90.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        52114      2.14%     93.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        65944      2.71%     95.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        63031      2.59%     98.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        35961      1.48%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2929      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1765      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2437122                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3459     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         26598     86.20%     97.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          800      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       867587     63.11%     63.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        12092      0.88%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       326288     23.74%     87.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       168633     12.27%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1374682                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533146                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              30857                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022447                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5218371                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1570908                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1361245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1405539                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2501                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        16140                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1521                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         25591                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          90496                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1884                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1440581                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       336794                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       169240                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         6344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        13864                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1363779                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       325087                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        10903                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              493684                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          178555                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            168597                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.528917                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1361363                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1361245                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           736787                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1457376                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.527934                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505557                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1096577                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1288865                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       151836                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        12163                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2411531                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534459                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355965                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1942955     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       171846      7.13%     87.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        80372      3.33%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        79055      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        21478      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        91407      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7046      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5089      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        12283      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2411531                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1096577                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1288865                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                488365                       # Number of memory references committed
system.switch_cpus4.commit.loads               320651                       # Number of loads committed
system.switch_cpus4.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            170296                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1146180                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12560                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        12283                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3839949                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2907012                       # The number of ROB writes
system.switch_cpus4.timesIdled                  46278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 141314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1096577                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1288865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1096577                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.351350                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.351350                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.425288                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.425288                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6731564                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1587643                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1713093                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          196499                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       176831                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12020                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        77385                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           68386                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10666                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          533                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2065232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1234088                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             196499                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        79052                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               243256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          37859                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        102803                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           120094                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2436865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.594869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.921773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2193609     90.02%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8401      0.34%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18044      0.74%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7121      0.29%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           39705      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           35625      1.46%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6746      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           14569      0.60%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          113045      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2436865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076209                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.478619                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2052804                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       115616                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           242301                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          743                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         25395                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17524                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          179                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1446768                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1109                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         25395                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2055575                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          94382                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13866                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           240365                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7276                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1445021                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2664                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2871                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           43                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1705887                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6800236                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6800236                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1480118                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          225763                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20462                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       336975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       169379                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1619                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8310                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1440271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1374842                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1027                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       129534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       315295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2436865                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.564185                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.360295                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1947270     79.91%     79.91% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       146780      6.02%     85.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       121157      4.97%     90.90% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        51984      2.13%     93.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        65799      2.70%     95.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        63116      2.59%     98.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        36049      1.48%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2954      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1756      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2436865                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3492     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         26661     86.14%     97.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          799      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       867385     63.09%     63.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        12071      0.88%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       326519     23.75%     87.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       168785     12.28%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1374842                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533208                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              30952                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022513                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5218528                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1570024                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1361432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1405794                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2489                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        16011                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1505                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         25395                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          90520                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1868                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1440442                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       336975                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       169379                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13791                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1363942                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       325322                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10900                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              494070                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          178589                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            168748                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.528980                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1361548                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1361432                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           736791                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1457484                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.528007                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505523                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1097259                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1289640                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       150933                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12072                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2411470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534794                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356303                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1942684     80.56%     80.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       171737      7.12%     87.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        80605      3.34%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        79113      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        21367      0.89%     95.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        91538      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7073      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5066      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        12287      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2411470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1097259                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1289640                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                488830                       # Number of memory references committed
system.switch_cpus5.commit.loads               320961                       # Number of loads committed
system.switch_cpus5.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            170389                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1146862                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12560                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        12287                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3839756                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2906560                       # The number of ROB writes
system.switch_cpus5.timesIdled                  46282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 141571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1097259                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1289640                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1097259                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.349888                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.349888                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.425552                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.425552                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6733001                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1587477                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1713246                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204275                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       167309                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21666                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82732                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77612                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20702                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          953                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1951931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1166519                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204275                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98314                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               255026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          62369                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        103077                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           121769                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2350391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2095365     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27068      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           31476      1.34%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17237      0.73%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19644      0.84%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11277      0.48%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7494      0.32%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20010      0.85%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          120820      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2350391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.079224                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.452413                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1935987                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       119606                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           252786                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2002                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40005                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33180                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          353                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1423738                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40005                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1939431                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          18452                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        92315                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251383                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8800                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1421902                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1820                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4313                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1978451                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6619951                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6619951                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1657162                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          321288                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          372                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            25844                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1763                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16030                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1418089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1330981                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1948                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       196314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       458084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2350391                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566281                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259399                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1791151     76.21%     76.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       223866      9.52%     85.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       121148      5.15%     90.89% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        83663      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        73371      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        37538      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9302      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5972      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4380      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2350391                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            330     10.74%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1422     46.29%     57.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1320     42.97%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1114340     83.72%     83.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20826      1.56%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123158      9.25%     94.55% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72496      5.45%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1330981                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.516197                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3072                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002308                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5017372                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1614813                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1306463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1334053                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3274                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        26980                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2264                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40005                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          14516                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1054                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1418463                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136673                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73209                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          211                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24503                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1309312                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       115075                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21668                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              187531                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          182400                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             72456                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507793                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1306544                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1306463                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           777554                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2038909                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506688                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381358                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       973040                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1193649                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       224823                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21637                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2310386                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.516645                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.334133                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1822674     78.89%     78.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       226225      9.79%     88.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        95151      4.12%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        56370      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        39367      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25551      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13509      0.58%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10577      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20962      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2310386                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       973040                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1193649                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                180638                       # Number of memory references committed
system.switch_cpus6.commit.loads               109693                       # Number of loads committed
system.switch_cpus6.commit.membars                162                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            170815                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1076145                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24280                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20962                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3707896                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2876952                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 228045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             973040                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1193649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       973040                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.649877                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.649877                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377376                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377376                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5904422                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1816263                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1326624                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           324                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          192726                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       170877                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        16798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       125083                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          119952                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           11825                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1998622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1091278                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             192726                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       131777                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               242231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          54614                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         50348                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122210                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        16385                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2328928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.529287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.782886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2086697     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           36043      1.55%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18981      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           35053      1.51%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           32377      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5233      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9060      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           93717      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2328928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074745                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.423233                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1948839                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       100820                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           241615                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          275                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37378                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1228643                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37378                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1954538                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          67065                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        17821                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           236957                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        15168                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1226043                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1001                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        13347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1616854                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5565088                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5565088                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1286117                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          330737                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            28786                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       213856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        36662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          198                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1217884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1131651                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       234181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       492781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2328928                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.485911                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.103740                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1832523     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       162640      6.98%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       158549      6.81%     92.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95354      4.09%     96.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        50505      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        13282      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15406      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          367      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2328928                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2067     58.06%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           830     23.31%     81.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          663     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       892505     78.87%     78.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9230      0.82%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       193554     17.10%     96.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        36279      3.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1131651                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.438890                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3560                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003146                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4596885                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1452238                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1101063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1135211                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        45743                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37378                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          43085                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1837                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1218049                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       213856                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        36662                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        17742                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1115102                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       190271                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16549                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              226543                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          168886                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             36272                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.432472                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1101446                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1101063                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           665730                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1477051                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.427027                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.450716                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       867457                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       981478                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       236630                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        16532                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2291550                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.428303                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.294640                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1923833     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       145987      6.37%     90.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        92594      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        28902      1.26%     95.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        47728      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         9771      0.43%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6262      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5526      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30947      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2291550                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       867457                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        981478                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                203677                       # Number of memory references committed
system.switch_cpus7.commit.loads               168113                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            150500                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           858679                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12654                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30947                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3478711                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2473617                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 249508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             867457                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               981478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       867457                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.972408                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.972408                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336428                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336428                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5169340                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1443084                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1289994                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l20.replacements                           107                       # number of replacements
system.l20.tagsinuse                      4094.651512                       # Cycle average of tags in use
system.l20.total_refs                          193957                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.022891                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    21.730389                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    41.418527                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3941.479705                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010112                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.962275                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          318                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l20.Writeback_hits::total                  105                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          321                       # number of demand (read+write) hits
system.l20.demand_hits::total                     323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          321                       # number of overall hits
system.l20.overall_hits::total                    323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           80                       # number of demand (read+write) misses
system.l20.demand_misses::total                   107                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           80                       # number of overall misses
system.l20.overall_misses::total                  107                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36273979                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41566262                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       77840241                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36273979                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41566262                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        77840241                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36273979                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41566262                       # number of overall miss cycles
system.l20.overall_miss_latency::total       77840241                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.201005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519578.275000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 727478.887850                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519578.275000                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 727478.887850                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519578.275000                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 727478.887850                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  57                       # number of writebacks
system.l20.writebacks::total                       57                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           80                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           80                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           80                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     35819320                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     70152291                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     35819320                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     70152291                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34332971                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     35819320                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     70152291                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447741.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 655628.887850                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447741.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 655628.887850                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1271591.518519                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447741.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 655628.887850                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           519                       # number of replacements
system.l21.tagsinuse                      4090.725816                       # Cycle average of tags in use
system.l21.total_refs                          318725                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4609                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.152745                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          308.199799                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.413421                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   223.353807                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3539.758788                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.075244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004495                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.054530                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000244                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.864199                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998712                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          518                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    519                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             509                       # number of Writeback hits
system.l21.Writeback_hits::total                  509                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          521                       # number of demand (read+write) hits
system.l21.demand_hits::total                     522                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          521                       # number of overall hits
system.l21.overall_hits::total                    522                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          442                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  469                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           52                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 52                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          494                       # number of demand (read+write) misses
system.l21.demand_misses::total                   521                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          494                       # number of overall misses
system.l21.overall_misses::total                  521                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     27099744                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    247376988                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      274476732                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     22333988                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     22333988                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     27099744                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    269710976                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       296810720                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     27099744                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    269710976                       # number of overall miss cycles
system.l21.overall_miss_latency::total      296810720                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          960                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                988                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          509                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              509                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         1015                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                1043                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         1015                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               1043                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.460417                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.474696                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.945455                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.945455                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.486700                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.499521                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.486700                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.499521                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1003694.222222                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 559676.443439                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 585238.234542                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 429499.769231                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 429499.769231                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1003694.222222                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 545973.635628                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 569694.280230                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1003694.222222                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 545973.635628                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 569694.280230                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 307                       # number of writebacks
system.l21.writebacks::total                      307                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          442                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             469                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           52                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            52                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          494                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              521                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          494                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             521                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25151394                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    215482025                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    240633419                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     18572480                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     18572480                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25151394                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    234054505                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    259205899                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25151394                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    234054505                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    259205899                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.460417                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.474696                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.945455                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.945455                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.486700                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.499521                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.486700                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.499521                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 931533.111111                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 487515.893665                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 513077.652452                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 357163.076923                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 357163.076923                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 931533.111111                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 473794.544534                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 497516.120921                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 931533.111111                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 473794.544534                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 497516.120921                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            93                       # number of replacements
system.l22.tagsinuse                      4095.752283                       # Cycle average of tags in use
system.l22.total_refs                          181606                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l22.avg_refs                         43.373776                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          135.584144                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.760539                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    33.495947                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3914.911652                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033102                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002871                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008178                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.955789                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999940                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          322                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    324                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             108                       # number of Writeback hits
system.l22.Writeback_hits::total                  108                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          324                       # number of demand (read+write) hits
system.l22.demand_hits::total                     326                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          324                       # number of overall hits
system.l22.overall_hits::total                    326                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           67                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   93                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           67                       # number of demand (read+write) misses
system.l22.demand_misses::total                    93                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           67                       # number of overall misses
system.l22.overall_misses::total                   93                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     46298564                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     31960774                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       78259338                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     46298564                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     31960774                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        78259338                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     46298564                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     31960774                       # number of overall miss cycles
system.l22.overall_miss_latency::total       78259338                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          389                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                417                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          108                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              108                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          391                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 419                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          391                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                419                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.172237                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.223022                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.171355                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.221957                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.928571                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.171355                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.221957                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst      1780714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 477026.477612                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 841498.258065                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst      1780714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 477026.477612                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 841498.258065                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst      1780714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 477026.477612                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 841498.258065                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  55                       # number of writebacks
system.l22.writebacks::total                       55                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           67                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              93                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           67                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               93                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           67                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              93                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     44431764                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     27150174                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     71581938                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     44431764                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     27150174                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     71581938                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     44431764                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     27150174                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     71581938                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.172237                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.223022                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.171355                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.221957                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.928571                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.171355                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.221957                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst      1708914                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 405226.477612                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 769698.258065                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst      1708914                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 405226.477612                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 769698.258065                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst      1708914                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 405226.477612                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 769698.258065                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           125                       # number of replacements
system.l23.tagsinuse                      4095.239218                       # Cycle average of tags in use
system.l23.total_refs                          261208                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.882966                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          258.528188                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.755373                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    46.276031                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3776.679625                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.063117                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003358                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.011298                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.922041                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999814                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          372                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             222                       # number of Writeback hits
system.l23.Writeback_hits::total                  222                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          372                       # number of demand (read+write) hits
system.l23.demand_hits::total                     372                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          372                       # number of overall hits
system.l23.overall_hits::total                    372                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          110                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          110                       # number of demand (read+write) misses
system.l23.demand_misses::total                   124                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          110                       # number of overall misses
system.l23.overall_misses::total                  124                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6596899                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     56575123                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       63172022                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6596899                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     56575123                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        63172022                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6596899                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     56575123                       # number of overall miss cycles
system.l23.overall_miss_latency::total       63172022                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          482                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                496                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          222                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              222                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          482                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 496                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          482                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                496                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.228216                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.228216                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.228216                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 514319.300000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 509451.790323                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 514319.300000                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 509451.790323                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 514319.300000                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 509451.790323                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  80                       # number of writebacks
system.l23.writebacks::total                       80                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          110                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          110                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          110                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     48669718                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     54261417                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     48669718                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     54261417                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     48669718                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     54261417                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 442451.981818                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 437592.072581                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 442451.981818                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 437592.072581                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 442451.981818                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 437592.072581                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           220                       # number of replacements
system.l24.tagsinuse                             4096                       # Cycle average of tags in use
system.l24.total_refs                          225559                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.261121                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.306510                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    90.444719                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3980.248771                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003249                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.022081                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.971740                       # Average percentage of cache occupancy
system.l24.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          541                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    541                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             219                       # number of Writeback hits
system.l24.Writeback_hits::total                  219                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          541                       # number of demand (read+write) hits
system.l24.demand_hits::total                     541                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          541                       # number of overall hits
system.l24.overall_hits::total                    541                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          206                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  220                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          206                       # number of demand (read+write) misses
system.l24.demand_misses::total                   220                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          206                       # number of overall misses
system.l24.overall_misses::total                  220                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      5250374                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    104827096                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      110077470                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      5250374                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    104827096                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       110077470                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      5250374                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    104827096                       # number of overall miss cycles
system.l24.overall_miss_latency::total      110077470                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          747                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                761                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          219                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              219                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          747                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 761                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          747                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                761                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.275770                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.289093                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.275770                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.289093                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.275770                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.289093                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 375026.714286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 508869.398058                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 500352.136364                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 375026.714286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 508869.398058                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 500352.136364                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 375026.714286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 508869.398058                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 500352.136364                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  49                       # number of writebacks
system.l24.writebacks::total                       49                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          206                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             220                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          206                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              220                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          206                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             220                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      4244263                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     90031339                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     94275602                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      4244263                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     90031339                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     94275602                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      4244263                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     90031339                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     94275602                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.275770                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.289093                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.275770                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.289093                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.275770                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.289093                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 303161.642857                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 437045.334951                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 428525.463636                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 303161.642857                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 437045.334951                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 428525.463636                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 303161.642857                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 437045.334951                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 428525.463636                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           220                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          225558                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.260890                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.334561                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    90.490484                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3980.174955                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003256                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.022092                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.971722                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          540                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    540                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             219                       # number of Writeback hits
system.l25.Writeback_hits::total                  219                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          540                       # number of demand (read+write) hits
system.l25.demand_hits::total                     540                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          540                       # number of overall hits
system.l25.overall_hits::total                    540                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          206                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  220                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          206                       # number of demand (read+write) misses
system.l25.demand_misses::total                   220                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          206                       # number of overall misses
system.l25.overall_misses::total                  220                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      5604851                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    103684283                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      109289134                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      5604851                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    103684283                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       109289134                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      5604851                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    103684283                       # number of overall miss cycles
system.l25.overall_miss_latency::total      109289134                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          746                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                760                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          219                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              219                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          746                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 760                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          746                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                760                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.276139                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.289474                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.276139                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.289474                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.276139                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.289474                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 400346.500000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 503321.762136                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 496768.790909                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 400346.500000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 503321.762136                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 496768.790909                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 400346.500000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 503321.762136                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 496768.790909                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  49                       # number of writebacks
system.l25.writebacks::total                       49                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          206                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             220                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          206                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              220                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          206                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             220                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      4599651                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     88891399                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     93491050                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      4599651                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     88891399                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     93491050                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      4599651                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     88891399                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     93491050                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.276139                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.289474                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.276139                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.289474                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.276139                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.289474                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 328546.500000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 431511.645631                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 424959.318182                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 328546.500000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 431511.645631                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 424959.318182                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 328546.500000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 431511.645631                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 424959.318182                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           125                       # number of replacements
system.l26.tagsinuse                      4095.234669                       # Cycle average of tags in use
system.l26.total_refs                          261223                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.886520                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          258.530254                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.754479                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    46.216593                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3776.733343                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.063118                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003358                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.011283                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.922054                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999813                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          381                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    381                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             228                       # number of Writeback hits
system.l26.Writeback_hits::total                  228                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          381                       # number of demand (read+write) hits
system.l26.demand_hits::total                     381                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          381                       # number of overall hits
system.l26.overall_hits::total                    381                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          110                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          110                       # number of demand (read+write) misses
system.l26.demand_misses::total                   124                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          110                       # number of overall misses
system.l26.overall_misses::total                  124                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6505078                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     56529432                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       63034510                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6505078                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     56529432                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        63034510                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6505078                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     56529432                       # number of overall miss cycles
system.l26.overall_miss_latency::total       63034510                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          491                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                505                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          228                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              228                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          491                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 505                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          491                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                505                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.224033                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.245545                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.224033                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.245545                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.224033                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.245545                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 513903.927273                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 508342.822581                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 513903.927273                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 508342.822581                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 513903.927273                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 508342.822581                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  80                       # number of writebacks
system.l26.writebacks::total                       80                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          110                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          110                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          110                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     48626527                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     54125905                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     48626527                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     54125905                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     48626527                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     54125905                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.224033                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.245545                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.224033                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.245545                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.224033                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.245545                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 442059.336364                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 436499.233871                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 442059.336364                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 436499.233871                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 442059.336364                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 436499.233871                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           173                       # number of replacements
system.l27.tagsinuse                             4096                       # Cycle average of tags in use
system.l27.total_refs                           75602                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4269                       # Sample count of references to valid blocks.
system.l27.avg_refs                         17.709534                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.949437                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    76.812975                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3926.237588                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003406                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.018753                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.958554                       # Average percentage of cache occupancy
system.l27.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          344                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l27.Writeback_hits::total                   70                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          344                       # number of demand (read+write) hits
system.l27.demand_hits::total                     344                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          344                       # number of overall hits
system.l27.overall_hits::total                    344                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          158                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          158                       # number of demand (read+write) misses
system.l27.demand_misses::total                   173                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          158                       # number of overall misses
system.l27.overall_misses::total                  173                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      7131320                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     67284750                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       74416070                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      7131320                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     67284750                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        74416070                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      7131320                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     67284750                       # number of overall miss cycles
system.l27.overall_miss_latency::total       74416070                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          502                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                517                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          502                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 517                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          502                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                517                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.314741                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.334623                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.314741                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.334623                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.314741                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.334623                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 475421.333333                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 425852.848101                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 430150.693642                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 475421.333333                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 425852.848101                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 430150.693642                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 475421.333333                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 425852.848101                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 430150.693642                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  24                       # number of writebacks
system.l27.writebacks::total                       24                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          158                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          158                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              173                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          158                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             173                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      6054234                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     55934774                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     61989008                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      6054234                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     55934774                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     61989008                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      6054234                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     55934774                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     61989008                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.334623                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.334623                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.314741                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.334623                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 403615.600000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 354017.556962                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 358317.965318                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 403615.600000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 354017.556962                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 358317.965318                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 403615.600000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 354017.556962                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 358317.965318                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.982151                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488357.930556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    22.982151                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798048                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124433                       # number of overall hits
system.cpu0.icache.overall_hits::total         124433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42091395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42091395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.721461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   142.990291                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   113.009709                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.558556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.441444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    235043427                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    235043427                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    236310033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236310033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    236310033                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236310033                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186690.569500                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186690.569500                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185341.202353                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185341.202353                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185341.202353                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185341.202353                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     62908863                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62908863                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     63101163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     63101163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     63101163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     63101163                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158062.469849                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 158062.469849                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157359.508728                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157359.508728                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157359.508728                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157359.508728                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.933681                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753879565                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1455365.955598                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.933681                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.030342                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.815599                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       108428                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         108428                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       108428                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          108428                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       108428                       # number of overall hits
system.cpu1.icache.overall_hits::total         108428                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.cpu1.icache.overall_misses::total           40                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     40470839                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     40470839                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     40470839                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     40470839                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     40470839                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     40470839                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       108468                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       108468                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       108468                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       108468                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       108468                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       108468                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000369                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000369                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1011770.975000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1011770.975000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1011770.975000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1011770.975000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1011770.975000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1011770.975000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     27410534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     27410534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     27410534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     27410534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     27410534                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     27410534                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000258                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000258                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000258                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 978947.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 978947.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 978947.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 978947.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 978947.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 978947.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1014                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125609073                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1270                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              98904.781890                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   184.269673                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    71.730327                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.719803                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.280197                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        81799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          81799                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        65420                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         65420                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          144                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          132                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       147219                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          147219                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       147219                       # number of overall hits
system.cpu1.dcache.overall_hits::total         147219                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2338                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2338                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          444                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2782                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2782                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    730080197                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    730080197                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    189786986                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    189786986                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    919867183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    919867183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    919867183                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    919867183                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        84137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        84137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        65864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        65864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       150001                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       150001                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       150001                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       150001                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027788                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027788                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006741                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018547                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018547                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018547                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018547                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 312266.979042                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 312266.979042                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 427448.166667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 427448.166667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 330649.598490                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 330649.598490                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 330649.598490                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 330649.598490                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          509                       # number of writebacks
system.cpu1.dcache.writebacks::total              509                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1378                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1378                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1767                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1767                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          960                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          960                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1015                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1015                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    285599849                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    285599849                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     22957888                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     22957888                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    308557737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    308557737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    308557737                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    308557737                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000835                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000835                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006767                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006767                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006767                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006767                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 297499.842708                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 297499.842708                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 417416.145455                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 417416.145455                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 303997.770443                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 303997.770443                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 303997.770443                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 303997.770443                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.004432                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753574946                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1560196.575569                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.004432                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019238                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125605                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125605                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125605                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125605                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125605                       # number of overall hits
system.cpu2.icache.overall_hits::total         125605                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     68728370                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     68728370                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     68728370                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     68728370                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     68728370                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     68728370                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125643                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125643                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000302                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000302                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1808641.315789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1808641.315789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1808641.315789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1808641.315789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1808641.315789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1808641.315789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       737114                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       368557                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     46672797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     46672797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     46672797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     46672797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     46672797                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     46672797                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1666885.607143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1666885.607143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1666885.607143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   391                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               109420634                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              169119.990726                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   141.432307                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   114.567693                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.552470                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.447530                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        98326                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          98326                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72216                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72216                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          182                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       170542                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          170542                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       170542                       # number of overall hits
system.cpu2.dcache.overall_hits::total         170542                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1004                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            7                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1011                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1011                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1011                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1011                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    139305706                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    139305706                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       564738                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       564738                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    139870444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    139870444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    139870444                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    139870444                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        99330                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        99330                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       171553                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       171553                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       171553                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       171553                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010108                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010108                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 138750.703187                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 138750.703187                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80676.857143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80676.857143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 138348.609298                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138348.609298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 138348.609298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138348.609298                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu2.dcache.writebacks::total              108                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          615                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          620                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          391                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     53421373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     53421373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     53549573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     53549573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     53549573                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     53549573                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003916                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003916                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002279                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002279                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137330.007712                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 137330.007712                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136955.429668                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.754438                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750705737                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513519.631048                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.754438                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022042                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794478                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       122007                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         122007                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       122007                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          122007                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       122007                       # number of overall hits
system.cpu3.icache.overall_hits::total         122007                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8944887                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8944887                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8944887                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8944887                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8944887                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8944887                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       122026                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       122026                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       122026                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       122026                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 470783.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 470783.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 470783.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6713523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6713523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6713523                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 479537.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   482                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118287021                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   738                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              160280.516260                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.086184                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.913816                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.625337                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.374663                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84247                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84247                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        70387                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70387                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          160                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       154634                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          154634                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       154634                       # number of overall hits
system.cpu3.dcache.overall_hits::total         154634                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1649                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1649                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           84                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1733                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1733                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    352847957                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    352847957                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52559054                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52559054                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    405407011                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    405407011                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    405407011                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    405407011                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        85896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        85896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       156367                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       156367                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       156367                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       156367                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019198                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019198                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 213976.929654                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 213976.929654                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 625703.023810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 625703.023810                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233933.647432                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233933.647432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233933.647432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233933.647432                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       654833                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       654833                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu3.dcache.writebacks::total              222                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1251                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          482                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     81792469                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     81792469                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     81792469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     81792469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     81792469                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     81792469                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169693.919087                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169693.919087                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.305574                       # Cycle average of tags in use
system.cpu4.icache.total_refs               769304920                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1381157.845601                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.305574                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021323                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891515                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       120203                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         120203                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       120203                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          120203                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       120203                       # number of overall hits
system.cpu4.icache.overall_hits::total         120203                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           21                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           21                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           21                       # number of overall misses
system.cpu4.icache.overall_misses::total           21                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7842904                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7842904                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7842904                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7842904                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7842904                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7842904                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       120224                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       120224                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       120224                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       120224                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       120224                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       120224                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000175                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000175                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 373471.619048                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 373471.619048                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 373471.619048                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 373471.619048                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 373471.619048                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 373471.619048                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5366574                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5366574                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5366574                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5366574                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5366574                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5366574                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 383326.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 383326.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   747                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               289553794                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1003                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              288687.730808                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   101.022030                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   154.977970                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.394617                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.605383                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       306796                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         306796                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       167550                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        167550                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           83                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           82                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       474346                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          474346                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       474346                       # number of overall hits
system.cpu4.dcache.overall_hits::total         474346                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2656                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2656                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2656                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2656                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2656                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2656                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    546233366                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    546233366                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    546233366                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    546233366                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    546233366                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    546233366                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       309452                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       309452                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       167550                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       167550                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       477002                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       477002                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       477002                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       477002                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008583                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008583                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 205660.152861                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 205660.152861                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 205660.152861                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 205660.152861                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 205660.152861                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 205660.152861                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu4.dcache.writebacks::total              219                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1909                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1909                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1909                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1909                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1909                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1909                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          747                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          747                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          747                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    143734634                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    143734634                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    143734634                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    143734634                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    143734634                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    143734634                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002414                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001566                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001566                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001566                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001566                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 192415.842035                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 192415.842035                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.333627                       # Cycle average of tags in use
system.cpu5.icache.total_refs               769304790                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1381157.612208                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.333627                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021368                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891560                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       120073                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         120073                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       120073                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          120073                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       120073                       # number of overall hits
system.cpu5.icache.overall_hits::total         120073                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           21                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           21                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           21                       # number of overall misses
system.cpu5.icache.overall_misses::total           21                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8181778                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8181778                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8181778                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8181778                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8181778                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8181778                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       120094                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       120094                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       120094                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       120094                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       120094                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       120094                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000175                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000175                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 389608.476190                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 389608.476190                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 389608.476190                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 389608.476190                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 389608.476190                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 389608.476190                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5721051                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5721051                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5721051                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5721051                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5721051                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5721051                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 408646.500000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 408646.500000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 408646.500000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 408646.500000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 408646.500000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 408646.500000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   746                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               289554197                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1002                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              288976.244511                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   100.986837                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   155.013163                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.394480                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.605520                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       307044                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         307044                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       167705                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        167705                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           83                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           82                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       474749                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          474749                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       474749                       # number of overall hits
system.cpu5.dcache.overall_hits::total         474749                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2655                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2655                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2655                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2655                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2655                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2655                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    550236766                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    550236766                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    550236766                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    550236766                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    550236766                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    550236766                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       309699                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       309699                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       167705                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       167705                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       477404                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       477404                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       477404                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       477404                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008573                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008573                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005561                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005561                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005561                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005561                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 207245.486252                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 207245.486252                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 207245.486252                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 207245.486252                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 207245.486252                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 207245.486252                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu5.dcache.writebacks::total              219                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1909                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1909                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1909                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1909                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1909                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1909                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          746                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          746                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          746                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          746                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          746                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          746                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    142548453                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    142548453                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    142548453                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    142548453                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    142548453                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    142548453                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002409                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001563                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001563                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001563                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001563                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 191083.717158                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 191083.717158                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 191083.717158                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 191083.717158                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 191083.717158                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 191083.717158                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.753544                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750705480                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1513519.112903                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.753544                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022041                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794477                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       121750                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121750                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       121750                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121750                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       121750                       # number of overall hits
system.cpu6.icache.overall_hits::total         121750                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7868148                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7868148                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7868148                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7868148                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7868148                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7868148                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       121769                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121769                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       121769                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121769                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       121769                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121769                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 414113.052632                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 414113.052632                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 414113.052632                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6621764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6621764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6621764                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 472983.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   491                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118287310                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   747                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158349.812584                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   159.914078                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    96.085922                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.624664                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.375336                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84407                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84407                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70511                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70511                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          168                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          162                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       154918                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          154918                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       154918                       # number of overall hits
system.cpu6.dcache.overall_hits::total         154918                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1680                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           85                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1765                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1765                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1765                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1765                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    361250825                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    361250825                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     51046874                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     51046874                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    412297699                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    412297699                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    412297699                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    412297699                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        86087                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        86087                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70596                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70596                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       156683                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       156683                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       156683                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       156683                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019515                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019515                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001204                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001204                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011265                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011265                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011265                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011265                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 215030.252976                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 215030.252976                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 600551.458824                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 600551.458824                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 233596.430028                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 233596.430028                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 233596.430028                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 233596.430028                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu6.dcache.writebacks::total              228                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1189                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1189                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1274                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1274                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1274                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1274                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          491                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          491                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          491                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     82389090                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     82389090                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     82389090                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     82389090                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     82389090                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     82389090                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005704                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005704                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003134                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003134                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003134                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003134                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 167798.553971                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 167798.553971                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 167798.553971                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 167798.553971                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 167798.553971                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 167798.553971                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               539.948435                       # Cycle average of tags in use
system.cpu7.icache.total_refs               647139264                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1196190.876155                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.948435                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022353                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.865302                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122192                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122192                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122192                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122192                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122192                       # number of overall hits
system.cpu7.icache.overall_hits::total         122192                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           18                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           18                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           18                       # number of overall misses
system.cpu7.icache.overall_misses::total           18                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8119647                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8119647                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8119647                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8119647                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8119647                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8119647                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122210                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122210                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122210                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122210                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122210                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122210                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000147                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 451091.500000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 451091.500000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 451091.500000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 451091.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 451091.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 451091.500000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7256200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7256200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7256200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7256200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7256200                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7256200                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 483746.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 483746.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 483746.666667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 483746.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 483746.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 483746.666667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   502                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151385004                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   758                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              199716.364116                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   131.329217                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   124.670783                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.513005                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.486995                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       172817                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         172817                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        35399                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         35399                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       208216                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          208216                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       208216                       # number of overall hits
system.cpu7.dcache.overall_hits::total         208216                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1799                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1799                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1799                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1799                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1799                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1799                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    417906277                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    417906277                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    417906277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    417906277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    417906277                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    417906277                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       174616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       174616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        35399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        35399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       210015                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       210015                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       210015                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       210015                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010303                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010303                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008566                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008566                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008566                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008566                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232299.209005                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232299.209005                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 232299.209005                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 232299.209005                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 232299.209005                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 232299.209005                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu7.dcache.writebacks::total               70                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1297                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1297                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1297                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1297                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1297                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          502                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          502                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          502                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          502                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          502                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     91049730                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     91049730                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     91049730                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     91049730                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     91049730                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     91049730                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 181373.964143                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 181373.964143                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 181373.964143                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
