
BMS_STM32L476RCT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001050c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001824  080106a0  080106a0  000116a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011ec4  08011ec4  0001321c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011ec4  08011ec4  00012ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011ecc  08011ecc  0001321c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011ecc  08011ecc  00012ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011ed0  08011ed0  00012ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  08011ed4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  2000021c  080120f0  0001321c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000830  080120f0  00013830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001321c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002045e  00000000  00000000  0001324c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000431f  00000000  00000000  000336aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d50  00000000  00000000  000379d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001718  00000000  00000000  00039720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d4d5  00000000  00000000  0003ae38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025974  00000000  00000000  0006830d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114f42  00000000  00000000  0008dc81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a2bc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000933c  00000000  00000000  001a2c08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001abf44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000021c 	.word	0x2000021c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010684 	.word	0x08010684

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000220 	.word	0x20000220
 80001cc:	08010684 	.word	0x08010684

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <BQ76920_Init>:
/**
  * @brief  Initializes the BQ76920 IC
  * @param  hi2c: Pointer to the I2C handle
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef BQ76920_Init(I2C_HandleTypeDef *hi2c) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af04      	add	r7, sp, #16
 8001026:	6078      	str	r0, [r7, #4]
    uint8_t sys_stat = 0;  // A little box to hold the warning lights
 8001028:	2300      	movs	r3, #0
 800102a:	737b      	strb	r3, [r7, #13]
    // Pick the right phone number for this chip (shifted because I2C needs it this way)
    uint16_t i2c_addr = (hi2c == &hi2c1) ? (BQ76920_I2C_ADDRESS_1 << 1) : (BQ76920_I2C_ADDRESS_2 << 1);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a0d      	ldr	r2, [pc, #52]	@ (8001064 <BQ76920_Init+0x44>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d101      	bne.n	8001038 <BQ76920_Init+0x18>
 8001034:	2310      	movs	r3, #16
 8001036:	e000      	b.n	800103a <BQ76920_Init+0x1a>
 8001038:	2312      	movs	r3, #18
 800103a:	81fb      	strh	r3, [r7, #14]
    // Ask the chip: "Are you there?" by reading its status notebook
    return HAL_I2C_Mem_Read(hi2c, i2c_addr, SYS_STAT_REG, 1, &sys_stat, 1, HAL_MAX_DELAY);
 800103c:	89f9      	ldrh	r1, [r7, #14]
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	9302      	str	r3, [sp, #8]
 8001044:	2301      	movs	r3, #1
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	f107 030d 	add.w	r3, r7, #13
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	2301      	movs	r3, #1
 8001050:	2200      	movs	r2, #0
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f006 fc24 	bl	80078a0 <HAL_I2C_Mem_Read>
 8001058:	4603      	mov	r3, r0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2000029c 	.word	0x2000029c

08001068 <BQ76920_ReadVoltages>:
  * @param  group_voltages: Array to store the group voltages (in mV)
  * @param  offset: Offset in the array to store the voltages
  * @retval HAL_StatusTypeDef
  */
// This checks how full each battery is
HAL_StatusTypeDef BQ76920_ReadVoltages(I2C_HandleTypeDef *hi2c, uint16_t *group_voltages, uint8_t offset) {
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b08d      	sub	sp, #52	@ 0x34
 800106c:	af04      	add	r7, sp, #16
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	4613      	mov	r3, r2
 8001074:	71fb      	strb	r3, [r7, #7]
    uint8_t data[6];  // A box to hold 6 bytes (2 bytes per battery group)
    uint16_t i2c_addr = (hi2c == &hi2c1) ? (BQ76920_I2C_ADDRESS_1 << 1) : (BQ76920_I2C_ADDRESS_2 << 1);
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4a2d      	ldr	r2, [pc, #180]	@ (8001130 <BQ76920_ReadVoltages+0xc8>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d101      	bne.n	8001082 <BQ76920_ReadVoltages+0x1a>
 800107e:	2310      	movs	r3, #16
 8001080:	e000      	b.n	8001084 <BQ76920_ReadVoltages+0x1c>
 8001082:	2312      	movs	r3, #18
 8001084:	83bb      	strh	r3, [r7, #28]
    // Ask the chip for the voltage notebook
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, i2c_addr, VC1_HI_REG, 1, data, 6, HAL_MAX_DELAY);
 8001086:	8bb9      	ldrh	r1, [r7, #28]
 8001088:	f04f 33ff 	mov.w	r3, #4294967295
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2306      	movs	r3, #6
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	f107 0310 	add.w	r3, r7, #16
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2301      	movs	r3, #1
 800109a:	220c      	movs	r2, #12
 800109c:	68f8      	ldr	r0, [r7, #12]
 800109e:	f006 fbff 	bl	80078a0 <HAL_I2C_Mem_Read>
 80010a2:	4603      	mov	r3, r0
 80010a4:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) return status;  // Oops, something went wrong!
 80010a6:	7efb      	ldrb	r3, [r7, #27]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <BQ76920_ReadVoltages+0x48>
 80010ac:	7efb      	ldrb	r3, [r7, #27]
 80010ae:	e035      	b.n	800111c <BQ76920_ReadVoltages+0xb4>

    // Turn the raw numbers into millivolts (like turning a code into a real number)
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 80010b0:	2300      	movs	r3, #0
 80010b2:	77fb      	strb	r3, [r7, #31]
 80010b4:	e02e      	b.n	8001114 <BQ76920_ReadVoltages+0xac>
        uint16_t raw = (data[i * 2] << 8) | data[i * 2 + 1];  // Combine 2 bytes into 1 number
 80010b6:	7ffb      	ldrb	r3, [r7, #31]
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	3320      	adds	r3, #32
 80010bc:	443b      	add	r3, r7
 80010be:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	7ffb      	ldrb	r3, [r7, #31]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	3301      	adds	r3, #1
 80010ce:	3320      	adds	r3, #32
 80010d0:	443b      	add	r3, r7
 80010d2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	4313      	orrs	r3, r2
 80010da:	b21b      	sxth	r3, r3
 80010dc:	833b      	strh	r3, [r7, #24]
        group_voltages[offset + i] = raw * 0.382;  // Multiply by a magic number to get millivolts
 80010de:	8b3b      	ldrh	r3, [r7, #24]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa1f 	bl	8000524 <__aeabi_i2d>
 80010e6:	a310      	add	r3, pc, #64	@ (adr r3, 8001128 <BQ76920_ReadVoltages+0xc0>)
 80010e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ec:	f7ff fa84 	bl	80005f8 <__aeabi_dmul>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4610      	mov	r0, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	79fa      	ldrb	r2, [r7, #7]
 80010fa:	7ffb      	ldrb	r3, [r7, #31]
 80010fc:	4413      	add	r3, r2
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	18d4      	adds	r4, r2, r3
 8001104:	f7ff fd50 	bl	8000ba8 <__aeabi_d2uiz>
 8001108:	4603      	mov	r3, r0
 800110a:	b29b      	uxth	r3, r3
 800110c:	8023      	strh	r3, [r4, #0]
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 800110e:	7ffb      	ldrb	r3, [r7, #31]
 8001110:	3301      	adds	r3, #1
 8001112:	77fb      	strb	r3, [r7, #31]
 8001114:	7ffb      	ldrb	r3, [r7, #31]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d9cd      	bls.n	80010b6 <BQ76920_ReadVoltages+0x4e>
    }
    return HAL_OK;  // All done!
 800111a:	2300      	movs	r3, #0
}
 800111c:	4618      	mov	r0, r3
 800111e:	3724      	adds	r7, #36	@ 0x24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd90      	pop	{r4, r7, pc}
 8001124:	f3af 8000 	nop.w
 8001128:	20c49ba6 	.word	0x20c49ba6
 800112c:	3fd872b0 	.word	0x3fd872b0
 8001130:	2000029c 	.word	0x2000029c
 8001134:	00000000 	.word	0x00000000

08001138 <BQ76920_ReadCurrent>:
  * @param  hi2c: Pointer to the I2C handle
  * @param  current: Pointer to store the current (in mA)
  * @retval HAL_StatusTypeDef
  */
// This checks how much power is flowing
HAL_StatusTypeDef BQ76920_ReadCurrent(I2C_HandleTypeDef *hi2c, int16_t *current) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af04      	add	r7, sp, #16
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
    uint8_t data[2];  // A box for 2 bytes
    uint16_t i2c_addr = (hi2c == &hi2c1) ? (BQ76920_I2C_ADDRESS_1 << 1) : (BQ76920_I2C_ADDRESS_2 << 1);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a22      	ldr	r2, [pc, #136]	@ (80011d0 <BQ76920_ReadCurrent+0x98>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <BQ76920_ReadCurrent+0x16>
 800114a:	2310      	movs	r3, #16
 800114c:	e000      	b.n	8001150 <BQ76920_ReadCurrent+0x18>
 800114e:	2312      	movs	r3, #18
 8001150:	81fb      	strh	r3, [r7, #14]
    // Ask the chip for the power flow notebook
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, i2c_addr, CC_HI_REG, 1, data, 2, HAL_MAX_DELAY);
 8001152:	89f9      	ldrh	r1, [r7, #14]
 8001154:	f04f 33ff 	mov.w	r3, #4294967295
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	2302      	movs	r3, #2
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2301      	movs	r3, #1
 8001166:	2232      	movs	r2, #50	@ 0x32
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f006 fb99 	bl	80078a0 <HAL_I2C_Mem_Read>
 800116e:	4603      	mov	r3, r0
 8001170:	737b      	strb	r3, [r7, #13]
    if (status != HAL_OK) return status;
 8001172:	7b7b      	ldrb	r3, [r7, #13]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <BQ76920_ReadCurrent+0x44>
 8001178:	7b7b      	ldrb	r3, [r7, #13]
 800117a:	e01f      	b.n	80011bc <BQ76920_ReadCurrent+0x84>

    // Turn the raw number into milliamps
    *current = (int16_t)((data[0] << 8) | data[1]);  // Combine 2 bytes
 800117c:	7a3b      	ldrb	r3, [r7, #8]
 800117e:	b21b      	sxth	r3, r3
 8001180:	021b      	lsls	r3, r3, #8
 8001182:	b21a      	sxth	r2, r3
 8001184:	7a7b      	ldrb	r3, [r7, #9]
 8001186:	b21b      	sxth	r3, r3
 8001188:	4313      	orrs	r3, r2
 800118a:	b21a      	sxth	r2, r3
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	801a      	strh	r2, [r3, #0]
    *current *= 8.44;  // Multiply by a magic number to get milliamps
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9c4 	bl	8000524 <__aeabi_i2d>
 800119c:	a30a      	add	r3, pc, #40	@ (adr r3, 80011c8 <BQ76920_ReadCurrent+0x90>)
 800119e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a2:	f7ff fa29 	bl	80005f8 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4610      	mov	r0, r2
 80011ac:	4619      	mov	r1, r3
 80011ae:	f7ff fcd3 	bl	8000b58 <__aeabi_d2iz>
 80011b2:	4603      	mov	r3, r0
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	f3af 8000 	nop.w
 80011c8:	ae147ae1 	.word	0xae147ae1
 80011cc:	4020e147 	.word	0x4020e147
 80011d0:	2000029c 	.word	0x2000029c

080011d4 <BQ76920_BalanceCells>:
  * @param  offset: Offset in the array for the groups to balance
  * @param  balancing_mask: Pointer to store the balancing bitmask
  * @retval HAL_StatusTypeDef
  */
// This balances the batteries so theyre all about the same
HAL_StatusTypeDef BQ76920_BalanceCells(I2C_HandleTypeDef *hi2c, uint16_t *group_voltages, uint8_t offset, uint8_t *balancing_mask) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af04      	add	r7, sp, #16
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	4613      	mov	r3, r2
 80011e2:	71fb      	strb	r3, [r7, #7]
    *balancing_mask = 0;  // Start with no balancing
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]
    uint16_t min_voltage = group_voltages[offset];  // Find the emptiest battery
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	4413      	add	r3, r2
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	82fb      	strh	r3, [r7, #22]
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 80011f6:	2300      	movs	r3, #0
 80011f8:	757b      	strb	r3, [r7, #21]
 80011fa:	e014      	b.n	8001226 <BQ76920_BalanceCells+0x52>
        if (group_voltages[offset + i] < min_voltage) min_voltage = group_voltages[offset + i];
 80011fc:	79fa      	ldrb	r2, [r7, #7]
 80011fe:	7d7b      	ldrb	r3, [r7, #21]
 8001200:	4413      	add	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	68ba      	ldr	r2, [r7, #8]
 8001206:	4413      	add	r3, r2
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	8afa      	ldrh	r2, [r7, #22]
 800120c:	429a      	cmp	r2, r3
 800120e:	d907      	bls.n	8001220 <BQ76920_BalanceCells+0x4c>
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	7d7b      	ldrb	r3, [r7, #21]
 8001214:	4413      	add	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	68ba      	ldr	r2, [r7, #8]
 800121a:	4413      	add	r3, r2
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	82fb      	strh	r3, [r7, #22]
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 8001220:	7d7b      	ldrb	r3, [r7, #21]
 8001222:	3301      	adds	r3, #1
 8001224:	757b      	strb	r3, [r7, #21]
 8001226:	7d7b      	ldrb	r3, [r7, #21]
 8001228:	2b02      	cmp	r3, #2
 800122a:	d9e7      	bls.n	80011fc <BQ76920_BalanceCells+0x28>
    }

    // If a battery is much fuller (50 mV more), mark it for balancing
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 800122c:	2300      	movs	r3, #0
 800122e:	753b      	strb	r3, [r7, #20]
 8001230:	e01b      	b.n	800126a <BQ76920_BalanceCells+0x96>
        if (group_voltages[offset + i] > min_voltage + 50) {
 8001232:	79fa      	ldrb	r2, [r7, #7]
 8001234:	7d3b      	ldrb	r3, [r7, #20]
 8001236:	4413      	add	r3, r2
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	4413      	add	r3, r2
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	8afb      	ldrh	r3, [r7, #22]
 8001244:	3332      	adds	r3, #50	@ 0x32
 8001246:	429a      	cmp	r2, r3
 8001248:	dd0c      	ble.n	8001264 <BQ76920_BalanceCells+0x90>
            *balancing_mask |= (1 << i);  // Turn on a switch for this battery
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	b25a      	sxtb	r2, r3
 8001250:	7d3b      	ldrb	r3, [r7, #20]
 8001252:	2101      	movs	r1, #1
 8001254:	fa01 f303 	lsl.w	r3, r1, r3
 8001258:	b25b      	sxtb	r3, r3
 800125a:	4313      	orrs	r3, r2
 800125c:	b25b      	sxtb	r3, r3
 800125e:	b2da      	uxtb	r2, r3
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 8001264:	7d3b      	ldrb	r3, [r7, #20]
 8001266:	3301      	adds	r3, #1
 8001268:	753b      	strb	r3, [r7, #20]
 800126a:	7d3b      	ldrb	r3, [r7, #20]
 800126c:	2b02      	cmp	r3, #2
 800126e:	d9e0      	bls.n	8001232 <BQ76920_BalanceCells+0x5e>
        }
    }

    // Tell the chip which batteries to balance
    uint16_t i2c_addr = (hi2c == &hi2c1) ? (BQ76920_I2C_ADDRESS_1 << 1) : (BQ76920_I2C_ADDRESS_2 << 1);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4a0c      	ldr	r2, [pc, #48]	@ (80012a4 <BQ76920_BalanceCells+0xd0>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d101      	bne.n	800127c <BQ76920_BalanceCells+0xa8>
 8001278:	2310      	movs	r3, #16
 800127a:	e000      	b.n	800127e <BQ76920_BalanceCells+0xaa>
 800127c:	2312      	movs	r3, #18
 800127e:	827b      	strh	r3, [r7, #18]
    return HAL_I2C_Mem_Write(hi2c, i2c_addr, CELLBAL1_REG, 1, balancing_mask, 1, HAL_MAX_DELAY);
 8001280:	8a79      	ldrh	r1, [r7, #18]
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
 8001286:	9302      	str	r3, [sp, #8]
 8001288:	2301      	movs	r3, #1
 800128a:	9301      	str	r3, [sp, #4]
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	2301      	movs	r3, #1
 8001292:	2201      	movs	r2, #1
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f006 f9ef 	bl	8007678 <HAL_I2C_Mem_Write>
 800129a:	4603      	mov	r3, r0
}
 800129c:	4618      	mov	r0, r3
 800129e:	3718      	adds	r7, #24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	2000029c 	.word	0x2000029c

080012a8 <BQ76920_CheckRedundancy>:
  * @param  current_2: Current from the second BQ76920
  * @param  discrepancy_flag: Pointer to store discrepancy flag (1 = discrepancy detected)
  * @retval None
  */
void BQ76920_CheckRedundancy(uint16_t *group_voltages_1, uint16_t *group_voltages_2, int16_t current_1, int16_t current_2, uint8_t *discrepancy_flag)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b087      	sub	sp, #28
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	4611      	mov	r1, r2
 80012b4:	461a      	mov	r2, r3
 80012b6:	460b      	mov	r3, r1
 80012b8:	80fb      	strh	r3, [r7, #6]
 80012ba:	4613      	mov	r3, r2
 80012bc:	80bb      	strh	r3, [r7, #4]
    *discrepancy_flag = 0;
 80012be:	6a3b      	ldr	r3, [r7, #32]
 80012c0:	2200      	movs	r2, #0
 80012c2:	701a      	strb	r2, [r3, #0]

    // Compare group voltages (should be similar since they're measuring the same pack)
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	75fb      	strb	r3, [r7, #23]
 80012c8:	e017      	b.n	80012fa <BQ76920_CheckRedundancy+0x52>
        if (abs(group_voltages_1[i] - group_voltages_2[i]) > 100) { // 100 mV threshold
 80012ca:	7dfb      	ldrb	r3, [r7, #23]
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	4413      	add	r3, r2
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	7dfb      	ldrb	r3, [r7, #23]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	4413      	add	r3, r2
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	1acb      	subs	r3, r1, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	bfb8      	it	lt
 80012e6:	425b      	neglt	r3, r3
 80012e8:	2b64      	cmp	r3, #100	@ 0x64
 80012ea:	dd03      	ble.n	80012f4 <BQ76920_CheckRedundancy+0x4c>
            *discrepancy_flag = 1;
 80012ec:	6a3b      	ldr	r3, [r7, #32]
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
            return;
 80012f2:	e013      	b.n	800131c <BQ76920_CheckRedundancy+0x74>
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 80012f4:	7dfb      	ldrb	r3, [r7, #23]
 80012f6:	3301      	adds	r3, #1
 80012f8:	75fb      	strb	r3, [r7, #23]
 80012fa:	7dfb      	ldrb	r3, [r7, #23]
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d9e4      	bls.n	80012ca <BQ76920_CheckRedundancy+0x22>
        }
    }

    // Compare currents (should be similar since they're measuring the same pack)
    if (abs(current_1 - current_2) > 500) { // 500 mA threshold
 8001300:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001304:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b00      	cmp	r3, #0
 800130c:	bfb8      	it	lt
 800130e:	425b      	neglt	r3, r3
 8001310:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001314:	dd02      	ble.n	800131c <BQ76920_CheckRedundancy+0x74>
        *discrepancy_flag = 1;
 8001316:	6a3b      	ldr	r3, [r7, #32]
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
    }
}
 800131c:	371c      	adds	r7, #28
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
	...

08001328 <BQ76920_SetChargeEnable>:
  * @param  charge_enable: 1 to enable charging, 0 to disable
  * @param  discharge_enable: 1 to enable discharging, 0 to disable
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef BQ76920_SetChargeEnable(I2C_HandleTypeDef *hi2c, uint8_t charge_enable, uint8_t discharge_enable)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b088      	sub	sp, #32
 800132c:	af04      	add	r7, sp, #16
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	70fb      	strb	r3, [r7, #3]
 8001334:	4613      	mov	r3, r2
 8001336:	70bb      	strb	r3, [r7, #2]
    uint8_t sys_ctrl2 = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	733b      	strb	r3, [r7, #12]
    uint16_t i2c_addr = (hi2c == &hi2c1) ? (BQ76920_I2C_ADDRESS_1 << 1) : (BQ76920_I2C_ADDRESS_2 << 1);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a25      	ldr	r2, [pc, #148]	@ (80013d4 <BQ76920_SetChargeEnable+0xac>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d101      	bne.n	8001348 <BQ76920_SetChargeEnable+0x20>
 8001344:	2310      	movs	r3, #16
 8001346:	e000      	b.n	800134a <BQ76920_SetChargeEnable+0x22>
 8001348:	2312      	movs	r3, #18
 800134a:	81fb      	strh	r3, [r7, #14]

    // Read the current SYS_CTRL2 register value
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, i2c_addr, SYS_CTRL2_REG, 1, &sys_ctrl2, 1, HAL_MAX_DELAY);
 800134c:	89f9      	ldrh	r1, [r7, #14]
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	9302      	str	r3, [sp, #8]
 8001354:	2301      	movs	r3, #1
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2301      	movs	r3, #1
 8001360:	2205      	movs	r2, #5
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f006 fa9c 	bl	80078a0 <HAL_I2C_Mem_Read>
 8001368:	4603      	mov	r3, r0
 800136a:	737b      	strb	r3, [r7, #13]
    if (status != HAL_OK) return status;
 800136c:	7b7b      	ldrb	r3, [r7, #13]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <BQ76920_SetChargeEnable+0x4e>
 8001372:	7b7b      	ldrb	r3, [r7, #13]
 8001374:	e02a      	b.n	80013cc <BQ76920_SetChargeEnable+0xa4>

    // Modify CHG_ON (bit 0) and DSG_ON (bit 1)
    if (charge_enable) {
 8001376:	78fb      	ldrb	r3, [r7, #3]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d005      	beq.n	8001388 <BQ76920_SetChargeEnable+0x60>
        sys_ctrl2 |= (1 << 0); // Set CHG_ON
 800137c:	7b3b      	ldrb	r3, [r7, #12]
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	b2db      	uxtb	r3, r3
 8001384:	733b      	strb	r3, [r7, #12]
 8001386:	e004      	b.n	8001392 <BQ76920_SetChargeEnable+0x6a>
    } else {
        sys_ctrl2 &= ~(1 << 0); // Clear CHG_ON
 8001388:	7b3b      	ldrb	r3, [r7, #12]
 800138a:	f023 0301 	bic.w	r3, r3, #1
 800138e:	b2db      	uxtb	r3, r3
 8001390:	733b      	strb	r3, [r7, #12]
    }
    if (discharge_enable) {
 8001392:	78bb      	ldrb	r3, [r7, #2]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d005      	beq.n	80013a4 <BQ76920_SetChargeEnable+0x7c>
        sys_ctrl2 |= (1 << 1); // Set DSG_ON
 8001398:	7b3b      	ldrb	r3, [r7, #12]
 800139a:	f043 0302 	orr.w	r3, r3, #2
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	733b      	strb	r3, [r7, #12]
 80013a2:	e004      	b.n	80013ae <BQ76920_SetChargeEnable+0x86>
    } else {
        sys_ctrl2 &= ~(1 << 1); // Clear DSG_ON
 80013a4:	7b3b      	ldrb	r3, [r7, #12]
 80013a6:	f023 0302 	bic.w	r3, r3, #2
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	733b      	strb	r3, [r7, #12]
    }

    // Write the updated value back to SYS_CTRL2
    return HAL_I2C_Mem_Write(hi2c, i2c_addr, SYS_CTRL2_REG, 1, &sys_ctrl2, 1, HAL_MAX_DELAY);
 80013ae:	89f9      	ldrh	r1, [r7, #14]
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295
 80013b4:	9302      	str	r3, [sp, #8]
 80013b6:	2301      	movs	r3, #1
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	f107 030c 	add.w	r3, r7, #12
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	2205      	movs	r2, #5
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f006 f957 	bl	8007678 <HAL_I2C_Mem_Write>
 80013ca:	4603      	mov	r3, r0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	2000029c 	.word	0x2000029c

080013d8 <BQ76920_ReadRegister>:
  * @param  reg_addr: The address of the register to be read.
  * @param  data: Pointer to a variable where the read data will be stored.
  * @retval HAL_StatusTypeDef: Status indicating the success or failure of the I2C read operation.
  */
HAL_StatusTypeDef BQ76920_ReadRegister(I2C_HandleTypeDef *hi2c, uint8_t reg_addr, uint8_t *data)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	@ 0x28
 80013dc:	af04      	add	r7, sp, #16
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	460b      	mov	r3, r1
 80013e2:	607a      	str	r2, [r7, #4]
 80013e4:	72fb      	strb	r3, [r7, #11]
    // Determine the I2C address based on the I2C handle provided
    uint16_t i2c_addr = (hi2c == &hi2c1) ? (BQ76920_I2C_ADDRESS_1 << 1) : (BQ76920_I2C_ADDRESS_2 << 1);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4a0c      	ldr	r2, [pc, #48]	@ (800141c <BQ76920_ReadRegister+0x44>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d101      	bne.n	80013f2 <BQ76920_ReadRegister+0x1a>
 80013ee:	2310      	movs	r3, #16
 80013f0:	e000      	b.n	80013f4 <BQ76920_ReadRegister+0x1c>
 80013f2:	2312      	movs	r3, #18
 80013f4:	82fb      	strh	r3, [r7, #22]

    // Perform an I2C read operation to retrieve the value from the specified register address
    return HAL_I2C_Mem_Read(hi2c, i2c_addr, reg_addr, 1, data, 1, HAL_MAX_DELAY);
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	8af9      	ldrh	r1, [r7, #22]
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	9302      	str	r3, [sp, #8]
 8001402:	2301      	movs	r3, #1
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	2301      	movs	r3, #1
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f006 fa47 	bl	80078a0 <HAL_I2C_Mem_Read>
 8001412:	4603      	mov	r3, r0
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	2000029c 	.word	0x2000029c

08001420 <BQ76920_WriteRegister>:
  * @param  reg_addr: The address of the register to be written to.
  * @param  data: The value to be written to the register.
  * @retval HAL_StatusTypeDef: Status indicating the success or failure of the I2C write operation.
  */
HAL_StatusTypeDef BQ76920_WriteRegister(I2C_HandleTypeDef *hi2c, uint8_t reg_addr, uint8_t data)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af04      	add	r7, sp, #16
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
 800142c:	4613      	mov	r3, r2
 800142e:	70bb      	strb	r3, [r7, #2]
    // Determine the I2C address based on the I2C handle provided
    uint16_t i2c_addr = (hi2c == &hi2c1) ? (BQ76920_I2C_ADDRESS_1 << 1) : (BQ76920_I2C_ADDRESS_2 << 1);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a0d      	ldr	r2, [pc, #52]	@ (8001468 <BQ76920_WriteRegister+0x48>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d101      	bne.n	800143c <BQ76920_WriteRegister+0x1c>
 8001438:	2310      	movs	r3, #16
 800143a:	e000      	b.n	800143e <BQ76920_WriteRegister+0x1e>
 800143c:	2312      	movs	r3, #18
 800143e:	81fb      	strh	r3, [r7, #14]

    // Perform an I2C write operation to write the value to the specified register address
    return HAL_I2C_Mem_Write(hi2c, i2c_addr, reg_addr, 1, &data, 1, HAL_MAX_DELAY);
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	b29a      	uxth	r2, r3
 8001444:	89f9      	ldrh	r1, [r7, #14]
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	9302      	str	r3, [sp, #8]
 800144c:	2301      	movs	r3, #1
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	1cbb      	adds	r3, r7, #2
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	2301      	movs	r3, #1
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f006 f90e 	bl	8007678 <HAL_I2C_Mem_Write>
 800145c:	4603      	mov	r3, r0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000029c 	.word	0x2000029c

0800146c <BQ76920_ReadStatus>:
  * @param  hi2c: Pointer to the I2C handle, which specifies the I2C peripheral to be used.
  * @param  status: Pointer to a variable where the read status will be stored.
  * @retval HAL_StatusTypeDef: Status indicating the success or failure of the I2C read operation.
  */
HAL_StatusTypeDef BQ76920_ReadStatus(I2C_HandleTypeDef *hi2c, uint8_t *status)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
    // Call the BQ76920_ReadRegister function to read the SYS_STAT_REG register
    return BQ76920_ReadRegister(hi2c, SYS_STAT_REG, status);
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	2100      	movs	r1, #0
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7ff ffac 	bl	80013d8 <BQ76920_ReadRegister>
 8001480:	4603      	mov	r3, r0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <BQ76920_ClearStatus>:
  * @param  hi2c: Pointer to the I2C handle, which specifies the I2C peripheral to be used.
  * @param  flags_to_clear: The status flags to be cleared.
  * @retval HAL_StatusTypeDef: Status indicating the success or failure of the I2C write operation.
  */
HAL_StatusTypeDef BQ76920_ClearStatus(I2C_HandleTypeDef *hi2c, uint8_t flags_to_clear)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b082      	sub	sp, #8
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	460b      	mov	r3, r1
 8001494:	70fb      	strb	r3, [r7, #3]
    // Call the BQ76920_WriteRegister function to write the flags_to_clear value to the SYS_STAT_REG register
    return BQ76920_WriteRegister(hi2c, SYS_STAT_REG, flags_to_clear);
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	461a      	mov	r2, r3
 800149a:	2100      	movs	r1, #0
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff ffbf 	bl	8001420 <BQ76920_WriteRegister>
 80014a2:	4603      	mov	r3, r0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <BQ76920_CheckStatus>:
  * @param  hi2c1: Pointer to the I2C handle for the first BQ76920.
  * @param  hi2c2: Pointer to the I2C handle for the second BQ76920.
  * @param  error_flags: Pointer to a variable where error flags will be stored.
  */
void BQ76920_CheckStatus(I2C_HandleTypeDef *hi2c1, I2C_HandleTypeDef *hi2c2, uint32_t *error_flags)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b086      	sub	sp, #24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
    uint8_t status1, status2;
    uint8_t clear_flags1 = 0, clear_flags2 = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	75fb      	strb	r3, [r7, #23]
 80014bc:	2300      	movs	r3, #0
 80014be:	75bb      	strb	r3, [r7, #22]

    // Read status from first BQ76920 (I2C1)
    if (BQ76920_ReadStatus(hi2c1, &status1) == HAL_OK)
 80014c0:	f107 0315 	add.w	r3, r7, #21
 80014c4:	4619      	mov	r1, r3
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f7ff ffd0 	bl	800146c <BQ76920_ReadStatus>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f040 8086 	bne.w	80015e0 <BQ76920_CheckStatus+0x134>
    {
        // Handle each status flag
        if (status1 & (1 << 7)) // DEVICE_XREADY
 80014d4:	7d7b      	ldrb	r3, [r7, #21]
 80014d6:	b25b      	sxtb	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	da0c      	bge.n	80014f6 <BQ76920_CheckStatus+0x4a>
        {
            *error_flags |= ERROR_DEVICE_XREADY;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C1): DEVICE_XREADY fault");
 80014e8:	488a      	ldr	r0, [pc, #552]	@ (8001714 <BQ76920_CheckStatus+0x268>)
 80014ea:	f000 fa2f 	bl	800194c <Log_Error>
            clear_flags1 |= (1 << 7);
 80014ee:	7dfb      	ldrb	r3, [r7, #23]
 80014f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014f4:	75fb      	strb	r3, [r7, #23]
        }
        if (status1 & (1 << 6)) // OVRD_ALERT
 80014f6:	7d7b      	ldrb	r3, [r7, #21]
 80014f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d00c      	beq.n	800151a <BQ76920_CheckStatus+0x6e>
        {
            *error_flags |= ERROR_OVRD_ALERT;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C1): OVRD_ALERT condition");
 800150c:	4882      	ldr	r0, [pc, #520]	@ (8001718 <BQ76920_CheckStatus+0x26c>)
 800150e:	f000 fa1d 	bl	800194c <Log_Error>
            clear_flags1 |= (1 << 6);
 8001512:	7dfb      	ldrb	r3, [r7, #23]
 8001514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001518:	75fb      	strb	r3, [r7, #23]
        }
        if (status1 & (1 << 5)) // UV
 800151a:	7d7b      	ldrb	r3, [r7, #21]
 800151c:	f003 0320 	and.w	r3, r3, #32
 8001520:	2b00      	cmp	r3, #0
 8001522:	d00c      	beq.n	800153e <BQ76920_CheckStatus+0x92>
        {
            *error_flags |= ERROR_UNDERVOLTAGE;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f043 0202 	orr.w	r2, r3, #2
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C1): Undervoltage fault");
 8001530:	487a      	ldr	r0, [pc, #488]	@ (800171c <BQ76920_CheckStatus+0x270>)
 8001532:	f000 fa0b 	bl	800194c <Log_Error>
            clear_flags1 |= (1 << 5);
 8001536:	7dfb      	ldrb	r3, [r7, #23]
 8001538:	f043 0320 	orr.w	r3, r3, #32
 800153c:	75fb      	strb	r3, [r7, #23]
        }
        if (status1 & (1 << 4)) // OV
 800153e:	7d7b      	ldrb	r3, [r7, #21]
 8001540:	f003 0310 	and.w	r3, r3, #16
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00c      	beq.n	8001562 <BQ76920_CheckStatus+0xb6>
        {
            *error_flags |= ERROR_OVERVOLTAGE;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f043 0201 	orr.w	r2, r3, #1
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C1): Overvoltage fault");
 8001554:	4872      	ldr	r0, [pc, #456]	@ (8001720 <BQ76920_CheckStatus+0x274>)
 8001556:	f000 f9f9 	bl	800194c <Log_Error>
            clear_flags1 |= (1 << 4);
 800155a:	7dfb      	ldrb	r3, [r7, #23]
 800155c:	f043 0310 	orr.w	r3, r3, #16
 8001560:	75fb      	strb	r3, [r7, #23]
        }
        if (status1 & (1 << 3)) // SCD
 8001562:	7d7b      	ldrb	r3, [r7, #21]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00c      	beq.n	8001586 <BQ76920_CheckStatus+0xda>
        {
            *error_flags |= ERROR_SCD;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f043 0210 	orr.w	r2, r3, #16
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C1): Short-circuit discharge fault");
 8001578:	486a      	ldr	r0, [pc, #424]	@ (8001724 <BQ76920_CheckStatus+0x278>)
 800157a:	f000 f9e7 	bl	800194c <Log_Error>
            clear_flags1 |= (1 << 3);
 800157e:	7dfb      	ldrb	r3, [r7, #23]
 8001580:	f043 0308 	orr.w	r3, r3, #8
 8001584:	75fb      	strb	r3, [r7, #23]
        }
        if (status1 & (1 << 2)) // OCD
 8001586:	7d7b      	ldrb	r3, [r7, #21]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b00      	cmp	r3, #0
 800158e:	d00c      	beq.n	80015aa <BQ76920_CheckStatus+0xfe>
        {
            *error_flags |= ERROR_OCD;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f043 0208 	orr.w	r2, r3, #8
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C1): Overcurrent discharge fault");
 800159c:	4862      	ldr	r0, [pc, #392]	@ (8001728 <BQ76920_CheckStatus+0x27c>)
 800159e:	f000 f9d5 	bl	800194c <Log_Error>
            clear_flags1 |= (1 << 2);
 80015a2:	7dfb      	ldrb	r3, [r7, #23]
 80015a4:	f043 0304 	orr.w	r3, r3, #4
 80015a8:	75fb      	strb	r3, [r7, #23]
        }
        if (status1 & (1 << 1)) // OCC
 80015aa:	7d7b      	ldrb	r3, [r7, #21]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d00c      	beq.n	80015ce <BQ76920_CheckStatus+0x122>
        {
            *error_flags |= ERROR_OCC;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f043 0204 	orr.w	r2, r3, #4
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C1): Overcurrent charge fault");
 80015c0:	485a      	ldr	r0, [pc, #360]	@ (800172c <BQ76920_CheckStatus+0x280>)
 80015c2:	f000 f9c3 	bl	800194c <Log_Error>
            clear_flags1 |= (1 << 1);
 80015c6:	7dfb      	ldrb	r3, [r7, #23]
 80015c8:	f043 0302 	orr.w	r3, r3, #2
 80015cc:	75fb      	strb	r3, [r7, #23]
        }

        // Clear the handled flags
        if (clear_flags1 != 0)
 80015ce:	7dfb      	ldrb	r3, [r7, #23]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d008      	beq.n	80015e6 <BQ76920_CheckStatus+0x13a>
        {
            BQ76920_ClearStatus(hi2c1, clear_flags1);
 80015d4:	7dfb      	ldrb	r3, [r7, #23]
 80015d6:	4619      	mov	r1, r3
 80015d8:	68f8      	ldr	r0, [r7, #12]
 80015da:	f7ff ff56 	bl	800148a <BQ76920_ClearStatus>
 80015de:	e002      	b.n	80015e6 <BQ76920_CheckStatus+0x13a>
        }
    }
    else
    {
        Log_Error("Failed to read SYS_STAT from BQ76920 (I2C1)");
 80015e0:	4853      	ldr	r0, [pc, #332]	@ (8001730 <BQ76920_CheckStatus+0x284>)
 80015e2:	f000 f9b3 	bl	800194c <Log_Error>
    }

    // Read status from second BQ76920 (I2C2)
    if (BQ76920_ReadStatus(hi2c2, &status2) == HAL_OK)
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	68b8      	ldr	r0, [r7, #8]
 80015ee:	f7ff ff3d 	bl	800146c <BQ76920_ReadStatus>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f040 8086 	bne.w	8001706 <BQ76920_CheckStatus+0x25a>
    {
        // Handle each status flag
        if (status2 & (1 << 7)) // DEVICE_XREADY
 80015fa:	7d3b      	ldrb	r3, [r7, #20]
 80015fc:	b25b      	sxtb	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	da0c      	bge.n	800161c <BQ76920_CheckStatus+0x170>
        {
            *error_flags |= ERROR_DEVICE_XREADY;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C2): DEVICE_XREADY fault");
 800160e:	4849      	ldr	r0, [pc, #292]	@ (8001734 <BQ76920_CheckStatus+0x288>)
 8001610:	f000 f99c 	bl	800194c <Log_Error>
            clear_flags2 |= (1 << 7);
 8001614:	7dbb      	ldrb	r3, [r7, #22]
 8001616:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800161a:	75bb      	strb	r3, [r7, #22]
        }
        if (status2 & (1 << 6)) // OVRD_ALERT
 800161c:	7d3b      	ldrb	r3, [r7, #20]
 800161e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00c      	beq.n	8001640 <BQ76920_CheckStatus+0x194>
        {
            *error_flags |= ERROR_OVRD_ALERT;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C2): OVRD_ALERT condition");
 8001632:	4841      	ldr	r0, [pc, #260]	@ (8001738 <BQ76920_CheckStatus+0x28c>)
 8001634:	f000 f98a 	bl	800194c <Log_Error>
            clear_flags2 |= (1 << 6);
 8001638:	7dbb      	ldrb	r3, [r7, #22]
 800163a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800163e:	75bb      	strb	r3, [r7, #22]
        }
        if (status2 & (1 << 5)) // UV
 8001640:	7d3b      	ldrb	r3, [r7, #20]
 8001642:	f003 0320 	and.w	r3, r3, #32
 8001646:	2b00      	cmp	r3, #0
 8001648:	d00c      	beq.n	8001664 <BQ76920_CheckStatus+0x1b8>
        {
            *error_flags |= ERROR_UNDERVOLTAGE;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f043 0202 	orr.w	r2, r3, #2
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C2): Undervoltage fault");
 8001656:	4839      	ldr	r0, [pc, #228]	@ (800173c <BQ76920_CheckStatus+0x290>)
 8001658:	f000 f978 	bl	800194c <Log_Error>
            clear_flags2 |= (1 << 5);
 800165c:	7dbb      	ldrb	r3, [r7, #22]
 800165e:	f043 0320 	orr.w	r3, r3, #32
 8001662:	75bb      	strb	r3, [r7, #22]
        }
        if (status2 & (1 << 4)) // OV
 8001664:	7d3b      	ldrb	r3, [r7, #20]
 8001666:	f003 0310 	and.w	r3, r3, #16
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00c      	beq.n	8001688 <BQ76920_CheckStatus+0x1dc>
        {
            *error_flags |= ERROR_OVERVOLTAGE;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f043 0201 	orr.w	r2, r3, #1
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C2): Overvoltage fault");
 800167a:	4831      	ldr	r0, [pc, #196]	@ (8001740 <BQ76920_CheckStatus+0x294>)
 800167c:	f000 f966 	bl	800194c <Log_Error>
            clear_flags2 |= (1 << 4);
 8001680:	7dbb      	ldrb	r3, [r7, #22]
 8001682:	f043 0310 	orr.w	r3, r3, #16
 8001686:	75bb      	strb	r3, [r7, #22]
        }
        if (status2 & (1 << 3)) // SCD
 8001688:	7d3b      	ldrb	r3, [r7, #20]
 800168a:	f003 0308 	and.w	r3, r3, #8
 800168e:	2b00      	cmp	r3, #0
 8001690:	d00c      	beq.n	80016ac <BQ76920_CheckStatus+0x200>
        {
            *error_flags |= ERROR_SCD;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f043 0210 	orr.w	r2, r3, #16
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C2): Short-circuit discharge fault");
 800169e:	4829      	ldr	r0, [pc, #164]	@ (8001744 <BQ76920_CheckStatus+0x298>)
 80016a0:	f000 f954 	bl	800194c <Log_Error>
            clear_flags2 |= (1 << 3);
 80016a4:	7dbb      	ldrb	r3, [r7, #22]
 80016a6:	f043 0308 	orr.w	r3, r3, #8
 80016aa:	75bb      	strb	r3, [r7, #22]
        }
        if (status2 & (1 << 2)) // OCD
 80016ac:	7d3b      	ldrb	r3, [r7, #20]
 80016ae:	f003 0304 	and.w	r3, r3, #4
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d00c      	beq.n	80016d0 <BQ76920_CheckStatus+0x224>
        {
            *error_flags |= ERROR_OCD;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f043 0208 	orr.w	r2, r3, #8
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C2): Overcurrent discharge fault");
 80016c2:	4821      	ldr	r0, [pc, #132]	@ (8001748 <BQ76920_CheckStatus+0x29c>)
 80016c4:	f000 f942 	bl	800194c <Log_Error>
            clear_flags2 |= (1 << 2);
 80016c8:	7dbb      	ldrb	r3, [r7, #22]
 80016ca:	f043 0304 	orr.w	r3, r3, #4
 80016ce:	75bb      	strb	r3, [r7, #22]
        }
        if (status2 & (1 << 1)) // OCC
 80016d0:	7d3b      	ldrb	r3, [r7, #20]
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d00c      	beq.n	80016f4 <BQ76920_CheckStatus+0x248>
        {
            *error_flags |= ERROR_OCC;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f043 0204 	orr.w	r2, r3, #4
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	601a      	str	r2, [r3, #0]
            Log_Error("BQ76920 (I2C2): Overcurrent charge fault");
 80016e6:	4819      	ldr	r0, [pc, #100]	@ (800174c <BQ76920_CheckStatus+0x2a0>)
 80016e8:	f000 f930 	bl	800194c <Log_Error>
            clear_flags2 |= (1 << 1);
 80016ec:	7dbb      	ldrb	r3, [r7, #22]
 80016ee:	f043 0302 	orr.w	r3, r3, #2
 80016f2:	75bb      	strb	r3, [r7, #22]
        }

        // Clear the handled flags
        if (clear_flags2 != 0)
 80016f4:	7dbb      	ldrb	r3, [r7, #22]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d008      	beq.n	800170c <BQ76920_CheckStatus+0x260>
        {
            BQ76920_ClearStatus(hi2c2, clear_flags2);
 80016fa:	7dbb      	ldrb	r3, [r7, #22]
 80016fc:	4619      	mov	r1, r3
 80016fe:	68b8      	ldr	r0, [r7, #8]
 8001700:	f7ff fec3 	bl	800148a <BQ76920_ClearStatus>
    }
    else
    {
        Log_Error("Failed to read SYS_STAT from BQ76920 (I2C2)");
    }
}
 8001704:	e002      	b.n	800170c <BQ76920_CheckStatus+0x260>
        Log_Error("Failed to read SYS_STAT from BQ76920 (I2C2)");
 8001706:	4812      	ldr	r0, [pc, #72]	@ (8001750 <BQ76920_CheckStatus+0x2a4>)
 8001708:	f000 f920 	bl	800194c <Log_Error>
}
 800170c:	bf00      	nop
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	080106a0 	.word	0x080106a0
 8001718:	080106c4 	.word	0x080106c4
 800171c:	080106ec 	.word	0x080106ec
 8001720:	08010710 	.word	0x08010710
 8001724:	08010734 	.word	0x08010734
 8001728:	08010764 	.word	0x08010764
 800172c:	08010790 	.word	0x08010790
 8001730:	080107bc 	.word	0x080107bc
 8001734:	080107e8 	.word	0x080107e8
 8001738:	0801080c 	.word	0x0801080c
 800173c:	08010834 	.word	0x08010834
 8001740:	08010858 	.word	0x08010858
 8001744:	0801087c 	.word	0x0801087c
 8001748:	080108ac 	.word	0x080108ac
 800174c:	080108d8 	.word	0x080108d8
 8001750:	08010904 	.word	0x08010904

08001754 <Temperature_Read>:

#include "temperature.h"
#include "main.h"

HAL_StatusTypeDef Temperature_Read(I2C_HandleTypeDef *hi2c1, I2C_HandleTypeDef *hi2c2, int16_t *temperature_1, int16_t *temperature_2)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08c      	sub	sp, #48	@ 0x30
 8001758:	af04      	add	r7, sp, #16
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
 8001760:	603b      	str	r3, [r7, #0]
    uint8_t data[2];
    HAL_StatusTypeDef status;

    // Read from NTC-1 (I2C address 0x48, using hi2c1)
    uint16_t i2c_addr_1 = (TMP100_I2C_ADDRESS_1 << 1);
 8001762:	2390      	movs	r3, #144	@ 0x90
 8001764:	83bb      	strh	r3, [r7, #28]
    status = HAL_I2C_Mem_Read(hi2c1, i2c_addr_1, TMP100_TEMP_REG, 1, data, 2, HAL_MAX_DELAY);
 8001766:	8bb9      	ldrh	r1, [r7, #28]
 8001768:	f04f 33ff 	mov.w	r3, #4294967295
 800176c:	9302      	str	r3, [sp, #8]
 800176e:	2302      	movs	r3, #2
 8001770:	9301      	str	r3, [sp, #4]
 8001772:	f107 0314 	add.w	r3, r7, #20
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	2301      	movs	r3, #1
 800177a:	2200      	movs	r2, #0
 800177c:	68f8      	ldr	r0, [r7, #12]
 800177e:	f006 f88f 	bl	80078a0 <HAL_I2C_Mem_Read>
 8001782:	4603      	mov	r3, r0
 8001784:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) {
 8001786:	7efb      	ldrb	r3, [r7, #27]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <Temperature_Read+0x3c>
        return status;
 800178c:	7efb      	ldrb	r3, [r7, #27]
 800178e:	e051      	b.n	8001834 <Temperature_Read+0xe0>
    }

    // Convert temperature for NTC-1
    int16_t temp_raw = (data[0] << 4) | (data[1] >> 4);
 8001790:	7d3b      	ldrb	r3, [r7, #20]
 8001792:	b21b      	sxth	r3, r3
 8001794:	011b      	lsls	r3, r3, #4
 8001796:	b21a      	sxth	r2, r3
 8001798:	7d7b      	ldrb	r3, [r7, #21]
 800179a:	091b      	lsrs	r3, r3, #4
 800179c:	b2db      	uxtb	r3, r3
 800179e:	b21b      	sxth	r3, r3
 80017a0:	4313      	orrs	r3, r2
 80017a2:	83fb      	strh	r3, [r7, #30]
    if (temp_raw & 0x800) { // Sign bit check
 80017a4:	8bfb      	ldrh	r3, [r7, #30]
 80017a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d004      	beq.n	80017b8 <Temperature_Read+0x64>
        temp_raw -= 4096; // Convert to signed value
 80017ae:	8bfb      	ldrh	r3, [r7, #30]
 80017b0:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	83fb      	strh	r3, [r7, #30]
    }
    *temperature_1 = (temp_raw * 625) / 10000; // Convert to degrees Celsius (0.0625C per LSB)
 80017b8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	da00      	bge.n	80017c2 <Temperature_Read+0x6e>
 80017c0:	330f      	adds	r3, #15
 80017c2:	111b      	asrs	r3, r3, #4
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	801a      	strh	r2, [r3, #0]

    // Read from NTC-2 (I2C address 0x49, using hi2c2)
    uint16_t i2c_addr_2 = (TMP100_I2C_ADDRESS_2 << 1);
 80017ca:	2392      	movs	r3, #146	@ 0x92
 80017cc:	833b      	strh	r3, [r7, #24]
    status = HAL_I2C_Mem_Read(hi2c2, i2c_addr_2, TMP100_TEMP_REG, 1, data, 2, HAL_MAX_DELAY);
 80017ce:	8b39      	ldrh	r1, [r7, #24]
 80017d0:	f04f 33ff 	mov.w	r3, #4294967295
 80017d4:	9302      	str	r3, [sp, #8]
 80017d6:	2302      	movs	r3, #2
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	f107 0314 	add.w	r3, r7, #20
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	2301      	movs	r3, #1
 80017e2:	2200      	movs	r2, #0
 80017e4:	68b8      	ldr	r0, [r7, #8]
 80017e6:	f006 f85b 	bl	80078a0 <HAL_I2C_Mem_Read>
 80017ea:	4603      	mov	r3, r0
 80017ec:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) {
 80017ee:	7efb      	ldrb	r3, [r7, #27]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <Temperature_Read+0xa4>
        return status;
 80017f4:	7efb      	ldrb	r3, [r7, #27]
 80017f6:	e01d      	b.n	8001834 <Temperature_Read+0xe0>
    }

    // Convert temperature for NTC-2
    temp_raw = (data[0] << 4) | (data[1] >> 4);
 80017f8:	7d3b      	ldrb	r3, [r7, #20]
 80017fa:	b21b      	sxth	r3, r3
 80017fc:	011b      	lsls	r3, r3, #4
 80017fe:	b21a      	sxth	r2, r3
 8001800:	7d7b      	ldrb	r3, [r7, #21]
 8001802:	091b      	lsrs	r3, r3, #4
 8001804:	b2db      	uxtb	r3, r3
 8001806:	b21b      	sxth	r3, r3
 8001808:	4313      	orrs	r3, r2
 800180a:	83fb      	strh	r3, [r7, #30]
    if (temp_raw & 0x800) { // Sign bit check
 800180c:	8bfb      	ldrh	r3, [r7, #30]
 800180e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001812:	2b00      	cmp	r3, #0
 8001814:	d004      	beq.n	8001820 <Temperature_Read+0xcc>
        temp_raw -= 4096; // Convert to signed value
 8001816:	8bfb      	ldrh	r3, [r7, #30]
 8001818:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 800181c:	b29b      	uxth	r3, r3
 800181e:	83fb      	strh	r3, [r7, #30]
    }
    *temperature_2 = (temp_raw * 625) / 10000; // Convert to degrees Celsius (0.0625C per LSB)
 8001820:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001824:	2b00      	cmp	r3, #0
 8001826:	da00      	bge.n	800182a <Temperature_Read+0xd6>
 8001828:	330f      	adds	r3, #15
 800182a:	111b      	asrs	r3, r3, #4
 800182c:	b21a      	sxth	r2, r3
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3720      	adds	r7, #32
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC1_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8001842:	463b      	mov	r3, r7
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
 8001850:	615a      	str	r2, [r3, #20]

    /* USER CODE END ADC1_Init 1 */

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
    hadc1.Instance = ADC1;
 8001852:	4b2e      	ldr	r3, [pc, #184]	@ (800190c <MX_ADC1_Init+0xd0>)
 8001854:	4a2e      	ldr	r2, [pc, #184]	@ (8001910 <MX_ADC1_Init+0xd4>)
 8001856:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 8001858:	4b2c      	ldr	r3, [pc, #176]	@ (800190c <MX_ADC1_Init+0xd0>)
 800185a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800185e:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001860:	4b2a      	ldr	r3, [pc, #168]	@ (800190c <MX_ADC1_Init+0xd0>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001866:	4b29      	ldr	r3, [pc, #164]	@ (800190c <MX_ADC1_Init+0xd0>)
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = DISABLE;
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <MX_ADC1_Init+0xd0>)
 800186e:	2200      	movs	r2, #0
 8001870:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001872:	4b26      	ldr	r3, [pc, #152]	@ (800190c <MX_ADC1_Init+0xd0>)
 8001874:	2204      	movs	r2, #4
 8001876:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8001878:	4b24      	ldr	r3, [pc, #144]	@ (800190c <MX_ADC1_Init+0xd0>)
 800187a:	2200      	movs	r2, #0
 800187c:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800187e:	4b23      	ldr	r3, [pc, #140]	@ (800190c <MX_ADC1_Init+0xd0>)
 8001880:	2200      	movs	r2, #0
 8001882:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 1;
 8001884:	4b21      	ldr	r3, [pc, #132]	@ (800190c <MX_ADC1_Init+0xd0>)
 8001886:	2201      	movs	r2, #1
 8001888:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800188a:	4b20      	ldr	r3, [pc, #128]	@ (800190c <MX_ADC1_Init+0xd0>)
 800188c:	2200      	movs	r2, #0
 800188e:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <MX_ADC1_Init+0xd0>)
 8001894:	2200      	movs	r2, #0
 8001896:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIG_EDGE_NONE;
 8001898:	4b1c      	ldr	r3, [pc, #112]	@ (800190c <MX_ADC1_Init+0xd0>)
 800189a:	2200      	movs	r2, #0
 800189c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.DMAContinuousRequests = DISABLE;
 800189e:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <MX_ADC1_Init+0xd0>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80018a6:	4b19      	ldr	r3, [pc, #100]	@ (800190c <MX_ADC1_Init+0xd0>)
 80018a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018ac:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 80018ae:	4b17      	ldr	r3, [pc, #92]	@ (800190c <MX_ADC1_Init+0xd0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018b6:	4815      	ldr	r0, [pc, #84]	@ (800190c <MX_ADC1_Init+0xd0>)
 80018b8:	f003 ff8e 	bl	80057d8 <HAL_ADC_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_ADC1_Init+0x8a>
    {
        Error_Handler();
 80018c2:	f002 fb4b 	bl	8003f5c <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80018c6:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <MX_ADC1_Init+0xd8>)
 80018c8:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80018ca:	2306      	movs	r3, #6
 80018cc:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80018ce:	2306      	movs	r3, #6
 80018d0:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018d2:	237f      	movs	r3, #127	@ 0x7f
 80018d4:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018d6:	2304      	movs	r3, #4
 80018d8:	613b      	str	r3, [r7, #16]
    sConfig.Offset = 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018de:	463b      	mov	r3, r7
 80018e0:	4619      	mov	r1, r3
 80018e2:	480a      	ldr	r0, [pc, #40]	@ (800190c <MX_ADC1_Init+0xd0>)
 80018e4:	f004 fa9c 	bl	8005e20 <HAL_ADC_ConfigChannel>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_ADC1_Init+0xb6>
    {
        Error_Handler();
 80018ee:	f002 fb35 	bl	8003f5c <Error_Handler>
    }

    /* USER CODE BEGIN ADC1_Init 2 */
    // Calibrate ADC
    if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 80018f2:	217f      	movs	r1, #127	@ 0x7f
 80018f4:	4805      	ldr	r0, [pc, #20]	@ (800190c <MX_ADC1_Init+0xd0>)
 80018f6:	f005 f853 	bl	80069a0 <HAL_ADCEx_Calibration_Start>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_ADC1_Init+0xc8>
    {
        Error_Handler();
 8001900:	f002 fb2c 	bl	8003f5c <Error_Handler>
    }
    /* USER CODE END ADC1_Init 2 */
}
 8001904:	bf00      	nop
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000238 	.word	0x20000238
 8001910:	50040000 	.word	0x50040000
 8001914:	c7520000 	.word	0xc7520000

08001918 <Flash_Erase>:
  * @brief  Erases a specified page in flash memory
  * @param  page: Page number to erase
  * @retval None
  */
void Flash_Erase(uint32_t page)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef erase_init;
    uint32_t page_error;

    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001920:	2300      	movs	r3, #0
 8001922:	613b      	str	r3, [r7, #16]
    erase_init.Page = page;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	61bb      	str	r3, [r7, #24]
    erase_init.NbPages = 1;
 8001928:	2301      	movs	r3, #1
 800192a:	61fb      	str	r3, [r7, #28]

    HAL_FLASH_Unlock();
 800192c:	f005 fa04 	bl	8006d38 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001930:	f107 020c 	add.w	r2, r7, #12
 8001934:	f107 0310 	add.w	r3, r7, #16
 8001938:	4611      	mov	r1, r2
 800193a:	4618      	mov	r0, r3
 800193c:	f005 fae0 	bl	8006f00 <HAL_FLASHEx_Erase>
    HAL_FLASH_Lock();
 8001940:	f005 fa1c 	bl	8006d7c <HAL_FLASH_Lock>
}
 8001944:	bf00      	nop
 8001946:	3720      	adds	r7, #32
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <Log_Error>:
  * @param  format: Format string (printf-style)
  * @param  ...: Variable arguments for the format string
  * @retval None
  */
void Log_Error(const char *format, ...)
{
 800194c:	b40f      	push	{r0, r1, r2, r3}
 800194e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001952:	b09c      	sub	sp, #112	@ 0x70
 8001954:	af00      	add	r7, sp, #0
    RTC_TimeTypeDef sTime = {0};
 8001956:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
 8001964:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 8001966:	2300      	movs	r3, #0
 8001968:	64bb      	str	r3, [r7, #72]	@ 0x48
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800196a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800196e:	2200      	movs	r2, #0
 8001970:	4619      	mov	r1, r3
 8001972:	483b      	ldr	r0, [pc, #236]	@ (8001a60 <Log_Error+0x114>)
 8001974:	f008 f85d 	bl	8009a32 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001978:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800197c:	2200      	movs	r2, #0
 800197e:	4619      	mov	r1, r3
 8001980:	4837      	ldr	r0, [pc, #220]	@ (8001a60 <Log_Error+0x114>)
 8001982:	f008 f939 	bl	8009bf8 <HAL_RTC_GetDate>

    uint64_t timestamp = HAL_GetTick();
 8001986:	f003 fcc5 	bl	8005314 <HAL_GetTick>
 800198a:	4603      	mov	r3, r0
 800198c:	2200      	movs	r2, #0
 800198e:	461c      	mov	r4, r3
 8001990:	4615      	mov	r5, r2
 8001992:	e9c7 4510 	strd	r4, r5, [r7, #64]	@ 0x40
    char message_buffer[MESSAGE_SIZE];

    // Format the message using vsnprintf
    va_list args;
    va_start(args, format);
 8001996:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800199a:	607b      	str	r3, [r7, #4]
    vsnprintf(message_buffer, MESSAGE_SIZE, format, args);
 800199c:	f107 0008 	add.w	r0, r7, #8
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80019a6:	2138      	movs	r1, #56	@ 0x38
 80019a8:	f00b fa5e 	bl	800ce68 <vsniprintf>
    va_end(args);

    memset(log_buffer, 0, LOG_ENTRY_SIZE);
 80019ac:	2240      	movs	r2, #64	@ 0x40
 80019ae:	2100      	movs	r1, #0
 80019b0:	482c      	ldr	r0, [pc, #176]	@ (8001a64 <Log_Error+0x118>)
 80019b2:	f00b fa67 	bl	800ce84 <memset>
    memcpy(log_buffer, &timestamp, TIMESTAMP_SIZE);
 80019b6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80019ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001a64 <Log_Error+0x118>)
 80019bc:	4602      	mov	r2, r0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	460a      	mov	r2, r1
 80019c2:	605a      	str	r2, [r3, #4]
    strncpy((char *)(log_buffer + TIMESTAMP_SIZE), message_buffer, MESSAGE_SIZE - 1);
 80019c4:	4828      	ldr	r0, [pc, #160]	@ (8001a68 <Log_Error+0x11c>)
 80019c6:	f107 0308 	add.w	r3, r7, #8
 80019ca:	2237      	movs	r2, #55	@ 0x37
 80019cc:	4619      	mov	r1, r3
 80019ce:	f00b fa74 	bl	800ceba <strncpy>

    uint32_t address = LOG_START_ADDR + (next_slot * LOG_ENTRY_SIZE);
 80019d2:	4b26      	ldr	r3, [pc, #152]	@ (8001a6c <Log_Error+0x120>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80019da:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019de:	019b      	lsls	r3, r3, #6
 80019e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    HAL_FLASH_Unlock();
 80019e2:	f005 f9a9 	bl	8006d38 <HAL_FLASH_Unlock>
    for (uint8_t i = 0; i < LOG_ENTRY_SIZE; i += 8) {
 80019e6:	2300      	movs	r3, #0
 80019e8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80019ec:	e015      	b.n	8001a1a <Log_Error+0xce>
        uint64_t data = *(uint64_t *)(log_buffer + i);
 80019ee:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80019f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001a64 <Log_Error+0x118>)
 80019f4:	4413      	add	r3, r2
 80019f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fa:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address + i, data);
 80019fe:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8001a02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a04:	18d1      	adds	r1, r2, r3
 8001a06:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f005 f928 	bl	8006c60 <HAL_FLASH_Program>
    for (uint8_t i = 0; i < LOG_ENTRY_SIZE; i += 8) {
 8001a10:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a14:	3308      	adds	r3, #8
 8001a16:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8001a1a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001a1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a20:	d9e5      	bls.n	80019ee <Log_Error+0xa2>
    }
    HAL_FLASH_Lock();
 8001a22:	f005 f9ab 	bl	8006d7c <HAL_FLASH_Lock>

    next_slot = (next_slot + 1) % NUM_LOG_ENTRIES;
 8001a26:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <Log_Error+0x120>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a30:	4a0e      	ldr	r2, [pc, #56]	@ (8001a6c <Log_Error+0x120>)
 8001a32:	6013      	str	r3, [r2, #0]
    HAL_FLASH_Unlock();
 8001a34:	f005 f980 	bl	8006d38 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, NEXT_SLOT_ADDR, next_slot);
 8001a38:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <Log_Error+0x120>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	4698      	mov	r8, r3
 8001a40:	4691      	mov	r9, r2
 8001a42:	4642      	mov	r2, r8
 8001a44:	464b      	mov	r3, r9
 8001a46:	490a      	ldr	r1, [pc, #40]	@ (8001a70 <Log_Error+0x124>)
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f005 f909 	bl	8006c60 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 8001a4e:	f005 f995 	bl	8006d7c <HAL_FLASH_Lock>
}
 8001a52:	bf00      	nop
 8001a54:	3770      	adds	r7, #112	@ 0x70
 8001a56:	46bd      	mov	sp, r7
 8001a58:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 8001a5c:	b004      	add	sp, #16
 8001a5e:	4770      	bx	lr
 8001a60:	20000398 	.word	0x20000398
 8001a64:	2000051c 	.word	0x2000051c
 8001a68:	20000524 	.word	0x20000524
 8001a6c:	20000518 	.word	0x20000518
 8001a70:	0807f800 	.word	0x0807f800

08001a74 <Log_Read_All>:
/**
  * @brief  Reads and sends all logs over RS485
  * @retval None
  */
void Log_Read_All(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b0aa      	sub	sp, #168	@ 0xa8
 8001a78:	af04      	add	r7, sp, #16
    char buffer[128];
    for (uint32_t i = 0; i < NUM_LOG_ENTRIES; i++) {
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001a80:	e032      	b.n	8001ae8 <Log_Read_All+0x74>
        uint32_t address = LOG_START_ADDR + (i * LOG_ENTRY_SIZE);
 8001a82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001a86:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8001a8a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001a8e:	019b      	lsls	r3, r3, #6
 8001a90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint64_t timestamp = *(uint64_t *)address;
 8001a94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9c:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
        char *message = (char *)(address + TIMESTAMP_SIZE);
 8001aa0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001aa4:	3308      	adds	r3, #8
 8001aa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        snprintf(buffer, sizeof(buffer), "Log %lu: Time=%llu, Msg=%s\r\n", i, timestamp, message);
 8001aaa:	1d38      	adds	r0, r7, #4
 8001aac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ab6:	e9cd 2300 	strd	r2, r3, [sp]
 8001aba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001abe:	4a0f      	ldr	r2, [pc, #60]	@ (8001afc <Log_Read_All+0x88>)
 8001ac0:	2180      	movs	r1, #128	@ 0x80
 8001ac2:	f00b f907 	bl	800ccd4 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001ac6:	1d3b      	adds	r3, r7, #4
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fbd1 	bl	8000270 <strlen>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	b29a      	uxth	r2, r3
 8001ad2:	1d39      	adds	r1, r7, #4
 8001ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad8:	4809      	ldr	r0, [pc, #36]	@ (8001b00 <Log_Read_All+0x8c>)
 8001ada:	f009 f8dd 	bl	800ac98 <HAL_UART_Transmit>
    for (uint32_t i = 0; i < NUM_LOG_ENTRIES; i++) {
 8001ade:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ae8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af0:	d3c7      	bcc.n	8001a82 <Log_Read_All+0xe>
    }
}
 8001af2:	bf00      	nop
 8001af4:	bf00      	nop
 8001af6:	3798      	adds	r7, #152	@ 0x98
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	08010930 	.word	0x08010930
 8001b00:	20000408 	.word	0x20000408

08001b04 <Log_Init>:
/**
  * @brief  Initializes the logging system
  * @retval None
  */
void Log_Init(void)
{
 8001b04:	b5b0      	push	{r4, r5, r7, lr}
 8001b06:	af00      	add	r7, sp, #0
    next_slot = *(uint32_t *)NEXT_SLOT_ADDR;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <Log_Init+0x44>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8001b4c <Log_Init+0x48>)
 8001b0e:	6013      	str	r3, [r2, #0]
    if (next_slot >= NUM_LOG_ENTRIES) {
 8001b10:	4b0e      	ldr	r3, [pc, #56]	@ (8001b4c <Log_Init+0x48>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b18:	d314      	bcc.n	8001b44 <Log_Init+0x40>
        Flash_Erase(FLASH_LOG_PAGE);
 8001b1a:	2080      	movs	r0, #128	@ 0x80
 8001b1c:	f7ff fefc 	bl	8001918 <Flash_Erase>
        next_slot = 0;
 8001b20:	4b0a      	ldr	r3, [pc, #40]	@ (8001b4c <Log_Init+0x48>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
        HAL_FLASH_Unlock();
 8001b26:	f005 f907 	bl	8006d38 <HAL_FLASH_Unlock>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, NEXT_SLOT_ADDR, next_slot);
 8001b2a:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <Log_Init+0x48>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	461c      	mov	r4, r3
 8001b32:	4615      	mov	r5, r2
 8001b34:	4622      	mov	r2, r4
 8001b36:	462b      	mov	r3, r5
 8001b38:	4903      	ldr	r1, [pc, #12]	@ (8001b48 <Log_Init+0x44>)
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f005 f890 	bl	8006c60 <HAL_FLASH_Program>
        HAL_FLASH_Lock();
 8001b40:	f005 f91c 	bl	8006d7c <HAL_FLASH_Lock>
    }
}
 8001b44:	bf00      	nop
 8001b46:	bdb0      	pop	{r4, r5, r7, pc}
 8001b48:	0807f800 	.word	0x0807f800
 8001b4c:	20000518 	.word	0x20000518

08001b50 <Update_SOC_SOH>:
/**
  * @brief  Updates SOC and SOH using coulomb counting and Kalman Filter
  * @retval None
  */
void Update_SOC_SOH(void)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
    coulomb_count += ((pack_current_1 + pack_current_2) / 2.0 * LOOP_TIME) / 3600.0;
 8001b56:	4b5e      	ldr	r3, [pc, #376]	@ (8001cd0 <Update_SOC_SOH+0x180>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7fe fcf4 	bl	8000548 <__aeabi_f2d>
 8001b60:	4604      	mov	r4, r0
 8001b62:	460d      	mov	r5, r1
 8001b64:	4b5b      	ldr	r3, [pc, #364]	@ (8001cd4 <Update_SOC_SOH+0x184>)
 8001b66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd8 <Update_SOC_SOH+0x188>)
 8001b6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b72:	4413      	add	r3, r2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fcd5 	bl	8000524 <__aeabi_i2d>
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b82:	f7fe fe63 	bl	800084c <__aeabi_ddiv>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	a34c      	add	r3, pc, #304	@ (adr r3, 8001cc0 <Update_SOC_SOH+0x170>)
 8001b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b94:	f7fe fd30 	bl	80005f8 <__aeabi_dmul>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	a349      	add	r3, pc, #292	@ (adr r3, 8001cc8 <Update_SOC_SOH+0x178>)
 8001ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba6:	f7fe fe51 	bl	800084c <__aeabi_ddiv>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4620      	mov	r0, r4
 8001bb0:	4629      	mov	r1, r5
 8001bb2:	f7fe fb6b 	bl	800028c <__adddf3>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f7ff f813 	bl	8000be8 <__aeabi_d2f>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4a42      	ldr	r2, [pc, #264]	@ (8001cd0 <Update_SOC_SOH+0x180>)
 8001bc6:	6013      	str	r3, [r2, #0]
    float soc_measured = (coulomb_count / battery_config.nominal_capacity) * 100.0;
 8001bc8:	4b41      	ldr	r3, [pc, #260]	@ (8001cd0 <Update_SOC_SOH+0x180>)
 8001bca:	edd3 6a00 	vldr	s13, [r3]
 8001bce:	4b43      	ldr	r3, [pc, #268]	@ (8001cdc <Update_SOC_SOH+0x18c>)
 8001bd0:	ed93 7a00 	vldr	s14, [r3]
 8001bd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bd8:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001ce0 <Update_SOC_SOH+0x190>
 8001bdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be0:	edc7 7a01 	vstr	s15, [r7, #4]
    soc = KalmanFilter_Update(&soc_kf, soc_measured);
 8001be4:	ed97 0a01 	vldr	s0, [r7, #4]
 8001be8:	483e      	ldr	r0, [pc, #248]	@ (8001ce4 <Update_SOC_SOH+0x194>)
 8001bea:	f002 fd97 	bl	800471c <KalmanFilter_Update>
 8001bee:	eef0 7a40 	vmov.f32	s15, s0
 8001bf2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ce8 <Update_SOC_SOH+0x198>)
 8001bf4:	edc3 7a00 	vstr	s15, [r3]
    if (soc > 100.0) soc = 100.0;
 8001bf8:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce8 <Update_SOC_SOH+0x198>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001ce0 <Update_SOC_SOH+0x190>
 8001c02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0a:	dd02      	ble.n	8001c12 <Update_SOC_SOH+0xc2>
 8001c0c:	4b36      	ldr	r3, [pc, #216]	@ (8001ce8 <Update_SOC_SOH+0x198>)
 8001c0e:	4a37      	ldr	r2, [pc, #220]	@ (8001cec <Update_SOC_SOH+0x19c>)
 8001c10:	601a      	str	r2, [r3, #0]
    if (soc < 0.0) soc = 0.0;
 8001c12:	4b35      	ldr	r3, [pc, #212]	@ (8001ce8 <Update_SOC_SOH+0x198>)
 8001c14:	edd3 7a00 	vldr	s15, [r3]
 8001c18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c20:	d503      	bpl.n	8001c2a <Update_SOC_SOH+0xda>
 8001c22:	4b31      	ldr	r3, [pc, #196]	@ (8001ce8 <Update_SOC_SOH+0x198>)
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]

    if (soc >= 100.0) {
 8001c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <Update_SOC_SOH+0x198>)
 8001c2c:	edd3 7a00 	vldr	s15, [r3]
 8001c30:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001ce0 <Update_SOC_SOH+0x190>
 8001c34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3c:	da00      	bge.n	8001c40 <Update_SOC_SOH+0xf0>
        soh = (actual_capacity / initial_capacity) * 100.0;
        soh = KalmanFilter_Update(&soh_kf, soh);
        if (soh > 100.0) soh = 100.0;
        if (soh < 0.0) soh = 0.0;
    }
}
 8001c3e:	e039      	b.n	8001cb4 <Update_SOC_SOH+0x164>
        actual_capacity = coulomb_count;
 8001c40:	4b23      	ldr	r3, [pc, #140]	@ (8001cd0 <Update_SOC_SOH+0x180>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a2a      	ldr	r2, [pc, #168]	@ (8001cf0 <Update_SOC_SOH+0x1a0>)
 8001c46:	6013      	str	r3, [r2, #0]
        soh = (actual_capacity / initial_capacity) * 100.0;
 8001c48:	4b29      	ldr	r3, [pc, #164]	@ (8001cf0 <Update_SOC_SOH+0x1a0>)
 8001c4a:	edd3 6a00 	vldr	s13, [r3]
 8001c4e:	4b29      	ldr	r3, [pc, #164]	@ (8001cf4 <Update_SOC_SOH+0x1a4>)
 8001c50:	ed93 7a00 	vldr	s14, [r3]
 8001c54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c58:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001ce0 <Update_SOC_SOH+0x190>
 8001c5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c60:	4b25      	ldr	r3, [pc, #148]	@ (8001cf8 <Update_SOC_SOH+0x1a8>)
 8001c62:	edc3 7a00 	vstr	s15, [r3]
        soh = KalmanFilter_Update(&soh_kf, soh);
 8001c66:	4b24      	ldr	r3, [pc, #144]	@ (8001cf8 <Update_SOC_SOH+0x1a8>)
 8001c68:	edd3 7a00 	vldr	s15, [r3]
 8001c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c70:	4822      	ldr	r0, [pc, #136]	@ (8001cfc <Update_SOC_SOH+0x1ac>)
 8001c72:	f002 fd53 	bl	800471c <KalmanFilter_Update>
 8001c76:	eef0 7a40 	vmov.f32	s15, s0
 8001c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf8 <Update_SOC_SOH+0x1a8>)
 8001c7c:	edc3 7a00 	vstr	s15, [r3]
        if (soh > 100.0) soh = 100.0;
 8001c80:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf8 <Update_SOC_SOH+0x1a8>)
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001ce0 <Update_SOC_SOH+0x190>
 8001c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	dd02      	ble.n	8001c9a <Update_SOC_SOH+0x14a>
 8001c94:	4b18      	ldr	r3, [pc, #96]	@ (8001cf8 <Update_SOC_SOH+0x1a8>)
 8001c96:	4a15      	ldr	r2, [pc, #84]	@ (8001cec <Update_SOC_SOH+0x19c>)
 8001c98:	601a      	str	r2, [r3, #0]
        if (soh < 0.0) soh = 0.0;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	@ (8001cf8 <Update_SOC_SOH+0x1a8>)
 8001c9c:	edd3 7a00 	vldr	s15, [r3]
 8001ca0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca8:	d400      	bmi.n	8001cac <Update_SOC_SOH+0x15c>
}
 8001caa:	e003      	b.n	8001cb4 <Update_SOC_SOH+0x164>
        if (soh < 0.0) soh = 0.0;
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <Update_SOC_SOH+0x1a8>)
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
}
 8001cb4:	bf00      	nop
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bdb0      	pop	{r4, r5, r7, pc}
 8001cbc:	f3af 8000 	nop.w
 8001cc0:	a0000000 	.word	0xa0000000
 8001cc4:	3fb99999 	.word	0x3fb99999
 8001cc8:	00000000 	.word	0x00000000
 8001ccc:	40ac2000 	.word	0x40ac2000
 8001cd0:	2000055c 	.word	0x2000055c
 8001cd4:	200004ee 	.word	0x200004ee
 8001cd8:	200004f0 	.word	0x200004f0
 8001cdc:	2000000c 	.word	0x2000000c
 8001ce0:	42c80000 	.word	0x42c80000
 8001ce4:	200004f8 	.word	0x200004f8
 8001ce8:	20000000 	.word	0x20000000
 8001cec:	42c80000 	.word	0x42c80000
 8001cf0:	20000564 	.word	0x20000564
 8001cf4:	20000560 	.word	0x20000560
 8001cf8:	20000004 	.word	0x20000004
 8001cfc:	20000508 	.word	0x20000508

08001d00 <Update_BMS_Mode>:
/**
  * @brief  Updates the BMS operation mode and charge/discharge status
  * @retval None
  */
void Update_BMS_Mode(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af02      	add	r7, sp, #8
    static const uint32_t TEMP_FAULT_TIMEOUT = 60000; // 60 seconds timeout for temperature faults
    static const uint32_t COOLDOWN_PERIOD = 10000; // 10 seconds cooldown for overcurrent faults
    static const uint32_t RECOVERY_DELAY = 5000; // 5 seconds delay before recovery attempt

    // Check for faults
    if (error_flags & (ERROR_OVERVOLTAGE | ERROR_UNDERVOLTAGE | ERROR_OCC | ERROR_OCD | ERROR_SCD | ERROR_OVERTEMP | ERROR_UNDERTEMP | ERROR_DISCREPANCY | ERROR_DEVICE_XREADY | ERROR_OVRD_ALERT))
 8001d06:	4ba1      	ldr	r3, [pc, #644]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 83b7 	beq.w	8002482 <Update_BMS_Mode+0x782>
    {
        // If not already in fault mode, record the start time
        if (!in_fault_mode)
 8001d14:	4b9e      	ldr	r3, [pc, #632]	@ (8001f90 <Update_BMS_Mode+0x290>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d107      	bne.n	8001d2c <Update_BMS_Mode+0x2c>
        {
            fault_start_time = HAL_GetTick();
 8001d1c:	f003 fafa 	bl	8005314 <HAL_GetTick>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4a9c      	ldr	r2, [pc, #624]	@ (8001f94 <Update_BMS_Mode+0x294>)
 8001d24:	6013      	str	r3, [r2, #0]
            in_fault_mode = 1;
 8001d26:	4b9a      	ldr	r3, [pc, #616]	@ (8001f90 <Update_BMS_Mode+0x290>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	701a      	strb	r2, [r3, #0]
        }

        bms_mode = MODE_FAULT;
 8001d2c:	4b9a      	ldr	r3, [pc, #616]	@ (8001f98 <Update_BMS_Mode+0x298>)
 8001d2e:	2202      	movs	r2, #2
 8001d30:	701a      	strb	r2, [r3, #0]

        // Protective actions and recovery logic based on specific faults
        if (error_flags & ERROR_OVERVOLTAGE)
 8001d32:	4b96      	ldr	r3, [pc, #600]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d047      	beq.n	8001dce <Update_BMS_Mode+0xce>
        {
            charge_enabled = 0; // Disable charging to prevent further voltage increase
 8001d3e:	4b97      	ldr	r3, [pc, #604]	@ (8001f9c <Update_BMS_Mode+0x29c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 1; // Allow discharging to reduce voltage
 8001d44:	4b96      	ldr	r3, [pc, #600]	@ (8001fa0 <Update_BMS_Mode+0x2a0>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging due to overvoltage");
 8001d4a:	4896      	ldr	r0, [pc, #600]	@ (8001fa4 <Update_BMS_Mode+0x2a4>)
 8001d4c:	f7ff fdfe 	bl	800194c <Log_Error>

            // Recovery: Check if all cell voltages are below the threshold
            uint8_t all_below_threshold = 1;
 8001d50:	2301      	movs	r3, #1
 8001d52:	75fb      	strb	r3, [r7, #23]
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 8001d54:	2300      	movs	r3, #0
 8001d56:	75bb      	strb	r3, [r7, #22]
 8001d58:	e015      	b.n	8001d86 <Update_BMS_Mode+0x86>
            {
                if (group_voltages_1[i] > battery_config.ov_threshold || group_voltages_2[i] > battery_config.ov_threshold)
 8001d5a:	7dbb      	ldrb	r3, [r7, #22]
 8001d5c:	4a92      	ldr	r2, [pc, #584]	@ (8001fa8 <Update_BMS_Mode+0x2a8>)
 8001d5e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001d62:	4b92      	ldr	r3, [pc, #584]	@ (8001fac <Update_BMS_Mode+0x2ac>)
 8001d64:	889b      	ldrh	r3, [r3, #4]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d807      	bhi.n	8001d7a <Update_BMS_Mode+0x7a>
 8001d6a:	7dbb      	ldrb	r3, [r7, #22]
 8001d6c:	4a90      	ldr	r2, [pc, #576]	@ (8001fb0 <Update_BMS_Mode+0x2b0>)
 8001d6e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001d72:	4b8e      	ldr	r3, [pc, #568]	@ (8001fac <Update_BMS_Mode+0x2ac>)
 8001d74:	889b      	ldrh	r3, [r3, #4]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d902      	bls.n	8001d80 <Update_BMS_Mode+0x80>
                {
                    all_below_threshold = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	75fb      	strb	r3, [r7, #23]
                    break;
 8001d7e:	e005      	b.n	8001d8c <Update_BMS_Mode+0x8c>
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 8001d80:	7dbb      	ldrb	r3, [r7, #22]
 8001d82:	3301      	adds	r3, #1
 8001d84:	75bb      	strb	r3, [r7, #22]
 8001d86:	7dbb      	ldrb	r3, [r7, #22]
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d9e6      	bls.n	8001d5a <Update_BMS_Mode+0x5a>
                }
            }
            if (all_below_threshold)
 8001d8c:	7dfb      	ldrb	r3, [r7, #23]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00c      	beq.n	8001dac <Update_BMS_Mode+0xac>
            {
                Log_Error("Overvoltage fault cleared");
 8001d92:	4888      	ldr	r0, [pc, #544]	@ (8001fb4 <Update_BMS_Mode+0x2b4>)
 8001d94:	f7ff fdda 	bl	800194c <Log_Error>
                error_flags &= ~ERROR_OVERVOLTAGE;
 8001d98:	4b7c      	ldr	r3, [pc, #496]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	4a7a      	ldr	r2, [pc, #488]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001da2:	6013      	str	r3, [r2, #0]
                in_fault_mode = 0;
 8001da4:	4b7a      	ldr	r3, [pc, #488]	@ (8001f90 <Update_BMS_Mode+0x290>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
 8001daa:	e359      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
            else if (HAL_GetTick() - fault_start_time >= FAULT_TIMEOUT)
 8001dac:	f003 fab2 	bl	8005314 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	4b78      	ldr	r3, [pc, #480]	@ (8001f94 <Update_BMS_Mode+0x294>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	1ad2      	subs	r2, r2, r3
 8001db8:	4b7f      	ldr	r3, [pc, #508]	@ (8001fb8 <Update_BMS_Mode+0x2b8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	f0c0 834f 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                Log_Error("Overvoltage fault persists, triggering system reset");
 8001dc2:	487e      	ldr	r0, [pc, #504]	@ (8001fbc <Update_BMS_Mode+0x2bc>)
 8001dc4:	f7ff fdc2 	bl	800194c <Log_Error>
                HAL_NVIC_SystemReset();
 8001dc8:	f004 ff39 	bl	8006c3e <HAL_NVIC_SystemReset>
 8001dcc:	e348      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
        }
        else if (error_flags & ERROR_UNDERVOLTAGE)
 8001dce:	4b6f      	ldr	r3, [pc, #444]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d047      	beq.n	8001e6a <Update_BMS_Mode+0x16a>
        {
            charge_enabled = 1; // Allow charging to recover battery
 8001dda:	4b70      	ldr	r3, [pc, #448]	@ (8001f9c <Update_BMS_Mode+0x29c>)
 8001ddc:	2201      	movs	r2, #1
 8001dde:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0; // Disable discharging to prevent deep discharge
 8001de0:	4b6f      	ldr	r3, [pc, #444]	@ (8001fa0 <Update_BMS_Mode+0x2a0>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled discharging due to undervoltage");
 8001de6:	4876      	ldr	r0, [pc, #472]	@ (8001fc0 <Update_BMS_Mode+0x2c0>)
 8001de8:	f7ff fdb0 	bl	800194c <Log_Error>

            // Recovery: Check if all cell voltages are above the threshold
            uint8_t all_above_threshold = 1;
 8001dec:	2301      	movs	r3, #1
 8001dee:	757b      	strb	r3, [r7, #21]
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 8001df0:	2300      	movs	r3, #0
 8001df2:	753b      	strb	r3, [r7, #20]
 8001df4:	e015      	b.n	8001e22 <Update_BMS_Mode+0x122>
            {
                if (group_voltages_1[i] < battery_config.uv_threshold || group_voltages_2[i] < battery_config.uv_threshold)
 8001df6:	7d3b      	ldrb	r3, [r7, #20]
 8001df8:	4a6b      	ldr	r2, [pc, #428]	@ (8001fa8 <Update_BMS_Mode+0x2a8>)
 8001dfa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001dfe:	4b6b      	ldr	r3, [pc, #428]	@ (8001fac <Update_BMS_Mode+0x2ac>)
 8001e00:	88db      	ldrh	r3, [r3, #6]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d307      	bcc.n	8001e16 <Update_BMS_Mode+0x116>
 8001e06:	7d3b      	ldrb	r3, [r7, #20]
 8001e08:	4a69      	ldr	r2, [pc, #420]	@ (8001fb0 <Update_BMS_Mode+0x2b0>)
 8001e0a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001e0e:	4b67      	ldr	r3, [pc, #412]	@ (8001fac <Update_BMS_Mode+0x2ac>)
 8001e10:	88db      	ldrh	r3, [r3, #6]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d202      	bcs.n	8001e1c <Update_BMS_Mode+0x11c>
                {
                    all_above_threshold = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	757b      	strb	r3, [r7, #21]
                    break;
 8001e1a:	e005      	b.n	8001e28 <Update_BMS_Mode+0x128>
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 8001e1c:	7d3b      	ldrb	r3, [r7, #20]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	753b      	strb	r3, [r7, #20]
 8001e22:	7d3b      	ldrb	r3, [r7, #20]
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d9e6      	bls.n	8001df6 <Update_BMS_Mode+0xf6>
                }
            }
            if (all_above_threshold)
 8001e28:	7d7b      	ldrb	r3, [r7, #21]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00c      	beq.n	8001e48 <Update_BMS_Mode+0x148>
            {
                Log_Error("Undervoltage fault cleared");
 8001e2e:	4865      	ldr	r0, [pc, #404]	@ (8001fc4 <Update_BMS_Mode+0x2c4>)
 8001e30:	f7ff fd8c 	bl	800194c <Log_Error>
                error_flags &= ~ERROR_UNDERVOLTAGE;
 8001e34:	4b55      	ldr	r3, [pc, #340]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f023 0302 	bic.w	r3, r3, #2
 8001e3c:	4a53      	ldr	r2, [pc, #332]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001e3e:	6013      	str	r3, [r2, #0]
                in_fault_mode = 0;
 8001e40:	4b53      	ldr	r3, [pc, #332]	@ (8001f90 <Update_BMS_Mode+0x290>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
 8001e46:	e30b      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
            else if (HAL_GetTick() - fault_start_time >= FAULT_TIMEOUT)
 8001e48:	f003 fa64 	bl	8005314 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	4b51      	ldr	r3, [pc, #324]	@ (8001f94 <Update_BMS_Mode+0x294>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	1ad2      	subs	r2, r2, r3
 8001e54:	4b58      	ldr	r3, [pc, #352]	@ (8001fb8 <Update_BMS_Mode+0x2b8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	f0c0 8301 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                Log_Error("Undervoltage fault persists, triggering system reset");
 8001e5e:	485a      	ldr	r0, [pc, #360]	@ (8001fc8 <Update_BMS_Mode+0x2c8>)
 8001e60:	f7ff fd74 	bl	800194c <Log_Error>
                HAL_NVIC_SystemReset();
 8001e64:	f004 feeb 	bl	8006c3e <HAL_NVIC_SystemReset>
 8001e68:	e2fa      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
        }
        else if (error_flags & ERROR_OCC)
 8001e6a:	4b48      	ldr	r3, [pc, #288]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0304 	and.w	r3, r3, #4
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d041      	beq.n	8001efa <Update_BMS_Mode+0x1fa>
        {
            charge_enabled = 0; // Disable charging to prevent damage
 8001e76:	4b49      	ldr	r3, [pc, #292]	@ (8001f9c <Update_BMS_Mode+0x29c>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 1; // Allow discharging
 8001e7c:	4b48      	ldr	r3, [pc, #288]	@ (8001fa0 <Update_BMS_Mode+0x2a0>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging due to overcurrent charge");
 8001e82:	4852      	ldr	r0, [pc, #328]	@ (8001fcc <Update_BMS_Mode+0x2cc>)
 8001e84:	f7ff fd62 	bl	800194c <Log_Error>

            // Recovery: Wait for a cooldown period and check current
            if (HAL_GetTick() - fault_start_time >= COOLDOWN_PERIOD)
 8001e88:	f003 fa44 	bl	8005314 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	4b41      	ldr	r3, [pc, #260]	@ (8001f94 <Update_BMS_Mode+0x294>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	1ad2      	subs	r2, r2, r3
 8001e94:	4b4e      	ldr	r3, [pc, #312]	@ (8001fd0 <Update_BMS_Mode+0x2d0>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	f0c0 82e1 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                int16_t total_current = (pack_current_1 + pack_current_2) / 2;
 8001e9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001fd4 <Update_BMS_Mode+0x2d4>)
 8001ea0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b4c      	ldr	r3, [pc, #304]	@ (8001fd8 <Update_BMS_Mode+0x2d8>)
 8001ea8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eac:	4413      	add	r3, r2
 8001eae:	0fda      	lsrs	r2, r3, #31
 8001eb0:	4413      	add	r3, r2
 8001eb2:	105b      	asrs	r3, r3, #1
 8001eb4:	817b      	strh	r3, [r7, #10]
                if (total_current >= 0) // Ensure no charging current
 8001eb6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	db0c      	blt.n	8001ed8 <Update_BMS_Mode+0x1d8>
                {
                    Log_Error("Overcurrent charge fault cleared");
 8001ebe:	4847      	ldr	r0, [pc, #284]	@ (8001fdc <Update_BMS_Mode+0x2dc>)
 8001ec0:	f7ff fd44 	bl	800194c <Log_Error>
                    error_flags &= ~ERROR_OCC;
 8001ec4:	4b31      	ldr	r3, [pc, #196]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f023 0304 	bic.w	r3, r3, #4
 8001ecc:	4a2f      	ldr	r2, [pc, #188]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001ece:	6013      	str	r3, [r2, #0]
                    in_fault_mode = 0;
 8001ed0:	4b2f      	ldr	r3, [pc, #188]	@ (8001f90 <Update_BMS_Mode+0x290>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	701a      	strb	r2, [r3, #0]
 8001ed6:	e2c3      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
                else if (HAL_GetTick() - fault_start_time >= FAULT_TIMEOUT)
 8001ed8:	f003 fa1c 	bl	8005314 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	4b2d      	ldr	r3, [pc, #180]	@ (8001f94 <Update_BMS_Mode+0x294>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	1ad2      	subs	r2, r2, r3
 8001ee4:	4b34      	ldr	r3, [pc, #208]	@ (8001fb8 <Update_BMS_Mode+0x2b8>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	f0c0 82b9 	bcc.w	8002460 <Update_BMS_Mode+0x760>
                {
                    Log_Error("Overcurrent charge fault persists, triggering system reset");
 8001eee:	483c      	ldr	r0, [pc, #240]	@ (8001fe0 <Update_BMS_Mode+0x2e0>)
 8001ef0:	f7ff fd2c 	bl	800194c <Log_Error>
                    HAL_NVIC_SystemReset();
 8001ef4:	f004 fea3 	bl	8006c3e <HAL_NVIC_SystemReset>
 8001ef8:	e2b2      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
            }
        }
        else if (error_flags & ERROR_OCD)
 8001efa:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0308 	and.w	r3, r3, #8
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d074      	beq.n	8001ff0 <Update_BMS_Mode+0x2f0>
        {
            charge_enabled = 1; // Allow charging
 8001f06:	4b25      	ldr	r3, [pc, #148]	@ (8001f9c <Update_BMS_Mode+0x29c>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0; // Disable discharging to prevent damage
 8001f0c:	4b24      	ldr	r3, [pc, #144]	@ (8001fa0 <Update_BMS_Mode+0x2a0>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled discharging due to overcurrent discharge");
 8001f12:	4834      	ldr	r0, [pc, #208]	@ (8001fe4 <Update_BMS_Mode+0x2e4>)
 8001f14:	f7ff fd1a 	bl	800194c <Log_Error>

            // Recovery: Wait for a cooldown period and check current
            if (HAL_GetTick() - fault_start_time >= COOLDOWN_PERIOD)
 8001f18:	f003 f9fc 	bl	8005314 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f94 <Update_BMS_Mode+0x294>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	1ad2      	subs	r2, r2, r3
 8001f24:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd0 <Update_BMS_Mode+0x2d0>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	f0c0 8299 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                int16_t total_current = (pack_current_1 + pack_current_2) / 2;
 8001f2e:	4b29      	ldr	r3, [pc, #164]	@ (8001fd4 <Update_BMS_Mode+0x2d4>)
 8001f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b28      	ldr	r3, [pc, #160]	@ (8001fd8 <Update_BMS_Mode+0x2d8>)
 8001f38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	0fda      	lsrs	r2, r3, #31
 8001f40:	4413      	add	r3, r2
 8001f42:	105b      	asrs	r3, r3, #1
 8001f44:	81bb      	strh	r3, [r7, #12]
                if (total_current <= 0) // Ensure no discharging current
 8001f46:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	dc0c      	bgt.n	8001f68 <Update_BMS_Mode+0x268>
                {
                    Log_Error("Overcurrent discharge fault cleared");
 8001f4e:	4826      	ldr	r0, [pc, #152]	@ (8001fe8 <Update_BMS_Mode+0x2e8>)
 8001f50:	f7ff fcfc 	bl	800194c <Log_Error>
                    error_flags &= ~ERROR_OCD;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f023 0308 	bic.w	r3, r3, #8
 8001f5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f8c <Update_BMS_Mode+0x28c>)
 8001f5e:	6013      	str	r3, [r2, #0]
                    in_fault_mode = 0;
 8001f60:	4b0b      	ldr	r3, [pc, #44]	@ (8001f90 <Update_BMS_Mode+0x290>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	701a      	strb	r2, [r3, #0]
 8001f66:	e27b      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
                else if (HAL_GetTick() - fault_start_time >= FAULT_TIMEOUT)
 8001f68:	f003 f9d4 	bl	8005314 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	4b09      	ldr	r3, [pc, #36]	@ (8001f94 <Update_BMS_Mode+0x294>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	1ad2      	subs	r2, r2, r3
 8001f74:	4b10      	ldr	r3, [pc, #64]	@ (8001fb8 <Update_BMS_Mode+0x2b8>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	f0c0 8271 	bcc.w	8002460 <Update_BMS_Mode+0x760>
                {
                    Log_Error("Overcurrent discharge fault persists, triggering system reset");
 8001f7e:	481b      	ldr	r0, [pc, #108]	@ (8001fec <Update_BMS_Mode+0x2ec>)
 8001f80:	f7ff fce4 	bl	800194c <Log_Error>
                    HAL_NVIC_SystemReset();
 8001f84:	f004 fe5b 	bl	8006c3e <HAL_NVIC_SystemReset>
 8001f88:	e26a      	b.n	8002460 <Update_BMS_Mode+0x760>
 8001f8a:	bf00      	nop
 8001f8c:	200005f8 	.word	0x200005f8
 8001f90:	20000635 	.word	0x20000635
 8001f94:	20000638 	.word	0x20000638
 8001f98:	20000008 	.word	0x20000008
 8001f9c:	200005f5 	.word	0x200005f5
 8001fa0:	20000009 	.word	0x20000009
 8001fa4:	08010950 	.word	0x08010950
 8001fa8:	200004e0 	.word	0x200004e0
 8001fac:	2000000c 	.word	0x2000000c
 8001fb0:	200004e8 	.word	0x200004e8
 8001fb4:	08010988 	.word	0x08010988
 8001fb8:	08011640 	.word	0x08011640
 8001fbc:	080109a4 	.word	0x080109a4
 8001fc0:	080109d8 	.word	0x080109d8
 8001fc4:	08010a14 	.word	0x08010a14
 8001fc8:	08010a30 	.word	0x08010a30
 8001fcc:	08010a68 	.word	0x08010a68
 8001fd0:	08011644 	.word	0x08011644
 8001fd4:	200004ee 	.word	0x200004ee
 8001fd8:	200004f0 	.word	0x200004f0
 8001fdc:	08010aa8 	.word	0x08010aa8
 8001fe0:	08010acc 	.word	0x08010acc
 8001fe4:	08010b08 	.word	0x08010b08
 8001fe8:	08010b50 	.word	0x08010b50
 8001fec:	08010b74 	.word	0x08010b74
                }
            }
        }
        else if (error_flags & ERROR_SCD)
 8001ff0:	4b9e      	ldr	r3, [pc, #632]	@ (800226c <Update_BMS_Mode+0x56c>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0310 	and.w	r3, r3, #16
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d04b      	beq.n	8002094 <Update_BMS_Mode+0x394>
        {
            charge_enabled = 0; // Disable both charging and discharging
 8001ffc:	4b9c      	ldr	r3, [pc, #624]	@ (8002270 <Update_BMS_Mode+0x570>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0;
 8002002:	4b9c      	ldr	r3, [pc, #624]	@ (8002274 <Update_BMS_Mode+0x574>)
 8002004:	2200      	movs	r2, #0
 8002006:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging and discharging due to short-circuit discharge");
 8002008:	489b      	ldr	r0, [pc, #620]	@ (8002278 <Update_BMS_Mode+0x578>)
 800200a:	f7ff fc9f 	bl	800194c <Log_Error>

            // Recovery: Wait and check if the fault clears in SYS_STAT
            if (HAL_GetTick() - fault_start_time >= FAULT_TIMEOUT)
 800200e:	f003 f981 	bl	8005314 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	4b99      	ldr	r3, [pc, #612]	@ (800227c <Update_BMS_Mode+0x57c>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	1ad2      	subs	r2, r2, r3
 800201a:	4b99      	ldr	r3, [pc, #612]	@ (8002280 <Update_BMS_Mode+0x580>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	429a      	cmp	r2, r3
 8002020:	f0c0 821e 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                uint8_t status1, status2;
                uint8_t scd_cleared = 1;
 8002024:	2301      	movs	r3, #1
 8002026:	74fb      	strb	r3, [r7, #19]
                if (BQ76920_ReadStatus(&hi2c1, &status1) == HAL_OK && (status1 & (1 << 3)))
 8002028:	f107 0309 	add.w	r3, r7, #9
 800202c:	4619      	mov	r1, r3
 800202e:	4895      	ldr	r0, [pc, #596]	@ (8002284 <Update_BMS_Mode+0x584>)
 8002030:	f7ff fa1c 	bl	800146c <BQ76920_ReadStatus>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d106      	bne.n	8002048 <Update_BMS_Mode+0x348>
 800203a:	7a7b      	ldrb	r3, [r7, #9]
 800203c:	f003 0308 	and.w	r3, r3, #8
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <Update_BMS_Mode+0x348>
                {
                    scd_cleared = 0;
 8002044:	2300      	movs	r3, #0
 8002046:	74fb      	strb	r3, [r7, #19]
                }
                if (BQ76920_ReadStatus(&hi2c2, &status2) == HAL_OK && (status2 & (1 << 3)))
 8002048:	f107 0308 	add.w	r3, r7, #8
 800204c:	4619      	mov	r1, r3
 800204e:	488e      	ldr	r0, [pc, #568]	@ (8002288 <Update_BMS_Mode+0x588>)
 8002050:	f7ff fa0c 	bl	800146c <BQ76920_ReadStatus>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d106      	bne.n	8002068 <Update_BMS_Mode+0x368>
 800205a:	7a3b      	ldrb	r3, [r7, #8]
 800205c:	f003 0308 	and.w	r3, r3, #8
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <Update_BMS_Mode+0x368>
                {
                    scd_cleared = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	74fb      	strb	r3, [r7, #19]
                }
                if (scd_cleared)
 8002068:	7cfb      	ldrb	r3, [r7, #19]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00c      	beq.n	8002088 <Update_BMS_Mode+0x388>
                {
                    Log_Error("Short-circuit discharge fault cleared");
 800206e:	4887      	ldr	r0, [pc, #540]	@ (800228c <Update_BMS_Mode+0x58c>)
 8002070:	f7ff fc6c 	bl	800194c <Log_Error>
                    error_flags &= ~ERROR_SCD;
 8002074:	4b7d      	ldr	r3, [pc, #500]	@ (800226c <Update_BMS_Mode+0x56c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f023 0310 	bic.w	r3, r3, #16
 800207c:	4a7b      	ldr	r2, [pc, #492]	@ (800226c <Update_BMS_Mode+0x56c>)
 800207e:	6013      	str	r3, [r2, #0]
                    in_fault_mode = 0;
 8002080:	4b83      	ldr	r3, [pc, #524]	@ (8002290 <Update_BMS_Mode+0x590>)
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]
 8002086:	e1eb      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
                else
                {
                    Log_Error("Short-circuit discharge fault persists, triggering system reset");
 8002088:	4882      	ldr	r0, [pc, #520]	@ (8002294 <Update_BMS_Mode+0x594>)
 800208a:	f7ff fc5f 	bl	800194c <Log_Error>
                    HAL_NVIC_SystemReset();
 800208e:	f004 fdd6 	bl	8006c3e <HAL_NVIC_SystemReset>
 8002092:	e1e5      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
            }
        }
        else if (error_flags & ERROR_OVERTEMP)
 8002094:	4b75      	ldr	r3, [pc, #468]	@ (800226c <Update_BMS_Mode+0x56c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0320 	and.w	r3, r3, #32
 800209c:	2b00      	cmp	r3, #0
 800209e:	d044      	beq.n	800212a <Update_BMS_Mode+0x42a>
        {
            charge_enabled = 0; // Disable both charging and discharging
 80020a0:	4b73      	ldr	r3, [pc, #460]	@ (8002270 <Update_BMS_Mode+0x570>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0;
 80020a6:	4b73      	ldr	r3, [pc, #460]	@ (8002274 <Update_BMS_Mode+0x574>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging and discharging due to overtemperature");
 80020ac:	487a      	ldr	r0, [pc, #488]	@ (8002298 <Update_BMS_Mode+0x598>)
 80020ae:	f7ff fc4d 	bl	800194c <Log_Error>

            // Recovery: Check if temperatures are below a safe threshold
            if (temperature_1 < (battery_config.overtemp_threshold - 10) && temperature_2 < (battery_config.overtemp_threshold - 10) && pcb_temperature < (battery_config.overtemp_threshold - 10))
 80020b2:	4b7a      	ldr	r3, [pc, #488]	@ (800229c <Update_BMS_Mode+0x59c>)
 80020b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b79      	ldr	r3, [pc, #484]	@ (80022a0 <Update_BMS_Mode+0x5a0>)
 80020bc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80020c0:	3b0a      	subs	r3, #10
 80020c2:	429a      	cmp	r2, r3
 80020c4:	da20      	bge.n	8002108 <Update_BMS_Mode+0x408>
 80020c6:	4b77      	ldr	r3, [pc, #476]	@ (80022a4 <Update_BMS_Mode+0x5a4>)
 80020c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020cc:	461a      	mov	r2, r3
 80020ce:	4b74      	ldr	r3, [pc, #464]	@ (80022a0 <Update_BMS_Mode+0x5a0>)
 80020d0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80020d4:	3b0a      	subs	r3, #10
 80020d6:	429a      	cmp	r2, r3
 80020d8:	da16      	bge.n	8002108 <Update_BMS_Mode+0x408>
 80020da:	4b73      	ldr	r3, [pc, #460]	@ (80022a8 <Update_BMS_Mode+0x5a8>)
 80020dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b6f      	ldr	r3, [pc, #444]	@ (80022a0 <Update_BMS_Mode+0x5a0>)
 80020e4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80020e8:	3b0a      	subs	r3, #10
 80020ea:	429a      	cmp	r2, r3
 80020ec:	da0c      	bge.n	8002108 <Update_BMS_Mode+0x408>
            {
                Log_Error("Overtemperature fault cleared");
 80020ee:	486f      	ldr	r0, [pc, #444]	@ (80022ac <Update_BMS_Mode+0x5ac>)
 80020f0:	f7ff fc2c 	bl	800194c <Log_Error>
                error_flags &= ~ERROR_OVERTEMP;
 80020f4:	4b5d      	ldr	r3, [pc, #372]	@ (800226c <Update_BMS_Mode+0x56c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f023 0320 	bic.w	r3, r3, #32
 80020fc:	4a5b      	ldr	r2, [pc, #364]	@ (800226c <Update_BMS_Mode+0x56c>)
 80020fe:	6013      	str	r3, [r2, #0]
                in_fault_mode = 0;
 8002100:	4b63      	ldr	r3, [pc, #396]	@ (8002290 <Update_BMS_Mode+0x590>)
 8002102:	2200      	movs	r2, #0
 8002104:	701a      	strb	r2, [r3, #0]
 8002106:	e1ab      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
            else if (HAL_GetTick() - fault_start_time >= TEMP_FAULT_TIMEOUT)
 8002108:	f003 f904 	bl	8005314 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	4b5b      	ldr	r3, [pc, #364]	@ (800227c <Update_BMS_Mode+0x57c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	1ad2      	subs	r2, r2, r3
 8002114:	4b66      	ldr	r3, [pc, #408]	@ (80022b0 <Update_BMS_Mode+0x5b0>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	429a      	cmp	r2, r3
 800211a:	f0c0 81a1 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                Log_Error("Overtemperature fault persists, triggering system reset");
 800211e:	4865      	ldr	r0, [pc, #404]	@ (80022b4 <Update_BMS_Mode+0x5b4>)
 8002120:	f7ff fc14 	bl	800194c <Log_Error>
                HAL_NVIC_SystemReset();
 8002124:	f004 fd8b 	bl	8006c3e <HAL_NVIC_SystemReset>
 8002128:	e19a      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
        }
        else if (error_flags & ERROR_UNDERTEMP)
 800212a:	4b50      	ldr	r3, [pc, #320]	@ (800226c <Update_BMS_Mode+0x56c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002132:	2b00      	cmp	r3, #0
 8002134:	d03a      	beq.n	80021ac <Update_BMS_Mode+0x4ac>
        {
            charge_enabled = 0; // Disable charging to prevent lithium plating
 8002136:	4b4e      	ldr	r3, [pc, #312]	@ (8002270 <Update_BMS_Mode+0x570>)
 8002138:	2200      	movs	r2, #0
 800213a:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 1; // Allow discharging if safe
 800213c:	4b4d      	ldr	r3, [pc, #308]	@ (8002274 <Update_BMS_Mode+0x574>)
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging due to undertemperature");
 8002142:	485d      	ldr	r0, [pc, #372]	@ (80022b8 <Update_BMS_Mode+0x5b8>)
 8002144:	f7ff fc02 	bl	800194c <Log_Error>

            // Recovery: Check if temperatures are above a safe threshold
            if (temperature_1 > (battery_config.undertemp_threshold + 10) && temperature_2 > (battery_config.undertemp_threshold + 10))
 8002148:	4b54      	ldr	r3, [pc, #336]	@ (800229c <Update_BMS_Mode+0x59c>)
 800214a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800214e:	461a      	mov	r2, r3
 8002150:	4b53      	ldr	r3, [pc, #332]	@ (80022a0 <Update_BMS_Mode+0x5a0>)
 8002152:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002156:	330a      	adds	r3, #10
 8002158:	429a      	cmp	r2, r3
 800215a:	dd16      	ble.n	800218a <Update_BMS_Mode+0x48a>
 800215c:	4b51      	ldr	r3, [pc, #324]	@ (80022a4 <Update_BMS_Mode+0x5a4>)
 800215e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002162:	461a      	mov	r2, r3
 8002164:	4b4e      	ldr	r3, [pc, #312]	@ (80022a0 <Update_BMS_Mode+0x5a0>)
 8002166:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800216a:	330a      	adds	r3, #10
 800216c:	429a      	cmp	r2, r3
 800216e:	dd0c      	ble.n	800218a <Update_BMS_Mode+0x48a>
            {
                Log_Error("Undertemperature fault cleared");
 8002170:	4852      	ldr	r0, [pc, #328]	@ (80022bc <Update_BMS_Mode+0x5bc>)
 8002172:	f7ff fbeb 	bl	800194c <Log_Error>
                error_flags &= ~ERROR_UNDERTEMP;
 8002176:	4b3d      	ldr	r3, [pc, #244]	@ (800226c <Update_BMS_Mode+0x56c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800217e:	4a3b      	ldr	r2, [pc, #236]	@ (800226c <Update_BMS_Mode+0x56c>)
 8002180:	6013      	str	r3, [r2, #0]
                in_fault_mode = 0;
 8002182:	4b43      	ldr	r3, [pc, #268]	@ (8002290 <Update_BMS_Mode+0x590>)
 8002184:	2200      	movs	r2, #0
 8002186:	701a      	strb	r2, [r3, #0]
 8002188:	e16a      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
            else if (HAL_GetTick() - fault_start_time >= TEMP_FAULT_TIMEOUT)
 800218a:	f003 f8c3 	bl	8005314 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	4b3a      	ldr	r3, [pc, #232]	@ (800227c <Update_BMS_Mode+0x57c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	1ad2      	subs	r2, r2, r3
 8002196:	4b46      	ldr	r3, [pc, #280]	@ (80022b0 <Update_BMS_Mode+0x5b0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	f0c0 8160 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                Log_Error("Undertemperature fault persists, triggering system reset");
 80021a0:	4847      	ldr	r0, [pc, #284]	@ (80022c0 <Update_BMS_Mode+0x5c0>)
 80021a2:	f7ff fbd3 	bl	800194c <Log_Error>
                HAL_NVIC_SystemReset();
 80021a6:	f004 fd4a 	bl	8006c3e <HAL_NVIC_SystemReset>
 80021aa:	e159      	b.n	8002460 <Update_BMS_Mode+0x760>
            }
        }
        else if (error_flags & ERROR_DISCREPANCY)
 80021ac:	4b2f      	ldr	r3, [pc, #188]	@ (800226c <Update_BMS_Mode+0x56c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f000 809b 	beq.w	80022f0 <Update_BMS_Mode+0x5f0>
        {
            charge_enabled = 0; // Disable both charging and discharging
 80021ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <Update_BMS_Mode+0x570>)
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0;
 80021c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002274 <Update_BMS_Mode+0x574>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging and discharging due to redundancy discrepancy");
 80021c6:	483f      	ldr	r0, [pc, #252]	@ (80022c4 <Update_BMS_Mode+0x5c4>)
 80021c8:	f7ff fbc0 	bl	800194c <Log_Error>

            // Recovery: Attempt to reinitialize BQ76920 ICs
            if (HAL_GetTick() - fault_start_time >= RECOVERY_DELAY)
 80021cc:	f003 f8a2 	bl	8005314 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	4b2a      	ldr	r3, [pc, #168]	@ (800227c <Update_BMS_Mode+0x57c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	1ad2      	subs	r2, r2, r3
 80021d8:	4b3b      	ldr	r3, [pc, #236]	@ (80022c8 <Update_BMS_Mode+0x5c8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	429a      	cmp	r2, r3
 80021de:	f0c0 813f 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                Log_Error("Attempting to reinitialize BQ76920 ICs to resolve discrepancy");
 80021e2:	483a      	ldr	r0, [pc, #232]	@ (80022cc <Update_BMS_Mode+0x5cc>)
 80021e4:	f7ff fbb2 	bl	800194c <Log_Error>
                if (BQ76920_Init(&hi2c1) != HAL_OK)
 80021e8:	4826      	ldr	r0, [pc, #152]	@ (8002284 <Update_BMS_Mode+0x584>)
 80021ea:	f7fe ff19 	bl	8001020 <BQ76920_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d002      	beq.n	80021fa <Update_BMS_Mode+0x4fa>
                {
                    Log_Error("Failed to reinitialize BQ76920 (I2C1)");
 80021f4:	4836      	ldr	r0, [pc, #216]	@ (80022d0 <Update_BMS_Mode+0x5d0>)
 80021f6:	f7ff fba9 	bl	800194c <Log_Error>
                }
                if (BQ76920_Init(&hi2c2) != HAL_OK)
 80021fa:	4823      	ldr	r0, [pc, #140]	@ (8002288 <Update_BMS_Mode+0x588>)
 80021fc:	f7fe ff10 	bl	8001020 <BQ76920_Init>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <Update_BMS_Mode+0x50c>
                {
                    Log_Error("Failed to reinitialize BQ76920 (I2C2)");
 8002206:	4833      	ldr	r0, [pc, #204]	@ (80022d4 <Update_BMS_Mode+0x5d4>)
 8002208:	f7ff fba0 	bl	800194c <Log_Error>
                }

                // Recheck redundancy
                uint8_t discrepancy_flag = 0;
 800220c:	2300      	movs	r3, #0
 800220e:	71fb      	strb	r3, [r7, #7]
                BQ76920_CheckRedundancy(group_voltages_1, group_voltages_2, pack_current_1, pack_current_2, &discrepancy_flag);
 8002210:	4b31      	ldr	r3, [pc, #196]	@ (80022d8 <Update_BMS_Mode+0x5d8>)
 8002212:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002216:	4b31      	ldr	r3, [pc, #196]	@ (80022dc <Update_BMS_Mode+0x5dc>)
 8002218:	f9b3 1000 	ldrsh.w	r1, [r3]
 800221c:	1dfb      	adds	r3, r7, #7
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	460b      	mov	r3, r1
 8002222:	492f      	ldr	r1, [pc, #188]	@ (80022e0 <Update_BMS_Mode+0x5e0>)
 8002224:	482f      	ldr	r0, [pc, #188]	@ (80022e4 <Update_BMS_Mode+0x5e4>)
 8002226:	f7ff f83f 	bl	80012a8 <BQ76920_CheckRedundancy>
                if (!discrepancy_flag)
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d10c      	bne.n	800224a <Update_BMS_Mode+0x54a>
                {
                    Log_Error("Redundancy discrepancy fault cleared");
 8002230:	482d      	ldr	r0, [pc, #180]	@ (80022e8 <Update_BMS_Mode+0x5e8>)
 8002232:	f7ff fb8b 	bl	800194c <Log_Error>
                    error_flags &= ~ERROR_DISCREPANCY;
 8002236:	4b0d      	ldr	r3, [pc, #52]	@ (800226c <Update_BMS_Mode+0x56c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800223e:	4a0b      	ldr	r2, [pc, #44]	@ (800226c <Update_BMS_Mode+0x56c>)
 8002240:	6013      	str	r3, [r2, #0]
                    in_fault_mode = 0;
 8002242:	4b13      	ldr	r3, [pc, #76]	@ (8002290 <Update_BMS_Mode+0x590>)
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]
 8002248:	e10a      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
                else if (HAL_GetTick() - fault_start_time >= FAULT_TIMEOUT)
 800224a:	f003 f863 	bl	8005314 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	4b0a      	ldr	r3, [pc, #40]	@ (800227c <Update_BMS_Mode+0x57c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	1ad2      	subs	r2, r2, r3
 8002256:	4b0a      	ldr	r3, [pc, #40]	@ (8002280 <Update_BMS_Mode+0x580>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	429a      	cmp	r2, r3
 800225c:	f0c0 8100 	bcc.w	8002460 <Update_BMS_Mode+0x760>
                {
                    Log_Error("Redundancy discrepancy fault persists, triggering system reset");
 8002260:	4822      	ldr	r0, [pc, #136]	@ (80022ec <Update_BMS_Mode+0x5ec>)
 8002262:	f7ff fb73 	bl	800194c <Log_Error>
                    HAL_NVIC_SystemReset();
 8002266:	f004 fcea 	bl	8006c3e <HAL_NVIC_SystemReset>
 800226a:	e0f9      	b.n	8002460 <Update_BMS_Mode+0x760>
 800226c:	200005f8 	.word	0x200005f8
 8002270:	200005f5 	.word	0x200005f5
 8002274:	20000009 	.word	0x20000009
 8002278:	08010bb4 	.word	0x08010bb4
 800227c:	20000638 	.word	0x20000638
 8002280:	08011640 	.word	0x08011640
 8002284:	2000029c 	.word	0x2000029c
 8002288:	200002f0 	.word	0x200002f0
 800228c:	08010c08 	.word	0x08010c08
 8002290:	20000635 	.word	0x20000635
 8002294:	08010c30 	.word	0x08010c30
 8002298:	08010c70 	.word	0x08010c70
 800229c:	200004f2 	.word	0x200004f2
 80022a0:	2000000c 	.word	0x2000000c
 80022a4:	200004f4 	.word	0x200004f4
 80022a8:	200004f6 	.word	0x200004f6
 80022ac:	08010cbc 	.word	0x08010cbc
 80022b0:	08011648 	.word	0x08011648
 80022b4:	08010cdc 	.word	0x08010cdc
 80022b8:	08010d14 	.word	0x08010d14
 80022bc:	08010d54 	.word	0x08010d54
 80022c0:	08010d74 	.word	0x08010d74
 80022c4:	08010db0 	.word	0x08010db0
 80022c8:	0801164c 	.word	0x0801164c
 80022cc:	08010e04 	.word	0x08010e04
 80022d0:	08010e44 	.word	0x08010e44
 80022d4:	08010e6c 	.word	0x08010e6c
 80022d8:	200004ee 	.word	0x200004ee
 80022dc:	200004f0 	.word	0x200004f0
 80022e0:	200004e8 	.word	0x200004e8
 80022e4:	200004e0 	.word	0x200004e0
 80022e8:	08010e94 	.word	0x08010e94
 80022ec:	08010ebc 	.word	0x08010ebc
                }
            }
        }
        else if (error_flags & ERROR_DEVICE_XREADY)
 80022f0:	4b9c      	ldr	r3, [pc, #624]	@ (8002564 <Update_BMS_Mode+0x864>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d059      	beq.n	80023b0 <Update_BMS_Mode+0x6b0>
        {
            charge_enabled = 0; // Disable both charging and discharging
 80022fc:	4b9a      	ldr	r3, [pc, #616]	@ (8002568 <Update_BMS_Mode+0x868>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0;
 8002302:	4b9a      	ldr	r3, [pc, #616]	@ (800256c <Update_BMS_Mode+0x86c>)
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging and discharging due to DEVICE_XREADY");
 8002308:	4899      	ldr	r0, [pc, #612]	@ (8002570 <Update_BMS_Mode+0x870>)
 800230a:	f7ff fb1f 	bl	800194c <Log_Error>

            // Recovery: Attempt to reinitialize BQ76920 ICs after a delay
            if (HAL_GetTick() - fault_start_time >= RECOVERY_DELAY)
 800230e:	f003 f801 	bl	8005314 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	4b97      	ldr	r3, [pc, #604]	@ (8002574 <Update_BMS_Mode+0x874>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	1ad2      	subs	r2, r2, r3
 800231a:	4b97      	ldr	r3, [pc, #604]	@ (8002578 <Update_BMS_Mode+0x878>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	429a      	cmp	r2, r3
 8002320:	f0c0 809e 	bcc.w	8002460 <Update_BMS_Mode+0x760>
            {
                recovery_attempts++;
 8002324:	4b95      	ldr	r3, [pc, #596]	@ (800257c <Update_BMS_Mode+0x87c>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	b2da      	uxtb	r2, r3
 800232c:	4b93      	ldr	r3, [pc, #588]	@ (800257c <Update_BMS_Mode+0x87c>)
 800232e:	701a      	strb	r2, [r3, #0]
                Log_Error("Attempting to reinitialize BQ76920 ICs (attempt %d)", recovery_attempts);
 8002330:	4b92      	ldr	r3, [pc, #584]	@ (800257c <Update_BMS_Mode+0x87c>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	4619      	mov	r1, r3
 8002336:	4892      	ldr	r0, [pc, #584]	@ (8002580 <Update_BMS_Mode+0x880>)
 8002338:	f7ff fb08 	bl	800194c <Log_Error>
                uint8_t init_success = 1;
 800233c:	2301      	movs	r3, #1
 800233e:	74bb      	strb	r3, [r7, #18]
                if (BQ76920_Init(&hi2c1) != HAL_OK)
 8002340:	4890      	ldr	r0, [pc, #576]	@ (8002584 <Update_BMS_Mode+0x884>)
 8002342:	f7fe fe6d 	bl	8001020 <BQ76920_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d004      	beq.n	8002356 <Update_BMS_Mode+0x656>
                {
                    Log_Error("Failed to reinitialize BQ76920 (I2C1)");
 800234c:	488e      	ldr	r0, [pc, #568]	@ (8002588 <Update_BMS_Mode+0x888>)
 800234e:	f7ff fafd 	bl	800194c <Log_Error>
                    init_success = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	74bb      	strb	r3, [r7, #18]
                }
                if (BQ76920_Init(&hi2c2) != HAL_OK)
 8002356:	488d      	ldr	r0, [pc, #564]	@ (800258c <Update_BMS_Mode+0x88c>)
 8002358:	f7fe fe62 	bl	8001020 <BQ76920_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d004      	beq.n	800236c <Update_BMS_Mode+0x66c>
                {
                    Log_Error("Failed to reinitialize BQ76920 (I2C2)");
 8002362:	488b      	ldr	r0, [pc, #556]	@ (8002590 <Update_BMS_Mode+0x890>)
 8002364:	f7ff faf2 	bl	800194c <Log_Error>
                    init_success = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	74bb      	strb	r3, [r7, #18]
                }

                if (init_success)
 800236c:	7cbb      	ldrb	r3, [r7, #18]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00f      	beq.n	8002392 <Update_BMS_Mode+0x692>
                {
                    Log_Error("DEVICE_XREADY fault cleared");
 8002372:	4888      	ldr	r0, [pc, #544]	@ (8002594 <Update_BMS_Mode+0x894>)
 8002374:	f7ff faea 	bl	800194c <Log_Error>
                    error_flags &= ~ERROR_DEVICE_XREADY;
 8002378:	4b7a      	ldr	r3, [pc, #488]	@ (8002564 <Update_BMS_Mode+0x864>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002380:	4a78      	ldr	r2, [pc, #480]	@ (8002564 <Update_BMS_Mode+0x864>)
 8002382:	6013      	str	r3, [r2, #0]
                    in_fault_mode = 0;
 8002384:	4b84      	ldr	r3, [pc, #528]	@ (8002598 <Update_BMS_Mode+0x898>)
 8002386:	2200      	movs	r2, #0
 8002388:	701a      	strb	r2, [r3, #0]
                    recovery_attempts = 0; // Reset the counter
 800238a:	4b7c      	ldr	r3, [pc, #496]	@ (800257c <Update_BMS_Mode+0x87c>)
 800238c:	2200      	movs	r2, #0
 800238e:	701a      	strb	r2, [r3, #0]
 8002390:	e066      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
                else if (recovery_attempts >= MAX_RECOVERY_ATTEMPTS)
 8002392:	4b7a      	ldr	r3, [pc, #488]	@ (800257c <Update_BMS_Mode+0x87c>)
 8002394:	781a      	ldrb	r2, [r3, #0]
 8002396:	4b81      	ldr	r3, [pc, #516]	@ (800259c <Update_BMS_Mode+0x89c>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	429a      	cmp	r2, r3
 800239c:	d360      	bcc.n	8002460 <Update_BMS_Mode+0x760>
                {
                    Log_Error("Failed to recover from DEVICE_XREADY after %d attempts, triggering system reset", MAX_RECOVERY_ATTEMPTS);
 800239e:	4b7f      	ldr	r3, [pc, #508]	@ (800259c <Update_BMS_Mode+0x89c>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	4619      	mov	r1, r3
 80023a4:	487e      	ldr	r0, [pc, #504]	@ (80025a0 <Update_BMS_Mode+0x8a0>)
 80023a6:	f7ff fad1 	bl	800194c <Log_Error>
                    HAL_NVIC_SystemReset();
 80023aa:	f004 fc48 	bl	8006c3e <HAL_NVIC_SystemReset>
 80023ae:	e057      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
            }
        }
        else if (error_flags & ERROR_OVRD_ALERT)
 80023b0:	4b6c      	ldr	r3, [pc, #432]	@ (8002564 <Update_BMS_Mode+0x864>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d051      	beq.n	8002460 <Update_BMS_Mode+0x760>
        {
            charge_enabled = 0; // Disable both charging and discharging as a precaution
 80023bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002568 <Update_BMS_Mode+0x868>)
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0;
 80023c2:	4b6a      	ldr	r3, [pc, #424]	@ (800256c <Update_BMS_Mode+0x86c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]
            Log_Error("Protective action: Disabled charging and discharging due to OVRD_ALERT");
 80023c8:	4876      	ldr	r0, [pc, #472]	@ (80025a4 <Update_BMS_Mode+0x8a4>)
 80023ca:	f7ff fabf 	bl	800194c <Log_Error>

            // Recovery: Wait and check if the fault clears in SYS_STAT
            if (HAL_GetTick() - fault_start_time >= COOLDOWN_PERIOD)
 80023ce:	f002 ffa1 	bl	8005314 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	4b67      	ldr	r3, [pc, #412]	@ (8002574 <Update_BMS_Mode+0x874>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	1ad2      	subs	r2, r2, r3
 80023da:	4b73      	ldr	r3, [pc, #460]	@ (80025a8 <Update_BMS_Mode+0x8a8>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d33e      	bcc.n	8002460 <Update_BMS_Mode+0x760>
            {
                uint8_t status1, status2;
                uint8_t alert_cleared = 1;
 80023e2:	2301      	movs	r3, #1
 80023e4:	747b      	strb	r3, [r7, #17]
                if (BQ76920_ReadStatus(&hi2c1, &status1) == HAL_OK && (status1 & (1 << 6)))
 80023e6:	1dbb      	adds	r3, r7, #6
 80023e8:	4619      	mov	r1, r3
 80023ea:	4866      	ldr	r0, [pc, #408]	@ (8002584 <Update_BMS_Mode+0x884>)
 80023ec:	f7ff f83e 	bl	800146c <BQ76920_ReadStatus>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d106      	bne.n	8002404 <Update_BMS_Mode+0x704>
 80023f6:	79bb      	ldrb	r3, [r7, #6]
 80023f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <Update_BMS_Mode+0x704>
                {
                    alert_cleared = 0;
 8002400:	2300      	movs	r3, #0
 8002402:	747b      	strb	r3, [r7, #17]
                }
                if (BQ76920_ReadStatus(&hi2c2, &status2) == HAL_OK && (status2 & (1 << 6)))
 8002404:	1d7b      	adds	r3, r7, #5
 8002406:	4619      	mov	r1, r3
 8002408:	4860      	ldr	r0, [pc, #384]	@ (800258c <Update_BMS_Mode+0x88c>)
 800240a:	f7ff f82f 	bl	800146c <BQ76920_ReadStatus>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d106      	bne.n	8002422 <Update_BMS_Mode+0x722>
 8002414:	797b      	ldrb	r3, [r7, #5]
 8002416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <Update_BMS_Mode+0x722>
                {
                    alert_cleared = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	747b      	strb	r3, [r7, #17]
                }
                if (alert_cleared)
 8002422:	7c7b      	ldrb	r3, [r7, #17]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d00c      	beq.n	8002442 <Update_BMS_Mode+0x742>
                {
                    Log_Error("OVRD_ALERT fault cleared");
 8002428:	4860      	ldr	r0, [pc, #384]	@ (80025ac <Update_BMS_Mode+0x8ac>)
 800242a:	f7ff fa8f 	bl	800194c <Log_Error>
                    error_flags &= ~ERROR_OVRD_ALERT;
 800242e:	4b4d      	ldr	r3, [pc, #308]	@ (8002564 <Update_BMS_Mode+0x864>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002436:	4a4b      	ldr	r2, [pc, #300]	@ (8002564 <Update_BMS_Mode+0x864>)
 8002438:	6013      	str	r3, [r2, #0]
                    in_fault_mode = 0;
 800243a:	4b57      	ldr	r3, [pc, #348]	@ (8002598 <Update_BMS_Mode+0x898>)
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
 8002440:	e00e      	b.n	8002460 <Update_BMS_Mode+0x760>
                }
                else if (HAL_GetTick() - fault_start_time >= FAULT_TIMEOUT)
 8002442:	f002 ff67 	bl	8005314 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	4b4a      	ldr	r3, [pc, #296]	@ (8002574 <Update_BMS_Mode+0x874>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	1ad2      	subs	r2, r2, r3
 800244e:	4b58      	ldr	r3, [pc, #352]	@ (80025b0 <Update_BMS_Mode+0x8b0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d304      	bcc.n	8002460 <Update_BMS_Mode+0x760>
                {
                    Log_Error("OVRD_ALERT fault persists, triggering system reset");
 8002456:	4857      	ldr	r0, [pc, #348]	@ (80025b4 <Update_BMS_Mode+0x8b4>)
 8002458:	f7ff fa78 	bl	800194c <Log_Error>
                    HAL_NVIC_SystemReset();
 800245c:	f004 fbef 	bl	8006c3e <HAL_NVIC_SystemReset>
                }
            }
        }

        // Update BQ76920 charge/discharge settings
        BQ76920_SetChargeEnable(&hi2c1, charge_enabled, discharge_enabled);
 8002460:	4b41      	ldr	r3, [pc, #260]	@ (8002568 <Update_BMS_Mode+0x868>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	4a41      	ldr	r2, [pc, #260]	@ (800256c <Update_BMS_Mode+0x86c>)
 8002466:	7812      	ldrb	r2, [r2, #0]
 8002468:	4619      	mov	r1, r3
 800246a:	4846      	ldr	r0, [pc, #280]	@ (8002584 <Update_BMS_Mode+0x884>)
 800246c:	f7fe ff5c 	bl	8001328 <BQ76920_SetChargeEnable>
        BQ76920_SetChargeEnable(&hi2c2, charge_enabled, discharge_enabled);
 8002470:	4b3d      	ldr	r3, [pc, #244]	@ (8002568 <Update_BMS_Mode+0x868>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	4a3d      	ldr	r2, [pc, #244]	@ (800256c <Update_BMS_Mode+0x86c>)
 8002476:	7812      	ldrb	r2, [r2, #0]
 8002478:	4619      	mov	r1, r3
 800247a:	4844      	ldr	r0, [pc, #272]	@ (800258c <Update_BMS_Mode+0x88c>)
 800247c:	f7fe ff54 	bl	8001328 <BQ76920_SetChargeEnable>
        return;
 8002480:	e06c      	b.n	800255c <Update_BMS_Mode+0x85c>
    }

    // If no faults, clear fault mode flag and recovery attempts
    in_fault_mode = 0;
 8002482:	4b45      	ldr	r3, [pc, #276]	@ (8002598 <Update_BMS_Mode+0x898>)
 8002484:	2200      	movs	r2, #0
 8002486:	701a      	strb	r2, [r3, #0]
    recovery_attempts = 0;
 8002488:	4b3c      	ldr	r3, [pc, #240]	@ (800257c <Update_BMS_Mode+0x87c>)
 800248a:	2200      	movs	r2, #0
 800248c:	701a      	strb	r2, [r3, #0]

    // Check if the battery is too low and needs to charge right away
    charge_immediately = (soc < battery_config.soc_low_threshold) ? 1 : 0;
 800248e:	4b4a      	ldr	r3, [pc, #296]	@ (80025b8 <Update_BMS_Mode+0x8b8>)
 8002490:	ed93 7a04 	vldr	s14, [r3, #16]
 8002494:	4b49      	ldr	r3, [pc, #292]	@ (80025bc <Update_BMS_Mode+0x8bc>)
 8002496:	edd3 7a00 	vldr	s15, [r3]
 800249a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800249e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a2:	bfcc      	ite	gt
 80024a4:	2301      	movgt	r3, #1
 80024a6:	2300      	movle	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	461a      	mov	r2, r3
 80024ac:	4b44      	ldr	r3, [pc, #272]	@ (80025c0 <Update_BMS_Mode+0x8c0>)
 80024ae:	701a      	strb	r2, [r3, #0]

    // Look at the current to decide what to do
    int16_t total_current = (pack_current_1 + pack_current_2) / 2;
 80024b0:	4b44      	ldr	r3, [pc, #272]	@ (80025c4 <Update_BMS_Mode+0x8c4>)
 80024b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024b6:	461a      	mov	r2, r3
 80024b8:	4b43      	ldr	r3, [pc, #268]	@ (80025c8 <Update_BMS_Mode+0x8c8>)
 80024ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024be:	4413      	add	r3, r2
 80024c0:	0fda      	lsrs	r2, r3, #31
 80024c2:	4413      	add	r3, r2
 80024c4:	105b      	asrs	r3, r3, #1
 80024c6:	81fb      	strh	r3, [r7, #14]
    if (total_current < 0) { // Charging (negative current)
 80024c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	da09      	bge.n	80024e4 <Update_BMS_Mode+0x7e4>
        bms_mode = MODE_CHARGING;
 80024d0:	4b3e      	ldr	r3, [pc, #248]	@ (80025cc <Update_BMS_Mode+0x8cc>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]
        charge_enabled = 1;
 80024d6:	4b24      	ldr	r3, [pc, #144]	@ (8002568 <Update_BMS_Mode+0x868>)
 80024d8:	2201      	movs	r2, #1
 80024da:	701a      	strb	r2, [r3, #0]
        discharge_enabled = 0;
 80024dc:	4b23      	ldr	r3, [pc, #140]	@ (800256c <Update_BMS_Mode+0x86c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	e02b      	b.n	800253c <Update_BMS_Mode+0x83c>
    } else if (total_current > 0) { // Discharging (positive current)
 80024e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	dd09      	ble.n	8002500 <Update_BMS_Mode+0x800>
        bms_mode = MODE_DISCHARGING;
 80024ec:	4b37      	ldr	r3, [pc, #220]	@ (80025cc <Update_BMS_Mode+0x8cc>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	701a      	strb	r2, [r3, #0]
        charge_enabled = 0;
 80024f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002568 <Update_BMS_Mode+0x868>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
        discharge_enabled = 1;
 80024f8:	4b1c      	ldr	r3, [pc, #112]	@ (800256c <Update_BMS_Mode+0x86c>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	701a      	strb	r2, [r3, #0]
 80024fe:	e01d      	b.n	800253c <Update_BMS_Mode+0x83c>
    } else { // Idle (no current)
        if (soc < battery_config.soc_low_threshold) { // Start charging if SOC is low
 8002500:	4b2d      	ldr	r3, [pc, #180]	@ (80025b8 <Update_BMS_Mode+0x8b8>)
 8002502:	ed93 7a04 	vldr	s14, [r3, #16]
 8002506:	4b2d      	ldr	r3, [pc, #180]	@ (80025bc <Update_BMS_Mode+0x8bc>)
 8002508:	edd3 7a00 	vldr	s15, [r3]
 800250c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002514:	dd09      	ble.n	800252a <Update_BMS_Mode+0x82a>
            bms_mode = MODE_CHARGING;
 8002516:	4b2d      	ldr	r3, [pc, #180]	@ (80025cc <Update_BMS_Mode+0x8cc>)
 8002518:	2200      	movs	r2, #0
 800251a:	701a      	strb	r2, [r3, #0]
            charge_enabled = 1;
 800251c:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <Update_BMS_Mode+0x868>)
 800251e:	2201      	movs	r2, #1
 8002520:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0;
 8002522:	4b12      	ldr	r3, [pc, #72]	@ (800256c <Update_BMS_Mode+0x86c>)
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
 8002528:	e008      	b.n	800253c <Update_BMS_Mode+0x83c>
        } else { // Go to sleep to save power
            bms_mode = MODE_SLEEP;
 800252a:	4b28      	ldr	r3, [pc, #160]	@ (80025cc <Update_BMS_Mode+0x8cc>)
 800252c:	2203      	movs	r2, #3
 800252e:	701a      	strb	r2, [r3, #0]
            charge_enabled = 0;
 8002530:	4b0d      	ldr	r3, [pc, #52]	@ (8002568 <Update_BMS_Mode+0x868>)
 8002532:	2200      	movs	r2, #0
 8002534:	701a      	strb	r2, [r3, #0]
            discharge_enabled = 0;
 8002536:	4b0d      	ldr	r3, [pc, #52]	@ (800256c <Update_BMS_Mode+0x86c>)
 8002538:	2200      	movs	r2, #0
 800253a:	701a      	strb	r2, [r3, #0]
        }
    }

    // Update BQ76920 charge/discharge settings
    BQ76920_SetChargeEnable(&hi2c1, charge_enabled, discharge_enabled);
 800253c:	4b0a      	ldr	r3, [pc, #40]	@ (8002568 <Update_BMS_Mode+0x868>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	4a0a      	ldr	r2, [pc, #40]	@ (800256c <Update_BMS_Mode+0x86c>)
 8002542:	7812      	ldrb	r2, [r2, #0]
 8002544:	4619      	mov	r1, r3
 8002546:	480f      	ldr	r0, [pc, #60]	@ (8002584 <Update_BMS_Mode+0x884>)
 8002548:	f7fe feee 	bl	8001328 <BQ76920_SetChargeEnable>
    BQ76920_SetChargeEnable(&hi2c2, charge_enabled, discharge_enabled);
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <Update_BMS_Mode+0x868>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	4a06      	ldr	r2, [pc, #24]	@ (800256c <Update_BMS_Mode+0x86c>)
 8002552:	7812      	ldrb	r2, [r2, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	480d      	ldr	r0, [pc, #52]	@ (800258c <Update_BMS_Mode+0x88c>)
 8002558:	f7fe fee6 	bl	8001328 <BQ76920_SetChargeEnable>
}
 800255c:	3718      	adds	r7, #24
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200005f8 	.word	0x200005f8
 8002568:	200005f5 	.word	0x200005f5
 800256c:	20000009 	.word	0x20000009
 8002570:	08010efc 	.word	0x08010efc
 8002574:	20000638 	.word	0x20000638
 8002578:	0801164c 	.word	0x0801164c
 800257c:	2000063c 	.word	0x2000063c
 8002580:	08010f48 	.word	0x08010f48
 8002584:	2000029c 	.word	0x2000029c
 8002588:	08010e44 	.word	0x08010e44
 800258c:	200002f0 	.word	0x200002f0
 8002590:	08010e6c 	.word	0x08010e6c
 8002594:	08010f7c 	.word	0x08010f7c
 8002598:	20000635 	.word	0x20000635
 800259c:	08011650 	.word	0x08011650
 80025a0:	08010f98 	.word	0x08010f98
 80025a4:	08010fe8 	.word	0x08010fe8
 80025a8:	08011644 	.word	0x08011644
 80025ac:	08011030 	.word	0x08011030
 80025b0:	08011640 	.word	0x08011640
 80025b4:	0801104c 	.word	0x0801104c
 80025b8:	2000000c 	.word	0x2000000c
 80025bc:	20000000 	.word	0x20000000
 80025c0:	200005f6 	.word	0x200005f6
 80025c4:	200004ee 	.word	0x200004ee
 80025c8:	200004f0 	.word	0x200004f0
 80025cc:	20000008 	.word	0x20000008

080025d0 <Read_Internal_Temperature>:
/**
  * @brief  Reads the internal temperature sensor of the STM32
  * @retval Temperature in C
  */
int16_t Read_Internal_Temperature(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80025d6:	4813      	ldr	r0, [pc, #76]	@ (8002624 <Read_Internal_Temperature+0x54>)
 80025d8:	f003 fa4e 	bl	8005a78 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80025dc:	f04f 31ff 	mov.w	r1, #4294967295
 80025e0:	4810      	ldr	r0, [pc, #64]	@ (8002624 <Read_Internal_Temperature+0x54>)
 80025e2:	f003 fb37 	bl	8005c54 <HAL_ADC_PollForConversion>
    uint32_t raw = HAL_ADC_GetValue(&hadc1);
 80025e6:	480f      	ldr	r0, [pc, #60]	@ (8002624 <Read_Internal_Temperature+0x54>)
 80025e8:	f003 fc0c 	bl	8005e04 <HAL_ADC_GetValue>
 80025ec:	6078      	str	r0, [r7, #4]
    HAL_ADC_Stop(&hadc1);
 80025ee:	480d      	ldr	r0, [pc, #52]	@ (8002624 <Read_Internal_Temperature+0x54>)
 80025f0:	f003 fafc 	bl	8005bec <HAL_ADC_Stop>

    int32_t temp = ((raw * 3300 / 4096) - 760) * 100 / 250 + 25;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80025fa:	fb02 f303 	mul.w	r3, r2, r3
 80025fe:	0b1b      	lsrs	r3, r3, #12
 8002600:	2264      	movs	r2, #100	@ 0x64
 8002602:	fb02 f303 	mul.w	r3, r2, r3
 8002606:	f5a3 3394 	sub.w	r3, r3, #75776	@ 0x12800
 800260a:	3be0      	subs	r3, #224	@ 0xe0
 800260c:	4a06      	ldr	r2, [pc, #24]	@ (8002628 <Read_Internal_Temperature+0x58>)
 800260e:	fba2 2303 	umull	r2, r3, r2, r3
 8002612:	091b      	lsrs	r3, r3, #4
 8002614:	3319      	adds	r3, #25
 8002616:	603b      	str	r3, [r7, #0]
    return (int16_t)temp;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	b21b      	sxth	r3, r3
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20000238 	.word	0x20000238
 8002628:	10624dd3 	.word	0x10624dd3

0800262c <SSP_SendStatus>:
/**
  * @brief  Sends the current BMS status to the OBC using SSP
  * @retval None
  */
void SSP_SendStatus(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b0a6      	sub	sp, #152	@ 0x98
 8002630:	af00      	add	r7, sp, #0
    SSP_TelemetryTypeDef telemetry = {0};
 8002632:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002636:	2238      	movs	r2, #56	@ 0x38
 8002638:	2100      	movs	r1, #0
 800263a:	4618      	mov	r0, r3
 800263c:	f00a fc22 	bl	800ce84 <memset>
    SSP_FrameTypeDef frame = {0};
 8002640:	f107 0310 	add.w	r3, r7, #16
 8002644:	2246      	movs	r2, #70	@ 0x46
 8002646:	2100      	movs	r1, #0
 8002648:	4618      	mov	r0, r3
 800264a:	f00a fc1b 	bl	800ce84 <memset>
    uint16_t frame_len;

    uint32_t pack_voltage = group_voltages_1[0] + group_voltages_1[1] + group_voltages_1[2];
 800264e:	4b5c      	ldr	r3, [pc, #368]	@ (80027c0 <SSP_SendStatus+0x194>)
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	461a      	mov	r2, r3
 8002654:	4b5a      	ldr	r3, [pc, #360]	@ (80027c0 <SSP_SendStatus+0x194>)
 8002656:	885b      	ldrh	r3, [r3, #2]
 8002658:	4413      	add	r3, r2
 800265a:	4a59      	ldr	r2, [pc, #356]	@ (80027c0 <SSP_SendStatus+0x194>)
 800265c:	8892      	ldrh	r2, [r2, #4]
 800265e:	4413      	add	r3, r2
 8002660:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    telemetry.mode = bms_mode;
 8002664:	4b57      	ldr	r3, [pc, #348]	@ (80027c4 <SSP_SendStatus+0x198>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
    telemetry.charge_enabled = charge_enabled;
 800266c:	4b56      	ldr	r3, [pc, #344]	@ (80027c8 <SSP_SendStatus+0x19c>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    telemetry.discharge_enabled = discharge_enabled;
 8002674:	4b55      	ldr	r3, [pc, #340]	@ (80027cc <SSP_SendStatus+0x1a0>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
    telemetry.charge_immediately = charge_immediately;
 800267c:	4b54      	ldr	r3, [pc, #336]	@ (80027d0 <SSP_SendStatus+0x1a4>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
    telemetry.bms_online = bms_online;
 8002684:	4b53      	ldr	r3, [pc, #332]	@ (80027d4 <SSP_SendStatus+0x1a8>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    telemetry.error_flags = error_flags;
 800268c:	4b52      	ldr	r3, [pc, #328]	@ (80027d8 <SSP_SendStatus+0x1ac>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	663b      	str	r3, [r7, #96]	@ 0x60
    telemetry.pack_voltage_1 = (uint16_t)pack_voltage;
 8002692:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002696:	b29b      	uxth	r3, r3
 8002698:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    telemetry.pack_voltage_2 = (uint16_t)pack_voltage;
 800269c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    telemetry.pack_current_1 = pack_current_1;
 80026a6:	4b4d      	ldr	r3, [pc, #308]	@ (80027dc <SSP_SendStatus+0x1b0>)
 80026a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026ac:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    telemetry.pack_current_2 = pack_current_2;
 80026b0:	4b4b      	ldr	r3, [pc, #300]	@ (80027e0 <SSP_SendStatus+0x1b4>)
 80026b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026b6:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    telemetry.soc = (uint8_t)soc;
 80026ba:	4b4a      	ldr	r3, [pc, #296]	@ (80027e4 <SSP_SendStatus+0x1b8>)
 80026bc:	edd3 7a00 	vldr	s15, [r3]
 80026c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026c4:	edc7 7a01 	vstr	s15, [r7, #4]
 80026c8:	793b      	ldrb	r3, [r7, #4]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
    telemetry.soh = (uint8_t)soh;
 80026d0:	4b45      	ldr	r3, [pc, #276]	@ (80027e8 <SSP_SendStatus+0x1bc>)
 80026d2:	edd3 7a00 	vldr	s15, [r3]
 80026d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026da:	edc7 7a01 	vstr	s15, [r7, #4]
 80026de:	793b      	ldrb	r3, [r7, #4]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
    telemetry.temp_1 = temperature_1;
 80026e6:	4b41      	ldr	r3, [pc, #260]	@ (80027ec <SSP_SendStatus+0x1c0>)
 80026e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026ec:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    telemetry.temp_2 = temperature_2;
 80026f0:	4b3f      	ldr	r3, [pc, #252]	@ (80027f0 <SSP_SendStatus+0x1c4>)
 80026f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026f6:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    telemetry.pcb_temp = pcb_temperature;
 80026fa:	4b3e      	ldr	r3, [pc, #248]	@ (80027f4 <SSP_SendStatus+0x1c8>)
 80026fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002700:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 8002704:	2300      	movs	r3, #0
 8002706:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800270a:	e013      	b.n	8002734 <SSP_SendStatus+0x108>
        telemetry.group_voltages[i] = group_voltages_1[i];
 800270c:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8002710:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002714:	492a      	ldr	r1, [pc, #168]	@ (80027c0 <SSP_SendStatus+0x194>)
 8002716:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800271a:	330c      	adds	r3, #12
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	3390      	adds	r3, #144	@ 0x90
 8002720:	f107 0108 	add.w	r1, r7, #8
 8002724:	440b      	add	r3, r1
 8002726:	f823 2c3c 	strh.w	r2, [r3, #-60]
    for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++) {
 800272a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800272e:	3301      	adds	r3, #1
 8002730:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8002734:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002738:	2b02      	cmp	r3, #2
 800273a:	d9e7      	bls.n	800270c <SSP_SendStatus+0xe0>
    }
    telemetry.balancing_active = balancing_active;
 800273c:	4b2e      	ldr	r3, [pc, #184]	@ (80027f8 <SSP_SendStatus+0x1cc>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
    telemetry.balancing_mask_1 = balancing_mask_1;
 8002744:	4b2d      	ldr	r3, [pc, #180]	@ (80027fc <SSP_SendStatus+0x1d0>)
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    telemetry.balancing_mask_2 = balancing_mask_2;
 800274c:	4b2c      	ldr	r3, [pc, #176]	@ (8002800 <SSP_SendStatus+0x1d4>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
    telemetry.charge_cycle_count = charge_cycle_count;
 8002754:	4b2b      	ldr	r3, [pc, #172]	@ (8002804 <SSP_SendStatus+0x1d8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    telemetry.total_charge_time = total_charge_time;
 800275c:	4b2a      	ldr	r3, [pc, #168]	@ (8002808 <SSP_SendStatus+0x1dc>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    telemetry.total_discharge_time = total_discharge_time;
 8002764:	4b29      	ldr	r3, [pc, #164]	@ (800280c <SSP_SendStatus+0x1e0>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    telemetry.total_operating_time = total_operating_time;
 800276c:	4b28      	ldr	r3, [pc, #160]	@ (8002810 <SSP_SendStatus+0x1e4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    SSP_PackTelemetry(&telemetry, &frame);
 8002774:	f107 0210 	add.w	r2, r7, #16
 8002778:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800277c:	4611      	mov	r1, r2
 800277e:	4618      	mov	r0, r3
 8002780:	f002 f91e 	bl	80049c0 <SSP_PackTelemetry>
    SSP_ConstructFrame(&frame, ssp_tx_buffer, &frame_len);
 8002784:	f107 020e 	add.w	r2, r7, #14
 8002788:	f107 0310 	add.w	r3, r7, #16
 800278c:	4921      	ldr	r1, [pc, #132]	@ (8002814 <SSP_SendStatus+0x1e8>)
 800278e:	4618      	mov	r0, r3
 8002790:	f002 fb31 	bl	8004df6 <SSP_ConstructFrame>
    // Set DE pin high to transmit
    HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_SET);
 8002794:	2201      	movs	r2, #1
 8002796:	2102      	movs	r1, #2
 8002798:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800279c:	f004 fe9e 	bl	80074dc <HAL_GPIO_WritePin>
    SSP_TransmitFrame(&husart2, ssp_tx_buffer, frame_len);
 80027a0:	89fb      	ldrh	r3, [r7, #14]
 80027a2:	461a      	mov	r2, r3
 80027a4:	491b      	ldr	r1, [pc, #108]	@ (8002814 <SSP_SendStatus+0x1e8>)
 80027a6:	481c      	ldr	r0, [pc, #112]	@ (8002818 <SSP_SendStatus+0x1ec>)
 80027a8:	f002 fba7 	bl	8004efa <SSP_TransmitFrame>
    // Set DE pin low to receive
    HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_RESET);
 80027ac:	2200      	movs	r2, #0
 80027ae:	2102      	movs	r1, #2
 80027b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027b4:	f004 fe92 	bl	80074dc <HAL_GPIO_WritePin>
}
 80027b8:	bf00      	nop
 80027ba:	3798      	adds	r7, #152	@ 0x98
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	200004e0 	.word	0x200004e0
 80027c4:	20000008 	.word	0x20000008
 80027c8:	200005f5 	.word	0x200005f5
 80027cc:	20000009 	.word	0x20000009
 80027d0:	200005f6 	.word	0x200005f6
 80027d4:	200005f7 	.word	0x200005f7
 80027d8:	200005f8 	.word	0x200005f8
 80027dc:	200004ee 	.word	0x200004ee
 80027e0:	200004f0 	.word	0x200004f0
 80027e4:	20000000 	.word	0x20000000
 80027e8:	20000004 	.word	0x20000004
 80027ec:	200004f2 	.word	0x200004f2
 80027f0:	200004f4 	.word	0x200004f4
 80027f4:	200004f6 	.word	0x200004f6
 80027f8:	20000618 	.word	0x20000618
 80027fc:	20000616 	.word	0x20000616
 8002800:	20000617 	.word	0x20000617
 8002804:	200005fc 	.word	0x200005fc
 8002808:	20000600 	.word	0x20000600
 800280c:	20000604 	.word	0x20000604
 8002810:	20000608 	.word	0x20000608
 8002814:	20000568 	.word	0x20000568
 8002818:	20000490 	.word	0x20000490
 800281c:	00000000 	.word	0x00000000

08002820 <SSP_ProcessReceivedFrame>:
  * @brief  Processes a received SSP frame
  * @param  frame: Pointer to the received SSP frame
  * @retval None
  */
void SSP_ProcessReceivedFrame(SSP_FrameTypeDef *frame)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b0a6      	sub	sp, #152	@ 0x98
 8002824:	af02      	add	r7, sp, #8
 8002826:	6078      	str	r0, [r7, #4]
    // Check if the frame is for the EPS (BMS)
    if (frame->dest != SSP_ADDR_EPS && frame->dest != SSP_ADDR_BROADCAST && frame->dest != SSP_ADDR_MULTICAST) {
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d008      	beq.n	8002842 <SSP_ProcessReceivedFrame+0x22>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2bff      	cmp	r3, #255	@ 0xff
 8002836:	d004      	beq.n	8002842 <SSP_ProcessReceivedFrame+0x22>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2bfe      	cmp	r3, #254	@ 0xfe
 800283e:	f040 819a 	bne.w	8002b76 <SSP_ProcessReceivedFrame+0x356>
        return;
    }

    // Check if it's a command frame (bit 6 = 0)
    if (frame->cmd_id & SSP_FRAME_TYPE_REPLY) {
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	789b      	ldrb	r3, [r3, #2]
 8002846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	f040 8195 	bne.w	8002b7a <SSP_ProcessReceivedFrame+0x35a>
        return; // Ignore reply frames
    }

    // Check if it's a time-tagged command (bit 7 = 1)
    if (frame->cmd_id & SSP_CMD_TYPE_TIMETAG) {
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	789b      	ldrb	r3, [r3, #2]
 8002854:	b25b      	sxtb	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	f2c0 8191 	blt.w	8002b7e <SSP_ProcessReceivedFrame+0x35e>
        return;
    }

    // Log the received command
    char log_msg[MESSAGE_SIZE];
    snprintf(log_msg, sizeof(log_msg), "Received CMD: ID=0x%02X, SRC=0x%02X, LEN=%d", frame->cmd_id, frame->src, frame->data_len);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	789b      	ldrb	r3, [r3, #2]
 8002860:	4619      	mov	r1, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	785b      	ldrb	r3, [r3, #1]
 8002866:	461a      	mov	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	78db      	ldrb	r3, [r3, #3]
 800286c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	9200      	str	r2, [sp, #0]
 8002874:	460b      	mov	r3, r1
 8002876:	4ac6      	ldr	r2, [pc, #792]	@ (8002b90 <SSP_ProcessReceivedFrame+0x370>)
 8002878:	2138      	movs	r1, #56	@ 0x38
 800287a:	f00a fa2b 	bl	800ccd4 <sniprintf>
    Log_Error(log_msg);
 800287e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff f862 	bl	800194c <Log_Error>

    // Prepare a response frame
    SSP_FrameTypeDef response = {0};
 8002888:	f107 030c 	add.w	r3, r7, #12
 800288c:	2246      	movs	r2, #70	@ 0x46
 800288e:	2100      	movs	r1, #0
 8002890:	4618      	mov	r0, r3
 8002892:	f00a faf7 	bl	800ce84 <memset>
    response.dest = frame->src;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	785b      	ldrb	r3, [r3, #1]
 800289a:	733b      	strb	r3, [r7, #12]
    response.src = SSP_ADDR_EPS;
 800289c:	2301      	movs	r3, #1
 800289e:	737b      	strb	r3, [r7, #13]
    response.data_len = 1; // Default to 1 byte for ACK/NACK data
 80028a0:	2301      	movs	r3, #1
 80028a2:	73fb      	strb	r3, [r7, #15]
    response.data[0] = frame->cmd_id; // Echo the command ID in the response
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	789b      	ldrb	r3, [r3, #2]
 80028a8:	743b      	strb	r3, [r7, #16]

    // Process the command
    switch (frame->cmd_id & 0x3F) { // Mask out the type bits
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	789b      	ldrb	r3, [r3, #2]
 80028ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028b2:	2b32      	cmp	r3, #50	@ 0x32
 80028b4:	f200 8141 	bhi.w	8002b3a <SSP_ProcessReceivedFrame+0x31a>
 80028b8:	a201      	add	r2, pc, #4	@ (adr r2, 80028c0 <SSP_ProcessReceivedFrame+0xa0>)
 80028ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028be:	bf00      	nop
 80028c0:	0800298d 	.word	0x0800298d
 80028c4:	08002b3b 	.word	0x08002b3b
 80028c8:	08002b3b 	.word	0x08002b3b
 80028cc:	08002b3b 	.word	0x08002b3b
 80028d0:	08002b3b 	.word	0x08002b3b
 80028d4:	08002b3b 	.word	0x08002b3b
 80028d8:	08002b3b 	.word	0x08002b3b
 80028dc:	08002b3b 	.word	0x08002b3b
 80028e0:	08002b3b 	.word	0x08002b3b
 80028e4:	08002b3b 	.word	0x08002b3b
 80028e8:	08002b3b 	.word	0x08002b3b
 80028ec:	08002993 	.word	0x08002993
 80028f0:	080029e1 	.word	0x080029e1
 80028f4:	08002b3b 	.word	0x08002b3b
 80028f8:	08002b3b 	.word	0x08002b3b
 80028fc:	08002b3b 	.word	0x08002b3b
 8002900:	08002b3b 	.word	0x08002b3b
 8002904:	08002b3b 	.word	0x08002b3b
 8002908:	08002b3b 	.word	0x08002b3b
 800290c:	08002b3b 	.word	0x08002b3b
 8002910:	08002b3b 	.word	0x08002b3b
 8002914:	08002a77 	.word	0x08002a77
 8002918:	08002a9d 	.word	0x08002a9d
 800291c:	08002b3b 	.word	0x08002b3b
 8002920:	08002b3b 	.word	0x08002b3b
 8002924:	08002b3b 	.word	0x08002b3b
 8002928:	08002b3b 	.word	0x08002b3b
 800292c:	08002ab3 	.word	0x08002ab3
 8002930:	08002b3b 	.word	0x08002b3b
 8002934:	08002b3b 	.word	0x08002b3b
 8002938:	08002b3b 	.word	0x08002b3b
 800293c:	08002b3b 	.word	0x08002b3b
 8002940:	08002b3b 	.word	0x08002b3b
 8002944:	08002b35 	.word	0x08002b35
 8002948:	08002b35 	.word	0x08002b35
 800294c:	08002b3b 	.word	0x08002b3b
 8002950:	08002b3b 	.word	0x08002b3b
 8002954:	08002aad 	.word	0x08002aad
 8002958:	08002b3b 	.word	0x08002b3b
 800295c:	08002b3b 	.word	0x08002b3b
 8002960:	08002b3b 	.word	0x08002b3b
 8002964:	08002b3b 	.word	0x08002b3b
 8002968:	08002b3b 	.word	0x08002b3b
 800296c:	08002b3b 	.word	0x08002b3b
 8002970:	08002b3b 	.word	0x08002b3b
 8002974:	08002b3b 	.word	0x08002b3b
 8002978:	08002b3b 	.word	0x08002b3b
 800297c:	08002b3b 	.word	0x08002b3b
 8002980:	08002b3b 	.word	0x08002b3b
 8002984:	08002a2f 	.word	0x08002a2f
 8002988:	08002a5d 	.word	0x08002a5d
        case SSP_CMD_PING: // 0x00
            response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 800298c:	2340      	movs	r3, #64	@ 0x40
 800298e:	73bb      	strb	r3, [r7, #14]
            break;
 8002990:	e0d6      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_SON: // 0x0B
            if (frame->data_len == 1) {
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	78db      	ldrb	r3, [r3, #3]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d11f      	bne.n	80029da <SSP_ProcessReceivedFrame+0x1ba>
                uint8_t pwrl_id = frame->data[0];
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	791b      	ldrb	r3, [r3, #4]
 800299e:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
                if (pwrl_id <= 15) { // PWRL0 to PWRL15
 80029a2:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80029a6:	2b0f      	cmp	r3, #15
 80029a8:	d814      	bhi.n	80029d4 <SSP_ProcessReceivedFrame+0x1b4>
                    power_lines[pwrl_id] = 1; // Turn ON
 80029aa:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80029ae:	4a79      	ldr	r2, [pc, #484]	@ (8002b94 <SSP_ProcessReceivedFrame+0x374>)
 80029b0:	2101      	movs	r1, #1
 80029b2:	54d1      	strb	r1, [r2, r3]
                    response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 80029b4:	2340      	movs	r3, #64	@ 0x40
 80029b6:	73bb      	strb	r3, [r7, #14]
                    snprintf(log_msg, sizeof(log_msg), "SON command: PWRL%d ON", pwrl_id);
 80029b8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80029bc:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80029c0:	4a75      	ldr	r2, [pc, #468]	@ (8002b98 <SSP_ProcessReceivedFrame+0x378>)
 80029c2:	2138      	movs	r1, #56	@ 0x38
 80029c4:	f00a f986 	bl	800ccd4 <sniprintf>
                    Log_Error(log_msg);
 80029c8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7fe ffbd 	bl	800194c <Log_Error>
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
                }
            } else {
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
            }
            break;
 80029d2:	e0b5      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 80029d4:	2341      	movs	r3, #65	@ 0x41
 80029d6:	73bb      	strb	r3, [r7, #14]
            break;
 80029d8:	e0b2      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 80029da:	2341      	movs	r3, #65	@ 0x41
 80029dc:	73bb      	strb	r3, [r7, #14]
            break;
 80029de:	e0af      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_SOF: // 0x0C
            if (frame->data_len == 1) {
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	78db      	ldrb	r3, [r3, #3]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d11f      	bne.n	8002a28 <SSP_ProcessReceivedFrame+0x208>
                uint8_t pwrl_id = frame->data[0];
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	791b      	ldrb	r3, [r3, #4]
 80029ec:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
                if (pwrl_id <= 15) { // PWRL0 to PWRL15
 80029f0:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80029f4:	2b0f      	cmp	r3, #15
 80029f6:	d814      	bhi.n	8002a22 <SSP_ProcessReceivedFrame+0x202>
                    power_lines[pwrl_id] = 0; // Turn OFF
 80029f8:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80029fc:	4a65      	ldr	r2, [pc, #404]	@ (8002b94 <SSP_ProcessReceivedFrame+0x374>)
 80029fe:	2100      	movs	r1, #0
 8002a00:	54d1      	strb	r1, [r2, r3]
                    response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002a02:	2340      	movs	r3, #64	@ 0x40
 8002a04:	73bb      	strb	r3, [r7, #14]
                    snprintf(log_msg, sizeof(log_msg), "SOF command: PWRL%d OFF", pwrl_id);
 8002a06:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8002a0a:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8002a0e:	4a63      	ldr	r2, [pc, #396]	@ (8002b9c <SSP_ProcessReceivedFrame+0x37c>)
 8002a10:	2138      	movs	r1, #56	@ 0x38
 8002a12:	f00a f95f 	bl	800ccd4 <sniprintf>
                    Log_Error(log_msg);
 8002a16:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7fe ff96 	bl	800194c <Log_Error>
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
                }
            } else {
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
            }
            break;
 8002a20:	e08e      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002a22:	2341      	movs	r3, #65	@ 0x41
 8002a24:	73bb      	strb	r3, [r7, #14]
            break;
 8002a26:	e08b      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002a28:	2341      	movs	r3, #65	@ 0x41
 8002a2a:	73bb      	strb	r3, [r7, #14]
            break;
 8002a2c:	e088      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_KEN: // 0x31
            if (frame->data_len == 0) {
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	78db      	ldrb	r3, [r3, #3]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10f      	bne.n	8002a56 <SSP_ProcessReceivedFrame+0x236>
                if (mission_termination_enabled) {
 8002a36:	4b5a      	ldr	r3, [pc, #360]	@ (8002ba0 <SSP_ProcessReceivedFrame+0x380>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d005      	beq.n	8002a4a <SSP_ProcessReceivedFrame+0x22a>
                    // In a real implementation, this would disconnect the batteries
                    response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002a3e:	2340      	movs	r3, #64	@ 0x40
 8002a40:	73bb      	strb	r3, [r7, #14]
                    Log_Error("KEN command executed: Mission termination enabled");
 8002a42:	4858      	ldr	r0, [pc, #352]	@ (8002ba4 <SSP_ProcessReceivedFrame+0x384>)
 8002a44:	f7fe ff82 	bl	800194c <Log_Error>
                    Log_Error("KEN command rejected: Mission termination not enabled");
                }
            } else {
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
            }
            break;
 8002a48:	e07a      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002a4a:	2341      	movs	r3, #65	@ 0x41
 8002a4c:	73bb      	strb	r3, [r7, #14]
                    Log_Error("KEN command rejected: Mission termination not enabled");
 8002a4e:	4856      	ldr	r0, [pc, #344]	@ (8002ba8 <SSP_ProcessReceivedFrame+0x388>)
 8002a50:	f7fe ff7c 	bl	800194c <Log_Error>
            break;
 8002a54:	e074      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002a56:	2341      	movs	r3, #65	@ 0x41
 8002a58:	73bb      	strb	r3, [r7, #14]
            break;
 8002a5a:	e071      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_KDIS: // 0x32
            if (frame->data_len == 0) {
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	78db      	ldrb	r3, [r3, #3]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d105      	bne.n	8002a70 <SSP_ProcessReceivedFrame+0x250>
                // In a real implementation, this would reconnect the batteries
                response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002a64:	2340      	movs	r3, #64	@ 0x40
 8002a66:	73bb      	strb	r3, [r7, #14]
                Log_Error("KDIS command executed: Batteries reconnected");
 8002a68:	4850      	ldr	r0, [pc, #320]	@ (8002bac <SSP_ProcessReceivedFrame+0x38c>)
 8002a6a:	f7fe ff6f 	bl	800194c <Log_Error>
            } else {
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
            }
            break;
 8002a6e:	e067      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002a70:	2341      	movs	r3, #65	@ 0x41
 8002a72:	73bb      	strb	r3, [r7, #14]
            break;
 8002a74:	e064      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_SM: // 0x15
            if (frame->data_len >= 1) {
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	78db      	ldrb	r3, [r3, #3]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00b      	beq.n	8002a96 <SSP_ProcessReceivedFrame+0x276>
                bms_mode = frame->data[0];
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	791a      	ldrb	r2, [r3, #4]
 8002a82:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb0 <SSP_ProcessReceivedFrame+0x390>)
 8002a84:	701a      	strb	r2, [r3, #0]
                Update_BMS_Mode();
 8002a86:	f7ff f93b 	bl	8001d00 <Update_BMS_Mode>
                response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002a8a:	2340      	movs	r3, #64	@ 0x40
 8002a8c:	73bb      	strb	r3, [r7, #14]
                Log_Error("Mode changed by OBC");
 8002a8e:	4849      	ldr	r0, [pc, #292]	@ (8002bb4 <SSP_ProcessReceivedFrame+0x394>)
 8002a90:	f7fe ff5c 	bl	800194c <Log_Error>
            } else {
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
            }
            break;
 8002a94:	e054      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002a96:	2341      	movs	r3, #65	@ 0x41
 8002a98:	73bb      	strb	r3, [r7, #14]
            break;
 8002a9a:	e051      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_GM: // 0x16
            response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002a9c:	2340      	movs	r3, #64	@ 0x40
 8002a9e:	73bb      	strb	r3, [r7, #14]
            response.data_len = 1;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	73fb      	strb	r3, [r7, #15]
            response.data[0] = bms_mode;
 8002aa4:	4b42      	ldr	r3, [pc, #264]	@ (8002bb0 <SSP_ProcessReceivedFrame+0x390>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	743b      	strb	r3, [r7, #16]
            break;
 8002aaa:	e049      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_GOSTM: // 0x25
            SSP_SendStatus();
 8002aac:	f7ff fdbe 	bl	800262c <SSP_SendStatus>
            return; // SSP_SendStatus handles the response
 8002ab0:	e066      	b.n	8002b80 <SSP_ProcessReceivedFrame+0x360>

        case SSP_CMD_SFP: // 0x1B
            if (frame->data_len >= 2) {
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	78db      	ldrb	r3, [r3, #3]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d939      	bls.n	8002b2e <SSP_ProcessReceivedFrame+0x30e>
                uint8_t param_id = frame->data[0];
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	791b      	ldrb	r3, [r3, #4]
 8002abe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                uint8_t param_value = frame->data[1];
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	795b      	ldrb	r3, [r3, #5]
 8002ac6:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                if (param_id == 0x01) { // Mission termination enable parameter
 8002aca:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d109      	bne.n	8002ae6 <SSP_ProcessReceivedFrame+0x2c6>
                    mission_termination_enabled = param_value;
 8002ad2:	4a33      	ldr	r2, [pc, #204]	@ (8002ba0 <SSP_ProcessReceivedFrame+0x380>)
 8002ad4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8002ad8:	7013      	strb	r3, [r2, #0]
                    response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002ada:	2340      	movs	r3, #64	@ 0x40
 8002adc:	73bb      	strb	r3, [r7, #14]
                    Log_Error("Mission termination enable set");
 8002ade:	4836      	ldr	r0, [pc, #216]	@ (8002bb8 <SSP_ProcessReceivedFrame+0x398>)
 8002ae0:	f7fe ff34 	bl	800194c <Log_Error>
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
                }
            } else {
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
            }
            break;
 8002ae4:	e02c      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                else if (param_id == 0x02) { // Firmware update trigger parameter
 8002ae6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d11c      	bne.n	8002b28 <SSP_ProcessReceivedFrame+0x308>
                    if (param_value == 1) {
 8002aee:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d115      	bne.n	8002b22 <SSP_ProcessReceivedFrame+0x302>
                        HAL_FLASH_Unlock();
 8002af6:	f004 f91f 	bl	8006d38 <HAL_FLASH_Unlock>
                        Flash_Erase(FLASH_LOG_PAGE); // Erase the page containing the flag
 8002afa:	2080      	movs	r0, #128	@ 0x80
 8002afc:	f7fe ff0c 	bl	8001918 <Flash_Erase>
                        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FIRMWARE_UPDATE_FLAG_ADDR, 0xDEADBEEF);
 8002b00:	a321      	add	r3, pc, #132	@ (adr r3, 8002b88 <SSP_ProcessReceivedFrame+0x368>)
 8002b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b06:	492d      	ldr	r1, [pc, #180]	@ (8002bbc <SSP_ProcessReceivedFrame+0x39c>)
 8002b08:	2000      	movs	r0, #0
 8002b0a:	f004 f8a9 	bl	8006c60 <HAL_FLASH_Program>
                        HAL_FLASH_Lock();
 8002b0e:	f004 f935 	bl	8006d7c <HAL_FLASH_Lock>
                        Log_Error("Firmware update requested, rebooting...");
 8002b12:	482b      	ldr	r0, [pc, #172]	@ (8002bc0 <SSP_ProcessReceivedFrame+0x3a0>)
 8002b14:	f7fe ff1a 	bl	800194c <Log_Error>
                        HAL_Delay(100); // Allow time for logging
 8002b18:	2064      	movs	r0, #100	@ 0x64
 8002b1a:	f002 fc07 	bl	800532c <HAL_Delay>
                        HAL_NVIC_SystemReset();
 8002b1e:	f004 f88e 	bl	8006c3e <HAL_NVIC_SystemReset>
                    response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002b22:	2340      	movs	r3, #64	@ 0x40
 8002b24:	73bb      	strb	r3, [r7, #14]
            break;
 8002b26:	e00b      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002b28:	2341      	movs	r3, #65	@ 0x41
 8002b2a:	73bb      	strb	r3, [r7, #14]
            break;
 8002b2c:	e008      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>
                response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002b2e:	2341      	movs	r3, #65	@ 0x41
 8002b30:	73bb      	strb	r3, [r7, #14]
            break;
 8002b32:	e005      	b.n	8002b40 <SSP_ProcessReceivedFrame+0x320>

        case SSP_CMD_GSTLM: // 0x22
        case SSP_CMD_GOTLM: // 0x21
            SSP_SendStatus();
 8002b34:	f7ff fd7a 	bl	800262c <SSP_SendStatus>
            return; // SSP_SendStatus handles the response
 8002b38:	e022      	b.n	8002b80 <SSP_ProcessReceivedFrame+0x360>

        default:
            response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002b3a:	2341      	movs	r3, #65	@ 0x41
 8002b3c:	73bb      	strb	r3, [r7, #14]
            break;
 8002b3e:	bf00      	nop
    }

    // Send the response
    uint16_t frame_len;
    SSP_ConstructFrame(&response, ssp_tx_buffer, &frame_len);
 8002b40:	f107 020a 	add.w	r2, r7, #10
 8002b44:	f107 030c 	add.w	r3, r7, #12
 8002b48:	491e      	ldr	r1, [pc, #120]	@ (8002bc4 <SSP_ProcessReceivedFrame+0x3a4>)
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f002 f953 	bl	8004df6 <SSP_ConstructFrame>
    // Set DE pin high to transmit
    HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_SET);
 8002b50:	2201      	movs	r2, #1
 8002b52:	2102      	movs	r1, #2
 8002b54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b58:	f004 fcc0 	bl	80074dc <HAL_GPIO_WritePin>
    SSP_TransmitFrame(&husart2, ssp_tx_buffer, frame_len);
 8002b5c:	897b      	ldrh	r3, [r7, #10]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4918      	ldr	r1, [pc, #96]	@ (8002bc4 <SSP_ProcessReceivedFrame+0x3a4>)
 8002b62:	4819      	ldr	r0, [pc, #100]	@ (8002bc8 <SSP_ProcessReceivedFrame+0x3a8>)
 8002b64:	f002 f9c9 	bl	8004efa <SSP_TransmitFrame>
    // Set DE pin low to receive
    HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_RESET);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2102      	movs	r1, #2
 8002b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b70:	f004 fcb4 	bl	80074dc <HAL_GPIO_WritePin>
 8002b74:	e004      	b.n	8002b80 <SSP_ProcessReceivedFrame+0x360>
        return;
 8002b76:	bf00      	nop
 8002b78:	e002      	b.n	8002b80 <SSP_ProcessReceivedFrame+0x360>
        return; // Ignore reply frames
 8002b7a:	bf00      	nop
 8002b7c:	e000      	b.n	8002b80 <SSP_ProcessReceivedFrame+0x360>
        return;
 8002b7e:	bf00      	nop
}
 8002b80:	3790      	adds	r7, #144	@ 0x90
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	deadbeef 	.word	0xdeadbeef
 8002b8c:	00000000 	.word	0x00000000
 8002b90:	08011080 	.word	0x08011080
 8002b94:	2000061c 	.word	0x2000061c
 8002b98:	080110ac 	.word	0x080110ac
 8002b9c:	080110c4 	.word	0x080110c4
 8002ba0:	20000615 	.word	0x20000615
 8002ba4:	080110dc 	.word	0x080110dc
 8002ba8:	08011110 	.word	0x08011110
 8002bac:	08011148 	.word	0x08011148
 8002bb0:	20000008 	.word	0x20000008
 8002bb4:	08011178 	.word	0x08011178
 8002bb8:	0801118c 	.word	0x0801118c
 8002bbc:	0807f810 	.word	0x0807f810
 8002bc0:	080111ac 	.word	0x080111ac
 8002bc4:	20000568 	.word	0x20000568
 8002bc8:	20000490 	.word	0x20000490

08002bcc <ChargeBattery>:
/**
  * @brief  Implements the CC-CV charging algorithm
  * @retval None
  */
HAL_StatusTypeDef ChargeBattery(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
    int16_t temperature_1, temperature_2;
    HAL_StatusTypeDef status;

    // Read temperatures from both sensors
    status = Temperature_Read(&hi2c1, &hi2c2, &temperature_1, &temperature_2);
 8002bd2:	463b      	mov	r3, r7
 8002bd4:	1cba      	adds	r2, r7, #2
 8002bd6:	4952      	ldr	r1, [pc, #328]	@ (8002d20 <ChargeBattery+0x154>)
 8002bd8:	4852      	ldr	r0, [pc, #328]	@ (8002d24 <ChargeBattery+0x158>)
 8002bda:	f7fe fdbb 	bl	8001754 <Temperature_Read>
 8002bde:	4603      	mov	r3, r0
 8002be0:	733b      	strb	r3, [r7, #12]
    if (status != HAL_OK || temperature_1 == INT16_MIN || temperature_2 == INT16_MIN)
 8002be2:	7b3b      	ldrb	r3, [r7, #12]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d109      	bne.n	8002bfc <ChargeBattery+0x30>
 8002be8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002bec:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002bf0:	d004      	beq.n	8002bfc <ChargeBattery+0x30>
 8002bf2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002bf6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002bfa:	d10d      	bne.n	8002c18 <ChargeBattery+0x4c>
    {
        // Handle I2C read error or sensor failure
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET); // Disable EPS power (EPS_EN)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c02:	4849      	ldr	r0, [pc, #292]	@ (8002d28 <ChargeBattery+0x15c>)
 8002c04:	f004 fc6a 	bl	80074dc <HAL_GPIO_WritePin>
        in_cv_mode = 0; // Reset CV mode on error
 8002c08:	4b48      	ldr	r3, [pc, #288]	@ (8002d2c <ChargeBattery+0x160>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]
        charge_start_time = 0; // Reset charge start time
 8002c0e:	4b48      	ldr	r3, [pc, #288]	@ (8002d30 <ChargeBattery+0x164>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e07f      	b.n	8002d18 <ChargeBattery+0x14c>
    }

    // Compute the highest temperature
    int16_t highest_temp = (temperature_1 > temperature_2) ? temperature_1 : temperature_2;
 8002c18:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002c1c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002c20:	4293      	cmp	r3, r2
 8002c22:	bfb8      	it	lt
 8002c24:	4613      	movlt	r3, r2
 8002c26:	817b      	strh	r3, [r7, #10]

    // Check for over-temperature condition
    if (highest_temp > battery_config.overtemp_threshold || pcb_temperature > battery_config.overtemp_threshold)
 8002c28:	4b42      	ldr	r3, [pc, #264]	@ (8002d34 <ChargeBattery+0x168>)
 8002c2a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002c2e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	dc07      	bgt.n	8002c46 <ChargeBattery+0x7a>
 8002c36:	4b3f      	ldr	r3, [pc, #252]	@ (8002d34 <ChargeBattery+0x168>)
 8002c38:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8002c3c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d38 <ChargeBattery+0x16c>)
 8002c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	da0d      	bge.n	8002c62 <ChargeBattery+0x96>
    {
        // Over-temperature detected, disable charging
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET); // Disable EPS power (EPS_EN)
 8002c46:	2200      	movs	r2, #0
 8002c48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c4c:	4836      	ldr	r0, [pc, #216]	@ (8002d28 <ChargeBattery+0x15c>)
 8002c4e:	f004 fc45 	bl	80074dc <HAL_GPIO_WritePin>
        in_cv_mode = 0; // Reset CV mode on error
 8002c52:	4b36      	ldr	r3, [pc, #216]	@ (8002d2c <ChargeBattery+0x160>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	701a      	strb	r2, [r3, #0]
        charge_start_time = 0; // Reset charge start time
 8002c58:	4b35      	ldr	r3, [pc, #212]	@ (8002d30 <ChargeBattery+0x164>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e05a      	b.n	8002d18 <ChargeBattery+0x14c>
    }

    // CC-CV charging logic
    if (!in_cv_mode)
 8002c62:	4b32      	ldr	r3, [pc, #200]	@ (8002d2c <ChargeBattery+0x160>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d139      	bne.n	8002cde <ChargeBattery+0x112>
    {
        // Constant Current (CC) mode
        // (Add your CC charging logic here, e.g., set charging current)
        if (charge_start_time == 0)
 8002c6a:	4b31      	ldr	r3, [pc, #196]	@ (8002d30 <ChargeBattery+0x164>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d104      	bne.n	8002c7c <ChargeBattery+0xb0>
        {
            charge_start_time = HAL_GetTick(); // Record start time
 8002c72:	f002 fb4f 	bl	8005314 <HAL_GetTick>
 8002c76:	4603      	mov	r3, r0
 8002c78:	4a2d      	ldr	r2, [pc, #180]	@ (8002d30 <ChargeBattery+0x164>)
 8002c7a:	6013      	str	r3, [r2, #0]
        }

        // Check if we should switch to CV mode (based on voltage)
        int16_t max_voltage = 0;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 8002c80:	2300      	movs	r3, #0
 8002c82:	737b      	strb	r3, [r7, #13]
 8002c84:	e01e      	b.n	8002cc4 <ChargeBattery+0xf8>
        {
            if (group_voltages_1[i] > max_voltage) max_voltage = group_voltages_1[i];
 8002c86:	7b7b      	ldrb	r3, [r7, #13]
 8002c88:	4a2c      	ldr	r2, [pc, #176]	@ (8002d3c <ChargeBattery+0x170>)
 8002c8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	dd04      	ble.n	8002ca2 <ChargeBattery+0xd6>
 8002c98:	7b7b      	ldrb	r3, [r7, #13]
 8002c9a:	4a28      	ldr	r2, [pc, #160]	@ (8002d3c <ChargeBattery+0x170>)
 8002c9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ca0:	81fb      	strh	r3, [r7, #14]
            if (group_voltages_2[i] > max_voltage) max_voltage = group_voltages_2[i];
 8002ca2:	7b7b      	ldrb	r3, [r7, #13]
 8002ca4:	4a26      	ldr	r2, [pc, #152]	@ (8002d40 <ChargeBattery+0x174>)
 8002ca6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002caa:	461a      	mov	r2, r3
 8002cac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	dd04      	ble.n	8002cbe <ChargeBattery+0xf2>
 8002cb4:	7b7b      	ldrb	r3, [r7, #13]
 8002cb6:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <ChargeBattery+0x174>)
 8002cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cbc:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 8002cbe:	7b7b      	ldrb	r3, [r7, #13]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	737b      	strb	r3, [r7, #13]
 8002cc4:	7b7b      	ldrb	r3, [r7, #13]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d9dd      	bls.n	8002c86 <ChargeBattery+0xba>
        }
        if (max_voltage > battery_config.cv_threshold)
 8002cca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002cce:	4a19      	ldr	r2, [pc, #100]	@ (8002d34 <ChargeBattery+0x168>)
 8002cd0:	8b12      	ldrh	r2, [r2, #24]
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	dd1f      	ble.n	8002d16 <ChargeBattery+0x14a>
        {
            in_cv_mode = 1; // Switch to CV mode
 8002cd6:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <ChargeBattery+0x160>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	701a      	strb	r2, [r3, #0]
 8002cdc:	e01b      	b.n	8002d16 <ChargeBattery+0x14a>
    }
    else
    {
        // Constant Voltage (CV) mode
        // (Add your CV charging logic here, e.g., maintain constant voltage)
        uint32_t charge_duration = (HAL_GetTick() - charge_start_time) / 1000; // Duration in seconds
 8002cde:	f002 fb19 	bl	8005314 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	4b12      	ldr	r3, [pc, #72]	@ (8002d30 <ChargeBattery+0x164>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	4a16      	ldr	r2, [pc, #88]	@ (8002d44 <ChargeBattery+0x178>)
 8002cec:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf0:	099b      	lsrs	r3, r3, #6
 8002cf2:	607b      	str	r3, [r7, #4]
        if (charge_duration > battery_config.max_charge_time)
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d34 <ChargeBattery+0x168>)
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d90b      	bls.n	8002d16 <ChargeBattery+0x14a>
        {
            HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET); // Disable charging
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d04:	4808      	ldr	r0, [pc, #32]	@ (8002d28 <ChargeBattery+0x15c>)
 8002d06:	f004 fbe9 	bl	80074dc <HAL_GPIO_WritePin>
            in_cv_mode = 0; // Reset CV mode
 8002d0a:	4b08      	ldr	r3, [pc, #32]	@ (8002d2c <ChargeBattery+0x160>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	701a      	strb	r2, [r3, #0]
            charge_start_time = 0; // Reset charge start time
 8002d10:	4b07      	ldr	r3, [pc, #28]	@ (8002d30 <ChargeBattery+0x164>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
        }
    }

    return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	200002f0 	.word	0x200002f0
 8002d24:	2000029c 	.word	0x2000029c
 8002d28:	48001000 	.word	0x48001000
 8002d2c:	20000614 	.word	0x20000614
 8002d30:	20000610 	.word	0x20000610
 8002d34:	2000000c 	.word	0x2000000c
 8002d38:	200004f6 	.word	0x200004f6
 8002d3c:	200004e0 	.word	0x200004e0
 8002d40:	200004e8 	.word	0x200004e8
 8002d44:	10624dd3 	.word	0x10624dd3

08002d48 <Bootloader_Check>:
/**
  * @brief  Checks if the system should enter bootloader mode for firmware update
  * @retval None
  */
void Bootloader_Check(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
    // Read the firmware update flag from flash
    uint32_t firmware_update_flag = *(volatile uint32_t *)FIRMWARE_UPDATE_FLAG_ADDR;
 8002d4e:	4b13      	ldr	r3, [pc, #76]	@ (8002d9c <Bootloader_Check+0x54>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	607b      	str	r3, [r7, #4]

    if (firmware_update_flag == 0xDEADBEEF) // Magic number to indicate firmware update mode
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a12      	ldr	r2, [pc, #72]	@ (8002da0 <Bootloader_Check+0x58>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d115      	bne.n	8002d88 <Bootloader_Check+0x40>
    {
        firmware_update_mode = 1;
 8002d5c:	4b11      	ldr	r3, [pc, #68]	@ (8002da4 <Bootloader_Check+0x5c>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	701a      	strb	r2, [r3, #0]
        Log_Error("Entering firmware update mode");
 8002d62:	4811      	ldr	r0, [pc, #68]	@ (8002da8 <Bootloader_Check+0x60>)
 8002d64:	f7fe fdf2 	bl	800194c <Log_Error>

        // Clear the firmware update flag
        HAL_FLASH_Unlock();
 8002d68:	f003 ffe6 	bl	8006d38 <HAL_FLASH_Unlock>
        Flash_Erase(FLASH_LOG_PAGE); // Erase the page containing the flag
 8002d6c:	2080      	movs	r0, #128	@ 0x80
 8002d6e:	f7fe fdd3 	bl	8001918 <Flash_Erase>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FIRMWARE_UPDATE_FLAG_ADDR, 0xFFFFFFFF);
 8002d72:	f04f 32ff 	mov.w	r2, #4294967295
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	4908      	ldr	r1, [pc, #32]	@ (8002d9c <Bootloader_Check+0x54>)
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	f003 ff6f 	bl	8006c60 <HAL_FLASH_Program>
        HAL_FLASH_Lock();
 8002d82:	f003 fffb 	bl	8006d7c <HAL_FLASH_Lock>
    else
    {
        firmware_update_mode = 0;
        Log_Error("Booting to application");
    }
}
 8002d86:	e005      	b.n	8002d94 <Bootloader_Check+0x4c>
        firmware_update_mode = 0;
 8002d88:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <Bootloader_Check+0x5c>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
        Log_Error("Booting to application");
 8002d8e:	4807      	ldr	r0, [pc, #28]	@ (8002dac <Bootloader_Check+0x64>)
 8002d90:	f7fe fddc 	bl	800194c <Log_Error>
}
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	0807f810 	.word	0x0807f810
 8002da0:	deadbeef 	.word	0xdeadbeef
 8002da4:	20000634 	.word	0x20000634
 8002da8:	080111d4 	.word	0x080111d4
 8002dac:	080111f4 	.word	0x080111f4

08002db0 <Bootloader_FirmwareUpdate>:

/**
  * @brief  Handles the firmware update process over RS485
  * @retval None
  */
void Bootloader_FirmwareUpdate(void) {
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b0ce      	sub	sp, #312	@ 0x138
 8002db4:	af00      	add	r7, sp, #0
    SSP_FrameTypeDef received_frame = {0};
 8002db6:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002dba:	2246      	movs	r2, #70	@ 0x46
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f00a f860 	bl	800ce84 <memset>
    uint32_t last_packet_time = HAL_GetTick();
 8002dc4:	f002 faa6 	bl	8005314 <HAL_GetTick>
 8002dc8:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
    uint32_t current_address = APP_START_ADDR;
 8002dcc:	4bc5      	ldr	r3, [pc, #788]	@ (80030e4 <Bootloader_FirmwareUpdate+0x334>)
 8002dce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    uint32_t total_bytes_received = 0;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    uint32_t expected_firmware_size = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    uint8_t firmware_buffer[FIRMWARE_UPDATE_PACKET_SIZE];
    uint32_t calculated_crc = 0xFFFFFFFF; // Initialize for CRC32
 8002dde:	f04f 33ff 	mov.w	r3, #4294967295
 8002de2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

    Log_Error("Waiting for firmware update packets...");
 8002de6:	48c0      	ldr	r0, [pc, #768]	@ (80030e8 <Bootloader_FirmwareUpdate+0x338>)
 8002de8:	f7fe fdb0 	bl	800194c <Log_Error>

    // Erase the application flash region
    HAL_FLASH_Unlock();
 8002dec:	f003 ffa4 	bl	8006d38 <HAL_FLASH_Unlock>
    for (uint32_t addr = APP_START_ADDR; addr < APP_END_ADDR; addr += FLASH_PAGE_SIZE) {
 8002df0:	4bbc      	ldr	r3, [pc, #752]	@ (80030e4 <Bootloader_FirmwareUpdate+0x334>)
 8002df2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002df6:	e00d      	b.n	8002e14 <Bootloader_FirmwareUpdate+0x64>
        Flash_Erase((addr - FLASH_BASE) / FLASH_PAGE_SIZE);
 8002df8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002dfc:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8002e00:	0adb      	lsrs	r3, r3, #11
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fe fd88 	bl	8001918 <Flash_Erase>
    for (uint32_t addr = APP_START_ADDR; addr < APP_END_ADDR; addr += FLASH_PAGE_SIZE) {
 8002e08:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002e0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e10:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002e14:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002e18:	4ab4      	ldr	r2, [pc, #720]	@ (80030ec <Bootloader_FirmwareUpdate+0x33c>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d9ec      	bls.n	8002df8 <Bootloader_FirmwareUpdate+0x48>
    }
    HAL_FLASH_Lock();
 8002e1e:	f003 ffad 	bl	8006d7c <HAL_FLASH_Lock>

    while (1) {
        if (HAL_GetTick() - last_packet_time > FIRMWARE_UPDATE_TIMEOUT) {
 8002e22:	f002 fa77 	bl	8005314 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d904      	bls.n	8002e40 <Bootloader_FirmwareUpdate+0x90>
            Log_Error("Firmware update timeout, rebooting...");
 8002e36:	48ae      	ldr	r0, [pc, #696]	@ (80030f0 <Bootloader_FirmwareUpdate+0x340>)
 8002e38:	f7fe fd88 	bl	800194c <Log_Error>
            HAL_NVIC_SystemReset();
 8002e3c:	f003 feff 	bl	8006c3e <HAL_NVIC_SystemReset>
        }

        if (SSP_ReceiveFrame(&husart2, ssp_rx_buffer, SSP_MAX_FRAME_LEN, &received_frame) == HAL_OK) {
 8002e40:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002e44:	2245      	movs	r2, #69	@ 0x45
 8002e46:	49ab      	ldr	r1, [pc, #684]	@ (80030f4 <Bootloader_FirmwareUpdate+0x344>)
 8002e48:	48ab      	ldr	r0, [pc, #684]	@ (80030f8 <Bootloader_FirmwareUpdate+0x348>)
 8002e4a:	f002 f869 	bl	8004f20 <SSP_ReceiveFrame>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1e6      	bne.n	8002e22 <Bootloader_FirmwareUpdate+0x72>
            last_packet_time = HAL_GetTick();
 8002e54:	f002 fa5e 	bl	8005314 <HAL_GetTick>
 8002e58:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134

            if (received_frame.dest != SSP_ADDR_EPS && received_frame.dest != SSP_ADDR_BROADCAST) {
 8002e5c:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d004      	beq.n	8002e6e <Bootloader_FirmwareUpdate+0xbe>
 8002e64:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 8002e68:	2bff      	cmp	r3, #255	@ 0xff
 8002e6a:	f040 8137 	bne.w	80030dc <Bootloader_FirmwareUpdate+0x32c>
                continue;
            }

            if (received_frame.cmd_id & SSP_FRAME_TYPE_REPLY) {
 8002e6e:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 8002e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f040 8132 	bne.w	80030e0 <Bootloader_FirmwareUpdate+0x330>
                continue;
            }

            SSP_FrameTypeDef response = {0};
 8002e7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e80:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e84:	4618      	mov	r0, r3
 8002e86:	2346      	movs	r3, #70	@ 0x46
 8002e88:	461a      	mov	r2, r3
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	f009 fffa 	bl	800ce84 <memset>
            response.dest = received_frame.src;
 8002e90:	f897 20c9 	ldrb.w	r2, [r7, #201]	@ 0xc9
 8002e94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002e98:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e9c:	701a      	strb	r2, [r3, #0]
            response.src = SSP_ADDR_EPS;
 8002e9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ea2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	705a      	strb	r2, [r3, #1]
            response.data_len = 1;
 8002eaa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002eae:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	70da      	strb	r2, [r3, #3]
            response.data[0] = received_frame.cmd_id;
 8002eb6:	f897 20ca 	ldrb.w	r2, [r7, #202]	@ 0xca
 8002eba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ebe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002ec2:	711a      	strb	r2, [r3, #4]

            switch (received_frame.cmd_id & 0x3F) {
 8002ec4:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 8002ec8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ecc:	2b40      	cmp	r3, #64	@ 0x40
 8002ece:	f040 80e2 	bne.w	8003096 <Bootloader_FirmwareUpdate+0x2e6>
                case SSP_CMD_FIRMWARE_UPDATE:
                    if (received_frame.data_len < 4) {
 8002ed2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	d806      	bhi.n	8002ee8 <Bootloader_FirmwareUpdate+0x138>
                        response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002eda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002ede:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002ee2:	2241      	movs	r2, #65	@ 0x41
 8002ee4:	709a      	strb	r2, [r3, #2]
                        break;
 8002ee6:	e0de      	b.n	80030a6 <Bootloader_FirmwareUpdate+0x2f6>
                    }

                    if (total_bytes_received == 0) {
 8002ee8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d11b      	bne.n	8002f28 <Bootloader_FirmwareUpdate+0x178>
                        expected_firmware_size = (received_frame.data[0] << 24) |
 8002ef0:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002ef4:	061a      	lsls	r2, r3, #24
                                                 (received_frame.data[1] << 16) |
 8002ef6:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002efa:	041b      	lsls	r3, r3, #16
                        expected_firmware_size = (received_frame.data[0] << 24) |
 8002efc:	431a      	orrs	r2, r3
                                                 (received_frame.data[2] << 8) |
 8002efe:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002f02:	021b      	lsls	r3, r3, #8
                                                 (received_frame.data[1] << 16) |
 8002f04:	4313      	orrs	r3, r2
                                                 received_frame.data[3];
 8002f06:	f897 20cf 	ldrb.w	r2, [r7, #207]	@ 0xcf
                                                 (received_frame.data[2] << 8) |
 8002f0a:	4313      	orrs	r3, r2
                        expected_firmware_size = (received_frame.data[0] << 24) |
 8002f0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                        Log_Error("Firmware update started, expected size: %lu bytes", expected_firmware_size);
 8002f10:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8002f14:	4879      	ldr	r0, [pc, #484]	@ (80030fc <Bootloader_FirmwareUpdate+0x34c>)
 8002f16:	f7fe fd19 	bl	800194c <Log_Error>
                        response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002f1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f1e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f22:	2240      	movs	r2, #64	@ 0x40
 8002f24:	709a      	strb	r2, [r3, #2]
                                HAL_Delay(100);
                                HAL_NVIC_SystemReset();
                            }
                        }
                    }
                    break;
 8002f26:	e0bd      	b.n	80030a4 <Bootloader_FirmwareUpdate+0x2f4>
                        if (received_frame.data_len > FIRMWARE_UPDATE_PACKET_SIZE) {
 8002f28:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002f2c:	2b80      	cmp	r3, #128	@ 0x80
 8002f2e:	d906      	bls.n	8002f3e <Bootloader_FirmwareUpdate+0x18e>
                            response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8002f30:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002f34:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f38:	2241      	movs	r2, #65	@ 0x41
 8002f3a:	709a      	strb	r2, [r3, #2]
                            break;
 8002f3c:	e0b3      	b.n	80030a6 <Bootloader_FirmwareUpdate+0x2f6>
                        memcpy(firmware_buffer, received_frame.data, received_frame.data_len);
 8002f3e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002f42:	461a      	mov	r2, r3
 8002f44:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002f48:	1d19      	adds	r1, r3, #4
 8002f4a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f00a f83d 	bl	800cfce <memcpy>
                        HAL_FLASH_Unlock();
 8002f54:	f003 fef0 	bl	8006d38 <HAL_FLASH_Unlock>
                        for (uint32_t i = 0; i < received_frame.data_len; i += 8) {
 8002f58:	2300      	movs	r3, #0
 8002f5a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002f5e:	e017      	b.n	8002f90 <Bootloader_FirmwareUpdate+0x1e0>
                            uint64_t data = *(uint64_t *)(firmware_buffer + i);
 8002f60:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8002f64:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f68:	4413      	add	r3, r2
 8002f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6e:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
                            HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_address + i, data);
 8002f72:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8002f76:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f7a:	18d1      	adds	r1, r2, r3
 8002f7c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8002f80:	2000      	movs	r0, #0
 8002f82:	f003 fe6d 	bl	8006c60 <HAL_FLASH_Program>
                        for (uint32_t i = 0; i < received_frame.data_len; i += 8) {
 8002f86:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f8a:	3308      	adds	r3, #8
 8002f8c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002f90:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002f94:	461a      	mov	r2, r3
 8002f96:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d3e0      	bcc.n	8002f60 <Bootloader_FirmwareUpdate+0x1b0>
                        HAL_FLASH_Lock();
 8002f9e:	f003 feed 	bl	8006d7c <HAL_FLASH_Lock>
                        calculated_crc = CalculateCRC32(firmware_buffer, received_frame.data_len);
 8002fa2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002fac:	4611      	mov	r1, r2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f001 fb6c 	bl	800468c <CalculateCRC32>
 8002fb4:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
                        total_bytes_received += received_frame.data_len;
 8002fb8:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002fc2:	4413      	add	r3, r2
 8002fc4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                        current_address += received_frame.data_len;
 8002fc8:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002fcc:	461a      	mov	r2, r3
 8002fce:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002fd2:	4413      	add	r3, r2
 8002fd4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
                        Log_Error("Received %lu/%lu bytes", total_bytes_received, expected_firmware_size);
 8002fd8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8002fdc:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8002fe0:	4847      	ldr	r0, [pc, #284]	@ (8003100 <Bootloader_FirmwareUpdate+0x350>)
 8002fe2:	f7fe fcb3 	bl	800194c <Log_Error>
                        response.cmd_id = SSP_CMD_ACK | SSP_FRAME_TYPE_REPLY;
 8002fe6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002fea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fee:	2240      	movs	r2, #64	@ 0x40
 8002ff0:	709a      	strb	r2, [r3, #2]
                        if (total_bytes_received >= expected_firmware_size) {
 8002ff2:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002ff6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d352      	bcc.n	80030a4 <Bootloader_FirmwareUpdate+0x2f4>
                            uint32_t received_crc = (firmware_buffer[received_frame.data_len - 4] << 24) |
 8002ffe:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8003002:	3b04      	subs	r3, #4
 8003004:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8003008:	443b      	add	r3, r7
 800300a:	f813 3cf0 	ldrb.w	r3, [r3, #-240]
 800300e:	061a      	lsls	r2, r3, #24
                                                    (firmware_buffer[received_frame.data_len - 3] << 16) |
 8003010:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8003014:	3b03      	subs	r3, #3
 8003016:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 800301a:	443b      	add	r3, r7
 800301c:	f813 3cf0 	ldrb.w	r3, [r3, #-240]
 8003020:	041b      	lsls	r3, r3, #16
                            uint32_t received_crc = (firmware_buffer[received_frame.data_len - 4] << 24) |
 8003022:	431a      	orrs	r2, r3
                                                    (firmware_buffer[received_frame.data_len - 2] << 8) |
 8003024:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8003028:	3b02      	subs	r3, #2
 800302a:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 800302e:	443b      	add	r3, r7
 8003030:	f813 3cf0 	ldrb.w	r3, [r3, #-240]
 8003034:	021b      	lsls	r3, r3, #8
                                                    (firmware_buffer[received_frame.data_len - 3] << 16) |
 8003036:	4313      	orrs	r3, r2
                                                    (firmware_buffer[received_frame.data_len - 1]);
 8003038:	f897 20cb 	ldrb.w	r2, [r7, #203]	@ 0xcb
 800303c:	3a01      	subs	r2, #1
 800303e:	f502 729c 	add.w	r2, r2, #312	@ 0x138
 8003042:	443a      	add	r2, r7
 8003044:	f812 2cf0 	ldrb.w	r2, [r2, #-240]
                                                    (firmware_buffer[received_frame.data_len - 2] << 8) |
 8003048:	4313      	orrs	r3, r2
                            uint32_t received_crc = (firmware_buffer[received_frame.data_len - 4] << 24) |
 800304a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
                            if (calculated_crc == received_crc) {
 800304e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8003052:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003056:	429a      	cmp	r2, r3
 8003058:	d114      	bne.n	8003084 <Bootloader_FirmwareUpdate+0x2d4>
                                HAL_FLASH_Unlock();
 800305a:	f003 fe6d 	bl	8006d38 <HAL_FLASH_Unlock>
                                HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, APP_VALIDITY_FLAG_ADDR, 0xA5A5A5A5);
 800305e:	f04f 32a5 	mov.w	r2, #2779096485	@ 0xa5a5a5a5
 8003062:	f04f 0300 	mov.w	r3, #0
 8003066:	4927      	ldr	r1, [pc, #156]	@ (8003104 <Bootloader_FirmwareUpdate+0x354>)
 8003068:	2000      	movs	r0, #0
 800306a:	f003 fdf9 	bl	8006c60 <HAL_FLASH_Program>
                                HAL_FLASH_Lock();
 800306e:	f003 fe85 	bl	8006d7c <HAL_FLASH_Lock>
                                Log_Error("Firmware update completed successfully, rebooting...");
 8003072:	4825      	ldr	r0, [pc, #148]	@ (8003108 <Bootloader_FirmwareUpdate+0x358>)
 8003074:	f7fe fc6a 	bl	800194c <Log_Error>
                                HAL_Delay(100);
 8003078:	2064      	movs	r0, #100	@ 0x64
 800307a:	f002 f957 	bl	800532c <HAL_Delay>
                                HAL_NVIC_SystemReset();
 800307e:	f003 fdde 	bl	8006c3e <HAL_NVIC_SystemReset>
                    break;
 8003082:	e00f      	b.n	80030a4 <Bootloader_FirmwareUpdate+0x2f4>
                                Log_Error("Firmware CRC32 mismatch, rebooting without setting validity flag...");
 8003084:	4821      	ldr	r0, [pc, #132]	@ (800310c <Bootloader_FirmwareUpdate+0x35c>)
 8003086:	f7fe fc61 	bl	800194c <Log_Error>
                                HAL_Delay(100);
 800308a:	2064      	movs	r0, #100	@ 0x64
 800308c:	f002 f94e 	bl	800532c <HAL_Delay>
                                HAL_NVIC_SystemReset();
 8003090:	f003 fdd5 	bl	8006c3e <HAL_NVIC_SystemReset>
                    break;
 8003094:	e006      	b.n	80030a4 <Bootloader_FirmwareUpdate+0x2f4>

                default:
                    response.cmd_id = SSP_CMD_NACK | SSP_FRAME_TYPE_REPLY;
 8003096:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800309a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800309e:	2241      	movs	r2, #65	@ 0x41
 80030a0:	709a      	strb	r2, [r3, #2]
                    break;
 80030a2:	e000      	b.n	80030a6 <Bootloader_FirmwareUpdate+0x2f6>
                    break;
 80030a4:	bf00      	nop
            }

            uint16_t frame_len;
            SSP_ConstructFrame(&response, ssp_tx_buffer, &frame_len);
 80030a6:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 80030aa:	463b      	mov	r3, r7
 80030ac:	4918      	ldr	r1, [pc, #96]	@ (8003110 <Bootloader_FirmwareUpdate+0x360>)
 80030ae:	4618      	mov	r0, r3
 80030b0:	f001 fea1 	bl	8004df6 <SSP_ConstructFrame>
            HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_SET);
 80030b4:	2201      	movs	r2, #1
 80030b6:	2102      	movs	r1, #2
 80030b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030bc:	f004 fa0e 	bl	80074dc <HAL_GPIO_WritePin>
            SSP_TransmitFrame(&husart2, ssp_tx_buffer, frame_len);
 80030c0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80030c4:	461a      	mov	r2, r3
 80030c6:	4912      	ldr	r1, [pc, #72]	@ (8003110 <Bootloader_FirmwareUpdate+0x360>)
 80030c8:	480b      	ldr	r0, [pc, #44]	@ (80030f8 <Bootloader_FirmwareUpdate+0x348>)
 80030ca:	f001 ff16 	bl	8004efa <SSP_TransmitFrame>
            HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_RESET);
 80030ce:	2200      	movs	r2, #0
 80030d0:	2102      	movs	r1, #2
 80030d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030d6:	f004 fa01 	bl	80074dc <HAL_GPIO_WritePin>
 80030da:	e6a2      	b.n	8002e22 <Bootloader_FirmwareUpdate+0x72>
                continue;
 80030dc:	bf00      	nop
 80030de:	e6a0      	b.n	8002e22 <Bootloader_FirmwareUpdate+0x72>
                continue;
 80030e0:	bf00      	nop
        if (HAL_GetTick() - last_packet_time > FIRMWARE_UPDATE_TIMEOUT) {
 80030e2:	e69e      	b.n	8002e22 <Bootloader_FirmwareUpdate+0x72>
 80030e4:	08004000 	.word	0x08004000
 80030e8:	0801120c 	.word	0x0801120c
 80030ec:	0807f7fe 	.word	0x0807f7fe
 80030f0:	08011234 	.word	0x08011234
 80030f4:	200005b0 	.word	0x200005b0
 80030f8:	20000490 	.word	0x20000490
 80030fc:	0801125c 	.word	0x0801125c
 8003100:	08011290 	.word	0x08011290
 8003104:	0807f820 	.word	0x0807f820
 8003108:	080112a8 	.word	0x080112a8
 800310c:	080112e0 	.word	0x080112e0
 8003110:	20000568 	.word	0x20000568

08003114 <IsApplicationValid>:

/**
  * @brief  Jumps to the application code
  * @retval None
  */
static uint8_t IsApplicationValid(uint32_t start_addr) {
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
    uint32_t crc = CalculateCRC32((uint8_t *)start_addr, APP_END_ADDR - start_addr - 4);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	4b0c      	ldr	r3, [pc, #48]	@ (8003154 <IsApplicationValid+0x40>)
 8003122:	1a9b      	subs	r3, r3, r2
 8003124:	4619      	mov	r1, r3
 8003126:	f001 fab1 	bl	800468c <CalculateCRC32>
 800312a:	60f8      	str	r0, [r7, #12]
    uint32_t stored_crc = *(uint32_t *)(APP_END_ADDR - 4);
 800312c:	4b09      	ldr	r3, [pc, #36]	@ (8003154 <IsApplicationValid+0x40>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	60bb      	str	r3, [r7, #8]
    return (crc == stored_crc) && (*(uint32_t *)APP_VALIDITY_FLAG_ADDR == 0xA5A5A5A5);
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	429a      	cmp	r2, r3
 8003138:	d106      	bne.n	8003148 <IsApplicationValid+0x34>
 800313a:	4b07      	ldr	r3, [pc, #28]	@ (8003158 <IsApplicationValid+0x44>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f1b3 3fa5 	cmp.w	r3, #2779096485	@ 0xa5a5a5a5
 8003142:	d101      	bne.n	8003148 <IsApplicationValid+0x34>
 8003144:	2301      	movs	r3, #1
 8003146:	e000      	b.n	800314a <IsApplicationValid+0x36>
 8003148:	2300      	movs	r3, #0
 800314a:	b2db      	uxtb	r3, r3
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	0807f7fb 	.word	0x0807f7fb
 8003158:	0807f820 	.word	0x0807f820

0800315c <JumpToApplication>:

void JumpToApplication(void) {
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
    if (IsApplicationValid(APP_START_ADDR)) {
 8003162:	481f      	ldr	r0, [pc, #124]	@ (80031e0 <JumpToApplication+0x84>)
 8003164:	f7ff ffd6 	bl	8003114 <IsApplicationValid>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00e      	beq.n	800318c <JumpToApplication+0x30>
        uint32_t app_jump_address = *(volatile uint32_t *)(APP_START_ADDR + 4);
 800316e:	4b1d      	ldr	r3, [pc, #116]	@ (80031e4 <JumpToApplication+0x88>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	60fb      	str	r3, [r7, #12]
        void (*app_reset_handler)(void) = (void (*)(void))app_jump_address;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	60bb      	str	r3, [r7, #8]
        __set_MSP(*(volatile uint32_t *)APP_START_ADDR);
 8003178:	4b19      	ldr	r3, [pc, #100]	@ (80031e0 <JumpToApplication+0x84>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f383 8808 	msr	MSP, r3
}
 8003184:	bf00      	nop
        app_reset_handler();
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	4798      	blx	r3
                HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
                HAL_Delay(500);
            }
        }
    }
}
 800318a:	e025      	b.n	80031d8 <JumpToApplication+0x7c>
        Log_Error("Main application invalid, falling back to backup...");
 800318c:	4816      	ldr	r0, [pc, #88]	@ (80031e8 <JumpToApplication+0x8c>)
 800318e:	f7fe fbdd 	bl	800194c <Log_Error>
        if (IsApplicationValid(BACKUP_START_ADDR)) {
 8003192:	4816      	ldr	r0, [pc, #88]	@ (80031ec <JumpToApplication+0x90>)
 8003194:	f7ff ffbe 	bl	8003114 <IsApplicationValid>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00e      	beq.n	80031bc <JumpToApplication+0x60>
            uint32_t backup_jump_address = *(volatile uint32_t *)(BACKUP_START_ADDR + 4);
 800319e:	4b14      	ldr	r3, [pc, #80]	@ (80031f0 <JumpToApplication+0x94>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	617b      	str	r3, [r7, #20]
            void (*backup_reset_handler)(void) = (void (*)(void))backup_jump_address;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	613b      	str	r3, [r7, #16]
            __set_MSP(*(volatile uint32_t *)BACKUP_START_ADDR);
 80031a8:	4b10      	ldr	r3, [pc, #64]	@ (80031ec <JumpToApplication+0x90>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	f383 8808 	msr	MSP, r3
}
 80031b4:	bf00      	nop
            backup_reset_handler();
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4798      	blx	r3
}
 80031ba:	e00d      	b.n	80031d8 <JumpToApplication+0x7c>
            Log_Error("Backup application also invalid, halting...");
 80031bc:	480d      	ldr	r0, [pc, #52]	@ (80031f4 <JumpToApplication+0x98>)
 80031be:	f7fe fbc5 	bl	800194c <Log_Error>
                HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80031c2:	2101      	movs	r1, #1
 80031c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031c8:	f004 f9a0 	bl	800750c <HAL_GPIO_TogglePin>
                HAL_Delay(500);
 80031cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80031d0:	f002 f8ac 	bl	800532c <HAL_Delay>
                HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80031d4:	bf00      	nop
 80031d6:	e7f4      	b.n	80031c2 <JumpToApplication+0x66>
}
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	08004000 	.word	0x08004000
 80031e4:	08004004 	.word	0x08004004
 80031e8:	08011324 	.word	0x08011324
 80031ec:	08040000 	.word	0x08040000
 80031f0:	08040004 	.word	0x08040004
 80031f4:	08011358 	.word	0x08011358

080031f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031fc:	b0dc      	sub	sp, #368	@ 0x170
 80031fe:	af08      	add	r7, sp, #32
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8003200:	f002 f81f 	bl	8005242 <HAL_Init>

    /* USER CODE BEGIN Init */
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8003204:	f000 fbc4 	bl	8003990 <SystemClock_Config>

    /* USER CODE BEGIN SysInit */
    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8003208:	f000 fe02 	bl	8003e10 <MX_GPIO_Init>
    MX_I2C1_Init();
 800320c:	f000 fc12 	bl	8003a34 <MX_I2C1_Init>
    MX_I2C2_Init();
 8003210:	f000 fc50 	bl	8003ab4 <MX_I2C2_Init>
    MX_I2C3_Init();
 8003214:	f000 fc8e 	bl	8003b34 <MX_I2C3_Init>
    MX_RTC_Init();
 8003218:	f000 fccc 	bl	8003bb4 <MX_RTC_Init>
    MX_TIM4_Init();
 800321c:	f000 fd30 	bl	8003c80 <MX_TIM4_Init>
    MX_USART1_UART_Init();
 8003220:	f000 fd94 	bl	8003d4c <MX_USART1_UART_Init>
    MX_USART2_Init();
 8003224:	f000 fdc2 	bl	8003dac <MX_USART2_Init>
    MX_ADC1_Init();
 8003228:	f7fe fb08 	bl	800183c <MX_ADC1_Init>
    /* USER CODE BEGIN 2 */

    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800322c:	2108      	movs	r1, #8
 800322e:	487f      	ldr	r0, [pc, #508]	@ (800342c <main+0x234>)
 8003230:	f006 fea0 	bl	8009f74 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003234:	210c      	movs	r1, #12
 8003236:	487d      	ldr	r0, [pc, #500]	@ (800342c <main+0x234>)
 8003238:	f006 fe9c 	bl	8009f74 <HAL_TIM_PWM_Start>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800323c:	4b7b      	ldr	r3, [pc, #492]	@ (800342c <main+0x234>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2200      	movs	r2, #0
 8003242:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003244:	4b79      	ldr	r3, [pc, #484]	@ (800342c <main+0x234>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2200      	movs	r2, #0
 800324a:	641a      	str	r2, [r3, #64]	@ 0x40

    RTC_TimeTypeDef sTime = {0};
 800324c:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 800325c:	2300      	movs	r3, #0
 800325e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    sTime.Hours = 12;
 8003262:	230c      	movs	r3, #12
 8003264:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
    sTime.Minutes = 0;
 8003268:	2300      	movs	r3, #0
 800326a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125
    sTime.Seconds = 0;
 800326e:	2300      	movs	r3, #0
 8003270:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    sDate.Year = 25;
 8003274:	2319      	movs	r3, #25
 8003276:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    sDate.Month = 3;
 800327a:	2303      	movs	r3, #3
 800327c:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
    sDate.Date = 28;
 8003280:	231c      	movs	r3, #28
 8003282:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
    sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8003286:	2305      	movs	r3, #5
 8003288:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800328c:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8003290:	2200      	movs	r2, #0
 8003292:	4619      	mov	r1, r3
 8003294:	4866      	ldr	r0, [pc, #408]	@ (8003430 <main+0x238>)
 8003296:	f006 fb2f 	bl	80098f8 <HAL_RTC_SetTime>
    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800329a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800329e:	2200      	movs	r2, #0
 80032a0:	4619      	mov	r1, r3
 80032a2:	4863      	ldr	r0, [pc, #396]	@ (8003430 <main+0x238>)
 80032a4:	f006 fc21 	bl	8009aea <HAL_RTC_SetDate>

    Log_Init();
 80032a8:	f7fe fc2c 	bl	8001b04 <Log_Init>

    // Check if we should enter bootloader mode
    Bootloader_Check();
 80032ac:	f7ff fd4c 	bl	8002d48 <Bootloader_Check>

    if (firmware_update_mode)
 80032b0:	4b60      	ldr	r3, [pc, #384]	@ (8003434 <main+0x23c>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <main+0xc8>
    {
        Bootloader_FirmwareUpdate();
 80032b8:	f7ff fd7a 	bl	8002db0 <Bootloader_FirmwareUpdate>
        // If we return from Bootloader_FirmwareUpdate, something went wrong, so reboot
        HAL_NVIC_SystemReset();
 80032bc:	f003 fcbf 	bl	8006c3e <HAL_NVIC_SystemReset>
    }

    // Jump to the application
    JumpToApplication();
 80032c0:	f7ff ff4c 	bl	800315c <JumpToApplication>

    // The following code will only execute if the jump fails
    Log_Error("Failed to jump to application, entering normal operation");
 80032c4:	485c      	ldr	r0, [pc, #368]	@ (8003438 <main+0x240>)
 80032c6:	f7fe fb41 	bl	800194c <Log_Error>

    if (BQ76920_Init(&hi2c1) != HAL_OK)
 80032ca:	485c      	ldr	r0, [pc, #368]	@ (800343c <main+0x244>)
 80032cc:	f7fd fea8 	bl	8001020 <BQ76920_Init>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d004      	beq.n	80032e0 <main+0xe8>
    {
        Log_Error("BQ76920 (I2C1) initialization failed");
 80032d6:	485a      	ldr	r0, [pc, #360]	@ (8003440 <main+0x248>)
 80032d8:	f7fe fb38 	bl	800194c <Log_Error>
        Error_Handler();
 80032dc:	f000 fe3e 	bl	8003f5c <Error_Handler>
    }

    if (BQ76920_Init(&hi2c2) != HAL_OK)
 80032e0:	4858      	ldr	r0, [pc, #352]	@ (8003444 <main+0x24c>)
 80032e2:	f7fd fe9d 	bl	8001020 <BQ76920_Init>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d004      	beq.n	80032f6 <main+0xfe>
    {
        Log_Error("BQ76920 (I2C2) initialization failed");
 80032ec:	4856      	ldr	r0, [pc, #344]	@ (8003448 <main+0x250>)
 80032ee:	f7fe fb2d 	bl	800194c <Log_Error>
        Error_Handler();
 80032f2:	f000 fe33 	bl	8003f5c <Error_Handler>
    }

    KalmanFilter_Init(&soc_kf, INITIAL_SOC, 1.0, 0.01, 1.0);
 80032f6:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 80032fa:	ed9f 1a54 	vldr	s2, [pc, #336]	@ 800344c <main+0x254>
 80032fe:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003302:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 8003450 <main+0x258>
 8003306:	4853      	ldr	r0, [pc, #332]	@ (8003454 <main+0x25c>)
 8003308:	f001 f9ea 	bl	80046e0 <KalmanFilter_Init>
    KalmanFilter_Init(&soh_kf, INITIAL_SOH, 1.0, 0.01, 1.0);
 800330c:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 8003310:	ed9f 1a4e 	vldr	s2, [pc, #312]	@ 800344c <main+0x254>
 8003314:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003318:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 8003458 <main+0x260>
 800331c:	484f      	ldr	r0, [pc, #316]	@ (800345c <main+0x264>)
 800331e:	f001 f9df 	bl	80046e0 <KalmanFilter_Init>

    PID_Init();
 8003322:	f001 fa47 	bl	80047b4 <PID_Init>

    bms_online = 1;
 8003326:	4b4e      	ldr	r3, [pc, #312]	@ (8003460 <main+0x268>)
 8003328:	2201      	movs	r2, #1
 800332a:	701a      	strb	r2, [r3, #0]

    // Debug LED: Start blinking to indicate application startup (post-flashing)
    startup_blink_start = HAL_GetTick();
 800332c:	f001 fff2 	bl	8005314 <HAL_GetTick>
 8003330:	4603      	mov	r3, r0
 8003332:	4a4c      	ldr	r2, [pc, #304]	@ (8003464 <main+0x26c>)
 8003334:	6013      	str	r3, [r2, #0]
    last_blink_toggle = HAL_GetTick();
 8003336:	f001 ffed 	bl	8005314 <HAL_GetTick>
 800333a:	4603      	mov	r3, r0
 800333c:	4a4a      	ldr	r2, [pc, #296]	@ (8003468 <main+0x270>)
 800333e:	6013      	str	r3, [r2, #0]

    // Initialize battery configuration (in a real system, load from flash or EEPROM)
    initial_capacity = battery_config.nominal_capacity;
 8003340:	4b4a      	ldr	r3, [pc, #296]	@ (800346c <main+0x274>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a4a      	ldr	r2, [pc, #296]	@ (8003470 <main+0x278>)
 8003346:	6013      	str	r3, [r2, #0]
    actual_capacity = battery_config.nominal_capacity;
 8003348:	4b48      	ldr	r3, [pc, #288]	@ (800346c <main+0x274>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a49      	ldr	r2, [pc, #292]	@ (8003474 <main+0x27c>)
 800334e:	6013      	str	r3, [r2, #0]
    coulomb_count = (INITIAL_SOC / 100.0) * battery_config.nominal_capacity;
 8003350:	4b46      	ldr	r3, [pc, #280]	@ (800346c <main+0x274>)
 8003352:	edd3 7a00 	vldr	s15, [r3]
 8003356:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800335a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800335e:	4b46      	ldr	r3, [pc, #280]	@ (8003478 <main+0x280>)
 8003360:	edc3 7a00 	vstr	s15, [r3]
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    uint32_t last_log_read = 0;
 8003364:	2300      	movs	r3, #0
 8003366:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
    uint32_t last_status_send = 0;
 800336a:	2300      	movs	r3, #0
 800336c:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
    uint32_t last_time_sync = 0;
 8003370:	2300      	movs	r3, #0
 8003372:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

    while (1)
    {
        // Debug LED: Blink rapidly for 5 seconds after startup
        if (HAL_GetTick() - startup_blink_start < STARTUP_BLINK_DURATION)
 8003376:	f001 ffcd 	bl	8005314 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	4b39      	ldr	r3, [pc, #228]	@ (8003464 <main+0x26c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003386:	4293      	cmp	r3, r2
 8003388:	d812      	bhi.n	80033b0 <main+0x1b8>
        {
            if (HAL_GetTick() - last_blink_toggle >= BLINK_INTERVAL)
 800338a:	f001 ffc3 	bl	8005314 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	4b35      	ldr	r3, [pc, #212]	@ (8003468 <main+0x270>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2bc7      	cmp	r3, #199	@ 0xc7
 8003398:	d910      	bls.n	80033bc <main+0x1c4>
            {
                HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800339a:	2101      	movs	r1, #1
 800339c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033a0:	f004 f8b4 	bl	800750c <HAL_GPIO_TogglePin>
                last_blink_toggle = HAL_GetTick();
 80033a4:	f001 ffb6 	bl	8005314 <HAL_GetTick>
 80033a8:	4603      	mov	r3, r0
 80033aa:	4a2f      	ldr	r2, [pc, #188]	@ (8003468 <main+0x270>)
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	e005      	b.n	80033bc <main+0x1c4>
            }
        }
        else
        {
            // After 5 seconds, turn off the LED
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80033b0:	2200      	movs	r2, #0
 80033b2:	2101      	movs	r1, #1
 80033b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033b8:	f004 f890 	bl	80074dc <HAL_GPIO_WritePin>
        }

        // Step 1: Read data from the first BQ76920 (IC2)
        if (BQ76920_ReadVoltages(&hi2c1, group_voltages_1, 0) != HAL_OK)
 80033bc:	2200      	movs	r2, #0
 80033be:	492f      	ldr	r1, [pc, #188]	@ (800347c <main+0x284>)
 80033c0:	481e      	ldr	r0, [pc, #120]	@ (800343c <main+0x244>)
 80033c2:	f7fd fe51 	bl	8001068 <BQ76920_ReadVoltages>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d015      	beq.n	80033f8 <main+0x200>
        {
            Log_Error("Error reading BQ76920 (I2C1) group voltages");
 80033cc:	482c      	ldr	r0, [pc, #176]	@ (8003480 <main+0x288>)
 80033ce:	f7fe fabd 	bl	800194c <Log_Error>
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 80033d2:	2300      	movs	r3, #0
 80033d4:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
 80033d8:	e00a      	b.n	80033f0 <main+0x1f8>
            {
                group_voltages_1[i] = 0;
 80033da:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80033de:	4a27      	ldr	r2, [pc, #156]	@ (800347c <main+0x284>)
 80033e0:	2100      	movs	r1, #0
 80033e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 80033e6:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80033ea:	3301      	adds	r3, #1
 80033ec:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
 80033f0:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d9f0      	bls.n	80033da <main+0x1e2>
            }
        }
        if (BQ76920_ReadCurrent(&hi2c1, &pack_current_1) != HAL_OK)
 80033f8:	4922      	ldr	r1, [pc, #136]	@ (8003484 <main+0x28c>)
 80033fa:	4810      	ldr	r0, [pc, #64]	@ (800343c <main+0x244>)
 80033fc:	f7fd fe9c 	bl	8001138 <BQ76920_ReadCurrent>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d002      	beq.n	800340c <main+0x214>
        {
            Log_Error("Error reading BQ76920 (I2C1) current");
 8003406:	4820      	ldr	r0, [pc, #128]	@ (8003488 <main+0x290>)
 8003408:	f7fe faa0 	bl	800194c <Log_Error>
        }

        // Step 2: Read data from the second BQ76920 (IC4)
        if (BQ76920_ReadVoltages(&hi2c2, group_voltages_2, 0) != HAL_OK)
 800340c:	2200      	movs	r2, #0
 800340e:	491f      	ldr	r1, [pc, #124]	@ (800348c <main+0x294>)
 8003410:	480c      	ldr	r0, [pc, #48]	@ (8003444 <main+0x24c>)
 8003412:	f7fd fe29 	bl	8001068 <BQ76920_ReadVoltages>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d04a      	beq.n	80034b2 <main+0x2ba>
        {
            Log_Error("Error reading BQ76920 (I2C2) group voltages");
 800341c:	481c      	ldr	r0, [pc, #112]	@ (8003490 <main+0x298>)
 800341e:	f7fe fa95 	bl	800194c <Log_Error>
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 8003422:	2300      	movs	r3, #0
 8003424:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
 8003428:	e03f      	b.n	80034aa <main+0x2b2>
 800342a:	bf00      	nop
 800342c:	200003bc 	.word	0x200003bc
 8003430:	20000398 	.word	0x20000398
 8003434:	20000634 	.word	0x20000634
 8003438:	08011384 	.word	0x08011384
 800343c:	2000029c 	.word	0x2000029c
 8003440:	080113c0 	.word	0x080113c0
 8003444:	200002f0 	.word	0x200002f0
 8003448:	080113e8 	.word	0x080113e8
 800344c:	3c23d70a 	.word	0x3c23d70a
 8003450:	42480000 	.word	0x42480000
 8003454:	200004f8 	.word	0x200004f8
 8003458:	42c80000 	.word	0x42c80000
 800345c:	20000508 	.word	0x20000508
 8003460:	200005f7 	.word	0x200005f7
 8003464:	2000062c 	.word	0x2000062c
 8003468:	20000630 	.word	0x20000630
 800346c:	2000000c 	.word	0x2000000c
 8003470:	20000560 	.word	0x20000560
 8003474:	20000564 	.word	0x20000564
 8003478:	2000055c 	.word	0x2000055c
 800347c:	200004e0 	.word	0x200004e0
 8003480:	08011410 	.word	0x08011410
 8003484:	200004ee 	.word	0x200004ee
 8003488:	0801143c 	.word	0x0801143c
 800348c:	200004e8 	.word	0x200004e8
 8003490:	08011464 	.word	0x08011464
            {
                group_voltages_2[i] = 0;
 8003494:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 8003498:	4a8e      	ldr	r2, [pc, #568]	@ (80036d4 <main+0x4dc>)
 800349a:	2100      	movs	r1, #0
 800349c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 80034a0:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 80034a4:	3301      	adds	r3, #1
 80034a6:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
 80034aa:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d9f0      	bls.n	8003494 <main+0x29c>
            }
        }
        if (BQ76920_ReadCurrent(&hi2c2, &pack_current_2) != HAL_OK)
 80034b2:	4989      	ldr	r1, [pc, #548]	@ (80036d8 <main+0x4e0>)
 80034b4:	4889      	ldr	r0, [pc, #548]	@ (80036dc <main+0x4e4>)
 80034b6:	f7fd fe3f 	bl	8001138 <BQ76920_ReadCurrent>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d002      	beq.n	80034c6 <main+0x2ce>
        {
            Log_Error("Error reading BQ76920 (I2C2) current");
 80034c0:	4887      	ldr	r0, [pc, #540]	@ (80036e0 <main+0x4e8>)
 80034c2:	f7fe fa43 	bl	800194c <Log_Error>
        }

        // Step 2.5: Read temperatures from both sensors (NTC-1 and NTC-2)
        if (Temperature_Read(&hi2c1, &hi2c2, &temperature_1, &temperature_2) != HAL_OK)
 80034c6:	4b87      	ldr	r3, [pc, #540]	@ (80036e4 <main+0x4ec>)
 80034c8:	4a87      	ldr	r2, [pc, #540]	@ (80036e8 <main+0x4f0>)
 80034ca:	4984      	ldr	r1, [pc, #528]	@ (80036dc <main+0x4e4>)
 80034cc:	4887      	ldr	r0, [pc, #540]	@ (80036ec <main+0x4f4>)
 80034ce:	f7fe f941 	bl	8001754 <Temperature_Read>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00a      	beq.n	80034ee <main+0x2f6>
        {
            Log_Error("Error reading temperatures (I2C1/I2C2)");
 80034d8:	4885      	ldr	r0, [pc, #532]	@ (80036f0 <main+0x4f8>)
 80034da:	f7fe fa37 	bl	800194c <Log_Error>
            temperature_1 = INT16_MIN; // Sentinel value to indicate error
 80034de:	4b82      	ldr	r3, [pc, #520]	@ (80036e8 <main+0x4f0>)
 80034e0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80034e4:	801a      	strh	r2, [r3, #0]
            temperature_2 = INT16_MIN; // Sentinel value to indicate error
 80034e6:	4b7f      	ldr	r3, [pc, #508]	@ (80036e4 <main+0x4ec>)
 80034e8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80034ec:	801a      	strh	r2, [r3, #0]
        }

        // Step 3: Check for redundancy discrepancies
        uint8_t discrepancy_flag = 0;
 80034ee:	2300      	movs	r3, #0
 80034f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        BQ76920_CheckRedundancy(group_voltages_1, group_voltages_2, pack_current_1, pack_current_2, &discrepancy_flag);
 80034f4:	4b7f      	ldr	r3, [pc, #508]	@ (80036f4 <main+0x4fc>)
 80034f6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80034fa:	4b77      	ldr	r3, [pc, #476]	@ (80036d8 <main+0x4e0>)
 80034fc:	f9b3 1000 	ldrsh.w	r1, [r3]
 8003500:	f207 131f 	addw	r3, r7, #287	@ 0x11f
 8003504:	9300      	str	r3, [sp, #0]
 8003506:	460b      	mov	r3, r1
 8003508:	4972      	ldr	r1, [pc, #456]	@ (80036d4 <main+0x4dc>)
 800350a:	487b      	ldr	r0, [pc, #492]	@ (80036f8 <main+0x500>)
 800350c:	f7fd fecc 	bl	80012a8 <BQ76920_CheckRedundancy>
        if (discrepancy_flag)
 8003510:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003514:	2b00      	cmp	r3, #0
 8003516:	d008      	beq.n	800352a <main+0x332>
        {
            error_flags |= ERROR_DISCREPANCY;
 8003518:	4b78      	ldr	r3, [pc, #480]	@ (80036fc <main+0x504>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003520:	4a76      	ldr	r2, [pc, #472]	@ (80036fc <main+0x504>)
 8003522:	6013      	str	r3, [r2, #0]
            Log_Error("Redundancy discrepancy detected");
 8003524:	4876      	ldr	r0, [pc, #472]	@ (8003700 <main+0x508>)
 8003526:	f7fe fa11 	bl	800194c <Log_Error>
        }

        // Step 4: Read internal temperature
        pcb_temperature = Read_Internal_Temperature();
 800352a:	f7ff f851 	bl	80025d0 <Read_Internal_Temperature>
 800352e:	4603      	mov	r3, r0
 8003530:	461a      	mov	r2, r3
 8003532:	4b74      	ldr	r3, [pc, #464]	@ (8003704 <main+0x50c>)
 8003534:	801a      	strh	r2, [r3, #0]

        // Step 5: Check BQ76920 status flags (replaces manual OV/UV and overcurrent checks)
        BQ76920_CheckStatus(&hi2c1, &hi2c2, &error_flags);
 8003536:	4a71      	ldr	r2, [pc, #452]	@ (80036fc <main+0x504>)
 8003538:	4968      	ldr	r1, [pc, #416]	@ (80036dc <main+0x4e4>)
 800353a:	486c      	ldr	r0, [pc, #432]	@ (80036ec <main+0x4f4>)
 800353c:	f7fd ffb6 	bl	80014ac <BQ76920_CheckStatus>

        // Step 6: Check temperature limits
        int16_t highest_temp = (temperature_1 > temperature_2) ? temperature_1 : temperature_2;
 8003540:	4b68      	ldr	r3, [pc, #416]	@ (80036e4 <main+0x4ec>)
 8003542:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003546:	4b68      	ldr	r3, [pc, #416]	@ (80036e8 <main+0x4f0>)
 8003548:	f9b3 3000 	ldrsh.w	r3, [r3]
 800354c:	4293      	cmp	r3, r2
 800354e:	bfb8      	it	lt
 8003550:	4613      	movlt	r3, r2
 8003552:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
        int16_t lowest_temp = (temperature_1 < temperature_2) ? temperature_1 : temperature_2;
 8003556:	4b63      	ldr	r3, [pc, #396]	@ (80036e4 <main+0x4ec>)
 8003558:	f9b3 2000 	ldrsh.w	r2, [r3]
 800355c:	4b62      	ldr	r3, [pc, #392]	@ (80036e8 <main+0x4f0>)
 800355e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003562:	4293      	cmp	r3, r2
 8003564:	bfa8      	it	ge
 8003566:	4613      	movge	r3, r2
 8003568:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
        if (highest_temp > battery_config.overtemp_threshold || pcb_temperature > battery_config.overtemp_threshold)
 800356c:	4b66      	ldr	r3, [pc, #408]	@ (8003708 <main+0x510>)
 800356e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003572:	f9b7 213e 	ldrsh.w	r2, [r7, #318]	@ 0x13e
 8003576:	429a      	cmp	r2, r3
 8003578:	dc07      	bgt.n	800358a <main+0x392>
 800357a:	4b63      	ldr	r3, [pc, #396]	@ (8003708 <main+0x510>)
 800357c:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8003580:	4b60      	ldr	r3, [pc, #384]	@ (8003704 <main+0x50c>)
 8003582:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003586:	429a      	cmp	r2, r3
 8003588:	da08      	bge.n	800359c <main+0x3a4>
        {
            error_flags |= ERROR_OVERTEMP;
 800358a:	4b5c      	ldr	r3, [pc, #368]	@ (80036fc <main+0x504>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f043 0320 	orr.w	r3, r3, #32
 8003592:	4a5a      	ldr	r2, [pc, #360]	@ (80036fc <main+0x504>)
 8003594:	6013      	str	r3, [r2, #0]
            Log_Error("Overtemperature detected");
 8003596:	485d      	ldr	r0, [pc, #372]	@ (800370c <main+0x514>)
 8003598:	f7fe f9d8 	bl	800194c <Log_Error>
        }
        if (lowest_temp < battery_config.undertemp_threshold)
 800359c:	4b5a      	ldr	r3, [pc, #360]	@ (8003708 <main+0x510>)
 800359e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80035a2:	f9b7 213c 	ldrsh.w	r2, [r7, #316]	@ 0x13c
 80035a6:	429a      	cmp	r2, r3
 80035a8:	da08      	bge.n	80035bc <main+0x3c4>
        {
            error_flags |= ERROR_UNDERTEMP;
 80035aa:	4b54      	ldr	r3, [pc, #336]	@ (80036fc <main+0x504>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035b2:	4a52      	ldr	r2, [pc, #328]	@ (80036fc <main+0x504>)
 80035b4:	6013      	str	r3, [r2, #0]
            Log_Error("Undertemperature detected");
 80035b6:	4856      	ldr	r0, [pc, #344]	@ (8003710 <main+0x518>)
 80035b8:	f7fe f9c8 	bl	800194c <Log_Error>
        }

        // Step 7: Update timers
        total_operating_time = HAL_GetTick() / 1000;
 80035bc:	f001 feaa 	bl	8005314 <HAL_GetTick>
 80035c0:	4603      	mov	r3, r0
 80035c2:	4a54      	ldr	r2, [pc, #336]	@ (8003714 <main+0x51c>)
 80035c4:	fba2 2303 	umull	r2, r3, r2, r3
 80035c8:	099b      	lsrs	r3, r3, #6
 80035ca:	4a53      	ldr	r2, [pc, #332]	@ (8003718 <main+0x520>)
 80035cc:	6013      	str	r3, [r2, #0]
        int16_t total_current = (pack_current_1 + pack_current_2) / 2;
 80035ce:	4b49      	ldr	r3, [pc, #292]	@ (80036f4 <main+0x4fc>)
 80035d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035d4:	461a      	mov	r2, r3
 80035d6:	4b40      	ldr	r3, [pc, #256]	@ (80036d8 <main+0x4e0>)
 80035d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035dc:	4413      	add	r3, r2
 80035de:	0fda      	lsrs	r2, r3, #31
 80035e0:	4413      	add	r3, r2
 80035e2:	105b      	asrs	r3, r3, #1
 80035e4:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
        if (total_current < 0) {
 80035e8:	f9b7 313a 	ldrsh.w	r3, [r7, #314]	@ 0x13a
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	da2b      	bge.n	8003648 <main+0x450>
            total_charge_time += (uint32_t)LOOP_TIME;
 80035f0:	4b4a      	ldr	r3, [pc, #296]	@ (800371c <main+0x524>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a49      	ldr	r2, [pc, #292]	@ (800371c <main+0x524>)
 80035f6:	6013      	str	r3, [r2, #0]
            if (soc < 20.0 && !charging_started) {
 80035f8:	4b49      	ldr	r3, [pc, #292]	@ (8003720 <main+0x528>)
 80035fa:	edd3 7a00 	vldr	s15, [r3]
 80035fe:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8003602:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800360a:	d506      	bpl.n	800361a <main+0x422>
 800360c:	4b45      	ldr	r3, [pc, #276]	@ (8003724 <main+0x52c>)
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d102      	bne.n	800361a <main+0x422>
                charging_started = 1;
 8003614:	4b43      	ldr	r3, [pc, #268]	@ (8003724 <main+0x52c>)
 8003616:	2201      	movs	r2, #1
 8003618:	701a      	strb	r2, [r3, #0]
            }
            if (soc >= 100.0 && charging_started) {
 800361a:	4b41      	ldr	r3, [pc, #260]	@ (8003720 <main+0x528>)
 800361c:	edd3 7a00 	vldr	s15, [r3]
 8003620:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8003728 <main+0x530>
 8003624:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800362c:	db14      	blt.n	8003658 <main+0x460>
 800362e:	4b3d      	ldr	r3, [pc, #244]	@ (8003724 <main+0x52c>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d010      	beq.n	8003658 <main+0x460>
                charge_cycle_count++;
 8003636:	4b3d      	ldr	r3, [pc, #244]	@ (800372c <main+0x534>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	3301      	adds	r3, #1
 800363c:	4a3b      	ldr	r2, [pc, #236]	@ (800372c <main+0x534>)
 800363e:	6013      	str	r3, [r2, #0]
                charging_started = 0;
 8003640:	4b38      	ldr	r3, [pc, #224]	@ (8003724 <main+0x52c>)
 8003642:	2200      	movs	r2, #0
 8003644:	701a      	strb	r2, [r3, #0]
 8003646:	e007      	b.n	8003658 <main+0x460>
            }
        } else if (total_current > 0) {
 8003648:	f9b7 313a 	ldrsh.w	r3, [r7, #314]	@ 0x13a
 800364c:	2b00      	cmp	r3, #0
 800364e:	dd03      	ble.n	8003658 <main+0x460>
            total_discharge_time += (uint32_t)LOOP_TIME;
 8003650:	4b37      	ldr	r3, [pc, #220]	@ (8003730 <main+0x538>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a36      	ldr	r2, [pc, #216]	@ (8003730 <main+0x538>)
 8003656:	6013      	str	r3, [r2, #0]
        }

        // Step 8: Balance cells
        if (BQ76920_BalanceCells(&hi2c1, group_voltages_1, 0, &balancing_mask_1) != HAL_OK)
 8003658:	4b36      	ldr	r3, [pc, #216]	@ (8003734 <main+0x53c>)
 800365a:	2200      	movs	r2, #0
 800365c:	4926      	ldr	r1, [pc, #152]	@ (80036f8 <main+0x500>)
 800365e:	4823      	ldr	r0, [pc, #140]	@ (80036ec <main+0x4f4>)
 8003660:	f7fd fdb8 	bl	80011d4 <BQ76920_BalanceCells>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <main+0x478>
        {
            Log_Error("Error balancing groups (I2C1)");
 800366a:	4833      	ldr	r0, [pc, #204]	@ (8003738 <main+0x540>)
 800366c:	f7fe f96e 	bl	800194c <Log_Error>
        }
        if (BQ76920_BalanceCells(&hi2c2, group_voltages_2, 0, &balancing_mask_2) != HAL_OK)
 8003670:	4b32      	ldr	r3, [pc, #200]	@ (800373c <main+0x544>)
 8003672:	2200      	movs	r2, #0
 8003674:	4917      	ldr	r1, [pc, #92]	@ (80036d4 <main+0x4dc>)
 8003676:	4819      	ldr	r0, [pc, #100]	@ (80036dc <main+0x4e4>)
 8003678:	f7fd fdac 	bl	80011d4 <BQ76920_BalanceCells>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <main+0x490>
        {
            Log_Error("Error balancing groups (I2C2)");
 8003682:	482f      	ldr	r0, [pc, #188]	@ (8003740 <main+0x548>)
 8003684:	f7fe f962 	bl	800194c <Log_Error>
        }
        balancing_active = (balancing_mask_1 || balancing_mask_2) ? 1 : 0;
 8003688:	4b2a      	ldr	r3, [pc, #168]	@ (8003734 <main+0x53c>)
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d103      	bne.n	8003698 <main+0x4a0>
 8003690:	4b2a      	ldr	r3, [pc, #168]	@ (800373c <main+0x544>)
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d001      	beq.n	800369c <main+0x4a4>
 8003698:	2301      	movs	r3, #1
 800369a:	e000      	b.n	800369e <main+0x4a6>
 800369c:	2300      	movs	r3, #0
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	4b28      	ldr	r3, [pc, #160]	@ (8003744 <main+0x54c>)
 80036a2:	701a      	strb	r2, [r3, #0]

        // Step 9: Control heaters
        PID_Control(lowest_temp);
 80036a4:	f9b7 313c 	ldrsh.w	r3, [r7, #316]	@ 0x13c
 80036a8:	4618      	mov	r0, r3
 80036aa:	f001 f89b 	bl	80047e4 <PID_Control>

        // Step 10: Update SOC and SOH
        Update_SOC_SOH();
 80036ae:	f7fe fa4f 	bl	8001b50 <Update_SOC_SOH>

        // Step 11: Update BMS mode
        Update_BMS_Mode();
 80036b2:	f7fe fb25 	bl	8001d00 <Update_BMS_Mode>

        // Step 12: Apply CC-CV charging control
        ChargeBattery();
 80036b6:	f7ff fa89 	bl	8002bcc <ChargeBattery>

        // Step 13: Log data
        char message[MESSAGE_SIZE];
        snprintf(message, sizeof(message), "Time: %lu | ", HAL_GetTick());
 80036ba:	f001 fe2b 	bl	8005314 <HAL_GetTick>
 80036be:	4603      	mov	r3, r0
 80036c0:	f107 0010 	add.w	r0, r7, #16
 80036c4:	4a20      	ldr	r2, [pc, #128]	@ (8003748 <main+0x550>)
 80036c6:	2138      	movs	r1, #56	@ 0x38
 80036c8:	f009 fb04 	bl	800ccd4 <sniprintf>
        for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 80036cc:	2300      	movs	r3, #0
 80036ce:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
 80036d2:	e05f      	b.n	8003794 <main+0x59c>
 80036d4:	200004e8 	.word	0x200004e8
 80036d8:	200004f0 	.word	0x200004f0
 80036dc:	200002f0 	.word	0x200002f0
 80036e0:	08011490 	.word	0x08011490
 80036e4:	200004f4 	.word	0x200004f4
 80036e8:	200004f2 	.word	0x200004f2
 80036ec:	2000029c 	.word	0x2000029c
 80036f0:	080114b8 	.word	0x080114b8
 80036f4:	200004ee 	.word	0x200004ee
 80036f8:	200004e0 	.word	0x200004e0
 80036fc:	200005f8 	.word	0x200005f8
 8003700:	080114e0 	.word	0x080114e0
 8003704:	200004f6 	.word	0x200004f6
 8003708:	2000000c 	.word	0x2000000c
 800370c:	08011500 	.word	0x08011500
 8003710:	0801151c 	.word	0x0801151c
 8003714:	10624dd3 	.word	0x10624dd3
 8003718:	20000608 	.word	0x20000608
 800371c:	20000600 	.word	0x20000600
 8003720:	20000000 	.word	0x20000000
 8003724:	2000060c 	.word	0x2000060c
 8003728:	42c80000 	.word	0x42c80000
 800372c:	200005fc 	.word	0x200005fc
 8003730:	20000604 	.word	0x20000604
 8003734:	20000616 	.word	0x20000616
 8003738:	08011538 	.word	0x08011538
 800373c:	20000617 	.word	0x20000617
 8003740:	08011558 	.word	0x08011558
 8003744:	20000618 	.word	0x20000618
 8003748:	08011578 	.word	0x08011578
        {
            char group_data[20];
            snprintf(group_data, sizeof(group_data), "Group%d: %dmV ", i + 1, group_voltages_1[i]);
 800374c:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 8003750:	1c5a      	adds	r2, r3, #1
 8003752:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 8003756:	497f      	ldr	r1, [pc, #508]	@ (8003954 <main+0x75c>)
 8003758:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800375c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	4613      	mov	r3, r2
 8003764:	4a7c      	ldr	r2, [pc, #496]	@ (8003958 <main+0x760>)
 8003766:	2114      	movs	r1, #20
 8003768:	f009 fab4 	bl	800ccd4 <sniprintf>
            strncat(message, group_data, MESSAGE_SIZE - strlen(message) - 1);
 800376c:	f107 0310 	add.w	r3, r7, #16
 8003770:	4618      	mov	r0, r3
 8003772:	f7fc fd7d 	bl	8000270 <strlen>
 8003776:	4603      	mov	r3, r0
 8003778:	f1c3 0237 	rsb	r2, r3, #55	@ 0x37
 800377c:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8003780:	f107 0310 	add.w	r3, r7, #16
 8003784:	4618      	mov	r0, r3
 8003786:	f009 fb85 	bl	800ce94 <strncat>
        for (uint8_t i = 0; i < NUM_GROUPS_PER_IC; i++)
 800378a:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 800378e:	3301      	adds	r3, #1
 8003790:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
 8003794:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 8003798:	2b02      	cmp	r3, #2
 800379a:	d9d7      	bls.n	800374c <main+0x554>
        }
        char temp_data[88];
        snprintf(temp_data, sizeof(temp_data), "I1: %dmA I2: %dmA T1: %dC T2: %dC PCB: %dC SOC: %.1f%% SOH: %.1f%%",
 800379c:	4b6f      	ldr	r3, [pc, #444]	@ (800395c <main+0x764>)
 800379e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037a2:	4698      	mov	r8, r3
 80037a4:	4b6e      	ldr	r3, [pc, #440]	@ (8003960 <main+0x768>)
 80037a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037aa:	461e      	mov	r6, r3
 80037ac:	4b6d      	ldr	r3, [pc, #436]	@ (8003964 <main+0x76c>)
 80037ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	4b6c      	ldr	r3, [pc, #432]	@ (8003968 <main+0x770>)
 80037b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037ba:	60bb      	str	r3, [r7, #8]
 80037bc:	4b6b      	ldr	r3, [pc, #428]	@ (800396c <main+0x774>)
 80037be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037c2:	607b      	str	r3, [r7, #4]
 80037c4:	4b6a      	ldr	r3, [pc, #424]	@ (8003970 <main+0x778>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fc febd 	bl	8000548 <__aeabi_f2d>
 80037ce:	4604      	mov	r4, r0
 80037d0:	460d      	mov	r5, r1
 80037d2:	4b68      	ldr	r3, [pc, #416]	@ (8003974 <main+0x77c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fc feb6 	bl	8000548 <__aeabi_f2d>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	f107 0090 	add.w	r0, r7, #144	@ 0x90
 80037e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80037e8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	9203      	str	r2, [sp, #12]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	9202      	str	r2, [sp, #8]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	9301      	str	r3, [sp, #4]
 80037f8:	9600      	str	r6, [sp, #0]
 80037fa:	4643      	mov	r3, r8
 80037fc:	4a5e      	ldr	r2, [pc, #376]	@ (8003978 <main+0x780>)
 80037fe:	2158      	movs	r1, #88	@ 0x58
 8003800:	f009 fa68 	bl	800ccd4 <sniprintf>
                 pack_current_1, pack_current_2, temperature_1, temperature_2, pcb_temperature, soc, soh);
        strncat(message, temp_data, MESSAGE_SIZE - strlen(message) - 1);
 8003804:	f107 0310 	add.w	r3, r7, #16
 8003808:	4618      	mov	r0, r3
 800380a:	f7fc fd31 	bl	8000270 <strlen>
 800380e:	4603      	mov	r3, r0
 8003810:	f1c3 0237 	rsb	r2, r3, #55	@ 0x37
 8003814:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8003818:	f107 0310 	add.w	r3, r7, #16
 800381c:	4618      	mov	r0, r3
 800381e:	f009 fb39 	bl	800ce94 <strncat>
        Log_Error(message);
 8003822:	f107 0310 	add.w	r3, r7, #16
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe f890 	bl	800194c <Log_Error>

        // Step 14: Send logs every 10 seconds
        if (HAL_GetTick() - last_log_read >= 10000)
 800382c:	f001 fd72 	bl	8005314 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	f242 720f 	movw	r2, #9999	@ 0x270f
 800383c:	4293      	cmp	r3, r2
 800383e:	d905      	bls.n	800384c <main+0x654>
        {
            Log_Read_All();
 8003840:	f7fe f918 	bl	8001a74 <Log_Read_All>
            last_log_read = HAL_GetTick();
 8003844:	f001 fd66 	bl	8005314 <HAL_GetTick>
 8003848:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
        }

        // Step 15: Send status every 5 seconds
        if (HAL_GetTick() - last_status_send >= 5000)
 800384c:	f001 fd62 	bl	8005314 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	f241 3287 	movw	r2, #4999	@ 0x1387
 800385c:	4293      	cmp	r3, r2
 800385e:	d905      	bls.n	800386c <main+0x674>
        {
            SSP_SendStatus();
 8003860:	f7fe fee4 	bl	800262c <SSP_SendStatus>
            last_status_send = HAL_GetTick();
 8003864:	f001 fd56 	bl	8005314 <HAL_GetTick>
 8003868:	f8c7 0148 	str.w	r0, [r7, #328]	@ 0x148
        }

        // Step 16: Synchronize time with OBC every 60 seconds
        if (HAL_GetTick() - last_time_sync >= 60000)
 800386c:	f001 fd52 	bl	8005314 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800387c:	4293      	cmp	r3, r2
 800387e:	d94b      	bls.n	8003918 <main+0x720>
        {
            SSP_TimeTypeDef time = {0};
 8003880:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	809a      	strh	r2, [r3, #4]
            if (SSP_RequestTime(&husart2, &time) == HAL_OK)
 800388a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800388e:	4619      	mov	r1, r3
 8003890:	483a      	ldr	r0, [pc, #232]	@ (800397c <main+0x784>)
 8003892:	f001 fc1d 	bl	80050d0 <SSP_RequestTime>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d136      	bne.n	800390a <main+0x712>
            {
                RTC_TimeTypeDef sTime = {0};
 800389c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	605a      	str	r2, [r3, #4]
 80038a6:	609a      	str	r2, [r3, #8]
 80038a8:	60da      	str	r2, [r3, #12]
 80038aa:	611a      	str	r2, [r3, #16]
                RTC_DateTypeDef sDate = {0};
 80038ac:	2300      	movs	r3, #0
 80038ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                sTime.Hours = time.hour;
 80038b2:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 80038b6:	f887 30ec 	strb.w	r3, [r7, #236]	@ 0xec
                sTime.Minutes = time.minute;
 80038ba:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 80038be:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed
                sTime.Seconds = time.second;
 80038c2:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 80038c6:	f887 30ee 	strb.w	r3, [r7, #238]	@ 0xee
                sDate.Year = (uint8_t)(time.year - 2000); // Assuming year is since 2000
 80038ca:	f897 3100 	ldrb.w	r3, [r7, #256]	@ 0x100
 80038ce:	3330      	adds	r3, #48	@ 0x30
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb
                sDate.Month = time.month;
 80038d6:	f897 3101 	ldrb.w	r3, [r7, #257]	@ 0x101
 80038da:	f887 30e9 	strb.w	r3, [r7, #233]	@ 0xe9
                sDate.Date = time.day;
 80038de:	f897 3102 	ldrb.w	r3, [r7, #258]	@ 0x102
 80038e2:	f887 30ea 	strb.w	r3, [r7, #234]	@ 0xea
                HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80038e6:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80038ea:	2200      	movs	r2, #0
 80038ec:	4619      	mov	r1, r3
 80038ee:	4824      	ldr	r0, [pc, #144]	@ (8003980 <main+0x788>)
 80038f0:	f006 f802 	bl	80098f8 <HAL_RTC_SetTime>
                HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80038f4:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80038f8:	2200      	movs	r2, #0
 80038fa:	4619      	mov	r1, r3
 80038fc:	4820      	ldr	r0, [pc, #128]	@ (8003980 <main+0x788>)
 80038fe:	f006 f8f4 	bl	8009aea <HAL_RTC_SetDate>
                Log_Error("Time synchronized with OBC");
 8003902:	4820      	ldr	r0, [pc, #128]	@ (8003984 <main+0x78c>)
 8003904:	f7fe f822 	bl	800194c <Log_Error>
 8003908:	e002      	b.n	8003910 <main+0x718>
            }
            else
            {
                Log_Error("Failed to synchronize time with OBC");
 800390a:	481f      	ldr	r0, [pc, #124]	@ (8003988 <main+0x790>)
 800390c:	f7fe f81e 	bl	800194c <Log_Error>
            }
            last_time_sync = HAL_GetTick();
 8003910:	f001 fd00 	bl	8005314 <HAL_GetTick>
 8003914:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
        }

        // Step 17: Process received SSP frames
        SSP_FrameTypeDef received_frame = {0};
 8003918:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800391c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003920:	4618      	mov	r0, r3
 8003922:	2346      	movs	r3, #70	@ 0x46
 8003924:	461a      	mov	r2, r3
 8003926:	2100      	movs	r1, #0
 8003928:	f009 faac 	bl	800ce84 <memset>
        if (SSP_ReceiveFrame(&husart2, ssp_rx_buffer, SSP_MAX_FRAME_LEN, &received_frame) == HAL_OK)
 800392c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003930:	2245      	movs	r2, #69	@ 0x45
 8003932:	4916      	ldr	r1, [pc, #88]	@ (800398c <main+0x794>)
 8003934:	4811      	ldr	r0, [pc, #68]	@ (800397c <main+0x784>)
 8003936:	f001 faf3 	bl	8004f20 <SSP_ReceiveFrame>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d104      	bne.n	800394a <main+0x752>
        {
            SSP_ProcessReceivedFrame(&received_frame);
 8003940:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003944:	4618      	mov	r0, r3
 8003946:	f7fe ff6b 	bl	8002820 <SSP_ProcessReceivedFrame>
        }

        HAL_Delay((uint32_t)(LOOP_TIME * 1000));
 800394a:	2064      	movs	r0, #100	@ 0x64
 800394c:	f001 fcee 	bl	800532c <HAL_Delay>
    {
 8003950:	e511      	b.n	8003376 <main+0x17e>
 8003952:	bf00      	nop
 8003954:	200004e0 	.word	0x200004e0
 8003958:	08011588 	.word	0x08011588
 800395c:	200004ee 	.word	0x200004ee
 8003960:	200004f0 	.word	0x200004f0
 8003964:	200004f2 	.word	0x200004f2
 8003968:	200004f4 	.word	0x200004f4
 800396c:	200004f6 	.word	0x200004f6
 8003970:	20000000 	.word	0x20000000
 8003974:	20000004 	.word	0x20000004
 8003978:	08011598 	.word	0x08011598
 800397c:	20000490 	.word	0x20000490
 8003980:	20000398 	.word	0x20000398
 8003984:	080115dc 	.word	0x080115dc
 8003988:	080115f8 	.word	0x080115f8
 800398c:	200005b0 	.word	0x200005b0

08003990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b096      	sub	sp, #88	@ 0x58
 8003994:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003996:	f107 0314 	add.w	r3, r7, #20
 800399a:	2244      	movs	r2, #68	@ 0x44
 800399c:	2100      	movs	r1, #0
 800399e:	4618      	mov	r0, r3
 80039a0:	f009 fa70 	bl	800ce84 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039a4:	463b      	mov	r3, r7
 80039a6:	2200      	movs	r2, #0
 80039a8:	601a      	str	r2, [r3, #0]
 80039aa:	605a      	str	r2, [r3, #4]
 80039ac:	609a      	str	r2, [r3, #8]
 80039ae:	60da      	str	r2, [r3, #12]
 80039b0:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
    */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80039b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80039b6:	f004 fc05 	bl	80081c4 <HAL_PWREx_ControlVoltageScaling>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <SystemClock_Config+0x34>
    {
        Error_Handler();
 80039c0:	f000 facc 	bl	8003f5c <Error_Handler>
    }

    /** Configure LSE Drive Capability
    */
    HAL_PWR_EnableBkUpAccess();
 80039c4:	f004 fbe0 	bl	8008188 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80039c8:	4b19      	ldr	r3, [pc, #100]	@ (8003a30 <SystemClock_Config+0xa0>)
 80039ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ce:	4a18      	ldr	r2, [pc, #96]	@ (8003a30 <SystemClock_Config+0xa0>)
 80039d0:	f023 0318 	bic.w	r3, r3, #24
 80039d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80039d8:	2305      	movs	r3, #5
 80039da:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80039e0:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80039e2:	2301      	movs	r3, #1
 80039e4:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80039e6:	2300      	movs	r3, #0
 80039e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039ea:	f107 0314 	add.w	r3, r7, #20
 80039ee:	4618      	mov	r0, r3
 80039f0:	f004 fc3e 	bl	8008270 <HAL_RCC_OscConfig>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <SystemClock_Config+0x6e>
    {
        Error_Handler();
 80039fa:	f000 faaf 	bl	8003f5c <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039fe:	230f      	movs	r3, #15
 8003a00:	603b      	str	r3, [r7, #0]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003a02:	2302      	movs	r3, #2
 8003a04:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003a12:	463b      	mov	r3, r7
 8003a14:	2100      	movs	r1, #0
 8003a16:	4618      	mov	r0, r3
 8003a18:	f005 f806 	bl	8008a28 <HAL_RCC_ClockConfig>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <SystemClock_Config+0x96>
    {
        Error_Handler();
 8003a22:	f000 fa9b 	bl	8003f5c <Error_Handler>
    }
}
 8003a26:	bf00      	nop
 8003a28:	3758      	adds	r7, #88	@ 0x58
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40021000 	.word	0x40021000

08003a34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 8003a38:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8003aac <MX_I2C1_Init+0x78>)
 8003a3c:	601a      	str	r2, [r3, #0]
    hi2c1.Init.Timing = 0x00210607; // 400 kHz with 8 MHz system clock
 8003a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a40:	4a1b      	ldr	r2, [pc, #108]	@ (8003ab0 <MX_I2C1_Init+0x7c>)
 8003a42:	605a      	str	r2, [r3, #4]
    hi2c1.Init.OwnAddress1 = 0;
 8003a44:	4b18      	ldr	r3, [pc, #96]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a4a:	4b17      	ldr	r3, [pc, #92]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003a50:	4b15      	ldr	r3, [pc, #84]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 8003a56:	4b14      	ldr	r3, [pc, #80]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003a5c:	4b12      	ldr	r3, [pc, #72]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003a62:	4b11      	ldr	r3, [pc, #68]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003a68:	4b0f      	ldr	r3, [pc, #60]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003a6e:	480e      	ldr	r0, [pc, #56]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a70:	f003 fd66 	bl	8007540 <HAL_I2C_Init>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_I2C1_Init+0x4a>
    {
        Error_Handler();
 8003a7a:	f000 fa6f 	bl	8003f5c <Error_Handler>
    }

    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003a7e:	2100      	movs	r1, #0
 8003a80:	4809      	ldr	r0, [pc, #36]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a82:	f004 fae9 	bl	8008058 <HAL_I2CEx_ConfigAnalogFilter>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <MX_I2C1_Init+0x5c>
    {
        Error_Handler();
 8003a8c:	f000 fa66 	bl	8003f5c <Error_Handler>
    }

    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003a90:	2100      	movs	r1, #0
 8003a92:	4805      	ldr	r0, [pc, #20]	@ (8003aa8 <MX_I2C1_Init+0x74>)
 8003a94:	f004 fb2b 	bl	80080ee <HAL_I2CEx_ConfigDigitalFilter>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <MX_I2C1_Init+0x6e>
    {
        Error_Handler();
 8003a9e:	f000 fa5d 	bl	8003f5c <Error_Handler>
    }
}
 8003aa2:	bf00      	nop
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	2000029c 	.word	0x2000029c
 8003aac:	40005400 	.word	0x40005400
 8003ab0:	00210607 	.word	0x00210607

08003ab4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
    hi2c2.Instance = I2C2;
 8003ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003aba:	4a1c      	ldr	r2, [pc, #112]	@ (8003b2c <MX_I2C2_Init+0x78>)
 8003abc:	601a      	str	r2, [r3, #0]
    hi2c2.Init.Timing = 0x00210607; // 400 kHz with 8 MHz system clock
 8003abe:	4b1a      	ldr	r3, [pc, #104]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8003b30 <MX_I2C2_Init+0x7c>)
 8003ac2:	605a      	str	r2, [r3, #4]
    hi2c2.Init.OwnAddress1 = 0;
 8003ac4:	4b18      	ldr	r3, [pc, #96]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	609a      	str	r2, [r3, #8]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003aca:	4b17      	ldr	r3, [pc, #92]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003acc:	2201      	movs	r2, #1
 8003ace:	60da      	str	r2, [r3, #12]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ad0:	4b15      	ldr	r3, [pc, #84]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	611a      	str	r2, [r3, #16]
    hi2c2.Init.OwnAddress2 = 0;
 8003ad6:	4b14      	ldr	r3, [pc, #80]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003adc:	4b12      	ldr	r3, [pc, #72]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ae2:	4b11      	ldr	r3, [pc, #68]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003aee:	480e      	ldr	r0, [pc, #56]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003af0:	f003 fd26 	bl	8007540 <HAL_I2C_Init>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <MX_I2C2_Init+0x4a>
    {
        Error_Handler();
 8003afa:	f000 fa2f 	bl	8003f5c <Error_Handler>
    }

    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003afe:	2100      	movs	r1, #0
 8003b00:	4809      	ldr	r0, [pc, #36]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003b02:	f004 faa9 	bl	8008058 <HAL_I2CEx_ConfigAnalogFilter>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <MX_I2C2_Init+0x5c>
    {
        Error_Handler();
 8003b0c:	f000 fa26 	bl	8003f5c <Error_Handler>
    }

    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003b10:	2100      	movs	r1, #0
 8003b12:	4805      	ldr	r0, [pc, #20]	@ (8003b28 <MX_I2C2_Init+0x74>)
 8003b14:	f004 faeb 	bl	80080ee <HAL_I2CEx_ConfigDigitalFilter>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <MX_I2C2_Init+0x6e>
    {
        Error_Handler();
 8003b1e:	f000 fa1d 	bl	8003f5c <Error_Handler>
    }
}
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	200002f0 	.word	0x200002f0
 8003b2c:	40005800 	.word	0x40005800
 8003b30:	00210607 	.word	0x00210607

08003b34 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
    hi2c3.Instance = I2C3;
 8003b38:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8003bac <MX_I2C3_Init+0x78>)
 8003b3c:	601a      	str	r2, [r3, #0]
    hi2c3.Init.Timing = 0x00210607; // 400 kHz with 8 MHz system clock
 8003b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b40:	4a1b      	ldr	r2, [pc, #108]	@ (8003bb0 <MX_I2C3_Init+0x7c>)
 8003b42:	605a      	str	r2, [r3, #4]
    hi2c3.Init.OwnAddress1 = 0;
 8003b44:	4b18      	ldr	r3, [pc, #96]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	609a      	str	r2, [r3, #8]
    hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b4a:	4b17      	ldr	r3, [pc, #92]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	60da      	str	r2, [r3, #12]
    hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b50:	4b15      	ldr	r3, [pc, #84]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	611a      	str	r2, [r3, #16]
    hi2c3.Init.OwnAddress2 = 0;
 8003b56:	4b14      	ldr	r3, [pc, #80]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	615a      	str	r2, [r3, #20]
    hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003b5c:	4b12      	ldr	r3, [pc, #72]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	619a      	str	r2, [r3, #24]
    hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b62:	4b11      	ldr	r3, [pc, #68]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	61da      	str	r2, [r3, #28]
    hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b68:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003b6e:	480e      	ldr	r0, [pc, #56]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b70:	f003 fce6 	bl	8007540 <HAL_I2C_Init>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <MX_I2C3_Init+0x4a>
    {
        Error_Handler();
 8003b7a:	f000 f9ef 	bl	8003f5c <Error_Handler>
    }

    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003b7e:	2100      	movs	r1, #0
 8003b80:	4809      	ldr	r0, [pc, #36]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b82:	f004 fa69 	bl	8008058 <HAL_I2CEx_ConfigAnalogFilter>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <MX_I2C3_Init+0x5c>
    {
        Error_Handler();
 8003b8c:	f000 f9e6 	bl	8003f5c <Error_Handler>
    }

    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003b90:	2100      	movs	r1, #0
 8003b92:	4805      	ldr	r0, [pc, #20]	@ (8003ba8 <MX_I2C3_Init+0x74>)
 8003b94:	f004 faab 	bl	80080ee <HAL_I2CEx_ConfigDigitalFilter>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <MX_I2C3_Init+0x6e>
    {
        Error_Handler();
 8003b9e:	f000 f9dd 	bl	8003f5c <Error_Handler>
    }
}
 8003ba2:	bf00      	nop
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	20000344 	.word	0x20000344
 8003bac:	40005c00 	.word	0x40005c00
 8003bb0:	00210607 	.word	0x00210607

08003bb4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
    RTC_TimeTypeDef sTime = {0};
 8003bba:	1d3b      	adds	r3, r7, #4
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]
 8003bc0:	605a      	str	r2, [r3, #4]
 8003bc2:	609a      	str	r2, [r3, #8]
 8003bc4:	60da      	str	r2, [r3, #12]
 8003bc6:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 8003bc8:	2300      	movs	r3, #0
 8003bca:	603b      	str	r3, [r7, #0]

    hrtc.Instance = RTC;
 8003bcc:	4b2a      	ldr	r3, [pc, #168]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003bce:	4a2b      	ldr	r2, [pc, #172]	@ (8003c7c <MX_RTC_Init+0xc8>)
 8003bd0:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003bd2:	4b29      	ldr	r3, [pc, #164]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 8003bd8:	4b27      	ldr	r3, [pc, #156]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003bda:	227f      	movs	r2, #127	@ 0x7f
 8003bdc:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 8003bde:	4b26      	ldr	r3, [pc, #152]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003be0:	22ff      	movs	r2, #255	@ 0xff
 8003be2:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003be4:	4b24      	ldr	r3, [pc, #144]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003bea:	4b23      	ldr	r3, [pc, #140]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003bf0:	4b21      	ldr	r3, [pc, #132]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	619a      	str	r2, [r3, #24]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003bf6:	4b20      	ldr	r3, [pc, #128]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	61da      	str	r2, [r3, #28]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003bfc:	481e      	ldr	r0, [pc, #120]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003bfe:	f005 fdf3 	bl	80097e8 <HAL_RTC_Init>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <MX_RTC_Init+0x58>
    {
        Error_Handler();
 8003c08:	f000 f9a8 	bl	8003f5c <Error_Handler>
    }

    sTime.Hours = 0x0;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 0x0;
 8003c10:	2300      	movs	r3, #0
 8003c12:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 0x0;
 8003c14:	2300      	movs	r3, #0
 8003c16:	71bb      	strb	r3, [r7, #6]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	613b      	str	r3, [r7, #16]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	617b      	str	r3, [r7, #20]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003c20:	1d3b      	adds	r3, r7, #4
 8003c22:	2201      	movs	r2, #1
 8003c24:	4619      	mov	r1, r3
 8003c26:	4814      	ldr	r0, [pc, #80]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003c28:	f005 fe66 	bl	80098f8 <HAL_RTC_SetTime>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <MX_RTC_Init+0x82>
    {
        Error_Handler();
 8003c32:	f000 f993 	bl	8003f5c <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003c36:	2301      	movs	r3, #1
 8003c38:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	707b      	strb	r3, [r7, #1]
    sDate.Date = 0x1;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 0x0;
 8003c42:	2300      	movs	r3, #0
 8003c44:	70fb      	strb	r3, [r7, #3]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003c46:	463b      	mov	r3, r7
 8003c48:	2201      	movs	r2, #1
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	480a      	ldr	r0, [pc, #40]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003c4e:	f005 ff4c 	bl	8009aea <HAL_RTC_SetDate>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <MX_RTC_Init+0xa8>
    {
        Error_Handler();
 8003c58:	f000 f980 	bl	8003f5c <Error_Handler>
    }

    if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_DEFAULT) != HAL_OK)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	2100      	movs	r1, #0
 8003c60:	4805      	ldr	r0, [pc, #20]	@ (8003c78 <MX_RTC_Init+0xc4>)
 8003c62:	f006 f8e7 	bl	8009e34 <HAL_RTCEx_SetTimeStamp>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <MX_RTC_Init+0xbc>
    {
        Error_Handler();
 8003c6c:	f000 f976 	bl	8003f5c <Error_Handler>
    }
}
 8003c70:	bf00      	nop
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000398 	.word	0x20000398
 8003c7c:	40002800 	.word	0x40002800

08003c80 <MX_TIM4_Init>:
//        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
//    }
//}

static void MX_TIM4_Init(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08a      	sub	sp, #40	@ 0x28
 8003c84:	af00      	add	r7, sp, #0
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c86:	f107 031c 	add.w	r3, r7, #28
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	605a      	str	r2, [r3, #4]
 8003c90:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8003c92:	463b      	mov	r3, r7
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	605a      	str	r2, [r3, #4]
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	60da      	str	r2, [r3, #12]
 8003c9e:	611a      	str	r2, [r3, #16]
 8003ca0:	615a      	str	r2, [r3, #20]
 8003ca2:	619a      	str	r2, [r3, #24]

    htim4.Instance = TIM4;
 8003ca4:	4b27      	ldr	r3, [pc, #156]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003ca6:	4a28      	ldr	r2, [pc, #160]	@ (8003d48 <MX_TIM4_Init+0xc8>)
 8003ca8:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 79;
 8003caa:	4b26      	ldr	r3, [pc, #152]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003cac:	224f      	movs	r2, #79	@ 0x4f
 8003cae:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cb0:	4b24      	ldr	r3, [pc, #144]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 999;
 8003cb6:	4b23      	ldr	r3, [pc, #140]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003cb8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003cbc:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cbe:	4b21      	ldr	r3, [pc, #132]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	611a      	str	r2, [r3, #16]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003cca:	481e      	ldr	r0, [pc, #120]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003ccc:	f006 f8fa 	bl	8009ec4 <HAL_TIM_PWM_Init>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <MX_TIM4_Init+0x5a>
    {
        Error_Handler();
 8003cd6:	f000 f941 	bl	8003f5c <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	61fb      	str	r3, [r7, #28]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003ce2:	f107 031c 	add.w	r3, r7, #28
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4816      	ldr	r0, [pc, #88]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003cea:	f006 feff 	bl	800aaec <HAL_TIMEx_MasterConfigSynchronization>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <MX_TIM4_Init+0x78>
    {
        Error_Handler();
 8003cf4:	f000 f932 	bl	8003f5c <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cf8:	2360      	movs	r3, #96	@ 0x60
 8003cfa:	603b      	str	r3, [r7, #0]
    sConfigOC.Pulse = 0;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	607b      	str	r3, [r7, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d00:	2300      	movs	r3, #0
 8003d02:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d04:	2300      	movs	r3, #0
 8003d06:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003d08:	463b      	mov	r3, r7
 8003d0a:	2208      	movs	r2, #8
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	480d      	ldr	r0, [pc, #52]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003d10:	f006 fa36 	bl	800a180 <HAL_TIM_PWM_ConfigChannel>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <MX_TIM4_Init+0x9e>
    {
        Error_Handler();
 8003d1a:	f000 f91f 	bl	8003f5c <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003d1e:	463b      	mov	r3, r7
 8003d20:	220c      	movs	r2, #12
 8003d22:	4619      	mov	r1, r3
 8003d24:	4807      	ldr	r0, [pc, #28]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003d26:	f006 fa2b 	bl	800a180 <HAL_TIM_PWM_ConfigChannel>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <MX_TIM4_Init+0xb4>
    {
        Error_Handler();
 8003d30:	f000 f914 	bl	8003f5c <Error_Handler>
    }
    /* USER CODE BEGIN TIM4_Init 2 */
    HAL_TIM_PWM_MspInit(&htim4);
 8003d34:	4803      	ldr	r0, [pc, #12]	@ (8003d44 <MX_TIM4_Init+0xc4>)
 8003d36:	f000 fac7 	bl	80042c8 <HAL_TIM_PWM_MspInit>

        /* USER CODE END TIM4_Init 2 */
}
 8003d3a:	bf00      	nop
 8003d3c:	3728      	adds	r7, #40	@ 0x28
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	200003bc 	.word	0x200003bc
 8003d48:	40000800 	.word	0x40000800

08003d4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8003d50:	4b14      	ldr	r3, [pc, #80]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d52:	4a15      	ldr	r2, [pc, #84]	@ (8003da8 <MX_USART1_UART_Init+0x5c>)
 8003d54:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8003d56:	4b13      	ldr	r3, [pc, #76]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003d5c:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d5e:	4b11      	ldr	r3, [pc, #68]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8003d64:	4b0f      	ldr	r3, [pc, #60]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8003d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8003d70:	4b0c      	ldr	r3, [pc, #48]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d72:	220c      	movs	r2, #12
 8003d74:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d76:	4b0b      	ldr	r3, [pc, #44]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d7c:	4b09      	ldr	r3, [pc, #36]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	61da      	str	r2, [r3, #28]
    huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d82:	4b08      	ldr	r3, [pc, #32]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	621a      	str	r2, [r3, #32]
    huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d88:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d8e:	4805      	ldr	r0, [pc, #20]	@ (8003da4 <MX_USART1_UART_Init+0x58>)
 8003d90:	f006 ff34 	bl	800abfc <HAL_UART_Init>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <MX_USART1_UART_Init+0x52>
    {
        Error_Handler();
 8003d9a:	f000 f8df 	bl	8003f5c <Error_Handler>
    }
}
 8003d9e:	bf00      	nop
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	20000408 	.word	0x20000408
 8003da8:	40013800 	.word	0x40013800

08003dac <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
    husart2.Instance = USART2;
 8003db0:	4b15      	ldr	r3, [pc, #84]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003db2:	4a16      	ldr	r2, [pc, #88]	@ (8003e0c <MX_USART2_Init+0x60>)
 8003db4:	601a      	str	r2, [r3, #0]
    husart2.Init.BaudRate = 115200;
 8003db6:	4b14      	ldr	r3, [pc, #80]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003db8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003dbc:	605a      	str	r2, [r3, #4]
    husart2.Init.WordLength = USART_WORDLENGTH_8B;
 8003dbe:	4b12      	ldr	r3, [pc, #72]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	609a      	str	r2, [r3, #8]
    husart2.Init.StopBits = USART_STOPBITS_1;
 8003dc4:	4b10      	ldr	r3, [pc, #64]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	60da      	str	r2, [r3, #12]
    husart2.Init.Parity = USART_PARITY_NONE;
 8003dca:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	611a      	str	r2, [r3, #16]
    husart2.Init.Mode = USART_MODE_TX_RX;
 8003dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003dd2:	220c      	movs	r2, #12
 8003dd4:	615a      	str	r2, [r3, #20]
    husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 8003dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	619a      	str	r2, [r3, #24]
    husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8003ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	61da      	str	r2, [r3, #28]
    husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8003de2:	4b09      	ldr	r3, [pc, #36]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	621a      	str	r2, [r3, #32]
    if (HAL_USART_Init(&husart2) != HAL_OK)
 8003de8:	4807      	ldr	r0, [pc, #28]	@ (8003e08 <MX_USART2_Init+0x5c>)
 8003dea:	f007 fcb2 	bl	800b752 <HAL_USART_Init>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d001      	beq.n	8003df8 <MX_USART2_Init+0x4c>
    {
        Error_Handler();
 8003df4:	f000 f8b2 	bl	8003f5c <Error_Handler>
    }
    // Manually control the DE pin for RS485
    HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_RESET); // Receive mode by default
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2102      	movs	r1, #2
 8003dfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e00:	f003 fb6c 	bl	80074dc <HAL_GPIO_WritePin>
}
 8003e04:	bf00      	nop
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000490 	.word	0x20000490
 8003e0c:	40004400 	.word	0x40004400

08003e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b08a      	sub	sp, #40	@ 0x28
 8003e14:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e16:	f107 0314 	add.w	r3, r7, #20
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	605a      	str	r2, [r3, #4]
 8003e20:	609a      	str	r2, [r3, #8]
 8003e22:	60da      	str	r2, [r3, #12]
 8003e24:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e26:	4b4a      	ldr	r3, [pc, #296]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2a:	4a49      	ldr	r2, [pc, #292]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e2c:	f043 0304 	orr.w	r3, r3, #4
 8003e30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e32:	4b47      	ldr	r3, [pc, #284]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	613b      	str	r3, [r7, #16]
 8003e3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e3e:	4b44      	ldr	r3, [pc, #272]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e42:	4a43      	ldr	r2, [pc, #268]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e4a:	4b41      	ldr	r3, [pc, #260]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e56:	4b3e      	ldr	r3, [pc, #248]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e5a:	4a3d      	ldr	r2, [pc, #244]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e62:	4b3b      	ldr	r3, [pc, #236]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e6e:	4b38      	ldr	r3, [pc, #224]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e72:	4a37      	ldr	r2, [pc, #220]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e74:	f043 0302 	orr.w	r3, r3, #2
 8003e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e7a:	4b35      	ldr	r3, [pc, #212]	@ (8003f50 <MX_GPIO_Init+0x140>)
 8003e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	607b      	str	r3, [r7, #4]
 8003e84:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003e86:	2200      	movs	r2, #0
 8003e88:	2101      	movs	r1, #1
 8003e8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e8e:	f003 fb25 	bl	80074dc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS4852_DE_GPIO_Port, RS4852_DE_Pin, GPIO_PIN_RESET);
 8003e92:	2200      	movs	r2, #0
 8003e94:	2102      	movs	r1, #2
 8003e96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e9a:	f003 fb1f 	bl	80074dc <HAL_GPIO_WritePin>

    /*Configure GPIO pin : LED_Pin (PC3) */
    GPIO_InitStruct.Pin = LED_Pin;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003eae:	f107 0314 	add.w	r3, r7, #20
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003eb8:	f003 f966 	bl	8007188 <HAL_GPIO_Init>

    /*Configure GPIO pin : RS4852_DE_Pin */
    GPIO_InitStruct.Pin = RS4852_DE_Pin;
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4852_DE_GPIO_Port, &GPIO_InitStruct);
 8003ecc:	f107 0314 	add.w	r3, r7, #20
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ed6:	f003 f957 	bl	8007188 <HAL_GPIO_Init>

    /*Configure GPIO pin : PB4 for BOOT output (first BQ76920, with diode D2) */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003eda:	2310      	movs	r3, #16
 8003edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eea:	f107 0314 	add.w	r3, r7, #20
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4818      	ldr	r0, [pc, #96]	@ (8003f54 <MX_GPIO_Init+0x144>)
 8003ef2:	f003 f949 	bl	8007188 <HAL_GPIO_Init>

    /*Configure GPIO pin : PC7 for BOOT2 output (second BQ76920, with diode D1) */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003ef6:	2380      	movs	r3, #128	@ 0x80
 8003ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003efa:	2301      	movs	r3, #1
 8003efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efe:	2300      	movs	r3, #0
 8003f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f02:	2300      	movs	r3, #0
 8003f04:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	4812      	ldr	r0, [pc, #72]	@ (8003f58 <MX_GPIO_Init+0x148>)
 8003f0e:	f003 f93b 	bl	8007188 <HAL_GPIO_Init>

    /*Configure GPIO pin : PB5 for ALERT input (first BQ76920) */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003f12:	2320      	movs	r3, #32
 8003f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP; // Use pull-up for open-drain alert signal
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f1e:	f107 0314 	add.w	r3, r7, #20
 8003f22:	4619      	mov	r1, r3
 8003f24:	480b      	ldr	r0, [pc, #44]	@ (8003f54 <MX_GPIO_Init+0x144>)
 8003f26:	f003 f92f 	bl	8007188 <HAL_GPIO_Init>


    /*Configure GPIO pin : PA12 for ALERT2 input (second BQ76920) */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003f2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f30:	2300      	movs	r3, #0
 8003f32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP; // Use pull-up for open-drain alert signal
 8003f34:	2301      	movs	r3, #1
 8003f36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f38:	f107 0314 	add.w	r3, r7, #20
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f42:	f003 f921 	bl	8007188 <HAL_GPIO_Init>
}
 8003f46:	bf00      	nop
 8003f48:	3728      	adds	r7, #40	@ 0x28
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40021000 	.word	0x40021000
 8003f54:	48000400 	.word	0x48000400
 8003f58:	48000800 	.word	0x48000800

08003f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003f60:	b672      	cpsid	i
}
 8003f62:	bf00      	nop
    __disable_irq();
    while (1)
    {
        // Debug LED: Blink rapidly to indicate error
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003f64:	2101      	movs	r1, #1
 8003f66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f6a:	f003 facf 	bl	800750c <HAL_GPIO_TogglePin>
        HAL_Delay(BLINK_INTERVAL);
 8003f6e:	20c8      	movs	r0, #200	@ 0xc8
 8003f70:	f001 f9dc 	bl	800532c <HAL_Delay>
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003f74:	bf00      	nop
 8003f76:	e7f5      	b.n	8003f64 <Error_Handler+0x8>

08003f78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8003fbc <HAL_MspInit+0x44>)
 8003f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f82:	4a0e      	ldr	r2, [pc, #56]	@ (8003fbc <HAL_MspInit+0x44>)
 8003f84:	f043 0301 	orr.w	r3, r3, #1
 8003f88:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003fbc <HAL_MspInit+0x44>)
 8003f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	607b      	str	r3, [r7, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f96:	4b09      	ldr	r3, [pc, #36]	@ (8003fbc <HAL_MspInit+0x44>)
 8003f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9a:	4a08      	ldr	r2, [pc, #32]	@ (8003fbc <HAL_MspInit+0x44>)
 8003f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fa2:	4b06      	ldr	r3, [pc, #24]	@ (8003fbc <HAL_MspInit+0x44>)
 8003fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003faa:	603b      	str	r3, [r7, #0]
 8003fac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	370c      	adds	r7, #12
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40021000 	.word	0x40021000

08003fc0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b0ac      	sub	sp, #176	@ 0xb0
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fc8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003fcc:	2200      	movs	r2, #0
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	605a      	str	r2, [r3, #4]
 8003fd2:	609a      	str	r2, [r3, #8]
 8003fd4:	60da      	str	r2, [r3, #12]
 8003fd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003fd8:	f107 0314 	add.w	r3, r7, #20
 8003fdc:	2288      	movs	r2, #136	@ 0x88
 8003fde:	2100      	movs	r1, #0
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f008 ff4f 	bl	800ce84 <memset>
  if(hadc->Instance==ADC1)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a27      	ldr	r2, [pc, #156]	@ (8004088 <HAL_ADC_MspInit+0xc8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d146      	bne.n	800407e <HAL_ADC_MspInit+0xbe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003ff0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003ff4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003ff6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003ffa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8003ffe:	2303      	movs	r3, #3
 8004000:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004002:	2301      	movs	r3, #1
 8004004:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8004006:	2308      	movs	r3, #8
 8004008:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800400a:	2307      	movs	r3, #7
 800400c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800400e:	2302      	movs	r3, #2
 8004010:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004012:	2302      	movs	r3, #2
 8004014:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8004016:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800401a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800401c:	f107 0314 	add.w	r3, r7, #20
 8004020:	4618      	mov	r0, r3
 8004022:	f004 ff25 	bl	8008e70 <HAL_RCCEx_PeriphCLKConfig>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800402c:	f7ff ff96 	bl	8003f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004030:	4b16      	ldr	r3, [pc, #88]	@ (800408c <HAL_ADC_MspInit+0xcc>)
 8004032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004034:	4a15      	ldr	r2, [pc, #84]	@ (800408c <HAL_ADC_MspInit+0xcc>)
 8004036:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800403a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800403c:	4b13      	ldr	r3, [pc, #76]	@ (800408c <HAL_ADC_MspInit+0xcc>)
 800403e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004040:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004044:	613b      	str	r3, [r7, #16]
 8004046:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004048:	4b10      	ldr	r3, [pc, #64]	@ (800408c <HAL_ADC_MspInit+0xcc>)
 800404a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404c:	4a0f      	ldr	r2, [pc, #60]	@ (800408c <HAL_ADC_MspInit+0xcc>)
 800404e:	f043 0302 	orr.w	r3, r3, #2
 8004052:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004054:	4b0d      	ldr	r3, [pc, #52]	@ (800408c <HAL_ADC_MspInit+0xcc>)
 8004056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004060:	2302      	movs	r3, #2
 8004062:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004066:	230b      	movs	r3, #11
 8004068:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406c:	2300      	movs	r3, #0
 800406e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004072:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004076:	4619      	mov	r1, r3
 8004078:	4805      	ldr	r0, [pc, #20]	@ (8004090 <HAL_ADC_MspInit+0xd0>)
 800407a:	f003 f885 	bl	8007188 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800407e:	bf00      	nop
 8004080:	37b0      	adds	r7, #176	@ 0xb0
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	50040000 	.word	0x50040000
 800408c:	40021000 	.word	0x40021000
 8004090:	48000400 	.word	0x48000400

08004094 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b0b0      	sub	sp, #192	@ 0xc0
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800409c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	605a      	str	r2, [r3, #4]
 80040a6:	609a      	str	r2, [r3, #8]
 80040a8:	60da      	str	r2, [r3, #12]
 80040aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040b0:	2288      	movs	r2, #136	@ 0x88
 80040b2:	2100      	movs	r1, #0
 80040b4:	4618      	mov	r0, r3
 80040b6:	f008 fee5 	bl	800ce84 <memset>
  if(hi2c->Instance==I2C1)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a63      	ldr	r2, [pc, #396]	@ (800424c <HAL_I2C_MspInit+0x1b8>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d13b      	bne.n	800413c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80040c4:	2340      	movs	r3, #64	@ 0x40
 80040c6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80040c8:	2300      	movs	r3, #0
 80040ca:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80040cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040d0:	4618      	mov	r0, r3
 80040d2:	f004 fecd 	bl	8008e70 <HAL_RCCEx_PeriphCLKConfig>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80040dc:	f7ff ff3e 	bl	8003f5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040e0:	4b5b      	ldr	r3, [pc, #364]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80040e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e4:	4a5a      	ldr	r2, [pc, #360]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80040e6:	f043 0302 	orr.w	r3, r3, #2
 80040ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040ec:	4b58      	ldr	r3, [pc, #352]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80040ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f0:	f003 0302 	and.w	r3, r3, #2
 80040f4:	623b      	str	r3, [r7, #32]
 80040f6:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80040f8:	23c0      	movs	r3, #192	@ 0xc0
 80040fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040fe:	2312      	movs	r3, #18
 8004100:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004104:	2300      	movs	r3, #0
 8004106:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800410a:	2303      	movs	r3, #3
 800410c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004110:	2304      	movs	r3, #4
 8004112:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004116:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800411a:	4619      	mov	r1, r3
 800411c:	484d      	ldr	r0, [pc, #308]	@ (8004254 <HAL_I2C_MspInit+0x1c0>)
 800411e:	f003 f833 	bl	8007188 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004122:	4b4b      	ldr	r3, [pc, #300]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004126:	4a4a      	ldr	r2, [pc, #296]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004128:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800412c:	6593      	str	r3, [r2, #88]	@ 0x58
 800412e:	4b48      	ldr	r3, [pc, #288]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004136:	61fb      	str	r3, [r7, #28]
 8004138:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800413a:	e082      	b.n	8004242 <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C2)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a45      	ldr	r2, [pc, #276]	@ (8004258 <HAL_I2C_MspInit+0x1c4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d13c      	bne.n	80041c0 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004146:	2380      	movs	r3, #128	@ 0x80
 8004148:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800414a:	2300      	movs	r3, #0
 800414c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800414e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004152:	4618      	mov	r0, r3
 8004154:	f004 fe8c 	bl	8008e70 <HAL_RCCEx_PeriphCLKConfig>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_I2C_MspInit+0xce>
      Error_Handler();
 800415e:	f7ff fefd 	bl	8003f5c <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004162:	4b3b      	ldr	r3, [pc, #236]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004166:	4a3a      	ldr	r2, [pc, #232]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004168:	f043 0302 	orr.w	r3, r3, #2
 800416c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800416e:	4b38      	ldr	r3, [pc, #224]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	61bb      	str	r3, [r7, #24]
 8004178:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800417a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800417e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004182:	2312      	movs	r3, #18
 8004184:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004188:	2300      	movs	r3, #0
 800418a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800418e:	2303      	movs	r3, #3
 8004190:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004194:	2304      	movs	r3, #4
 8004196:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800419a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800419e:	4619      	mov	r1, r3
 80041a0:	482c      	ldr	r0, [pc, #176]	@ (8004254 <HAL_I2C_MspInit+0x1c0>)
 80041a2:	f002 fff1 	bl	8007188 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80041a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80041a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041aa:	4a29      	ldr	r2, [pc, #164]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80041ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80041b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80041b2:	4b27      	ldr	r3, [pc, #156]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80041b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	697b      	ldr	r3, [r7, #20]
}
 80041be:	e040      	b.n	8004242 <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C3)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a25      	ldr	r2, [pc, #148]	@ (800425c <HAL_I2C_MspInit+0x1c8>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d13b      	bne.n	8004242 <HAL_I2C_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80041ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041ce:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80041d0:	2300      	movs	r3, #0
 80041d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041d8:	4618      	mov	r0, r3
 80041da:	f004 fe49 	bl	8008e70 <HAL_RCCEx_PeriphCLKConfig>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <HAL_I2C_MspInit+0x154>
      Error_Handler();
 80041e4:	f7ff feba 	bl	8003f5c <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041e8:	4b19      	ldr	r3, [pc, #100]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80041ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ec:	4a18      	ldr	r2, [pc, #96]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80041ee:	f043 0304 	orr.w	r3, r3, #4
 80041f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041f4:	4b16      	ldr	r3, [pc, #88]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 80041f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	613b      	str	r3, [r7, #16]
 80041fe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004200:	2303      	movs	r3, #3
 8004202:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004206:	2312      	movs	r3, #18
 8004208:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800420c:	2300      	movs	r3, #0
 800420e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004212:	2303      	movs	r3, #3
 8004214:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004218:	2304      	movs	r3, #4
 800421a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800421e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004222:	4619      	mov	r1, r3
 8004224:	480e      	ldr	r0, [pc, #56]	@ (8004260 <HAL_I2C_MspInit+0x1cc>)
 8004226:	f002 ffaf 	bl	8007188 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800422a:	4b09      	ldr	r3, [pc, #36]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 800422c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422e:	4a08      	ldr	r2, [pc, #32]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004230:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004234:	6593      	str	r3, [r2, #88]	@ 0x58
 8004236:	4b06      	ldr	r3, [pc, #24]	@ (8004250 <HAL_I2C_MspInit+0x1bc>)
 8004238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800423e:	60fb      	str	r3, [r7, #12]
 8004240:	68fb      	ldr	r3, [r7, #12]
}
 8004242:	bf00      	nop
 8004244:	37c0      	adds	r7, #192	@ 0xc0
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	40005400 	.word	0x40005400
 8004250:	40021000 	.word	0x40021000
 8004254:	48000400 	.word	0x48000400
 8004258:	40005800 	.word	0x40005800
 800425c:	40005c00 	.word	0x40005c00
 8004260:	48000800 	.word	0x48000800

08004264 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b0a4      	sub	sp, #144	@ 0x90
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800426c:	f107 0308 	add.w	r3, r7, #8
 8004270:	2288      	movs	r2, #136	@ 0x88
 8004272:	2100      	movs	r1, #0
 8004274:	4618      	mov	r0, r3
 8004276:	f008 fe05 	bl	800ce84 <memset>
  if(hrtc->Instance==RTC)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a10      	ldr	r2, [pc, #64]	@ (80042c0 <HAL_RTC_MspInit+0x5c>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d118      	bne.n	80042b6 <HAL_RTC_MspInit+0x52>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004284:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004288:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800428a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800428e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004292:	f107 0308 	add.w	r3, r7, #8
 8004296:	4618      	mov	r0, r3
 8004298:	f004 fdea 	bl	8008e70 <HAL_RCCEx_PeriphCLKConfig>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80042a2:	f7ff fe5b 	bl	8003f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80042a6:	4b07      	ldr	r3, [pc, #28]	@ (80042c4 <HAL_RTC_MspInit+0x60>)
 80042a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ac:	4a05      	ldr	r2, [pc, #20]	@ (80042c4 <HAL_RTC_MspInit+0x60>)
 80042ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80042b6:	bf00      	nop
 80042b8:	3790      	adds	r7, #144	@ 0x90
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40002800 	.word	0x40002800
 80042c4:	40021000 	.word	0x40021000

080042c8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004300 <HAL_TIM_PWM_MspInit+0x38>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d10b      	bne.n	80042f2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80042da:	4b0a      	ldr	r3, [pc, #40]	@ (8004304 <HAL_TIM_PWM_MspInit+0x3c>)
 80042dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042de:	4a09      	ldr	r2, [pc, #36]	@ (8004304 <HAL_TIM_PWM_MspInit+0x3c>)
 80042e0:	f043 0304 	orr.w	r3, r3, #4
 80042e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80042e6:	4b07      	ldr	r3, [pc, #28]	@ (8004304 <HAL_TIM_PWM_MspInit+0x3c>)
 80042e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ea:	f003 0304 	and.w	r3, r3, #4
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80042f2:	bf00      	nop
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40000800 	.word	0x40000800
 8004304:	40021000 	.word	0x40021000

08004308 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b0ac      	sub	sp, #176	@ 0xb0
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004310:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004314:	2200      	movs	r2, #0
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	605a      	str	r2, [r3, #4]
 800431a:	609a      	str	r2, [r3, #8]
 800431c:	60da      	str	r2, [r3, #12]
 800431e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004320:	f107 0314 	add.w	r3, r7, #20
 8004324:	2288      	movs	r2, #136	@ 0x88
 8004326:	2100      	movs	r1, #0
 8004328:	4618      	mov	r0, r3
 800432a:	f008 fdab 	bl	800ce84 <memset>
  if(huart->Instance==USART1)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a22      	ldr	r2, [pc, #136]	@ (80043bc <HAL_UART_MspInit+0xb4>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d13c      	bne.n	80043b2 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004338:	2301      	movs	r3, #1
 800433a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800433c:	2300      	movs	r3, #0
 800433e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004340:	f107 0314 	add.w	r3, r7, #20
 8004344:	4618      	mov	r0, r3
 8004346:	f004 fd93 	bl	8008e70 <HAL_RCCEx_PeriphCLKConfig>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004350:	f7ff fe04 	bl	8003f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004354:	4b1a      	ldr	r3, [pc, #104]	@ (80043c0 <HAL_UART_MspInit+0xb8>)
 8004356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004358:	4a19      	ldr	r2, [pc, #100]	@ (80043c0 <HAL_UART_MspInit+0xb8>)
 800435a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800435e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004360:	4b17      	ldr	r3, [pc, #92]	@ (80043c0 <HAL_UART_MspInit+0xb8>)
 8004362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004364:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004368:	613b      	str	r3, [r7, #16]
 800436a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800436c:	4b14      	ldr	r3, [pc, #80]	@ (80043c0 <HAL_UART_MspInit+0xb8>)
 800436e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004370:	4a13      	ldr	r2, [pc, #76]	@ (80043c0 <HAL_UART_MspInit+0xb8>)
 8004372:	f043 0301 	orr.w	r3, r3, #1
 8004376:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004378:	4b11      	ldr	r3, [pc, #68]	@ (80043c0 <HAL_UART_MspInit+0xb8>)
 800437a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	60fb      	str	r3, [r7, #12]
 8004382:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004384:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004388:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800438c:	2302      	movs	r3, #2
 800438e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004392:	2300      	movs	r3, #0
 8004394:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004398:	2303      	movs	r3, #3
 800439a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800439e:	2307      	movs	r3, #7
 80043a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80043a8:	4619      	mov	r1, r3
 80043aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80043ae:	f002 feeb 	bl	8007188 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80043b2:	bf00      	nop
 80043b4:	37b0      	adds	r7, #176	@ 0xb0
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40013800 	.word	0x40013800
 80043c0:	40021000 	.word	0x40021000

080043c4 <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b0ac      	sub	sp, #176	@ 0xb0
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	609a      	str	r2, [r3, #8]
 80043d8:	60da      	str	r2, [r3, #12]
 80043da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043dc:	f107 0314 	add.w	r3, r7, #20
 80043e0:	2288      	movs	r2, #136	@ 0x88
 80043e2:	2100      	movs	r1, #0
 80043e4:	4618      	mov	r0, r3
 80043e6:	f008 fd4d 	bl	800ce84 <memset>
  if(husart->Instance==USART2)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a21      	ldr	r2, [pc, #132]	@ (8004474 <HAL_USART_MspInit+0xb0>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d13b      	bne.n	800446c <HAL_USART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80043f4:	2302      	movs	r3, #2
 80043f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80043f8:	2300      	movs	r3, #0
 80043fa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043fc:	f107 0314 	add.w	r3, r7, #20
 8004400:	4618      	mov	r0, r3
 8004402:	f004 fd35 	bl	8008e70 <HAL_RCCEx_PeriphCLKConfig>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <HAL_USART_MspInit+0x4c>
    {
      Error_Handler();
 800440c:	f7ff fda6 	bl	8003f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004410:	4b19      	ldr	r3, [pc, #100]	@ (8004478 <HAL_USART_MspInit+0xb4>)
 8004412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004414:	4a18      	ldr	r2, [pc, #96]	@ (8004478 <HAL_USART_MspInit+0xb4>)
 8004416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800441a:	6593      	str	r3, [r2, #88]	@ 0x58
 800441c:	4b16      	ldr	r3, [pc, #88]	@ (8004478 <HAL_USART_MspInit+0xb4>)
 800441e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004424:	613b      	str	r3, [r7, #16]
 8004426:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004428:	4b13      	ldr	r3, [pc, #76]	@ (8004478 <HAL_USART_MspInit+0xb4>)
 800442a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800442c:	4a12      	ldr	r2, [pc, #72]	@ (8004478 <HAL_USART_MspInit+0xb4>)
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004434:	4b10      	ldr	r3, [pc, #64]	@ (8004478 <HAL_USART_MspInit+0xb4>)
 8004436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    PA4     ------> USART2_CK
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|GPIO_PIN_3|GPIO_PIN_4;
 8004440:	231c      	movs	r3, #28
 8004442:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004446:	2302      	movs	r3, #2
 8004448:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800444c:	2300      	movs	r3, #0
 800444e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004452:	2303      	movs	r3, #3
 8004454:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004458:	2307      	movs	r3, #7
 800445a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800445e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004462:	4619      	mov	r1, r3
 8004464:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004468:	f002 fe8e 	bl	8007188 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800446c:	bf00      	nop
 800446e:	37b0      	adds	r7, #176	@ 0xb0
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40004400 	.word	0x40004400
 8004478:	40021000 	.word	0x40021000

0800447c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004480:	bf00      	nop
 8004482:	e7fd      	b.n	8004480 <NMI_Handler+0x4>

08004484 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004488:	bf00      	nop
 800448a:	e7fd      	b.n	8004488 <HardFault_Handler+0x4>

0800448c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004490:	bf00      	nop
 8004492:	e7fd      	b.n	8004490 <MemManage_Handler+0x4>

08004494 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004498:	bf00      	nop
 800449a:	e7fd      	b.n	8004498 <BusFault_Handler+0x4>

0800449c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044a0:	bf00      	nop
 80044a2:	e7fd      	b.n	80044a0 <UsageFault_Handler+0x4>

080044a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044a8:	bf00      	nop
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044b2:	b480      	push	{r7}
 80044b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044b6:	bf00      	nop
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044c4:	bf00      	nop
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044d2:	f000 ff0b 	bl	80052ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044d6:	bf00      	nop
 80044d8:	bd80      	pop	{r7, pc}

080044da <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80044da:	b480      	push	{r7}
 80044dc:	af00      	add	r7, sp, #0
  return 1;
 80044de:	2301      	movs	r3, #1
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr

080044ea <_kill>:

int _kill(int pid, int sig)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b082      	sub	sp, #8
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
 80044f2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80044f4:	f008 fd3e 	bl	800cf74 <__errno>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2216      	movs	r2, #22
 80044fc:	601a      	str	r2, [r3, #0]
  return -1;
 80044fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004502:	4618      	mov	r0, r3
 8004504:	3708      	adds	r7, #8
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <_exit>:

void _exit (int status)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b082      	sub	sp, #8
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004512:	f04f 31ff 	mov.w	r1, #4294967295
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7ff ffe7 	bl	80044ea <_kill>
  while (1) {}    /* Make sure we hang here */
 800451c:	bf00      	nop
 800451e:	e7fd      	b.n	800451c <_exit+0x12>

08004520 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800452c:	2300      	movs	r3, #0
 800452e:	617b      	str	r3, [r7, #20]
 8004530:	e00a      	b.n	8004548 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004532:	f3af 8000 	nop.w
 8004536:	4601      	mov	r1, r0
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	60ba      	str	r2, [r7, #8]
 800453e:	b2ca      	uxtb	r2, r1
 8004540:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	3301      	adds	r3, #1
 8004546:	617b      	str	r3, [r7, #20]
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	429a      	cmp	r2, r3
 800454e:	dbf0      	blt.n	8004532 <_read+0x12>
  }

  return len;
 8004550:	687b      	ldr	r3, [r7, #4]
}
 8004552:	4618      	mov	r0, r3
 8004554:	3718      	adds	r7, #24
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b086      	sub	sp, #24
 800455e:	af00      	add	r7, sp, #0
 8004560:	60f8      	str	r0, [r7, #12]
 8004562:	60b9      	str	r1, [r7, #8]
 8004564:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004566:	2300      	movs	r3, #0
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	e009      	b.n	8004580 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	1c5a      	adds	r2, r3, #1
 8004570:	60ba      	str	r2, [r7, #8]
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	4618      	mov	r0, r3
 8004576:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	3301      	adds	r3, #1
 800457e:	617b      	str	r3, [r7, #20]
 8004580:	697a      	ldr	r2, [r7, #20]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	429a      	cmp	r2, r3
 8004586:	dbf1      	blt.n	800456c <_write+0x12>
  }
  return len;
 8004588:	687b      	ldr	r3, [r7, #4]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <_close>:

int _close(int file)
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800459a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800459e:	4618      	mov	r0, r3
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80045ba:	605a      	str	r2, [r3, #4]
  return 0;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr

080045ca <_isatty>:

int _isatty(int file)
{
 80045ca:	b480      	push	{r7}
 80045cc:	b083      	sub	sp, #12
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80045d2:	2301      	movs	r3, #1
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
	...

080045fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004604:	4a14      	ldr	r2, [pc, #80]	@ (8004658 <_sbrk+0x5c>)
 8004606:	4b15      	ldr	r3, [pc, #84]	@ (800465c <_sbrk+0x60>)
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004610:	4b13      	ldr	r3, [pc, #76]	@ (8004660 <_sbrk+0x64>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d102      	bne.n	800461e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004618:	4b11      	ldr	r3, [pc, #68]	@ (8004660 <_sbrk+0x64>)
 800461a:	4a12      	ldr	r2, [pc, #72]	@ (8004664 <_sbrk+0x68>)
 800461c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800461e:	4b10      	ldr	r3, [pc, #64]	@ (8004660 <_sbrk+0x64>)
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4413      	add	r3, r2
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	429a      	cmp	r2, r3
 800462a:	d207      	bcs.n	800463c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800462c:	f008 fca2 	bl	800cf74 <__errno>
 8004630:	4603      	mov	r3, r0
 8004632:	220c      	movs	r2, #12
 8004634:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004636:	f04f 33ff 	mov.w	r3, #4294967295
 800463a:	e009      	b.n	8004650 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800463c:	4b08      	ldr	r3, [pc, #32]	@ (8004660 <_sbrk+0x64>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004642:	4b07      	ldr	r3, [pc, #28]	@ (8004660 <_sbrk+0x64>)
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4413      	add	r3, r2
 800464a:	4a05      	ldr	r2, [pc, #20]	@ (8004660 <_sbrk+0x64>)
 800464c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800464e:	68fb      	ldr	r3, [r7, #12]
}
 8004650:	4618      	mov	r0, r3
 8004652:	3718      	adds	r7, #24
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	20018000 	.word	0x20018000
 800465c:	00000400 	.word	0x00000400
 8004660:	20000640 	.word	0x20000640
 8004664:	20000830 	.word	0x20000830

08004668 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800466c:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <SystemInit+0x20>)
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004672:	4a05      	ldr	r2, [pc, #20]	@ (8004688 <SystemInit+0x20>)
 8004674:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004678:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800467c:	bf00      	nop
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	e000ed00 	.word	0xe000ed00

0800468c <CalculateCRC32>:
    0xBDBDF21C, 0xCABAC28A, 0x53B39330, 0x24B4A3A6, 0xBAD03605, 0xCDD70693, 0x54DE5729, 0x23D967BF,
    0xB3667A2E, 0xC4614AB8, 0x5D681B02, 0x2A6F2B94, 0xB40BBE37, 0xC30C8EA1, 0x5A05DF1B, 0x2D02EF8D
};

// This makes the special CRC32 code to check if data is okay
uint32_t CalculateCRC32(const uint8_t *data, uint32_t length) {
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF; // Start with a big number (like a blank canvas)
 8004696:	f04f 33ff 	mov.w	r3, #4294967295
 800469a:	60fb      	str	r3, [r7, #12]
    // Look at each piece of data (like each letter in a word)
    for (uint32_t i = 0; i < length; i++) {
 800469c:	2300      	movs	r3, #0
 800469e:	60bb      	str	r3, [r7, #8]
 80046a0:	e010      	b.n	80046c4 <CalculateCRC32+0x38>
        // Mix the data with our recipe book to make the code
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ data[i]];
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	0a1a      	lsrs	r2, r3, #8
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	68b9      	ldr	r1, [r7, #8]
 80046ae:	4401      	add	r1, r0
 80046b0:	7809      	ldrb	r1, [r1, #0]
 80046b2:	404b      	eors	r3, r1
 80046b4:	4909      	ldr	r1, [pc, #36]	@ (80046dc <CalculateCRC32+0x50>)
 80046b6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80046ba:	4053      	eors	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < length; i++) {
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	3301      	adds	r3, #1
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d3ea      	bcc.n	80046a2 <CalculateCRC32+0x16>
    }
    // Finish the code with a final twist
    return crc ^ 0xFFFFFFFF; // Give back the special number
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	43db      	mvns	r3, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr
 80046dc:	0801169c 	.word	0x0801169c

080046e0 <KalmanFilter_Init>:
  * @param  process_noise: How wobbly our batterys behavior might be (Q)
  * @param  measurement_noise: How shaky our sensor readings are (R)
  * @retval None (just sets things up)
  */
void KalmanFilter_Init(KalmanFilter *kf, float initial_state, float initial_variance, float process_noise, float measurement_noise)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6178      	str	r0, [r7, #20]
 80046e8:	ed87 0a04 	vstr	s0, [r7, #16]
 80046ec:	edc7 0a03 	vstr	s1, [r7, #12]
 80046f0:	ed87 1a02 	vstr	s2, [r7, #8]
 80046f4:	edc7 1a01 	vstr	s3, [r7, #4]
    kf->state = initial_state;              // Our first guess (e.g., 50% charge)
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	601a      	str	r2, [r3, #0]
    kf->variance = initial_variance;        // How much we trust that guess (small = more trust)
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	605a      	str	r2, [r3, #4]
    kf->process_noise = process_noise;      // How much the battery might surprise us
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	609a      	str	r2, [r3, #8]
    kf->measurement_noise = measurement_noise; // How much our sensors wiggle
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	60da      	str	r2, [r3, #12]
}
 8004710:	bf00      	nop
 8004712:	371c      	adds	r7, #28
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <KalmanFilter_Update>:
  * @param  kf: The filters toolbox with our current guess
  * @param  measurement: A new, wobbly reading from the battery sensor
  * @retval The updated, smoother guess (e.g., new SOC %)
  */
float KalmanFilter_Update(KalmanFilter *kf, float measurement)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	ed87 0a00 	vstr	s0, [r7]
    // Step 1: Guess Ahead (Prediction)
    // Add some wiggle room because the battery might change a bit on its own
    kf->variance += kf->process_noise;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	ed93 7a01 	vldr	s14, [r3, #4]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	edd3 7a02 	vldr	s15, [r3, #8]
 8004734:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	edc3 7a01 	vstr	s15, [r3, #4]

    // Step 2: Fix the Guess (Update)
    // Figure out how much to trust the new measurement vs. our old guess
    float kalman_gain = kf->variance / (kf->variance + kf->measurement_noise);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	edd3 6a01 	vldr	s13, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	ed93 7a01 	vldr	s14, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004750:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004754:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004758:	edc7 7a03 	vstr	s15, [r7, #12]
    // Tweak our guess using the new reading, but only a little if its shaky
    kf->state += kalman_gain * (measurement - kf->state);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	ed93 7a00 	vldr	s14, [r3]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	edd3 7a00 	vldr	s15, [r3]
 8004768:	edd7 6a00 	vldr	s13, [r7]
 800476c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004770:	edd7 7a03 	vldr	s15, [r7, #12]
 8004774:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	edc3 7a00 	vstr	s15, [r3]
    // Were more sure now, so shrink the wiggle room
    kf->variance *= (1.0f - kalman_gain);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	ed93 7a01 	vldr	s14, [r3, #4]
 8004788:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800478c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004790:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004794:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	edc3 7a01 	vstr	s15, [r3, #4]

    // Give back the new, smoother guess
    return kf->state;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	ee07 3a90 	vmov	s15, r3
}
 80047a6:	eeb0 0a67 	vmov.f32	s0, s15
 80047aa:	3714      	adds	r7, #20
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <PID_Init>:
/**
  * @brief  Initializes the PID controller
  * @retval None
  */
void PID_Init(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
    integral = 0.0;
 80047b8:	4b07      	ldr	r3, [pc, #28]	@ (80047d8 <PID_Init+0x24>)
 80047ba:	f04f 0200 	mov.w	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
    previous_error = 0.0;
 80047c0:	4b06      	ldr	r3, [pc, #24]	@ (80047dc <PID_Init+0x28>)
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	601a      	str	r2, [r3, #0]
    last_duty_cycle = 0;
 80047c8:	4b05      	ldr	r3, [pc, #20]	@ (80047e0 <PID_Init+0x2c>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
}
 80047ce:	bf00      	nop
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr
 80047d8:	20000644 	.word	0x20000644
 80047dc:	20000648 	.word	0x20000648
 80047e0:	2000064c 	.word	0x2000064c

080047e4 <PID_Control>:
  * @brief  Controls the heaters using PID and PWM
  * @param  temp: Current temperature in degrees Celsius
  * @retval None
  */
void PID_Control(int16_t temp)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b096      	sub	sp, #88	@ 0x58
 80047e8:	af02      	add	r7, sp, #8
 80047ea:	4603      	mov	r3, r0
 80047ec:	80fb      	strh	r3, [r7, #6]
    if (temp >= TEMP_UPPER_LIMIT) {
 80047ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047f2:	2b3b      	cmp	r3, #59	@ 0x3b
 80047f4:	dd0c      	ble.n	8004810 <PID_Control+0x2c>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0); // HEATER2
 80047f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004920 <PID_Control+0x13c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2200      	movs	r2, #0
 80047fc:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0); // HEATER1
 80047fe:	4b48      	ldr	r3, [pc, #288]	@ (8004920 <PID_Control+0x13c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2200      	movs	r2, #0
 8004804:	641a      	str	r2, [r3, #64]	@ 0x40
        integral = 0.0;
 8004806:	4b47      	ldr	r3, [pc, #284]	@ (8004924 <PID_Control+0x140>)
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
        return;
 800480e:	e084      	b.n	800491a <PID_Control+0x136>
    }

    float error = TARGET_TEMP - temp;
 8004810:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004814:	f1c3 0319 	rsb	r3, r3, #25
 8004818:	ee07 3a90 	vmov	s15, r3
 800481c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004820:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    integral += error * DT;
 8004824:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004828:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004928 <PID_Control+0x144>
 800482c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004830:	4b3c      	ldr	r3, [pc, #240]	@ (8004924 <PID_Control+0x140>)
 8004832:	edd3 7a00 	vldr	s15, [r3]
 8004836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800483a:	4b3a      	ldr	r3, [pc, #232]	@ (8004924 <PID_Control+0x140>)
 800483c:	edc3 7a00 	vstr	s15, [r3]
    float derivative = (error - previous_error) / DT;
 8004840:	4b3a      	ldr	r3, [pc, #232]	@ (800492c <PID_Control+0x148>)
 8004842:	edd3 7a00 	vldr	s15, [r3]
 8004846:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800484a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800484e:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004928 <PID_Control+0x144>
 8004852:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004856:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float output = KP * error + KI * integral + KD * derivative;
 800485a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800485e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004862:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004866:	4b2f      	ldr	r3, [pc, #188]	@ (8004924 <PID_Control+0x140>)
 8004868:	edd3 7a00 	vldr	s15, [r3]
 800486c:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8004928 <PID_Control+0x144>
 8004870:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004878:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800487c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004880:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    if (output < 0) output = 0;
 8004884:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004888:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800488c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004890:	d502      	bpl.n	8004898 <PID_Control+0xb4>
 8004892:	f04f 0300 	mov.w	r3, #0
 8004896:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (output > 100) output = 100;
 8004898:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800489c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004930 <PID_Control+0x14c>
 80048a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a8:	dd01      	ble.n	80048ae <PID_Control+0xca>
 80048aa:	4b22      	ldr	r3, [pc, #136]	@ (8004934 <PID_Control+0x150>)
 80048ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

    uint32_t duty_cycle = (uint32_t)(output * 10); // 0-1000 range for PWM
 80048ae:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80048b2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80048b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048be:	ee17 3a90 	vmov	r3, s15
 80048c2:	643b      	str	r3, [r7, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, duty_cycle); // HEATER2
 80048c4:	4b16      	ldr	r3, [pc, #88]	@ (8004920 <PID_Control+0x13c>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, duty_cycle); // HEATER1
 80048cc:	4b14      	ldr	r3, [pc, #80]	@ (8004920 <PID_Control+0x13c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048d2:	641a      	str	r2, [r3, #64]	@ 0x40

    if (labs((int32_t)duty_cycle - (int32_t)last_duty_cycle) > 50) {
 80048d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048d6:	4a18      	ldr	r2, [pc, #96]	@ (8004938 <PID_Control+0x154>)
 80048d8:	6812      	ldr	r2, [r2, #0]
 80048da:	1a9b      	subs	r3, r3, r2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	bfb8      	it	lt
 80048e0:	425b      	neglt	r3, r3
 80048e2:	2b32      	cmp	r3, #50	@ 0x32
 80048e4:	dd16      	ble.n	8004914 <PID_Control+0x130>
        char message[56];
        snprintf(message, sizeof(message), "Heater duty cycle: %lu%%, Temp: %dC", duty_cycle / 10, temp);
 80048e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048e8:	4a14      	ldr	r2, [pc, #80]	@ (800493c <PID_Control+0x158>)
 80048ea:	fba2 2303 	umull	r2, r3, r2, r3
 80048ee:	08da      	lsrs	r2, r3, #3
 80048f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048f4:	f107 0008 	add.w	r0, r7, #8
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	4613      	mov	r3, r2
 80048fc:	4a10      	ldr	r2, [pc, #64]	@ (8004940 <PID_Control+0x15c>)
 80048fe:	2138      	movs	r1, #56	@ 0x38
 8004900:	f008 f9e8 	bl	800ccd4 <sniprintf>
        Log_Error(message);
 8004904:	f107 0308 	add.w	r3, r7, #8
 8004908:	4618      	mov	r0, r3
 800490a:	f7fd f81f 	bl	800194c <Log_Error>
        last_duty_cycle = duty_cycle;
 800490e:	4a0a      	ldr	r2, [pc, #40]	@ (8004938 <PID_Control+0x154>)
 8004910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004912:	6013      	str	r3, [r2, #0]
    }

    previous_error = error;
 8004914:	4a05      	ldr	r2, [pc, #20]	@ (800492c <PID_Control+0x148>)
 8004916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004918:	6013      	str	r3, [r2, #0]
}
 800491a:	3750      	adds	r7, #80	@ 0x50
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	200003bc 	.word	0x200003bc
 8004924:	20000644 	.word	0x20000644
 8004928:	3dcccccd 	.word	0x3dcccccd
 800492c:	20000648 	.word	0x20000648
 8004930:	42c80000 	.word	0x42c80000
 8004934:	42c80000 	.word	0x42c80000
 8004938:	2000064c 	.word	0x2000064c
 800493c:	cccccccd 	.word	0xcccccccd
 8004940:	0801161c 	.word	0x0801161c

08004944 <SSP_CalculateCRC>:
  * @param  data: Pointer to the data
  * @param  len: Length of the data
  * @retval CRC-16 value
  */
static uint16_t SSP_CalculateCRC(uint8_t *data, uint16_t len)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	460b      	mov	r3, r1
 800494e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8004950:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004954:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 8004956:	2300      	movs	r3, #0
 8004958:	81bb      	strh	r3, [r7, #12]
 800495a:	e026      	b.n	80049aa <SSP_CalculateCRC+0x66>
        crc ^= data[i];
 800495c:	89bb      	ldrh	r3, [r7, #12]
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	4413      	add	r3, r2
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	461a      	mov	r2, r3
 8004966:	89fb      	ldrh	r3, [r7, #14]
 8004968:	4053      	eors	r3, r2
 800496a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 800496c:	2300      	movs	r3, #0
 800496e:	72fb      	strb	r3, [r7, #11]
 8004970:	e015      	b.n	800499e <SSP_CalculateCRC+0x5a>
            if (crc & 0x0001) {
 8004972:	89fb      	ldrh	r3, [r7, #14]
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00a      	beq.n	8004992 <SSP_CalculateCRC+0x4e>
                crc >>= 1;
 800497c:	89fb      	ldrh	r3, [r7, #14]
 800497e:	085b      	lsrs	r3, r3, #1
 8004980:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001; // CRC-16-CCITT polynomial (bit-reversed)
 8004982:	89fb      	ldrh	r3, [r7, #14]
 8004984:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004988:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800498c:	43db      	mvns	r3, r3
 800498e:	81fb      	strh	r3, [r7, #14]
 8004990:	e002      	b.n	8004998 <SSP_CalculateCRC+0x54>
            } else {
                crc >>= 1;
 8004992:	89fb      	ldrh	r3, [r7, #14]
 8004994:	085b      	lsrs	r3, r3, #1
 8004996:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8004998:	7afb      	ldrb	r3, [r7, #11]
 800499a:	3301      	adds	r3, #1
 800499c:	72fb      	strb	r3, [r7, #11]
 800499e:	7afb      	ldrb	r3, [r7, #11]
 80049a0:	2b07      	cmp	r3, #7
 80049a2:	d9e6      	bls.n	8004972 <SSP_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < len; i++) {
 80049a4:	89bb      	ldrh	r3, [r7, #12]
 80049a6:	3301      	adds	r3, #1
 80049a8:	81bb      	strh	r3, [r7, #12]
 80049aa:	89ba      	ldrh	r2, [r7, #12]
 80049ac:	887b      	ldrh	r3, [r7, #2]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d3d4      	bcc.n	800495c <SSP_CalculateCRC+0x18>
            }
        }
    }
    return crc;
 80049b2:	89fb      	ldrh	r3, [r7, #14]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <SSP_PackTelemetry>:
  * @param  telemetry: Pointer to the telemetry data
  * @param  frame: Pointer to the SSP frame to fill
  * @retval None
  */
void SSP_PackTelemetry(SSP_TelemetryTypeDef *telemetry, SSP_FrameTypeDef *frame)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
    frame->dest = SSP_ADDR_OBC;
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2202      	movs	r2, #2
 80049ce:	701a      	strb	r2, [r3, #0]
    frame->src = SSP_ADDR_EPS;
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	2201      	movs	r2, #1
 80049d4:	705a      	strb	r2, [r3, #1]
    frame->cmd_id = SSP_CMD_GOSTM | SSP_FRAME_TYPE_REPLY; // Reply frame
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2265      	movs	r2, #101	@ 0x65
 80049da:	709a      	strb	r2, [r3, #2]
    frame->data_len = 41; // Total size of telemetry data
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2229      	movs	r2, #41	@ 0x29
 80049e0:	70da      	strb	r2, [r3, #3]

    uint8_t *data = frame->data;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	3304      	adds	r3, #4
 80049e6:	60bb      	str	r3, [r7, #8]
    uint8_t index = 0;
 80049e8:	2300      	movs	r3, #0
 80049ea:	73fb      	strb	r3, [r7, #15]

    data[index++] = telemetry->mode;
 80049ec:	7bfb      	ldrb	r3, [r7, #15]
 80049ee:	1c5a      	adds	r2, r3, #1
 80049f0:	73fa      	strb	r2, [r7, #15]
 80049f2:	461a      	mov	r2, r3
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	4413      	add	r3, r2
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	7812      	ldrb	r2, [r2, #0]
 80049fc:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->charge_enabled;
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	73fa      	strb	r2, [r7, #15]
 8004a04:	461a      	mov	r2, r3
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	4413      	add	r3, r2
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	7852      	ldrb	r2, [r2, #1]
 8004a0e:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->discharge_enabled;
 8004a10:	7bfb      	ldrb	r3, [r7, #15]
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	73fa      	strb	r2, [r7, #15]
 8004a16:	461a      	mov	r2, r3
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	7892      	ldrb	r2, [r2, #2]
 8004a20:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->charge_immediately;
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	73fa      	strb	r2, [r7, #15]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	78d2      	ldrb	r2, [r2, #3]
 8004a32:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->bms_online;
 8004a34:	7bfb      	ldrb	r3, [r7, #15]
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	73fa      	strb	r2, [r7, #15]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	4413      	add	r3, r2
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	7912      	ldrb	r2, [r2, #4]
 8004a44:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->error_flags >> 24) & 0xFF;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	0e1a      	lsrs	r2, r3, #24
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	1c59      	adds	r1, r3, #1
 8004a50:	73f9      	strb	r1, [r7, #15]
 8004a52:	4619      	mov	r1, r3
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	440b      	add	r3, r1
 8004a58:	b2d2      	uxtb	r2, r2
 8004a5a:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->error_flags >> 16) & 0xFF;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	0c1a      	lsrs	r2, r3, #16
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
 8004a64:	1c59      	adds	r1, r3, #1
 8004a66:	73f9      	strb	r1, [r7, #15]
 8004a68:	4619      	mov	r1, r3
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	440b      	add	r3, r1
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->error_flags >> 8) & 0xFF;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	0a1a      	lsrs	r2, r3, #8
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	1c59      	adds	r1, r3, #1
 8004a7c:	73f9      	strb	r1, [r7, #15]
 8004a7e:	4619      	mov	r1, r3
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	440b      	add	r3, r1
 8004a84:	b2d2      	uxtb	r2, r2
 8004a86:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->error_flags & 0xFF;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	7bfb      	ldrb	r3, [r7, #15]
 8004a8e:	1c59      	adds	r1, r3, #1
 8004a90:	73f9      	strb	r1, [r7, #15]
 8004a92:	4619      	mov	r1, r3
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	440b      	add	r3, r1
 8004a98:	b2d2      	uxtb	r2, r2
 8004a9a:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->pack_voltage_1 >> 8) & 0xFF;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	899b      	ldrh	r3, [r3, #12]
 8004aa0:	0a1b      	lsrs	r3, r3, #8
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	7bfb      	ldrb	r3, [r7, #15]
 8004aa6:	1c59      	adds	r1, r3, #1
 8004aa8:	73f9      	strb	r1, [r7, #15]
 8004aaa:	4619      	mov	r1, r3
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	440b      	add	r3, r1
 8004ab0:	b2d2      	uxtb	r2, r2
 8004ab2:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->pack_voltage_1 & 0xFF;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	899a      	ldrh	r2, [r3, #12]
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
 8004aba:	1c59      	adds	r1, r3, #1
 8004abc:	73f9      	strb	r1, [r7, #15]
 8004abe:	4619      	mov	r1, r3
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	440b      	add	r3, r1
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->pack_voltage_2 >> 8) & 0xFF;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	89db      	ldrh	r3, [r3, #14]
 8004acc:	0a1b      	lsrs	r3, r3, #8
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	7bfb      	ldrb	r3, [r7, #15]
 8004ad2:	1c59      	adds	r1, r3, #1
 8004ad4:	73f9      	strb	r1, [r7, #15]
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	440b      	add	r3, r1
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->pack_voltage_2 & 0xFF;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	89da      	ldrh	r2, [r3, #14]
 8004ae4:	7bfb      	ldrb	r3, [r7, #15]
 8004ae6:	1c59      	adds	r1, r3, #1
 8004ae8:	73f9      	strb	r1, [r7, #15]
 8004aea:	4619      	mov	r1, r3
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	440b      	add	r3, r1
 8004af0:	b2d2      	uxtb	r2, r2
 8004af2:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->pack_current_1 >> 8) & 0xFF;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004afa:	121b      	asrs	r3, r3, #8
 8004afc:	b21a      	sxth	r2, r3
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	1c59      	adds	r1, r3, #1
 8004b02:	73f9      	strb	r1, [r7, #15]
 8004b04:	4619      	mov	r1, r3
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	440b      	add	r3, r1
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->pack_current_1 & 0xFF;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	1c59      	adds	r1, r3, #1
 8004b18:	73f9      	strb	r1, [r7, #15]
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	440b      	add	r3, r1
 8004b20:	b2d2      	uxtb	r2, r2
 8004b22:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->pack_current_2 >> 8) & 0xFF;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8004b2a:	121b      	asrs	r3, r3, #8
 8004b2c:	b21a      	sxth	r2, r3
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	1c59      	adds	r1, r3, #1
 8004b32:	73f9      	strb	r1, [r7, #15]
 8004b34:	4619      	mov	r1, r3
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	440b      	add	r3, r1
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->pack_current_2 & 0xFF;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	1c59      	adds	r1, r3, #1
 8004b48:	73f9      	strb	r1, [r7, #15]
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	440b      	add	r3, r1
 8004b50:	b2d2      	uxtb	r2, r2
 8004b52:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->soc;
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	73fa      	strb	r2, [r7, #15]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	4413      	add	r3, r2
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	7d12      	ldrb	r2, [r2, #20]
 8004b64:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->soh;
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
 8004b68:	1c5a      	adds	r2, r3, #1
 8004b6a:	73fa      	strb	r2, [r7, #15]
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	4413      	add	r3, r2
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	7d52      	ldrb	r2, [r2, #21]
 8004b76:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->temp_1 >> 8) & 0xFF;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004b7e:	121b      	asrs	r3, r3, #8
 8004b80:	b21a      	sxth	r2, r3
 8004b82:	7bfb      	ldrb	r3, [r7, #15]
 8004b84:	1c59      	adds	r1, r3, #1
 8004b86:	73f9      	strb	r1, [r7, #15]
 8004b88:	4619      	mov	r1, r3
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	440b      	add	r3, r1
 8004b8e:	b2d2      	uxtb	r2, r2
 8004b90:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->temp_1 & 0xFF;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8004b98:	7bfb      	ldrb	r3, [r7, #15]
 8004b9a:	1c59      	adds	r1, r3, #1
 8004b9c:	73f9      	strb	r1, [r7, #15]
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	440b      	add	r3, r1
 8004ba4:	b2d2      	uxtb	r2, r2
 8004ba6:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->temp_2 >> 8) & 0xFF;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8004bae:	121b      	asrs	r3, r3, #8
 8004bb0:	b21a      	sxth	r2, r3
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	1c59      	adds	r1, r3, #1
 8004bb6:	73f9      	strb	r1, [r7, #15]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	440b      	add	r3, r1
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->temp_2 & 0xFF;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 8004bc8:	7bfb      	ldrb	r3, [r7, #15]
 8004bca:	1c59      	adds	r1, r3, #1
 8004bcc:	73f9      	strb	r1, [r7, #15]
 8004bce:	4619      	mov	r1, r3
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	440b      	add	r3, r1
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->pcb_temp >> 8) & 0xFF;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004bde:	121b      	asrs	r3, r3, #8
 8004be0:	b21a      	sxth	r2, r3
 8004be2:	7bfb      	ldrb	r3, [r7, #15]
 8004be4:	1c59      	adds	r1, r3, #1
 8004be6:	73f9      	strb	r1, [r7, #15]
 8004be8:	4619      	mov	r1, r3
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	440b      	add	r3, r1
 8004bee:	b2d2      	uxtb	r2, r2
 8004bf0:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->pcb_temp & 0xFF;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	1c59      	adds	r1, r3, #1
 8004bfc:	73f9      	strb	r1, [r7, #15]
 8004bfe:	4619      	mov	r1, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	440b      	add	r3, r1
 8004c04:	b2d2      	uxtb	r2, r2
 8004c06:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 3; i++) {
 8004c08:	2300      	movs	r3, #0
 8004c0a:	73bb      	strb	r3, [r7, #14]
 8004c0c:	e020      	b.n	8004c50 <SSP_PackTelemetry+0x290>
        data[index++] = (telemetry->group_voltages[i] >> 8) & 0xFF;
 8004c0e:	7bbb      	ldrb	r3, [r7, #14]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	330c      	adds	r3, #12
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	4413      	add	r3, r2
 8004c18:	889b      	ldrh	r3, [r3, #4]
 8004c1a:	0a1b      	lsrs	r3, r3, #8
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
 8004c20:	1c59      	adds	r1, r3, #1
 8004c22:	73f9      	strb	r1, [r7, #15]
 8004c24:	4619      	mov	r1, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	440b      	add	r3, r1
 8004c2a:	b2d2      	uxtb	r2, r2
 8004c2c:	701a      	strb	r2, [r3, #0]
        data[index++] = telemetry->group_voltages[i] & 0xFF;
 8004c2e:	7bbb      	ldrb	r3, [r7, #14]
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	330c      	adds	r3, #12
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	4413      	add	r3, r2
 8004c38:	889a      	ldrh	r2, [r3, #4]
 8004c3a:	7bfb      	ldrb	r3, [r7, #15]
 8004c3c:	1c59      	adds	r1, r3, #1
 8004c3e:	73f9      	strb	r1, [r7, #15]
 8004c40:	4619      	mov	r1, r3
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	440b      	add	r3, r1
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 3; i++) {
 8004c4a:	7bbb      	ldrb	r3, [r7, #14]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	73bb      	strb	r3, [r7, #14]
 8004c50:	7bbb      	ldrb	r3, [r7, #14]
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d9db      	bls.n	8004c0e <SSP_PackTelemetry+0x24e>
    }
    data[index++] = telemetry->balancing_active;
 8004c56:	7bfb      	ldrb	r3, [r7, #15]
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	73fa      	strb	r2, [r7, #15]
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	4413      	add	r3, r2
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 8004c68:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->balancing_mask_1;
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	73fa      	strb	r2, [r7, #15]
 8004c70:	461a      	mov	r2, r3
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	4413      	add	r3, r2
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8004c7c:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->balancing_mask_2;
 8004c7e:	7bfb      	ldrb	r3, [r7, #15]
 8004c80:	1c5a      	adds	r2, r3, #1
 8004c82:	73fa      	strb	r2, [r7, #15]
 8004c84:	461a      	mov	r2, r3
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	4413      	add	r3, r2
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8004c90:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->charge_cycle_count >> 24) & 0xFF;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c96:	0e1a      	lsrs	r2, r3, #24
 8004c98:	7bfb      	ldrb	r3, [r7, #15]
 8004c9a:	1c59      	adds	r1, r3, #1
 8004c9c:	73f9      	strb	r1, [r7, #15]
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	440b      	add	r3, r1
 8004ca4:	b2d2      	uxtb	r2, r2
 8004ca6:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->charge_cycle_count >> 16) & 0xFF;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cac:	0c1a      	lsrs	r2, r3, #16
 8004cae:	7bfb      	ldrb	r3, [r7, #15]
 8004cb0:	1c59      	adds	r1, r3, #1
 8004cb2:	73f9      	strb	r1, [r7, #15]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	440b      	add	r3, r1
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->charge_cycle_count >> 8) & 0xFF;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc2:	0a1a      	lsrs	r2, r3, #8
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	1c59      	adds	r1, r3, #1
 8004cc8:	73f9      	strb	r1, [r7, #15]
 8004cca:	4619      	mov	r1, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	440b      	add	r3, r1
 8004cd0:	b2d2      	uxtb	r2, r2
 8004cd2:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->charge_cycle_count & 0xFF;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
 8004cda:	1c59      	adds	r1, r3, #1
 8004cdc:	73f9      	strb	r1, [r7, #15]
 8004cde:	4619      	mov	r1, r3
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	440b      	add	r3, r1
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_charge_time >> 24) & 0xFF;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cec:	0e1a      	lsrs	r2, r3, #24
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	1c59      	adds	r1, r3, #1
 8004cf2:	73f9      	strb	r1, [r7, #15]
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	440b      	add	r3, r1
 8004cfa:	b2d2      	uxtb	r2, r2
 8004cfc:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_charge_time >> 16) & 0xFF;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d02:	0c1a      	lsrs	r2, r3, #16
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
 8004d06:	1c59      	adds	r1, r3, #1
 8004d08:	73f9      	strb	r1, [r7, #15]
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	440b      	add	r3, r1
 8004d10:	b2d2      	uxtb	r2, r2
 8004d12:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_charge_time >> 8) & 0xFF;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d18:	0a1a      	lsrs	r2, r3, #8
 8004d1a:	7bfb      	ldrb	r3, [r7, #15]
 8004d1c:	1c59      	adds	r1, r3, #1
 8004d1e:	73f9      	strb	r1, [r7, #15]
 8004d20:	4619      	mov	r1, r3
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	440b      	add	r3, r1
 8004d26:	b2d2      	uxtb	r2, r2
 8004d28:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->total_charge_time & 0xFF;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	1c59      	adds	r1, r3, #1
 8004d32:	73f9      	strb	r1, [r7, #15]
 8004d34:	4619      	mov	r1, r3
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	440b      	add	r3, r1
 8004d3a:	b2d2      	uxtb	r2, r2
 8004d3c:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_discharge_time >> 24) & 0xFF;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d42:	0e1a      	lsrs	r2, r3, #24
 8004d44:	7bfb      	ldrb	r3, [r7, #15]
 8004d46:	1c59      	adds	r1, r3, #1
 8004d48:	73f9      	strb	r1, [r7, #15]
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	440b      	add	r3, r1
 8004d50:	b2d2      	uxtb	r2, r2
 8004d52:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_discharge_time >> 16) & 0xFF;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d58:	0c1a      	lsrs	r2, r3, #16
 8004d5a:	7bfb      	ldrb	r3, [r7, #15]
 8004d5c:	1c59      	adds	r1, r3, #1
 8004d5e:	73f9      	strb	r1, [r7, #15]
 8004d60:	4619      	mov	r1, r3
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	440b      	add	r3, r1
 8004d66:	b2d2      	uxtb	r2, r2
 8004d68:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_discharge_time >> 8) & 0xFF;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6e:	0a1a      	lsrs	r2, r3, #8
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	1c59      	adds	r1, r3, #1
 8004d74:	73f9      	strb	r1, [r7, #15]
 8004d76:	4619      	mov	r1, r3
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	440b      	add	r3, r1
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->total_discharge_time & 0xFF;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d84:	7bfb      	ldrb	r3, [r7, #15]
 8004d86:	1c59      	adds	r1, r3, #1
 8004d88:	73f9      	strb	r1, [r7, #15]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	440b      	add	r3, r1
 8004d90:	b2d2      	uxtb	r2, r2
 8004d92:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_operating_time >> 24) & 0xFF;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d98:	0e1a      	lsrs	r2, r3, #24
 8004d9a:	7bfb      	ldrb	r3, [r7, #15]
 8004d9c:	1c59      	adds	r1, r3, #1
 8004d9e:	73f9      	strb	r1, [r7, #15]
 8004da0:	4619      	mov	r1, r3
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	440b      	add	r3, r1
 8004da6:	b2d2      	uxtb	r2, r2
 8004da8:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_operating_time >> 16) & 0xFF;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dae:	0c1a      	lsrs	r2, r3, #16
 8004db0:	7bfb      	ldrb	r3, [r7, #15]
 8004db2:	1c59      	adds	r1, r3, #1
 8004db4:	73f9      	strb	r1, [r7, #15]
 8004db6:	4619      	mov	r1, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	440b      	add	r3, r1
 8004dbc:	b2d2      	uxtb	r2, r2
 8004dbe:	701a      	strb	r2, [r3, #0]
    data[index++] = (telemetry->total_operating_time >> 8) & 0xFF;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc4:	0a1a      	lsrs	r2, r3, #8
 8004dc6:	7bfb      	ldrb	r3, [r7, #15]
 8004dc8:	1c59      	adds	r1, r3, #1
 8004dca:	73f9      	strb	r1, [r7, #15]
 8004dcc:	4619      	mov	r1, r3
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	440b      	add	r3, r1
 8004dd2:	b2d2      	uxtb	r2, r2
 8004dd4:	701a      	strb	r2, [r3, #0]
    data[index++] = telemetry->total_operating_time & 0xFF;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dda:	7bfb      	ldrb	r3, [r7, #15]
 8004ddc:	1c59      	adds	r1, r3, #1
 8004dde:	73f9      	strb	r1, [r7, #15]
 8004de0:	4619      	mov	r1, r3
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	440b      	add	r3, r1
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	701a      	strb	r2, [r3, #0]
}
 8004dea:	bf00      	nop
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr

08004df6 <SSP_ConstructFrame>:
  * @param  buffer: Buffer to store the constructed frame
  * @param  frame_len: Pointer to store the frame length
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef SSP_ConstructFrame(SSP_FrameTypeDef *frame, uint8_t *buffer, uint16_t *frame_len)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b086      	sub	sp, #24
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	60f8      	str	r0, [r7, #12]
 8004dfe:	60b9      	str	r1, [r7, #8]
 8004e00:	607a      	str	r2, [r7, #4]
    uint8_t index = 0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	75fb      	strb	r3, [r7, #23]

    buffer[index++] = SSP_FLAG; // Start flag
 8004e06:	7dfb      	ldrb	r3, [r7, #23]
 8004e08:	1c5a      	adds	r2, r3, #1
 8004e0a:	75fa      	strb	r2, [r7, #23]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	4413      	add	r3, r2
 8004e12:	227e      	movs	r2, #126	@ 0x7e
 8004e14:	701a      	strb	r2, [r3, #0]
    buffer[index++] = frame->dest;
 8004e16:	7dfb      	ldrb	r3, [r7, #23]
 8004e18:	1c5a      	adds	r2, r3, #1
 8004e1a:	75fa      	strb	r2, [r7, #23]
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	4413      	add	r3, r2
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	7812      	ldrb	r2, [r2, #0]
 8004e26:	701a      	strb	r2, [r3, #0]
    buffer[index++] = frame->src;
 8004e28:	7dfb      	ldrb	r3, [r7, #23]
 8004e2a:	1c5a      	adds	r2, r3, #1
 8004e2c:	75fa      	strb	r2, [r7, #23]
 8004e2e:	461a      	mov	r2, r3
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	4413      	add	r3, r2
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	7852      	ldrb	r2, [r2, #1]
 8004e38:	701a      	strb	r2, [r3, #0]
    buffer[index++] = frame->cmd_id;
 8004e3a:	7dfb      	ldrb	r3, [r7, #23]
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	75fa      	strb	r2, [r7, #23]
 8004e40:	461a      	mov	r2, r3
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	4413      	add	r3, r2
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	7892      	ldrb	r2, [r2, #2]
 8004e4a:	701a      	strb	r2, [r3, #0]
    buffer[index++] = frame->data_len;
 8004e4c:	7dfb      	ldrb	r3, [r7, #23]
 8004e4e:	1c5a      	adds	r2, r3, #1
 8004e50:	75fa      	strb	r2, [r7, #23]
 8004e52:	461a      	mov	r2, r3
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	4413      	add	r3, r2
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	78d2      	ldrb	r2, [r2, #3]
 8004e5c:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < frame->data_len; i++) {
 8004e5e:	2300      	movs	r3, #0
 8004e60:	75bb      	strb	r3, [r7, #22]
 8004e62:	e00d      	b.n	8004e80 <SSP_ConstructFrame+0x8a>
        buffer[index++] = frame->data[i];
 8004e64:	7dba      	ldrb	r2, [r7, #22]
 8004e66:	7dfb      	ldrb	r3, [r7, #23]
 8004e68:	1c59      	adds	r1, r3, #1
 8004e6a:	75f9      	strb	r1, [r7, #23]
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	440b      	add	r3, r1
 8004e72:	68f9      	ldr	r1, [r7, #12]
 8004e74:	440a      	add	r2, r1
 8004e76:	7912      	ldrb	r2, [r2, #4]
 8004e78:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < frame->data_len; i++) {
 8004e7a:	7dbb      	ldrb	r3, [r7, #22]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	75bb      	strb	r3, [r7, #22]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	78db      	ldrb	r3, [r3, #3]
 8004e84:	7dba      	ldrb	r2, [r7, #22]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d3ec      	bcc.n	8004e64 <SSP_ConstructFrame+0x6e>
    }

    frame->crc = SSP_CalculateCRC(&buffer[1], frame->data_len + 4);
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	78db      	ldrb	r3, [r3, #3]
 8004e92:	3304      	adds	r3, #4
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	4619      	mov	r1, r3
 8004e98:	4610      	mov	r0, r2
 8004e9a:	f7ff fd53 	bl	8004944 <SSP_CalculateCRC>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    buffer[index++] = (frame->crc >> 8) & 0xFF; // CRC_1 (MSB)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004eae:	0a1b      	lsrs	r3, r3, #8
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	7dfb      	ldrb	r3, [r7, #23]
 8004eb4:	1c59      	adds	r1, r3, #1
 8004eb6:	75f9      	strb	r1, [r7, #23]
 8004eb8:	4619      	mov	r1, r3
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	440b      	add	r3, r1
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	701a      	strb	r2, [r3, #0]
    buffer[index++] = frame->crc & 0xFF;        // CRC_0 (LSB)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8004ec8:	7dfb      	ldrb	r3, [r7, #23]
 8004eca:	1c59      	adds	r1, r3, #1
 8004ecc:	75f9      	strb	r1, [r7, #23]
 8004ece:	4619      	mov	r1, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	440b      	add	r3, r1
 8004ed4:	b2d2      	uxtb	r2, r2
 8004ed6:	701a      	strb	r2, [r3, #0]
    buffer[index++] = SSP_FLAG; // End flag
 8004ed8:	7dfb      	ldrb	r3, [r7, #23]
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	75fa      	strb	r2, [r7, #23]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	227e      	movs	r2, #126	@ 0x7e
 8004ee6:	701a      	strb	r2, [r3, #0]

    *frame_len = index;
 8004ee8:	7dfb      	ldrb	r3, [r7, #23]
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <SSP_TransmitFrame>:
  * @param  buffer: Buffer containing the frame
  * @param  frame_len: Length of the frame
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef SSP_TransmitFrame(USART_HandleTypeDef *husart, uint8_t *buffer, uint16_t frame_len)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b084      	sub	sp, #16
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	60f8      	str	r0, [r7, #12]
 8004f02:	60b9      	str	r1, [r7, #8]
 8004f04:	4613      	mov	r3, r2
 8004f06:	80fb      	strh	r3, [r7, #6]
    return HAL_USART_Transmit(husart, buffer, frame_len, HAL_MAX_DELAY);
 8004f08:	88fa      	ldrh	r2, [r7, #6]
 8004f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f0e:	68b9      	ldr	r1, [r7, #8]
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f006 fc68 	bl	800b7e6 <HAL_USART_Transmit>
 8004f16:	4603      	mov	r3, r0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <SSP_ReceiveFrame>:
  * @param  buffer_len: Length of the buffer
  * @param  frame: Pointer to the SSP frame structure to fill
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef SSP_ReceiveFrame(USART_HandleTypeDef *husart, uint8_t *buffer, uint16_t buffer_len, SSP_FrameTypeDef *frame)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	603b      	str	r3, [r7, #0]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	80fb      	strh	r3, [r7, #6]
    uint16_t index = 0;
 8004f30:	2300      	movs	r3, #0
 8004f32:	82fb      	strh	r3, [r7, #22]
    uint8_t byte;

    // Wait for start flag
    while (1) {
        if (HAL_USART_Receive(husart, &byte, 1, 100) != HAL_OK) return HAL_TIMEOUT;
 8004f34:	f107 0111 	add.w	r1, r7, #17
 8004f38:	2364      	movs	r3, #100	@ 0x64
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f006 fcff 	bl	800b940 <HAL_USART_Receive>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <SSP_ReceiveFrame+0x2c>
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e0bd      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>
        if (byte == SSP_FLAG) break;
 8004f4c:	7c7b      	ldrb	r3, [r7, #17]
 8004f4e:	2b7e      	cmp	r3, #126	@ 0x7e
 8004f50:	d000      	beq.n	8004f54 <SSP_ReceiveFrame+0x34>
        if (HAL_USART_Receive(husart, &byte, 1, 100) != HAL_OK) return HAL_TIMEOUT;
 8004f52:	e7ef      	b.n	8004f34 <SSP_ReceiveFrame+0x14>
        if (byte == SSP_FLAG) break;
 8004f54:	bf00      	nop
    }
    buffer[index++] = byte;
 8004f56:	8afb      	ldrh	r3, [r7, #22]
 8004f58:	1c5a      	adds	r2, r3, #1
 8004f5a:	82fa      	strh	r2, [r7, #22]
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	4413      	add	r3, r2
 8004f62:	7c7a      	ldrb	r2, [r7, #17]
 8004f64:	701a      	strb	r2, [r3, #0]

    // Read header
    while (index < SSP_HEADER_SIZE) {
 8004f66:	e00f      	b.n	8004f88 <SSP_ReceiveFrame+0x68>
        if (HAL_USART_Receive(husart, &buffer[index++], 1, 100) != HAL_OK) return HAL_TIMEOUT;
 8004f68:	8afb      	ldrh	r3, [r7, #22]
 8004f6a:	1c5a      	adds	r2, r3, #1
 8004f6c:	82fa      	strh	r2, [r7, #22]
 8004f6e:	461a      	mov	r2, r3
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	1899      	adds	r1, r3, r2
 8004f74:	2364      	movs	r3, #100	@ 0x64
 8004f76:	2201      	movs	r2, #1
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f006 fce1 	bl	800b940 <HAL_USART_Receive>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <SSP_ReceiveFrame+0x68>
 8004f84:	2303      	movs	r3, #3
 8004f86:	e09f      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>
    while (index < SSP_HEADER_SIZE) {
 8004f88:	8afb      	ldrh	r3, [r7, #22]
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	d9ec      	bls.n	8004f68 <SSP_ReceiveFrame+0x48>
    }

    frame->dest = buffer[1];
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	785a      	ldrb	r2, [r3, #1]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	701a      	strb	r2, [r3, #0]
    frame->src = buffer[2];
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	789a      	ldrb	r2, [r3, #2]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	705a      	strb	r2, [r3, #1]
    frame->cmd_id = buffer[3];
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	78da      	ldrb	r2, [r3, #3]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	709a      	strb	r2, [r3, #2]
    frame->data_len = buffer[4];
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	791a      	ldrb	r2, [r3, #4]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	70da      	strb	r2, [r3, #3]

    if (frame->data_len > SSP_MAX_DATA_LEN) return HAL_ERROR;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	78db      	ldrb	r3, [r3, #3]
 8004fb2:	2b40      	cmp	r3, #64	@ 0x40
 8004fb4:	d901      	bls.n	8004fba <SSP_ReceiveFrame+0x9a>
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e086      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>

    // Read data
    for (uint8_t i = 0; i < frame->data_len; i++) {
 8004fba:	2300      	movs	r3, #0
 8004fbc:	757b      	strb	r3, [r7, #21]
 8004fbe:	e01c      	b.n	8004ffa <SSP_ReceiveFrame+0xda>
        if (HAL_USART_Receive(husart, &buffer[index++], 1, 100) != HAL_OK) return HAL_TIMEOUT;
 8004fc0:	8afb      	ldrh	r3, [r7, #22]
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	82fa      	strh	r2, [r7, #22]
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	1899      	adds	r1, r3, r2
 8004fcc:	2364      	movs	r3, #100	@ 0x64
 8004fce:	2201      	movs	r2, #1
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f006 fcb5 	bl	800b940 <HAL_USART_Receive>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <SSP_ReceiveFrame+0xc0>
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e073      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>
        frame->data[i] = buffer[index - 1];
 8004fe0:	8afb      	ldrh	r3, [r7, #22]
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	441a      	add	r2, r3
 8004fe8:	7d7b      	ldrb	r3, [r7, #21]
 8004fea:	7811      	ldrb	r1, [r2, #0]
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	4413      	add	r3, r2
 8004ff0:	460a      	mov	r2, r1
 8004ff2:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < frame->data_len; i++) {
 8004ff4:	7d7b      	ldrb	r3, [r7, #21]
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	757b      	strb	r3, [r7, #21]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	78db      	ldrb	r3, [r3, #3]
 8004ffe:	7d7a      	ldrb	r2, [r7, #21]
 8005000:	429a      	cmp	r2, r3
 8005002:	d3dd      	bcc.n	8004fc0 <SSP_ReceiveFrame+0xa0>
    }

    // Read CRC and end flag
    if (HAL_USART_Receive(husart, &buffer[index++], 1, 100) != HAL_OK) return HAL_TIMEOUT;
 8005004:	8afb      	ldrh	r3, [r7, #22]
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	82fa      	strh	r2, [r7, #22]
 800500a:	461a      	mov	r2, r3
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	1899      	adds	r1, r3, r2
 8005010:	2364      	movs	r3, #100	@ 0x64
 8005012:	2201      	movs	r2, #1
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f006 fc93 	bl	800b940 <HAL_USART_Receive>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <SSP_ReceiveFrame+0x104>
 8005020:	2303      	movs	r3, #3
 8005022:	e051      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>
    if (HAL_USART_Receive(husart, &buffer[index++], 1, 100) != HAL_OK) return HAL_TIMEOUT;
 8005024:	8afb      	ldrh	r3, [r7, #22]
 8005026:	1c5a      	adds	r2, r3, #1
 8005028:	82fa      	strh	r2, [r7, #22]
 800502a:	461a      	mov	r2, r3
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	1899      	adds	r1, r3, r2
 8005030:	2364      	movs	r3, #100	@ 0x64
 8005032:	2201      	movs	r2, #1
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f006 fc83 	bl	800b940 <HAL_USART_Receive>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d001      	beq.n	8005044 <SSP_ReceiveFrame+0x124>
 8005040:	2303      	movs	r3, #3
 8005042:	e041      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>
    if (HAL_USART_Receive(husart, &buffer[index++], 1, 100) != HAL_OK) return HAL_TIMEOUT;
 8005044:	8afb      	ldrh	r3, [r7, #22]
 8005046:	1c5a      	adds	r2, r3, #1
 8005048:	82fa      	strh	r2, [r7, #22]
 800504a:	461a      	mov	r2, r3
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	1899      	adds	r1, r3, r2
 8005050:	2364      	movs	r3, #100	@ 0x64
 8005052:	2201      	movs	r2, #1
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f006 fc73 	bl	800b940 <HAL_USART_Receive>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <SSP_ReceiveFrame+0x144>
 8005060:	2303      	movs	r3, #3
 8005062:	e031      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>

    if (buffer[index - 1] != SSP_FLAG) return HAL_ERROR;
 8005064:	8afb      	ldrh	r3, [r7, #22]
 8005066:	3b01      	subs	r3, #1
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	4413      	add	r3, r2
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	2b7e      	cmp	r3, #126	@ 0x7e
 8005070:	d001      	beq.n	8005076 <SSP_ReceiveFrame+0x156>
 8005072:	2301      	movs	r3, #1
 8005074:	e028      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>

    frame->crc = (buffer[index - 3] << 8) | buffer[index - 2];
 8005076:	8afb      	ldrh	r3, [r7, #22]
 8005078:	3b03      	subs	r3, #3
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	4413      	add	r3, r2
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	b21b      	sxth	r3, r3
 8005082:	021b      	lsls	r3, r3, #8
 8005084:	b21a      	sxth	r2, r3
 8005086:	8afb      	ldrh	r3, [r7, #22]
 8005088:	3b02      	subs	r3, #2
 800508a:	68b9      	ldr	r1, [r7, #8]
 800508c:	440b      	add	r3, r1
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	b21b      	sxth	r3, r3
 8005092:	4313      	orrs	r3, r2
 8005094:	b21b      	sxth	r3, r3
 8005096:	b29a      	uxth	r2, r3
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    uint16_t calc_crc = SSP_CalculateCRC(&buffer[1], frame->data_len + 4);
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	1c5a      	adds	r2, r3, #1
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	78db      	ldrb	r3, [r3, #3]
 80050a6:	3304      	adds	r3, #4
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	4619      	mov	r1, r3
 80050ac:	4610      	mov	r0, r2
 80050ae:	f7ff fc49 	bl	8004944 <SSP_CalculateCRC>
 80050b2:	4603      	mov	r3, r0
 80050b4:	827b      	strh	r3, [r7, #18]
    if (frame->crc != calc_crc) return HAL_ERROR;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80050bc:	8a7a      	ldrh	r2, [r7, #18]
 80050be:	429a      	cmp	r2, r3
 80050c0:	d001      	beq.n	80050c6 <SSP_ReceiveFrame+0x1a6>
 80050c2:	2301      	movs	r3, #1
 80050c4:	e000      	b.n	80050c8 <SSP_ReceiveFrame+0x1a8>

    return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <SSP_RequestTime>:
  * @param  husart: Pointer to the USART handle
  * @param  time: Pointer to the time structure to fill
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef SSP_RequestTime(USART_HandleTypeDef *husart, SSP_TimeTypeDef *time)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b0a6      	sub	sp, #152	@ 0x98
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
    SSP_FrameTypeDef frame = {0};
 80050da:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80050de:	2246      	movs	r2, #70	@ 0x46
 80050e0:	2100      	movs	r1, #0
 80050e2:	4618      	mov	r0, r3
 80050e4:	f007 fece 	bl	800ce84 <memset>
    uint16_t frame_len;

    // Construct the time request frame
    frame.dest = SSP_ADDR_OBC;
 80050e8:	2302      	movs	r3, #2
 80050ea:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    frame.src = SSP_ADDR_EPS;
 80050ee:	2301      	movs	r3, #1
 80050f0:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
    frame.cmd_id = SSP_CMD_GTIME;
 80050f4:	2323      	movs	r3, #35	@ 0x23
 80050f6:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
    frame.data_len = 0;
 80050fa:	2300      	movs	r3, #0
 80050fc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

    SSP_ConstructFrame(&frame, ssp_tx_buffer, &frame_len);
 8005100:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8005104:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8005108:	4937      	ldr	r1, [pc, #220]	@ (80051e8 <SSP_RequestTime+0x118>)
 800510a:	4618      	mov	r0, r3
 800510c:	f7ff fe73 	bl	8004df6 <SSP_ConstructFrame>
    HAL_StatusTypeDef status = SSP_TransmitFrame(husart, ssp_tx_buffer, frame_len);
 8005110:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005114:	461a      	mov	r2, r3
 8005116:	4934      	ldr	r1, [pc, #208]	@ (80051e8 <SSP_RequestTime+0x118>)
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7ff feee 	bl	8004efa <SSP_TransmitFrame>
 800511e:	4603      	mov	r3, r0
 8005120:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (status != HAL_OK) return status;
 8005124:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8005128:	2b00      	cmp	r3, #0
 800512a:	d002      	beq.n	8005132 <SSP_RequestTime+0x62>
 800512c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8005130:	e056      	b.n	80051e0 <SSP_RequestTime+0x110>

    // Receive the ACK/NACK response
    SSP_FrameTypeDef response = {0};
 8005132:	f107 0308 	add.w	r3, r7, #8
 8005136:	2246      	movs	r2, #70	@ 0x46
 8005138:	2100      	movs	r1, #0
 800513a:	4618      	mov	r0, r3
 800513c:	f007 fea2 	bl	800ce84 <memset>
    status = SSP_ReceiveFrame(husart, ssp_rx_buffer, SSP_MAX_FRAME_LEN, &response);
 8005140:	f107 0308 	add.w	r3, r7, #8
 8005144:	2245      	movs	r2, #69	@ 0x45
 8005146:	4929      	ldr	r1, [pc, #164]	@ (80051ec <SSP_RequestTime+0x11c>)
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f7ff fee9 	bl	8004f20 <SSP_ReceiveFrame>
 800514e:	4603      	mov	r3, r0
 8005150:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (status != HAL_OK) return status;
 8005154:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8005158:	2b00      	cmp	r3, #0
 800515a:	d002      	beq.n	8005162 <SSP_RequestTime+0x92>
 800515c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8005160:	e03e      	b.n	80051e0 <SSP_RequestTime+0x110>

    if (response.dest != SSP_ADDR_EPS || (response.cmd_id != SSP_CMD_ACK && response.cmd_id != SSP_CMD_NACK)) {
 8005162:	7a3b      	ldrb	r3, [r7, #8]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d105      	bne.n	8005174 <SSP_RequestTime+0xa4>
 8005168:	7abb      	ldrb	r3, [r7, #10]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d004      	beq.n	8005178 <SSP_RequestTime+0xa8>
 800516e:	7abb      	ldrb	r3, [r7, #10]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d001      	beq.n	8005178 <SSP_RequestTime+0xa8>
        return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e033      	b.n	80051e0 <SSP_RequestTime+0x110>
    }

    if (response.cmd_id == SSP_CMD_NACK) {
 8005178:	7abb      	ldrb	r3, [r7, #10]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d101      	bne.n	8005182 <SSP_RequestTime+0xb2>
        return HAL_ERROR; // OBC rejected the request
 800517e:	2301      	movs	r3, #1
 8005180:	e02e      	b.n	80051e0 <SSP_RequestTime+0x110>
    }

    // Receive the time data in a separate frame
    status = SSP_ReceiveFrame(husart, ssp_rx_buffer, SSP_MAX_FRAME_LEN, &response);
 8005182:	f107 0308 	add.w	r3, r7, #8
 8005186:	2245      	movs	r2, #69	@ 0x45
 8005188:	4918      	ldr	r1, [pc, #96]	@ (80051ec <SSP_RequestTime+0x11c>)
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff fec8 	bl	8004f20 <SSP_ReceiveFrame>
 8005190:	4603      	mov	r3, r0
 8005192:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (status != HAL_OK) return status;
 8005196:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800519a:	2b00      	cmp	r3, #0
 800519c:	d002      	beq.n	80051a4 <SSP_RequestTime+0xd4>
 800519e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80051a2:	e01d      	b.n	80051e0 <SSP_RequestTime+0x110>

    if (response.dest != SSP_ADDR_EPS || response.cmd_id != (SSP_CMD_GTIME | SSP_FRAME_TYPE_REPLY) || response.data_len != 7) {
 80051a4:	7a3b      	ldrb	r3, [r7, #8]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d105      	bne.n	80051b6 <SSP_RequestTime+0xe6>
 80051aa:	7abb      	ldrb	r3, [r7, #10]
 80051ac:	2b63      	cmp	r3, #99	@ 0x63
 80051ae:	d102      	bne.n	80051b6 <SSP_RequestTime+0xe6>
 80051b0:	7afb      	ldrb	r3, [r7, #11]
 80051b2:	2b07      	cmp	r3, #7
 80051b4:	d001      	beq.n	80051ba <SSP_RequestTime+0xea>
        return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e012      	b.n	80051e0 <SSP_RequestTime+0x110>
    }

    // Unpack the time data
    time->year = (response.data[0] << 8) | response.data[1];
 80051ba:	7b7a      	ldrb	r2, [r7, #13]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	701a      	strb	r2, [r3, #0]
    time->month = response.data[2];
 80051c0:	7bba      	ldrb	r2, [r7, #14]
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	705a      	strb	r2, [r3, #1]
    time->day = response.data[3];
 80051c6:	7bfa      	ldrb	r2, [r7, #15]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	709a      	strb	r2, [r3, #2]
    time->hour = response.data[4];
 80051cc:	7c3a      	ldrb	r2, [r7, #16]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	70da      	strb	r2, [r3, #3]
    time->minute = response.data[5];
 80051d2:	7c7a      	ldrb	r2, [r7, #17]
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	711a      	strb	r2, [r3, #4]
    time->second = response.data[6];
 80051d8:	7cba      	ldrb	r2, [r7, #18]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3798      	adds	r7, #152	@ 0x98
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	20000650 	.word	0x20000650
 80051ec:	20000698 	.word	0x20000698

080051f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80051f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005228 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80051f4:	f7ff fa38 	bl	8004668 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80051f8:	480c      	ldr	r0, [pc, #48]	@ (800522c <LoopForever+0x6>)
  ldr r1, =_edata
 80051fa:	490d      	ldr	r1, [pc, #52]	@ (8005230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80051fc:	4a0d      	ldr	r2, [pc, #52]	@ (8005234 <LoopForever+0xe>)
  movs r3, #0
 80051fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005200:	e002      	b.n	8005208 <LoopCopyDataInit>

08005202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005206:	3304      	adds	r3, #4

08005208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800520a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800520c:	d3f9      	bcc.n	8005202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800520e:	4a0a      	ldr	r2, [pc, #40]	@ (8005238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005210:	4c0a      	ldr	r4, [pc, #40]	@ (800523c <LoopForever+0x16>)
  movs r3, #0
 8005212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005214:	e001      	b.n	800521a <LoopFillZerobss>

08005216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005218:	3204      	adds	r2, #4

0800521a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800521a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800521c:	d3fb      	bcc.n	8005216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800521e:	f007 feaf 	bl	800cf80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005222:	f7fd ffe9 	bl	80031f8 <main>

08005226 <LoopForever>:

LoopForever:
    b LoopForever
 8005226:	e7fe      	b.n	8005226 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005228:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800522c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005230:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8005234:	08011ed4 	.word	0x08011ed4
  ldr r2, =_sbss
 8005238:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 800523c:	20000830 	.word	0x20000830

08005240 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005240:	e7fe      	b.n	8005240 <ADC1_2_IRQHandler>

08005242 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b082      	sub	sp, #8
 8005246:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800524c:	2003      	movs	r0, #3
 800524e:	f001 fccf 	bl	8006bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005252:	200f      	movs	r0, #15
 8005254:	f000 f80e 	bl	8005274 <HAL_InitTick>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d002      	beq.n	8005264 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	71fb      	strb	r3, [r7, #7]
 8005262:	e001      	b.n	8005268 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005264:	f7fe fe88 	bl	8003f78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005268:	79fb      	ldrb	r3, [r7, #7]
}
 800526a:	4618      	mov	r0, r3
 800526c:	3708      	adds	r7, #8
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
	...

08005274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800527c:	2300      	movs	r3, #0
 800527e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005280:	4b17      	ldr	r3, [pc, #92]	@ (80052e0 <HAL_InitTick+0x6c>)
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d023      	beq.n	80052d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005288:	4b16      	ldr	r3, [pc, #88]	@ (80052e4 <HAL_InitTick+0x70>)
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	4b14      	ldr	r3, [pc, #80]	@ (80052e0 <HAL_InitTick+0x6c>)
 800528e:	781b      	ldrb	r3, [r3, #0]
 8005290:	4619      	mov	r1, r3
 8005292:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005296:	fbb3 f3f1 	udiv	r3, r3, r1
 800529a:	fbb2 f3f3 	udiv	r3, r2, r3
 800529e:	4618      	mov	r0, r3
 80052a0:	f001 fcd1 	bl	8006c46 <HAL_SYSTICK_Config>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10f      	bne.n	80052ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b0f      	cmp	r3, #15
 80052ae:	d809      	bhi.n	80052c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80052b0:	2200      	movs	r2, #0
 80052b2:	6879      	ldr	r1, [r7, #4]
 80052b4:	f04f 30ff 	mov.w	r0, #4294967295
 80052b8:	f001 fca5 	bl	8006c06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80052bc:	4a0a      	ldr	r2, [pc, #40]	@ (80052e8 <HAL_InitTick+0x74>)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6013      	str	r3, [r2, #0]
 80052c2:	e007      	b.n	80052d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	73fb      	strb	r3, [r7, #15]
 80052c8:	e004      	b.n	80052d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	73fb      	strb	r3, [r7, #15]
 80052ce:	e001      	b.n	80052d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	20000030 	.word	0x20000030
 80052e4:	20000028 	.word	0x20000028
 80052e8:	2000002c 	.word	0x2000002c

080052ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052ec:	b480      	push	{r7}
 80052ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80052f0:	4b06      	ldr	r3, [pc, #24]	@ (800530c <HAL_IncTick+0x20>)
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	461a      	mov	r2, r3
 80052f6:	4b06      	ldr	r3, [pc, #24]	@ (8005310 <HAL_IncTick+0x24>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4413      	add	r3, r2
 80052fc:	4a04      	ldr	r2, [pc, #16]	@ (8005310 <HAL_IncTick+0x24>)
 80052fe:	6013      	str	r3, [r2, #0]
}
 8005300:	bf00      	nop
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	20000030 	.word	0x20000030
 8005310:	200006e0 	.word	0x200006e0

08005314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
  return uwTick;
 8005318:	4b03      	ldr	r3, [pc, #12]	@ (8005328 <HAL_GetTick+0x14>)
 800531a:	681b      	ldr	r3, [r3, #0]
}
 800531c:	4618      	mov	r0, r3
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	200006e0 	.word	0x200006e0

0800532c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005334:	f7ff ffee 	bl	8005314 <HAL_GetTick>
 8005338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005344:	d005      	beq.n	8005352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005346:	4b0a      	ldr	r3, [pc, #40]	@ (8005370 <HAL_Delay+0x44>)
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	461a      	mov	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	4413      	add	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005352:	bf00      	nop
 8005354:	f7ff ffde 	bl	8005314 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	429a      	cmp	r2, r3
 8005362:	d8f7      	bhi.n	8005354 <HAL_Delay+0x28>
  {
  }
}
 8005364:	bf00      	nop
 8005366:	bf00      	nop
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	20000030 	.word	0x20000030

08005374 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	609a      	str	r2, [r3, #8]
}
 800538e:	bf00      	nop
 8005390:	370c      	adds	r7, #12
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800539a:	b480      	push	{r7}
 800539c:	b083      	sub	sp, #12
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	431a      	orrs	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	609a      	str	r2, [r3, #8]
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
 80053e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	3360      	adds	r3, #96	@ 0x60
 80053ee:	461a      	mov	r2, r3
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	4b08      	ldr	r3, [pc, #32]	@ (8005420 <LL_ADC_SetOffset+0x44>)
 80053fe:	4013      	ands	r3, r2
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	4313      	orrs	r3, r2
 800540c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005414:	bf00      	nop
 8005416:	371c      	adds	r7, #28
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr
 8005420:	03fff000 	.word	0x03fff000

08005424 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	3360      	adds	r3, #96	@ 0x60
 8005432:	461a      	mov	r2, r3
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005444:	4618      	mov	r0, r3
 8005446:	3714      	adds	r7, #20
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005450:	b480      	push	{r7}
 8005452:	b087      	sub	sp, #28
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	3360      	adds	r3, #96	@ 0x60
 8005460:	461a      	mov	r2, r3
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	4413      	add	r3, r2
 8005468:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	431a      	orrs	r2, r3
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800547a:	bf00      	nop
 800547c:	371c      	adds	r7, #28
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005496:	2b00      	cmp	r3, #0
 8005498:	d101      	bne.n	800549e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800549a:	2301      	movs	r3, #1
 800549c:	e000      	b.n	80054a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b087      	sub	sp, #28
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	3330      	adds	r3, #48	@ 0x30
 80054bc:	461a      	mov	r2, r3
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	0a1b      	lsrs	r3, r3, #8
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	f003 030c 	and.w	r3, r3, #12
 80054c8:	4413      	add	r3, r2
 80054ca:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	f003 031f 	and.w	r3, r3, #31
 80054d6:	211f      	movs	r1, #31
 80054d8:	fa01 f303 	lsl.w	r3, r1, r3
 80054dc:	43db      	mvns	r3, r3
 80054de:	401a      	ands	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	0e9b      	lsrs	r3, r3, #26
 80054e4:	f003 011f 	and.w	r1, r3, #31
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	f003 031f 	and.w	r3, r3, #31
 80054ee:	fa01 f303 	lsl.w	r3, r1, r3
 80054f2:	431a      	orrs	r2, r3
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80054f8:	bf00      	nop
 80054fa:	371c      	adds	r7, #28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005504:	b480      	push	{r7}
 8005506:	b087      	sub	sp, #28
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	3314      	adds	r3, #20
 8005514:	461a      	mov	r2, r3
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	0e5b      	lsrs	r3, r3, #25
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	4413      	add	r3, r2
 8005522:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	0d1b      	lsrs	r3, r3, #20
 800552c:	f003 031f 	and.w	r3, r3, #31
 8005530:	2107      	movs	r1, #7
 8005532:	fa01 f303 	lsl.w	r3, r1, r3
 8005536:	43db      	mvns	r3, r3
 8005538:	401a      	ands	r2, r3
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	0d1b      	lsrs	r3, r3, #20
 800553e:	f003 031f 	and.w	r3, r3, #31
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	fa01 f303 	lsl.w	r3, r1, r3
 8005548:	431a      	orrs	r2, r3
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800554e:	bf00      	nop
 8005550:	371c      	adds	r7, #28
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
	...

0800555c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005574:	43db      	mvns	r3, r3
 8005576:	401a      	ands	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f003 0318 	and.w	r3, r3, #24
 800557e:	4908      	ldr	r1, [pc, #32]	@ (80055a0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005580:	40d9      	lsrs	r1, r3
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	400b      	ands	r3, r1
 8005586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800558a:	431a      	orrs	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005592:	bf00      	nop
 8005594:	3714      	adds	r7, #20
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	0007ffff 	.word	0x0007ffff

080055a4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 031f 	and.w	r3, r3, #31
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80055ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	6093      	str	r3, [r2, #8]
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005610:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005614:	d101      	bne.n	800561a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005616:	2301      	movs	r3, #1
 8005618:	e000      	b.n	800561c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005638:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800563c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005664:	d101      	bne.n	800566a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005666:	2301      	movs	r3, #1
 8005668:	e000      	b.n	800566c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005688:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800568c:	f043 0201 	orr.w	r2, r3, #1
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80056b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80056b4:	f043 0202 	orr.w	r2, r3, #2
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d101      	bne.n	80056e0 <LL_ADC_IsEnabled+0x18>
 80056dc:	2301      	movs	r3, #1
 80056de:	e000      	b.n	80056e2 <LL_ADC_IsEnabled+0x1a>
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr

080056ee <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80056ee:	b480      	push	{r7}
 80056f0:	b083      	sub	sp, #12
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f003 0302 	and.w	r3, r3, #2
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d101      	bne.n	8005706 <LL_ADC_IsDisableOngoing+0x18>
 8005702:	2301      	movs	r3, #1
 8005704:	e000      	b.n	8005708 <LL_ADC_IsDisableOngoing+0x1a>
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005724:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005728:	f043 0204 	orr.w	r2, r3, #4
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800574c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005750:	f043 0210 	orr.w	r2, r3, #16
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f003 0304 	and.w	r3, r3, #4
 8005774:	2b04      	cmp	r3, #4
 8005776:	d101      	bne.n	800577c <LL_ADC_REG_IsConversionOngoing+0x18>
 8005778:	2301      	movs	r3, #1
 800577a:	e000      	b.n	800577e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800578a:	b480      	push	{r7}
 800578c:	b083      	sub	sp, #12
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800579a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800579e:	f043 0220 	orr.w	r2, r3, #32
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80057a6:	bf00      	nop
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b083      	sub	sp, #12
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f003 0308 	and.w	r3, r3, #8
 80057c2:	2b08      	cmp	r3, #8
 80057c4:	d101      	bne.n	80057ca <LL_ADC_INJ_IsConversionOngoing+0x18>
 80057c6:	2301      	movs	r3, #1
 80057c8:	e000      	b.n	80057cc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80057ca:	2300      	movs	r3, #0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80057d8:	b590      	push	{r4, r7, lr}
 80057da:	b089      	sub	sp, #36	@ 0x24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057e0:	2300      	movs	r3, #0
 80057e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e130      	b.n	8005a54 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d109      	bne.n	8005814 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f7fe fbdd 	bl	8003fc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4618      	mov	r0, r3
 800581a:	f7ff fef1 	bl	8005600 <LL_ADC_IsDeepPowerDownEnabled>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d004      	beq.n	800582e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff fed7 	bl	80055dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff ff0c 	bl	8005650 <LL_ADC_IsInternalRegulatorEnabled>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d115      	bne.n	800586a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4618      	mov	r0, r3
 8005844:	f7ff fef0 	bl	8005628 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005848:	4b84      	ldr	r3, [pc, #528]	@ (8005a5c <HAL_ADC_Init+0x284>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	099b      	lsrs	r3, r3, #6
 800584e:	4a84      	ldr	r2, [pc, #528]	@ (8005a60 <HAL_ADC_Init+0x288>)
 8005850:	fba2 2303 	umull	r2, r3, r2, r3
 8005854:	099b      	lsrs	r3, r3, #6
 8005856:	3301      	adds	r3, #1
 8005858:	005b      	lsls	r3, r3, #1
 800585a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800585c:	e002      	b.n	8005864 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	3b01      	subs	r3, #1
 8005862:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1f9      	bne.n	800585e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff feee 	bl	8005650 <LL_ADC_IsInternalRegulatorEnabled>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10d      	bne.n	8005896 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587e:	f043 0210 	orr.w	r2, r3, #16
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800588a:	f043 0201 	orr.w	r2, r3, #1
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4618      	mov	r0, r3
 800589c:	f7ff ff62 	bl	8005764 <LL_ADC_REG_IsConversionOngoing>
 80058a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a6:	f003 0310 	and.w	r3, r3, #16
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	f040 80c9 	bne.w	8005a42 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f040 80c5 	bne.w	8005a42 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058bc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80058c0:	f043 0202 	orr.w	r2, r3, #2
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff fefb 	bl	80056c8 <LL_ADC_IsEnabled>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d115      	bne.n	8005904 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058d8:	4862      	ldr	r0, [pc, #392]	@ (8005a64 <HAL_ADC_Init+0x28c>)
 80058da:	f7ff fef5 	bl	80056c8 <LL_ADC_IsEnabled>
 80058de:	4604      	mov	r4, r0
 80058e0:	4861      	ldr	r0, [pc, #388]	@ (8005a68 <HAL_ADC_Init+0x290>)
 80058e2:	f7ff fef1 	bl	80056c8 <LL_ADC_IsEnabled>
 80058e6:	4603      	mov	r3, r0
 80058e8:	431c      	orrs	r4, r3
 80058ea:	4860      	ldr	r0, [pc, #384]	@ (8005a6c <HAL_ADC_Init+0x294>)
 80058ec:	f7ff feec 	bl	80056c8 <LL_ADC_IsEnabled>
 80058f0:	4603      	mov	r3, r0
 80058f2:	4323      	orrs	r3, r4
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d105      	bne.n	8005904 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	4619      	mov	r1, r3
 80058fe:	485c      	ldr	r0, [pc, #368]	@ (8005a70 <HAL_ADC_Init+0x298>)
 8005900:	f7ff fd38 	bl	8005374 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	7e5b      	ldrb	r3, [r3, #25]
 8005908:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800590e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005914:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800591a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005922:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005924:	4313      	orrs	r3, r2
 8005926:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d106      	bne.n	8005940 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005936:	3b01      	subs	r3, #1
 8005938:	045b      	lsls	r3, r3, #17
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	4313      	orrs	r3, r2
 800593e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005944:	2b00      	cmp	r3, #0
 8005946:	d009      	beq.n	800595c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005954:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	4313      	orrs	r3, r2
 800595a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68da      	ldr	r2, [r3, #12]
 8005962:	4b44      	ldr	r3, [pc, #272]	@ (8005a74 <HAL_ADC_Init+0x29c>)
 8005964:	4013      	ands	r3, r2
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	69b9      	ldr	r1, [r7, #24]
 800596c:	430b      	orrs	r3, r1
 800596e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff ff1c 	bl	80057b2 <LL_ADC_INJ_IsConversionOngoing>
 800597a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d13d      	bne.n	80059fe <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d13a      	bne.n	80059fe <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800598c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005994:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005996:	4313      	orrs	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059a4:	f023 0302 	bic.w	r3, r3, #2
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	6812      	ldr	r2, [r2, #0]
 80059ac:	69b9      	ldr	r1, [r7, #24]
 80059ae:	430b      	orrs	r3, r1
 80059b0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d118      	bne.n	80059ee <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80059c6:	f023 0304 	bic.w	r3, r3, #4
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80059d2:	4311      	orrs	r1, r2
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80059d8:	4311      	orrs	r1, r2
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80059de:	430a      	orrs	r2, r1
 80059e0:	431a      	orrs	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f042 0201 	orr.w	r2, r2, #1
 80059ea:	611a      	str	r2, [r3, #16]
 80059ec:	e007      	b.n	80059fe <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	691a      	ldr	r2, [r3, #16]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0201 	bic.w	r2, r2, #1
 80059fc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d10c      	bne.n	8005a20 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a0c:	f023 010f 	bic.w	r1, r3, #15
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	1e5a      	subs	r2, r3, #1
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a1e:	e007      	b.n	8005a30 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 020f 	bic.w	r2, r2, #15
 8005a2e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a34:	f023 0303 	bic.w	r3, r3, #3
 8005a38:	f043 0201 	orr.w	r2, r3, #1
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005a40:	e007      	b.n	8005a52 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a46:	f043 0210 	orr.w	r2, r3, #16
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005a52:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3724      	adds	r7, #36	@ 0x24
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd90      	pop	{r4, r7, pc}
 8005a5c:	20000028 	.word	0x20000028
 8005a60:	053e2d63 	.word	0x053e2d63
 8005a64:	50040000 	.word	0x50040000
 8005a68:	50040100 	.word	0x50040100
 8005a6c:	50040200 	.word	0x50040200
 8005a70:	50040300 	.word	0x50040300
 8005a74:	fff0c007 	.word	0xfff0c007

08005a78 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b086      	sub	sp, #24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a80:	4857      	ldr	r0, [pc, #348]	@ (8005be0 <HAL_ADC_Start+0x168>)
 8005a82:	f7ff fd8f 	bl	80055a4 <LL_ADC_GetMultimode>
 8005a86:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f7ff fe69 	bl	8005764 <LL_ADC_REG_IsConversionOngoing>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f040 809c 	bne.w	8005bd2 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d101      	bne.n	8005aa8 <HAL_ADC_Start+0x30>
 8005aa4:	2302      	movs	r3, #2
 8005aa6:	e097      	b.n	8005bd8 <HAL_ADC_Start+0x160>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 fe63 	bl	800677c <ADC_Enable>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005aba:	7dfb      	ldrb	r3, [r7, #23]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f040 8083 	bne.w	8005bc8 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005aca:	f023 0301 	bic.w	r3, r3, #1
 8005ace:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a42      	ldr	r2, [pc, #264]	@ (8005be4 <HAL_ADC_Start+0x16c>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d002      	beq.n	8005ae6 <HAL_ADC_Start+0x6e>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	e000      	b.n	8005ae8 <HAL_ADC_Start+0x70>
 8005ae6:	4b40      	ldr	r3, [pc, #256]	@ (8005be8 <HAL_ADC_Start+0x170>)
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d002      	beq.n	8005af6 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d105      	bne.n	8005b02 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005afa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b0e:	d106      	bne.n	8005b1e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b14:	f023 0206 	bic.w	r2, r3, #6
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b1c:	e002      	b.n	8005b24 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	221c      	movs	r2, #28
 8005b2a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a2a      	ldr	r2, [pc, #168]	@ (8005be4 <HAL_ADC_Start+0x16c>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d002      	beq.n	8005b44 <HAL_ADC_Start+0xcc>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	e000      	b.n	8005b46 <HAL_ADC_Start+0xce>
 8005b44:	4b28      	ldr	r3, [pc, #160]	@ (8005be8 <HAL_ADC_Start+0x170>)
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	6812      	ldr	r2, [r2, #0]
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d008      	beq.n	8005b60 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d005      	beq.n	8005b60 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	2b05      	cmp	r3, #5
 8005b58:	d002      	beq.n	8005b60 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	2b09      	cmp	r3, #9
 8005b5e:	d114      	bne.n	8005b8a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d007      	beq.n	8005b7e <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b72:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005b76:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7ff fdc6 	bl	8005714 <LL_ADC_REG_StartConversion>
 8005b88:	e025      	b.n	8005bd6 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b8e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a12      	ldr	r2, [pc, #72]	@ (8005be4 <HAL_ADC_Start+0x16c>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d002      	beq.n	8005ba6 <HAL_ADC_Start+0x12e>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	e000      	b.n	8005ba8 <HAL_ADC_Start+0x130>
 8005ba6:	4b10      	ldr	r3, [pc, #64]	@ (8005be8 <HAL_ADC_Start+0x170>)
 8005ba8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00f      	beq.n	8005bd6 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005bbe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	655a      	str	r2, [r3, #84]	@ 0x54
 8005bc6:	e006      	b.n	8005bd6 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005bd0:	e001      	b.n	8005bd6 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005bd2:	2302      	movs	r3, #2
 8005bd4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005bd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	50040300 	.word	0x50040300
 8005be4:	50040100 	.word	0x50040100
 8005be8:	50040000 	.word	0x50040000

08005bec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d101      	bne.n	8005c02 <HAL_ADC_Stop+0x16>
 8005bfe:	2302      	movs	r3, #2
 8005c00:	e023      	b.n	8005c4a <HAL_ADC_Stop+0x5e>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005c0a:	2103      	movs	r1, #3
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 fcf9 	bl	8006604 <ADC_ConversionStop>
 8005c12:	4603      	mov	r3, r0
 8005c14:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005c16:	7bfb      	ldrb	r3, [r7, #15]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d111      	bne.n	8005c40 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 fe33 	bl	8006888 <ADC_Disable>
 8005c22:	4603      	mov	r3, r0
 8005c24:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005c26:	7bfb      	ldrb	r3, [r7, #15]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d109      	bne.n	8005c40 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005c34:	f023 0301 	bic.w	r3, r3, #1
 8005c38:	f043 0201 	orr.w	r2, r3, #1
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
	...

08005c54 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b088      	sub	sp, #32
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c5e:	4866      	ldr	r0, [pc, #408]	@ (8005df8 <HAL_ADC_PollForConversion+0x1a4>)
 8005c60:	f7ff fca0 	bl	80055a4 <LL_ADC_GetMultimode>
 8005c64:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d102      	bne.n	8005c74 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8005c6e:	2308      	movs	r3, #8
 8005c70:	61fb      	str	r3, [r7, #28]
 8005c72:	e02a      	b.n	8005cca <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d005      	beq.n	8005c86 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	2b05      	cmp	r3, #5
 8005c7e:	d002      	beq.n	8005c86 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2b09      	cmp	r3, #9
 8005c84:	d111      	bne.n	8005caa <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d007      	beq.n	8005ca4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c98:	f043 0220 	orr.w	r2, r3, #32
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e0a4      	b.n	8005dee <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005ca4:	2304      	movs	r3, #4
 8005ca6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005ca8:	e00f      	b.n	8005cca <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005caa:	4853      	ldr	r0, [pc, #332]	@ (8005df8 <HAL_ADC_PollForConversion+0x1a4>)
 8005cac:	f7ff fc88 	bl	80055c0 <LL_ADC_GetMultiDMATransfer>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d007      	beq.n	8005cc6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cba:	f043 0220 	orr.w	r2, r3, #32
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e093      	b.n	8005dee <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005cc6:	2304      	movs	r3, #4
 8005cc8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005cca:	f7ff fb23 	bl	8005314 <HAL_GetTick>
 8005cce:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005cd0:	e021      	b.n	8005d16 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd8:	d01d      	beq.n	8005d16 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005cda:	f7ff fb1b 	bl	8005314 <HAL_GetTick>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	683a      	ldr	r2, [r7, #0]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d302      	bcc.n	8005cf0 <HAL_ADC_PollForConversion+0x9c>
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d112      	bne.n	8005d16 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10b      	bne.n	8005d16 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d02:	f043 0204 	orr.w	r2, r3, #4
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e06b      	b.n	8005dee <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	4013      	ands	r3, r2
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d0d6      	beq.n	8005cd2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7ff fba6 	bl	8005486 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d01c      	beq.n	8005d7a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	7e5b      	ldrb	r3, [r3, #25]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d118      	bne.n	8005d7a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b08      	cmp	r3, #8
 8005d54:	d111      	bne.n	8005d7a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d5a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d105      	bne.n	8005d7a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d72:	f043 0201 	orr.w	r2, r3, #1
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005dfc <HAL_ADC_PollForConversion+0x1a8>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d002      	beq.n	8005d8a <HAL_ADC_PollForConversion+0x136>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	e000      	b.n	8005d8c <HAL_ADC_PollForConversion+0x138>
 8005d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8005e00 <HAL_ADC_PollForConversion+0x1ac>)
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	6812      	ldr	r2, [r2, #0]
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d008      	beq.n	8005da6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d005      	beq.n	8005da6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	2b05      	cmp	r3, #5
 8005d9e:	d002      	beq.n	8005da6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	2b09      	cmp	r3, #9
 8005da4:	d104      	bne.n	8005db0 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	61bb      	str	r3, [r7, #24]
 8005dae:	e00c      	b.n	8005dca <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a11      	ldr	r2, [pc, #68]	@ (8005dfc <HAL_ADC_PollForConversion+0x1a8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d002      	beq.n	8005dc0 <HAL_ADC_PollForConversion+0x16c>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	e000      	b.n	8005dc2 <HAL_ADC_PollForConversion+0x16e>
 8005dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8005e00 <HAL_ADC_PollForConversion+0x1ac>)
 8005dc2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	2b08      	cmp	r3, #8
 8005dce:	d104      	bne.n	8005dda <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2208      	movs	r2, #8
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	e008      	b.n	8005dec <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d103      	bne.n	8005dec <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	220c      	movs	r2, #12
 8005dea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3720      	adds	r7, #32
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	50040300 	.word	0x50040300
 8005dfc:	50040100 	.word	0x50040100
 8005e00:	50040000 	.word	0x50040000

08005e04 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	370c      	adds	r7, #12
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
	...

08005e20 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b0b6      	sub	sp, #216	@ 0xd8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005e30:	2300      	movs	r3, #0
 8005e32:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d101      	bne.n	8005e42 <HAL_ADC_ConfigChannel+0x22>
 8005e3e:	2302      	movs	r3, #2
 8005e40:	e3c9      	b.n	80065d6 <HAL_ADC_ConfigChannel+0x7b6>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7ff fc88 	bl	8005764 <LL_ADC_REG_IsConversionOngoing>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f040 83aa 	bne.w	80065b0 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	2b05      	cmp	r3, #5
 8005e6a:	d824      	bhi.n	8005eb6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	3b02      	subs	r3, #2
 8005e72:	2b03      	cmp	r3, #3
 8005e74:	d81b      	bhi.n	8005eae <HAL_ADC_ConfigChannel+0x8e>
 8005e76:	a201      	add	r2, pc, #4	@ (adr r2, 8005e7c <HAL_ADC_ConfigChannel+0x5c>)
 8005e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e7c:	08005e8d 	.word	0x08005e8d
 8005e80:	08005e95 	.word	0x08005e95
 8005e84:	08005e9d 	.word	0x08005e9d
 8005e88:	08005ea5 	.word	0x08005ea5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8005e8c:	230c      	movs	r3, #12
 8005e8e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005e92:	e010      	b.n	8005eb6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8005e94:	2312      	movs	r3, #18
 8005e96:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005e9a:	e00c      	b.n	8005eb6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8005e9c:	2318      	movs	r3, #24
 8005e9e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005ea2:	e008      	b.n	8005eb6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8005ea4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005eac:	e003      	b.n	8005eb6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8005eae:	2306      	movs	r3, #6
 8005eb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005eb4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6818      	ldr	r0, [r3, #0]
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005ec4:	f7ff faf2 	bl	80054ac <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff fc49 	bl	8005764 <LL_ADC_REG_IsConversionOngoing>
 8005ed2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7ff fc69 	bl	80057b2 <LL_ADC_INJ_IsConversionOngoing>
 8005ee0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ee4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f040 81a4 	bne.w	8006236 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005eee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f040 819f 	bne.w	8006236 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6818      	ldr	r0, [r3, #0]
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	6819      	ldr	r1, [r3, #0]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	461a      	mov	r2, r3
 8005f06:	f7ff fafd 	bl	8005504 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	695a      	ldr	r2, [r3, #20]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	08db      	lsrs	r3, r3, #3
 8005f16:	f003 0303 	and.w	r3, r3, #3
 8005f1a:	005b      	lsls	r3, r3, #1
 8005f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	d00a      	beq.n	8005f42 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6818      	ldr	r0, [r3, #0]
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	6919      	ldr	r1, [r3, #16]
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f3c:	f7ff fa4e 	bl	80053dc <LL_ADC_SetOffset>
 8005f40:	e179      	b.n	8006236 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2100      	movs	r1, #0
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7ff fa6b 	bl	8005424 <LL_ADC_GetOffsetChannel>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10a      	bne.n	8005f6e <HAL_ADC_ConfigChannel+0x14e>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff fa60 	bl	8005424 <LL_ADC_GetOffsetChannel>
 8005f64:	4603      	mov	r3, r0
 8005f66:	0e9b      	lsrs	r3, r3, #26
 8005f68:	f003 021f 	and.w	r2, r3, #31
 8005f6c:	e01e      	b.n	8005fac <HAL_ADC_ConfigChannel+0x18c>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2100      	movs	r1, #0
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff fa55 	bl	8005424 <LL_ADC_GetOffsetChannel>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005f84:	fa93 f3a3 	rbit	r3, r3
 8005f88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005f8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005f90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005f94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005f9c:	2320      	movs	r3, #32
 8005f9e:	e004      	b.n	8005faa <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8005fa0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005fa4:	fab3 f383 	clz	r3, r3
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d105      	bne.n	8005fc4 <HAL_ADC_ConfigChannel+0x1a4>
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	0e9b      	lsrs	r3, r3, #26
 8005fbe:	f003 031f 	and.w	r3, r3, #31
 8005fc2:	e018      	b.n	8005ff6 <HAL_ADC_ConfigChannel+0x1d6>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005fd0:	fa93 f3a3 	rbit	r3, r3
 8005fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005fd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005fdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8005fe0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8005fe8:	2320      	movs	r3, #32
 8005fea:	e004      	b.n	8005ff6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8005fec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ff0:	fab3 f383 	clz	r3, r3
 8005ff4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d106      	bne.n	8006008 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2200      	movs	r2, #0
 8006000:	2100      	movs	r1, #0
 8006002:	4618      	mov	r0, r3
 8006004:	f7ff fa24 	bl	8005450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2101      	movs	r1, #1
 800600e:	4618      	mov	r0, r3
 8006010:	f7ff fa08 	bl	8005424 <LL_ADC_GetOffsetChannel>
 8006014:	4603      	mov	r3, r0
 8006016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800601a:	2b00      	cmp	r3, #0
 800601c:	d10a      	bne.n	8006034 <HAL_ADC_ConfigChannel+0x214>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2101      	movs	r1, #1
 8006024:	4618      	mov	r0, r3
 8006026:	f7ff f9fd 	bl	8005424 <LL_ADC_GetOffsetChannel>
 800602a:	4603      	mov	r3, r0
 800602c:	0e9b      	lsrs	r3, r3, #26
 800602e:	f003 021f 	and.w	r2, r3, #31
 8006032:	e01e      	b.n	8006072 <HAL_ADC_ConfigChannel+0x252>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2101      	movs	r1, #1
 800603a:	4618      	mov	r0, r3
 800603c:	f7ff f9f2 	bl	8005424 <LL_ADC_GetOffsetChannel>
 8006040:	4603      	mov	r3, r0
 8006042:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006046:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800604a:	fa93 f3a3 	rbit	r3, r3
 800604e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8006052:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006056:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800605a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800605e:	2b00      	cmp	r3, #0
 8006060:	d101      	bne.n	8006066 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8006062:	2320      	movs	r3, #32
 8006064:	e004      	b.n	8006070 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8006066:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800606a:	fab3 f383 	clz	r3, r3
 800606e:	b2db      	uxtb	r3, r3
 8006070:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800607a:	2b00      	cmp	r3, #0
 800607c:	d105      	bne.n	800608a <HAL_ADC_ConfigChannel+0x26a>
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	0e9b      	lsrs	r3, r3, #26
 8006084:	f003 031f 	and.w	r3, r3, #31
 8006088:	e018      	b.n	80060bc <HAL_ADC_ConfigChannel+0x29c>
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006092:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006096:	fa93 f3a3 	rbit	r3, r3
 800609a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800609e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80060a2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80060a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80060ae:	2320      	movs	r3, #32
 80060b0:	e004      	b.n	80060bc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80060b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060b6:	fab3 f383 	clz	r3, r3
 80060ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80060bc:	429a      	cmp	r2, r3
 80060be:	d106      	bne.n	80060ce <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2200      	movs	r2, #0
 80060c6:	2101      	movs	r1, #1
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7ff f9c1 	bl	8005450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2102      	movs	r1, #2
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7ff f9a5 	bl	8005424 <LL_ADC_GetOffsetChannel>
 80060da:	4603      	mov	r3, r0
 80060dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10a      	bne.n	80060fa <HAL_ADC_ConfigChannel+0x2da>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2102      	movs	r1, #2
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff f99a 	bl	8005424 <LL_ADC_GetOffsetChannel>
 80060f0:	4603      	mov	r3, r0
 80060f2:	0e9b      	lsrs	r3, r3, #26
 80060f4:	f003 021f 	and.w	r2, r3, #31
 80060f8:	e01e      	b.n	8006138 <HAL_ADC_ConfigChannel+0x318>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2102      	movs	r1, #2
 8006100:	4618      	mov	r0, r3
 8006102:	f7ff f98f 	bl	8005424 <LL_ADC_GetOffsetChannel>
 8006106:	4603      	mov	r3, r0
 8006108:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800610c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006110:	fa93 f3a3 	rbit	r3, r3
 8006114:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8006118:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800611c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006120:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006124:	2b00      	cmp	r3, #0
 8006126:	d101      	bne.n	800612c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8006128:	2320      	movs	r3, #32
 800612a:	e004      	b.n	8006136 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800612c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006130:	fab3 f383 	clz	r3, r3
 8006134:	b2db      	uxtb	r3, r3
 8006136:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006140:	2b00      	cmp	r3, #0
 8006142:	d105      	bne.n	8006150 <HAL_ADC_ConfigChannel+0x330>
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	0e9b      	lsrs	r3, r3, #26
 800614a:	f003 031f 	and.w	r3, r3, #31
 800614e:	e014      	b.n	800617a <HAL_ADC_ConfigChannel+0x35a>
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006156:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006158:	fa93 f3a3 	rbit	r3, r3
 800615c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800615e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006160:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006164:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006168:	2b00      	cmp	r3, #0
 800616a:	d101      	bne.n	8006170 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800616c:	2320      	movs	r3, #32
 800616e:	e004      	b.n	800617a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8006170:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006174:	fab3 f383 	clz	r3, r3
 8006178:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800617a:	429a      	cmp	r2, r3
 800617c:	d106      	bne.n	800618c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2200      	movs	r2, #0
 8006184:	2102      	movs	r1, #2
 8006186:	4618      	mov	r0, r3
 8006188:	f7ff f962 	bl	8005450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2103      	movs	r1, #3
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff f946 	bl	8005424 <LL_ADC_GetOffsetChannel>
 8006198:	4603      	mov	r3, r0
 800619a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d10a      	bne.n	80061b8 <HAL_ADC_ConfigChannel+0x398>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2103      	movs	r1, #3
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7ff f93b 	bl	8005424 <LL_ADC_GetOffsetChannel>
 80061ae:	4603      	mov	r3, r0
 80061b0:	0e9b      	lsrs	r3, r3, #26
 80061b2:	f003 021f 	and.w	r2, r3, #31
 80061b6:	e017      	b.n	80061e8 <HAL_ADC_ConfigChannel+0x3c8>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2103      	movs	r1, #3
 80061be:	4618      	mov	r0, r3
 80061c0:	f7ff f930 	bl	8005424 <LL_ADC_GetOffsetChannel>
 80061c4:	4603      	mov	r3, r0
 80061c6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061ca:	fa93 f3a3 	rbit	r3, r3
 80061ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80061d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061d2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80061d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80061da:	2320      	movs	r3, #32
 80061dc:	e003      	b.n	80061e6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80061de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061e0:	fab3 f383 	clz	r3, r3
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d105      	bne.n	8006200 <HAL_ADC_ConfigChannel+0x3e0>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	0e9b      	lsrs	r3, r3, #26
 80061fa:	f003 031f 	and.w	r3, r3, #31
 80061fe:	e011      	b.n	8006224 <HAL_ADC_ConfigChannel+0x404>
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006206:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006208:	fa93 f3a3 	rbit	r3, r3
 800620c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800620e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006210:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006212:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8006218:	2320      	movs	r3, #32
 800621a:	e003      	b.n	8006224 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800621c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800621e:	fab3 f383 	clz	r3, r3
 8006222:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006224:	429a      	cmp	r2, r3
 8006226:	d106      	bne.n	8006236 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2200      	movs	r2, #0
 800622e:	2103      	movs	r1, #3
 8006230:	4618      	mov	r0, r3
 8006232:	f7ff f90d 	bl	8005450 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4618      	mov	r0, r3
 800623c:	f7ff fa44 	bl	80056c8 <LL_ADC_IsEnabled>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	f040 8140 	bne.w	80064c8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6818      	ldr	r0, [r3, #0]
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	6819      	ldr	r1, [r3, #0]
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	461a      	mov	r2, r3
 8006256:	f7ff f981 	bl	800555c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	4a8f      	ldr	r2, [pc, #572]	@ (800649c <HAL_ADC_ConfigChannel+0x67c>)
 8006260:	4293      	cmp	r3, r2
 8006262:	f040 8131 	bne.w	80064c8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006272:	2b00      	cmp	r3, #0
 8006274:	d10b      	bne.n	800628e <HAL_ADC_ConfigChannel+0x46e>
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	0e9b      	lsrs	r3, r3, #26
 800627c:	3301      	adds	r3, #1
 800627e:	f003 031f 	and.w	r3, r3, #31
 8006282:	2b09      	cmp	r3, #9
 8006284:	bf94      	ite	ls
 8006286:	2301      	movls	r3, #1
 8006288:	2300      	movhi	r3, #0
 800628a:	b2db      	uxtb	r3, r3
 800628c:	e019      	b.n	80062c2 <HAL_ADC_ConfigChannel+0x4a2>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006294:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006296:	fa93 f3a3 	rbit	r3, r3
 800629a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800629c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800629e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80062a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80062a6:	2320      	movs	r3, #32
 80062a8:	e003      	b.n	80062b2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80062aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062ac:	fab3 f383 	clz	r3, r3
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	3301      	adds	r3, #1
 80062b4:	f003 031f 	and.w	r3, r3, #31
 80062b8:	2b09      	cmp	r3, #9
 80062ba:	bf94      	ite	ls
 80062bc:	2301      	movls	r3, #1
 80062be:	2300      	movhi	r3, #0
 80062c0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d079      	beq.n	80063ba <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d107      	bne.n	80062e2 <HAL_ADC_ConfigChannel+0x4c2>
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	0e9b      	lsrs	r3, r3, #26
 80062d8:	3301      	adds	r3, #1
 80062da:	069b      	lsls	r3, r3, #26
 80062dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80062e0:	e015      	b.n	800630e <HAL_ADC_ConfigChannel+0x4ee>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062ea:	fa93 f3a3 	rbit	r3, r3
 80062ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80062f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062f2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80062f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80062fa:	2320      	movs	r3, #32
 80062fc:	e003      	b.n	8006306 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80062fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006300:	fab3 f383 	clz	r3, r3
 8006304:	b2db      	uxtb	r3, r3
 8006306:	3301      	adds	r3, #1
 8006308:	069b      	lsls	r3, r3, #26
 800630a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006316:	2b00      	cmp	r3, #0
 8006318:	d109      	bne.n	800632e <HAL_ADC_ConfigChannel+0x50e>
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	0e9b      	lsrs	r3, r3, #26
 8006320:	3301      	adds	r3, #1
 8006322:	f003 031f 	and.w	r3, r3, #31
 8006326:	2101      	movs	r1, #1
 8006328:	fa01 f303 	lsl.w	r3, r1, r3
 800632c:	e017      	b.n	800635e <HAL_ADC_ConfigChannel+0x53e>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006336:	fa93 f3a3 	rbit	r3, r3
 800633a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800633c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800633e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006340:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8006346:	2320      	movs	r3, #32
 8006348:	e003      	b.n	8006352 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800634a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800634c:	fab3 f383 	clz	r3, r3
 8006350:	b2db      	uxtb	r3, r3
 8006352:	3301      	adds	r3, #1
 8006354:	f003 031f 	and.w	r3, r3, #31
 8006358:	2101      	movs	r1, #1
 800635a:	fa01 f303 	lsl.w	r3, r1, r3
 800635e:	ea42 0103 	orr.w	r1, r2, r3
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800636a:	2b00      	cmp	r3, #0
 800636c:	d10a      	bne.n	8006384 <HAL_ADC_ConfigChannel+0x564>
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	0e9b      	lsrs	r3, r3, #26
 8006374:	3301      	adds	r3, #1
 8006376:	f003 021f 	and.w	r2, r3, #31
 800637a:	4613      	mov	r3, r2
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	4413      	add	r3, r2
 8006380:	051b      	lsls	r3, r3, #20
 8006382:	e018      	b.n	80063b6 <HAL_ADC_ConfigChannel+0x596>
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800638c:	fa93 f3a3 	rbit	r3, r3
 8006390:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006394:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800639c:	2320      	movs	r3, #32
 800639e:	e003      	b.n	80063a8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80063a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a2:	fab3 f383 	clz	r3, r3
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	3301      	adds	r3, #1
 80063aa:	f003 021f 	and.w	r2, r3, #31
 80063ae:	4613      	mov	r3, r2
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	4413      	add	r3, r2
 80063b4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063b6:	430b      	orrs	r3, r1
 80063b8:	e081      	b.n	80064be <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d107      	bne.n	80063d6 <HAL_ADC_ConfigChannel+0x5b6>
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	0e9b      	lsrs	r3, r3, #26
 80063cc:	3301      	adds	r3, #1
 80063ce:	069b      	lsls	r3, r3, #26
 80063d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80063d4:	e015      	b.n	8006402 <HAL_ADC_ConfigChannel+0x5e2>
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063de:	fa93 f3a3 	rbit	r3, r3
 80063e2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80063e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80063e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80063ee:	2320      	movs	r3, #32
 80063f0:	e003      	b.n	80063fa <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80063f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f4:	fab3 f383 	clz	r3, r3
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	3301      	adds	r3, #1
 80063fc:	069b      	lsls	r3, r3, #26
 80063fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800640a:	2b00      	cmp	r3, #0
 800640c:	d109      	bne.n	8006422 <HAL_ADC_ConfigChannel+0x602>
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	0e9b      	lsrs	r3, r3, #26
 8006414:	3301      	adds	r3, #1
 8006416:	f003 031f 	and.w	r3, r3, #31
 800641a:	2101      	movs	r1, #1
 800641c:	fa01 f303 	lsl.w	r3, r1, r3
 8006420:	e017      	b.n	8006452 <HAL_ADC_ConfigChannel+0x632>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	fa93 f3a3 	rbit	r3, r3
 800642e:	61bb      	str	r3, [r7, #24]
  return result;
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006434:	6a3b      	ldr	r3, [r7, #32]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800643a:	2320      	movs	r3, #32
 800643c:	e003      	b.n	8006446 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800643e:	6a3b      	ldr	r3, [r7, #32]
 8006440:	fab3 f383 	clz	r3, r3
 8006444:	b2db      	uxtb	r3, r3
 8006446:	3301      	adds	r3, #1
 8006448:	f003 031f 	and.w	r3, r3, #31
 800644c:	2101      	movs	r1, #1
 800644e:	fa01 f303 	lsl.w	r3, r1, r3
 8006452:	ea42 0103 	orr.w	r1, r2, r3
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10d      	bne.n	800647e <HAL_ADC_ConfigChannel+0x65e>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	0e9b      	lsrs	r3, r3, #26
 8006468:	3301      	adds	r3, #1
 800646a:	f003 021f 	and.w	r2, r3, #31
 800646e:	4613      	mov	r3, r2
 8006470:	005b      	lsls	r3, r3, #1
 8006472:	4413      	add	r3, r2
 8006474:	3b1e      	subs	r3, #30
 8006476:	051b      	lsls	r3, r3, #20
 8006478:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800647c:	e01e      	b.n	80064bc <HAL_ADC_ConfigChannel+0x69c>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	fa93 f3a3 	rbit	r3, r3
 800648a:	60fb      	str	r3, [r7, #12]
  return result;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d104      	bne.n	80064a0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8006496:	2320      	movs	r3, #32
 8006498:	e006      	b.n	80064a8 <HAL_ADC_ConfigChannel+0x688>
 800649a:	bf00      	nop
 800649c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	fab3 f383 	clz	r3, r3
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	3301      	adds	r3, #1
 80064aa:	f003 021f 	and.w	r2, r3, #31
 80064ae:	4613      	mov	r3, r2
 80064b0:	005b      	lsls	r3, r3, #1
 80064b2:	4413      	add	r3, r2
 80064b4:	3b1e      	subs	r3, #30
 80064b6:	051b      	lsls	r3, r3, #20
 80064b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064bc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064c2:	4619      	mov	r1, r3
 80064c4:	f7ff f81e 	bl	8005504 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	4b44      	ldr	r3, [pc, #272]	@ (80065e0 <HAL_ADC_ConfigChannel+0x7c0>)
 80064ce:	4013      	ands	r3, r2
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d07a      	beq.n	80065ca <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064d4:	4843      	ldr	r0, [pc, #268]	@ (80065e4 <HAL_ADC_ConfigChannel+0x7c4>)
 80064d6:	f7fe ff73 	bl	80053c0 <LL_ADC_GetCommonPathInternalCh>
 80064da:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a41      	ldr	r2, [pc, #260]	@ (80065e8 <HAL_ADC_ConfigChannel+0x7c8>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d12c      	bne.n	8006542 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80064e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80064ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d126      	bne.n	8006542 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a3c      	ldr	r2, [pc, #240]	@ (80065ec <HAL_ADC_ConfigChannel+0x7cc>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d004      	beq.n	8006508 <HAL_ADC_ConfigChannel+0x6e8>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a3b      	ldr	r2, [pc, #236]	@ (80065f0 <HAL_ADC_ConfigChannel+0x7d0>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d15d      	bne.n	80065c4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006508:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800650c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006510:	4619      	mov	r1, r3
 8006512:	4834      	ldr	r0, [pc, #208]	@ (80065e4 <HAL_ADC_ConfigChannel+0x7c4>)
 8006514:	f7fe ff41 	bl	800539a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006518:	4b36      	ldr	r3, [pc, #216]	@ (80065f4 <HAL_ADC_ConfigChannel+0x7d4>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	099b      	lsrs	r3, r3, #6
 800651e:	4a36      	ldr	r2, [pc, #216]	@ (80065f8 <HAL_ADC_ConfigChannel+0x7d8>)
 8006520:	fba2 2303 	umull	r2, r3, r2, r3
 8006524:	099b      	lsrs	r3, r3, #6
 8006526:	1c5a      	adds	r2, r3, #1
 8006528:	4613      	mov	r3, r2
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	4413      	add	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006532:	e002      	b.n	800653a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	3b01      	subs	r3, #1
 8006538:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1f9      	bne.n	8006534 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006540:	e040      	b.n	80065c4 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a2d      	ldr	r2, [pc, #180]	@ (80065fc <HAL_ADC_ConfigChannel+0x7dc>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d118      	bne.n	800657e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800654c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006550:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d112      	bne.n	800657e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a23      	ldr	r2, [pc, #140]	@ (80065ec <HAL_ADC_ConfigChannel+0x7cc>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d004      	beq.n	800656c <HAL_ADC_ConfigChannel+0x74c>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a22      	ldr	r2, [pc, #136]	@ (80065f0 <HAL_ADC_ConfigChannel+0x7d0>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d12d      	bne.n	80065c8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800656c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006570:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006574:	4619      	mov	r1, r3
 8006576:	481b      	ldr	r0, [pc, #108]	@ (80065e4 <HAL_ADC_ConfigChannel+0x7c4>)
 8006578:	f7fe ff0f 	bl	800539a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800657c:	e024      	b.n	80065c8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a1f      	ldr	r2, [pc, #124]	@ (8006600 <HAL_ADC_ConfigChannel+0x7e0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d120      	bne.n	80065ca <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006588:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800658c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d11a      	bne.n	80065ca <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a14      	ldr	r2, [pc, #80]	@ (80065ec <HAL_ADC_ConfigChannel+0x7cc>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d115      	bne.n	80065ca <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800659e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80065a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80065a6:	4619      	mov	r1, r3
 80065a8:	480e      	ldr	r0, [pc, #56]	@ (80065e4 <HAL_ADC_ConfigChannel+0x7c4>)
 80065aa:	f7fe fef6 	bl	800539a <LL_ADC_SetCommonPathInternalCh>
 80065ae:	e00c      	b.n	80065ca <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b4:	f043 0220 	orr.w	r2, r3, #32
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80065c2:	e002      	b.n	80065ca <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80065c4:	bf00      	nop
 80065c6:	e000      	b.n	80065ca <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80065c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80065d2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	37d8      	adds	r7, #216	@ 0xd8
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	80080000 	.word	0x80080000
 80065e4:	50040300 	.word	0x50040300
 80065e8:	c7520000 	.word	0xc7520000
 80065ec:	50040000 	.word	0x50040000
 80065f0:	50040200 	.word	0x50040200
 80065f4:	20000028 	.word	0x20000028
 80065f8:	053e2d63 	.word	0x053e2d63
 80065fc:	cb840000 	.word	0xcb840000
 8006600:	80000001 	.word	0x80000001

08006604 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b088      	sub	sp, #32
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800660e:	2300      	movs	r3, #0
 8006610:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4618      	mov	r0, r3
 800661c:	f7ff f8a2 	bl	8005764 <LL_ADC_REG_IsConversionOngoing>
 8006620:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4618      	mov	r0, r3
 8006628:	f7ff f8c3 	bl	80057b2 <LL_ADC_INJ_IsConversionOngoing>
 800662c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d103      	bne.n	800663c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2b00      	cmp	r3, #0
 8006638:	f000 8098 	beq.w	800676c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d02a      	beq.n	80066a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	7e5b      	ldrb	r3, [r3, #25]
 800664e:	2b01      	cmp	r3, #1
 8006650:	d126      	bne.n	80066a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	7e1b      	ldrb	r3, [r3, #24]
 8006656:	2b01      	cmp	r3, #1
 8006658:	d122      	bne.n	80066a0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800665a:	2301      	movs	r3, #1
 800665c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800665e:	e014      	b.n	800668a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	4a45      	ldr	r2, [pc, #276]	@ (8006778 <ADC_ConversionStop+0x174>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d90d      	bls.n	8006684 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800666c:	f043 0210 	orr.w	r2, r3, #16
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006678:	f043 0201 	orr.w	r2, r3, #1
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e074      	b.n	800676e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	3301      	adds	r3, #1
 8006688:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006694:	2b40      	cmp	r3, #64	@ 0x40
 8006696:	d1e3      	bne.n	8006660 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2240      	movs	r2, #64	@ 0x40
 800669e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d014      	beq.n	80066d0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7ff f85a 	bl	8005764 <LL_ADC_REG_IsConversionOngoing>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00c      	beq.n	80066d0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff f817 	bl	80056ee <LL_ADC_IsDisableOngoing>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d104      	bne.n	80066d0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7ff f836 	bl	800573c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80066d0:	69bb      	ldr	r3, [r7, #24]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d014      	beq.n	8006700 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff f869 	bl	80057b2 <LL_ADC_INJ_IsConversionOngoing>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00c      	beq.n	8006700 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7fe ffff 	bl	80056ee <LL_ADC_IsDisableOngoing>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d104      	bne.n	8006700 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7ff f845 	bl	800578a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	2b02      	cmp	r3, #2
 8006704:	d005      	beq.n	8006712 <ADC_ConversionStop+0x10e>
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	2b03      	cmp	r3, #3
 800670a:	d105      	bne.n	8006718 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800670c:	230c      	movs	r3, #12
 800670e:	617b      	str	r3, [r7, #20]
        break;
 8006710:	e005      	b.n	800671e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006712:	2308      	movs	r3, #8
 8006714:	617b      	str	r3, [r7, #20]
        break;
 8006716:	e002      	b.n	800671e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006718:	2304      	movs	r3, #4
 800671a:	617b      	str	r3, [r7, #20]
        break;
 800671c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800671e:	f7fe fdf9 	bl	8005314 <HAL_GetTick>
 8006722:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006724:	e01b      	b.n	800675e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006726:	f7fe fdf5 	bl	8005314 <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b05      	cmp	r3, #5
 8006732:	d914      	bls.n	800675e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	4013      	ands	r3, r2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00d      	beq.n	800675e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006746:	f043 0210 	orr.w	r2, r3, #16
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006752:	f043 0201 	orr.w	r2, r3, #1
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e007      	b.n	800676e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689a      	ldr	r2, [r3, #8]
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	4013      	ands	r3, r2
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1dc      	bne.n	8006726 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3720      	adds	r7, #32
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	a33fffff 	.word	0xa33fffff

0800677c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006784:	2300      	movs	r3, #0
 8006786:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4618      	mov	r0, r3
 800678e:	f7fe ff9b 	bl	80056c8 <LL_ADC_IsEnabled>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d169      	bne.n	800686c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	689a      	ldr	r2, [r3, #8]
 800679e:	4b36      	ldr	r3, [pc, #216]	@ (8006878 <ADC_Enable+0xfc>)
 80067a0:	4013      	ands	r3, r2
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00d      	beq.n	80067c2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067aa:	f043 0210 	orr.w	r2, r3, #16
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b6:	f043 0201 	orr.w	r2, r3, #1
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e055      	b.n	800686e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7fe ff56 	bl	8005678 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80067cc:	482b      	ldr	r0, [pc, #172]	@ (800687c <ADC_Enable+0x100>)
 80067ce:	f7fe fdf7 	bl	80053c0 <LL_ADC_GetCommonPathInternalCh>
 80067d2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80067d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d013      	beq.n	8006804 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80067dc:	4b28      	ldr	r3, [pc, #160]	@ (8006880 <ADC_Enable+0x104>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	099b      	lsrs	r3, r3, #6
 80067e2:	4a28      	ldr	r2, [pc, #160]	@ (8006884 <ADC_Enable+0x108>)
 80067e4:	fba2 2303 	umull	r2, r3, r2, r3
 80067e8:	099b      	lsrs	r3, r3, #6
 80067ea:	1c5a      	adds	r2, r3, #1
 80067ec:	4613      	mov	r3, r2
 80067ee:	005b      	lsls	r3, r3, #1
 80067f0:	4413      	add	r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80067f6:	e002      	b.n	80067fe <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	3b01      	subs	r3, #1
 80067fc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1f9      	bne.n	80067f8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006804:	f7fe fd86 	bl	8005314 <HAL_GetTick>
 8006808:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800680a:	e028      	b.n	800685e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4618      	mov	r0, r3
 8006812:	f7fe ff59 	bl	80056c8 <LL_ADC_IsEnabled>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d104      	bne.n	8006826 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4618      	mov	r0, r3
 8006822:	f7fe ff29 	bl	8005678 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006826:	f7fe fd75 	bl	8005314 <HAL_GetTick>
 800682a:	4602      	mov	r2, r0
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	2b02      	cmp	r3, #2
 8006832:	d914      	bls.n	800685e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0301 	and.w	r3, r3, #1
 800683e:	2b01      	cmp	r3, #1
 8006840:	d00d      	beq.n	800685e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006846:	f043 0210 	orr.w	r2, r3, #16
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006852:	f043 0201 	orr.w	r2, r3, #1
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e007      	b.n	800686e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b01      	cmp	r3, #1
 800686a:	d1cf      	bne.n	800680c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	8000003f 	.word	0x8000003f
 800687c:	50040300 	.word	0x50040300
 8006880:	20000028 	.word	0x20000028
 8006884:	053e2d63 	.word	0x053e2d63

08006888 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4618      	mov	r0, r3
 8006896:	f7fe ff2a 	bl	80056ee <LL_ADC_IsDisableOngoing>
 800689a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fe ff11 	bl	80056c8 <LL_ADC_IsEnabled>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d047      	beq.n	800693c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d144      	bne.n	800693c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	f003 030d 	and.w	r3, r3, #13
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d10c      	bne.n	80068da <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7fe feeb 	bl	80056a0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2203      	movs	r2, #3
 80068d0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80068d2:	f7fe fd1f 	bl	8005314 <HAL_GetTick>
 80068d6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80068d8:	e029      	b.n	800692e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068de:	f043 0210 	orr.w	r2, r3, #16
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ea:	f043 0201 	orr.w	r2, r3, #1
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e023      	b.n	800693e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80068f6:	f7fe fd0d 	bl	8005314 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d914      	bls.n	800692e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f003 0301 	and.w	r3, r3, #1
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00d      	beq.n	800692e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006916:	f043 0210 	orr.w	r2, r3, #16
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006922:	f043 0201 	orr.w	r2, r3, #1
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e007      	b.n	800693e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f003 0301 	and.w	r3, r3, #1
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1dc      	bne.n	80068f6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <LL_ADC_StartCalibration>:
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
 800694e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006958:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006962:	4313      	orrs	r3, r2
 8006964:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	609a      	str	r2, [r3, #8]
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <LL_ADC_IsCalibrationOnGoing>:
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006988:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800698c:	d101      	bne.n	8006992 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800698e:	2301      	movs	r3, #1
 8006990:	e000      	b.n	8006994 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80069aa:	2300      	movs	r3, #0
 80069ac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d101      	bne.n	80069bc <HAL_ADCEx_Calibration_Start+0x1c>
 80069b8:	2302      	movs	r3, #2
 80069ba:	e04d      	b.n	8006a58 <HAL_ADCEx_Calibration_Start+0xb8>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f7ff ff5f 	bl	8006888 <ADC_Disable>
 80069ca:	4603      	mov	r3, r0
 80069cc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80069ce:	7bfb      	ldrb	r3, [r7, #15]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d136      	bne.n	8006a42 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80069dc:	f023 0302 	bic.w	r3, r3, #2
 80069e0:	f043 0202 	orr.w	r2, r3, #2
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6839      	ldr	r1, [r7, #0]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff ffa9 	bl	8006946 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80069f4:	e014      	b.n	8006a20 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	3301      	adds	r3, #1
 80069fa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8006a02:	d30d      	bcc.n	8006a20 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a08:	f023 0312 	bic.w	r3, r3, #18
 8006a0c:	f043 0210 	orr.w	r2, r3, #16
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e01b      	b.n	8006a58 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7ff ffa7 	bl	8006978 <LL_ADC_IsCalibrationOnGoing>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e2      	bne.n	80069f6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a34:	f023 0303 	bic.w	r3, r3, #3
 8006a38:	f043 0201 	orr.w	r2, r3, #1
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	655a      	str	r2, [r3, #84]	@ 0x54
 8006a40:	e005      	b.n	8006a4e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a46:	f043 0210 	orr.w	r2, r3, #16
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f003 0307 	and.w	r3, r3, #7
 8006a6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a70:	4b0c      	ldr	r3, [pc, #48]	@ (8006aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a92:	4a04      	ldr	r2, [pc, #16]	@ (8006aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	60d3      	str	r3, [r2, #12]
}
 8006a98:	bf00      	nop
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	e000ed00 	.word	0xe000ed00

08006aa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006aac:	4b04      	ldr	r3, [pc, #16]	@ (8006ac0 <__NVIC_GetPriorityGrouping+0x18>)
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	0a1b      	lsrs	r3, r3, #8
 8006ab2:	f003 0307 	and.w	r3, r3, #7
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr
 8006ac0:	e000ed00 	.word	0xe000ed00

08006ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	4603      	mov	r3, r0
 8006acc:	6039      	str	r1, [r7, #0]
 8006ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	db0a      	blt.n	8006aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	b2da      	uxtb	r2, r3
 8006adc:	490c      	ldr	r1, [pc, #48]	@ (8006b10 <__NVIC_SetPriority+0x4c>)
 8006ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ae2:	0112      	lsls	r2, r2, #4
 8006ae4:	b2d2      	uxtb	r2, r2
 8006ae6:	440b      	add	r3, r1
 8006ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006aec:	e00a      	b.n	8006b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	4908      	ldr	r1, [pc, #32]	@ (8006b14 <__NVIC_SetPriority+0x50>)
 8006af4:	79fb      	ldrb	r3, [r7, #7]
 8006af6:	f003 030f 	and.w	r3, r3, #15
 8006afa:	3b04      	subs	r3, #4
 8006afc:	0112      	lsls	r2, r2, #4
 8006afe:	b2d2      	uxtb	r2, r2
 8006b00:	440b      	add	r3, r1
 8006b02:	761a      	strb	r2, [r3, #24]
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr
 8006b10:	e000e100 	.word	0xe000e100
 8006b14:	e000ed00 	.word	0xe000ed00

08006b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b089      	sub	sp, #36	@ 0x24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f003 0307 	and.w	r3, r3, #7
 8006b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	f1c3 0307 	rsb	r3, r3, #7
 8006b32:	2b04      	cmp	r3, #4
 8006b34:	bf28      	it	cs
 8006b36:	2304      	movcs	r3, #4
 8006b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	2b06      	cmp	r3, #6
 8006b40:	d902      	bls.n	8006b48 <NVIC_EncodePriority+0x30>
 8006b42:	69fb      	ldr	r3, [r7, #28]
 8006b44:	3b03      	subs	r3, #3
 8006b46:	e000      	b.n	8006b4a <NVIC_EncodePriority+0x32>
 8006b48:	2300      	movs	r3, #0
 8006b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	fa02 f303 	lsl.w	r3, r2, r3
 8006b56:	43da      	mvns	r2, r3
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	401a      	ands	r2, r3
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b60:	f04f 31ff 	mov.w	r1, #4294967295
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	fa01 f303 	lsl.w	r3, r1, r3
 8006b6a:	43d9      	mvns	r1, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b70:	4313      	orrs	r3, r2
         );
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3724      	adds	r7, #36	@ 0x24
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
	...

08006b80 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8006b84:	f3bf 8f4f 	dsb	sy
}
 8006b88:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006b8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ba4 <__NVIC_SystemReset+0x24>)
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8006b92:	4904      	ldr	r1, [pc, #16]	@ (8006ba4 <__NVIC_SystemReset+0x24>)
 8006b94:	4b04      	ldr	r3, [pc, #16]	@ (8006ba8 <__NVIC_SystemReset+0x28>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8006b9a:	f3bf 8f4f 	dsb	sy
}
 8006b9e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8006ba0:	bf00      	nop
 8006ba2:	e7fd      	b.n	8006ba0 <__NVIC_SystemReset+0x20>
 8006ba4:	e000ed00 	.word	0xe000ed00
 8006ba8:	05fa0004 	.word	0x05fa0004

08006bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bbc:	d301      	bcc.n	8006bc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e00f      	b.n	8006be2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8006bec <SysTick_Config+0x40>)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006bca:	210f      	movs	r1, #15
 8006bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd0:	f7ff ff78 	bl	8006ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006bd4:	4b05      	ldr	r3, [pc, #20]	@ (8006bec <SysTick_Config+0x40>)
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006bda:	4b04      	ldr	r3, [pc, #16]	@ (8006bec <SysTick_Config+0x40>)
 8006bdc:	2207      	movs	r2, #7
 8006bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	e000e010 	.word	0xe000e010

08006bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f7ff ff31 	bl	8006a60 <__NVIC_SetPriorityGrouping>
}
 8006bfe:	bf00      	nop
 8006c00:	3708      	adds	r7, #8
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b086      	sub	sp, #24
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
 8006c12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006c14:	2300      	movs	r3, #0
 8006c16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006c18:	f7ff ff46 	bl	8006aa8 <__NVIC_GetPriorityGrouping>
 8006c1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	68b9      	ldr	r1, [r7, #8]
 8006c22:	6978      	ldr	r0, [r7, #20]
 8006c24:	f7ff ff78 	bl	8006b18 <NVIC_EncodePriority>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c2e:	4611      	mov	r1, r2
 8006c30:	4618      	mov	r0, r3
 8006c32:	f7ff ff47 	bl	8006ac4 <__NVIC_SetPriority>
}
 8006c36:	bf00      	nop
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8006c42:	f7ff ff9d 	bl	8006b80 <__NVIC_SystemReset>

08006c46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b082      	sub	sp, #8
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f7ff ffac 	bl	8006bac <SysTick_Config>
 8006c54:	4603      	mov	r3, r0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3708      	adds	r7, #8
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
	...

08006c60 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006c72:	4b2f      	ldr	r3, [pc, #188]	@ (8006d30 <HAL_FLASH_Program+0xd0>)
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d101      	bne.n	8006c7e <HAL_FLASH_Program+0x1e>
 8006c7a:	2302      	movs	r3, #2
 8006c7c:	e053      	b.n	8006d26 <HAL_FLASH_Program+0xc6>
 8006c7e:	4b2c      	ldr	r3, [pc, #176]	@ (8006d30 <HAL_FLASH_Program+0xd0>)
 8006c80:	2201      	movs	r2, #1
 8006c82:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006c84:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006c88:	f000 f888 	bl	8006d9c <FLASH_WaitForLastOperation>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8006c90:	7dfb      	ldrb	r3, [r7, #23]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d143      	bne.n	8006d1e <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006c96:	4b26      	ldr	r3, [pc, #152]	@ (8006d30 <HAL_FLASH_Program+0xd0>)
 8006c98:	2200      	movs	r2, #0
 8006c9a:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006c9c:	4b25      	ldr	r3, [pc, #148]	@ (8006d34 <HAL_FLASH_Program+0xd4>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d009      	beq.n	8006cbc <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8006ca8:	4b22      	ldr	r3, [pc, #136]	@ (8006d34 <HAL_FLASH_Program+0xd4>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a21      	ldr	r2, [pc, #132]	@ (8006d34 <HAL_FLASH_Program+0xd4>)
 8006cae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cb2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8006cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8006d30 <HAL_FLASH_Program+0xd0>)
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	771a      	strb	r2, [r3, #28]
 8006cba:	e002      	b.n	8006cc2 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8006d30 <HAL_FLASH_Program+0xd0>)
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d107      	bne.n	8006cd8 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8006cc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ccc:	68b8      	ldr	r0, [r7, #8]
 8006cce:	f000 f8bb 	bl	8006e48 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	613b      	str	r3, [r7, #16]
 8006cd6:	e010      	b.n	8006cfa <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d002      	beq.n	8006ce4 <HAL_FLASH_Program+0x84>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2b02      	cmp	r3, #2
 8006ce2:	d10a      	bne.n	8006cfa <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	68b8      	ldr	r0, [r7, #8]
 8006cea:	f000 f8d3 	bl	8006e94 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d102      	bne.n	8006cfa <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8006cf4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8006cf8:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006cfa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006cfe:	f000 f84d 	bl	8006d9c <FLASH_WaitForLastOperation>
 8006d02:	4603      	mov	r3, r0
 8006d04:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d006      	beq.n	8006d1a <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8006d0c:	4b09      	ldr	r3, [pc, #36]	@ (8006d34 <HAL_FLASH_Program+0xd4>)
 8006d0e:	695a      	ldr	r2, [r3, #20]
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	43db      	mvns	r3, r3
 8006d14:	4907      	ldr	r1, [pc, #28]	@ (8006d34 <HAL_FLASH_Program+0xd4>)
 8006d16:	4013      	ands	r3, r2
 8006d18:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8006d1a:	f000 f9eb 	bl	80070f4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006d1e:	4b04      	ldr	r3, [pc, #16]	@ (8006d30 <HAL_FLASH_Program+0xd0>)
 8006d20:	2200      	movs	r2, #0
 8006d22:	701a      	strb	r2, [r3, #0]

  return status;
 8006d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3718      	adds	r7, #24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	20000034 	.word	0x20000034
 8006d34:	40022000 	.word	0x40022000

08006d38 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8006d42:	4b0b      	ldr	r3, [pc, #44]	@ (8006d70 <HAL_FLASH_Unlock+0x38>)
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	da0b      	bge.n	8006d62 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006d4a:	4b09      	ldr	r3, [pc, #36]	@ (8006d70 <HAL_FLASH_Unlock+0x38>)
 8006d4c:	4a09      	ldr	r2, [pc, #36]	@ (8006d74 <HAL_FLASH_Unlock+0x3c>)
 8006d4e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006d50:	4b07      	ldr	r3, [pc, #28]	@ (8006d70 <HAL_FLASH_Unlock+0x38>)
 8006d52:	4a09      	ldr	r2, [pc, #36]	@ (8006d78 <HAL_FLASH_Unlock+0x40>)
 8006d54:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8006d56:	4b06      	ldr	r3, [pc, #24]	@ (8006d70 <HAL_FLASH_Unlock+0x38>)
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	da01      	bge.n	8006d62 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006d62:	79fb      	ldrb	r3, [r7, #7]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	40022000 	.word	0x40022000
 8006d74:	45670123 	.word	0x45670123
 8006d78:	cdef89ab 	.word	0xcdef89ab

08006d7c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006d80:	4b05      	ldr	r3, [pc, #20]	@ (8006d98 <HAL_FLASH_Lock+0x1c>)
 8006d82:	695b      	ldr	r3, [r3, #20]
 8006d84:	4a04      	ldr	r2, [pc, #16]	@ (8006d98 <HAL_FLASH_Lock+0x1c>)
 8006d86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006d8a:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr
 8006d98:	40022000 	.word	0x40022000

08006d9c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8006da4:	f7fe fab6 	bl	8005314 <HAL_GetTick>
 8006da8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006daa:	e00d      	b.n	8006dc8 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db2:	d009      	beq.n	8006dc8 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8006db4:	f7fe faae 	bl	8005314 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d801      	bhi.n	8006dc8 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e036      	b.n	8006e36 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8006e40 <FLASH_WaitForLastOperation+0xa4>)
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1eb      	bne.n	8006dac <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8006dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8006e40 <FLASH_WaitForLastOperation+0xa4>)
 8006dd6:	691a      	ldr	r2, [r3, #16]
 8006dd8:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8006ddc:	4013      	ands	r3, r2
 8006dde:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d01d      	beq.n	8006e22 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8006de6:	4b17      	ldr	r3, [pc, #92]	@ (8006e44 <FLASH_WaitForLastOperation+0xa8>)
 8006de8:	685a      	ldr	r2, [r3, #4]
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	4a15      	ldr	r2, [pc, #84]	@ (8006e44 <FLASH_WaitForLastOperation+0xa8>)
 8006df0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df8:	d307      	bcc.n	8006e0a <FLASH_WaitForLastOperation+0x6e>
 8006dfa:	4b11      	ldr	r3, [pc, #68]	@ (8006e40 <FLASH_WaitForLastOperation+0xa4>)
 8006dfc:	699a      	ldr	r2, [r3, #24]
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006e04:	490e      	ldr	r1, [pc, #56]	@ (8006e40 <FLASH_WaitForLastOperation+0xa4>)
 8006e06:	4313      	orrs	r3, r2
 8006e08:	618b      	str	r3, [r1, #24]
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d004      	beq.n	8006e1e <FLASH_WaitForLastOperation+0x82>
 8006e14:	4a0a      	ldr	r2, [pc, #40]	@ (8006e40 <FLASH_WaitForLastOperation+0xa4>)
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006e1c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e009      	b.n	8006e36 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006e22:	4b07      	ldr	r3, [pc, #28]	@ (8006e40 <FLASH_WaitForLastOperation+0xa4>)
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	f003 0301 	and.w	r3, r3, #1
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d002      	beq.n	8006e34 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006e2e:	4b04      	ldr	r3, [pc, #16]	@ (8006e40 <FLASH_WaitForLastOperation+0xa4>)
 8006e30:	2201      	movs	r2, #1
 8006e32:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	40022000 	.word	0x40022000
 8006e44:	20000034 	.word	0x20000034

08006e48 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006e54:	4b0e      	ldr	r3, [pc, #56]	@ (8006e90 <FLASH_Program_DoubleWord+0x48>)
 8006e56:	695b      	ldr	r3, [r3, #20]
 8006e58:	4a0d      	ldr	r2, [pc, #52]	@ (8006e90 <FLASH_Program_DoubleWord+0x48>)
 8006e5a:	f043 0301 	orr.w	r3, r3, #1
 8006e5e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	683a      	ldr	r2, [r7, #0]
 8006e64:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8006e66:	f3bf 8f6f 	isb	sy
}
 8006e6a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8006e6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e70:	f04f 0200 	mov.w	r2, #0
 8006e74:	f04f 0300 	mov.w	r3, #0
 8006e78:	000a      	movs	r2, r1
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	68f9      	ldr	r1, [r7, #12]
 8006e7e:	3104      	adds	r1, #4
 8006e80:	4613      	mov	r3, r2
 8006e82:	600b      	str	r3, [r1, #0]
}
 8006e84:	bf00      	nop
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	40022000 	.word	0x40022000

08006e94 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b089      	sub	sp, #36	@ 0x24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8006e9e:	2340      	movs	r3, #64	@ 0x40
 8006ea0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8006eaa:	4b14      	ldr	r3, [pc, #80]	@ (8006efc <FLASH_Program_Fast+0x68>)
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	4a13      	ldr	r2, [pc, #76]	@ (8006efc <FLASH_Program_Fast+0x68>)
 8006eb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006eb4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006eb6:	f3ef 8310 	mrs	r3, PRIMASK
 8006eba:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ebc:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8006ebe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8006ec0:	b672      	cpsid	i
}
 8006ec2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	3304      	adds	r3, #4
 8006ed0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	3304      	adds	r3, #4
 8006ed6:	617b      	str	r3, [r7, #20]
    row_index--;
 8006ed8:	7ffb      	ldrb	r3, [r7, #31]
 8006eda:	3b01      	subs	r3, #1
 8006edc:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8006ede:	7ffb      	ldrb	r3, [r7, #31]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1ef      	bne.n	8006ec4 <FLASH_Program_Fast+0x30>
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f383 8810 	msr	PRIMASK, r3
}
 8006eee:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8006ef0:	bf00      	nop
 8006ef2:	3724      	adds	r7, #36	@ 0x24
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr
 8006efc:	40022000 	.word	0x40022000

08006f00 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006f0a:	4b49      	ldr	r3, [pc, #292]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d101      	bne.n	8006f16 <HAL_FLASHEx_Erase+0x16>
 8006f12:	2302      	movs	r3, #2
 8006f14:	e087      	b.n	8007026 <HAL_FLASHEx_Erase+0x126>
 8006f16:	4b46      	ldr	r3, [pc, #280]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8006f18:	2201      	movs	r2, #1
 8006f1a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006f1c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006f20:	f7ff ff3c 	bl	8006d9c <FLASH_WaitForLastOperation>
 8006f24:	4603      	mov	r3, r0
 8006f26:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006f28:	7bfb      	ldrb	r3, [r7, #15]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d177      	bne.n	800701e <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006f2e:	4b40      	ldr	r3, [pc, #256]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8006f30:	2200      	movs	r2, #0
 8006f32:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8006f34:	4b3f      	ldr	r3, [pc, #252]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d013      	beq.n	8006f68 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006f40:	4b3c      	ldr	r3, [pc, #240]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d009      	beq.n	8006f60 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8006f4c:	4b39      	ldr	r3, [pc, #228]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a38      	ldr	r2, [pc, #224]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006f52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f56:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8006f58:	4b35      	ldr	r3, [pc, #212]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8006f5a:	2203      	movs	r2, #3
 8006f5c:	771a      	strb	r2, [r3, #28]
 8006f5e:	e016      	b.n	8006f8e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8006f60:	4b33      	ldr	r3, [pc, #204]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8006f62:	2201      	movs	r2, #1
 8006f64:	771a      	strb	r2, [r3, #28]
 8006f66:	e012      	b.n	8006f8e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006f68:	4b32      	ldr	r3, [pc, #200]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d009      	beq.n	8006f88 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8006f74:	4b2f      	ldr	r3, [pc, #188]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a2e      	ldr	r2, [pc, #184]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006f7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f7e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8006f80:	4b2b      	ldr	r3, [pc, #172]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8006f82:	2202      	movs	r2, #2
 8006f84:	771a      	strb	r2, [r3, #28]
 8006f86:	e002      	b.n	8006f8e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006f88:	4b29      	ldr	r3, [pc, #164]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d113      	bne.n	8006fbe <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f000 f84c 	bl	8007038 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006fa0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006fa4:	f7ff fefa 	bl	8006d9c <FLASH_WaitForLastOperation>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8006fac:	4b21      	ldr	r3, [pc, #132]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	4a20      	ldr	r2, [pc, #128]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006fb2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006fb6:	f023 0304 	bic.w	r3, r3, #4
 8006fba:	6153      	str	r3, [r2, #20]
 8006fbc:	e02d      	b.n	800701a <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006fc4:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	60bb      	str	r3, [r7, #8]
 8006fcc:	e01d      	b.n	800700a <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	68b8      	ldr	r0, [r7, #8]
 8006fd6:	f000 f857 	bl	8007088 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006fda:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006fde:	f7ff fedd 	bl	8006d9c <FLASH_WaitForLastOperation>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8006fe6:	4b13      	ldr	r3, [pc, #76]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006fe8:	695b      	ldr	r3, [r3, #20]
 8006fea:	4a12      	ldr	r2, [pc, #72]	@ (8007034 <HAL_FLASHEx_Erase+0x134>)
 8006fec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006ff0:	f023 0302 	bic.w	r3, r3, #2
 8006ff4:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8006ff6:	7bfb      	ldrb	r3, [r7, #15]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d003      	beq.n	8007004 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	601a      	str	r2, [r3, #0]
          break;
 8007002:	e00a      	b.n	800701a <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	3301      	adds	r3, #1
 8007008:	60bb      	str	r3, [r7, #8]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	689a      	ldr	r2, [r3, #8]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	4413      	add	r3, r2
 8007014:	68ba      	ldr	r2, [r7, #8]
 8007016:	429a      	cmp	r2, r3
 8007018:	d3d9      	bcc.n	8006fce <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800701a:	f000 f86b 	bl	80070f4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800701e:	4b04      	ldr	r3, [pc, #16]	@ (8007030 <HAL_FLASHEx_Erase+0x130>)
 8007020:	2200      	movs	r2, #0
 8007022:	701a      	strb	r2, [r3, #0]

  return status;
 8007024:	7bfb      	ldrb	r3, [r7, #15]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	20000034 	.word	0x20000034
 8007034:	40022000 	.word	0x40022000

08007038 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	2b00      	cmp	r3, #0
 8007048:	d005      	beq.n	8007056 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800704a:	4b0e      	ldr	r3, [pc, #56]	@ (8007084 <FLASH_MassErase+0x4c>)
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	4a0d      	ldr	r2, [pc, #52]	@ (8007084 <FLASH_MassErase+0x4c>)
 8007050:	f043 0304 	orr.w	r3, r3, #4
 8007054:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f003 0302 	and.w	r3, r3, #2
 800705c:	2b00      	cmp	r3, #0
 800705e:	d005      	beq.n	800706c <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8007060:	4b08      	ldr	r3, [pc, #32]	@ (8007084 <FLASH_MassErase+0x4c>)
 8007062:	695b      	ldr	r3, [r3, #20]
 8007064:	4a07      	ldr	r2, [pc, #28]	@ (8007084 <FLASH_MassErase+0x4c>)
 8007066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800706a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800706c:	4b05      	ldr	r3, [pc, #20]	@ (8007084 <FLASH_MassErase+0x4c>)
 800706e:	695b      	ldr	r3, [r3, #20]
 8007070:	4a04      	ldr	r2, [pc, #16]	@ (8007084 <FLASH_MassErase+0x4c>)
 8007072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007076:	6153      	str	r3, [r2, #20]
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr
 8007084:	40022000 	.word	0x40022000

08007088 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	f003 0301 	and.w	r3, r3, #1
 8007098:	2b00      	cmp	r3, #0
 800709a:	d006      	beq.n	80070aa <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800709c:	4b14      	ldr	r3, [pc, #80]	@ (80070f0 <FLASH_PageErase+0x68>)
 800709e:	695b      	ldr	r3, [r3, #20]
 80070a0:	4a13      	ldr	r2, [pc, #76]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80070a6:	6153      	str	r3, [r2, #20]
 80070a8:	e005      	b.n	80070b6 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 80070aa:	4b11      	ldr	r3, [pc, #68]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070ac:	695b      	ldr	r3, [r3, #20]
 80070ae:	4a10      	ldr	r2, [pc, #64]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80070b4:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80070b6:	4b0e      	ldr	r3, [pc, #56]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	00db      	lsls	r3, r3, #3
 80070c2:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 80070c6:	490a      	ldr	r1, [pc, #40]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80070cc:	4b08      	ldr	r3, [pc, #32]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070ce:	695b      	ldr	r3, [r3, #20]
 80070d0:	4a07      	ldr	r2, [pc, #28]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070d2:	f043 0302 	orr.w	r3, r3, #2
 80070d6:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80070d8:	4b05      	ldr	r3, [pc, #20]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	4a04      	ldr	r2, [pc, #16]	@ (80070f0 <FLASH_PageErase+0x68>)
 80070de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070e2:	6153      	str	r3, [r2, #20]
}
 80070e4:	bf00      	nop
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	40022000 	.word	0x40022000

080070f4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80070fa:	4b21      	ldr	r3, [pc, #132]	@ (8007180 <FLASH_FlushCaches+0x8c>)
 80070fc:	7f1b      	ldrb	r3, [r3, #28]
 80070fe:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8007100:	79fb      	ldrb	r3, [r7, #7]
 8007102:	2b01      	cmp	r3, #1
 8007104:	d002      	beq.n	800710c <FLASH_FlushCaches+0x18>
 8007106:	79fb      	ldrb	r3, [r7, #7]
 8007108:	2b03      	cmp	r3, #3
 800710a:	d117      	bne.n	800713c <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800710c:	4b1d      	ldr	r3, [pc, #116]	@ (8007184 <FLASH_FlushCaches+0x90>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a1c      	ldr	r2, [pc, #112]	@ (8007184 <FLASH_FlushCaches+0x90>)
 8007112:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007116:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007118:	4b1a      	ldr	r3, [pc, #104]	@ (8007184 <FLASH_FlushCaches+0x90>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a19      	ldr	r2, [pc, #100]	@ (8007184 <FLASH_FlushCaches+0x90>)
 800711e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007122:	6013      	str	r3, [r2, #0]
 8007124:	4b17      	ldr	r3, [pc, #92]	@ (8007184 <FLASH_FlushCaches+0x90>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a16      	ldr	r2, [pc, #88]	@ (8007184 <FLASH_FlushCaches+0x90>)
 800712a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800712e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007130:	4b14      	ldr	r3, [pc, #80]	@ (8007184 <FLASH_FlushCaches+0x90>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a13      	ldr	r2, [pc, #76]	@ (8007184 <FLASH_FlushCaches+0x90>)
 8007136:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800713a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800713c:	79fb      	ldrb	r3, [r7, #7]
 800713e:	2b02      	cmp	r3, #2
 8007140:	d002      	beq.n	8007148 <FLASH_FlushCaches+0x54>
 8007142:	79fb      	ldrb	r3, [r7, #7]
 8007144:	2b03      	cmp	r3, #3
 8007146:	d111      	bne.n	800716c <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007148:	4b0e      	ldr	r3, [pc, #56]	@ (8007184 <FLASH_FlushCaches+0x90>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a0d      	ldr	r2, [pc, #52]	@ (8007184 <FLASH_FlushCaches+0x90>)
 800714e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007152:	6013      	str	r3, [r2, #0]
 8007154:	4b0b      	ldr	r3, [pc, #44]	@ (8007184 <FLASH_FlushCaches+0x90>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a0a      	ldr	r2, [pc, #40]	@ (8007184 <FLASH_FlushCaches+0x90>)
 800715a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800715e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007160:	4b08      	ldr	r3, [pc, #32]	@ (8007184 <FLASH_FlushCaches+0x90>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a07      	ldr	r2, [pc, #28]	@ (8007184 <FLASH_FlushCaches+0x90>)
 8007166:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800716a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800716c:	4b04      	ldr	r3, [pc, #16]	@ (8007180 <FLASH_FlushCaches+0x8c>)
 800716e:	2200      	movs	r2, #0
 8007170:	771a      	strb	r2, [r3, #28]
}
 8007172:	bf00      	nop
 8007174:	370c      	adds	r7, #12
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop
 8007180:	20000034 	.word	0x20000034
 8007184:	40022000 	.word	0x40022000

08007188 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007188:	b480      	push	{r7}
 800718a:	b087      	sub	sp, #28
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007192:	2300      	movs	r3, #0
 8007194:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007196:	e17f      	b.n	8007498 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	2101      	movs	r1, #1
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	fa01 f303 	lsl.w	r3, r1, r3
 80071a4:	4013      	ands	r3, r2
 80071a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 8171 	beq.w	8007492 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f003 0303 	and.w	r3, r3, #3
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d005      	beq.n	80071c8 <HAL_GPIO_Init+0x40>
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	f003 0303 	and.w	r3, r3, #3
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d130      	bne.n	800722a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	005b      	lsls	r3, r3, #1
 80071d2:	2203      	movs	r2, #3
 80071d4:	fa02 f303 	lsl.w	r3, r2, r3
 80071d8:	43db      	mvns	r3, r3
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	4013      	ands	r3, r2
 80071de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	68da      	ldr	r2, [r3, #12]
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	fa02 f303 	lsl.w	r3, r2, r3
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80071fe:	2201      	movs	r2, #1
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	fa02 f303 	lsl.w	r3, r2, r3
 8007206:	43db      	mvns	r3, r3
 8007208:	693a      	ldr	r2, [r7, #16]
 800720a:	4013      	ands	r3, r2
 800720c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	091b      	lsrs	r3, r3, #4
 8007214:	f003 0201 	and.w	r2, r3, #1
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	fa02 f303 	lsl.w	r3, r2, r3
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	4313      	orrs	r3, r2
 8007222:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f003 0303 	and.w	r3, r3, #3
 8007232:	2b03      	cmp	r3, #3
 8007234:	d118      	bne.n	8007268 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800723c:	2201      	movs	r2, #1
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	fa02 f303 	lsl.w	r3, r2, r3
 8007244:	43db      	mvns	r3, r3
 8007246:	693a      	ldr	r2, [r7, #16]
 8007248:	4013      	ands	r3, r2
 800724a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	08db      	lsrs	r3, r3, #3
 8007252:	f003 0201 	and.w	r2, r3, #1
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	fa02 f303 	lsl.w	r3, r2, r3
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	4313      	orrs	r3, r2
 8007260:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	f003 0303 	and.w	r3, r3, #3
 8007270:	2b03      	cmp	r3, #3
 8007272:	d017      	beq.n	80072a4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	2203      	movs	r2, #3
 8007280:	fa02 f303 	lsl.w	r3, r2, r3
 8007284:	43db      	mvns	r3, r3
 8007286:	693a      	ldr	r2, [r7, #16]
 8007288:	4013      	ands	r3, r2
 800728a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	689a      	ldr	r2, [r3, #8]
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	005b      	lsls	r3, r3, #1
 8007294:	fa02 f303 	lsl.w	r3, r2, r3
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	4313      	orrs	r3, r2
 800729c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f003 0303 	and.w	r3, r3, #3
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d123      	bne.n	80072f8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	08da      	lsrs	r2, r3, #3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	3208      	adds	r2, #8
 80072b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	f003 0307 	and.w	r3, r3, #7
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	220f      	movs	r2, #15
 80072c8:	fa02 f303 	lsl.w	r3, r2, r3
 80072cc:	43db      	mvns	r3, r3
 80072ce:	693a      	ldr	r2, [r7, #16]
 80072d0:	4013      	ands	r3, r2
 80072d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	691a      	ldr	r2, [r3, #16]
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f003 0307 	and.w	r3, r3, #7
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	fa02 f303 	lsl.w	r3, r2, r3
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	08da      	lsrs	r2, r3, #3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	3208      	adds	r2, #8
 80072f2:	6939      	ldr	r1, [r7, #16]
 80072f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	005b      	lsls	r3, r3, #1
 8007302:	2203      	movs	r2, #3
 8007304:	fa02 f303 	lsl.w	r3, r2, r3
 8007308:	43db      	mvns	r3, r3
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	4013      	ands	r3, r2
 800730e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f003 0203 	and.w	r2, r3, #3
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	fa02 f303 	lsl.w	r3, r2, r3
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	4313      	orrs	r3, r2
 8007324:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007334:	2b00      	cmp	r3, #0
 8007336:	f000 80ac 	beq.w	8007492 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800733a:	4b5f      	ldr	r3, [pc, #380]	@ (80074b8 <HAL_GPIO_Init+0x330>)
 800733c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800733e:	4a5e      	ldr	r2, [pc, #376]	@ (80074b8 <HAL_GPIO_Init+0x330>)
 8007340:	f043 0301 	orr.w	r3, r3, #1
 8007344:	6613      	str	r3, [r2, #96]	@ 0x60
 8007346:	4b5c      	ldr	r3, [pc, #368]	@ (80074b8 <HAL_GPIO_Init+0x330>)
 8007348:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	60bb      	str	r3, [r7, #8]
 8007350:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007352:	4a5a      	ldr	r2, [pc, #360]	@ (80074bc <HAL_GPIO_Init+0x334>)
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	089b      	lsrs	r3, r3, #2
 8007358:	3302      	adds	r3, #2
 800735a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800735e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	f003 0303 	and.w	r3, r3, #3
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	220f      	movs	r2, #15
 800736a:	fa02 f303 	lsl.w	r3, r2, r3
 800736e:	43db      	mvns	r3, r3
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	4013      	ands	r3, r2
 8007374:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800737c:	d025      	beq.n	80073ca <HAL_GPIO_Init+0x242>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a4f      	ldr	r2, [pc, #316]	@ (80074c0 <HAL_GPIO_Init+0x338>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d01f      	beq.n	80073c6 <HAL_GPIO_Init+0x23e>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a4e      	ldr	r2, [pc, #312]	@ (80074c4 <HAL_GPIO_Init+0x33c>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d019      	beq.n	80073c2 <HAL_GPIO_Init+0x23a>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a4d      	ldr	r2, [pc, #308]	@ (80074c8 <HAL_GPIO_Init+0x340>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d013      	beq.n	80073be <HAL_GPIO_Init+0x236>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a4c      	ldr	r2, [pc, #304]	@ (80074cc <HAL_GPIO_Init+0x344>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d00d      	beq.n	80073ba <HAL_GPIO_Init+0x232>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a4b      	ldr	r2, [pc, #300]	@ (80074d0 <HAL_GPIO_Init+0x348>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d007      	beq.n	80073b6 <HAL_GPIO_Init+0x22e>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a4a      	ldr	r2, [pc, #296]	@ (80074d4 <HAL_GPIO_Init+0x34c>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d101      	bne.n	80073b2 <HAL_GPIO_Init+0x22a>
 80073ae:	2306      	movs	r3, #6
 80073b0:	e00c      	b.n	80073cc <HAL_GPIO_Init+0x244>
 80073b2:	2307      	movs	r3, #7
 80073b4:	e00a      	b.n	80073cc <HAL_GPIO_Init+0x244>
 80073b6:	2305      	movs	r3, #5
 80073b8:	e008      	b.n	80073cc <HAL_GPIO_Init+0x244>
 80073ba:	2304      	movs	r3, #4
 80073bc:	e006      	b.n	80073cc <HAL_GPIO_Init+0x244>
 80073be:	2303      	movs	r3, #3
 80073c0:	e004      	b.n	80073cc <HAL_GPIO_Init+0x244>
 80073c2:	2302      	movs	r3, #2
 80073c4:	e002      	b.n	80073cc <HAL_GPIO_Init+0x244>
 80073c6:	2301      	movs	r3, #1
 80073c8:	e000      	b.n	80073cc <HAL_GPIO_Init+0x244>
 80073ca:	2300      	movs	r3, #0
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	f002 0203 	and.w	r2, r2, #3
 80073d2:	0092      	lsls	r2, r2, #2
 80073d4:	4093      	lsls	r3, r2
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	4313      	orrs	r3, r2
 80073da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80073dc:	4937      	ldr	r1, [pc, #220]	@ (80074bc <HAL_GPIO_Init+0x334>)
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	089b      	lsrs	r3, r3, #2
 80073e2:	3302      	adds	r3, #2
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80073ea:	4b3b      	ldr	r3, [pc, #236]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	43db      	mvns	r3, r3
 80073f4:	693a      	ldr	r2, [r7, #16]
 80073f6:	4013      	ands	r3, r2
 80073f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007406:	693a      	ldr	r2, [r7, #16]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	4313      	orrs	r3, r2
 800740c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800740e:	4a32      	ldr	r2, [pc, #200]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007414:	4b30      	ldr	r3, [pc, #192]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 8007416:	68db      	ldr	r3, [r3, #12]
 8007418:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	43db      	mvns	r3, r3
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	4013      	ands	r3, r2
 8007422:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d003      	beq.n	8007438 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	4313      	orrs	r3, r2
 8007436:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007438:	4a27      	ldr	r2, [pc, #156]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800743e:	4b26      	ldr	r3, [pc, #152]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	43db      	mvns	r3, r3
 8007448:	693a      	ldr	r2, [r7, #16]
 800744a:	4013      	ands	r3, r2
 800744c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800745a:	693a      	ldr	r2, [r7, #16]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	4313      	orrs	r3, r2
 8007460:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007462:	4a1d      	ldr	r2, [pc, #116]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007468:	4b1b      	ldr	r3, [pc, #108]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	43db      	mvns	r3, r3
 8007472:	693a      	ldr	r2, [r7, #16]
 8007474:	4013      	ands	r3, r2
 8007476:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d003      	beq.n	800748c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	4313      	orrs	r3, r2
 800748a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800748c:	4a12      	ldr	r2, [pc, #72]	@ (80074d8 <HAL_GPIO_Init+0x350>)
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	3301      	adds	r3, #1
 8007496:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	fa22 f303 	lsr.w	r3, r2, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f47f ae78 	bne.w	8007198 <HAL_GPIO_Init+0x10>
  }
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	371c      	adds	r7, #28
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	40021000 	.word	0x40021000
 80074bc:	40010000 	.word	0x40010000
 80074c0:	48000400 	.word	0x48000400
 80074c4:	48000800 	.word	0x48000800
 80074c8:	48000c00 	.word	0x48000c00
 80074cc:	48001000 	.word	0x48001000
 80074d0:	48001400 	.word	0x48001400
 80074d4:	48001800 	.word	0x48001800
 80074d8:	40010400 	.word	0x40010400

080074dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	460b      	mov	r3, r1
 80074e6:	807b      	strh	r3, [r7, #2]
 80074e8:	4613      	mov	r3, r2
 80074ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80074ec:	787b      	ldrb	r3, [r7, #1]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d003      	beq.n	80074fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80074f2:	887a      	ldrh	r2, [r7, #2]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80074f8:	e002      	b.n	8007500 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80074fa:	887a      	ldrh	r2, [r7, #2]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800750c:	b480      	push	{r7}
 800750e:	b085      	sub	sp, #20
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	460b      	mov	r3, r1
 8007516:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	695b      	ldr	r3, [r3, #20]
 800751c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800751e:	887a      	ldrh	r2, [r7, #2]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	4013      	ands	r3, r2
 8007524:	041a      	lsls	r2, r3, #16
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	43d9      	mvns	r1, r3
 800752a:	887b      	ldrh	r3, [r7, #2]
 800752c:	400b      	ands	r3, r1
 800752e:	431a      	orrs	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	619a      	str	r2, [r3, #24]
}
 8007534:	bf00      	nop
 8007536:	3714      	adds	r7, #20
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b082      	sub	sp, #8
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e08d      	b.n	800766e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7fc fd94 	bl	8004094 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2224      	movs	r2, #36	@ 0x24
 8007570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0201 	bic.w	r2, r2, #1
 8007582:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685a      	ldr	r2, [r3, #4]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007590:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	689a      	ldr	r2, [r3, #8]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80075a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d107      	bne.n	80075ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	689a      	ldr	r2, [r3, #8]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80075b6:	609a      	str	r2, [r3, #8]
 80075b8:	e006      	b.n	80075c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	689a      	ldr	r2, [r3, #8]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80075c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d108      	bne.n	80075e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	685a      	ldr	r2, [r3, #4]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075de:	605a      	str	r2, [r3, #4]
 80075e0:	e007      	b.n	80075f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80075f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	6812      	ldr	r2, [r2, #0]
 80075fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007600:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007604:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68da      	ldr	r2, [r3, #12]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007614:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	691a      	ldr	r2, [r3, #16]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	430a      	orrs	r2, r1
 800762e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	69d9      	ldr	r1, [r3, #28]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a1a      	ldr	r2, [r3, #32]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	430a      	orrs	r2, r1
 800763e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f042 0201 	orr.w	r2, r2, #1
 800764e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2220      	movs	r2, #32
 800765a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	3708      	adds	r7, #8
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
	...

08007678 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b088      	sub	sp, #32
 800767c:	af02      	add	r7, sp, #8
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	4608      	mov	r0, r1
 8007682:	4611      	mov	r1, r2
 8007684:	461a      	mov	r2, r3
 8007686:	4603      	mov	r3, r0
 8007688:	817b      	strh	r3, [r7, #10]
 800768a:	460b      	mov	r3, r1
 800768c:	813b      	strh	r3, [r7, #8]
 800768e:	4613      	mov	r3, r2
 8007690:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b20      	cmp	r3, #32
 800769c:	f040 80f9 	bne.w	8007892 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80076a0:	6a3b      	ldr	r3, [r7, #32]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d002      	beq.n	80076ac <HAL_I2C_Mem_Write+0x34>
 80076a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d105      	bne.n	80076b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e0ed      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d101      	bne.n	80076c6 <HAL_I2C_Mem_Write+0x4e>
 80076c2:	2302      	movs	r3, #2
 80076c4:	e0e6      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80076ce:	f7fd fe21 	bl	8005314 <HAL_GetTick>
 80076d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	9300      	str	r3, [sp, #0]
 80076d8:	2319      	movs	r3, #25
 80076da:	2201      	movs	r2, #1
 80076dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80076e0:	68f8      	ldr	r0, [r7, #12]
 80076e2:	f000 fac3 	bl	8007c6c <I2C_WaitOnFlagUntilTimeout>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d001      	beq.n	80076f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e0d1      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2221      	movs	r2, #33	@ 0x21
 80076f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2240      	movs	r2, #64	@ 0x40
 80076fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6a3a      	ldr	r2, [r7, #32]
 800770a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007710:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2200      	movs	r2, #0
 8007716:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007718:	88f8      	ldrh	r0, [r7, #6]
 800771a:	893a      	ldrh	r2, [r7, #8]
 800771c:	8979      	ldrh	r1, [r7, #10]
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	9301      	str	r3, [sp, #4]
 8007722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	4603      	mov	r3, r0
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f000 f9d3 	bl	8007ad4 <I2C_RequestMemoryWrite>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d005      	beq.n	8007740 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2200      	movs	r2, #0
 8007738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	e0a9      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007744:	b29b      	uxth	r3, r3
 8007746:	2bff      	cmp	r3, #255	@ 0xff
 8007748:	d90e      	bls.n	8007768 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	22ff      	movs	r2, #255	@ 0xff
 800774e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007754:	b2da      	uxtb	r2, r3
 8007756:	8979      	ldrh	r1, [r7, #10]
 8007758:	2300      	movs	r3, #0
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 fc47 	bl	8007ff4 <I2C_TransferConfig>
 8007766:	e00f      	b.n	8007788 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800776c:	b29a      	uxth	r2, r3
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007776:	b2da      	uxtb	r2, r3
 8007778:	8979      	ldrh	r1, [r7, #10]
 800777a:	2300      	movs	r3, #0
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f000 fc36 	bl	8007ff4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007788:	697a      	ldr	r2, [r7, #20]
 800778a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800778c:	68f8      	ldr	r0, [r7, #12]
 800778e:	f000 fac6 	bl	8007d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	e07b      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a0:	781a      	ldrb	r2, [r3, #0]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	3b01      	subs	r3, #1
 80077ba:	b29a      	uxth	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c4:	3b01      	subs	r3, #1
 80077c6:	b29a      	uxth	r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d034      	beq.n	8007840 <HAL_I2C_Mem_Write+0x1c8>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d130      	bne.n	8007840 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	9300      	str	r3, [sp, #0]
 80077e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e4:	2200      	movs	r2, #0
 80077e6:	2180      	movs	r1, #128	@ 0x80
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f000 fa3f 	bl	8007c6c <I2C_WaitOnFlagUntilTimeout>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d001      	beq.n	80077f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e04d      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	2bff      	cmp	r3, #255	@ 0xff
 8007800:	d90e      	bls.n	8007820 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	22ff      	movs	r2, #255	@ 0xff
 8007806:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800780c:	b2da      	uxtb	r2, r3
 800780e:	8979      	ldrh	r1, [r7, #10]
 8007810:	2300      	movs	r3, #0
 8007812:	9300      	str	r3, [sp, #0]
 8007814:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f000 fbeb 	bl	8007ff4 <I2C_TransferConfig>
 800781e:	e00f      	b.n	8007840 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007824:	b29a      	uxth	r2, r3
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800782e:	b2da      	uxtb	r2, r3
 8007830:	8979      	ldrh	r1, [r7, #10]
 8007832:	2300      	movs	r3, #0
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 fbda 	bl	8007ff4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007844:	b29b      	uxth	r3, r3
 8007846:	2b00      	cmp	r3, #0
 8007848:	d19e      	bne.n	8007788 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 faac 	bl	8007dac <I2C_WaitOnSTOPFlagUntilTimeout>
 8007854:	4603      	mov	r3, r0
 8007856:	2b00      	cmp	r3, #0
 8007858:	d001      	beq.n	800785e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e01a      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2220      	movs	r2, #32
 8007864:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	6859      	ldr	r1, [r3, #4]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	4b0a      	ldr	r3, [pc, #40]	@ (800789c <HAL_I2C_Mem_Write+0x224>)
 8007872:	400b      	ands	r3, r1
 8007874:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2220      	movs	r2, #32
 800787a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2200      	movs	r2, #0
 800788a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800788e:	2300      	movs	r3, #0
 8007890:	e000      	b.n	8007894 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007892:	2302      	movs	r3, #2
  }
}
 8007894:	4618      	mov	r0, r3
 8007896:	3718      	adds	r7, #24
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}
 800789c:	fe00e800 	.word	0xfe00e800

080078a0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b088      	sub	sp, #32
 80078a4:	af02      	add	r7, sp, #8
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	4608      	mov	r0, r1
 80078aa:	4611      	mov	r1, r2
 80078ac:	461a      	mov	r2, r3
 80078ae:	4603      	mov	r3, r0
 80078b0:	817b      	strh	r3, [r7, #10]
 80078b2:	460b      	mov	r3, r1
 80078b4:	813b      	strh	r3, [r7, #8]
 80078b6:	4613      	mov	r3, r2
 80078b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b20      	cmp	r3, #32
 80078c4:	f040 80fd 	bne.w	8007ac2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80078c8:	6a3b      	ldr	r3, [r7, #32]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d002      	beq.n	80078d4 <HAL_I2C_Mem_Read+0x34>
 80078ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d105      	bne.n	80078e0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e0f1      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d101      	bne.n	80078ee <HAL_I2C_Mem_Read+0x4e>
 80078ea:	2302      	movs	r3, #2
 80078ec:	e0ea      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80078f6:	f7fd fd0d 	bl	8005314 <HAL_GetTick>
 80078fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	9300      	str	r3, [sp, #0]
 8007900:	2319      	movs	r3, #25
 8007902:	2201      	movs	r2, #1
 8007904:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007908:	68f8      	ldr	r0, [r7, #12]
 800790a:	f000 f9af 	bl	8007c6c <I2C_WaitOnFlagUntilTimeout>
 800790e:	4603      	mov	r3, r0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d001      	beq.n	8007918 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e0d5      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2222      	movs	r2, #34	@ 0x22
 800791c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2240      	movs	r2, #64	@ 0x40
 8007924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6a3a      	ldr	r2, [r7, #32]
 8007932:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007938:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007940:	88f8      	ldrh	r0, [r7, #6]
 8007942:	893a      	ldrh	r2, [r7, #8]
 8007944:	8979      	ldrh	r1, [r7, #10]
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	9301      	str	r3, [sp, #4]
 800794a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	4603      	mov	r3, r0
 8007950:	68f8      	ldr	r0, [r7, #12]
 8007952:	f000 f913 	bl	8007b7c <I2C_RequestMemoryRead>
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d005      	beq.n	8007968 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e0ad      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800796c:	b29b      	uxth	r3, r3
 800796e:	2bff      	cmp	r3, #255	@ 0xff
 8007970:	d90e      	bls.n	8007990 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2201      	movs	r2, #1
 8007976:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800797c:	b2da      	uxtb	r2, r3
 800797e:	8979      	ldrh	r1, [r7, #10]
 8007980:	4b52      	ldr	r3, [pc, #328]	@ (8007acc <HAL_I2C_Mem_Read+0x22c>)
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f000 fb33 	bl	8007ff4 <I2C_TransferConfig>
 800798e:	e00f      	b.n	80079b0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007994:	b29a      	uxth	r2, r3
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800799e:	b2da      	uxtb	r2, r3
 80079a0:	8979      	ldrh	r1, [r7, #10]
 80079a2:	4b4a      	ldr	r3, [pc, #296]	@ (8007acc <HAL_I2C_Mem_Read+0x22c>)
 80079a4:	9300      	str	r3, [sp, #0]
 80079a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	f000 fb22 	bl	8007ff4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	9300      	str	r3, [sp, #0]
 80079b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b6:	2200      	movs	r2, #0
 80079b8:	2104      	movs	r1, #4
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f000 f956 	bl	8007c6c <I2C_WaitOnFlagUntilTimeout>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e07c      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d4:	b2d2      	uxtb	r2, r2
 80079d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079dc:	1c5a      	adds	r2, r3, #1
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079e6:	3b01      	subs	r3, #1
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	3b01      	subs	r3, #1
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d034      	beq.n	8007a70 <HAL_I2C_Mem_Read+0x1d0>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d130      	bne.n	8007a70 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a14:	2200      	movs	r2, #0
 8007a16:	2180      	movs	r1, #128	@ 0x80
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f000 f927 	bl	8007c6c <I2C_WaitOnFlagUntilTimeout>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e04d      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	2bff      	cmp	r3, #255	@ 0xff
 8007a30:	d90e      	bls.n	8007a50 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2201      	movs	r2, #1
 8007a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a3c:	b2da      	uxtb	r2, r3
 8007a3e:	8979      	ldrh	r1, [r7, #10]
 8007a40:	2300      	movs	r3, #0
 8007a42:	9300      	str	r3, [sp, #0]
 8007a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a48:	68f8      	ldr	r0, [r7, #12]
 8007a4a:	f000 fad3 	bl	8007ff4 <I2C_TransferConfig>
 8007a4e:	e00f      	b.n	8007a70 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a5e:	b2da      	uxtb	r2, r3
 8007a60:	8979      	ldrh	r1, [r7, #10]
 8007a62:	2300      	movs	r3, #0
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a6a:	68f8      	ldr	r0, [r7, #12]
 8007a6c:	f000 fac2 	bl	8007ff4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d19a      	bne.n	80079b0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f000 f994 	bl	8007dac <I2C_WaitOnSTOPFlagUntilTimeout>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e01a      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	2220      	movs	r2, #32
 8007a94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	6859      	ldr	r1, [r3, #4]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad0 <HAL_I2C_Mem_Read+0x230>)
 8007aa2:	400b      	ands	r3, r1
 8007aa4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	e000      	b.n	8007ac4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007ac2:	2302      	movs	r3, #2
  }
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3718      	adds	r7, #24
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}
 8007acc:	80002400 	.word	0x80002400
 8007ad0:	fe00e800 	.word	0xfe00e800

08007ad4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b086      	sub	sp, #24
 8007ad8:	af02      	add	r7, sp, #8
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	4608      	mov	r0, r1
 8007ade:	4611      	mov	r1, r2
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	817b      	strh	r3, [r7, #10]
 8007ae6:	460b      	mov	r3, r1
 8007ae8:	813b      	strh	r3, [r7, #8]
 8007aea:	4613      	mov	r3, r2
 8007aec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007aee:	88fb      	ldrh	r3, [r7, #6]
 8007af0:	b2da      	uxtb	r2, r3
 8007af2:	8979      	ldrh	r1, [r7, #10]
 8007af4:	4b20      	ldr	r3, [pc, #128]	@ (8007b78 <I2C_RequestMemoryWrite+0xa4>)
 8007af6:	9300      	str	r3, [sp, #0]
 8007af8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 fa79 	bl	8007ff4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b02:	69fa      	ldr	r2, [r7, #28]
 8007b04:	69b9      	ldr	r1, [r7, #24]
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f000 f909 	bl	8007d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d001      	beq.n	8007b16 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	e02c      	b.n	8007b70 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007b16:	88fb      	ldrh	r3, [r7, #6]
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d105      	bne.n	8007b28 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007b1c:	893b      	ldrh	r3, [r7, #8]
 8007b1e:	b2da      	uxtb	r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b26:	e015      	b.n	8007b54 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007b28:	893b      	ldrh	r3, [r7, #8]
 8007b2a:	0a1b      	lsrs	r3, r3, #8
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	b2da      	uxtb	r2, r3
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b36:	69fa      	ldr	r2, [r7, #28]
 8007b38:	69b9      	ldr	r1, [r7, #24]
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 f8ef 	bl	8007d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d001      	beq.n	8007b4a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e012      	b.n	8007b70 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007b4a:	893b      	ldrh	r3, [r7, #8]
 8007b4c:	b2da      	uxtb	r2, r3
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	9300      	str	r3, [sp, #0]
 8007b58:	69bb      	ldr	r3, [r7, #24]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	2180      	movs	r1, #128	@ 0x80
 8007b5e:	68f8      	ldr	r0, [r7, #12]
 8007b60:	f000 f884 	bl	8007c6c <I2C_WaitOnFlagUntilTimeout>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d001      	beq.n	8007b6e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e000      	b.n	8007b70 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007b6e:	2300      	movs	r3, #0
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3710      	adds	r7, #16
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	80002000 	.word	0x80002000

08007b7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b086      	sub	sp, #24
 8007b80:	af02      	add	r7, sp, #8
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	4608      	mov	r0, r1
 8007b86:	4611      	mov	r1, r2
 8007b88:	461a      	mov	r2, r3
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	817b      	strh	r3, [r7, #10]
 8007b8e:	460b      	mov	r3, r1
 8007b90:	813b      	strh	r3, [r7, #8]
 8007b92:	4613      	mov	r3, r2
 8007b94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007b96:	88fb      	ldrh	r3, [r7, #6]
 8007b98:	b2da      	uxtb	r2, r3
 8007b9a:	8979      	ldrh	r1, [r7, #10]
 8007b9c:	4b20      	ldr	r3, [pc, #128]	@ (8007c20 <I2C_RequestMemoryRead+0xa4>)
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 fa26 	bl	8007ff4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ba8:	69fa      	ldr	r2, [r7, #28]
 8007baa:	69b9      	ldr	r1, [r7, #24]
 8007bac:	68f8      	ldr	r0, [r7, #12]
 8007bae:	f000 f8b6 	bl	8007d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d001      	beq.n	8007bbc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	e02c      	b.n	8007c16 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007bbc:	88fb      	ldrh	r3, [r7, #6]
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d105      	bne.n	8007bce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007bc2:	893b      	ldrh	r3, [r7, #8]
 8007bc4:	b2da      	uxtb	r2, r3
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	629a      	str	r2, [r3, #40]	@ 0x28
 8007bcc:	e015      	b.n	8007bfa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007bce:	893b      	ldrh	r3, [r7, #8]
 8007bd0:	0a1b      	lsrs	r3, r3, #8
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	b2da      	uxtb	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bdc:	69fa      	ldr	r2, [r7, #28]
 8007bde:	69b9      	ldr	r1, [r7, #24]
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f000 f89c 	bl	8007d1e <I2C_WaitOnTXISFlagUntilTimeout>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d001      	beq.n	8007bf0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e012      	b.n	8007c16 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007bf0:	893b      	ldrh	r3, [r7, #8]
 8007bf2:	b2da      	uxtb	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	2200      	movs	r2, #0
 8007c02:	2140      	movs	r1, #64	@ 0x40
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f000 f831 	bl	8007c6c <I2C_WaitOnFlagUntilTimeout>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d001      	beq.n	8007c14 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e000      	b.n	8007c16 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3710      	adds	r7, #16
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop
 8007c20:	80002000 	.word	0x80002000

08007c24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	f003 0302 	and.w	r3, r3, #2
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d103      	bne.n	8007c42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	699b      	ldr	r3, [r3, #24]
 8007c48:	f003 0301 	and.w	r3, r3, #1
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d007      	beq.n	8007c60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	699a      	ldr	r2, [r3, #24]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	619a      	str	r2, [r3, #24]
  }
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	603b      	str	r3, [r7, #0]
 8007c78:	4613      	mov	r3, r2
 8007c7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c7c:	e03b      	b.n	8007cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c7e:	69ba      	ldr	r2, [r7, #24]
 8007c80:	6839      	ldr	r1, [r7, #0]
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f000 f8d6 	bl	8007e34 <I2C_IsErrorOccurred>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d001      	beq.n	8007c92 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e041      	b.n	8007d16 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c98:	d02d      	beq.n	8007cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c9a:	f7fd fb3b 	bl	8005314 <HAL_GetTick>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	1ad3      	subs	r3, r2, r3
 8007ca4:	683a      	ldr	r2, [r7, #0]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d302      	bcc.n	8007cb0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d122      	bne.n	8007cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	699a      	ldr	r2, [r3, #24]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	4013      	ands	r3, r2
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	bf0c      	ite	eq
 8007cc0:	2301      	moveq	r3, #1
 8007cc2:	2300      	movne	r3, #0
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	79fb      	ldrb	r3, [r7, #7]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d113      	bne.n	8007cf6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd2:	f043 0220 	orr.w	r2, r3, #32
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2220      	movs	r2, #32
 8007cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2200      	movs	r2, #0
 8007cee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e00f      	b.n	8007d16 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	699a      	ldr	r2, [r3, #24]
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	4013      	ands	r3, r2
 8007d00:	68ba      	ldr	r2, [r7, #8]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	bf0c      	ite	eq
 8007d06:	2301      	moveq	r3, #1
 8007d08:	2300      	movne	r3, #0
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	79fb      	ldrb	r3, [r7, #7]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d0b4      	beq.n	8007c7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b084      	sub	sp, #16
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	60f8      	str	r0, [r7, #12]
 8007d26:	60b9      	str	r1, [r7, #8]
 8007d28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007d2a:	e033      	b.n	8007d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	68b9      	ldr	r1, [r7, #8]
 8007d30:	68f8      	ldr	r0, [r7, #12]
 8007d32:	f000 f87f 	bl	8007e34 <I2C_IsErrorOccurred>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d001      	beq.n	8007d40 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e031      	b.n	8007da4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d46:	d025      	beq.n	8007d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d48:	f7fd fae4 	bl	8005314 <HAL_GetTick>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	68ba      	ldr	r2, [r7, #8]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d302      	bcc.n	8007d5e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d11a      	bne.n	8007d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	699b      	ldr	r3, [r3, #24]
 8007d64:	f003 0302 	and.w	r3, r3, #2
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d013      	beq.n	8007d94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d70:	f043 0220 	orr.w	r2, r3, #32
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2220      	movs	r2, #32
 8007d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e007      	b.n	8007da4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	699b      	ldr	r3, [r3, #24]
 8007d9a:	f003 0302 	and.w	r3, r3, #2
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d1c4      	bne.n	8007d2c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007da2:	2300      	movs	r3, #0
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3710      	adds	r7, #16
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007db8:	e02f      	b.n	8007e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	68b9      	ldr	r1, [r7, #8]
 8007dbe:	68f8      	ldr	r0, [r7, #12]
 8007dc0:	f000 f838 	bl	8007e34 <I2C_IsErrorOccurred>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d001      	beq.n	8007dce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e02d      	b.n	8007e2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dce:	f7fd faa1 	bl	8005314 <HAL_GetTick>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	68ba      	ldr	r2, [r7, #8]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d302      	bcc.n	8007de4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d11a      	bne.n	8007e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	699b      	ldr	r3, [r3, #24]
 8007dea:	f003 0320 	and.w	r3, r3, #32
 8007dee:	2b20      	cmp	r3, #32
 8007df0:	d013      	beq.n	8007e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007df6:	f043 0220 	orr.w	r2, r3, #32
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2220      	movs	r2, #32
 8007e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e007      	b.n	8007e2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	699b      	ldr	r3, [r3, #24]
 8007e20:	f003 0320 	and.w	r3, r3, #32
 8007e24:	2b20      	cmp	r3, #32
 8007e26:	d1c8      	bne.n	8007dba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
	...

08007e34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b08a      	sub	sp, #40	@ 0x28
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	699b      	ldr	r3, [r3, #24]
 8007e4c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	f003 0310 	and.w	r3, r3, #16
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d068      	beq.n	8007f32 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	2210      	movs	r2, #16
 8007e66:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007e68:	e049      	b.n	8007efe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e70:	d045      	beq.n	8007efe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007e72:	f7fd fa4f 	bl	8005314 <HAL_GetTick>
 8007e76:	4602      	mov	r2, r0
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d302      	bcc.n	8007e88 <I2C_IsErrorOccurred+0x54>
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d13a      	bne.n	8007efe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e92:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e9a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	699b      	ldr	r3, [r3, #24]
 8007ea2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ea6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007eaa:	d121      	bne.n	8007ef0 <I2C_IsErrorOccurred+0xbc>
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007eb2:	d01d      	beq.n	8007ef0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007eb4:	7cfb      	ldrb	r3, [r7, #19]
 8007eb6:	2b20      	cmp	r3, #32
 8007eb8:	d01a      	beq.n	8007ef0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	685a      	ldr	r2, [r3, #4]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ec8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007eca:	f7fd fa23 	bl	8005314 <HAL_GetTick>
 8007ece:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ed0:	e00e      	b.n	8007ef0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007ed2:	f7fd fa1f 	bl	8005314 <HAL_GetTick>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	2b19      	cmp	r3, #25
 8007ede:	d907      	bls.n	8007ef0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007ee0:	6a3b      	ldr	r3, [r7, #32]
 8007ee2:	f043 0320 	orr.w	r3, r3, #32
 8007ee6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007eee:	e006      	b.n	8007efe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	699b      	ldr	r3, [r3, #24]
 8007ef6:	f003 0320 	and.w	r3, r3, #32
 8007efa:	2b20      	cmp	r3, #32
 8007efc:	d1e9      	bne.n	8007ed2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	f003 0320 	and.w	r3, r3, #32
 8007f08:	2b20      	cmp	r3, #32
 8007f0a:	d003      	beq.n	8007f14 <I2C_IsErrorOccurred+0xe0>
 8007f0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d0aa      	beq.n	8007e6a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d103      	bne.n	8007f24 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2220      	movs	r2, #32
 8007f22:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007f24:	6a3b      	ldr	r3, [r7, #32]
 8007f26:	f043 0304 	orr.w	r3, r3, #4
 8007f2a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007f3a:	69bb      	ldr	r3, [r7, #24]
 8007f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00b      	beq.n	8007f5c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007f44:	6a3b      	ldr	r3, [r7, #32]
 8007f46:	f043 0301 	orr.w	r3, r3, #1
 8007f4a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007f5c:	69bb      	ldr	r3, [r7, #24]
 8007f5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00b      	beq.n	8007f7e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007f66:	6a3b      	ldr	r3, [r7, #32]
 8007f68:	f043 0308 	orr.w	r3, r3, #8
 8007f6c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007f76:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007f7e:	69bb      	ldr	r3, [r7, #24]
 8007f80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00b      	beq.n	8007fa0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	f043 0302 	orr.w	r3, r3, #2
 8007f8e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d01c      	beq.n	8007fe2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007fa8:	68f8      	ldr	r0, [r7, #12]
 8007faa:	f7ff fe3b 	bl	8007c24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6859      	ldr	r1, [r3, #4]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8007ff0 <I2C_IsErrorOccurred+0x1bc>)
 8007fba:	400b      	ands	r3, r1
 8007fbc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fc2:	6a3b      	ldr	r3, [r7, #32]
 8007fc4:	431a      	orrs	r2, r3
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2220      	movs	r2, #32
 8007fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3728      	adds	r7, #40	@ 0x28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	fe00e800 	.word	0xfe00e800

08007ff4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b087      	sub	sp, #28
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	607b      	str	r3, [r7, #4]
 8007ffe:	460b      	mov	r3, r1
 8008000:	817b      	strh	r3, [r7, #10]
 8008002:	4613      	mov	r3, r2
 8008004:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008006:	897b      	ldrh	r3, [r7, #10]
 8008008:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800800c:	7a7b      	ldrb	r3, [r7, #9]
 800800e:	041b      	lsls	r3, r3, #16
 8008010:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008014:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	4313      	orrs	r3, r2
 800801e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008022:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	685a      	ldr	r2, [r3, #4]
 800802a:	6a3b      	ldr	r3, [r7, #32]
 800802c:	0d5b      	lsrs	r3, r3, #21
 800802e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008032:	4b08      	ldr	r3, [pc, #32]	@ (8008054 <I2C_TransferConfig+0x60>)
 8008034:	430b      	orrs	r3, r1
 8008036:	43db      	mvns	r3, r3
 8008038:	ea02 0103 	and.w	r1, r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	430a      	orrs	r2, r1
 8008044:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008046:	bf00      	nop
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	03ff63ff 	.word	0x03ff63ff

08008058 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008058:	b480      	push	{r7}
 800805a:	b083      	sub	sp, #12
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b20      	cmp	r3, #32
 800806c:	d138      	bne.n	80080e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008074:	2b01      	cmp	r3, #1
 8008076:	d101      	bne.n	800807c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008078:	2302      	movs	r3, #2
 800807a:	e032      	b.n	80080e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2224      	movs	r2, #36	@ 0x24
 8008088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f022 0201 	bic.w	r2, r2, #1
 800809a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80080aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	6819      	ldr	r1, [r3, #0]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	683a      	ldr	r2, [r7, #0]
 80080b8:	430a      	orrs	r2, r1
 80080ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f042 0201 	orr.w	r2, r2, #1
 80080ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2220      	movs	r2, #32
 80080d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80080dc:	2300      	movs	r3, #0
 80080de:	e000      	b.n	80080e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80080e0:	2302      	movs	r3, #2
  }
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	370c      	adds	r7, #12
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr

080080ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80080ee:	b480      	push	{r7}
 80080f0:	b085      	sub	sp, #20
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
 80080f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	2b20      	cmp	r3, #32
 8008102:	d139      	bne.n	8008178 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800810a:	2b01      	cmp	r3, #1
 800810c:	d101      	bne.n	8008112 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800810e:	2302      	movs	r3, #2
 8008110:	e033      	b.n	800817a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2224      	movs	r2, #36	@ 0x24
 800811e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f022 0201 	bic.w	r2, r2, #1
 8008130:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008140:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	021b      	lsls	r3, r3, #8
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	4313      	orrs	r3, r2
 800814a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68fa      	ldr	r2, [r7, #12]
 8008152:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f042 0201 	orr.w	r2, r2, #1
 8008162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2220      	movs	r2, #32
 8008168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008174:	2300      	movs	r3, #0
 8008176:	e000      	b.n	800817a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008178:	2302      	movs	r3, #2
  }
}
 800817a:	4618      	mov	r0, r3
 800817c:	3714      	adds	r7, #20
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr
	...

08008188 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008188:	b480      	push	{r7}
 800818a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800818c:	4b05      	ldr	r3, [pc, #20]	@ (80081a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a04      	ldr	r2, [pc, #16]	@ (80081a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008192:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008196:	6013      	str	r3, [r2, #0]
}
 8008198:	bf00      	nop
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr
 80081a2:	bf00      	nop
 80081a4:	40007000 	.word	0x40007000

080081a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80081a8:	b480      	push	{r7}
 80081aa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80081ac:	4b04      	ldr	r3, [pc, #16]	@ (80081c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	40007000 	.word	0x40007000

080081c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b085      	sub	sp, #20
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081d2:	d130      	bne.n	8008236 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80081d4:	4b23      	ldr	r3, [pc, #140]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80081dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e0:	d038      	beq.n	8008254 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80081e2:	4b20      	ldr	r3, [pc, #128]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80081ea:	4a1e      	ldr	r2, [pc, #120]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80081ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80081f0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80081f2:	4b1d      	ldr	r3, [pc, #116]	@ (8008268 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2232      	movs	r2, #50	@ 0x32
 80081f8:	fb02 f303 	mul.w	r3, r2, r3
 80081fc:	4a1b      	ldr	r2, [pc, #108]	@ (800826c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80081fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008202:	0c9b      	lsrs	r3, r3, #18
 8008204:	3301      	adds	r3, #1
 8008206:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008208:	e002      	b.n	8008210 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	3b01      	subs	r3, #1
 800820e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008210:	4b14      	ldr	r3, [pc, #80]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008212:	695b      	ldr	r3, [r3, #20]
 8008214:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800821c:	d102      	bne.n	8008224 <HAL_PWREx_ControlVoltageScaling+0x60>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1f2      	bne.n	800820a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008224:	4b0f      	ldr	r3, [pc, #60]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008226:	695b      	ldr	r3, [r3, #20]
 8008228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800822c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008230:	d110      	bne.n	8008254 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008232:	2303      	movs	r3, #3
 8008234:	e00f      	b.n	8008256 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008236:	4b0b      	ldr	r3, [pc, #44]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800823e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008242:	d007      	beq.n	8008254 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008244:	4b07      	ldr	r3, [pc, #28]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800824c:	4a05      	ldr	r2, [pc, #20]	@ (8008264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800824e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008252:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	40007000 	.word	0x40007000
 8008268:	20000028 	.word	0x20000028
 800826c:	431bde83 	.word	0x431bde83

08008270 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b088      	sub	sp, #32
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d101      	bne.n	8008282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e3ca      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008282:	4b97      	ldr	r3, [pc, #604]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f003 030c 	and.w	r3, r3, #12
 800828a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800828c:	4b94      	ldr	r3, [pc, #592]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	f003 0303 	and.w	r3, r3, #3
 8008294:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f003 0310 	and.w	r3, r3, #16
 800829e:	2b00      	cmp	r3, #0
 80082a0:	f000 80e4 	beq.w	800846c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d007      	beq.n	80082ba <HAL_RCC_OscConfig+0x4a>
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	2b0c      	cmp	r3, #12
 80082ae:	f040 808b 	bne.w	80083c8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	f040 8087 	bne.w	80083c8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80082ba:	4b89      	ldr	r3, [pc, #548]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0302 	and.w	r3, r3, #2
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d005      	beq.n	80082d2 <HAL_RCC_OscConfig+0x62>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d101      	bne.n	80082d2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	e3a2      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a1a      	ldr	r2, [r3, #32]
 80082d6:	4b82      	ldr	r3, [pc, #520]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0308 	and.w	r3, r3, #8
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d004      	beq.n	80082ec <HAL_RCC_OscConfig+0x7c>
 80082e2:	4b7f      	ldr	r3, [pc, #508]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80082ea:	e005      	b.n	80082f8 <HAL_RCC_OscConfig+0x88>
 80082ec:	4b7c      	ldr	r3, [pc, #496]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80082ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082f2:	091b      	lsrs	r3, r3, #4
 80082f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d223      	bcs.n	8008344 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	4618      	mov	r0, r3
 8008302:	f000 fd55 	bl	8008db0 <RCC_SetFlashLatencyFromMSIRange>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d001      	beq.n	8008310 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	e383      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008310:	4b73      	ldr	r3, [pc, #460]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a72      	ldr	r2, [pc, #456]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008316:	f043 0308 	orr.w	r3, r3, #8
 800831a:	6013      	str	r3, [r2, #0]
 800831c:	4b70      	ldr	r3, [pc, #448]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6a1b      	ldr	r3, [r3, #32]
 8008328:	496d      	ldr	r1, [pc, #436]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800832a:	4313      	orrs	r3, r2
 800832c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800832e:	4b6c      	ldr	r3, [pc, #432]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	021b      	lsls	r3, r3, #8
 800833c:	4968      	ldr	r1, [pc, #416]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800833e:	4313      	orrs	r3, r2
 8008340:	604b      	str	r3, [r1, #4]
 8008342:	e025      	b.n	8008390 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008344:	4b66      	ldr	r3, [pc, #408]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a65      	ldr	r2, [pc, #404]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800834a:	f043 0308 	orr.w	r3, r3, #8
 800834e:	6013      	str	r3, [r2, #0]
 8008350:	4b63      	ldr	r3, [pc, #396]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a1b      	ldr	r3, [r3, #32]
 800835c:	4960      	ldr	r1, [pc, #384]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800835e:	4313      	orrs	r3, r2
 8008360:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008362:	4b5f      	ldr	r3, [pc, #380]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	69db      	ldr	r3, [r3, #28]
 800836e:	021b      	lsls	r3, r3, #8
 8008370:	495b      	ldr	r1, [pc, #364]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008372:	4313      	orrs	r3, r2
 8008374:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008376:	69bb      	ldr	r3, [r7, #24]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d109      	bne.n	8008390 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6a1b      	ldr	r3, [r3, #32]
 8008380:	4618      	mov	r0, r3
 8008382:	f000 fd15 	bl	8008db0 <RCC_SetFlashLatencyFromMSIRange>
 8008386:	4603      	mov	r3, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d001      	beq.n	8008390 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800838c:	2301      	movs	r3, #1
 800838e:	e343      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008390:	f000 fc4a 	bl	8008c28 <HAL_RCC_GetSysClockFreq>
 8008394:	4602      	mov	r2, r0
 8008396:	4b52      	ldr	r3, [pc, #328]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	091b      	lsrs	r3, r3, #4
 800839c:	f003 030f 	and.w	r3, r3, #15
 80083a0:	4950      	ldr	r1, [pc, #320]	@ (80084e4 <HAL_RCC_OscConfig+0x274>)
 80083a2:	5ccb      	ldrb	r3, [r1, r3]
 80083a4:	f003 031f 	and.w	r3, r3, #31
 80083a8:	fa22 f303 	lsr.w	r3, r2, r3
 80083ac:	4a4e      	ldr	r2, [pc, #312]	@ (80084e8 <HAL_RCC_OscConfig+0x278>)
 80083ae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80083b0:	4b4e      	ldr	r3, [pc, #312]	@ (80084ec <HAL_RCC_OscConfig+0x27c>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4618      	mov	r0, r3
 80083b6:	f7fc ff5d 	bl	8005274 <HAL_InitTick>
 80083ba:	4603      	mov	r3, r0
 80083bc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80083be:	7bfb      	ldrb	r3, [r7, #15]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d052      	beq.n	800846a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
 80083c6:	e327      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	699b      	ldr	r3, [r3, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d032      	beq.n	8008436 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80083d0:	4b43      	ldr	r3, [pc, #268]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a42      	ldr	r2, [pc, #264]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80083d6:	f043 0301 	orr.w	r3, r3, #1
 80083da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80083dc:	f7fc ff9a 	bl	8005314 <HAL_GetTick>
 80083e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80083e2:	e008      	b.n	80083f6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80083e4:	f7fc ff96 	bl	8005314 <HAL_GetTick>
 80083e8:	4602      	mov	r2, r0
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e310      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80083f6:	4b3a      	ldr	r3, [pc, #232]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 0302 	and.w	r3, r3, #2
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d0f0      	beq.n	80083e4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008402:	4b37      	ldr	r3, [pc, #220]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a36      	ldr	r2, [pc, #216]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008408:	f043 0308 	orr.w	r3, r3, #8
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	4b34      	ldr	r3, [pc, #208]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6a1b      	ldr	r3, [r3, #32]
 800841a:	4931      	ldr	r1, [pc, #196]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800841c:	4313      	orrs	r3, r2
 800841e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008420:	4b2f      	ldr	r3, [pc, #188]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	69db      	ldr	r3, [r3, #28]
 800842c:	021b      	lsls	r3, r3, #8
 800842e:	492c      	ldr	r1, [pc, #176]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008430:	4313      	orrs	r3, r2
 8008432:	604b      	str	r3, [r1, #4]
 8008434:	e01a      	b.n	800846c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008436:	4b2a      	ldr	r3, [pc, #168]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a29      	ldr	r2, [pc, #164]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800843c:	f023 0301 	bic.w	r3, r3, #1
 8008440:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008442:	f7fc ff67 	bl	8005314 <HAL_GetTick>
 8008446:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008448:	e008      	b.n	800845c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800844a:	f7fc ff63 	bl	8005314 <HAL_GetTick>
 800844e:	4602      	mov	r2, r0
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	1ad3      	subs	r3, r2, r3
 8008454:	2b02      	cmp	r3, #2
 8008456:	d901      	bls.n	800845c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8008458:	2303      	movs	r3, #3
 800845a:	e2dd      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800845c:	4b20      	ldr	r3, [pc, #128]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f003 0302 	and.w	r3, r3, #2
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1f0      	bne.n	800844a <HAL_RCC_OscConfig+0x1da>
 8008468:	e000      	b.n	800846c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800846a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f003 0301 	and.w	r3, r3, #1
 8008474:	2b00      	cmp	r3, #0
 8008476:	d074      	beq.n	8008562 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008478:	69bb      	ldr	r3, [r7, #24]
 800847a:	2b08      	cmp	r3, #8
 800847c:	d005      	beq.n	800848a <HAL_RCC_OscConfig+0x21a>
 800847e:	69bb      	ldr	r3, [r7, #24]
 8008480:	2b0c      	cmp	r3, #12
 8008482:	d10e      	bne.n	80084a2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	2b03      	cmp	r3, #3
 8008488:	d10b      	bne.n	80084a2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800848a:	4b15      	ldr	r3, [pc, #84]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008492:	2b00      	cmp	r3, #0
 8008494:	d064      	beq.n	8008560 <HAL_RCC_OscConfig+0x2f0>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d160      	bne.n	8008560 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	e2ba      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084aa:	d106      	bne.n	80084ba <HAL_RCC_OscConfig+0x24a>
 80084ac:	4b0c      	ldr	r3, [pc, #48]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a0b      	ldr	r2, [pc, #44]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80084b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80084b6:	6013      	str	r3, [r2, #0]
 80084b8:	e026      	b.n	8008508 <HAL_RCC_OscConfig+0x298>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80084c2:	d115      	bne.n	80084f0 <HAL_RCC_OscConfig+0x280>
 80084c4:	4b06      	ldr	r3, [pc, #24]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a05      	ldr	r2, [pc, #20]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80084ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80084ce:	6013      	str	r3, [r2, #0]
 80084d0:	4b03      	ldr	r3, [pc, #12]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a02      	ldr	r2, [pc, #8]	@ (80084e0 <HAL_RCC_OscConfig+0x270>)
 80084d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80084da:	6013      	str	r3, [r2, #0]
 80084dc:	e014      	b.n	8008508 <HAL_RCC_OscConfig+0x298>
 80084de:	bf00      	nop
 80084e0:	40021000 	.word	0x40021000
 80084e4:	08011654 	.word	0x08011654
 80084e8:	20000028 	.word	0x20000028
 80084ec:	2000002c 	.word	0x2000002c
 80084f0:	4ba0      	ldr	r3, [pc, #640]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a9f      	ldr	r2, [pc, #636]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80084f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	4b9d      	ldr	r3, [pc, #628]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a9c      	ldr	r2, [pc, #624]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008502:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d013      	beq.n	8008538 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008510:	f7fc ff00 	bl	8005314 <HAL_GetTick>
 8008514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008516:	e008      	b.n	800852a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008518:	f7fc fefc 	bl	8005314 <HAL_GetTick>
 800851c:	4602      	mov	r2, r0
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	2b64      	cmp	r3, #100	@ 0x64
 8008524:	d901      	bls.n	800852a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008526:	2303      	movs	r3, #3
 8008528:	e276      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800852a:	4b92      	ldr	r3, [pc, #584]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008532:	2b00      	cmp	r3, #0
 8008534:	d0f0      	beq.n	8008518 <HAL_RCC_OscConfig+0x2a8>
 8008536:	e014      	b.n	8008562 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008538:	f7fc feec 	bl	8005314 <HAL_GetTick>
 800853c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800853e:	e008      	b.n	8008552 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008540:	f7fc fee8 	bl	8005314 <HAL_GetTick>
 8008544:	4602      	mov	r2, r0
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	1ad3      	subs	r3, r2, r3
 800854a:	2b64      	cmp	r3, #100	@ 0x64
 800854c:	d901      	bls.n	8008552 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800854e:	2303      	movs	r3, #3
 8008550:	e262      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008552:	4b88      	ldr	r3, [pc, #544]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1f0      	bne.n	8008540 <HAL_RCC_OscConfig+0x2d0>
 800855e:	e000      	b.n	8008562 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b00      	cmp	r3, #0
 800856c:	d060      	beq.n	8008630 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	2b04      	cmp	r3, #4
 8008572:	d005      	beq.n	8008580 <HAL_RCC_OscConfig+0x310>
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	2b0c      	cmp	r3, #12
 8008578:	d119      	bne.n	80085ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	2b02      	cmp	r3, #2
 800857e:	d116      	bne.n	80085ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008580:	4b7c      	ldr	r3, [pc, #496]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008588:	2b00      	cmp	r3, #0
 800858a:	d005      	beq.n	8008598 <HAL_RCC_OscConfig+0x328>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d101      	bne.n	8008598 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	e23f      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008598:	4b76      	ldr	r3, [pc, #472]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	691b      	ldr	r3, [r3, #16]
 80085a4:	061b      	lsls	r3, r3, #24
 80085a6:	4973      	ldr	r1, [pc, #460]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80085a8:	4313      	orrs	r3, r2
 80085aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085ac:	e040      	b.n	8008630 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d023      	beq.n	80085fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80085b6:	4b6f      	ldr	r3, [pc, #444]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a6e      	ldr	r2, [pc, #440]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80085bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085c2:	f7fc fea7 	bl	8005314 <HAL_GetTick>
 80085c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80085c8:	e008      	b.n	80085dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085ca:	f7fc fea3 	bl	8005314 <HAL_GetTick>
 80085ce:	4602      	mov	r2, r0
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	1ad3      	subs	r3, r2, r3
 80085d4:	2b02      	cmp	r3, #2
 80085d6:	d901      	bls.n	80085dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80085d8:	2303      	movs	r3, #3
 80085da:	e21d      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80085dc:	4b65      	ldr	r3, [pc, #404]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d0f0      	beq.n	80085ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085e8:	4b62      	ldr	r3, [pc, #392]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	691b      	ldr	r3, [r3, #16]
 80085f4:	061b      	lsls	r3, r3, #24
 80085f6:	495f      	ldr	r1, [pc, #380]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80085f8:	4313      	orrs	r3, r2
 80085fa:	604b      	str	r3, [r1, #4]
 80085fc:	e018      	b.n	8008630 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085fe:	4b5d      	ldr	r3, [pc, #372]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a5c      	ldr	r2, [pc, #368]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008604:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008608:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800860a:	f7fc fe83 	bl	8005314 <HAL_GetTick>
 800860e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008610:	e008      	b.n	8008624 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008612:	f7fc fe7f 	bl	8005314 <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	2b02      	cmp	r3, #2
 800861e:	d901      	bls.n	8008624 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008620:	2303      	movs	r3, #3
 8008622:	e1f9      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008624:	4b53      	ldr	r3, [pc, #332]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1f0      	bne.n	8008612 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f003 0308 	and.w	r3, r3, #8
 8008638:	2b00      	cmp	r3, #0
 800863a:	d03c      	beq.n	80086b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	695b      	ldr	r3, [r3, #20]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d01c      	beq.n	800867e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008644:	4b4b      	ldr	r3, [pc, #300]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008646:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800864a:	4a4a      	ldr	r2, [pc, #296]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 800864c:	f043 0301 	orr.w	r3, r3, #1
 8008650:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008654:	f7fc fe5e 	bl	8005314 <HAL_GetTick>
 8008658:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800865a:	e008      	b.n	800866e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800865c:	f7fc fe5a 	bl	8005314 <HAL_GetTick>
 8008660:	4602      	mov	r2, r0
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	1ad3      	subs	r3, r2, r3
 8008666:	2b02      	cmp	r3, #2
 8008668:	d901      	bls.n	800866e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800866a:	2303      	movs	r3, #3
 800866c:	e1d4      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800866e:	4b41      	ldr	r3, [pc, #260]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008670:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008674:	f003 0302 	and.w	r3, r3, #2
 8008678:	2b00      	cmp	r3, #0
 800867a:	d0ef      	beq.n	800865c <HAL_RCC_OscConfig+0x3ec>
 800867c:	e01b      	b.n	80086b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800867e:	4b3d      	ldr	r3, [pc, #244]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008684:	4a3b      	ldr	r2, [pc, #236]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008686:	f023 0301 	bic.w	r3, r3, #1
 800868a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800868e:	f7fc fe41 	bl	8005314 <HAL_GetTick>
 8008692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008694:	e008      	b.n	80086a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008696:	f7fc fe3d 	bl	8005314 <HAL_GetTick>
 800869a:	4602      	mov	r2, r0
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d901      	bls.n	80086a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80086a4:	2303      	movs	r3, #3
 80086a6:	e1b7      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80086a8:	4b32      	ldr	r3, [pc, #200]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80086aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086ae:	f003 0302 	and.w	r3, r3, #2
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d1ef      	bne.n	8008696 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 0304 	and.w	r3, r3, #4
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f000 80a6 	beq.w	8008810 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80086c4:	2300      	movs	r3, #0
 80086c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80086c8:	4b2a      	ldr	r3, [pc, #168]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80086ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d10d      	bne.n	80086f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086d4:	4b27      	ldr	r3, [pc, #156]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80086d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086d8:	4a26      	ldr	r2, [pc, #152]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80086da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086de:	6593      	str	r3, [r2, #88]	@ 0x58
 80086e0:	4b24      	ldr	r3, [pc, #144]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 80086e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086e8:	60bb      	str	r3, [r7, #8]
 80086ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086ec:	2301      	movs	r3, #1
 80086ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086f0:	4b21      	ldr	r3, [pc, #132]	@ (8008778 <HAL_RCC_OscConfig+0x508>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d118      	bne.n	800872e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086fc:	4b1e      	ldr	r3, [pc, #120]	@ (8008778 <HAL_RCC_OscConfig+0x508>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a1d      	ldr	r2, [pc, #116]	@ (8008778 <HAL_RCC_OscConfig+0x508>)
 8008702:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008706:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008708:	f7fc fe04 	bl	8005314 <HAL_GetTick>
 800870c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800870e:	e008      	b.n	8008722 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008710:	f7fc fe00 	bl	8005314 <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d901      	bls.n	8008722 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800871e:	2303      	movs	r3, #3
 8008720:	e17a      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008722:	4b15      	ldr	r3, [pc, #84]	@ (8008778 <HAL_RCC_OscConfig+0x508>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800872a:	2b00      	cmp	r3, #0
 800872c:	d0f0      	beq.n	8008710 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	2b01      	cmp	r3, #1
 8008734:	d108      	bne.n	8008748 <HAL_RCC_OscConfig+0x4d8>
 8008736:	4b0f      	ldr	r3, [pc, #60]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800873c:	4a0d      	ldr	r2, [pc, #52]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 800873e:	f043 0301 	orr.w	r3, r3, #1
 8008742:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008746:	e029      	b.n	800879c <HAL_RCC_OscConfig+0x52c>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	2b05      	cmp	r3, #5
 800874e:	d115      	bne.n	800877c <HAL_RCC_OscConfig+0x50c>
 8008750:	4b08      	ldr	r3, [pc, #32]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008756:	4a07      	ldr	r2, [pc, #28]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008758:	f043 0304 	orr.w	r3, r3, #4
 800875c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008760:	4b04      	ldr	r3, [pc, #16]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008766:	4a03      	ldr	r2, [pc, #12]	@ (8008774 <HAL_RCC_OscConfig+0x504>)
 8008768:	f043 0301 	orr.w	r3, r3, #1
 800876c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008770:	e014      	b.n	800879c <HAL_RCC_OscConfig+0x52c>
 8008772:	bf00      	nop
 8008774:	40021000 	.word	0x40021000
 8008778:	40007000 	.word	0x40007000
 800877c:	4b9c      	ldr	r3, [pc, #624]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 800877e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008782:	4a9b      	ldr	r2, [pc, #620]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008784:	f023 0301 	bic.w	r3, r3, #1
 8008788:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800878c:	4b98      	ldr	r3, [pc, #608]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 800878e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008792:	4a97      	ldr	r2, [pc, #604]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008794:	f023 0304 	bic.w	r3, r3, #4
 8008798:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d016      	beq.n	80087d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087a4:	f7fc fdb6 	bl	8005314 <HAL_GetTick>
 80087a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087aa:	e00a      	b.n	80087c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087ac:	f7fc fdb2 	bl	8005314 <HAL_GetTick>
 80087b0:	4602      	mov	r2, r0
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	1ad3      	subs	r3, r2, r3
 80087b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d901      	bls.n	80087c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80087be:	2303      	movs	r3, #3
 80087c0:	e12a      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087c2:	4b8b      	ldr	r3, [pc, #556]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80087c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087c8:	f003 0302 	and.w	r3, r3, #2
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d0ed      	beq.n	80087ac <HAL_RCC_OscConfig+0x53c>
 80087d0:	e015      	b.n	80087fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087d2:	f7fc fd9f 	bl	8005314 <HAL_GetTick>
 80087d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80087d8:	e00a      	b.n	80087f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087da:	f7fc fd9b 	bl	8005314 <HAL_GetTick>
 80087de:	4602      	mov	r2, r0
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	1ad3      	subs	r3, r2, r3
 80087e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d901      	bls.n	80087f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80087ec:	2303      	movs	r3, #3
 80087ee:	e113      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80087f0:	4b7f      	ldr	r3, [pc, #508]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80087f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f6:	f003 0302 	and.w	r3, r3, #2
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d1ed      	bne.n	80087da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80087fe:	7ffb      	ldrb	r3, [r7, #31]
 8008800:	2b01      	cmp	r3, #1
 8008802:	d105      	bne.n	8008810 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008804:	4b7a      	ldr	r3, [pc, #488]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008808:	4a79      	ldr	r2, [pc, #484]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 800880a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800880e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008814:	2b00      	cmp	r3, #0
 8008816:	f000 80fe 	beq.w	8008a16 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881e:	2b02      	cmp	r3, #2
 8008820:	f040 80d0 	bne.w	80089c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008824:	4b72      	ldr	r3, [pc, #456]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	f003 0203 	and.w	r2, r3, #3
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008834:	429a      	cmp	r2, r3
 8008836:	d130      	bne.n	800889a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008842:	3b01      	subs	r3, #1
 8008844:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008846:	429a      	cmp	r2, r3
 8008848:	d127      	bne.n	800889a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008854:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008856:	429a      	cmp	r2, r3
 8008858:	d11f      	bne.n	800889a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008860:	687a      	ldr	r2, [r7, #4]
 8008862:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008864:	2a07      	cmp	r2, #7
 8008866:	bf14      	ite	ne
 8008868:	2201      	movne	r2, #1
 800886a:	2200      	moveq	r2, #0
 800886c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800886e:	4293      	cmp	r3, r2
 8008870:	d113      	bne.n	800889a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800887c:	085b      	lsrs	r3, r3, #1
 800887e:	3b01      	subs	r3, #1
 8008880:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8008882:	429a      	cmp	r2, r3
 8008884:	d109      	bne.n	800889a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008890:	085b      	lsrs	r3, r3, #1
 8008892:	3b01      	subs	r3, #1
 8008894:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008896:	429a      	cmp	r2, r3
 8008898:	d06e      	beq.n	8008978 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	2b0c      	cmp	r3, #12
 800889e:	d069      	beq.n	8008974 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80088a0:	4b53      	ldr	r3, [pc, #332]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d105      	bne.n	80088b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80088ac:	4b50      	ldr	r3, [pc, #320]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d001      	beq.n	80088bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80088b8:	2301      	movs	r3, #1
 80088ba:	e0ad      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80088bc:	4b4c      	ldr	r3, [pc, #304]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a4b      	ldr	r2, [pc, #300]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80088c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80088c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80088c8:	f7fc fd24 	bl	8005314 <HAL_GetTick>
 80088cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80088ce:	e008      	b.n	80088e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088d0:	f7fc fd20 	bl	8005314 <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d901      	bls.n	80088e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e09a      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80088e2:	4b43      	ldr	r3, [pc, #268]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1f0      	bne.n	80088d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80088ee:	4b40      	ldr	r3, [pc, #256]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80088f0:	68da      	ldr	r2, [r3, #12]
 80088f2:	4b40      	ldr	r3, [pc, #256]	@ (80089f4 <HAL_RCC_OscConfig+0x784>)
 80088f4:	4013      	ands	r3, r2
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80088fe:	3a01      	subs	r2, #1
 8008900:	0112      	lsls	r2, r2, #4
 8008902:	4311      	orrs	r1, r2
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008908:	0212      	lsls	r2, r2, #8
 800890a:	4311      	orrs	r1, r2
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008910:	0852      	lsrs	r2, r2, #1
 8008912:	3a01      	subs	r2, #1
 8008914:	0552      	lsls	r2, r2, #21
 8008916:	4311      	orrs	r1, r2
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800891c:	0852      	lsrs	r2, r2, #1
 800891e:	3a01      	subs	r2, #1
 8008920:	0652      	lsls	r2, r2, #25
 8008922:	4311      	orrs	r1, r2
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008928:	0912      	lsrs	r2, r2, #4
 800892a:	0452      	lsls	r2, r2, #17
 800892c:	430a      	orrs	r2, r1
 800892e:	4930      	ldr	r1, [pc, #192]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008930:	4313      	orrs	r3, r2
 8008932:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008934:	4b2e      	ldr	r3, [pc, #184]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a2d      	ldr	r2, [pc, #180]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 800893a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800893e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008940:	4b2b      	ldr	r3, [pc, #172]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	4a2a      	ldr	r2, [pc, #168]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008946:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800894a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800894c:	f7fc fce2 	bl	8005314 <HAL_GetTick>
 8008950:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008952:	e008      	b.n	8008966 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008954:	f7fc fcde 	bl	8005314 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	2b02      	cmp	r3, #2
 8008960:	d901      	bls.n	8008966 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8008962:	2303      	movs	r3, #3
 8008964:	e058      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008966:	4b22      	ldr	r3, [pc, #136]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d0f0      	beq.n	8008954 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008972:	e050      	b.n	8008a16 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	e04f      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008978:	4b1d      	ldr	r3, [pc, #116]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008980:	2b00      	cmp	r3, #0
 8008982:	d148      	bne.n	8008a16 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008984:	4b1a      	ldr	r3, [pc, #104]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a19      	ldr	r2, [pc, #100]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 800898a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800898e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008990:	4b17      	ldr	r3, [pc, #92]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008992:	68db      	ldr	r3, [r3, #12]
 8008994:	4a16      	ldr	r2, [pc, #88]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 8008996:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800899a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800899c:	f7fc fcba 	bl	8005314 <HAL_GetTick>
 80089a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80089a2:	e008      	b.n	80089b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089a4:	f7fc fcb6 	bl	8005314 <HAL_GetTick>
 80089a8:	4602      	mov	r2, r0
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	1ad3      	subs	r3, r2, r3
 80089ae:	2b02      	cmp	r3, #2
 80089b0:	d901      	bls.n	80089b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80089b2:	2303      	movs	r3, #3
 80089b4:	e030      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80089b6:	4b0e      	ldr	r3, [pc, #56]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d0f0      	beq.n	80089a4 <HAL_RCC_OscConfig+0x734>
 80089c2:	e028      	b.n	8008a16 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	2b0c      	cmp	r3, #12
 80089c8:	d023      	beq.n	8008a12 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089ca:	4b09      	ldr	r3, [pc, #36]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a08      	ldr	r2, [pc, #32]	@ (80089f0 <HAL_RCC_OscConfig+0x780>)
 80089d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80089d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089d6:	f7fc fc9d 	bl	8005314 <HAL_GetTick>
 80089da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089dc:	e00c      	b.n	80089f8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089de:	f7fc fc99 	bl	8005314 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d905      	bls.n	80089f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e013      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
 80089f0:	40021000 	.word	0x40021000
 80089f4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089f8:	4b09      	ldr	r3, [pc, #36]	@ (8008a20 <HAL_RCC_OscConfig+0x7b0>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d1ec      	bne.n	80089de <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008a04:	4b06      	ldr	r3, [pc, #24]	@ (8008a20 <HAL_RCC_OscConfig+0x7b0>)
 8008a06:	68da      	ldr	r2, [r3, #12]
 8008a08:	4905      	ldr	r1, [pc, #20]	@ (8008a20 <HAL_RCC_OscConfig+0x7b0>)
 8008a0a:	4b06      	ldr	r3, [pc, #24]	@ (8008a24 <HAL_RCC_OscConfig+0x7b4>)
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	60cb      	str	r3, [r1, #12]
 8008a10:	e001      	b.n	8008a16 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e000      	b.n	8008a18 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8008a16:	2300      	movs	r3, #0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3720      	adds	r7, #32
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	40021000 	.word	0x40021000
 8008a24:	feeefffc 	.word	0xfeeefffc

08008a28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d101      	bne.n	8008a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	e0e7      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008a3c:	4b75      	ldr	r3, [pc, #468]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 0307 	and.w	r3, r3, #7
 8008a44:	683a      	ldr	r2, [r7, #0]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d910      	bls.n	8008a6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a4a:	4b72      	ldr	r3, [pc, #456]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f023 0207 	bic.w	r2, r3, #7
 8008a52:	4970      	ldr	r1, [pc, #448]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	4313      	orrs	r3, r2
 8008a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a5a:	4b6e      	ldr	r3, [pc, #440]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 0307 	and.w	r3, r3, #7
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d001      	beq.n	8008a6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e0cf      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 0302 	and.w	r3, r3, #2
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d010      	beq.n	8008a9a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	689a      	ldr	r2, [r3, #8]
 8008a7c:	4b66      	ldr	r3, [pc, #408]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008a84:	429a      	cmp	r2, r3
 8008a86:	d908      	bls.n	8008a9a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a88:	4b63      	ldr	r3, [pc, #396]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	4960      	ldr	r1, [pc, #384]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008a96:	4313      	orrs	r3, r2
 8008a98:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 0301 	and.w	r3, r3, #1
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d04c      	beq.n	8008b40 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	2b03      	cmp	r3, #3
 8008aac:	d107      	bne.n	8008abe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008aae:	4b5a      	ldr	r3, [pc, #360]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d121      	bne.n	8008afe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e0a6      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d107      	bne.n	8008ad6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ac6:	4b54      	ldr	r3, [pc, #336]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d115      	bne.n	8008afe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e09a      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d107      	bne.n	8008aee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008ade:	4b4e      	ldr	r3, [pc, #312]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f003 0302 	and.w	r3, r3, #2
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d109      	bne.n	8008afe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e08e      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008aee:	4b4a      	ldr	r3, [pc, #296]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d101      	bne.n	8008afe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008afa:	2301      	movs	r3, #1
 8008afc:	e086      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008afe:	4b46      	ldr	r3, [pc, #280]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008b00:	689b      	ldr	r3, [r3, #8]
 8008b02:	f023 0203 	bic.w	r2, r3, #3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	4943      	ldr	r1, [pc, #268]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b10:	f7fc fc00 	bl	8005314 <HAL_GetTick>
 8008b14:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b16:	e00a      	b.n	8008b2e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b18:	f7fc fbfc 	bl	8005314 <HAL_GetTick>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d901      	bls.n	8008b2e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008b2a:	2303      	movs	r3, #3
 8008b2c:	e06e      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b2e:	4b3a      	ldr	r3, [pc, #232]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	f003 020c 	and.w	r2, r3, #12
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d1eb      	bne.n	8008b18 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f003 0302 	and.w	r3, r3, #2
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d010      	beq.n	8008b6e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	689a      	ldr	r2, [r3, #8]
 8008b50:	4b31      	ldr	r3, [pc, #196]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d208      	bcs.n	8008b6e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008b5c:	4b2e      	ldr	r3, [pc, #184]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	492b      	ldr	r1, [pc, #172]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008b6e:	4b29      	ldr	r3, [pc, #164]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f003 0307 	and.w	r3, r3, #7
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d210      	bcs.n	8008b9e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b7c:	4b25      	ldr	r3, [pc, #148]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f023 0207 	bic.w	r2, r3, #7
 8008b84:	4923      	ldr	r1, [pc, #140]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b8c:	4b21      	ldr	r3, [pc, #132]	@ (8008c14 <HAL_RCC_ClockConfig+0x1ec>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 0307 	and.w	r3, r3, #7
 8008b94:	683a      	ldr	r2, [r7, #0]
 8008b96:	429a      	cmp	r2, r3
 8008b98:	d001      	beq.n	8008b9e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	e036      	b.n	8008c0c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f003 0304 	and.w	r3, r3, #4
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d008      	beq.n	8008bbc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008baa:	4b1b      	ldr	r3, [pc, #108]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	4918      	ldr	r1, [pc, #96]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f003 0308 	and.w	r3, r3, #8
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d009      	beq.n	8008bdc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008bc8:	4b13      	ldr	r3, [pc, #76]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	00db      	lsls	r3, r3, #3
 8008bd6:	4910      	ldr	r1, [pc, #64]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008bdc:	f000 f824 	bl	8008c28 <HAL_RCC_GetSysClockFreq>
 8008be0:	4602      	mov	r2, r0
 8008be2:	4b0d      	ldr	r3, [pc, #52]	@ (8008c18 <HAL_RCC_ClockConfig+0x1f0>)
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	091b      	lsrs	r3, r3, #4
 8008be8:	f003 030f 	and.w	r3, r3, #15
 8008bec:	490b      	ldr	r1, [pc, #44]	@ (8008c1c <HAL_RCC_ClockConfig+0x1f4>)
 8008bee:	5ccb      	ldrb	r3, [r1, r3]
 8008bf0:	f003 031f 	and.w	r3, r3, #31
 8008bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bf8:	4a09      	ldr	r2, [pc, #36]	@ (8008c20 <HAL_RCC_ClockConfig+0x1f8>)
 8008bfa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008bfc:	4b09      	ldr	r3, [pc, #36]	@ (8008c24 <HAL_RCC_ClockConfig+0x1fc>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4618      	mov	r0, r3
 8008c02:	f7fc fb37 	bl	8005274 <HAL_InitTick>
 8008c06:	4603      	mov	r3, r0
 8008c08:	72fb      	strb	r3, [r7, #11]

  return status;
 8008c0a:	7afb      	ldrb	r3, [r7, #11]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3710      	adds	r7, #16
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	40022000 	.word	0x40022000
 8008c18:	40021000 	.word	0x40021000
 8008c1c:	08011654 	.word	0x08011654
 8008c20:	20000028 	.word	0x20000028
 8008c24:	2000002c 	.word	0x2000002c

08008c28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b089      	sub	sp, #36	@ 0x24
 8008c2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	61fb      	str	r3, [r7, #28]
 8008c32:	2300      	movs	r3, #0
 8008c34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c36:	4b3e      	ldr	r3, [pc, #248]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f003 030c 	and.w	r3, r3, #12
 8008c3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008c40:	4b3b      	ldr	r3, [pc, #236]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	f003 0303 	and.w	r3, r3, #3
 8008c48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d005      	beq.n	8008c5c <HAL_RCC_GetSysClockFreq+0x34>
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	2b0c      	cmp	r3, #12
 8008c54:	d121      	bne.n	8008c9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2b01      	cmp	r3, #1
 8008c5a:	d11e      	bne.n	8008c9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008c5c:	4b34      	ldr	r3, [pc, #208]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 0308 	and.w	r3, r3, #8
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d107      	bne.n	8008c78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008c68:	4b31      	ldr	r3, [pc, #196]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c6e:	0a1b      	lsrs	r3, r3, #8
 8008c70:	f003 030f 	and.w	r3, r3, #15
 8008c74:	61fb      	str	r3, [r7, #28]
 8008c76:	e005      	b.n	8008c84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008c78:	4b2d      	ldr	r3, [pc, #180]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	091b      	lsrs	r3, r3, #4
 8008c7e:	f003 030f 	and.w	r3, r3, #15
 8008c82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008c84:	4a2b      	ldr	r2, [pc, #172]	@ (8008d34 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10d      	bne.n	8008cb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008c98:	e00a      	b.n	8008cb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	2b04      	cmp	r3, #4
 8008c9e:	d102      	bne.n	8008ca6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008ca0:	4b25      	ldr	r3, [pc, #148]	@ (8008d38 <HAL_RCC_GetSysClockFreq+0x110>)
 8008ca2:	61bb      	str	r3, [r7, #24]
 8008ca4:	e004      	b.n	8008cb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	2b08      	cmp	r3, #8
 8008caa:	d101      	bne.n	8008cb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008cac:	4b23      	ldr	r3, [pc, #140]	@ (8008d3c <HAL_RCC_GetSysClockFreq+0x114>)
 8008cae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	2b0c      	cmp	r3, #12
 8008cb4:	d134      	bne.n	8008d20 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	f003 0303 	and.w	r3, r3, #3
 8008cbe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	2b02      	cmp	r3, #2
 8008cc4:	d003      	beq.n	8008cce <HAL_RCC_GetSysClockFreq+0xa6>
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	2b03      	cmp	r3, #3
 8008cca:	d003      	beq.n	8008cd4 <HAL_RCC_GetSysClockFreq+0xac>
 8008ccc:	e005      	b.n	8008cda <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008cce:	4b1a      	ldr	r3, [pc, #104]	@ (8008d38 <HAL_RCC_GetSysClockFreq+0x110>)
 8008cd0:	617b      	str	r3, [r7, #20]
      break;
 8008cd2:	e005      	b.n	8008ce0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008cd4:	4b19      	ldr	r3, [pc, #100]	@ (8008d3c <HAL_RCC_GetSysClockFreq+0x114>)
 8008cd6:	617b      	str	r3, [r7, #20]
      break;
 8008cd8:	e002      	b.n	8008ce0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008cda:	69fb      	ldr	r3, [r7, #28]
 8008cdc:	617b      	str	r3, [r7, #20]
      break;
 8008cde:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008ce0:	4b13      	ldr	r3, [pc, #76]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	091b      	lsrs	r3, r3, #4
 8008ce6:	f003 0307 	and.w	r3, r3, #7
 8008cea:	3301      	adds	r3, #1
 8008cec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008cee:	4b10      	ldr	r3, [pc, #64]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	0a1b      	lsrs	r3, r3, #8
 8008cf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cf8:	697a      	ldr	r2, [r7, #20]
 8008cfa:	fb03 f202 	mul.w	r2, r3, r2
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d04:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008d06:	4b0a      	ldr	r3, [pc, #40]	@ (8008d30 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	0e5b      	lsrs	r3, r3, #25
 8008d0c:	f003 0303 	and.w	r3, r3, #3
 8008d10:	3301      	adds	r3, #1
 8008d12:	005b      	lsls	r3, r3, #1
 8008d14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008d16:	697a      	ldr	r2, [r7, #20]
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008d20:	69bb      	ldr	r3, [r7, #24]
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3724      	adds	r7, #36	@ 0x24
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	40021000 	.word	0x40021000
 8008d34:	0801166c 	.word	0x0801166c
 8008d38:	00f42400 	.word	0x00f42400
 8008d3c:	007a1200 	.word	0x007a1200

08008d40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d40:	b480      	push	{r7}
 8008d42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d44:	4b03      	ldr	r3, [pc, #12]	@ (8008d54 <HAL_RCC_GetHCLKFreq+0x14>)
 8008d46:	681b      	ldr	r3, [r3, #0]
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	20000028 	.word	0x20000028

08008d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008d5c:	f7ff fff0 	bl	8008d40 <HAL_RCC_GetHCLKFreq>
 8008d60:	4602      	mov	r2, r0
 8008d62:	4b06      	ldr	r3, [pc, #24]	@ (8008d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	0a1b      	lsrs	r3, r3, #8
 8008d68:	f003 0307 	and.w	r3, r3, #7
 8008d6c:	4904      	ldr	r1, [pc, #16]	@ (8008d80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008d6e:	5ccb      	ldrb	r3, [r1, r3]
 8008d70:	f003 031f 	and.w	r3, r3, #31
 8008d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	40021000 	.word	0x40021000
 8008d80:	08011664 	.word	0x08011664

08008d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008d88:	f7ff ffda 	bl	8008d40 <HAL_RCC_GetHCLKFreq>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	4b06      	ldr	r3, [pc, #24]	@ (8008da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	0adb      	lsrs	r3, r3, #11
 8008d94:	f003 0307 	and.w	r3, r3, #7
 8008d98:	4904      	ldr	r1, [pc, #16]	@ (8008dac <HAL_RCC_GetPCLK2Freq+0x28>)
 8008d9a:	5ccb      	ldrb	r3, [r1, r3]
 8008d9c:	f003 031f 	and.w	r3, r3, #31
 8008da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	40021000 	.word	0x40021000
 8008dac:	08011664 	.word	0x08011664

08008db0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b086      	sub	sp, #24
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008db8:	2300      	movs	r3, #0
 8008dba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8008e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d003      	beq.n	8008dd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008dc8:	f7ff f9ee 	bl	80081a8 <HAL_PWREx_GetVoltageRange>
 8008dcc:	6178      	str	r0, [r7, #20]
 8008dce:	e014      	b.n	8008dfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008dd0:	4b25      	ldr	r3, [pc, #148]	@ (8008e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dd4:	4a24      	ldr	r2, [pc, #144]	@ (8008e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dda:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ddc:	4b22      	ldr	r3, [pc, #136]	@ (8008e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008de4:	60fb      	str	r3, [r7, #12]
 8008de6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008de8:	f7ff f9de 	bl	80081a8 <HAL_PWREx_GetVoltageRange>
 8008dec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008dee:	4b1e      	ldr	r3, [pc, #120]	@ (8008e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008df2:	4a1d      	ldr	r2, [pc, #116]	@ (8008e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008df4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008df8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e00:	d10b      	bne.n	8008e1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b80      	cmp	r3, #128	@ 0x80
 8008e06:	d919      	bls.n	8008e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8008e0c:	d902      	bls.n	8008e14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008e0e:	2302      	movs	r3, #2
 8008e10:	613b      	str	r3, [r7, #16]
 8008e12:	e013      	b.n	8008e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008e14:	2301      	movs	r3, #1
 8008e16:	613b      	str	r3, [r7, #16]
 8008e18:	e010      	b.n	8008e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2b80      	cmp	r3, #128	@ 0x80
 8008e1e:	d902      	bls.n	8008e26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008e20:	2303      	movs	r3, #3
 8008e22:	613b      	str	r3, [r7, #16]
 8008e24:	e00a      	b.n	8008e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2b80      	cmp	r3, #128	@ 0x80
 8008e2a:	d102      	bne.n	8008e32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008e2c:	2302      	movs	r3, #2
 8008e2e:	613b      	str	r3, [r7, #16]
 8008e30:	e004      	b.n	8008e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2b70      	cmp	r3, #112	@ 0x70
 8008e36:	d101      	bne.n	8008e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008e38:	2301      	movs	r3, #1
 8008e3a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8008e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f023 0207 	bic.w	r2, r3, #7
 8008e44:	4909      	ldr	r1, [pc, #36]	@ (8008e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008e4c:	4b07      	ldr	r3, [pc, #28]	@ (8008e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f003 0307 	and.w	r3, r3, #7
 8008e54:	693a      	ldr	r2, [r7, #16]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d001      	beq.n	8008e5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e000      	b.n	8008e60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3718      	adds	r7, #24
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	40021000 	.word	0x40021000
 8008e6c:	40022000 	.word	0x40022000

08008e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b086      	sub	sp, #24
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008e78:	2300      	movs	r3, #0
 8008e7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d041      	beq.n	8008f10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e90:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008e94:	d02a      	beq.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008e96:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008e9a:	d824      	bhi.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008e9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ea0:	d008      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008ea2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ea6:	d81e      	bhi.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d00a      	beq.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008eac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008eb0:	d010      	beq.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008eb2:	e018      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008eb4:	4b86      	ldr	r3, [pc, #536]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	4a85      	ldr	r2, [pc, #532]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ebe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008ec0:	e015      	b.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	3304      	adds	r3, #4
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f000 fabb 	bl	8009444 <RCCEx_PLLSAI1_Config>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008ed2:	e00c      	b.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	3320      	adds	r3, #32
 8008ed8:	2100      	movs	r1, #0
 8008eda:	4618      	mov	r0, r3
 8008edc:	f000 fba6 	bl	800962c <RCCEx_PLLSAI2_Config>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008ee4:	e003      	b.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	74fb      	strb	r3, [r7, #19]
      break;
 8008eea:	e000      	b.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8008eec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008eee:	7cfb      	ldrb	r3, [r7, #19]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d10b      	bne.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008ef4:	4b76      	ldr	r3, [pc, #472]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008efa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f02:	4973      	ldr	r1, [pc, #460]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008f04:	4313      	orrs	r3, r2
 8008f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008f0a:	e001      	b.n	8008f10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f0c:	7cfb      	ldrb	r3, [r7, #19]
 8008f0e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d041      	beq.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f20:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f24:	d02a      	beq.n	8008f7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8008f26:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f2a:	d824      	bhi.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008f2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f30:	d008      	beq.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008f32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f36:	d81e      	bhi.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00a      	beq.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8008f3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f40:	d010      	beq.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008f42:	e018      	b.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008f44:	4b62      	ldr	r3, [pc, #392]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008f46:	68db      	ldr	r3, [r3, #12]
 8008f48:	4a61      	ldr	r2, [pc, #388]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f4e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008f50:	e015      	b.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	3304      	adds	r3, #4
 8008f56:	2100      	movs	r1, #0
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 fa73 	bl	8009444 <RCCEx_PLLSAI1_Config>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008f62:	e00c      	b.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	3320      	adds	r3, #32
 8008f68:	2100      	movs	r1, #0
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f000 fb5e 	bl	800962c <RCCEx_PLLSAI2_Config>
 8008f70:	4603      	mov	r3, r0
 8008f72:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008f74:	e003      	b.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	74fb      	strb	r3, [r7, #19]
      break;
 8008f7a:	e000      	b.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8008f7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008f7e:	7cfb      	ldrb	r3, [r7, #19]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d10b      	bne.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008f84:	4b52      	ldr	r3, [pc, #328]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f8a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f92:	494f      	ldr	r1, [pc, #316]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008f94:	4313      	orrs	r3, r2
 8008f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008f9a:	e001      	b.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f9c:	7cfb      	ldrb	r3, [r7, #19]
 8008f9e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 80a0 	beq.w	80090ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008fb2:	4b47      	ldr	r3, [pc, #284]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d101      	bne.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e000      	b.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d00d      	beq.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008fc8:	4b41      	ldr	r3, [pc, #260]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fcc:	4a40      	ldr	r2, [pc, #256]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008fce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fd4:	4b3e      	ldr	r3, [pc, #248]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fdc:	60bb      	str	r3, [r7, #8]
 8008fde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008fe4:	4b3b      	ldr	r3, [pc, #236]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a3a      	ldr	r2, [pc, #232]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008fea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ff0:	f7fc f990 	bl	8005314 <HAL_GetTick>
 8008ff4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008ff6:	e009      	b.n	800900c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ff8:	f7fc f98c 	bl	8005314 <HAL_GetTick>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	1ad3      	subs	r3, r2, r3
 8009002:	2b02      	cmp	r3, #2
 8009004:	d902      	bls.n	800900c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	74fb      	strb	r3, [r7, #19]
        break;
 800900a:	e005      	b.n	8009018 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800900c:	4b31      	ldr	r3, [pc, #196]	@ (80090d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009014:	2b00      	cmp	r3, #0
 8009016:	d0ef      	beq.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8009018:	7cfb      	ldrb	r3, [r7, #19]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d15c      	bne.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800901e:	4b2c      	ldr	r3, [pc, #176]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009024:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009028:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d01f      	beq.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	429a      	cmp	r2, r3
 800903a:	d019      	beq.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800903c:	4b24      	ldr	r3, [pc, #144]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800903e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009042:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009046:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009048:	4b21      	ldr	r3, [pc, #132]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800904a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800904e:	4a20      	ldr	r2, [pc, #128]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009054:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009058:	4b1d      	ldr	r3, [pc, #116]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800905a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800905e:	4a1c      	ldr	r2, [pc, #112]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009060:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009068:	4a19      	ldr	r2, [pc, #100]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f003 0301 	and.w	r3, r3, #1
 8009076:	2b00      	cmp	r3, #0
 8009078:	d016      	beq.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800907a:	f7fc f94b 	bl	8005314 <HAL_GetTick>
 800907e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009080:	e00b      	b.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009082:	f7fc f947 	bl	8005314 <HAL_GetTick>
 8009086:	4602      	mov	r2, r0
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	1ad3      	subs	r3, r2, r3
 800908c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009090:	4293      	cmp	r3, r2
 8009092:	d902      	bls.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8009094:	2303      	movs	r3, #3
 8009096:	74fb      	strb	r3, [r7, #19]
            break;
 8009098:	e006      	b.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800909a:	4b0d      	ldr	r3, [pc, #52]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800909c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090a0:	f003 0302 	and.w	r3, r3, #2
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d0ec      	beq.n	8009082 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80090a8:	7cfb      	ldrb	r3, [r7, #19]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d10c      	bne.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090ae:	4b08      	ldr	r3, [pc, #32]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80090b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090be:	4904      	ldr	r1, [pc, #16]	@ (80090d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80090c0:	4313      	orrs	r3, r2
 80090c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80090c6:	e009      	b.n	80090dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80090c8:	7cfb      	ldrb	r3, [r7, #19]
 80090ca:	74bb      	strb	r3, [r7, #18]
 80090cc:	e006      	b.n	80090dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80090ce:	bf00      	nop
 80090d0:	40021000 	.word	0x40021000
 80090d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d8:	7cfb      	ldrb	r3, [r7, #19]
 80090da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80090dc:	7c7b      	ldrb	r3, [r7, #17]
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d105      	bne.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090e2:	4b9e      	ldr	r3, [pc, #632]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80090e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090e6:	4a9d      	ldr	r2, [pc, #628]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80090e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 0301 	and.w	r3, r3, #1
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00a      	beq.n	8009110 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80090fa:	4b98      	ldr	r3, [pc, #608]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80090fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009100:	f023 0203 	bic.w	r2, r3, #3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009108:	4994      	ldr	r1, [pc, #592]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800910a:	4313      	orrs	r3, r2
 800910c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f003 0302 	and.w	r3, r3, #2
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00a      	beq.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800911c:	4b8f      	ldr	r3, [pc, #572]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800911e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009122:	f023 020c 	bic.w	r2, r3, #12
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800912a:	498c      	ldr	r1, [pc, #560]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800912c:	4313      	orrs	r3, r2
 800912e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 0304 	and.w	r3, r3, #4
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00a      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800913e:	4b87      	ldr	r3, [pc, #540]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009144:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800914c:	4983      	ldr	r1, [pc, #524]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800914e:	4313      	orrs	r3, r2
 8009150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 0308 	and.w	r3, r3, #8
 800915c:	2b00      	cmp	r3, #0
 800915e:	d00a      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009160:	4b7e      	ldr	r3, [pc, #504]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009166:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916e:	497b      	ldr	r1, [pc, #492]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009170:	4313      	orrs	r3, r2
 8009172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f003 0310 	and.w	r3, r3, #16
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00a      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009182:	4b76      	ldr	r3, [pc, #472]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009188:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009190:	4972      	ldr	r1, [pc, #456]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009192:	4313      	orrs	r3, r2
 8009194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 0320 	and.w	r3, r3, #32
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d00a      	beq.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80091a4:	4b6d      	ldr	r3, [pc, #436]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80091a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091b2:	496a      	ldr	r1, [pc, #424]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80091b4:	4313      	orrs	r3, r2
 80091b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d00a      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80091c6:	4b65      	ldr	r3, [pc, #404]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80091c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091cc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091d4:	4961      	ldr	r1, [pc, #388]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80091d6:	4313      	orrs	r3, r2
 80091d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d00a      	beq.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80091e8:	4b5c      	ldr	r3, [pc, #368]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80091ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091f6:	4959      	ldr	r1, [pc, #356]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80091f8:	4313      	orrs	r3, r2
 80091fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00a      	beq.n	8009220 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800920a:	4b54      	ldr	r3, [pc, #336]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800920c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009210:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009218:	4950      	ldr	r1, [pc, #320]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800921a:	4313      	orrs	r3, r2
 800921c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00a      	beq.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800922c:	4b4b      	ldr	r3, [pc, #300]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800922e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009232:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800923a:	4948      	ldr	r1, [pc, #288]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800923c:	4313      	orrs	r3, r2
 800923e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800924a:	2b00      	cmp	r3, #0
 800924c:	d00a      	beq.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800924e:	4b43      	ldr	r3, [pc, #268]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009254:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800925c:	493f      	ldr	r1, [pc, #252]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800925e:	4313      	orrs	r3, r2
 8009260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800926c:	2b00      	cmp	r3, #0
 800926e:	d028      	beq.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009270:	4b3a      	ldr	r3, [pc, #232]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009276:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800927e:	4937      	ldr	r1, [pc, #220]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009280:	4313      	orrs	r3, r2
 8009282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800928a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800928e:	d106      	bne.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009290:	4b32      	ldr	r3, [pc, #200]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	4a31      	ldr	r2, [pc, #196]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800929a:	60d3      	str	r3, [r2, #12]
 800929c:	e011      	b.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80092a6:	d10c      	bne.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	3304      	adds	r3, #4
 80092ac:	2101      	movs	r1, #1
 80092ae:	4618      	mov	r0, r3
 80092b0:	f000 f8c8 	bl	8009444 <RCCEx_PLLSAI1_Config>
 80092b4:	4603      	mov	r3, r0
 80092b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80092b8:	7cfb      	ldrb	r3, [r7, #19]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d001      	beq.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80092be:	7cfb      	ldrb	r3, [r7, #19]
 80092c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d028      	beq.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80092ce:	4b23      	ldr	r3, [pc, #140]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092d4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092dc:	491f      	ldr	r1, [pc, #124]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092de:	4313      	orrs	r3, r2
 80092e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092ec:	d106      	bne.n	80092fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092ee:	4b1b      	ldr	r3, [pc, #108]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	4a1a      	ldr	r2, [pc, #104]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092f8:	60d3      	str	r3, [r2, #12]
 80092fa:	e011      	b.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009300:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009304:	d10c      	bne.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	3304      	adds	r3, #4
 800930a:	2101      	movs	r1, #1
 800930c:	4618      	mov	r0, r3
 800930e:	f000 f899 	bl	8009444 <RCCEx_PLLSAI1_Config>
 8009312:	4603      	mov	r3, r0
 8009314:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009316:	7cfb      	ldrb	r3, [r7, #19]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d001      	beq.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800931c:	7cfb      	ldrb	r3, [r7, #19]
 800931e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009328:	2b00      	cmp	r3, #0
 800932a:	d02b      	beq.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800932c:	4b0b      	ldr	r3, [pc, #44]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800932e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009332:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800933a:	4908      	ldr	r1, [pc, #32]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800933c:	4313      	orrs	r3, r2
 800933e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009346:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800934a:	d109      	bne.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800934c:	4b03      	ldr	r3, [pc, #12]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	4a02      	ldr	r2, [pc, #8]	@ (800935c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009352:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009356:	60d3      	str	r3, [r2, #12]
 8009358:	e014      	b.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800935a:	bf00      	nop
 800935c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009364:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009368:	d10c      	bne.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	3304      	adds	r3, #4
 800936e:	2101      	movs	r1, #1
 8009370:	4618      	mov	r0, r3
 8009372:	f000 f867 	bl	8009444 <RCCEx_PLLSAI1_Config>
 8009376:	4603      	mov	r3, r0
 8009378:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800937a:	7cfb      	ldrb	r3, [r7, #19]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d001      	beq.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8009380:	7cfb      	ldrb	r3, [r7, #19]
 8009382:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d02f      	beq.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009390:	4b2b      	ldr	r3, [pc, #172]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009396:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800939e:	4928      	ldr	r1, [pc, #160]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80093a0:	4313      	orrs	r3, r2
 80093a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80093aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80093ae:	d10d      	bne.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	3304      	adds	r3, #4
 80093b4:	2102      	movs	r1, #2
 80093b6:	4618      	mov	r0, r3
 80093b8:	f000 f844 	bl	8009444 <RCCEx_PLLSAI1_Config>
 80093bc:	4603      	mov	r3, r0
 80093be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80093c0:	7cfb      	ldrb	r3, [r7, #19]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d014      	beq.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80093c6:	7cfb      	ldrb	r3, [r7, #19]
 80093c8:	74bb      	strb	r3, [r7, #18]
 80093ca:	e011      	b.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80093d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093d4:	d10c      	bne.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	3320      	adds	r3, #32
 80093da:	2102      	movs	r1, #2
 80093dc:	4618      	mov	r0, r3
 80093de:	f000 f925 	bl	800962c <RCCEx_PLLSAI2_Config>
 80093e2:	4603      	mov	r3, r0
 80093e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80093e6:	7cfb      	ldrb	r3, [r7, #19]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d001      	beq.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80093ec:	7cfb      	ldrb	r3, [r7, #19]
 80093ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d00a      	beq.n	8009412 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80093fc:	4b10      	ldr	r3, [pc, #64]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80093fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009402:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800940a:	490d      	ldr	r1, [pc, #52]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800940c:	4313      	orrs	r3, r2
 800940e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00b      	beq.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800941e:	4b08      	ldr	r3, [pc, #32]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009424:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800942e:	4904      	ldr	r1, [pc, #16]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009430:	4313      	orrs	r3, r2
 8009432:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009436:	7cbb      	ldrb	r3, [r7, #18]
}
 8009438:	4618      	mov	r0, r3
 800943a:	3718      	adds	r7, #24
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	40021000 	.word	0x40021000

08009444 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800944e:	2300      	movs	r3, #0
 8009450:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009452:	4b75      	ldr	r3, [pc, #468]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	f003 0303 	and.w	r3, r3, #3
 800945a:	2b00      	cmp	r3, #0
 800945c:	d018      	beq.n	8009490 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800945e:	4b72      	ldr	r3, [pc, #456]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009460:	68db      	ldr	r3, [r3, #12]
 8009462:	f003 0203 	and.w	r2, r3, #3
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	429a      	cmp	r2, r3
 800946c:	d10d      	bne.n	800948a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
       ||
 8009472:	2b00      	cmp	r3, #0
 8009474:	d009      	beq.n	800948a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8009476:	4b6c      	ldr	r3, [pc, #432]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009478:	68db      	ldr	r3, [r3, #12]
 800947a:	091b      	lsrs	r3, r3, #4
 800947c:	f003 0307 	and.w	r3, r3, #7
 8009480:	1c5a      	adds	r2, r3, #1
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	685b      	ldr	r3, [r3, #4]
       ||
 8009486:	429a      	cmp	r2, r3
 8009488:	d047      	beq.n	800951a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	73fb      	strb	r3, [r7, #15]
 800948e:	e044      	b.n	800951a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b03      	cmp	r3, #3
 8009496:	d018      	beq.n	80094ca <RCCEx_PLLSAI1_Config+0x86>
 8009498:	2b03      	cmp	r3, #3
 800949a:	d825      	bhi.n	80094e8 <RCCEx_PLLSAI1_Config+0xa4>
 800949c:	2b01      	cmp	r3, #1
 800949e:	d002      	beq.n	80094a6 <RCCEx_PLLSAI1_Config+0x62>
 80094a0:	2b02      	cmp	r3, #2
 80094a2:	d009      	beq.n	80094b8 <RCCEx_PLLSAI1_Config+0x74>
 80094a4:	e020      	b.n	80094e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80094a6:	4b60      	ldr	r3, [pc, #384]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f003 0302 	and.w	r3, r3, #2
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d11d      	bne.n	80094ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80094b6:	e01a      	b.n	80094ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80094b8:	4b5b      	ldr	r3, [pc, #364]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d116      	bne.n	80094f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80094c4:	2301      	movs	r3, #1
 80094c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80094c8:	e013      	b.n	80094f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80094ca:	4b57      	ldr	r3, [pc, #348]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10f      	bne.n	80094f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80094d6:	4b54      	ldr	r3, [pc, #336]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d109      	bne.n	80094f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80094e2:	2301      	movs	r3, #1
 80094e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80094e6:	e006      	b.n	80094f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	73fb      	strb	r3, [r7, #15]
      break;
 80094ec:	e004      	b.n	80094f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80094ee:	bf00      	nop
 80094f0:	e002      	b.n	80094f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80094f2:	bf00      	nop
 80094f4:	e000      	b.n	80094f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80094f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80094f8:	7bfb      	ldrb	r3, [r7, #15]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d10d      	bne.n	800951a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80094fe:	4b4a      	ldr	r3, [pc, #296]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6819      	ldr	r1, [r3, #0]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	3b01      	subs	r3, #1
 8009510:	011b      	lsls	r3, r3, #4
 8009512:	430b      	orrs	r3, r1
 8009514:	4944      	ldr	r1, [pc, #272]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009516:	4313      	orrs	r3, r2
 8009518:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800951a:	7bfb      	ldrb	r3, [r7, #15]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d17d      	bne.n	800961c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8009520:	4b41      	ldr	r3, [pc, #260]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a40      	ldr	r2, [pc, #256]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009526:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800952a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800952c:	f7fb fef2 	bl	8005314 <HAL_GetTick>
 8009530:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009532:	e009      	b.n	8009548 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009534:	f7fb feee 	bl	8005314 <HAL_GetTick>
 8009538:	4602      	mov	r2, r0
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	1ad3      	subs	r3, r2, r3
 800953e:	2b02      	cmp	r3, #2
 8009540:	d902      	bls.n	8009548 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8009542:	2303      	movs	r3, #3
 8009544:	73fb      	strb	r3, [r7, #15]
        break;
 8009546:	e005      	b.n	8009554 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009548:	4b37      	ldr	r3, [pc, #220]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009550:	2b00      	cmp	r3, #0
 8009552:	d1ef      	bne.n	8009534 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009554:	7bfb      	ldrb	r3, [r7, #15]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d160      	bne.n	800961c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d111      	bne.n	8009584 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009560:	4b31      	ldr	r3, [pc, #196]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009562:	691b      	ldr	r3, [r3, #16]
 8009564:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8009568:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	6892      	ldr	r2, [r2, #8]
 8009570:	0211      	lsls	r1, r2, #8
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	68d2      	ldr	r2, [r2, #12]
 8009576:	0912      	lsrs	r2, r2, #4
 8009578:	0452      	lsls	r2, r2, #17
 800957a:	430a      	orrs	r2, r1
 800957c:	492a      	ldr	r1, [pc, #168]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 800957e:	4313      	orrs	r3, r2
 8009580:	610b      	str	r3, [r1, #16]
 8009582:	e027      	b.n	80095d4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d112      	bne.n	80095b0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800958a:	4b27      	ldr	r3, [pc, #156]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8009592:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	6892      	ldr	r2, [r2, #8]
 800959a:	0211      	lsls	r1, r2, #8
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	6912      	ldr	r2, [r2, #16]
 80095a0:	0852      	lsrs	r2, r2, #1
 80095a2:	3a01      	subs	r2, #1
 80095a4:	0552      	lsls	r2, r2, #21
 80095a6:	430a      	orrs	r2, r1
 80095a8:	491f      	ldr	r1, [pc, #124]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095aa:	4313      	orrs	r3, r2
 80095ac:	610b      	str	r3, [r1, #16]
 80095ae:	e011      	b.n	80095d4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80095b0:	4b1d      	ldr	r3, [pc, #116]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095b2:	691b      	ldr	r3, [r3, #16]
 80095b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80095b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	6892      	ldr	r2, [r2, #8]
 80095c0:	0211      	lsls	r1, r2, #8
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	6952      	ldr	r2, [r2, #20]
 80095c6:	0852      	lsrs	r2, r2, #1
 80095c8:	3a01      	subs	r2, #1
 80095ca:	0652      	lsls	r2, r2, #25
 80095cc:	430a      	orrs	r2, r1
 80095ce:	4916      	ldr	r1, [pc, #88]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095d0:	4313      	orrs	r3, r2
 80095d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80095d4:	4b14      	ldr	r3, [pc, #80]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a13      	ldr	r2, [pc, #76]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80095de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095e0:	f7fb fe98 	bl	8005314 <HAL_GetTick>
 80095e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80095e6:	e009      	b.n	80095fc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80095e8:	f7fb fe94 	bl	8005314 <HAL_GetTick>
 80095ec:	4602      	mov	r2, r0
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	d902      	bls.n	80095fc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	73fb      	strb	r3, [r7, #15]
          break;
 80095fa:	e005      	b.n	8009608 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80095fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009604:	2b00      	cmp	r3, #0
 8009606:	d0ef      	beq.n	80095e8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8009608:	7bfb      	ldrb	r3, [r7, #15]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d106      	bne.n	800961c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800960e:	4b06      	ldr	r3, [pc, #24]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009610:	691a      	ldr	r2, [r3, #16]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	699b      	ldr	r3, [r3, #24]
 8009616:	4904      	ldr	r1, [pc, #16]	@ (8009628 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009618:	4313      	orrs	r3, r2
 800961a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800961c:	7bfb      	ldrb	r3, [r7, #15]
}
 800961e:	4618      	mov	r0, r3
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	40021000 	.word	0x40021000

0800962c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b084      	sub	sp, #16
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009636:	2300      	movs	r3, #0
 8009638:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800963a:	4b6a      	ldr	r3, [pc, #424]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800963c:	68db      	ldr	r3, [r3, #12]
 800963e:	f003 0303 	and.w	r3, r3, #3
 8009642:	2b00      	cmp	r3, #0
 8009644:	d018      	beq.n	8009678 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8009646:	4b67      	ldr	r3, [pc, #412]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	f003 0203 	and.w	r2, r3, #3
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	429a      	cmp	r2, r3
 8009654:	d10d      	bne.n	8009672 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
       ||
 800965a:	2b00      	cmp	r3, #0
 800965c:	d009      	beq.n	8009672 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800965e:	4b61      	ldr	r3, [pc, #388]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009660:	68db      	ldr	r3, [r3, #12]
 8009662:	091b      	lsrs	r3, r3, #4
 8009664:	f003 0307 	and.w	r3, r3, #7
 8009668:	1c5a      	adds	r2, r3, #1
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
       ||
 800966e:	429a      	cmp	r2, r3
 8009670:	d047      	beq.n	8009702 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	73fb      	strb	r3, [r7, #15]
 8009676:	e044      	b.n	8009702 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	2b03      	cmp	r3, #3
 800967e:	d018      	beq.n	80096b2 <RCCEx_PLLSAI2_Config+0x86>
 8009680:	2b03      	cmp	r3, #3
 8009682:	d825      	bhi.n	80096d0 <RCCEx_PLLSAI2_Config+0xa4>
 8009684:	2b01      	cmp	r3, #1
 8009686:	d002      	beq.n	800968e <RCCEx_PLLSAI2_Config+0x62>
 8009688:	2b02      	cmp	r3, #2
 800968a:	d009      	beq.n	80096a0 <RCCEx_PLLSAI2_Config+0x74>
 800968c:	e020      	b.n	80096d0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800968e:	4b55      	ldr	r3, [pc, #340]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0302 	and.w	r3, r3, #2
 8009696:	2b00      	cmp	r3, #0
 8009698:	d11d      	bne.n	80096d6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800969e:	e01a      	b.n	80096d6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80096a0:	4b50      	ldr	r3, [pc, #320]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d116      	bne.n	80096da <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80096ac:	2301      	movs	r3, #1
 80096ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80096b0:	e013      	b.n	80096da <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80096b2:	4b4c      	ldr	r3, [pc, #304]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d10f      	bne.n	80096de <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80096be:	4b49      	ldr	r3, [pc, #292]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d109      	bne.n	80096de <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80096ce:	e006      	b.n	80096de <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	73fb      	strb	r3, [r7, #15]
      break;
 80096d4:	e004      	b.n	80096e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80096d6:	bf00      	nop
 80096d8:	e002      	b.n	80096e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80096da:	bf00      	nop
 80096dc:	e000      	b.n	80096e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80096de:	bf00      	nop
    }

    if(status == HAL_OK)
 80096e0:	7bfb      	ldrb	r3, [r7, #15]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d10d      	bne.n	8009702 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80096e6:	4b3f      	ldr	r3, [pc, #252]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6819      	ldr	r1, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	3b01      	subs	r3, #1
 80096f8:	011b      	lsls	r3, r3, #4
 80096fa:	430b      	orrs	r3, r1
 80096fc:	4939      	ldr	r1, [pc, #228]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80096fe:	4313      	orrs	r3, r2
 8009700:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009702:	7bfb      	ldrb	r3, [r7, #15]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d167      	bne.n	80097d8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8009708:	4b36      	ldr	r3, [pc, #216]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a35      	ldr	r2, [pc, #212]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800970e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009712:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009714:	f7fb fdfe 	bl	8005314 <HAL_GetTick>
 8009718:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800971a:	e009      	b.n	8009730 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800971c:	f7fb fdfa 	bl	8005314 <HAL_GetTick>
 8009720:	4602      	mov	r2, r0
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	1ad3      	subs	r3, r2, r3
 8009726:	2b02      	cmp	r3, #2
 8009728:	d902      	bls.n	8009730 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	73fb      	strb	r3, [r7, #15]
        break;
 800972e:	e005      	b.n	800973c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009730:	4b2c      	ldr	r3, [pc, #176]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1ef      	bne.n	800971c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800973c:	7bfb      	ldrb	r3, [r7, #15]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d14a      	bne.n	80097d8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d111      	bne.n	800976c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009748:	4b26      	ldr	r3, [pc, #152]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800974a:	695b      	ldr	r3, [r3, #20]
 800974c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8009750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009754:	687a      	ldr	r2, [r7, #4]
 8009756:	6892      	ldr	r2, [r2, #8]
 8009758:	0211      	lsls	r1, r2, #8
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	68d2      	ldr	r2, [r2, #12]
 800975e:	0912      	lsrs	r2, r2, #4
 8009760:	0452      	lsls	r2, r2, #17
 8009762:	430a      	orrs	r2, r1
 8009764:	491f      	ldr	r1, [pc, #124]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009766:	4313      	orrs	r3, r2
 8009768:	614b      	str	r3, [r1, #20]
 800976a:	e011      	b.n	8009790 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800976c:	4b1d      	ldr	r3, [pc, #116]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800976e:	695b      	ldr	r3, [r3, #20]
 8009770:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8009774:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	6892      	ldr	r2, [r2, #8]
 800977c:	0211      	lsls	r1, r2, #8
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	6912      	ldr	r2, [r2, #16]
 8009782:	0852      	lsrs	r2, r2, #1
 8009784:	3a01      	subs	r2, #1
 8009786:	0652      	lsls	r2, r2, #25
 8009788:	430a      	orrs	r2, r1
 800978a:	4916      	ldr	r1, [pc, #88]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800978c:	4313      	orrs	r3, r2
 800978e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8009790:	4b14      	ldr	r3, [pc, #80]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a13      	ldr	r2, [pc, #76]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8009796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800979a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800979c:	f7fb fdba 	bl	8005314 <HAL_GetTick>
 80097a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80097a2:	e009      	b.n	80097b8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80097a4:	f7fb fdb6 	bl	8005314 <HAL_GetTick>
 80097a8:	4602      	mov	r2, r0
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	1ad3      	subs	r3, r2, r3
 80097ae:	2b02      	cmp	r3, #2
 80097b0:	d902      	bls.n	80097b8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	73fb      	strb	r3, [r7, #15]
          break;
 80097b6:	e005      	b.n	80097c4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80097b8:	4b0a      	ldr	r3, [pc, #40]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d0ef      	beq.n	80097a4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80097c4:	7bfb      	ldrb	r3, [r7, #15]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d106      	bne.n	80097d8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80097ca:	4b06      	ldr	r3, [pc, #24]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80097cc:	695a      	ldr	r2, [r3, #20]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	695b      	ldr	r3, [r3, #20]
 80097d2:	4904      	ldr	r1, [pc, #16]	@ (80097e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80097d4:	4313      	orrs	r3, r2
 80097d6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80097d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3710      	adds	r7, #16
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
 80097e2:	bf00      	nop
 80097e4:	40021000 	.word	0x40021000

080097e8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b084      	sub	sp, #16
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80097f0:	2301      	movs	r3, #1
 80097f2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d079      	beq.n	80098ee <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009800:	b2db      	uxtb	r3, r3
 8009802:	2b00      	cmp	r3, #0
 8009804:	d106      	bne.n	8009814 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2200      	movs	r2, #0
 800980a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f7fa fd28 	bl	8004264 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2202      	movs	r2, #2
 8009818:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	68db      	ldr	r3, [r3, #12]
 8009822:	f003 0310 	and.w	r3, r3, #16
 8009826:	2b10      	cmp	r3, #16
 8009828:	d058      	beq.n	80098dc <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	22ca      	movs	r2, #202	@ 0xca
 8009830:	625a      	str	r2, [r3, #36]	@ 0x24
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2253      	movs	r2, #83	@ 0x53
 8009838:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f000 fa4e 	bl	8009cdc <RTC_EnterInitMode>
 8009840:	4603      	mov	r3, r0
 8009842:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8009844:	7bfb      	ldrb	r3, [r7, #15]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d127      	bne.n	800989a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	6812      	ldr	r2, [r2, #0]
 8009854:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009858:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800985c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	6899      	ldr	r1, [r3, #8]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	685a      	ldr	r2, [r3, #4]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	431a      	orrs	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	431a      	orrs	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	430a      	orrs	r2, r1
 800987a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	68d2      	ldr	r2, [r2, #12]
 8009884:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	6919      	ldr	r1, [r3, #16]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	689b      	ldr	r3, [r3, #8]
 8009890:	041a      	lsls	r2, r3, #16
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	430a      	orrs	r2, r1
 8009898:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 fa52 	bl	8009d44 <RTC_ExitInitMode>
 80098a0:	4603      	mov	r3, r0
 80098a2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80098a4:	7bfb      	ldrb	r3, [r7, #15]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d113      	bne.n	80098d2 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f022 0203 	bic.w	r2, r2, #3
 80098b8:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	69da      	ldr	r2, [r3, #28]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	695b      	ldr	r3, [r3, #20]
 80098c8:	431a      	orrs	r2, r3
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	430a      	orrs	r2, r1
 80098d0:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	22ff      	movs	r2, #255	@ 0xff
 80098d8:	625a      	str	r2, [r3, #36]	@ 0x24
 80098da:	e001      	b.n	80098e0 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80098dc:	2300      	movs	r3, #0
 80098de:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80098e0:	7bfb      	ldrb	r3, [r7, #15]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d103      	bne.n	80098ee <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2201      	movs	r2, #1
 80098ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 80098ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80098f8:	b590      	push	{r4, r7, lr}
 80098fa:	b087      	sub	sp, #28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f893 3020 	ldrb.w	r3, [r3, #32]
 800990a:	2b01      	cmp	r3, #1
 800990c:	d101      	bne.n	8009912 <HAL_RTC_SetTime+0x1a>
 800990e:	2302      	movs	r3, #2
 8009910:	e08b      	b.n	8009a2a <HAL_RTC_SetTime+0x132>
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2201      	movs	r2, #1
 8009916:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2202      	movs	r2, #2
 800991e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	22ca      	movs	r2, #202	@ 0xca
 8009928:	625a      	str	r2, [r3, #36]	@ 0x24
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	2253      	movs	r2, #83	@ 0x53
 8009930:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009932:	68f8      	ldr	r0, [r7, #12]
 8009934:	f000 f9d2 	bl	8009cdc <RTC_EnterInitMode>
 8009938:	4603      	mov	r3, r0
 800993a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800993c:	7cfb      	ldrb	r3, [r7, #19]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d163      	bne.n	8009a0a <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d126      	bne.n	8009996 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009952:	2b00      	cmp	r3, #0
 8009954:	d102      	bne.n	800995c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	2200      	movs	r2, #0
 800995a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	781b      	ldrb	r3, [r3, #0]
 8009960:	4618      	mov	r0, r3
 8009962:	f000 fa2d 	bl	8009dc0 <RTC_ByteToBcd2>
 8009966:	4603      	mov	r3, r0
 8009968:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	785b      	ldrb	r3, [r3, #1]
 800996e:	4618      	mov	r0, r3
 8009970:	f000 fa26 	bl	8009dc0 <RTC_ByteToBcd2>
 8009974:	4603      	mov	r3, r0
 8009976:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009978:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	789b      	ldrb	r3, [r3, #2]
 800997e:	4618      	mov	r0, r3
 8009980:	f000 fa1e 	bl	8009dc0 <RTC_ByteToBcd2>
 8009984:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009986:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	78db      	ldrb	r3, [r3, #3]
 800998e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009990:	4313      	orrs	r3, r2
 8009992:	617b      	str	r3, [r7, #20]
 8009994:	e018      	b.n	80099c8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d102      	bne.n	80099aa <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	2200      	movs	r2, #0
 80099a8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	785b      	ldrb	r3, [r3, #1]
 80099b4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80099b6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80099b8:	68ba      	ldr	r2, [r7, #8]
 80099ba:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80099bc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	78db      	ldrb	r3, [r3, #3]
 80099c2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80099c4:	4313      	orrs	r3, r2
 80099c6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80099d2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80099d6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	689a      	ldr	r2, [r3, #8]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80099e6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	6899      	ldr	r1, [r3, #8]
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	68da      	ldr	r2, [r3, #12]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	431a      	orrs	r2, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	430a      	orrs	r2, r1
 80099fe:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009a00:	68f8      	ldr	r0, [r7, #12]
 8009a02:	f000 f99f 	bl	8009d44 <RTC_ExitInitMode>
 8009a06:	4603      	mov	r3, r0
 8009a08:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	22ff      	movs	r2, #255	@ 0xff
 8009a10:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8009a12:	7cfb      	ldrb	r3, [r7, #19]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d103      	bne.n	8009a20 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2200      	movs	r2, #0
 8009a24:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009a28:	7cfb      	ldrb	r3, [r7, #19]
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	371c      	adds	r7, #28
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd90      	pop	{r4, r7, pc}

08009a32 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b086      	sub	sp, #24
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	60f8      	str	r0, [r7, #12]
 8009a3a:	60b9      	str	r1, [r7, #8]
 8009a3c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8009a60:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8009a64:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	0c1b      	lsrs	r3, r3, #16
 8009a6a:	b2db      	uxtb	r3, r3
 8009a6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a70:	b2da      	uxtb	r2, r3
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	0a1b      	lsrs	r3, r3, #8
 8009a7a:	b2db      	uxtb	r3, r3
 8009a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a8e:	b2da      	uxtb	r2, r3
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	0d9b      	lsrs	r3, r3, #22
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	f003 0301 	and.w	r3, r3, #1
 8009a9e:	b2da      	uxtb	r2, r3
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d11a      	bne.n	8009ae0 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f000 f9a6 	bl	8009e00 <RTC_Bcd2ToByte>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	461a      	mov	r2, r3
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	785b      	ldrb	r3, [r3, #1]
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f000 f99d 	bl	8009e00 <RTC_Bcd2ToByte>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	461a      	mov	r2, r3
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	789b      	ldrb	r3, [r3, #2]
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f000 f994 	bl	8009e00 <RTC_Bcd2ToByte>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	461a      	mov	r2, r3
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3718      	adds	r7, #24
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009aea:	b590      	push	{r4, r7, lr}
 8009aec:	b087      	sub	sp, #28
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	60f8      	str	r0, [r7, #12]
 8009af2:	60b9      	str	r1, [r7, #8]
 8009af4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009afc:	2b01      	cmp	r3, #1
 8009afe:	d101      	bne.n	8009b04 <HAL_RTC_SetDate+0x1a>
 8009b00:	2302      	movs	r3, #2
 8009b02:	e075      	b.n	8009bf0 <HAL_RTC_SetDate+0x106>
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2202      	movs	r2, #2
 8009b10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10e      	bne.n	8009b38 <HAL_RTC_SetDate+0x4e>
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	785b      	ldrb	r3, [r3, #1]
 8009b1e:	f003 0310 	and.w	r3, r3, #16
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d008      	beq.n	8009b38 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	785b      	ldrb	r3, [r3, #1]
 8009b2a:	f023 0310 	bic.w	r3, r3, #16
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	330a      	adds	r3, #10
 8009b32:	b2da      	uxtb	r2, r3
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d11c      	bne.n	8009b78 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	78db      	ldrb	r3, [r3, #3]
 8009b42:	4618      	mov	r0, r3
 8009b44:	f000 f93c 	bl	8009dc0 <RTC_ByteToBcd2>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	785b      	ldrb	r3, [r3, #1]
 8009b50:	4618      	mov	r0, r3
 8009b52:	f000 f935 	bl	8009dc0 <RTC_ByteToBcd2>
 8009b56:	4603      	mov	r3, r0
 8009b58:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009b5a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	789b      	ldrb	r3, [r3, #2]
 8009b60:	4618      	mov	r0, r3
 8009b62:	f000 f92d 	bl	8009dc0 <RTC_ByteToBcd2>
 8009b66:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009b68:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	781b      	ldrb	r3, [r3, #0]
 8009b70:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009b72:	4313      	orrs	r3, r2
 8009b74:	617b      	str	r3, [r7, #20]
 8009b76:	e00e      	b.n	8009b96 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	78db      	ldrb	r3, [r3, #3]
 8009b7c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	785b      	ldrb	r3, [r3, #1]
 8009b82:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009b84:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8009b8a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009b92:	4313      	orrs	r3, r2
 8009b94:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	22ca      	movs	r2, #202	@ 0xca
 8009b9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2253      	movs	r2, #83	@ 0x53
 8009ba4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009ba6:	68f8      	ldr	r0, [r7, #12]
 8009ba8:	f000 f898 	bl	8009cdc <RTC_EnterInitMode>
 8009bac:	4603      	mov	r3, r0
 8009bae:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8009bb0:	7cfb      	ldrb	r3, [r7, #19]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d10c      	bne.n	8009bd0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009bc0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009bc4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009bc6:	68f8      	ldr	r0, [r7, #12]
 8009bc8:	f000 f8bc 	bl	8009d44 <RTC_ExitInitMode>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	22ff      	movs	r2, #255	@ 0xff
 8009bd6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8009bd8:	7cfb      	ldrb	r3, [r7, #19]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d103      	bne.n	8009be6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2201      	movs	r2, #1
 8009be2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2200      	movs	r2, #0
 8009bea:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009bee:	7cfb      	ldrb	r3, [r7, #19]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	371c      	adds	r7, #28
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd90      	pop	{r4, r7, pc}

08009bf8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009c0e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009c12:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	0c1b      	lsrs	r3, r3, #16
 8009c18:	b2da      	uxtb	r2, r3
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	0a1b      	lsrs	r3, r3, #8
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	f003 031f 	and.w	r3, r3, #31
 8009c28:	b2da      	uxtb	r2, r3
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009c36:	b2da      	uxtb	r2, r3
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	0b5b      	lsrs	r3, r3, #13
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	f003 0307 	and.w	r3, r3, #7
 8009c46:	b2da      	uxtb	r2, r3
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d11a      	bne.n	8009c88 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	78db      	ldrb	r3, [r3, #3]
 8009c56:	4618      	mov	r0, r3
 8009c58:	f000 f8d2 	bl	8009e00 <RTC_Bcd2ToByte>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	461a      	mov	r2, r3
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	785b      	ldrb	r3, [r3, #1]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 f8c9 	bl	8009e00 <RTC_Bcd2ToByte>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	461a      	mov	r2, r3
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	789b      	ldrb	r3, [r3, #2]
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f000 f8c0 	bl	8009e00 <RTC_Bcd2ToByte>
 8009c80:	4603      	mov	r3, r0
 8009c82:	461a      	mov	r2, r3
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009c88:	2300      	movs	r3, #0
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3718      	adds	r7, #24
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
	...

08009c94 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8009cd8 <HAL_RTC_WaitForSynchro+0x44>)
 8009ca2:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8009ca4:	f7fb fb36 	bl	8005314 <HAL_GetTick>
 8009ca8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009caa:	e009      	b.n	8009cc0 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009cac:	f7fb fb32 	bl	8005314 <HAL_GetTick>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009cba:	d901      	bls.n	8009cc0 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8009cbc:	2303      	movs	r3, #3
 8009cbe:	e007      	b.n	8009cd0 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	f003 0320 	and.w	r3, r3, #32
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d0ee      	beq.n	8009cac <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	0003ff5f 	.word	0x0003ff5f

08009cdc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	68db      	ldr	r3, [r3, #12]
 8009cee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d120      	bne.n	8009d38 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8009cfe:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009d00:	f7fb fb08 	bl	8005314 <HAL_GetTick>
 8009d04:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009d06:	e00d      	b.n	8009d24 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009d08:	f7fb fb04 	bl	8005314 <HAL_GetTick>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009d16:	d905      	bls.n	8009d24 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8009d18:	2303      	movs	r3, #3
 8009d1a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2203      	movs	r2, #3
 8009d20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	68db      	ldr	r3, [r3, #12]
 8009d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d102      	bne.n	8009d38 <RTC_EnterInitMode+0x5c>
 8009d32:	7bfb      	ldrb	r3, [r7, #15]
 8009d34:	2b03      	cmp	r3, #3
 8009d36:	d1e7      	bne.n	8009d08 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8009d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3710      	adds	r7, #16
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
	...

08009d44 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8009d50:	4b1a      	ldr	r3, [pc, #104]	@ (8009dbc <RTC_ExitInitMode+0x78>)
 8009d52:	68db      	ldr	r3, [r3, #12]
 8009d54:	4a19      	ldr	r2, [pc, #100]	@ (8009dbc <RTC_ExitInitMode+0x78>)
 8009d56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d5a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8009d5c:	4b17      	ldr	r3, [pc, #92]	@ (8009dbc <RTC_ExitInitMode+0x78>)
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	f003 0320 	and.w	r3, r3, #32
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d10c      	bne.n	8009d82 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f7ff ff93 	bl	8009c94 <HAL_RTC_WaitForSynchro>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d01e      	beq.n	8009db2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2203      	movs	r2, #3
 8009d78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8009d7c:	2303      	movs	r3, #3
 8009d7e:	73fb      	strb	r3, [r7, #15]
 8009d80:	e017      	b.n	8009db2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009d82:	4b0e      	ldr	r3, [pc, #56]	@ (8009dbc <RTC_ExitInitMode+0x78>)
 8009d84:	689b      	ldr	r3, [r3, #8]
 8009d86:	4a0d      	ldr	r2, [pc, #52]	@ (8009dbc <RTC_ExitInitMode+0x78>)
 8009d88:	f023 0320 	bic.w	r3, r3, #32
 8009d8c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f7ff ff80 	bl	8009c94 <HAL_RTC_WaitForSynchro>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d005      	beq.n	8009da6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2203      	movs	r2, #3
 8009d9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8009da2:	2303      	movs	r3, #3
 8009da4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009da6:	4b05      	ldr	r3, [pc, #20]	@ (8009dbc <RTC_ExitInitMode+0x78>)
 8009da8:	689b      	ldr	r3, [r3, #8]
 8009daa:	4a04      	ldr	r2, [pc, #16]	@ (8009dbc <RTC_ExitInitMode+0x78>)
 8009dac:	f043 0320 	orr.w	r3, r3, #32
 8009db0:	6093      	str	r3, [r2, #8]
  }

  return status;
 8009db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	40002800 	.word	0x40002800

08009dc0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b085      	sub	sp, #20
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8009dce:	79fb      	ldrb	r3, [r7, #7]
 8009dd0:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8009dd2:	e005      	b.n	8009de0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8009dda:	7afb      	ldrb	r3, [r7, #11]
 8009ddc:	3b0a      	subs	r3, #10
 8009dde:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8009de0:	7afb      	ldrb	r3, [r7, #11]
 8009de2:	2b09      	cmp	r3, #9
 8009de4:	d8f6      	bhi.n	8009dd4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	011b      	lsls	r3, r3, #4
 8009dec:	b2da      	uxtb	r2, r3
 8009dee:	7afb      	ldrb	r3, [r7, #11]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	b2db      	uxtb	r3, r3
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3714      	adds	r7, #20
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b085      	sub	sp, #20
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	4603      	mov	r3, r0
 8009e08:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009e0a:	79fb      	ldrb	r3, [r7, #7]
 8009e0c:	091b      	lsrs	r3, r3, #4
 8009e0e:	b2db      	uxtb	r3, r3
 8009e10:	461a      	mov	r2, r3
 8009e12:	0092      	lsls	r2, r2, #2
 8009e14:	4413      	add	r3, r2
 8009e16:	005b      	lsls	r3, r3, #1
 8009e18:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8009e1a:	79fb      	ldrb	r3, [r7, #7]
 8009e1c:	f003 030f 	and.w	r3, r3, #15
 8009e20:	b2da      	uxtb	r2, r3
 8009e22:	7bfb      	ldrb	r3, [r7, #15]
 8009e24:	4413      	add	r3, r2
 8009e26:	b2db      	uxtb	r3, r3
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3714      	adds	r7, #20
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <HAL_RTCEx_SetTimeStamp>:
  *               The RTC TimeStamp Pin is per default PC13, but for reasons of
  *               compatibility, this parameter is required.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b087      	sub	sp, #28
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	60f8      	str	r0, [r7, #12]
 8009e3c:	60b9      	str	r1, [r7, #8]
 8009e3e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RTC_TimeStampPin);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d101      	bne.n	8009e4e <HAL_RTCEx_SetTimeStamp+0x1a>
 8009e4a:	2302      	movs	r3, #2
 8009e4c:	e034      	b.n	8009eb8 <HAL_RTCEx_SetTimeStamp+0x84>
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2201      	movs	r2, #1
 8009e52:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2202      	movs	r2, #2
 8009e5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e68:	f023 0308 	bic.w	r3, r3, #8
 8009e6c:	617b      	str	r3, [r7, #20]

  tmpreg |= TimeStampEdge;
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	22ca      	movs	r2, #202	@ 0xca
 8009e7c:	625a      	str	r2, [r3, #36]	@ 0x24
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	2253      	movs	r2, #83	@ 0x53
 8009e84:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	697a      	ldr	r2, [r7, #20]
 8009e8c:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	689a      	ldr	r2, [r3, #8]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009e9c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	22ff      	movs	r2, #255	@ 0xff
 8009ea4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	371c      	adds	r7, #28
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d101      	bne.n	8009ed6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e049      	b.n	8009f6a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d106      	bne.n	8009ef0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f7fa f9ec 	bl	80042c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2202      	movs	r2, #2
 8009ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	3304      	adds	r3, #4
 8009f00:	4619      	mov	r1, r3
 8009f02:	4610      	mov	r0, r2
 8009f04:	f000 fa50 	bl	800a3a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2201      	movs	r2, #1
 8009f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2201      	movs	r2, #1
 8009f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2201      	movs	r2, #1
 8009f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2201      	movs	r2, #1
 8009f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2201      	movs	r2, #1
 8009f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3708      	adds	r7, #8
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
	...

08009f74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d109      	bne.n	8009f98 <HAL_TIM_PWM_Start+0x24>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009f8a:	b2db      	uxtb	r3, r3
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	bf14      	ite	ne
 8009f90:	2301      	movne	r3, #1
 8009f92:	2300      	moveq	r3, #0
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	e03c      	b.n	800a012 <HAL_TIM_PWM_Start+0x9e>
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	2b04      	cmp	r3, #4
 8009f9c:	d109      	bne.n	8009fb2 <HAL_TIM_PWM_Start+0x3e>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009fa4:	b2db      	uxtb	r3, r3
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	bf14      	ite	ne
 8009faa:	2301      	movne	r3, #1
 8009fac:	2300      	moveq	r3, #0
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	e02f      	b.n	800a012 <HAL_TIM_PWM_Start+0x9e>
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	2b08      	cmp	r3, #8
 8009fb6:	d109      	bne.n	8009fcc <HAL_TIM_PWM_Start+0x58>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	bf14      	ite	ne
 8009fc4:	2301      	movne	r3, #1
 8009fc6:	2300      	moveq	r3, #0
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	e022      	b.n	800a012 <HAL_TIM_PWM_Start+0x9e>
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	2b0c      	cmp	r3, #12
 8009fd0:	d109      	bne.n	8009fe6 <HAL_TIM_PWM_Start+0x72>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fd8:	b2db      	uxtb	r3, r3
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	bf14      	ite	ne
 8009fde:	2301      	movne	r3, #1
 8009fe0:	2300      	moveq	r3, #0
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	e015      	b.n	800a012 <HAL_TIM_PWM_Start+0x9e>
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	2b10      	cmp	r3, #16
 8009fea:	d109      	bne.n	800a000 <HAL_TIM_PWM_Start+0x8c>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	bf14      	ite	ne
 8009ff8:	2301      	movne	r3, #1
 8009ffa:	2300      	moveq	r3, #0
 8009ffc:	b2db      	uxtb	r3, r3
 8009ffe:	e008      	b.n	800a012 <HAL_TIM_PWM_Start+0x9e>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a006:	b2db      	uxtb	r3, r3
 800a008:	2b01      	cmp	r3, #1
 800a00a:	bf14      	ite	ne
 800a00c:	2301      	movne	r3, #1
 800a00e:	2300      	moveq	r3, #0
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b00      	cmp	r3, #0
 800a014:	d001      	beq.n	800a01a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	e09c      	b.n	800a154 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d104      	bne.n	800a02a <HAL_TIM_PWM_Start+0xb6>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2202      	movs	r2, #2
 800a024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a028:	e023      	b.n	800a072 <HAL_TIM_PWM_Start+0xfe>
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	2b04      	cmp	r3, #4
 800a02e:	d104      	bne.n	800a03a <HAL_TIM_PWM_Start+0xc6>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2202      	movs	r2, #2
 800a034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a038:	e01b      	b.n	800a072 <HAL_TIM_PWM_Start+0xfe>
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	2b08      	cmp	r3, #8
 800a03e:	d104      	bne.n	800a04a <HAL_TIM_PWM_Start+0xd6>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2202      	movs	r2, #2
 800a044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a048:	e013      	b.n	800a072 <HAL_TIM_PWM_Start+0xfe>
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	2b0c      	cmp	r3, #12
 800a04e:	d104      	bne.n	800a05a <HAL_TIM_PWM_Start+0xe6>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2202      	movs	r2, #2
 800a054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a058:	e00b      	b.n	800a072 <HAL_TIM_PWM_Start+0xfe>
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	2b10      	cmp	r3, #16
 800a05e:	d104      	bne.n	800a06a <HAL_TIM_PWM_Start+0xf6>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2202      	movs	r2, #2
 800a064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a068:	e003      	b.n	800a072 <HAL_TIM_PWM_Start+0xfe>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2202      	movs	r2, #2
 800a06e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2201      	movs	r2, #1
 800a078:	6839      	ldr	r1, [r7, #0]
 800a07a:	4618      	mov	r0, r3
 800a07c:	f000 fd10 	bl	800aaa0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	4a35      	ldr	r2, [pc, #212]	@ (800a15c <HAL_TIM_PWM_Start+0x1e8>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d013      	beq.n	800a0b2 <HAL_TIM_PWM_Start+0x13e>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a34      	ldr	r2, [pc, #208]	@ (800a160 <HAL_TIM_PWM_Start+0x1ec>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d00e      	beq.n	800a0b2 <HAL_TIM_PWM_Start+0x13e>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4a32      	ldr	r2, [pc, #200]	@ (800a164 <HAL_TIM_PWM_Start+0x1f0>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d009      	beq.n	800a0b2 <HAL_TIM_PWM_Start+0x13e>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4a31      	ldr	r2, [pc, #196]	@ (800a168 <HAL_TIM_PWM_Start+0x1f4>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d004      	beq.n	800a0b2 <HAL_TIM_PWM_Start+0x13e>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4a2f      	ldr	r2, [pc, #188]	@ (800a16c <HAL_TIM_PWM_Start+0x1f8>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	d101      	bne.n	800a0b6 <HAL_TIM_PWM_Start+0x142>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	e000      	b.n	800a0b8 <HAL_TIM_PWM_Start+0x144>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d007      	beq.n	800a0cc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a0ca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a22      	ldr	r2, [pc, #136]	@ (800a15c <HAL_TIM_PWM_Start+0x1e8>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d01d      	beq.n	800a112 <HAL_TIM_PWM_Start+0x19e>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0de:	d018      	beq.n	800a112 <HAL_TIM_PWM_Start+0x19e>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a22      	ldr	r2, [pc, #136]	@ (800a170 <HAL_TIM_PWM_Start+0x1fc>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d013      	beq.n	800a112 <HAL_TIM_PWM_Start+0x19e>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4a21      	ldr	r2, [pc, #132]	@ (800a174 <HAL_TIM_PWM_Start+0x200>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d00e      	beq.n	800a112 <HAL_TIM_PWM_Start+0x19e>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a1f      	ldr	r2, [pc, #124]	@ (800a178 <HAL_TIM_PWM_Start+0x204>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d009      	beq.n	800a112 <HAL_TIM_PWM_Start+0x19e>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a17      	ldr	r2, [pc, #92]	@ (800a160 <HAL_TIM_PWM_Start+0x1ec>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d004      	beq.n	800a112 <HAL_TIM_PWM_Start+0x19e>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	4a15      	ldr	r2, [pc, #84]	@ (800a164 <HAL_TIM_PWM_Start+0x1f0>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d115      	bne.n	800a13e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	689a      	ldr	r2, [r3, #8]
 800a118:	4b18      	ldr	r3, [pc, #96]	@ (800a17c <HAL_TIM_PWM_Start+0x208>)
 800a11a:	4013      	ands	r3, r2
 800a11c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2b06      	cmp	r3, #6
 800a122:	d015      	beq.n	800a150 <HAL_TIM_PWM_Start+0x1dc>
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a12a:	d011      	beq.n	800a150 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	681a      	ldr	r2, [r3, #0]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f042 0201 	orr.w	r2, r2, #1
 800a13a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a13c:	e008      	b.n	800a150 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	681a      	ldr	r2, [r3, #0]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f042 0201 	orr.w	r2, r2, #1
 800a14c:	601a      	str	r2, [r3, #0]
 800a14e:	e000      	b.n	800a152 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a150:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a152:	2300      	movs	r3, #0
}
 800a154:	4618      	mov	r0, r3
 800a156:	3710      	adds	r7, #16
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	40012c00 	.word	0x40012c00
 800a160:	40013400 	.word	0x40013400
 800a164:	40014000 	.word	0x40014000
 800a168:	40014400 	.word	0x40014400
 800a16c:	40014800 	.word	0x40014800
 800a170:	40000400 	.word	0x40000400
 800a174:	40000800 	.word	0x40000800
 800a178:	40000c00 	.word	0x40000c00
 800a17c:	00010007 	.word	0x00010007

0800a180 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b086      	sub	sp, #24
 800a184:	af00      	add	r7, sp, #0
 800a186:	60f8      	str	r0, [r7, #12]
 800a188:	60b9      	str	r1, [r7, #8]
 800a18a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a18c:	2300      	movs	r3, #0
 800a18e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a196:	2b01      	cmp	r3, #1
 800a198:	d101      	bne.n	800a19e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a19a:	2302      	movs	r3, #2
 800a19c:	e0ff      	b.n	800a39e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2b14      	cmp	r3, #20
 800a1aa:	f200 80f0 	bhi.w	800a38e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a1ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a1b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1b4:	0800a209 	.word	0x0800a209
 800a1b8:	0800a38f 	.word	0x0800a38f
 800a1bc:	0800a38f 	.word	0x0800a38f
 800a1c0:	0800a38f 	.word	0x0800a38f
 800a1c4:	0800a249 	.word	0x0800a249
 800a1c8:	0800a38f 	.word	0x0800a38f
 800a1cc:	0800a38f 	.word	0x0800a38f
 800a1d0:	0800a38f 	.word	0x0800a38f
 800a1d4:	0800a28b 	.word	0x0800a28b
 800a1d8:	0800a38f 	.word	0x0800a38f
 800a1dc:	0800a38f 	.word	0x0800a38f
 800a1e0:	0800a38f 	.word	0x0800a38f
 800a1e4:	0800a2cb 	.word	0x0800a2cb
 800a1e8:	0800a38f 	.word	0x0800a38f
 800a1ec:	0800a38f 	.word	0x0800a38f
 800a1f0:	0800a38f 	.word	0x0800a38f
 800a1f4:	0800a30d 	.word	0x0800a30d
 800a1f8:	0800a38f 	.word	0x0800a38f
 800a1fc:	0800a38f 	.word	0x0800a38f
 800a200:	0800a38f 	.word	0x0800a38f
 800a204:	0800a34d 	.word	0x0800a34d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	68b9      	ldr	r1, [r7, #8]
 800a20e:	4618      	mov	r0, r3
 800a210:	f000 f970 	bl	800a4f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	699a      	ldr	r2, [r3, #24]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f042 0208 	orr.w	r2, r2, #8
 800a222:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	699a      	ldr	r2, [r3, #24]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f022 0204 	bic.w	r2, r2, #4
 800a232:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	6999      	ldr	r1, [r3, #24]
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	691a      	ldr	r2, [r3, #16]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	430a      	orrs	r2, r1
 800a244:	619a      	str	r2, [r3, #24]
      break;
 800a246:	e0a5      	b.n	800a394 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	68b9      	ldr	r1, [r7, #8]
 800a24e:	4618      	mov	r0, r3
 800a250:	f000 f9e0 	bl	800a614 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	699a      	ldr	r2, [r3, #24]
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	699a      	ldr	r2, [r3, #24]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6999      	ldr	r1, [r3, #24]
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	691b      	ldr	r3, [r3, #16]
 800a27e:	021a      	lsls	r2, r3, #8
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	430a      	orrs	r2, r1
 800a286:	619a      	str	r2, [r3, #24]
      break;
 800a288:	e084      	b.n	800a394 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	68b9      	ldr	r1, [r7, #8]
 800a290:	4618      	mov	r0, r3
 800a292:	f000 fa49 	bl	800a728 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	69da      	ldr	r2, [r3, #28]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f042 0208 	orr.w	r2, r2, #8
 800a2a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	69da      	ldr	r2, [r3, #28]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f022 0204 	bic.w	r2, r2, #4
 800a2b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	69d9      	ldr	r1, [r3, #28]
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	691a      	ldr	r2, [r3, #16]
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	430a      	orrs	r2, r1
 800a2c6:	61da      	str	r2, [r3, #28]
      break;
 800a2c8:	e064      	b.n	800a394 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	68b9      	ldr	r1, [r7, #8]
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f000 fab1 	bl	800a838 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	69da      	ldr	r2, [r3, #28]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a2e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	69da      	ldr	r2, [r3, #28]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a2f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	69d9      	ldr	r1, [r3, #28]
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	691b      	ldr	r3, [r3, #16]
 800a300:	021a      	lsls	r2, r3, #8
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	430a      	orrs	r2, r1
 800a308:	61da      	str	r2, [r3, #28]
      break;
 800a30a:	e043      	b.n	800a394 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	68b9      	ldr	r1, [r7, #8]
 800a312:	4618      	mov	r0, r3
 800a314:	f000 fafa 	bl	800a90c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f042 0208 	orr.w	r2, r2, #8
 800a326:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f022 0204 	bic.w	r2, r2, #4
 800a336:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	691a      	ldr	r2, [r3, #16]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	430a      	orrs	r2, r1
 800a348:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a34a:	e023      	b.n	800a394 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	68b9      	ldr	r1, [r7, #8]
 800a352:	4618      	mov	r0, r3
 800a354:	f000 fb3e 	bl	800a9d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a366:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a376:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	691b      	ldr	r3, [r3, #16]
 800a382:	021a      	lsls	r2, r3, #8
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	430a      	orrs	r2, r1
 800a38a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a38c:	e002      	b.n	800a394 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	75fb      	strb	r3, [r7, #23]
      break;
 800a392:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2200      	movs	r2, #0
 800a398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a39c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3718      	adds	r7, #24
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop

0800a3a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	4a46      	ldr	r2, [pc, #280]	@ (800a4d4 <TIM_Base_SetConfig+0x12c>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d013      	beq.n	800a3e8 <TIM_Base_SetConfig+0x40>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3c6:	d00f      	beq.n	800a3e8 <TIM_Base_SetConfig+0x40>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	4a43      	ldr	r2, [pc, #268]	@ (800a4d8 <TIM_Base_SetConfig+0x130>)
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d00b      	beq.n	800a3e8 <TIM_Base_SetConfig+0x40>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	4a42      	ldr	r2, [pc, #264]	@ (800a4dc <TIM_Base_SetConfig+0x134>)
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	d007      	beq.n	800a3e8 <TIM_Base_SetConfig+0x40>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4a41      	ldr	r2, [pc, #260]	@ (800a4e0 <TIM_Base_SetConfig+0x138>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d003      	beq.n	800a3e8 <TIM_Base_SetConfig+0x40>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4a40      	ldr	r2, [pc, #256]	@ (800a4e4 <TIM_Base_SetConfig+0x13c>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d108      	bne.n	800a3fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	4a35      	ldr	r2, [pc, #212]	@ (800a4d4 <TIM_Base_SetConfig+0x12c>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d01f      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a408:	d01b      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	4a32      	ldr	r2, [pc, #200]	@ (800a4d8 <TIM_Base_SetConfig+0x130>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d017      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a31      	ldr	r2, [pc, #196]	@ (800a4dc <TIM_Base_SetConfig+0x134>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d013      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a30      	ldr	r2, [pc, #192]	@ (800a4e0 <TIM_Base_SetConfig+0x138>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d00f      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a2f      	ldr	r2, [pc, #188]	@ (800a4e4 <TIM_Base_SetConfig+0x13c>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d00b      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a2e      	ldr	r2, [pc, #184]	@ (800a4e8 <TIM_Base_SetConfig+0x140>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d007      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a2d      	ldr	r2, [pc, #180]	@ (800a4ec <TIM_Base_SetConfig+0x144>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d003      	beq.n	800a442 <TIM_Base_SetConfig+0x9a>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a2c      	ldr	r2, [pc, #176]	@ (800a4f0 <TIM_Base_SetConfig+0x148>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d108      	bne.n	800a454 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	4313      	orrs	r3, r2
 800a452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	695b      	ldr	r3, [r3, #20]
 800a45e:	4313      	orrs	r3, r2
 800a460:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	68fa      	ldr	r2, [r7, #12]
 800a466:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	689a      	ldr	r2, [r3, #8]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a16      	ldr	r2, [pc, #88]	@ (800a4d4 <TIM_Base_SetConfig+0x12c>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d00f      	beq.n	800a4a0 <TIM_Base_SetConfig+0xf8>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a18      	ldr	r2, [pc, #96]	@ (800a4e4 <TIM_Base_SetConfig+0x13c>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d00b      	beq.n	800a4a0 <TIM_Base_SetConfig+0xf8>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4a17      	ldr	r2, [pc, #92]	@ (800a4e8 <TIM_Base_SetConfig+0x140>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d007      	beq.n	800a4a0 <TIM_Base_SetConfig+0xf8>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	4a16      	ldr	r2, [pc, #88]	@ (800a4ec <TIM_Base_SetConfig+0x144>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d003      	beq.n	800a4a0 <TIM_Base_SetConfig+0xf8>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4a15      	ldr	r2, [pc, #84]	@ (800a4f0 <TIM_Base_SetConfig+0x148>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d103      	bne.n	800a4a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	691a      	ldr	r2, [r3, #16]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	691b      	ldr	r3, [r3, #16]
 800a4b2:	f003 0301 	and.w	r3, r3, #1
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d105      	bne.n	800a4c6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	f023 0201 	bic.w	r2, r3, #1
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	611a      	str	r2, [r3, #16]
  }
}
 800a4c6:	bf00      	nop
 800a4c8:	3714      	adds	r7, #20
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr
 800a4d2:	bf00      	nop
 800a4d4:	40012c00 	.word	0x40012c00
 800a4d8:	40000400 	.word	0x40000400
 800a4dc:	40000800 	.word	0x40000800
 800a4e0:	40000c00 	.word	0x40000c00
 800a4e4:	40013400 	.word	0x40013400
 800a4e8:	40014000 	.word	0x40014000
 800a4ec:	40014400 	.word	0x40014400
 800a4f0:	40014800 	.word	0x40014800

0800a4f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b087      	sub	sp, #28
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a1b      	ldr	r3, [r3, #32]
 800a502:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6a1b      	ldr	r3, [r3, #32]
 800a508:	f023 0201 	bic.w	r2, r3, #1
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	685b      	ldr	r3, [r3, #4]
 800a514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	699b      	ldr	r3, [r3, #24]
 800a51a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f023 0303 	bic.w	r3, r3, #3
 800a52e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	4313      	orrs	r3, r2
 800a538:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	f023 0302 	bic.w	r3, r3, #2
 800a540:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	689b      	ldr	r3, [r3, #8]
 800a546:	697a      	ldr	r2, [r7, #20]
 800a548:	4313      	orrs	r3, r2
 800a54a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	4a2c      	ldr	r2, [pc, #176]	@ (800a600 <TIM_OC1_SetConfig+0x10c>)
 800a550:	4293      	cmp	r3, r2
 800a552:	d00f      	beq.n	800a574 <TIM_OC1_SetConfig+0x80>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	4a2b      	ldr	r2, [pc, #172]	@ (800a604 <TIM_OC1_SetConfig+0x110>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d00b      	beq.n	800a574 <TIM_OC1_SetConfig+0x80>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	4a2a      	ldr	r2, [pc, #168]	@ (800a608 <TIM_OC1_SetConfig+0x114>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d007      	beq.n	800a574 <TIM_OC1_SetConfig+0x80>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a29      	ldr	r2, [pc, #164]	@ (800a60c <TIM_OC1_SetConfig+0x118>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d003      	beq.n	800a574 <TIM_OC1_SetConfig+0x80>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	4a28      	ldr	r2, [pc, #160]	@ (800a610 <TIM_OC1_SetConfig+0x11c>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d10c      	bne.n	800a58e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	f023 0308 	bic.w	r3, r3, #8
 800a57a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	68db      	ldr	r3, [r3, #12]
 800a580:	697a      	ldr	r2, [r7, #20]
 800a582:	4313      	orrs	r3, r2
 800a584:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	f023 0304 	bic.w	r3, r3, #4
 800a58c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	4a1b      	ldr	r2, [pc, #108]	@ (800a600 <TIM_OC1_SetConfig+0x10c>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d00f      	beq.n	800a5b6 <TIM_OC1_SetConfig+0xc2>
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	4a1a      	ldr	r2, [pc, #104]	@ (800a604 <TIM_OC1_SetConfig+0x110>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d00b      	beq.n	800a5b6 <TIM_OC1_SetConfig+0xc2>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	4a19      	ldr	r2, [pc, #100]	@ (800a608 <TIM_OC1_SetConfig+0x114>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d007      	beq.n	800a5b6 <TIM_OC1_SetConfig+0xc2>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	4a18      	ldr	r2, [pc, #96]	@ (800a60c <TIM_OC1_SetConfig+0x118>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d003      	beq.n	800a5b6 <TIM_OC1_SetConfig+0xc2>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	4a17      	ldr	r2, [pc, #92]	@ (800a610 <TIM_OC1_SetConfig+0x11c>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d111      	bne.n	800a5da <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a5bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a5c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	695b      	ldr	r3, [r3, #20]
 800a5ca:	693a      	ldr	r2, [r7, #16]
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	699b      	ldr	r3, [r3, #24]
 800a5d4:	693a      	ldr	r2, [r7, #16]
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	693a      	ldr	r2, [r7, #16]
 800a5de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	68fa      	ldr	r2, [r7, #12]
 800a5e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	685a      	ldr	r2, [r3, #4]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	697a      	ldr	r2, [r7, #20]
 800a5f2:	621a      	str	r2, [r3, #32]
}
 800a5f4:	bf00      	nop
 800a5f6:	371c      	adds	r7, #28
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr
 800a600:	40012c00 	.word	0x40012c00
 800a604:	40013400 	.word	0x40013400
 800a608:	40014000 	.word	0x40014000
 800a60c:	40014400 	.word	0x40014400
 800a610:	40014800 	.word	0x40014800

0800a614 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a614:	b480      	push	{r7}
 800a616:	b087      	sub	sp, #28
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a1b      	ldr	r3, [r3, #32]
 800a622:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6a1b      	ldr	r3, [r3, #32]
 800a628:	f023 0210 	bic.w	r2, r3, #16
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	699b      	ldr	r3, [r3, #24]
 800a63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a642:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a64e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	021b      	lsls	r3, r3, #8
 800a656:	68fa      	ldr	r2, [r7, #12]
 800a658:	4313      	orrs	r3, r2
 800a65a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	f023 0320 	bic.w	r3, r3, #32
 800a662:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	011b      	lsls	r3, r3, #4
 800a66a:	697a      	ldr	r2, [r7, #20]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	4a28      	ldr	r2, [pc, #160]	@ (800a714 <TIM_OC2_SetConfig+0x100>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d003      	beq.n	800a680 <TIM_OC2_SetConfig+0x6c>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	4a27      	ldr	r2, [pc, #156]	@ (800a718 <TIM_OC2_SetConfig+0x104>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d10d      	bne.n	800a69c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a686:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	68db      	ldr	r3, [r3, #12]
 800a68c:	011b      	lsls	r3, r3, #4
 800a68e:	697a      	ldr	r2, [r7, #20]
 800a690:	4313      	orrs	r3, r2
 800a692:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a69a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	4a1d      	ldr	r2, [pc, #116]	@ (800a714 <TIM_OC2_SetConfig+0x100>)
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	d00f      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xb0>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	4a1c      	ldr	r2, [pc, #112]	@ (800a718 <TIM_OC2_SetConfig+0x104>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d00b      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xb0>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	4a1b      	ldr	r2, [pc, #108]	@ (800a71c <TIM_OC2_SetConfig+0x108>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d007      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xb0>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	4a1a      	ldr	r2, [pc, #104]	@ (800a720 <TIM_OC2_SetConfig+0x10c>)
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	d003      	beq.n	800a6c4 <TIM_OC2_SetConfig+0xb0>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	4a19      	ldr	r2, [pc, #100]	@ (800a724 <TIM_OC2_SetConfig+0x110>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d113      	bne.n	800a6ec <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a6ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a6d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	695b      	ldr	r3, [r3, #20]
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	693a      	ldr	r2, [r7, #16]
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	699b      	ldr	r3, [r3, #24]
 800a6e4:	009b      	lsls	r3, r3, #2
 800a6e6:	693a      	ldr	r2, [r7, #16]
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	693a      	ldr	r2, [r7, #16]
 800a6f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	685a      	ldr	r2, [r3, #4]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	697a      	ldr	r2, [r7, #20]
 800a704:	621a      	str	r2, [r3, #32]
}
 800a706:	bf00      	nop
 800a708:	371c      	adds	r7, #28
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop
 800a714:	40012c00 	.word	0x40012c00
 800a718:	40013400 	.word	0x40013400
 800a71c:	40014000 	.word	0x40014000
 800a720:	40014400 	.word	0x40014400
 800a724:	40014800 	.word	0x40014800

0800a728 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a728:	b480      	push	{r7}
 800a72a:	b087      	sub	sp, #28
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6a1b      	ldr	r3, [r3, #32]
 800a736:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6a1b      	ldr	r3, [r3, #32]
 800a73c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	69db      	ldr	r3, [r3, #28]
 800a74e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a75a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f023 0303 	bic.w	r3, r3, #3
 800a762:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	4313      	orrs	r3, r2
 800a76c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a774:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	689b      	ldr	r3, [r3, #8]
 800a77a:	021b      	lsls	r3, r3, #8
 800a77c:	697a      	ldr	r2, [r7, #20]
 800a77e:	4313      	orrs	r3, r2
 800a780:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	4a27      	ldr	r2, [pc, #156]	@ (800a824 <TIM_OC3_SetConfig+0xfc>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d003      	beq.n	800a792 <TIM_OC3_SetConfig+0x6a>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	4a26      	ldr	r2, [pc, #152]	@ (800a828 <TIM_OC3_SetConfig+0x100>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d10d      	bne.n	800a7ae <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a792:	697b      	ldr	r3, [r7, #20]
 800a794:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a798:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	021b      	lsls	r3, r3, #8
 800a7a0:	697a      	ldr	r2, [r7, #20]
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a7ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a1c      	ldr	r2, [pc, #112]	@ (800a824 <TIM_OC3_SetConfig+0xfc>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d00f      	beq.n	800a7d6 <TIM_OC3_SetConfig+0xae>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	4a1b      	ldr	r2, [pc, #108]	@ (800a828 <TIM_OC3_SetConfig+0x100>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d00b      	beq.n	800a7d6 <TIM_OC3_SetConfig+0xae>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	4a1a      	ldr	r2, [pc, #104]	@ (800a82c <TIM_OC3_SetConfig+0x104>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d007      	beq.n	800a7d6 <TIM_OC3_SetConfig+0xae>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	4a19      	ldr	r2, [pc, #100]	@ (800a830 <TIM_OC3_SetConfig+0x108>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d003      	beq.n	800a7d6 <TIM_OC3_SetConfig+0xae>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	4a18      	ldr	r2, [pc, #96]	@ (800a834 <TIM_OC3_SetConfig+0x10c>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d113      	bne.n	800a7fe <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a7e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	695b      	ldr	r3, [r3, #20]
 800a7ea:	011b      	lsls	r3, r3, #4
 800a7ec:	693a      	ldr	r2, [r7, #16]
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	699b      	ldr	r3, [r3, #24]
 800a7f6:	011b      	lsls	r3, r3, #4
 800a7f8:	693a      	ldr	r2, [r7, #16]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	693a      	ldr	r2, [r7, #16]
 800a802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	68fa      	ldr	r2, [r7, #12]
 800a808:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	685a      	ldr	r2, [r3, #4]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	697a      	ldr	r2, [r7, #20]
 800a816:	621a      	str	r2, [r3, #32]
}
 800a818:	bf00      	nop
 800a81a:	371c      	adds	r7, #28
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr
 800a824:	40012c00 	.word	0x40012c00
 800a828:	40013400 	.word	0x40013400
 800a82c:	40014000 	.word	0x40014000
 800a830:	40014400 	.word	0x40014400
 800a834:	40014800 	.word	0x40014800

0800a838 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a838:	b480      	push	{r7}
 800a83a:	b087      	sub	sp, #28
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6a1b      	ldr	r3, [r3, #32]
 800a846:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6a1b      	ldr	r3, [r3, #32]
 800a84c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	69db      	ldr	r3, [r3, #28]
 800a85e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a866:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a86a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a872:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	021b      	lsls	r3, r3, #8
 800a87a:	68fa      	ldr	r2, [r7, #12]
 800a87c:	4313      	orrs	r3, r2
 800a87e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	689b      	ldr	r3, [r3, #8]
 800a88c:	031b      	lsls	r3, r3, #12
 800a88e:	693a      	ldr	r2, [r7, #16]
 800a890:	4313      	orrs	r3, r2
 800a892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	4a18      	ldr	r2, [pc, #96]	@ (800a8f8 <TIM_OC4_SetConfig+0xc0>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d00f      	beq.n	800a8bc <TIM_OC4_SetConfig+0x84>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a17      	ldr	r2, [pc, #92]	@ (800a8fc <TIM_OC4_SetConfig+0xc4>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d00b      	beq.n	800a8bc <TIM_OC4_SetConfig+0x84>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a16      	ldr	r2, [pc, #88]	@ (800a900 <TIM_OC4_SetConfig+0xc8>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d007      	beq.n	800a8bc <TIM_OC4_SetConfig+0x84>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a15      	ldr	r2, [pc, #84]	@ (800a904 <TIM_OC4_SetConfig+0xcc>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d003      	beq.n	800a8bc <TIM_OC4_SetConfig+0x84>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a14      	ldr	r2, [pc, #80]	@ (800a908 <TIM_OC4_SetConfig+0xd0>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d109      	bne.n	800a8d0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	695b      	ldr	r3, [r3, #20]
 800a8c8:	019b      	lsls	r3, r3, #6
 800a8ca:	697a      	ldr	r2, [r7, #20]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	697a      	ldr	r2, [r7, #20]
 800a8d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	685a      	ldr	r2, [r3, #4]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	621a      	str	r2, [r3, #32]
}
 800a8ea:	bf00      	nop
 800a8ec:	371c      	adds	r7, #28
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f4:	4770      	bx	lr
 800a8f6:	bf00      	nop
 800a8f8:	40012c00 	.word	0x40012c00
 800a8fc:	40013400 	.word	0x40013400
 800a900:	40014000 	.word	0x40014000
 800a904:	40014400 	.word	0x40014400
 800a908:	40014800 	.word	0x40014800

0800a90c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b087      	sub	sp, #28
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6a1b      	ldr	r3, [r3, #32]
 800a91a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6a1b      	ldr	r3, [r3, #32]
 800a920:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a93a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a93e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68fa      	ldr	r2, [r7, #12]
 800a946:	4313      	orrs	r3, r2
 800a948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a950:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	041b      	lsls	r3, r3, #16
 800a958:	693a      	ldr	r2, [r7, #16]
 800a95a:	4313      	orrs	r3, r2
 800a95c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	4a17      	ldr	r2, [pc, #92]	@ (800a9c0 <TIM_OC5_SetConfig+0xb4>)
 800a962:	4293      	cmp	r3, r2
 800a964:	d00f      	beq.n	800a986 <TIM_OC5_SetConfig+0x7a>
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	4a16      	ldr	r2, [pc, #88]	@ (800a9c4 <TIM_OC5_SetConfig+0xb8>)
 800a96a:	4293      	cmp	r3, r2
 800a96c:	d00b      	beq.n	800a986 <TIM_OC5_SetConfig+0x7a>
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	4a15      	ldr	r2, [pc, #84]	@ (800a9c8 <TIM_OC5_SetConfig+0xbc>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d007      	beq.n	800a986 <TIM_OC5_SetConfig+0x7a>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	4a14      	ldr	r2, [pc, #80]	@ (800a9cc <TIM_OC5_SetConfig+0xc0>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d003      	beq.n	800a986 <TIM_OC5_SetConfig+0x7a>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	4a13      	ldr	r2, [pc, #76]	@ (800a9d0 <TIM_OC5_SetConfig+0xc4>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d109      	bne.n	800a99a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a98c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	695b      	ldr	r3, [r3, #20]
 800a992:	021b      	lsls	r3, r3, #8
 800a994:	697a      	ldr	r2, [r7, #20]
 800a996:	4313      	orrs	r3, r2
 800a998:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	697a      	ldr	r2, [r7, #20]
 800a99e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	68fa      	ldr	r2, [r7, #12]
 800a9a4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	685a      	ldr	r2, [r3, #4]
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	693a      	ldr	r2, [r7, #16]
 800a9b2:	621a      	str	r2, [r3, #32]
}
 800a9b4:	bf00      	nop
 800a9b6:	371c      	adds	r7, #28
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr
 800a9c0:	40012c00 	.word	0x40012c00
 800a9c4:	40013400 	.word	0x40013400
 800a9c8:	40014000 	.word	0x40014000
 800a9cc:	40014400 	.word	0x40014400
 800a9d0:	40014800 	.word	0x40014800

0800a9d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b087      	sub	sp, #28
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
 800a9dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6a1b      	ldr	r3, [r3, #32]
 800a9e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6a1b      	ldr	r3, [r3, #32]
 800a9e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	021b      	lsls	r3, r3, #8
 800aa0e:	68fa      	ldr	r2, [r7, #12]
 800aa10:	4313      	orrs	r3, r2
 800aa12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aa1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	689b      	ldr	r3, [r3, #8]
 800aa20:	051b      	lsls	r3, r3, #20
 800aa22:	693a      	ldr	r2, [r7, #16]
 800aa24:	4313      	orrs	r3, r2
 800aa26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	4a18      	ldr	r2, [pc, #96]	@ (800aa8c <TIM_OC6_SetConfig+0xb8>)
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d00f      	beq.n	800aa50 <TIM_OC6_SetConfig+0x7c>
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	4a17      	ldr	r2, [pc, #92]	@ (800aa90 <TIM_OC6_SetConfig+0xbc>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d00b      	beq.n	800aa50 <TIM_OC6_SetConfig+0x7c>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4a16      	ldr	r2, [pc, #88]	@ (800aa94 <TIM_OC6_SetConfig+0xc0>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d007      	beq.n	800aa50 <TIM_OC6_SetConfig+0x7c>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a15      	ldr	r2, [pc, #84]	@ (800aa98 <TIM_OC6_SetConfig+0xc4>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d003      	beq.n	800aa50 <TIM_OC6_SetConfig+0x7c>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	4a14      	ldr	r2, [pc, #80]	@ (800aa9c <TIM_OC6_SetConfig+0xc8>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d109      	bne.n	800aa64 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aa56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	695b      	ldr	r3, [r3, #20]
 800aa5c:	029b      	lsls	r3, r3, #10
 800aa5e:	697a      	ldr	r2, [r7, #20]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	697a      	ldr	r2, [r7, #20]
 800aa68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	68fa      	ldr	r2, [r7, #12]
 800aa6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	685a      	ldr	r2, [r3, #4]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	693a      	ldr	r2, [r7, #16]
 800aa7c:	621a      	str	r2, [r3, #32]
}
 800aa7e:	bf00      	nop
 800aa80:	371c      	adds	r7, #28
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	40012c00 	.word	0x40012c00
 800aa90:	40013400 	.word	0x40013400
 800aa94:	40014000 	.word	0x40014000
 800aa98:	40014400 	.word	0x40014400
 800aa9c:	40014800 	.word	0x40014800

0800aaa0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b087      	sub	sp, #28
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	60b9      	str	r1, [r7, #8]
 800aaaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	f003 031f 	and.w	r3, r3, #31
 800aab2:	2201      	movs	r2, #1
 800aab4:	fa02 f303 	lsl.w	r3, r2, r3
 800aab8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	6a1a      	ldr	r2, [r3, #32]
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	43db      	mvns	r3, r3
 800aac2:	401a      	ands	r2, r3
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	6a1a      	ldr	r2, [r3, #32]
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	f003 031f 	and.w	r3, r3, #31
 800aad2:	6879      	ldr	r1, [r7, #4]
 800aad4:	fa01 f303 	lsl.w	r3, r1, r3
 800aad8:	431a      	orrs	r2, r3
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	621a      	str	r2, [r3, #32]
}
 800aade:	bf00      	nop
 800aae0:	371c      	adds	r7, #28
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr
	...

0800aaec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b085      	sub	sp, #20
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aafc:	2b01      	cmp	r3, #1
 800aafe:	d101      	bne.n	800ab04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ab00:	2302      	movs	r3, #2
 800ab02:	e068      	b.n	800abd6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2202      	movs	r2, #2
 800ab10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4a2e      	ldr	r2, [pc, #184]	@ (800abe4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d004      	beq.n	800ab38 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	4a2d      	ldr	r2, [pc, #180]	@ (800abe8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d108      	bne.n	800ab4a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ab3e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	68fa      	ldr	r2, [r7, #12]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	68fa      	ldr	r2, [r7, #12]
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	4a1e      	ldr	r2, [pc, #120]	@ (800abe4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ab6a:	4293      	cmp	r3, r2
 800ab6c:	d01d      	beq.n	800abaa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab76:	d018      	beq.n	800abaa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	4a1b      	ldr	r2, [pc, #108]	@ (800abec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	d013      	beq.n	800abaa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4a1a      	ldr	r2, [pc, #104]	@ (800abf0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d00e      	beq.n	800abaa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a18      	ldr	r2, [pc, #96]	@ (800abf4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d009      	beq.n	800abaa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a13      	ldr	r2, [pc, #76]	@ (800abe8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d004      	beq.n	800abaa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	4a14      	ldr	r2, [pc, #80]	@ (800abf8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d10c      	bne.n	800abc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800abb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	689b      	ldr	r3, [r3, #8]
 800abb6:	68ba      	ldr	r2, [r7, #8]
 800abb8:	4313      	orrs	r3, r2
 800abba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	68ba      	ldr	r2, [r7, #8]
 800abc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2201      	movs	r2, #1
 800abc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2200      	movs	r2, #0
 800abd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3714      	adds	r7, #20
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr
 800abe2:	bf00      	nop
 800abe4:	40012c00 	.word	0x40012c00
 800abe8:	40013400 	.word	0x40013400
 800abec:	40000400 	.word	0x40000400
 800abf0:	40000800 	.word	0x40000800
 800abf4:	40000c00 	.word	0x40000c00
 800abf8:	40014000 	.word	0x40014000

0800abfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b082      	sub	sp, #8
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d101      	bne.n	800ac0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	e040      	b.n	800ac90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d106      	bne.n	800ac24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f7f9 fb72 	bl	8004308 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2224      	movs	r2, #36	@ 0x24
 800ac28:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f022 0201 	bic.w	r2, r2, #1
 800ac38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d002      	beq.n	800ac48 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 fb6a 	bl	800b31c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 f8af 	bl	800adac <UART_SetConfig>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	2b01      	cmp	r3, #1
 800ac52:	d101      	bne.n	800ac58 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800ac54:	2301      	movs	r3, #1
 800ac56:	e01b      	b.n	800ac90 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	685a      	ldr	r2, [r3, #4]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ac66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	689a      	ldr	r2, [r3, #8]
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ac76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f042 0201 	orr.w	r2, r2, #1
 800ac86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fbe9 	bl	800b460 <UART_CheckIdleState>
 800ac8e:	4603      	mov	r3, r0
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3708      	adds	r7, #8
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b08a      	sub	sp, #40	@ 0x28
 800ac9c:	af02      	add	r7, sp, #8
 800ac9e:	60f8      	str	r0, [r7, #12]
 800aca0:	60b9      	str	r1, [r7, #8]
 800aca2:	603b      	str	r3, [r7, #0]
 800aca4:	4613      	mov	r3, r2
 800aca6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800acac:	2b20      	cmp	r3, #32
 800acae:	d177      	bne.n	800ada0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d002      	beq.n	800acbc <HAL_UART_Transmit+0x24>
 800acb6:	88fb      	ldrh	r3, [r7, #6]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d101      	bne.n	800acc0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800acbc:	2301      	movs	r3, #1
 800acbe:	e070      	b.n	800ada2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2200      	movs	r2, #0
 800acc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2221      	movs	r2, #33	@ 0x21
 800accc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800acce:	f7fa fb21 	bl	8005314 <HAL_GetTick>
 800acd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	88fa      	ldrh	r2, [r7, #6]
 800acd8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	88fa      	ldrh	r2, [r7, #6]
 800ace0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800acec:	d108      	bne.n	800ad00 <HAL_UART_Transmit+0x68>
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	691b      	ldr	r3, [r3, #16]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d104      	bne.n	800ad00 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800acf6:	2300      	movs	r3, #0
 800acf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	61bb      	str	r3, [r7, #24]
 800acfe:	e003      	b.n	800ad08 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ad04:	2300      	movs	r3, #0
 800ad06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ad08:	e02f      	b.n	800ad6a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	9300      	str	r3, [sp, #0]
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	2200      	movs	r2, #0
 800ad12:	2180      	movs	r1, #128	@ 0x80
 800ad14:	68f8      	ldr	r0, [r7, #12]
 800ad16:	f000 fc4b 	bl	800b5b0 <UART_WaitOnFlagUntilTimeout>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d004      	beq.n	800ad2a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	2220      	movs	r2, #32
 800ad24:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800ad26:	2303      	movs	r3, #3
 800ad28:	e03b      	b.n	800ada2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800ad2a:	69fb      	ldr	r3, [r7, #28]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d10b      	bne.n	800ad48 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	881a      	ldrh	r2, [r3, #0]
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad3c:	b292      	uxth	r2, r2
 800ad3e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ad40:	69bb      	ldr	r3, [r7, #24]
 800ad42:	3302      	adds	r3, #2
 800ad44:	61bb      	str	r3, [r7, #24]
 800ad46:	e007      	b.n	800ad58 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ad48:	69fb      	ldr	r3, [r7, #28]
 800ad4a:	781a      	ldrb	r2, [r3, #0]
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ad52:	69fb      	ldr	r3, [r7, #28]
 800ad54:	3301      	adds	r3, #1
 800ad56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	3b01      	subs	r3, #1
 800ad62:	b29a      	uxth	r2, r3
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ad70:	b29b      	uxth	r3, r3
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1c9      	bne.n	800ad0a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	9300      	str	r3, [sp, #0]
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	2140      	movs	r1, #64	@ 0x40
 800ad80:	68f8      	ldr	r0, [r7, #12]
 800ad82:	f000 fc15 	bl	800b5b0 <UART_WaitOnFlagUntilTimeout>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d004      	beq.n	800ad96 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	2220      	movs	r2, #32
 800ad90:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800ad92:	2303      	movs	r3, #3
 800ad94:	e005      	b.n	800ada2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2220      	movs	r2, #32
 800ad9a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	e000      	b.n	800ada2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800ada0:	2302      	movs	r3, #2
  }
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3720      	adds	r7, #32
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}
	...

0800adac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800adac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800adb0:	b08a      	sub	sp, #40	@ 0x28
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800adb6:	2300      	movs	r3, #0
 800adb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	689a      	ldr	r2, [r3, #8]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	691b      	ldr	r3, [r3, #16]
 800adc4:	431a      	orrs	r2, r3
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	695b      	ldr	r3, [r3, #20]
 800adca:	431a      	orrs	r2, r3
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	69db      	ldr	r3, [r3, #28]
 800add0:	4313      	orrs	r3, r2
 800add2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	681a      	ldr	r2, [r3, #0]
 800adda:	4ba4      	ldr	r3, [pc, #656]	@ (800b06c <UART_SetConfig+0x2c0>)
 800addc:	4013      	ands	r3, r2
 800adde:	68fa      	ldr	r2, [r7, #12]
 800ade0:	6812      	ldr	r2, [r2, #0]
 800ade2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ade4:	430b      	orrs	r3, r1
 800ade6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	68da      	ldr	r2, [r3, #12]
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	430a      	orrs	r2, r1
 800adfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	699b      	ldr	r3, [r3, #24]
 800ae02:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a99      	ldr	r2, [pc, #612]	@ (800b070 <UART_SetConfig+0x2c4>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d004      	beq.n	800ae18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6a1b      	ldr	r3, [r3, #32]
 800ae12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae14:	4313      	orrs	r3, r2
 800ae16:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae28:	430a      	orrs	r2, r1
 800ae2a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4a90      	ldr	r2, [pc, #576]	@ (800b074 <UART_SetConfig+0x2c8>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d126      	bne.n	800ae84 <UART_SetConfig+0xd8>
 800ae36:	4b90      	ldr	r3, [pc, #576]	@ (800b078 <UART_SetConfig+0x2cc>)
 800ae38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae3c:	f003 0303 	and.w	r3, r3, #3
 800ae40:	2b03      	cmp	r3, #3
 800ae42:	d81b      	bhi.n	800ae7c <UART_SetConfig+0xd0>
 800ae44:	a201      	add	r2, pc, #4	@ (adr r2, 800ae4c <UART_SetConfig+0xa0>)
 800ae46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae4a:	bf00      	nop
 800ae4c:	0800ae5d 	.word	0x0800ae5d
 800ae50:	0800ae6d 	.word	0x0800ae6d
 800ae54:	0800ae65 	.word	0x0800ae65
 800ae58:	0800ae75 	.word	0x0800ae75
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae62:	e116      	b.n	800b092 <UART_SetConfig+0x2e6>
 800ae64:	2302      	movs	r3, #2
 800ae66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae6a:	e112      	b.n	800b092 <UART_SetConfig+0x2e6>
 800ae6c:	2304      	movs	r3, #4
 800ae6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae72:	e10e      	b.n	800b092 <UART_SetConfig+0x2e6>
 800ae74:	2308      	movs	r3, #8
 800ae76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae7a:	e10a      	b.n	800b092 <UART_SetConfig+0x2e6>
 800ae7c:	2310      	movs	r3, #16
 800ae7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae82:	e106      	b.n	800b092 <UART_SetConfig+0x2e6>
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	4a7c      	ldr	r2, [pc, #496]	@ (800b07c <UART_SetConfig+0x2d0>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d138      	bne.n	800af00 <UART_SetConfig+0x154>
 800ae8e:	4b7a      	ldr	r3, [pc, #488]	@ (800b078 <UART_SetConfig+0x2cc>)
 800ae90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae94:	f003 030c 	and.w	r3, r3, #12
 800ae98:	2b0c      	cmp	r3, #12
 800ae9a:	d82d      	bhi.n	800aef8 <UART_SetConfig+0x14c>
 800ae9c:	a201      	add	r2, pc, #4	@ (adr r2, 800aea4 <UART_SetConfig+0xf8>)
 800ae9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea2:	bf00      	nop
 800aea4:	0800aed9 	.word	0x0800aed9
 800aea8:	0800aef9 	.word	0x0800aef9
 800aeac:	0800aef9 	.word	0x0800aef9
 800aeb0:	0800aef9 	.word	0x0800aef9
 800aeb4:	0800aee9 	.word	0x0800aee9
 800aeb8:	0800aef9 	.word	0x0800aef9
 800aebc:	0800aef9 	.word	0x0800aef9
 800aec0:	0800aef9 	.word	0x0800aef9
 800aec4:	0800aee1 	.word	0x0800aee1
 800aec8:	0800aef9 	.word	0x0800aef9
 800aecc:	0800aef9 	.word	0x0800aef9
 800aed0:	0800aef9 	.word	0x0800aef9
 800aed4:	0800aef1 	.word	0x0800aef1
 800aed8:	2300      	movs	r3, #0
 800aeda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aede:	e0d8      	b.n	800b092 <UART_SetConfig+0x2e6>
 800aee0:	2302      	movs	r3, #2
 800aee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aee6:	e0d4      	b.n	800b092 <UART_SetConfig+0x2e6>
 800aee8:	2304      	movs	r3, #4
 800aeea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aeee:	e0d0      	b.n	800b092 <UART_SetConfig+0x2e6>
 800aef0:	2308      	movs	r3, #8
 800aef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aef6:	e0cc      	b.n	800b092 <UART_SetConfig+0x2e6>
 800aef8:	2310      	movs	r3, #16
 800aefa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aefe:	e0c8      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4a5e      	ldr	r2, [pc, #376]	@ (800b080 <UART_SetConfig+0x2d4>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d125      	bne.n	800af56 <UART_SetConfig+0x1aa>
 800af0a:	4b5b      	ldr	r3, [pc, #364]	@ (800b078 <UART_SetConfig+0x2cc>)
 800af0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800af14:	2b30      	cmp	r3, #48	@ 0x30
 800af16:	d016      	beq.n	800af46 <UART_SetConfig+0x19a>
 800af18:	2b30      	cmp	r3, #48	@ 0x30
 800af1a:	d818      	bhi.n	800af4e <UART_SetConfig+0x1a2>
 800af1c:	2b20      	cmp	r3, #32
 800af1e:	d00a      	beq.n	800af36 <UART_SetConfig+0x18a>
 800af20:	2b20      	cmp	r3, #32
 800af22:	d814      	bhi.n	800af4e <UART_SetConfig+0x1a2>
 800af24:	2b00      	cmp	r3, #0
 800af26:	d002      	beq.n	800af2e <UART_SetConfig+0x182>
 800af28:	2b10      	cmp	r3, #16
 800af2a:	d008      	beq.n	800af3e <UART_SetConfig+0x192>
 800af2c:	e00f      	b.n	800af4e <UART_SetConfig+0x1a2>
 800af2e:	2300      	movs	r3, #0
 800af30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af34:	e0ad      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af36:	2302      	movs	r3, #2
 800af38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af3c:	e0a9      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af3e:	2304      	movs	r3, #4
 800af40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af44:	e0a5      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af46:	2308      	movs	r3, #8
 800af48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af4c:	e0a1      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af4e:	2310      	movs	r3, #16
 800af50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af54:	e09d      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4a4a      	ldr	r2, [pc, #296]	@ (800b084 <UART_SetConfig+0x2d8>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d125      	bne.n	800afac <UART_SetConfig+0x200>
 800af60:	4b45      	ldr	r3, [pc, #276]	@ (800b078 <UART_SetConfig+0x2cc>)
 800af62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800af6a:	2bc0      	cmp	r3, #192	@ 0xc0
 800af6c:	d016      	beq.n	800af9c <UART_SetConfig+0x1f0>
 800af6e:	2bc0      	cmp	r3, #192	@ 0xc0
 800af70:	d818      	bhi.n	800afa4 <UART_SetConfig+0x1f8>
 800af72:	2b80      	cmp	r3, #128	@ 0x80
 800af74:	d00a      	beq.n	800af8c <UART_SetConfig+0x1e0>
 800af76:	2b80      	cmp	r3, #128	@ 0x80
 800af78:	d814      	bhi.n	800afa4 <UART_SetConfig+0x1f8>
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d002      	beq.n	800af84 <UART_SetConfig+0x1d8>
 800af7e:	2b40      	cmp	r3, #64	@ 0x40
 800af80:	d008      	beq.n	800af94 <UART_SetConfig+0x1e8>
 800af82:	e00f      	b.n	800afa4 <UART_SetConfig+0x1f8>
 800af84:	2300      	movs	r3, #0
 800af86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af8a:	e082      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af8c:	2302      	movs	r3, #2
 800af8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af92:	e07e      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af94:	2304      	movs	r3, #4
 800af96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af9a:	e07a      	b.n	800b092 <UART_SetConfig+0x2e6>
 800af9c:	2308      	movs	r3, #8
 800af9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800afa2:	e076      	b.n	800b092 <UART_SetConfig+0x2e6>
 800afa4:	2310      	movs	r3, #16
 800afa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800afaa:	e072      	b.n	800b092 <UART_SetConfig+0x2e6>
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	4a35      	ldr	r2, [pc, #212]	@ (800b088 <UART_SetConfig+0x2dc>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d12a      	bne.n	800b00c <UART_SetConfig+0x260>
 800afb6:	4b30      	ldr	r3, [pc, #192]	@ (800b078 <UART_SetConfig+0x2cc>)
 800afb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800afc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afc4:	d01a      	beq.n	800affc <UART_SetConfig+0x250>
 800afc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afca:	d81b      	bhi.n	800b004 <UART_SetConfig+0x258>
 800afcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afd0:	d00c      	beq.n	800afec <UART_SetConfig+0x240>
 800afd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afd6:	d815      	bhi.n	800b004 <UART_SetConfig+0x258>
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d003      	beq.n	800afe4 <UART_SetConfig+0x238>
 800afdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afe0:	d008      	beq.n	800aff4 <UART_SetConfig+0x248>
 800afe2:	e00f      	b.n	800b004 <UART_SetConfig+0x258>
 800afe4:	2300      	movs	r3, #0
 800afe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800afea:	e052      	b.n	800b092 <UART_SetConfig+0x2e6>
 800afec:	2302      	movs	r3, #2
 800afee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aff2:	e04e      	b.n	800b092 <UART_SetConfig+0x2e6>
 800aff4:	2304      	movs	r3, #4
 800aff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800affa:	e04a      	b.n	800b092 <UART_SetConfig+0x2e6>
 800affc:	2308      	movs	r3, #8
 800affe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b002:	e046      	b.n	800b092 <UART_SetConfig+0x2e6>
 800b004:	2310      	movs	r3, #16
 800b006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b00a:	e042      	b.n	800b092 <UART_SetConfig+0x2e6>
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	4a17      	ldr	r2, [pc, #92]	@ (800b070 <UART_SetConfig+0x2c4>)
 800b012:	4293      	cmp	r3, r2
 800b014:	d13a      	bne.n	800b08c <UART_SetConfig+0x2e0>
 800b016:	4b18      	ldr	r3, [pc, #96]	@ (800b078 <UART_SetConfig+0x2cc>)
 800b018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b01c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b020:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b024:	d01a      	beq.n	800b05c <UART_SetConfig+0x2b0>
 800b026:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b02a:	d81b      	bhi.n	800b064 <UART_SetConfig+0x2b8>
 800b02c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b030:	d00c      	beq.n	800b04c <UART_SetConfig+0x2a0>
 800b032:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b036:	d815      	bhi.n	800b064 <UART_SetConfig+0x2b8>
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d003      	beq.n	800b044 <UART_SetConfig+0x298>
 800b03c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b040:	d008      	beq.n	800b054 <UART_SetConfig+0x2a8>
 800b042:	e00f      	b.n	800b064 <UART_SetConfig+0x2b8>
 800b044:	2300      	movs	r3, #0
 800b046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b04a:	e022      	b.n	800b092 <UART_SetConfig+0x2e6>
 800b04c:	2302      	movs	r3, #2
 800b04e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b052:	e01e      	b.n	800b092 <UART_SetConfig+0x2e6>
 800b054:	2304      	movs	r3, #4
 800b056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b05a:	e01a      	b.n	800b092 <UART_SetConfig+0x2e6>
 800b05c:	2308      	movs	r3, #8
 800b05e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b062:	e016      	b.n	800b092 <UART_SetConfig+0x2e6>
 800b064:	2310      	movs	r3, #16
 800b066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b06a:	e012      	b.n	800b092 <UART_SetConfig+0x2e6>
 800b06c:	efff69f3 	.word	0xefff69f3
 800b070:	40008000 	.word	0x40008000
 800b074:	40013800 	.word	0x40013800
 800b078:	40021000 	.word	0x40021000
 800b07c:	40004400 	.word	0x40004400
 800b080:	40004800 	.word	0x40004800
 800b084:	40004c00 	.word	0x40004c00
 800b088:	40005000 	.word	0x40005000
 800b08c:	2310      	movs	r3, #16
 800b08e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4a9f      	ldr	r2, [pc, #636]	@ (800b314 <UART_SetConfig+0x568>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d17a      	bne.n	800b192 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b09c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b0a0:	2b08      	cmp	r3, #8
 800b0a2:	d824      	bhi.n	800b0ee <UART_SetConfig+0x342>
 800b0a4:	a201      	add	r2, pc, #4	@ (adr r2, 800b0ac <UART_SetConfig+0x300>)
 800b0a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0aa:	bf00      	nop
 800b0ac:	0800b0d1 	.word	0x0800b0d1
 800b0b0:	0800b0ef 	.word	0x0800b0ef
 800b0b4:	0800b0d9 	.word	0x0800b0d9
 800b0b8:	0800b0ef 	.word	0x0800b0ef
 800b0bc:	0800b0df 	.word	0x0800b0df
 800b0c0:	0800b0ef 	.word	0x0800b0ef
 800b0c4:	0800b0ef 	.word	0x0800b0ef
 800b0c8:	0800b0ef 	.word	0x0800b0ef
 800b0cc:	0800b0e7 	.word	0x0800b0e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0d0:	f7fd fe42 	bl	8008d58 <HAL_RCC_GetPCLK1Freq>
 800b0d4:	61f8      	str	r0, [r7, #28]
        break;
 800b0d6:	e010      	b.n	800b0fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0d8:	4b8f      	ldr	r3, [pc, #572]	@ (800b318 <UART_SetConfig+0x56c>)
 800b0da:	61fb      	str	r3, [r7, #28]
        break;
 800b0dc:	e00d      	b.n	800b0fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0de:	f7fd fda3 	bl	8008c28 <HAL_RCC_GetSysClockFreq>
 800b0e2:	61f8      	str	r0, [r7, #28]
        break;
 800b0e4:	e009      	b.n	800b0fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b0e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0ea:	61fb      	str	r3, [r7, #28]
        break;
 800b0ec:	e005      	b.n	800b0fa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b0f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b0fa:	69fb      	ldr	r3, [r7, #28]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	f000 80fb 	beq.w	800b2f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	685a      	ldr	r2, [r3, #4]
 800b106:	4613      	mov	r3, r2
 800b108:	005b      	lsls	r3, r3, #1
 800b10a:	4413      	add	r3, r2
 800b10c:	69fa      	ldr	r2, [r7, #28]
 800b10e:	429a      	cmp	r2, r3
 800b110:	d305      	bcc.n	800b11e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	685b      	ldr	r3, [r3, #4]
 800b116:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b118:	69fa      	ldr	r2, [r7, #28]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d903      	bls.n	800b126 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800b11e:	2301      	movs	r3, #1
 800b120:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b124:	e0e8      	b.n	800b2f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800b126:	69fb      	ldr	r3, [r7, #28]
 800b128:	2200      	movs	r2, #0
 800b12a:	461c      	mov	r4, r3
 800b12c:	4615      	mov	r5, r2
 800b12e:	f04f 0200 	mov.w	r2, #0
 800b132:	f04f 0300 	mov.w	r3, #0
 800b136:	022b      	lsls	r3, r5, #8
 800b138:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800b13c:	0222      	lsls	r2, r4, #8
 800b13e:	68f9      	ldr	r1, [r7, #12]
 800b140:	6849      	ldr	r1, [r1, #4]
 800b142:	0849      	lsrs	r1, r1, #1
 800b144:	2000      	movs	r0, #0
 800b146:	4688      	mov	r8, r1
 800b148:	4681      	mov	r9, r0
 800b14a:	eb12 0a08 	adds.w	sl, r2, r8
 800b14e:	eb43 0b09 	adc.w	fp, r3, r9
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	603b      	str	r3, [r7, #0]
 800b15a:	607a      	str	r2, [r7, #4]
 800b15c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b160:	4650      	mov	r0, sl
 800b162:	4659      	mov	r1, fp
 800b164:	f7f5 fd90 	bl	8000c88 <__aeabi_uldivmod>
 800b168:	4602      	mov	r2, r0
 800b16a:	460b      	mov	r3, r1
 800b16c:	4613      	mov	r3, r2
 800b16e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b176:	d308      	bcc.n	800b18a <UART_SetConfig+0x3de>
 800b178:	69bb      	ldr	r3, [r7, #24]
 800b17a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b17e:	d204      	bcs.n	800b18a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	69ba      	ldr	r2, [r7, #24]
 800b186:	60da      	str	r2, [r3, #12]
 800b188:	e0b6      	b.n	800b2f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800b18a:	2301      	movs	r3, #1
 800b18c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b190:	e0b2      	b.n	800b2f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	69db      	ldr	r3, [r3, #28]
 800b196:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b19a:	d15e      	bne.n	800b25a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800b19c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b1a0:	2b08      	cmp	r3, #8
 800b1a2:	d828      	bhi.n	800b1f6 <UART_SetConfig+0x44a>
 800b1a4:	a201      	add	r2, pc, #4	@ (adr r2, 800b1ac <UART_SetConfig+0x400>)
 800b1a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1aa:	bf00      	nop
 800b1ac:	0800b1d1 	.word	0x0800b1d1
 800b1b0:	0800b1d9 	.word	0x0800b1d9
 800b1b4:	0800b1e1 	.word	0x0800b1e1
 800b1b8:	0800b1f7 	.word	0x0800b1f7
 800b1bc:	0800b1e7 	.word	0x0800b1e7
 800b1c0:	0800b1f7 	.word	0x0800b1f7
 800b1c4:	0800b1f7 	.word	0x0800b1f7
 800b1c8:	0800b1f7 	.word	0x0800b1f7
 800b1cc:	0800b1ef 	.word	0x0800b1ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1d0:	f7fd fdc2 	bl	8008d58 <HAL_RCC_GetPCLK1Freq>
 800b1d4:	61f8      	str	r0, [r7, #28]
        break;
 800b1d6:	e014      	b.n	800b202 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b1d8:	f7fd fdd4 	bl	8008d84 <HAL_RCC_GetPCLK2Freq>
 800b1dc:	61f8      	str	r0, [r7, #28]
        break;
 800b1de:	e010      	b.n	800b202 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b1e0:	4b4d      	ldr	r3, [pc, #308]	@ (800b318 <UART_SetConfig+0x56c>)
 800b1e2:	61fb      	str	r3, [r7, #28]
        break;
 800b1e4:	e00d      	b.n	800b202 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1e6:	f7fd fd1f 	bl	8008c28 <HAL_RCC_GetSysClockFreq>
 800b1ea:	61f8      	str	r0, [r7, #28]
        break;
 800b1ec:	e009      	b.n	800b202 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1f2:	61fb      	str	r3, [r7, #28]
        break;
 800b1f4:	e005      	b.n	800b202 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b200:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b202:	69fb      	ldr	r3, [r7, #28]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d077      	beq.n	800b2f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b208:	69fb      	ldr	r3, [r7, #28]
 800b20a:	005a      	lsls	r2, r3, #1
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	685b      	ldr	r3, [r3, #4]
 800b210:	085b      	lsrs	r3, r3, #1
 800b212:	441a      	add	r2, r3
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	fbb2 f3f3 	udiv	r3, r2, r3
 800b21c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b21e:	69bb      	ldr	r3, [r7, #24]
 800b220:	2b0f      	cmp	r3, #15
 800b222:	d916      	bls.n	800b252 <UART_SetConfig+0x4a6>
 800b224:	69bb      	ldr	r3, [r7, #24]
 800b226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b22a:	d212      	bcs.n	800b252 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b22c:	69bb      	ldr	r3, [r7, #24]
 800b22e:	b29b      	uxth	r3, r3
 800b230:	f023 030f 	bic.w	r3, r3, #15
 800b234:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b236:	69bb      	ldr	r3, [r7, #24]
 800b238:	085b      	lsrs	r3, r3, #1
 800b23a:	b29b      	uxth	r3, r3
 800b23c:	f003 0307 	and.w	r3, r3, #7
 800b240:	b29a      	uxth	r2, r3
 800b242:	8afb      	ldrh	r3, [r7, #22]
 800b244:	4313      	orrs	r3, r2
 800b246:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	8afa      	ldrh	r2, [r7, #22]
 800b24e:	60da      	str	r2, [r3, #12]
 800b250:	e052      	b.n	800b2f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b252:	2301      	movs	r3, #1
 800b254:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b258:	e04e      	b.n	800b2f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b25a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b25e:	2b08      	cmp	r3, #8
 800b260:	d827      	bhi.n	800b2b2 <UART_SetConfig+0x506>
 800b262:	a201      	add	r2, pc, #4	@ (adr r2, 800b268 <UART_SetConfig+0x4bc>)
 800b264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b268:	0800b28d 	.word	0x0800b28d
 800b26c:	0800b295 	.word	0x0800b295
 800b270:	0800b29d 	.word	0x0800b29d
 800b274:	0800b2b3 	.word	0x0800b2b3
 800b278:	0800b2a3 	.word	0x0800b2a3
 800b27c:	0800b2b3 	.word	0x0800b2b3
 800b280:	0800b2b3 	.word	0x0800b2b3
 800b284:	0800b2b3 	.word	0x0800b2b3
 800b288:	0800b2ab 	.word	0x0800b2ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b28c:	f7fd fd64 	bl	8008d58 <HAL_RCC_GetPCLK1Freq>
 800b290:	61f8      	str	r0, [r7, #28]
        break;
 800b292:	e014      	b.n	800b2be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b294:	f7fd fd76 	bl	8008d84 <HAL_RCC_GetPCLK2Freq>
 800b298:	61f8      	str	r0, [r7, #28]
        break;
 800b29a:	e010      	b.n	800b2be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b29c:	4b1e      	ldr	r3, [pc, #120]	@ (800b318 <UART_SetConfig+0x56c>)
 800b29e:	61fb      	str	r3, [r7, #28]
        break;
 800b2a0:	e00d      	b.n	800b2be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b2a2:	f7fd fcc1 	bl	8008c28 <HAL_RCC_GetSysClockFreq>
 800b2a6:	61f8      	str	r0, [r7, #28]
        break;
 800b2a8:	e009      	b.n	800b2be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b2aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2ae:	61fb      	str	r3, [r7, #28]
        break;
 800b2b0:	e005      	b.n	800b2be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b2bc:	bf00      	nop
    }

    if (pclk != 0U)
 800b2be:	69fb      	ldr	r3, [r7, #28]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d019      	beq.n	800b2f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	085a      	lsrs	r2, r3, #1
 800b2ca:	69fb      	ldr	r3, [r7, #28]
 800b2cc:	441a      	add	r2, r3
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2d8:	69bb      	ldr	r3, [r7, #24]
 800b2da:	2b0f      	cmp	r3, #15
 800b2dc:	d909      	bls.n	800b2f2 <UART_SetConfig+0x546>
 800b2de:	69bb      	ldr	r3, [r7, #24]
 800b2e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2e4:	d205      	bcs.n	800b2f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b2e6:	69bb      	ldr	r3, [r7, #24]
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	60da      	str	r2, [r3, #12]
 800b2f0:	e002      	b.n	800b2f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	2200      	movs	r2, #0
 800b302:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b304:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3728      	adds	r7, #40	@ 0x28
 800b30c:	46bd      	mov	sp, r7
 800b30e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b312:	bf00      	nop
 800b314:	40008000 	.word	0x40008000
 800b318:	00f42400 	.word	0x00f42400

0800b31c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b328:	f003 0308 	and.w	r3, r3, #8
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00a      	beq.n	800b346 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	685b      	ldr	r3, [r3, #4]
 800b336:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	430a      	orrs	r2, r1
 800b344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b34a:	f003 0301 	and.w	r3, r3, #1
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d00a      	beq.n	800b368 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	685b      	ldr	r3, [r3, #4]
 800b358:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	430a      	orrs	r2, r1
 800b366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b36c:	f003 0302 	and.w	r3, r3, #2
 800b370:	2b00      	cmp	r3, #0
 800b372:	d00a      	beq.n	800b38a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	430a      	orrs	r2, r1
 800b388:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b38e:	f003 0304 	and.w	r3, r3, #4
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00a      	beq.n	800b3ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	685b      	ldr	r3, [r3, #4]
 800b39c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	430a      	orrs	r2, r1
 800b3aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3b0:	f003 0310 	and.w	r3, r3, #16
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d00a      	beq.n	800b3ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	430a      	orrs	r2, r1
 800b3cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d2:	f003 0320 	and.w	r3, r3, #32
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d00a      	beq.n	800b3f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	689b      	ldr	r3, [r3, #8]
 800b3e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	430a      	orrs	r2, r1
 800b3ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d01a      	beq.n	800b432 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	430a      	orrs	r2, r1
 800b410:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b416:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b41a:	d10a      	bne.n	800b432 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	430a      	orrs	r2, r1
 800b430:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00a      	beq.n	800b454 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	430a      	orrs	r2, r1
 800b452:	605a      	str	r2, [r3, #4]
  }
}
 800b454:	bf00      	nop
 800b456:	370c      	adds	r7, #12
 800b458:	46bd      	mov	sp, r7
 800b45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45e:	4770      	bx	lr

0800b460 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b098      	sub	sp, #96	@ 0x60
 800b464:	af02      	add	r7, sp, #8
 800b466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2200      	movs	r2, #0
 800b46c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b470:	f7f9 ff50 	bl	8005314 <HAL_GetTick>
 800b474:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	f003 0308 	and.w	r3, r3, #8
 800b480:	2b08      	cmp	r3, #8
 800b482:	d12e      	bne.n	800b4e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b484:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b488:	9300      	str	r3, [sp, #0]
 800b48a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b48c:	2200      	movs	r2, #0
 800b48e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f000 f88c 	bl	800b5b0 <UART_WaitOnFlagUntilTimeout>
 800b498:	4603      	mov	r3, r0
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d021      	beq.n	800b4e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4a6:	e853 3f00 	ldrex	r3, [r3]
 800b4aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b4ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b4b2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	461a      	mov	r2, r3
 800b4ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4be:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4c4:	e841 2300 	strex	r3, r2, [r1]
 800b4c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d1e6      	bne.n	800b49e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2220      	movs	r2, #32
 800b4d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4de:	2303      	movs	r3, #3
 800b4e0:	e062      	b.n	800b5a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f003 0304 	and.w	r3, r3, #4
 800b4ec:	2b04      	cmp	r3, #4
 800b4ee:	d149      	bne.n	800b584 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b4f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b4f4:	9300      	str	r3, [sp, #0]
 800b4f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b4fe:	6878      	ldr	r0, [r7, #4]
 800b500:	f000 f856 	bl	800b5b0 <UART_WaitOnFlagUntilTimeout>
 800b504:	4603      	mov	r3, r0
 800b506:	2b00      	cmp	r3, #0
 800b508:	d03c      	beq.n	800b584 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b512:	e853 3f00 	ldrex	r3, [r3]
 800b516:	623b      	str	r3, [r7, #32]
   return(result);
 800b518:	6a3b      	ldr	r3, [r7, #32]
 800b51a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b51e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	461a      	mov	r2, r3
 800b526:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b528:	633b      	str	r3, [r7, #48]	@ 0x30
 800b52a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b52c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b52e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b530:	e841 2300 	strex	r3, r2, [r1]
 800b534:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d1e6      	bne.n	800b50a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	3308      	adds	r3, #8
 800b542:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	e853 3f00 	ldrex	r3, [r3]
 800b54a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f023 0301 	bic.w	r3, r3, #1
 800b552:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	3308      	adds	r3, #8
 800b55a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b55c:	61fa      	str	r2, [r7, #28]
 800b55e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b560:	69b9      	ldr	r1, [r7, #24]
 800b562:	69fa      	ldr	r2, [r7, #28]
 800b564:	e841 2300 	strex	r3, r2, [r1]
 800b568:	617b      	str	r3, [r7, #20]
   return(result);
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d1e5      	bne.n	800b53c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2220      	movs	r2, #32
 800b574:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2200      	movs	r2, #0
 800b57c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b580:	2303      	movs	r3, #3
 800b582:	e011      	b.n	800b5a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2220      	movs	r2, #32
 800b588:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2220      	movs	r2, #32
 800b58e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2200      	movs	r2, #0
 800b596:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2200      	movs	r2, #0
 800b59c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b5a6:	2300      	movs	r3, #0
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3758      	adds	r7, #88	@ 0x58
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	60b9      	str	r1, [r7, #8]
 800b5ba:	603b      	str	r3, [r7, #0]
 800b5bc:	4613      	mov	r3, r2
 800b5be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5c0:	e04f      	b.n	800b662 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b5c2:	69bb      	ldr	r3, [r7, #24]
 800b5c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5c8:	d04b      	beq.n	800b662 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b5ca:	f7f9 fea3 	bl	8005314 <HAL_GetTick>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	1ad3      	subs	r3, r2, r3
 800b5d4:	69ba      	ldr	r2, [r7, #24]
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d302      	bcc.n	800b5e0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b5da:	69bb      	ldr	r3, [r7, #24]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d101      	bne.n	800b5e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b5e0:	2303      	movs	r3, #3
 800b5e2:	e04e      	b.n	800b682 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f003 0304 	and.w	r3, r3, #4
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d037      	beq.n	800b662 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	2b80      	cmp	r3, #128	@ 0x80
 800b5f6:	d034      	beq.n	800b662 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	2b40      	cmp	r3, #64	@ 0x40
 800b5fc:	d031      	beq.n	800b662 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	69db      	ldr	r3, [r3, #28]
 800b604:	f003 0308 	and.w	r3, r3, #8
 800b608:	2b08      	cmp	r3, #8
 800b60a:	d110      	bne.n	800b62e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	2208      	movs	r2, #8
 800b612:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b614:	68f8      	ldr	r0, [r7, #12]
 800b616:	f000 f838 	bl	800b68a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2208      	movs	r2, #8
 800b61e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2200      	movs	r2, #0
 800b626:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800b62a:	2301      	movs	r3, #1
 800b62c:	e029      	b.n	800b682 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	69db      	ldr	r3, [r3, #28]
 800b634:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b638:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b63c:	d111      	bne.n	800b662 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b646:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b648:	68f8      	ldr	r0, [r7, #12]
 800b64a:	f000 f81e 	bl	800b68a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	2220      	movs	r2, #32
 800b652:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	2200      	movs	r2, #0
 800b65a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b65e:	2303      	movs	r3, #3
 800b660:	e00f      	b.n	800b682 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	69da      	ldr	r2, [r3, #28]
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	4013      	ands	r3, r2
 800b66c:	68ba      	ldr	r2, [r7, #8]
 800b66e:	429a      	cmp	r2, r3
 800b670:	bf0c      	ite	eq
 800b672:	2301      	moveq	r3, #1
 800b674:	2300      	movne	r3, #0
 800b676:	b2db      	uxtb	r3, r3
 800b678:	461a      	mov	r2, r3
 800b67a:	79fb      	ldrb	r3, [r7, #7]
 800b67c:	429a      	cmp	r2, r3
 800b67e:	d0a0      	beq.n	800b5c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b680:	2300      	movs	r3, #0
}
 800b682:	4618      	mov	r0, r3
 800b684:	3710      	adds	r7, #16
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}

0800b68a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b68a:	b480      	push	{r7}
 800b68c:	b095      	sub	sp, #84	@ 0x54
 800b68e:	af00      	add	r7, sp, #0
 800b690:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b69a:	e853 3f00 	ldrex	r3, [r3]
 800b69e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b6a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b6a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b6b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b6b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b6b8:	e841 2300 	strex	r3, r2, [r1]
 800b6bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b6be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d1e6      	bne.n	800b692 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	3308      	adds	r3, #8
 800b6ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6cc:	6a3b      	ldr	r3, [r7, #32]
 800b6ce:	e853 3f00 	ldrex	r3, [r3]
 800b6d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b6d4:	69fb      	ldr	r3, [r7, #28]
 800b6d6:	f023 0301 	bic.w	r3, r3, #1
 800b6da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	3308      	adds	r3, #8
 800b6e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b6e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b6ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b6ec:	e841 2300 	strex	r3, r2, [r1]
 800b6f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d1e5      	bne.n	800b6c4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6fc:	2b01      	cmp	r3, #1
 800b6fe:	d118      	bne.n	800b732 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	e853 3f00 	ldrex	r3, [r3]
 800b70c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	f023 0310 	bic.w	r3, r3, #16
 800b714:	647b      	str	r3, [r7, #68]	@ 0x44
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	461a      	mov	r2, r3
 800b71c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b71e:	61bb      	str	r3, [r7, #24]
 800b720:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b722:	6979      	ldr	r1, [r7, #20]
 800b724:	69ba      	ldr	r2, [r7, #24]
 800b726:	e841 2300 	strex	r3, r2, [r1]
 800b72a:	613b      	str	r3, [r7, #16]
   return(result);
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d1e6      	bne.n	800b700 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2220      	movs	r2, #32
 800b736:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b746:	bf00      	nop
 800b748:	3754      	adds	r7, #84	@ 0x54
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr

0800b752 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b082      	sub	sp, #8
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d101      	bne.n	800b764 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800b760:	2301      	movs	r3, #1
 800b762:	e03c      	b.n	800b7de <HAL_USART_Init+0x8c>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d106      	bne.n	800b77e <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f7f8 fe23 	bl	80043c4 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2202      	movs	r2, #2
 800b782:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	681a      	ldr	r2, [r3, #0]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f022 0201 	bic.w	r2, r2, #1
 800b794:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f000 f9de 	bl	800bb58 <USART_SetConfig>
 800b79c:	4603      	mov	r3, r0
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	d101      	bne.n	800b7a6 <HAL_USART_Init+0x54>
  {
    return HAL_ERROR;
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	e01b      	b.n	800b7de <HAL_USART_Init+0x8c>

  /* In Synchronous SPI mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	685a      	ldr	r2, [r3, #4]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b7b4:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	689a      	ldr	r2, [r3, #8]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b7c4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f042 0201 	orr.w	r2, r2, #1
 800b7d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f000 fb14 	bl	800be04 <USART_CheckIdleState>
 800b7dc:	4603      	mov	r3, r0
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3708      	adds	r7, #8
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}

0800b7e6 <HAL_USART_Transmit>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size,
                                     uint32_t Timeout)
{
 800b7e6:	b580      	push	{r7, lr}
 800b7e8:	b08a      	sub	sp, #40	@ 0x28
 800b7ea:	af02      	add	r7, sp, #8
 800b7ec:	60f8      	str	r0, [r7, #12]
 800b7ee:	60b9      	str	r1, [r7, #8]
 800b7f0:	603b      	str	r3, [r7, #0]
 800b7f2:	4613      	mov	r3, r2
 800b7f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	2b01      	cmp	r3, #1
 800b800:	f040 8099 	bne.w	800b936 <HAL_USART_Transmit+0x150>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d002      	beq.n	800b810 <HAL_USART_Transmit+0x2a>
 800b80a:	88fb      	ldrh	r3, [r7, #6]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d101      	bne.n	800b814 <HAL_USART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	e091      	b.n	800b938 <HAL_USART_Transmit+0x152>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800b81a:	2b01      	cmp	r3, #1
 800b81c:	d101      	bne.n	800b822 <HAL_USART_Transmit+0x3c>
 800b81e:	2302      	movs	r3, #2
 800b820:	e08a      	b.n	800b938 <HAL_USART_Transmit+0x152>
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	2201      	movs	r2, #1
 800b826:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	2200      	movs	r2, #0
 800b82e:	64da      	str	r2, [r3, #76]	@ 0x4c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	2212      	movs	r2, #18
 800b834:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b838:	f7f9 fd6c 	bl	8005314 <HAL_GetTick>
 800b83c:	6178      	str	r0, [r7, #20]

    husart->TxXferSize = Size;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	88fa      	ldrh	r2, [r7, #6]
 800b842:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	88fa      	ldrh	r2, [r7, #6]
 800b848:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	689b      	ldr	r3, [r3, #8]
 800b84e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b852:	d108      	bne.n	800b866 <HAL_USART_Transmit+0x80>
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	691b      	ldr	r3, [r3, #16]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d104      	bne.n	800b866 <HAL_USART_Transmit+0x80>
    {
      ptxdata8bits  = NULL;
 800b85c:	2300      	movs	r3, #0
 800b85e:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	61bb      	str	r3, [r7, #24]
 800b864:	e003      	b.n	800b86e <HAL_USART_Transmit+0x88>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800b86a:	2300      	movs	r3, #0
 800b86c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800b86e:	e02a      	b.n	800b8c6 <HAL_USART_Transmit+0xe0>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	697b      	ldr	r3, [r7, #20]
 800b876:	2200      	movs	r2, #0
 800b878:	2180      	movs	r1, #128	@ 0x80
 800b87a:	68f8      	ldr	r0, [r7, #12]
 800b87c:	f000 f935 	bl	800baea <USART_WaitOnFlagUntilTimeout>
 800b880:	4603      	mov	r3, r0
 800b882:	2b00      	cmp	r3, #0
 800b884:	d001      	beq.n	800b88a <HAL_USART_Transmit+0xa4>
      {
        return HAL_TIMEOUT;
 800b886:	2303      	movs	r3, #3
 800b888:	e056      	b.n	800b938 <HAL_USART_Transmit+0x152>
      }
      if (ptxdata8bits == NULL)
 800b88a:	69fb      	ldr	r3, [r7, #28]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d10b      	bne.n	800b8a8 <HAL_USART_Transmit+0xc2>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800b890:	69bb      	ldr	r3, [r7, #24]
 800b892:	881a      	ldrh	r2, [r3, #0]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b89c:	b292      	uxth	r2, r2
 800b89e:	851a      	strh	r2, [r3, #40]	@ 0x28
        ptxdata16bits++;
 800b8a0:	69bb      	ldr	r3, [r7, #24]
 800b8a2:	3302      	adds	r3, #2
 800b8a4:	61bb      	str	r3, [r7, #24]
 800b8a6:	e007      	b.n	800b8b8 <HAL_USART_Transmit+0xd2>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800b8a8:	69fb      	ldr	r3, [r7, #28]
 800b8aa:	781a      	ldrb	r2, [r3, #0]
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        ptxdata8bits++;
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	3301      	adds	r3, #1
 800b8b6:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8bc:	b29b      	uxth	r3, r3
 800b8be:	3b01      	subs	r3, #1
 800b8c0:	b29a      	uxth	r2, r3
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (husart->TxXferCount > 0U)
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d1cf      	bne.n	800b870 <HAL_USART_Transmit+0x8a>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	9300      	str	r3, [sp, #0]
 800b8d4:	697b      	ldr	r3, [r7, #20]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	2140      	movs	r1, #64	@ 0x40
 800b8da:	68f8      	ldr	r0, [r7, #12]
 800b8dc:	f000 f905 	bl	800baea <USART_WaitOnFlagUntilTimeout>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d001      	beq.n	800b8ea <HAL_USART_Transmit+0x104>
    {
      return HAL_TIMEOUT;
 800b8e6:	2303      	movs	r3, #3
 800b8e8:	e026      	b.n	800b938 <HAL_USART_Transmit+0x152>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	2240      	movs	r2, #64	@ 0x40
 800b8f0:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	2208      	movs	r2, #8
 800b8f8:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	8b1b      	ldrh	r3, [r3, #24]
 800b900:	b29a      	uxth	r2, r3
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f042 0208 	orr.w	r2, r2, #8
 800b90a:	b292      	uxth	r2, r2
 800b90c:	831a      	strh	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	8b1b      	ldrh	r3, [r3, #24]
 800b914:	b29a      	uxth	r2, r3
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	f042 0210 	orr.w	r2, r2, #16
 800b91e:	b292      	uxth	r2, r2
 800b920:	831a      	strh	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	2201      	movs	r2, #1
 800b926:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2200      	movs	r2, #0
 800b92e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    return HAL_OK;
 800b932:	2300      	movs	r3, #0
 800b934:	e000      	b.n	800b938 <HAL_USART_Transmit+0x152>
  }
  else
  {
    return HAL_BUSY;
 800b936:	2302      	movs	r3, #2
  }
}
 800b938:	4618      	mov	r0, r3
 800b93a:	3720      	adds	r7, #32
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <HAL_USART_Receive>:
  * @param Size Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b08a      	sub	sp, #40	@ 0x28
 800b944:	af02      	add	r7, sp, #8
 800b946:	60f8      	str	r0, [r7, #12]
 800b948:	60b9      	str	r1, [r7, #8]
 800b94a:	603b      	str	r3, [r7, #0]
 800b94c:	4613      	mov	r3, r2
 800b94e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *prxdata8bits;
  uint16_t *prxdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800b956:	b2db      	uxtb	r3, r3
 800b958:	2b01      	cmp	r3, #1
 800b95a:	f040 80c1 	bne.w	800bae0 <HAL_USART_Receive+0x1a0>
  {
    if ((pRxData == NULL) || (Size == 0U))
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d002      	beq.n	800b96a <HAL_USART_Receive+0x2a>
 800b964:	88fb      	ldrh	r3, [r7, #6]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d101      	bne.n	800b96e <HAL_USART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800b96a:	2301      	movs	r3, #1
 800b96c:	e0b9      	b.n	800bae2 <HAL_USART_Receive+0x1a2>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800b974:	2b01      	cmp	r3, #1
 800b976:	d101      	bne.n	800b97c <HAL_USART_Receive+0x3c>
 800b978:	2302      	movs	r3, #2
 800b97a:	e0b2      	b.n	800bae2 <HAL_USART_Receive+0x1a2>
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	2201      	movs	r2, #1
 800b980:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2200      	movs	r2, #0
 800b988:	64da      	str	r2, [r3, #76]	@ 0x4c
    husart->State = HAL_USART_STATE_BUSY_RX;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	2222      	movs	r2, #34	@ 0x22
 800b98e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b992:	f7f9 fcbf 	bl	8005314 <HAL_GetTick>
 800b996:	6178      	str	r0, [r7, #20]

    husart->RxXferSize = Size;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	88fa      	ldrh	r2, [r7, #6]
 800b99c:	861a      	strh	r2, [r3, #48]	@ 0x30
    husart->RxXferCount = Size;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	88fa      	ldrh	r2, [r7, #6]
 800b9a2:	865a      	strh	r2, [r3, #50]	@ 0x32

    /* Computation of USART mask to apply to RDR register */
    USART_MASK_COMPUTATION(husart);
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9ac:	d10c      	bne.n	800b9c8 <HAL_USART_Receive+0x88>
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	691b      	ldr	r3, [r3, #16]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d104      	bne.n	800b9c0 <HAL_USART_Receive+0x80>
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b9bc:	869a      	strh	r2, [r3, #52]	@ 0x34
 800b9be:	e027      	b.n	800ba10 <HAL_USART_Receive+0xd0>
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	22ff      	movs	r2, #255	@ 0xff
 800b9c4:	869a      	strh	r2, [r3, #52]	@ 0x34
 800b9c6:	e023      	b.n	800ba10 <HAL_USART_Receive+0xd0>
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	689b      	ldr	r3, [r3, #8]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10b      	bne.n	800b9e8 <HAL_USART_Receive+0xa8>
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	691b      	ldr	r3, [r3, #16]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d103      	bne.n	800b9e0 <HAL_USART_Receive+0xa0>
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	22ff      	movs	r2, #255	@ 0xff
 800b9dc:	869a      	strh	r2, [r3, #52]	@ 0x34
 800b9de:	e017      	b.n	800ba10 <HAL_USART_Receive+0xd0>
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	227f      	movs	r2, #127	@ 0x7f
 800b9e4:	869a      	strh	r2, [r3, #52]	@ 0x34
 800b9e6:	e013      	b.n	800ba10 <HAL_USART_Receive+0xd0>
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9f0:	d10b      	bne.n	800ba0a <HAL_USART_Receive+0xca>
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	691b      	ldr	r3, [r3, #16]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d103      	bne.n	800ba02 <HAL_USART_Receive+0xc2>
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	227f      	movs	r2, #127	@ 0x7f
 800b9fe:	869a      	strh	r2, [r3, #52]	@ 0x34
 800ba00:	e006      	b.n	800ba10 <HAL_USART_Receive+0xd0>
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	223f      	movs	r2, #63	@ 0x3f
 800ba06:	869a      	strh	r2, [r3, #52]	@ 0x34
 800ba08:	e002      	b.n	800ba10 <HAL_USART_Receive+0xd0>
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	869a      	strh	r2, [r3, #52]	@ 0x34
    uhMask = husart->Mask;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800ba14:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	689b      	ldr	r3, [r3, #8]
 800ba1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba1e:	d108      	bne.n	800ba32 <HAL_USART_Receive+0xf2>
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	691b      	ldr	r3, [r3, #16]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d104      	bne.n	800ba32 <HAL_USART_Receive+0xf2>
    {
      prxdata8bits  = NULL;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	61fb      	str	r3, [r7, #28]
      prxdata16bits = (uint16_t *) pRxData;
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	61bb      	str	r3, [r7, #24]
 800ba30:	e003      	b.n	800ba3a <HAL_USART_Receive+0xfa>
    }
    else
    {
      prxdata8bits  = pRxData;
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	61fb      	str	r3, [r7, #28]
      prxdata16bits = NULL;
 800ba36:	2300      	movs	r3, #0
 800ba38:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (husart->RxXferCount > 0U)
 800ba3a:	e042      	b.n	800bac2 <HAL_USART_Receive+0x182>
      {
        /* Wait until TXE flag is set to send dummy byte in order to generate the
        * clock for the slave to send data.
        * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
        * can be written for all the cases. */
        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	9300      	str	r3, [sp, #0]
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	2200      	movs	r2, #0
 800ba44:	2180      	movs	r1, #128	@ 0x80
 800ba46:	68f8      	ldr	r0, [r7, #12]
 800ba48:	f000 f84f 	bl	800baea <USART_WaitOnFlagUntilTimeout>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d001      	beq.n	800ba56 <HAL_USART_Receive+0x116>
        {
          return HAL_TIMEOUT;
 800ba52:	2303      	movs	r3, #3
 800ba54:	e045      	b.n	800bae2 <HAL_USART_Receive+0x1a2>
        }
        husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x0FF);
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	22ff      	movs	r2, #255	@ 0xff
 800ba5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait for RXNE Flag */
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	9300      	str	r3, [sp, #0]
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	2200      	movs	r2, #0
 800ba66:	2120      	movs	r1, #32
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f000 f83e 	bl	800baea <USART_WaitOnFlagUntilTimeout>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d001      	beq.n	800ba78 <HAL_USART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800ba74:	2303      	movs	r3, #3
 800ba76:	e034      	b.n	800bae2 <HAL_USART_Receive+0x1a2>
      }

      if (prxdata8bits == NULL)
 800ba78:	69fb      	ldr	r3, [r7, #28]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d10c      	bne.n	800ba98 <HAL_USART_Receive+0x158>
      {
        *prxdata16bits = (uint16_t)(husart->Instance->RDR & uhMask);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ba84:	b29a      	uxth	r2, r3
 800ba86:	8a7b      	ldrh	r3, [r7, #18]
 800ba88:	4013      	ands	r3, r2
 800ba8a:	b29a      	uxth	r2, r3
 800ba8c:	69bb      	ldr	r3, [r7, #24]
 800ba8e:	801a      	strh	r2, [r3, #0]
        prxdata16bits++;
 800ba90:	69bb      	ldr	r3, [r7, #24]
 800ba92:	3302      	adds	r3, #2
 800ba94:	61bb      	str	r3, [r7, #24]
 800ba96:	e00d      	b.n	800bab4 <HAL_USART_Receive+0x174>
      }
      else
      {
        *prxdata8bits = (uint8_t)(husart->Instance->RDR & (uint8_t)(uhMask & 0xFFU));
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	b2da      	uxtb	r2, r3
 800baa2:	8a7b      	ldrh	r3, [r7, #18]
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	4013      	ands	r3, r2
 800baa8:	b2da      	uxtb	r2, r3
 800baaa:	69fb      	ldr	r3, [r7, #28]
 800baac:	701a      	strb	r2, [r3, #0]
        prxdata8bits++;
 800baae:	69fb      	ldr	r3, [r7, #28]
 800bab0:	3301      	adds	r3, #1
 800bab2:	61fb      	str	r3, [r7, #28]
      }

      husart->RxXferCount--;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800bab8:	b29b      	uxth	r3, r3
 800baba:	3b01      	subs	r3, #1
 800babc:	b29a      	uxth	r2, r3
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	865a      	strh	r2, [r3, #50]	@ 0x32
    while (husart->RxXferCount > 0U)
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800bac6:	b29b      	uxth	r3, r3
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d1b7      	bne.n	800ba3c <HAL_USART_Receive+0xfc>
      __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR2_SLVEN */

    /* At end of Rx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	2201      	movs	r2, #1
 800bad0:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	2200      	movs	r2, #0
 800bad8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    return HAL_OK;
 800badc:	2300      	movs	r3, #0
 800bade:	e000      	b.n	800bae2 <HAL_USART_Receive+0x1a2>
  }
  else
  {
    return HAL_BUSY;
 800bae0:	2302      	movs	r3, #2
  }
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3720      	adds	r7, #32
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}

0800baea <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800baea:	b580      	push	{r7, lr}
 800baec:	b084      	sub	sp, #16
 800baee:	af00      	add	r7, sp, #0
 800baf0:	60f8      	str	r0, [r7, #12]
 800baf2:	60b9      	str	r1, [r7, #8]
 800baf4:	603b      	str	r3, [r7, #0]
 800baf6:	4613      	mov	r3, r2
 800baf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800bafa:	e018      	b.n	800bb2e <USART_WaitOnFlagUntilTimeout+0x44>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bafc:	69bb      	ldr	r3, [r7, #24]
 800bafe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb02:	d014      	beq.n	800bb2e <USART_WaitOnFlagUntilTimeout+0x44>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb04:	f7f9 fc06 	bl	8005314 <HAL_GetTick>
 800bb08:	4602      	mov	r2, r0
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	1ad3      	subs	r3, r2, r3
 800bb0e:	69ba      	ldr	r2, [r7, #24]
 800bb10:	429a      	cmp	r2, r3
 800bb12:	d302      	bcc.n	800bb1a <USART_WaitOnFlagUntilTimeout+0x30>
 800bb14:	69bb      	ldr	r3, [r7, #24]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d109      	bne.n	800bb2e <USART_WaitOnFlagUntilTimeout+0x44>
      {
        husart->State = HAL_USART_STATE_READY;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	2200      	movs	r2, #0
 800bb26:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        return HAL_TIMEOUT;
 800bb2a:	2303      	movs	r3, #3
 800bb2c:	e00f      	b.n	800bb4e <USART_WaitOnFlagUntilTimeout+0x64>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	69da      	ldr	r2, [r3, #28]
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	4013      	ands	r3, r2
 800bb38:	68ba      	ldr	r2, [r7, #8]
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	bf0c      	ite	eq
 800bb3e:	2301      	moveq	r3, #1
 800bb40:	2300      	movne	r3, #0
 800bb42:	b2db      	uxtb	r3, r3
 800bb44:	461a      	mov	r2, r3
 800bb46:	79fb      	ldrb	r3, [r7, #7]
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d0d7      	beq.n	800bafc <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bb4c:	2300      	movs	r3, #0
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3710      	adds	r7, #16
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
	...

0800bb58 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b088      	sub	sp, #32
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800bb60:	2300      	movs	r3, #0
 800bb62:	77bb      	strb	r3, [r7, #30]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800bb64:	2300      	movs	r3, #0
 800bb66:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	689a      	ldr	r2, [r3, #8]
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	691b      	ldr	r3, [r3, #16]
 800bb70:	431a      	orrs	r2, r3
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	695b      	ldr	r3, [r3, #20]
 800bb76:	4313      	orrs	r3, r2
 800bb78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	681a      	ldr	r2, [r3, #0]
 800bb84:	4b9a      	ldr	r3, [pc, #616]	@ (800bdf0 <USART_SetConfig+0x298>)
 800bb86:	4013      	ands	r3, r2
 800bb88:	687a      	ldr	r2, [r7, #4]
 800bb8a:	6812      	ldr	r2, [r2, #0]
 800bb8c:	6979      	ldr	r1, [r7, #20]
 800bb8e:	430b      	orrs	r3, r1
 800bb90:	6013      	str	r3, [r2, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in USART Synchronous SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800bb92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800bb96:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6a1b      	ldr	r3, [r3, #32]
 800bb9c:	697a      	ldr	r2, [r7, #20]
 800bb9e:	4313      	orrs	r3, r2
 800bba0:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	699a      	ldr	r2, [r3, #24]
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	69db      	ldr	r3, [r3, #28]
 800bbaa:	4313      	orrs	r3, r2
 800bbac:	697a      	ldr	r2, [r7, #20]
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	68db      	ldr	r3, [r3, #12]
 800bbb6:	697a      	ldr	r2, [r7, #20]
 800bbb8:	4313      	orrs	r3, r2
 800bbba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	685b      	ldr	r3, [r3, #4]
 800bbc2:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	697a      	ldr	r2, [r7, #20]
 800bbcc:	430a      	orrs	r2, r1
 800bbce:	605a      	str	r2, [r3, #4]
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	4a87      	ldr	r2, [pc, #540]	@ (800bdf4 <USART_SetConfig+0x29c>)
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	d121      	bne.n	800bc1e <USART_SetConfig+0xc6>
 800bbda:	4b87      	ldr	r3, [pc, #540]	@ (800bdf8 <USART_SetConfig+0x2a0>)
 800bbdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbe0:	f003 0303 	and.w	r3, r3, #3
 800bbe4:	2b03      	cmp	r3, #3
 800bbe6:	d817      	bhi.n	800bc18 <USART_SetConfig+0xc0>
 800bbe8:	a201      	add	r2, pc, #4	@ (adr r2, 800bbf0 <USART_SetConfig+0x98>)
 800bbea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbee:	bf00      	nop
 800bbf0:	0800bc01 	.word	0x0800bc01
 800bbf4:	0800bc0d 	.word	0x0800bc0d
 800bbf8:	0800bc07 	.word	0x0800bc07
 800bbfc:	0800bc13 	.word	0x0800bc13
 800bc00:	2301      	movs	r3, #1
 800bc02:	77fb      	strb	r3, [r7, #31]
 800bc04:	e06b      	b.n	800bcde <USART_SetConfig+0x186>
 800bc06:	2302      	movs	r3, #2
 800bc08:	77fb      	strb	r3, [r7, #31]
 800bc0a:	e068      	b.n	800bcde <USART_SetConfig+0x186>
 800bc0c:	2304      	movs	r3, #4
 800bc0e:	77fb      	strb	r3, [r7, #31]
 800bc10:	e065      	b.n	800bcde <USART_SetConfig+0x186>
 800bc12:	2308      	movs	r3, #8
 800bc14:	77fb      	strb	r3, [r7, #31]
 800bc16:	e062      	b.n	800bcde <USART_SetConfig+0x186>
 800bc18:	2310      	movs	r3, #16
 800bc1a:	77fb      	strb	r3, [r7, #31]
 800bc1c:	e05f      	b.n	800bcde <USART_SetConfig+0x186>
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	4a76      	ldr	r2, [pc, #472]	@ (800bdfc <USART_SetConfig+0x2a4>)
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d132      	bne.n	800bc8e <USART_SetConfig+0x136>
 800bc28:	4b73      	ldr	r3, [pc, #460]	@ (800bdf8 <USART_SetConfig+0x2a0>)
 800bc2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc2e:	f003 030c 	and.w	r3, r3, #12
 800bc32:	2b0c      	cmp	r3, #12
 800bc34:	d828      	bhi.n	800bc88 <USART_SetConfig+0x130>
 800bc36:	a201      	add	r2, pc, #4	@ (adr r2, 800bc3c <USART_SetConfig+0xe4>)
 800bc38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc3c:	0800bc71 	.word	0x0800bc71
 800bc40:	0800bc89 	.word	0x0800bc89
 800bc44:	0800bc89 	.word	0x0800bc89
 800bc48:	0800bc89 	.word	0x0800bc89
 800bc4c:	0800bc7d 	.word	0x0800bc7d
 800bc50:	0800bc89 	.word	0x0800bc89
 800bc54:	0800bc89 	.word	0x0800bc89
 800bc58:	0800bc89 	.word	0x0800bc89
 800bc5c:	0800bc77 	.word	0x0800bc77
 800bc60:	0800bc89 	.word	0x0800bc89
 800bc64:	0800bc89 	.word	0x0800bc89
 800bc68:	0800bc89 	.word	0x0800bc89
 800bc6c:	0800bc83 	.word	0x0800bc83
 800bc70:	2300      	movs	r3, #0
 800bc72:	77fb      	strb	r3, [r7, #31]
 800bc74:	e033      	b.n	800bcde <USART_SetConfig+0x186>
 800bc76:	2302      	movs	r3, #2
 800bc78:	77fb      	strb	r3, [r7, #31]
 800bc7a:	e030      	b.n	800bcde <USART_SetConfig+0x186>
 800bc7c:	2304      	movs	r3, #4
 800bc7e:	77fb      	strb	r3, [r7, #31]
 800bc80:	e02d      	b.n	800bcde <USART_SetConfig+0x186>
 800bc82:	2308      	movs	r3, #8
 800bc84:	77fb      	strb	r3, [r7, #31]
 800bc86:	e02a      	b.n	800bcde <USART_SetConfig+0x186>
 800bc88:	2310      	movs	r3, #16
 800bc8a:	77fb      	strb	r3, [r7, #31]
 800bc8c:	e027      	b.n	800bcde <USART_SetConfig+0x186>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	4a5b      	ldr	r2, [pc, #364]	@ (800be00 <USART_SetConfig+0x2a8>)
 800bc94:	4293      	cmp	r3, r2
 800bc96:	d120      	bne.n	800bcda <USART_SetConfig+0x182>
 800bc98:	4b57      	ldr	r3, [pc, #348]	@ (800bdf8 <USART_SetConfig+0x2a0>)
 800bc9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc9e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bca2:	2b30      	cmp	r3, #48	@ 0x30
 800bca4:	d013      	beq.n	800bcce <USART_SetConfig+0x176>
 800bca6:	2b30      	cmp	r3, #48	@ 0x30
 800bca8:	d814      	bhi.n	800bcd4 <USART_SetConfig+0x17c>
 800bcaa:	2b20      	cmp	r3, #32
 800bcac:	d009      	beq.n	800bcc2 <USART_SetConfig+0x16a>
 800bcae:	2b20      	cmp	r3, #32
 800bcb0:	d810      	bhi.n	800bcd4 <USART_SetConfig+0x17c>
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d002      	beq.n	800bcbc <USART_SetConfig+0x164>
 800bcb6:	2b10      	cmp	r3, #16
 800bcb8:	d006      	beq.n	800bcc8 <USART_SetConfig+0x170>
 800bcba:	e00b      	b.n	800bcd4 <USART_SetConfig+0x17c>
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	77fb      	strb	r3, [r7, #31]
 800bcc0:	e00d      	b.n	800bcde <USART_SetConfig+0x186>
 800bcc2:	2302      	movs	r3, #2
 800bcc4:	77fb      	strb	r3, [r7, #31]
 800bcc6:	e00a      	b.n	800bcde <USART_SetConfig+0x186>
 800bcc8:	2304      	movs	r3, #4
 800bcca:	77fb      	strb	r3, [r7, #31]
 800bccc:	e007      	b.n	800bcde <USART_SetConfig+0x186>
 800bcce:	2308      	movs	r3, #8
 800bcd0:	77fb      	strb	r3, [r7, #31]
 800bcd2:	e004      	b.n	800bcde <USART_SetConfig+0x186>
 800bcd4:	2310      	movs	r3, #16
 800bcd6:	77fb      	strb	r3, [r7, #31]
 800bcd8:	e001      	b.n	800bcde <USART_SetConfig+0x186>
 800bcda:	2310      	movs	r3, #16
 800bcdc:	77fb      	strb	r3, [r7, #31]

  switch (clocksource)
 800bcde:	7ffb      	ldrb	r3, [r7, #31]
 800bce0:	2b08      	cmp	r3, #8
 800bce2:	d85a      	bhi.n	800bd9a <USART_SetConfig+0x242>
 800bce4:	a201      	add	r2, pc, #4	@ (adr r2, 800bcec <USART_SetConfig+0x194>)
 800bce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcea:	bf00      	nop
 800bcec:	0800bd11 	.word	0x0800bd11
 800bcf0:	0800bd2f 	.word	0x0800bd2f
 800bcf4:	0800bd4d 	.word	0x0800bd4d
 800bcf8:	0800bd9b 	.word	0x0800bd9b
 800bcfc:	0800bd67 	.word	0x0800bd67
 800bd00:	0800bd9b 	.word	0x0800bd9b
 800bd04:	0800bd9b 	.word	0x0800bd9b
 800bd08:	0800bd9b 	.word	0x0800bd9b
 800bd0c:	0800bd85 	.word	0x0800bd85
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800bd10:	f7fd f822 	bl	8008d58 <HAL_RCC_GetPCLK1Freq>
 800bd14:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 800bd16:	693b      	ldr	r3, [r7, #16]
 800bd18:	005a      	lsls	r2, r3, #1
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	685b      	ldr	r3, [r3, #4]
 800bd1e:	085b      	lsrs	r3, r3, #1
 800bd20:	441a      	add	r2, r3
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	685b      	ldr	r3, [r3, #4]
 800bd26:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd2a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 800bd2c:	e038      	b.n	800bda0 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 800bd2e:	f7fd f829 	bl	8008d84 <HAL_RCC_GetPCLK2Freq>
 800bd32:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	005a      	lsls	r2, r3, #1
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	685b      	ldr	r3, [r3, #4]
 800bd3c:	085b      	lsrs	r3, r3, #1
 800bd3e:	441a      	add	r2, r3
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd48:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 800bd4a:	e029      	b.n	800bda0 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	685b      	ldr	r3, [r3, #4]
 800bd50:	085b      	lsrs	r3, r3, #1
 800bd52:	f103 73f4 	add.w	r3, r3, #31981568	@ 0x1e80000
 800bd56:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 800bd5a:	687a      	ldr	r2, [r7, #4]
 800bd5c:	6852      	ldr	r2, [r2, #4]
 800bd5e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd62:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 800bd64:	e01c      	b.n	800bda0 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800bd66:	f7fc ff5f 	bl	8008c28 <HAL_RCC_GetSysClockFreq>
 800bd6a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate));
 800bd6c:	693b      	ldr	r3, [r7, #16]
 800bd6e:	005a      	lsls	r2, r3, #1
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	685b      	ldr	r3, [r3, #4]
 800bd74:	085b      	lsrs	r3, r3, #1
 800bd76:	441a      	add	r2, r3
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd80:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 800bd82:	e00d      	b.n	800bda0 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate));
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	085b      	lsrs	r3, r3, #1
 800bd8a:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	685b      	ldr	r3, [r3, #4]
 800bd92:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd96:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      break;
 800bd98:	e002      	b.n	800bda0 <USART_SetConfig+0x248>
    default:
      ret = HAL_ERROR;
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	77bb      	strb	r3, [r7, #30]
      break;
 800bd9e:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800bda0:	69bb      	ldr	r3, [r7, #24]
 800bda2:	2b0f      	cmp	r3, #15
 800bda4:	d916      	bls.n	800bdd4 <USART_SetConfig+0x27c>
 800bda6:	69bb      	ldr	r3, [r7, #24]
 800bda8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdac:	d212      	bcs.n	800bdd4 <USART_SetConfig+0x27c>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bdae:	69bb      	ldr	r3, [r7, #24]
 800bdb0:	b29b      	uxth	r3, r3
 800bdb2:	f023 030f 	bic.w	r3, r3, #15
 800bdb6:	81fb      	strh	r3, [r7, #14]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bdb8:	69bb      	ldr	r3, [r7, #24]
 800bdba:	085b      	lsrs	r3, r3, #1
 800bdbc:	b29b      	uxth	r3, r3
 800bdbe:	f003 0307 	and.w	r3, r3, #7
 800bdc2:	b29a      	uxth	r2, r3
 800bdc4:	89fb      	ldrh	r3, [r7, #14]
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	81fb      	strh	r3, [r7, #14]
    husart->Instance->BRR = brrtemp;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	89fa      	ldrh	r2, [r7, #14]
 800bdd0:	60da      	str	r2, [r3, #12]
 800bdd2:	e001      	b.n	800bdd8 <USART_SetConfig+0x280>
  }
  else
  {
    ret = HAL_ERROR;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	77bb      	strb	r3, [r7, #30]
  husart->NbTxDataToProcess = 1U;
  husart->NbRxDataToProcess = 1U;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2200      	movs	r2, #0
 800bddc:	639a      	str	r2, [r3, #56]	@ 0x38
  husart->TxISR   = NULL;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2200      	movs	r2, #0
 800bde2:	63da      	str	r2, [r3, #60]	@ 0x3c

  return ret;
 800bde4:	7fbb      	ldrb	r3, [r7, #30]
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	3720      	adds	r7, #32
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	efff69f3 	.word	0xefff69f3
 800bdf4:	40013800 	.word	0x40013800
 800bdf8:	40021000 	.word	0x40021000
 800bdfc:	40004400 	.word	0x40004400
 800be00:	40004800 	.word	0x40004800

0800be04 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b086      	sub	sp, #24
 800be08:	af02      	add	r7, sp, #8
 800be0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800be12:	f7f9 fa7f 	bl	8005314 <HAL_GetTick>
 800be16:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f003 0308 	and.w	r3, r3, #8
 800be22:	2b08      	cmp	r3, #8
 800be24:	d10e      	bne.n	800be44 <USART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800be26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800be2a:	9300      	str	r3, [sp, #0]
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	2200      	movs	r2, #0
 800be30:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f7ff fe58 	bl	800baea <USART_WaitOnFlagUntilTimeout>
 800be3a:	4603      	mov	r3, r0
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d001      	beq.n	800be44 <USART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be40:	2303      	movs	r3, #3
 800be42:	e01e      	b.n	800be82 <USART_CheckIdleState+0x7e>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f003 0304 	and.w	r3, r3, #4
 800be4e:	2b04      	cmp	r3, #4
 800be50:	d10e      	bne.n	800be70 <USART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800be52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800be56:	9300      	str	r3, [sp, #0]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2200      	movs	r2, #0
 800be5c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f7ff fe42 	bl	800baea <USART_WaitOnFlagUntilTimeout>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d001      	beq.n	800be70 <USART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be6c:	2303      	movs	r3, #3
 800be6e:	e008      	b.n	800be82 <USART_CheckIdleState+0x7e>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2201      	movs	r2, #1
 800be74:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2200      	movs	r2, #0
 800be7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  return HAL_OK;
 800be80:	2300      	movs	r3, #0
}
 800be82:	4618      	mov	r0, r3
 800be84:	3710      	adds	r7, #16
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}

0800be8a <__cvt>:
 800be8a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be8e:	ec57 6b10 	vmov	r6, r7, d0
 800be92:	2f00      	cmp	r7, #0
 800be94:	460c      	mov	r4, r1
 800be96:	4619      	mov	r1, r3
 800be98:	463b      	mov	r3, r7
 800be9a:	bfbb      	ittet	lt
 800be9c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bea0:	461f      	movlt	r7, r3
 800bea2:	2300      	movge	r3, #0
 800bea4:	232d      	movlt	r3, #45	@ 0x2d
 800bea6:	700b      	strb	r3, [r1, #0]
 800bea8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800beaa:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800beae:	4691      	mov	r9, r2
 800beb0:	f023 0820 	bic.w	r8, r3, #32
 800beb4:	bfbc      	itt	lt
 800beb6:	4632      	movlt	r2, r6
 800beb8:	4616      	movlt	r6, r2
 800beba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bebe:	d005      	beq.n	800becc <__cvt+0x42>
 800bec0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bec4:	d100      	bne.n	800bec8 <__cvt+0x3e>
 800bec6:	3401      	adds	r4, #1
 800bec8:	2102      	movs	r1, #2
 800beca:	e000      	b.n	800bece <__cvt+0x44>
 800becc:	2103      	movs	r1, #3
 800bece:	ab03      	add	r3, sp, #12
 800bed0:	9301      	str	r3, [sp, #4]
 800bed2:	ab02      	add	r3, sp, #8
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	ec47 6b10 	vmov	d0, r6, r7
 800beda:	4653      	mov	r3, sl
 800bedc:	4622      	mov	r2, r4
 800bede:	f001 f913 	bl	800d108 <_dtoa_r>
 800bee2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bee6:	4605      	mov	r5, r0
 800bee8:	d119      	bne.n	800bf1e <__cvt+0x94>
 800beea:	f019 0f01 	tst.w	r9, #1
 800beee:	d00e      	beq.n	800bf0e <__cvt+0x84>
 800bef0:	eb00 0904 	add.w	r9, r0, r4
 800bef4:	2200      	movs	r2, #0
 800bef6:	2300      	movs	r3, #0
 800bef8:	4630      	mov	r0, r6
 800befa:	4639      	mov	r1, r7
 800befc:	f7f4 fde4 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf00:	b108      	cbz	r0, 800bf06 <__cvt+0x7c>
 800bf02:	f8cd 900c 	str.w	r9, [sp, #12]
 800bf06:	2230      	movs	r2, #48	@ 0x30
 800bf08:	9b03      	ldr	r3, [sp, #12]
 800bf0a:	454b      	cmp	r3, r9
 800bf0c:	d31e      	bcc.n	800bf4c <__cvt+0xc2>
 800bf0e:	9b03      	ldr	r3, [sp, #12]
 800bf10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf12:	1b5b      	subs	r3, r3, r5
 800bf14:	4628      	mov	r0, r5
 800bf16:	6013      	str	r3, [r2, #0]
 800bf18:	b004      	add	sp, #16
 800bf1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf1e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bf22:	eb00 0904 	add.w	r9, r0, r4
 800bf26:	d1e5      	bne.n	800bef4 <__cvt+0x6a>
 800bf28:	7803      	ldrb	r3, [r0, #0]
 800bf2a:	2b30      	cmp	r3, #48	@ 0x30
 800bf2c:	d10a      	bne.n	800bf44 <__cvt+0xba>
 800bf2e:	2200      	movs	r2, #0
 800bf30:	2300      	movs	r3, #0
 800bf32:	4630      	mov	r0, r6
 800bf34:	4639      	mov	r1, r7
 800bf36:	f7f4 fdc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf3a:	b918      	cbnz	r0, 800bf44 <__cvt+0xba>
 800bf3c:	f1c4 0401 	rsb	r4, r4, #1
 800bf40:	f8ca 4000 	str.w	r4, [sl]
 800bf44:	f8da 3000 	ldr.w	r3, [sl]
 800bf48:	4499      	add	r9, r3
 800bf4a:	e7d3      	b.n	800bef4 <__cvt+0x6a>
 800bf4c:	1c59      	adds	r1, r3, #1
 800bf4e:	9103      	str	r1, [sp, #12]
 800bf50:	701a      	strb	r2, [r3, #0]
 800bf52:	e7d9      	b.n	800bf08 <__cvt+0x7e>

0800bf54 <__exponent>:
 800bf54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf56:	2900      	cmp	r1, #0
 800bf58:	bfba      	itte	lt
 800bf5a:	4249      	neglt	r1, r1
 800bf5c:	232d      	movlt	r3, #45	@ 0x2d
 800bf5e:	232b      	movge	r3, #43	@ 0x2b
 800bf60:	2909      	cmp	r1, #9
 800bf62:	7002      	strb	r2, [r0, #0]
 800bf64:	7043      	strb	r3, [r0, #1]
 800bf66:	dd29      	ble.n	800bfbc <__exponent+0x68>
 800bf68:	f10d 0307 	add.w	r3, sp, #7
 800bf6c:	461d      	mov	r5, r3
 800bf6e:	270a      	movs	r7, #10
 800bf70:	461a      	mov	r2, r3
 800bf72:	fbb1 f6f7 	udiv	r6, r1, r7
 800bf76:	fb07 1416 	mls	r4, r7, r6, r1
 800bf7a:	3430      	adds	r4, #48	@ 0x30
 800bf7c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bf80:	460c      	mov	r4, r1
 800bf82:	2c63      	cmp	r4, #99	@ 0x63
 800bf84:	f103 33ff 	add.w	r3, r3, #4294967295
 800bf88:	4631      	mov	r1, r6
 800bf8a:	dcf1      	bgt.n	800bf70 <__exponent+0x1c>
 800bf8c:	3130      	adds	r1, #48	@ 0x30
 800bf8e:	1e94      	subs	r4, r2, #2
 800bf90:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bf94:	1c41      	adds	r1, r0, #1
 800bf96:	4623      	mov	r3, r4
 800bf98:	42ab      	cmp	r3, r5
 800bf9a:	d30a      	bcc.n	800bfb2 <__exponent+0x5e>
 800bf9c:	f10d 0309 	add.w	r3, sp, #9
 800bfa0:	1a9b      	subs	r3, r3, r2
 800bfa2:	42ac      	cmp	r4, r5
 800bfa4:	bf88      	it	hi
 800bfa6:	2300      	movhi	r3, #0
 800bfa8:	3302      	adds	r3, #2
 800bfaa:	4403      	add	r3, r0
 800bfac:	1a18      	subs	r0, r3, r0
 800bfae:	b003      	add	sp, #12
 800bfb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfb2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bfb6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bfba:	e7ed      	b.n	800bf98 <__exponent+0x44>
 800bfbc:	2330      	movs	r3, #48	@ 0x30
 800bfbe:	3130      	adds	r1, #48	@ 0x30
 800bfc0:	7083      	strb	r3, [r0, #2]
 800bfc2:	70c1      	strb	r1, [r0, #3]
 800bfc4:	1d03      	adds	r3, r0, #4
 800bfc6:	e7f1      	b.n	800bfac <__exponent+0x58>

0800bfc8 <_printf_float>:
 800bfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfcc:	b08d      	sub	sp, #52	@ 0x34
 800bfce:	460c      	mov	r4, r1
 800bfd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bfd4:	4616      	mov	r6, r2
 800bfd6:	461f      	mov	r7, r3
 800bfd8:	4605      	mov	r5, r0
 800bfda:	f000 ff81 	bl	800cee0 <_localeconv_r>
 800bfde:	6803      	ldr	r3, [r0, #0]
 800bfe0:	9304      	str	r3, [sp, #16]
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f7f4 f944 	bl	8000270 <strlen>
 800bfe8:	2300      	movs	r3, #0
 800bfea:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfec:	f8d8 3000 	ldr.w	r3, [r8]
 800bff0:	9005      	str	r0, [sp, #20]
 800bff2:	3307      	adds	r3, #7
 800bff4:	f023 0307 	bic.w	r3, r3, #7
 800bff8:	f103 0208 	add.w	r2, r3, #8
 800bffc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c000:	f8d4 b000 	ldr.w	fp, [r4]
 800c004:	f8c8 2000 	str.w	r2, [r8]
 800c008:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c00c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c010:	9307      	str	r3, [sp, #28]
 800c012:	f8cd 8018 	str.w	r8, [sp, #24]
 800c016:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c01a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c01e:	4b9c      	ldr	r3, [pc, #624]	@ (800c290 <_printf_float+0x2c8>)
 800c020:	f04f 32ff 	mov.w	r2, #4294967295
 800c024:	f7f4 fd82 	bl	8000b2c <__aeabi_dcmpun>
 800c028:	bb70      	cbnz	r0, 800c088 <_printf_float+0xc0>
 800c02a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c02e:	4b98      	ldr	r3, [pc, #608]	@ (800c290 <_printf_float+0x2c8>)
 800c030:	f04f 32ff 	mov.w	r2, #4294967295
 800c034:	f7f4 fd5c 	bl	8000af0 <__aeabi_dcmple>
 800c038:	bb30      	cbnz	r0, 800c088 <_printf_float+0xc0>
 800c03a:	2200      	movs	r2, #0
 800c03c:	2300      	movs	r3, #0
 800c03e:	4640      	mov	r0, r8
 800c040:	4649      	mov	r1, r9
 800c042:	f7f4 fd4b 	bl	8000adc <__aeabi_dcmplt>
 800c046:	b110      	cbz	r0, 800c04e <_printf_float+0x86>
 800c048:	232d      	movs	r3, #45	@ 0x2d
 800c04a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c04e:	4a91      	ldr	r2, [pc, #580]	@ (800c294 <_printf_float+0x2cc>)
 800c050:	4b91      	ldr	r3, [pc, #580]	@ (800c298 <_printf_float+0x2d0>)
 800c052:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c056:	bf8c      	ite	hi
 800c058:	4690      	movhi	r8, r2
 800c05a:	4698      	movls	r8, r3
 800c05c:	2303      	movs	r3, #3
 800c05e:	6123      	str	r3, [r4, #16]
 800c060:	f02b 0304 	bic.w	r3, fp, #4
 800c064:	6023      	str	r3, [r4, #0]
 800c066:	f04f 0900 	mov.w	r9, #0
 800c06a:	9700      	str	r7, [sp, #0]
 800c06c:	4633      	mov	r3, r6
 800c06e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c070:	4621      	mov	r1, r4
 800c072:	4628      	mov	r0, r5
 800c074:	f000 f9d2 	bl	800c41c <_printf_common>
 800c078:	3001      	adds	r0, #1
 800c07a:	f040 808d 	bne.w	800c198 <_printf_float+0x1d0>
 800c07e:	f04f 30ff 	mov.w	r0, #4294967295
 800c082:	b00d      	add	sp, #52	@ 0x34
 800c084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c088:	4642      	mov	r2, r8
 800c08a:	464b      	mov	r3, r9
 800c08c:	4640      	mov	r0, r8
 800c08e:	4649      	mov	r1, r9
 800c090:	f7f4 fd4c 	bl	8000b2c <__aeabi_dcmpun>
 800c094:	b140      	cbz	r0, 800c0a8 <_printf_float+0xe0>
 800c096:	464b      	mov	r3, r9
 800c098:	2b00      	cmp	r3, #0
 800c09a:	bfbc      	itt	lt
 800c09c:	232d      	movlt	r3, #45	@ 0x2d
 800c09e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c0a2:	4a7e      	ldr	r2, [pc, #504]	@ (800c29c <_printf_float+0x2d4>)
 800c0a4:	4b7e      	ldr	r3, [pc, #504]	@ (800c2a0 <_printf_float+0x2d8>)
 800c0a6:	e7d4      	b.n	800c052 <_printf_float+0x8a>
 800c0a8:	6863      	ldr	r3, [r4, #4]
 800c0aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c0ae:	9206      	str	r2, [sp, #24]
 800c0b0:	1c5a      	adds	r2, r3, #1
 800c0b2:	d13b      	bne.n	800c12c <_printf_float+0x164>
 800c0b4:	2306      	movs	r3, #6
 800c0b6:	6063      	str	r3, [r4, #4]
 800c0b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c0bc:	2300      	movs	r3, #0
 800c0be:	6022      	str	r2, [r4, #0]
 800c0c0:	9303      	str	r3, [sp, #12]
 800c0c2:	ab0a      	add	r3, sp, #40	@ 0x28
 800c0c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c0c8:	ab09      	add	r3, sp, #36	@ 0x24
 800c0ca:	9300      	str	r3, [sp, #0]
 800c0cc:	6861      	ldr	r1, [r4, #4]
 800c0ce:	ec49 8b10 	vmov	d0, r8, r9
 800c0d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c0d6:	4628      	mov	r0, r5
 800c0d8:	f7ff fed7 	bl	800be8a <__cvt>
 800c0dc:	9b06      	ldr	r3, [sp, #24]
 800c0de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c0e0:	2b47      	cmp	r3, #71	@ 0x47
 800c0e2:	4680      	mov	r8, r0
 800c0e4:	d129      	bne.n	800c13a <_printf_float+0x172>
 800c0e6:	1cc8      	adds	r0, r1, #3
 800c0e8:	db02      	blt.n	800c0f0 <_printf_float+0x128>
 800c0ea:	6863      	ldr	r3, [r4, #4]
 800c0ec:	4299      	cmp	r1, r3
 800c0ee:	dd41      	ble.n	800c174 <_printf_float+0x1ac>
 800c0f0:	f1aa 0a02 	sub.w	sl, sl, #2
 800c0f4:	fa5f fa8a 	uxtb.w	sl, sl
 800c0f8:	3901      	subs	r1, #1
 800c0fa:	4652      	mov	r2, sl
 800c0fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c100:	9109      	str	r1, [sp, #36]	@ 0x24
 800c102:	f7ff ff27 	bl	800bf54 <__exponent>
 800c106:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c108:	1813      	adds	r3, r2, r0
 800c10a:	2a01      	cmp	r2, #1
 800c10c:	4681      	mov	r9, r0
 800c10e:	6123      	str	r3, [r4, #16]
 800c110:	dc02      	bgt.n	800c118 <_printf_float+0x150>
 800c112:	6822      	ldr	r2, [r4, #0]
 800c114:	07d2      	lsls	r2, r2, #31
 800c116:	d501      	bpl.n	800c11c <_printf_float+0x154>
 800c118:	3301      	adds	r3, #1
 800c11a:	6123      	str	r3, [r4, #16]
 800c11c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c120:	2b00      	cmp	r3, #0
 800c122:	d0a2      	beq.n	800c06a <_printf_float+0xa2>
 800c124:	232d      	movs	r3, #45	@ 0x2d
 800c126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c12a:	e79e      	b.n	800c06a <_printf_float+0xa2>
 800c12c:	9a06      	ldr	r2, [sp, #24]
 800c12e:	2a47      	cmp	r2, #71	@ 0x47
 800c130:	d1c2      	bne.n	800c0b8 <_printf_float+0xf0>
 800c132:	2b00      	cmp	r3, #0
 800c134:	d1c0      	bne.n	800c0b8 <_printf_float+0xf0>
 800c136:	2301      	movs	r3, #1
 800c138:	e7bd      	b.n	800c0b6 <_printf_float+0xee>
 800c13a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c13e:	d9db      	bls.n	800c0f8 <_printf_float+0x130>
 800c140:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c144:	d118      	bne.n	800c178 <_printf_float+0x1b0>
 800c146:	2900      	cmp	r1, #0
 800c148:	6863      	ldr	r3, [r4, #4]
 800c14a:	dd0b      	ble.n	800c164 <_printf_float+0x19c>
 800c14c:	6121      	str	r1, [r4, #16]
 800c14e:	b913      	cbnz	r3, 800c156 <_printf_float+0x18e>
 800c150:	6822      	ldr	r2, [r4, #0]
 800c152:	07d0      	lsls	r0, r2, #31
 800c154:	d502      	bpl.n	800c15c <_printf_float+0x194>
 800c156:	3301      	adds	r3, #1
 800c158:	440b      	add	r3, r1
 800c15a:	6123      	str	r3, [r4, #16]
 800c15c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c15e:	f04f 0900 	mov.w	r9, #0
 800c162:	e7db      	b.n	800c11c <_printf_float+0x154>
 800c164:	b913      	cbnz	r3, 800c16c <_printf_float+0x1a4>
 800c166:	6822      	ldr	r2, [r4, #0]
 800c168:	07d2      	lsls	r2, r2, #31
 800c16a:	d501      	bpl.n	800c170 <_printf_float+0x1a8>
 800c16c:	3302      	adds	r3, #2
 800c16e:	e7f4      	b.n	800c15a <_printf_float+0x192>
 800c170:	2301      	movs	r3, #1
 800c172:	e7f2      	b.n	800c15a <_printf_float+0x192>
 800c174:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c178:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c17a:	4299      	cmp	r1, r3
 800c17c:	db05      	blt.n	800c18a <_printf_float+0x1c2>
 800c17e:	6823      	ldr	r3, [r4, #0]
 800c180:	6121      	str	r1, [r4, #16]
 800c182:	07d8      	lsls	r0, r3, #31
 800c184:	d5ea      	bpl.n	800c15c <_printf_float+0x194>
 800c186:	1c4b      	adds	r3, r1, #1
 800c188:	e7e7      	b.n	800c15a <_printf_float+0x192>
 800c18a:	2900      	cmp	r1, #0
 800c18c:	bfd4      	ite	le
 800c18e:	f1c1 0202 	rsble	r2, r1, #2
 800c192:	2201      	movgt	r2, #1
 800c194:	4413      	add	r3, r2
 800c196:	e7e0      	b.n	800c15a <_printf_float+0x192>
 800c198:	6823      	ldr	r3, [r4, #0]
 800c19a:	055a      	lsls	r2, r3, #21
 800c19c:	d407      	bmi.n	800c1ae <_printf_float+0x1e6>
 800c19e:	6923      	ldr	r3, [r4, #16]
 800c1a0:	4642      	mov	r2, r8
 800c1a2:	4631      	mov	r1, r6
 800c1a4:	4628      	mov	r0, r5
 800c1a6:	47b8      	blx	r7
 800c1a8:	3001      	adds	r0, #1
 800c1aa:	d12b      	bne.n	800c204 <_printf_float+0x23c>
 800c1ac:	e767      	b.n	800c07e <_printf_float+0xb6>
 800c1ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c1b2:	f240 80dd 	bls.w	800c370 <_printf_float+0x3a8>
 800c1b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	2300      	movs	r3, #0
 800c1be:	f7f4 fc83 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1c2:	2800      	cmp	r0, #0
 800c1c4:	d033      	beq.n	800c22e <_printf_float+0x266>
 800c1c6:	4a37      	ldr	r2, [pc, #220]	@ (800c2a4 <_printf_float+0x2dc>)
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	4631      	mov	r1, r6
 800c1cc:	4628      	mov	r0, r5
 800c1ce:	47b8      	blx	r7
 800c1d0:	3001      	adds	r0, #1
 800c1d2:	f43f af54 	beq.w	800c07e <_printf_float+0xb6>
 800c1d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c1da:	4543      	cmp	r3, r8
 800c1dc:	db02      	blt.n	800c1e4 <_printf_float+0x21c>
 800c1de:	6823      	ldr	r3, [r4, #0]
 800c1e0:	07d8      	lsls	r0, r3, #31
 800c1e2:	d50f      	bpl.n	800c204 <_printf_float+0x23c>
 800c1e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1e8:	4631      	mov	r1, r6
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	47b8      	blx	r7
 800c1ee:	3001      	adds	r0, #1
 800c1f0:	f43f af45 	beq.w	800c07e <_printf_float+0xb6>
 800c1f4:	f04f 0900 	mov.w	r9, #0
 800c1f8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1fc:	f104 0a1a 	add.w	sl, r4, #26
 800c200:	45c8      	cmp	r8, r9
 800c202:	dc09      	bgt.n	800c218 <_printf_float+0x250>
 800c204:	6823      	ldr	r3, [r4, #0]
 800c206:	079b      	lsls	r3, r3, #30
 800c208:	f100 8103 	bmi.w	800c412 <_printf_float+0x44a>
 800c20c:	68e0      	ldr	r0, [r4, #12]
 800c20e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c210:	4298      	cmp	r0, r3
 800c212:	bfb8      	it	lt
 800c214:	4618      	movlt	r0, r3
 800c216:	e734      	b.n	800c082 <_printf_float+0xba>
 800c218:	2301      	movs	r3, #1
 800c21a:	4652      	mov	r2, sl
 800c21c:	4631      	mov	r1, r6
 800c21e:	4628      	mov	r0, r5
 800c220:	47b8      	blx	r7
 800c222:	3001      	adds	r0, #1
 800c224:	f43f af2b 	beq.w	800c07e <_printf_float+0xb6>
 800c228:	f109 0901 	add.w	r9, r9, #1
 800c22c:	e7e8      	b.n	800c200 <_printf_float+0x238>
 800c22e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c230:	2b00      	cmp	r3, #0
 800c232:	dc39      	bgt.n	800c2a8 <_printf_float+0x2e0>
 800c234:	4a1b      	ldr	r2, [pc, #108]	@ (800c2a4 <_printf_float+0x2dc>)
 800c236:	2301      	movs	r3, #1
 800c238:	4631      	mov	r1, r6
 800c23a:	4628      	mov	r0, r5
 800c23c:	47b8      	blx	r7
 800c23e:	3001      	adds	r0, #1
 800c240:	f43f af1d 	beq.w	800c07e <_printf_float+0xb6>
 800c244:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c248:	ea59 0303 	orrs.w	r3, r9, r3
 800c24c:	d102      	bne.n	800c254 <_printf_float+0x28c>
 800c24e:	6823      	ldr	r3, [r4, #0]
 800c250:	07d9      	lsls	r1, r3, #31
 800c252:	d5d7      	bpl.n	800c204 <_printf_float+0x23c>
 800c254:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c258:	4631      	mov	r1, r6
 800c25a:	4628      	mov	r0, r5
 800c25c:	47b8      	blx	r7
 800c25e:	3001      	adds	r0, #1
 800c260:	f43f af0d 	beq.w	800c07e <_printf_float+0xb6>
 800c264:	f04f 0a00 	mov.w	sl, #0
 800c268:	f104 0b1a 	add.w	fp, r4, #26
 800c26c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c26e:	425b      	negs	r3, r3
 800c270:	4553      	cmp	r3, sl
 800c272:	dc01      	bgt.n	800c278 <_printf_float+0x2b0>
 800c274:	464b      	mov	r3, r9
 800c276:	e793      	b.n	800c1a0 <_printf_float+0x1d8>
 800c278:	2301      	movs	r3, #1
 800c27a:	465a      	mov	r2, fp
 800c27c:	4631      	mov	r1, r6
 800c27e:	4628      	mov	r0, r5
 800c280:	47b8      	blx	r7
 800c282:	3001      	adds	r0, #1
 800c284:	f43f aefb 	beq.w	800c07e <_printf_float+0xb6>
 800c288:	f10a 0a01 	add.w	sl, sl, #1
 800c28c:	e7ee      	b.n	800c26c <_printf_float+0x2a4>
 800c28e:	bf00      	nop
 800c290:	7fefffff 	.word	0x7fefffff
 800c294:	08011aa0 	.word	0x08011aa0
 800c298:	08011a9c 	.word	0x08011a9c
 800c29c:	08011aa8 	.word	0x08011aa8
 800c2a0:	08011aa4 	.word	0x08011aa4
 800c2a4:	08011aac 	.word	0x08011aac
 800c2a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c2aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c2ae:	4553      	cmp	r3, sl
 800c2b0:	bfa8      	it	ge
 800c2b2:	4653      	movge	r3, sl
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	4699      	mov	r9, r3
 800c2b8:	dc36      	bgt.n	800c328 <_printf_float+0x360>
 800c2ba:	f04f 0b00 	mov.w	fp, #0
 800c2be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c2c2:	f104 021a 	add.w	r2, r4, #26
 800c2c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c2c8:	9306      	str	r3, [sp, #24]
 800c2ca:	eba3 0309 	sub.w	r3, r3, r9
 800c2ce:	455b      	cmp	r3, fp
 800c2d0:	dc31      	bgt.n	800c336 <_printf_float+0x36e>
 800c2d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2d4:	459a      	cmp	sl, r3
 800c2d6:	dc3a      	bgt.n	800c34e <_printf_float+0x386>
 800c2d8:	6823      	ldr	r3, [r4, #0]
 800c2da:	07da      	lsls	r2, r3, #31
 800c2dc:	d437      	bmi.n	800c34e <_printf_float+0x386>
 800c2de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2e0:	ebaa 0903 	sub.w	r9, sl, r3
 800c2e4:	9b06      	ldr	r3, [sp, #24]
 800c2e6:	ebaa 0303 	sub.w	r3, sl, r3
 800c2ea:	4599      	cmp	r9, r3
 800c2ec:	bfa8      	it	ge
 800c2ee:	4699      	movge	r9, r3
 800c2f0:	f1b9 0f00 	cmp.w	r9, #0
 800c2f4:	dc33      	bgt.n	800c35e <_printf_float+0x396>
 800c2f6:	f04f 0800 	mov.w	r8, #0
 800c2fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c2fe:	f104 0b1a 	add.w	fp, r4, #26
 800c302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c304:	ebaa 0303 	sub.w	r3, sl, r3
 800c308:	eba3 0309 	sub.w	r3, r3, r9
 800c30c:	4543      	cmp	r3, r8
 800c30e:	f77f af79 	ble.w	800c204 <_printf_float+0x23c>
 800c312:	2301      	movs	r3, #1
 800c314:	465a      	mov	r2, fp
 800c316:	4631      	mov	r1, r6
 800c318:	4628      	mov	r0, r5
 800c31a:	47b8      	blx	r7
 800c31c:	3001      	adds	r0, #1
 800c31e:	f43f aeae 	beq.w	800c07e <_printf_float+0xb6>
 800c322:	f108 0801 	add.w	r8, r8, #1
 800c326:	e7ec      	b.n	800c302 <_printf_float+0x33a>
 800c328:	4642      	mov	r2, r8
 800c32a:	4631      	mov	r1, r6
 800c32c:	4628      	mov	r0, r5
 800c32e:	47b8      	blx	r7
 800c330:	3001      	adds	r0, #1
 800c332:	d1c2      	bne.n	800c2ba <_printf_float+0x2f2>
 800c334:	e6a3      	b.n	800c07e <_printf_float+0xb6>
 800c336:	2301      	movs	r3, #1
 800c338:	4631      	mov	r1, r6
 800c33a:	4628      	mov	r0, r5
 800c33c:	9206      	str	r2, [sp, #24]
 800c33e:	47b8      	blx	r7
 800c340:	3001      	adds	r0, #1
 800c342:	f43f ae9c 	beq.w	800c07e <_printf_float+0xb6>
 800c346:	9a06      	ldr	r2, [sp, #24]
 800c348:	f10b 0b01 	add.w	fp, fp, #1
 800c34c:	e7bb      	b.n	800c2c6 <_printf_float+0x2fe>
 800c34e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c352:	4631      	mov	r1, r6
 800c354:	4628      	mov	r0, r5
 800c356:	47b8      	blx	r7
 800c358:	3001      	adds	r0, #1
 800c35a:	d1c0      	bne.n	800c2de <_printf_float+0x316>
 800c35c:	e68f      	b.n	800c07e <_printf_float+0xb6>
 800c35e:	9a06      	ldr	r2, [sp, #24]
 800c360:	464b      	mov	r3, r9
 800c362:	4442      	add	r2, r8
 800c364:	4631      	mov	r1, r6
 800c366:	4628      	mov	r0, r5
 800c368:	47b8      	blx	r7
 800c36a:	3001      	adds	r0, #1
 800c36c:	d1c3      	bne.n	800c2f6 <_printf_float+0x32e>
 800c36e:	e686      	b.n	800c07e <_printf_float+0xb6>
 800c370:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c374:	f1ba 0f01 	cmp.w	sl, #1
 800c378:	dc01      	bgt.n	800c37e <_printf_float+0x3b6>
 800c37a:	07db      	lsls	r3, r3, #31
 800c37c:	d536      	bpl.n	800c3ec <_printf_float+0x424>
 800c37e:	2301      	movs	r3, #1
 800c380:	4642      	mov	r2, r8
 800c382:	4631      	mov	r1, r6
 800c384:	4628      	mov	r0, r5
 800c386:	47b8      	blx	r7
 800c388:	3001      	adds	r0, #1
 800c38a:	f43f ae78 	beq.w	800c07e <_printf_float+0xb6>
 800c38e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c392:	4631      	mov	r1, r6
 800c394:	4628      	mov	r0, r5
 800c396:	47b8      	blx	r7
 800c398:	3001      	adds	r0, #1
 800c39a:	f43f ae70 	beq.w	800c07e <_printf_float+0xb6>
 800c39e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c3aa:	f7f4 fb8d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3ae:	b9c0      	cbnz	r0, 800c3e2 <_printf_float+0x41a>
 800c3b0:	4653      	mov	r3, sl
 800c3b2:	f108 0201 	add.w	r2, r8, #1
 800c3b6:	4631      	mov	r1, r6
 800c3b8:	4628      	mov	r0, r5
 800c3ba:	47b8      	blx	r7
 800c3bc:	3001      	adds	r0, #1
 800c3be:	d10c      	bne.n	800c3da <_printf_float+0x412>
 800c3c0:	e65d      	b.n	800c07e <_printf_float+0xb6>
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	465a      	mov	r2, fp
 800c3c6:	4631      	mov	r1, r6
 800c3c8:	4628      	mov	r0, r5
 800c3ca:	47b8      	blx	r7
 800c3cc:	3001      	adds	r0, #1
 800c3ce:	f43f ae56 	beq.w	800c07e <_printf_float+0xb6>
 800c3d2:	f108 0801 	add.w	r8, r8, #1
 800c3d6:	45d0      	cmp	r8, sl
 800c3d8:	dbf3      	blt.n	800c3c2 <_printf_float+0x3fa>
 800c3da:	464b      	mov	r3, r9
 800c3dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c3e0:	e6df      	b.n	800c1a2 <_printf_float+0x1da>
 800c3e2:	f04f 0800 	mov.w	r8, #0
 800c3e6:	f104 0b1a 	add.w	fp, r4, #26
 800c3ea:	e7f4      	b.n	800c3d6 <_printf_float+0x40e>
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	4642      	mov	r2, r8
 800c3f0:	e7e1      	b.n	800c3b6 <_printf_float+0x3ee>
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	464a      	mov	r2, r9
 800c3f6:	4631      	mov	r1, r6
 800c3f8:	4628      	mov	r0, r5
 800c3fa:	47b8      	blx	r7
 800c3fc:	3001      	adds	r0, #1
 800c3fe:	f43f ae3e 	beq.w	800c07e <_printf_float+0xb6>
 800c402:	f108 0801 	add.w	r8, r8, #1
 800c406:	68e3      	ldr	r3, [r4, #12]
 800c408:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c40a:	1a5b      	subs	r3, r3, r1
 800c40c:	4543      	cmp	r3, r8
 800c40e:	dcf0      	bgt.n	800c3f2 <_printf_float+0x42a>
 800c410:	e6fc      	b.n	800c20c <_printf_float+0x244>
 800c412:	f04f 0800 	mov.w	r8, #0
 800c416:	f104 0919 	add.w	r9, r4, #25
 800c41a:	e7f4      	b.n	800c406 <_printf_float+0x43e>

0800c41c <_printf_common>:
 800c41c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c420:	4616      	mov	r6, r2
 800c422:	4698      	mov	r8, r3
 800c424:	688a      	ldr	r2, [r1, #8]
 800c426:	690b      	ldr	r3, [r1, #16]
 800c428:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c42c:	4293      	cmp	r3, r2
 800c42e:	bfb8      	it	lt
 800c430:	4613      	movlt	r3, r2
 800c432:	6033      	str	r3, [r6, #0]
 800c434:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c438:	4607      	mov	r7, r0
 800c43a:	460c      	mov	r4, r1
 800c43c:	b10a      	cbz	r2, 800c442 <_printf_common+0x26>
 800c43e:	3301      	adds	r3, #1
 800c440:	6033      	str	r3, [r6, #0]
 800c442:	6823      	ldr	r3, [r4, #0]
 800c444:	0699      	lsls	r1, r3, #26
 800c446:	bf42      	ittt	mi
 800c448:	6833      	ldrmi	r3, [r6, #0]
 800c44a:	3302      	addmi	r3, #2
 800c44c:	6033      	strmi	r3, [r6, #0]
 800c44e:	6825      	ldr	r5, [r4, #0]
 800c450:	f015 0506 	ands.w	r5, r5, #6
 800c454:	d106      	bne.n	800c464 <_printf_common+0x48>
 800c456:	f104 0a19 	add.w	sl, r4, #25
 800c45a:	68e3      	ldr	r3, [r4, #12]
 800c45c:	6832      	ldr	r2, [r6, #0]
 800c45e:	1a9b      	subs	r3, r3, r2
 800c460:	42ab      	cmp	r3, r5
 800c462:	dc26      	bgt.n	800c4b2 <_printf_common+0x96>
 800c464:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c468:	6822      	ldr	r2, [r4, #0]
 800c46a:	3b00      	subs	r3, #0
 800c46c:	bf18      	it	ne
 800c46e:	2301      	movne	r3, #1
 800c470:	0692      	lsls	r2, r2, #26
 800c472:	d42b      	bmi.n	800c4cc <_printf_common+0xb0>
 800c474:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c478:	4641      	mov	r1, r8
 800c47a:	4638      	mov	r0, r7
 800c47c:	47c8      	blx	r9
 800c47e:	3001      	adds	r0, #1
 800c480:	d01e      	beq.n	800c4c0 <_printf_common+0xa4>
 800c482:	6823      	ldr	r3, [r4, #0]
 800c484:	6922      	ldr	r2, [r4, #16]
 800c486:	f003 0306 	and.w	r3, r3, #6
 800c48a:	2b04      	cmp	r3, #4
 800c48c:	bf02      	ittt	eq
 800c48e:	68e5      	ldreq	r5, [r4, #12]
 800c490:	6833      	ldreq	r3, [r6, #0]
 800c492:	1aed      	subeq	r5, r5, r3
 800c494:	68a3      	ldr	r3, [r4, #8]
 800c496:	bf0c      	ite	eq
 800c498:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c49c:	2500      	movne	r5, #0
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	bfc4      	itt	gt
 800c4a2:	1a9b      	subgt	r3, r3, r2
 800c4a4:	18ed      	addgt	r5, r5, r3
 800c4a6:	2600      	movs	r6, #0
 800c4a8:	341a      	adds	r4, #26
 800c4aa:	42b5      	cmp	r5, r6
 800c4ac:	d11a      	bne.n	800c4e4 <_printf_common+0xc8>
 800c4ae:	2000      	movs	r0, #0
 800c4b0:	e008      	b.n	800c4c4 <_printf_common+0xa8>
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	4652      	mov	r2, sl
 800c4b6:	4641      	mov	r1, r8
 800c4b8:	4638      	mov	r0, r7
 800c4ba:	47c8      	blx	r9
 800c4bc:	3001      	adds	r0, #1
 800c4be:	d103      	bne.n	800c4c8 <_printf_common+0xac>
 800c4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4c8:	3501      	adds	r5, #1
 800c4ca:	e7c6      	b.n	800c45a <_printf_common+0x3e>
 800c4cc:	18e1      	adds	r1, r4, r3
 800c4ce:	1c5a      	adds	r2, r3, #1
 800c4d0:	2030      	movs	r0, #48	@ 0x30
 800c4d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c4d6:	4422      	add	r2, r4
 800c4d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c4dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c4e0:	3302      	adds	r3, #2
 800c4e2:	e7c7      	b.n	800c474 <_printf_common+0x58>
 800c4e4:	2301      	movs	r3, #1
 800c4e6:	4622      	mov	r2, r4
 800c4e8:	4641      	mov	r1, r8
 800c4ea:	4638      	mov	r0, r7
 800c4ec:	47c8      	blx	r9
 800c4ee:	3001      	adds	r0, #1
 800c4f0:	d0e6      	beq.n	800c4c0 <_printf_common+0xa4>
 800c4f2:	3601      	adds	r6, #1
 800c4f4:	e7d9      	b.n	800c4aa <_printf_common+0x8e>
	...

0800c4f8 <_printf_i>:
 800c4f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c4fc:	7e0f      	ldrb	r7, [r1, #24]
 800c4fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c500:	2f78      	cmp	r7, #120	@ 0x78
 800c502:	4691      	mov	r9, r2
 800c504:	4680      	mov	r8, r0
 800c506:	460c      	mov	r4, r1
 800c508:	469a      	mov	sl, r3
 800c50a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c50e:	d807      	bhi.n	800c520 <_printf_i+0x28>
 800c510:	2f62      	cmp	r7, #98	@ 0x62
 800c512:	d80a      	bhi.n	800c52a <_printf_i+0x32>
 800c514:	2f00      	cmp	r7, #0
 800c516:	f000 80d1 	beq.w	800c6bc <_printf_i+0x1c4>
 800c51a:	2f58      	cmp	r7, #88	@ 0x58
 800c51c:	f000 80b8 	beq.w	800c690 <_printf_i+0x198>
 800c520:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c524:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c528:	e03a      	b.n	800c5a0 <_printf_i+0xa8>
 800c52a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c52e:	2b15      	cmp	r3, #21
 800c530:	d8f6      	bhi.n	800c520 <_printf_i+0x28>
 800c532:	a101      	add	r1, pc, #4	@ (adr r1, 800c538 <_printf_i+0x40>)
 800c534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c538:	0800c591 	.word	0x0800c591
 800c53c:	0800c5a5 	.word	0x0800c5a5
 800c540:	0800c521 	.word	0x0800c521
 800c544:	0800c521 	.word	0x0800c521
 800c548:	0800c521 	.word	0x0800c521
 800c54c:	0800c521 	.word	0x0800c521
 800c550:	0800c5a5 	.word	0x0800c5a5
 800c554:	0800c521 	.word	0x0800c521
 800c558:	0800c521 	.word	0x0800c521
 800c55c:	0800c521 	.word	0x0800c521
 800c560:	0800c521 	.word	0x0800c521
 800c564:	0800c6a3 	.word	0x0800c6a3
 800c568:	0800c5cf 	.word	0x0800c5cf
 800c56c:	0800c65d 	.word	0x0800c65d
 800c570:	0800c521 	.word	0x0800c521
 800c574:	0800c521 	.word	0x0800c521
 800c578:	0800c6c5 	.word	0x0800c6c5
 800c57c:	0800c521 	.word	0x0800c521
 800c580:	0800c5cf 	.word	0x0800c5cf
 800c584:	0800c521 	.word	0x0800c521
 800c588:	0800c521 	.word	0x0800c521
 800c58c:	0800c665 	.word	0x0800c665
 800c590:	6833      	ldr	r3, [r6, #0]
 800c592:	1d1a      	adds	r2, r3, #4
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	6032      	str	r2, [r6, #0]
 800c598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c59c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	e09c      	b.n	800c6de <_printf_i+0x1e6>
 800c5a4:	6833      	ldr	r3, [r6, #0]
 800c5a6:	6820      	ldr	r0, [r4, #0]
 800c5a8:	1d19      	adds	r1, r3, #4
 800c5aa:	6031      	str	r1, [r6, #0]
 800c5ac:	0606      	lsls	r6, r0, #24
 800c5ae:	d501      	bpl.n	800c5b4 <_printf_i+0xbc>
 800c5b0:	681d      	ldr	r5, [r3, #0]
 800c5b2:	e003      	b.n	800c5bc <_printf_i+0xc4>
 800c5b4:	0645      	lsls	r5, r0, #25
 800c5b6:	d5fb      	bpl.n	800c5b0 <_printf_i+0xb8>
 800c5b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c5bc:	2d00      	cmp	r5, #0
 800c5be:	da03      	bge.n	800c5c8 <_printf_i+0xd0>
 800c5c0:	232d      	movs	r3, #45	@ 0x2d
 800c5c2:	426d      	negs	r5, r5
 800c5c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5c8:	4858      	ldr	r0, [pc, #352]	@ (800c72c <_printf_i+0x234>)
 800c5ca:	230a      	movs	r3, #10
 800c5cc:	e011      	b.n	800c5f2 <_printf_i+0xfa>
 800c5ce:	6821      	ldr	r1, [r4, #0]
 800c5d0:	6833      	ldr	r3, [r6, #0]
 800c5d2:	0608      	lsls	r0, r1, #24
 800c5d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c5d8:	d402      	bmi.n	800c5e0 <_printf_i+0xe8>
 800c5da:	0649      	lsls	r1, r1, #25
 800c5dc:	bf48      	it	mi
 800c5de:	b2ad      	uxthmi	r5, r5
 800c5e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c5e2:	4852      	ldr	r0, [pc, #328]	@ (800c72c <_printf_i+0x234>)
 800c5e4:	6033      	str	r3, [r6, #0]
 800c5e6:	bf14      	ite	ne
 800c5e8:	230a      	movne	r3, #10
 800c5ea:	2308      	moveq	r3, #8
 800c5ec:	2100      	movs	r1, #0
 800c5ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c5f2:	6866      	ldr	r6, [r4, #4]
 800c5f4:	60a6      	str	r6, [r4, #8]
 800c5f6:	2e00      	cmp	r6, #0
 800c5f8:	db05      	blt.n	800c606 <_printf_i+0x10e>
 800c5fa:	6821      	ldr	r1, [r4, #0]
 800c5fc:	432e      	orrs	r6, r5
 800c5fe:	f021 0104 	bic.w	r1, r1, #4
 800c602:	6021      	str	r1, [r4, #0]
 800c604:	d04b      	beq.n	800c69e <_printf_i+0x1a6>
 800c606:	4616      	mov	r6, r2
 800c608:	fbb5 f1f3 	udiv	r1, r5, r3
 800c60c:	fb03 5711 	mls	r7, r3, r1, r5
 800c610:	5dc7      	ldrb	r7, [r0, r7]
 800c612:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c616:	462f      	mov	r7, r5
 800c618:	42bb      	cmp	r3, r7
 800c61a:	460d      	mov	r5, r1
 800c61c:	d9f4      	bls.n	800c608 <_printf_i+0x110>
 800c61e:	2b08      	cmp	r3, #8
 800c620:	d10b      	bne.n	800c63a <_printf_i+0x142>
 800c622:	6823      	ldr	r3, [r4, #0]
 800c624:	07df      	lsls	r7, r3, #31
 800c626:	d508      	bpl.n	800c63a <_printf_i+0x142>
 800c628:	6923      	ldr	r3, [r4, #16]
 800c62a:	6861      	ldr	r1, [r4, #4]
 800c62c:	4299      	cmp	r1, r3
 800c62e:	bfde      	ittt	le
 800c630:	2330      	movle	r3, #48	@ 0x30
 800c632:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c636:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c63a:	1b92      	subs	r2, r2, r6
 800c63c:	6122      	str	r2, [r4, #16]
 800c63e:	f8cd a000 	str.w	sl, [sp]
 800c642:	464b      	mov	r3, r9
 800c644:	aa03      	add	r2, sp, #12
 800c646:	4621      	mov	r1, r4
 800c648:	4640      	mov	r0, r8
 800c64a:	f7ff fee7 	bl	800c41c <_printf_common>
 800c64e:	3001      	adds	r0, #1
 800c650:	d14a      	bne.n	800c6e8 <_printf_i+0x1f0>
 800c652:	f04f 30ff 	mov.w	r0, #4294967295
 800c656:	b004      	add	sp, #16
 800c658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c65c:	6823      	ldr	r3, [r4, #0]
 800c65e:	f043 0320 	orr.w	r3, r3, #32
 800c662:	6023      	str	r3, [r4, #0]
 800c664:	4832      	ldr	r0, [pc, #200]	@ (800c730 <_printf_i+0x238>)
 800c666:	2778      	movs	r7, #120	@ 0x78
 800c668:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c66c:	6823      	ldr	r3, [r4, #0]
 800c66e:	6831      	ldr	r1, [r6, #0]
 800c670:	061f      	lsls	r7, r3, #24
 800c672:	f851 5b04 	ldr.w	r5, [r1], #4
 800c676:	d402      	bmi.n	800c67e <_printf_i+0x186>
 800c678:	065f      	lsls	r7, r3, #25
 800c67a:	bf48      	it	mi
 800c67c:	b2ad      	uxthmi	r5, r5
 800c67e:	6031      	str	r1, [r6, #0]
 800c680:	07d9      	lsls	r1, r3, #31
 800c682:	bf44      	itt	mi
 800c684:	f043 0320 	orrmi.w	r3, r3, #32
 800c688:	6023      	strmi	r3, [r4, #0]
 800c68a:	b11d      	cbz	r5, 800c694 <_printf_i+0x19c>
 800c68c:	2310      	movs	r3, #16
 800c68e:	e7ad      	b.n	800c5ec <_printf_i+0xf4>
 800c690:	4826      	ldr	r0, [pc, #152]	@ (800c72c <_printf_i+0x234>)
 800c692:	e7e9      	b.n	800c668 <_printf_i+0x170>
 800c694:	6823      	ldr	r3, [r4, #0]
 800c696:	f023 0320 	bic.w	r3, r3, #32
 800c69a:	6023      	str	r3, [r4, #0]
 800c69c:	e7f6      	b.n	800c68c <_printf_i+0x194>
 800c69e:	4616      	mov	r6, r2
 800c6a0:	e7bd      	b.n	800c61e <_printf_i+0x126>
 800c6a2:	6833      	ldr	r3, [r6, #0]
 800c6a4:	6825      	ldr	r5, [r4, #0]
 800c6a6:	6961      	ldr	r1, [r4, #20]
 800c6a8:	1d18      	adds	r0, r3, #4
 800c6aa:	6030      	str	r0, [r6, #0]
 800c6ac:	062e      	lsls	r6, r5, #24
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	d501      	bpl.n	800c6b6 <_printf_i+0x1be>
 800c6b2:	6019      	str	r1, [r3, #0]
 800c6b4:	e002      	b.n	800c6bc <_printf_i+0x1c4>
 800c6b6:	0668      	lsls	r0, r5, #25
 800c6b8:	d5fb      	bpl.n	800c6b2 <_printf_i+0x1ba>
 800c6ba:	8019      	strh	r1, [r3, #0]
 800c6bc:	2300      	movs	r3, #0
 800c6be:	6123      	str	r3, [r4, #16]
 800c6c0:	4616      	mov	r6, r2
 800c6c2:	e7bc      	b.n	800c63e <_printf_i+0x146>
 800c6c4:	6833      	ldr	r3, [r6, #0]
 800c6c6:	1d1a      	adds	r2, r3, #4
 800c6c8:	6032      	str	r2, [r6, #0]
 800c6ca:	681e      	ldr	r6, [r3, #0]
 800c6cc:	6862      	ldr	r2, [r4, #4]
 800c6ce:	2100      	movs	r1, #0
 800c6d0:	4630      	mov	r0, r6
 800c6d2:	f7f3 fd7d 	bl	80001d0 <memchr>
 800c6d6:	b108      	cbz	r0, 800c6dc <_printf_i+0x1e4>
 800c6d8:	1b80      	subs	r0, r0, r6
 800c6da:	6060      	str	r0, [r4, #4]
 800c6dc:	6863      	ldr	r3, [r4, #4]
 800c6de:	6123      	str	r3, [r4, #16]
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6e6:	e7aa      	b.n	800c63e <_printf_i+0x146>
 800c6e8:	6923      	ldr	r3, [r4, #16]
 800c6ea:	4632      	mov	r2, r6
 800c6ec:	4649      	mov	r1, r9
 800c6ee:	4640      	mov	r0, r8
 800c6f0:	47d0      	blx	sl
 800c6f2:	3001      	adds	r0, #1
 800c6f4:	d0ad      	beq.n	800c652 <_printf_i+0x15a>
 800c6f6:	6823      	ldr	r3, [r4, #0]
 800c6f8:	079b      	lsls	r3, r3, #30
 800c6fa:	d413      	bmi.n	800c724 <_printf_i+0x22c>
 800c6fc:	68e0      	ldr	r0, [r4, #12]
 800c6fe:	9b03      	ldr	r3, [sp, #12]
 800c700:	4298      	cmp	r0, r3
 800c702:	bfb8      	it	lt
 800c704:	4618      	movlt	r0, r3
 800c706:	e7a6      	b.n	800c656 <_printf_i+0x15e>
 800c708:	2301      	movs	r3, #1
 800c70a:	4632      	mov	r2, r6
 800c70c:	4649      	mov	r1, r9
 800c70e:	4640      	mov	r0, r8
 800c710:	47d0      	blx	sl
 800c712:	3001      	adds	r0, #1
 800c714:	d09d      	beq.n	800c652 <_printf_i+0x15a>
 800c716:	3501      	adds	r5, #1
 800c718:	68e3      	ldr	r3, [r4, #12]
 800c71a:	9903      	ldr	r1, [sp, #12]
 800c71c:	1a5b      	subs	r3, r3, r1
 800c71e:	42ab      	cmp	r3, r5
 800c720:	dcf2      	bgt.n	800c708 <_printf_i+0x210>
 800c722:	e7eb      	b.n	800c6fc <_printf_i+0x204>
 800c724:	2500      	movs	r5, #0
 800c726:	f104 0619 	add.w	r6, r4, #25
 800c72a:	e7f5      	b.n	800c718 <_printf_i+0x220>
 800c72c:	08011aae 	.word	0x08011aae
 800c730:	08011abf 	.word	0x08011abf

0800c734 <_scanf_float>:
 800c734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c738:	b087      	sub	sp, #28
 800c73a:	4691      	mov	r9, r2
 800c73c:	9303      	str	r3, [sp, #12]
 800c73e:	688b      	ldr	r3, [r1, #8]
 800c740:	1e5a      	subs	r2, r3, #1
 800c742:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c746:	bf81      	itttt	hi
 800c748:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c74c:	eb03 0b05 	addhi.w	fp, r3, r5
 800c750:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c754:	608b      	strhi	r3, [r1, #8]
 800c756:	680b      	ldr	r3, [r1, #0]
 800c758:	460a      	mov	r2, r1
 800c75a:	f04f 0500 	mov.w	r5, #0
 800c75e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c762:	f842 3b1c 	str.w	r3, [r2], #28
 800c766:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c76a:	4680      	mov	r8, r0
 800c76c:	460c      	mov	r4, r1
 800c76e:	bf98      	it	ls
 800c770:	f04f 0b00 	movls.w	fp, #0
 800c774:	9201      	str	r2, [sp, #4]
 800c776:	4616      	mov	r6, r2
 800c778:	46aa      	mov	sl, r5
 800c77a:	462f      	mov	r7, r5
 800c77c:	9502      	str	r5, [sp, #8]
 800c77e:	68a2      	ldr	r2, [r4, #8]
 800c780:	b15a      	cbz	r2, 800c79a <_scanf_float+0x66>
 800c782:	f8d9 3000 	ldr.w	r3, [r9]
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	2b4e      	cmp	r3, #78	@ 0x4e
 800c78a:	d863      	bhi.n	800c854 <_scanf_float+0x120>
 800c78c:	2b40      	cmp	r3, #64	@ 0x40
 800c78e:	d83b      	bhi.n	800c808 <_scanf_float+0xd4>
 800c790:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c794:	b2c8      	uxtb	r0, r1
 800c796:	280e      	cmp	r0, #14
 800c798:	d939      	bls.n	800c80e <_scanf_float+0xda>
 800c79a:	b11f      	cbz	r7, 800c7a4 <_scanf_float+0x70>
 800c79c:	6823      	ldr	r3, [r4, #0]
 800c79e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c7a2:	6023      	str	r3, [r4, #0]
 800c7a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c7a8:	f1ba 0f01 	cmp.w	sl, #1
 800c7ac:	f200 8114 	bhi.w	800c9d8 <_scanf_float+0x2a4>
 800c7b0:	9b01      	ldr	r3, [sp, #4]
 800c7b2:	429e      	cmp	r6, r3
 800c7b4:	f200 8105 	bhi.w	800c9c2 <_scanf_float+0x28e>
 800c7b8:	2001      	movs	r0, #1
 800c7ba:	b007      	add	sp, #28
 800c7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c7c4:	2a0d      	cmp	r2, #13
 800c7c6:	d8e8      	bhi.n	800c79a <_scanf_float+0x66>
 800c7c8:	a101      	add	r1, pc, #4	@ (adr r1, 800c7d0 <_scanf_float+0x9c>)
 800c7ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c7ce:	bf00      	nop
 800c7d0:	0800c919 	.word	0x0800c919
 800c7d4:	0800c79b 	.word	0x0800c79b
 800c7d8:	0800c79b 	.word	0x0800c79b
 800c7dc:	0800c79b 	.word	0x0800c79b
 800c7e0:	0800c975 	.word	0x0800c975
 800c7e4:	0800c94f 	.word	0x0800c94f
 800c7e8:	0800c79b 	.word	0x0800c79b
 800c7ec:	0800c79b 	.word	0x0800c79b
 800c7f0:	0800c927 	.word	0x0800c927
 800c7f4:	0800c79b 	.word	0x0800c79b
 800c7f8:	0800c79b 	.word	0x0800c79b
 800c7fc:	0800c79b 	.word	0x0800c79b
 800c800:	0800c79b 	.word	0x0800c79b
 800c804:	0800c8e3 	.word	0x0800c8e3
 800c808:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c80c:	e7da      	b.n	800c7c4 <_scanf_float+0x90>
 800c80e:	290e      	cmp	r1, #14
 800c810:	d8c3      	bhi.n	800c79a <_scanf_float+0x66>
 800c812:	a001      	add	r0, pc, #4	@ (adr r0, 800c818 <_scanf_float+0xe4>)
 800c814:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c818:	0800c8d3 	.word	0x0800c8d3
 800c81c:	0800c79b 	.word	0x0800c79b
 800c820:	0800c8d3 	.word	0x0800c8d3
 800c824:	0800c963 	.word	0x0800c963
 800c828:	0800c79b 	.word	0x0800c79b
 800c82c:	0800c875 	.word	0x0800c875
 800c830:	0800c8b9 	.word	0x0800c8b9
 800c834:	0800c8b9 	.word	0x0800c8b9
 800c838:	0800c8b9 	.word	0x0800c8b9
 800c83c:	0800c8b9 	.word	0x0800c8b9
 800c840:	0800c8b9 	.word	0x0800c8b9
 800c844:	0800c8b9 	.word	0x0800c8b9
 800c848:	0800c8b9 	.word	0x0800c8b9
 800c84c:	0800c8b9 	.word	0x0800c8b9
 800c850:	0800c8b9 	.word	0x0800c8b9
 800c854:	2b6e      	cmp	r3, #110	@ 0x6e
 800c856:	d809      	bhi.n	800c86c <_scanf_float+0x138>
 800c858:	2b60      	cmp	r3, #96	@ 0x60
 800c85a:	d8b1      	bhi.n	800c7c0 <_scanf_float+0x8c>
 800c85c:	2b54      	cmp	r3, #84	@ 0x54
 800c85e:	d07b      	beq.n	800c958 <_scanf_float+0x224>
 800c860:	2b59      	cmp	r3, #89	@ 0x59
 800c862:	d19a      	bne.n	800c79a <_scanf_float+0x66>
 800c864:	2d07      	cmp	r5, #7
 800c866:	d198      	bne.n	800c79a <_scanf_float+0x66>
 800c868:	2508      	movs	r5, #8
 800c86a:	e02f      	b.n	800c8cc <_scanf_float+0x198>
 800c86c:	2b74      	cmp	r3, #116	@ 0x74
 800c86e:	d073      	beq.n	800c958 <_scanf_float+0x224>
 800c870:	2b79      	cmp	r3, #121	@ 0x79
 800c872:	e7f6      	b.n	800c862 <_scanf_float+0x12e>
 800c874:	6821      	ldr	r1, [r4, #0]
 800c876:	05c8      	lsls	r0, r1, #23
 800c878:	d51e      	bpl.n	800c8b8 <_scanf_float+0x184>
 800c87a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c87e:	6021      	str	r1, [r4, #0]
 800c880:	3701      	adds	r7, #1
 800c882:	f1bb 0f00 	cmp.w	fp, #0
 800c886:	d003      	beq.n	800c890 <_scanf_float+0x15c>
 800c888:	3201      	adds	r2, #1
 800c88a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c88e:	60a2      	str	r2, [r4, #8]
 800c890:	68a3      	ldr	r3, [r4, #8]
 800c892:	3b01      	subs	r3, #1
 800c894:	60a3      	str	r3, [r4, #8]
 800c896:	6923      	ldr	r3, [r4, #16]
 800c898:	3301      	adds	r3, #1
 800c89a:	6123      	str	r3, [r4, #16]
 800c89c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c8a0:	3b01      	subs	r3, #1
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	f8c9 3004 	str.w	r3, [r9, #4]
 800c8a8:	f340 8082 	ble.w	800c9b0 <_scanf_float+0x27c>
 800c8ac:	f8d9 3000 	ldr.w	r3, [r9]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	f8c9 3000 	str.w	r3, [r9]
 800c8b6:	e762      	b.n	800c77e <_scanf_float+0x4a>
 800c8b8:	eb1a 0105 	adds.w	r1, sl, r5
 800c8bc:	f47f af6d 	bne.w	800c79a <_scanf_float+0x66>
 800c8c0:	6822      	ldr	r2, [r4, #0]
 800c8c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c8c6:	6022      	str	r2, [r4, #0]
 800c8c8:	460d      	mov	r5, r1
 800c8ca:	468a      	mov	sl, r1
 800c8cc:	f806 3b01 	strb.w	r3, [r6], #1
 800c8d0:	e7de      	b.n	800c890 <_scanf_float+0x15c>
 800c8d2:	6822      	ldr	r2, [r4, #0]
 800c8d4:	0610      	lsls	r0, r2, #24
 800c8d6:	f57f af60 	bpl.w	800c79a <_scanf_float+0x66>
 800c8da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c8de:	6022      	str	r2, [r4, #0]
 800c8e0:	e7f4      	b.n	800c8cc <_scanf_float+0x198>
 800c8e2:	f1ba 0f00 	cmp.w	sl, #0
 800c8e6:	d10c      	bne.n	800c902 <_scanf_float+0x1ce>
 800c8e8:	b977      	cbnz	r7, 800c908 <_scanf_float+0x1d4>
 800c8ea:	6822      	ldr	r2, [r4, #0]
 800c8ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c8f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c8f4:	d108      	bne.n	800c908 <_scanf_float+0x1d4>
 800c8f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c8fa:	6022      	str	r2, [r4, #0]
 800c8fc:	f04f 0a01 	mov.w	sl, #1
 800c900:	e7e4      	b.n	800c8cc <_scanf_float+0x198>
 800c902:	f1ba 0f02 	cmp.w	sl, #2
 800c906:	d050      	beq.n	800c9aa <_scanf_float+0x276>
 800c908:	2d01      	cmp	r5, #1
 800c90a:	d002      	beq.n	800c912 <_scanf_float+0x1de>
 800c90c:	2d04      	cmp	r5, #4
 800c90e:	f47f af44 	bne.w	800c79a <_scanf_float+0x66>
 800c912:	3501      	adds	r5, #1
 800c914:	b2ed      	uxtb	r5, r5
 800c916:	e7d9      	b.n	800c8cc <_scanf_float+0x198>
 800c918:	f1ba 0f01 	cmp.w	sl, #1
 800c91c:	f47f af3d 	bne.w	800c79a <_scanf_float+0x66>
 800c920:	f04f 0a02 	mov.w	sl, #2
 800c924:	e7d2      	b.n	800c8cc <_scanf_float+0x198>
 800c926:	b975      	cbnz	r5, 800c946 <_scanf_float+0x212>
 800c928:	2f00      	cmp	r7, #0
 800c92a:	f47f af37 	bne.w	800c79c <_scanf_float+0x68>
 800c92e:	6822      	ldr	r2, [r4, #0]
 800c930:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c934:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c938:	f040 8103 	bne.w	800cb42 <_scanf_float+0x40e>
 800c93c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c940:	6022      	str	r2, [r4, #0]
 800c942:	2501      	movs	r5, #1
 800c944:	e7c2      	b.n	800c8cc <_scanf_float+0x198>
 800c946:	2d03      	cmp	r5, #3
 800c948:	d0e3      	beq.n	800c912 <_scanf_float+0x1de>
 800c94a:	2d05      	cmp	r5, #5
 800c94c:	e7df      	b.n	800c90e <_scanf_float+0x1da>
 800c94e:	2d02      	cmp	r5, #2
 800c950:	f47f af23 	bne.w	800c79a <_scanf_float+0x66>
 800c954:	2503      	movs	r5, #3
 800c956:	e7b9      	b.n	800c8cc <_scanf_float+0x198>
 800c958:	2d06      	cmp	r5, #6
 800c95a:	f47f af1e 	bne.w	800c79a <_scanf_float+0x66>
 800c95e:	2507      	movs	r5, #7
 800c960:	e7b4      	b.n	800c8cc <_scanf_float+0x198>
 800c962:	6822      	ldr	r2, [r4, #0]
 800c964:	0591      	lsls	r1, r2, #22
 800c966:	f57f af18 	bpl.w	800c79a <_scanf_float+0x66>
 800c96a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c96e:	6022      	str	r2, [r4, #0]
 800c970:	9702      	str	r7, [sp, #8]
 800c972:	e7ab      	b.n	800c8cc <_scanf_float+0x198>
 800c974:	6822      	ldr	r2, [r4, #0]
 800c976:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c97a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c97e:	d005      	beq.n	800c98c <_scanf_float+0x258>
 800c980:	0550      	lsls	r0, r2, #21
 800c982:	f57f af0a 	bpl.w	800c79a <_scanf_float+0x66>
 800c986:	2f00      	cmp	r7, #0
 800c988:	f000 80db 	beq.w	800cb42 <_scanf_float+0x40e>
 800c98c:	0591      	lsls	r1, r2, #22
 800c98e:	bf58      	it	pl
 800c990:	9902      	ldrpl	r1, [sp, #8]
 800c992:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c996:	bf58      	it	pl
 800c998:	1a79      	subpl	r1, r7, r1
 800c99a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c99e:	bf58      	it	pl
 800c9a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c9a4:	6022      	str	r2, [r4, #0]
 800c9a6:	2700      	movs	r7, #0
 800c9a8:	e790      	b.n	800c8cc <_scanf_float+0x198>
 800c9aa:	f04f 0a03 	mov.w	sl, #3
 800c9ae:	e78d      	b.n	800c8cc <_scanf_float+0x198>
 800c9b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c9b4:	4649      	mov	r1, r9
 800c9b6:	4640      	mov	r0, r8
 800c9b8:	4798      	blx	r3
 800c9ba:	2800      	cmp	r0, #0
 800c9bc:	f43f aedf 	beq.w	800c77e <_scanf_float+0x4a>
 800c9c0:	e6eb      	b.n	800c79a <_scanf_float+0x66>
 800c9c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c9c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c9ca:	464a      	mov	r2, r9
 800c9cc:	4640      	mov	r0, r8
 800c9ce:	4798      	blx	r3
 800c9d0:	6923      	ldr	r3, [r4, #16]
 800c9d2:	3b01      	subs	r3, #1
 800c9d4:	6123      	str	r3, [r4, #16]
 800c9d6:	e6eb      	b.n	800c7b0 <_scanf_float+0x7c>
 800c9d8:	1e6b      	subs	r3, r5, #1
 800c9da:	2b06      	cmp	r3, #6
 800c9dc:	d824      	bhi.n	800ca28 <_scanf_float+0x2f4>
 800c9de:	2d02      	cmp	r5, #2
 800c9e0:	d836      	bhi.n	800ca50 <_scanf_float+0x31c>
 800c9e2:	9b01      	ldr	r3, [sp, #4]
 800c9e4:	429e      	cmp	r6, r3
 800c9e6:	f67f aee7 	bls.w	800c7b8 <_scanf_float+0x84>
 800c9ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c9ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c9f2:	464a      	mov	r2, r9
 800c9f4:	4640      	mov	r0, r8
 800c9f6:	4798      	blx	r3
 800c9f8:	6923      	ldr	r3, [r4, #16]
 800c9fa:	3b01      	subs	r3, #1
 800c9fc:	6123      	str	r3, [r4, #16]
 800c9fe:	e7f0      	b.n	800c9e2 <_scanf_float+0x2ae>
 800ca00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ca04:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ca08:	464a      	mov	r2, r9
 800ca0a:	4640      	mov	r0, r8
 800ca0c:	4798      	blx	r3
 800ca0e:	6923      	ldr	r3, [r4, #16]
 800ca10:	3b01      	subs	r3, #1
 800ca12:	6123      	str	r3, [r4, #16]
 800ca14:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca18:	fa5f fa8a 	uxtb.w	sl, sl
 800ca1c:	f1ba 0f02 	cmp.w	sl, #2
 800ca20:	d1ee      	bne.n	800ca00 <_scanf_float+0x2cc>
 800ca22:	3d03      	subs	r5, #3
 800ca24:	b2ed      	uxtb	r5, r5
 800ca26:	1b76      	subs	r6, r6, r5
 800ca28:	6823      	ldr	r3, [r4, #0]
 800ca2a:	05da      	lsls	r2, r3, #23
 800ca2c:	d530      	bpl.n	800ca90 <_scanf_float+0x35c>
 800ca2e:	055b      	lsls	r3, r3, #21
 800ca30:	d511      	bpl.n	800ca56 <_scanf_float+0x322>
 800ca32:	9b01      	ldr	r3, [sp, #4]
 800ca34:	429e      	cmp	r6, r3
 800ca36:	f67f aebf 	bls.w	800c7b8 <_scanf_float+0x84>
 800ca3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ca3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ca42:	464a      	mov	r2, r9
 800ca44:	4640      	mov	r0, r8
 800ca46:	4798      	blx	r3
 800ca48:	6923      	ldr	r3, [r4, #16]
 800ca4a:	3b01      	subs	r3, #1
 800ca4c:	6123      	str	r3, [r4, #16]
 800ca4e:	e7f0      	b.n	800ca32 <_scanf_float+0x2fe>
 800ca50:	46aa      	mov	sl, r5
 800ca52:	46b3      	mov	fp, r6
 800ca54:	e7de      	b.n	800ca14 <_scanf_float+0x2e0>
 800ca56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ca5a:	6923      	ldr	r3, [r4, #16]
 800ca5c:	2965      	cmp	r1, #101	@ 0x65
 800ca5e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ca62:	f106 35ff 	add.w	r5, r6, #4294967295
 800ca66:	6123      	str	r3, [r4, #16]
 800ca68:	d00c      	beq.n	800ca84 <_scanf_float+0x350>
 800ca6a:	2945      	cmp	r1, #69	@ 0x45
 800ca6c:	d00a      	beq.n	800ca84 <_scanf_float+0x350>
 800ca6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ca72:	464a      	mov	r2, r9
 800ca74:	4640      	mov	r0, r8
 800ca76:	4798      	blx	r3
 800ca78:	6923      	ldr	r3, [r4, #16]
 800ca7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ca7e:	3b01      	subs	r3, #1
 800ca80:	1eb5      	subs	r5, r6, #2
 800ca82:	6123      	str	r3, [r4, #16]
 800ca84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ca88:	464a      	mov	r2, r9
 800ca8a:	4640      	mov	r0, r8
 800ca8c:	4798      	blx	r3
 800ca8e:	462e      	mov	r6, r5
 800ca90:	6822      	ldr	r2, [r4, #0]
 800ca92:	f012 0210 	ands.w	r2, r2, #16
 800ca96:	d001      	beq.n	800ca9c <_scanf_float+0x368>
 800ca98:	2000      	movs	r0, #0
 800ca9a:	e68e      	b.n	800c7ba <_scanf_float+0x86>
 800ca9c:	7032      	strb	r2, [r6, #0]
 800ca9e:	6823      	ldr	r3, [r4, #0]
 800caa0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800caa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800caa8:	d125      	bne.n	800caf6 <_scanf_float+0x3c2>
 800caaa:	9b02      	ldr	r3, [sp, #8]
 800caac:	429f      	cmp	r7, r3
 800caae:	d00a      	beq.n	800cac6 <_scanf_float+0x392>
 800cab0:	1bda      	subs	r2, r3, r7
 800cab2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800cab6:	429e      	cmp	r6, r3
 800cab8:	bf28      	it	cs
 800caba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800cabe:	4922      	ldr	r1, [pc, #136]	@ (800cb48 <_scanf_float+0x414>)
 800cac0:	4630      	mov	r0, r6
 800cac2:	f000 f93d 	bl	800cd40 <siprintf>
 800cac6:	9901      	ldr	r1, [sp, #4]
 800cac8:	2200      	movs	r2, #0
 800caca:	4640      	mov	r0, r8
 800cacc:	f002 fc98 	bl	800f400 <_strtod_r>
 800cad0:	9b03      	ldr	r3, [sp, #12]
 800cad2:	6821      	ldr	r1, [r4, #0]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	f011 0f02 	tst.w	r1, #2
 800cada:	ec57 6b10 	vmov	r6, r7, d0
 800cade:	f103 0204 	add.w	r2, r3, #4
 800cae2:	d015      	beq.n	800cb10 <_scanf_float+0x3dc>
 800cae4:	9903      	ldr	r1, [sp, #12]
 800cae6:	600a      	str	r2, [r1, #0]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	e9c3 6700 	strd	r6, r7, [r3]
 800caee:	68e3      	ldr	r3, [r4, #12]
 800caf0:	3301      	adds	r3, #1
 800caf2:	60e3      	str	r3, [r4, #12]
 800caf4:	e7d0      	b.n	800ca98 <_scanf_float+0x364>
 800caf6:	9b04      	ldr	r3, [sp, #16]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d0e4      	beq.n	800cac6 <_scanf_float+0x392>
 800cafc:	9905      	ldr	r1, [sp, #20]
 800cafe:	230a      	movs	r3, #10
 800cb00:	3101      	adds	r1, #1
 800cb02:	4640      	mov	r0, r8
 800cb04:	f002 fcfc 	bl	800f500 <_strtol_r>
 800cb08:	9b04      	ldr	r3, [sp, #16]
 800cb0a:	9e05      	ldr	r6, [sp, #20]
 800cb0c:	1ac2      	subs	r2, r0, r3
 800cb0e:	e7d0      	b.n	800cab2 <_scanf_float+0x37e>
 800cb10:	f011 0f04 	tst.w	r1, #4
 800cb14:	9903      	ldr	r1, [sp, #12]
 800cb16:	600a      	str	r2, [r1, #0]
 800cb18:	d1e6      	bne.n	800cae8 <_scanf_float+0x3b4>
 800cb1a:	681d      	ldr	r5, [r3, #0]
 800cb1c:	4632      	mov	r2, r6
 800cb1e:	463b      	mov	r3, r7
 800cb20:	4630      	mov	r0, r6
 800cb22:	4639      	mov	r1, r7
 800cb24:	f7f4 f802 	bl	8000b2c <__aeabi_dcmpun>
 800cb28:	b128      	cbz	r0, 800cb36 <_scanf_float+0x402>
 800cb2a:	4808      	ldr	r0, [pc, #32]	@ (800cb4c <_scanf_float+0x418>)
 800cb2c:	f000 fa5e 	bl	800cfec <nanf>
 800cb30:	ed85 0a00 	vstr	s0, [r5]
 800cb34:	e7db      	b.n	800caee <_scanf_float+0x3ba>
 800cb36:	4630      	mov	r0, r6
 800cb38:	4639      	mov	r1, r7
 800cb3a:	f7f4 f855 	bl	8000be8 <__aeabi_d2f>
 800cb3e:	6028      	str	r0, [r5, #0]
 800cb40:	e7d5      	b.n	800caee <_scanf_float+0x3ba>
 800cb42:	2700      	movs	r7, #0
 800cb44:	e62e      	b.n	800c7a4 <_scanf_float+0x70>
 800cb46:	bf00      	nop
 800cb48:	08011ad0 	.word	0x08011ad0
 800cb4c:	08011c11 	.word	0x08011c11

0800cb50 <std>:
 800cb50:	2300      	movs	r3, #0
 800cb52:	b510      	push	{r4, lr}
 800cb54:	4604      	mov	r4, r0
 800cb56:	e9c0 3300 	strd	r3, r3, [r0]
 800cb5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cb5e:	6083      	str	r3, [r0, #8]
 800cb60:	8181      	strh	r1, [r0, #12]
 800cb62:	6643      	str	r3, [r0, #100]	@ 0x64
 800cb64:	81c2      	strh	r2, [r0, #14]
 800cb66:	6183      	str	r3, [r0, #24]
 800cb68:	4619      	mov	r1, r3
 800cb6a:	2208      	movs	r2, #8
 800cb6c:	305c      	adds	r0, #92	@ 0x5c
 800cb6e:	f000 f989 	bl	800ce84 <memset>
 800cb72:	4b0d      	ldr	r3, [pc, #52]	@ (800cba8 <std+0x58>)
 800cb74:	6263      	str	r3, [r4, #36]	@ 0x24
 800cb76:	4b0d      	ldr	r3, [pc, #52]	@ (800cbac <std+0x5c>)
 800cb78:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cb7a:	4b0d      	ldr	r3, [pc, #52]	@ (800cbb0 <std+0x60>)
 800cb7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cb7e:	4b0d      	ldr	r3, [pc, #52]	@ (800cbb4 <std+0x64>)
 800cb80:	6323      	str	r3, [r4, #48]	@ 0x30
 800cb82:	4b0d      	ldr	r3, [pc, #52]	@ (800cbb8 <std+0x68>)
 800cb84:	6224      	str	r4, [r4, #32]
 800cb86:	429c      	cmp	r4, r3
 800cb88:	d006      	beq.n	800cb98 <std+0x48>
 800cb8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cb8e:	4294      	cmp	r4, r2
 800cb90:	d002      	beq.n	800cb98 <std+0x48>
 800cb92:	33d0      	adds	r3, #208	@ 0xd0
 800cb94:	429c      	cmp	r4, r3
 800cb96:	d105      	bne.n	800cba4 <std+0x54>
 800cb98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cb9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cba0:	f000 ba12 	b.w	800cfc8 <__retarget_lock_init_recursive>
 800cba4:	bd10      	pop	{r4, pc}
 800cba6:	bf00      	nop
 800cba8:	0800cd85 	.word	0x0800cd85
 800cbac:	0800cda7 	.word	0x0800cda7
 800cbb0:	0800cddf 	.word	0x0800cddf
 800cbb4:	0800ce03 	.word	0x0800ce03
 800cbb8:	200006e4 	.word	0x200006e4

0800cbbc <stdio_exit_handler>:
 800cbbc:	4a02      	ldr	r2, [pc, #8]	@ (800cbc8 <stdio_exit_handler+0xc>)
 800cbbe:	4903      	ldr	r1, [pc, #12]	@ (800cbcc <stdio_exit_handler+0x10>)
 800cbc0:	4803      	ldr	r0, [pc, #12]	@ (800cbd0 <stdio_exit_handler+0x14>)
 800cbc2:	f000 b869 	b.w	800cc98 <_fwalk_sglue>
 800cbc6:	bf00      	nop
 800cbc8:	20000054 	.word	0x20000054
 800cbcc:	0800f8bd 	.word	0x0800f8bd
 800cbd0:	20000064 	.word	0x20000064

0800cbd4 <cleanup_stdio>:
 800cbd4:	6841      	ldr	r1, [r0, #4]
 800cbd6:	4b0c      	ldr	r3, [pc, #48]	@ (800cc08 <cleanup_stdio+0x34>)
 800cbd8:	4299      	cmp	r1, r3
 800cbda:	b510      	push	{r4, lr}
 800cbdc:	4604      	mov	r4, r0
 800cbde:	d001      	beq.n	800cbe4 <cleanup_stdio+0x10>
 800cbe0:	f002 fe6c 	bl	800f8bc <_fflush_r>
 800cbe4:	68a1      	ldr	r1, [r4, #8]
 800cbe6:	4b09      	ldr	r3, [pc, #36]	@ (800cc0c <cleanup_stdio+0x38>)
 800cbe8:	4299      	cmp	r1, r3
 800cbea:	d002      	beq.n	800cbf2 <cleanup_stdio+0x1e>
 800cbec:	4620      	mov	r0, r4
 800cbee:	f002 fe65 	bl	800f8bc <_fflush_r>
 800cbf2:	68e1      	ldr	r1, [r4, #12]
 800cbf4:	4b06      	ldr	r3, [pc, #24]	@ (800cc10 <cleanup_stdio+0x3c>)
 800cbf6:	4299      	cmp	r1, r3
 800cbf8:	d004      	beq.n	800cc04 <cleanup_stdio+0x30>
 800cbfa:	4620      	mov	r0, r4
 800cbfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc00:	f002 be5c 	b.w	800f8bc <_fflush_r>
 800cc04:	bd10      	pop	{r4, pc}
 800cc06:	bf00      	nop
 800cc08:	200006e4 	.word	0x200006e4
 800cc0c:	2000074c 	.word	0x2000074c
 800cc10:	200007b4 	.word	0x200007b4

0800cc14 <global_stdio_init.part.0>:
 800cc14:	b510      	push	{r4, lr}
 800cc16:	4b0b      	ldr	r3, [pc, #44]	@ (800cc44 <global_stdio_init.part.0+0x30>)
 800cc18:	4c0b      	ldr	r4, [pc, #44]	@ (800cc48 <global_stdio_init.part.0+0x34>)
 800cc1a:	4a0c      	ldr	r2, [pc, #48]	@ (800cc4c <global_stdio_init.part.0+0x38>)
 800cc1c:	601a      	str	r2, [r3, #0]
 800cc1e:	4620      	mov	r0, r4
 800cc20:	2200      	movs	r2, #0
 800cc22:	2104      	movs	r1, #4
 800cc24:	f7ff ff94 	bl	800cb50 <std>
 800cc28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	2109      	movs	r1, #9
 800cc30:	f7ff ff8e 	bl	800cb50 <std>
 800cc34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cc38:	2202      	movs	r2, #2
 800cc3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc3e:	2112      	movs	r1, #18
 800cc40:	f7ff bf86 	b.w	800cb50 <std>
 800cc44:	2000081c 	.word	0x2000081c
 800cc48:	200006e4 	.word	0x200006e4
 800cc4c:	0800cbbd 	.word	0x0800cbbd

0800cc50 <__sfp_lock_acquire>:
 800cc50:	4801      	ldr	r0, [pc, #4]	@ (800cc58 <__sfp_lock_acquire+0x8>)
 800cc52:	f000 b9ba 	b.w	800cfca <__retarget_lock_acquire_recursive>
 800cc56:	bf00      	nop
 800cc58:	20000825 	.word	0x20000825

0800cc5c <__sfp_lock_release>:
 800cc5c:	4801      	ldr	r0, [pc, #4]	@ (800cc64 <__sfp_lock_release+0x8>)
 800cc5e:	f000 b9b5 	b.w	800cfcc <__retarget_lock_release_recursive>
 800cc62:	bf00      	nop
 800cc64:	20000825 	.word	0x20000825

0800cc68 <__sinit>:
 800cc68:	b510      	push	{r4, lr}
 800cc6a:	4604      	mov	r4, r0
 800cc6c:	f7ff fff0 	bl	800cc50 <__sfp_lock_acquire>
 800cc70:	6a23      	ldr	r3, [r4, #32]
 800cc72:	b11b      	cbz	r3, 800cc7c <__sinit+0x14>
 800cc74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc78:	f7ff bff0 	b.w	800cc5c <__sfp_lock_release>
 800cc7c:	4b04      	ldr	r3, [pc, #16]	@ (800cc90 <__sinit+0x28>)
 800cc7e:	6223      	str	r3, [r4, #32]
 800cc80:	4b04      	ldr	r3, [pc, #16]	@ (800cc94 <__sinit+0x2c>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d1f5      	bne.n	800cc74 <__sinit+0xc>
 800cc88:	f7ff ffc4 	bl	800cc14 <global_stdio_init.part.0>
 800cc8c:	e7f2      	b.n	800cc74 <__sinit+0xc>
 800cc8e:	bf00      	nop
 800cc90:	0800cbd5 	.word	0x0800cbd5
 800cc94:	2000081c 	.word	0x2000081c

0800cc98 <_fwalk_sglue>:
 800cc98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc9c:	4607      	mov	r7, r0
 800cc9e:	4688      	mov	r8, r1
 800cca0:	4614      	mov	r4, r2
 800cca2:	2600      	movs	r6, #0
 800cca4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cca8:	f1b9 0901 	subs.w	r9, r9, #1
 800ccac:	d505      	bpl.n	800ccba <_fwalk_sglue+0x22>
 800ccae:	6824      	ldr	r4, [r4, #0]
 800ccb0:	2c00      	cmp	r4, #0
 800ccb2:	d1f7      	bne.n	800cca4 <_fwalk_sglue+0xc>
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccba:	89ab      	ldrh	r3, [r5, #12]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d907      	bls.n	800ccd0 <_fwalk_sglue+0x38>
 800ccc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ccc4:	3301      	adds	r3, #1
 800ccc6:	d003      	beq.n	800ccd0 <_fwalk_sglue+0x38>
 800ccc8:	4629      	mov	r1, r5
 800ccca:	4638      	mov	r0, r7
 800cccc:	47c0      	blx	r8
 800ccce:	4306      	orrs	r6, r0
 800ccd0:	3568      	adds	r5, #104	@ 0x68
 800ccd2:	e7e9      	b.n	800cca8 <_fwalk_sglue+0x10>

0800ccd4 <sniprintf>:
 800ccd4:	b40c      	push	{r2, r3}
 800ccd6:	b530      	push	{r4, r5, lr}
 800ccd8:	4b18      	ldr	r3, [pc, #96]	@ (800cd3c <sniprintf+0x68>)
 800ccda:	1e0c      	subs	r4, r1, #0
 800ccdc:	681d      	ldr	r5, [r3, #0]
 800ccde:	b09d      	sub	sp, #116	@ 0x74
 800cce0:	da08      	bge.n	800ccf4 <sniprintf+0x20>
 800cce2:	238b      	movs	r3, #139	@ 0x8b
 800cce4:	602b      	str	r3, [r5, #0]
 800cce6:	f04f 30ff 	mov.w	r0, #4294967295
 800ccea:	b01d      	add	sp, #116	@ 0x74
 800ccec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ccf0:	b002      	add	sp, #8
 800ccf2:	4770      	bx	lr
 800ccf4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ccf8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ccfc:	f04f 0300 	mov.w	r3, #0
 800cd00:	931b      	str	r3, [sp, #108]	@ 0x6c
 800cd02:	bf14      	ite	ne
 800cd04:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cd08:	4623      	moveq	r3, r4
 800cd0a:	9304      	str	r3, [sp, #16]
 800cd0c:	9307      	str	r3, [sp, #28]
 800cd0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cd12:	9002      	str	r0, [sp, #8]
 800cd14:	9006      	str	r0, [sp, #24]
 800cd16:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cd1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cd1c:	ab21      	add	r3, sp, #132	@ 0x84
 800cd1e:	a902      	add	r1, sp, #8
 800cd20:	4628      	mov	r0, r5
 800cd22:	9301      	str	r3, [sp, #4]
 800cd24:	f002 fc4a 	bl	800f5bc <_svfiprintf_r>
 800cd28:	1c43      	adds	r3, r0, #1
 800cd2a:	bfbc      	itt	lt
 800cd2c:	238b      	movlt	r3, #139	@ 0x8b
 800cd2e:	602b      	strlt	r3, [r5, #0]
 800cd30:	2c00      	cmp	r4, #0
 800cd32:	d0da      	beq.n	800ccea <sniprintf+0x16>
 800cd34:	9b02      	ldr	r3, [sp, #8]
 800cd36:	2200      	movs	r2, #0
 800cd38:	701a      	strb	r2, [r3, #0]
 800cd3a:	e7d6      	b.n	800ccea <sniprintf+0x16>
 800cd3c:	20000060 	.word	0x20000060

0800cd40 <siprintf>:
 800cd40:	b40e      	push	{r1, r2, r3}
 800cd42:	b510      	push	{r4, lr}
 800cd44:	b09d      	sub	sp, #116	@ 0x74
 800cd46:	ab1f      	add	r3, sp, #124	@ 0x7c
 800cd48:	9002      	str	r0, [sp, #8]
 800cd4a:	9006      	str	r0, [sp, #24]
 800cd4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cd50:	480a      	ldr	r0, [pc, #40]	@ (800cd7c <siprintf+0x3c>)
 800cd52:	9107      	str	r1, [sp, #28]
 800cd54:	9104      	str	r1, [sp, #16]
 800cd56:	490a      	ldr	r1, [pc, #40]	@ (800cd80 <siprintf+0x40>)
 800cd58:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd5c:	9105      	str	r1, [sp, #20]
 800cd5e:	2400      	movs	r4, #0
 800cd60:	a902      	add	r1, sp, #8
 800cd62:	6800      	ldr	r0, [r0, #0]
 800cd64:	9301      	str	r3, [sp, #4]
 800cd66:	941b      	str	r4, [sp, #108]	@ 0x6c
 800cd68:	f002 fc28 	bl	800f5bc <_svfiprintf_r>
 800cd6c:	9b02      	ldr	r3, [sp, #8]
 800cd6e:	701c      	strb	r4, [r3, #0]
 800cd70:	b01d      	add	sp, #116	@ 0x74
 800cd72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd76:	b003      	add	sp, #12
 800cd78:	4770      	bx	lr
 800cd7a:	bf00      	nop
 800cd7c:	20000060 	.word	0x20000060
 800cd80:	ffff0208 	.word	0xffff0208

0800cd84 <__sread>:
 800cd84:	b510      	push	{r4, lr}
 800cd86:	460c      	mov	r4, r1
 800cd88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd8c:	f000 f8ce 	bl	800cf2c <_read_r>
 800cd90:	2800      	cmp	r0, #0
 800cd92:	bfab      	itete	ge
 800cd94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cd96:	89a3      	ldrhlt	r3, [r4, #12]
 800cd98:	181b      	addge	r3, r3, r0
 800cd9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cd9e:	bfac      	ite	ge
 800cda0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cda2:	81a3      	strhlt	r3, [r4, #12]
 800cda4:	bd10      	pop	{r4, pc}

0800cda6 <__swrite>:
 800cda6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdaa:	461f      	mov	r7, r3
 800cdac:	898b      	ldrh	r3, [r1, #12]
 800cdae:	05db      	lsls	r3, r3, #23
 800cdb0:	4605      	mov	r5, r0
 800cdb2:	460c      	mov	r4, r1
 800cdb4:	4616      	mov	r6, r2
 800cdb6:	d505      	bpl.n	800cdc4 <__swrite+0x1e>
 800cdb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdbc:	2302      	movs	r3, #2
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	f000 f8a2 	bl	800cf08 <_lseek_r>
 800cdc4:	89a3      	ldrh	r3, [r4, #12]
 800cdc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cdce:	81a3      	strh	r3, [r4, #12]
 800cdd0:	4632      	mov	r2, r6
 800cdd2:	463b      	mov	r3, r7
 800cdd4:	4628      	mov	r0, r5
 800cdd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdda:	f000 b8b9 	b.w	800cf50 <_write_r>

0800cdde <__sseek>:
 800cdde:	b510      	push	{r4, lr}
 800cde0:	460c      	mov	r4, r1
 800cde2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cde6:	f000 f88f 	bl	800cf08 <_lseek_r>
 800cdea:	1c43      	adds	r3, r0, #1
 800cdec:	89a3      	ldrh	r3, [r4, #12]
 800cdee:	bf15      	itete	ne
 800cdf0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cdf2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cdf6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cdfa:	81a3      	strheq	r3, [r4, #12]
 800cdfc:	bf18      	it	ne
 800cdfe:	81a3      	strhne	r3, [r4, #12]
 800ce00:	bd10      	pop	{r4, pc}

0800ce02 <__sclose>:
 800ce02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce06:	f000 b86f 	b.w	800cee8 <_close_r>

0800ce0a <_vsniprintf_r>:
 800ce0a:	b530      	push	{r4, r5, lr}
 800ce0c:	4614      	mov	r4, r2
 800ce0e:	2c00      	cmp	r4, #0
 800ce10:	b09b      	sub	sp, #108	@ 0x6c
 800ce12:	4605      	mov	r5, r0
 800ce14:	461a      	mov	r2, r3
 800ce16:	da05      	bge.n	800ce24 <_vsniprintf_r+0x1a>
 800ce18:	238b      	movs	r3, #139	@ 0x8b
 800ce1a:	6003      	str	r3, [r0, #0]
 800ce1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce20:	b01b      	add	sp, #108	@ 0x6c
 800ce22:	bd30      	pop	{r4, r5, pc}
 800ce24:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ce28:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ce2c:	f04f 0300 	mov.w	r3, #0
 800ce30:	9319      	str	r3, [sp, #100]	@ 0x64
 800ce32:	bf14      	ite	ne
 800ce34:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ce38:	4623      	moveq	r3, r4
 800ce3a:	9302      	str	r3, [sp, #8]
 800ce3c:	9305      	str	r3, [sp, #20]
 800ce3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ce42:	9100      	str	r1, [sp, #0]
 800ce44:	9104      	str	r1, [sp, #16]
 800ce46:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ce4a:	4669      	mov	r1, sp
 800ce4c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ce4e:	f002 fbb5 	bl	800f5bc <_svfiprintf_r>
 800ce52:	1c43      	adds	r3, r0, #1
 800ce54:	bfbc      	itt	lt
 800ce56:	238b      	movlt	r3, #139	@ 0x8b
 800ce58:	602b      	strlt	r3, [r5, #0]
 800ce5a:	2c00      	cmp	r4, #0
 800ce5c:	d0e0      	beq.n	800ce20 <_vsniprintf_r+0x16>
 800ce5e:	9b00      	ldr	r3, [sp, #0]
 800ce60:	2200      	movs	r2, #0
 800ce62:	701a      	strb	r2, [r3, #0]
 800ce64:	e7dc      	b.n	800ce20 <_vsniprintf_r+0x16>
	...

0800ce68 <vsniprintf>:
 800ce68:	b507      	push	{r0, r1, r2, lr}
 800ce6a:	9300      	str	r3, [sp, #0]
 800ce6c:	4613      	mov	r3, r2
 800ce6e:	460a      	mov	r2, r1
 800ce70:	4601      	mov	r1, r0
 800ce72:	4803      	ldr	r0, [pc, #12]	@ (800ce80 <vsniprintf+0x18>)
 800ce74:	6800      	ldr	r0, [r0, #0]
 800ce76:	f7ff ffc8 	bl	800ce0a <_vsniprintf_r>
 800ce7a:	b003      	add	sp, #12
 800ce7c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ce80:	20000060 	.word	0x20000060

0800ce84 <memset>:
 800ce84:	4402      	add	r2, r0
 800ce86:	4603      	mov	r3, r0
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d100      	bne.n	800ce8e <memset+0xa>
 800ce8c:	4770      	bx	lr
 800ce8e:	f803 1b01 	strb.w	r1, [r3], #1
 800ce92:	e7f9      	b.n	800ce88 <memset+0x4>

0800ce94 <strncat>:
 800ce94:	b530      	push	{r4, r5, lr}
 800ce96:	4604      	mov	r4, r0
 800ce98:	7825      	ldrb	r5, [r4, #0]
 800ce9a:	4623      	mov	r3, r4
 800ce9c:	3401      	adds	r4, #1
 800ce9e:	2d00      	cmp	r5, #0
 800cea0:	d1fa      	bne.n	800ce98 <strncat+0x4>
 800cea2:	3a01      	subs	r2, #1
 800cea4:	d304      	bcc.n	800ceb0 <strncat+0x1c>
 800cea6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ceaa:	f803 4b01 	strb.w	r4, [r3], #1
 800ceae:	b904      	cbnz	r4, 800ceb2 <strncat+0x1e>
 800ceb0:	bd30      	pop	{r4, r5, pc}
 800ceb2:	2a00      	cmp	r2, #0
 800ceb4:	d1f5      	bne.n	800cea2 <strncat+0xe>
 800ceb6:	701a      	strb	r2, [r3, #0]
 800ceb8:	e7f3      	b.n	800cea2 <strncat+0xe>

0800ceba <strncpy>:
 800ceba:	b510      	push	{r4, lr}
 800cebc:	3901      	subs	r1, #1
 800cebe:	4603      	mov	r3, r0
 800cec0:	b132      	cbz	r2, 800ced0 <strncpy+0x16>
 800cec2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cec6:	f803 4b01 	strb.w	r4, [r3], #1
 800ceca:	3a01      	subs	r2, #1
 800cecc:	2c00      	cmp	r4, #0
 800cece:	d1f7      	bne.n	800cec0 <strncpy+0x6>
 800ced0:	441a      	add	r2, r3
 800ced2:	2100      	movs	r1, #0
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d100      	bne.n	800ceda <strncpy+0x20>
 800ced8:	bd10      	pop	{r4, pc}
 800ceda:	f803 1b01 	strb.w	r1, [r3], #1
 800cede:	e7f9      	b.n	800ced4 <strncpy+0x1a>

0800cee0 <_localeconv_r>:
 800cee0:	4800      	ldr	r0, [pc, #0]	@ (800cee4 <_localeconv_r+0x4>)
 800cee2:	4770      	bx	lr
 800cee4:	200001a0 	.word	0x200001a0

0800cee8 <_close_r>:
 800cee8:	b538      	push	{r3, r4, r5, lr}
 800ceea:	4d06      	ldr	r5, [pc, #24]	@ (800cf04 <_close_r+0x1c>)
 800ceec:	2300      	movs	r3, #0
 800ceee:	4604      	mov	r4, r0
 800cef0:	4608      	mov	r0, r1
 800cef2:	602b      	str	r3, [r5, #0]
 800cef4:	f7f7 fb4d 	bl	8004592 <_close>
 800cef8:	1c43      	adds	r3, r0, #1
 800cefa:	d102      	bne.n	800cf02 <_close_r+0x1a>
 800cefc:	682b      	ldr	r3, [r5, #0]
 800cefe:	b103      	cbz	r3, 800cf02 <_close_r+0x1a>
 800cf00:	6023      	str	r3, [r4, #0]
 800cf02:	bd38      	pop	{r3, r4, r5, pc}
 800cf04:	20000820 	.word	0x20000820

0800cf08 <_lseek_r>:
 800cf08:	b538      	push	{r3, r4, r5, lr}
 800cf0a:	4d07      	ldr	r5, [pc, #28]	@ (800cf28 <_lseek_r+0x20>)
 800cf0c:	4604      	mov	r4, r0
 800cf0e:	4608      	mov	r0, r1
 800cf10:	4611      	mov	r1, r2
 800cf12:	2200      	movs	r2, #0
 800cf14:	602a      	str	r2, [r5, #0]
 800cf16:	461a      	mov	r2, r3
 800cf18:	f7f7 fb62 	bl	80045e0 <_lseek>
 800cf1c:	1c43      	adds	r3, r0, #1
 800cf1e:	d102      	bne.n	800cf26 <_lseek_r+0x1e>
 800cf20:	682b      	ldr	r3, [r5, #0]
 800cf22:	b103      	cbz	r3, 800cf26 <_lseek_r+0x1e>
 800cf24:	6023      	str	r3, [r4, #0]
 800cf26:	bd38      	pop	{r3, r4, r5, pc}
 800cf28:	20000820 	.word	0x20000820

0800cf2c <_read_r>:
 800cf2c:	b538      	push	{r3, r4, r5, lr}
 800cf2e:	4d07      	ldr	r5, [pc, #28]	@ (800cf4c <_read_r+0x20>)
 800cf30:	4604      	mov	r4, r0
 800cf32:	4608      	mov	r0, r1
 800cf34:	4611      	mov	r1, r2
 800cf36:	2200      	movs	r2, #0
 800cf38:	602a      	str	r2, [r5, #0]
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	f7f7 faf0 	bl	8004520 <_read>
 800cf40:	1c43      	adds	r3, r0, #1
 800cf42:	d102      	bne.n	800cf4a <_read_r+0x1e>
 800cf44:	682b      	ldr	r3, [r5, #0]
 800cf46:	b103      	cbz	r3, 800cf4a <_read_r+0x1e>
 800cf48:	6023      	str	r3, [r4, #0]
 800cf4a:	bd38      	pop	{r3, r4, r5, pc}
 800cf4c:	20000820 	.word	0x20000820

0800cf50 <_write_r>:
 800cf50:	b538      	push	{r3, r4, r5, lr}
 800cf52:	4d07      	ldr	r5, [pc, #28]	@ (800cf70 <_write_r+0x20>)
 800cf54:	4604      	mov	r4, r0
 800cf56:	4608      	mov	r0, r1
 800cf58:	4611      	mov	r1, r2
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	602a      	str	r2, [r5, #0]
 800cf5e:	461a      	mov	r2, r3
 800cf60:	f7f7 fafb 	bl	800455a <_write>
 800cf64:	1c43      	adds	r3, r0, #1
 800cf66:	d102      	bne.n	800cf6e <_write_r+0x1e>
 800cf68:	682b      	ldr	r3, [r5, #0]
 800cf6a:	b103      	cbz	r3, 800cf6e <_write_r+0x1e>
 800cf6c:	6023      	str	r3, [r4, #0]
 800cf6e:	bd38      	pop	{r3, r4, r5, pc}
 800cf70:	20000820 	.word	0x20000820

0800cf74 <__errno>:
 800cf74:	4b01      	ldr	r3, [pc, #4]	@ (800cf7c <__errno+0x8>)
 800cf76:	6818      	ldr	r0, [r3, #0]
 800cf78:	4770      	bx	lr
 800cf7a:	bf00      	nop
 800cf7c:	20000060 	.word	0x20000060

0800cf80 <__libc_init_array>:
 800cf80:	b570      	push	{r4, r5, r6, lr}
 800cf82:	4d0d      	ldr	r5, [pc, #52]	@ (800cfb8 <__libc_init_array+0x38>)
 800cf84:	4c0d      	ldr	r4, [pc, #52]	@ (800cfbc <__libc_init_array+0x3c>)
 800cf86:	1b64      	subs	r4, r4, r5
 800cf88:	10a4      	asrs	r4, r4, #2
 800cf8a:	2600      	movs	r6, #0
 800cf8c:	42a6      	cmp	r6, r4
 800cf8e:	d109      	bne.n	800cfa4 <__libc_init_array+0x24>
 800cf90:	4d0b      	ldr	r5, [pc, #44]	@ (800cfc0 <__libc_init_array+0x40>)
 800cf92:	4c0c      	ldr	r4, [pc, #48]	@ (800cfc4 <__libc_init_array+0x44>)
 800cf94:	f003 fb76 	bl	8010684 <_init>
 800cf98:	1b64      	subs	r4, r4, r5
 800cf9a:	10a4      	asrs	r4, r4, #2
 800cf9c:	2600      	movs	r6, #0
 800cf9e:	42a6      	cmp	r6, r4
 800cfa0:	d105      	bne.n	800cfae <__libc_init_array+0x2e>
 800cfa2:	bd70      	pop	{r4, r5, r6, pc}
 800cfa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800cfa8:	4798      	blx	r3
 800cfaa:	3601      	adds	r6, #1
 800cfac:	e7ee      	b.n	800cf8c <__libc_init_array+0xc>
 800cfae:	f855 3b04 	ldr.w	r3, [r5], #4
 800cfb2:	4798      	blx	r3
 800cfb4:	3601      	adds	r6, #1
 800cfb6:	e7f2      	b.n	800cf9e <__libc_init_array+0x1e>
 800cfb8:	08011ecc 	.word	0x08011ecc
 800cfbc:	08011ecc 	.word	0x08011ecc
 800cfc0:	08011ecc 	.word	0x08011ecc
 800cfc4:	08011ed0 	.word	0x08011ed0

0800cfc8 <__retarget_lock_init_recursive>:
 800cfc8:	4770      	bx	lr

0800cfca <__retarget_lock_acquire_recursive>:
 800cfca:	4770      	bx	lr

0800cfcc <__retarget_lock_release_recursive>:
 800cfcc:	4770      	bx	lr

0800cfce <memcpy>:
 800cfce:	440a      	add	r2, r1
 800cfd0:	4291      	cmp	r1, r2
 800cfd2:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfd6:	d100      	bne.n	800cfda <memcpy+0xc>
 800cfd8:	4770      	bx	lr
 800cfda:	b510      	push	{r4, lr}
 800cfdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cfe4:	4291      	cmp	r1, r2
 800cfe6:	d1f9      	bne.n	800cfdc <memcpy+0xe>
 800cfe8:	bd10      	pop	{r4, pc}
	...

0800cfec <nanf>:
 800cfec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cff4 <nanf+0x8>
 800cff0:	4770      	bx	lr
 800cff2:	bf00      	nop
 800cff4:	7fc00000 	.word	0x7fc00000

0800cff8 <quorem>:
 800cff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cffc:	6903      	ldr	r3, [r0, #16]
 800cffe:	690c      	ldr	r4, [r1, #16]
 800d000:	42a3      	cmp	r3, r4
 800d002:	4607      	mov	r7, r0
 800d004:	db7e      	blt.n	800d104 <quorem+0x10c>
 800d006:	3c01      	subs	r4, #1
 800d008:	f101 0814 	add.w	r8, r1, #20
 800d00c:	00a3      	lsls	r3, r4, #2
 800d00e:	f100 0514 	add.w	r5, r0, #20
 800d012:	9300      	str	r3, [sp, #0]
 800d014:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d018:	9301      	str	r3, [sp, #4]
 800d01a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d01e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d022:	3301      	adds	r3, #1
 800d024:	429a      	cmp	r2, r3
 800d026:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d02a:	fbb2 f6f3 	udiv	r6, r2, r3
 800d02e:	d32e      	bcc.n	800d08e <quorem+0x96>
 800d030:	f04f 0a00 	mov.w	sl, #0
 800d034:	46c4      	mov	ip, r8
 800d036:	46ae      	mov	lr, r5
 800d038:	46d3      	mov	fp, sl
 800d03a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d03e:	b298      	uxth	r0, r3
 800d040:	fb06 a000 	mla	r0, r6, r0, sl
 800d044:	0c02      	lsrs	r2, r0, #16
 800d046:	0c1b      	lsrs	r3, r3, #16
 800d048:	fb06 2303 	mla	r3, r6, r3, r2
 800d04c:	f8de 2000 	ldr.w	r2, [lr]
 800d050:	b280      	uxth	r0, r0
 800d052:	b292      	uxth	r2, r2
 800d054:	1a12      	subs	r2, r2, r0
 800d056:	445a      	add	r2, fp
 800d058:	f8de 0000 	ldr.w	r0, [lr]
 800d05c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d060:	b29b      	uxth	r3, r3
 800d062:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d066:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d06a:	b292      	uxth	r2, r2
 800d06c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d070:	45e1      	cmp	r9, ip
 800d072:	f84e 2b04 	str.w	r2, [lr], #4
 800d076:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d07a:	d2de      	bcs.n	800d03a <quorem+0x42>
 800d07c:	9b00      	ldr	r3, [sp, #0]
 800d07e:	58eb      	ldr	r3, [r5, r3]
 800d080:	b92b      	cbnz	r3, 800d08e <quorem+0x96>
 800d082:	9b01      	ldr	r3, [sp, #4]
 800d084:	3b04      	subs	r3, #4
 800d086:	429d      	cmp	r5, r3
 800d088:	461a      	mov	r2, r3
 800d08a:	d32f      	bcc.n	800d0ec <quorem+0xf4>
 800d08c:	613c      	str	r4, [r7, #16]
 800d08e:	4638      	mov	r0, r7
 800d090:	f001 f9c6 	bl	800e420 <__mcmp>
 800d094:	2800      	cmp	r0, #0
 800d096:	db25      	blt.n	800d0e4 <quorem+0xec>
 800d098:	4629      	mov	r1, r5
 800d09a:	2000      	movs	r0, #0
 800d09c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d0a0:	f8d1 c000 	ldr.w	ip, [r1]
 800d0a4:	fa1f fe82 	uxth.w	lr, r2
 800d0a8:	fa1f f38c 	uxth.w	r3, ip
 800d0ac:	eba3 030e 	sub.w	r3, r3, lr
 800d0b0:	4403      	add	r3, r0
 800d0b2:	0c12      	lsrs	r2, r2, #16
 800d0b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d0b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d0bc:	b29b      	uxth	r3, r3
 800d0be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0c2:	45c1      	cmp	r9, r8
 800d0c4:	f841 3b04 	str.w	r3, [r1], #4
 800d0c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d0cc:	d2e6      	bcs.n	800d09c <quorem+0xa4>
 800d0ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d0d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d0d6:	b922      	cbnz	r2, 800d0e2 <quorem+0xea>
 800d0d8:	3b04      	subs	r3, #4
 800d0da:	429d      	cmp	r5, r3
 800d0dc:	461a      	mov	r2, r3
 800d0de:	d30b      	bcc.n	800d0f8 <quorem+0x100>
 800d0e0:	613c      	str	r4, [r7, #16]
 800d0e2:	3601      	adds	r6, #1
 800d0e4:	4630      	mov	r0, r6
 800d0e6:	b003      	add	sp, #12
 800d0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ec:	6812      	ldr	r2, [r2, #0]
 800d0ee:	3b04      	subs	r3, #4
 800d0f0:	2a00      	cmp	r2, #0
 800d0f2:	d1cb      	bne.n	800d08c <quorem+0x94>
 800d0f4:	3c01      	subs	r4, #1
 800d0f6:	e7c6      	b.n	800d086 <quorem+0x8e>
 800d0f8:	6812      	ldr	r2, [r2, #0]
 800d0fa:	3b04      	subs	r3, #4
 800d0fc:	2a00      	cmp	r2, #0
 800d0fe:	d1ef      	bne.n	800d0e0 <quorem+0xe8>
 800d100:	3c01      	subs	r4, #1
 800d102:	e7ea      	b.n	800d0da <quorem+0xe2>
 800d104:	2000      	movs	r0, #0
 800d106:	e7ee      	b.n	800d0e6 <quorem+0xee>

0800d108 <_dtoa_r>:
 800d108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d10c:	69c7      	ldr	r7, [r0, #28]
 800d10e:	b097      	sub	sp, #92	@ 0x5c
 800d110:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d114:	ec55 4b10 	vmov	r4, r5, d0
 800d118:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d11a:	9107      	str	r1, [sp, #28]
 800d11c:	4681      	mov	r9, r0
 800d11e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d120:	9311      	str	r3, [sp, #68]	@ 0x44
 800d122:	b97f      	cbnz	r7, 800d144 <_dtoa_r+0x3c>
 800d124:	2010      	movs	r0, #16
 800d126:	f000 fe09 	bl	800dd3c <malloc>
 800d12a:	4602      	mov	r2, r0
 800d12c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d130:	b920      	cbnz	r0, 800d13c <_dtoa_r+0x34>
 800d132:	4ba9      	ldr	r3, [pc, #676]	@ (800d3d8 <_dtoa_r+0x2d0>)
 800d134:	21ef      	movs	r1, #239	@ 0xef
 800d136:	48a9      	ldr	r0, [pc, #676]	@ (800d3dc <_dtoa_r+0x2d4>)
 800d138:	f002 fc2e 	bl	800f998 <__assert_func>
 800d13c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d140:	6007      	str	r7, [r0, #0]
 800d142:	60c7      	str	r7, [r0, #12]
 800d144:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d148:	6819      	ldr	r1, [r3, #0]
 800d14a:	b159      	cbz	r1, 800d164 <_dtoa_r+0x5c>
 800d14c:	685a      	ldr	r2, [r3, #4]
 800d14e:	604a      	str	r2, [r1, #4]
 800d150:	2301      	movs	r3, #1
 800d152:	4093      	lsls	r3, r2
 800d154:	608b      	str	r3, [r1, #8]
 800d156:	4648      	mov	r0, r9
 800d158:	f000 fee6 	bl	800df28 <_Bfree>
 800d15c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d160:	2200      	movs	r2, #0
 800d162:	601a      	str	r2, [r3, #0]
 800d164:	1e2b      	subs	r3, r5, #0
 800d166:	bfb9      	ittee	lt
 800d168:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d16c:	9305      	strlt	r3, [sp, #20]
 800d16e:	2300      	movge	r3, #0
 800d170:	6033      	strge	r3, [r6, #0]
 800d172:	9f05      	ldr	r7, [sp, #20]
 800d174:	4b9a      	ldr	r3, [pc, #616]	@ (800d3e0 <_dtoa_r+0x2d8>)
 800d176:	bfbc      	itt	lt
 800d178:	2201      	movlt	r2, #1
 800d17a:	6032      	strlt	r2, [r6, #0]
 800d17c:	43bb      	bics	r3, r7
 800d17e:	d112      	bne.n	800d1a6 <_dtoa_r+0x9e>
 800d180:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d182:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d186:	6013      	str	r3, [r2, #0]
 800d188:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d18c:	4323      	orrs	r3, r4
 800d18e:	f000 855a 	beq.w	800dc46 <_dtoa_r+0xb3e>
 800d192:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d194:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d3f4 <_dtoa_r+0x2ec>
 800d198:	2b00      	cmp	r3, #0
 800d19a:	f000 855c 	beq.w	800dc56 <_dtoa_r+0xb4e>
 800d19e:	f10a 0303 	add.w	r3, sl, #3
 800d1a2:	f000 bd56 	b.w	800dc52 <_dtoa_r+0xb4a>
 800d1a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	ec51 0b17 	vmov	r0, r1, d7
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d1b6:	f7f3 fc87 	bl	8000ac8 <__aeabi_dcmpeq>
 800d1ba:	4680      	mov	r8, r0
 800d1bc:	b158      	cbz	r0, 800d1d6 <_dtoa_r+0xce>
 800d1be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d1c0:	2301      	movs	r3, #1
 800d1c2:	6013      	str	r3, [r2, #0]
 800d1c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d1c6:	b113      	cbz	r3, 800d1ce <_dtoa_r+0xc6>
 800d1c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d1ca:	4b86      	ldr	r3, [pc, #536]	@ (800d3e4 <_dtoa_r+0x2dc>)
 800d1cc:	6013      	str	r3, [r2, #0]
 800d1ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d3f8 <_dtoa_r+0x2f0>
 800d1d2:	f000 bd40 	b.w	800dc56 <_dtoa_r+0xb4e>
 800d1d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d1da:	aa14      	add	r2, sp, #80	@ 0x50
 800d1dc:	a915      	add	r1, sp, #84	@ 0x54
 800d1de:	4648      	mov	r0, r9
 800d1e0:	f001 fa3e 	bl	800e660 <__d2b>
 800d1e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d1e8:	9002      	str	r0, [sp, #8]
 800d1ea:	2e00      	cmp	r6, #0
 800d1ec:	d078      	beq.n	800d2e0 <_dtoa_r+0x1d8>
 800d1ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d1f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d1f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d1fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d200:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d204:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d208:	4619      	mov	r1, r3
 800d20a:	2200      	movs	r2, #0
 800d20c:	4b76      	ldr	r3, [pc, #472]	@ (800d3e8 <_dtoa_r+0x2e0>)
 800d20e:	f7f3 f83b 	bl	8000288 <__aeabi_dsub>
 800d212:	a36b      	add	r3, pc, #428	@ (adr r3, 800d3c0 <_dtoa_r+0x2b8>)
 800d214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d218:	f7f3 f9ee 	bl	80005f8 <__aeabi_dmul>
 800d21c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d3c8 <_dtoa_r+0x2c0>)
 800d21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d222:	f7f3 f833 	bl	800028c <__adddf3>
 800d226:	4604      	mov	r4, r0
 800d228:	4630      	mov	r0, r6
 800d22a:	460d      	mov	r5, r1
 800d22c:	f7f3 f97a 	bl	8000524 <__aeabi_i2d>
 800d230:	a367      	add	r3, pc, #412	@ (adr r3, 800d3d0 <_dtoa_r+0x2c8>)
 800d232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d236:	f7f3 f9df 	bl	80005f8 <__aeabi_dmul>
 800d23a:	4602      	mov	r2, r0
 800d23c:	460b      	mov	r3, r1
 800d23e:	4620      	mov	r0, r4
 800d240:	4629      	mov	r1, r5
 800d242:	f7f3 f823 	bl	800028c <__adddf3>
 800d246:	4604      	mov	r4, r0
 800d248:	460d      	mov	r5, r1
 800d24a:	f7f3 fc85 	bl	8000b58 <__aeabi_d2iz>
 800d24e:	2200      	movs	r2, #0
 800d250:	4607      	mov	r7, r0
 800d252:	2300      	movs	r3, #0
 800d254:	4620      	mov	r0, r4
 800d256:	4629      	mov	r1, r5
 800d258:	f7f3 fc40 	bl	8000adc <__aeabi_dcmplt>
 800d25c:	b140      	cbz	r0, 800d270 <_dtoa_r+0x168>
 800d25e:	4638      	mov	r0, r7
 800d260:	f7f3 f960 	bl	8000524 <__aeabi_i2d>
 800d264:	4622      	mov	r2, r4
 800d266:	462b      	mov	r3, r5
 800d268:	f7f3 fc2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d26c:	b900      	cbnz	r0, 800d270 <_dtoa_r+0x168>
 800d26e:	3f01      	subs	r7, #1
 800d270:	2f16      	cmp	r7, #22
 800d272:	d852      	bhi.n	800d31a <_dtoa_r+0x212>
 800d274:	4b5d      	ldr	r3, [pc, #372]	@ (800d3ec <_dtoa_r+0x2e4>)
 800d276:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d27e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d282:	f7f3 fc2b 	bl	8000adc <__aeabi_dcmplt>
 800d286:	2800      	cmp	r0, #0
 800d288:	d049      	beq.n	800d31e <_dtoa_r+0x216>
 800d28a:	3f01      	subs	r7, #1
 800d28c:	2300      	movs	r3, #0
 800d28e:	9310      	str	r3, [sp, #64]	@ 0x40
 800d290:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d292:	1b9b      	subs	r3, r3, r6
 800d294:	1e5a      	subs	r2, r3, #1
 800d296:	bf45      	ittet	mi
 800d298:	f1c3 0301 	rsbmi	r3, r3, #1
 800d29c:	9300      	strmi	r3, [sp, #0]
 800d29e:	2300      	movpl	r3, #0
 800d2a0:	2300      	movmi	r3, #0
 800d2a2:	9206      	str	r2, [sp, #24]
 800d2a4:	bf54      	ite	pl
 800d2a6:	9300      	strpl	r3, [sp, #0]
 800d2a8:	9306      	strmi	r3, [sp, #24]
 800d2aa:	2f00      	cmp	r7, #0
 800d2ac:	db39      	blt.n	800d322 <_dtoa_r+0x21a>
 800d2ae:	9b06      	ldr	r3, [sp, #24]
 800d2b0:	970d      	str	r7, [sp, #52]	@ 0x34
 800d2b2:	443b      	add	r3, r7
 800d2b4:	9306      	str	r3, [sp, #24]
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	9308      	str	r3, [sp, #32]
 800d2ba:	9b07      	ldr	r3, [sp, #28]
 800d2bc:	2b09      	cmp	r3, #9
 800d2be:	d863      	bhi.n	800d388 <_dtoa_r+0x280>
 800d2c0:	2b05      	cmp	r3, #5
 800d2c2:	bfc4      	itt	gt
 800d2c4:	3b04      	subgt	r3, #4
 800d2c6:	9307      	strgt	r3, [sp, #28]
 800d2c8:	9b07      	ldr	r3, [sp, #28]
 800d2ca:	f1a3 0302 	sub.w	r3, r3, #2
 800d2ce:	bfcc      	ite	gt
 800d2d0:	2400      	movgt	r4, #0
 800d2d2:	2401      	movle	r4, #1
 800d2d4:	2b03      	cmp	r3, #3
 800d2d6:	d863      	bhi.n	800d3a0 <_dtoa_r+0x298>
 800d2d8:	e8df f003 	tbb	[pc, r3]
 800d2dc:	2b375452 	.word	0x2b375452
 800d2e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d2e4:	441e      	add	r6, r3
 800d2e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d2ea:	2b20      	cmp	r3, #32
 800d2ec:	bfc1      	itttt	gt
 800d2ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d2f2:	409f      	lslgt	r7, r3
 800d2f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d2f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d2fc:	bfd6      	itet	le
 800d2fe:	f1c3 0320 	rsble	r3, r3, #32
 800d302:	ea47 0003 	orrgt.w	r0, r7, r3
 800d306:	fa04 f003 	lslle.w	r0, r4, r3
 800d30a:	f7f3 f8fb 	bl	8000504 <__aeabi_ui2d>
 800d30e:	2201      	movs	r2, #1
 800d310:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d314:	3e01      	subs	r6, #1
 800d316:	9212      	str	r2, [sp, #72]	@ 0x48
 800d318:	e776      	b.n	800d208 <_dtoa_r+0x100>
 800d31a:	2301      	movs	r3, #1
 800d31c:	e7b7      	b.n	800d28e <_dtoa_r+0x186>
 800d31e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d320:	e7b6      	b.n	800d290 <_dtoa_r+0x188>
 800d322:	9b00      	ldr	r3, [sp, #0]
 800d324:	1bdb      	subs	r3, r3, r7
 800d326:	9300      	str	r3, [sp, #0]
 800d328:	427b      	negs	r3, r7
 800d32a:	9308      	str	r3, [sp, #32]
 800d32c:	2300      	movs	r3, #0
 800d32e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d330:	e7c3      	b.n	800d2ba <_dtoa_r+0x1b2>
 800d332:	2301      	movs	r3, #1
 800d334:	9309      	str	r3, [sp, #36]	@ 0x24
 800d336:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d338:	eb07 0b03 	add.w	fp, r7, r3
 800d33c:	f10b 0301 	add.w	r3, fp, #1
 800d340:	2b01      	cmp	r3, #1
 800d342:	9303      	str	r3, [sp, #12]
 800d344:	bfb8      	it	lt
 800d346:	2301      	movlt	r3, #1
 800d348:	e006      	b.n	800d358 <_dtoa_r+0x250>
 800d34a:	2301      	movs	r3, #1
 800d34c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d34e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d350:	2b00      	cmp	r3, #0
 800d352:	dd28      	ble.n	800d3a6 <_dtoa_r+0x29e>
 800d354:	469b      	mov	fp, r3
 800d356:	9303      	str	r3, [sp, #12]
 800d358:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d35c:	2100      	movs	r1, #0
 800d35e:	2204      	movs	r2, #4
 800d360:	f102 0514 	add.w	r5, r2, #20
 800d364:	429d      	cmp	r5, r3
 800d366:	d926      	bls.n	800d3b6 <_dtoa_r+0x2ae>
 800d368:	6041      	str	r1, [r0, #4]
 800d36a:	4648      	mov	r0, r9
 800d36c:	f000 fd9c 	bl	800dea8 <_Balloc>
 800d370:	4682      	mov	sl, r0
 800d372:	2800      	cmp	r0, #0
 800d374:	d142      	bne.n	800d3fc <_dtoa_r+0x2f4>
 800d376:	4b1e      	ldr	r3, [pc, #120]	@ (800d3f0 <_dtoa_r+0x2e8>)
 800d378:	4602      	mov	r2, r0
 800d37a:	f240 11af 	movw	r1, #431	@ 0x1af
 800d37e:	e6da      	b.n	800d136 <_dtoa_r+0x2e>
 800d380:	2300      	movs	r3, #0
 800d382:	e7e3      	b.n	800d34c <_dtoa_r+0x244>
 800d384:	2300      	movs	r3, #0
 800d386:	e7d5      	b.n	800d334 <_dtoa_r+0x22c>
 800d388:	2401      	movs	r4, #1
 800d38a:	2300      	movs	r3, #0
 800d38c:	9307      	str	r3, [sp, #28]
 800d38e:	9409      	str	r4, [sp, #36]	@ 0x24
 800d390:	f04f 3bff 	mov.w	fp, #4294967295
 800d394:	2200      	movs	r2, #0
 800d396:	f8cd b00c 	str.w	fp, [sp, #12]
 800d39a:	2312      	movs	r3, #18
 800d39c:	920c      	str	r2, [sp, #48]	@ 0x30
 800d39e:	e7db      	b.n	800d358 <_dtoa_r+0x250>
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3a4:	e7f4      	b.n	800d390 <_dtoa_r+0x288>
 800d3a6:	f04f 0b01 	mov.w	fp, #1
 800d3aa:	f8cd b00c 	str.w	fp, [sp, #12]
 800d3ae:	465b      	mov	r3, fp
 800d3b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d3b4:	e7d0      	b.n	800d358 <_dtoa_r+0x250>
 800d3b6:	3101      	adds	r1, #1
 800d3b8:	0052      	lsls	r2, r2, #1
 800d3ba:	e7d1      	b.n	800d360 <_dtoa_r+0x258>
 800d3bc:	f3af 8000 	nop.w
 800d3c0:	636f4361 	.word	0x636f4361
 800d3c4:	3fd287a7 	.word	0x3fd287a7
 800d3c8:	8b60c8b3 	.word	0x8b60c8b3
 800d3cc:	3fc68a28 	.word	0x3fc68a28
 800d3d0:	509f79fb 	.word	0x509f79fb
 800d3d4:	3fd34413 	.word	0x3fd34413
 800d3d8:	08011ae2 	.word	0x08011ae2
 800d3dc:	08011af9 	.word	0x08011af9
 800d3e0:	7ff00000 	.word	0x7ff00000
 800d3e4:	08011aad 	.word	0x08011aad
 800d3e8:	3ff80000 	.word	0x3ff80000
 800d3ec:	08011ca8 	.word	0x08011ca8
 800d3f0:	08011b51 	.word	0x08011b51
 800d3f4:	08011ade 	.word	0x08011ade
 800d3f8:	08011aac 	.word	0x08011aac
 800d3fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d400:	6018      	str	r0, [r3, #0]
 800d402:	9b03      	ldr	r3, [sp, #12]
 800d404:	2b0e      	cmp	r3, #14
 800d406:	f200 80a1 	bhi.w	800d54c <_dtoa_r+0x444>
 800d40a:	2c00      	cmp	r4, #0
 800d40c:	f000 809e 	beq.w	800d54c <_dtoa_r+0x444>
 800d410:	2f00      	cmp	r7, #0
 800d412:	dd33      	ble.n	800d47c <_dtoa_r+0x374>
 800d414:	4b9c      	ldr	r3, [pc, #624]	@ (800d688 <_dtoa_r+0x580>)
 800d416:	f007 020f 	and.w	r2, r7, #15
 800d41a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d41e:	ed93 7b00 	vldr	d7, [r3]
 800d422:	05f8      	lsls	r0, r7, #23
 800d424:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d428:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d42c:	d516      	bpl.n	800d45c <_dtoa_r+0x354>
 800d42e:	4b97      	ldr	r3, [pc, #604]	@ (800d68c <_dtoa_r+0x584>)
 800d430:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d434:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d438:	f7f3 fa08 	bl	800084c <__aeabi_ddiv>
 800d43c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d440:	f004 040f 	and.w	r4, r4, #15
 800d444:	2603      	movs	r6, #3
 800d446:	4d91      	ldr	r5, [pc, #580]	@ (800d68c <_dtoa_r+0x584>)
 800d448:	b954      	cbnz	r4, 800d460 <_dtoa_r+0x358>
 800d44a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d44e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d452:	f7f3 f9fb 	bl	800084c <__aeabi_ddiv>
 800d456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d45a:	e028      	b.n	800d4ae <_dtoa_r+0x3a6>
 800d45c:	2602      	movs	r6, #2
 800d45e:	e7f2      	b.n	800d446 <_dtoa_r+0x33e>
 800d460:	07e1      	lsls	r1, r4, #31
 800d462:	d508      	bpl.n	800d476 <_dtoa_r+0x36e>
 800d464:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d468:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d46c:	f7f3 f8c4 	bl	80005f8 <__aeabi_dmul>
 800d470:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d474:	3601      	adds	r6, #1
 800d476:	1064      	asrs	r4, r4, #1
 800d478:	3508      	adds	r5, #8
 800d47a:	e7e5      	b.n	800d448 <_dtoa_r+0x340>
 800d47c:	f000 80af 	beq.w	800d5de <_dtoa_r+0x4d6>
 800d480:	427c      	negs	r4, r7
 800d482:	4b81      	ldr	r3, [pc, #516]	@ (800d688 <_dtoa_r+0x580>)
 800d484:	4d81      	ldr	r5, [pc, #516]	@ (800d68c <_dtoa_r+0x584>)
 800d486:	f004 020f 	and.w	r2, r4, #15
 800d48a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d492:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d496:	f7f3 f8af 	bl	80005f8 <__aeabi_dmul>
 800d49a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d49e:	1124      	asrs	r4, r4, #4
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	2602      	movs	r6, #2
 800d4a4:	2c00      	cmp	r4, #0
 800d4a6:	f040 808f 	bne.w	800d5c8 <_dtoa_r+0x4c0>
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d1d3      	bne.n	800d456 <_dtoa_r+0x34e>
 800d4ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d4b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	f000 8094 	beq.w	800d5e2 <_dtoa_r+0x4da>
 800d4ba:	4b75      	ldr	r3, [pc, #468]	@ (800d690 <_dtoa_r+0x588>)
 800d4bc:	2200      	movs	r2, #0
 800d4be:	4620      	mov	r0, r4
 800d4c0:	4629      	mov	r1, r5
 800d4c2:	f7f3 fb0b 	bl	8000adc <__aeabi_dcmplt>
 800d4c6:	2800      	cmp	r0, #0
 800d4c8:	f000 808b 	beq.w	800d5e2 <_dtoa_r+0x4da>
 800d4cc:	9b03      	ldr	r3, [sp, #12]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	f000 8087 	beq.w	800d5e2 <_dtoa_r+0x4da>
 800d4d4:	f1bb 0f00 	cmp.w	fp, #0
 800d4d8:	dd34      	ble.n	800d544 <_dtoa_r+0x43c>
 800d4da:	4620      	mov	r0, r4
 800d4dc:	4b6d      	ldr	r3, [pc, #436]	@ (800d694 <_dtoa_r+0x58c>)
 800d4de:	2200      	movs	r2, #0
 800d4e0:	4629      	mov	r1, r5
 800d4e2:	f7f3 f889 	bl	80005f8 <__aeabi_dmul>
 800d4e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d4ea:	f107 38ff 	add.w	r8, r7, #4294967295
 800d4ee:	3601      	adds	r6, #1
 800d4f0:	465c      	mov	r4, fp
 800d4f2:	4630      	mov	r0, r6
 800d4f4:	f7f3 f816 	bl	8000524 <__aeabi_i2d>
 800d4f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4fc:	f7f3 f87c 	bl	80005f8 <__aeabi_dmul>
 800d500:	4b65      	ldr	r3, [pc, #404]	@ (800d698 <_dtoa_r+0x590>)
 800d502:	2200      	movs	r2, #0
 800d504:	f7f2 fec2 	bl	800028c <__adddf3>
 800d508:	4605      	mov	r5, r0
 800d50a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d50e:	2c00      	cmp	r4, #0
 800d510:	d16a      	bne.n	800d5e8 <_dtoa_r+0x4e0>
 800d512:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d516:	4b61      	ldr	r3, [pc, #388]	@ (800d69c <_dtoa_r+0x594>)
 800d518:	2200      	movs	r2, #0
 800d51a:	f7f2 feb5 	bl	8000288 <__aeabi_dsub>
 800d51e:	4602      	mov	r2, r0
 800d520:	460b      	mov	r3, r1
 800d522:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d526:	462a      	mov	r2, r5
 800d528:	4633      	mov	r3, r6
 800d52a:	f7f3 faf5 	bl	8000b18 <__aeabi_dcmpgt>
 800d52e:	2800      	cmp	r0, #0
 800d530:	f040 8298 	bne.w	800da64 <_dtoa_r+0x95c>
 800d534:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d538:	462a      	mov	r2, r5
 800d53a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d53e:	f7f3 facd 	bl	8000adc <__aeabi_dcmplt>
 800d542:	bb38      	cbnz	r0, 800d594 <_dtoa_r+0x48c>
 800d544:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d548:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d54c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d54e:	2b00      	cmp	r3, #0
 800d550:	f2c0 8157 	blt.w	800d802 <_dtoa_r+0x6fa>
 800d554:	2f0e      	cmp	r7, #14
 800d556:	f300 8154 	bgt.w	800d802 <_dtoa_r+0x6fa>
 800d55a:	4b4b      	ldr	r3, [pc, #300]	@ (800d688 <_dtoa_r+0x580>)
 800d55c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d560:	ed93 7b00 	vldr	d7, [r3]
 800d564:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d566:	2b00      	cmp	r3, #0
 800d568:	ed8d 7b00 	vstr	d7, [sp]
 800d56c:	f280 80e5 	bge.w	800d73a <_dtoa_r+0x632>
 800d570:	9b03      	ldr	r3, [sp, #12]
 800d572:	2b00      	cmp	r3, #0
 800d574:	f300 80e1 	bgt.w	800d73a <_dtoa_r+0x632>
 800d578:	d10c      	bne.n	800d594 <_dtoa_r+0x48c>
 800d57a:	4b48      	ldr	r3, [pc, #288]	@ (800d69c <_dtoa_r+0x594>)
 800d57c:	2200      	movs	r2, #0
 800d57e:	ec51 0b17 	vmov	r0, r1, d7
 800d582:	f7f3 f839 	bl	80005f8 <__aeabi_dmul>
 800d586:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d58a:	f7f3 fabb 	bl	8000b04 <__aeabi_dcmpge>
 800d58e:	2800      	cmp	r0, #0
 800d590:	f000 8266 	beq.w	800da60 <_dtoa_r+0x958>
 800d594:	2400      	movs	r4, #0
 800d596:	4625      	mov	r5, r4
 800d598:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d59a:	4656      	mov	r6, sl
 800d59c:	ea6f 0803 	mvn.w	r8, r3
 800d5a0:	2700      	movs	r7, #0
 800d5a2:	4621      	mov	r1, r4
 800d5a4:	4648      	mov	r0, r9
 800d5a6:	f000 fcbf 	bl	800df28 <_Bfree>
 800d5aa:	2d00      	cmp	r5, #0
 800d5ac:	f000 80bd 	beq.w	800d72a <_dtoa_r+0x622>
 800d5b0:	b12f      	cbz	r7, 800d5be <_dtoa_r+0x4b6>
 800d5b2:	42af      	cmp	r7, r5
 800d5b4:	d003      	beq.n	800d5be <_dtoa_r+0x4b6>
 800d5b6:	4639      	mov	r1, r7
 800d5b8:	4648      	mov	r0, r9
 800d5ba:	f000 fcb5 	bl	800df28 <_Bfree>
 800d5be:	4629      	mov	r1, r5
 800d5c0:	4648      	mov	r0, r9
 800d5c2:	f000 fcb1 	bl	800df28 <_Bfree>
 800d5c6:	e0b0      	b.n	800d72a <_dtoa_r+0x622>
 800d5c8:	07e2      	lsls	r2, r4, #31
 800d5ca:	d505      	bpl.n	800d5d8 <_dtoa_r+0x4d0>
 800d5cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d5d0:	f7f3 f812 	bl	80005f8 <__aeabi_dmul>
 800d5d4:	3601      	adds	r6, #1
 800d5d6:	2301      	movs	r3, #1
 800d5d8:	1064      	asrs	r4, r4, #1
 800d5da:	3508      	adds	r5, #8
 800d5dc:	e762      	b.n	800d4a4 <_dtoa_r+0x39c>
 800d5de:	2602      	movs	r6, #2
 800d5e0:	e765      	b.n	800d4ae <_dtoa_r+0x3a6>
 800d5e2:	9c03      	ldr	r4, [sp, #12]
 800d5e4:	46b8      	mov	r8, r7
 800d5e6:	e784      	b.n	800d4f2 <_dtoa_r+0x3ea>
 800d5e8:	4b27      	ldr	r3, [pc, #156]	@ (800d688 <_dtoa_r+0x580>)
 800d5ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d5ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d5f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d5f4:	4454      	add	r4, sl
 800d5f6:	2900      	cmp	r1, #0
 800d5f8:	d054      	beq.n	800d6a4 <_dtoa_r+0x59c>
 800d5fa:	4929      	ldr	r1, [pc, #164]	@ (800d6a0 <_dtoa_r+0x598>)
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	f7f3 f925 	bl	800084c <__aeabi_ddiv>
 800d602:	4633      	mov	r3, r6
 800d604:	462a      	mov	r2, r5
 800d606:	f7f2 fe3f 	bl	8000288 <__aeabi_dsub>
 800d60a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d60e:	4656      	mov	r6, sl
 800d610:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d614:	f7f3 faa0 	bl	8000b58 <__aeabi_d2iz>
 800d618:	4605      	mov	r5, r0
 800d61a:	f7f2 ff83 	bl	8000524 <__aeabi_i2d>
 800d61e:	4602      	mov	r2, r0
 800d620:	460b      	mov	r3, r1
 800d622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d626:	f7f2 fe2f 	bl	8000288 <__aeabi_dsub>
 800d62a:	3530      	adds	r5, #48	@ 0x30
 800d62c:	4602      	mov	r2, r0
 800d62e:	460b      	mov	r3, r1
 800d630:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d634:	f806 5b01 	strb.w	r5, [r6], #1
 800d638:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d63c:	f7f3 fa4e 	bl	8000adc <__aeabi_dcmplt>
 800d640:	2800      	cmp	r0, #0
 800d642:	d172      	bne.n	800d72a <_dtoa_r+0x622>
 800d644:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d648:	4911      	ldr	r1, [pc, #68]	@ (800d690 <_dtoa_r+0x588>)
 800d64a:	2000      	movs	r0, #0
 800d64c:	f7f2 fe1c 	bl	8000288 <__aeabi_dsub>
 800d650:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d654:	f7f3 fa42 	bl	8000adc <__aeabi_dcmplt>
 800d658:	2800      	cmp	r0, #0
 800d65a:	f040 80b4 	bne.w	800d7c6 <_dtoa_r+0x6be>
 800d65e:	42a6      	cmp	r6, r4
 800d660:	f43f af70 	beq.w	800d544 <_dtoa_r+0x43c>
 800d664:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d668:	4b0a      	ldr	r3, [pc, #40]	@ (800d694 <_dtoa_r+0x58c>)
 800d66a:	2200      	movs	r2, #0
 800d66c:	f7f2 ffc4 	bl	80005f8 <__aeabi_dmul>
 800d670:	4b08      	ldr	r3, [pc, #32]	@ (800d694 <_dtoa_r+0x58c>)
 800d672:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d676:	2200      	movs	r2, #0
 800d678:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d67c:	f7f2 ffbc 	bl	80005f8 <__aeabi_dmul>
 800d680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d684:	e7c4      	b.n	800d610 <_dtoa_r+0x508>
 800d686:	bf00      	nop
 800d688:	08011ca8 	.word	0x08011ca8
 800d68c:	08011c80 	.word	0x08011c80
 800d690:	3ff00000 	.word	0x3ff00000
 800d694:	40240000 	.word	0x40240000
 800d698:	401c0000 	.word	0x401c0000
 800d69c:	40140000 	.word	0x40140000
 800d6a0:	3fe00000 	.word	0x3fe00000
 800d6a4:	4631      	mov	r1, r6
 800d6a6:	4628      	mov	r0, r5
 800d6a8:	f7f2 ffa6 	bl	80005f8 <__aeabi_dmul>
 800d6ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d6b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d6b2:	4656      	mov	r6, sl
 800d6b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6b8:	f7f3 fa4e 	bl	8000b58 <__aeabi_d2iz>
 800d6bc:	4605      	mov	r5, r0
 800d6be:	f7f2 ff31 	bl	8000524 <__aeabi_i2d>
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	460b      	mov	r3, r1
 800d6c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6ca:	f7f2 fddd 	bl	8000288 <__aeabi_dsub>
 800d6ce:	3530      	adds	r5, #48	@ 0x30
 800d6d0:	f806 5b01 	strb.w	r5, [r6], #1
 800d6d4:	4602      	mov	r2, r0
 800d6d6:	460b      	mov	r3, r1
 800d6d8:	42a6      	cmp	r6, r4
 800d6da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d6de:	f04f 0200 	mov.w	r2, #0
 800d6e2:	d124      	bne.n	800d72e <_dtoa_r+0x626>
 800d6e4:	4baf      	ldr	r3, [pc, #700]	@ (800d9a4 <_dtoa_r+0x89c>)
 800d6e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d6ea:	f7f2 fdcf 	bl	800028c <__adddf3>
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	460b      	mov	r3, r1
 800d6f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6f6:	f7f3 fa0f 	bl	8000b18 <__aeabi_dcmpgt>
 800d6fa:	2800      	cmp	r0, #0
 800d6fc:	d163      	bne.n	800d7c6 <_dtoa_r+0x6be>
 800d6fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d702:	49a8      	ldr	r1, [pc, #672]	@ (800d9a4 <_dtoa_r+0x89c>)
 800d704:	2000      	movs	r0, #0
 800d706:	f7f2 fdbf 	bl	8000288 <__aeabi_dsub>
 800d70a:	4602      	mov	r2, r0
 800d70c:	460b      	mov	r3, r1
 800d70e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d712:	f7f3 f9e3 	bl	8000adc <__aeabi_dcmplt>
 800d716:	2800      	cmp	r0, #0
 800d718:	f43f af14 	beq.w	800d544 <_dtoa_r+0x43c>
 800d71c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d71e:	1e73      	subs	r3, r6, #1
 800d720:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d722:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d726:	2b30      	cmp	r3, #48	@ 0x30
 800d728:	d0f8      	beq.n	800d71c <_dtoa_r+0x614>
 800d72a:	4647      	mov	r7, r8
 800d72c:	e03b      	b.n	800d7a6 <_dtoa_r+0x69e>
 800d72e:	4b9e      	ldr	r3, [pc, #632]	@ (800d9a8 <_dtoa_r+0x8a0>)
 800d730:	f7f2 ff62 	bl	80005f8 <__aeabi_dmul>
 800d734:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d738:	e7bc      	b.n	800d6b4 <_dtoa_r+0x5ac>
 800d73a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d73e:	4656      	mov	r6, sl
 800d740:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d744:	4620      	mov	r0, r4
 800d746:	4629      	mov	r1, r5
 800d748:	f7f3 f880 	bl	800084c <__aeabi_ddiv>
 800d74c:	f7f3 fa04 	bl	8000b58 <__aeabi_d2iz>
 800d750:	4680      	mov	r8, r0
 800d752:	f7f2 fee7 	bl	8000524 <__aeabi_i2d>
 800d756:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d75a:	f7f2 ff4d 	bl	80005f8 <__aeabi_dmul>
 800d75e:	4602      	mov	r2, r0
 800d760:	460b      	mov	r3, r1
 800d762:	4620      	mov	r0, r4
 800d764:	4629      	mov	r1, r5
 800d766:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d76a:	f7f2 fd8d 	bl	8000288 <__aeabi_dsub>
 800d76e:	f806 4b01 	strb.w	r4, [r6], #1
 800d772:	9d03      	ldr	r5, [sp, #12]
 800d774:	eba6 040a 	sub.w	r4, r6, sl
 800d778:	42a5      	cmp	r5, r4
 800d77a:	4602      	mov	r2, r0
 800d77c:	460b      	mov	r3, r1
 800d77e:	d133      	bne.n	800d7e8 <_dtoa_r+0x6e0>
 800d780:	f7f2 fd84 	bl	800028c <__adddf3>
 800d784:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d788:	4604      	mov	r4, r0
 800d78a:	460d      	mov	r5, r1
 800d78c:	f7f3 f9c4 	bl	8000b18 <__aeabi_dcmpgt>
 800d790:	b9c0      	cbnz	r0, 800d7c4 <_dtoa_r+0x6bc>
 800d792:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d796:	4620      	mov	r0, r4
 800d798:	4629      	mov	r1, r5
 800d79a:	f7f3 f995 	bl	8000ac8 <__aeabi_dcmpeq>
 800d79e:	b110      	cbz	r0, 800d7a6 <_dtoa_r+0x69e>
 800d7a0:	f018 0f01 	tst.w	r8, #1
 800d7a4:	d10e      	bne.n	800d7c4 <_dtoa_r+0x6bc>
 800d7a6:	9902      	ldr	r1, [sp, #8]
 800d7a8:	4648      	mov	r0, r9
 800d7aa:	f000 fbbd 	bl	800df28 <_Bfree>
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	7033      	strb	r3, [r6, #0]
 800d7b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d7b4:	3701      	adds	r7, #1
 800d7b6:	601f      	str	r7, [r3, #0]
 800d7b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	f000 824b 	beq.w	800dc56 <_dtoa_r+0xb4e>
 800d7c0:	601e      	str	r6, [r3, #0]
 800d7c2:	e248      	b.n	800dc56 <_dtoa_r+0xb4e>
 800d7c4:	46b8      	mov	r8, r7
 800d7c6:	4633      	mov	r3, r6
 800d7c8:	461e      	mov	r6, r3
 800d7ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7ce:	2a39      	cmp	r2, #57	@ 0x39
 800d7d0:	d106      	bne.n	800d7e0 <_dtoa_r+0x6d8>
 800d7d2:	459a      	cmp	sl, r3
 800d7d4:	d1f8      	bne.n	800d7c8 <_dtoa_r+0x6c0>
 800d7d6:	2230      	movs	r2, #48	@ 0x30
 800d7d8:	f108 0801 	add.w	r8, r8, #1
 800d7dc:	f88a 2000 	strb.w	r2, [sl]
 800d7e0:	781a      	ldrb	r2, [r3, #0]
 800d7e2:	3201      	adds	r2, #1
 800d7e4:	701a      	strb	r2, [r3, #0]
 800d7e6:	e7a0      	b.n	800d72a <_dtoa_r+0x622>
 800d7e8:	4b6f      	ldr	r3, [pc, #444]	@ (800d9a8 <_dtoa_r+0x8a0>)
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	f7f2 ff04 	bl	80005f8 <__aeabi_dmul>
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	4604      	mov	r4, r0
 800d7f6:	460d      	mov	r5, r1
 800d7f8:	f7f3 f966 	bl	8000ac8 <__aeabi_dcmpeq>
 800d7fc:	2800      	cmp	r0, #0
 800d7fe:	d09f      	beq.n	800d740 <_dtoa_r+0x638>
 800d800:	e7d1      	b.n	800d7a6 <_dtoa_r+0x69e>
 800d802:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d804:	2a00      	cmp	r2, #0
 800d806:	f000 80ea 	beq.w	800d9de <_dtoa_r+0x8d6>
 800d80a:	9a07      	ldr	r2, [sp, #28]
 800d80c:	2a01      	cmp	r2, #1
 800d80e:	f300 80cd 	bgt.w	800d9ac <_dtoa_r+0x8a4>
 800d812:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d814:	2a00      	cmp	r2, #0
 800d816:	f000 80c1 	beq.w	800d99c <_dtoa_r+0x894>
 800d81a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d81e:	9c08      	ldr	r4, [sp, #32]
 800d820:	9e00      	ldr	r6, [sp, #0]
 800d822:	9a00      	ldr	r2, [sp, #0]
 800d824:	441a      	add	r2, r3
 800d826:	9200      	str	r2, [sp, #0]
 800d828:	9a06      	ldr	r2, [sp, #24]
 800d82a:	2101      	movs	r1, #1
 800d82c:	441a      	add	r2, r3
 800d82e:	4648      	mov	r0, r9
 800d830:	9206      	str	r2, [sp, #24]
 800d832:	f000 fc77 	bl	800e124 <__i2b>
 800d836:	4605      	mov	r5, r0
 800d838:	b166      	cbz	r6, 800d854 <_dtoa_r+0x74c>
 800d83a:	9b06      	ldr	r3, [sp, #24]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	dd09      	ble.n	800d854 <_dtoa_r+0x74c>
 800d840:	42b3      	cmp	r3, r6
 800d842:	9a00      	ldr	r2, [sp, #0]
 800d844:	bfa8      	it	ge
 800d846:	4633      	movge	r3, r6
 800d848:	1ad2      	subs	r2, r2, r3
 800d84a:	9200      	str	r2, [sp, #0]
 800d84c:	9a06      	ldr	r2, [sp, #24]
 800d84e:	1af6      	subs	r6, r6, r3
 800d850:	1ad3      	subs	r3, r2, r3
 800d852:	9306      	str	r3, [sp, #24]
 800d854:	9b08      	ldr	r3, [sp, #32]
 800d856:	b30b      	cbz	r3, 800d89c <_dtoa_r+0x794>
 800d858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	f000 80c6 	beq.w	800d9ec <_dtoa_r+0x8e4>
 800d860:	2c00      	cmp	r4, #0
 800d862:	f000 80c0 	beq.w	800d9e6 <_dtoa_r+0x8de>
 800d866:	4629      	mov	r1, r5
 800d868:	4622      	mov	r2, r4
 800d86a:	4648      	mov	r0, r9
 800d86c:	f000 fd12 	bl	800e294 <__pow5mult>
 800d870:	9a02      	ldr	r2, [sp, #8]
 800d872:	4601      	mov	r1, r0
 800d874:	4605      	mov	r5, r0
 800d876:	4648      	mov	r0, r9
 800d878:	f000 fc6a 	bl	800e150 <__multiply>
 800d87c:	9902      	ldr	r1, [sp, #8]
 800d87e:	4680      	mov	r8, r0
 800d880:	4648      	mov	r0, r9
 800d882:	f000 fb51 	bl	800df28 <_Bfree>
 800d886:	9b08      	ldr	r3, [sp, #32]
 800d888:	1b1b      	subs	r3, r3, r4
 800d88a:	9308      	str	r3, [sp, #32]
 800d88c:	f000 80b1 	beq.w	800d9f2 <_dtoa_r+0x8ea>
 800d890:	9a08      	ldr	r2, [sp, #32]
 800d892:	4641      	mov	r1, r8
 800d894:	4648      	mov	r0, r9
 800d896:	f000 fcfd 	bl	800e294 <__pow5mult>
 800d89a:	9002      	str	r0, [sp, #8]
 800d89c:	2101      	movs	r1, #1
 800d89e:	4648      	mov	r0, r9
 800d8a0:	f000 fc40 	bl	800e124 <__i2b>
 800d8a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d8a6:	4604      	mov	r4, r0
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	f000 81d8 	beq.w	800dc5e <_dtoa_r+0xb56>
 800d8ae:	461a      	mov	r2, r3
 800d8b0:	4601      	mov	r1, r0
 800d8b2:	4648      	mov	r0, r9
 800d8b4:	f000 fcee 	bl	800e294 <__pow5mult>
 800d8b8:	9b07      	ldr	r3, [sp, #28]
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	4604      	mov	r4, r0
 800d8be:	f300 809f 	bgt.w	800da00 <_dtoa_r+0x8f8>
 800d8c2:	9b04      	ldr	r3, [sp, #16]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	f040 8097 	bne.w	800d9f8 <_dtoa_r+0x8f0>
 800d8ca:	9b05      	ldr	r3, [sp, #20]
 800d8cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	f040 8093 	bne.w	800d9fc <_dtoa_r+0x8f4>
 800d8d6:	9b05      	ldr	r3, [sp, #20]
 800d8d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d8dc:	0d1b      	lsrs	r3, r3, #20
 800d8de:	051b      	lsls	r3, r3, #20
 800d8e0:	b133      	cbz	r3, 800d8f0 <_dtoa_r+0x7e8>
 800d8e2:	9b00      	ldr	r3, [sp, #0]
 800d8e4:	3301      	adds	r3, #1
 800d8e6:	9300      	str	r3, [sp, #0]
 800d8e8:	9b06      	ldr	r3, [sp, #24]
 800d8ea:	3301      	adds	r3, #1
 800d8ec:	9306      	str	r3, [sp, #24]
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	9308      	str	r3, [sp, #32]
 800d8f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	f000 81b8 	beq.w	800dc6a <_dtoa_r+0xb62>
 800d8fa:	6923      	ldr	r3, [r4, #16]
 800d8fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d900:	6918      	ldr	r0, [r3, #16]
 800d902:	f000 fbc3 	bl	800e08c <__hi0bits>
 800d906:	f1c0 0020 	rsb	r0, r0, #32
 800d90a:	9b06      	ldr	r3, [sp, #24]
 800d90c:	4418      	add	r0, r3
 800d90e:	f010 001f 	ands.w	r0, r0, #31
 800d912:	f000 8082 	beq.w	800da1a <_dtoa_r+0x912>
 800d916:	f1c0 0320 	rsb	r3, r0, #32
 800d91a:	2b04      	cmp	r3, #4
 800d91c:	dd73      	ble.n	800da06 <_dtoa_r+0x8fe>
 800d91e:	9b00      	ldr	r3, [sp, #0]
 800d920:	f1c0 001c 	rsb	r0, r0, #28
 800d924:	4403      	add	r3, r0
 800d926:	9300      	str	r3, [sp, #0]
 800d928:	9b06      	ldr	r3, [sp, #24]
 800d92a:	4403      	add	r3, r0
 800d92c:	4406      	add	r6, r0
 800d92e:	9306      	str	r3, [sp, #24]
 800d930:	9b00      	ldr	r3, [sp, #0]
 800d932:	2b00      	cmp	r3, #0
 800d934:	dd05      	ble.n	800d942 <_dtoa_r+0x83a>
 800d936:	9902      	ldr	r1, [sp, #8]
 800d938:	461a      	mov	r2, r3
 800d93a:	4648      	mov	r0, r9
 800d93c:	f000 fd04 	bl	800e348 <__lshift>
 800d940:	9002      	str	r0, [sp, #8]
 800d942:	9b06      	ldr	r3, [sp, #24]
 800d944:	2b00      	cmp	r3, #0
 800d946:	dd05      	ble.n	800d954 <_dtoa_r+0x84c>
 800d948:	4621      	mov	r1, r4
 800d94a:	461a      	mov	r2, r3
 800d94c:	4648      	mov	r0, r9
 800d94e:	f000 fcfb 	bl	800e348 <__lshift>
 800d952:	4604      	mov	r4, r0
 800d954:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d956:	2b00      	cmp	r3, #0
 800d958:	d061      	beq.n	800da1e <_dtoa_r+0x916>
 800d95a:	9802      	ldr	r0, [sp, #8]
 800d95c:	4621      	mov	r1, r4
 800d95e:	f000 fd5f 	bl	800e420 <__mcmp>
 800d962:	2800      	cmp	r0, #0
 800d964:	da5b      	bge.n	800da1e <_dtoa_r+0x916>
 800d966:	2300      	movs	r3, #0
 800d968:	9902      	ldr	r1, [sp, #8]
 800d96a:	220a      	movs	r2, #10
 800d96c:	4648      	mov	r0, r9
 800d96e:	f000 fafd 	bl	800df6c <__multadd>
 800d972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d974:	9002      	str	r0, [sp, #8]
 800d976:	f107 38ff 	add.w	r8, r7, #4294967295
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	f000 8177 	beq.w	800dc6e <_dtoa_r+0xb66>
 800d980:	4629      	mov	r1, r5
 800d982:	2300      	movs	r3, #0
 800d984:	220a      	movs	r2, #10
 800d986:	4648      	mov	r0, r9
 800d988:	f000 faf0 	bl	800df6c <__multadd>
 800d98c:	f1bb 0f00 	cmp.w	fp, #0
 800d990:	4605      	mov	r5, r0
 800d992:	dc6f      	bgt.n	800da74 <_dtoa_r+0x96c>
 800d994:	9b07      	ldr	r3, [sp, #28]
 800d996:	2b02      	cmp	r3, #2
 800d998:	dc49      	bgt.n	800da2e <_dtoa_r+0x926>
 800d99a:	e06b      	b.n	800da74 <_dtoa_r+0x96c>
 800d99c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d99e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d9a2:	e73c      	b.n	800d81e <_dtoa_r+0x716>
 800d9a4:	3fe00000 	.word	0x3fe00000
 800d9a8:	40240000 	.word	0x40240000
 800d9ac:	9b03      	ldr	r3, [sp, #12]
 800d9ae:	1e5c      	subs	r4, r3, #1
 800d9b0:	9b08      	ldr	r3, [sp, #32]
 800d9b2:	42a3      	cmp	r3, r4
 800d9b4:	db09      	blt.n	800d9ca <_dtoa_r+0x8c2>
 800d9b6:	1b1c      	subs	r4, r3, r4
 800d9b8:	9b03      	ldr	r3, [sp, #12]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	f6bf af30 	bge.w	800d820 <_dtoa_r+0x718>
 800d9c0:	9b00      	ldr	r3, [sp, #0]
 800d9c2:	9a03      	ldr	r2, [sp, #12]
 800d9c4:	1a9e      	subs	r6, r3, r2
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	e72b      	b.n	800d822 <_dtoa_r+0x71a>
 800d9ca:	9b08      	ldr	r3, [sp, #32]
 800d9cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d9ce:	9408      	str	r4, [sp, #32]
 800d9d0:	1ae3      	subs	r3, r4, r3
 800d9d2:	441a      	add	r2, r3
 800d9d4:	9e00      	ldr	r6, [sp, #0]
 800d9d6:	9b03      	ldr	r3, [sp, #12]
 800d9d8:	920d      	str	r2, [sp, #52]	@ 0x34
 800d9da:	2400      	movs	r4, #0
 800d9dc:	e721      	b.n	800d822 <_dtoa_r+0x71a>
 800d9de:	9c08      	ldr	r4, [sp, #32]
 800d9e0:	9e00      	ldr	r6, [sp, #0]
 800d9e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d9e4:	e728      	b.n	800d838 <_dtoa_r+0x730>
 800d9e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d9ea:	e751      	b.n	800d890 <_dtoa_r+0x788>
 800d9ec:	9a08      	ldr	r2, [sp, #32]
 800d9ee:	9902      	ldr	r1, [sp, #8]
 800d9f0:	e750      	b.n	800d894 <_dtoa_r+0x78c>
 800d9f2:	f8cd 8008 	str.w	r8, [sp, #8]
 800d9f6:	e751      	b.n	800d89c <_dtoa_r+0x794>
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	e779      	b.n	800d8f0 <_dtoa_r+0x7e8>
 800d9fc:	9b04      	ldr	r3, [sp, #16]
 800d9fe:	e777      	b.n	800d8f0 <_dtoa_r+0x7e8>
 800da00:	2300      	movs	r3, #0
 800da02:	9308      	str	r3, [sp, #32]
 800da04:	e779      	b.n	800d8fa <_dtoa_r+0x7f2>
 800da06:	d093      	beq.n	800d930 <_dtoa_r+0x828>
 800da08:	9a00      	ldr	r2, [sp, #0]
 800da0a:	331c      	adds	r3, #28
 800da0c:	441a      	add	r2, r3
 800da0e:	9200      	str	r2, [sp, #0]
 800da10:	9a06      	ldr	r2, [sp, #24]
 800da12:	441a      	add	r2, r3
 800da14:	441e      	add	r6, r3
 800da16:	9206      	str	r2, [sp, #24]
 800da18:	e78a      	b.n	800d930 <_dtoa_r+0x828>
 800da1a:	4603      	mov	r3, r0
 800da1c:	e7f4      	b.n	800da08 <_dtoa_r+0x900>
 800da1e:	9b03      	ldr	r3, [sp, #12]
 800da20:	2b00      	cmp	r3, #0
 800da22:	46b8      	mov	r8, r7
 800da24:	dc20      	bgt.n	800da68 <_dtoa_r+0x960>
 800da26:	469b      	mov	fp, r3
 800da28:	9b07      	ldr	r3, [sp, #28]
 800da2a:	2b02      	cmp	r3, #2
 800da2c:	dd1e      	ble.n	800da6c <_dtoa_r+0x964>
 800da2e:	f1bb 0f00 	cmp.w	fp, #0
 800da32:	f47f adb1 	bne.w	800d598 <_dtoa_r+0x490>
 800da36:	4621      	mov	r1, r4
 800da38:	465b      	mov	r3, fp
 800da3a:	2205      	movs	r2, #5
 800da3c:	4648      	mov	r0, r9
 800da3e:	f000 fa95 	bl	800df6c <__multadd>
 800da42:	4601      	mov	r1, r0
 800da44:	4604      	mov	r4, r0
 800da46:	9802      	ldr	r0, [sp, #8]
 800da48:	f000 fcea 	bl	800e420 <__mcmp>
 800da4c:	2800      	cmp	r0, #0
 800da4e:	f77f ada3 	ble.w	800d598 <_dtoa_r+0x490>
 800da52:	4656      	mov	r6, sl
 800da54:	2331      	movs	r3, #49	@ 0x31
 800da56:	f806 3b01 	strb.w	r3, [r6], #1
 800da5a:	f108 0801 	add.w	r8, r8, #1
 800da5e:	e59f      	b.n	800d5a0 <_dtoa_r+0x498>
 800da60:	9c03      	ldr	r4, [sp, #12]
 800da62:	46b8      	mov	r8, r7
 800da64:	4625      	mov	r5, r4
 800da66:	e7f4      	b.n	800da52 <_dtoa_r+0x94a>
 800da68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800da6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da6e:	2b00      	cmp	r3, #0
 800da70:	f000 8101 	beq.w	800dc76 <_dtoa_r+0xb6e>
 800da74:	2e00      	cmp	r6, #0
 800da76:	dd05      	ble.n	800da84 <_dtoa_r+0x97c>
 800da78:	4629      	mov	r1, r5
 800da7a:	4632      	mov	r2, r6
 800da7c:	4648      	mov	r0, r9
 800da7e:	f000 fc63 	bl	800e348 <__lshift>
 800da82:	4605      	mov	r5, r0
 800da84:	9b08      	ldr	r3, [sp, #32]
 800da86:	2b00      	cmp	r3, #0
 800da88:	d05c      	beq.n	800db44 <_dtoa_r+0xa3c>
 800da8a:	6869      	ldr	r1, [r5, #4]
 800da8c:	4648      	mov	r0, r9
 800da8e:	f000 fa0b 	bl	800dea8 <_Balloc>
 800da92:	4606      	mov	r6, r0
 800da94:	b928      	cbnz	r0, 800daa2 <_dtoa_r+0x99a>
 800da96:	4b82      	ldr	r3, [pc, #520]	@ (800dca0 <_dtoa_r+0xb98>)
 800da98:	4602      	mov	r2, r0
 800da9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800da9e:	f7ff bb4a 	b.w	800d136 <_dtoa_r+0x2e>
 800daa2:	692a      	ldr	r2, [r5, #16]
 800daa4:	3202      	adds	r2, #2
 800daa6:	0092      	lsls	r2, r2, #2
 800daa8:	f105 010c 	add.w	r1, r5, #12
 800daac:	300c      	adds	r0, #12
 800daae:	f7ff fa8e 	bl	800cfce <memcpy>
 800dab2:	2201      	movs	r2, #1
 800dab4:	4631      	mov	r1, r6
 800dab6:	4648      	mov	r0, r9
 800dab8:	f000 fc46 	bl	800e348 <__lshift>
 800dabc:	f10a 0301 	add.w	r3, sl, #1
 800dac0:	9300      	str	r3, [sp, #0]
 800dac2:	eb0a 030b 	add.w	r3, sl, fp
 800dac6:	9308      	str	r3, [sp, #32]
 800dac8:	9b04      	ldr	r3, [sp, #16]
 800daca:	f003 0301 	and.w	r3, r3, #1
 800dace:	462f      	mov	r7, r5
 800dad0:	9306      	str	r3, [sp, #24]
 800dad2:	4605      	mov	r5, r0
 800dad4:	9b00      	ldr	r3, [sp, #0]
 800dad6:	9802      	ldr	r0, [sp, #8]
 800dad8:	4621      	mov	r1, r4
 800dada:	f103 3bff 	add.w	fp, r3, #4294967295
 800dade:	f7ff fa8b 	bl	800cff8 <quorem>
 800dae2:	4603      	mov	r3, r0
 800dae4:	3330      	adds	r3, #48	@ 0x30
 800dae6:	9003      	str	r0, [sp, #12]
 800dae8:	4639      	mov	r1, r7
 800daea:	9802      	ldr	r0, [sp, #8]
 800daec:	9309      	str	r3, [sp, #36]	@ 0x24
 800daee:	f000 fc97 	bl	800e420 <__mcmp>
 800daf2:	462a      	mov	r2, r5
 800daf4:	9004      	str	r0, [sp, #16]
 800daf6:	4621      	mov	r1, r4
 800daf8:	4648      	mov	r0, r9
 800dafa:	f000 fcad 	bl	800e458 <__mdiff>
 800dafe:	68c2      	ldr	r2, [r0, #12]
 800db00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db02:	4606      	mov	r6, r0
 800db04:	bb02      	cbnz	r2, 800db48 <_dtoa_r+0xa40>
 800db06:	4601      	mov	r1, r0
 800db08:	9802      	ldr	r0, [sp, #8]
 800db0a:	f000 fc89 	bl	800e420 <__mcmp>
 800db0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db10:	4602      	mov	r2, r0
 800db12:	4631      	mov	r1, r6
 800db14:	4648      	mov	r0, r9
 800db16:	920c      	str	r2, [sp, #48]	@ 0x30
 800db18:	9309      	str	r3, [sp, #36]	@ 0x24
 800db1a:	f000 fa05 	bl	800df28 <_Bfree>
 800db1e:	9b07      	ldr	r3, [sp, #28]
 800db20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800db22:	9e00      	ldr	r6, [sp, #0]
 800db24:	ea42 0103 	orr.w	r1, r2, r3
 800db28:	9b06      	ldr	r3, [sp, #24]
 800db2a:	4319      	orrs	r1, r3
 800db2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db2e:	d10d      	bne.n	800db4c <_dtoa_r+0xa44>
 800db30:	2b39      	cmp	r3, #57	@ 0x39
 800db32:	d027      	beq.n	800db84 <_dtoa_r+0xa7c>
 800db34:	9a04      	ldr	r2, [sp, #16]
 800db36:	2a00      	cmp	r2, #0
 800db38:	dd01      	ble.n	800db3e <_dtoa_r+0xa36>
 800db3a:	9b03      	ldr	r3, [sp, #12]
 800db3c:	3331      	adds	r3, #49	@ 0x31
 800db3e:	f88b 3000 	strb.w	r3, [fp]
 800db42:	e52e      	b.n	800d5a2 <_dtoa_r+0x49a>
 800db44:	4628      	mov	r0, r5
 800db46:	e7b9      	b.n	800dabc <_dtoa_r+0x9b4>
 800db48:	2201      	movs	r2, #1
 800db4a:	e7e2      	b.n	800db12 <_dtoa_r+0xa0a>
 800db4c:	9904      	ldr	r1, [sp, #16]
 800db4e:	2900      	cmp	r1, #0
 800db50:	db04      	blt.n	800db5c <_dtoa_r+0xa54>
 800db52:	9807      	ldr	r0, [sp, #28]
 800db54:	4301      	orrs	r1, r0
 800db56:	9806      	ldr	r0, [sp, #24]
 800db58:	4301      	orrs	r1, r0
 800db5a:	d120      	bne.n	800db9e <_dtoa_r+0xa96>
 800db5c:	2a00      	cmp	r2, #0
 800db5e:	ddee      	ble.n	800db3e <_dtoa_r+0xa36>
 800db60:	9902      	ldr	r1, [sp, #8]
 800db62:	9300      	str	r3, [sp, #0]
 800db64:	2201      	movs	r2, #1
 800db66:	4648      	mov	r0, r9
 800db68:	f000 fbee 	bl	800e348 <__lshift>
 800db6c:	4621      	mov	r1, r4
 800db6e:	9002      	str	r0, [sp, #8]
 800db70:	f000 fc56 	bl	800e420 <__mcmp>
 800db74:	2800      	cmp	r0, #0
 800db76:	9b00      	ldr	r3, [sp, #0]
 800db78:	dc02      	bgt.n	800db80 <_dtoa_r+0xa78>
 800db7a:	d1e0      	bne.n	800db3e <_dtoa_r+0xa36>
 800db7c:	07da      	lsls	r2, r3, #31
 800db7e:	d5de      	bpl.n	800db3e <_dtoa_r+0xa36>
 800db80:	2b39      	cmp	r3, #57	@ 0x39
 800db82:	d1da      	bne.n	800db3a <_dtoa_r+0xa32>
 800db84:	2339      	movs	r3, #57	@ 0x39
 800db86:	f88b 3000 	strb.w	r3, [fp]
 800db8a:	4633      	mov	r3, r6
 800db8c:	461e      	mov	r6, r3
 800db8e:	3b01      	subs	r3, #1
 800db90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800db94:	2a39      	cmp	r2, #57	@ 0x39
 800db96:	d04e      	beq.n	800dc36 <_dtoa_r+0xb2e>
 800db98:	3201      	adds	r2, #1
 800db9a:	701a      	strb	r2, [r3, #0]
 800db9c:	e501      	b.n	800d5a2 <_dtoa_r+0x49a>
 800db9e:	2a00      	cmp	r2, #0
 800dba0:	dd03      	ble.n	800dbaa <_dtoa_r+0xaa2>
 800dba2:	2b39      	cmp	r3, #57	@ 0x39
 800dba4:	d0ee      	beq.n	800db84 <_dtoa_r+0xa7c>
 800dba6:	3301      	adds	r3, #1
 800dba8:	e7c9      	b.n	800db3e <_dtoa_r+0xa36>
 800dbaa:	9a00      	ldr	r2, [sp, #0]
 800dbac:	9908      	ldr	r1, [sp, #32]
 800dbae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dbb2:	428a      	cmp	r2, r1
 800dbb4:	d028      	beq.n	800dc08 <_dtoa_r+0xb00>
 800dbb6:	9902      	ldr	r1, [sp, #8]
 800dbb8:	2300      	movs	r3, #0
 800dbba:	220a      	movs	r2, #10
 800dbbc:	4648      	mov	r0, r9
 800dbbe:	f000 f9d5 	bl	800df6c <__multadd>
 800dbc2:	42af      	cmp	r7, r5
 800dbc4:	9002      	str	r0, [sp, #8]
 800dbc6:	f04f 0300 	mov.w	r3, #0
 800dbca:	f04f 020a 	mov.w	r2, #10
 800dbce:	4639      	mov	r1, r7
 800dbd0:	4648      	mov	r0, r9
 800dbd2:	d107      	bne.n	800dbe4 <_dtoa_r+0xadc>
 800dbd4:	f000 f9ca 	bl	800df6c <__multadd>
 800dbd8:	4607      	mov	r7, r0
 800dbda:	4605      	mov	r5, r0
 800dbdc:	9b00      	ldr	r3, [sp, #0]
 800dbde:	3301      	adds	r3, #1
 800dbe0:	9300      	str	r3, [sp, #0]
 800dbe2:	e777      	b.n	800dad4 <_dtoa_r+0x9cc>
 800dbe4:	f000 f9c2 	bl	800df6c <__multadd>
 800dbe8:	4629      	mov	r1, r5
 800dbea:	4607      	mov	r7, r0
 800dbec:	2300      	movs	r3, #0
 800dbee:	220a      	movs	r2, #10
 800dbf0:	4648      	mov	r0, r9
 800dbf2:	f000 f9bb 	bl	800df6c <__multadd>
 800dbf6:	4605      	mov	r5, r0
 800dbf8:	e7f0      	b.n	800dbdc <_dtoa_r+0xad4>
 800dbfa:	f1bb 0f00 	cmp.w	fp, #0
 800dbfe:	bfcc      	ite	gt
 800dc00:	465e      	movgt	r6, fp
 800dc02:	2601      	movle	r6, #1
 800dc04:	4456      	add	r6, sl
 800dc06:	2700      	movs	r7, #0
 800dc08:	9902      	ldr	r1, [sp, #8]
 800dc0a:	9300      	str	r3, [sp, #0]
 800dc0c:	2201      	movs	r2, #1
 800dc0e:	4648      	mov	r0, r9
 800dc10:	f000 fb9a 	bl	800e348 <__lshift>
 800dc14:	4621      	mov	r1, r4
 800dc16:	9002      	str	r0, [sp, #8]
 800dc18:	f000 fc02 	bl	800e420 <__mcmp>
 800dc1c:	2800      	cmp	r0, #0
 800dc1e:	dcb4      	bgt.n	800db8a <_dtoa_r+0xa82>
 800dc20:	d102      	bne.n	800dc28 <_dtoa_r+0xb20>
 800dc22:	9b00      	ldr	r3, [sp, #0]
 800dc24:	07db      	lsls	r3, r3, #31
 800dc26:	d4b0      	bmi.n	800db8a <_dtoa_r+0xa82>
 800dc28:	4633      	mov	r3, r6
 800dc2a:	461e      	mov	r6, r3
 800dc2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc30:	2a30      	cmp	r2, #48	@ 0x30
 800dc32:	d0fa      	beq.n	800dc2a <_dtoa_r+0xb22>
 800dc34:	e4b5      	b.n	800d5a2 <_dtoa_r+0x49a>
 800dc36:	459a      	cmp	sl, r3
 800dc38:	d1a8      	bne.n	800db8c <_dtoa_r+0xa84>
 800dc3a:	2331      	movs	r3, #49	@ 0x31
 800dc3c:	f108 0801 	add.w	r8, r8, #1
 800dc40:	f88a 3000 	strb.w	r3, [sl]
 800dc44:	e4ad      	b.n	800d5a2 <_dtoa_r+0x49a>
 800dc46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dc48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800dca4 <_dtoa_r+0xb9c>
 800dc4c:	b11b      	cbz	r3, 800dc56 <_dtoa_r+0xb4e>
 800dc4e:	f10a 0308 	add.w	r3, sl, #8
 800dc52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dc54:	6013      	str	r3, [r2, #0]
 800dc56:	4650      	mov	r0, sl
 800dc58:	b017      	add	sp, #92	@ 0x5c
 800dc5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc5e:	9b07      	ldr	r3, [sp, #28]
 800dc60:	2b01      	cmp	r3, #1
 800dc62:	f77f ae2e 	ble.w	800d8c2 <_dtoa_r+0x7ba>
 800dc66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dc68:	9308      	str	r3, [sp, #32]
 800dc6a:	2001      	movs	r0, #1
 800dc6c:	e64d      	b.n	800d90a <_dtoa_r+0x802>
 800dc6e:	f1bb 0f00 	cmp.w	fp, #0
 800dc72:	f77f aed9 	ble.w	800da28 <_dtoa_r+0x920>
 800dc76:	4656      	mov	r6, sl
 800dc78:	9802      	ldr	r0, [sp, #8]
 800dc7a:	4621      	mov	r1, r4
 800dc7c:	f7ff f9bc 	bl	800cff8 <quorem>
 800dc80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dc84:	f806 3b01 	strb.w	r3, [r6], #1
 800dc88:	eba6 020a 	sub.w	r2, r6, sl
 800dc8c:	4593      	cmp	fp, r2
 800dc8e:	ddb4      	ble.n	800dbfa <_dtoa_r+0xaf2>
 800dc90:	9902      	ldr	r1, [sp, #8]
 800dc92:	2300      	movs	r3, #0
 800dc94:	220a      	movs	r2, #10
 800dc96:	4648      	mov	r0, r9
 800dc98:	f000 f968 	bl	800df6c <__multadd>
 800dc9c:	9002      	str	r0, [sp, #8]
 800dc9e:	e7eb      	b.n	800dc78 <_dtoa_r+0xb70>
 800dca0:	08011b51 	.word	0x08011b51
 800dca4:	08011ad5 	.word	0x08011ad5

0800dca8 <_free_r>:
 800dca8:	b538      	push	{r3, r4, r5, lr}
 800dcaa:	4605      	mov	r5, r0
 800dcac:	2900      	cmp	r1, #0
 800dcae:	d041      	beq.n	800dd34 <_free_r+0x8c>
 800dcb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dcb4:	1f0c      	subs	r4, r1, #4
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	bfb8      	it	lt
 800dcba:	18e4      	addlt	r4, r4, r3
 800dcbc:	f000 f8e8 	bl	800de90 <__malloc_lock>
 800dcc0:	4a1d      	ldr	r2, [pc, #116]	@ (800dd38 <_free_r+0x90>)
 800dcc2:	6813      	ldr	r3, [r2, #0]
 800dcc4:	b933      	cbnz	r3, 800dcd4 <_free_r+0x2c>
 800dcc6:	6063      	str	r3, [r4, #4]
 800dcc8:	6014      	str	r4, [r2, #0]
 800dcca:	4628      	mov	r0, r5
 800dccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dcd0:	f000 b8e4 	b.w	800de9c <__malloc_unlock>
 800dcd4:	42a3      	cmp	r3, r4
 800dcd6:	d908      	bls.n	800dcea <_free_r+0x42>
 800dcd8:	6820      	ldr	r0, [r4, #0]
 800dcda:	1821      	adds	r1, r4, r0
 800dcdc:	428b      	cmp	r3, r1
 800dcde:	bf01      	itttt	eq
 800dce0:	6819      	ldreq	r1, [r3, #0]
 800dce2:	685b      	ldreq	r3, [r3, #4]
 800dce4:	1809      	addeq	r1, r1, r0
 800dce6:	6021      	streq	r1, [r4, #0]
 800dce8:	e7ed      	b.n	800dcc6 <_free_r+0x1e>
 800dcea:	461a      	mov	r2, r3
 800dcec:	685b      	ldr	r3, [r3, #4]
 800dcee:	b10b      	cbz	r3, 800dcf4 <_free_r+0x4c>
 800dcf0:	42a3      	cmp	r3, r4
 800dcf2:	d9fa      	bls.n	800dcea <_free_r+0x42>
 800dcf4:	6811      	ldr	r1, [r2, #0]
 800dcf6:	1850      	adds	r0, r2, r1
 800dcf8:	42a0      	cmp	r0, r4
 800dcfa:	d10b      	bne.n	800dd14 <_free_r+0x6c>
 800dcfc:	6820      	ldr	r0, [r4, #0]
 800dcfe:	4401      	add	r1, r0
 800dd00:	1850      	adds	r0, r2, r1
 800dd02:	4283      	cmp	r3, r0
 800dd04:	6011      	str	r1, [r2, #0]
 800dd06:	d1e0      	bne.n	800dcca <_free_r+0x22>
 800dd08:	6818      	ldr	r0, [r3, #0]
 800dd0a:	685b      	ldr	r3, [r3, #4]
 800dd0c:	6053      	str	r3, [r2, #4]
 800dd0e:	4408      	add	r0, r1
 800dd10:	6010      	str	r0, [r2, #0]
 800dd12:	e7da      	b.n	800dcca <_free_r+0x22>
 800dd14:	d902      	bls.n	800dd1c <_free_r+0x74>
 800dd16:	230c      	movs	r3, #12
 800dd18:	602b      	str	r3, [r5, #0]
 800dd1a:	e7d6      	b.n	800dcca <_free_r+0x22>
 800dd1c:	6820      	ldr	r0, [r4, #0]
 800dd1e:	1821      	adds	r1, r4, r0
 800dd20:	428b      	cmp	r3, r1
 800dd22:	bf04      	itt	eq
 800dd24:	6819      	ldreq	r1, [r3, #0]
 800dd26:	685b      	ldreq	r3, [r3, #4]
 800dd28:	6063      	str	r3, [r4, #4]
 800dd2a:	bf04      	itt	eq
 800dd2c:	1809      	addeq	r1, r1, r0
 800dd2e:	6021      	streq	r1, [r4, #0]
 800dd30:	6054      	str	r4, [r2, #4]
 800dd32:	e7ca      	b.n	800dcca <_free_r+0x22>
 800dd34:	bd38      	pop	{r3, r4, r5, pc}
 800dd36:	bf00      	nop
 800dd38:	2000082c 	.word	0x2000082c

0800dd3c <malloc>:
 800dd3c:	4b02      	ldr	r3, [pc, #8]	@ (800dd48 <malloc+0xc>)
 800dd3e:	4601      	mov	r1, r0
 800dd40:	6818      	ldr	r0, [r3, #0]
 800dd42:	f000 b825 	b.w	800dd90 <_malloc_r>
 800dd46:	bf00      	nop
 800dd48:	20000060 	.word	0x20000060

0800dd4c <sbrk_aligned>:
 800dd4c:	b570      	push	{r4, r5, r6, lr}
 800dd4e:	4e0f      	ldr	r6, [pc, #60]	@ (800dd8c <sbrk_aligned+0x40>)
 800dd50:	460c      	mov	r4, r1
 800dd52:	6831      	ldr	r1, [r6, #0]
 800dd54:	4605      	mov	r5, r0
 800dd56:	b911      	cbnz	r1, 800dd5e <sbrk_aligned+0x12>
 800dd58:	f001 fe04 	bl	800f964 <_sbrk_r>
 800dd5c:	6030      	str	r0, [r6, #0]
 800dd5e:	4621      	mov	r1, r4
 800dd60:	4628      	mov	r0, r5
 800dd62:	f001 fdff 	bl	800f964 <_sbrk_r>
 800dd66:	1c43      	adds	r3, r0, #1
 800dd68:	d103      	bne.n	800dd72 <sbrk_aligned+0x26>
 800dd6a:	f04f 34ff 	mov.w	r4, #4294967295
 800dd6e:	4620      	mov	r0, r4
 800dd70:	bd70      	pop	{r4, r5, r6, pc}
 800dd72:	1cc4      	adds	r4, r0, #3
 800dd74:	f024 0403 	bic.w	r4, r4, #3
 800dd78:	42a0      	cmp	r0, r4
 800dd7a:	d0f8      	beq.n	800dd6e <sbrk_aligned+0x22>
 800dd7c:	1a21      	subs	r1, r4, r0
 800dd7e:	4628      	mov	r0, r5
 800dd80:	f001 fdf0 	bl	800f964 <_sbrk_r>
 800dd84:	3001      	adds	r0, #1
 800dd86:	d1f2      	bne.n	800dd6e <sbrk_aligned+0x22>
 800dd88:	e7ef      	b.n	800dd6a <sbrk_aligned+0x1e>
 800dd8a:	bf00      	nop
 800dd8c:	20000828 	.word	0x20000828

0800dd90 <_malloc_r>:
 800dd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd94:	1ccd      	adds	r5, r1, #3
 800dd96:	f025 0503 	bic.w	r5, r5, #3
 800dd9a:	3508      	adds	r5, #8
 800dd9c:	2d0c      	cmp	r5, #12
 800dd9e:	bf38      	it	cc
 800dda0:	250c      	movcc	r5, #12
 800dda2:	2d00      	cmp	r5, #0
 800dda4:	4606      	mov	r6, r0
 800dda6:	db01      	blt.n	800ddac <_malloc_r+0x1c>
 800dda8:	42a9      	cmp	r1, r5
 800ddaa:	d904      	bls.n	800ddb6 <_malloc_r+0x26>
 800ddac:	230c      	movs	r3, #12
 800ddae:	6033      	str	r3, [r6, #0]
 800ddb0:	2000      	movs	r0, #0
 800ddb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800de8c <_malloc_r+0xfc>
 800ddba:	f000 f869 	bl	800de90 <__malloc_lock>
 800ddbe:	f8d8 3000 	ldr.w	r3, [r8]
 800ddc2:	461c      	mov	r4, r3
 800ddc4:	bb44      	cbnz	r4, 800de18 <_malloc_r+0x88>
 800ddc6:	4629      	mov	r1, r5
 800ddc8:	4630      	mov	r0, r6
 800ddca:	f7ff ffbf 	bl	800dd4c <sbrk_aligned>
 800ddce:	1c43      	adds	r3, r0, #1
 800ddd0:	4604      	mov	r4, r0
 800ddd2:	d158      	bne.n	800de86 <_malloc_r+0xf6>
 800ddd4:	f8d8 4000 	ldr.w	r4, [r8]
 800ddd8:	4627      	mov	r7, r4
 800ddda:	2f00      	cmp	r7, #0
 800dddc:	d143      	bne.n	800de66 <_malloc_r+0xd6>
 800ddde:	2c00      	cmp	r4, #0
 800dde0:	d04b      	beq.n	800de7a <_malloc_r+0xea>
 800dde2:	6823      	ldr	r3, [r4, #0]
 800dde4:	4639      	mov	r1, r7
 800dde6:	4630      	mov	r0, r6
 800dde8:	eb04 0903 	add.w	r9, r4, r3
 800ddec:	f001 fdba 	bl	800f964 <_sbrk_r>
 800ddf0:	4581      	cmp	r9, r0
 800ddf2:	d142      	bne.n	800de7a <_malloc_r+0xea>
 800ddf4:	6821      	ldr	r1, [r4, #0]
 800ddf6:	1a6d      	subs	r5, r5, r1
 800ddf8:	4629      	mov	r1, r5
 800ddfa:	4630      	mov	r0, r6
 800ddfc:	f7ff ffa6 	bl	800dd4c <sbrk_aligned>
 800de00:	3001      	adds	r0, #1
 800de02:	d03a      	beq.n	800de7a <_malloc_r+0xea>
 800de04:	6823      	ldr	r3, [r4, #0]
 800de06:	442b      	add	r3, r5
 800de08:	6023      	str	r3, [r4, #0]
 800de0a:	f8d8 3000 	ldr.w	r3, [r8]
 800de0e:	685a      	ldr	r2, [r3, #4]
 800de10:	bb62      	cbnz	r2, 800de6c <_malloc_r+0xdc>
 800de12:	f8c8 7000 	str.w	r7, [r8]
 800de16:	e00f      	b.n	800de38 <_malloc_r+0xa8>
 800de18:	6822      	ldr	r2, [r4, #0]
 800de1a:	1b52      	subs	r2, r2, r5
 800de1c:	d420      	bmi.n	800de60 <_malloc_r+0xd0>
 800de1e:	2a0b      	cmp	r2, #11
 800de20:	d917      	bls.n	800de52 <_malloc_r+0xc2>
 800de22:	1961      	adds	r1, r4, r5
 800de24:	42a3      	cmp	r3, r4
 800de26:	6025      	str	r5, [r4, #0]
 800de28:	bf18      	it	ne
 800de2a:	6059      	strne	r1, [r3, #4]
 800de2c:	6863      	ldr	r3, [r4, #4]
 800de2e:	bf08      	it	eq
 800de30:	f8c8 1000 	streq.w	r1, [r8]
 800de34:	5162      	str	r2, [r4, r5]
 800de36:	604b      	str	r3, [r1, #4]
 800de38:	4630      	mov	r0, r6
 800de3a:	f000 f82f 	bl	800de9c <__malloc_unlock>
 800de3e:	f104 000b 	add.w	r0, r4, #11
 800de42:	1d23      	adds	r3, r4, #4
 800de44:	f020 0007 	bic.w	r0, r0, #7
 800de48:	1ac2      	subs	r2, r0, r3
 800de4a:	bf1c      	itt	ne
 800de4c:	1a1b      	subne	r3, r3, r0
 800de4e:	50a3      	strne	r3, [r4, r2]
 800de50:	e7af      	b.n	800ddb2 <_malloc_r+0x22>
 800de52:	6862      	ldr	r2, [r4, #4]
 800de54:	42a3      	cmp	r3, r4
 800de56:	bf0c      	ite	eq
 800de58:	f8c8 2000 	streq.w	r2, [r8]
 800de5c:	605a      	strne	r2, [r3, #4]
 800de5e:	e7eb      	b.n	800de38 <_malloc_r+0xa8>
 800de60:	4623      	mov	r3, r4
 800de62:	6864      	ldr	r4, [r4, #4]
 800de64:	e7ae      	b.n	800ddc4 <_malloc_r+0x34>
 800de66:	463c      	mov	r4, r7
 800de68:	687f      	ldr	r7, [r7, #4]
 800de6a:	e7b6      	b.n	800ddda <_malloc_r+0x4a>
 800de6c:	461a      	mov	r2, r3
 800de6e:	685b      	ldr	r3, [r3, #4]
 800de70:	42a3      	cmp	r3, r4
 800de72:	d1fb      	bne.n	800de6c <_malloc_r+0xdc>
 800de74:	2300      	movs	r3, #0
 800de76:	6053      	str	r3, [r2, #4]
 800de78:	e7de      	b.n	800de38 <_malloc_r+0xa8>
 800de7a:	230c      	movs	r3, #12
 800de7c:	6033      	str	r3, [r6, #0]
 800de7e:	4630      	mov	r0, r6
 800de80:	f000 f80c 	bl	800de9c <__malloc_unlock>
 800de84:	e794      	b.n	800ddb0 <_malloc_r+0x20>
 800de86:	6005      	str	r5, [r0, #0]
 800de88:	e7d6      	b.n	800de38 <_malloc_r+0xa8>
 800de8a:	bf00      	nop
 800de8c:	2000082c 	.word	0x2000082c

0800de90 <__malloc_lock>:
 800de90:	4801      	ldr	r0, [pc, #4]	@ (800de98 <__malloc_lock+0x8>)
 800de92:	f7ff b89a 	b.w	800cfca <__retarget_lock_acquire_recursive>
 800de96:	bf00      	nop
 800de98:	20000824 	.word	0x20000824

0800de9c <__malloc_unlock>:
 800de9c:	4801      	ldr	r0, [pc, #4]	@ (800dea4 <__malloc_unlock+0x8>)
 800de9e:	f7ff b895 	b.w	800cfcc <__retarget_lock_release_recursive>
 800dea2:	bf00      	nop
 800dea4:	20000824 	.word	0x20000824

0800dea8 <_Balloc>:
 800dea8:	b570      	push	{r4, r5, r6, lr}
 800deaa:	69c6      	ldr	r6, [r0, #28]
 800deac:	4604      	mov	r4, r0
 800deae:	460d      	mov	r5, r1
 800deb0:	b976      	cbnz	r6, 800ded0 <_Balloc+0x28>
 800deb2:	2010      	movs	r0, #16
 800deb4:	f7ff ff42 	bl	800dd3c <malloc>
 800deb8:	4602      	mov	r2, r0
 800deba:	61e0      	str	r0, [r4, #28]
 800debc:	b920      	cbnz	r0, 800dec8 <_Balloc+0x20>
 800debe:	4b18      	ldr	r3, [pc, #96]	@ (800df20 <_Balloc+0x78>)
 800dec0:	4818      	ldr	r0, [pc, #96]	@ (800df24 <_Balloc+0x7c>)
 800dec2:	216b      	movs	r1, #107	@ 0x6b
 800dec4:	f001 fd68 	bl	800f998 <__assert_func>
 800dec8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800decc:	6006      	str	r6, [r0, #0]
 800dece:	60c6      	str	r6, [r0, #12]
 800ded0:	69e6      	ldr	r6, [r4, #28]
 800ded2:	68f3      	ldr	r3, [r6, #12]
 800ded4:	b183      	cbz	r3, 800def8 <_Balloc+0x50>
 800ded6:	69e3      	ldr	r3, [r4, #28]
 800ded8:	68db      	ldr	r3, [r3, #12]
 800deda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dede:	b9b8      	cbnz	r0, 800df10 <_Balloc+0x68>
 800dee0:	2101      	movs	r1, #1
 800dee2:	fa01 f605 	lsl.w	r6, r1, r5
 800dee6:	1d72      	adds	r2, r6, #5
 800dee8:	0092      	lsls	r2, r2, #2
 800deea:	4620      	mov	r0, r4
 800deec:	f001 fd72 	bl	800f9d4 <_calloc_r>
 800def0:	b160      	cbz	r0, 800df0c <_Balloc+0x64>
 800def2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800def6:	e00e      	b.n	800df16 <_Balloc+0x6e>
 800def8:	2221      	movs	r2, #33	@ 0x21
 800defa:	2104      	movs	r1, #4
 800defc:	4620      	mov	r0, r4
 800defe:	f001 fd69 	bl	800f9d4 <_calloc_r>
 800df02:	69e3      	ldr	r3, [r4, #28]
 800df04:	60f0      	str	r0, [r6, #12]
 800df06:	68db      	ldr	r3, [r3, #12]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d1e4      	bne.n	800ded6 <_Balloc+0x2e>
 800df0c:	2000      	movs	r0, #0
 800df0e:	bd70      	pop	{r4, r5, r6, pc}
 800df10:	6802      	ldr	r2, [r0, #0]
 800df12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800df16:	2300      	movs	r3, #0
 800df18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800df1c:	e7f7      	b.n	800df0e <_Balloc+0x66>
 800df1e:	bf00      	nop
 800df20:	08011ae2 	.word	0x08011ae2
 800df24:	08011b62 	.word	0x08011b62

0800df28 <_Bfree>:
 800df28:	b570      	push	{r4, r5, r6, lr}
 800df2a:	69c6      	ldr	r6, [r0, #28]
 800df2c:	4605      	mov	r5, r0
 800df2e:	460c      	mov	r4, r1
 800df30:	b976      	cbnz	r6, 800df50 <_Bfree+0x28>
 800df32:	2010      	movs	r0, #16
 800df34:	f7ff ff02 	bl	800dd3c <malloc>
 800df38:	4602      	mov	r2, r0
 800df3a:	61e8      	str	r0, [r5, #28]
 800df3c:	b920      	cbnz	r0, 800df48 <_Bfree+0x20>
 800df3e:	4b09      	ldr	r3, [pc, #36]	@ (800df64 <_Bfree+0x3c>)
 800df40:	4809      	ldr	r0, [pc, #36]	@ (800df68 <_Bfree+0x40>)
 800df42:	218f      	movs	r1, #143	@ 0x8f
 800df44:	f001 fd28 	bl	800f998 <__assert_func>
 800df48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df4c:	6006      	str	r6, [r0, #0]
 800df4e:	60c6      	str	r6, [r0, #12]
 800df50:	b13c      	cbz	r4, 800df62 <_Bfree+0x3a>
 800df52:	69eb      	ldr	r3, [r5, #28]
 800df54:	6862      	ldr	r2, [r4, #4]
 800df56:	68db      	ldr	r3, [r3, #12]
 800df58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df5c:	6021      	str	r1, [r4, #0]
 800df5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df62:	bd70      	pop	{r4, r5, r6, pc}
 800df64:	08011ae2 	.word	0x08011ae2
 800df68:	08011b62 	.word	0x08011b62

0800df6c <__multadd>:
 800df6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df70:	690d      	ldr	r5, [r1, #16]
 800df72:	4607      	mov	r7, r0
 800df74:	460c      	mov	r4, r1
 800df76:	461e      	mov	r6, r3
 800df78:	f101 0c14 	add.w	ip, r1, #20
 800df7c:	2000      	movs	r0, #0
 800df7e:	f8dc 3000 	ldr.w	r3, [ip]
 800df82:	b299      	uxth	r1, r3
 800df84:	fb02 6101 	mla	r1, r2, r1, r6
 800df88:	0c1e      	lsrs	r6, r3, #16
 800df8a:	0c0b      	lsrs	r3, r1, #16
 800df8c:	fb02 3306 	mla	r3, r2, r6, r3
 800df90:	b289      	uxth	r1, r1
 800df92:	3001      	adds	r0, #1
 800df94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800df98:	4285      	cmp	r5, r0
 800df9a:	f84c 1b04 	str.w	r1, [ip], #4
 800df9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dfa2:	dcec      	bgt.n	800df7e <__multadd+0x12>
 800dfa4:	b30e      	cbz	r6, 800dfea <__multadd+0x7e>
 800dfa6:	68a3      	ldr	r3, [r4, #8]
 800dfa8:	42ab      	cmp	r3, r5
 800dfaa:	dc19      	bgt.n	800dfe0 <__multadd+0x74>
 800dfac:	6861      	ldr	r1, [r4, #4]
 800dfae:	4638      	mov	r0, r7
 800dfb0:	3101      	adds	r1, #1
 800dfb2:	f7ff ff79 	bl	800dea8 <_Balloc>
 800dfb6:	4680      	mov	r8, r0
 800dfb8:	b928      	cbnz	r0, 800dfc6 <__multadd+0x5a>
 800dfba:	4602      	mov	r2, r0
 800dfbc:	4b0c      	ldr	r3, [pc, #48]	@ (800dff0 <__multadd+0x84>)
 800dfbe:	480d      	ldr	r0, [pc, #52]	@ (800dff4 <__multadd+0x88>)
 800dfc0:	21ba      	movs	r1, #186	@ 0xba
 800dfc2:	f001 fce9 	bl	800f998 <__assert_func>
 800dfc6:	6922      	ldr	r2, [r4, #16]
 800dfc8:	3202      	adds	r2, #2
 800dfca:	f104 010c 	add.w	r1, r4, #12
 800dfce:	0092      	lsls	r2, r2, #2
 800dfd0:	300c      	adds	r0, #12
 800dfd2:	f7fe fffc 	bl	800cfce <memcpy>
 800dfd6:	4621      	mov	r1, r4
 800dfd8:	4638      	mov	r0, r7
 800dfda:	f7ff ffa5 	bl	800df28 <_Bfree>
 800dfde:	4644      	mov	r4, r8
 800dfe0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dfe4:	3501      	adds	r5, #1
 800dfe6:	615e      	str	r6, [r3, #20]
 800dfe8:	6125      	str	r5, [r4, #16]
 800dfea:	4620      	mov	r0, r4
 800dfec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dff0:	08011b51 	.word	0x08011b51
 800dff4:	08011b62 	.word	0x08011b62

0800dff8 <__s2b>:
 800dff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dffc:	460c      	mov	r4, r1
 800dffe:	4615      	mov	r5, r2
 800e000:	461f      	mov	r7, r3
 800e002:	2209      	movs	r2, #9
 800e004:	3308      	adds	r3, #8
 800e006:	4606      	mov	r6, r0
 800e008:	fb93 f3f2 	sdiv	r3, r3, r2
 800e00c:	2100      	movs	r1, #0
 800e00e:	2201      	movs	r2, #1
 800e010:	429a      	cmp	r2, r3
 800e012:	db09      	blt.n	800e028 <__s2b+0x30>
 800e014:	4630      	mov	r0, r6
 800e016:	f7ff ff47 	bl	800dea8 <_Balloc>
 800e01a:	b940      	cbnz	r0, 800e02e <__s2b+0x36>
 800e01c:	4602      	mov	r2, r0
 800e01e:	4b19      	ldr	r3, [pc, #100]	@ (800e084 <__s2b+0x8c>)
 800e020:	4819      	ldr	r0, [pc, #100]	@ (800e088 <__s2b+0x90>)
 800e022:	21d3      	movs	r1, #211	@ 0xd3
 800e024:	f001 fcb8 	bl	800f998 <__assert_func>
 800e028:	0052      	lsls	r2, r2, #1
 800e02a:	3101      	adds	r1, #1
 800e02c:	e7f0      	b.n	800e010 <__s2b+0x18>
 800e02e:	9b08      	ldr	r3, [sp, #32]
 800e030:	6143      	str	r3, [r0, #20]
 800e032:	2d09      	cmp	r5, #9
 800e034:	f04f 0301 	mov.w	r3, #1
 800e038:	6103      	str	r3, [r0, #16]
 800e03a:	dd16      	ble.n	800e06a <__s2b+0x72>
 800e03c:	f104 0909 	add.w	r9, r4, #9
 800e040:	46c8      	mov	r8, r9
 800e042:	442c      	add	r4, r5
 800e044:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e048:	4601      	mov	r1, r0
 800e04a:	3b30      	subs	r3, #48	@ 0x30
 800e04c:	220a      	movs	r2, #10
 800e04e:	4630      	mov	r0, r6
 800e050:	f7ff ff8c 	bl	800df6c <__multadd>
 800e054:	45a0      	cmp	r8, r4
 800e056:	d1f5      	bne.n	800e044 <__s2b+0x4c>
 800e058:	f1a5 0408 	sub.w	r4, r5, #8
 800e05c:	444c      	add	r4, r9
 800e05e:	1b2d      	subs	r5, r5, r4
 800e060:	1963      	adds	r3, r4, r5
 800e062:	42bb      	cmp	r3, r7
 800e064:	db04      	blt.n	800e070 <__s2b+0x78>
 800e066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e06a:	340a      	adds	r4, #10
 800e06c:	2509      	movs	r5, #9
 800e06e:	e7f6      	b.n	800e05e <__s2b+0x66>
 800e070:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e074:	4601      	mov	r1, r0
 800e076:	3b30      	subs	r3, #48	@ 0x30
 800e078:	220a      	movs	r2, #10
 800e07a:	4630      	mov	r0, r6
 800e07c:	f7ff ff76 	bl	800df6c <__multadd>
 800e080:	e7ee      	b.n	800e060 <__s2b+0x68>
 800e082:	bf00      	nop
 800e084:	08011b51 	.word	0x08011b51
 800e088:	08011b62 	.word	0x08011b62

0800e08c <__hi0bits>:
 800e08c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e090:	4603      	mov	r3, r0
 800e092:	bf36      	itet	cc
 800e094:	0403      	lslcc	r3, r0, #16
 800e096:	2000      	movcs	r0, #0
 800e098:	2010      	movcc	r0, #16
 800e09a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e09e:	bf3c      	itt	cc
 800e0a0:	021b      	lslcc	r3, r3, #8
 800e0a2:	3008      	addcc	r0, #8
 800e0a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e0a8:	bf3c      	itt	cc
 800e0aa:	011b      	lslcc	r3, r3, #4
 800e0ac:	3004      	addcc	r0, #4
 800e0ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e0b2:	bf3c      	itt	cc
 800e0b4:	009b      	lslcc	r3, r3, #2
 800e0b6:	3002      	addcc	r0, #2
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	db05      	blt.n	800e0c8 <__hi0bits+0x3c>
 800e0bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e0c0:	f100 0001 	add.w	r0, r0, #1
 800e0c4:	bf08      	it	eq
 800e0c6:	2020      	moveq	r0, #32
 800e0c8:	4770      	bx	lr

0800e0ca <__lo0bits>:
 800e0ca:	6803      	ldr	r3, [r0, #0]
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	f013 0007 	ands.w	r0, r3, #7
 800e0d2:	d00b      	beq.n	800e0ec <__lo0bits+0x22>
 800e0d4:	07d9      	lsls	r1, r3, #31
 800e0d6:	d421      	bmi.n	800e11c <__lo0bits+0x52>
 800e0d8:	0798      	lsls	r0, r3, #30
 800e0da:	bf49      	itett	mi
 800e0dc:	085b      	lsrmi	r3, r3, #1
 800e0de:	089b      	lsrpl	r3, r3, #2
 800e0e0:	2001      	movmi	r0, #1
 800e0e2:	6013      	strmi	r3, [r2, #0]
 800e0e4:	bf5c      	itt	pl
 800e0e6:	6013      	strpl	r3, [r2, #0]
 800e0e8:	2002      	movpl	r0, #2
 800e0ea:	4770      	bx	lr
 800e0ec:	b299      	uxth	r1, r3
 800e0ee:	b909      	cbnz	r1, 800e0f4 <__lo0bits+0x2a>
 800e0f0:	0c1b      	lsrs	r3, r3, #16
 800e0f2:	2010      	movs	r0, #16
 800e0f4:	b2d9      	uxtb	r1, r3
 800e0f6:	b909      	cbnz	r1, 800e0fc <__lo0bits+0x32>
 800e0f8:	3008      	adds	r0, #8
 800e0fa:	0a1b      	lsrs	r3, r3, #8
 800e0fc:	0719      	lsls	r1, r3, #28
 800e0fe:	bf04      	itt	eq
 800e100:	091b      	lsreq	r3, r3, #4
 800e102:	3004      	addeq	r0, #4
 800e104:	0799      	lsls	r1, r3, #30
 800e106:	bf04      	itt	eq
 800e108:	089b      	lsreq	r3, r3, #2
 800e10a:	3002      	addeq	r0, #2
 800e10c:	07d9      	lsls	r1, r3, #31
 800e10e:	d403      	bmi.n	800e118 <__lo0bits+0x4e>
 800e110:	085b      	lsrs	r3, r3, #1
 800e112:	f100 0001 	add.w	r0, r0, #1
 800e116:	d003      	beq.n	800e120 <__lo0bits+0x56>
 800e118:	6013      	str	r3, [r2, #0]
 800e11a:	4770      	bx	lr
 800e11c:	2000      	movs	r0, #0
 800e11e:	4770      	bx	lr
 800e120:	2020      	movs	r0, #32
 800e122:	4770      	bx	lr

0800e124 <__i2b>:
 800e124:	b510      	push	{r4, lr}
 800e126:	460c      	mov	r4, r1
 800e128:	2101      	movs	r1, #1
 800e12a:	f7ff febd 	bl	800dea8 <_Balloc>
 800e12e:	4602      	mov	r2, r0
 800e130:	b928      	cbnz	r0, 800e13e <__i2b+0x1a>
 800e132:	4b05      	ldr	r3, [pc, #20]	@ (800e148 <__i2b+0x24>)
 800e134:	4805      	ldr	r0, [pc, #20]	@ (800e14c <__i2b+0x28>)
 800e136:	f240 1145 	movw	r1, #325	@ 0x145
 800e13a:	f001 fc2d 	bl	800f998 <__assert_func>
 800e13e:	2301      	movs	r3, #1
 800e140:	6144      	str	r4, [r0, #20]
 800e142:	6103      	str	r3, [r0, #16]
 800e144:	bd10      	pop	{r4, pc}
 800e146:	bf00      	nop
 800e148:	08011b51 	.word	0x08011b51
 800e14c:	08011b62 	.word	0x08011b62

0800e150 <__multiply>:
 800e150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e154:	4617      	mov	r7, r2
 800e156:	690a      	ldr	r2, [r1, #16]
 800e158:	693b      	ldr	r3, [r7, #16]
 800e15a:	429a      	cmp	r2, r3
 800e15c:	bfa8      	it	ge
 800e15e:	463b      	movge	r3, r7
 800e160:	4689      	mov	r9, r1
 800e162:	bfa4      	itt	ge
 800e164:	460f      	movge	r7, r1
 800e166:	4699      	movge	r9, r3
 800e168:	693d      	ldr	r5, [r7, #16]
 800e16a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e16e:	68bb      	ldr	r3, [r7, #8]
 800e170:	6879      	ldr	r1, [r7, #4]
 800e172:	eb05 060a 	add.w	r6, r5, sl
 800e176:	42b3      	cmp	r3, r6
 800e178:	b085      	sub	sp, #20
 800e17a:	bfb8      	it	lt
 800e17c:	3101      	addlt	r1, #1
 800e17e:	f7ff fe93 	bl	800dea8 <_Balloc>
 800e182:	b930      	cbnz	r0, 800e192 <__multiply+0x42>
 800e184:	4602      	mov	r2, r0
 800e186:	4b41      	ldr	r3, [pc, #260]	@ (800e28c <__multiply+0x13c>)
 800e188:	4841      	ldr	r0, [pc, #260]	@ (800e290 <__multiply+0x140>)
 800e18a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e18e:	f001 fc03 	bl	800f998 <__assert_func>
 800e192:	f100 0414 	add.w	r4, r0, #20
 800e196:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e19a:	4623      	mov	r3, r4
 800e19c:	2200      	movs	r2, #0
 800e19e:	4573      	cmp	r3, lr
 800e1a0:	d320      	bcc.n	800e1e4 <__multiply+0x94>
 800e1a2:	f107 0814 	add.w	r8, r7, #20
 800e1a6:	f109 0114 	add.w	r1, r9, #20
 800e1aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e1ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e1b2:	9302      	str	r3, [sp, #8]
 800e1b4:	1beb      	subs	r3, r5, r7
 800e1b6:	3b15      	subs	r3, #21
 800e1b8:	f023 0303 	bic.w	r3, r3, #3
 800e1bc:	3304      	adds	r3, #4
 800e1be:	3715      	adds	r7, #21
 800e1c0:	42bd      	cmp	r5, r7
 800e1c2:	bf38      	it	cc
 800e1c4:	2304      	movcc	r3, #4
 800e1c6:	9301      	str	r3, [sp, #4]
 800e1c8:	9b02      	ldr	r3, [sp, #8]
 800e1ca:	9103      	str	r1, [sp, #12]
 800e1cc:	428b      	cmp	r3, r1
 800e1ce:	d80c      	bhi.n	800e1ea <__multiply+0x9a>
 800e1d0:	2e00      	cmp	r6, #0
 800e1d2:	dd03      	ble.n	800e1dc <__multiply+0x8c>
 800e1d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d055      	beq.n	800e288 <__multiply+0x138>
 800e1dc:	6106      	str	r6, [r0, #16]
 800e1de:	b005      	add	sp, #20
 800e1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1e4:	f843 2b04 	str.w	r2, [r3], #4
 800e1e8:	e7d9      	b.n	800e19e <__multiply+0x4e>
 800e1ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800e1ee:	f1ba 0f00 	cmp.w	sl, #0
 800e1f2:	d01f      	beq.n	800e234 <__multiply+0xe4>
 800e1f4:	46c4      	mov	ip, r8
 800e1f6:	46a1      	mov	r9, r4
 800e1f8:	2700      	movs	r7, #0
 800e1fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e1fe:	f8d9 3000 	ldr.w	r3, [r9]
 800e202:	fa1f fb82 	uxth.w	fp, r2
 800e206:	b29b      	uxth	r3, r3
 800e208:	fb0a 330b 	mla	r3, sl, fp, r3
 800e20c:	443b      	add	r3, r7
 800e20e:	f8d9 7000 	ldr.w	r7, [r9]
 800e212:	0c12      	lsrs	r2, r2, #16
 800e214:	0c3f      	lsrs	r7, r7, #16
 800e216:	fb0a 7202 	mla	r2, sl, r2, r7
 800e21a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e21e:	b29b      	uxth	r3, r3
 800e220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e224:	4565      	cmp	r5, ip
 800e226:	f849 3b04 	str.w	r3, [r9], #4
 800e22a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e22e:	d8e4      	bhi.n	800e1fa <__multiply+0xaa>
 800e230:	9b01      	ldr	r3, [sp, #4]
 800e232:	50e7      	str	r7, [r4, r3]
 800e234:	9b03      	ldr	r3, [sp, #12]
 800e236:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e23a:	3104      	adds	r1, #4
 800e23c:	f1b9 0f00 	cmp.w	r9, #0
 800e240:	d020      	beq.n	800e284 <__multiply+0x134>
 800e242:	6823      	ldr	r3, [r4, #0]
 800e244:	4647      	mov	r7, r8
 800e246:	46a4      	mov	ip, r4
 800e248:	f04f 0a00 	mov.w	sl, #0
 800e24c:	f8b7 b000 	ldrh.w	fp, [r7]
 800e250:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e254:	fb09 220b 	mla	r2, r9, fp, r2
 800e258:	4452      	add	r2, sl
 800e25a:	b29b      	uxth	r3, r3
 800e25c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e260:	f84c 3b04 	str.w	r3, [ip], #4
 800e264:	f857 3b04 	ldr.w	r3, [r7], #4
 800e268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e26c:	f8bc 3000 	ldrh.w	r3, [ip]
 800e270:	fb09 330a 	mla	r3, r9, sl, r3
 800e274:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e278:	42bd      	cmp	r5, r7
 800e27a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e27e:	d8e5      	bhi.n	800e24c <__multiply+0xfc>
 800e280:	9a01      	ldr	r2, [sp, #4]
 800e282:	50a3      	str	r3, [r4, r2]
 800e284:	3404      	adds	r4, #4
 800e286:	e79f      	b.n	800e1c8 <__multiply+0x78>
 800e288:	3e01      	subs	r6, #1
 800e28a:	e7a1      	b.n	800e1d0 <__multiply+0x80>
 800e28c:	08011b51 	.word	0x08011b51
 800e290:	08011b62 	.word	0x08011b62

0800e294 <__pow5mult>:
 800e294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e298:	4615      	mov	r5, r2
 800e29a:	f012 0203 	ands.w	r2, r2, #3
 800e29e:	4607      	mov	r7, r0
 800e2a0:	460e      	mov	r6, r1
 800e2a2:	d007      	beq.n	800e2b4 <__pow5mult+0x20>
 800e2a4:	4c25      	ldr	r4, [pc, #148]	@ (800e33c <__pow5mult+0xa8>)
 800e2a6:	3a01      	subs	r2, #1
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e2ae:	f7ff fe5d 	bl	800df6c <__multadd>
 800e2b2:	4606      	mov	r6, r0
 800e2b4:	10ad      	asrs	r5, r5, #2
 800e2b6:	d03d      	beq.n	800e334 <__pow5mult+0xa0>
 800e2b8:	69fc      	ldr	r4, [r7, #28]
 800e2ba:	b97c      	cbnz	r4, 800e2dc <__pow5mult+0x48>
 800e2bc:	2010      	movs	r0, #16
 800e2be:	f7ff fd3d 	bl	800dd3c <malloc>
 800e2c2:	4602      	mov	r2, r0
 800e2c4:	61f8      	str	r0, [r7, #28]
 800e2c6:	b928      	cbnz	r0, 800e2d4 <__pow5mult+0x40>
 800e2c8:	4b1d      	ldr	r3, [pc, #116]	@ (800e340 <__pow5mult+0xac>)
 800e2ca:	481e      	ldr	r0, [pc, #120]	@ (800e344 <__pow5mult+0xb0>)
 800e2cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e2d0:	f001 fb62 	bl	800f998 <__assert_func>
 800e2d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e2d8:	6004      	str	r4, [r0, #0]
 800e2da:	60c4      	str	r4, [r0, #12]
 800e2dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e2e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e2e4:	b94c      	cbnz	r4, 800e2fa <__pow5mult+0x66>
 800e2e6:	f240 2171 	movw	r1, #625	@ 0x271
 800e2ea:	4638      	mov	r0, r7
 800e2ec:	f7ff ff1a 	bl	800e124 <__i2b>
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800e2f6:	4604      	mov	r4, r0
 800e2f8:	6003      	str	r3, [r0, #0]
 800e2fa:	f04f 0900 	mov.w	r9, #0
 800e2fe:	07eb      	lsls	r3, r5, #31
 800e300:	d50a      	bpl.n	800e318 <__pow5mult+0x84>
 800e302:	4631      	mov	r1, r6
 800e304:	4622      	mov	r2, r4
 800e306:	4638      	mov	r0, r7
 800e308:	f7ff ff22 	bl	800e150 <__multiply>
 800e30c:	4631      	mov	r1, r6
 800e30e:	4680      	mov	r8, r0
 800e310:	4638      	mov	r0, r7
 800e312:	f7ff fe09 	bl	800df28 <_Bfree>
 800e316:	4646      	mov	r6, r8
 800e318:	106d      	asrs	r5, r5, #1
 800e31a:	d00b      	beq.n	800e334 <__pow5mult+0xa0>
 800e31c:	6820      	ldr	r0, [r4, #0]
 800e31e:	b938      	cbnz	r0, 800e330 <__pow5mult+0x9c>
 800e320:	4622      	mov	r2, r4
 800e322:	4621      	mov	r1, r4
 800e324:	4638      	mov	r0, r7
 800e326:	f7ff ff13 	bl	800e150 <__multiply>
 800e32a:	6020      	str	r0, [r4, #0]
 800e32c:	f8c0 9000 	str.w	r9, [r0]
 800e330:	4604      	mov	r4, r0
 800e332:	e7e4      	b.n	800e2fe <__pow5mult+0x6a>
 800e334:	4630      	mov	r0, r6
 800e336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e33a:	bf00      	nop
 800e33c:	08011c74 	.word	0x08011c74
 800e340:	08011ae2 	.word	0x08011ae2
 800e344:	08011b62 	.word	0x08011b62

0800e348 <__lshift>:
 800e348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e34c:	460c      	mov	r4, r1
 800e34e:	6849      	ldr	r1, [r1, #4]
 800e350:	6923      	ldr	r3, [r4, #16]
 800e352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e356:	68a3      	ldr	r3, [r4, #8]
 800e358:	4607      	mov	r7, r0
 800e35a:	4691      	mov	r9, r2
 800e35c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e360:	f108 0601 	add.w	r6, r8, #1
 800e364:	42b3      	cmp	r3, r6
 800e366:	db0b      	blt.n	800e380 <__lshift+0x38>
 800e368:	4638      	mov	r0, r7
 800e36a:	f7ff fd9d 	bl	800dea8 <_Balloc>
 800e36e:	4605      	mov	r5, r0
 800e370:	b948      	cbnz	r0, 800e386 <__lshift+0x3e>
 800e372:	4602      	mov	r2, r0
 800e374:	4b28      	ldr	r3, [pc, #160]	@ (800e418 <__lshift+0xd0>)
 800e376:	4829      	ldr	r0, [pc, #164]	@ (800e41c <__lshift+0xd4>)
 800e378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e37c:	f001 fb0c 	bl	800f998 <__assert_func>
 800e380:	3101      	adds	r1, #1
 800e382:	005b      	lsls	r3, r3, #1
 800e384:	e7ee      	b.n	800e364 <__lshift+0x1c>
 800e386:	2300      	movs	r3, #0
 800e388:	f100 0114 	add.w	r1, r0, #20
 800e38c:	f100 0210 	add.w	r2, r0, #16
 800e390:	4618      	mov	r0, r3
 800e392:	4553      	cmp	r3, sl
 800e394:	db33      	blt.n	800e3fe <__lshift+0xb6>
 800e396:	6920      	ldr	r0, [r4, #16]
 800e398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e39c:	f104 0314 	add.w	r3, r4, #20
 800e3a0:	f019 091f 	ands.w	r9, r9, #31
 800e3a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e3a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e3ac:	d02b      	beq.n	800e406 <__lshift+0xbe>
 800e3ae:	f1c9 0e20 	rsb	lr, r9, #32
 800e3b2:	468a      	mov	sl, r1
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	6818      	ldr	r0, [r3, #0]
 800e3b8:	fa00 f009 	lsl.w	r0, r0, r9
 800e3bc:	4310      	orrs	r0, r2
 800e3be:	f84a 0b04 	str.w	r0, [sl], #4
 800e3c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3c6:	459c      	cmp	ip, r3
 800e3c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800e3cc:	d8f3      	bhi.n	800e3b6 <__lshift+0x6e>
 800e3ce:	ebac 0304 	sub.w	r3, ip, r4
 800e3d2:	3b15      	subs	r3, #21
 800e3d4:	f023 0303 	bic.w	r3, r3, #3
 800e3d8:	3304      	adds	r3, #4
 800e3da:	f104 0015 	add.w	r0, r4, #21
 800e3de:	4560      	cmp	r0, ip
 800e3e0:	bf88      	it	hi
 800e3e2:	2304      	movhi	r3, #4
 800e3e4:	50ca      	str	r2, [r1, r3]
 800e3e6:	b10a      	cbz	r2, 800e3ec <__lshift+0xa4>
 800e3e8:	f108 0602 	add.w	r6, r8, #2
 800e3ec:	3e01      	subs	r6, #1
 800e3ee:	4638      	mov	r0, r7
 800e3f0:	612e      	str	r6, [r5, #16]
 800e3f2:	4621      	mov	r1, r4
 800e3f4:	f7ff fd98 	bl	800df28 <_Bfree>
 800e3f8:	4628      	mov	r0, r5
 800e3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800e402:	3301      	adds	r3, #1
 800e404:	e7c5      	b.n	800e392 <__lshift+0x4a>
 800e406:	3904      	subs	r1, #4
 800e408:	f853 2b04 	ldr.w	r2, [r3], #4
 800e40c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e410:	459c      	cmp	ip, r3
 800e412:	d8f9      	bhi.n	800e408 <__lshift+0xc0>
 800e414:	e7ea      	b.n	800e3ec <__lshift+0xa4>
 800e416:	bf00      	nop
 800e418:	08011b51 	.word	0x08011b51
 800e41c:	08011b62 	.word	0x08011b62

0800e420 <__mcmp>:
 800e420:	690a      	ldr	r2, [r1, #16]
 800e422:	4603      	mov	r3, r0
 800e424:	6900      	ldr	r0, [r0, #16]
 800e426:	1a80      	subs	r0, r0, r2
 800e428:	b530      	push	{r4, r5, lr}
 800e42a:	d10e      	bne.n	800e44a <__mcmp+0x2a>
 800e42c:	3314      	adds	r3, #20
 800e42e:	3114      	adds	r1, #20
 800e430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e43c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e440:	4295      	cmp	r5, r2
 800e442:	d003      	beq.n	800e44c <__mcmp+0x2c>
 800e444:	d205      	bcs.n	800e452 <__mcmp+0x32>
 800e446:	f04f 30ff 	mov.w	r0, #4294967295
 800e44a:	bd30      	pop	{r4, r5, pc}
 800e44c:	42a3      	cmp	r3, r4
 800e44e:	d3f3      	bcc.n	800e438 <__mcmp+0x18>
 800e450:	e7fb      	b.n	800e44a <__mcmp+0x2a>
 800e452:	2001      	movs	r0, #1
 800e454:	e7f9      	b.n	800e44a <__mcmp+0x2a>
	...

0800e458 <__mdiff>:
 800e458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e45c:	4689      	mov	r9, r1
 800e45e:	4606      	mov	r6, r0
 800e460:	4611      	mov	r1, r2
 800e462:	4648      	mov	r0, r9
 800e464:	4614      	mov	r4, r2
 800e466:	f7ff ffdb 	bl	800e420 <__mcmp>
 800e46a:	1e05      	subs	r5, r0, #0
 800e46c:	d112      	bne.n	800e494 <__mdiff+0x3c>
 800e46e:	4629      	mov	r1, r5
 800e470:	4630      	mov	r0, r6
 800e472:	f7ff fd19 	bl	800dea8 <_Balloc>
 800e476:	4602      	mov	r2, r0
 800e478:	b928      	cbnz	r0, 800e486 <__mdiff+0x2e>
 800e47a:	4b3f      	ldr	r3, [pc, #252]	@ (800e578 <__mdiff+0x120>)
 800e47c:	f240 2137 	movw	r1, #567	@ 0x237
 800e480:	483e      	ldr	r0, [pc, #248]	@ (800e57c <__mdiff+0x124>)
 800e482:	f001 fa89 	bl	800f998 <__assert_func>
 800e486:	2301      	movs	r3, #1
 800e488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e48c:	4610      	mov	r0, r2
 800e48e:	b003      	add	sp, #12
 800e490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e494:	bfbc      	itt	lt
 800e496:	464b      	movlt	r3, r9
 800e498:	46a1      	movlt	r9, r4
 800e49a:	4630      	mov	r0, r6
 800e49c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e4a0:	bfba      	itte	lt
 800e4a2:	461c      	movlt	r4, r3
 800e4a4:	2501      	movlt	r5, #1
 800e4a6:	2500      	movge	r5, #0
 800e4a8:	f7ff fcfe 	bl	800dea8 <_Balloc>
 800e4ac:	4602      	mov	r2, r0
 800e4ae:	b918      	cbnz	r0, 800e4b8 <__mdiff+0x60>
 800e4b0:	4b31      	ldr	r3, [pc, #196]	@ (800e578 <__mdiff+0x120>)
 800e4b2:	f240 2145 	movw	r1, #581	@ 0x245
 800e4b6:	e7e3      	b.n	800e480 <__mdiff+0x28>
 800e4b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e4bc:	6926      	ldr	r6, [r4, #16]
 800e4be:	60c5      	str	r5, [r0, #12]
 800e4c0:	f109 0310 	add.w	r3, r9, #16
 800e4c4:	f109 0514 	add.w	r5, r9, #20
 800e4c8:	f104 0e14 	add.w	lr, r4, #20
 800e4cc:	f100 0b14 	add.w	fp, r0, #20
 800e4d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e4d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e4d8:	9301      	str	r3, [sp, #4]
 800e4da:	46d9      	mov	r9, fp
 800e4dc:	f04f 0c00 	mov.w	ip, #0
 800e4e0:	9b01      	ldr	r3, [sp, #4]
 800e4e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e4e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e4ea:	9301      	str	r3, [sp, #4]
 800e4ec:	fa1f f38a 	uxth.w	r3, sl
 800e4f0:	4619      	mov	r1, r3
 800e4f2:	b283      	uxth	r3, r0
 800e4f4:	1acb      	subs	r3, r1, r3
 800e4f6:	0c00      	lsrs	r0, r0, #16
 800e4f8:	4463      	add	r3, ip
 800e4fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e4fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e502:	b29b      	uxth	r3, r3
 800e504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e508:	4576      	cmp	r6, lr
 800e50a:	f849 3b04 	str.w	r3, [r9], #4
 800e50e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e512:	d8e5      	bhi.n	800e4e0 <__mdiff+0x88>
 800e514:	1b33      	subs	r3, r6, r4
 800e516:	3b15      	subs	r3, #21
 800e518:	f023 0303 	bic.w	r3, r3, #3
 800e51c:	3415      	adds	r4, #21
 800e51e:	3304      	adds	r3, #4
 800e520:	42a6      	cmp	r6, r4
 800e522:	bf38      	it	cc
 800e524:	2304      	movcc	r3, #4
 800e526:	441d      	add	r5, r3
 800e528:	445b      	add	r3, fp
 800e52a:	461e      	mov	r6, r3
 800e52c:	462c      	mov	r4, r5
 800e52e:	4544      	cmp	r4, r8
 800e530:	d30e      	bcc.n	800e550 <__mdiff+0xf8>
 800e532:	f108 0103 	add.w	r1, r8, #3
 800e536:	1b49      	subs	r1, r1, r5
 800e538:	f021 0103 	bic.w	r1, r1, #3
 800e53c:	3d03      	subs	r5, #3
 800e53e:	45a8      	cmp	r8, r5
 800e540:	bf38      	it	cc
 800e542:	2100      	movcc	r1, #0
 800e544:	440b      	add	r3, r1
 800e546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e54a:	b191      	cbz	r1, 800e572 <__mdiff+0x11a>
 800e54c:	6117      	str	r7, [r2, #16]
 800e54e:	e79d      	b.n	800e48c <__mdiff+0x34>
 800e550:	f854 1b04 	ldr.w	r1, [r4], #4
 800e554:	46e6      	mov	lr, ip
 800e556:	0c08      	lsrs	r0, r1, #16
 800e558:	fa1c fc81 	uxtah	ip, ip, r1
 800e55c:	4471      	add	r1, lr
 800e55e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e562:	b289      	uxth	r1, r1
 800e564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e568:	f846 1b04 	str.w	r1, [r6], #4
 800e56c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e570:	e7dd      	b.n	800e52e <__mdiff+0xd6>
 800e572:	3f01      	subs	r7, #1
 800e574:	e7e7      	b.n	800e546 <__mdiff+0xee>
 800e576:	bf00      	nop
 800e578:	08011b51 	.word	0x08011b51
 800e57c:	08011b62 	.word	0x08011b62

0800e580 <__ulp>:
 800e580:	b082      	sub	sp, #8
 800e582:	ed8d 0b00 	vstr	d0, [sp]
 800e586:	9a01      	ldr	r2, [sp, #4]
 800e588:	4b0f      	ldr	r3, [pc, #60]	@ (800e5c8 <__ulp+0x48>)
 800e58a:	4013      	ands	r3, r2
 800e58c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e590:	2b00      	cmp	r3, #0
 800e592:	dc08      	bgt.n	800e5a6 <__ulp+0x26>
 800e594:	425b      	negs	r3, r3
 800e596:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e59a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e59e:	da04      	bge.n	800e5aa <__ulp+0x2a>
 800e5a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e5a4:	4113      	asrs	r3, r2
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	e008      	b.n	800e5bc <__ulp+0x3c>
 800e5aa:	f1a2 0314 	sub.w	r3, r2, #20
 800e5ae:	2b1e      	cmp	r3, #30
 800e5b0:	bfda      	itte	le
 800e5b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e5b6:	40da      	lsrle	r2, r3
 800e5b8:	2201      	movgt	r2, #1
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	4619      	mov	r1, r3
 800e5be:	4610      	mov	r0, r2
 800e5c0:	ec41 0b10 	vmov	d0, r0, r1
 800e5c4:	b002      	add	sp, #8
 800e5c6:	4770      	bx	lr
 800e5c8:	7ff00000 	.word	0x7ff00000

0800e5cc <__b2d>:
 800e5cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5d0:	6906      	ldr	r6, [r0, #16]
 800e5d2:	f100 0814 	add.w	r8, r0, #20
 800e5d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e5da:	1f37      	subs	r7, r6, #4
 800e5dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e5e0:	4610      	mov	r0, r2
 800e5e2:	f7ff fd53 	bl	800e08c <__hi0bits>
 800e5e6:	f1c0 0320 	rsb	r3, r0, #32
 800e5ea:	280a      	cmp	r0, #10
 800e5ec:	600b      	str	r3, [r1, #0]
 800e5ee:	491b      	ldr	r1, [pc, #108]	@ (800e65c <__b2d+0x90>)
 800e5f0:	dc15      	bgt.n	800e61e <__b2d+0x52>
 800e5f2:	f1c0 0c0b 	rsb	ip, r0, #11
 800e5f6:	fa22 f30c 	lsr.w	r3, r2, ip
 800e5fa:	45b8      	cmp	r8, r7
 800e5fc:	ea43 0501 	orr.w	r5, r3, r1
 800e600:	bf34      	ite	cc
 800e602:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e606:	2300      	movcs	r3, #0
 800e608:	3015      	adds	r0, #21
 800e60a:	fa02 f000 	lsl.w	r0, r2, r0
 800e60e:	fa23 f30c 	lsr.w	r3, r3, ip
 800e612:	4303      	orrs	r3, r0
 800e614:	461c      	mov	r4, r3
 800e616:	ec45 4b10 	vmov	d0, r4, r5
 800e61a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e61e:	45b8      	cmp	r8, r7
 800e620:	bf3a      	itte	cc
 800e622:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e626:	f1a6 0708 	subcc.w	r7, r6, #8
 800e62a:	2300      	movcs	r3, #0
 800e62c:	380b      	subs	r0, #11
 800e62e:	d012      	beq.n	800e656 <__b2d+0x8a>
 800e630:	f1c0 0120 	rsb	r1, r0, #32
 800e634:	fa23 f401 	lsr.w	r4, r3, r1
 800e638:	4082      	lsls	r2, r0
 800e63a:	4322      	orrs	r2, r4
 800e63c:	4547      	cmp	r7, r8
 800e63e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e642:	bf8c      	ite	hi
 800e644:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e648:	2200      	movls	r2, #0
 800e64a:	4083      	lsls	r3, r0
 800e64c:	40ca      	lsrs	r2, r1
 800e64e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e652:	4313      	orrs	r3, r2
 800e654:	e7de      	b.n	800e614 <__b2d+0x48>
 800e656:	ea42 0501 	orr.w	r5, r2, r1
 800e65a:	e7db      	b.n	800e614 <__b2d+0x48>
 800e65c:	3ff00000 	.word	0x3ff00000

0800e660 <__d2b>:
 800e660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e664:	460f      	mov	r7, r1
 800e666:	2101      	movs	r1, #1
 800e668:	ec59 8b10 	vmov	r8, r9, d0
 800e66c:	4616      	mov	r6, r2
 800e66e:	f7ff fc1b 	bl	800dea8 <_Balloc>
 800e672:	4604      	mov	r4, r0
 800e674:	b930      	cbnz	r0, 800e684 <__d2b+0x24>
 800e676:	4602      	mov	r2, r0
 800e678:	4b23      	ldr	r3, [pc, #140]	@ (800e708 <__d2b+0xa8>)
 800e67a:	4824      	ldr	r0, [pc, #144]	@ (800e70c <__d2b+0xac>)
 800e67c:	f240 310f 	movw	r1, #783	@ 0x30f
 800e680:	f001 f98a 	bl	800f998 <__assert_func>
 800e684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e68c:	b10d      	cbz	r5, 800e692 <__d2b+0x32>
 800e68e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e692:	9301      	str	r3, [sp, #4]
 800e694:	f1b8 0300 	subs.w	r3, r8, #0
 800e698:	d023      	beq.n	800e6e2 <__d2b+0x82>
 800e69a:	4668      	mov	r0, sp
 800e69c:	9300      	str	r3, [sp, #0]
 800e69e:	f7ff fd14 	bl	800e0ca <__lo0bits>
 800e6a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e6a6:	b1d0      	cbz	r0, 800e6de <__d2b+0x7e>
 800e6a8:	f1c0 0320 	rsb	r3, r0, #32
 800e6ac:	fa02 f303 	lsl.w	r3, r2, r3
 800e6b0:	430b      	orrs	r3, r1
 800e6b2:	40c2      	lsrs	r2, r0
 800e6b4:	6163      	str	r3, [r4, #20]
 800e6b6:	9201      	str	r2, [sp, #4]
 800e6b8:	9b01      	ldr	r3, [sp, #4]
 800e6ba:	61a3      	str	r3, [r4, #24]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	bf0c      	ite	eq
 800e6c0:	2201      	moveq	r2, #1
 800e6c2:	2202      	movne	r2, #2
 800e6c4:	6122      	str	r2, [r4, #16]
 800e6c6:	b1a5      	cbz	r5, 800e6f2 <__d2b+0x92>
 800e6c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e6cc:	4405      	add	r5, r0
 800e6ce:	603d      	str	r5, [r7, #0]
 800e6d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e6d4:	6030      	str	r0, [r6, #0]
 800e6d6:	4620      	mov	r0, r4
 800e6d8:	b003      	add	sp, #12
 800e6da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6de:	6161      	str	r1, [r4, #20]
 800e6e0:	e7ea      	b.n	800e6b8 <__d2b+0x58>
 800e6e2:	a801      	add	r0, sp, #4
 800e6e4:	f7ff fcf1 	bl	800e0ca <__lo0bits>
 800e6e8:	9b01      	ldr	r3, [sp, #4]
 800e6ea:	6163      	str	r3, [r4, #20]
 800e6ec:	3020      	adds	r0, #32
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	e7e8      	b.n	800e6c4 <__d2b+0x64>
 800e6f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e6f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e6fa:	6038      	str	r0, [r7, #0]
 800e6fc:	6918      	ldr	r0, [r3, #16]
 800e6fe:	f7ff fcc5 	bl	800e08c <__hi0bits>
 800e702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e706:	e7e5      	b.n	800e6d4 <__d2b+0x74>
 800e708:	08011b51 	.word	0x08011b51
 800e70c:	08011b62 	.word	0x08011b62

0800e710 <__ratio>:
 800e710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e714:	b085      	sub	sp, #20
 800e716:	e9cd 1000 	strd	r1, r0, [sp]
 800e71a:	a902      	add	r1, sp, #8
 800e71c:	f7ff ff56 	bl	800e5cc <__b2d>
 800e720:	9800      	ldr	r0, [sp, #0]
 800e722:	a903      	add	r1, sp, #12
 800e724:	ec55 4b10 	vmov	r4, r5, d0
 800e728:	f7ff ff50 	bl	800e5cc <__b2d>
 800e72c:	9b01      	ldr	r3, [sp, #4]
 800e72e:	6919      	ldr	r1, [r3, #16]
 800e730:	9b00      	ldr	r3, [sp, #0]
 800e732:	691b      	ldr	r3, [r3, #16]
 800e734:	1ac9      	subs	r1, r1, r3
 800e736:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e73a:	1a9b      	subs	r3, r3, r2
 800e73c:	ec5b ab10 	vmov	sl, fp, d0
 800e740:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e744:	2b00      	cmp	r3, #0
 800e746:	bfce      	itee	gt
 800e748:	462a      	movgt	r2, r5
 800e74a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e74e:	465a      	movle	r2, fp
 800e750:	462f      	mov	r7, r5
 800e752:	46d9      	mov	r9, fp
 800e754:	bfcc      	ite	gt
 800e756:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e75a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e75e:	464b      	mov	r3, r9
 800e760:	4652      	mov	r2, sl
 800e762:	4620      	mov	r0, r4
 800e764:	4639      	mov	r1, r7
 800e766:	f7f2 f871 	bl	800084c <__aeabi_ddiv>
 800e76a:	ec41 0b10 	vmov	d0, r0, r1
 800e76e:	b005      	add	sp, #20
 800e770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e774 <__copybits>:
 800e774:	3901      	subs	r1, #1
 800e776:	b570      	push	{r4, r5, r6, lr}
 800e778:	1149      	asrs	r1, r1, #5
 800e77a:	6914      	ldr	r4, [r2, #16]
 800e77c:	3101      	adds	r1, #1
 800e77e:	f102 0314 	add.w	r3, r2, #20
 800e782:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e786:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e78a:	1f05      	subs	r5, r0, #4
 800e78c:	42a3      	cmp	r3, r4
 800e78e:	d30c      	bcc.n	800e7aa <__copybits+0x36>
 800e790:	1aa3      	subs	r3, r4, r2
 800e792:	3b11      	subs	r3, #17
 800e794:	f023 0303 	bic.w	r3, r3, #3
 800e798:	3211      	adds	r2, #17
 800e79a:	42a2      	cmp	r2, r4
 800e79c:	bf88      	it	hi
 800e79e:	2300      	movhi	r3, #0
 800e7a0:	4418      	add	r0, r3
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	4288      	cmp	r0, r1
 800e7a6:	d305      	bcc.n	800e7b4 <__copybits+0x40>
 800e7a8:	bd70      	pop	{r4, r5, r6, pc}
 800e7aa:	f853 6b04 	ldr.w	r6, [r3], #4
 800e7ae:	f845 6f04 	str.w	r6, [r5, #4]!
 800e7b2:	e7eb      	b.n	800e78c <__copybits+0x18>
 800e7b4:	f840 3b04 	str.w	r3, [r0], #4
 800e7b8:	e7f4      	b.n	800e7a4 <__copybits+0x30>

0800e7ba <__any_on>:
 800e7ba:	f100 0214 	add.w	r2, r0, #20
 800e7be:	6900      	ldr	r0, [r0, #16]
 800e7c0:	114b      	asrs	r3, r1, #5
 800e7c2:	4298      	cmp	r0, r3
 800e7c4:	b510      	push	{r4, lr}
 800e7c6:	db11      	blt.n	800e7ec <__any_on+0x32>
 800e7c8:	dd0a      	ble.n	800e7e0 <__any_on+0x26>
 800e7ca:	f011 011f 	ands.w	r1, r1, #31
 800e7ce:	d007      	beq.n	800e7e0 <__any_on+0x26>
 800e7d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e7d4:	fa24 f001 	lsr.w	r0, r4, r1
 800e7d8:	fa00 f101 	lsl.w	r1, r0, r1
 800e7dc:	428c      	cmp	r4, r1
 800e7de:	d10b      	bne.n	800e7f8 <__any_on+0x3e>
 800e7e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e7e4:	4293      	cmp	r3, r2
 800e7e6:	d803      	bhi.n	800e7f0 <__any_on+0x36>
 800e7e8:	2000      	movs	r0, #0
 800e7ea:	bd10      	pop	{r4, pc}
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	e7f7      	b.n	800e7e0 <__any_on+0x26>
 800e7f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e7f4:	2900      	cmp	r1, #0
 800e7f6:	d0f5      	beq.n	800e7e4 <__any_on+0x2a>
 800e7f8:	2001      	movs	r0, #1
 800e7fa:	e7f6      	b.n	800e7ea <__any_on+0x30>

0800e7fc <sulp>:
 800e7fc:	b570      	push	{r4, r5, r6, lr}
 800e7fe:	4604      	mov	r4, r0
 800e800:	460d      	mov	r5, r1
 800e802:	ec45 4b10 	vmov	d0, r4, r5
 800e806:	4616      	mov	r6, r2
 800e808:	f7ff feba 	bl	800e580 <__ulp>
 800e80c:	ec51 0b10 	vmov	r0, r1, d0
 800e810:	b17e      	cbz	r6, 800e832 <sulp+0x36>
 800e812:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e816:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	dd09      	ble.n	800e832 <sulp+0x36>
 800e81e:	051b      	lsls	r3, r3, #20
 800e820:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e824:	2400      	movs	r4, #0
 800e826:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e82a:	4622      	mov	r2, r4
 800e82c:	462b      	mov	r3, r5
 800e82e:	f7f1 fee3 	bl	80005f8 <__aeabi_dmul>
 800e832:	ec41 0b10 	vmov	d0, r0, r1
 800e836:	bd70      	pop	{r4, r5, r6, pc}

0800e838 <_strtod_l>:
 800e838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e83c:	b09f      	sub	sp, #124	@ 0x7c
 800e83e:	460c      	mov	r4, r1
 800e840:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e842:	2200      	movs	r2, #0
 800e844:	921a      	str	r2, [sp, #104]	@ 0x68
 800e846:	9005      	str	r0, [sp, #20]
 800e848:	f04f 0a00 	mov.w	sl, #0
 800e84c:	f04f 0b00 	mov.w	fp, #0
 800e850:	460a      	mov	r2, r1
 800e852:	9219      	str	r2, [sp, #100]	@ 0x64
 800e854:	7811      	ldrb	r1, [r2, #0]
 800e856:	292b      	cmp	r1, #43	@ 0x2b
 800e858:	d04a      	beq.n	800e8f0 <_strtod_l+0xb8>
 800e85a:	d838      	bhi.n	800e8ce <_strtod_l+0x96>
 800e85c:	290d      	cmp	r1, #13
 800e85e:	d832      	bhi.n	800e8c6 <_strtod_l+0x8e>
 800e860:	2908      	cmp	r1, #8
 800e862:	d832      	bhi.n	800e8ca <_strtod_l+0x92>
 800e864:	2900      	cmp	r1, #0
 800e866:	d03b      	beq.n	800e8e0 <_strtod_l+0xa8>
 800e868:	2200      	movs	r2, #0
 800e86a:	920e      	str	r2, [sp, #56]	@ 0x38
 800e86c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e86e:	782a      	ldrb	r2, [r5, #0]
 800e870:	2a30      	cmp	r2, #48	@ 0x30
 800e872:	f040 80b2 	bne.w	800e9da <_strtod_l+0x1a2>
 800e876:	786a      	ldrb	r2, [r5, #1]
 800e878:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e87c:	2a58      	cmp	r2, #88	@ 0x58
 800e87e:	d16e      	bne.n	800e95e <_strtod_l+0x126>
 800e880:	9302      	str	r3, [sp, #8]
 800e882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e884:	9301      	str	r3, [sp, #4]
 800e886:	ab1a      	add	r3, sp, #104	@ 0x68
 800e888:	9300      	str	r3, [sp, #0]
 800e88a:	4a8f      	ldr	r2, [pc, #572]	@ (800eac8 <_strtod_l+0x290>)
 800e88c:	9805      	ldr	r0, [sp, #20]
 800e88e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e890:	a919      	add	r1, sp, #100	@ 0x64
 800e892:	f001 f91b 	bl	800facc <__gethex>
 800e896:	f010 060f 	ands.w	r6, r0, #15
 800e89a:	4604      	mov	r4, r0
 800e89c:	d005      	beq.n	800e8aa <_strtod_l+0x72>
 800e89e:	2e06      	cmp	r6, #6
 800e8a0:	d128      	bne.n	800e8f4 <_strtod_l+0xbc>
 800e8a2:	3501      	adds	r5, #1
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	9519      	str	r5, [sp, #100]	@ 0x64
 800e8a8:	930e      	str	r3, [sp, #56]	@ 0x38
 800e8aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	f040 858e 	bne.w	800f3ce <_strtod_l+0xb96>
 800e8b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8b4:	b1cb      	cbz	r3, 800e8ea <_strtod_l+0xb2>
 800e8b6:	4652      	mov	r2, sl
 800e8b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e8bc:	ec43 2b10 	vmov	d0, r2, r3
 800e8c0:	b01f      	add	sp, #124	@ 0x7c
 800e8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8c6:	2920      	cmp	r1, #32
 800e8c8:	d1ce      	bne.n	800e868 <_strtod_l+0x30>
 800e8ca:	3201      	adds	r2, #1
 800e8cc:	e7c1      	b.n	800e852 <_strtod_l+0x1a>
 800e8ce:	292d      	cmp	r1, #45	@ 0x2d
 800e8d0:	d1ca      	bne.n	800e868 <_strtod_l+0x30>
 800e8d2:	2101      	movs	r1, #1
 800e8d4:	910e      	str	r1, [sp, #56]	@ 0x38
 800e8d6:	1c51      	adds	r1, r2, #1
 800e8d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800e8da:	7852      	ldrb	r2, [r2, #1]
 800e8dc:	2a00      	cmp	r2, #0
 800e8de:	d1c5      	bne.n	800e86c <_strtod_l+0x34>
 800e8e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e8e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	f040 8570 	bne.w	800f3ca <_strtod_l+0xb92>
 800e8ea:	4652      	mov	r2, sl
 800e8ec:	465b      	mov	r3, fp
 800e8ee:	e7e5      	b.n	800e8bc <_strtod_l+0x84>
 800e8f0:	2100      	movs	r1, #0
 800e8f2:	e7ef      	b.n	800e8d4 <_strtod_l+0x9c>
 800e8f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e8f6:	b13a      	cbz	r2, 800e908 <_strtod_l+0xd0>
 800e8f8:	2135      	movs	r1, #53	@ 0x35
 800e8fa:	a81c      	add	r0, sp, #112	@ 0x70
 800e8fc:	f7ff ff3a 	bl	800e774 <__copybits>
 800e900:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e902:	9805      	ldr	r0, [sp, #20]
 800e904:	f7ff fb10 	bl	800df28 <_Bfree>
 800e908:	3e01      	subs	r6, #1
 800e90a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e90c:	2e04      	cmp	r6, #4
 800e90e:	d806      	bhi.n	800e91e <_strtod_l+0xe6>
 800e910:	e8df f006 	tbb	[pc, r6]
 800e914:	201d0314 	.word	0x201d0314
 800e918:	14          	.byte	0x14
 800e919:	00          	.byte	0x00
 800e91a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e91e:	05e1      	lsls	r1, r4, #23
 800e920:	bf48      	it	mi
 800e922:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e926:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e92a:	0d1b      	lsrs	r3, r3, #20
 800e92c:	051b      	lsls	r3, r3, #20
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d1bb      	bne.n	800e8aa <_strtod_l+0x72>
 800e932:	f7fe fb1f 	bl	800cf74 <__errno>
 800e936:	2322      	movs	r3, #34	@ 0x22
 800e938:	6003      	str	r3, [r0, #0]
 800e93a:	e7b6      	b.n	800e8aa <_strtod_l+0x72>
 800e93c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e940:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e944:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e948:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e94c:	e7e7      	b.n	800e91e <_strtod_l+0xe6>
 800e94e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ead0 <_strtod_l+0x298>
 800e952:	e7e4      	b.n	800e91e <_strtod_l+0xe6>
 800e954:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e958:	f04f 3aff 	mov.w	sl, #4294967295
 800e95c:	e7df      	b.n	800e91e <_strtod_l+0xe6>
 800e95e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e960:	1c5a      	adds	r2, r3, #1
 800e962:	9219      	str	r2, [sp, #100]	@ 0x64
 800e964:	785b      	ldrb	r3, [r3, #1]
 800e966:	2b30      	cmp	r3, #48	@ 0x30
 800e968:	d0f9      	beq.n	800e95e <_strtod_l+0x126>
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d09d      	beq.n	800e8aa <_strtod_l+0x72>
 800e96e:	2301      	movs	r3, #1
 800e970:	2700      	movs	r7, #0
 800e972:	9308      	str	r3, [sp, #32]
 800e974:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e976:	930c      	str	r3, [sp, #48]	@ 0x30
 800e978:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e97a:	46b9      	mov	r9, r7
 800e97c:	220a      	movs	r2, #10
 800e97e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e980:	7805      	ldrb	r5, [r0, #0]
 800e982:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e986:	b2d9      	uxtb	r1, r3
 800e988:	2909      	cmp	r1, #9
 800e98a:	d928      	bls.n	800e9de <_strtod_l+0x1a6>
 800e98c:	494f      	ldr	r1, [pc, #316]	@ (800eacc <_strtod_l+0x294>)
 800e98e:	2201      	movs	r2, #1
 800e990:	f000 ffd6 	bl	800f940 <strncmp>
 800e994:	2800      	cmp	r0, #0
 800e996:	d032      	beq.n	800e9fe <_strtod_l+0x1c6>
 800e998:	2000      	movs	r0, #0
 800e99a:	462a      	mov	r2, r5
 800e99c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e99e:	464d      	mov	r5, r9
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	2a65      	cmp	r2, #101	@ 0x65
 800e9a4:	d001      	beq.n	800e9aa <_strtod_l+0x172>
 800e9a6:	2a45      	cmp	r2, #69	@ 0x45
 800e9a8:	d114      	bne.n	800e9d4 <_strtod_l+0x19c>
 800e9aa:	b91d      	cbnz	r5, 800e9b4 <_strtod_l+0x17c>
 800e9ac:	9a08      	ldr	r2, [sp, #32]
 800e9ae:	4302      	orrs	r2, r0
 800e9b0:	d096      	beq.n	800e8e0 <_strtod_l+0xa8>
 800e9b2:	2500      	movs	r5, #0
 800e9b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e9b6:	1c62      	adds	r2, r4, #1
 800e9b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e9ba:	7862      	ldrb	r2, [r4, #1]
 800e9bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800e9be:	d07a      	beq.n	800eab6 <_strtod_l+0x27e>
 800e9c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800e9c2:	d07e      	beq.n	800eac2 <_strtod_l+0x28a>
 800e9c4:	f04f 0c00 	mov.w	ip, #0
 800e9c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e9cc:	2909      	cmp	r1, #9
 800e9ce:	f240 8085 	bls.w	800eadc <_strtod_l+0x2a4>
 800e9d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800e9d4:	f04f 0800 	mov.w	r8, #0
 800e9d8:	e0a5      	b.n	800eb26 <_strtod_l+0x2ee>
 800e9da:	2300      	movs	r3, #0
 800e9dc:	e7c8      	b.n	800e970 <_strtod_l+0x138>
 800e9de:	f1b9 0f08 	cmp.w	r9, #8
 800e9e2:	bfd8      	it	le
 800e9e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e9e6:	f100 0001 	add.w	r0, r0, #1
 800e9ea:	bfda      	itte	le
 800e9ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800e9f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e9f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e9f6:	f109 0901 	add.w	r9, r9, #1
 800e9fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800e9fc:	e7bf      	b.n	800e97e <_strtod_l+0x146>
 800e9fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea00:	1c5a      	adds	r2, r3, #1
 800ea02:	9219      	str	r2, [sp, #100]	@ 0x64
 800ea04:	785a      	ldrb	r2, [r3, #1]
 800ea06:	f1b9 0f00 	cmp.w	r9, #0
 800ea0a:	d03b      	beq.n	800ea84 <_strtod_l+0x24c>
 800ea0c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ea0e:	464d      	mov	r5, r9
 800ea10:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ea14:	2b09      	cmp	r3, #9
 800ea16:	d912      	bls.n	800ea3e <_strtod_l+0x206>
 800ea18:	2301      	movs	r3, #1
 800ea1a:	e7c2      	b.n	800e9a2 <_strtod_l+0x16a>
 800ea1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea1e:	1c5a      	adds	r2, r3, #1
 800ea20:	9219      	str	r2, [sp, #100]	@ 0x64
 800ea22:	785a      	ldrb	r2, [r3, #1]
 800ea24:	3001      	adds	r0, #1
 800ea26:	2a30      	cmp	r2, #48	@ 0x30
 800ea28:	d0f8      	beq.n	800ea1c <_strtod_l+0x1e4>
 800ea2a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ea2e:	2b08      	cmp	r3, #8
 800ea30:	f200 84d2 	bhi.w	800f3d8 <_strtod_l+0xba0>
 800ea34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea36:	900a      	str	r0, [sp, #40]	@ 0x28
 800ea38:	2000      	movs	r0, #0
 800ea3a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ea3c:	4605      	mov	r5, r0
 800ea3e:	3a30      	subs	r2, #48	@ 0x30
 800ea40:	f100 0301 	add.w	r3, r0, #1
 800ea44:	d018      	beq.n	800ea78 <_strtod_l+0x240>
 800ea46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ea48:	4419      	add	r1, r3
 800ea4a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ea4c:	462e      	mov	r6, r5
 800ea4e:	f04f 0e0a 	mov.w	lr, #10
 800ea52:	1c71      	adds	r1, r6, #1
 800ea54:	eba1 0c05 	sub.w	ip, r1, r5
 800ea58:	4563      	cmp	r3, ip
 800ea5a:	dc15      	bgt.n	800ea88 <_strtod_l+0x250>
 800ea5c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ea60:	182b      	adds	r3, r5, r0
 800ea62:	2b08      	cmp	r3, #8
 800ea64:	f105 0501 	add.w	r5, r5, #1
 800ea68:	4405      	add	r5, r0
 800ea6a:	dc1a      	bgt.n	800eaa2 <_strtod_l+0x26a>
 800ea6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ea6e:	230a      	movs	r3, #10
 800ea70:	fb03 2301 	mla	r3, r3, r1, r2
 800ea74:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea76:	2300      	movs	r3, #0
 800ea78:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ea7a:	1c51      	adds	r1, r2, #1
 800ea7c:	9119      	str	r1, [sp, #100]	@ 0x64
 800ea7e:	7852      	ldrb	r2, [r2, #1]
 800ea80:	4618      	mov	r0, r3
 800ea82:	e7c5      	b.n	800ea10 <_strtod_l+0x1d8>
 800ea84:	4648      	mov	r0, r9
 800ea86:	e7ce      	b.n	800ea26 <_strtod_l+0x1ee>
 800ea88:	2e08      	cmp	r6, #8
 800ea8a:	dc05      	bgt.n	800ea98 <_strtod_l+0x260>
 800ea8c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ea8e:	fb0e f606 	mul.w	r6, lr, r6
 800ea92:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ea94:	460e      	mov	r6, r1
 800ea96:	e7dc      	b.n	800ea52 <_strtod_l+0x21a>
 800ea98:	2910      	cmp	r1, #16
 800ea9a:	bfd8      	it	le
 800ea9c:	fb0e f707 	mulle.w	r7, lr, r7
 800eaa0:	e7f8      	b.n	800ea94 <_strtod_l+0x25c>
 800eaa2:	2b0f      	cmp	r3, #15
 800eaa4:	bfdc      	itt	le
 800eaa6:	230a      	movle	r3, #10
 800eaa8:	fb03 2707 	mlale	r7, r3, r7, r2
 800eaac:	e7e3      	b.n	800ea76 <_strtod_l+0x23e>
 800eaae:	2300      	movs	r3, #0
 800eab0:	930a      	str	r3, [sp, #40]	@ 0x28
 800eab2:	2301      	movs	r3, #1
 800eab4:	e77a      	b.n	800e9ac <_strtod_l+0x174>
 800eab6:	f04f 0c00 	mov.w	ip, #0
 800eaba:	1ca2      	adds	r2, r4, #2
 800eabc:	9219      	str	r2, [sp, #100]	@ 0x64
 800eabe:	78a2      	ldrb	r2, [r4, #2]
 800eac0:	e782      	b.n	800e9c8 <_strtod_l+0x190>
 800eac2:	f04f 0c01 	mov.w	ip, #1
 800eac6:	e7f8      	b.n	800eaba <_strtod_l+0x282>
 800eac8:	08011d84 	.word	0x08011d84
 800eacc:	08011bbb 	.word	0x08011bbb
 800ead0:	7ff00000 	.word	0x7ff00000
 800ead4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ead6:	1c51      	adds	r1, r2, #1
 800ead8:	9119      	str	r1, [sp, #100]	@ 0x64
 800eada:	7852      	ldrb	r2, [r2, #1]
 800eadc:	2a30      	cmp	r2, #48	@ 0x30
 800eade:	d0f9      	beq.n	800ead4 <_strtod_l+0x29c>
 800eae0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800eae4:	2908      	cmp	r1, #8
 800eae6:	f63f af75 	bhi.w	800e9d4 <_strtod_l+0x19c>
 800eaea:	3a30      	subs	r2, #48	@ 0x30
 800eaec:	9209      	str	r2, [sp, #36]	@ 0x24
 800eaee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800eaf0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800eaf2:	f04f 080a 	mov.w	r8, #10
 800eaf6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800eaf8:	1c56      	adds	r6, r2, #1
 800eafa:	9619      	str	r6, [sp, #100]	@ 0x64
 800eafc:	7852      	ldrb	r2, [r2, #1]
 800eafe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800eb02:	f1be 0f09 	cmp.w	lr, #9
 800eb06:	d939      	bls.n	800eb7c <_strtod_l+0x344>
 800eb08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800eb0a:	1a76      	subs	r6, r6, r1
 800eb0c:	2e08      	cmp	r6, #8
 800eb0e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800eb12:	dc03      	bgt.n	800eb1c <_strtod_l+0x2e4>
 800eb14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eb16:	4588      	cmp	r8, r1
 800eb18:	bfa8      	it	ge
 800eb1a:	4688      	movge	r8, r1
 800eb1c:	f1bc 0f00 	cmp.w	ip, #0
 800eb20:	d001      	beq.n	800eb26 <_strtod_l+0x2ee>
 800eb22:	f1c8 0800 	rsb	r8, r8, #0
 800eb26:	2d00      	cmp	r5, #0
 800eb28:	d14e      	bne.n	800ebc8 <_strtod_l+0x390>
 800eb2a:	9908      	ldr	r1, [sp, #32]
 800eb2c:	4308      	orrs	r0, r1
 800eb2e:	f47f aebc 	bne.w	800e8aa <_strtod_l+0x72>
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	f47f aed4 	bne.w	800e8e0 <_strtod_l+0xa8>
 800eb38:	2a69      	cmp	r2, #105	@ 0x69
 800eb3a:	d028      	beq.n	800eb8e <_strtod_l+0x356>
 800eb3c:	dc25      	bgt.n	800eb8a <_strtod_l+0x352>
 800eb3e:	2a49      	cmp	r2, #73	@ 0x49
 800eb40:	d025      	beq.n	800eb8e <_strtod_l+0x356>
 800eb42:	2a4e      	cmp	r2, #78	@ 0x4e
 800eb44:	f47f aecc 	bne.w	800e8e0 <_strtod_l+0xa8>
 800eb48:	499a      	ldr	r1, [pc, #616]	@ (800edb4 <_strtod_l+0x57c>)
 800eb4a:	a819      	add	r0, sp, #100	@ 0x64
 800eb4c:	f001 f9e0 	bl	800ff10 <__match>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	f43f aec5 	beq.w	800e8e0 <_strtod_l+0xa8>
 800eb56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb58:	781b      	ldrb	r3, [r3, #0]
 800eb5a:	2b28      	cmp	r3, #40	@ 0x28
 800eb5c:	d12e      	bne.n	800ebbc <_strtod_l+0x384>
 800eb5e:	4996      	ldr	r1, [pc, #600]	@ (800edb8 <_strtod_l+0x580>)
 800eb60:	aa1c      	add	r2, sp, #112	@ 0x70
 800eb62:	a819      	add	r0, sp, #100	@ 0x64
 800eb64:	f001 f9e8 	bl	800ff38 <__hexnan>
 800eb68:	2805      	cmp	r0, #5
 800eb6a:	d127      	bne.n	800ebbc <_strtod_l+0x384>
 800eb6c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800eb6e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800eb72:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800eb76:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800eb7a:	e696      	b.n	800e8aa <_strtod_l+0x72>
 800eb7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eb7e:	fb08 2101 	mla	r1, r8, r1, r2
 800eb82:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800eb86:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb88:	e7b5      	b.n	800eaf6 <_strtod_l+0x2be>
 800eb8a:	2a6e      	cmp	r2, #110	@ 0x6e
 800eb8c:	e7da      	b.n	800eb44 <_strtod_l+0x30c>
 800eb8e:	498b      	ldr	r1, [pc, #556]	@ (800edbc <_strtod_l+0x584>)
 800eb90:	a819      	add	r0, sp, #100	@ 0x64
 800eb92:	f001 f9bd 	bl	800ff10 <__match>
 800eb96:	2800      	cmp	r0, #0
 800eb98:	f43f aea2 	beq.w	800e8e0 <_strtod_l+0xa8>
 800eb9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb9e:	4988      	ldr	r1, [pc, #544]	@ (800edc0 <_strtod_l+0x588>)
 800eba0:	3b01      	subs	r3, #1
 800eba2:	a819      	add	r0, sp, #100	@ 0x64
 800eba4:	9319      	str	r3, [sp, #100]	@ 0x64
 800eba6:	f001 f9b3 	bl	800ff10 <__match>
 800ebaa:	b910      	cbnz	r0, 800ebb2 <_strtod_l+0x37a>
 800ebac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ebae:	3301      	adds	r3, #1
 800ebb0:	9319      	str	r3, [sp, #100]	@ 0x64
 800ebb2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800edd0 <_strtod_l+0x598>
 800ebb6:	f04f 0a00 	mov.w	sl, #0
 800ebba:	e676      	b.n	800e8aa <_strtod_l+0x72>
 800ebbc:	4881      	ldr	r0, [pc, #516]	@ (800edc4 <_strtod_l+0x58c>)
 800ebbe:	f000 fee3 	bl	800f988 <nan>
 800ebc2:	ec5b ab10 	vmov	sl, fp, d0
 800ebc6:	e670      	b.n	800e8aa <_strtod_l+0x72>
 800ebc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ebcc:	eba8 0303 	sub.w	r3, r8, r3
 800ebd0:	f1b9 0f00 	cmp.w	r9, #0
 800ebd4:	bf08      	it	eq
 800ebd6:	46a9      	moveq	r9, r5
 800ebd8:	2d10      	cmp	r5, #16
 800ebda:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebdc:	462c      	mov	r4, r5
 800ebde:	bfa8      	it	ge
 800ebe0:	2410      	movge	r4, #16
 800ebe2:	f7f1 fc8f 	bl	8000504 <__aeabi_ui2d>
 800ebe6:	2d09      	cmp	r5, #9
 800ebe8:	4682      	mov	sl, r0
 800ebea:	468b      	mov	fp, r1
 800ebec:	dc13      	bgt.n	800ec16 <_strtod_l+0x3de>
 800ebee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	f43f ae5a 	beq.w	800e8aa <_strtod_l+0x72>
 800ebf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebf8:	dd78      	ble.n	800ecec <_strtod_l+0x4b4>
 800ebfa:	2b16      	cmp	r3, #22
 800ebfc:	dc5f      	bgt.n	800ecbe <_strtod_l+0x486>
 800ebfe:	4972      	ldr	r1, [pc, #456]	@ (800edc8 <_strtod_l+0x590>)
 800ec00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ec04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec08:	4652      	mov	r2, sl
 800ec0a:	465b      	mov	r3, fp
 800ec0c:	f7f1 fcf4 	bl	80005f8 <__aeabi_dmul>
 800ec10:	4682      	mov	sl, r0
 800ec12:	468b      	mov	fp, r1
 800ec14:	e649      	b.n	800e8aa <_strtod_l+0x72>
 800ec16:	4b6c      	ldr	r3, [pc, #432]	@ (800edc8 <_strtod_l+0x590>)
 800ec18:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ec1c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ec20:	f7f1 fcea 	bl	80005f8 <__aeabi_dmul>
 800ec24:	4682      	mov	sl, r0
 800ec26:	4638      	mov	r0, r7
 800ec28:	468b      	mov	fp, r1
 800ec2a:	f7f1 fc6b 	bl	8000504 <__aeabi_ui2d>
 800ec2e:	4602      	mov	r2, r0
 800ec30:	460b      	mov	r3, r1
 800ec32:	4650      	mov	r0, sl
 800ec34:	4659      	mov	r1, fp
 800ec36:	f7f1 fb29 	bl	800028c <__adddf3>
 800ec3a:	2d0f      	cmp	r5, #15
 800ec3c:	4682      	mov	sl, r0
 800ec3e:	468b      	mov	fp, r1
 800ec40:	ddd5      	ble.n	800ebee <_strtod_l+0x3b6>
 800ec42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec44:	1b2c      	subs	r4, r5, r4
 800ec46:	441c      	add	r4, r3
 800ec48:	2c00      	cmp	r4, #0
 800ec4a:	f340 8093 	ble.w	800ed74 <_strtod_l+0x53c>
 800ec4e:	f014 030f 	ands.w	r3, r4, #15
 800ec52:	d00a      	beq.n	800ec6a <_strtod_l+0x432>
 800ec54:	495c      	ldr	r1, [pc, #368]	@ (800edc8 <_strtod_l+0x590>)
 800ec56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ec5a:	4652      	mov	r2, sl
 800ec5c:	465b      	mov	r3, fp
 800ec5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec62:	f7f1 fcc9 	bl	80005f8 <__aeabi_dmul>
 800ec66:	4682      	mov	sl, r0
 800ec68:	468b      	mov	fp, r1
 800ec6a:	f034 040f 	bics.w	r4, r4, #15
 800ec6e:	d073      	beq.n	800ed58 <_strtod_l+0x520>
 800ec70:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ec74:	dd49      	ble.n	800ed0a <_strtod_l+0x4d2>
 800ec76:	2400      	movs	r4, #0
 800ec78:	46a0      	mov	r8, r4
 800ec7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ec7c:	46a1      	mov	r9, r4
 800ec7e:	9a05      	ldr	r2, [sp, #20]
 800ec80:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800edd0 <_strtod_l+0x598>
 800ec84:	2322      	movs	r3, #34	@ 0x22
 800ec86:	6013      	str	r3, [r2, #0]
 800ec88:	f04f 0a00 	mov.w	sl, #0
 800ec8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	f43f ae0b 	beq.w	800e8aa <_strtod_l+0x72>
 800ec94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec96:	9805      	ldr	r0, [sp, #20]
 800ec98:	f7ff f946 	bl	800df28 <_Bfree>
 800ec9c:	9805      	ldr	r0, [sp, #20]
 800ec9e:	4649      	mov	r1, r9
 800eca0:	f7ff f942 	bl	800df28 <_Bfree>
 800eca4:	9805      	ldr	r0, [sp, #20]
 800eca6:	4641      	mov	r1, r8
 800eca8:	f7ff f93e 	bl	800df28 <_Bfree>
 800ecac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ecae:	9805      	ldr	r0, [sp, #20]
 800ecb0:	f7ff f93a 	bl	800df28 <_Bfree>
 800ecb4:	9805      	ldr	r0, [sp, #20]
 800ecb6:	4621      	mov	r1, r4
 800ecb8:	f7ff f936 	bl	800df28 <_Bfree>
 800ecbc:	e5f5      	b.n	800e8aa <_strtod_l+0x72>
 800ecbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecc0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ecc4:	4293      	cmp	r3, r2
 800ecc6:	dbbc      	blt.n	800ec42 <_strtod_l+0x40a>
 800ecc8:	4c3f      	ldr	r4, [pc, #252]	@ (800edc8 <_strtod_l+0x590>)
 800ecca:	f1c5 050f 	rsb	r5, r5, #15
 800ecce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ecd2:	4652      	mov	r2, sl
 800ecd4:	465b      	mov	r3, fp
 800ecd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecda:	f7f1 fc8d 	bl	80005f8 <__aeabi_dmul>
 800ecde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ece0:	1b5d      	subs	r5, r3, r5
 800ece2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ece6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ecea:	e78f      	b.n	800ec0c <_strtod_l+0x3d4>
 800ecec:	3316      	adds	r3, #22
 800ecee:	dba8      	blt.n	800ec42 <_strtod_l+0x40a>
 800ecf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecf2:	eba3 0808 	sub.w	r8, r3, r8
 800ecf6:	4b34      	ldr	r3, [pc, #208]	@ (800edc8 <_strtod_l+0x590>)
 800ecf8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ecfc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ed00:	4650      	mov	r0, sl
 800ed02:	4659      	mov	r1, fp
 800ed04:	f7f1 fda2 	bl	800084c <__aeabi_ddiv>
 800ed08:	e782      	b.n	800ec10 <_strtod_l+0x3d8>
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	4f2f      	ldr	r7, [pc, #188]	@ (800edcc <_strtod_l+0x594>)
 800ed0e:	1124      	asrs	r4, r4, #4
 800ed10:	4650      	mov	r0, sl
 800ed12:	4659      	mov	r1, fp
 800ed14:	461e      	mov	r6, r3
 800ed16:	2c01      	cmp	r4, #1
 800ed18:	dc21      	bgt.n	800ed5e <_strtod_l+0x526>
 800ed1a:	b10b      	cbz	r3, 800ed20 <_strtod_l+0x4e8>
 800ed1c:	4682      	mov	sl, r0
 800ed1e:	468b      	mov	fp, r1
 800ed20:	492a      	ldr	r1, [pc, #168]	@ (800edcc <_strtod_l+0x594>)
 800ed22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ed26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ed2a:	4652      	mov	r2, sl
 800ed2c:	465b      	mov	r3, fp
 800ed2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed32:	f7f1 fc61 	bl	80005f8 <__aeabi_dmul>
 800ed36:	4b26      	ldr	r3, [pc, #152]	@ (800edd0 <_strtod_l+0x598>)
 800ed38:	460a      	mov	r2, r1
 800ed3a:	400b      	ands	r3, r1
 800ed3c:	4925      	ldr	r1, [pc, #148]	@ (800edd4 <_strtod_l+0x59c>)
 800ed3e:	428b      	cmp	r3, r1
 800ed40:	4682      	mov	sl, r0
 800ed42:	d898      	bhi.n	800ec76 <_strtod_l+0x43e>
 800ed44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ed48:	428b      	cmp	r3, r1
 800ed4a:	bf86      	itte	hi
 800ed4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800edd8 <_strtod_l+0x5a0>
 800ed50:	f04f 3aff 	movhi.w	sl, #4294967295
 800ed54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ed58:	2300      	movs	r3, #0
 800ed5a:	9308      	str	r3, [sp, #32]
 800ed5c:	e076      	b.n	800ee4c <_strtod_l+0x614>
 800ed5e:	07e2      	lsls	r2, r4, #31
 800ed60:	d504      	bpl.n	800ed6c <_strtod_l+0x534>
 800ed62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed66:	f7f1 fc47 	bl	80005f8 <__aeabi_dmul>
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	3601      	adds	r6, #1
 800ed6e:	1064      	asrs	r4, r4, #1
 800ed70:	3708      	adds	r7, #8
 800ed72:	e7d0      	b.n	800ed16 <_strtod_l+0x4de>
 800ed74:	d0f0      	beq.n	800ed58 <_strtod_l+0x520>
 800ed76:	4264      	negs	r4, r4
 800ed78:	f014 020f 	ands.w	r2, r4, #15
 800ed7c:	d00a      	beq.n	800ed94 <_strtod_l+0x55c>
 800ed7e:	4b12      	ldr	r3, [pc, #72]	@ (800edc8 <_strtod_l+0x590>)
 800ed80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed84:	4650      	mov	r0, sl
 800ed86:	4659      	mov	r1, fp
 800ed88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8c:	f7f1 fd5e 	bl	800084c <__aeabi_ddiv>
 800ed90:	4682      	mov	sl, r0
 800ed92:	468b      	mov	fp, r1
 800ed94:	1124      	asrs	r4, r4, #4
 800ed96:	d0df      	beq.n	800ed58 <_strtod_l+0x520>
 800ed98:	2c1f      	cmp	r4, #31
 800ed9a:	dd1f      	ble.n	800eddc <_strtod_l+0x5a4>
 800ed9c:	2400      	movs	r4, #0
 800ed9e:	46a0      	mov	r8, r4
 800eda0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800eda2:	46a1      	mov	r9, r4
 800eda4:	9a05      	ldr	r2, [sp, #20]
 800eda6:	2322      	movs	r3, #34	@ 0x22
 800eda8:	f04f 0a00 	mov.w	sl, #0
 800edac:	f04f 0b00 	mov.w	fp, #0
 800edb0:	6013      	str	r3, [r2, #0]
 800edb2:	e76b      	b.n	800ec8c <_strtod_l+0x454>
 800edb4:	08011aa9 	.word	0x08011aa9
 800edb8:	08011d70 	.word	0x08011d70
 800edbc:	08011aa1 	.word	0x08011aa1
 800edc0:	08011ad8 	.word	0x08011ad8
 800edc4:	08011c11 	.word	0x08011c11
 800edc8:	08011ca8 	.word	0x08011ca8
 800edcc:	08011c80 	.word	0x08011c80
 800edd0:	7ff00000 	.word	0x7ff00000
 800edd4:	7ca00000 	.word	0x7ca00000
 800edd8:	7fefffff 	.word	0x7fefffff
 800eddc:	f014 0310 	ands.w	r3, r4, #16
 800ede0:	bf18      	it	ne
 800ede2:	236a      	movne	r3, #106	@ 0x6a
 800ede4:	4ea9      	ldr	r6, [pc, #676]	@ (800f08c <_strtod_l+0x854>)
 800ede6:	9308      	str	r3, [sp, #32]
 800ede8:	4650      	mov	r0, sl
 800edea:	4659      	mov	r1, fp
 800edec:	2300      	movs	r3, #0
 800edee:	07e7      	lsls	r7, r4, #31
 800edf0:	d504      	bpl.n	800edfc <_strtod_l+0x5c4>
 800edf2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800edf6:	f7f1 fbff 	bl	80005f8 <__aeabi_dmul>
 800edfa:	2301      	movs	r3, #1
 800edfc:	1064      	asrs	r4, r4, #1
 800edfe:	f106 0608 	add.w	r6, r6, #8
 800ee02:	d1f4      	bne.n	800edee <_strtod_l+0x5b6>
 800ee04:	b10b      	cbz	r3, 800ee0a <_strtod_l+0x5d2>
 800ee06:	4682      	mov	sl, r0
 800ee08:	468b      	mov	fp, r1
 800ee0a:	9b08      	ldr	r3, [sp, #32]
 800ee0c:	b1b3      	cbz	r3, 800ee3c <_strtod_l+0x604>
 800ee0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ee12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	4659      	mov	r1, fp
 800ee1a:	dd0f      	ble.n	800ee3c <_strtod_l+0x604>
 800ee1c:	2b1f      	cmp	r3, #31
 800ee1e:	dd56      	ble.n	800eece <_strtod_l+0x696>
 800ee20:	2b34      	cmp	r3, #52	@ 0x34
 800ee22:	bfde      	ittt	le
 800ee24:	f04f 33ff 	movle.w	r3, #4294967295
 800ee28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ee2c:	4093      	lslle	r3, r2
 800ee2e:	f04f 0a00 	mov.w	sl, #0
 800ee32:	bfcc      	ite	gt
 800ee34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ee38:	ea03 0b01 	andle.w	fp, r3, r1
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	2300      	movs	r3, #0
 800ee40:	4650      	mov	r0, sl
 800ee42:	4659      	mov	r1, fp
 800ee44:	f7f1 fe40 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee48:	2800      	cmp	r0, #0
 800ee4a:	d1a7      	bne.n	800ed9c <_strtod_l+0x564>
 800ee4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee4e:	9300      	str	r3, [sp, #0]
 800ee50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ee52:	9805      	ldr	r0, [sp, #20]
 800ee54:	462b      	mov	r3, r5
 800ee56:	464a      	mov	r2, r9
 800ee58:	f7ff f8ce 	bl	800dff8 <__s2b>
 800ee5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	f43f af09 	beq.w	800ec76 <_strtod_l+0x43e>
 800ee64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee68:	2a00      	cmp	r2, #0
 800ee6a:	eba3 0308 	sub.w	r3, r3, r8
 800ee6e:	bfa8      	it	ge
 800ee70:	2300      	movge	r3, #0
 800ee72:	9312      	str	r3, [sp, #72]	@ 0x48
 800ee74:	2400      	movs	r4, #0
 800ee76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ee7a:	9316      	str	r3, [sp, #88]	@ 0x58
 800ee7c:	46a0      	mov	r8, r4
 800ee7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee80:	9805      	ldr	r0, [sp, #20]
 800ee82:	6859      	ldr	r1, [r3, #4]
 800ee84:	f7ff f810 	bl	800dea8 <_Balloc>
 800ee88:	4681      	mov	r9, r0
 800ee8a:	2800      	cmp	r0, #0
 800ee8c:	f43f aef7 	beq.w	800ec7e <_strtod_l+0x446>
 800ee90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee92:	691a      	ldr	r2, [r3, #16]
 800ee94:	3202      	adds	r2, #2
 800ee96:	f103 010c 	add.w	r1, r3, #12
 800ee9a:	0092      	lsls	r2, r2, #2
 800ee9c:	300c      	adds	r0, #12
 800ee9e:	f7fe f896 	bl	800cfce <memcpy>
 800eea2:	ec4b ab10 	vmov	d0, sl, fp
 800eea6:	9805      	ldr	r0, [sp, #20]
 800eea8:	aa1c      	add	r2, sp, #112	@ 0x70
 800eeaa:	a91b      	add	r1, sp, #108	@ 0x6c
 800eeac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800eeb0:	f7ff fbd6 	bl	800e660 <__d2b>
 800eeb4:	901a      	str	r0, [sp, #104]	@ 0x68
 800eeb6:	2800      	cmp	r0, #0
 800eeb8:	f43f aee1 	beq.w	800ec7e <_strtod_l+0x446>
 800eebc:	9805      	ldr	r0, [sp, #20]
 800eebe:	2101      	movs	r1, #1
 800eec0:	f7ff f930 	bl	800e124 <__i2b>
 800eec4:	4680      	mov	r8, r0
 800eec6:	b948      	cbnz	r0, 800eedc <_strtod_l+0x6a4>
 800eec8:	f04f 0800 	mov.w	r8, #0
 800eecc:	e6d7      	b.n	800ec7e <_strtod_l+0x446>
 800eece:	f04f 32ff 	mov.w	r2, #4294967295
 800eed2:	fa02 f303 	lsl.w	r3, r2, r3
 800eed6:	ea03 0a0a 	and.w	sl, r3, sl
 800eeda:	e7af      	b.n	800ee3c <_strtod_l+0x604>
 800eedc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800eede:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800eee0:	2d00      	cmp	r5, #0
 800eee2:	bfab      	itete	ge
 800eee4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800eee6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800eee8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800eeea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800eeec:	bfac      	ite	ge
 800eeee:	18ef      	addge	r7, r5, r3
 800eef0:	1b5e      	sublt	r6, r3, r5
 800eef2:	9b08      	ldr	r3, [sp, #32]
 800eef4:	1aed      	subs	r5, r5, r3
 800eef6:	4415      	add	r5, r2
 800eef8:	4b65      	ldr	r3, [pc, #404]	@ (800f090 <_strtod_l+0x858>)
 800eefa:	3d01      	subs	r5, #1
 800eefc:	429d      	cmp	r5, r3
 800eefe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ef02:	da50      	bge.n	800efa6 <_strtod_l+0x76e>
 800ef04:	1b5b      	subs	r3, r3, r5
 800ef06:	2b1f      	cmp	r3, #31
 800ef08:	eba2 0203 	sub.w	r2, r2, r3
 800ef0c:	f04f 0101 	mov.w	r1, #1
 800ef10:	dc3d      	bgt.n	800ef8e <_strtod_l+0x756>
 800ef12:	fa01 f303 	lsl.w	r3, r1, r3
 800ef16:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ef18:	2300      	movs	r3, #0
 800ef1a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ef1c:	18bd      	adds	r5, r7, r2
 800ef1e:	9b08      	ldr	r3, [sp, #32]
 800ef20:	42af      	cmp	r7, r5
 800ef22:	4416      	add	r6, r2
 800ef24:	441e      	add	r6, r3
 800ef26:	463b      	mov	r3, r7
 800ef28:	bfa8      	it	ge
 800ef2a:	462b      	movge	r3, r5
 800ef2c:	42b3      	cmp	r3, r6
 800ef2e:	bfa8      	it	ge
 800ef30:	4633      	movge	r3, r6
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	bfc2      	ittt	gt
 800ef36:	1aed      	subgt	r5, r5, r3
 800ef38:	1af6      	subgt	r6, r6, r3
 800ef3a:	1aff      	subgt	r7, r7, r3
 800ef3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	dd16      	ble.n	800ef70 <_strtod_l+0x738>
 800ef42:	4641      	mov	r1, r8
 800ef44:	9805      	ldr	r0, [sp, #20]
 800ef46:	461a      	mov	r2, r3
 800ef48:	f7ff f9a4 	bl	800e294 <__pow5mult>
 800ef4c:	4680      	mov	r8, r0
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	d0ba      	beq.n	800eec8 <_strtod_l+0x690>
 800ef52:	4601      	mov	r1, r0
 800ef54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ef56:	9805      	ldr	r0, [sp, #20]
 800ef58:	f7ff f8fa 	bl	800e150 <__multiply>
 800ef5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	f43f ae8d 	beq.w	800ec7e <_strtod_l+0x446>
 800ef64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ef66:	9805      	ldr	r0, [sp, #20]
 800ef68:	f7fe ffde 	bl	800df28 <_Bfree>
 800ef6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef6e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef70:	2d00      	cmp	r5, #0
 800ef72:	dc1d      	bgt.n	800efb0 <_strtod_l+0x778>
 800ef74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	dd23      	ble.n	800efc2 <_strtod_l+0x78a>
 800ef7a:	4649      	mov	r1, r9
 800ef7c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ef7e:	9805      	ldr	r0, [sp, #20]
 800ef80:	f7ff f988 	bl	800e294 <__pow5mult>
 800ef84:	4681      	mov	r9, r0
 800ef86:	b9e0      	cbnz	r0, 800efc2 <_strtod_l+0x78a>
 800ef88:	f04f 0900 	mov.w	r9, #0
 800ef8c:	e677      	b.n	800ec7e <_strtod_l+0x446>
 800ef8e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ef92:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ef96:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ef9a:	35e2      	adds	r5, #226	@ 0xe2
 800ef9c:	fa01 f305 	lsl.w	r3, r1, r5
 800efa0:	9310      	str	r3, [sp, #64]	@ 0x40
 800efa2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800efa4:	e7ba      	b.n	800ef1c <_strtod_l+0x6e4>
 800efa6:	2300      	movs	r3, #0
 800efa8:	9310      	str	r3, [sp, #64]	@ 0x40
 800efaa:	2301      	movs	r3, #1
 800efac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800efae:	e7b5      	b.n	800ef1c <_strtod_l+0x6e4>
 800efb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800efb2:	9805      	ldr	r0, [sp, #20]
 800efb4:	462a      	mov	r2, r5
 800efb6:	f7ff f9c7 	bl	800e348 <__lshift>
 800efba:	901a      	str	r0, [sp, #104]	@ 0x68
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d1d9      	bne.n	800ef74 <_strtod_l+0x73c>
 800efc0:	e65d      	b.n	800ec7e <_strtod_l+0x446>
 800efc2:	2e00      	cmp	r6, #0
 800efc4:	dd07      	ble.n	800efd6 <_strtod_l+0x79e>
 800efc6:	4649      	mov	r1, r9
 800efc8:	9805      	ldr	r0, [sp, #20]
 800efca:	4632      	mov	r2, r6
 800efcc:	f7ff f9bc 	bl	800e348 <__lshift>
 800efd0:	4681      	mov	r9, r0
 800efd2:	2800      	cmp	r0, #0
 800efd4:	d0d8      	beq.n	800ef88 <_strtod_l+0x750>
 800efd6:	2f00      	cmp	r7, #0
 800efd8:	dd08      	ble.n	800efec <_strtod_l+0x7b4>
 800efda:	4641      	mov	r1, r8
 800efdc:	9805      	ldr	r0, [sp, #20]
 800efde:	463a      	mov	r2, r7
 800efe0:	f7ff f9b2 	bl	800e348 <__lshift>
 800efe4:	4680      	mov	r8, r0
 800efe6:	2800      	cmp	r0, #0
 800efe8:	f43f ae49 	beq.w	800ec7e <_strtod_l+0x446>
 800efec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800efee:	9805      	ldr	r0, [sp, #20]
 800eff0:	464a      	mov	r2, r9
 800eff2:	f7ff fa31 	bl	800e458 <__mdiff>
 800eff6:	4604      	mov	r4, r0
 800eff8:	2800      	cmp	r0, #0
 800effa:	f43f ae40 	beq.w	800ec7e <_strtod_l+0x446>
 800effe:	68c3      	ldr	r3, [r0, #12]
 800f000:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f002:	2300      	movs	r3, #0
 800f004:	60c3      	str	r3, [r0, #12]
 800f006:	4641      	mov	r1, r8
 800f008:	f7ff fa0a 	bl	800e420 <__mcmp>
 800f00c:	2800      	cmp	r0, #0
 800f00e:	da45      	bge.n	800f09c <_strtod_l+0x864>
 800f010:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f012:	ea53 030a 	orrs.w	r3, r3, sl
 800f016:	d16b      	bne.n	800f0f0 <_strtod_l+0x8b8>
 800f018:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d167      	bne.n	800f0f0 <_strtod_l+0x8b8>
 800f020:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f024:	0d1b      	lsrs	r3, r3, #20
 800f026:	051b      	lsls	r3, r3, #20
 800f028:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f02c:	d960      	bls.n	800f0f0 <_strtod_l+0x8b8>
 800f02e:	6963      	ldr	r3, [r4, #20]
 800f030:	b913      	cbnz	r3, 800f038 <_strtod_l+0x800>
 800f032:	6923      	ldr	r3, [r4, #16]
 800f034:	2b01      	cmp	r3, #1
 800f036:	dd5b      	ble.n	800f0f0 <_strtod_l+0x8b8>
 800f038:	4621      	mov	r1, r4
 800f03a:	2201      	movs	r2, #1
 800f03c:	9805      	ldr	r0, [sp, #20]
 800f03e:	f7ff f983 	bl	800e348 <__lshift>
 800f042:	4641      	mov	r1, r8
 800f044:	4604      	mov	r4, r0
 800f046:	f7ff f9eb 	bl	800e420 <__mcmp>
 800f04a:	2800      	cmp	r0, #0
 800f04c:	dd50      	ble.n	800f0f0 <_strtod_l+0x8b8>
 800f04e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f052:	9a08      	ldr	r2, [sp, #32]
 800f054:	0d1b      	lsrs	r3, r3, #20
 800f056:	051b      	lsls	r3, r3, #20
 800f058:	2a00      	cmp	r2, #0
 800f05a:	d06a      	beq.n	800f132 <_strtod_l+0x8fa>
 800f05c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f060:	d867      	bhi.n	800f132 <_strtod_l+0x8fa>
 800f062:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f066:	f67f ae9d 	bls.w	800eda4 <_strtod_l+0x56c>
 800f06a:	4b0a      	ldr	r3, [pc, #40]	@ (800f094 <_strtod_l+0x85c>)
 800f06c:	4650      	mov	r0, sl
 800f06e:	4659      	mov	r1, fp
 800f070:	2200      	movs	r2, #0
 800f072:	f7f1 fac1 	bl	80005f8 <__aeabi_dmul>
 800f076:	4b08      	ldr	r3, [pc, #32]	@ (800f098 <_strtod_l+0x860>)
 800f078:	400b      	ands	r3, r1
 800f07a:	4682      	mov	sl, r0
 800f07c:	468b      	mov	fp, r1
 800f07e:	2b00      	cmp	r3, #0
 800f080:	f47f ae08 	bne.w	800ec94 <_strtod_l+0x45c>
 800f084:	9a05      	ldr	r2, [sp, #20]
 800f086:	2322      	movs	r3, #34	@ 0x22
 800f088:	6013      	str	r3, [r2, #0]
 800f08a:	e603      	b.n	800ec94 <_strtod_l+0x45c>
 800f08c:	08011d98 	.word	0x08011d98
 800f090:	fffffc02 	.word	0xfffffc02
 800f094:	39500000 	.word	0x39500000
 800f098:	7ff00000 	.word	0x7ff00000
 800f09c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f0a0:	d165      	bne.n	800f16e <_strtod_l+0x936>
 800f0a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f0a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0a8:	b35a      	cbz	r2, 800f102 <_strtod_l+0x8ca>
 800f0aa:	4a9f      	ldr	r2, [pc, #636]	@ (800f328 <_strtod_l+0xaf0>)
 800f0ac:	4293      	cmp	r3, r2
 800f0ae:	d12b      	bne.n	800f108 <_strtod_l+0x8d0>
 800f0b0:	9b08      	ldr	r3, [sp, #32]
 800f0b2:	4651      	mov	r1, sl
 800f0b4:	b303      	cbz	r3, 800f0f8 <_strtod_l+0x8c0>
 800f0b6:	4b9d      	ldr	r3, [pc, #628]	@ (800f32c <_strtod_l+0xaf4>)
 800f0b8:	465a      	mov	r2, fp
 800f0ba:	4013      	ands	r3, r2
 800f0bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f0c0:	f04f 32ff 	mov.w	r2, #4294967295
 800f0c4:	d81b      	bhi.n	800f0fe <_strtod_l+0x8c6>
 800f0c6:	0d1b      	lsrs	r3, r3, #20
 800f0c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f0cc:	fa02 f303 	lsl.w	r3, r2, r3
 800f0d0:	4299      	cmp	r1, r3
 800f0d2:	d119      	bne.n	800f108 <_strtod_l+0x8d0>
 800f0d4:	4b96      	ldr	r3, [pc, #600]	@ (800f330 <_strtod_l+0xaf8>)
 800f0d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f0d8:	429a      	cmp	r2, r3
 800f0da:	d102      	bne.n	800f0e2 <_strtod_l+0x8aa>
 800f0dc:	3101      	adds	r1, #1
 800f0de:	f43f adce 	beq.w	800ec7e <_strtod_l+0x446>
 800f0e2:	4b92      	ldr	r3, [pc, #584]	@ (800f32c <_strtod_l+0xaf4>)
 800f0e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f0e6:	401a      	ands	r2, r3
 800f0e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f0ec:	f04f 0a00 	mov.w	sl, #0
 800f0f0:	9b08      	ldr	r3, [sp, #32]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d1b9      	bne.n	800f06a <_strtod_l+0x832>
 800f0f6:	e5cd      	b.n	800ec94 <_strtod_l+0x45c>
 800f0f8:	f04f 33ff 	mov.w	r3, #4294967295
 800f0fc:	e7e8      	b.n	800f0d0 <_strtod_l+0x898>
 800f0fe:	4613      	mov	r3, r2
 800f100:	e7e6      	b.n	800f0d0 <_strtod_l+0x898>
 800f102:	ea53 030a 	orrs.w	r3, r3, sl
 800f106:	d0a2      	beq.n	800f04e <_strtod_l+0x816>
 800f108:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f10a:	b1db      	cbz	r3, 800f144 <_strtod_l+0x90c>
 800f10c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f10e:	4213      	tst	r3, r2
 800f110:	d0ee      	beq.n	800f0f0 <_strtod_l+0x8b8>
 800f112:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f114:	9a08      	ldr	r2, [sp, #32]
 800f116:	4650      	mov	r0, sl
 800f118:	4659      	mov	r1, fp
 800f11a:	b1bb      	cbz	r3, 800f14c <_strtod_l+0x914>
 800f11c:	f7ff fb6e 	bl	800e7fc <sulp>
 800f120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f124:	ec53 2b10 	vmov	r2, r3, d0
 800f128:	f7f1 f8b0 	bl	800028c <__adddf3>
 800f12c:	4682      	mov	sl, r0
 800f12e:	468b      	mov	fp, r1
 800f130:	e7de      	b.n	800f0f0 <_strtod_l+0x8b8>
 800f132:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f136:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f13a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f13e:	f04f 3aff 	mov.w	sl, #4294967295
 800f142:	e7d5      	b.n	800f0f0 <_strtod_l+0x8b8>
 800f144:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f146:	ea13 0f0a 	tst.w	r3, sl
 800f14a:	e7e1      	b.n	800f110 <_strtod_l+0x8d8>
 800f14c:	f7ff fb56 	bl	800e7fc <sulp>
 800f150:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f154:	ec53 2b10 	vmov	r2, r3, d0
 800f158:	f7f1 f896 	bl	8000288 <__aeabi_dsub>
 800f15c:	2200      	movs	r2, #0
 800f15e:	2300      	movs	r3, #0
 800f160:	4682      	mov	sl, r0
 800f162:	468b      	mov	fp, r1
 800f164:	f7f1 fcb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800f168:	2800      	cmp	r0, #0
 800f16a:	d0c1      	beq.n	800f0f0 <_strtod_l+0x8b8>
 800f16c:	e61a      	b.n	800eda4 <_strtod_l+0x56c>
 800f16e:	4641      	mov	r1, r8
 800f170:	4620      	mov	r0, r4
 800f172:	f7ff facd 	bl	800e710 <__ratio>
 800f176:	ec57 6b10 	vmov	r6, r7, d0
 800f17a:	2200      	movs	r2, #0
 800f17c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f180:	4630      	mov	r0, r6
 800f182:	4639      	mov	r1, r7
 800f184:	f7f1 fcb4 	bl	8000af0 <__aeabi_dcmple>
 800f188:	2800      	cmp	r0, #0
 800f18a:	d06f      	beq.n	800f26c <_strtod_l+0xa34>
 800f18c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d17a      	bne.n	800f288 <_strtod_l+0xa50>
 800f192:	f1ba 0f00 	cmp.w	sl, #0
 800f196:	d158      	bne.n	800f24a <_strtod_l+0xa12>
 800f198:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f19a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d15a      	bne.n	800f258 <_strtod_l+0xa20>
 800f1a2:	4b64      	ldr	r3, [pc, #400]	@ (800f334 <_strtod_l+0xafc>)
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	4630      	mov	r0, r6
 800f1a8:	4639      	mov	r1, r7
 800f1aa:	f7f1 fc97 	bl	8000adc <__aeabi_dcmplt>
 800f1ae:	2800      	cmp	r0, #0
 800f1b0:	d159      	bne.n	800f266 <_strtod_l+0xa2e>
 800f1b2:	4630      	mov	r0, r6
 800f1b4:	4639      	mov	r1, r7
 800f1b6:	4b60      	ldr	r3, [pc, #384]	@ (800f338 <_strtod_l+0xb00>)
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	f7f1 fa1d 	bl	80005f8 <__aeabi_dmul>
 800f1be:	4606      	mov	r6, r0
 800f1c0:	460f      	mov	r7, r1
 800f1c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f1c6:	9606      	str	r6, [sp, #24]
 800f1c8:	9307      	str	r3, [sp, #28]
 800f1ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f1ce:	4d57      	ldr	r5, [pc, #348]	@ (800f32c <_strtod_l+0xaf4>)
 800f1d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f1d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1d6:	401d      	ands	r5, r3
 800f1d8:	4b58      	ldr	r3, [pc, #352]	@ (800f33c <_strtod_l+0xb04>)
 800f1da:	429d      	cmp	r5, r3
 800f1dc:	f040 80b2 	bne.w	800f344 <_strtod_l+0xb0c>
 800f1e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f1e6:	ec4b ab10 	vmov	d0, sl, fp
 800f1ea:	f7ff f9c9 	bl	800e580 <__ulp>
 800f1ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f1f2:	ec51 0b10 	vmov	r0, r1, d0
 800f1f6:	f7f1 f9ff 	bl	80005f8 <__aeabi_dmul>
 800f1fa:	4652      	mov	r2, sl
 800f1fc:	465b      	mov	r3, fp
 800f1fe:	f7f1 f845 	bl	800028c <__adddf3>
 800f202:	460b      	mov	r3, r1
 800f204:	4949      	ldr	r1, [pc, #292]	@ (800f32c <_strtod_l+0xaf4>)
 800f206:	4a4e      	ldr	r2, [pc, #312]	@ (800f340 <_strtod_l+0xb08>)
 800f208:	4019      	ands	r1, r3
 800f20a:	4291      	cmp	r1, r2
 800f20c:	4682      	mov	sl, r0
 800f20e:	d942      	bls.n	800f296 <_strtod_l+0xa5e>
 800f210:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f212:	4b47      	ldr	r3, [pc, #284]	@ (800f330 <_strtod_l+0xaf8>)
 800f214:	429a      	cmp	r2, r3
 800f216:	d103      	bne.n	800f220 <_strtod_l+0x9e8>
 800f218:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f21a:	3301      	adds	r3, #1
 800f21c:	f43f ad2f 	beq.w	800ec7e <_strtod_l+0x446>
 800f220:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f330 <_strtod_l+0xaf8>
 800f224:	f04f 3aff 	mov.w	sl, #4294967295
 800f228:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f22a:	9805      	ldr	r0, [sp, #20]
 800f22c:	f7fe fe7c 	bl	800df28 <_Bfree>
 800f230:	9805      	ldr	r0, [sp, #20]
 800f232:	4649      	mov	r1, r9
 800f234:	f7fe fe78 	bl	800df28 <_Bfree>
 800f238:	9805      	ldr	r0, [sp, #20]
 800f23a:	4641      	mov	r1, r8
 800f23c:	f7fe fe74 	bl	800df28 <_Bfree>
 800f240:	9805      	ldr	r0, [sp, #20]
 800f242:	4621      	mov	r1, r4
 800f244:	f7fe fe70 	bl	800df28 <_Bfree>
 800f248:	e619      	b.n	800ee7e <_strtod_l+0x646>
 800f24a:	f1ba 0f01 	cmp.w	sl, #1
 800f24e:	d103      	bne.n	800f258 <_strtod_l+0xa20>
 800f250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f252:	2b00      	cmp	r3, #0
 800f254:	f43f ada6 	beq.w	800eda4 <_strtod_l+0x56c>
 800f258:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f308 <_strtod_l+0xad0>
 800f25c:	4f35      	ldr	r7, [pc, #212]	@ (800f334 <_strtod_l+0xafc>)
 800f25e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f262:	2600      	movs	r6, #0
 800f264:	e7b1      	b.n	800f1ca <_strtod_l+0x992>
 800f266:	4f34      	ldr	r7, [pc, #208]	@ (800f338 <_strtod_l+0xb00>)
 800f268:	2600      	movs	r6, #0
 800f26a:	e7aa      	b.n	800f1c2 <_strtod_l+0x98a>
 800f26c:	4b32      	ldr	r3, [pc, #200]	@ (800f338 <_strtod_l+0xb00>)
 800f26e:	4630      	mov	r0, r6
 800f270:	4639      	mov	r1, r7
 800f272:	2200      	movs	r2, #0
 800f274:	f7f1 f9c0 	bl	80005f8 <__aeabi_dmul>
 800f278:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f27a:	4606      	mov	r6, r0
 800f27c:	460f      	mov	r7, r1
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d09f      	beq.n	800f1c2 <_strtod_l+0x98a>
 800f282:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f286:	e7a0      	b.n	800f1ca <_strtod_l+0x992>
 800f288:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f310 <_strtod_l+0xad8>
 800f28c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f290:	ec57 6b17 	vmov	r6, r7, d7
 800f294:	e799      	b.n	800f1ca <_strtod_l+0x992>
 800f296:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f29a:	9b08      	ldr	r3, [sp, #32]
 800f29c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d1c1      	bne.n	800f228 <_strtod_l+0x9f0>
 800f2a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f2a8:	0d1b      	lsrs	r3, r3, #20
 800f2aa:	051b      	lsls	r3, r3, #20
 800f2ac:	429d      	cmp	r5, r3
 800f2ae:	d1bb      	bne.n	800f228 <_strtod_l+0x9f0>
 800f2b0:	4630      	mov	r0, r6
 800f2b2:	4639      	mov	r1, r7
 800f2b4:	f7f1 fd00 	bl	8000cb8 <__aeabi_d2lz>
 800f2b8:	f7f1 f970 	bl	800059c <__aeabi_l2d>
 800f2bc:	4602      	mov	r2, r0
 800f2be:	460b      	mov	r3, r1
 800f2c0:	4630      	mov	r0, r6
 800f2c2:	4639      	mov	r1, r7
 800f2c4:	f7f0 ffe0 	bl	8000288 <__aeabi_dsub>
 800f2c8:	460b      	mov	r3, r1
 800f2ca:	4602      	mov	r2, r0
 800f2cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f2d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f2d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f2d6:	ea46 060a 	orr.w	r6, r6, sl
 800f2da:	431e      	orrs	r6, r3
 800f2dc:	d06f      	beq.n	800f3be <_strtod_l+0xb86>
 800f2de:	a30e      	add	r3, pc, #56	@ (adr r3, 800f318 <_strtod_l+0xae0>)
 800f2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e4:	f7f1 fbfa 	bl	8000adc <__aeabi_dcmplt>
 800f2e8:	2800      	cmp	r0, #0
 800f2ea:	f47f acd3 	bne.w	800ec94 <_strtod_l+0x45c>
 800f2ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800f320 <_strtod_l+0xae8>)
 800f2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2f8:	f7f1 fc0e 	bl	8000b18 <__aeabi_dcmpgt>
 800f2fc:	2800      	cmp	r0, #0
 800f2fe:	d093      	beq.n	800f228 <_strtod_l+0x9f0>
 800f300:	e4c8      	b.n	800ec94 <_strtod_l+0x45c>
 800f302:	bf00      	nop
 800f304:	f3af 8000 	nop.w
 800f308:	00000000 	.word	0x00000000
 800f30c:	bff00000 	.word	0xbff00000
 800f310:	00000000 	.word	0x00000000
 800f314:	3ff00000 	.word	0x3ff00000
 800f318:	94a03595 	.word	0x94a03595
 800f31c:	3fdfffff 	.word	0x3fdfffff
 800f320:	35afe535 	.word	0x35afe535
 800f324:	3fe00000 	.word	0x3fe00000
 800f328:	000fffff 	.word	0x000fffff
 800f32c:	7ff00000 	.word	0x7ff00000
 800f330:	7fefffff 	.word	0x7fefffff
 800f334:	3ff00000 	.word	0x3ff00000
 800f338:	3fe00000 	.word	0x3fe00000
 800f33c:	7fe00000 	.word	0x7fe00000
 800f340:	7c9fffff 	.word	0x7c9fffff
 800f344:	9b08      	ldr	r3, [sp, #32]
 800f346:	b323      	cbz	r3, 800f392 <_strtod_l+0xb5a>
 800f348:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f34c:	d821      	bhi.n	800f392 <_strtod_l+0xb5a>
 800f34e:	a328      	add	r3, pc, #160	@ (adr r3, 800f3f0 <_strtod_l+0xbb8>)
 800f350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f354:	4630      	mov	r0, r6
 800f356:	4639      	mov	r1, r7
 800f358:	f7f1 fbca 	bl	8000af0 <__aeabi_dcmple>
 800f35c:	b1a0      	cbz	r0, 800f388 <_strtod_l+0xb50>
 800f35e:	4639      	mov	r1, r7
 800f360:	4630      	mov	r0, r6
 800f362:	f7f1 fc21 	bl	8000ba8 <__aeabi_d2uiz>
 800f366:	2801      	cmp	r0, #1
 800f368:	bf38      	it	cc
 800f36a:	2001      	movcc	r0, #1
 800f36c:	f7f1 f8ca 	bl	8000504 <__aeabi_ui2d>
 800f370:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f372:	4606      	mov	r6, r0
 800f374:	460f      	mov	r7, r1
 800f376:	b9fb      	cbnz	r3, 800f3b8 <_strtod_l+0xb80>
 800f378:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f37c:	9014      	str	r0, [sp, #80]	@ 0x50
 800f37e:	9315      	str	r3, [sp, #84]	@ 0x54
 800f380:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f384:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f388:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f38a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f38e:	1b5b      	subs	r3, r3, r5
 800f390:	9311      	str	r3, [sp, #68]	@ 0x44
 800f392:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f396:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f39a:	f7ff f8f1 	bl	800e580 <__ulp>
 800f39e:	4650      	mov	r0, sl
 800f3a0:	ec53 2b10 	vmov	r2, r3, d0
 800f3a4:	4659      	mov	r1, fp
 800f3a6:	f7f1 f927 	bl	80005f8 <__aeabi_dmul>
 800f3aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f3ae:	f7f0 ff6d 	bl	800028c <__adddf3>
 800f3b2:	4682      	mov	sl, r0
 800f3b4:	468b      	mov	fp, r1
 800f3b6:	e770      	b.n	800f29a <_strtod_l+0xa62>
 800f3b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f3bc:	e7e0      	b.n	800f380 <_strtod_l+0xb48>
 800f3be:	a30e      	add	r3, pc, #56	@ (adr r3, 800f3f8 <_strtod_l+0xbc0>)
 800f3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c4:	f7f1 fb8a 	bl	8000adc <__aeabi_dcmplt>
 800f3c8:	e798      	b.n	800f2fc <_strtod_l+0xac4>
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800f3ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f3d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3d2:	6013      	str	r3, [r2, #0]
 800f3d4:	f7ff ba6d 	b.w	800e8b2 <_strtod_l+0x7a>
 800f3d8:	2a65      	cmp	r2, #101	@ 0x65
 800f3da:	f43f ab68 	beq.w	800eaae <_strtod_l+0x276>
 800f3de:	2a45      	cmp	r2, #69	@ 0x45
 800f3e0:	f43f ab65 	beq.w	800eaae <_strtod_l+0x276>
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	f7ff bba0 	b.w	800eb2a <_strtod_l+0x2f2>
 800f3ea:	bf00      	nop
 800f3ec:	f3af 8000 	nop.w
 800f3f0:	ffc00000 	.word	0xffc00000
 800f3f4:	41dfffff 	.word	0x41dfffff
 800f3f8:	94a03595 	.word	0x94a03595
 800f3fc:	3fcfffff 	.word	0x3fcfffff

0800f400 <_strtod_r>:
 800f400:	4b01      	ldr	r3, [pc, #4]	@ (800f408 <_strtod_r+0x8>)
 800f402:	f7ff ba19 	b.w	800e838 <_strtod_l>
 800f406:	bf00      	nop
 800f408:	200000b0 	.word	0x200000b0

0800f40c <_strtol_l.isra.0>:
 800f40c:	2b24      	cmp	r3, #36	@ 0x24
 800f40e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f412:	4686      	mov	lr, r0
 800f414:	4690      	mov	r8, r2
 800f416:	d801      	bhi.n	800f41c <_strtol_l.isra.0+0x10>
 800f418:	2b01      	cmp	r3, #1
 800f41a:	d106      	bne.n	800f42a <_strtol_l.isra.0+0x1e>
 800f41c:	f7fd fdaa 	bl	800cf74 <__errno>
 800f420:	2316      	movs	r3, #22
 800f422:	6003      	str	r3, [r0, #0]
 800f424:	2000      	movs	r0, #0
 800f426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f42a:	4834      	ldr	r0, [pc, #208]	@ (800f4fc <_strtol_l.isra.0+0xf0>)
 800f42c:	460d      	mov	r5, r1
 800f42e:	462a      	mov	r2, r5
 800f430:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f434:	5d06      	ldrb	r6, [r0, r4]
 800f436:	f016 0608 	ands.w	r6, r6, #8
 800f43a:	d1f8      	bne.n	800f42e <_strtol_l.isra.0+0x22>
 800f43c:	2c2d      	cmp	r4, #45	@ 0x2d
 800f43e:	d110      	bne.n	800f462 <_strtol_l.isra.0+0x56>
 800f440:	782c      	ldrb	r4, [r5, #0]
 800f442:	2601      	movs	r6, #1
 800f444:	1c95      	adds	r5, r2, #2
 800f446:	f033 0210 	bics.w	r2, r3, #16
 800f44a:	d115      	bne.n	800f478 <_strtol_l.isra.0+0x6c>
 800f44c:	2c30      	cmp	r4, #48	@ 0x30
 800f44e:	d10d      	bne.n	800f46c <_strtol_l.isra.0+0x60>
 800f450:	782a      	ldrb	r2, [r5, #0]
 800f452:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f456:	2a58      	cmp	r2, #88	@ 0x58
 800f458:	d108      	bne.n	800f46c <_strtol_l.isra.0+0x60>
 800f45a:	786c      	ldrb	r4, [r5, #1]
 800f45c:	3502      	adds	r5, #2
 800f45e:	2310      	movs	r3, #16
 800f460:	e00a      	b.n	800f478 <_strtol_l.isra.0+0x6c>
 800f462:	2c2b      	cmp	r4, #43	@ 0x2b
 800f464:	bf04      	itt	eq
 800f466:	782c      	ldrbeq	r4, [r5, #0]
 800f468:	1c95      	addeq	r5, r2, #2
 800f46a:	e7ec      	b.n	800f446 <_strtol_l.isra.0+0x3a>
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d1f6      	bne.n	800f45e <_strtol_l.isra.0+0x52>
 800f470:	2c30      	cmp	r4, #48	@ 0x30
 800f472:	bf14      	ite	ne
 800f474:	230a      	movne	r3, #10
 800f476:	2308      	moveq	r3, #8
 800f478:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f47c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f480:	2200      	movs	r2, #0
 800f482:	fbbc f9f3 	udiv	r9, ip, r3
 800f486:	4610      	mov	r0, r2
 800f488:	fb03 ca19 	mls	sl, r3, r9, ip
 800f48c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f490:	2f09      	cmp	r7, #9
 800f492:	d80f      	bhi.n	800f4b4 <_strtol_l.isra.0+0xa8>
 800f494:	463c      	mov	r4, r7
 800f496:	42a3      	cmp	r3, r4
 800f498:	dd1b      	ble.n	800f4d2 <_strtol_l.isra.0+0xc6>
 800f49a:	1c57      	adds	r7, r2, #1
 800f49c:	d007      	beq.n	800f4ae <_strtol_l.isra.0+0xa2>
 800f49e:	4581      	cmp	r9, r0
 800f4a0:	d314      	bcc.n	800f4cc <_strtol_l.isra.0+0xc0>
 800f4a2:	d101      	bne.n	800f4a8 <_strtol_l.isra.0+0x9c>
 800f4a4:	45a2      	cmp	sl, r4
 800f4a6:	db11      	blt.n	800f4cc <_strtol_l.isra.0+0xc0>
 800f4a8:	fb00 4003 	mla	r0, r0, r3, r4
 800f4ac:	2201      	movs	r2, #1
 800f4ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f4b2:	e7eb      	b.n	800f48c <_strtol_l.isra.0+0x80>
 800f4b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f4b8:	2f19      	cmp	r7, #25
 800f4ba:	d801      	bhi.n	800f4c0 <_strtol_l.isra.0+0xb4>
 800f4bc:	3c37      	subs	r4, #55	@ 0x37
 800f4be:	e7ea      	b.n	800f496 <_strtol_l.isra.0+0x8a>
 800f4c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f4c4:	2f19      	cmp	r7, #25
 800f4c6:	d804      	bhi.n	800f4d2 <_strtol_l.isra.0+0xc6>
 800f4c8:	3c57      	subs	r4, #87	@ 0x57
 800f4ca:	e7e4      	b.n	800f496 <_strtol_l.isra.0+0x8a>
 800f4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800f4d0:	e7ed      	b.n	800f4ae <_strtol_l.isra.0+0xa2>
 800f4d2:	1c53      	adds	r3, r2, #1
 800f4d4:	d108      	bne.n	800f4e8 <_strtol_l.isra.0+0xdc>
 800f4d6:	2322      	movs	r3, #34	@ 0x22
 800f4d8:	f8ce 3000 	str.w	r3, [lr]
 800f4dc:	4660      	mov	r0, ip
 800f4de:	f1b8 0f00 	cmp.w	r8, #0
 800f4e2:	d0a0      	beq.n	800f426 <_strtol_l.isra.0+0x1a>
 800f4e4:	1e69      	subs	r1, r5, #1
 800f4e6:	e006      	b.n	800f4f6 <_strtol_l.isra.0+0xea>
 800f4e8:	b106      	cbz	r6, 800f4ec <_strtol_l.isra.0+0xe0>
 800f4ea:	4240      	negs	r0, r0
 800f4ec:	f1b8 0f00 	cmp.w	r8, #0
 800f4f0:	d099      	beq.n	800f426 <_strtol_l.isra.0+0x1a>
 800f4f2:	2a00      	cmp	r2, #0
 800f4f4:	d1f6      	bne.n	800f4e4 <_strtol_l.isra.0+0xd8>
 800f4f6:	f8c8 1000 	str.w	r1, [r8]
 800f4fa:	e794      	b.n	800f426 <_strtol_l.isra.0+0x1a>
 800f4fc:	08011dc1 	.word	0x08011dc1

0800f500 <_strtol_r>:
 800f500:	f7ff bf84 	b.w	800f40c <_strtol_l.isra.0>

0800f504 <__ssputs_r>:
 800f504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f508:	688e      	ldr	r6, [r1, #8]
 800f50a:	461f      	mov	r7, r3
 800f50c:	42be      	cmp	r6, r7
 800f50e:	680b      	ldr	r3, [r1, #0]
 800f510:	4682      	mov	sl, r0
 800f512:	460c      	mov	r4, r1
 800f514:	4690      	mov	r8, r2
 800f516:	d82d      	bhi.n	800f574 <__ssputs_r+0x70>
 800f518:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f51c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f520:	d026      	beq.n	800f570 <__ssputs_r+0x6c>
 800f522:	6965      	ldr	r5, [r4, #20]
 800f524:	6909      	ldr	r1, [r1, #16]
 800f526:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f52a:	eba3 0901 	sub.w	r9, r3, r1
 800f52e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f532:	1c7b      	adds	r3, r7, #1
 800f534:	444b      	add	r3, r9
 800f536:	106d      	asrs	r5, r5, #1
 800f538:	429d      	cmp	r5, r3
 800f53a:	bf38      	it	cc
 800f53c:	461d      	movcc	r5, r3
 800f53e:	0553      	lsls	r3, r2, #21
 800f540:	d527      	bpl.n	800f592 <__ssputs_r+0x8e>
 800f542:	4629      	mov	r1, r5
 800f544:	f7fe fc24 	bl	800dd90 <_malloc_r>
 800f548:	4606      	mov	r6, r0
 800f54a:	b360      	cbz	r0, 800f5a6 <__ssputs_r+0xa2>
 800f54c:	6921      	ldr	r1, [r4, #16]
 800f54e:	464a      	mov	r2, r9
 800f550:	f7fd fd3d 	bl	800cfce <memcpy>
 800f554:	89a3      	ldrh	r3, [r4, #12]
 800f556:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f55a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f55e:	81a3      	strh	r3, [r4, #12]
 800f560:	6126      	str	r6, [r4, #16]
 800f562:	6165      	str	r5, [r4, #20]
 800f564:	444e      	add	r6, r9
 800f566:	eba5 0509 	sub.w	r5, r5, r9
 800f56a:	6026      	str	r6, [r4, #0]
 800f56c:	60a5      	str	r5, [r4, #8]
 800f56e:	463e      	mov	r6, r7
 800f570:	42be      	cmp	r6, r7
 800f572:	d900      	bls.n	800f576 <__ssputs_r+0x72>
 800f574:	463e      	mov	r6, r7
 800f576:	6820      	ldr	r0, [r4, #0]
 800f578:	4632      	mov	r2, r6
 800f57a:	4641      	mov	r1, r8
 800f57c:	f000 f9c6 	bl	800f90c <memmove>
 800f580:	68a3      	ldr	r3, [r4, #8]
 800f582:	1b9b      	subs	r3, r3, r6
 800f584:	60a3      	str	r3, [r4, #8]
 800f586:	6823      	ldr	r3, [r4, #0]
 800f588:	4433      	add	r3, r6
 800f58a:	6023      	str	r3, [r4, #0]
 800f58c:	2000      	movs	r0, #0
 800f58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f592:	462a      	mov	r2, r5
 800f594:	f000 fd7d 	bl	8010092 <_realloc_r>
 800f598:	4606      	mov	r6, r0
 800f59a:	2800      	cmp	r0, #0
 800f59c:	d1e0      	bne.n	800f560 <__ssputs_r+0x5c>
 800f59e:	6921      	ldr	r1, [r4, #16]
 800f5a0:	4650      	mov	r0, sl
 800f5a2:	f7fe fb81 	bl	800dca8 <_free_r>
 800f5a6:	230c      	movs	r3, #12
 800f5a8:	f8ca 3000 	str.w	r3, [sl]
 800f5ac:	89a3      	ldrh	r3, [r4, #12]
 800f5ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f5b2:	81a3      	strh	r3, [r4, #12]
 800f5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5b8:	e7e9      	b.n	800f58e <__ssputs_r+0x8a>
	...

0800f5bc <_svfiprintf_r>:
 800f5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5c0:	4698      	mov	r8, r3
 800f5c2:	898b      	ldrh	r3, [r1, #12]
 800f5c4:	061b      	lsls	r3, r3, #24
 800f5c6:	b09d      	sub	sp, #116	@ 0x74
 800f5c8:	4607      	mov	r7, r0
 800f5ca:	460d      	mov	r5, r1
 800f5cc:	4614      	mov	r4, r2
 800f5ce:	d510      	bpl.n	800f5f2 <_svfiprintf_r+0x36>
 800f5d0:	690b      	ldr	r3, [r1, #16]
 800f5d2:	b973      	cbnz	r3, 800f5f2 <_svfiprintf_r+0x36>
 800f5d4:	2140      	movs	r1, #64	@ 0x40
 800f5d6:	f7fe fbdb 	bl	800dd90 <_malloc_r>
 800f5da:	6028      	str	r0, [r5, #0]
 800f5dc:	6128      	str	r0, [r5, #16]
 800f5de:	b930      	cbnz	r0, 800f5ee <_svfiprintf_r+0x32>
 800f5e0:	230c      	movs	r3, #12
 800f5e2:	603b      	str	r3, [r7, #0]
 800f5e4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5e8:	b01d      	add	sp, #116	@ 0x74
 800f5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ee:	2340      	movs	r3, #64	@ 0x40
 800f5f0:	616b      	str	r3, [r5, #20]
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5f6:	2320      	movs	r3, #32
 800f5f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f5fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800f600:	2330      	movs	r3, #48	@ 0x30
 800f602:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f7a0 <_svfiprintf_r+0x1e4>
 800f606:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f60a:	f04f 0901 	mov.w	r9, #1
 800f60e:	4623      	mov	r3, r4
 800f610:	469a      	mov	sl, r3
 800f612:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f616:	b10a      	cbz	r2, 800f61c <_svfiprintf_r+0x60>
 800f618:	2a25      	cmp	r2, #37	@ 0x25
 800f61a:	d1f9      	bne.n	800f610 <_svfiprintf_r+0x54>
 800f61c:	ebba 0b04 	subs.w	fp, sl, r4
 800f620:	d00b      	beq.n	800f63a <_svfiprintf_r+0x7e>
 800f622:	465b      	mov	r3, fp
 800f624:	4622      	mov	r2, r4
 800f626:	4629      	mov	r1, r5
 800f628:	4638      	mov	r0, r7
 800f62a:	f7ff ff6b 	bl	800f504 <__ssputs_r>
 800f62e:	3001      	adds	r0, #1
 800f630:	f000 80a7 	beq.w	800f782 <_svfiprintf_r+0x1c6>
 800f634:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f636:	445a      	add	r2, fp
 800f638:	9209      	str	r2, [sp, #36]	@ 0x24
 800f63a:	f89a 3000 	ldrb.w	r3, [sl]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	f000 809f 	beq.w	800f782 <_svfiprintf_r+0x1c6>
 800f644:	2300      	movs	r3, #0
 800f646:	f04f 32ff 	mov.w	r2, #4294967295
 800f64a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f64e:	f10a 0a01 	add.w	sl, sl, #1
 800f652:	9304      	str	r3, [sp, #16]
 800f654:	9307      	str	r3, [sp, #28]
 800f656:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f65a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f65c:	4654      	mov	r4, sl
 800f65e:	2205      	movs	r2, #5
 800f660:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f664:	484e      	ldr	r0, [pc, #312]	@ (800f7a0 <_svfiprintf_r+0x1e4>)
 800f666:	f7f0 fdb3 	bl	80001d0 <memchr>
 800f66a:	9a04      	ldr	r2, [sp, #16]
 800f66c:	b9d8      	cbnz	r0, 800f6a6 <_svfiprintf_r+0xea>
 800f66e:	06d0      	lsls	r0, r2, #27
 800f670:	bf44      	itt	mi
 800f672:	2320      	movmi	r3, #32
 800f674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f678:	0711      	lsls	r1, r2, #28
 800f67a:	bf44      	itt	mi
 800f67c:	232b      	movmi	r3, #43	@ 0x2b
 800f67e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f682:	f89a 3000 	ldrb.w	r3, [sl]
 800f686:	2b2a      	cmp	r3, #42	@ 0x2a
 800f688:	d015      	beq.n	800f6b6 <_svfiprintf_r+0xfa>
 800f68a:	9a07      	ldr	r2, [sp, #28]
 800f68c:	4654      	mov	r4, sl
 800f68e:	2000      	movs	r0, #0
 800f690:	f04f 0c0a 	mov.w	ip, #10
 800f694:	4621      	mov	r1, r4
 800f696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f69a:	3b30      	subs	r3, #48	@ 0x30
 800f69c:	2b09      	cmp	r3, #9
 800f69e:	d94b      	bls.n	800f738 <_svfiprintf_r+0x17c>
 800f6a0:	b1b0      	cbz	r0, 800f6d0 <_svfiprintf_r+0x114>
 800f6a2:	9207      	str	r2, [sp, #28]
 800f6a4:	e014      	b.n	800f6d0 <_svfiprintf_r+0x114>
 800f6a6:	eba0 0308 	sub.w	r3, r0, r8
 800f6aa:	fa09 f303 	lsl.w	r3, r9, r3
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	9304      	str	r3, [sp, #16]
 800f6b2:	46a2      	mov	sl, r4
 800f6b4:	e7d2      	b.n	800f65c <_svfiprintf_r+0xa0>
 800f6b6:	9b03      	ldr	r3, [sp, #12]
 800f6b8:	1d19      	adds	r1, r3, #4
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	9103      	str	r1, [sp, #12]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	bfbb      	ittet	lt
 800f6c2:	425b      	neglt	r3, r3
 800f6c4:	f042 0202 	orrlt.w	r2, r2, #2
 800f6c8:	9307      	strge	r3, [sp, #28]
 800f6ca:	9307      	strlt	r3, [sp, #28]
 800f6cc:	bfb8      	it	lt
 800f6ce:	9204      	strlt	r2, [sp, #16]
 800f6d0:	7823      	ldrb	r3, [r4, #0]
 800f6d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800f6d4:	d10a      	bne.n	800f6ec <_svfiprintf_r+0x130>
 800f6d6:	7863      	ldrb	r3, [r4, #1]
 800f6d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f6da:	d132      	bne.n	800f742 <_svfiprintf_r+0x186>
 800f6dc:	9b03      	ldr	r3, [sp, #12]
 800f6de:	1d1a      	adds	r2, r3, #4
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	9203      	str	r2, [sp, #12]
 800f6e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f6e8:	3402      	adds	r4, #2
 800f6ea:	9305      	str	r3, [sp, #20]
 800f6ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f7b0 <_svfiprintf_r+0x1f4>
 800f6f0:	7821      	ldrb	r1, [r4, #0]
 800f6f2:	2203      	movs	r2, #3
 800f6f4:	4650      	mov	r0, sl
 800f6f6:	f7f0 fd6b 	bl	80001d0 <memchr>
 800f6fa:	b138      	cbz	r0, 800f70c <_svfiprintf_r+0x150>
 800f6fc:	9b04      	ldr	r3, [sp, #16]
 800f6fe:	eba0 000a 	sub.w	r0, r0, sl
 800f702:	2240      	movs	r2, #64	@ 0x40
 800f704:	4082      	lsls	r2, r0
 800f706:	4313      	orrs	r3, r2
 800f708:	3401      	adds	r4, #1
 800f70a:	9304      	str	r3, [sp, #16]
 800f70c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f710:	4824      	ldr	r0, [pc, #144]	@ (800f7a4 <_svfiprintf_r+0x1e8>)
 800f712:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f716:	2206      	movs	r2, #6
 800f718:	f7f0 fd5a 	bl	80001d0 <memchr>
 800f71c:	2800      	cmp	r0, #0
 800f71e:	d036      	beq.n	800f78e <_svfiprintf_r+0x1d2>
 800f720:	4b21      	ldr	r3, [pc, #132]	@ (800f7a8 <_svfiprintf_r+0x1ec>)
 800f722:	bb1b      	cbnz	r3, 800f76c <_svfiprintf_r+0x1b0>
 800f724:	9b03      	ldr	r3, [sp, #12]
 800f726:	3307      	adds	r3, #7
 800f728:	f023 0307 	bic.w	r3, r3, #7
 800f72c:	3308      	adds	r3, #8
 800f72e:	9303      	str	r3, [sp, #12]
 800f730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f732:	4433      	add	r3, r6
 800f734:	9309      	str	r3, [sp, #36]	@ 0x24
 800f736:	e76a      	b.n	800f60e <_svfiprintf_r+0x52>
 800f738:	fb0c 3202 	mla	r2, ip, r2, r3
 800f73c:	460c      	mov	r4, r1
 800f73e:	2001      	movs	r0, #1
 800f740:	e7a8      	b.n	800f694 <_svfiprintf_r+0xd8>
 800f742:	2300      	movs	r3, #0
 800f744:	3401      	adds	r4, #1
 800f746:	9305      	str	r3, [sp, #20]
 800f748:	4619      	mov	r1, r3
 800f74a:	f04f 0c0a 	mov.w	ip, #10
 800f74e:	4620      	mov	r0, r4
 800f750:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f754:	3a30      	subs	r2, #48	@ 0x30
 800f756:	2a09      	cmp	r2, #9
 800f758:	d903      	bls.n	800f762 <_svfiprintf_r+0x1a6>
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d0c6      	beq.n	800f6ec <_svfiprintf_r+0x130>
 800f75e:	9105      	str	r1, [sp, #20]
 800f760:	e7c4      	b.n	800f6ec <_svfiprintf_r+0x130>
 800f762:	fb0c 2101 	mla	r1, ip, r1, r2
 800f766:	4604      	mov	r4, r0
 800f768:	2301      	movs	r3, #1
 800f76a:	e7f0      	b.n	800f74e <_svfiprintf_r+0x192>
 800f76c:	ab03      	add	r3, sp, #12
 800f76e:	9300      	str	r3, [sp, #0]
 800f770:	462a      	mov	r2, r5
 800f772:	4b0e      	ldr	r3, [pc, #56]	@ (800f7ac <_svfiprintf_r+0x1f0>)
 800f774:	a904      	add	r1, sp, #16
 800f776:	4638      	mov	r0, r7
 800f778:	f7fc fc26 	bl	800bfc8 <_printf_float>
 800f77c:	1c42      	adds	r2, r0, #1
 800f77e:	4606      	mov	r6, r0
 800f780:	d1d6      	bne.n	800f730 <_svfiprintf_r+0x174>
 800f782:	89ab      	ldrh	r3, [r5, #12]
 800f784:	065b      	lsls	r3, r3, #25
 800f786:	f53f af2d 	bmi.w	800f5e4 <_svfiprintf_r+0x28>
 800f78a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f78c:	e72c      	b.n	800f5e8 <_svfiprintf_r+0x2c>
 800f78e:	ab03      	add	r3, sp, #12
 800f790:	9300      	str	r3, [sp, #0]
 800f792:	462a      	mov	r2, r5
 800f794:	4b05      	ldr	r3, [pc, #20]	@ (800f7ac <_svfiprintf_r+0x1f0>)
 800f796:	a904      	add	r1, sp, #16
 800f798:	4638      	mov	r0, r7
 800f79a:	f7fc fead 	bl	800c4f8 <_printf_i>
 800f79e:	e7ed      	b.n	800f77c <_svfiprintf_r+0x1c0>
 800f7a0:	08011bbd 	.word	0x08011bbd
 800f7a4:	08011bc7 	.word	0x08011bc7
 800f7a8:	0800bfc9 	.word	0x0800bfc9
 800f7ac:	0800f505 	.word	0x0800f505
 800f7b0:	08011bc3 	.word	0x08011bc3

0800f7b4 <__sflush_r>:
 800f7b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7bc:	0716      	lsls	r6, r2, #28
 800f7be:	4605      	mov	r5, r0
 800f7c0:	460c      	mov	r4, r1
 800f7c2:	d454      	bmi.n	800f86e <__sflush_r+0xba>
 800f7c4:	684b      	ldr	r3, [r1, #4]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	dc02      	bgt.n	800f7d0 <__sflush_r+0x1c>
 800f7ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	dd48      	ble.n	800f862 <__sflush_r+0xae>
 800f7d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f7d2:	2e00      	cmp	r6, #0
 800f7d4:	d045      	beq.n	800f862 <__sflush_r+0xae>
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f7dc:	682f      	ldr	r7, [r5, #0]
 800f7de:	6a21      	ldr	r1, [r4, #32]
 800f7e0:	602b      	str	r3, [r5, #0]
 800f7e2:	d030      	beq.n	800f846 <__sflush_r+0x92>
 800f7e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f7e6:	89a3      	ldrh	r3, [r4, #12]
 800f7e8:	0759      	lsls	r1, r3, #29
 800f7ea:	d505      	bpl.n	800f7f8 <__sflush_r+0x44>
 800f7ec:	6863      	ldr	r3, [r4, #4]
 800f7ee:	1ad2      	subs	r2, r2, r3
 800f7f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f7f2:	b10b      	cbz	r3, 800f7f8 <__sflush_r+0x44>
 800f7f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f7f6:	1ad2      	subs	r2, r2, r3
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f7fc:	6a21      	ldr	r1, [r4, #32]
 800f7fe:	4628      	mov	r0, r5
 800f800:	47b0      	blx	r6
 800f802:	1c43      	adds	r3, r0, #1
 800f804:	89a3      	ldrh	r3, [r4, #12]
 800f806:	d106      	bne.n	800f816 <__sflush_r+0x62>
 800f808:	6829      	ldr	r1, [r5, #0]
 800f80a:	291d      	cmp	r1, #29
 800f80c:	d82b      	bhi.n	800f866 <__sflush_r+0xb2>
 800f80e:	4a2a      	ldr	r2, [pc, #168]	@ (800f8b8 <__sflush_r+0x104>)
 800f810:	40ca      	lsrs	r2, r1
 800f812:	07d6      	lsls	r6, r2, #31
 800f814:	d527      	bpl.n	800f866 <__sflush_r+0xb2>
 800f816:	2200      	movs	r2, #0
 800f818:	6062      	str	r2, [r4, #4]
 800f81a:	04d9      	lsls	r1, r3, #19
 800f81c:	6922      	ldr	r2, [r4, #16]
 800f81e:	6022      	str	r2, [r4, #0]
 800f820:	d504      	bpl.n	800f82c <__sflush_r+0x78>
 800f822:	1c42      	adds	r2, r0, #1
 800f824:	d101      	bne.n	800f82a <__sflush_r+0x76>
 800f826:	682b      	ldr	r3, [r5, #0]
 800f828:	b903      	cbnz	r3, 800f82c <__sflush_r+0x78>
 800f82a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f82c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f82e:	602f      	str	r7, [r5, #0]
 800f830:	b1b9      	cbz	r1, 800f862 <__sflush_r+0xae>
 800f832:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f836:	4299      	cmp	r1, r3
 800f838:	d002      	beq.n	800f840 <__sflush_r+0x8c>
 800f83a:	4628      	mov	r0, r5
 800f83c:	f7fe fa34 	bl	800dca8 <_free_r>
 800f840:	2300      	movs	r3, #0
 800f842:	6363      	str	r3, [r4, #52]	@ 0x34
 800f844:	e00d      	b.n	800f862 <__sflush_r+0xae>
 800f846:	2301      	movs	r3, #1
 800f848:	4628      	mov	r0, r5
 800f84a:	47b0      	blx	r6
 800f84c:	4602      	mov	r2, r0
 800f84e:	1c50      	adds	r0, r2, #1
 800f850:	d1c9      	bne.n	800f7e6 <__sflush_r+0x32>
 800f852:	682b      	ldr	r3, [r5, #0]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d0c6      	beq.n	800f7e6 <__sflush_r+0x32>
 800f858:	2b1d      	cmp	r3, #29
 800f85a:	d001      	beq.n	800f860 <__sflush_r+0xac>
 800f85c:	2b16      	cmp	r3, #22
 800f85e:	d11e      	bne.n	800f89e <__sflush_r+0xea>
 800f860:	602f      	str	r7, [r5, #0]
 800f862:	2000      	movs	r0, #0
 800f864:	e022      	b.n	800f8ac <__sflush_r+0xf8>
 800f866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f86a:	b21b      	sxth	r3, r3
 800f86c:	e01b      	b.n	800f8a6 <__sflush_r+0xf2>
 800f86e:	690f      	ldr	r7, [r1, #16]
 800f870:	2f00      	cmp	r7, #0
 800f872:	d0f6      	beq.n	800f862 <__sflush_r+0xae>
 800f874:	0793      	lsls	r3, r2, #30
 800f876:	680e      	ldr	r6, [r1, #0]
 800f878:	bf08      	it	eq
 800f87a:	694b      	ldreq	r3, [r1, #20]
 800f87c:	600f      	str	r7, [r1, #0]
 800f87e:	bf18      	it	ne
 800f880:	2300      	movne	r3, #0
 800f882:	eba6 0807 	sub.w	r8, r6, r7
 800f886:	608b      	str	r3, [r1, #8]
 800f888:	f1b8 0f00 	cmp.w	r8, #0
 800f88c:	dde9      	ble.n	800f862 <__sflush_r+0xae>
 800f88e:	6a21      	ldr	r1, [r4, #32]
 800f890:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f892:	4643      	mov	r3, r8
 800f894:	463a      	mov	r2, r7
 800f896:	4628      	mov	r0, r5
 800f898:	47b0      	blx	r6
 800f89a:	2800      	cmp	r0, #0
 800f89c:	dc08      	bgt.n	800f8b0 <__sflush_r+0xfc>
 800f89e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8a6:	81a3      	strh	r3, [r4, #12]
 800f8a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8b0:	4407      	add	r7, r0
 800f8b2:	eba8 0800 	sub.w	r8, r8, r0
 800f8b6:	e7e7      	b.n	800f888 <__sflush_r+0xd4>
 800f8b8:	20400001 	.word	0x20400001

0800f8bc <_fflush_r>:
 800f8bc:	b538      	push	{r3, r4, r5, lr}
 800f8be:	690b      	ldr	r3, [r1, #16]
 800f8c0:	4605      	mov	r5, r0
 800f8c2:	460c      	mov	r4, r1
 800f8c4:	b913      	cbnz	r3, 800f8cc <_fflush_r+0x10>
 800f8c6:	2500      	movs	r5, #0
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	bd38      	pop	{r3, r4, r5, pc}
 800f8cc:	b118      	cbz	r0, 800f8d6 <_fflush_r+0x1a>
 800f8ce:	6a03      	ldr	r3, [r0, #32]
 800f8d0:	b90b      	cbnz	r3, 800f8d6 <_fflush_r+0x1a>
 800f8d2:	f7fd f9c9 	bl	800cc68 <__sinit>
 800f8d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d0f3      	beq.n	800f8c6 <_fflush_r+0xa>
 800f8de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f8e0:	07d0      	lsls	r0, r2, #31
 800f8e2:	d404      	bmi.n	800f8ee <_fflush_r+0x32>
 800f8e4:	0599      	lsls	r1, r3, #22
 800f8e6:	d402      	bmi.n	800f8ee <_fflush_r+0x32>
 800f8e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f8ea:	f7fd fb6e 	bl	800cfca <__retarget_lock_acquire_recursive>
 800f8ee:	4628      	mov	r0, r5
 800f8f0:	4621      	mov	r1, r4
 800f8f2:	f7ff ff5f 	bl	800f7b4 <__sflush_r>
 800f8f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f8f8:	07da      	lsls	r2, r3, #31
 800f8fa:	4605      	mov	r5, r0
 800f8fc:	d4e4      	bmi.n	800f8c8 <_fflush_r+0xc>
 800f8fe:	89a3      	ldrh	r3, [r4, #12]
 800f900:	059b      	lsls	r3, r3, #22
 800f902:	d4e1      	bmi.n	800f8c8 <_fflush_r+0xc>
 800f904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f906:	f7fd fb61 	bl	800cfcc <__retarget_lock_release_recursive>
 800f90a:	e7dd      	b.n	800f8c8 <_fflush_r+0xc>

0800f90c <memmove>:
 800f90c:	4288      	cmp	r0, r1
 800f90e:	b510      	push	{r4, lr}
 800f910:	eb01 0402 	add.w	r4, r1, r2
 800f914:	d902      	bls.n	800f91c <memmove+0x10>
 800f916:	4284      	cmp	r4, r0
 800f918:	4623      	mov	r3, r4
 800f91a:	d807      	bhi.n	800f92c <memmove+0x20>
 800f91c:	1e43      	subs	r3, r0, #1
 800f91e:	42a1      	cmp	r1, r4
 800f920:	d008      	beq.n	800f934 <memmove+0x28>
 800f922:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f926:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f92a:	e7f8      	b.n	800f91e <memmove+0x12>
 800f92c:	4402      	add	r2, r0
 800f92e:	4601      	mov	r1, r0
 800f930:	428a      	cmp	r2, r1
 800f932:	d100      	bne.n	800f936 <memmove+0x2a>
 800f934:	bd10      	pop	{r4, pc}
 800f936:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f93a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f93e:	e7f7      	b.n	800f930 <memmove+0x24>

0800f940 <strncmp>:
 800f940:	b510      	push	{r4, lr}
 800f942:	b16a      	cbz	r2, 800f960 <strncmp+0x20>
 800f944:	3901      	subs	r1, #1
 800f946:	1884      	adds	r4, r0, r2
 800f948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f94c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f950:	429a      	cmp	r2, r3
 800f952:	d103      	bne.n	800f95c <strncmp+0x1c>
 800f954:	42a0      	cmp	r0, r4
 800f956:	d001      	beq.n	800f95c <strncmp+0x1c>
 800f958:	2a00      	cmp	r2, #0
 800f95a:	d1f5      	bne.n	800f948 <strncmp+0x8>
 800f95c:	1ad0      	subs	r0, r2, r3
 800f95e:	bd10      	pop	{r4, pc}
 800f960:	4610      	mov	r0, r2
 800f962:	e7fc      	b.n	800f95e <strncmp+0x1e>

0800f964 <_sbrk_r>:
 800f964:	b538      	push	{r3, r4, r5, lr}
 800f966:	4d06      	ldr	r5, [pc, #24]	@ (800f980 <_sbrk_r+0x1c>)
 800f968:	2300      	movs	r3, #0
 800f96a:	4604      	mov	r4, r0
 800f96c:	4608      	mov	r0, r1
 800f96e:	602b      	str	r3, [r5, #0]
 800f970:	f7f4 fe44 	bl	80045fc <_sbrk>
 800f974:	1c43      	adds	r3, r0, #1
 800f976:	d102      	bne.n	800f97e <_sbrk_r+0x1a>
 800f978:	682b      	ldr	r3, [r5, #0]
 800f97a:	b103      	cbz	r3, 800f97e <_sbrk_r+0x1a>
 800f97c:	6023      	str	r3, [r4, #0]
 800f97e:	bd38      	pop	{r3, r4, r5, pc}
 800f980:	20000820 	.word	0x20000820
 800f984:	00000000 	.word	0x00000000

0800f988 <nan>:
 800f988:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f990 <nan+0x8>
 800f98c:	4770      	bx	lr
 800f98e:	bf00      	nop
 800f990:	00000000 	.word	0x00000000
 800f994:	7ff80000 	.word	0x7ff80000

0800f998 <__assert_func>:
 800f998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f99a:	4614      	mov	r4, r2
 800f99c:	461a      	mov	r2, r3
 800f99e:	4b09      	ldr	r3, [pc, #36]	@ (800f9c4 <__assert_func+0x2c>)
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	4605      	mov	r5, r0
 800f9a4:	68d8      	ldr	r0, [r3, #12]
 800f9a6:	b14c      	cbz	r4, 800f9bc <__assert_func+0x24>
 800f9a8:	4b07      	ldr	r3, [pc, #28]	@ (800f9c8 <__assert_func+0x30>)
 800f9aa:	9100      	str	r1, [sp, #0]
 800f9ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f9b0:	4906      	ldr	r1, [pc, #24]	@ (800f9cc <__assert_func+0x34>)
 800f9b2:	462b      	mov	r3, r5
 800f9b4:	f000 fba8 	bl	8010108 <fiprintf>
 800f9b8:	f000 fbb8 	bl	801012c <abort>
 800f9bc:	4b04      	ldr	r3, [pc, #16]	@ (800f9d0 <__assert_func+0x38>)
 800f9be:	461c      	mov	r4, r3
 800f9c0:	e7f3      	b.n	800f9aa <__assert_func+0x12>
 800f9c2:	bf00      	nop
 800f9c4:	20000060 	.word	0x20000060
 800f9c8:	08011bd6 	.word	0x08011bd6
 800f9cc:	08011be3 	.word	0x08011be3
 800f9d0:	08011c11 	.word	0x08011c11

0800f9d4 <_calloc_r>:
 800f9d4:	b570      	push	{r4, r5, r6, lr}
 800f9d6:	fba1 5402 	umull	r5, r4, r1, r2
 800f9da:	b934      	cbnz	r4, 800f9ea <_calloc_r+0x16>
 800f9dc:	4629      	mov	r1, r5
 800f9de:	f7fe f9d7 	bl	800dd90 <_malloc_r>
 800f9e2:	4606      	mov	r6, r0
 800f9e4:	b928      	cbnz	r0, 800f9f2 <_calloc_r+0x1e>
 800f9e6:	4630      	mov	r0, r6
 800f9e8:	bd70      	pop	{r4, r5, r6, pc}
 800f9ea:	220c      	movs	r2, #12
 800f9ec:	6002      	str	r2, [r0, #0]
 800f9ee:	2600      	movs	r6, #0
 800f9f0:	e7f9      	b.n	800f9e6 <_calloc_r+0x12>
 800f9f2:	462a      	mov	r2, r5
 800f9f4:	4621      	mov	r1, r4
 800f9f6:	f7fd fa45 	bl	800ce84 <memset>
 800f9fa:	e7f4      	b.n	800f9e6 <_calloc_r+0x12>

0800f9fc <rshift>:
 800f9fc:	6903      	ldr	r3, [r0, #16]
 800f9fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fa02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fa06:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fa0a:	f100 0414 	add.w	r4, r0, #20
 800fa0e:	dd45      	ble.n	800fa9c <rshift+0xa0>
 800fa10:	f011 011f 	ands.w	r1, r1, #31
 800fa14:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fa18:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fa1c:	d10c      	bne.n	800fa38 <rshift+0x3c>
 800fa1e:	f100 0710 	add.w	r7, r0, #16
 800fa22:	4629      	mov	r1, r5
 800fa24:	42b1      	cmp	r1, r6
 800fa26:	d334      	bcc.n	800fa92 <rshift+0x96>
 800fa28:	1a9b      	subs	r3, r3, r2
 800fa2a:	009b      	lsls	r3, r3, #2
 800fa2c:	1eea      	subs	r2, r5, #3
 800fa2e:	4296      	cmp	r6, r2
 800fa30:	bf38      	it	cc
 800fa32:	2300      	movcc	r3, #0
 800fa34:	4423      	add	r3, r4
 800fa36:	e015      	b.n	800fa64 <rshift+0x68>
 800fa38:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fa3c:	f1c1 0820 	rsb	r8, r1, #32
 800fa40:	40cf      	lsrs	r7, r1
 800fa42:	f105 0e04 	add.w	lr, r5, #4
 800fa46:	46a1      	mov	r9, r4
 800fa48:	4576      	cmp	r6, lr
 800fa4a:	46f4      	mov	ip, lr
 800fa4c:	d815      	bhi.n	800fa7a <rshift+0x7e>
 800fa4e:	1a9a      	subs	r2, r3, r2
 800fa50:	0092      	lsls	r2, r2, #2
 800fa52:	3a04      	subs	r2, #4
 800fa54:	3501      	adds	r5, #1
 800fa56:	42ae      	cmp	r6, r5
 800fa58:	bf38      	it	cc
 800fa5a:	2200      	movcc	r2, #0
 800fa5c:	18a3      	adds	r3, r4, r2
 800fa5e:	50a7      	str	r7, [r4, r2]
 800fa60:	b107      	cbz	r7, 800fa64 <rshift+0x68>
 800fa62:	3304      	adds	r3, #4
 800fa64:	1b1a      	subs	r2, r3, r4
 800fa66:	42a3      	cmp	r3, r4
 800fa68:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fa6c:	bf08      	it	eq
 800fa6e:	2300      	moveq	r3, #0
 800fa70:	6102      	str	r2, [r0, #16]
 800fa72:	bf08      	it	eq
 800fa74:	6143      	streq	r3, [r0, #20]
 800fa76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa7a:	f8dc c000 	ldr.w	ip, [ip]
 800fa7e:	fa0c fc08 	lsl.w	ip, ip, r8
 800fa82:	ea4c 0707 	orr.w	r7, ip, r7
 800fa86:	f849 7b04 	str.w	r7, [r9], #4
 800fa8a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fa8e:	40cf      	lsrs	r7, r1
 800fa90:	e7da      	b.n	800fa48 <rshift+0x4c>
 800fa92:	f851 cb04 	ldr.w	ip, [r1], #4
 800fa96:	f847 cf04 	str.w	ip, [r7, #4]!
 800fa9a:	e7c3      	b.n	800fa24 <rshift+0x28>
 800fa9c:	4623      	mov	r3, r4
 800fa9e:	e7e1      	b.n	800fa64 <rshift+0x68>

0800faa0 <__hexdig_fun>:
 800faa0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800faa4:	2b09      	cmp	r3, #9
 800faa6:	d802      	bhi.n	800faae <__hexdig_fun+0xe>
 800faa8:	3820      	subs	r0, #32
 800faaa:	b2c0      	uxtb	r0, r0
 800faac:	4770      	bx	lr
 800faae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fab2:	2b05      	cmp	r3, #5
 800fab4:	d801      	bhi.n	800faba <__hexdig_fun+0x1a>
 800fab6:	3847      	subs	r0, #71	@ 0x47
 800fab8:	e7f7      	b.n	800faaa <__hexdig_fun+0xa>
 800faba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fabe:	2b05      	cmp	r3, #5
 800fac0:	d801      	bhi.n	800fac6 <__hexdig_fun+0x26>
 800fac2:	3827      	subs	r0, #39	@ 0x27
 800fac4:	e7f1      	b.n	800faaa <__hexdig_fun+0xa>
 800fac6:	2000      	movs	r0, #0
 800fac8:	4770      	bx	lr
	...

0800facc <__gethex>:
 800facc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fad0:	b085      	sub	sp, #20
 800fad2:	468a      	mov	sl, r1
 800fad4:	9302      	str	r3, [sp, #8]
 800fad6:	680b      	ldr	r3, [r1, #0]
 800fad8:	9001      	str	r0, [sp, #4]
 800fada:	4690      	mov	r8, r2
 800fadc:	1c9c      	adds	r4, r3, #2
 800fade:	46a1      	mov	r9, r4
 800fae0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fae4:	2830      	cmp	r0, #48	@ 0x30
 800fae6:	d0fa      	beq.n	800fade <__gethex+0x12>
 800fae8:	eba9 0303 	sub.w	r3, r9, r3
 800faec:	f1a3 0b02 	sub.w	fp, r3, #2
 800faf0:	f7ff ffd6 	bl	800faa0 <__hexdig_fun>
 800faf4:	4605      	mov	r5, r0
 800faf6:	2800      	cmp	r0, #0
 800faf8:	d168      	bne.n	800fbcc <__gethex+0x100>
 800fafa:	49a0      	ldr	r1, [pc, #640]	@ (800fd7c <__gethex+0x2b0>)
 800fafc:	2201      	movs	r2, #1
 800fafe:	4648      	mov	r0, r9
 800fb00:	f7ff ff1e 	bl	800f940 <strncmp>
 800fb04:	4607      	mov	r7, r0
 800fb06:	2800      	cmp	r0, #0
 800fb08:	d167      	bne.n	800fbda <__gethex+0x10e>
 800fb0a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fb0e:	4626      	mov	r6, r4
 800fb10:	f7ff ffc6 	bl	800faa0 <__hexdig_fun>
 800fb14:	2800      	cmp	r0, #0
 800fb16:	d062      	beq.n	800fbde <__gethex+0x112>
 800fb18:	4623      	mov	r3, r4
 800fb1a:	7818      	ldrb	r0, [r3, #0]
 800fb1c:	2830      	cmp	r0, #48	@ 0x30
 800fb1e:	4699      	mov	r9, r3
 800fb20:	f103 0301 	add.w	r3, r3, #1
 800fb24:	d0f9      	beq.n	800fb1a <__gethex+0x4e>
 800fb26:	f7ff ffbb 	bl	800faa0 <__hexdig_fun>
 800fb2a:	fab0 f580 	clz	r5, r0
 800fb2e:	096d      	lsrs	r5, r5, #5
 800fb30:	f04f 0b01 	mov.w	fp, #1
 800fb34:	464a      	mov	r2, r9
 800fb36:	4616      	mov	r6, r2
 800fb38:	3201      	adds	r2, #1
 800fb3a:	7830      	ldrb	r0, [r6, #0]
 800fb3c:	f7ff ffb0 	bl	800faa0 <__hexdig_fun>
 800fb40:	2800      	cmp	r0, #0
 800fb42:	d1f8      	bne.n	800fb36 <__gethex+0x6a>
 800fb44:	498d      	ldr	r1, [pc, #564]	@ (800fd7c <__gethex+0x2b0>)
 800fb46:	2201      	movs	r2, #1
 800fb48:	4630      	mov	r0, r6
 800fb4a:	f7ff fef9 	bl	800f940 <strncmp>
 800fb4e:	2800      	cmp	r0, #0
 800fb50:	d13f      	bne.n	800fbd2 <__gethex+0x106>
 800fb52:	b944      	cbnz	r4, 800fb66 <__gethex+0x9a>
 800fb54:	1c74      	adds	r4, r6, #1
 800fb56:	4622      	mov	r2, r4
 800fb58:	4616      	mov	r6, r2
 800fb5a:	3201      	adds	r2, #1
 800fb5c:	7830      	ldrb	r0, [r6, #0]
 800fb5e:	f7ff ff9f 	bl	800faa0 <__hexdig_fun>
 800fb62:	2800      	cmp	r0, #0
 800fb64:	d1f8      	bne.n	800fb58 <__gethex+0x8c>
 800fb66:	1ba4      	subs	r4, r4, r6
 800fb68:	00a7      	lsls	r7, r4, #2
 800fb6a:	7833      	ldrb	r3, [r6, #0]
 800fb6c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fb70:	2b50      	cmp	r3, #80	@ 0x50
 800fb72:	d13e      	bne.n	800fbf2 <__gethex+0x126>
 800fb74:	7873      	ldrb	r3, [r6, #1]
 800fb76:	2b2b      	cmp	r3, #43	@ 0x2b
 800fb78:	d033      	beq.n	800fbe2 <__gethex+0x116>
 800fb7a:	2b2d      	cmp	r3, #45	@ 0x2d
 800fb7c:	d034      	beq.n	800fbe8 <__gethex+0x11c>
 800fb7e:	1c71      	adds	r1, r6, #1
 800fb80:	2400      	movs	r4, #0
 800fb82:	7808      	ldrb	r0, [r1, #0]
 800fb84:	f7ff ff8c 	bl	800faa0 <__hexdig_fun>
 800fb88:	1e43      	subs	r3, r0, #1
 800fb8a:	b2db      	uxtb	r3, r3
 800fb8c:	2b18      	cmp	r3, #24
 800fb8e:	d830      	bhi.n	800fbf2 <__gethex+0x126>
 800fb90:	f1a0 0210 	sub.w	r2, r0, #16
 800fb94:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fb98:	f7ff ff82 	bl	800faa0 <__hexdig_fun>
 800fb9c:	f100 3cff 	add.w	ip, r0, #4294967295
 800fba0:	fa5f fc8c 	uxtb.w	ip, ip
 800fba4:	f1bc 0f18 	cmp.w	ip, #24
 800fba8:	f04f 030a 	mov.w	r3, #10
 800fbac:	d91e      	bls.n	800fbec <__gethex+0x120>
 800fbae:	b104      	cbz	r4, 800fbb2 <__gethex+0xe6>
 800fbb0:	4252      	negs	r2, r2
 800fbb2:	4417      	add	r7, r2
 800fbb4:	f8ca 1000 	str.w	r1, [sl]
 800fbb8:	b1ed      	cbz	r5, 800fbf6 <__gethex+0x12a>
 800fbba:	f1bb 0f00 	cmp.w	fp, #0
 800fbbe:	bf0c      	ite	eq
 800fbc0:	2506      	moveq	r5, #6
 800fbc2:	2500      	movne	r5, #0
 800fbc4:	4628      	mov	r0, r5
 800fbc6:	b005      	add	sp, #20
 800fbc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbcc:	2500      	movs	r5, #0
 800fbce:	462c      	mov	r4, r5
 800fbd0:	e7b0      	b.n	800fb34 <__gethex+0x68>
 800fbd2:	2c00      	cmp	r4, #0
 800fbd4:	d1c7      	bne.n	800fb66 <__gethex+0x9a>
 800fbd6:	4627      	mov	r7, r4
 800fbd8:	e7c7      	b.n	800fb6a <__gethex+0x9e>
 800fbda:	464e      	mov	r6, r9
 800fbdc:	462f      	mov	r7, r5
 800fbde:	2501      	movs	r5, #1
 800fbe0:	e7c3      	b.n	800fb6a <__gethex+0x9e>
 800fbe2:	2400      	movs	r4, #0
 800fbe4:	1cb1      	adds	r1, r6, #2
 800fbe6:	e7cc      	b.n	800fb82 <__gethex+0xb6>
 800fbe8:	2401      	movs	r4, #1
 800fbea:	e7fb      	b.n	800fbe4 <__gethex+0x118>
 800fbec:	fb03 0002 	mla	r0, r3, r2, r0
 800fbf0:	e7ce      	b.n	800fb90 <__gethex+0xc4>
 800fbf2:	4631      	mov	r1, r6
 800fbf4:	e7de      	b.n	800fbb4 <__gethex+0xe8>
 800fbf6:	eba6 0309 	sub.w	r3, r6, r9
 800fbfa:	3b01      	subs	r3, #1
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	2b07      	cmp	r3, #7
 800fc00:	dc0a      	bgt.n	800fc18 <__gethex+0x14c>
 800fc02:	9801      	ldr	r0, [sp, #4]
 800fc04:	f7fe f950 	bl	800dea8 <_Balloc>
 800fc08:	4604      	mov	r4, r0
 800fc0a:	b940      	cbnz	r0, 800fc1e <__gethex+0x152>
 800fc0c:	4b5c      	ldr	r3, [pc, #368]	@ (800fd80 <__gethex+0x2b4>)
 800fc0e:	4602      	mov	r2, r0
 800fc10:	21e4      	movs	r1, #228	@ 0xe4
 800fc12:	485c      	ldr	r0, [pc, #368]	@ (800fd84 <__gethex+0x2b8>)
 800fc14:	f7ff fec0 	bl	800f998 <__assert_func>
 800fc18:	3101      	adds	r1, #1
 800fc1a:	105b      	asrs	r3, r3, #1
 800fc1c:	e7ef      	b.n	800fbfe <__gethex+0x132>
 800fc1e:	f100 0a14 	add.w	sl, r0, #20
 800fc22:	2300      	movs	r3, #0
 800fc24:	4655      	mov	r5, sl
 800fc26:	469b      	mov	fp, r3
 800fc28:	45b1      	cmp	r9, r6
 800fc2a:	d337      	bcc.n	800fc9c <__gethex+0x1d0>
 800fc2c:	f845 bb04 	str.w	fp, [r5], #4
 800fc30:	eba5 050a 	sub.w	r5, r5, sl
 800fc34:	10ad      	asrs	r5, r5, #2
 800fc36:	6125      	str	r5, [r4, #16]
 800fc38:	4658      	mov	r0, fp
 800fc3a:	f7fe fa27 	bl	800e08c <__hi0bits>
 800fc3e:	016d      	lsls	r5, r5, #5
 800fc40:	f8d8 6000 	ldr.w	r6, [r8]
 800fc44:	1a2d      	subs	r5, r5, r0
 800fc46:	42b5      	cmp	r5, r6
 800fc48:	dd54      	ble.n	800fcf4 <__gethex+0x228>
 800fc4a:	1bad      	subs	r5, r5, r6
 800fc4c:	4629      	mov	r1, r5
 800fc4e:	4620      	mov	r0, r4
 800fc50:	f7fe fdb3 	bl	800e7ba <__any_on>
 800fc54:	4681      	mov	r9, r0
 800fc56:	b178      	cbz	r0, 800fc78 <__gethex+0x1ac>
 800fc58:	1e6b      	subs	r3, r5, #1
 800fc5a:	1159      	asrs	r1, r3, #5
 800fc5c:	f003 021f 	and.w	r2, r3, #31
 800fc60:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fc64:	f04f 0901 	mov.w	r9, #1
 800fc68:	fa09 f202 	lsl.w	r2, r9, r2
 800fc6c:	420a      	tst	r2, r1
 800fc6e:	d003      	beq.n	800fc78 <__gethex+0x1ac>
 800fc70:	454b      	cmp	r3, r9
 800fc72:	dc36      	bgt.n	800fce2 <__gethex+0x216>
 800fc74:	f04f 0902 	mov.w	r9, #2
 800fc78:	4629      	mov	r1, r5
 800fc7a:	4620      	mov	r0, r4
 800fc7c:	f7ff febe 	bl	800f9fc <rshift>
 800fc80:	442f      	add	r7, r5
 800fc82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fc86:	42bb      	cmp	r3, r7
 800fc88:	da42      	bge.n	800fd10 <__gethex+0x244>
 800fc8a:	9801      	ldr	r0, [sp, #4]
 800fc8c:	4621      	mov	r1, r4
 800fc8e:	f7fe f94b 	bl	800df28 <_Bfree>
 800fc92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc94:	2300      	movs	r3, #0
 800fc96:	6013      	str	r3, [r2, #0]
 800fc98:	25a3      	movs	r5, #163	@ 0xa3
 800fc9a:	e793      	b.n	800fbc4 <__gethex+0xf8>
 800fc9c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fca0:	2a2e      	cmp	r2, #46	@ 0x2e
 800fca2:	d012      	beq.n	800fcca <__gethex+0x1fe>
 800fca4:	2b20      	cmp	r3, #32
 800fca6:	d104      	bne.n	800fcb2 <__gethex+0x1e6>
 800fca8:	f845 bb04 	str.w	fp, [r5], #4
 800fcac:	f04f 0b00 	mov.w	fp, #0
 800fcb0:	465b      	mov	r3, fp
 800fcb2:	7830      	ldrb	r0, [r6, #0]
 800fcb4:	9303      	str	r3, [sp, #12]
 800fcb6:	f7ff fef3 	bl	800faa0 <__hexdig_fun>
 800fcba:	9b03      	ldr	r3, [sp, #12]
 800fcbc:	f000 000f 	and.w	r0, r0, #15
 800fcc0:	4098      	lsls	r0, r3
 800fcc2:	ea4b 0b00 	orr.w	fp, fp, r0
 800fcc6:	3304      	adds	r3, #4
 800fcc8:	e7ae      	b.n	800fc28 <__gethex+0x15c>
 800fcca:	45b1      	cmp	r9, r6
 800fccc:	d8ea      	bhi.n	800fca4 <__gethex+0x1d8>
 800fcce:	492b      	ldr	r1, [pc, #172]	@ (800fd7c <__gethex+0x2b0>)
 800fcd0:	9303      	str	r3, [sp, #12]
 800fcd2:	2201      	movs	r2, #1
 800fcd4:	4630      	mov	r0, r6
 800fcd6:	f7ff fe33 	bl	800f940 <strncmp>
 800fcda:	9b03      	ldr	r3, [sp, #12]
 800fcdc:	2800      	cmp	r0, #0
 800fcde:	d1e1      	bne.n	800fca4 <__gethex+0x1d8>
 800fce0:	e7a2      	b.n	800fc28 <__gethex+0x15c>
 800fce2:	1ea9      	subs	r1, r5, #2
 800fce4:	4620      	mov	r0, r4
 800fce6:	f7fe fd68 	bl	800e7ba <__any_on>
 800fcea:	2800      	cmp	r0, #0
 800fcec:	d0c2      	beq.n	800fc74 <__gethex+0x1a8>
 800fcee:	f04f 0903 	mov.w	r9, #3
 800fcf2:	e7c1      	b.n	800fc78 <__gethex+0x1ac>
 800fcf4:	da09      	bge.n	800fd0a <__gethex+0x23e>
 800fcf6:	1b75      	subs	r5, r6, r5
 800fcf8:	4621      	mov	r1, r4
 800fcfa:	9801      	ldr	r0, [sp, #4]
 800fcfc:	462a      	mov	r2, r5
 800fcfe:	f7fe fb23 	bl	800e348 <__lshift>
 800fd02:	1b7f      	subs	r7, r7, r5
 800fd04:	4604      	mov	r4, r0
 800fd06:	f100 0a14 	add.w	sl, r0, #20
 800fd0a:	f04f 0900 	mov.w	r9, #0
 800fd0e:	e7b8      	b.n	800fc82 <__gethex+0x1b6>
 800fd10:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fd14:	42bd      	cmp	r5, r7
 800fd16:	dd6f      	ble.n	800fdf8 <__gethex+0x32c>
 800fd18:	1bed      	subs	r5, r5, r7
 800fd1a:	42ae      	cmp	r6, r5
 800fd1c:	dc34      	bgt.n	800fd88 <__gethex+0x2bc>
 800fd1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fd22:	2b02      	cmp	r3, #2
 800fd24:	d022      	beq.n	800fd6c <__gethex+0x2a0>
 800fd26:	2b03      	cmp	r3, #3
 800fd28:	d024      	beq.n	800fd74 <__gethex+0x2a8>
 800fd2a:	2b01      	cmp	r3, #1
 800fd2c:	d115      	bne.n	800fd5a <__gethex+0x28e>
 800fd2e:	42ae      	cmp	r6, r5
 800fd30:	d113      	bne.n	800fd5a <__gethex+0x28e>
 800fd32:	2e01      	cmp	r6, #1
 800fd34:	d10b      	bne.n	800fd4e <__gethex+0x282>
 800fd36:	9a02      	ldr	r2, [sp, #8]
 800fd38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fd3c:	6013      	str	r3, [r2, #0]
 800fd3e:	2301      	movs	r3, #1
 800fd40:	6123      	str	r3, [r4, #16]
 800fd42:	f8ca 3000 	str.w	r3, [sl]
 800fd46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd48:	2562      	movs	r5, #98	@ 0x62
 800fd4a:	601c      	str	r4, [r3, #0]
 800fd4c:	e73a      	b.n	800fbc4 <__gethex+0xf8>
 800fd4e:	1e71      	subs	r1, r6, #1
 800fd50:	4620      	mov	r0, r4
 800fd52:	f7fe fd32 	bl	800e7ba <__any_on>
 800fd56:	2800      	cmp	r0, #0
 800fd58:	d1ed      	bne.n	800fd36 <__gethex+0x26a>
 800fd5a:	9801      	ldr	r0, [sp, #4]
 800fd5c:	4621      	mov	r1, r4
 800fd5e:	f7fe f8e3 	bl	800df28 <_Bfree>
 800fd62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd64:	2300      	movs	r3, #0
 800fd66:	6013      	str	r3, [r2, #0]
 800fd68:	2550      	movs	r5, #80	@ 0x50
 800fd6a:	e72b      	b.n	800fbc4 <__gethex+0xf8>
 800fd6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d1f3      	bne.n	800fd5a <__gethex+0x28e>
 800fd72:	e7e0      	b.n	800fd36 <__gethex+0x26a>
 800fd74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d1dd      	bne.n	800fd36 <__gethex+0x26a>
 800fd7a:	e7ee      	b.n	800fd5a <__gethex+0x28e>
 800fd7c:	08011bbb 	.word	0x08011bbb
 800fd80:	08011b51 	.word	0x08011b51
 800fd84:	08011c12 	.word	0x08011c12
 800fd88:	1e6f      	subs	r7, r5, #1
 800fd8a:	f1b9 0f00 	cmp.w	r9, #0
 800fd8e:	d130      	bne.n	800fdf2 <__gethex+0x326>
 800fd90:	b127      	cbz	r7, 800fd9c <__gethex+0x2d0>
 800fd92:	4639      	mov	r1, r7
 800fd94:	4620      	mov	r0, r4
 800fd96:	f7fe fd10 	bl	800e7ba <__any_on>
 800fd9a:	4681      	mov	r9, r0
 800fd9c:	117a      	asrs	r2, r7, #5
 800fd9e:	2301      	movs	r3, #1
 800fda0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fda4:	f007 071f 	and.w	r7, r7, #31
 800fda8:	40bb      	lsls	r3, r7
 800fdaa:	4213      	tst	r3, r2
 800fdac:	4629      	mov	r1, r5
 800fdae:	4620      	mov	r0, r4
 800fdb0:	bf18      	it	ne
 800fdb2:	f049 0902 	orrne.w	r9, r9, #2
 800fdb6:	f7ff fe21 	bl	800f9fc <rshift>
 800fdba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fdbe:	1b76      	subs	r6, r6, r5
 800fdc0:	2502      	movs	r5, #2
 800fdc2:	f1b9 0f00 	cmp.w	r9, #0
 800fdc6:	d047      	beq.n	800fe58 <__gethex+0x38c>
 800fdc8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fdcc:	2b02      	cmp	r3, #2
 800fdce:	d015      	beq.n	800fdfc <__gethex+0x330>
 800fdd0:	2b03      	cmp	r3, #3
 800fdd2:	d017      	beq.n	800fe04 <__gethex+0x338>
 800fdd4:	2b01      	cmp	r3, #1
 800fdd6:	d109      	bne.n	800fdec <__gethex+0x320>
 800fdd8:	f019 0f02 	tst.w	r9, #2
 800fddc:	d006      	beq.n	800fdec <__gethex+0x320>
 800fdde:	f8da 3000 	ldr.w	r3, [sl]
 800fde2:	ea49 0903 	orr.w	r9, r9, r3
 800fde6:	f019 0f01 	tst.w	r9, #1
 800fdea:	d10e      	bne.n	800fe0a <__gethex+0x33e>
 800fdec:	f045 0510 	orr.w	r5, r5, #16
 800fdf0:	e032      	b.n	800fe58 <__gethex+0x38c>
 800fdf2:	f04f 0901 	mov.w	r9, #1
 800fdf6:	e7d1      	b.n	800fd9c <__gethex+0x2d0>
 800fdf8:	2501      	movs	r5, #1
 800fdfa:	e7e2      	b.n	800fdc2 <__gethex+0x2f6>
 800fdfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdfe:	f1c3 0301 	rsb	r3, r3, #1
 800fe02:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fe04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d0f0      	beq.n	800fdec <__gethex+0x320>
 800fe0a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fe0e:	f104 0314 	add.w	r3, r4, #20
 800fe12:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fe16:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fe1a:	f04f 0c00 	mov.w	ip, #0
 800fe1e:	4618      	mov	r0, r3
 800fe20:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe24:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fe28:	d01b      	beq.n	800fe62 <__gethex+0x396>
 800fe2a:	3201      	adds	r2, #1
 800fe2c:	6002      	str	r2, [r0, #0]
 800fe2e:	2d02      	cmp	r5, #2
 800fe30:	f104 0314 	add.w	r3, r4, #20
 800fe34:	d13c      	bne.n	800feb0 <__gethex+0x3e4>
 800fe36:	f8d8 2000 	ldr.w	r2, [r8]
 800fe3a:	3a01      	subs	r2, #1
 800fe3c:	42b2      	cmp	r2, r6
 800fe3e:	d109      	bne.n	800fe54 <__gethex+0x388>
 800fe40:	1171      	asrs	r1, r6, #5
 800fe42:	2201      	movs	r2, #1
 800fe44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fe48:	f006 061f 	and.w	r6, r6, #31
 800fe4c:	fa02 f606 	lsl.w	r6, r2, r6
 800fe50:	421e      	tst	r6, r3
 800fe52:	d13a      	bne.n	800feca <__gethex+0x3fe>
 800fe54:	f045 0520 	orr.w	r5, r5, #32
 800fe58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fe5a:	601c      	str	r4, [r3, #0]
 800fe5c:	9b02      	ldr	r3, [sp, #8]
 800fe5e:	601f      	str	r7, [r3, #0]
 800fe60:	e6b0      	b.n	800fbc4 <__gethex+0xf8>
 800fe62:	4299      	cmp	r1, r3
 800fe64:	f843 cc04 	str.w	ip, [r3, #-4]
 800fe68:	d8d9      	bhi.n	800fe1e <__gethex+0x352>
 800fe6a:	68a3      	ldr	r3, [r4, #8]
 800fe6c:	459b      	cmp	fp, r3
 800fe6e:	db17      	blt.n	800fea0 <__gethex+0x3d4>
 800fe70:	6861      	ldr	r1, [r4, #4]
 800fe72:	9801      	ldr	r0, [sp, #4]
 800fe74:	3101      	adds	r1, #1
 800fe76:	f7fe f817 	bl	800dea8 <_Balloc>
 800fe7a:	4681      	mov	r9, r0
 800fe7c:	b918      	cbnz	r0, 800fe86 <__gethex+0x3ba>
 800fe7e:	4b1a      	ldr	r3, [pc, #104]	@ (800fee8 <__gethex+0x41c>)
 800fe80:	4602      	mov	r2, r0
 800fe82:	2184      	movs	r1, #132	@ 0x84
 800fe84:	e6c5      	b.n	800fc12 <__gethex+0x146>
 800fe86:	6922      	ldr	r2, [r4, #16]
 800fe88:	3202      	adds	r2, #2
 800fe8a:	f104 010c 	add.w	r1, r4, #12
 800fe8e:	0092      	lsls	r2, r2, #2
 800fe90:	300c      	adds	r0, #12
 800fe92:	f7fd f89c 	bl	800cfce <memcpy>
 800fe96:	4621      	mov	r1, r4
 800fe98:	9801      	ldr	r0, [sp, #4]
 800fe9a:	f7fe f845 	bl	800df28 <_Bfree>
 800fe9e:	464c      	mov	r4, r9
 800fea0:	6923      	ldr	r3, [r4, #16]
 800fea2:	1c5a      	adds	r2, r3, #1
 800fea4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fea8:	6122      	str	r2, [r4, #16]
 800feaa:	2201      	movs	r2, #1
 800feac:	615a      	str	r2, [r3, #20]
 800feae:	e7be      	b.n	800fe2e <__gethex+0x362>
 800feb0:	6922      	ldr	r2, [r4, #16]
 800feb2:	455a      	cmp	r2, fp
 800feb4:	dd0b      	ble.n	800fece <__gethex+0x402>
 800feb6:	2101      	movs	r1, #1
 800feb8:	4620      	mov	r0, r4
 800feba:	f7ff fd9f 	bl	800f9fc <rshift>
 800febe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fec2:	3701      	adds	r7, #1
 800fec4:	42bb      	cmp	r3, r7
 800fec6:	f6ff aee0 	blt.w	800fc8a <__gethex+0x1be>
 800feca:	2501      	movs	r5, #1
 800fecc:	e7c2      	b.n	800fe54 <__gethex+0x388>
 800fece:	f016 061f 	ands.w	r6, r6, #31
 800fed2:	d0fa      	beq.n	800feca <__gethex+0x3fe>
 800fed4:	4453      	add	r3, sl
 800fed6:	f1c6 0620 	rsb	r6, r6, #32
 800feda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fede:	f7fe f8d5 	bl	800e08c <__hi0bits>
 800fee2:	42b0      	cmp	r0, r6
 800fee4:	dbe7      	blt.n	800feb6 <__gethex+0x3ea>
 800fee6:	e7f0      	b.n	800feca <__gethex+0x3fe>
 800fee8:	08011b51 	.word	0x08011b51

0800feec <L_shift>:
 800feec:	f1c2 0208 	rsb	r2, r2, #8
 800fef0:	0092      	lsls	r2, r2, #2
 800fef2:	b570      	push	{r4, r5, r6, lr}
 800fef4:	f1c2 0620 	rsb	r6, r2, #32
 800fef8:	6843      	ldr	r3, [r0, #4]
 800fefa:	6804      	ldr	r4, [r0, #0]
 800fefc:	fa03 f506 	lsl.w	r5, r3, r6
 800ff00:	432c      	orrs	r4, r5
 800ff02:	40d3      	lsrs	r3, r2
 800ff04:	6004      	str	r4, [r0, #0]
 800ff06:	f840 3f04 	str.w	r3, [r0, #4]!
 800ff0a:	4288      	cmp	r0, r1
 800ff0c:	d3f4      	bcc.n	800fef8 <L_shift+0xc>
 800ff0e:	bd70      	pop	{r4, r5, r6, pc}

0800ff10 <__match>:
 800ff10:	b530      	push	{r4, r5, lr}
 800ff12:	6803      	ldr	r3, [r0, #0]
 800ff14:	3301      	adds	r3, #1
 800ff16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff1a:	b914      	cbnz	r4, 800ff22 <__match+0x12>
 800ff1c:	6003      	str	r3, [r0, #0]
 800ff1e:	2001      	movs	r0, #1
 800ff20:	bd30      	pop	{r4, r5, pc}
 800ff22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff26:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ff2a:	2d19      	cmp	r5, #25
 800ff2c:	bf98      	it	ls
 800ff2e:	3220      	addls	r2, #32
 800ff30:	42a2      	cmp	r2, r4
 800ff32:	d0f0      	beq.n	800ff16 <__match+0x6>
 800ff34:	2000      	movs	r0, #0
 800ff36:	e7f3      	b.n	800ff20 <__match+0x10>

0800ff38 <__hexnan>:
 800ff38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff3c:	680b      	ldr	r3, [r1, #0]
 800ff3e:	6801      	ldr	r1, [r0, #0]
 800ff40:	115e      	asrs	r6, r3, #5
 800ff42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ff46:	f013 031f 	ands.w	r3, r3, #31
 800ff4a:	b087      	sub	sp, #28
 800ff4c:	bf18      	it	ne
 800ff4e:	3604      	addne	r6, #4
 800ff50:	2500      	movs	r5, #0
 800ff52:	1f37      	subs	r7, r6, #4
 800ff54:	4682      	mov	sl, r0
 800ff56:	4690      	mov	r8, r2
 800ff58:	9301      	str	r3, [sp, #4]
 800ff5a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ff5e:	46b9      	mov	r9, r7
 800ff60:	463c      	mov	r4, r7
 800ff62:	9502      	str	r5, [sp, #8]
 800ff64:	46ab      	mov	fp, r5
 800ff66:	784a      	ldrb	r2, [r1, #1]
 800ff68:	1c4b      	adds	r3, r1, #1
 800ff6a:	9303      	str	r3, [sp, #12]
 800ff6c:	b342      	cbz	r2, 800ffc0 <__hexnan+0x88>
 800ff6e:	4610      	mov	r0, r2
 800ff70:	9105      	str	r1, [sp, #20]
 800ff72:	9204      	str	r2, [sp, #16]
 800ff74:	f7ff fd94 	bl	800faa0 <__hexdig_fun>
 800ff78:	2800      	cmp	r0, #0
 800ff7a:	d151      	bne.n	8010020 <__hexnan+0xe8>
 800ff7c:	9a04      	ldr	r2, [sp, #16]
 800ff7e:	9905      	ldr	r1, [sp, #20]
 800ff80:	2a20      	cmp	r2, #32
 800ff82:	d818      	bhi.n	800ffb6 <__hexnan+0x7e>
 800ff84:	9b02      	ldr	r3, [sp, #8]
 800ff86:	459b      	cmp	fp, r3
 800ff88:	dd13      	ble.n	800ffb2 <__hexnan+0x7a>
 800ff8a:	454c      	cmp	r4, r9
 800ff8c:	d206      	bcs.n	800ff9c <__hexnan+0x64>
 800ff8e:	2d07      	cmp	r5, #7
 800ff90:	dc04      	bgt.n	800ff9c <__hexnan+0x64>
 800ff92:	462a      	mov	r2, r5
 800ff94:	4649      	mov	r1, r9
 800ff96:	4620      	mov	r0, r4
 800ff98:	f7ff ffa8 	bl	800feec <L_shift>
 800ff9c:	4544      	cmp	r4, r8
 800ff9e:	d952      	bls.n	8010046 <__hexnan+0x10e>
 800ffa0:	2300      	movs	r3, #0
 800ffa2:	f1a4 0904 	sub.w	r9, r4, #4
 800ffa6:	f844 3c04 	str.w	r3, [r4, #-4]
 800ffaa:	f8cd b008 	str.w	fp, [sp, #8]
 800ffae:	464c      	mov	r4, r9
 800ffb0:	461d      	mov	r5, r3
 800ffb2:	9903      	ldr	r1, [sp, #12]
 800ffb4:	e7d7      	b.n	800ff66 <__hexnan+0x2e>
 800ffb6:	2a29      	cmp	r2, #41	@ 0x29
 800ffb8:	d157      	bne.n	801006a <__hexnan+0x132>
 800ffba:	3102      	adds	r1, #2
 800ffbc:	f8ca 1000 	str.w	r1, [sl]
 800ffc0:	f1bb 0f00 	cmp.w	fp, #0
 800ffc4:	d051      	beq.n	801006a <__hexnan+0x132>
 800ffc6:	454c      	cmp	r4, r9
 800ffc8:	d206      	bcs.n	800ffd8 <__hexnan+0xa0>
 800ffca:	2d07      	cmp	r5, #7
 800ffcc:	dc04      	bgt.n	800ffd8 <__hexnan+0xa0>
 800ffce:	462a      	mov	r2, r5
 800ffd0:	4649      	mov	r1, r9
 800ffd2:	4620      	mov	r0, r4
 800ffd4:	f7ff ff8a 	bl	800feec <L_shift>
 800ffd8:	4544      	cmp	r4, r8
 800ffda:	d936      	bls.n	801004a <__hexnan+0x112>
 800ffdc:	f1a8 0204 	sub.w	r2, r8, #4
 800ffe0:	4623      	mov	r3, r4
 800ffe2:	f853 1b04 	ldr.w	r1, [r3], #4
 800ffe6:	f842 1f04 	str.w	r1, [r2, #4]!
 800ffea:	429f      	cmp	r7, r3
 800ffec:	d2f9      	bcs.n	800ffe2 <__hexnan+0xaa>
 800ffee:	1b3b      	subs	r3, r7, r4
 800fff0:	f023 0303 	bic.w	r3, r3, #3
 800fff4:	3304      	adds	r3, #4
 800fff6:	3401      	adds	r4, #1
 800fff8:	3e03      	subs	r6, #3
 800fffa:	42b4      	cmp	r4, r6
 800fffc:	bf88      	it	hi
 800fffe:	2304      	movhi	r3, #4
 8010000:	4443      	add	r3, r8
 8010002:	2200      	movs	r2, #0
 8010004:	f843 2b04 	str.w	r2, [r3], #4
 8010008:	429f      	cmp	r7, r3
 801000a:	d2fb      	bcs.n	8010004 <__hexnan+0xcc>
 801000c:	683b      	ldr	r3, [r7, #0]
 801000e:	b91b      	cbnz	r3, 8010018 <__hexnan+0xe0>
 8010010:	4547      	cmp	r7, r8
 8010012:	d128      	bne.n	8010066 <__hexnan+0x12e>
 8010014:	2301      	movs	r3, #1
 8010016:	603b      	str	r3, [r7, #0]
 8010018:	2005      	movs	r0, #5
 801001a:	b007      	add	sp, #28
 801001c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010020:	3501      	adds	r5, #1
 8010022:	2d08      	cmp	r5, #8
 8010024:	f10b 0b01 	add.w	fp, fp, #1
 8010028:	dd06      	ble.n	8010038 <__hexnan+0x100>
 801002a:	4544      	cmp	r4, r8
 801002c:	d9c1      	bls.n	800ffb2 <__hexnan+0x7a>
 801002e:	2300      	movs	r3, #0
 8010030:	f844 3c04 	str.w	r3, [r4, #-4]
 8010034:	2501      	movs	r5, #1
 8010036:	3c04      	subs	r4, #4
 8010038:	6822      	ldr	r2, [r4, #0]
 801003a:	f000 000f 	and.w	r0, r0, #15
 801003e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010042:	6020      	str	r0, [r4, #0]
 8010044:	e7b5      	b.n	800ffb2 <__hexnan+0x7a>
 8010046:	2508      	movs	r5, #8
 8010048:	e7b3      	b.n	800ffb2 <__hexnan+0x7a>
 801004a:	9b01      	ldr	r3, [sp, #4]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d0dd      	beq.n	801000c <__hexnan+0xd4>
 8010050:	f1c3 0320 	rsb	r3, r3, #32
 8010054:	f04f 32ff 	mov.w	r2, #4294967295
 8010058:	40da      	lsrs	r2, r3
 801005a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801005e:	4013      	ands	r3, r2
 8010060:	f846 3c04 	str.w	r3, [r6, #-4]
 8010064:	e7d2      	b.n	801000c <__hexnan+0xd4>
 8010066:	3f04      	subs	r7, #4
 8010068:	e7d0      	b.n	801000c <__hexnan+0xd4>
 801006a:	2004      	movs	r0, #4
 801006c:	e7d5      	b.n	801001a <__hexnan+0xe2>

0801006e <__ascii_mbtowc>:
 801006e:	b082      	sub	sp, #8
 8010070:	b901      	cbnz	r1, 8010074 <__ascii_mbtowc+0x6>
 8010072:	a901      	add	r1, sp, #4
 8010074:	b142      	cbz	r2, 8010088 <__ascii_mbtowc+0x1a>
 8010076:	b14b      	cbz	r3, 801008c <__ascii_mbtowc+0x1e>
 8010078:	7813      	ldrb	r3, [r2, #0]
 801007a:	600b      	str	r3, [r1, #0]
 801007c:	7812      	ldrb	r2, [r2, #0]
 801007e:	1e10      	subs	r0, r2, #0
 8010080:	bf18      	it	ne
 8010082:	2001      	movne	r0, #1
 8010084:	b002      	add	sp, #8
 8010086:	4770      	bx	lr
 8010088:	4610      	mov	r0, r2
 801008a:	e7fb      	b.n	8010084 <__ascii_mbtowc+0x16>
 801008c:	f06f 0001 	mvn.w	r0, #1
 8010090:	e7f8      	b.n	8010084 <__ascii_mbtowc+0x16>

08010092 <_realloc_r>:
 8010092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010096:	4607      	mov	r7, r0
 8010098:	4614      	mov	r4, r2
 801009a:	460d      	mov	r5, r1
 801009c:	b921      	cbnz	r1, 80100a8 <_realloc_r+0x16>
 801009e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80100a2:	4611      	mov	r1, r2
 80100a4:	f7fd be74 	b.w	800dd90 <_malloc_r>
 80100a8:	b92a      	cbnz	r2, 80100b6 <_realloc_r+0x24>
 80100aa:	f7fd fdfd 	bl	800dca8 <_free_r>
 80100ae:	4625      	mov	r5, r4
 80100b0:	4628      	mov	r0, r5
 80100b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100b6:	f000 f840 	bl	801013a <_malloc_usable_size_r>
 80100ba:	4284      	cmp	r4, r0
 80100bc:	4606      	mov	r6, r0
 80100be:	d802      	bhi.n	80100c6 <_realloc_r+0x34>
 80100c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80100c4:	d8f4      	bhi.n	80100b0 <_realloc_r+0x1e>
 80100c6:	4621      	mov	r1, r4
 80100c8:	4638      	mov	r0, r7
 80100ca:	f7fd fe61 	bl	800dd90 <_malloc_r>
 80100ce:	4680      	mov	r8, r0
 80100d0:	b908      	cbnz	r0, 80100d6 <_realloc_r+0x44>
 80100d2:	4645      	mov	r5, r8
 80100d4:	e7ec      	b.n	80100b0 <_realloc_r+0x1e>
 80100d6:	42b4      	cmp	r4, r6
 80100d8:	4622      	mov	r2, r4
 80100da:	4629      	mov	r1, r5
 80100dc:	bf28      	it	cs
 80100de:	4632      	movcs	r2, r6
 80100e0:	f7fc ff75 	bl	800cfce <memcpy>
 80100e4:	4629      	mov	r1, r5
 80100e6:	4638      	mov	r0, r7
 80100e8:	f7fd fdde 	bl	800dca8 <_free_r>
 80100ec:	e7f1      	b.n	80100d2 <_realloc_r+0x40>

080100ee <__ascii_wctomb>:
 80100ee:	4603      	mov	r3, r0
 80100f0:	4608      	mov	r0, r1
 80100f2:	b141      	cbz	r1, 8010106 <__ascii_wctomb+0x18>
 80100f4:	2aff      	cmp	r2, #255	@ 0xff
 80100f6:	d904      	bls.n	8010102 <__ascii_wctomb+0x14>
 80100f8:	228a      	movs	r2, #138	@ 0x8a
 80100fa:	601a      	str	r2, [r3, #0]
 80100fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010100:	4770      	bx	lr
 8010102:	700a      	strb	r2, [r1, #0]
 8010104:	2001      	movs	r0, #1
 8010106:	4770      	bx	lr

08010108 <fiprintf>:
 8010108:	b40e      	push	{r1, r2, r3}
 801010a:	b503      	push	{r0, r1, lr}
 801010c:	4601      	mov	r1, r0
 801010e:	ab03      	add	r3, sp, #12
 8010110:	4805      	ldr	r0, [pc, #20]	@ (8010128 <fiprintf+0x20>)
 8010112:	f853 2b04 	ldr.w	r2, [r3], #4
 8010116:	6800      	ldr	r0, [r0, #0]
 8010118:	9301      	str	r3, [sp, #4]
 801011a:	f000 f83f 	bl	801019c <_vfiprintf_r>
 801011e:	b002      	add	sp, #8
 8010120:	f85d eb04 	ldr.w	lr, [sp], #4
 8010124:	b003      	add	sp, #12
 8010126:	4770      	bx	lr
 8010128:	20000060 	.word	0x20000060

0801012c <abort>:
 801012c:	b508      	push	{r3, lr}
 801012e:	2006      	movs	r0, #6
 8010130:	f000 fa08 	bl	8010544 <raise>
 8010134:	2001      	movs	r0, #1
 8010136:	f7f4 f9e8 	bl	800450a <_exit>

0801013a <_malloc_usable_size_r>:
 801013a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801013e:	1f18      	subs	r0, r3, #4
 8010140:	2b00      	cmp	r3, #0
 8010142:	bfbc      	itt	lt
 8010144:	580b      	ldrlt	r3, [r1, r0]
 8010146:	18c0      	addlt	r0, r0, r3
 8010148:	4770      	bx	lr

0801014a <__sfputc_r>:
 801014a:	6893      	ldr	r3, [r2, #8]
 801014c:	3b01      	subs	r3, #1
 801014e:	2b00      	cmp	r3, #0
 8010150:	b410      	push	{r4}
 8010152:	6093      	str	r3, [r2, #8]
 8010154:	da08      	bge.n	8010168 <__sfputc_r+0x1e>
 8010156:	6994      	ldr	r4, [r2, #24]
 8010158:	42a3      	cmp	r3, r4
 801015a:	db01      	blt.n	8010160 <__sfputc_r+0x16>
 801015c:	290a      	cmp	r1, #10
 801015e:	d103      	bne.n	8010168 <__sfputc_r+0x1e>
 8010160:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010164:	f000 b932 	b.w	80103cc <__swbuf_r>
 8010168:	6813      	ldr	r3, [r2, #0]
 801016a:	1c58      	adds	r0, r3, #1
 801016c:	6010      	str	r0, [r2, #0]
 801016e:	7019      	strb	r1, [r3, #0]
 8010170:	4608      	mov	r0, r1
 8010172:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010176:	4770      	bx	lr

08010178 <__sfputs_r>:
 8010178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801017a:	4606      	mov	r6, r0
 801017c:	460f      	mov	r7, r1
 801017e:	4614      	mov	r4, r2
 8010180:	18d5      	adds	r5, r2, r3
 8010182:	42ac      	cmp	r4, r5
 8010184:	d101      	bne.n	801018a <__sfputs_r+0x12>
 8010186:	2000      	movs	r0, #0
 8010188:	e007      	b.n	801019a <__sfputs_r+0x22>
 801018a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801018e:	463a      	mov	r2, r7
 8010190:	4630      	mov	r0, r6
 8010192:	f7ff ffda 	bl	801014a <__sfputc_r>
 8010196:	1c43      	adds	r3, r0, #1
 8010198:	d1f3      	bne.n	8010182 <__sfputs_r+0xa>
 801019a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801019c <_vfiprintf_r>:
 801019c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101a0:	460d      	mov	r5, r1
 80101a2:	b09d      	sub	sp, #116	@ 0x74
 80101a4:	4614      	mov	r4, r2
 80101a6:	4698      	mov	r8, r3
 80101a8:	4606      	mov	r6, r0
 80101aa:	b118      	cbz	r0, 80101b4 <_vfiprintf_r+0x18>
 80101ac:	6a03      	ldr	r3, [r0, #32]
 80101ae:	b90b      	cbnz	r3, 80101b4 <_vfiprintf_r+0x18>
 80101b0:	f7fc fd5a 	bl	800cc68 <__sinit>
 80101b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101b6:	07d9      	lsls	r1, r3, #31
 80101b8:	d405      	bmi.n	80101c6 <_vfiprintf_r+0x2a>
 80101ba:	89ab      	ldrh	r3, [r5, #12]
 80101bc:	059a      	lsls	r2, r3, #22
 80101be:	d402      	bmi.n	80101c6 <_vfiprintf_r+0x2a>
 80101c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101c2:	f7fc ff02 	bl	800cfca <__retarget_lock_acquire_recursive>
 80101c6:	89ab      	ldrh	r3, [r5, #12]
 80101c8:	071b      	lsls	r3, r3, #28
 80101ca:	d501      	bpl.n	80101d0 <_vfiprintf_r+0x34>
 80101cc:	692b      	ldr	r3, [r5, #16]
 80101ce:	b99b      	cbnz	r3, 80101f8 <_vfiprintf_r+0x5c>
 80101d0:	4629      	mov	r1, r5
 80101d2:	4630      	mov	r0, r6
 80101d4:	f000 f938 	bl	8010448 <__swsetup_r>
 80101d8:	b170      	cbz	r0, 80101f8 <_vfiprintf_r+0x5c>
 80101da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101dc:	07dc      	lsls	r4, r3, #31
 80101de:	d504      	bpl.n	80101ea <_vfiprintf_r+0x4e>
 80101e0:	f04f 30ff 	mov.w	r0, #4294967295
 80101e4:	b01d      	add	sp, #116	@ 0x74
 80101e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ea:	89ab      	ldrh	r3, [r5, #12]
 80101ec:	0598      	lsls	r0, r3, #22
 80101ee:	d4f7      	bmi.n	80101e0 <_vfiprintf_r+0x44>
 80101f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101f2:	f7fc feeb 	bl	800cfcc <__retarget_lock_release_recursive>
 80101f6:	e7f3      	b.n	80101e0 <_vfiprintf_r+0x44>
 80101f8:	2300      	movs	r3, #0
 80101fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80101fc:	2320      	movs	r3, #32
 80101fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010202:	f8cd 800c 	str.w	r8, [sp, #12]
 8010206:	2330      	movs	r3, #48	@ 0x30
 8010208:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80103b8 <_vfiprintf_r+0x21c>
 801020c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010210:	f04f 0901 	mov.w	r9, #1
 8010214:	4623      	mov	r3, r4
 8010216:	469a      	mov	sl, r3
 8010218:	f813 2b01 	ldrb.w	r2, [r3], #1
 801021c:	b10a      	cbz	r2, 8010222 <_vfiprintf_r+0x86>
 801021e:	2a25      	cmp	r2, #37	@ 0x25
 8010220:	d1f9      	bne.n	8010216 <_vfiprintf_r+0x7a>
 8010222:	ebba 0b04 	subs.w	fp, sl, r4
 8010226:	d00b      	beq.n	8010240 <_vfiprintf_r+0xa4>
 8010228:	465b      	mov	r3, fp
 801022a:	4622      	mov	r2, r4
 801022c:	4629      	mov	r1, r5
 801022e:	4630      	mov	r0, r6
 8010230:	f7ff ffa2 	bl	8010178 <__sfputs_r>
 8010234:	3001      	adds	r0, #1
 8010236:	f000 80a7 	beq.w	8010388 <_vfiprintf_r+0x1ec>
 801023a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801023c:	445a      	add	r2, fp
 801023e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010240:	f89a 3000 	ldrb.w	r3, [sl]
 8010244:	2b00      	cmp	r3, #0
 8010246:	f000 809f 	beq.w	8010388 <_vfiprintf_r+0x1ec>
 801024a:	2300      	movs	r3, #0
 801024c:	f04f 32ff 	mov.w	r2, #4294967295
 8010250:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010254:	f10a 0a01 	add.w	sl, sl, #1
 8010258:	9304      	str	r3, [sp, #16]
 801025a:	9307      	str	r3, [sp, #28]
 801025c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010260:	931a      	str	r3, [sp, #104]	@ 0x68
 8010262:	4654      	mov	r4, sl
 8010264:	2205      	movs	r2, #5
 8010266:	f814 1b01 	ldrb.w	r1, [r4], #1
 801026a:	4853      	ldr	r0, [pc, #332]	@ (80103b8 <_vfiprintf_r+0x21c>)
 801026c:	f7ef ffb0 	bl	80001d0 <memchr>
 8010270:	9a04      	ldr	r2, [sp, #16]
 8010272:	b9d8      	cbnz	r0, 80102ac <_vfiprintf_r+0x110>
 8010274:	06d1      	lsls	r1, r2, #27
 8010276:	bf44      	itt	mi
 8010278:	2320      	movmi	r3, #32
 801027a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801027e:	0713      	lsls	r3, r2, #28
 8010280:	bf44      	itt	mi
 8010282:	232b      	movmi	r3, #43	@ 0x2b
 8010284:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010288:	f89a 3000 	ldrb.w	r3, [sl]
 801028c:	2b2a      	cmp	r3, #42	@ 0x2a
 801028e:	d015      	beq.n	80102bc <_vfiprintf_r+0x120>
 8010290:	9a07      	ldr	r2, [sp, #28]
 8010292:	4654      	mov	r4, sl
 8010294:	2000      	movs	r0, #0
 8010296:	f04f 0c0a 	mov.w	ip, #10
 801029a:	4621      	mov	r1, r4
 801029c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80102a0:	3b30      	subs	r3, #48	@ 0x30
 80102a2:	2b09      	cmp	r3, #9
 80102a4:	d94b      	bls.n	801033e <_vfiprintf_r+0x1a2>
 80102a6:	b1b0      	cbz	r0, 80102d6 <_vfiprintf_r+0x13a>
 80102a8:	9207      	str	r2, [sp, #28]
 80102aa:	e014      	b.n	80102d6 <_vfiprintf_r+0x13a>
 80102ac:	eba0 0308 	sub.w	r3, r0, r8
 80102b0:	fa09 f303 	lsl.w	r3, r9, r3
 80102b4:	4313      	orrs	r3, r2
 80102b6:	9304      	str	r3, [sp, #16]
 80102b8:	46a2      	mov	sl, r4
 80102ba:	e7d2      	b.n	8010262 <_vfiprintf_r+0xc6>
 80102bc:	9b03      	ldr	r3, [sp, #12]
 80102be:	1d19      	adds	r1, r3, #4
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	9103      	str	r1, [sp, #12]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	bfbb      	ittet	lt
 80102c8:	425b      	neglt	r3, r3
 80102ca:	f042 0202 	orrlt.w	r2, r2, #2
 80102ce:	9307      	strge	r3, [sp, #28]
 80102d0:	9307      	strlt	r3, [sp, #28]
 80102d2:	bfb8      	it	lt
 80102d4:	9204      	strlt	r2, [sp, #16]
 80102d6:	7823      	ldrb	r3, [r4, #0]
 80102d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80102da:	d10a      	bne.n	80102f2 <_vfiprintf_r+0x156>
 80102dc:	7863      	ldrb	r3, [r4, #1]
 80102de:	2b2a      	cmp	r3, #42	@ 0x2a
 80102e0:	d132      	bne.n	8010348 <_vfiprintf_r+0x1ac>
 80102e2:	9b03      	ldr	r3, [sp, #12]
 80102e4:	1d1a      	adds	r2, r3, #4
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	9203      	str	r2, [sp, #12]
 80102ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80102ee:	3402      	adds	r4, #2
 80102f0:	9305      	str	r3, [sp, #20]
 80102f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80103c8 <_vfiprintf_r+0x22c>
 80102f6:	7821      	ldrb	r1, [r4, #0]
 80102f8:	2203      	movs	r2, #3
 80102fa:	4650      	mov	r0, sl
 80102fc:	f7ef ff68 	bl	80001d0 <memchr>
 8010300:	b138      	cbz	r0, 8010312 <_vfiprintf_r+0x176>
 8010302:	9b04      	ldr	r3, [sp, #16]
 8010304:	eba0 000a 	sub.w	r0, r0, sl
 8010308:	2240      	movs	r2, #64	@ 0x40
 801030a:	4082      	lsls	r2, r0
 801030c:	4313      	orrs	r3, r2
 801030e:	3401      	adds	r4, #1
 8010310:	9304      	str	r3, [sp, #16]
 8010312:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010316:	4829      	ldr	r0, [pc, #164]	@ (80103bc <_vfiprintf_r+0x220>)
 8010318:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801031c:	2206      	movs	r2, #6
 801031e:	f7ef ff57 	bl	80001d0 <memchr>
 8010322:	2800      	cmp	r0, #0
 8010324:	d03f      	beq.n	80103a6 <_vfiprintf_r+0x20a>
 8010326:	4b26      	ldr	r3, [pc, #152]	@ (80103c0 <_vfiprintf_r+0x224>)
 8010328:	bb1b      	cbnz	r3, 8010372 <_vfiprintf_r+0x1d6>
 801032a:	9b03      	ldr	r3, [sp, #12]
 801032c:	3307      	adds	r3, #7
 801032e:	f023 0307 	bic.w	r3, r3, #7
 8010332:	3308      	adds	r3, #8
 8010334:	9303      	str	r3, [sp, #12]
 8010336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010338:	443b      	add	r3, r7
 801033a:	9309      	str	r3, [sp, #36]	@ 0x24
 801033c:	e76a      	b.n	8010214 <_vfiprintf_r+0x78>
 801033e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010342:	460c      	mov	r4, r1
 8010344:	2001      	movs	r0, #1
 8010346:	e7a8      	b.n	801029a <_vfiprintf_r+0xfe>
 8010348:	2300      	movs	r3, #0
 801034a:	3401      	adds	r4, #1
 801034c:	9305      	str	r3, [sp, #20]
 801034e:	4619      	mov	r1, r3
 8010350:	f04f 0c0a 	mov.w	ip, #10
 8010354:	4620      	mov	r0, r4
 8010356:	f810 2b01 	ldrb.w	r2, [r0], #1
 801035a:	3a30      	subs	r2, #48	@ 0x30
 801035c:	2a09      	cmp	r2, #9
 801035e:	d903      	bls.n	8010368 <_vfiprintf_r+0x1cc>
 8010360:	2b00      	cmp	r3, #0
 8010362:	d0c6      	beq.n	80102f2 <_vfiprintf_r+0x156>
 8010364:	9105      	str	r1, [sp, #20]
 8010366:	e7c4      	b.n	80102f2 <_vfiprintf_r+0x156>
 8010368:	fb0c 2101 	mla	r1, ip, r1, r2
 801036c:	4604      	mov	r4, r0
 801036e:	2301      	movs	r3, #1
 8010370:	e7f0      	b.n	8010354 <_vfiprintf_r+0x1b8>
 8010372:	ab03      	add	r3, sp, #12
 8010374:	9300      	str	r3, [sp, #0]
 8010376:	462a      	mov	r2, r5
 8010378:	4b12      	ldr	r3, [pc, #72]	@ (80103c4 <_vfiprintf_r+0x228>)
 801037a:	a904      	add	r1, sp, #16
 801037c:	4630      	mov	r0, r6
 801037e:	f7fb fe23 	bl	800bfc8 <_printf_float>
 8010382:	4607      	mov	r7, r0
 8010384:	1c78      	adds	r0, r7, #1
 8010386:	d1d6      	bne.n	8010336 <_vfiprintf_r+0x19a>
 8010388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801038a:	07d9      	lsls	r1, r3, #31
 801038c:	d405      	bmi.n	801039a <_vfiprintf_r+0x1fe>
 801038e:	89ab      	ldrh	r3, [r5, #12]
 8010390:	059a      	lsls	r2, r3, #22
 8010392:	d402      	bmi.n	801039a <_vfiprintf_r+0x1fe>
 8010394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010396:	f7fc fe19 	bl	800cfcc <__retarget_lock_release_recursive>
 801039a:	89ab      	ldrh	r3, [r5, #12]
 801039c:	065b      	lsls	r3, r3, #25
 801039e:	f53f af1f 	bmi.w	80101e0 <_vfiprintf_r+0x44>
 80103a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80103a4:	e71e      	b.n	80101e4 <_vfiprintf_r+0x48>
 80103a6:	ab03      	add	r3, sp, #12
 80103a8:	9300      	str	r3, [sp, #0]
 80103aa:	462a      	mov	r2, r5
 80103ac:	4b05      	ldr	r3, [pc, #20]	@ (80103c4 <_vfiprintf_r+0x228>)
 80103ae:	a904      	add	r1, sp, #16
 80103b0:	4630      	mov	r0, r6
 80103b2:	f7fc f8a1 	bl	800c4f8 <_printf_i>
 80103b6:	e7e4      	b.n	8010382 <_vfiprintf_r+0x1e6>
 80103b8:	08011bbd 	.word	0x08011bbd
 80103bc:	08011bc7 	.word	0x08011bc7
 80103c0:	0800bfc9 	.word	0x0800bfc9
 80103c4:	08010179 	.word	0x08010179
 80103c8:	08011bc3 	.word	0x08011bc3

080103cc <__swbuf_r>:
 80103cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ce:	460e      	mov	r6, r1
 80103d0:	4614      	mov	r4, r2
 80103d2:	4605      	mov	r5, r0
 80103d4:	b118      	cbz	r0, 80103de <__swbuf_r+0x12>
 80103d6:	6a03      	ldr	r3, [r0, #32]
 80103d8:	b90b      	cbnz	r3, 80103de <__swbuf_r+0x12>
 80103da:	f7fc fc45 	bl	800cc68 <__sinit>
 80103de:	69a3      	ldr	r3, [r4, #24]
 80103e0:	60a3      	str	r3, [r4, #8]
 80103e2:	89a3      	ldrh	r3, [r4, #12]
 80103e4:	071a      	lsls	r2, r3, #28
 80103e6:	d501      	bpl.n	80103ec <__swbuf_r+0x20>
 80103e8:	6923      	ldr	r3, [r4, #16]
 80103ea:	b943      	cbnz	r3, 80103fe <__swbuf_r+0x32>
 80103ec:	4621      	mov	r1, r4
 80103ee:	4628      	mov	r0, r5
 80103f0:	f000 f82a 	bl	8010448 <__swsetup_r>
 80103f4:	b118      	cbz	r0, 80103fe <__swbuf_r+0x32>
 80103f6:	f04f 37ff 	mov.w	r7, #4294967295
 80103fa:	4638      	mov	r0, r7
 80103fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103fe:	6823      	ldr	r3, [r4, #0]
 8010400:	6922      	ldr	r2, [r4, #16]
 8010402:	1a98      	subs	r0, r3, r2
 8010404:	6963      	ldr	r3, [r4, #20]
 8010406:	b2f6      	uxtb	r6, r6
 8010408:	4283      	cmp	r3, r0
 801040a:	4637      	mov	r7, r6
 801040c:	dc05      	bgt.n	801041a <__swbuf_r+0x4e>
 801040e:	4621      	mov	r1, r4
 8010410:	4628      	mov	r0, r5
 8010412:	f7ff fa53 	bl	800f8bc <_fflush_r>
 8010416:	2800      	cmp	r0, #0
 8010418:	d1ed      	bne.n	80103f6 <__swbuf_r+0x2a>
 801041a:	68a3      	ldr	r3, [r4, #8]
 801041c:	3b01      	subs	r3, #1
 801041e:	60a3      	str	r3, [r4, #8]
 8010420:	6823      	ldr	r3, [r4, #0]
 8010422:	1c5a      	adds	r2, r3, #1
 8010424:	6022      	str	r2, [r4, #0]
 8010426:	701e      	strb	r6, [r3, #0]
 8010428:	6962      	ldr	r2, [r4, #20]
 801042a:	1c43      	adds	r3, r0, #1
 801042c:	429a      	cmp	r2, r3
 801042e:	d004      	beq.n	801043a <__swbuf_r+0x6e>
 8010430:	89a3      	ldrh	r3, [r4, #12]
 8010432:	07db      	lsls	r3, r3, #31
 8010434:	d5e1      	bpl.n	80103fa <__swbuf_r+0x2e>
 8010436:	2e0a      	cmp	r6, #10
 8010438:	d1df      	bne.n	80103fa <__swbuf_r+0x2e>
 801043a:	4621      	mov	r1, r4
 801043c:	4628      	mov	r0, r5
 801043e:	f7ff fa3d 	bl	800f8bc <_fflush_r>
 8010442:	2800      	cmp	r0, #0
 8010444:	d0d9      	beq.n	80103fa <__swbuf_r+0x2e>
 8010446:	e7d6      	b.n	80103f6 <__swbuf_r+0x2a>

08010448 <__swsetup_r>:
 8010448:	b538      	push	{r3, r4, r5, lr}
 801044a:	4b29      	ldr	r3, [pc, #164]	@ (80104f0 <__swsetup_r+0xa8>)
 801044c:	4605      	mov	r5, r0
 801044e:	6818      	ldr	r0, [r3, #0]
 8010450:	460c      	mov	r4, r1
 8010452:	b118      	cbz	r0, 801045c <__swsetup_r+0x14>
 8010454:	6a03      	ldr	r3, [r0, #32]
 8010456:	b90b      	cbnz	r3, 801045c <__swsetup_r+0x14>
 8010458:	f7fc fc06 	bl	800cc68 <__sinit>
 801045c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010460:	0719      	lsls	r1, r3, #28
 8010462:	d422      	bmi.n	80104aa <__swsetup_r+0x62>
 8010464:	06da      	lsls	r2, r3, #27
 8010466:	d407      	bmi.n	8010478 <__swsetup_r+0x30>
 8010468:	2209      	movs	r2, #9
 801046a:	602a      	str	r2, [r5, #0]
 801046c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010470:	81a3      	strh	r3, [r4, #12]
 8010472:	f04f 30ff 	mov.w	r0, #4294967295
 8010476:	e033      	b.n	80104e0 <__swsetup_r+0x98>
 8010478:	0758      	lsls	r0, r3, #29
 801047a:	d512      	bpl.n	80104a2 <__swsetup_r+0x5a>
 801047c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801047e:	b141      	cbz	r1, 8010492 <__swsetup_r+0x4a>
 8010480:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010484:	4299      	cmp	r1, r3
 8010486:	d002      	beq.n	801048e <__swsetup_r+0x46>
 8010488:	4628      	mov	r0, r5
 801048a:	f7fd fc0d 	bl	800dca8 <_free_r>
 801048e:	2300      	movs	r3, #0
 8010490:	6363      	str	r3, [r4, #52]	@ 0x34
 8010492:	89a3      	ldrh	r3, [r4, #12]
 8010494:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010498:	81a3      	strh	r3, [r4, #12]
 801049a:	2300      	movs	r3, #0
 801049c:	6063      	str	r3, [r4, #4]
 801049e:	6923      	ldr	r3, [r4, #16]
 80104a0:	6023      	str	r3, [r4, #0]
 80104a2:	89a3      	ldrh	r3, [r4, #12]
 80104a4:	f043 0308 	orr.w	r3, r3, #8
 80104a8:	81a3      	strh	r3, [r4, #12]
 80104aa:	6923      	ldr	r3, [r4, #16]
 80104ac:	b94b      	cbnz	r3, 80104c2 <__swsetup_r+0x7a>
 80104ae:	89a3      	ldrh	r3, [r4, #12]
 80104b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80104b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80104b8:	d003      	beq.n	80104c2 <__swsetup_r+0x7a>
 80104ba:	4621      	mov	r1, r4
 80104bc:	4628      	mov	r0, r5
 80104be:	f000 f883 	bl	80105c8 <__smakebuf_r>
 80104c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104c6:	f013 0201 	ands.w	r2, r3, #1
 80104ca:	d00a      	beq.n	80104e2 <__swsetup_r+0x9a>
 80104cc:	2200      	movs	r2, #0
 80104ce:	60a2      	str	r2, [r4, #8]
 80104d0:	6962      	ldr	r2, [r4, #20]
 80104d2:	4252      	negs	r2, r2
 80104d4:	61a2      	str	r2, [r4, #24]
 80104d6:	6922      	ldr	r2, [r4, #16]
 80104d8:	b942      	cbnz	r2, 80104ec <__swsetup_r+0xa4>
 80104da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80104de:	d1c5      	bne.n	801046c <__swsetup_r+0x24>
 80104e0:	bd38      	pop	{r3, r4, r5, pc}
 80104e2:	0799      	lsls	r1, r3, #30
 80104e4:	bf58      	it	pl
 80104e6:	6962      	ldrpl	r2, [r4, #20]
 80104e8:	60a2      	str	r2, [r4, #8]
 80104ea:	e7f4      	b.n	80104d6 <__swsetup_r+0x8e>
 80104ec:	2000      	movs	r0, #0
 80104ee:	e7f7      	b.n	80104e0 <__swsetup_r+0x98>
 80104f0:	20000060 	.word	0x20000060

080104f4 <_raise_r>:
 80104f4:	291f      	cmp	r1, #31
 80104f6:	b538      	push	{r3, r4, r5, lr}
 80104f8:	4605      	mov	r5, r0
 80104fa:	460c      	mov	r4, r1
 80104fc:	d904      	bls.n	8010508 <_raise_r+0x14>
 80104fe:	2316      	movs	r3, #22
 8010500:	6003      	str	r3, [r0, #0]
 8010502:	f04f 30ff 	mov.w	r0, #4294967295
 8010506:	bd38      	pop	{r3, r4, r5, pc}
 8010508:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801050a:	b112      	cbz	r2, 8010512 <_raise_r+0x1e>
 801050c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010510:	b94b      	cbnz	r3, 8010526 <_raise_r+0x32>
 8010512:	4628      	mov	r0, r5
 8010514:	f000 f830 	bl	8010578 <_getpid_r>
 8010518:	4622      	mov	r2, r4
 801051a:	4601      	mov	r1, r0
 801051c:	4628      	mov	r0, r5
 801051e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010522:	f000 b817 	b.w	8010554 <_kill_r>
 8010526:	2b01      	cmp	r3, #1
 8010528:	d00a      	beq.n	8010540 <_raise_r+0x4c>
 801052a:	1c59      	adds	r1, r3, #1
 801052c:	d103      	bne.n	8010536 <_raise_r+0x42>
 801052e:	2316      	movs	r3, #22
 8010530:	6003      	str	r3, [r0, #0]
 8010532:	2001      	movs	r0, #1
 8010534:	e7e7      	b.n	8010506 <_raise_r+0x12>
 8010536:	2100      	movs	r1, #0
 8010538:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801053c:	4620      	mov	r0, r4
 801053e:	4798      	blx	r3
 8010540:	2000      	movs	r0, #0
 8010542:	e7e0      	b.n	8010506 <_raise_r+0x12>

08010544 <raise>:
 8010544:	4b02      	ldr	r3, [pc, #8]	@ (8010550 <raise+0xc>)
 8010546:	4601      	mov	r1, r0
 8010548:	6818      	ldr	r0, [r3, #0]
 801054a:	f7ff bfd3 	b.w	80104f4 <_raise_r>
 801054e:	bf00      	nop
 8010550:	20000060 	.word	0x20000060

08010554 <_kill_r>:
 8010554:	b538      	push	{r3, r4, r5, lr}
 8010556:	4d07      	ldr	r5, [pc, #28]	@ (8010574 <_kill_r+0x20>)
 8010558:	2300      	movs	r3, #0
 801055a:	4604      	mov	r4, r0
 801055c:	4608      	mov	r0, r1
 801055e:	4611      	mov	r1, r2
 8010560:	602b      	str	r3, [r5, #0]
 8010562:	f7f3 ffc2 	bl	80044ea <_kill>
 8010566:	1c43      	adds	r3, r0, #1
 8010568:	d102      	bne.n	8010570 <_kill_r+0x1c>
 801056a:	682b      	ldr	r3, [r5, #0]
 801056c:	b103      	cbz	r3, 8010570 <_kill_r+0x1c>
 801056e:	6023      	str	r3, [r4, #0]
 8010570:	bd38      	pop	{r3, r4, r5, pc}
 8010572:	bf00      	nop
 8010574:	20000820 	.word	0x20000820

08010578 <_getpid_r>:
 8010578:	f7f3 bfaf 	b.w	80044da <_getpid>

0801057c <__swhatbuf_r>:
 801057c:	b570      	push	{r4, r5, r6, lr}
 801057e:	460c      	mov	r4, r1
 8010580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010584:	2900      	cmp	r1, #0
 8010586:	b096      	sub	sp, #88	@ 0x58
 8010588:	4615      	mov	r5, r2
 801058a:	461e      	mov	r6, r3
 801058c:	da0d      	bge.n	80105aa <__swhatbuf_r+0x2e>
 801058e:	89a3      	ldrh	r3, [r4, #12]
 8010590:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010594:	f04f 0100 	mov.w	r1, #0
 8010598:	bf14      	ite	ne
 801059a:	2340      	movne	r3, #64	@ 0x40
 801059c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80105a0:	2000      	movs	r0, #0
 80105a2:	6031      	str	r1, [r6, #0]
 80105a4:	602b      	str	r3, [r5, #0]
 80105a6:	b016      	add	sp, #88	@ 0x58
 80105a8:	bd70      	pop	{r4, r5, r6, pc}
 80105aa:	466a      	mov	r2, sp
 80105ac:	f000 f848 	bl	8010640 <_fstat_r>
 80105b0:	2800      	cmp	r0, #0
 80105b2:	dbec      	blt.n	801058e <__swhatbuf_r+0x12>
 80105b4:	9901      	ldr	r1, [sp, #4]
 80105b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80105ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80105be:	4259      	negs	r1, r3
 80105c0:	4159      	adcs	r1, r3
 80105c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80105c6:	e7eb      	b.n	80105a0 <__swhatbuf_r+0x24>

080105c8 <__smakebuf_r>:
 80105c8:	898b      	ldrh	r3, [r1, #12]
 80105ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80105cc:	079d      	lsls	r5, r3, #30
 80105ce:	4606      	mov	r6, r0
 80105d0:	460c      	mov	r4, r1
 80105d2:	d507      	bpl.n	80105e4 <__smakebuf_r+0x1c>
 80105d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80105d8:	6023      	str	r3, [r4, #0]
 80105da:	6123      	str	r3, [r4, #16]
 80105dc:	2301      	movs	r3, #1
 80105de:	6163      	str	r3, [r4, #20]
 80105e0:	b003      	add	sp, #12
 80105e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105e4:	ab01      	add	r3, sp, #4
 80105e6:	466a      	mov	r2, sp
 80105e8:	f7ff ffc8 	bl	801057c <__swhatbuf_r>
 80105ec:	9f00      	ldr	r7, [sp, #0]
 80105ee:	4605      	mov	r5, r0
 80105f0:	4639      	mov	r1, r7
 80105f2:	4630      	mov	r0, r6
 80105f4:	f7fd fbcc 	bl	800dd90 <_malloc_r>
 80105f8:	b948      	cbnz	r0, 801060e <__smakebuf_r+0x46>
 80105fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105fe:	059a      	lsls	r2, r3, #22
 8010600:	d4ee      	bmi.n	80105e0 <__smakebuf_r+0x18>
 8010602:	f023 0303 	bic.w	r3, r3, #3
 8010606:	f043 0302 	orr.w	r3, r3, #2
 801060a:	81a3      	strh	r3, [r4, #12]
 801060c:	e7e2      	b.n	80105d4 <__smakebuf_r+0xc>
 801060e:	89a3      	ldrh	r3, [r4, #12]
 8010610:	6020      	str	r0, [r4, #0]
 8010612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010616:	81a3      	strh	r3, [r4, #12]
 8010618:	9b01      	ldr	r3, [sp, #4]
 801061a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801061e:	b15b      	cbz	r3, 8010638 <__smakebuf_r+0x70>
 8010620:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010624:	4630      	mov	r0, r6
 8010626:	f000 f81d 	bl	8010664 <_isatty_r>
 801062a:	b128      	cbz	r0, 8010638 <__smakebuf_r+0x70>
 801062c:	89a3      	ldrh	r3, [r4, #12]
 801062e:	f023 0303 	bic.w	r3, r3, #3
 8010632:	f043 0301 	orr.w	r3, r3, #1
 8010636:	81a3      	strh	r3, [r4, #12]
 8010638:	89a3      	ldrh	r3, [r4, #12]
 801063a:	431d      	orrs	r5, r3
 801063c:	81a5      	strh	r5, [r4, #12]
 801063e:	e7cf      	b.n	80105e0 <__smakebuf_r+0x18>

08010640 <_fstat_r>:
 8010640:	b538      	push	{r3, r4, r5, lr}
 8010642:	4d07      	ldr	r5, [pc, #28]	@ (8010660 <_fstat_r+0x20>)
 8010644:	2300      	movs	r3, #0
 8010646:	4604      	mov	r4, r0
 8010648:	4608      	mov	r0, r1
 801064a:	4611      	mov	r1, r2
 801064c:	602b      	str	r3, [r5, #0]
 801064e:	f7f3 ffac 	bl	80045aa <_fstat>
 8010652:	1c43      	adds	r3, r0, #1
 8010654:	d102      	bne.n	801065c <_fstat_r+0x1c>
 8010656:	682b      	ldr	r3, [r5, #0]
 8010658:	b103      	cbz	r3, 801065c <_fstat_r+0x1c>
 801065a:	6023      	str	r3, [r4, #0]
 801065c:	bd38      	pop	{r3, r4, r5, pc}
 801065e:	bf00      	nop
 8010660:	20000820 	.word	0x20000820

08010664 <_isatty_r>:
 8010664:	b538      	push	{r3, r4, r5, lr}
 8010666:	4d06      	ldr	r5, [pc, #24]	@ (8010680 <_isatty_r+0x1c>)
 8010668:	2300      	movs	r3, #0
 801066a:	4604      	mov	r4, r0
 801066c:	4608      	mov	r0, r1
 801066e:	602b      	str	r3, [r5, #0]
 8010670:	f7f3 ffab 	bl	80045ca <_isatty>
 8010674:	1c43      	adds	r3, r0, #1
 8010676:	d102      	bne.n	801067e <_isatty_r+0x1a>
 8010678:	682b      	ldr	r3, [r5, #0]
 801067a:	b103      	cbz	r3, 801067e <_isatty_r+0x1a>
 801067c:	6023      	str	r3, [r4, #0]
 801067e:	bd38      	pop	{r3, r4, r5, pc}
 8010680:	20000820 	.word	0x20000820

08010684 <_init>:
 8010684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010686:	bf00      	nop
 8010688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801068a:	bc08      	pop	{r3}
 801068c:	469e      	mov	lr, r3
 801068e:	4770      	bx	lr

08010690 <_fini>:
 8010690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010692:	bf00      	nop
 8010694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010696:	bc08      	pop	{r3}
 8010698:	469e      	mov	lr, r3
 801069a:	4770      	bx	lr
