{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523840650598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523840650598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 20:04:10 2018 " "Processing started: Sun Apr 15 20:04:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523840650598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523840650598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE445_Virtual_Piano -c ECE445_Virtual_Piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE445_Virtual_Piano -c ECE445_Virtual_Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523840650598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523840650877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PIANO TONES..sv(93) " "Verilog HDL information at PIANO TONES..sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523840659430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano tones..sv 3 3 " "Found 3 design units, including 3 entities, in source file piano tones..sv" { { "Info" "ISGN_ENTITY_NAME" "1 karplus_note " "Found entity 1: karplus_note" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_infer " "Found entity 2: ram_infer" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""} { "Info" "ISGN_ENTITY_NAME" "3 signed_mult " "Found entity 3: signed_mult" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wm8731_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file wm8731_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WM8731_CODEC " "Found entity 1: WM8731_CODEC" {  } { { "WM8731_CODEC.sv" "" { Text "C:/altera/ECE445/WM8731_CODEC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_MIXER " "Found entity 1: KEY_MIXER" {  } { { "KEY_MIXER.sv" "" { Text "C:/altera/ECE445/KEY_MIXER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_press.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_press.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANDOM_PRESS " "Found entity 1: RANDOM_PRESS" {  } { { "RANDOM_PRESS.sv" "" { Text "C:/altera/ECE445/RANDOM_PRESS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand Virtual_Piano_toplevel.sv(146) " "Verilog HDL syntax error at Virtual_Piano_toplevel.sv(146) near text \")\";  expecting an operand" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 146 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Virtual_Piano_toplevel Virtual_Piano_toplevel.sv(1) " "Ignored design unit \"Virtual_Piano_toplevel\" at Virtual_Piano_toplevel.sv(1) due to previous errors" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "virtual_piano_toplevel.sv 0 0 " "Found 0 design units, including 0 entities, in source file virtual_piano_toplevel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_controller.v(30) " "Verilog HDL information at i2c_controller.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_controller.v" "" { Text "C:/altera/ECE445/i2c_controller.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "i2c_controller.v" "" { Text "C:/altera/ECE445/i2c_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840659445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/ECE445/output_files/ECE445_Virtual_Piano.map.smsg " "Generated suppressed messages file C:/altera/ECE445/output_files/ECE445_Virtual_Piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523840659461 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523840659554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 15 20:04:19 2018 " "Processing ended: Sun Apr 15 20:04:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523840659554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523840659554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523840659554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523840659554 ""}
