var searchData=
[
  ['chip_3a_20peripheral_20addresses_20and_20register_20set_20declarations_3418',['chip: Peripheral addresses and register set declarations',['../a00426.html',1,'']]],
  ['clock_3a_20clock_20driver_3419',['clock: Clock driver',['../a00427.html',1,'']]],
  ['cmsis_20cm0_2b_20definitions_3420',['CMSIS CM0+ definitions',['../a00429.html',1,'']]],
  ['cmsis_20core_20instruction_20interface_3421',['CMSIS Core Instruction Interface',['../a00442.html',1,'']]],
  ['cmsis_20core_20register_20access_20functions_3422',['CMSIS Core Register Access Functions',['../a00441.html',1,'']]],
  ['cmsis_20global_20defines_3423',['CMSIS Global Defines',['../a00430.html',1,'']]],
  ['cmsis_3a_20cortex_2dm0_2b_20cmsis_20support_3424',['cmsis: Cortex-M0+ CMSIS support',['../a00428.html',1,'']]],
  ['common_3a_20defines_20shared_20between_20both_20master_20and_20slave_2e_3425',['common: defines shared between both master and slave.',['../a00413.html',1,'']]],
  ['compress_3a_20compression_20_2f_20decompression_20module_3426',['compress: compression / decompression module',['../a00460.html',1,'']]],
  ['configuration_20settings_3427',['Configuration settings',['../a00405.html',1,'']]],
  ['configuration_20settings_2e_3428',['Configuration settings.',['../a00407.html',1,'']]],
  ['core_20debug_20registers_20_28coredebug_29_3429',['Core Debug Registers (CoreDebug)',['../a00436.html',1,'']]],
  ['core_20definitions_3430',['Core Definitions',['../a00437.html',1,'']]]
];
