
---------- Begin Simulation Statistics ----------
final_tick                               3406394267000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39942                       # Simulator instruction rate (inst/s)
host_mem_usage                                2962032                       # Number of bytes of host memory used
host_op_rate                                    75712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.06                       # Real time elapsed on the host
host_tick_rate                               84038720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       42263                       # Number of instructions simulated
sim_ops                                         80120                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000089                       # Number of seconds simulated
sim_ticks                                    88932500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF       88932500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      73129.32                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                37797.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     19047.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       873.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    873.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         6.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    873651365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             873651365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    873651365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            873651365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples          407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.383292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.207058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.196748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          206     50.61%     50.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           97     23.83%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47     11.55%     86.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      4.91%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      3.44%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.49%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.47%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.72%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      1.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          407                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  77696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                   77696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        77696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77696                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         1214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     37797.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        77696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 873651364.799145340919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     45885740                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                2347                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1214                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    66.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000000629250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      1214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1214                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        1214                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 66.23                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                      804                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                    6070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                      88779000                       # Total gap between requests
system.mem_ctrls.totMemAccLat                45885740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                     23123240                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             10360890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  1742160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        29476410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            615.097911                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       225000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN       933000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      20269749                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     64644751                       # Time in different power states
system.mem_ctrls_0.preBackEnergy               183360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                   914595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          358560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                 4905180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               54702195                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime             65458501                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7440210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        19517370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            525.518230                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE        51500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     18850250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     10693500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14456250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     42801000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy               100800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                   629970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4105920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                 3762780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          5076240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               46735650                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime             53494500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.Fetch           1214      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1214      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1214      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1214      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        20574                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |       20574    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        20574                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples        21197                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.229325                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.155581                      
system.ruby.IFETCH.latency_hist_seqr::stdev    26.538940                      
system.ruby.IFETCH.latency_hist_seqr     |       20959     98.88%     98.88% |         226      1.07%     99.94% |           4      0.02%     99.96% |           1      0.00%     99.97% |           4      0.02%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        21197                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          623                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   144.898876                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   137.001936                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    62.213105                      
system.ruby.IFETCH.miss_latency_hist_seqr |         385     61.80%     61.80% |         226     36.28%     98.07% |           4      0.64%     98.72% |           1      0.16%     98.88% |           4      0.64%     99.52% |           3      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          623                      
system.ruby.L1Cache_Controller.Data_Exclusive          579      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_all_Acks          715      0.00%      0.00%
system.ruby.L1Cache_Controller.E.L1_Replacement          144      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Load            6799      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Store            236      0.00%      0.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks           86      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive          579      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks          629      0.00%      0.00%
system.ruby.L1Cache_Controller.Ifetch           21199      0.00%      0.00%
system.ruby.L1Cache_Controller.L1_Replacement          304      0.00%      0.00%
system.ruby.L1Cache_Controller.Load             22079      0.00%      0.00%
system.ruby.L1Cache_Controller.M.L1_Replacement           33      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Load           14693      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Store           5948      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.Ifetch            2      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack          176      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Ifetch          623      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Load            586      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Store            86      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Ifetch         20574      0.00%      0.00%
system.ruby.L1Cache_Controller.S.L1_Replacement          127      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Load               1      0.00%      0.00%
system.ruby.L1Cache_Controller.Store             6270      0.00%      0.00%
system.ruby.L1Cache_Controller.WB_Ack             176      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock          665      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           86      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          614      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          514      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            585      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             86      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          623      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            177      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           65      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          177      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          665      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1214      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          514      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           86      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          614      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            7      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        21493                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000140                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000097                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.011814                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21490     99.99%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        21493                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        22078                      
system.ruby.LD.latency_hist_seqr::mean       4.568620                      
system.ruby.LD.latency_hist_seqr::gmean      1.133581                      
system.ruby.LD.latency_hist_seqr::stdev     24.644424                      
system.ruby.LD.latency_hist_seqr         |       21795     98.72%     98.72% |         274      1.24%     99.96% |           2      0.01%     99.97% |           2      0.01%     99.98% |           1      0.00%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         22078                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples          585                      
system.ruby.LD.miss_latency_hist_seqr::mean   135.675214                      
system.ruby.LD.miss_latency_hist_seqr::gmean   113.110797                      
system.ruby.LD.miss_latency_hist_seqr::stdev    72.612552                      
system.ruby.LD.miss_latency_hist_seqr    |         302     51.62%     51.62% |         274     46.84%     98.46% |           2      0.34%     98.80% |           2      0.34%     99.15% |           1      0.17%     99.32% |           4      0.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          585                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          906                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         906    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          906                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size           64                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket          639                      
system.ruby.RMW_Read.latency_hist_seqr::samples          927                      
system.ruby.RMW_Read.latency_hist_seqr::mean     4.993528                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.123723                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    27.358471                      
system.ruby.RMW_Read.latency_hist_seqr   |         906     97.73%     97.73% |           1      0.11%     97.84% |          18      1.94%     99.78% |           1      0.11%     99.89% |           0      0.00%     99.89% |           0      0.00%     99.89% |           1      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          927                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           21                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   177.285714                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   172.283177                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    52.570089                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1      4.76%      4.76% |          18     85.71%     90.48% |           1      4.76%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           1      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           21                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         5268                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |        5268    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         5268                      
system.ruby.ST.latency_hist_seqr::bucket_size           32                      
system.ruby.ST.latency_hist_seqr::max_bucket          319                      
system.ruby.ST.latency_hist_seqr::samples         5333                      
system.ruby.ST.latency_hist_seqr::mean       2.708044                      
system.ruby.ST.latency_hist_seqr::gmean      1.062002                      
system.ruby.ST.latency_hist_seqr::stdev     15.618449                      
system.ruby.ST.latency_hist_seqr         |        5268     98.78%     98.78% |           0      0.00%     98.78% |           0      0.00%     98.78% |          36      0.68%     99.46% |          12      0.23%     99.68% |          15      0.28%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          5333                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.ST.miss_latency_hist_seqr::samples           65                      
system.ruby.ST.miss_latency_hist_seqr::mean   141.138462                      
system.ruby.ST.miss_latency_hist_seqr::gmean   139.146344                      
system.ruby.ST.miss_latency_hist_seqr::stdev    24.907251                      
system.ruby.ST.miss_latency_hist_seqr    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          36     55.38%     55.38% |          12     18.46%     73.85% |          15     23.08%     96.92% |           2      3.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           65                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   4820                       # delay histogram for all message
system.ruby.delayHist::mean                  0.095436                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.804132                       # delay histogram for all message
system.ruby.delayHist                    |        4740     98.34%     98.34% |           0      0.00%     98.34% |          20      0.41%     98.76% |           0      0.00%     98.76% |          10      0.21%     98.96% |           0      0.00%     98.96% |          10      0.21%     99.17% |           0      0.00%     99.17% |          40      0.83%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     4820                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          2136                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.203184                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.163822                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        2060     96.44%     96.44% |           0      0.00%     96.44% |          20      0.94%     97.38% |           0      0.00%     97.38% |           9      0.42%     97.80% |           0      0.00%     97.80% |           9      0.42%     98.22% |           0      0.00%     98.22% |          38      1.78%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            2136                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          2684                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.009687                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.258834                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        2680     99.85%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           1      0.04%     99.89% |           0      0.00%     99.89% |           1      0.04%     99.93% |           0      0.00%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            2684                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4002.108341                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.620499                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.009769                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.623310                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        48251                      
system.ruby.hit_latency_hist_seqr::mean      1.000062                      
system.ruby.hit_latency_hist_seqr::gmean     1.000043                      
system.ruby.hit_latency_hist_seqr::stdev     0.007885                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |       48248     99.99%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        48251                      
system.ruby.io_controller.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        28349                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        27677                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          672                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        21197                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        20574                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          623                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           119                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.284609                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.243274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.016552                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.977511                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.008265                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3534.304107                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load         5358                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store           90                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load          153                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           51                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003739                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.581143                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.013651                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.932533                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.008270                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4111.084248                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         1294                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           80                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         1214                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.008720                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   529.342479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3497.225424                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003739                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3496.949934                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples          49545                      
system.ruby.latency_hist_seqr::mean          4.658250                      
system.ruby.latency_hist_seqr::gmean         1.134731                      
system.ruby.latency_hist_seqr::stdev        24.753939                      
system.ruby.latency_hist_seqr            |       48975     98.85%     98.85% |         548      1.11%     99.96% |           6      0.01%     99.97% |           4      0.01%     99.98% |           5      0.01%     99.99% |           7      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            49545                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples         1294                      
system.ruby.miss_latency_hist_seqr::mean   141.065688                      
system.ruby.miss_latency_hist_seqr::gmean   126.199231                      
system.ruby.miss_latency_hist_seqr::stdev    66.017525                      
system.ruby.miss_latency_hist_seqr       |         724     55.95%     55.95% |         548     42.35%     98.30% |           6      0.46%     98.76% |           4      0.31%     99.07% |           5      0.39%     99.46% |           7      0.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         1294                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.008276                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2095.659651                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.003739                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time  1498.726562                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2002.355719                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.008270                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  1536.002024                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1498.844629                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers16.avg_buf_msgs     0.008265                       # Average number of messages in buffer
system.ruby.network.int_link_buffers16.avg_stall_time  2535.164310                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers18.avg_buf_msgs     0.008276                       # Average number of messages in buffer
system.ruby.network.int_link_buffers18.avg_stall_time  3111.185471                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers19.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.int_link_buffers19.avg_stall_time  2498.046271                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers20.avg_buf_msgs     0.003739                       # Average number of messages in buffer
system.ruby.network.int_link_buffers20.avg_stall_time  2497.849493                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers21.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.int_link_buffers21.avg_stall_time  3002.243274                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            60216                      
system.ruby.network.msg_byte.Response_Control        20192                      
system.ruby.network.msg_byte.Response_Data       541728                      
system.ruby.network.msg_byte.Writeback_Control         3456                      
system.ruby.network.msg_byte.Writeback_Data         7128                      
system.ruby.network.msg_count.Control            7527                      
system.ruby.network.msg_count.Response_Control         2524                      
system.ruby.network.msg_count.Response_Data         7524                      
system.ruby.network.msg_count.Writeback_Control          432                      
system.ruby.network.msg_count.Writeback_Data           99                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.msg_bytes.Control::0        10360                      
system.ruby.network.routers0.msg_bytes.Response_Control::1         1408                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         5320                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        93168                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         1152                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0         2376                      
system.ruby.network.routers0.msg_count.Control::0         1295                      
system.ruby.network.routers0.msg_count.Response_Control::1          176                      
system.ruby.network.routers0.msg_count.Response_Control::2          665                      
system.ruby.network.routers0.msg_count.Response_Data::1         1294                      
system.ruby.network.routers0.msg_count.Writeback_Control::0          144                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           33                      
system.ruby.network.routers0.percent_links_utilized     1.999129                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.008265                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3034.737019                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.009097                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1595.696195                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003739                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time   999.156664                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     3.323307                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1         1408                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        93168                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1          176                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         1294                      
system.ruby.network.routers0.throttle1.link_utilization     0.674950                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        10360                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         5320                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         1152                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0         2376                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         1295                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          665                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          144                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           33                      
system.ruby.network.routers1.msg_bytes.Control::0        20072                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         1416                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         5320                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       180576                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         1152                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0         2376                      
system.ruby.network.routers1.msg_count.Control::0         2509                      
system.ruby.network.routers1.msg_count.Response_Control::1          177                      
system.ruby.network.routers1.msg_count.Response_Control::2          665                      
system.ruby.network.routers1.msg_count.Response_Data::1         2508                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          144                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           33                      
system.ruby.network.routers1.percent_links_utilized     3.705619                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.008276                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3611.132060                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  2997.638659                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003739                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  2997.402524                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006882                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1502.403508                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.008343                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1036.412447                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.throttle0.link_utilization     3.746381                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        10360                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         5320                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        87408                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         1152                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0         2376                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         1295                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          665                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         1214                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          144                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           33                      
system.ruby.network.routers1.throttle1.link_utilization     3.664858                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         9712                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         1416                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        93168                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         1214                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1          177                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         1294                      
system.ruby.network.routers2.msg_bytes.Control::0         9712                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        87408                      
system.ruby.network.routers2.msg_count.Control::0         1214                      
system.ruby.network.routers2.msg_count.Response_Data::1         1214                      
system.ruby.network.routers2.percent_links_utilized     1.706350                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3502.178619                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time   999.235375                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.throttle0.link_utilization     0.341270                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         9712                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         1214                      
system.ruby.network.routers2.throttle1.link_utilization     3.071431                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        87408                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         1214                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.msg_bytes.Control::0        20072                      
system.ruby.network.routers5.msg_bytes.Response_Control::1         1408                      
system.ruby.network.routers5.msg_bytes.Response_Control::2         5320                      
system.ruby.network.routers5.msg_bytes.Response_Data::1       180576                      
system.ruby.network.routers5.msg_bytes.Writeback_Control::0         1152                      
system.ruby.network.routers5.msg_bytes.Writeback_Data::0         2376                      
system.ruby.network.routers5.msg_count.Control::0         2509                      
system.ruby.network.routers5.msg_count.Response_Control::1          176                      
system.ruby.network.routers5.msg_count.Response_Control::2          665                      
system.ruby.network.routers5.msg_count.Response_Data::1         2508                      
system.ruby.network.routers5.msg_count.Writeback_Control::0          144                      
system.ruby.network.routers5.msg_count.Writeback_Data::0           33                      
system.ruby.network.routers5.percent_links_utilized     1.482192                      
system.ruby.network.routers5.port_buffers01.avg_buf_msgs     0.008265                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers01.avg_stall_time  2035.585978                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.port_buffers03.avg_buf_msgs     0.008698                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers03.avg_stall_time  2611.233260                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.port_buffers04.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers04.avg_stall_time  1998.448261                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.port_buffers05.avg_buf_msgs     0.003739                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers05.avg_stall_time  1998.290839                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.port_buffers06.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers06.avg_stall_time  2502.302308                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.throttle0.link_utilization     3.323307                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Control::1         1408                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Data::1        93168                      
system.ruby.network.routers5.throttle0.msg_count.Response_Control::1          176                      
system.ruby.network.routers5.throttle0.msg_count.Response_Data::1         1294                      
system.ruby.network.routers5.throttle1.link_utilization     3.746381                      
system.ruby.network.routers5.throttle1.msg_bytes.Control::0        10360                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Control::2         5320                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::1        87408                      
system.ruby.network.routers5.throttle1.msg_bytes.Writeback_Control::0         1152                      
system.ruby.network.routers5.throttle1.msg_bytes.Writeback_Data::0         2376                      
system.ruby.network.routers5.throttle1.msg_count.Control::0         1295                      
system.ruby.network.routers5.throttle1.msg_count.Response_Control::2          665                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::1         1214                      
system.ruby.network.routers5.throttle1.msg_count.Writeback_Control::0          144                      
system.ruby.network.routers5.throttle1.msg_count.Writeback_Data::0           33                      
system.ruby.network.routers5.throttle2.link_utilization     0.341270                      
system.ruby.network.routers5.throttle2.msg_bytes.Control::0         9712                      
system.ruby.network.routers5.throttle2.msg_count.Control::0         1214                      
system.ruby.network.routers5.throttle3.link_utilization            0                      
system.ruby.network.routers5.throttle4.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples        49546                      
system.ruby.outstanding_req_hist_seqr::mean     1.601663                      
system.ruby.outstanding_req_hist_seqr::gmean     1.433360                      
system.ruby.outstanding_req_hist_seqr::stdev     0.846146                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |       28456     57.43%     57.43% |       14680     29.63%     87.06% |        4682      9.45%     96.51% |        1280      2.58%     99.10% |         355      0.72%     99.81% |          63      0.13%     99.94% |          20      0.04%     99.98% |           9      0.02%    100.00% |           1      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        49546                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        34411                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         1409                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6252                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        37358                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          135                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        34411                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        34276                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           37358                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            2912                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4834                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             73096                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            34713                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6361                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               7623                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2467                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           87                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       160517                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        42263                       # Number of instructions committed
system.switch_cpus.commit.committedOps          80120                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       112173                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.714254                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.719695                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        87551     78.05%     78.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         7630      6.80%     84.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         3837      3.42%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         4319      3.85%     92.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         2578      2.30%     94.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1826      1.63%     96.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1074      0.96%     97.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          891      0.79%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2467      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       112173                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                126                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          846                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             78848                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 11922                       # Number of loads committed
system.switch_cpus.commit.membars                  10                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          134      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        62636     78.18%     78.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     78.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           15      0.02%     78.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            3      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            8      0.01%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           10      0.01%     78.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.02%     78.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           32      0.04%     78.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            6      0.01%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        11890     14.84%     93.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         5322      6.64%     99.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           32      0.04%     99.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           16      0.02%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        80120                       # Class of committed instruction
system.switch_cpus.commit.refs                  17260                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               42263                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 80120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.208528                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.208528                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         46637                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         326559                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            41992                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             39079                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6405                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          4946                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               25912                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   677                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses                9784                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    67                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               37358                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             21252                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 80521                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2537                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                 199177                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes              46                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles         3443                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         2241                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           12810                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               2176                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.210036                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        41752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         3047                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.119821                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       139077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.700511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.599258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            83870     60.30%     60.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             3057      2.20%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1799      1.29%     63.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             2041      1.47%     65.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             3045      2.19%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             1565      1.13%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             2365      1.70%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             2074      1.49%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            39261     28.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       139077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               361                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              271                       # number of floating regfile writes
system.switch_cpus.idleCycles                   38788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         7279                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            12906                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.947741                       # Inst execution rate
system.switch_cpus.iew.exec_refs                41913                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               9714                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           36082                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         39054                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          327                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        18396                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       240681                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         32199                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        15545                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        168570                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            82                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6405                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           288                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5243                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         3020                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        27120                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        13057                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5842                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            183238                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                156373                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.602430                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            110388                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.879167                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 158399                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           240923                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          131997                       # number of integer regfile writes
system.switch_cpus.ipc                       0.237613                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.237613                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1124      0.61%      0.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        135989     73.56%     74.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            15      0.01%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           11      0.01%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           15      0.01%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           39      0.02%     74.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           39      0.02%     74.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           37      0.02%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           13      0.01%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        35532     19.22%     93.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        11734      6.35%     99.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          275      0.15%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           36      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         184859                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             505                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          989                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          259                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          766                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                1669                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009029                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1410     84.48%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            203     12.16%     96.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            19      1.14%     97.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           31      1.86%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            6      0.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         184899                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       513036                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       156114                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       400424                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             239951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            184859                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       160465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3563                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          643                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       277870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       139077                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.329185                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.188727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        89081     64.05%     64.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        10244      7.37%     71.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         8238      5.92%     77.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         6761      4.86%     82.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         5866      4.22%     86.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         7531      5.41%     91.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         5332      3.83%     95.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3447      2.48%     98.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2577      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       139077                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.039322                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses               21597                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   302                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads         2259                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          483                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        39054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        18396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           75470                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             95                       # number of misc regfile writes
system.switch_cpus.numCycles                   177865                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF     88932500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles           39863                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         91107                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           3811                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            46127                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              1                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            54                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        798298                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         299525                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       322299                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             39311                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents              1                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6405                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles          3911                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           231062                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          727                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       480981                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         3443                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          135                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             10927                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          136                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               350310                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              509225                       # The number of ROB writes
system.switch_cpus.timesIdled                     415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 3406394267000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
