#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d24bdf84e80 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x5d24bdf97840_0 .var/i "addr", 31 0;
v0x5d24bdf97940_0 .var "ciN", 7 0;
v0x5d24bdf97a30_0 .var "clock", 0 0;
v0x5d24bdf97b00_0 .var "dataA", 31 0;
v0x5d24bdf97ba0_0 .var "dataB", 31 0;
v0x5d24bdf97c90_0 .var "dmaAckBusIn", 0 0;
v0x5d24bdf97d60_0 .var "dmaAddressDataIn", 31 0;
v0x5d24bdf97e30_0 .net "dmaAddressDataOut", 31 0, L_0x5d24bdfa9f40;  1 drivers
v0x5d24bdf97f00_0 .net "dmaBeginTransactionOut", 0 0, v0x5d24bdf96700_0;  1 drivers
v0x5d24bdf97fd0_0 .net "dmaBurstSize", 7 0, v0x5d24bdf967c0_0;  1 drivers
v0x5d24bdf980a0_0 .var "dmaBusErrorIn", 0 0;
v0x5d24bdf98170_0 .var "dmaBusyIn", 0 0;
v0x5d24bdf98240_0 .net "dmaByteEnables", 3 0, v0x5d24bdf96960_0;  1 drivers
v0x5d24bdf98310_0 .var "dmaDataValidIn", 0 0;
v0x5d24bdf983e0_0 .net "dmaDataValidOut", 0 0, v0x5d24bdf96a40_0;  1 drivers
v0x5d24bdf984b0_0 .var "dmaEndTransactionIn", 0 0;
v0x5d24bdf98580_0 .net "dmaEndTransactionOut", 0 0, v0x5d24bdf96b00_0;  1 drivers
v0x5d24bdf98650_0 .net "dmaReadNotWriteOut", 0 0, v0x5d24bdf96bc0_0;  1 drivers
v0x5d24bdf98720_0 .net "dmaRequestBusOut", 0 0, v0x5d24bdf96c80_0;  1 drivers
v0x5d24bdf987f0_0 .net "done", 0 0, L_0x5d24bdfa9d90;  1 drivers
v0x5d24bdf988c0_0 .net "outBusBusy", 0 0, v0x5d24bdf968a0_0;  1 drivers
v0x5d24bdf98990_0 .var "reset", 0 0;
v0x5d24bdf98a60_0 .net "result", 31 0, L_0x5d24bdfa9710;  1 drivers
v0x5d24bdf98b30_0 .var "start", 0 0;
E_0x5d24bde55e60 .event negedge, v0x5d24bdf823c0_0;
E_0x5d24bde53d00 .event posedge, v0x5d24bdf95bc0_0;
S_0x5d24bde4b770 .scope module, "UUT" "ramDmaCi" 2 37, 3 1 0, S_0x5d24bdf84e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "in_busGranted";
    .port_info 4 /INPUT 1 "in_busError";
    .port_info 5 /INPUT 1 "in_busBusy";
    .port_info 6 /INPUT 1 "in_busEndTransaction";
    .port_info 7 /INPUT 1 "in_busDataValid";
    .port_info 8 /INPUT 32 "valueA";
    .port_info 9 /INPUT 32 "valueB";
    .port_info 10 /INPUT 32 "in_busAdressData";
    .port_info 11 /INPUT 8 "ciN";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 1 "reg_outBusRequest";
    .port_info 14 /OUTPUT 1 "reg_outBusBeginTransaction";
    .port_info 15 /OUTPUT 1 "reg_outBusEndTransaction";
    .port_info 16 /OUTPUT 1 "reg_outBusReadWrite";
    .port_info 17 /OUTPUT 1 "reg_outBusDataValid";
    .port_info 18 /OUTPUT 1 "reg_outBusBusy";
    .port_info 19 /OUTPUT 4 "reg_outBusByteEnable";
    .port_info 20 /OUTPUT 32 "result";
    .port_info 21 /OUTPUT 32 "outBusAddressData";
    .port_info 22 /OUTPUT 8 "reg_outBusBurstSize";
P_0x5d24bde57740 .param/l "BEGIN_TRANSACTION" 0 3 230, C4<010>;
P_0x5d24bde57780 .param/l "BURST" 0 3 231, C4<011>;
P_0x5d24bde577c0 .param/l "END_TRANSACTION" 0 3 233, C4<101>;
P_0x5d24bde57800 .param/l "ERROR" 0 3 232, C4<100>;
P_0x5d24bde57840 .param/l "IDLE" 0 3 228, C4<000>;
P_0x5d24bde57880 .param/l "RBLOCKSIZE" 0 3 139, C4<0110>;
P_0x5d24bde578c0 .param/l "RBURSTSIZE" 0 3 141, C4<1000>;
P_0x5d24bde57900 .param/l "RBUSSTADDR" 0 3 135, C4<0010>;
P_0x5d24bde57940 .param/l "REQUEST" 0 3 229, C4<001>;
P_0x5d24bde57980 .param/l "RMEMSTADDR" 0 3 137, C4<0100>;
P_0x5d24bde579c0 .param/l "RSTATREG" 0 3 143, C4<1010>;
P_0x5d24bde57a00 .param/l "WBLOCKSIZE" 0 3 140, C4<0111>;
P_0x5d24bde57a40 .param/l "WBURSTSIZE" 0 3 142, C4<1001>;
P_0x5d24bde57a80 .param/l "WBUSSTADDR" 0 3 136, C4<0011>;
P_0x5d24bde57ac0 .param/l "WCTRLREG" 0 3 144, C4<1011>;
P_0x5d24bde57b00 .param/l "WMEMSTADDR" 0 3 138, C4<0101>;
P_0x5d24bde57b40 .param/l "customId" 0 3 1, C4<00001101>;
L_0x5d24bdf7de90 .functor AND 1, v0x5d24bdf98b30_0, L_0x5d24bdf98c30, C4<1>, C4<1>;
L_0x5d24bdf7f380 .functor NOT 1, v0x5d24bdf97a30_0, C4<0>, C4<0>, C4<0>;
L_0x5d24bdf80ed0 .functor BUFZ 32, v0x5d24bdf97ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d24bdf81780 .functor AND 1, v0x5d24bdf95070_0, L_0x5d24bdfa9d90, C4<1>, C4<1>;
L_0x5d24bdf817f0 .functor AND 1, v0x5d24bdf95b00_0, L_0x5d24bdfa9d90, C4<1>, C4<1>;
L_0x5d24bdeee2a0 .functor AND 1, v0x5d24bdf95070_0, L_0x5d24bdf992c0, C4<1>, C4<1>;
L_0x5d24bdef3170 .functor NOT 1, L_0x5d24bdf992c0, C4<0>, C4<0>, C4<0>;
L_0x5d24bdfa9930 .functor AND 1, v0x5d24bdf95070_0, L_0x5d24bdef3170, C4<1>, C4<1>;
L_0x5d24bdfa99f0 .functor AND 1, L_0x5d24bdfa9930, v0x5d24bdf964a0_0, C4<1>, C4<1>;
L_0x742544d56018 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x5d24bdf93a50_0 .net/2u *"_ivl_0", 7 0, L_0x742544d56018;  1 drivers
v0x5d24bdf93b50_0 .net *"_ivl_17", 0 0, L_0x5d24bdf991e0;  1 drivers
L_0x742544d56060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d24bdf93c30_0 .net/2u *"_ivl_18", 0 0, L_0x742544d56060;  1 drivers
v0x5d24bdf93cf0_0 .net *"_ivl_2", 0 0, L_0x5d24bdf98c30;  1 drivers
v0x5d24bdf93db0_0 .net *"_ivl_24", 0 0, L_0x5d24bdf81780;  1 drivers
v0x5d24bdf93e90_0 .net *"_ivl_26", 0 0, L_0x5d24bdf817f0;  1 drivers
L_0x742544d560a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d24bdf93f70_0 .net/2u *"_ivl_28", 31 0, L_0x742544d560a8;  1 drivers
v0x5d24bdf94050_0 .net *"_ivl_30", 31 0, L_0x5d24bdfa9580;  1 drivers
v0x5d24bdf94130_0 .net *"_ivl_34", 0 0, L_0x5d24bdeee2a0;  1 drivers
L_0x742544d560f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d24bdf94210_0 .net/2u *"_ivl_36", 0 0, L_0x742544d560f0;  1 drivers
v0x5d24bdf942f0_0 .net *"_ivl_38", 0 0, L_0x5d24bdef3170;  1 drivers
v0x5d24bdf943d0_0 .net *"_ivl_40", 0 0, L_0x5d24bdfa9930;  1 drivers
v0x5d24bdf944b0_0 .net *"_ivl_42", 0 0, L_0x5d24bdfa99f0;  1 drivers
L_0x742544d56138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d24bdf94590_0 .net/2u *"_ivl_44", 0 0, L_0x742544d56138;  1 drivers
L_0x742544d56180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d24bdf94670_0 .net/2u *"_ivl_46", 0 0, L_0x742544d56180;  1 drivers
v0x5d24bdf94750_0 .net *"_ivl_48", 0 0, L_0x5d24bdfa9ab0;  1 drivers
v0x5d24bdf94830_0 .net *"_ivl_50", 0 0, L_0x5d24bdfa9c00;  1 drivers
v0x5d24bdf94910_0 .net *"_ivl_56", 8 0, L_0x5d24bdfaa0d0;  1 drivers
L_0x742544d561c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d24bdf949f0_0 .net *"_ivl_59", 0 0, L_0x742544d561c8;  1 drivers
v0x5d24bdf94ad0_0 .net "addressA", 8 0, L_0x5d24bdf990f0;  1 drivers
v0x5d24bdf94b90_0 .net "addressB", 8 0, L_0x5d24bdfaa240;  1 drivers
v0x5d24bdf94c30_0 .var "blockSize", 31 0;
v0x5d24bdf94cf0_0 .var "burstCount", 7 0;
v0x5d24bdf94dd0_0 .var "burstNumber", 8 0;
v0x5d24bdf94eb0_0 .var "burstSize", 31 0;
v0x5d24bdf94f90_0 .var "busStartAddress", 31 0;
v0x5d24bdf95070_0 .var "bypassEnable", 0 0;
v0x5d24bdf95130_0 .net "ciN", 7 0, v0x5d24bdf97940_0;  1 drivers
v0x5d24bdf95210_0 .net "clock", 0 0, v0x5d24bdf97a30_0;  1 drivers
v0x5d24bdf952e0_0 .net "cpuEnable", 0 0, L_0x5d24bdf7de90;  1 drivers
v0x5d24bdf95380_0 .var "ctrlReg", 31 0;
v0x5d24bdf95460_0 .var "currBurstSize", 8 0;
v0x5d24bdf95540_0 .var "currentMemAddress", 8 0;
v0x5d24bdf95620_0 .net "dataInA", 31 0, L_0x5d24bdf80ed0;  1 drivers
v0x5d24bdf95710_0 .var "dataInB", 31 0;
v0x5d24bdf957e0_0 .net "dataOutA", 31 0, v0x5d24bdef3370_0;  1 drivers
v0x5d24bdf958b0_0 .net "dataOutB", 31 0, v0x5d24bdf93590_0;  1 drivers
v0x5d24bdf95980_0 .net "dmaControl", 3 0, L_0x5d24bdf98f80;  1 drivers
v0x5d24bdf95a40_0 .var "dmaDone", 0 0;
v0x5d24bdf95b00_0 .var "dmaEnable", 0 0;
v0x5d24bdf95bc0_0 .net "done", 0 0, L_0x5d24bdfa9d90;  alias, 1 drivers
v0x5d24bdf95c80_0 .net "in_busAdressData", 31 0, v0x5d24bdf97d60_0;  1 drivers
v0x5d24bdf95d60_0 .net "in_busBusy", 0 0, v0x5d24bdf98170_0;  1 drivers
v0x5d24bdf95e20_0 .net "in_busDataValid", 0 0, v0x5d24bdf98310_0;  1 drivers
v0x5d24bdf95ee0_0 .net "in_busEndTransaction", 0 0, v0x5d24bdf984b0_0;  1 drivers
v0x5d24bdf95fa0_0 .net "in_busError", 0 0, v0x5d24bdf980a0_0;  1 drivers
v0x5d24bdf96060_0 .net "in_busGranted", 0 0, v0x5d24bdf97c90_0;  1 drivers
v0x5d24bdf96120_0 .var "memStartAdress", 31 0;
v0x5d24bdf96200_0 .net "mode", 2 0, L_0x5d24bdf98ee0;  1 drivers
v0x5d24bdf962e0_0 .net "outBusAddressData", 31 0, L_0x5d24bdfa9f40;  alias, 1 drivers
v0x5d24bdf963c0_0 .var "readOrWrite", 1 0;
v0x5d24bdf964a0_0 .var "readOutputReady", 0 0;
v0x5d24bdf96560_0 .net "readWriteIn", 0 0, L_0x5d24bdf98df0;  1 drivers
v0x5d24bdf96620_0 .var "reg_outBusAddressNoData", 31 0;
v0x5d24bdf96700_0 .var "reg_outBusBeginTransaction", 0 0;
v0x5d24bdf967c0_0 .var "reg_outBusBurstSize", 7 0;
v0x5d24bdf968a0_0 .var "reg_outBusBusy", 0 0;
v0x5d24bdf96960_0 .var "reg_outBusByteEnable", 3 0;
v0x5d24bdf96a40_0 .var "reg_outBusDataValid", 0 0;
v0x5d24bdf96b00_0 .var "reg_outBusEndTransaction", 0 0;
v0x5d24bdf96bc0_0 .var "reg_outBusReadWrite", 0 0;
v0x5d24bdf96c80_0 .var "reg_outBusRequest", 0 0;
v0x5d24bdf96d40_0 .net "reset", 0 0, v0x5d24bdf98990_0;  1 drivers
v0x5d24bdf96e00_0 .net "result", 31 0, L_0x5d24bdfa9710;  alias, 1 drivers
v0x5d24bdf96ee0_0 .var "resultDMA", 31 0;
v0x5d24bdf96fc0_0 .net "start", 0 0, v0x5d24bdf98b30_0;  1 drivers
v0x5d24bdf97080_0 .var "statReg", 31 0;
v0x5d24bdf97160_0 .var "state", 2 0;
v0x5d24bdf97240_0 .net "valueA", 31 0, v0x5d24bdf97b00_0;  1 drivers
v0x5d24bdf97320_0 .net "valueB", 31 0, v0x5d24bdf97ba0_0;  1 drivers
v0x5d24bdf97400_0 .net "writeEnableA", 0 0, L_0x5d24bdf992c0;  1 drivers
v0x5d24bdf974d0_0 .var "writeEnableB", 0 0;
E_0x5d24bde53f30 .event posedge, v0x5d24bdf96d40_0, v0x5d24bdf823c0_0;
L_0x5d24bdf98c30 .cmp/eq 8, v0x5d24bdf97940_0, L_0x742544d56018;
L_0x5d24bdf98df0 .part v0x5d24bdf97b00_0, 9, 1;
L_0x5d24bdf98ee0 .part v0x5d24bdf97b00_0, 10, 3;
L_0x5d24bdf98f80 .concat [ 1 3 0 0], L_0x5d24bdf98df0, L_0x5d24bdf98ee0;
L_0x5d24bdf990f0 .part v0x5d24bdf97b00_0, 0, 9;
L_0x5d24bdf991e0 .part v0x5d24bdf97b00_0, 9, 1;
L_0x5d24bdf992c0 .functor MUXZ 1, L_0x742544d56060, L_0x5d24bdf991e0, v0x5d24bdf95070_0, C4<>;
L_0x5d24bdfa9580 .functor MUXZ 32, L_0x742544d560a8, v0x5d24bdf96ee0_0, L_0x5d24bdf817f0, C4<>;
L_0x5d24bdfa9710 .functor MUXZ 32, L_0x5d24bdfa9580, v0x5d24bdef3370_0, L_0x5d24bdf81780, C4<>;
L_0x5d24bdfa9ab0 .functor MUXZ 1, L_0x742544d56180, v0x5d24bdf95a40_0, v0x5d24bdf95b00_0, C4<>;
L_0x5d24bdfa9c00 .functor MUXZ 1, L_0x5d24bdfa9ab0, L_0x742544d56138, L_0x5d24bdfa99f0, C4<>;
L_0x5d24bdfa9d90 .functor MUXZ 1, L_0x5d24bdfa9c00, L_0x742544d560f0, L_0x5d24bdeee2a0, C4<>;
L_0x5d24bdfa9f40 .functor MUXZ 32, v0x5d24bdf96620_0, v0x5d24bdf93590_0, v0x5d24bdf96a40_0, C4<>;
L_0x5d24bdfaa0d0 .concat [ 8 1 0 0], v0x5d24bdf94cf0_0, L_0x742544d561c8;
L_0x5d24bdfaa240 .arith/sum 9, v0x5d24bdf95540_0, L_0x5d24bdfaa0d0;
S_0x5d24bdeedf20 .scope module, "ramDmaCi" "dualPortSSRAM" 3 69, 4 1 0, S_0x5d24bde4b770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x5d24bde2c650 .param/l "bitwidth" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x5d24bde2c690 .param/l "nrOfEntries" 0 4 1, +C4<00000000000000000000001000000000>;
P_0x5d24bde2c6d0 .param/l "readAfterWrite" 0 4 1, +C4<00000000000000000000000000000000>;
v0x5d24bdf80ff0_0 .net "addressA", 8 0, L_0x5d24bdf990f0;  alias, 1 drivers
v0x5d24bdf81ed0_0 .net "addressB", 8 0, L_0x5d24bdfaa240;  alias, 1 drivers
v0x5d24bdf823c0_0 .net "clockA", 0 0, v0x5d24bdf97a30_0;  alias, 1 drivers
v0x5d24bdeef590_0 .net "clockB", 0 0, L_0x5d24bdf7f380;  1 drivers
v0x5d24bdeef630_0 .net "dataInA", 31 0, L_0x5d24bdf80ed0;  alias, 1 drivers
v0x5d24bdef32d0_0 .net "dataInB", 31 0, v0x5d24bdf95710_0;  1 drivers
v0x5d24bdef3370_0 .var "dataOutA", 31 0;
v0x5d24bdf93590_0 .var "dataOutB", 31 0;
v0x5d24bdf93670 .array "memoryContent", 0 511, 31 0;
v0x5d24bdf93730_0 .net "writeEnableA", 0 0, L_0x5d24bdf992c0;  alias, 1 drivers
v0x5d24bdf937f0_0 .net "writeEnableB", 0 0, v0x5d24bdf974d0_0;  1 drivers
E_0x5d24bded1830 .event posedge, v0x5d24bdeef590_0;
E_0x5d24bdf85280 .event posedge, v0x5d24bdf823c0_0;
    .scope S_0x5d24bdeedf20;
T_0 ;
    %wait E_0x5d24bdf85280;
    %load/vec4 v0x5d24bdf80ff0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5d24bdf93670, 4;
    %assign/vec4 v0x5d24bdef3370_0, 0;
    %load/vec4 v0x5d24bdf93730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5d24bdeef630_0;
    %load/vec4 v0x5d24bdf80ff0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d24bdf93670, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d24bdeedf20;
T_1 ;
    %wait E_0x5d24bded1830;
    %load/vec4 v0x5d24bdf81ed0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5d24bdf93670, 4;
    %assign/vec4 v0x5d24bdf93590_0, 0;
    %load/vec4 v0x5d24bdf937f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5d24bdef32d0_0;
    %load/vec4 v0x5d24bdf81ed0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d24bdf93670, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d24bde4b770;
T_2 ;
    %wait E_0x5d24bde53f30;
    %load/vec4 v0x5d24bdf96d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf964a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf95070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf95b00_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5d24bdf95210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5d24bdf95070_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x5d24bdf964a0_0;
    %inv;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x5d24bdf964a0_0, 0;
    %load/vec4 v0x5d24bdf952e0_0;
    %load/vec4 v0x5d24bdf96200_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf95070_0, 0, 1;
T_2.6 ;
    %load/vec4 v0x5d24bdf952e0_0;
    %load/vec4 v0x5d24bdf96200_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf95b00_0, 0, 1;
T_2.8 ;
    %load/vec4 v0x5d24bdf95bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf95070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf95b00_0, 0, 1;
T_2.10 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d24bde4b770;
T_3 ;
    %wait E_0x5d24bde53f30;
    %load/vec4 v0x5d24bdf96d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf94f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf94c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf94eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf95380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5d24bdf95210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5d24bdf97080_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x5d24bdf95380_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5d24bdf95380_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %load/vec4 v0x5d24bdf95b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x5d24bdf95980_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.8 ;
    %load/vec4 v0x5d24bdf94f90_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.9 ;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf94f90_0, 0;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.10 ;
    %load/vec4 v0x5d24bdf96120_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.11 ;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf96120_0, 0;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.12 ;
    %load/vec4 v0x5d24bdf94c30_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.13 ;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf94c30_0, 0;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.14 ;
    %load/vec4 v0x5d24bdf94eb0_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.15 ;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf94eb0_0, 0;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.16 ;
    %load/vec4 v0x5d24bdf97080_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf95380_0, 0;
    %load/vec4 v0x5d24bdf97320_0;
    %assign/vec4 v0x5d24bdf96ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf95a40_0, 0;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
T_3.6 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d24bde4b770;
T_4 ;
    %wait E_0x5d24bde53f30;
    %load/vec4 v0x5d24bdf96d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d24bdf96960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf968a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf967c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d24bdf963c0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x5d24bdf94dd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5d24bdf95540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf97080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf974d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf95710_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5d24bdf95460_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5d24bdf95210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d24bdf96960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf968a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %load/vec4 v0x5d24bdf97160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
    %load/vec4 v0x5d24bdf95380_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5d24bdf95380_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5d24bdf97080_0;
    %parti/s 1, 0, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %load/vec4 v0x5d24bdf97080_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %load/vec4 v0x5d24bdf963c0_0;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v0x5d24bdf95380_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %assign/vec4 v0x5d24bdf963c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5d24bdf97080_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5d24bdf97080_0, 4, 5;
    %load/vec4 v0x5d24bdf96120_0;
    %parti/s 9, 0, 2;
    %pad/u 32;
    %load/vec4 v0x5d24bdf94eb0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5d24bdf94dd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %mul;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5d24bdf95540_0, 0;
T_4.11 ;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf96c80_0, 0;
    %load/vec4 v0x5d24bdf94c30_0;
    %load/vec4 v0x5d24bdf94eb0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5d24bdf94dd0_0;
    %pad/u 32;
    %mul;
    %cmp/u;
    %jmp/0xz  T_4.15, 5;
    %load/vec4 v0x5d24bdf94c30_0;
    %load/vec4 v0x5d24bdf94eb0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5d24bdf94dd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %mul;
    %sub;
    %subi 1, 0, 32;
    %pad/u 9;
    %assign/vec4 v0x5d24bdf95460_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x5d24bdf94eb0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5d24bdf95460_0, 0;
T_4.16 ;
    %load/vec4 v0x5d24bdf96060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf96700_0, 0;
    %load/vec4 v0x5d24bdf95460_0;
    %pad/u 8;
    %assign/vec4 v0x5d24bdf967c0_0, 0;
    %load/vec4 v0x5d24bdf94f90_0;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %load/vec4 v0x5d24bdf963c0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %load/vec4 v0x5d24bdf963c0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.21, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.22, 9;
T_4.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.22, 9;
 ; End of false expr.
    %blend;
T_4.22;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %assign/vec4 v0x5d24bdf96bc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5d24bdf96960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf974d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
T_4.17 ;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf967c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96bc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d24bdf96960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %load/vec4 v0x5d24bdf963c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0x5d24bdf95d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %load/vec4 v0x5d24bdf94cf0_0;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x5d24bdf94cf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
T_4.26 ;
    %load/vec4 v0x5d24bdf95fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf96b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x5d24bdf95460_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5d24bdf94cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5d24bdf95d60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf96b00_0, 0;
    %load/vec4 v0x5d24bdf94c30_0;
    %load/vec4 v0x5d24bdf94dd0_0;
    %pad/u 32;
    %load/vec4 v0x5d24bdf94eb0_0;
    %addi 1, 0, 32;
    %mul;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.31, 5;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x5d24bdf94dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf97080_0, 0;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0x5d24bdf94dd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5d24bdf94dd0_0, 0;
T_4.32 ;
T_4.29 ;
T_4.28 ;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x5d24bdf963c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.33, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf974d0_0, 0;
    %load/vec4 v0x5d24bdf95c80_0;
    %assign/vec4 v0x5d24bdf95710_0, 0;
    %load/vec4 v0x5d24bdf95e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.35, 8;
    %load/vec4 v0x5d24bdf94cf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf974d0_0, 0;
    %load/vec4 v0x5d24bdf94cf0_0;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
T_4.36 ;
    %load/vec4 v0x5d24bdf95fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf974d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d24bdf96b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %jmp T_4.38;
T_4.37 ;
    %load/vec4 v0x5d24bdf95ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf974d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %load/vec4 v0x5d24bdf94c30_0;
    %load/vec4 v0x5d24bdf94dd0_0;
    %pad/u 32;
    %load/vec4 v0x5d24bdf94eb0_0;
    %addi 1, 0, 32;
    %mul;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.41, 5;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x5d24bdf94dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf97080_0, 0;
    %jmp T_4.42;
T_4.41 ;
    %load/vec4 v0x5d24bdf94dd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5d24bdf94dd0_0, 0;
T_4.42 ;
T_4.39 ;
T_4.38 ;
T_4.33 ;
T_4.24 ;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5d24bdf97080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d24bdf96960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf968a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf967c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d24bdf963c0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x5d24bdf94dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf974d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf95710_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d24bdf97160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d24bdf96a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d24bdf96620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d24bdf94cf0_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d24bdf84e80;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5d24bdf84e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97a30_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 3, 0;
    %load/vec4 v0x5d24bdf97a30_0;
    %inv;
    %store/vec4 v0x5d24bdf97a30_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
T_6.2 ;
    %delay 3, 0;
    %load/vec4 v0x5d24bdf97a30_0;
    %inv;
    %store/vec4 v0x5d24bdf97a30_0, 0, 1;
    %jmp T_6.2;
    %end;
    .thread T_6;
    .scope S_0x5d24bdf84e80;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d24bdf97940_0, 0, 8;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98990_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 83 "$display", "\012===== TESTS FOR PART 2.2 =====" {0 0 0};
    %vpi_call 2 85 "$display", "\012== Writing and reading to/from SRAM through CI interface ==" {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 842, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5d24bdf97940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %vpi_call 2 94 "$display", "Written first value = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 951, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5d24bdf97940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %vpi_call 2 104 "$display", "Written second value = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5d24bdf97940_0, 0, 8;
    %pushi/vec4 2, 0, 32;
T_7.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.9, 5;
    %jmp/1 T_7.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.8;
T_7.9 ;
    %pop/vec4 1;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5d24bdf97940_0, 0, 8;
    %pushi/vec4 439, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 117 "$display", "Read first value = %d", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.11, 5;
    %jmp/1 T_7.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.10;
T_7.11 ;
    %pop/vec4 1;
    %pushi/vec4 330, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 126 "$display", "Read second value = %d", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.13, 5;
    %jmp/1 T_7.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.12;
T_7.13 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_7.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.15, 5;
    %jmp/1 T_7.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.14;
T_7.15 ;
    %pop/vec4 1;
    %vpi_call 2 138 "$display", "\012\012===== TESTS FOR PART 2.3 =====" {0 0 0};
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5d24bdf97940_0, 0, 8;
    %vpi_call 2 144 "$display", "\012== Writing and reading DMA configuration ==" {0 0 0};
    %pushi/vec4 286331136, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.17, 5;
    %jmp/1 T_7.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.16;
T_7.17 ;
    %pop/vec4 1;
    %vpi_call 2 152 "$display", "Written bus start address = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 158 "$display", "Read bus start address = %d", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.19, 5;
    %jmp/1 T_7.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.18;
T_7.19 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.21, 5;
    %jmp/1 T_7.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.20;
T_7.21 ;
    %pop/vec4 1;
    %vpi_call 2 169 "$display", "Written memory start address = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 175 "$display", "Read memory start address = %d", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.23, 5;
    %jmp/1 T_7.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.22;
T_7.23 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.25, 5;
    %jmp/1 T_7.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.24;
T_7.25 ;
    %pop/vec4 1;
    %vpi_call 2 186 "$display", "Written block size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 192 "$display", "Read block size = %d", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.27, 5;
    %jmp/1 T_7.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.26;
T_7.27 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.29, 5;
    %jmp/1 T_7.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.28;
T_7.29 ;
    %pop/vec4 1;
    %vpi_call 2 203 "$display", "Written burst size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 209 "$display", "Read burst size = %d", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.31, 5;
    %jmp/1 T_7.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.30;
T_7.31 ;
    %pop/vec4 1;
    %vpi_call 2 216 "$display", "\012== Bus->memory transaction (Burst & Block of size 5) starting at memory address 16 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 230 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.33, 5;
    %jmp/1 T_7.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.32;
T_7.33 ;
    %pop/vec4 1;
    %vpi_call 2 234 "$display", "ControlRegister = %d (expected 1)", v0x5d24bdf95380_0 {0 0 0};
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 239 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 243 "$display", "Waiting for request, then giving grant..." {0 0 0};
T_7.34 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.35, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.34;
T_7.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 250 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 251 "$display", "dmaReadNotWriteOut = %d (expected 1)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 252 "$display", "dmaBurstSizeOut = %d (expected 4)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 253 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 254 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 260 "$display", "Sending 1st data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 263 "$display", "Sending 2nd data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 266 "$display", "Sending 3rd data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 238, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 270 "$display", "Sending invalid data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 120, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 274 "$display", "Sending 4th data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 144, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 277 "$display", "Sending 5th and last data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %vpi_call 2 283 "$display", "End transaction: dmaEndTransactionIn = %d", v0x5d24bdf984b0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 293 "$display", "Time = %0d", $time {0 0 0};
    %vpi_call 2 294 "$display", "Status = %d (expected 0)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.37, 5;
    %jmp/1 T_7.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.36;
T_7.37 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
T_7.38 ;
    %load/vec4 v0x5d24bdf97840_0;
    %cmpi/s 21, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.39, 5;
    %load/vec4 v0x5d24bdf97840_0;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 303 "$display", "Read memory at 0x%h = %d", v0x5d24bdf97840_0, v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %load/vec4 v0x5d24bdf97840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
    %jmp T_7.38;
T_7.39 ;
    %pushi/vec4 5, 0, 32;
T_7.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.41, 5;
    %jmp/1 T_7.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.40;
T_7.41 ;
    %pop/vec4 1;
    %vpi_call 2 313 "$display", "\012== Bus->memory transaction (Block size = 3 < burst size = 5) starting at memory address 32 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.43, 5;
    %jmp/1 T_7.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.42;
T_7.43 ;
    %pop/vec4 1;
    %vpi_call 2 328 "$display", "Written memory start address = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.45, 5;
    %jmp/1 T_7.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.44;
T_7.45 ;
    %pop/vec4 1;
    %vpi_call 2 337 "$display", "Written block size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 345 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.47, 5;
    %jmp/1 T_7.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.46;
T_7.47 ;
    %pop/vec4 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 353 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 357 "$display", "Waiting for request, then giving grant..." {0 0 0};
T_7.48 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.49, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.48;
T_7.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 364 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 365 "$display", "dmaReadNotWriteOut = %d (expected 1)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 366 "$display", "dmaBurstSizeOut = %d (expected 2)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 367 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 368 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 101, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 374 "$display", "Sending 1st data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 67, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 377 "$display", "Sending 2nd data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 33, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 380 "$display", "Sending 3rd data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %vpi_call 2 386 "$display", "End transaction: dmaEndTransactionIn = %d", v0x5d24bdf984b0_0 {0 0 0};
    %vpi_call 2 387 "$display", "Time = %0d", $time {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 397 "$display", "Status = %d (expected 0)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.51, 5;
    %jmp/1 T_7.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.50;
T_7.51 ;
    %pop/vec4 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
T_7.52 ;
    %load/vec4 v0x5d24bdf97840_0;
    %cmpi/s 35, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.53, 5;
    %load/vec4 v0x5d24bdf97840_0;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 406 "$display", "Read memory at 0x%h = %d", v0x5d24bdf97840_0, v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %load/vec4 v0x5d24bdf97840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
    %jmp T_7.52;
T_7.53 ;
    %vpi_call 2 410 "$display", "Time = %0d", $time {0 0 0};
    %pushi/vec4 5, 0, 32;
T_7.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.55, 5;
    %jmp/1 T_7.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.54;
T_7.55 ;
    %pop/vec4 1;
    %vpi_call 2 416 "$display", "\012== Bus->memory transaction (Block size = 7 < burst size = 5) starting at memory address 48 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.57, 5;
    %jmp/1 T_7.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.56;
T_7.57 ;
    %pop/vec4 1;
    %vpi_call 2 431 "$display", "Written memory start address = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.58 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.59, 5;
    %jmp/1 T_7.59, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.58;
T_7.59 ;
    %pop/vec4 1;
    %vpi_call 2 440 "$display", "Written block size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 448 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.61, 5;
    %jmp/1 T_7.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.60;
T_7.61 ;
    %pop/vec4 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 456 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 460 "$display", "Waiting for request, then giving grant..." {0 0 0};
T_7.62 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.63, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.62;
T_7.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 467 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 468 "$display", "dmaReadNotWriteOut = %d (expected 1)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 469 "$display", "dmaBurstSizeOut = %d (expected 4)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 470 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 471 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 477 "$display", "Sending 1st data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 480 "$display", "Sending 2nd data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 483 "$display", "Sending 3rd data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 486 "$display", "Sending 4th data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 489 "$display", "Sending 5th data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %vpi_call 2 495 "$display", "End transaction: dmaEndTransactionIn = %d", v0x5d24bdf984b0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 505 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 509 "$display", "Waiting for request2, then giving grant..." {0 0 0};
T_7.64 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.65, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.64;
T_7.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 516 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 517 "$display", "dmaReadNotWriteOut = %d (expected 1)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 518 "$display", "dmaBurstSizeOut = %d (expected 1)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 519 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 520 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100010100 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 102, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 526 "$display", "Sending 1st data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 119, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %vpi_call 2 529 "$display", "Sending 2nd data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %vpi_call 2 535 "$display", "End transaction: dmaEndTransactionIn = %d", v0x5d24bdf984b0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 546 "$display", "Status = %d (expected 0)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.67, 5;
    %jmp/1 T_7.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.66;
T_7.67 ;
    %pop/vec4 1;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
T_7.68 ;
    %load/vec4 v0x5d24bdf97840_0;
    %cmpi/s 55, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.69, 5;
    %load/vec4 v0x5d24bdf97840_0;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 555 "$display", "Read memory at 0x%h = %d", v0x5d24bdf97840_0, v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %load/vec4 v0x5d24bdf97840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
    %jmp T_7.68;
T_7.69 ;
    %pushi/vec4 5, 0, 32;
T_7.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.71, 5;
    %jmp/1 T_7.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.70;
T_7.71 ;
    %pop/vec4 1;
    %vpi_call 2 565 "$display", "\012== Bus->memory transaction with error starting at memory address 48 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 579 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.72 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.73, 5;
    %jmp/1 T_7.73, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.72;
T_7.73 ;
    %pop/vec4 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 587 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 591 "$display", "Waiting for request3, then giving grant..." {0 0 0};
T_7.74 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.75, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.74;
T_7.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 598 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 599 "$display", "dmaReadNotWriteOut = %d (expected 1)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 600 "$display", "dmaBurstSizeOut = %d (expected 4)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 601 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 602 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %vpi_call 2 609 "$display", "Sending 1st data: %d", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 205, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %vpi_call 2 613 "$display", "Sending 2nd data (= %d) with dmaBusErrorIn set to 1", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 205, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %vpi_call 2 618 "$display", "Sending 3rd data (= %d) with dmaBusErrorIn set back to 0", v0x5d24bdf97d60_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 631 "$display", "Status = %d (expected 2)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.76 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.77, 5;
    %jmp/1 T_7.77, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.76;
T_7.77 ;
    %pop/vec4 1;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
T_7.78 ;
    %load/vec4 v0x5d24bdf97840_0;
    %cmpi/s 55, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.79, 5;
    %load/vec4 v0x5d24bdf97840_0;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 640 "$display", "Read memory at 0x%h = %d", v0x5d24bdf97840_0, v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %load/vec4 v0x5d24bdf97840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d24bdf97840_0, 0, 32;
    %jmp T_7.78;
T_7.79 ;
    %pushi/vec4 5, 0, 32;
T_7.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.81, 5;
    %jmp/1 T_7.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.80;
T_7.81 ;
    %pop/vec4 1;
    %vpi_call 2 652 "$display", "\012\012===== TESTS FOR PART 2.4 =====" {0 0 0};
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5d24bdf97940_0, 0, 8;
    %vpi_call 2 656 "$display", "\012== Memory->bus transaction (Burst & Block of size 5) starting at memory address 16 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.82 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.83, 5;
    %jmp/1 T_7.83, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.82;
T_7.83 ;
    %pop/vec4 1;
    %vpi_call 2 671 "$display", "Written memory start address = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.84 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.85, 5;
    %jmp/1 T_7.85, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.84;
T_7.85 ;
    %pop/vec4 1;
    %vpi_call 2 680 "$display", "Written block size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 688 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.86 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.87, 5;
    %jmp/1 T_7.87, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.86;
T_7.87 ;
    %pop/vec4 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 696 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 700 "$display", "Waiting for request4, then giving grant..." {0 0 0};
T_7.88 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.89, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.88;
T_7.89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 707 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 708 "$display", "dmaReadNotWriteOut = %d (expected 0)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 709 "$display", "dmaBurstSizeOut = %d (expected 4)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 710 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 711 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %vpi_call 2 712 "$display", "dmaDataValidOut = %d (expected 0)\012", v0x5d24bdf983e0_0 {0 0 0};
    %vpi_call 2 713 "$display", "Current simulation time: %0d", $time {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %vpi_call 2 718 "$display", "Received 1st data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000010010 {0 0 0};
    %vpi_call 2 719 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 721 "$display", "Received 2nd data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000110100 {0 0 0};
    %vpi_call 2 722 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 724 "$display", "Received 3rd data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001010110 {0 0 0};
    %vpi_call 2 725 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %vpi_call 2 728 "$display", "Received 4th data but with dmaBusyIn set to 1: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001111000 {0 0 0};
    %vpi_call 2 729 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %vpi_call 2 732 "$display", "Received 4th data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001111000 {0 0 0};
    %vpi_call 2 733 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 735 "$display", "Received 5th and last data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000010010000 {0 0 0};
    %vpi_call 2 736 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 738 "$display", "dmaEndTransactionOut = %d (expected 1)", v0x5d24bdf98580_0 {0 0 0};
    %vpi_call 2 739 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %vpi_call 2 740 "$display", "dmaAddressDataOut = %d (expected 0)", v0x5d24bdf97e30_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 744 "$display", "dmaEndTransactionOut = %d (expected 0)", v0x5d24bdf98580_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 750 "$display", "Status = %d (expected 0)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 756 "$display", "\012== Memory->bus transaction (Block size = 3 < burst size = 5) starting at memory address 32 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.90 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.91, 5;
    %jmp/1 T_7.91, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.90;
T_7.91 ;
    %pop/vec4 1;
    %vpi_call 2 771 "$display", "Written memory start address = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.92 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.93, 5;
    %jmp/1 T_7.93, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.92;
T_7.93 ;
    %pop/vec4 1;
    %vpi_call 2 780 "$display", "Written block size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 788 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.94 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.95, 5;
    %jmp/1 T_7.95, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.94;
T_7.95 ;
    %pop/vec4 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 796 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 800 "$display", "Waiting for request5, then giving grant..." {0 0 0};
T_7.96 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.97, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.96;
T_7.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 807 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 808 "$display", "dmaReadNotWriteOut = %d (expected 0)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 809 "$display", "dmaBurstSizeOut = %d (expected 2)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 810 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 811 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %vpi_call 2 812 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %vpi_call 2 817 "$display", "Received 1st data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001100101 {0 0 0};
    %vpi_call 2 818 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 820 "$display", "Received 2nd data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001000011 {0 0 0};
    %vpi_call 2 821 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 823 "$display", "Received 3rd data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000100001 {0 0 0};
    %vpi_call 2 824 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 826 "$display", "dmaEndTransactionOut = %d (expected 1)", v0x5d24bdf98580_0 {0 0 0};
    %vpi_call 2 827 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %vpi_call 2 828 "$display", "dmaAddressDataOut = %d (expected 0)", v0x5d24bdf97e30_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 832 "$display", "dmaEndTransactionOut = %d (expected 0)", v0x5d24bdf98580_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 838 "$display", "Status = %d (expected 0)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 844 "$display", "\012== Bus->memory transaction (Block size = 7 < burst size = 5) starting at memory address 48 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.98 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.99, 5;
    %jmp/1 T_7.99, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.98;
T_7.99 ;
    %pop/vec4 1;
    %vpi_call 2 859 "$display", "Written memory start address = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.100 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.101, 5;
    %jmp/1 T_7.101, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.100;
T_7.101 ;
    %pop/vec4 1;
    %vpi_call 2 868 "$display", "Written block size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 876 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.102 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.103, 5;
    %jmp/1 T_7.103, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.102;
T_7.103 ;
    %pop/vec4 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 884 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 888 "$display", "Waiting for request6, then giving grant...\012\012" {0 0 0};
T_7.104 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.105, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.104;
T_7.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 895 "$display", "FinalStateMachineState = %d", v0x5d24bdf97160_0 {0 0 0};
    %vpi_call 2 896 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 897 "$display", "dmaReadNotWriteOut = %d (expected 0)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 898 "$display", "dmaBurstSizeOut = %d (expected 4)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 899 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 900 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %vpi_call 2 901 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %vpi_call 2 906 "$display", "Received 1st data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000010010 {0 0 0};
    %vpi_call 2 907 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 909 "$display", "Received 2nd data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000100010 {0 0 0};
    %vpi_call 2 910 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 912 "$display", "Received 3rd data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000110011 {0 0 0};
    %vpi_call 2 913 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 915 "$display", "Received 4th data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001000100 {0 0 0};
    %vpi_call 2 916 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 918 "$display", "Received 5th data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001010101 {0 0 0};
    %vpi_call 2 919 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 921 "$display", "dmaEndTransactionOut = %d (expected 1)", v0x5d24bdf98580_0 {0 0 0};
    %vpi_call 2 922 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %vpi_call 2 923 "$display", "dmaAddressDataOut = %d (expected 0)", v0x5d24bdf97e30_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 927 "$display", "dmaEndTransactionOut = %d (expected 0)", v0x5d24bdf98580_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 933 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 937 "$display", "Waiting for request7, then giving grant..." {0 0 0};
T_7.106 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.107, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.106;
T_7.107 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 944 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 945 "$display", "dmaReadNotWriteOut = %d (expected 0)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 946 "$display", "dmaBurstSizeOut = %d (expected 1)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 947 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 948 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100010100 {0 0 0};
    %vpi_call 2 949 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %vpi_call 2 954 "$display", "Received 1st data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001100110 {0 0 0};
    %vpi_call 2 955 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 957 "$display", "Received 2nd data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000001110111 {0 0 0};
    %vpi_call 2 958 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 960 "$display", "dmaEndTransactionOut = %d (expected 1)", v0x5d24bdf98580_0 {0 0 0};
    %vpi_call 2 961 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %vpi_call 2 962 "$display", "dmaAddressDataOut = %d (expected 0)", v0x5d24bdf97e30_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 966 "$display", "dmaEndTransactionOut = %d (expected 0)", v0x5d24bdf98580_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 972 "$display", "Status = %d (expected 0)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 978 "$display", "\012== Memory->bus transaction with error starting at memory address 48 ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf984b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d24bdf97d60_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.108 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.109, 5;
    %jmp/1 T_7.109, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.108;
T_7.109 ;
    %pop/vec4 1;
    %vpi_call 2 993 "$display", "Written block size = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5d24bdf97ba0_0, 0, 32;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 1001 "$display", "Wrote control = %d", v0x5d24bdf97ba0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.110 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.111, 5;
    %jmp/1 T_7.111, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d24bde55e60;
    %jmp T_7.110;
T_7.111 ;
    %pop/vec4 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 1009 "$display", "Status = %d (expected 1)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 1013 "$display", "Waiting for request8, then giving grant..." {0 0 0};
T_7.112 ;
    %load/vec4 v0x5d24bdf98720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_7.113, 4;
    %wait E_0x5d24bde55e60;
    %jmp T_7.112;
T_7.113 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf97c90_0, 0, 1;
    %vpi_call 2 1020 "$display", "dmaBeginTransactionOut = %d (expected 1)", v0x5d24bdf97f00_0 {0 0 0};
    %vpi_call 2 1021 "$display", "dmaReadNotWriteOut = %d (expected 0)", v0x5d24bdf98650_0 {0 0 0};
    %vpi_call 2 1022 "$display", "dmaBurstSizeOut = %d (expected 4)", v0x5d24bdf97fd0_0 {0 0 0};
    %vpi_call 2 1023 "$display", "dmaByteEnablesOut = %d (expected 15)", v0x5d24bdf98240_0 {0 0 0};
    %vpi_call 2 1024 "$display", "dmaAddressDataOut = %d (expected %d)", v0x5d24bdf97e30_0, 32'b00010001000100010001000100000000 {0 0 0};
    %vpi_call 2 1025 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98170_0, 0, 1;
    %vpi_call 2 1030 "$display", "Received 1st data: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000010010 {0 0 0};
    %vpi_call 2 1031 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf980a0_0, 0, 1;
    %vpi_call 2 1034 "$display", "Received 2nd data while busError is set to 1: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000100010 {0 0 0};
    %vpi_call 2 1035 "$display", "dmaDataValidOut = %d (expected 1)", v0x5d24bdf983e0_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %vpi_call 2 1037 "$display", "Data on dmaAddressDataOut: %d (expected %d)", v0x5d24bdf97e30_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 1038 "$display", "dmaDataValidOut = %d (expected 0)", v0x5d24bdf983e0_0 {0 0 0};
    %vpi_call 2 1039 "$display", "dmaEndTransactionOut = %d (expected 1)", v0x5d24bdf98580_0 {0 0 0};
    %wait E_0x5d24bde55e60;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5d24bdf97b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %wait E_0x5d24bde53d00;
    %wait E_0x5d24bde55e60;
    %vpi_call 2 1047 "$display", "Status = %d (expected 2)", v0x5d24bdf98a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d24bdf98b30_0, 0, 1;
    %vpi_call 2 1051 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5d24bdf84e80;
T_8 ;
    %vpi_call 2 1056 "$dumpfile", "ramDmaCi.vcd" {0 0 0};
    %vpi_call 2 1059 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5d24bde4b770 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb_LUC.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
