Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
CurCmd = Empty -> CurCmd != ReqE
Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = I -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ExGntd = false -> ExGntd = false
Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
ExGntd = true -> Chan2[NODE_1].Cmd != GntS
ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData -> MemData = AuxData
ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE -> CurCmd != Empty
Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Cache[NODE_1].State = S -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS -> ExGntd = false
MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE -> ExGntd = true
Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ExGntd = true -> Cache[NODE_1].State != S
InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true -> Cache[NODE_2].State != S
Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
MemData != AuxData -> Cache[NODE_1].State != S
ExGntd = false -> MemData = AuxData
Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S -> MemData = AuxData
Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = E -> ExGntd = true
Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
ExGntd = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
MemData != AuxData -> ExGntd = true
Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I -> Cache[NODE_2].State != E
Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ExGntd = true -> ExGntd = true
Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
CurCmd = ReqE -> CurCmd != ReqS
Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> MemData = AuxData
Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ExGntd = true
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_1] = false
Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
CurCmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & MemData = AuxData -> Cache[NODE_1].State != S
CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
ExGntd = true & CurCmd = Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_1].State = I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ExGntd = true & CurCmd = ReqS -> Cache[NODE_1].State != S
InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd != Empty
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ExGntd = false
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State = I
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = InvAck
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_1].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> CurCmd != Empty
ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != ReqE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != Empty
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != ReqS
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != Empty
CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
ExGntd = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
ExGntd = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
CurCmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> CurCmd != Empty
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & CurCmd = Empty -> InvSet[NODE_1] = false
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_1] = true
CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
CurCmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqE
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
ExGntd = true & CurCmd = Empty -> InvSet[NODE_2] = false
CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ExGntd = false
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != Empty
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
ExGntd = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd = ReqE
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != E
ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
ExGntd = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = E
ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
ExGntd = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Cache[NODE_2].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & CurCmd = Empty -> CurCmd != ReqE
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> CurCmd != Empty
ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Cache[NODE_2].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State = I & MemData = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ExGntd = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Cache[NODE_2].State != I -> ExGntd = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & CurCmd = Empty -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
CurCmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd = ReqS
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
CurCmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
Cache[NODE_2].State != I & CurCmd != ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> ExGntd = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != S
CurCmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
ExGntd = true & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
CurCmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> MemData = AuxData
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> InvSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
CurCmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != Empty
InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
CurCmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_2] = false
CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != I
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State = S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State = E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
CurCmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ExGntd = false
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> MemData = AuxData
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ExGntd = false
ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & Cache[NODE_2].State != E -> CurCmd != ReqS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> MemData = AuxData
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != ReqS
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ExGntd = false
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
CurCmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & CurCmd != ReqS -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ExGntd = false
Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqS
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
ExGntd = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ExGntd = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> MemData = AuxData
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
ExGntd = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqE
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqS
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
CurCmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> MemData = AuxData
Cache[NODE_2].State != I & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & Cache[NODE_2].Data = AuxData -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> CurCmd != Empty
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> ExGntd = true
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != E
CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & CurCmd = Empty -> InvSet[NODE_2] = true
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
MemData = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != ReqS
Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
ExGntd = false & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Cache[NODE_1].State != I & MemData = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
ExGntd = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State = E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_1].State != I & CurCmd = Empty -> ExGntd = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != S
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
CurCmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ExGntd = false
ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = true
ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
CurCmd = Empty & Cache[NODE_2].State = E -> CurCmd != ReqS
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
Cache[NODE_2].State != I & CurCmd != ReqS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd = ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> MemData = AuxData
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> MemData = AuxData
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].State != I & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
CurCmd = Empty & Cache[NODE_2].State = E -> CurCmd != ReqE
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
CurCmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqE
Cache[NODE_2].State != S & CurCmd = Empty -> CurCmd != ReqS
ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = false
Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> CurCmd != Empty
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
ExGntd = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Data = AuxData
Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ExGntd = true
InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ExGntd = false & ShrSet[NODE_1] = true -> MemData = AuxData
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ExGntd = false
Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> MemData = AuxData
CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = false
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> MemData = AuxData
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
Cache[NODE_2].State != S & MemData != AuxData -> ExGntd = true
ExGntd = true & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
Cache[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Cache[NODE_2].State = S & MemData = AuxData -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_2] = true
Cache[NODE_2].State != I & CurCmd != ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ExGntd = false
Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqS
CurCmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != Empty
CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != ReqE
Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Inv
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = E & MemData = AuxData -> InvSet[NODE_1] = false
CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State = I
InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
ExGntd = true & InvSet[NODE_2] = true -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
CurCmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
Cache[NODE_2].State != I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> InvSet[NODE_2] = false
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ExGntd = false
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = true
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> ExGntd = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> CurCmd != Empty
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
ExGntd = false & Cache[NODE_1].State != I -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd != ReqS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
CurCmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> MemData = AuxData
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != ReqE
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> CurCmd != ReqE
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> CurCmd = ReqS
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & ExGntd = false -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ExGntd = true & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ExGntd = false
CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd = ReqE
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
CurCmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ExGntd = false
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> MemData = AuxData
MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != ReqE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ExGntd = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
ExGntd = false & Cache[NODE_1].State != I -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
CurCmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
ExGntd = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ExGntd = false
ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
MemData != AuxData & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & CurCmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Cache[NODE_2].State = S & CurCmd != Empty -> ExGntd = false
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd = ReqE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & MemData = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> MemData = AuxData
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State = S
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
CurCmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ExGntd = false
CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != ReqE
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> CurCmd != Empty
ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ExGntd = false
CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != ReqS
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ExGntd = false
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> MemData = AuxData
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
CurCmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != S
ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != E
ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Cmd = GntE & ExGntd = true -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State = E
CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> CurCmd != ReqS
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = I
CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd = ReqE
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_1].State != E
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_1] = false
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & CurCmd = Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
ExGntd = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqS
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
InvSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & CurCmd = Empty -> ShrSet[NODE_1] = true
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ExGntd = false
ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> MemData = AuxData
Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ExGntd = false
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> CurCmd != Empty
ShrSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_1].State != E
CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & CurCmd = Empty -> ExGntd = false
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> MemData = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & InvSet[NODE_2] = true -> CurCmd != Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
ExGntd = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != ReqE
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != Empty
ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ExGntd = true
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ExGntd = false
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
Cache[NODE_1].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != ReqE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Empty
MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & MemData != AuxData -> CurCmd != Empty
Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != I
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != ReqS
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
ExGntd = true & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & MemData = AuxData -> InvSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
CurCmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> CurCmd != ReqS
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = ReqS
Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
ExGntd = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> CurCmd != Empty
CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != I
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & ExGntd = true -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> CurCmd != Empty
CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> CurCmd = ReqE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
ExGntd = true & Cache[NODE_2].State != S -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
CurCmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != ReqE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != ReqE
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != S
Cache[NODE_1].State != S & MemData != AuxData -> ExGntd = true
ExGntd = true & MemData != AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ExGntd = true
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != ReqE
CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd = ReqS
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> MemData = AuxData
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> MemData = AuxData
ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
CurCmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_1] = false
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Inv
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
CurCmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & CurCmd != Empty -> ShrSet[NODE_2] = true
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> MemData = AuxData
CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> ExGntd = false
Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> MemData = AuxData
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != ReqE
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> CurCmd = ReqS
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ExGntd = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].Data = AuxData
InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != Empty
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != I
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqS
MemData != AuxData & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ExGntd = true & MemData = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != ReqS
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & Cache[NODE_1].State != I -> ExGntd = true
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
Cache[NODE_2].State != I & ExGntd = false -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = false
ExGntd = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
CurCmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
CurCmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
CurCmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_1].State != S -> ExGntd = true
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ExGntd = false
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Empty
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd = ReqE
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> InvSet[NODE_1] = false
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
ExGntd = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
CurCmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
CurCmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
InvSet[NODE_1] = true & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> CurCmd != Empty
Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
ShrSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & ExGntd = false -> ExGntd = false
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> CurCmd != Empty
Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> MemData = AuxData
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & CurCmd = Empty -> CurCmd != ReqE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
ShrSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> CurCmd != Empty
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != ReqS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
CurCmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_2].State != E -> CurCmd != ReqS
ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
MemData = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
CurCmd = ReqS & ShrSet[NODE_1] = true -> CurCmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_1] = true
CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqE
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & MemData = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State = I
Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> ExGntd = true
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqE
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqS
ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & MemData != AuxData -> CurCmd != Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqE
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqS
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != ReqS
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & CurCmd = Empty -> MemData = AuxData
ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
Cache[NODE_1].State != E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != I
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & Cache[NODE_1].State != S -> ExGntd = false
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = E
CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = InvAck
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Cache[NODE_2].State != I & CurCmd = ReqS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Data = AuxData
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State != I & ExGntd = false -> ExGntd = false
CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqS
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State != S
ExGntd = true & Cache[NODE_1].State = I -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
ShrSet[NODE_2] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> CurCmd != Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
Cache[NODE_2].State != S & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd = ReqE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
CurCmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
ShrSet[NODE_2] = false & CurCmd = Empty -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqE
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
CurCmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> MemData = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != E
ExGntd = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != I
ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = E
ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Cache[NODE_1].State != I & CurCmd = Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_2].State = E & MemData = AuxData -> ExGntd = true
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ExGntd = false
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqE
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd != Empty
CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
ExGntd = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
CurCmd = ReqE & Cache[NODE_2].State != E -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> MemData = AuxData
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
ExGntd = true & InvSet[NODE_1] = false -> ExGntd = true
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqE
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & CurCmd = Empty -> CurCmd != ReqS
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != Empty
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> MemData = AuxData
Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
MemData != AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
CurCmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_1].State != I & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
ExGntd = true & CurCmd != Empty -> Cache[NODE_2].State != S
ExGntd = true & Cache[NODE_1].Data = AuxData -> ExGntd = true
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd = ReqE
ExGntd = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ExGntd = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> CurCmd = ReqE
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_2].State != E
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_1].State = S & CurCmd = Empty -> InvSet[NODE_2] = true
CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != GntE & ExGntd = true -> ExGntd = true
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> CurCmd != Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = true
CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> CurCmd = ReqE
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ExGntd = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & CurCmd = ReqS -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> MemData = AuxData
CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = S
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> ExGntd = false
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> InvSet[NODE_2] = false
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & CurCmd = Empty -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd = ReqE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
ShrSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ExGntd = false
Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
CurCmd = Empty & Cache[NODE_2].State != E -> CurCmd != ReqE
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
CurCmd = Empty & Cache[NODE_2].State != E -> MemData = AuxData
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & ExGntd = false -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = E
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = ReqE
Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & CurCmd = Empty -> CurCmd != ReqS
CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> CurCmd != Empty
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ExGntd = true
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
CurCmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> MemData = AuxData
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
InvSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & MemData = AuxData -> Cache[NODE_1].Data = AuxData
ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State = I
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_1] = true
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != ReqE
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ExGntd = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> MemData = AuxData
Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != Empty
ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != ReqS
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
CurCmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> MemData = AuxData
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = I & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> ExGntd = true
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != I
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != I
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State = I
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Data = AuxData
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Data = AuxData
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & ExGntd = false -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State = E
MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
ShrSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
ExGntd = false & Cache[NODE_2].State != E -> MemData = AuxData
ExGntd = false & MemData = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
CurCmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd = ReqE
CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != ReqS
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Data = AuxData
ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
MemData != AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqE
CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> MemData = AuxData
ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].Data = AuxData & MemData != AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & MemData = AuxData -> Cache[NODE_2].Data = AuxData
MemData = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
Cache[NODE_1].State = I & ExGntd = false -> ExGntd = false
Cache[NODE_1].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].Data = AuxData
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
CurCmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != I
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != ReqE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
ExGntd = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ExGntd = true
ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
CurCmd = ReqS & ShrSet[NODE_1] = true -> CurCmd != Empty
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & ShrSet[NODE_1] = true -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
ExGntd = false & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & CurCmd = ReqS -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
CurCmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> ExGntd = true
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
CurCmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
CurCmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> MemData = AuxData
Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Cache[NODE_2].State = I
CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ExGntd = false & Cache[NODE_2].State != E -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State = I
ExGntd = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> CurCmd = ReqE
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_1] = true
ExGntd = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ExGntd = false
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqE
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqS
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
Cache[NODE_2].State != I & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State = I & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != ReqS
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ExGntd = false
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != I
CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
CurCmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> CurCmd != ReqE
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> CurCmd != Empty
CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqS
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> CurCmd != Empty
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
InvSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_2] = true
Chan1[NODE_1].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqE
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
ExGntd = true & Cache[NODE_1].State != I -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
ShrSet[NODE_1] = false & MemData = AuxData -> ShrSet[NODE_1] = false
CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Cache[NODE_1].State != E -> ExGntd = true
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> MemData = AuxData
Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_1].State != S
ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd = ReqE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_2].State != S
ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
CurCmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> ExGntd = true
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
CurCmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqS
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Data = AuxData
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Cache[NODE_1].State != I & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & CurCmd != ReqS -> Cache[NODE_1].State != S
ExGntd = true & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqE
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
ExGntd = true & CurCmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
MemData != AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
ShrSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> ExGntd = true
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = I & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != ReqS
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> CurCmd != Empty
Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
CurCmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ExGntd = false
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
CurCmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_1].State != I & MemData != AuxData -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> CurCmd != ReqS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
CurCmd = Empty & MemData = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
ExGntd = true & Cache[NODE_2].Data = AuxData -> ExGntd = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqE & Cache[NODE_1].State != E -> CurCmd != ReqS
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqS
CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
MemData != AuxData & Cache[NODE_2].State != E -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd = ReqE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Data = AuxData
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd = ReqE
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqS
Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != I & CurCmd = ReqS -> CurCmd != ReqE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & CurCmd = Empty -> CurCmd != ReqE
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> CurCmd != Empty
Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
ExGntd = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != ReqS
Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
CurCmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
MemData != AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
CurCmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != Empty
InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State = I
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != I
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != Empty
MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != ReqS
InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_1] = true
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].Data = AuxData
ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = false
ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> MemData = AuxData
CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != I & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqE & ShrSet[NODE_1] = true -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
CurCmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
ExGntd = false & Cache[NODE_1].Data = AuxData -> ExGntd = false
Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
Cache[NODE_2].State = I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ExGntd = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqS
ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != ReqE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & CurCmd = Empty -> CurCmd != ReqE
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ShrSet[NODE_1] = false
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> ExGntd = false
Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & InvSet[NODE_2] = true -> MemData = AuxData
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd = ReqE
CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> MemData = AuxData
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
CurCmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
ExGntd = false & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ExGntd = true
ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Cache[NODE_2].State = S & MemData = AuxData -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> ExGntd = false
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> CurCmd != ReqS
Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & CurCmd = Empty -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_1].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
MemData != AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != ReqS
Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
CurCmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State = I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
Cache[NODE_2].State != I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> ExGntd = true
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
Cache[NODE_2].State != I & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Data = AuxData
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
ExGntd = true & Chan2[NODE_1].Data = AuxData -> ExGntd = true
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State = E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State = I
Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
ExGntd = true & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & MemData = AuxData -> Cache[NODE_1].State != S
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != ReqS
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & CurCmd = ReqS -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State = I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
CurCmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Cache[NODE_2].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
ExGntd = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & CurCmd = Empty -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
Chan3[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != I & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_2] = false
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqS -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != I & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> MemData = AuxData
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != ReqE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State = I & CurCmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqS
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> CurCmd != Empty
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Cache[NODE_1].State != E -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> ExGntd = true
ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
ExGntd = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ExGntd = false
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Cache[NODE_1].State != I & CurCmd = Empty -> CurCmd != ReqS
Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & CurCmd = Empty -> Cache[NODE_1].State = S
Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd = ReqE
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
ShrSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != ReqE
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Inv
CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != ReqS
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = true
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
ExGntd = true & Cache[NODE_2].State = E -> ExGntd = true
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != ReqS
Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
ExGntd = true & CurCmd != Empty -> Cache[NODE_1].State != S
InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd = ReqE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
CurCmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
ExGntd = true & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
CurCmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> CurCmd != ReqE
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> MemData = AuxData
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & CurCmd != Empty -> MemData = AuxData
CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != ReqS
ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != E
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
Chan2[NODE_2].Cmd = Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State != I & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & CurCmd = Empty -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> MemData = AuxData
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
Cache[NODE_2].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> CurCmd != Empty
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
MemData = AuxData & Cache[NODE_1].State = E -> ExGntd = true
Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
MemData != AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> CurCmd != Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & CurCmd = ReqS -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
ExGntd = true & Cache[NODE_2].State != E -> ExGntd = true
Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].Data = AuxData
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Cache[NODE_2].State = I
ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != ReqS
CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd = ReqE
Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State = S
Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
Cache[NODE_2].State != S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != I -> MemData = AuxData
CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd = ReqS & CurCmd = Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> ExGntd = false
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Chan2[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
ShrSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
Cache[NODE_2].State != I & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
Chan3[NODE_1].Data = AuxData & MemData = AuxData -> CurCmd != Empty
Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
Chan2[NODE_2].Cmd = GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_1].State = E & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
Chan2[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> CurCmd != Empty
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> MemData = AuxData
CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
CurCmd = ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != ReqE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != Empty
Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != Empty
CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
CurCmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
CurCmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
MemData = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd = ReqE
Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != Empty
Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != E
Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
Chan1[NODE_1].Cmd = ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != S
Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
Chan3[NODE_1].Cmd = InvAck & CurCmd != ReqE -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
Chan2[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].Data = AuxData
Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
Cache[NODE_1].State = I & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> ExGntd = false
Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
CurCmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
