[{"DBLP title": "FeatherNet: An Accelerated Convolutional Neural Network Design for Resource-constrained FPGAs.", "DBLP authors": ["Raghid Morcel", "Hazem M. Hajj", "Mazen A. R. Saghir", "Haitham Akkary", "Hassan Artail", "Rahul Khanna", "Anil S. Keshavamurthy"], "year": 2019, "doi": "https://doi.org/10.1145/3306202", "OA papers": [{"PaperId": "https://openalex.org/W2926546867", "PaperTitle": "FeatherNet", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"American University of Beirut": 5.0, "Intel (United States)": 2.0}, "Authors": ["Raghid Morcel", "Hazem Hajj", "Mazen A. R. Saghir", "Haitham Akkary", "Hassan Artail", "Rahul Khanna", "Anil S. Keshavamurthy"]}]}, {"DBLP title": "Fast Adjustable NPN Classification Using Generalized Symmetries.", "DBLP authors": ["Xuegong Zhou", "Lingli Wang", "Alan Mishchenko"], "year": 2019, "doi": "https://doi.org/10.1145/3313917", "OA papers": [{"PaperId": "https://openalex.org/W2935888545", "PaperTitle": "Fast Adjustable NPN Classification Using Generalized Symmetries", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fudan University": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Xuegong Zhou", "Lingli Wang", "Alan Mishchenko"]}]}, {"DBLP title": "Exact and Practical Modulo Scheduling for High-Level Synthesis.", "DBLP authors": ["Julian Oppermann", "Melanie Reuter-Oppermann", "Lukas Sommer", "Andreas Koch", "Oliver Sinnen"], "year": 2019, "doi": "https://doi.org/10.1145/3317670", "OA papers": [{"PaperId": "https://openalex.org/W2943915040", "PaperTitle": "Exact and Practical Modulo Scheduling for High-Level Synthesis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Darmstadt": 3.0, "Karlsruhe Institute of Technology": 1.0, "University of Auckland": 1.0}, "Authors": ["Julian Oppermann", "Melanie Reuter-Oppermann", "Lukas Sommer", "Andreas Koch", "Oliver Sinnen"]}]}, {"DBLP title": "Automata Processing in Reconfigurable Architectures: In-the-Cloud Deployment, Cross-Platform Evaluation, and Fast Symbol-Only Reconfiguration.", "DBLP authors": ["Chunkun Bo", "Vinh Dang", "Ted Xie", "Jack Wadden", "Mircea Stan", "Kevin Skadron"], "year": 2019, "doi": "https://doi.org/10.1145/3314576", "OA papers": [{"PaperId": "https://openalex.org/W2945350303", "PaperTitle": "Automata Processing in Reconfigurable Architectures", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Virginia": 6.0}, "Authors": ["Chunkun Bo", "Vinh N. Dang", "Ted Xie", "Jack Wadden", "Mircea R. Stan", "Kevin Skadron"]}]}, {"DBLP title": "A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation.", "DBLP authors": ["Dinh Van Luan", "Xuan Truong Nguyen", "Hyuk-Jae Lee"], "year": 2019, "doi": "https://doi.org/10.1145/3322482", "OA papers": [{"PaperId": "https://openalex.org/W2946839483", "PaperTitle": "A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Van Duong Dinh", "Xuan V. Nguyen", "Hyuk-Jae Lee"]}]}, {"DBLP title": "Introduction to the Special Section on Security in FPGA-accelerated Cloud and Datacenters.", "DBLP authors": ["Christophe Bobda", "Russell Tessier", "Ken Eguro", "Ryan Kastner"], "year": 2019, "doi": "https://doi.org/10.1145/3352060", "OA papers": [{"PaperId": "https://openalex.org/W3046160745", "PaperTitle": "Introduction to the Special Section on Security in FPGA-accelerated Cloud and Datacenters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Massachusetts Amherst": 1.0, "Microsoft (United States)": 0.5, "University of California, San Diego": 0.5}, "Authors": ["Chistophe Bobda", "Ken Eguro"]}]}, {"DBLP title": "Leakier Wires: Exploiting FPGA Long Wires for Covert- and Side-channel Attacks.", "DBLP authors": ["Ilias Giechaskiel", "Ken Eguro", "Kasper Bonne Rasmussen"], "year": 2019, "doi": "https://doi.org/10.1145/3322483", "OA papers": [{"PaperId": "https://openalex.org/W2969965903", "PaperTitle": "Leakier Wires", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Oxford": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Ilias Giechaskiel", "Ken Eguro", "Kasper Bonne Rasmussen"]}]}, {"DBLP title": "Mitigating Electrical-level Attacks towards Secure Multi-Tenant FPGAs in the Cloud.", "DBLP authors": ["Jonas Krautter", "Dennis R. E. Gnad", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1145/3328222", "OA papers": [{"PaperId": "https://openalex.org/W2966980899", "PaperTitle": "Mitigating Electrical-level Attacks towards Secure Multi-Tenant FPGAs in the Cloud", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Jonas Krautter", "Dennis R. E. Gnad", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A Protection and Pay-per-use Licensing Scheme for On-cloud FPGA Circuit IPs.", "DBLP authors": ["Muhammad E. S. Elrabaa", "Mohamed A. Al-Asli", "Marwan H. Abu-Amara"], "year": 2019, "doi": "https://doi.org/10.1145/3329861", "OA papers": [{"PaperId": "https://openalex.org/W3043889988", "PaperTitle": "A Protection and Pay-per-use Licensing Scheme for On-cloud FPGA Circuit IPs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"King Fahd University of Petroleum and Minerals": 2.0, "Taibah University": 1.0}, "Authors": ["Muhammad E. S. Elrabaa", "Mohammed Al-Asli", "Marwan H. Abu-Amara"]}]}, {"DBLP title": "Recent Attacks and Defenses on FPGA-based Systems.", "DBLP authors": ["Jiliang Zhang", "Gang Qu"], "year": 2019, "doi": "https://doi.org/10.1145/3340557", "OA papers": [{"PaperId": "https://openalex.org/W3030932237", "PaperTitle": "Recent Attacks and Defenses on FPGA-based Systems", "Year": 2019, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Hunan University": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Jiliang Zhang", "Gang Qu"]}]}, {"DBLP title": "Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing.", "DBLP authors": ["Yaman Umuroglu", "Davide Conficconi", "Lahiru Rasnayake", "Thomas B. Preu\u00dfer", "Magnus Sj\u00e4lander"], "year": 2019, "doi": "https://doi.org/10.1145/3337929", "OA papers": [{"PaperId": "https://openalex.org/W3102383356", "PaperTitle": "Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Xilinx (Ireland)": 1.5, "Politecnico di Milano": 0.5, "Norwegian University of Science and Technology": 1.5, "Accemic Technologies GmbH, Dresden, Germany": 1.0, "Uppsala University": 0.5}, "Authors": ["Yaman Umuroglu", "Davide Conficconi", "Lahiru Rasnayake", "Thomas B. Preusser", "Magnus Sj\u00e4lander"]}]}, {"DBLP title": "Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs.", "DBLP authors": ["Abeer Y. Al-Hyari", "Ziad Abuowaimer", "Timothy Martin", "Gary Gr\u00e9wal", "Shawki Areibi", "Anthony Vannelli"], "year": 2019, "doi": "https://doi.org/10.1145/3337930", "OA papers": [{"PaperId": "https://openalex.org/W2967974643", "PaperTitle": "Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Guelph": 6.0}, "Authors": ["Abeer Al-Hyari", "Ziad Abuowaimer", "Timothy A. Martin", "Gary Grewal", "Shawki Areibi", "Anthony Vannelli"]}]}, {"DBLP title": "Distributed Inference over Decision Tree Ensembles on Clusters of FPGAs.", "DBLP authors": ["Muhsen Owaida", "Amit Kulkarni", "Gustavo Alonso"], "year": 2019, "doi": "https://doi.org/10.1145/3340263", "OA papers": [{"PaperId": "https://openalex.org/W2972661888", "PaperTitle": "Distributed Inference over Decision Tree Ensembles on Clusters of FPGAs", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Muhsen Owaida", "Amit Kulkarni", "Gustavo Alonso"]}]}, {"DBLP title": "The FPOA, a Medium-grained Reconfigurable Architecture for High-level Synthesis.", "DBLP authors": ["Jason Gorski", "Darrin M. Hanna"], "year": 2019, "doi": "https://doi.org/10.1145/3340556", "OA papers": [{"PaperId": "https://openalex.org/W2988354469", "PaperTitle": "The FPOA, a Medium-grained Reconfigurable Architecture for High-level Synthesis", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oakland University": 2.0}, "Authors": ["Jason Gorski", "Darrin M. Hanna"]}]}, {"DBLP title": "A Design Flow Engine for the Support of Customized Dynamic High Level Synthesis Flows.", "DBLP authors": ["Marco Lattuada", "Fabrizio Ferrandi"], "year": 2019, "doi": "https://doi.org/10.1145/3356475", "OA papers": [{"PaperId": "https://openalex.org/W2984033006", "PaperTitle": "A Design Flow Engine for the Support of Customized Dynamic High Level Synthesis Flows", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 2.0}, "Authors": ["Marco Lattuada", "Fabrizio Ferrandi"]}]}, {"DBLP title": "FRoC 2.0: Automatic BRAM and Logic Testing to Enable Dynamic Voltage Scaling for FPGA Applications.", "DBLP authors": ["Ibrahim Ahmed", "Shuze Zhao", "James Meijers", "Olivier Trescases", "Vaughn Betz"], "year": 2019, "doi": "https://doi.org/10.1145/3354188", "OA papers": [{"PaperId": "https://openalex.org/W2972436488", "PaperTitle": "FRoC 2.0", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 5.0}, "Authors": ["Ibrahim Ahmed", "Shuze Zhao", "James Meijers", "Olivier Trescases", "Vaughn Betz"]}]}, {"DBLP title": "GraVF-M: Graph Processing System Generation for Multi-FPGA Platforms.", "DBLP authors": ["Nina Engelhardt", "Hayden Kwok-Hay So"], "year": 2019, "doi": "https://doi.org/10.1145/3357596", "OA papers": [{"PaperId": "https://openalex.org/W2980681317", "PaperTitle": "GraVF-M", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Hong Kong Pokfulam Road Hong Kong": 2.0}, "Authors": ["Nina Engelhardt", "Hayden K.-H. So"]}]}, {"DBLP title": "Unrolling Ternary Neural Networks.", "DBLP authors": ["Stephen Tridgell", "Martin Kumm", "Martin Hardieck", "David Boland", "Duncan J. M. Moss", "Peter Zipf", "Philip H. W. Leong"], "year": 2019, "doi": "https://doi.org/10.1145/3359983", "OA papers": [{"PaperId": "https://openalex.org/W2981240861", "PaperTitle": "Unrolling Ternary Neural Networks", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Sydney": 4.0, "Fulda University of Applied Sciences": 1.0, "University of Kassel": 2.0}, "Authors": ["Stephen Tridgell", "Martin Kumm", "Martin Hardieck", "David Boland", "Duncan Moss", "Peter Zipf", "Philip H. W. Leong"]}]}, {"DBLP title": "PIMap: A Flexible Framework for Improving LUT-Based Technology Mapping via Parallelized Iterative Optimization.", "DBLP authors": ["Gai Liu", "Zhiru Zhang"], "year": 2019, "doi": "https://doi.org/10.1145/3268344", "OA papers": [{"PaperId": "https://openalex.org/W2908839997", "PaperTitle": "PIMap", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Gai Liu", "Zhiru Zhang"]}]}, {"DBLP title": "FPGA-based Acceleration of FT Convolution for Pulsar Search Using OpenCL.", "DBLP authors": ["Haomiao Wang", "Prabu Thiagaraj", "Oliver Sinnen"], "year": 2019, "doi": "https://doi.org/10.1145/3268933", "OA papers": [{"PaperId": "https://openalex.org/W2963405438", "PaperTitle": "FPGA-based Acceleration of FT Convolution for Pulsar Search Using OpenCL", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Auckland": 2.0, "University of Manchester": 1.0}, "Authors": ["Haomiao Wang", "Prabu Thiagaraj", "Oliver Sinnen"]}]}, {"DBLP title": "Efficient Fine-grained Processor-logic Interactions on the Cache-coherent Zynq Platform.", "DBLP authors": ["Alexander Kroh", "Oliver Diessel"], "year": 2019, "doi": "https://doi.org/10.1145/3277506", "OA papers": [{"PaperId": "https://openalex.org/W2911076136", "PaperTitle": "Efficient Fine-grained Processor-logic Interactions on the Cache-coherent Zynq Platform", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Alexander Kroh", "Oliver Diessel"]}]}, {"DBLP title": "Loop Unrolling for Energy Efficiency in Low-Cost Field-Programmable Gate Arrays.", "DBLP authors": ["Naveen Kumar Dumpala", "Shivukumar B. Patil", "Daniel E. Holcomb", "Russell Tessier"], "year": 2019, "doi": "https://doi.org/10.1145/3289186", "OA papers": [{"PaperId": "https://openalex.org/W2912887622", "PaperTitle": "Loop Unrolling for Energy Efficiency in Low-Cost Field-Programmable Gate Arrays", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Massachusetts Amherst": 4.0}, "Authors": ["Naveen Kumar Dumpala", "Shivukumar B. Patil", "Daniel Holcomb", "Russell Tessier"]}]}]