begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright Â© 2008-2010 Intel Corporation  *  * Permission is hereby granted, free of charge, to any person obtaining a  * copy of this software and associated documentation files (the "Software"),  * to deal in the Software without restriction, including without limitation  * the rights to use, copy, modify, merge, publish, distribute, sublicense,  * and/or sell copies of the Software, and to permit persons to whom the  * Software is furnished to do so, subject to the following conditions:  *  * The above copyright notice and this permission notice (including the next  * paragraph) shall be included in all copies or substantial portions of the  * Software.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS  * IN THE SOFTWARE.  *  * Authors:  *    Eric Anholt<eric@anholt.net>  *    Zou Nan hai<nanhai.zou@intel.com>  *    Xiang Hai hao<haihao.xiang@intel.com>  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<dev/drm2/drmP.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/i915/i915_drv.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/i915/i915_drm.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/i915/intel_drv.h>
end_include

begin_include
include|#
directive|include
file|<sys/sched.h>
end_include

begin_include
include|#
directive|include
file|<sys/sf_buf.h>
end_include

begin_comment
comment|/*  * 965+ support PIPE_CONTROL commands, which provide finer grained control  * over cache flushing.  */
end_comment

begin_struct
struct|struct
name|pipe_control
block|{
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
decl_stmt|;
specifier|volatile
name|u32
modifier|*
name|cpu_page
decl_stmt|;
name|u32
name|gtt_offset
decl_stmt|;
block|}
struct|;
end_struct

begin_function
specifier|static
specifier|inline
name|int
name|ring_space
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|int
name|space
init|=
operator|(
name|ring
operator|->
name|head
operator|&
name|HEAD_ADDR
operator|)
operator|-
operator|(
name|ring
operator|->
name|tail
operator|+
name|I915_RING_FREE_SPACE
operator|)
decl_stmt|;
if|if
condition|(
name|space
operator|<
literal|0
condition|)
name|space
operator|+=
name|ring
operator|->
name|size
expr_stmt|;
return|return
name|space
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gen2_render_ring_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|invalidate_domains
parameter_list|,
name|u32
name|flush_domains
parameter_list|)
block|{
name|u32
name|cmd
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|cmd
operator|=
name|MI_FLUSH
expr_stmt|;
if|if
condition|(
operator|(
operator|(
name|invalidate_domains
operator||
name|flush_domains
operator|)
operator|&
name|I915_GEM_DOMAIN_RENDER
operator|)
operator|==
literal|0
condition|)
name|cmd
operator||=
name|MI_NO_WRITE_FLUSH
expr_stmt|;
if|if
condition|(
name|invalidate_domains
operator|&
name|I915_GEM_DOMAIN_SAMPLER
condition|)
name|cmd
operator||=
name|MI_READ_FLUSH
expr_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|cmd
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gen4_render_ring_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|invalidate_domains
parameter_list|,
name|u32
name|flush_domains
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|u32
name|cmd
decl_stmt|;
name|int
name|ret
decl_stmt|;
comment|/* 	 * read/write caches: 	 * 	 * I915_GEM_DOMAIN_RENDER is always invalidated, but is 	 * only flushed if MI_NO_WRITE_FLUSH is unset.  On 965, it is 	 * also flushed at 2d versus 3d pipeline switches. 	 * 	 * read-only caches: 	 * 	 * I915_GEM_DOMAIN_SAMPLER is flushed on pre-965 if 	 * MI_READ_FLUSH is set, and is always flushed on 965. 	 * 	 * I915_GEM_DOMAIN_COMMAND may not exist? 	 * 	 * I915_GEM_DOMAIN_INSTRUCTION, which exists on 965, is 	 * invalidated when MI_EXE_FLUSH is set. 	 * 	 * I915_GEM_DOMAIN_VERTEX, which exists on 965, is 	 * invalidated with every MI_FLUSH. 	 * 	 * TLBs: 	 * 	 * On 965, TLBs associated with I915_GEM_DOMAIN_COMMAND 	 * and I915_GEM_DOMAIN_CPU in are invalidated at PTE write and 	 * I915_GEM_DOMAIN_RENDER and I915_GEM_DOMAIN_SAMPLER 	 * are flushed at any MI_FLUSH. 	 */
name|cmd
operator|=
name|MI_FLUSH
operator||
name|MI_NO_WRITE_FLUSH
expr_stmt|;
if|if
condition|(
operator|(
name|invalidate_domains
operator||
name|flush_domains
operator|)
operator|&
name|I915_GEM_DOMAIN_RENDER
condition|)
name|cmd
operator|&=
operator|~
name|MI_NO_WRITE_FLUSH
expr_stmt|;
if|if
condition|(
name|invalidate_domains
operator|&
name|I915_GEM_DOMAIN_INSTRUCTION
condition|)
name|cmd
operator||=
name|MI_EXE_FLUSH
expr_stmt|;
if|if
condition|(
name|invalidate_domains
operator|&
name|I915_GEM_DOMAIN_COMMAND
operator|&&
operator|(
name|IS_G4X
argument_list|(
name|dev
argument_list|)
operator|||
name|IS_GEN5
argument_list|(
name|dev
argument_list|)
operator|)
condition|)
name|cmd
operator||=
name|MI_INVALIDATE_ISP
expr_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|cmd
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  * Emits a PIPE_CONTROL with a non-zero post-sync operation, for  * implementing two workarounds on gen6.  From section 1.4.7.1  * "PIPE_CONTROL" of the Sandy Bridge PRM volume 2 part 1:  *  * [DevSNB-C+{W/A}] Before any depth stall flush (including those  * produced by non-pipelined state commands), software needs to first  * send a PIPE_CONTROL with no bits set except Post-Sync Operation !=  * 0.  *  * [Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable  * =1, a PIPE_CONTROL with any non-zero post-sync-op is required.  *  * And the workaround for these two requires this workaround first:  *  * [Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent  * BEFORE the pipe-control with a post-sync op and no write-cache  * flushes.  *  * And this last workaround is tricky because of the requirements on  * that bit.  From section 1.4.7.2.3 "Stall" of the Sandy Bridge PRM  * volume 2 part 1:  *  *     "1 of the following must also be set:  *      - Render Target Cache Flush Enable ([12] of DW1)  *      - Depth Cache Flush Enable ([0] of DW1)  *      - Stall at Pixel Scoreboard ([1] of DW1)  *      - Depth Stall ([13] of DW1)  *      - Post-Sync Operation ([13] of DW1)  *      - Notify Enable ([8] of DW1)"  *  * The cache flushes require the workaround flush that triggered this  * one, so we can't use it.  Depth stall would trigger the same.  * Post-sync nonzero is what triggered this second workaround, so we  * can't use that one either.  Notify enable is IRQs, which aren't  * really our business.  That leaves only stall at scoreboard.  */
end_comment

begin_function
specifier|static
name|int
name|intel_emit_post_sync_nonzero_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|pipe_control
modifier|*
name|pc
init|=
name|ring
operator|->
name|private
decl_stmt|;
name|u32
name|scratch_addr
init|=
name|pc
operator|->
name|gtt_offset
operator|+
literal|128
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|6
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|GFX_OP_PIPE_CONTROL
argument_list|(
literal|5
argument_list|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|PIPE_CONTROL_CS_STALL
operator||
name|PIPE_CONTROL_STALL_AT_SCOREBOARD
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|scratch_addr
operator||
name|PIPE_CONTROL_GLOBAL_GTT
argument_list|)
expr_stmt|;
comment|/* address */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* low dword */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* high dword */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|6
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|GFX_OP_PIPE_CONTROL
argument_list|(
literal|5
argument_list|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|PIPE_CONTROL_QW_WRITE
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|scratch_addr
operator||
name|PIPE_CONTROL_GLOBAL_GTT
argument_list|)
expr_stmt|;
comment|/* address */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gen6_render_ring_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|invalidate_domains
parameter_list|,
name|u32
name|flush_domains
parameter_list|)
block|{
name|u32
name|flags
init|=
literal|0
decl_stmt|;
name|struct
name|pipe_control
modifier|*
name|pc
init|=
name|ring
operator|->
name|private
decl_stmt|;
name|u32
name|scratch_addr
init|=
name|pc
operator|->
name|gtt_offset
operator|+
literal|128
decl_stmt|;
name|int
name|ret
decl_stmt|;
comment|/* Force SNB workarounds for PIPE_CONTROL flushes */
name|ret
operator|=
name|intel_emit_post_sync_nonzero_flush
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
comment|/* Just flush everything.  Experiments have shown that reducing the 	 * number of bits based on the write domains has little performance 	 * impact. 	 */
if|if
condition|(
name|flush_domains
condition|)
block|{
name|flags
operator||=
name|PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_DEPTH_CACHE_FLUSH
expr_stmt|;
comment|/* 		 * Ensure that any following seqno writes only happen 		 * when the render cache is indeed flushed. 		 */
name|flags
operator||=
name|PIPE_CONTROL_CS_STALL
expr_stmt|;
block|}
if|if
condition|(
name|invalidate_domains
condition|)
block|{
name|flags
operator||=
name|PIPE_CONTROL_TLB_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_VF_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_CONST_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_STATE_CACHE_INVALIDATE
expr_stmt|;
comment|/* 		 * TLB invalidate requires a post-sync write. 		 */
name|flags
operator||=
name|PIPE_CONTROL_QW_WRITE
operator||
name|PIPE_CONTROL_CS_STALL
expr_stmt|;
block|}
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|GFX_OP_PIPE_CONTROL
argument_list|(
literal|4
argument_list|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|flags
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|scratch_addr
operator||
name|PIPE_CONTROL_GLOBAL_GTT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gen7_render_ring_cs_stall_wa
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|GFX_OP_PIPE_CONTROL
argument_list|(
literal|4
argument_list|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|PIPE_CONTROL_CS_STALL
operator||
name|PIPE_CONTROL_STALL_AT_SCOREBOARD
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gen7_render_ring_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|invalidate_domains
parameter_list|,
name|u32
name|flush_domains
parameter_list|)
block|{
name|u32
name|flags
init|=
literal|0
decl_stmt|;
name|struct
name|pipe_control
modifier|*
name|pc
init|=
name|ring
operator|->
name|private
decl_stmt|;
name|u32
name|scratch_addr
init|=
name|pc
operator|->
name|gtt_offset
operator|+
literal|128
decl_stmt|;
name|int
name|ret
decl_stmt|;
comment|/* 	 * Ensure that any following seqno writes only happen when the render 	 * cache is indeed flushed. 	 * 	 * Workaround: 4th PIPE_CONTROL command (except the ones with only 	 * read-cache invalidate bits set) must have the CS_STALL bit set. We 	 * don't try to be clever and just set it unconditionally. 	 */
name|flags
operator||=
name|PIPE_CONTROL_CS_STALL
expr_stmt|;
comment|/* Just flush everything.  Experiments have shown that reducing the 	 * number of bits based on the write domains has little performance 	 * impact. 	 */
if|if
condition|(
name|flush_domains
condition|)
block|{
name|flags
operator||=
name|PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_DEPTH_CACHE_FLUSH
expr_stmt|;
block|}
if|if
condition|(
name|invalidate_domains
condition|)
block|{
name|flags
operator||=
name|PIPE_CONTROL_TLB_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_VF_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_CONST_CACHE_INVALIDATE
expr_stmt|;
name|flags
operator||=
name|PIPE_CONTROL_STATE_CACHE_INVALIDATE
expr_stmt|;
comment|/* 		 * TLB invalidate requires a post-sync write. 		 */
name|flags
operator||=
name|PIPE_CONTROL_QW_WRITE
expr_stmt|;
comment|/* Workaround: we must issue a pipe_control with CS-stall bit 		 * set before a pipe_control command that has the state cache 		 * invalidate bit set. */
name|gen7_render_ring_cs_stall_wa
argument_list|(
name|ring
argument_list|)
expr_stmt|;
block|}
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|GFX_OP_PIPE_CONTROL
argument_list|(
literal|4
argument_list|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|flags
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|scratch_addr
operator||
name|PIPE_CONTROL_GLOBAL_GTT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ring_write_tail
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|value
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
decl_stmt|;
name|I915_WRITE_TAIL
argument_list|(
name|ring
argument_list|,
name|value
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|u32
name|intel_ring_get_active_head
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
decl_stmt|;
name|u32
name|acthd_reg
init|=
name|INTEL_INFO
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|4
condition|?
name|RING_ACTHD
argument_list|(
name|ring
operator|->
name|mmio_base
argument_list|)
else|:
name|ACTHD
decl_stmt|;
return|return
name|I915_READ
argument_list|(
name|acthd_reg
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|init_ring_common
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
init|=
name|ring
operator|->
name|obj
decl_stmt|;
name|int
name|ret
init|=
literal|0
decl_stmt|;
name|u32
name|head
decl_stmt|;
if|if
condition|(
name|HAS_FORCE_WAKE
argument_list|(
name|dev
argument_list|)
condition|)
name|gen6_gt_force_wake_get
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
comment|/* Stop the ring if it's running. */
name|I915_WRITE_CTL
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|I915_WRITE_HEAD
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|ring
operator|->
name|write_tail
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|head
operator|=
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
operator|&
name|HEAD_ADDR
expr_stmt|;
comment|/* G45 ring initialization fails to reset head to zero */
if|if
condition|(
name|head
operator|!=
literal|0
condition|)
block|{
name|DRM_DEBUG_KMS
argument_list|(
literal|"%s head not reset to zero "
literal|"ctl %08x head %08x tail %08x start %08x\n"
argument_list|,
name|ring
operator|->
name|name
argument_list|,
name|I915_READ_CTL
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_TAIL
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_START
argument_list|(
name|ring
argument_list|)
argument_list|)
expr_stmt|;
name|I915_WRITE_HEAD
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
operator|&
name|HEAD_ADDR
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"failed to set %s head to zero "
literal|"ctl %08x head %08x tail %08x start %08x\n"
argument_list|,
name|ring
operator|->
name|name
argument_list|,
name|I915_READ_CTL
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_TAIL
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_START
argument_list|(
name|ring
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Initialize the ring. This must happen _after_ we've cleared the ring 	 * registers with the above sequence (the readback of the HEAD registers 	 * also enforces ordering), otherwise the hw might lose the new ring 	 * register values. */
name|I915_WRITE_START
argument_list|(
name|ring
argument_list|,
name|obj
operator|->
name|gtt_offset
argument_list|)
expr_stmt|;
name|I915_WRITE_CTL
argument_list|(
name|ring
argument_list|,
operator|(
operator|(
name|ring
operator|->
name|size
operator|-
name|PAGE_SIZE
operator|)
operator|&
name|RING_NR_PAGES
operator|)
operator||
name|RING_VALID
argument_list|)
expr_stmt|;
comment|/* If the head is still not zero, the ring is dead */
if|if
condition|(
name|wait_for
argument_list|(
operator|(
name|I915_READ_CTL
argument_list|(
name|ring
argument_list|)
operator|&
name|RING_VALID
operator|)
operator|!=
literal|0
operator|&&
name|I915_READ_START
argument_list|(
name|ring
argument_list|)
operator|==
name|obj
operator|->
name|gtt_offset
operator|&&
operator|(
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
operator|&
name|HEAD_ADDR
operator|)
operator|==
literal|0
argument_list|,
literal|50
argument_list|)
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"%s initialization failed "
literal|"ctl %08x head %08x tail %08x start %08x\n"
argument_list|,
name|ring
operator|->
name|name
argument_list|,
name|I915_READ_CTL
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_TAIL
argument_list|(
name|ring
argument_list|)
argument_list|,
name|I915_READ_START
argument_list|(
name|ring
argument_list|)
argument_list|)
expr_stmt|;
name|ret
operator|=
operator|-
name|EIO
expr_stmt|;
goto|goto
name|out
goto|;
block|}
if|if
condition|(
operator|!
name|drm_core_check_feature
argument_list|(
name|ring
operator|->
name|dev
argument_list|,
name|DRIVER_MODESET
argument_list|)
condition|)
name|i915_kernel_lost_context
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
expr_stmt|;
else|else
block|{
name|ring
operator|->
name|head
operator|=
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
expr_stmt|;
name|ring
operator|->
name|tail
operator|=
name|I915_READ_TAIL
argument_list|(
name|ring
argument_list|)
operator|&
name|TAIL_ADDR
expr_stmt|;
name|ring
operator|->
name|space
operator|=
name|ring_space
argument_list|(
name|ring
argument_list|)
expr_stmt|;
name|ring
operator|->
name|last_retired_head
operator|=
operator|-
literal|1
expr_stmt|;
block|}
name|out
label|:
if|if
condition|(
name|HAS_FORCE_WAKE
argument_list|(
name|dev
argument_list|)
condition|)
name|gen6_gt_force_wake_put
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|init_pipe_control
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|pipe_control
modifier|*
name|pc
decl_stmt|;
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
decl_stmt|;
name|int
name|ret
decl_stmt|;
if|if
condition|(
name|ring
operator|->
name|private
condition|)
return|return
literal|0
return|;
name|pc
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|pc
argument_list|)
argument_list|,
name|DRM_I915_GEM
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|pc
condition|)
return|return
operator|-
name|ENOMEM
return|;
name|obj
operator|=
name|i915_gem_alloc_object
argument_list|(
name|ring
operator|->
name|dev
argument_list|,
literal|4096
argument_list|)
expr_stmt|;
if|if
condition|(
name|obj
operator|==
name|NULL
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Failed to allocate seqno page\n"
argument_list|)
expr_stmt|;
name|ret
operator|=
operator|-
name|ENOMEM
expr_stmt|;
goto|goto
name|err
goto|;
block|}
name|i915_gem_object_set_cache_level
argument_list|(
name|obj
argument_list|,
name|I915_CACHE_LLC
argument_list|)
expr_stmt|;
name|ret
operator|=
name|i915_gem_object_pin
argument_list|(
name|obj
argument_list|,
literal|4096
argument_list|,
name|true
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
goto|goto
name|err_unref
goto|;
name|pc
operator|->
name|gtt_offset
operator|=
name|obj
operator|->
name|gtt_offset
expr_stmt|;
name|pc
operator|->
name|cpu_page
operator|=
operator|(
name|uint32_t
operator|*
operator|)
name|kva_alloc
argument_list|(
name|PAGE_SIZE
argument_list|)
expr_stmt|;
if|if
condition|(
name|pc
operator|->
name|cpu_page
operator|==
name|NULL
condition|)
goto|goto
name|err_unpin
goto|;
name|pmap_qenter
argument_list|(
operator|(
name|uintptr_t
operator|)
name|pc
operator|->
name|cpu_page
argument_list|,
operator|&
name|obj
operator|->
name|pages
index|[
literal|0
index|]
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|pmap_invalidate_cache_range
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|pc
operator|->
name|cpu_page
argument_list|,
operator|(
name|vm_offset_t
operator|)
name|pc
operator|->
name|cpu_page
operator|+
name|PAGE_SIZE
argument_list|,
name|FALSE
argument_list|)
expr_stmt|;
name|pc
operator|->
name|obj
operator|=
name|obj
expr_stmt|;
name|ring
operator|->
name|private
operator|=
name|pc
expr_stmt|;
return|return
literal|0
return|;
name|err_unpin
label|:
name|i915_gem_object_unpin
argument_list|(
name|obj
argument_list|)
expr_stmt|;
name|err_unref
label|:
name|drm_gem_object_unreference
argument_list|(
operator|&
name|obj
operator|->
name|base
argument_list|)
expr_stmt|;
name|err
label|:
name|free
argument_list|(
name|pc
argument_list|,
name|DRM_I915_GEM
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|cleanup_pipe_control
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|pipe_control
modifier|*
name|pc
init|=
name|ring
operator|->
name|private
decl_stmt|;
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
decl_stmt|;
if|if
condition|(
operator|!
name|ring
operator|->
name|private
condition|)
return|return;
name|obj
operator|=
name|pc
operator|->
name|obj
expr_stmt|;
name|pmap_qremove
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|pc
operator|->
name|cpu_page
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|kva_free
argument_list|(
operator|(
name|uintptr_t
operator|)
name|pc
operator|->
name|cpu_page
argument_list|,
name|PAGE_SIZE
argument_list|)
expr_stmt|;
name|i915_gem_object_unpin
argument_list|(
name|obj
argument_list|)
expr_stmt|;
name|drm_gem_object_unreference
argument_list|(
operator|&
name|obj
operator|->
name|base
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|pc
argument_list|,
name|DRM_I915_GEM
argument_list|)
expr_stmt|;
name|ring
operator|->
name|private
operator|=
name|NULL
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|init_render_ring
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|ret
init|=
name|init_ring_common
argument_list|(
name|ring
argument_list|)
decl_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>
literal|3
condition|)
name|I915_WRITE
argument_list|(
name|MI_MODE
argument_list|,
name|_MASKED_BIT_ENABLE
argument_list|(
name|VS_TIMER_DISPATCH
argument_list|)
argument_list|)
expr_stmt|;
comment|/* We need to disable the AsyncFlip performance optimisations in order 	 * to use MI_WAIT_FOR_EVENT within the CS. It should already be 	 * programmed to '1' on all products. 	 */
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|6
condition|)
name|I915_WRITE
argument_list|(
name|MI_MODE
argument_list|,
name|_MASKED_BIT_ENABLE
argument_list|(
name|ASYNC_FLIP_PERF_DISABLE
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Required for the hardware to program scanline values for waiting */
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|==
literal|6
condition|)
name|I915_WRITE
argument_list|(
name|GFX_MODE
argument_list|,
name|_MASKED_BIT_ENABLE
argument_list|(
name|GFX_TLB_INVALIDATE_ALWAYS
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_GEN7
argument_list|(
name|dev
argument_list|)
condition|)
name|I915_WRITE
argument_list|(
name|GFX_MODE_GEN7
argument_list|,
name|_MASKED_BIT_DISABLE
argument_list|(
name|GFX_TLB_INVALIDATE_ALWAYS
argument_list|)
operator||
name|_MASKED_BIT_ENABLE
argument_list|(
name|GFX_REPLAY_MODE
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|5
condition|)
block|{
name|ret
operator|=
name|init_pipe_control
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
block|}
if|if
condition|(
name|IS_GEN6
argument_list|(
name|dev
argument_list|)
condition|)
block|{
comment|/* From the Sandybridge PRM, volume 1 part 3, page 24: 		 * "If this bit is set, STCunit will have LRA as replacement 		 *  policy. [...] This bit must be reset.  LRA replacement 		 *  policy is not supported." 		 */
name|I915_WRITE
argument_list|(
name|CACHE_MODE_0
argument_list|,
name|_MASKED_BIT_DISABLE
argument_list|(
name|CM0_STC_EVICT_DISABLE_LRA_SNB
argument_list|)
argument_list|)
expr_stmt|;
comment|/* This is not explicitly set for GEN6, so read the register. 		 * see intel_ring_mi_set_context() for why we care. 		 * TODO: consider explicitly setting the bit for GEN5 		 */
name|ring
operator|->
name|itlb_before_ctx_switch
operator|=
operator|!
operator|!
operator|(
name|I915_READ
argument_list|(
name|GFX_MODE
argument_list|)
operator|&
name|GFX_TLB_INVALIDATE_ALWAYS
operator|)
expr_stmt|;
block|}
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|6
condition|)
name|I915_WRITE
argument_list|(
name|INSTPM
argument_list|,
name|_MASKED_BIT_ENABLE
argument_list|(
name|INSTPM_FORCE_ORDERING
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|HAS_L3_GPU_CACHE
argument_list|(
name|dev
argument_list|)
condition|)
name|I915_WRITE_IMR
argument_list|(
name|ring
argument_list|,
operator|~
name|GEN6_RENDER_L3_PARITY_ERROR
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|render_ring_cleanup
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
if|if
condition|(
operator|!
name|ring
operator|->
name|private
condition|)
return|return;
if|if
condition|(
name|HAS_BROKEN_CS_TLB
argument_list|(
name|dev
argument_list|)
condition|)
name|drm_gem_object_unreference
argument_list|(
name|to_gem_object
argument_list|(
name|ring
operator|->
name|private
argument_list|)
argument_list|)
expr_stmt|;
name|cleanup_pipe_control
argument_list|(
name|ring
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|update_mboxes
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|mmio_offset
parameter_list|)
block|{
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_LOAD_REGISTER_IMM
argument_list|(
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|mmio_offset
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|outstanding_lazy_request
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/**  * gen6_add_request - Update the semaphore mailbox registers  *   * @ring - ring that is adding a request  * @seqno - return seqno stuck into the ring  *  * Update the mailbox registers in the *other* rings with the current seqno.  * This acts like a signal in the canonical semaphore.  */
end_comment

begin_function
specifier|static
name|int
name|gen6_add_request
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|u32
name|mbox1_reg
decl_stmt|;
name|u32
name|mbox2_reg
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|10
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|mbox1_reg
operator|=
name|ring
operator|->
name|signal_mbox
index|[
literal|0
index|]
expr_stmt|;
name|mbox2_reg
operator|=
name|ring
operator|->
name|signal_mbox
index|[
literal|1
index|]
expr_stmt|;
name|update_mboxes
argument_list|(
name|ring
argument_list|,
name|mbox1_reg
argument_list|)
expr_stmt|;
name|update_mboxes
argument_list|(
name|ring
argument_list|,
name|mbox2_reg
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_STORE_DWORD_INDEX
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|I915_GEM_HWS_INDEX
operator|<<
name|MI_STORE_DWORD_INDEX_SHIFT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|outstanding_lazy_request
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_USER_INTERRUPT
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  * intel_ring_sync - sync the waiter to the signaller on seqno  *  * @waiter - ring that is waiting  * @signaller - ring which has, or will signal  * @seqno - seqno which the waiter will block on  */
end_comment

begin_function
specifier|static
name|int
name|gen6_ring_sync
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|waiter
parameter_list|,
name|struct
name|intel_ring_buffer
modifier|*
name|signaller
parameter_list|,
name|u32
name|seqno
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|u32
name|dw1
init|=
name|MI_SEMAPHORE_MBOX
operator||
name|MI_SEMAPHORE_COMPARE
operator||
name|MI_SEMAPHORE_REGISTER
decl_stmt|;
comment|/* Throughout all of the GEM code, seqno passed implies our current 	 * seqno is>= the last seqno executed. However for hardware the 	 * comparison is strictly greater than. 	 */
name|seqno
operator|-=
literal|1
expr_stmt|;
name|WARN_ON
argument_list|(
name|signaller
operator|->
name|semaphore_register
index|[
name|waiter
operator|->
name|id
index|]
operator|==
name|MI_SEMAPHORE_SYNC_INVALID
argument_list|)
expr_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|waiter
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|waiter
argument_list|,
name|dw1
operator||
name|signaller
operator|->
name|semaphore_register
index|[
name|waiter
operator|->
name|id
index|]
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|waiter
argument_list|,
name|seqno
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|waiter
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|waiter
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|waiter
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_define
define|#
directive|define
name|PIPE_CONTROL_FLUSH
parameter_list|(
name|ring__
parameter_list|,
name|addr__
parameter_list|)
define|\
value|do {									\ 	intel_ring_emit(ring__, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE |		\ 		 PIPE_CONTROL_DEPTH_STALL);				\ 	intel_ring_emit(ring__, (addr__) | PIPE_CONTROL_GLOBAL_GTT);			\ 	intel_ring_emit(ring__, 0);							\ 	intel_ring_emit(ring__, 0);							\ } while (0)
end_define

begin_function
specifier|static
name|int
name|pc_render_add_request
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|pipe_control
modifier|*
name|pc
init|=
name|ring
operator|->
name|private
decl_stmt|;
name|u32
name|scratch_addr
init|=
name|pc
operator|->
name|gtt_offset
operator|+
literal|128
decl_stmt|;
name|int
name|ret
decl_stmt|;
comment|/* For Ironlake, MI_USER_INTERRUPT was deprecated and apparently 	 * incoherent with writes to memory, i.e. completely fubar, 	 * so we need to use PIPE_NOTIFY instead. 	 * 	 * However, we also need to workaround the qword write 	 * incoherence by flushing the 6 PIPE_NOTIFY buffers out to 	 * memory before requesting an interrupt. 	 */
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|32
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|GFX_OP_PIPE_CONTROL
argument_list|(
literal|4
argument_list|)
operator||
name|PIPE_CONTROL_QW_WRITE
operator||
name|PIPE_CONTROL_WRITE_FLUSH
operator||
name|PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|pc
operator|->
name|gtt_offset
operator||
name|PIPE_CONTROL_GLOBAL_GTT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|outstanding_lazy_request
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|PIPE_CONTROL_FLUSH
argument_list|(
name|ring
argument_list|,
name|scratch_addr
argument_list|)
expr_stmt|;
name|scratch_addr
operator|+=
literal|128
expr_stmt|;
comment|/* write to separate cachelines */
name|PIPE_CONTROL_FLUSH
argument_list|(
name|ring
argument_list|,
name|scratch_addr
argument_list|)
expr_stmt|;
name|scratch_addr
operator|+=
literal|128
expr_stmt|;
name|PIPE_CONTROL_FLUSH
argument_list|(
name|ring
argument_list|,
name|scratch_addr
argument_list|)
expr_stmt|;
name|scratch_addr
operator|+=
literal|128
expr_stmt|;
name|PIPE_CONTROL_FLUSH
argument_list|(
name|ring
argument_list|,
name|scratch_addr
argument_list|)
expr_stmt|;
name|scratch_addr
operator|+=
literal|128
expr_stmt|;
name|PIPE_CONTROL_FLUSH
argument_list|(
name|ring
argument_list|,
name|scratch_addr
argument_list|)
expr_stmt|;
name|scratch_addr
operator|+=
literal|128
expr_stmt|;
name|PIPE_CONTROL_FLUSH
argument_list|(
name|ring
argument_list|,
name|scratch_addr
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|GFX_OP_PIPE_CONTROL
argument_list|(
literal|4
argument_list|)
operator||
name|PIPE_CONTROL_QW_WRITE
operator||
name|PIPE_CONTROL_WRITE_FLUSH
operator||
name|PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
operator||
name|PIPE_CONTROL_NOTIFY
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|pc
operator|->
name|gtt_offset
operator||
name|PIPE_CONTROL_GLOBAL_GTT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|outstanding_lazy_request
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|u32
name|gen6_ring_get_seqno
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|bool
name|lazy_coherency
parameter_list|)
block|{
comment|/* Workaround to force correct ordering between irq and seqno writes on 	 * ivb (and maybe also on snb) by reading from a CS register (like 	 * ACTHD) before reading the status page. */
if|if
condition|(
operator|!
name|lazy_coherency
condition|)
name|intel_ring_get_active_head
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
name|intel_read_status_page
argument_list|(
name|ring
argument_list|,
name|I915_GEM_HWS_INDEX
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|u32
name|ring_get_seqno
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|bool
name|lazy_coherency
parameter_list|)
block|{
return|return
name|intel_read_status_page
argument_list|(
name|ring
argument_list|,
name|I915_GEM_HWS_INDEX
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|u32
name|pc_render_get_seqno
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|bool
name|lazy_coherency
parameter_list|)
block|{
name|struct
name|pipe_control
modifier|*
name|pc
init|=
name|ring
operator|->
name|private
decl_stmt|;
return|return
name|pc
operator|->
name|cpu_page
index|[
literal|0
index|]
return|;
block|}
end_function

begin_function
specifier|static
name|bool
name|gen5_ring_get_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
if|if
condition|(
operator|!
name|dev
operator|->
name|irq_enabled
condition|)
return|return
name|false
return|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|irq_refcount
operator|++
operator|==
literal|0
condition|)
block|{
name|dev_priv
operator|->
name|gt_irq_mask
operator|&=
operator|~
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE
argument_list|(
name|GTIMR
argument_list|,
name|dev_priv
operator|->
name|gt_irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|GTIMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
return|return
name|true
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|gen5_ring_put_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
operator|--
name|ring
operator|->
name|irq_refcount
operator|==
literal|0
condition|)
block|{
name|dev_priv
operator|->
name|gt_irq_mask
operator||=
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE
argument_list|(
name|GTIMR
argument_list|,
name|dev_priv
operator|->
name|gt_irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|GTIMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|bool
name|i9xx_ring_get_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
if|if
condition|(
operator|!
name|dev
operator|->
name|irq_enabled
condition|)
return|return
name|false
return|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|irq_refcount
operator|++
operator|==
literal|0
condition|)
block|{
name|dev_priv
operator|->
name|irq_mask
operator|&=
operator|~
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE
argument_list|(
name|IMR
argument_list|,
name|dev_priv
operator|->
name|irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|IMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
return|return
name|true
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|i9xx_ring_put_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
operator|--
name|ring
operator|->
name|irq_refcount
operator|==
literal|0
condition|)
block|{
name|dev_priv
operator|->
name|irq_mask
operator||=
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE
argument_list|(
name|IMR
argument_list|,
name|dev_priv
operator|->
name|irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|IMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|bool
name|i8xx_ring_get_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
if|if
condition|(
operator|!
name|dev
operator|->
name|irq_enabled
condition|)
return|return
name|false
return|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|irq_refcount
operator|++
operator|==
literal|0
condition|)
block|{
name|dev_priv
operator|->
name|irq_mask
operator|&=
operator|~
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE16
argument_list|(
name|IMR
argument_list|,
name|dev_priv
operator|->
name|irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ16
argument_list|(
name|IMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
return|return
name|true
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|i8xx_ring_put_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
operator|--
name|ring
operator|->
name|irq_refcount
operator|==
literal|0
condition|)
block|{
name|dev_priv
operator|->
name|irq_mask
operator||=
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE16
argument_list|(
name|IMR
argument_list|,
name|dev_priv
operator|->
name|irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ16
argument_list|(
name|IMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|intel_ring_setup_status_page
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
decl_stmt|;
name|u32
name|mmio
init|=
literal|0
decl_stmt|;
comment|/* The ring status page addresses are no longer next to the rest of 	 * the ring registers as of gen7. 	 */
if|if
condition|(
name|IS_GEN7
argument_list|(
name|dev
argument_list|)
condition|)
block|{
switch|switch
condition|(
name|ring
operator|->
name|id
condition|)
block|{
case|case
name|RCS
case|:
name|mmio
operator|=
name|RENDER_HWS_PGA_GEN7
expr_stmt|;
break|break;
case|case
name|BCS
case|:
name|mmio
operator|=
name|BLT_HWS_PGA_GEN7
expr_stmt|;
break|break;
case|case
name|VCS
case|:
name|mmio
operator|=
name|BSD_HWS_PGA_GEN7
expr_stmt|;
break|break;
block|}
block|}
elseif|else
if|if
condition|(
name|IS_GEN6
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
condition|)
block|{
name|mmio
operator|=
name|RING_HWS_PGA_GEN6
argument_list|(
name|ring
operator|->
name|mmio_base
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|mmio
operator|=
name|RING_HWS_PGA
argument_list|(
name|ring
operator|->
name|mmio_base
argument_list|)
expr_stmt|;
block|}
name|I915_WRITE
argument_list|(
name|mmio
argument_list|,
operator|(
name|u32
operator|)
name|ring
operator|->
name|status_page
operator|.
name|gfx_addr
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|mmio
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|bsd_ring_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|invalidate_domains
parameter_list|,
name|u32
name|flush_domains
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_FLUSH
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|i9xx_add_request
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_STORE_DWORD_INDEX
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|I915_GEM_HWS_INDEX
operator|<<
name|MI_STORE_DWORD_INDEX_SHIFT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|outstanding_lazy_request
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_USER_INTERRUPT
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|bool
name|gen6_ring_get_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
if|if
condition|(
operator|!
name|dev
operator|->
name|irq_enabled
condition|)
return|return
name|false
return|;
comment|/* It looks like we need to prevent the gt from suspending while waiting 	 * for an notifiy irq, otherwise irqs seem to get lost on at least the 	 * blt/bsd rings on ivb. */
name|gen6_gt_force_wake_get
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|irq_refcount
operator|++
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|HAS_L3_GPU_CACHE
argument_list|(
name|dev
argument_list|)
operator|&&
name|ring
operator|->
name|id
operator|==
name|RCS
condition|)
name|I915_WRITE_IMR
argument_list|(
name|ring
argument_list|,
operator|~
operator|(
name|ring
operator|->
name|irq_enable_mask
operator||
name|GEN6_RENDER_L3_PARITY_ERROR
operator|)
argument_list|)
expr_stmt|;
else|else
name|I915_WRITE_IMR
argument_list|(
name|ring
argument_list|,
operator|~
name|ring
operator|->
name|irq_enable_mask
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|gt_irq_mask
operator|&=
operator|~
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE
argument_list|(
name|GTIMR
argument_list|,
name|dev_priv
operator|->
name|gt_irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|GTIMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
return|return
name|true
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|gen6_ring_put_irq
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|mtx_lock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
if|if
condition|(
operator|--
name|ring
operator|->
name|irq_refcount
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|HAS_L3_GPU_CACHE
argument_list|(
name|dev
argument_list|)
operator|&&
name|ring
operator|->
name|id
operator|==
name|RCS
condition|)
name|I915_WRITE_IMR
argument_list|(
name|ring
argument_list|,
operator|~
name|GEN6_RENDER_L3_PARITY_ERROR
argument_list|)
expr_stmt|;
else|else
name|I915_WRITE_IMR
argument_list|(
name|ring
argument_list|,
operator|~
literal|0
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|gt_irq_mask
operator||=
name|ring
operator|->
name|irq_enable_mask
expr_stmt|;
name|I915_WRITE
argument_list|(
name|GTIMR
argument_list|,
name|dev_priv
operator|->
name|gt_irq_mask
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|GTIMR
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock
argument_list|(
operator|&
name|dev_priv
operator|->
name|irq_lock
argument_list|)
expr_stmt|;
name|gen6_gt_force_wake_put
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|i965_dispatch_execbuffer
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|offset
parameter_list|,
name|u32
name|length
parameter_list|,
name|unsigned
name|flags
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_BATCH_BUFFER_START
operator||
name|MI_BATCH_GTT
operator||
operator|(
name|flags
operator|&
name|I915_DISPATCH_SECURE
condition|?
literal|0
else|:
name|MI_BATCH_NON_SECURE_I965
operator|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|offset
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* Just userspace ABI convention to limit the wa batch bo to a resonable size */
end_comment

begin_define
define|#
directive|define
name|I830_BATCH_LIMIT
value|(256*1024)
end_define

begin_function
specifier|static
name|int
name|i830_dispatch_execbuffer
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|offset
parameter_list|,
name|u32
name|len
parameter_list|,
name|unsigned
name|flags
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
if|if
condition|(
name|flags
operator|&
name|I915_DISPATCH_PINNED
condition|)
block|{
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_BATCH_BUFFER
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|offset
operator||
operator|(
name|flags
operator|&
name|I915_DISPATCH_SECURE
condition|?
literal|0
else|:
name|MI_BATCH_NON_SECURE
operator|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|offset
operator|+
name|len
operator|-
literal|8
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
init|=
name|ring
operator|->
name|private
decl_stmt|;
name|u32
name|cs_offset
init|=
name|obj
operator|->
name|gtt_offset
decl_stmt|;
if|if
condition|(
name|len
operator|>
name|I830_BATCH_LIMIT
condition|)
return|return
operator|-
name|ENOSPC
return|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|9
operator|+
literal|3
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
comment|/* Blit the batch (which has now all relocs applied) to the stable batch 		 * scratch bo area (so that the CS never stumbles over its tlb 		 * invalidation bug) ... */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|XY_SRC_COPY_BLT_CMD
operator||
name|XY_SRC_COPY_BLT_WRITE_ALPHA
operator||
name|XY_SRC_COPY_BLT_WRITE_RGB
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|BLT_DEPTH_32
operator||
name|BLT_ROP_GXCOPY
operator||
literal|4096
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
operator|(
name|DIV_ROUND_UP
argument_list|(
name|len
argument_list|,
literal|4096
argument_list|)
operator|<<
literal|16
operator|)
operator||
literal|1024
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|cs_offset
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|4096
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|offset
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_FLUSH
argument_list|)
expr_stmt|;
comment|/* ... and execute it. */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_BATCH_BUFFER
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|cs_offset
operator||
operator|(
name|flags
operator|&
name|I915_DISPATCH_SECURE
condition|?
literal|0
else|:
name|MI_BATCH_NON_SECURE
operator|)
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|cs_offset
operator|+
name|len
operator|-
literal|8
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|i915_dispatch_execbuffer
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|offset
parameter_list|,
name|u32
name|len
parameter_list|,
name|unsigned
name|flags
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_BATCH_BUFFER_START
operator||
name|MI_BATCH_GTT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|offset
operator||
operator|(
name|flags
operator|&
name|I915_DISPATCH_SECURE
condition|?
literal|0
else|:
name|MI_BATCH_NON_SECURE
operator|)
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|cleanup_status_page
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
decl_stmt|;
name|obj
operator|=
name|ring
operator|->
name|status_page
operator|.
name|obj
expr_stmt|;
if|if
condition|(
name|obj
operator|==
name|NULL
condition|)
return|return;
name|pmap_qremove
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|ring
operator|->
name|status_page
operator|.
name|page_addr
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|kva_free
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|ring
operator|->
name|status_page
operator|.
name|page_addr
argument_list|,
name|PAGE_SIZE
argument_list|)
expr_stmt|;
name|i915_gem_object_unpin
argument_list|(
name|obj
argument_list|)
expr_stmt|;
name|drm_gem_object_unreference
argument_list|(
operator|&
name|obj
operator|->
name|base
argument_list|)
expr_stmt|;
name|ring
operator|->
name|status_page
operator|.
name|obj
operator|=
name|NULL
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|init_status_page
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|obj
operator|=
name|i915_gem_alloc_object
argument_list|(
name|dev
argument_list|,
literal|4096
argument_list|)
expr_stmt|;
if|if
condition|(
name|obj
operator|==
name|NULL
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Failed to allocate status page\n"
argument_list|)
expr_stmt|;
name|ret
operator|=
operator|-
name|ENOMEM
expr_stmt|;
goto|goto
name|err
goto|;
block|}
name|i915_gem_object_set_cache_level
argument_list|(
name|obj
argument_list|,
name|I915_CACHE_LLC
argument_list|)
expr_stmt|;
name|ret
operator|=
name|i915_gem_object_pin
argument_list|(
name|obj
argument_list|,
literal|4096
argument_list|,
name|true
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
operator|!=
literal|0
condition|)
block|{
goto|goto
name|err_unref
goto|;
block|}
name|ring
operator|->
name|status_page
operator|.
name|gfx_addr
operator|=
name|obj
operator|->
name|gtt_offset
expr_stmt|;
name|ring
operator|->
name|status_page
operator|.
name|page_addr
operator|=
operator|(
name|void
operator|*
operator|)
name|kva_alloc
argument_list|(
name|PAGE_SIZE
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|status_page
operator|.
name|page_addr
operator|==
name|NULL
condition|)
block|{
name|ret
operator|=
operator|-
name|ENOMEM
expr_stmt|;
goto|goto
name|err_unpin
goto|;
block|}
name|pmap_qenter
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|ring
operator|->
name|status_page
operator|.
name|page_addr
argument_list|,
operator|&
name|obj
operator|->
name|pages
index|[
literal|0
index|]
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|pmap_invalidate_cache_range
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|ring
operator|->
name|status_page
operator|.
name|page_addr
argument_list|,
operator|(
name|vm_offset_t
operator|)
name|ring
operator|->
name|status_page
operator|.
name|page_addr
operator|+
name|PAGE_SIZE
argument_list|,
name|FALSE
argument_list|)
expr_stmt|;
name|ring
operator|->
name|status_page
operator|.
name|obj
operator|=
name|obj
expr_stmt|;
name|memset
argument_list|(
name|ring
operator|->
name|status_page
operator|.
name|page_addr
argument_list|,
literal|0
argument_list|,
name|PAGE_SIZE
argument_list|)
expr_stmt|;
name|intel_ring_setup_status_page
argument_list|(
name|ring
argument_list|)
expr_stmt|;
name|DRM_DEBUG_DRIVER
argument_list|(
literal|"%s hws offset: 0x%08x\n"
argument_list|,
name|ring
operator|->
name|name
argument_list|,
name|ring
operator|->
name|status_page
operator|.
name|gfx_addr
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
name|err_unpin
label|:
name|i915_gem_object_unpin
argument_list|(
name|obj
argument_list|)
expr_stmt|;
name|err_unref
label|:
name|drm_gem_object_unreference
argument_list|(
operator|&
name|obj
operator|->
name|base
argument_list|)
expr_stmt|;
name|err
label|:
return|return
name|ret
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|init_phys_hws_pga
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
decl_stmt|;
name|u32
name|addr
decl_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|status_page_dmah
condition|)
block|{
name|dev_priv
operator|->
name|status_page_dmah
operator|=
name|drm_pci_alloc
argument_list|(
name|ring
operator|->
name|dev
argument_list|,
name|PAGE_SIZE
argument_list|,
name|PAGE_SIZE
argument_list|,
name|BUS_SPACE_MAXADDR
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|status_page_dmah
condition|)
return|return
operator|-
name|ENOMEM
return|;
block|}
name|addr
operator|=
name|dev_priv
operator|->
name|status_page_dmah
operator|->
name|busaddr
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|4
condition|)
name|addr
operator||=
operator|(
name|dev_priv
operator|->
name|status_page_dmah
operator|->
name|busaddr
operator|>>
literal|28
operator|)
operator|&
literal|0xf0
expr_stmt|;
name|I915_WRITE
argument_list|(
name|HWS_PGA
argument_list|,
name|addr
argument_list|)
expr_stmt|;
name|ring
operator|->
name|status_page
operator|.
name|page_addr
operator|=
name|dev_priv
operator|->
name|status_page_dmah
operator|->
name|vaddr
expr_stmt|;
name|memset
argument_list|(
name|ring
operator|->
name|status_page
operator|.
name|page_addr
argument_list|,
literal|0
argument_list|,
name|PAGE_SIZE
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|intel_init_ring_buffer
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
decl_stmt|;
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ring
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
name|INIT_LIST_HEAD
argument_list|(
operator|&
name|ring
operator|->
name|active_list
argument_list|)
expr_stmt|;
name|INIT_LIST_HEAD
argument_list|(
operator|&
name|ring
operator|->
name|request_list
argument_list|)
expr_stmt|;
name|ring
operator|->
name|size
operator|=
literal|32
operator|*
name|PAGE_SIZE
expr_stmt|;
name|memset
argument_list|(
name|ring
operator|->
name|sync_seqno
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
name|ring
operator|->
name|sync_seqno
argument_list|)
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|__linux__
name|init_waitqueue_head
argument_list|(
operator|&
name|ring
operator|->
name|irq_queue
argument_list|)
expr_stmt|;
endif|#
directive|endif
if|if
condition|(
name|I915_NEED_GFX_HWS
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|ret
operator|=
name|init_status_page
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
block|}
else|else
block|{
name|BUG_ON
argument_list|(
name|ring
operator|->
name|id
operator|!=
name|RCS
argument_list|)
expr_stmt|;
name|ret
operator|=
name|init_phys_hws_pga
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
block|}
name|obj
operator|=
name|i915_gem_alloc_object
argument_list|(
name|dev
argument_list|,
name|ring
operator|->
name|size
argument_list|)
expr_stmt|;
if|if
condition|(
name|obj
operator|==
name|NULL
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Failed to allocate ringbuffer\n"
argument_list|)
expr_stmt|;
name|ret
operator|=
operator|-
name|ENOMEM
expr_stmt|;
goto|goto
name|err_hws
goto|;
block|}
name|ring
operator|->
name|obj
operator|=
name|obj
expr_stmt|;
name|ret
operator|=
name|i915_gem_object_pin
argument_list|(
name|obj
argument_list|,
name|PAGE_SIZE
argument_list|,
name|true
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
goto|goto
name|err_unref
goto|;
name|ret
operator|=
name|i915_gem_object_set_to_gtt_domain
argument_list|(
name|obj
argument_list|,
name|true
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
goto|goto
name|err_unpin
goto|;
name|ring
operator|->
name|virtual_start
operator|=
name|pmap_mapdev_attr
argument_list|(
name|dev_priv
operator|->
name|mm
operator|.
name|gtt
operator|->
name|gma_bus_addr
operator|+
name|obj
operator|->
name|gtt_offset
argument_list|,
name|ring
operator|->
name|size
argument_list|,
name|VM_MEMATTR_WRITE_COMBINING
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|virtual_start
operator|==
name|NULL
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Failed to map ringbuffer.\n"
argument_list|)
expr_stmt|;
name|ret
operator|=
operator|-
name|EINVAL
expr_stmt|;
goto|goto
name|err_unpin
goto|;
block|}
name|ret
operator|=
name|ring
operator|->
name|init
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
goto|goto
name|err_unmap
goto|;
comment|/* Workaround an erratum on the i830 which causes a hang if 	 * the TAIL pointer points to within the last 2 cachelines 	 * of the buffer. 	 */
name|ring
operator|->
name|effective_size
operator|=
name|ring
operator|->
name|size
expr_stmt|;
if|if
condition|(
name|IS_I830
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
operator|||
name|IS_845G
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
condition|)
name|ring
operator|->
name|effective_size
operator|-=
literal|128
expr_stmt|;
return|return
literal|0
return|;
name|err_unmap
label|:
name|pmap_unmapdev
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|ring
operator|->
name|virtual_start
argument_list|,
name|ring
operator|->
name|size
argument_list|)
expr_stmt|;
name|err_unpin
label|:
name|i915_gem_object_unpin
argument_list|(
name|obj
argument_list|)
expr_stmt|;
name|err_unref
label|:
name|drm_gem_object_unreference
argument_list|(
operator|&
name|obj
operator|->
name|base
argument_list|)
expr_stmt|;
name|ring
operator|->
name|obj
operator|=
name|NULL
expr_stmt|;
name|err_hws
label|:
name|cleanup_status_page
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_function
name|void
name|intel_cleanup_ring_buffer
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
decl_stmt|;
name|int
name|ret
decl_stmt|;
if|if
condition|(
name|ring
operator|->
name|obj
operator|==
name|NULL
condition|)
return|return;
comment|/* Disable the ring buffer. The ring must be idle at this point */
name|dev_priv
operator|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
expr_stmt|;
name|ret
operator|=
name|intel_ring_idle
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
name|DRM_ERROR
argument_list|(
literal|"failed to quiesce %s whilst cleaning up: %d\n"
argument_list|,
name|ring
operator|->
name|name
argument_list|,
name|ret
argument_list|)
expr_stmt|;
name|I915_WRITE_CTL
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|pmap_unmapdev
argument_list|(
operator|(
name|vm_offset_t
operator|)
name|ring
operator|->
name|virtual_start
argument_list|,
name|ring
operator|->
name|size
argument_list|)
expr_stmt|;
name|i915_gem_object_unpin
argument_list|(
name|ring
operator|->
name|obj
argument_list|)
expr_stmt|;
name|drm_gem_object_unreference
argument_list|(
operator|&
name|ring
operator|->
name|obj
operator|->
name|base
argument_list|)
expr_stmt|;
name|ring
operator|->
name|obj
operator|=
name|NULL
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|cleanup
condition|)
name|ring
operator|->
name|cleanup
argument_list|(
name|ring
argument_list|)
expr_stmt|;
name|cleanup_status_page
argument_list|(
name|ring
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|intel_ring_wait_seqno
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|seqno
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|i915_wait_seqno
argument_list|(
name|ring
argument_list|,
name|seqno
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|ret
condition|)
name|i915_gem_retire_requests_ring
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|intel_ring_wait_request
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|int
name|n
parameter_list|)
block|{
name|struct
name|drm_i915_gem_request
modifier|*
name|request
decl_stmt|;
name|u32
name|seqno
init|=
literal|0
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|i915_gem_retire_requests_ring
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|last_retired_head
operator|!=
operator|-
literal|1
condition|)
block|{
name|ring
operator|->
name|head
operator|=
name|ring
operator|->
name|last_retired_head
expr_stmt|;
name|ring
operator|->
name|last_retired_head
operator|=
operator|-
literal|1
expr_stmt|;
name|ring
operator|->
name|space
operator|=
name|ring_space
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|space
operator|>=
name|n
condition|)
return|return
literal|0
return|;
block|}
name|list_for_each_entry
argument_list|(
argument|request
argument_list|,
argument|&ring->request_list
argument_list|,
argument|list
argument_list|)
block|{
name|int
name|space
decl_stmt|;
if|if
condition|(
name|request
operator|->
name|tail
operator|==
operator|-
literal|1
condition|)
continue|continue;
name|space
operator|=
name|request
operator|->
name|tail
operator|-
operator|(
name|ring
operator|->
name|tail
operator|+
name|I915_RING_FREE_SPACE
operator|)
expr_stmt|;
if|if
condition|(
name|space
operator|<
literal|0
condition|)
name|space
operator|+=
name|ring
operator|->
name|size
expr_stmt|;
if|if
condition|(
name|space
operator|>=
name|n
condition|)
block|{
name|seqno
operator|=
name|request
operator|->
name|seqno
expr_stmt|;
break|break;
block|}
comment|/* Consume this request in case we need more space than 		 * is available and so need to prevent a race between 		 * updating last_retired_head and direct reads of 		 * I915_RING_HEAD. It also provides a nice sanity check. 		 */
name|request
operator|->
name|tail
operator|=
operator|-
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|seqno
operator|==
literal|0
condition|)
return|return
operator|-
name|ENOSPC
return|;
name|ret
operator|=
name|intel_ring_wait_seqno
argument_list|(
name|ring
argument_list|,
name|seqno
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
if|if
condition|(
name|WARN_ON
argument_list|(
name|ring
operator|->
name|last_retired_head
operator|==
operator|-
literal|1
argument_list|)
condition|)
return|return
operator|-
name|ENOSPC
return|;
name|ring
operator|->
name|head
operator|=
name|ring
operator|->
name|last_retired_head
expr_stmt|;
name|ring
operator|->
name|last_retired_head
operator|=
operator|-
literal|1
expr_stmt|;
name|ring
operator|->
name|space
operator|=
name|ring_space
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|WARN_ON
argument_list|(
name|ring
operator|->
name|space
operator|<
name|n
argument_list|)
condition|)
return|return
operator|-
name|ENOSPC
return|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ring_wait_for_space
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|int
name|n
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|ring
operator|->
name|dev
decl_stmt|;
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|unsigned
name|long
name|end
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_wait_request
argument_list|(
name|ring
argument_list|,
name|n
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
operator|!=
operator|-
name|ENOSPC
condition|)
return|return
name|ret
return|;
name|CTR1
argument_list|(
name|KTR_DRM
argument_list|,
literal|"ring_wait_begin %s"
argument_list|,
name|ring
operator|->
name|name
argument_list|)
expr_stmt|;
comment|/* With GEM the hangcheck timer should kick us out of the loop, 	 * leaving it early runs the risk of corrupting GEM state (due 	 * to running on almost untested codepaths). But on resume 	 * timers don't work yet, so prevent a complete hang in that 	 * case by choosing an insanely large timeout. */
name|end
operator|=
name|jiffies
operator|+
literal|60
operator|*
name|HZ
expr_stmt|;
do|do
block|{
name|ring
operator|->
name|head
operator|=
name|I915_READ_HEAD
argument_list|(
name|ring
argument_list|)
expr_stmt|;
name|ring
operator|->
name|space
operator|=
name|ring_space
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|space
operator|>=
name|n
condition|)
block|{
name|CTR1
argument_list|(
name|KTR_DRM
argument_list|,
literal|"ring_wait_end %s"
argument_list|,
name|ring
operator|->
name|name
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
if|if
condition|(
name|dev
operator|->
name|primary
operator|->
name|master
condition|)
block|{
name|struct
name|drm_i915_master_private
modifier|*
name|master_priv
init|=
name|dev
operator|->
name|primary
operator|->
name|master
operator|->
name|driver_priv
decl_stmt|;
if|if
condition|(
name|master_priv
operator|->
name|sarea_priv
condition|)
name|master_priv
operator|->
name|sarea_priv
operator|->
name|perf_boxes
operator||=
name|I915_BOX_WAIT
expr_stmt|;
block|}
name|DRM_MSLEEP
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|ret
operator|=
name|i915_gem_check_wedge
argument_list|(
name|dev_priv
argument_list|,
name|dev_priv
operator|->
name|mm
operator|.
name|interruptible
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
block|{
name|CTR1
argument_list|(
name|KTR_DRM
argument_list|,
literal|"ring_wait_end %s wedged"
argument_list|,
name|ring
operator|->
name|name
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
block|}
do|while
condition|(
operator|!
name|time_after
argument_list|(
name|jiffies
argument_list|,
name|end
argument_list|)
condition|)
do|;
name|CTR1
argument_list|(
name|KTR_DRM
argument_list|,
literal|"ring_wait_end %s busy"
argument_list|,
name|ring
operator|->
name|name
argument_list|)
expr_stmt|;
return|return
operator|-
name|EBUSY
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|intel_wrap_ring_buffer
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|uint32_t
name|__iomem
modifier|*
name|virt
decl_stmt|;
name|int
name|rem
init|=
name|ring
operator|->
name|size
operator|-
name|ring
operator|->
name|tail
decl_stmt|;
if|if
condition|(
name|ring
operator|->
name|space
operator|<
name|rem
condition|)
block|{
name|int
name|ret
init|=
name|ring_wait_for_space
argument_list|(
name|ring
argument_list|,
name|rem
argument_list|)
decl_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
block|}
name|virt
operator|=
operator|(
name|uint32_t
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
name|ring
operator|->
name|virtual_start
operator|+
name|ring
operator|->
name|tail
operator|)
expr_stmt|;
name|rem
operator|/=
literal|4
expr_stmt|;
while|while
condition|(
name|rem
operator|--
condition|)
name|iowrite32
argument_list|(
name|MI_NOOP
argument_list|,
name|virt
operator|++
argument_list|)
expr_stmt|;
name|ring
operator|->
name|tail
operator|=
literal|0
expr_stmt|;
name|ring
operator|->
name|space
operator|=
name|ring_space
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|intel_ring_idle
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|u32
name|seqno
decl_stmt|;
name|int
name|ret
decl_stmt|;
comment|/* We need to add any requests required to flush the objects and ring */
if|if
condition|(
name|ring
operator|->
name|outstanding_lazy_request
condition|)
block|{
name|ret
operator|=
name|i915_add_request
argument_list|(
name|ring
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
block|}
comment|/* Wait upon the last request to be completed */
if|if
condition|(
name|list_empty
argument_list|(
operator|&
name|ring
operator|->
name|request_list
argument_list|)
condition|)
return|return
literal|0
return|;
name|seqno
operator|=
name|list_entry
argument_list|(
name|ring
operator|->
name|request_list
operator|.
name|prev
argument_list|,
expr|struct
name|drm_i915_gem_request
argument_list|,
name|list
argument_list|)
operator|->
name|seqno
expr_stmt|;
return|return
name|i915_wait_seqno
argument_list|(
name|ring
argument_list|,
name|seqno
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|intel_ring_alloc_seqno
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
if|if
condition|(
name|ring
operator|->
name|outstanding_lazy_request
condition|)
return|return
literal|0
return|;
return|return
name|i915_gem_get_seqno
argument_list|(
name|ring
operator|->
name|dev
argument_list|,
operator|&
name|ring
operator|->
name|outstanding_lazy_request
argument_list|)
return|;
block|}
end_function

begin_function
name|int
name|intel_ring_begin
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|int
name|num_dwords
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|n
init|=
literal|4
operator|*
name|num_dwords
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|i915_gem_check_wedge
argument_list|(
name|dev_priv
argument_list|,
name|dev_priv
operator|->
name|mm
operator|.
name|interruptible
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
comment|/* Preallocate the olr before touching the ring */
name|ret
operator|=
name|intel_ring_alloc_seqno
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
if|if
condition|(
name|unlikely
argument_list|(
name|ring
operator|->
name|tail
operator|+
name|n
operator|>
name|ring
operator|->
name|effective_size
argument_list|)
condition|)
block|{
name|ret
operator|=
name|intel_wrap_ring_buffer
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|unlikely
argument_list|(
name|ret
argument_list|)
condition|)
return|return
name|ret
return|;
block|}
if|if
condition|(
name|unlikely
argument_list|(
name|ring
operator|->
name|space
operator|<
name|n
argument_list|)
condition|)
block|{
name|ret
operator|=
name|ring_wait_for_space
argument_list|(
name|ring
argument_list|,
name|n
argument_list|)
expr_stmt|;
if|if
condition|(
name|unlikely
argument_list|(
name|ret
argument_list|)
condition|)
return|return
name|ret
return|;
block|}
name|ring
operator|->
name|space
operator|-=
name|n
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|intel_ring_advance
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
decl_stmt|;
name|ring
operator|->
name|tail
operator|&=
name|ring
operator|->
name|size
operator|-
literal|1
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|stop_rings
operator|&
name|intel_ring_flag
argument_list|(
name|ring
argument_list|)
condition|)
return|return;
name|ring
operator|->
name|write_tail
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|tail
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|gen6_bsd_ring_write_tail
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|value
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|ring
operator|->
name|dev
operator|->
name|dev_private
decl_stmt|;
comment|/* Every tail move must follow the sequence below */
comment|/* Disable notification that the ring is IDLE. The GT 	 * will then assume that it is busy and bring it out of rc6. 	 */
name|I915_WRITE
argument_list|(
name|GEN6_BSD_SLEEP_PSMI_CONTROL
argument_list|,
name|_MASKED_BIT_ENABLE
argument_list|(
name|GEN6_BSD_SLEEP_MSG_DISABLE
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Clear the context id. Here be magic! */
name|I915_WRITE64
argument_list|(
name|GEN6_BSD_RNCID
argument_list|,
literal|0x0
argument_list|)
expr_stmt|;
comment|/* Wait for the ring not to be idle, i.e. for it to wake up. */
if|if
condition|(
name|wait_for
argument_list|(
operator|(
name|I915_READ
argument_list|(
name|GEN6_BSD_SLEEP_PSMI_CONTROL
argument_list|)
operator|&
name|GEN6_BSD_SLEEP_INDICATOR
operator|)
operator|==
literal|0
argument_list|,
literal|50
argument_list|)
condition|)
name|DRM_ERROR
argument_list|(
literal|"timed out waiting for the BSD ring to wake up\n"
argument_list|)
expr_stmt|;
comment|/* Now that the ring is fully powered up, update the tail */
name|I915_WRITE_TAIL
argument_list|(
name|ring
argument_list|,
name|value
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|RING_TAIL
argument_list|(
name|ring
operator|->
name|mmio_base
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Let the ring send IDLE messages to the GT again, 	 * and so let it sleep to conserve power when idle. 	 */
name|I915_WRITE
argument_list|(
name|GEN6_BSD_SLEEP_PSMI_CONTROL
argument_list|,
name|_MASKED_BIT_DISABLE
argument_list|(
name|GEN6_BSD_SLEEP_MSG_DISABLE
argument_list|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|gen6_ring_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|invalidate
parameter_list|,
name|u32
name|flush
parameter_list|)
block|{
name|uint32_t
name|cmd
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|cmd
operator|=
name|MI_FLUSH_DW
expr_stmt|;
comment|/* 	 * Bspec vol 1c.5 - video engine command streamer: 	 * "If ENABLED, all TLBs will be invalidated once the flush 	 * operation is complete. This bit is only valid when the 	 * Post-Sync Operation field is a value of 1h or 3h." 	 */
if|if
condition|(
name|invalidate
operator|&
name|I915_GEM_GPU_DOMAINS
condition|)
name|cmd
operator||=
name|MI_INVALIDATE_TLB
operator||
name|MI_INVALIDATE_BSD
operator||
name|MI_FLUSH_DW_STORE_INDEX
operator||
name|MI_FLUSH_DW_OP_STOREDW
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|cmd
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|I915_GEM_HWS_SCRATCH_ADDR
operator||
name|MI_FLUSH_DW_USE_GTT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|hsw_ring_dispatch_execbuffer
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|offset
parameter_list|,
name|u32
name|len
parameter_list|,
name|unsigned
name|flags
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_BATCH_BUFFER_START
operator||
name|MI_BATCH_PPGTT_HSW
operator||
operator|(
name|flags
operator|&
name|I915_DISPATCH_SECURE
condition|?
literal|0
else|:
name|MI_BATCH_NON_SECURE_HSW
operator|)
argument_list|)
expr_stmt|;
comment|/* bit0-7 is the length on GEN6+ */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|offset
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gen6_ring_dispatch_execbuffer
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|offset
parameter_list|,
name|u32
name|len
parameter_list|,
name|unsigned
name|flags
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_BATCH_BUFFER_START
operator||
operator|(
name|flags
operator|&
name|I915_DISPATCH_SECURE
condition|?
literal|0
else|:
name|MI_BATCH_NON_SECURE_I965
operator|)
argument_list|)
expr_stmt|;
comment|/* bit0-7 is the length on GEN6+ */
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|offset
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* Blitter support (SandyBridge+) */
end_comment

begin_function
specifier|static
name|int
name|blt_ring_flush
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|,
name|u32
name|invalidate
parameter_list|,
name|u32
name|flush
parameter_list|)
block|{
name|uint32_t
name|cmd
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ret
operator|=
name|intel_ring_begin
argument_list|(
name|ring
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|cmd
operator|=
name|MI_FLUSH_DW
expr_stmt|;
comment|/* 	 * Bspec vol 1c.3 - blitter engine command streamer: 	 * "If ENABLED, all TLBs will be invalidated once the flush 	 * operation is complete. This bit is only valid when the 	 * Post-Sync Operation field is a value of 1h or 3h." 	 */
if|if
condition|(
name|invalidate
operator|&
name|I915_GEM_DOMAIN_RENDER
condition|)
name|cmd
operator||=
name|MI_INVALIDATE_TLB
operator||
name|MI_FLUSH_DW_STORE_INDEX
operator||
name|MI_FLUSH_DW_OP_STOREDW
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|cmd
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|I915_GEM_HWS_SCRATCH_ADDR
operator||
name|MI_FLUSH_DW_USE_GTT
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|intel_ring_emit
argument_list|(
name|ring
argument_list|,
name|MI_NOOP
argument_list|)
expr_stmt|;
name|intel_ring_advance
argument_list|(
name|ring
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|intel_init_render_ring_buffer
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|intel_ring_buffer
modifier|*
name|ring
init|=
operator|&
name|dev_priv
operator|->
name|ring
index|[
name|RCS
index|]
decl_stmt|;
name|ring
operator|->
name|name
operator|=
literal|"render ring"
expr_stmt|;
name|ring
operator|->
name|id
operator|=
name|RCS
expr_stmt|;
name|ring
operator|->
name|mmio_base
operator|=
name|RENDER_RING_BASE
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|6
condition|)
block|{
name|ring
operator|->
name|add_request
operator|=
name|gen6_add_request
expr_stmt|;
name|ring
operator|->
name|flush
operator|=
name|gen7_render_ring_flush
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|==
literal|6
condition|)
name|ring
operator|->
name|flush
operator|=
name|gen6_render_ring_flush
expr_stmt|;
name|ring
operator|->
name|irq_get
operator|=
name|gen6_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|gen6_ring_put_irq
expr_stmt|;
name|ring
operator|->
name|irq_enable_mask
operator|=
name|GT_USER_INTERRUPT
expr_stmt|;
name|ring
operator|->
name|get_seqno
operator|=
name|gen6_ring_get_seqno
expr_stmt|;
name|ring
operator|->
name|sync_to
operator|=
name|gen6_ring_sync
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|0
index|]
operator|=
name|MI_SEMAPHORE_SYNC_INVALID
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|1
index|]
operator|=
name|MI_SEMAPHORE_SYNC_RV
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|2
index|]
operator|=
name|MI_SEMAPHORE_SYNC_RB
expr_stmt|;
name|ring
operator|->
name|signal_mbox
index|[
literal|0
index|]
operator|=
name|GEN6_VRSYNC
expr_stmt|;
name|ring
operator|->
name|signal_mbox
index|[
literal|1
index|]
operator|=
name|GEN6_BRSYNC
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_GEN5
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|ring
operator|->
name|add_request
operator|=
name|pc_render_add_request
expr_stmt|;
name|ring
operator|->
name|flush
operator|=
name|gen4_render_ring_flush
expr_stmt|;
name|ring
operator|->
name|get_seqno
operator|=
name|pc_render_get_seqno
expr_stmt|;
name|ring
operator|->
name|irq_get
operator|=
name|gen5_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|gen5_ring_put_irq
expr_stmt|;
name|ring
operator|->
name|irq_enable_mask
operator|=
name|GT_USER_INTERRUPT
operator||
name|GT_PIPE_NOTIFY
expr_stmt|;
block|}
else|else
block|{
name|ring
operator|->
name|add_request
operator|=
name|i9xx_add_request
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|<
literal|4
condition|)
name|ring
operator|->
name|flush
operator|=
name|gen2_render_ring_flush
expr_stmt|;
else|else
name|ring
operator|->
name|flush
operator|=
name|gen4_render_ring_flush
expr_stmt|;
name|ring
operator|->
name|get_seqno
operator|=
name|ring_get_seqno
expr_stmt|;
if|if
condition|(
name|IS_GEN2
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|ring
operator|->
name|irq_get
operator|=
name|i8xx_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|i8xx_ring_put_irq
expr_stmt|;
block|}
else|else
block|{
name|ring
operator|->
name|irq_get
operator|=
name|i9xx_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|i9xx_ring_put_irq
expr_stmt|;
block|}
name|ring
operator|->
name|irq_enable_mask
operator|=
name|I915_USER_INTERRUPT
expr_stmt|;
block|}
name|ring
operator|->
name|write_tail
operator|=
name|ring_write_tail
expr_stmt|;
if|if
condition|(
name|IS_HASWELL
argument_list|(
name|dev
argument_list|)
condition|)
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|hsw_ring_dispatch_execbuffer
expr_stmt|;
elseif|else
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|6
condition|)
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|gen6_ring_dispatch_execbuffer
expr_stmt|;
elseif|else
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|4
condition|)
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|i965_dispatch_execbuffer
expr_stmt|;
elseif|else
if|if
condition|(
name|IS_I830
argument_list|(
name|dev
argument_list|)
operator|||
name|IS_845G
argument_list|(
name|dev
argument_list|)
condition|)
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|i830_dispatch_execbuffer
expr_stmt|;
else|else
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|i915_dispatch_execbuffer
expr_stmt|;
name|ring
operator|->
name|init
operator|=
name|init_render_ring
expr_stmt|;
name|ring
operator|->
name|cleanup
operator|=
name|render_ring_cleanup
expr_stmt|;
comment|/* Workaround batchbuffer to combat CS tlb bug. */
if|if
condition|(
name|HAS_BROKEN_CS_TLB
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|struct
name|drm_i915_gem_object
modifier|*
name|obj
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|obj
operator|=
name|i915_gem_alloc_object
argument_list|(
name|dev
argument_list|,
name|I830_BATCH_LIMIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|obj
operator|==
name|NULL
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Failed to allocate batch bo\n"
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
name|ret
operator|=
name|i915_gem_object_pin
argument_list|(
name|obj
argument_list|,
literal|0
argument_list|,
name|true
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
operator|!=
literal|0
condition|)
block|{
name|drm_gem_object_unreference
argument_list|(
operator|&
name|obj
operator|->
name|base
argument_list|)
expr_stmt|;
name|DRM_ERROR
argument_list|(
literal|"Failed to ping batch bo\n"
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
name|ring
operator|->
name|private
operator|=
name|obj
expr_stmt|;
block|}
return|return
name|intel_init_ring_buffer
argument_list|(
name|dev
argument_list|,
name|ring
argument_list|)
return|;
block|}
end_function

begin_function
name|int
name|intel_render_ring_init_dri
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|u64
name|start
parameter_list|,
name|u32
name|size
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|intel_ring_buffer
modifier|*
name|ring
init|=
operator|&
name|dev_priv
operator|->
name|ring
index|[
name|RCS
index|]
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|ring
operator|->
name|name
operator|=
literal|"render ring"
expr_stmt|;
name|ring
operator|->
name|id
operator|=
name|RCS
expr_stmt|;
name|ring
operator|->
name|mmio_base
operator|=
name|RENDER_RING_BASE
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|6
condition|)
block|{
comment|/* non-kms not supported on gen6+ */
return|return
operator|-
name|ENODEV
return|;
block|}
comment|/* Note: gem is not supported on gen5/ilk without kms (the corresponding 	 * gem_init ioctl returns with -ENODEV). Hence we do not need to set up 	 * the special gen5 functions. */
name|ring
operator|->
name|add_request
operator|=
name|i9xx_add_request
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|<
literal|4
condition|)
name|ring
operator|->
name|flush
operator|=
name|gen2_render_ring_flush
expr_stmt|;
else|else
name|ring
operator|->
name|flush
operator|=
name|gen4_render_ring_flush
expr_stmt|;
name|ring
operator|->
name|get_seqno
operator|=
name|ring_get_seqno
expr_stmt|;
if|if
condition|(
name|IS_GEN2
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|ring
operator|->
name|irq_get
operator|=
name|i8xx_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|i8xx_ring_put_irq
expr_stmt|;
block|}
else|else
block|{
name|ring
operator|->
name|irq_get
operator|=
name|i9xx_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|i9xx_ring_put_irq
expr_stmt|;
block|}
name|ring
operator|->
name|irq_enable_mask
operator|=
name|I915_USER_INTERRUPT
expr_stmt|;
name|ring
operator|->
name|write_tail
operator|=
name|ring_write_tail
expr_stmt|;
if|if
condition|(
name|INTEL_INFO
argument_list|(
name|dev
argument_list|)
operator|->
name|gen
operator|>=
literal|4
condition|)
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|i965_dispatch_execbuffer
expr_stmt|;
elseif|else
if|if
condition|(
name|IS_I830
argument_list|(
name|dev
argument_list|)
operator|||
name|IS_845G
argument_list|(
name|dev
argument_list|)
condition|)
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|i830_dispatch_execbuffer
expr_stmt|;
else|else
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|i915_dispatch_execbuffer
expr_stmt|;
name|ring
operator|->
name|init
operator|=
name|init_render_ring
expr_stmt|;
name|ring
operator|->
name|cleanup
operator|=
name|render_ring_cleanup
expr_stmt|;
name|ring
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
name|INIT_LIST_HEAD
argument_list|(
operator|&
name|ring
operator|->
name|active_list
argument_list|)
expr_stmt|;
name|INIT_LIST_HEAD
argument_list|(
operator|&
name|ring
operator|->
name|request_list
argument_list|)
expr_stmt|;
name|ring
operator|->
name|size
operator|=
name|size
expr_stmt|;
name|ring
operator|->
name|effective_size
operator|=
name|ring
operator|->
name|size
expr_stmt|;
if|if
condition|(
name|IS_I830
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
operator|||
name|IS_845G
argument_list|(
name|ring
operator|->
name|dev
argument_list|)
condition|)
name|ring
operator|->
name|effective_size
operator|-=
literal|128
expr_stmt|;
name|ring
operator|->
name|virtual_start
operator|=
name|pmap_mapdev_attr
argument_list|(
name|start
argument_list|,
name|size
argument_list|,
name|VM_MEMATTR_WRITE_COMBINING
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|virtual_start
operator|==
name|NULL
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"can not ioremap virtual address for"
literal|" ring buffer\n"
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
if|if
condition|(
operator|!
name|I915_NEED_GFX_HWS
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|ret
operator|=
name|init_phys_hws_pga
argument_list|(
name|ring
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|intel_init_bsd_ring_buffer
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|intel_ring_buffer
modifier|*
name|ring
init|=
operator|&
name|dev_priv
operator|->
name|ring
index|[
name|VCS
index|]
decl_stmt|;
name|ring
operator|->
name|name
operator|=
literal|"bsd ring"
expr_stmt|;
name|ring
operator|->
name|id
operator|=
name|VCS
expr_stmt|;
name|ring
operator|->
name|write_tail
operator|=
name|ring_write_tail
expr_stmt|;
if|if
condition|(
name|IS_GEN6
argument_list|(
name|dev
argument_list|)
operator|||
name|IS_GEN7
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|ring
operator|->
name|mmio_base
operator|=
name|GEN6_BSD_RING_BASE
expr_stmt|;
comment|/* gen6 bsd needs a special wa for tail updates */
if|if
condition|(
name|IS_GEN6
argument_list|(
name|dev
argument_list|)
condition|)
name|ring
operator|->
name|write_tail
operator|=
name|gen6_bsd_ring_write_tail
expr_stmt|;
name|ring
operator|->
name|flush
operator|=
name|gen6_ring_flush
expr_stmt|;
name|ring
operator|->
name|add_request
operator|=
name|gen6_add_request
expr_stmt|;
name|ring
operator|->
name|get_seqno
operator|=
name|gen6_ring_get_seqno
expr_stmt|;
name|ring
operator|->
name|irq_enable_mask
operator|=
name|GEN6_BSD_USER_INTERRUPT
expr_stmt|;
name|ring
operator|->
name|irq_get
operator|=
name|gen6_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|gen6_ring_put_irq
expr_stmt|;
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|gen6_ring_dispatch_execbuffer
expr_stmt|;
name|ring
operator|->
name|sync_to
operator|=
name|gen6_ring_sync
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|0
index|]
operator|=
name|MI_SEMAPHORE_SYNC_VR
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|1
index|]
operator|=
name|MI_SEMAPHORE_SYNC_INVALID
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|2
index|]
operator|=
name|MI_SEMAPHORE_SYNC_VB
expr_stmt|;
name|ring
operator|->
name|signal_mbox
index|[
literal|0
index|]
operator|=
name|GEN6_RVSYNC
expr_stmt|;
name|ring
operator|->
name|signal_mbox
index|[
literal|1
index|]
operator|=
name|GEN6_BVSYNC
expr_stmt|;
block|}
else|else
block|{
name|ring
operator|->
name|mmio_base
operator|=
name|BSD_RING_BASE
expr_stmt|;
name|ring
operator|->
name|flush
operator|=
name|bsd_ring_flush
expr_stmt|;
name|ring
operator|->
name|add_request
operator|=
name|i9xx_add_request
expr_stmt|;
name|ring
operator|->
name|get_seqno
operator|=
name|ring_get_seqno
expr_stmt|;
if|if
condition|(
name|IS_GEN5
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|ring
operator|->
name|irq_enable_mask
operator|=
name|GT_BSD_USER_INTERRUPT
expr_stmt|;
name|ring
operator|->
name|irq_get
operator|=
name|gen5_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|gen5_ring_put_irq
expr_stmt|;
block|}
else|else
block|{
name|ring
operator|->
name|irq_enable_mask
operator|=
name|I915_BSD_USER_INTERRUPT
expr_stmt|;
name|ring
operator|->
name|irq_get
operator|=
name|i9xx_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|i9xx_ring_put_irq
expr_stmt|;
block|}
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|i965_dispatch_execbuffer
expr_stmt|;
block|}
name|ring
operator|->
name|init
operator|=
name|init_ring_common
expr_stmt|;
return|return
name|intel_init_ring_buffer
argument_list|(
name|dev
argument_list|,
name|ring
argument_list|)
return|;
block|}
end_function

begin_function
name|int
name|intel_init_blt_ring_buffer
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_i915_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|intel_ring_buffer
modifier|*
name|ring
init|=
operator|&
name|dev_priv
operator|->
name|ring
index|[
name|BCS
index|]
decl_stmt|;
name|ring
operator|->
name|name
operator|=
literal|"blitter ring"
expr_stmt|;
name|ring
operator|->
name|id
operator|=
name|BCS
expr_stmt|;
name|ring
operator|->
name|mmio_base
operator|=
name|BLT_RING_BASE
expr_stmt|;
name|ring
operator|->
name|write_tail
operator|=
name|ring_write_tail
expr_stmt|;
name|ring
operator|->
name|flush
operator|=
name|blt_ring_flush
expr_stmt|;
name|ring
operator|->
name|add_request
operator|=
name|gen6_add_request
expr_stmt|;
name|ring
operator|->
name|get_seqno
operator|=
name|gen6_ring_get_seqno
expr_stmt|;
name|ring
operator|->
name|irq_enable_mask
operator|=
name|GEN6_BLITTER_USER_INTERRUPT
expr_stmt|;
name|ring
operator|->
name|irq_get
operator|=
name|gen6_ring_get_irq
expr_stmt|;
name|ring
operator|->
name|irq_put
operator|=
name|gen6_ring_put_irq
expr_stmt|;
name|ring
operator|->
name|dispatch_execbuffer
operator|=
name|gen6_ring_dispatch_execbuffer
expr_stmt|;
name|ring
operator|->
name|sync_to
operator|=
name|gen6_ring_sync
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|0
index|]
operator|=
name|MI_SEMAPHORE_SYNC_BR
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|1
index|]
operator|=
name|MI_SEMAPHORE_SYNC_BV
expr_stmt|;
name|ring
operator|->
name|semaphore_register
index|[
literal|2
index|]
operator|=
name|MI_SEMAPHORE_SYNC_INVALID
expr_stmt|;
name|ring
operator|->
name|signal_mbox
index|[
literal|0
index|]
operator|=
name|GEN6_RBSYNC
expr_stmt|;
name|ring
operator|->
name|signal_mbox
index|[
literal|1
index|]
operator|=
name|GEN6_VBSYNC
expr_stmt|;
name|ring
operator|->
name|init
operator|=
name|init_ring_common
expr_stmt|;
return|return
name|intel_init_ring_buffer
argument_list|(
name|dev
argument_list|,
name|ring
argument_list|)
return|;
block|}
end_function

begin_function
name|int
name|intel_ring_flush_all_caches
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
if|if
condition|(
operator|!
name|ring
operator|->
name|gpu_caches_dirty
condition|)
return|return
literal|0
return|;
name|ret
operator|=
name|ring
operator|->
name|flush
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|,
name|I915_GEM_GPU_DOMAINS
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|ring
operator|->
name|gpu_caches_dirty
operator|=
name|false
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|intel_ring_invalidate_all_caches
parameter_list|(
name|struct
name|intel_ring_buffer
modifier|*
name|ring
parameter_list|)
block|{
name|uint32_t
name|flush_domains
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|flush_domains
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|gpu_caches_dirty
condition|)
name|flush_domains
operator|=
name|I915_GEM_GPU_DOMAINS
expr_stmt|;
name|ret
operator|=
name|ring
operator|->
name|flush
argument_list|(
name|ring
argument_list|,
name|I915_GEM_GPU_DOMAINS
argument_list|,
name|flush_domains
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|ring
operator|->
name|gpu_caches_dirty
operator|=
name|false
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

end_unit

