// Seed: 4174034790
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4
);
  wire id_6, id_7, id_8, id_9, id_10;
  wire [1 : 1] id_11;
  assign module_1.id_1 = 0;
  wire [1 : 1] id_12, id_13;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output logic id_2,
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5
);
  always @(id_3 or negedge id_4) begin : LABEL_0
    id_2 <= -1 && -1;
    $clog2(4);
    ;
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
