Analysis & Synthesis report for lab5_pv
Fri Apr 26 17:22:12 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: freq_div:f1
 12. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|add:A1
 13. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|sub:S1
 14. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|add:A2
 15. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|sub:S2
 16. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|add:A3
 17. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1
 18. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m1
 19. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m2
 20. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m3
 21. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m4
 22. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m5
 23. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2
 24. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m1
 25. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m2
 26. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m3
 27. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m4
 28. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m5
 29. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3
 30. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m1
 31. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m2
 32. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m3
 33. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m4
 34. Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m5
 35. Parameter Settings for User Entity Instance: lab5:L1|Dreg:w_reg
 36. Parameter Settings for User Entity Instance: lab5:L1|Dreg:pc
 37. Parameter Settings for User Entity Instance: lab5:L1|mcu_control:MC|Dreg:D1
 38. Parameter Settings for User Entity Instance: lab5:L1|mcu_control:MC|mux41:M1
 39. Parameter Settings for Inferred Entity Instance: lab5:L1|alu:A1|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: lab5:L1|alu:A1|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: to_Ascii:T2|lpm_divide:Mod0
 45. Parameter Settings for Inferred Entity Instance: to_Ascii:T2|lpm_divide:Div1
 46. Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Mod0
 47. Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Div1
 48. Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Mod0
 49. Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Div1
 50. Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Mod0
 51. Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Div1
 52. Parameter Settings for Inferred Entity Instance: to_Ascii:T2|lpm_divide:Mod1
 53. Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Mod1
 54. Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Mod1
 55. Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Mod1
 56. lpm_mult Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "lab5:L1|mcu_control:MC|mux41:M1"
 58. Port Connectivity Checks: "lab5:L1|alu:A1|mux16_1:m3"
 59. Port Connectivity Checks: "lab5:L1|alu:A1|mux16_1:m2"
 60. Port Connectivity Checks: "lab5:L1|alu:A1|mux16_1:m1"
 61. Port Connectivity Checks: "lab5:L1|alu:A1|add:A3"
 62. Port Connectivity Checks: "lab5:L1|alu:A1|sub:S2"
 63. Port Connectivity Checks: "lab5:L1|alu:A1|add:A2"
 64. Port Connectivity Checks: "lab5:L1"
 65. Port Connectivity Checks: "freq_div:f1"
 66. Port Connectivity Checks: "to_Ascii:T2"
 67. Port Connectivity Checks: "ASCII27Seg:A3"
 68. Port Connectivity Checks: "ASCII27Seg:A2"
 69. Port Connectivity Checks: "ASCII27Seg:A1"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 26 17:22:12 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; lab5_pv                                     ;
; Top-level Entity Name              ; lab5_pv                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,256                                       ;
;     Total combinational functions  ; 1,128                                       ;
;     Dedicated logic registers      ; 189                                         ;
; Total registers                    ; 189                                         ;
; Total pins                         ; 57                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; lab5_pv            ; lab5_pv            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ../lab5.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc      ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc           ;         ;
; db/lpm_divide_dsl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_dsl.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_8fe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_8fe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/add_sub_u3c.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf             ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc             ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc             ;         ;
; db/mult_0ls.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/mult_0ls.tdf            ;         ;
; db/lpm_divide_csl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_csl.tdf      ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_ekh.tdf ;         ;
; db/alt_u_div_6fe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_6fe.tdf       ;         ;
; db/lpm_divide_fkl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_fkl.tdf      ;         ;
; db/lpm_divide_8sl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_8sl.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_uee.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_uee.tdf       ;         ;
; db/lpm_divide_bkl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_bkl.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,256     ;
;                                             ;           ;
; Total combinational functions               ; 1128      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 491       ;
;     -- 3 input functions                    ; 265       ;
;     -- <=2 input functions                  ; 372       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 850       ;
;     -- arithmetic mode                      ; 278       ;
;                                             ;           ;
; Total registers                             ; 189       ;
;     -- Dedicated logic registers            ; 189       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 57        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; SW0~input ;
; Maximum fan-out                             ; 189       ;
; Total fan-out                               ; 4296      ;
; Average fan-out                             ; 3.00      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |lab5_pv                                     ; 1128 (37)           ; 189 (0)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 57   ; 0            ; 0          ; |lab5_pv                                                                                                                ; lab5_pv             ; work         ;
;    |ASCII27Seg:A1|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|ASCII27Seg:A1                                                                                                  ; ASCII27Seg          ; work         ;
;    |ASCII27Seg:A4|                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|ASCII27Seg:A4                                                                                                  ; ASCII27Seg          ; work         ;
;    |ASCII27Seg:A5|                           ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|ASCII27Seg:A5                                                                                                  ; ASCII27Seg          ; work         ;
;    |ASCII27Seg:A6|                           ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|ASCII27Seg:A6                                                                                                  ; ASCII27Seg          ; work         ;
;    |freq_div:f1|                             ; 34 (34)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|freq_div:f1                                                                                                    ; freq_div            ; work         ;
;    |lab5:L1|                                 ; 461 (0)             ; 162 (0)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1                                                                                                        ; lab5                ; work         ;
;       |Dreg:pc|                              ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|Dreg:pc                                                                                                ; Dreg                ; work         ;
;       |Dreg:w_reg|                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|Dreg:w_reg                                                                                             ; Dreg                ; work         ;
;       |ROM:R1|                               ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|ROM:R1                                                                                                 ; ROM                 ; work         ;
;       |RegFile:RF|                           ; 186 (186)           ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|RegFile:RF                                                                                             ; RegFile             ; work         ;
;       |alu:A1|                               ; 196 (0)             ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1                                                                                                 ; alu                 ; work         ;
;          |add:A1|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|add:A1                                                                                          ; add                 ; work         ;
;          |add:A2|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|add:A2                                                                                          ; add                 ; work         ;
;          |add:A3|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|add:A3                                                                                          ; add                 ; work         ;
;          |lpm_divide:Div0|                   ; 76 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_dsl:auto_generated|  ; 76 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|lpm_divide:Div0|lpm_divide_dsl:auto_generated                                                   ; lpm_divide_dsl      ; work         ;
;                |sign_div_unsign_fkh:divider| ; 76 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;                   |alt_u_div_8fe:divider|    ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|lpm_divide:Div0|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider ; alt_u_div_8fe       ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;             |mult_0ls:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|lpm_mult:Mult0|mult_0ls:auto_generated                                                          ; mult_0ls            ; work         ;
;          |mux16_1:m1|                        ; 80 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|mux16_1:m1                                                                                      ; mux16_1             ; work         ;
;             |mux41:m1|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|mux16_1:m1|mux41:m1                                                                             ; mux41               ; work         ;
;             |mux41:m3|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|mux16_1:m1|mux41:m3                                                                             ; mux41               ; work         ;
;             |mux41:m4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|mux16_1:m1|mux41:m4                                                                             ; mux41               ; work         ;
;             |mux41:m5|                       ; 74 (74)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|mux16_1:m1|mux41:m5                                                                             ; mux41               ; work         ;
;          |sub:S1|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|sub:S1                                                                                          ; sub                 ; work         ;
;          |sub:S2|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|alu:A1|sub:S2                                                                                          ; sub                 ; work         ;
;       |mcu_control:MC|                       ; 34 (31)             ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|mcu_control:MC                                                                                         ; mcu_control         ; work         ;
;          |Dreg:D1|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|mcu_control:MC|Dreg:D1                                                                                 ; Dreg                ; work         ;
;          |mux41:M1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|lab5:L1|mcu_control:MC|mux41:M1                                                                                ; mux41               ; work         ;
;    |to_Ascii:T1|                             ; 164 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1                                                                                                    ; to_Ascii            ; work         ;
;       |lpm_divide:Div0|                      ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_csl:auto_generated|     ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div0|lpm_divide_csl:auto_generated                                                      ; lpm_divide_csl      ; work         ;
;             |sign_div_unsign_ekh:divider|    ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div0|lpm_divide_csl:auto_generated|sign_div_unsign_ekh:divider                          ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_6fe:divider|       ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div0|lpm_divide_csl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_6fe:divider    ; alt_u_div_6fe       ; work         ;
;       |lpm_divide:Div1|                      ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|     ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div1|lpm_divide_8sl:auto_generated                                                      ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod0|                      ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_fkl:auto_generated|     ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod0|lpm_divide_fkl:auto_generated                                                      ; lpm_divide_fkl      ; work         ;
;             |sign_div_unsign_ekh:divider|    ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider                          ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_6fe:divider|       ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_6fe:divider    ; alt_u_div_6fe       ; work         ;
;       |lpm_divide:Mod1|                      ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|     ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod1|lpm_divide_bkl:auto_generated                                                      ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T1|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
;    |to_Ascii:T2|                             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2                                                                                                    ; to_Ascii            ; work         ;
;       |lpm_divide:Div1|                      ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Div1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|     ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Div1|lpm_divide_8sl:auto_generated                                                      ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod1|                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Mod1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|     ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Mod1|lpm_divide_bkl:auto_generated                                                      ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T2|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
;    |to_Ascii:T3|                             ; 164 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3                                                                                                    ; to_Ascii            ; work         ;
;       |lpm_divide:Div0|                      ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_csl:auto_generated|     ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div0|lpm_divide_csl:auto_generated                                                      ; lpm_divide_csl      ; work         ;
;             |sign_div_unsign_ekh:divider|    ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div0|lpm_divide_csl:auto_generated|sign_div_unsign_ekh:divider                          ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_6fe:divider|       ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div0|lpm_divide_csl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_6fe:divider    ; alt_u_div_6fe       ; work         ;
;       |lpm_divide:Div1|                      ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|     ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div1|lpm_divide_8sl:auto_generated                                                      ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod0|                      ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_fkl:auto_generated|     ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod0|lpm_divide_fkl:auto_generated                                                      ; lpm_divide_fkl      ; work         ;
;             |sign_div_unsign_ekh:divider|    ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider                          ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_6fe:divider|       ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_6fe:divider    ; alt_u_div_6fe       ; work         ;
;       |lpm_divide:Mod1|                      ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|     ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod1|lpm_divide_bkl:auto_generated                                                      ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T3|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
;    |to_Ascii:T4|                             ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4                                                                                                    ; to_Ascii            ; work         ;
;       |lpm_divide:Div0|                      ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_csl:auto_generated|     ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div0|lpm_divide_csl:auto_generated                                                      ; lpm_divide_csl      ; work         ;
;             |sign_div_unsign_ekh:divider|    ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div0|lpm_divide_csl:auto_generated|sign_div_unsign_ekh:divider                          ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_6fe:divider|       ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div0|lpm_divide_csl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_6fe:divider    ; alt_u_div_6fe       ; work         ;
;       |lpm_divide:Div1|                      ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|     ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div1|lpm_divide_8sl:auto_generated                                                      ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod0|                      ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_fkl:auto_generated|     ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod0|lpm_divide_fkl:auto_generated                                                      ; lpm_divide_fkl      ; work         ;
;             |sign_div_unsign_ekh:divider|    ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider                          ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_6fe:divider|       ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_6fe:divider    ; alt_u_div_6fe       ; work         ;
;       |lpm_divide:Mod1|                      ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|     ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod1|lpm_divide_bkl:auto_generated                                                      ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider|    ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                          ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|       ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab5_pv|to_Ascii:T4|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider    ; alt_u_div_uee       ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 189   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 156   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab5_pv|lab5:L1|Dreg:pc|Q[6]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab5_pv|lab5:L1|Dreg:pc|Q[4]                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |lab5_pv|lab5:L1|RegFile:RF|RF_data_out1[6]      ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |lab5_pv|lab5:L1|RegFile:RF|RF_data_out0[3]      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab5_pv|Mux4                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |lab5_pv|Mux22                                   ;
; 14:1               ; 6 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; No         ; |lab5_pv|lab5:L1|alu:A1|mux16_1:m1|mux41:m5|Mux6 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_div:f1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 26    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|add:A1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|sub:S1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|add:A2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|sub:S2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|add:A3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m4 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m1|mux41:m5 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m4 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m2|mux41:m5 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m4 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|alu:A1|mux16_1:m3|mux41:m5 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|Dreg:w_reg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|Dreg:pc ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|mcu_control:MC|Dreg:D1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; size           ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5:L1|mcu_control:MC|mux41:M1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; size           ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab5:L1|alu:A1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                               ;
; LPM_WIDTHD             ; 8              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_dsl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab5:L1|alu:A1|lpm_mult:Mult0  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8        ; Untyped             ;
; LPM_WIDTHB                                     ; 8        ; Untyped             ;
; LPM_WIDTHP                                     ; 16       ; Untyped             ;
; LPM_WIDTHR                                     ; 16       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_csl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_csl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_csl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T2|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T2|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T1|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T3|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: to_Ascii:T4|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 1                             ;
; Entity Instance                       ; lab5:L1|alu:A1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                             ;
;     -- LPM_WIDTHB                     ; 8                             ;
;     -- LPM_WIDTHP                     ; 16                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "lab5:L1|mcu_control:MC|mux41:M1" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; A[1] ; Input ; Info     ; Stuck at GND                      ;
; A[0] ; Input ; Info     ; Stuck at VCC                      ;
; B[1] ; Input ; Info     ; Stuck at VCC                      ;
; B[0] ; Input ; Info     ; Stuck at GND                      ;
; C    ; Input ; Info     ; Stuck at VCC                      ;
; D    ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "lab5:L1|alu:A1|mux16_1:m3" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; A    ; Input ; Info     ; Stuck at GND                ;
; C    ; Input ; Info     ; Stuck at GND                ;
; F    ; Input ; Info     ; Stuck at GND                ;
; G    ; Input ; Info     ; Stuck at GND                ;
; J    ; Input ; Info     ; Stuck at GND                ;
; K    ; Input ; Info     ; Stuck at GND                ;
; L    ; Input ; Info     ; Stuck at GND                ;
; M    ; Input ; Info     ; Stuck at GND                ;
; N    ; Input ; Info     ; Stuck at GND                ;
; O    ; Input ; Info     ; Stuck at GND                ;
; P    ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "lab5:L1|alu:A1|mux16_1:m2" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; A    ; Input ; Info     ; Stuck at GND                ;
; C    ; Input ; Info     ; Stuck at GND                ;
; F    ; Input ; Info     ; Stuck at GND                ;
; G    ; Input ; Info     ; Stuck at GND                ;
; J    ; Input ; Info     ; Stuck at GND                ;
; K    ; Input ; Info     ; Stuck at GND                ;
; L    ; Input ; Info     ; Stuck at GND                ;
; M    ; Input ; Info     ; Stuck at GND                ;
; N    ; Input ; Info     ; Stuck at GND                ;
; O    ; Input ; Info     ; Stuck at GND                ;
; P    ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "lab5:L1|alu:A1|mux16_1:m1" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; A    ; Input ; Info     ; Stuck at GND                ;
; N    ; Input ; Info     ; Stuck at GND                ;
; O    ; Input ; Info     ; Stuck at GND                ;
; P    ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "lab5:L1|alu:A1|add:A3" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; B[7..1] ; Input ; Info     ; Stuck at GND         ;
; B[0]    ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "lab5:L1|alu:A1|sub:S2" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; B[7..1] ; Input ; Info     ; Stuck at GND         ;
; B[0]    ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "lab5:L1|alu:A1|add:A2" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; B[7..4] ; Input ; Info     ; Stuck at GND         ;
+---------+-------+----------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5:L1"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; State ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Cout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OF    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_div:f1"                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; count_max[21..17] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_max[13..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_max[25..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_max[9..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_max[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_max[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_max[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_max[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_max[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_max[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_max[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "to_Ascii:T2"     ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; num[7..4] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ASCII27Seg:A3"         ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; AsciiCode[1..0] ; Input ; Info     ; Stuck at GND ;
; AsciiCode[7]    ; Input ; Info     ; Stuck at GND ;
; AsciiCode[3]    ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ASCII27Seg:A2"         ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; AsciiCode[3..1] ; Input ; Info     ; Stuck at GND ;
; AsciiCode[7]    ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "ASCII27Seg:A1"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; AsciiCode[7] ; Input ; Info     ; Stuck at GND ;
; AsciiCode[0] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 189                         ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 26                          ;
;     CLR SLD           ; 4                           ;
;     ENA CLR           ; 152                         ;
;     ENA CLR SLD       ; 4                           ;
; cycloneiii_lcell_comb ; 1150                        ;
;     arith             ; 278                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 188                         ;
;     normal            ; 872                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 491                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 35.50                       ;
; Average LUT depth     ; 19.44                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 26 17:21:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_pv -c lab5_pv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (12090): Entity "mux41" obtained from "../lab5.sv" instead of from Quartus Prime megafunction library File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 1
Info (12021): Found 15 design units, including 15 entities, in source file /users/pknad/documents/eee333_verilog/lab5/lab5.sv
    Info (12023): Found entity 1: mux41 File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 1
    Info (12023): Found entity 2: mux16_1 File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 14
    Info (12023): Found entity 3: add File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 23
    Info (12023): Found entity 4: sub File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 28
    Info (12023): Found entity 5: alu File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 33
    Info (12023): Found entity 6: RegFile File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 61
    Info (12023): Found entity 7: ROM File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 98
    Info (12023): Found entity 8: Dreg File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 125
    Info (12023): Found entity 9: mcu_control File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 134
    Info (12023): Found entity 10: lab5 File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 159
    Info (12023): Found entity 11: lab5_tb File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 204
    Info (12023): Found entity 12: freq_div File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 224
    Info (12023): Found entity 13: ASCII27Seg File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 241
    Info (12023): Found entity 14: to_Ascii File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 486
    Info (12023): Found entity 15: lab5_pv File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 492
Info (12127): Elaborating entity "lab5_pv" for the top level hierarchy
Info (12128): Elaborating entity "ASCII27Seg" for hierarchy "ASCII27Seg:A1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 505
Info (12128): Elaborating entity "to_Ascii" for hierarchy "to_Ascii:T1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 512
Info (12128): Elaborating entity "freq_div" for hierarchy "freq_div:f1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 517
Info (12128): Elaborating entity "lab5" for hierarchy "lab5:L1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 518
Info (12128): Elaborating entity "ROM" for hierarchy "lab5:L1|ROM:R1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 168
Info (12128): Elaborating entity "RegFile" for hierarchy "lab5:L1|RegFile:RF" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 176
Info (12128): Elaborating entity "alu" for hierarchy "lab5:L1|alu:A1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 179
Info (12128): Elaborating entity "add" for hierarchy "lab5:L1|alu:A1|add:A1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 39
Info (12128): Elaborating entity "sub" for hierarchy "lab5:L1|alu:A1|sub:S1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 41
Info (12128): Elaborating entity "mux16_1" for hierarchy "lab5:L1|alu:A1|mux16_1:m1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 55
Info (12128): Elaborating entity "mux41" for hierarchy "lab5:L1|alu:A1|mux16_1:m1|mux41:m1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 16
Info (12128): Elaborating entity "mux16_1" for hierarchy "lab5:L1|alu:A1|mux16_1:m2" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 56
Info (12128): Elaborating entity "mux41" for hierarchy "lab5:L1|alu:A1|mux16_1:m2|mux41:m1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 16
Info (12128): Elaborating entity "Dreg" for hierarchy "lab5:L1|Dreg:w_reg" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 182
Info (12128): Elaborating entity "mcu_control" for hierarchy "lab5:L1|mcu_control:MC" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 185
Info (12128): Elaborating entity "Dreg" for hierarchy "lab5:L1|mcu_control:MC|Dreg:D1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 137
Info (12128): Elaborating entity "mux41" for hierarchy "lab5:L1|mcu_control:MC|mux41:M1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 138
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer comb~0
Info (278001): Inferred 17 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab5:L1|alu:A1|Div0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 44
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab5:L1|alu:A1|Mult0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T4|Div0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 487
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T3|Div0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 487
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T1|Div0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 487
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T2|Mod0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T2|Div1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T1|Mod0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T1|Div1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T3|Mod0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T3|Div1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T4|Mod0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T4|Div1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T2|Mod1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 489
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T1|Mod1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 489
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T3|Mod1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 489
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "to_Ascii:T4|Mod1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 489
Info (12130): Elaborated megafunction instantiation "lab5:L1|alu:A1|lpm_divide:Div0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 44
Info (12133): Instantiated megafunction "lab5:L1|alu:A1|lpm_divide:Div0" with the following parameter: File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 44
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf
    Info (12023): Found entity 1: lpm_divide_dsl File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_dsl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf
    Info (12023): Found entity 1: alt_u_div_8fe File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_8fe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lab5:L1|alu:A1|lpm_mult:Mult0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 43
Info (12133): Instantiated megafunction "lab5:L1|alu:A1|lpm_mult:Mult0" with the following parameter: File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 43
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf
    Info (12023): Found entity 1: mult_0ls File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/mult_0ls.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "to_Ascii:T4|lpm_divide:Div0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 487
Info (12133): Instantiated megafunction "to_Ascii:T4|lpm_divide:Div0" with the following parameter: File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 487
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf
    Info (12023): Found entity 1: lpm_divide_csl File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_csl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf
    Info (12023): Found entity 1: alt_u_div_6fe File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_6fe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "to_Ascii:T2|lpm_divide:Mod0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
Info (12133): Instantiated megafunction "to_Ascii:T2|lpm_divide:Mod0" with the following parameter: File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkl.tdf
    Info (12023): Found entity 1: lpm_divide_fkl File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_fkl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "to_Ascii:T2|lpm_divide:Div1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
Info (12133): Instantiated megafunction "to_Ascii:T2|lpm_divide:Div1" with the following parameter: File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_8sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_uee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "to_Ascii:T1|lpm_divide:Mod0" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
Info (12133): Instantiated megafunction "to_Ascii:T1|lpm_divide:Mod0" with the following parameter: File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 488
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "to_Ascii:T2|lpm_divide:Mod1" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 489
Info (12133): Instantiated megafunction "to_Ascii:T2|lpm_divide:Mod1" with the following parameter: File: C:/Users/pknad/Documents/EEE333_verilog/lab5/lab5.sv Line: 489
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf
    Info (12023): Found entity 1: lpm_divide_bkl File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/lpm_divide_bkl.tdf Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "to_Ascii:T2|lpm_divide:Mod1|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider|add_sub_6_result_int[0]~10" File: C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/db/alt_u_div_uee.tdf Line: 57
Info (144001): Generated suppressed messages file C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/output_files/lab5_pv.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1322 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 1264 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Fri Apr 26 17:22:12 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pknad/Documents/EEE333_verilog/lab5/Quartus/output_files/lab5_pv.map.smsg.


