# radio_periph_lab

NOTE: This is Lab # 6 - Custom AXI / AXIS Peripheral for Processor Interfacing of 525.742 SOC FPGA Design Lab.

This repo is modifed from provided lab template or professor's repo:
https://github.com/dougwen/radio_periph_lab.git

See listed repo for more info about setup/configuration.