OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/dff_ram_8x72/runs/firstrun/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/mmuddassir/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dff_ram_8x72
Die area:                 ( 0 0 ) ( 266645 277365 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     8079
Number of terminals:      151
Number of snets:          2
Number of nets:           3755

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 76.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 141178.
[INFO DRT-0033] mcon shape region query size = 108704.
[INFO DRT-0033] met1 shape region query size = 24075.
[INFO DRT-0033] via shape region query size = 940.
[INFO DRT-0033] met2 shape region query size = 634.
[INFO DRT-0033] via2 shape region query size = 752.
[INFO DRT-0033] met3 shape region query size = 643.
[INFO DRT-0033] via3 shape region query size = 752.
[INFO DRT-0033] met4 shape region query size = 204.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 161 pins.
[INFO DRT-0081]   Complete 58 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1990 groups.
#scanned instances     = 8079
#unique  instances     = 76
#stdCellGenAp          = 1450
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 942
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 10685
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:32, memory = 139.30 (MB), peak = 140.98 (MB)

Number of guides:     23996

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 38 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 40 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8772.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6638.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3366.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 158.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 17.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12155 vertical wires in 1 frboxes and 6796 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1007 vertical wires in 1 frboxes and 1862 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 180.03 (MB), peak = 180.03 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 180.18 (MB), peak = 180.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 244.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 323.06 (MB).
    Completing 30% with 179 violations.
    elapsed time = 00:00:10, memory = 277.64 (MB).
    Completing 40% with 179 violations.
    elapsed time = 00:00:14, memory = 297.33 (MB).
    Completing 50% with 179 violations.
    elapsed time = 00:00:17, memory = 326.26 (MB).
    Completing 60% with 411 violations.
    elapsed time = 00:00:22, memory = 301.62 (MB).
    Completing 70% with 411 violations.
    elapsed time = 00:00:25, memory = 325.10 (MB).
    Completing 80% with 587 violations.
    elapsed time = 00:00:29, memory = 293.85 (MB).
    Completing 90% with 587 violations.
    elapsed time = 00:00:34, memory = 308.75 (MB).
    Completing 100% with 772 violations.
    elapsed time = 00:00:35, memory = 256.57 (MB).
[INFO DRT-0199]   Number of violations = 1569.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      9      0      0      0
Metal Spacing       10      0    188     54      6
Recheck              0      0    567    222      8
Short                0      0    414     91      0
[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:00:36, memory = 532.77 (MB), peak = 532.77 (MB)
Total wire length = 77877 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38485 um.
Total wire length on LAYER met2 = 36032 um.
Total wire length on LAYER met3 = 2690 um.
Total wire length on LAYER met4 = 670 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21845.
Up-via summary (total 21845):.

------------------------
 FR_MASTERSLICE        0
            li1    10694
           met1    10879
           met2      239
           met3       33
           met4        0
------------------------
                   21845


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1569 violations.
    elapsed time = 00:00:02, memory = 557.22 (MB).
    Completing 20% with 1569 violations.
    elapsed time = 00:00:06, memory = 605.71 (MB).
    Completing 30% with 1278 violations.
    elapsed time = 00:00:07, memory = 544.63 (MB).
    Completing 40% with 1278 violations.
    elapsed time = 00:00:12, memory = 563.06 (MB).
    Completing 50% with 1278 violations.
    elapsed time = 00:00:15, memory = 599.94 (MB).
    Completing 60% with 915 violations.
    elapsed time = 00:00:18, memory = 578.33 (MB).
    Completing 70% with 915 violations.
    elapsed time = 00:00:21, memory = 595.89 (MB).
    Completing 80% with 638 violations.
    elapsed time = 00:00:24, memory = 559.98 (MB).
    Completing 90% with 638 violations.
    elapsed time = 00:00:28, memory = 588.27 (MB).
    Completing 100% with 255 violations.
    elapsed time = 00:00:29, memory = 525.95 (MB).
[INFO DRT-0199]   Number of violations = 255.
Viol/Layer        met1   met2
Metal Spacing       64     23
Short              165      3
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:29, memory = 532.65 (MB), peak = 605.93 (MB)
Total wire length = 76899 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38041 um.
Total wire length on LAYER met2 = 35567 um.
Total wire length on LAYER met3 = 2670 um.
Total wire length on LAYER met4 = 620 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21618.
Up-via summary (total 21618):.

------------------------
 FR_MASTERSLICE        0
            li1    10691
           met1    10665
           met2      232
           met3       30
           met4        0
------------------------
                   21618


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 255 violations.
    elapsed time = 00:00:00, memory = 544.77 (MB).
    Completing 20% with 255 violations.
    elapsed time = 00:00:04, memory = 584.95 (MB).
    Completing 30% with 255 violations.
    elapsed time = 00:00:04, memory = 585.06 (MB).
    Completing 40% with 242 violations.
    elapsed time = 00:00:07, memory = 561.14 (MB).
    Completing 50% with 242 violations.
    elapsed time = 00:00:10, memory = 596.72 (MB).
    Completing 60% with 237 violations.
    elapsed time = 00:00:14, memory = 562.93 (MB).
    Completing 70% with 237 violations.
    elapsed time = 00:00:17, memory = 583.80 (MB).
    Completing 80% with 237 violations.
    elapsed time = 00:00:19, memory = 596.96 (MB).
    Completing 90% with 212 violations.
    elapsed time = 00:00:24, memory = 582.15 (MB).
    Completing 100% with 207 violations.
    elapsed time = 00:00:26, memory = 525.91 (MB).
[INFO DRT-0199]   Number of violations = 207.
Viol/Layer        met1   met2
Metal Spacing       62     14
Short              127      4
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:27, memory = 532.45 (MB), peak = 605.93 (MB)
Total wire length = 76466 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37784 um.
Total wire length on LAYER met2 = 35415 um.
Total wire length on LAYER met3 = 2656 um.
Total wire length on LAYER met4 = 611 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21585.
Up-via summary (total 21585):.

------------------------
 FR_MASTERSLICE        0
            li1    10691
           met1    10625
           met2      240
           met3       29
           met4        0
------------------------
                   21585


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 207 violations.
    elapsed time = 00:00:01, memory = 560.07 (MB).
    Completing 20% with 207 violations.
    elapsed time = 00:00:03, memory = 596.24 (MB).
    Completing 30% with 156 violations.
    elapsed time = 00:00:03, memory = 526.02 (MB).
    Completing 40% with 156 violations.
    elapsed time = 00:00:05, memory = 588.77 (MB).
    Completing 50% with 156 violations.
    elapsed time = 00:00:06, memory = 608.20 (MB).
    Completing 60% with 84 violations.
    elapsed time = 00:00:09, memory = 595.23 (MB).
    Completing 70% with 84 violations.
    elapsed time = 00:00:09, memory = 607.26 (MB).
    Completing 80% with 38 violations.
    elapsed time = 00:00:12, memory = 563.55 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:13, memory = 582.59 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:14, memory = 526.44 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met2
Metal Spacing        1      1
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:14, memory = 526.44 (MB), peak = 625.18 (MB)
Total wire length = 76462 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37245 um.
Total wire length on LAYER met2 = 35507 um.
Total wire length on LAYER met3 = 3107 um.
Total wire length on LAYER met4 = 602 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21689.
Up-via summary (total 21689):.

------------------------
 FR_MASTERSLICE        0
            li1    10691
           met1    10668
           met2      301
           met3       29
           met4        0
------------------------
                   21689


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 526.44 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 526.44 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 526.44 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 526.69 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 526.69 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 526.69 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 526.69 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 526.69 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 526.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 526.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 526.69 (MB), peak = 625.18 (MB)
Total wire length = 76470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37247 um.
Total wire length on LAYER met2 = 35512 um.
Total wire length on LAYER met3 = 3107 um.
Total wire length on LAYER met4 = 602 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21691.
Up-via summary (total 21691):.

------------------------
 FR_MASTERSLICE        0
            li1    10691
           met1    10670
           met2      301
           met3       29
           met4        0
------------------------
                   21691


[INFO DRT-0198] Complete detail routing.
Total wire length = 76470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37247 um.
Total wire length on LAYER met2 = 35512 um.
Total wire length on LAYER met3 = 3107 um.
Total wire length on LAYER met4 = 602 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 21691.
Up-via summary (total 21691):.

------------------------
 FR_MASTERSLICE        0
            li1    10691
           met1    10670
           met2      301
           met3       29
           met4        0
------------------------
                   21691


[INFO DRT-0267] cpu time = 00:03:23, elapsed time = 00:01:49, memory = 526.69 (MB), peak = 625.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/dff_ram_8x72/runs/firstrun/results/routing/dff_ram_8x72.odb'…
Writing netlist to '/openlane/designs/dff_ram_8x72/runs/firstrun/results/routing/dff_ram_8x72.nl.v'…
Writing powered netlist to '/openlane/designs/dff_ram_8x72/runs/firstrun/results/routing/dff_ram_8x72.pnl.v'…
Writing layout to '/openlane/designs/dff_ram_8x72/runs/firstrun/results/routing/dff_ram_8x72.def'…
