ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"clk_4kHz.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.clk_4kHz_Start,"ax",%progbits
  20              		.align	1
  21              		.global	clk_4kHz_Start
  22              		.code	16
  23              		.thumb_func
  24              		.type	clk_4kHz_Start, %function
  25              	clk_4kHz_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC4\\clk_4kHz.c"
   1:Generated_Source\PSoC4/clk_4kHz.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/clk_4kHz.c **** * File Name: clk_4kHz.c
   3:Generated_Source\PSoC4/clk_4kHz.c **** * Version 2.20
   4:Generated_Source\PSoC4/clk_4kHz.c **** *
   5:Generated_Source\PSoC4/clk_4kHz.c **** *  Description:
   6:Generated_Source\PSoC4/clk_4kHz.c **** *   Provides system API for the clocking, interrupts and watchdog timer.
   7:Generated_Source\PSoC4/clk_4kHz.c **** *
   8:Generated_Source\PSoC4/clk_4kHz.c **** *  Note:
   9:Generated_Source\PSoC4/clk_4kHz.c **** *   Documentation of the API's in this file is located in the
  10:Generated_Source\PSoC4/clk_4kHz.c **** *   System Reference Guide provided with PSoC Creator.
  11:Generated_Source\PSoC4/clk_4kHz.c **** *
  12:Generated_Source\PSoC4/clk_4kHz.c **** ********************************************************************************
  13:Generated_Source\PSoC4/clk_4kHz.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/clk_4kHz.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/clk_4kHz.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/clk_4kHz.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/clk_4kHz.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/clk_4kHz.c **** 
  19:Generated_Source\PSoC4/clk_4kHz.c **** #include <cydevice_trm.h>
  20:Generated_Source\PSoC4/clk_4kHz.c **** #include "clk_4kHz.h"
  21:Generated_Source\PSoC4/clk_4kHz.c **** 
  22:Generated_Source\PSoC4/clk_4kHz.c **** #if defined CYREG_PERI_DIV_CMD
  23:Generated_Source\PSoC4/clk_4kHz.c **** 
  24:Generated_Source\PSoC4/clk_4kHz.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/clk_4kHz.c **** * Function Name: clk_4kHz_StartEx
  26:Generated_Source\PSoC4/clk_4kHz.c **** ********************************************************************************
  27:Generated_Source\PSoC4/clk_4kHz.c **** *
  28:Generated_Source\PSoC4/clk_4kHz.c **** * Summary:
  29:Generated_Source\PSoC4/clk_4kHz.c **** *  Starts the clock, aligned to the specified running clock.
  30:Generated_Source\PSoC4/clk_4kHz.c **** *
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 2


  31:Generated_Source\PSoC4/clk_4kHz.c **** * Parameters:
  32:Generated_Source\PSoC4/clk_4kHz.c **** *  alignClkDiv:  The divider to which phase alignment is performed when the
  33:Generated_Source\PSoC4/clk_4kHz.c **** *    clock is started.
  34:Generated_Source\PSoC4/clk_4kHz.c **** *
  35:Generated_Source\PSoC4/clk_4kHz.c **** * Returns:
  36:Generated_Source\PSoC4/clk_4kHz.c **** *  None
  37:Generated_Source\PSoC4/clk_4kHz.c **** *
  38:Generated_Source\PSoC4/clk_4kHz.c **** *******************************************************************************/
  39:Generated_Source\PSoC4/clk_4kHz.c **** void clk_4kHz_StartEx(uint32 alignClkDiv)
  40:Generated_Source\PSoC4/clk_4kHz.c **** {
  41:Generated_Source\PSoC4/clk_4kHz.c ****     /* Make sure any previous start command has finished. */
  42:Generated_Source\PSoC4/clk_4kHz.c ****     while((clk_4kHz_CMD_REG & clk_4kHz_CMD_ENABLE_MASK) != 0u)
  43:Generated_Source\PSoC4/clk_4kHz.c ****     {
  44:Generated_Source\PSoC4/clk_4kHz.c ****     }
  45:Generated_Source\PSoC4/clk_4kHz.c ****     
  46:Generated_Source\PSoC4/clk_4kHz.c ****     /* Specify the target divider and it's alignment divider, and enable. */
  47:Generated_Source\PSoC4/clk_4kHz.c ****     clk_4kHz_CMD_REG =
  48:Generated_Source\PSoC4/clk_4kHz.c ****         ((uint32)clk_4kHz__DIV_ID << clk_4kHz_CMD_DIV_SHIFT)|
  49:Generated_Source\PSoC4/clk_4kHz.c ****         (alignClkDiv << clk_4kHz_CMD_PA_DIV_SHIFT) |
  50:Generated_Source\PSoC4/clk_4kHz.c ****         (uint32)clk_4kHz_CMD_ENABLE_MASK;
  51:Generated_Source\PSoC4/clk_4kHz.c **** }
  52:Generated_Source\PSoC4/clk_4kHz.c **** 
  53:Generated_Source\PSoC4/clk_4kHz.c **** #else
  54:Generated_Source\PSoC4/clk_4kHz.c **** 
  55:Generated_Source\PSoC4/clk_4kHz.c **** /*******************************************************************************
  56:Generated_Source\PSoC4/clk_4kHz.c **** * Function Name: clk_4kHz_Start
  57:Generated_Source\PSoC4/clk_4kHz.c **** ********************************************************************************
  58:Generated_Source\PSoC4/clk_4kHz.c **** *
  59:Generated_Source\PSoC4/clk_4kHz.c **** * Summary:
  60:Generated_Source\PSoC4/clk_4kHz.c **** *  Starts the clock.
  61:Generated_Source\PSoC4/clk_4kHz.c **** *
  62:Generated_Source\PSoC4/clk_4kHz.c **** * Parameters:
  63:Generated_Source\PSoC4/clk_4kHz.c **** *  None
  64:Generated_Source\PSoC4/clk_4kHz.c **** *
  65:Generated_Source\PSoC4/clk_4kHz.c **** * Returns:
  66:Generated_Source\PSoC4/clk_4kHz.c **** *  None
  67:Generated_Source\PSoC4/clk_4kHz.c **** *
  68:Generated_Source\PSoC4/clk_4kHz.c **** *******************************************************************************/
  69:Generated_Source\PSoC4/clk_4kHz.c **** 
  70:Generated_Source\PSoC4/clk_4kHz.c **** void clk_4kHz_Start(void)
  71:Generated_Source\PSoC4/clk_4kHz.c **** {
  28              		.loc 1 71 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  72:Generated_Source\PSoC4/clk_4kHz.c ****     /* Set the bit to enable the clock. */
  73:Generated_Source\PSoC4/clk_4kHz.c ****     clk_4kHz_ENABLE_REG |= clk_4kHz__ENABLE_MASK;
  33              		.loc 1 73 0
  34 0000 8021     		movs	r1, #128
  35 0002 034A     		ldr	r2, .L2
  36 0004 0906     		lsls	r1, r1, #24
  37 0006 1368     		ldr	r3, [r2]
  74:Generated_Source\PSoC4/clk_4kHz.c **** }
  38              		.loc 1 74 0
  39              		@ sp needed
  73:Generated_Source\PSoC4/clk_4kHz.c **** }
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 3


  40              		.loc 1 73 0
  41 0008 0B43     		orrs	r3, r1
  42 000a 1360     		str	r3, [r2]
  43              		.loc 1 74 0
  44 000c 7047     		bx	lr
  45              	.L3:
  46 000e C046     		.align	2
  47              	.L2:
  48 0010 00000240 		.word	1073872896
  49              		.cfi_endproc
  50              	.LFE0:
  51              		.size	clk_4kHz_Start, .-clk_4kHz_Start
  52              		.section	.text.clk_4kHz_Stop,"ax",%progbits
  53              		.align	1
  54              		.global	clk_4kHz_Stop
  55              		.code	16
  56              		.thumb_func
  57              		.type	clk_4kHz_Stop, %function
  58              	clk_4kHz_Stop:
  59              	.LFB1:
  75:Generated_Source\PSoC4/clk_4kHz.c **** 
  76:Generated_Source\PSoC4/clk_4kHz.c **** #endif /* CYREG_PERI_DIV_CMD */
  77:Generated_Source\PSoC4/clk_4kHz.c **** 
  78:Generated_Source\PSoC4/clk_4kHz.c **** 
  79:Generated_Source\PSoC4/clk_4kHz.c **** /*******************************************************************************
  80:Generated_Source\PSoC4/clk_4kHz.c **** * Function Name: clk_4kHz_Stop
  81:Generated_Source\PSoC4/clk_4kHz.c **** ********************************************************************************
  82:Generated_Source\PSoC4/clk_4kHz.c **** *
  83:Generated_Source\PSoC4/clk_4kHz.c **** * Summary:
  84:Generated_Source\PSoC4/clk_4kHz.c **** *  Stops the clock and returns immediately. This API does not require the
  85:Generated_Source\PSoC4/clk_4kHz.c **** *  source clock to be running but may return before the hardware is actually
  86:Generated_Source\PSoC4/clk_4kHz.c **** *  disabled.
  87:Generated_Source\PSoC4/clk_4kHz.c **** *
  88:Generated_Source\PSoC4/clk_4kHz.c **** * Parameters:
  89:Generated_Source\PSoC4/clk_4kHz.c **** *  None
  90:Generated_Source\PSoC4/clk_4kHz.c **** *
  91:Generated_Source\PSoC4/clk_4kHz.c **** * Returns:
  92:Generated_Source\PSoC4/clk_4kHz.c **** *  None
  93:Generated_Source\PSoC4/clk_4kHz.c **** *
  94:Generated_Source\PSoC4/clk_4kHz.c **** *******************************************************************************/
  95:Generated_Source\PSoC4/clk_4kHz.c **** void clk_4kHz_Stop(void)
  96:Generated_Source\PSoC4/clk_4kHz.c **** {
  60              		.loc 1 96 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  97:Generated_Source\PSoC4/clk_4kHz.c **** #if defined CYREG_PERI_DIV_CMD
  98:Generated_Source\PSoC4/clk_4kHz.c **** 
  99:Generated_Source\PSoC4/clk_4kHz.c ****     /* Make sure any previous start command has finished. */
 100:Generated_Source\PSoC4/clk_4kHz.c ****     while((clk_4kHz_CMD_REG & clk_4kHz_CMD_ENABLE_MASK) != 0u)
 101:Generated_Source\PSoC4/clk_4kHz.c ****     {
 102:Generated_Source\PSoC4/clk_4kHz.c ****     }
 103:Generated_Source\PSoC4/clk_4kHz.c ****     
 104:Generated_Source\PSoC4/clk_4kHz.c ****     /* Specify the target divider and it's alignment divider, and disable. */
 105:Generated_Source\PSoC4/clk_4kHz.c ****     clk_4kHz_CMD_REG =
 106:Generated_Source\PSoC4/clk_4kHz.c ****         ((uint32)clk_4kHz__DIV_ID << clk_4kHz_CMD_DIV_SHIFT)|
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 4


 107:Generated_Source\PSoC4/clk_4kHz.c ****         ((uint32)clk_4kHz_CMD_DISABLE_MASK);
 108:Generated_Source\PSoC4/clk_4kHz.c **** 
 109:Generated_Source\PSoC4/clk_4kHz.c **** #else
 110:Generated_Source\PSoC4/clk_4kHz.c **** 
 111:Generated_Source\PSoC4/clk_4kHz.c ****     /* Clear the bit to disable the clock. */
 112:Generated_Source\PSoC4/clk_4kHz.c ****     clk_4kHz_ENABLE_REG &= (uint32)(~clk_4kHz__ENABLE_MASK);
  65              		.loc 1 112 0
  66 0000 024A     		ldr	r2, .L5
 113:Generated_Source\PSoC4/clk_4kHz.c ****     
 114:Generated_Source\PSoC4/clk_4kHz.c **** #endif /* CYREG_PERI_DIV_CMD */
 115:Generated_Source\PSoC4/clk_4kHz.c **** }
  67              		.loc 1 115 0
  68              		@ sp needed
 112:Generated_Source\PSoC4/clk_4kHz.c ****     
  69              		.loc 1 112 0
  70 0002 1368     		ldr	r3, [r2]
  71 0004 5B00     		lsls	r3, r3, #1
  72 0006 5B08     		lsrs	r3, r3, #1
  73 0008 1360     		str	r3, [r2]
  74              		.loc 1 115 0
  75 000a 7047     		bx	lr
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 000c 00000240 		.word	1073872896
  80              		.cfi_endproc
  81              	.LFE1:
  82              		.size	clk_4kHz_Stop, .-clk_4kHz_Stop
  83              		.section	.text.clk_4kHz_SetFractionalDividerRegister,"ax",%progbits
  84              		.align	1
  85              		.global	clk_4kHz_SetFractionalDividerRegister
  86              		.code	16
  87              		.thumb_func
  88              		.type	clk_4kHz_SetFractionalDividerRegister, %function
  89              	clk_4kHz_SetFractionalDividerRegister:
  90              	.LFB2:
 116:Generated_Source\PSoC4/clk_4kHz.c **** 
 117:Generated_Source\PSoC4/clk_4kHz.c **** 
 118:Generated_Source\PSoC4/clk_4kHz.c **** /*******************************************************************************
 119:Generated_Source\PSoC4/clk_4kHz.c **** * Function Name: clk_4kHz_SetFractionalDividerRegister
 120:Generated_Source\PSoC4/clk_4kHz.c **** ********************************************************************************
 121:Generated_Source\PSoC4/clk_4kHz.c **** *
 122:Generated_Source\PSoC4/clk_4kHz.c **** * Summary:
 123:Generated_Source\PSoC4/clk_4kHz.c **** *  Modifies the clock divider and the fractional divider.
 124:Generated_Source\PSoC4/clk_4kHz.c **** *
 125:Generated_Source\PSoC4/clk_4kHz.c **** * Parameters:
 126:Generated_Source\PSoC4/clk_4kHz.c **** *  clkDivider:  Divider register value (0-65535). This value is NOT the
 127:Generated_Source\PSoC4/clk_4kHz.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 128:Generated_Source\PSoC4/clk_4kHz.c **** *    to divide the clock by 2, this parameter should be set to 1.
 129:Generated_Source\PSoC4/clk_4kHz.c **** *  fracDivider:  Fractional Divider register value (0-31).
 130:Generated_Source\PSoC4/clk_4kHz.c **** * Returns:
 131:Generated_Source\PSoC4/clk_4kHz.c **** *  None
 132:Generated_Source\PSoC4/clk_4kHz.c **** *
 133:Generated_Source\PSoC4/clk_4kHz.c **** *******************************************************************************/
 134:Generated_Source\PSoC4/clk_4kHz.c **** void clk_4kHz_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)
 135:Generated_Source\PSoC4/clk_4kHz.c **** {
  91              		.loc 1 135 0
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 5


  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  96              	.LVL0:
 136:Generated_Source\PSoC4/clk_4kHz.c ****     uint32 maskVal;
 137:Generated_Source\PSoC4/clk_4kHz.c ****     uint32 regVal;
 138:Generated_Source\PSoC4/clk_4kHz.c ****     
 139:Generated_Source\PSoC4/clk_4kHz.c **** #if defined (clk_4kHz__FRAC_MASK) || defined (CYREG_PERI_DIV_CMD)
 140:Generated_Source\PSoC4/clk_4kHz.c ****     
 141:Generated_Source\PSoC4/clk_4kHz.c **** 	/* get all but divider bits */
 142:Generated_Source\PSoC4/clk_4kHz.c ****     maskVal = clk_4kHz_DIV_REG & 
 143:Generated_Source\PSoC4/clk_4kHz.c ****                     (uint32)(~(uint32)(clk_4kHz_DIV_INT_MASK | clk_4kHz_DIV_FRAC_MASK)); 
 144:Generated_Source\PSoC4/clk_4kHz.c **** 	/* combine mask and new divider vals into 32-bit value */
 145:Generated_Source\PSoC4/clk_4kHz.c ****     regVal = maskVal |
 146:Generated_Source\PSoC4/clk_4kHz.c ****         ((uint32)((uint32)clkDivider <<  clk_4kHz_DIV_INT_SHIFT) & clk_4kHz_DIV_INT_MASK) |
 147:Generated_Source\PSoC4/clk_4kHz.c ****         ((uint32)((uint32)clkFractional << clk_4kHz_DIV_FRAC_SHIFT) & clk_4kHz_DIV_FRAC_MASK);
 148:Generated_Source\PSoC4/clk_4kHz.c ****     
 149:Generated_Source\PSoC4/clk_4kHz.c **** #else
 150:Generated_Source\PSoC4/clk_4kHz.c ****     /* get all but integer divider bits */
 151:Generated_Source\PSoC4/clk_4kHz.c ****     maskVal = clk_4kHz_DIV_REG & (uint32)(~(uint32)clk_4kHz__DIVIDER_MASK);
  97              		.loc 1 151 0
  98 0000 034A     		ldr	r2, .L8
 152:Generated_Source\PSoC4/clk_4kHz.c ****     /* combine mask and new divider val into 32-bit value */
 153:Generated_Source\PSoC4/clk_4kHz.c ****     regVal = clkDivider | maskVal;
 154:Generated_Source\PSoC4/clk_4kHz.c ****     
 155:Generated_Source\PSoC4/clk_4kHz.c **** #endif /* clk_4kHz__FRAC_MASK || CYREG_PERI_DIV_CMD */
 156:Generated_Source\PSoC4/clk_4kHz.c **** 
 157:Generated_Source\PSoC4/clk_4kHz.c ****     clk_4kHz_DIV_REG = regVal;
 158:Generated_Source\PSoC4/clk_4kHz.c **** }
  99              		.loc 1 158 0
 100              		@ sp needed
 151:Generated_Source\PSoC4/clk_4kHz.c ****     /* combine mask and new divider val into 32-bit value */
 101              		.loc 1 151 0
 102 0002 1368     		ldr	r3, [r2]
 103              	.LVL1:
 153:Generated_Source\PSoC4/clk_4kHz.c ****     
 104              		.loc 1 153 0
 105 0004 1B0C     		lsrs	r3, r3, #16
 106              	.LVL2:
 107 0006 1B04     		lsls	r3, r3, #16
 108 0008 0343     		orrs	r3, r0
 109              	.LVL3:
 157:Generated_Source\PSoC4/clk_4kHz.c **** }
 110              		.loc 1 157 0
 111 000a 1360     		str	r3, [r2]
 112              		.loc 1 158 0
 113 000c 7047     		bx	lr
 114              	.L9:
 115 000e C046     		.align	2
 116              	.L8:
 117 0010 00000240 		.word	1073872896
 118              		.cfi_endproc
 119              	.LFE2:
 120              		.size	clk_4kHz_SetFractionalDividerRegister, .-clk_4kHz_SetFractionalDividerRegister
 121              		.section	.text.clk_4kHz_GetDividerRegister,"ax",%progbits
 122              		.align	1
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 6


 123              		.global	clk_4kHz_GetDividerRegister
 124              		.code	16
 125              		.thumb_func
 126              		.type	clk_4kHz_GetDividerRegister, %function
 127              	clk_4kHz_GetDividerRegister:
 128              	.LFB3:
 159:Generated_Source\PSoC4/clk_4kHz.c **** 
 160:Generated_Source\PSoC4/clk_4kHz.c **** 
 161:Generated_Source\PSoC4/clk_4kHz.c **** /*******************************************************************************
 162:Generated_Source\PSoC4/clk_4kHz.c **** * Function Name: clk_4kHz_GetDividerRegister
 163:Generated_Source\PSoC4/clk_4kHz.c **** ********************************************************************************
 164:Generated_Source\PSoC4/clk_4kHz.c **** *
 165:Generated_Source\PSoC4/clk_4kHz.c **** * Summary:
 166:Generated_Source\PSoC4/clk_4kHz.c **** *  Gets the clock divider register value.
 167:Generated_Source\PSoC4/clk_4kHz.c **** *
 168:Generated_Source\PSoC4/clk_4kHz.c **** * Parameters:
 169:Generated_Source\PSoC4/clk_4kHz.c **** *  None
 170:Generated_Source\PSoC4/clk_4kHz.c **** *
 171:Generated_Source\PSoC4/clk_4kHz.c **** * Returns:
 172:Generated_Source\PSoC4/clk_4kHz.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 173:Generated_Source\PSoC4/clk_4kHz.c **** *  divide by 2, the return value will be 1.
 174:Generated_Source\PSoC4/clk_4kHz.c **** *
 175:Generated_Source\PSoC4/clk_4kHz.c **** *******************************************************************************/
 176:Generated_Source\PSoC4/clk_4kHz.c **** uint16 clk_4kHz_GetDividerRegister(void)
 177:Generated_Source\PSoC4/clk_4kHz.c **** {
 129              		.loc 1 177 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 178:Generated_Source\PSoC4/clk_4kHz.c ****     return (uint16)((clk_4kHz_DIV_REG & clk_4kHz_DIV_INT_MASK)
 134              		.loc 1 178 0
 135 0000 014B     		ldr	r3, .L11
 179:Generated_Source\PSoC4/clk_4kHz.c ****         >> clk_4kHz_DIV_INT_SHIFT);
 180:Generated_Source\PSoC4/clk_4kHz.c **** }
 136              		.loc 1 180 0
 137              		@ sp needed
 178:Generated_Source\PSoC4/clk_4kHz.c ****     return (uint16)((clk_4kHz_DIV_REG & clk_4kHz_DIV_INT_MASK)
 138              		.loc 1 178 0
 139 0002 1868     		ldr	r0, [r3]
 140 0004 80B2     		uxth	r0, r0
 141              		.loc 1 180 0
 142 0006 7047     		bx	lr
 143              	.L12:
 144              		.align	2
 145              	.L11:
 146 0008 00000240 		.word	1073872896
 147              		.cfi_endproc
 148              	.LFE3:
 149              		.size	clk_4kHz_GetDividerRegister, .-clk_4kHz_GetDividerRegister
 150              		.section	.text.clk_4kHz_GetFractionalDividerRegister,"ax",%progbits
 151              		.align	1
 152              		.global	clk_4kHz_GetFractionalDividerRegister
 153              		.code	16
 154              		.thumb_func
 155              		.type	clk_4kHz_GetFractionalDividerRegister, %function
 156              	clk_4kHz_GetFractionalDividerRegister:
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 7


 157              	.LFB4:
 181:Generated_Source\PSoC4/clk_4kHz.c **** 
 182:Generated_Source\PSoC4/clk_4kHz.c **** 
 183:Generated_Source\PSoC4/clk_4kHz.c **** /*******************************************************************************
 184:Generated_Source\PSoC4/clk_4kHz.c **** * Function Name: clk_4kHz_GetFractionalDividerRegister
 185:Generated_Source\PSoC4/clk_4kHz.c **** ********************************************************************************
 186:Generated_Source\PSoC4/clk_4kHz.c **** *
 187:Generated_Source\PSoC4/clk_4kHz.c **** * Summary:
 188:Generated_Source\PSoC4/clk_4kHz.c **** *  Gets the clock fractional divider register value.
 189:Generated_Source\PSoC4/clk_4kHz.c **** *
 190:Generated_Source\PSoC4/clk_4kHz.c **** * Parameters:
 191:Generated_Source\PSoC4/clk_4kHz.c **** *  None
 192:Generated_Source\PSoC4/clk_4kHz.c **** *
 193:Generated_Source\PSoC4/clk_4kHz.c **** * Returns:
 194:Generated_Source\PSoC4/clk_4kHz.c **** *  Fractional Divide value of the clock
 195:Generated_Source\PSoC4/clk_4kHz.c **** *  0 if the fractional divider is not in use.
 196:Generated_Source\PSoC4/clk_4kHz.c **** *
 197:Generated_Source\PSoC4/clk_4kHz.c **** *******************************************************************************/
 198:Generated_Source\PSoC4/clk_4kHz.c **** uint8 clk_4kHz_GetFractionalDividerRegister(void)
 199:Generated_Source\PSoC4/clk_4kHz.c **** {
 158              		.loc 1 199 0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 200:Generated_Source\PSoC4/clk_4kHz.c **** #if defined (clk_4kHz__FRAC_MASK)
 201:Generated_Source\PSoC4/clk_4kHz.c ****     /* return fractional divider bits */
 202:Generated_Source\PSoC4/clk_4kHz.c ****     return (uint8)((clk_4kHz_DIV_REG & clk_4kHz_DIV_FRAC_MASK)
 203:Generated_Source\PSoC4/clk_4kHz.c ****         >> clk_4kHz_DIV_FRAC_SHIFT);
 204:Generated_Source\PSoC4/clk_4kHz.c **** #else
 205:Generated_Source\PSoC4/clk_4kHz.c ****     return 0u;
 206:Generated_Source\PSoC4/clk_4kHz.c **** #endif /* clk_4kHz__FRAC_MASK */
 207:Generated_Source\PSoC4/clk_4kHz.c **** }
 163              		.loc 1 207 0
 164 0000 0020     		movs	r0, #0
 165              		@ sp needed
 166 0002 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE4:
 169              		.size	clk_4kHz_GetFractionalDividerRegister, .-clk_4kHz_GetFractionalDividerRegister
 170              		.text
 171              	.Letext0:
 172              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 173              		.section	.debug_info,"",%progbits
 174              	.Ldebug_info0:
 175 0000 4A010000 		.4byte	0x14a
 176 0004 0400     		.2byte	0x4
 177 0006 00000000 		.4byte	.Ldebug_abbrev0
 178 000a 04       		.byte	0x4
 179 000b 01       		.uleb128 0x1
 180 000c C4010000 		.4byte	.LASF24
 181 0010 0C       		.byte	0xc
 182 0011 06000000 		.4byte	.LASF25
 183 0015 4D010000 		.4byte	.LASF26
 184 0019 00000000 		.4byte	.Ldebug_ranges0+0
 185 001d 00000000 		.4byte	0
 186 0021 00000000 		.4byte	.Ldebug_line0
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 8


 187 0025 02       		.uleb128 0x2
 188 0026 01       		.byte	0x1
 189 0027 06       		.byte	0x6
 190 0028 B8010000 		.4byte	.LASF0
 191 002c 02       		.uleb128 0x2
 192 002d 01       		.byte	0x1
 193 002e 08       		.byte	0x8
 194 002f 5B000000 		.4byte	.LASF1
 195 0033 02       		.uleb128 0x2
 196 0034 02       		.byte	0x2
 197 0035 05       		.byte	0x5
 198 0036 2E010000 		.4byte	.LASF2
 199 003a 02       		.uleb128 0x2
 200 003b 02       		.byte	0x2
 201 003c 07       		.byte	0x7
 202 003d 7B000000 		.4byte	.LASF3
 203 0041 02       		.uleb128 0x2
 204 0042 04       		.byte	0x4
 205 0043 05       		.byte	0x5
 206 0044 4C000000 		.4byte	.LASF4
 207 0048 02       		.uleb128 0x2
 208 0049 04       		.byte	0x4
 209 004a 07       		.byte	0x7
 210 004b 69000000 		.4byte	.LASF5
 211 004f 02       		.uleb128 0x2
 212 0050 08       		.byte	0x8
 213 0051 05       		.byte	0x5
 214 0052 E7000000 		.4byte	.LASF6
 215 0056 02       		.uleb128 0x2
 216 0057 08       		.byte	0x8
 217 0058 07       		.byte	0x7
 218 0059 D0000000 		.4byte	.LASF7
 219 005d 03       		.uleb128 0x3
 220 005e 04       		.byte	0x4
 221 005f 05       		.byte	0x5
 222 0060 696E7400 		.ascii	"int\000"
 223 0064 02       		.uleb128 0x2
 224 0065 04       		.byte	0x4
 225 0066 07       		.byte	0x7
 226 0067 C3000000 		.4byte	.LASF8
 227 006b 04       		.uleb128 0x4
 228 006c 38010000 		.4byte	.LASF9
 229 0070 02       		.byte	0x2
 230 0071 D201     		.2byte	0x1d2
 231 0073 2C000000 		.4byte	0x2c
 232 0077 04       		.uleb128 0x4
 233 0078 B5000000 		.4byte	.LASF10
 234 007c 02       		.byte	0x2
 235 007d D301     		.2byte	0x1d3
 236 007f 3A000000 		.4byte	0x3a
 237 0083 04       		.uleb128 0x4
 238 0084 BC000000 		.4byte	.LASF11
 239 0088 02       		.byte	0x2
 240 0089 D401     		.2byte	0x1d4
 241 008b 48000000 		.4byte	0x48
 242 008f 02       		.uleb128 0x2
 243 0090 04       		.byte	0x4
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 9


 244 0091 04       		.byte	0x4
 245 0092 55000000 		.4byte	.LASF12
 246 0096 02       		.uleb128 0x2
 247 0097 08       		.byte	0x8
 248 0098 04       		.byte	0x4
 249 0099 99000000 		.4byte	.LASF13
 250 009d 02       		.uleb128 0x2
 251 009e 01       		.byte	0x1
 252 009f 08       		.byte	0x8
 253 00a0 29010000 		.4byte	.LASF14
 254 00a4 04       		.uleb128 0x4
 255 00a5 00000000 		.4byte	.LASF15
 256 00a9 02       		.byte	0x2
 257 00aa 7E02     		.2byte	0x27e
 258 00ac B0000000 		.4byte	0xb0
 259 00b0 05       		.uleb128 0x5
 260 00b1 83000000 		.4byte	0x83
 261 00b5 06       		.uleb128 0x6
 262 00b6 3E010000 		.4byte	.LASF16
 263 00ba 01       		.byte	0x1
 264 00bb 46       		.byte	0x46
 265 00bc 00000000 		.4byte	.LFB0
 266 00c0 14000000 		.4byte	.LFE0-.LFB0
 267 00c4 01       		.uleb128 0x1
 268 00c5 9C       		.byte	0x9c
 269 00c6 06       		.uleb128 0x6
 270 00c7 F5000000 		.4byte	.LASF17
 271 00cb 01       		.byte	0x1
 272 00cc 5F       		.byte	0x5f
 273 00cd 00000000 		.4byte	.LFB1
 274 00d1 10000000 		.4byte	.LFE1-.LFB1
 275 00d5 01       		.uleb128 0x1
 276 00d6 9C       		.byte	0x9c
 277 00d7 07       		.uleb128 0x7
 278 00d8 92010000 		.4byte	.LASF27
 279 00dc 01       		.byte	0x1
 280 00dd 86       		.byte	0x86
 281 00de 00000000 		.4byte	.LFB2
 282 00e2 14000000 		.4byte	.LFE2-.LFB2
 283 00e6 01       		.uleb128 0x1
 284 00e7 9C       		.byte	0x9c
 285 00e8 23010000 		.4byte	0x123
 286 00ec 08       		.uleb128 0x8
 287 00ed 8E000000 		.4byte	.LASF18
 288 00f1 01       		.byte	0x1
 289 00f2 86       		.byte	0x86
 290 00f3 77000000 		.4byte	0x77
 291 00f7 01       		.uleb128 0x1
 292 00f8 50       		.byte	0x50
 293 00f9 08       		.uleb128 0x8
 294 00fa A7000000 		.4byte	.LASF19
 295 00fe 01       		.byte	0x1
 296 00ff 86       		.byte	0x86
 297 0100 6B000000 		.4byte	0x6b
 298 0104 01       		.uleb128 0x1
 299 0105 51       		.byte	0x51
 300 0106 09       		.uleb128 0x9
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 10


 301 0107 44000000 		.4byte	.LASF20
 302 010b 01       		.byte	0x1
 303 010c 88       		.byte	0x88
 304 010d 83000000 		.4byte	0x83
 305 0111 00000000 		.4byte	.LLST0
 306 0115 0A       		.uleb128 0xa
 307 0116 A0000000 		.4byte	.LASF21
 308 011a 01       		.byte	0x1
 309 011b 89       		.byte	0x89
 310 011c 83000000 		.4byte	0x83
 311 0120 01       		.uleb128 0x1
 312 0121 53       		.byte	0x53
 313 0122 00       		.byte	0
 314 0123 0B       		.uleb128 0xb
 315 0124 28000000 		.4byte	.LASF22
 316 0128 01       		.byte	0x1
 317 0129 B0       		.byte	0xb0
 318 012a 77000000 		.4byte	0x77
 319 012e 00000000 		.4byte	.LFB3
 320 0132 0C000000 		.4byte	.LFE3-.LFB3
 321 0136 01       		.uleb128 0x1
 322 0137 9C       		.byte	0x9c
 323 0138 0B       		.uleb128 0xb
 324 0139 03010000 		.4byte	.LASF23
 325 013d 01       		.byte	0x1
 326 013e C6       		.byte	0xc6
 327 013f 6B000000 		.4byte	0x6b
 328 0143 00000000 		.4byte	.LFB4
 329 0147 04000000 		.4byte	.LFE4-.LFB4
 330 014b 01       		.uleb128 0x1
 331 014c 9C       		.byte	0x9c
 332 014d 00       		.byte	0
 333              		.section	.debug_abbrev,"",%progbits
 334              	.Ldebug_abbrev0:
 335 0000 01       		.uleb128 0x1
 336 0001 11       		.uleb128 0x11
 337 0002 01       		.byte	0x1
 338 0003 25       		.uleb128 0x25
 339 0004 0E       		.uleb128 0xe
 340 0005 13       		.uleb128 0x13
 341 0006 0B       		.uleb128 0xb
 342 0007 03       		.uleb128 0x3
 343 0008 0E       		.uleb128 0xe
 344 0009 1B       		.uleb128 0x1b
 345 000a 0E       		.uleb128 0xe
 346 000b 55       		.uleb128 0x55
 347 000c 17       		.uleb128 0x17
 348 000d 11       		.uleb128 0x11
 349 000e 01       		.uleb128 0x1
 350 000f 10       		.uleb128 0x10
 351 0010 17       		.uleb128 0x17
 352 0011 00       		.byte	0
 353 0012 00       		.byte	0
 354 0013 02       		.uleb128 0x2
 355 0014 24       		.uleb128 0x24
 356 0015 00       		.byte	0
 357 0016 0B       		.uleb128 0xb
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 11


 358 0017 0B       		.uleb128 0xb
 359 0018 3E       		.uleb128 0x3e
 360 0019 0B       		.uleb128 0xb
 361 001a 03       		.uleb128 0x3
 362 001b 0E       		.uleb128 0xe
 363 001c 00       		.byte	0
 364 001d 00       		.byte	0
 365 001e 03       		.uleb128 0x3
 366 001f 24       		.uleb128 0x24
 367 0020 00       		.byte	0
 368 0021 0B       		.uleb128 0xb
 369 0022 0B       		.uleb128 0xb
 370 0023 3E       		.uleb128 0x3e
 371 0024 0B       		.uleb128 0xb
 372 0025 03       		.uleb128 0x3
 373 0026 08       		.uleb128 0x8
 374 0027 00       		.byte	0
 375 0028 00       		.byte	0
 376 0029 04       		.uleb128 0x4
 377 002a 16       		.uleb128 0x16
 378 002b 00       		.byte	0
 379 002c 03       		.uleb128 0x3
 380 002d 0E       		.uleb128 0xe
 381 002e 3A       		.uleb128 0x3a
 382 002f 0B       		.uleb128 0xb
 383 0030 3B       		.uleb128 0x3b
 384 0031 05       		.uleb128 0x5
 385 0032 49       		.uleb128 0x49
 386 0033 13       		.uleb128 0x13
 387 0034 00       		.byte	0
 388 0035 00       		.byte	0
 389 0036 05       		.uleb128 0x5
 390 0037 35       		.uleb128 0x35
 391 0038 00       		.byte	0
 392 0039 49       		.uleb128 0x49
 393 003a 13       		.uleb128 0x13
 394 003b 00       		.byte	0
 395 003c 00       		.byte	0
 396 003d 06       		.uleb128 0x6
 397 003e 2E       		.uleb128 0x2e
 398 003f 00       		.byte	0
 399 0040 3F       		.uleb128 0x3f
 400 0041 19       		.uleb128 0x19
 401 0042 03       		.uleb128 0x3
 402 0043 0E       		.uleb128 0xe
 403 0044 3A       		.uleb128 0x3a
 404 0045 0B       		.uleb128 0xb
 405 0046 3B       		.uleb128 0x3b
 406 0047 0B       		.uleb128 0xb
 407 0048 27       		.uleb128 0x27
 408 0049 19       		.uleb128 0x19
 409 004a 11       		.uleb128 0x11
 410 004b 01       		.uleb128 0x1
 411 004c 12       		.uleb128 0x12
 412 004d 06       		.uleb128 0x6
 413 004e 40       		.uleb128 0x40
 414 004f 18       		.uleb128 0x18
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 12


 415 0050 9742     		.uleb128 0x2117
 416 0052 19       		.uleb128 0x19
 417 0053 00       		.byte	0
 418 0054 00       		.byte	0
 419 0055 07       		.uleb128 0x7
 420 0056 2E       		.uleb128 0x2e
 421 0057 01       		.byte	0x1
 422 0058 3F       		.uleb128 0x3f
 423 0059 19       		.uleb128 0x19
 424 005a 03       		.uleb128 0x3
 425 005b 0E       		.uleb128 0xe
 426 005c 3A       		.uleb128 0x3a
 427 005d 0B       		.uleb128 0xb
 428 005e 3B       		.uleb128 0x3b
 429 005f 0B       		.uleb128 0xb
 430 0060 27       		.uleb128 0x27
 431 0061 19       		.uleb128 0x19
 432 0062 11       		.uleb128 0x11
 433 0063 01       		.uleb128 0x1
 434 0064 12       		.uleb128 0x12
 435 0065 06       		.uleb128 0x6
 436 0066 40       		.uleb128 0x40
 437 0067 18       		.uleb128 0x18
 438 0068 9742     		.uleb128 0x2117
 439 006a 19       		.uleb128 0x19
 440 006b 01       		.uleb128 0x1
 441 006c 13       		.uleb128 0x13
 442 006d 00       		.byte	0
 443 006e 00       		.byte	0
 444 006f 08       		.uleb128 0x8
 445 0070 05       		.uleb128 0x5
 446 0071 00       		.byte	0
 447 0072 03       		.uleb128 0x3
 448 0073 0E       		.uleb128 0xe
 449 0074 3A       		.uleb128 0x3a
 450 0075 0B       		.uleb128 0xb
 451 0076 3B       		.uleb128 0x3b
 452 0077 0B       		.uleb128 0xb
 453 0078 49       		.uleb128 0x49
 454 0079 13       		.uleb128 0x13
 455 007a 02       		.uleb128 0x2
 456 007b 18       		.uleb128 0x18
 457 007c 00       		.byte	0
 458 007d 00       		.byte	0
 459 007e 09       		.uleb128 0x9
 460 007f 34       		.uleb128 0x34
 461 0080 00       		.byte	0
 462 0081 03       		.uleb128 0x3
 463 0082 0E       		.uleb128 0xe
 464 0083 3A       		.uleb128 0x3a
 465 0084 0B       		.uleb128 0xb
 466 0085 3B       		.uleb128 0x3b
 467 0086 0B       		.uleb128 0xb
 468 0087 49       		.uleb128 0x49
 469 0088 13       		.uleb128 0x13
 470 0089 02       		.uleb128 0x2
 471 008a 17       		.uleb128 0x17
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 13


 472 008b 00       		.byte	0
 473 008c 00       		.byte	0
 474 008d 0A       		.uleb128 0xa
 475 008e 34       		.uleb128 0x34
 476 008f 00       		.byte	0
 477 0090 03       		.uleb128 0x3
 478 0091 0E       		.uleb128 0xe
 479 0092 3A       		.uleb128 0x3a
 480 0093 0B       		.uleb128 0xb
 481 0094 3B       		.uleb128 0x3b
 482 0095 0B       		.uleb128 0xb
 483 0096 49       		.uleb128 0x49
 484 0097 13       		.uleb128 0x13
 485 0098 02       		.uleb128 0x2
 486 0099 18       		.uleb128 0x18
 487 009a 00       		.byte	0
 488 009b 00       		.byte	0
 489 009c 0B       		.uleb128 0xb
 490 009d 2E       		.uleb128 0x2e
 491 009e 00       		.byte	0
 492 009f 3F       		.uleb128 0x3f
 493 00a0 19       		.uleb128 0x19
 494 00a1 03       		.uleb128 0x3
 495 00a2 0E       		.uleb128 0xe
 496 00a3 3A       		.uleb128 0x3a
 497 00a4 0B       		.uleb128 0xb
 498 00a5 3B       		.uleb128 0x3b
 499 00a6 0B       		.uleb128 0xb
 500 00a7 27       		.uleb128 0x27
 501 00a8 19       		.uleb128 0x19
 502 00a9 49       		.uleb128 0x49
 503 00aa 13       		.uleb128 0x13
 504 00ab 11       		.uleb128 0x11
 505 00ac 01       		.uleb128 0x1
 506 00ad 12       		.uleb128 0x12
 507 00ae 06       		.uleb128 0x6
 508 00af 40       		.uleb128 0x40
 509 00b0 18       		.uleb128 0x18
 510 00b1 9742     		.uleb128 0x2117
 511 00b3 19       		.uleb128 0x19
 512 00b4 00       		.byte	0
 513 00b5 00       		.byte	0
 514 00b6 00       		.byte	0
 515              		.section	.debug_loc,"",%progbits
 516              	.Ldebug_loc0:
 517              	.LLST0:
 518 0000 04000000 		.4byte	.LVL1
 519 0004 06000000 		.4byte	.LVL2
 520 0008 0800     		.2byte	0x8
 521 000a 73       		.byte	0x73
 522 000b 00       		.sleb128 0
 523 000c 11       		.byte	0x11
 524 000d 80807C   		.sleb128 -65536
 525 0010 1A       		.byte	0x1a
 526 0011 9F       		.byte	0x9f
 527 0012 00000000 		.4byte	0
 528 0016 00000000 		.4byte	0
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 14


 529              		.section	.debug_aranges,"",%progbits
 530 0000 3C000000 		.4byte	0x3c
 531 0004 0200     		.2byte	0x2
 532 0006 00000000 		.4byte	.Ldebug_info0
 533 000a 04       		.byte	0x4
 534 000b 00       		.byte	0
 535 000c 0000     		.2byte	0
 536 000e 0000     		.2byte	0
 537 0010 00000000 		.4byte	.LFB0
 538 0014 14000000 		.4byte	.LFE0-.LFB0
 539 0018 00000000 		.4byte	.LFB1
 540 001c 10000000 		.4byte	.LFE1-.LFB1
 541 0020 00000000 		.4byte	.LFB2
 542 0024 14000000 		.4byte	.LFE2-.LFB2
 543 0028 00000000 		.4byte	.LFB3
 544 002c 0C000000 		.4byte	.LFE3-.LFB3
 545 0030 00000000 		.4byte	.LFB4
 546 0034 04000000 		.4byte	.LFE4-.LFB4
 547 0038 00000000 		.4byte	0
 548 003c 00000000 		.4byte	0
 549              		.section	.debug_ranges,"",%progbits
 550              	.Ldebug_ranges0:
 551 0000 00000000 		.4byte	.LFB0
 552 0004 14000000 		.4byte	.LFE0
 553 0008 00000000 		.4byte	.LFB1
 554 000c 10000000 		.4byte	.LFE1
 555 0010 00000000 		.4byte	.LFB2
 556 0014 14000000 		.4byte	.LFE2
 557 0018 00000000 		.4byte	.LFB3
 558 001c 0C000000 		.4byte	.LFE3
 559 0020 00000000 		.4byte	.LFB4
 560 0024 04000000 		.4byte	.LFE4
 561 0028 00000000 		.4byte	0
 562 002c 00000000 		.4byte	0
 563              		.section	.debug_line,"",%progbits
 564              	.Ldebug_line0:
 565 0000 B4000000 		.section	.debug_str,"MS",%progbits,1
 565      02004500 
 565      00000201 
 565      FB0E0D00 
 565      01010101 
 566              	.LASF15:
 567 0000 72656733 		.ascii	"reg32\000"
 567      3200
 568              	.LASF25:
 569 0006 47656E65 		.ascii	"Generated_Source\\PSoC4\\clk_4kHz.c\000"
 569      72617465 
 569      645F536F 
 569      75726365 
 569      5C50536F 
 570              	.LASF22:
 571 0028 636C6B5F 		.ascii	"clk_4kHz_GetDividerRegister\000"
 571      346B487A 
 571      5F476574 
 571      44697669 
 571      64657252 
 572              	.LASF20:
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 15


 573 0044 6D61736B 		.ascii	"maskVal\000"
 573      56616C00 
 574              	.LASF4:
 575 004c 6C6F6E67 		.ascii	"long int\000"
 575      20696E74 
 575      00
 576              	.LASF12:
 577 0055 666C6F61 		.ascii	"float\000"
 577      7400
 578              	.LASF1:
 579 005b 756E7369 		.ascii	"unsigned char\000"
 579      676E6564 
 579      20636861 
 579      7200
 580              	.LASF5:
 581 0069 6C6F6E67 		.ascii	"long unsigned int\000"
 581      20756E73 
 581      69676E65 
 581      6420696E 
 581      7400
 582              	.LASF3:
 583 007b 73686F72 		.ascii	"short unsigned int\000"
 583      7420756E 
 583      7369676E 
 583      65642069 
 583      6E7400
 584              	.LASF18:
 585 008e 636C6B44 		.ascii	"clkDivider\000"
 585      69766964 
 585      657200
 586              	.LASF13:
 587 0099 646F7562 		.ascii	"double\000"
 587      6C6500
 588              	.LASF21:
 589 00a0 72656756 		.ascii	"regVal\000"
 589      616C00
 590              	.LASF19:
 591 00a7 636C6B46 		.ascii	"clkFractional\000"
 591      72616374 
 591      696F6E61 
 591      6C00
 592              	.LASF10:
 593 00b5 75696E74 		.ascii	"uint16\000"
 593      313600
 594              	.LASF11:
 595 00bc 75696E74 		.ascii	"uint32\000"
 595      333200
 596              	.LASF8:
 597 00c3 756E7369 		.ascii	"unsigned int\000"
 597      676E6564 
 597      20696E74 
 597      00
 598              	.LASF7:
 599 00d0 6C6F6E67 		.ascii	"long long unsigned int\000"
 599      206C6F6E 
 599      6720756E 
 599      7369676E 
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 16


 599      65642069 
 600              	.LASF6:
 601 00e7 6C6F6E67 		.ascii	"long long int\000"
 601      206C6F6E 
 601      6720696E 
 601      7400
 602              	.LASF17:
 603 00f5 636C6B5F 		.ascii	"clk_4kHz_Stop\000"
 603      346B487A 
 603      5F53746F 
 603      7000
 604              	.LASF23:
 605 0103 636C6B5F 		.ascii	"clk_4kHz_GetFractionalDividerRegister\000"
 605      346B487A 
 605      5F476574 
 605      46726163 
 605      74696F6E 
 606              	.LASF14:
 607 0129 63686172 		.ascii	"char\000"
 607      00
 608              	.LASF2:
 609 012e 73686F72 		.ascii	"short int\000"
 609      7420696E 
 609      7400
 610              	.LASF9:
 611 0138 75696E74 		.ascii	"uint8\000"
 611      3800
 612              	.LASF16:
 613 013e 636C6B5F 		.ascii	"clk_4kHz_Start\000"
 613      346B487A 
 613      5F537461 
 613      727400
 614              	.LASF26:
 615 014d 433A5C55 		.ascii	"C:\\Users\\ryan\\Documents\\PSoC Creator\\Defcon_Ba"
 615      73657273 
 615      5C727961 
 615      6E5C446F 
 615      63756D65 
 616 017b 6467655C 		.ascii	"dge\\Defcon_Badge.cydsn\000"
 616      44656663 
 616      6F6E5F42 
 616      61646765 
 616      2E637964 
 617              	.LASF27:
 618 0192 636C6B5F 		.ascii	"clk_4kHz_SetFractionalDividerRegister\000"
 618      346B487A 
 618      5F536574 
 618      46726163 
 618      74696F6E 
 619              	.LASF0:
 620 01b8 7369676E 		.ascii	"signed char\000"
 620      65642063 
 620      68617200 
 621              	.LASF24:
 622 01c4 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 622      43313120 
 622      352E342E 
ARM GAS  C:\Users\ryan\AppData\Local\Temp\cc3MqIx1.s 			page 17


 622      31203230 
 622      31363036 
 623 01f7 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 623      20726576 
 623      6973696F 
 623      6E203233 
 623      37373135 
 624 022a 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects\000"
 624      66756E63 
 624      74696F6E 
 624      2D736563 
 624      74696F6E 
 625              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
