/** ==================================================================
 *  @file   hdmi_ip_core_audio_video_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   HDMI_IP_CORE_AUDIO_VIDEO
 *
 *  @Filename:    hdmi_ip_core_audio_video_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __HDMI_IP_CORE_AUDIO_VIDEO_CRED_H
#define __HDMI_IP_CORE_AUDIO_VIDEO_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO of component HDMI_IP_CORE_AUDIO_VIDEO mapped in MONICA at address 0x48046900
     * Instance DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO of component HDMI_IP_CORE_AUDIO_VIDEO mapped in MONICA at address 0x58006900
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component HDMI_IP_CORE_AUDIO_VIDEO
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE
 *
 * @BRIEF        Packet Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE                0x110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE__ELSIZE
 *
 * @BRIEF        AVI_DBYTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE__ELSIZE        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE__NELEMS
 *
 * @BRIEF        AVI_DBYTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE__NELEMS        15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE
 *
 * @BRIEF        SPD InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE                0x190ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE__ELSIZE
 *
 * @BRIEF        SPD_DBYTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE__ELSIZE        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE__NELEMS
 *
 * @BRIEF        SPD_DBYTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE__NELEMS        27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE
 *
 * @BRIEF        Audio InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE              0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE__ELSIZE
 *
 * @BRIEF        AUDIO_DBYTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE__ELSIZE      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE__NELEMS
 *
 * @BRIEF        AUDIO_DBYTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE__NELEMS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE
 *
 * @BRIEF        MPEG InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE               0x290ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE__ELSIZE
 *
 * @BRIEF        MPEG_DBYTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE__ELSIZE       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE__NELEMS
 *
 * @BRIEF        MPEG_DBYTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE__NELEMS       27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE
 *
 * @BRIEF        Generic Packet Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE                0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE__ELSIZE
 *
 * @BRIEF        GEN_DBYTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE__ELSIZE        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE__NELEMS
 *
 * @BRIEF        GEN_DBYTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE__NELEMS        31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE
 *
 * @BRIEF        Generic Packet 2 Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE               0x380ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE__ELSIZE
 *
 * @BRIEF        GEN2_DBYTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE__ELSIZE       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE__NELEMS
 *
 * @BRIEF        GEN2_DBYTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE__NELEMS       31

    /* 
     *  List of bundle arrays for component HDMI_IP_CORE_AUDIO_VIDEO
     *
     */

    /* 
     *  List of bundles for component HDMI_IP_CORE_AUDIO_VIDEO
     *
     */

    /* 
     * List of registers for component HDMI_IP_CORE_AUDIO_VIDEO
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL
 *
 * @BRIEF        ACR Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__FREQ_SVAL
 *
 * @BRIEF        ACR Audio Frequency Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__FREQ_SVAL                0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL1
 *
 * @BRIEF        ACR N Software Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL1                  0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL2
 *
 * @BRIEF        ACR N Software Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL2                  0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL3
 *
 * @BRIEF        ACR N Software Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL3                  0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL1
 *
 * @BRIEF        ACR CTS Software Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL1                0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL2
 *
 * @BRIEF        ACR CTS Software Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL2                0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL3
 *
 * @BRIEF        ACR CTS Software Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL3                0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL1
 *
 * @BRIEF        ACR CTS Hardware Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL1                0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL2
 *
 * @BRIEF        ACR CTS Hardware Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL2                0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL3
 *
 * @BRIEF        ACR CTS Hardware Value Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL3                0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE
 *
 * @BRIEF        Audio In Mode Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE                 0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL
 *
 * @BRIEF        Audio In S/PDIF Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL               0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS
 *
 * @BRIEF        Audio In S/PDIF Extracted Fs and Length Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS              0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S
 *
 * @BRIEF        Audio In I2S Channel Swap Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S                 0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_ERTH
 *
 * @BRIEF        Audio Error Threshold Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_ERTH               0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP
 *
 * @BRIEF        Audio In I2S Data In Map Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP               0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL
 *
 * @BRIEF        Audio In I2S Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL              0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST0
 *
 * @BRIEF        Audio In I2S Channel Status Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST0                0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST1
 *
 * @BRIEF        Audio In I2S Channel Status Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST1                0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2
 *
 * @BRIEF        Audio In I2S Channel Status Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2                0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4
 *
 * @BRIEF        Audio In I2S Channel Status Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4                0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5
 *
 * @BRIEF        Audio In I2S Channel Status Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5                0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__ASRC
 *
 * @BRIEF        Audio Sample Rate Conversion Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__ASRC                     0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN
 *
 * @BRIEF        Audio I2S Input Length Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN               0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL
 *
 * @BRIEF        HDMI Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL                0xBCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT
 *
 * @BRIEF        Audio Path Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT              0xC0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_1
 *
 * @BRIEF        Audio Input Data Rate Adjustment Register  
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_1         0xCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_2
 *
 * @BRIEF        Audio Input Data Rate Adjustment Register  
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_2         0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_3
 *
 * @BRIEF        Audio Input Data Rate Adjustment Register  
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_3         0xD4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL
 *
 * @BRIEF        Test Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL              0xF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD
 *
 * @BRIEF        Diagnostic Power Down Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD                      0xF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1
 *
 * @BRIEF        Packet Buffer Control 1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1                 0xF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2
 *
 * @BRIEF        Packet Buffer Control 2 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2                 0xFCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_TYPE
 *
 * @BRIEF        Packet Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_TYPE                 0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_VERS
 *
 * @BRIEF        Packet Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_VERS                 0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_LEN
 *
 * @BRIEF        Packet Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_LEN                  0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_CHSUM
 *
 * @BRIEF        Packet Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_CHSUM                0x10Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_TYPE
 *
 * @BRIEF        SPD InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_TYPE                 0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_VERS
 *
 * @BRIEF        SPD InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_VERS                 0x184ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_LEN
 *
 * @BRIEF        SPD InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_LEN                  0x188ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_CHSUM
 *
 * @BRIEF        SPD InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_CHSUM                0x18Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_TYPE
 *
 * @BRIEF        Audio InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_TYPE               0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_VERS
 *
 * @BRIEF        Audio InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_VERS               0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_LEN
 *
 * @BRIEF        Audio InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_LEN                0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_CHSUM
 *
 * @BRIEF        Audio InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_CHSUM              0x20Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_TYPE
 *
 * @BRIEF        MPEG InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_TYPE                0x280ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_VERS
 *
 * @BRIEF        MPEG InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_VERS                0x284ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_LEN
 *
 * @BRIEF        MPEG InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_LEN                 0x288ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_CHSUM
 *
 * @BRIEF        MPEG InfoFrame Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_CHSUM               0x28Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1
 *
 * @BRIEF        General Control Packet Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1                 0x37Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CEC_ADDR_ID
 *
 * @BRIEF        CEC Slave ID Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CEC_ADDR_ID              0x3FCul

    /* 
     * List of register bitfields for component HDMI_IP_CORE_AUDIO_VIDEO
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL__NCTSPKT_EN   
 *
 * @BRIEF        CTS Request Enable: 
 *               ,0 = N/CTS packet disabled, 
 *               ,1 = N/CTS packet enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL__NCTSPKT_EN BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL__NCTSPKT_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL__CTS_SEL   
 *
 * @BRIEF        CTS Source Select: 
 *               ,0 = Send HW-updated CTS value in N/CTS packet 
 *               (recommended), 
 *               ,1 = Send SW-updated CTS value in N/CTS packet (for 
 *               diagnostic use), 
 *               ,Silicon Image recommends that you do not set this bit to 1. 
 *               , - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL__CTS_SEL   BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__ACR_CTRL__CTS_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__FREQ_SVAL__MCLK_CONF   
 *
 * @BRIEF        MCLK input mode: 
 *               ,0b000 = MCLK is 128*Fs, 
 *               ,0b001 = MCLK is 256*Fs, 
 *               ,0b010 = MCLK is 384*Fs, 
 *               ,0b011 = MCLK is 512*Fs, 
 *               ,0b100 = MCLK is 768*Fs, 
 *               ,0b101 = MCLK is 1024*Fs, 
 *               ,0b110 = MCLK is 1152*Fs, 
 *               ,0b111 = MCLK is 192*Fs, 
 *               ,The HDMI Transmitter uses these bits to divide the MCLK 
 *               input to produce CTS values according to the 128*Fs formula. 
 *               The MCLK to Fs ratio is for the input Fs, not the 
 *               down-sampled output Fs (see the ASRC register). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__FREQ_SVAL__MCLK_CONF BITFIELD(2, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__FREQ_SVAL__MCLK_CONF__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL1__N_SVAL   
 *
 * @BRIEF        N Value for audio clock regeneration method; a 20-bit value. 
 *                This must be written to the registers to create the correct 
 *               divisor for audio clock regeneration. Only values greater 
 *               than 0 are valid. This register must be written after a 
 *               hardware reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL1__N_SVAL     BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL1__N_SVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL2__N_SVAL   
 *
 * @BRIEF        N Value for audio clock regeneration method; a 20-bit value. 
 *                This must be written to the registers to create the correct 
 *               divisor for audio clock regeneration. Only values greater 
 *               than 0 are valid. This register must be written after a 
 *               hardware reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL2__N_SVAL     BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL2__N_SVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL3__N_SVAL   
 *
 * @BRIEF        N Value for audio clock regeneration method; a 20-bit value. 
 *                This must be written to the registers to create the correct 
 *               divisor for audio clock regeneration. Only values greater 
 *               than 0 are valid. This register must be written after a 
 *               hardware reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL3__N_SVAL     BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__N_SVAL3__N_SVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL1__CTS_SVAL   
 *
 * @BRIEF        CTS Value for audio clock regeneration method; a 20-bit 
 *               value. Diagnostic use and applied only when the CTS_SEL bit 
 *               (in register ACR_CTRL) is set to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL1__CTS_SVAL BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL1__CTS_SVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL2__CTS_SVAL   
 *
 * @BRIEF        CTS Value for audio clock regeneration method; a 20-bit 
 *               value. Diagnostic use and applied only when the CTS_SEL bit 
 *               (in register ACR_CTRL) is set to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL2__CTS_SVAL BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL2__CTS_SVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL3__CTS_SVAL   
 *
 * @BRIEF        CTS Value for audio clock regeneration method; a 20-bit 
 *               value. Diagnostic use and applied only when the CTS_SEL bit 
 *               (in register ACR_CTRL) is set to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL3__CTS_SVAL BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_SVAL3__CTS_SVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL1__CTS_HVAL   
 *
 * @BRIEF        CTS Value for audio clock regeneration method; a 20-bit 
 *               value. This value is measured and stored here by the 
 *               hardware when MCLK is active and N is valid. 
 *               If the clock is provided the reset value is expected to be 
 *               0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL1__CTS_HVAL BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL1__CTS_HVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL2__CTS_HVAL   
 *
 * @BRIEF        CTS Value for audio clock regeneration method; a 20-bit 
 *               value. This value is measured and stored here by the 
 *               hardware when MCLK is active and N is valid. 
 *               If the clock is provided the reset value is expected to be 
 *               0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL2__CTS_HVAL BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL2__CTS_HVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL3__CTS_HVAL   
 *
 * @BRIEF        CTS Value for audio clock regeneration method; a 20-bit 
 *               value. This value is measured and stored here by the 
 *               hardware when MCLK is active and N is valid. 
 *               If the clock is provided the reset value is expected to be 
 *               0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL3__CTS_HVAL BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CTS_HVAL3__CTS_HVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD3_EN   
 *
 * @BRIEF        I2S input channel 3: 
 *               ,0 = Disable, 
 *               ,1 = Enable, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD3_EN    BITFIELD(7, 7)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD3_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD2_EN   
 *
 * @BRIEF        I2S input channel 2: 
 *               ,0 = Disable, 
 *               ,1 = Enable, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD2_EN    BITFIELD(6, 6)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD2_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD1_EN   
 *
 * @BRIEF        I2S input channel 1: 
 *               ,0 = Disable, 
 *               ,1 = Enable, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD1_EN    BITFIELD(5, 5)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD1_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD0_EN   
 *
 * @BRIEF        I2S input channel 0: 
 *               ,0 = Disable, 
 *               ,1 = Enable, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD0_EN    BITFIELD(4, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SD0_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__DSD_EN   
 *
 * @BRIEF        Direct Stream Digital Audio enable: 
 *               ,0 = Disable, 
 *               ,1 = Enable, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__DSD_EN    BITFIELD(3, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__DSD_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__AUD_PAR_EN   
 *
 * @BRIEF        0: Parallel audio input disabled 
 *               ,1: Parallel audio input enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__AUD_PAR_EN BITFIELD(2, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__AUD_PAR_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SPDIF_EN   
 *
 * @BRIEF        S/PDIF input stream enable:  
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SPDIF_EN  BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__SPDIF_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__AUD_EN   
 *
 * @BRIEF        Audio input stream enable:  
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__AUD_EN    BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_MODE__AUD_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL__NOAUDIO   
 *
 * @BRIEF        No S/PDIF audio: 
 *               ,1 = No change detected on the S/PDIF input, 
 *               ,0 = Detected change on the S/PDIF input, - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL__NOAUDIO BITFIELD(3, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL__NOAUDIO__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL__FS_OVERRIDE   
 *
 * @BRIEF        S/PDIF input stream override: 
 *               ,0 = Use input S/PDIF stream s detected FS, 
 *               ,1 = Use software FS in I2S_CHST4 register, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL__FS_OVERRIDE BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_CTRL__FS_OVERRIDE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_SPDIF_LEN   
 *
 * @BRIEF        Channel status bits 33 to 35 (bit 33=LSB 
 *               ,Combines with HW_MAXLEN to indicate sample size:, 
 *               ,Bits,Max 24,Max 20 
 *               ,0,not indicated, 
 *               ,1,20 bits,16 bits 
 *               ,10,22 bits,18 bits 
 *               ,100,23 bits,19 bits 
 *               ,101,24 bits,20 bits 
 *               ,110,21 bits,17 bits - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_SPDIF_LEN BITFIELD(7, 5)
#define HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_SPDIF_LEN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_MAXLEN   
 *
 * @BRIEF        Maximum sample length (channel status bit 32): 
 *               ,1 = Maximum sample length is 24 bits, 
 *               ,0 = Maximum sample length is 20 bits, - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_MAXLEN BITFIELD(4, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_MAXLEN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_SPDIF_FS   
 *
 * @BRIEF        Set to the FS extracted from the S/PDIF input channel status 
 *               bits 24-27. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_SPDIF_FS BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__HW_SPDIF_FS__HW_SPDIF_FS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH3   
 *
 * @BRIEF        Swap left-right channels for I2S Channel 3: 
 *               0 = Do not swap left and right, 
 *               1 = Swap left and right , - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH3     BITFIELD(7, 7)
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH3__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH2   
 *
 * @BRIEF        Swap left-right channels for I2S Channel 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH2     BITFIELD(6, 6)
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH2__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH1   
 *
 * @BRIEF        Swap left-right channels for I2S Channel 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH1     BITFIELD(5, 5)
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH1__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH0   
 *
 * @BRIEF        Swap left-right channels for I2S Channel 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH0     BITFIELD(4, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__SWCH0__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__RSVDRW   
 *
 * @BRIEF        Reserved . do not modify. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__RSVDRW    BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__SWAP_I2S__RSVDRW__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_ERTH__AUD_ERR_THRESH   
 *
 * @BRIEF        Specifies the error threshold level. The frame is marked as 
 *               invalid if the number of bi-phase mark encoding errors in 
 *               the audio stream exceeds this threshold level during frame 
 *               decoding. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_ERTH__AUD_ERR_THRESH BITFIELD(5, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPDIF_ERTH__AUD_ERR_THRESH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO3_MAP   
 *
 * @BRIEF        Channel map to FIFO 3 (for HDMI Layout 1): 
 *               0b00 = Map SD0 to FIFO 3, 
 *               0b01 = Map SD1 to FIFO 3, 
 *               0b10 = Map SD2 to FIFO 3, 
 *               0b11 = Map SD3 to FIFO 3, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO3_MAP BITFIELD(7, 6)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO3_MAP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO2_MAP   
 *
 * @BRIEF        Channel map to FIFO 2 (for HDMI Layout 1): 
 *               0b00 = Map SD0 to FIFO 2, 
 *               0b01 = Map SD1 to FIFO 2, 
 *               0b10 = Map SD2 to FIFO 2, 
 *               0b11 = Map SD3 to FIFO 2, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO2_MAP BITFIELD(5, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO2_MAP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO1_MAP   
 *
 * @BRIEF        Channel map to FIFO 1 (for HDMI Layout 1): 
 *               0b00 = Map SD0 to FIFO 1, 
 *               0b01 = Map SD1 to FIFO 1, 
 *               0b10 = Map SD2 to FIFO 1, 
 *               0b11 = Map SD3 to FIFO 1, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO1_MAP BITFIELD(3, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO1_MAP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO0_MAP   
 *
 * @BRIEF        Channel map to FIFO 0 (for HDMI Layout 0 or 1): 
 *               0b00 = Map SD0 to FIFO 0, 
 *               0b01 = Map SD1 to FIFO 0, 
 *               0b10 = Map SD2 to FIFO 0, 
 *               0b11 = Map SD3 to FIFO 0, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO0_MAP BITFIELD(1, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_MAP__FIFO0_MAP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__HBRA_ON   
 *
 * @BRIEF        High Bit Rate Audio On 
 *               ,0 = Input stream is not high bit rate, 
 *               ,1 = Input stream is high bit rate. All of the I2S control 
 *               bits will apply to the control of the High Bit Rate Audio. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__HBRA_ON BITFIELD(7, 7)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__HBRA_ON__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__SCK_EDGE   
 *
 * @BRIEF        SCK sample edge: 
 *               ,0 = Sample edge is falling; SD3-SD0 and WS source should 
 *               change state on the rising edge of SCK, 
 *               ,1 = Sample clock is rising; SD3-SD0 and WS source should 
 *               change state on the falling edge of SCK, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__SCK_EDGE BITFIELD(6, 6)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__SCK_EDGE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__CBIT_ORDER   
 *
 * @BRIEF        This bit should be set to 1 for High Bit Rate Audio - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__CBIT_ORDER BITFIELD(5, 5)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__CBIT_ORDER__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__VBIT   
 *
 * @BRIEF        V bit value 
 *               ,0 = PCM, 
 *               ,1 = Compressed, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__VBIT   BITFIELD(4, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__VBIT__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_WS   
 *
 * @BRIEF        WS polarity: 
 *               ,0 = Left polarity when WS is LOW , 
 *               ,1 = Left polarity when WS is HIGH, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_WS BITFIELD(3, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_WS__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_JUST   
 *
 * @BRIEF        SD justify: 
 *               ,0 = Data is left-justified, 
 *               ,1 = Data is right-justified, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_JUST BITFIELD(2, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_JUST__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_DIR   
 *
 * @BRIEF        SD direction: 
 *               ,0 = MSB shifted first, 
 *               ,1 = LSB shifted first, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_DIR BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_DIR__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_SHIFT   
 *
 * @BRIEF        WS to SD first bit shift: 
 *               ,0 = First bit shift (refer to the Philips Specification), 
 *               ,1 = No shift, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_SHIFT BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_CTRL__I2S_SHIFT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST0__I2S_CHST0   
 *
 * @BRIEF        Channel Status Byte 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST0__I2S_CHST0 BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST0__I2S_CHST0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST1__I2S_CHST1   
 *
 * @BRIEF        Channel Status Byte 1: Category Code - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST1__I2S_CHST1 BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST1__I2S_CHST1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2__I2S_CHAN_NUM   
 *
 * @BRIEF        Channel Status Byte 2: Source Number - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2__I2S_CHAN_NUM BITFIELD(7, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2__I2S_CHAN_NUM__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2__I2S_SRC_NUM   
 *
 * @BRIEF        Channel Status Byte 2: Source Number - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2__I2S_SRC_NUM BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST2__I2S_SRC_NUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4__CLK_ACCUR   
 *
 * @BRIEF        Clock Accuracy. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4__CLK_ACCUR BITFIELD(7, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4__CLK_ACCUR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4__SW_SPDIF_FS   
 *
 * @BRIEF        Sampling frequency as set by software - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4__SW_SPDIF_FS BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST4__SW_SPDIF_FS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__FS_ORIG   
 *
 * @BRIEF        Original Fs. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__FS_ORIG  BITFIELD(7, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__FS_ORIG__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__I2S_LEN   
 *
 * @BRIEF        Audio sample word length:  Defined in bits with I2S_MAXLEN: 
 *               ,I2S_LEN,I2S_MAXLEN=0,I2S_MAXLEN=1 
 *               ,0b000,not indicated,not indicated 
 *               ,0b001,16,20 
 *               ,0b010,18,22 
 *               ,0b100,19,23 
 *               ,0b101,20,24 
 *               ,0b110,17,21 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__I2S_LEN  BITFIELD(3, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__I2S_LEN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__I2S_MAXLEN   
 *
 * @BRIEF        Maximum audio sample word length: 
 *               ,0 = 20 bits, 
 *               ,1 = 24 bits, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__I2S_MAXLEN BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_CHST5__I2S_MAXLEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__ASRC__HBR_SPR_MASK   
 *
 * @BRIEF        Mask for the sample present and flat bit of the High Bit 
 *               Rate Audio header.  Each bit masks out one of the subpacket 
 *               sample present bits.  
 *               0 = Mask out. 
 *               1 = Unmask, 
 *               Bits 7:4 must be programmed to 0b0000 when HBRA mode is 
 *               selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__ASRC__HBR_SPR_MASK  BITFIELD(7, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__ASRC__HBR_SPR_MASK__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__ASRC__RATIO   
 *
 * @BRIEF        Sample rate down-conversion ratio: 
 *               0 = Down-sample 2-to-1 when SRC_EN is set to 1, 
 *               1 = Down-sample 4-to-1 when SRC_EN is set to 1, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__ASRC__RATIO         BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__ASRC__RATIO__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__ASRC__SRC_EN   
 *
 * @BRIEF        Audio sample rate conversion:  
 *               0 = Disabled, 
 *               1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__ASRC__SRC_EN        BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__ASRC__SRC_EN__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN__HDR_PKT_ID   
 *
 * @BRIEF        The ID of the High Bit Rate Audio packet header. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN__HDR_PKT_ID BITFIELD(7, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN__HDR_PKT_ID__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN__IN_LENGTH   
 *
 * @BRIEF        Number of valid bits in the input I2S stream. Used for the 
 *               extraction of the I2S data from the input stream. 
 *               0b1111 . 0b1110 = N/A, 
 *               0b1101 = 21 bit, 
 *               0b1100 = 17 bit, 
 *               0b1011 = 24 bit, 
 *               0b1010 = 20 bit, 
 *               0b1001 = 23 bit, 
 *               0b1000 = 19 bit, 
 *               0b0111 . 0b0110 = N/A, 
 *               0b0101 = 22 bit, 
 *               0b0100 = 18 bit, 
 *               0b0011 = N/A, 
 *               0b0010 = 16 bit, 
 *               0b0001 . 0b0000 = N/A, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN__IN_LENGTH BITFIELD(3, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__I2S_IN_LEN__IN_LENGTH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__DC_EN   
 *
 * @BRIEF        Deep-color packet enable: 
 *               ,0 = Do not send deep-color related information in the 
 *               packet to the HDMI Receiver. 
 *               ,1 = Send deep-color related information in the packet to 
 *               the HDMI Receiver. , 
 *               ,The following data is sent in data byte 1 of the packet:, 
 *               ,   7 = Reserved, 
 *               ,   6 = PP2, 
 *               ,   5 = PP1, 
 *               ,   4 = PP0, 
 *               ,   3 = PP_valid, 
 *               ,   2 = CD2, 
 *               ,   1 = CD1, 
 *               ,   0 = CD0, 
 *               ,The CD bits indicate deep-color mode (defined in the same 
 *               register bits 5:3). The PP bits indicate the fragment s 
 *               phase related information that comes from the hardware state 
 *               machine. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__DC_EN    BITFIELD(6, 6)
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__DC_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__PACKET_MODE   
 *
 * @BRIEF        Specifies the number of bits per pixel sent to the 
 *               paketizer: 
 *               ,0b000 = Reserved, 
 *               ,0b001 = Reserved, 
 *               ,0b010 = Reserved, 
 *               ,0b011 = Reserved, 
 *               ,0b100 = 24 bits per pixel (8 bits per pixel; no packing) , 
 *               ,0b101 = 30 bits per pixel (10 bits per pixel pack to 8 
 *               bits), 
 *               ,0b110 = 36 bits per pixel (12 bits per pixel pack to 8 
 *               bits), 
 *               ,0b111 = 48 bits per pixel (16 bits per pixel; no packing), 
 *               ,Note: The firmware must program 24 bits per pixel (8 bits 
 *               per pixel; no packing) for initialization. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__PACKET_MODE BITFIELD(5, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__PACKET_MODE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__LAYOUT   
 *
 * @BRIEF        Audio packet header layout indicator: 
 *               ,0b00 = Layout 0 (2-channel) , 
 *               ,0b01 = Layout 1 (up to 8 channels), 
 *               ,0b1x  = Reserved, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__LAYOUT   BITFIELD(2, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__LAYOUT__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__HDMI_MODE   
 *
 * @BRIEF        HDMI mode:  
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__HDMI_MODE BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__HDMI_CTRL__HDMI_MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__MUTE   
 *
 * @BRIEF        General Control Packet mute status: 
 *               ,0 = No packet with SETAVM=1 has been sent, 
 *               ,1 = A packet with SETAVM=1 has been sent, 
 *               ,The MUTE bit is equal to the SETAVM bit in register 
 *               CP_BYTE1. MUTE is not set immediately when the SETAVM bit in 
 *               register CP_BYTE1 is written. After writing SETAVM to1, MUTE 
 *               is set after the Control Packet is transmitted in HDMI mode. 
 *                In DVI mode, MUTE is set at the start of VSYNC.  MUTE is 
 *               cleared when a Control Packet with CLRAVM=1 is sent, or (in 
 *               DVI mode) at the start of VSYNC after CLRAVM has been 
 *               written to 1. , 
 *               ,Note: The combinations {SETAVM, CLRAVM} = {0,0} and {1,1} 
 *               are not supported by HDMI.  Such a packet is not compliant. 
 *               Refer to the HDMI Specification, Section 5.3.6.  For more 
 *               details see page 121. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__MUTE   BITFIELD(2, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__MUTE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__NPACKET_EN_VS_HIGH   
 *
 * @BRIEF        Enables null packet flooding only when VSync is high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__NPACKET_EN_VS_HIGH BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__NPACKET_EN_VS_HIGH__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__NPACKET_EN   
 *
 * @BRIEF        Enables null packet flooding all the time. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__NPACKET_EN BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDO_TXSTAT__NPACKET_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_1__AUD_PAR_BUSCLK_1   
 *
 * @BRIEF        Decimal  part of adjusment parameter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_1__AUD_PAR_BUSCLK_1 BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_1__AUD_PAR_BUSCLK_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_2__AUD_PAR_BUSCLK_2   
 *
 * @BRIEF        Lower byte of integer part of parameter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_2__AUD_PAR_BUSCLK_2 BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_2__AUD_PAR_BUSCLK_2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_3__AUD_PAR_BUSCLK_3   
 *
 * @BRIEF        Upper byte of integer part of parameter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_3__AUD_PAR_BUSCLK_3 BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUD_PAR_BUSCLK_3__AUD_PAR_BUSCLK_3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL__DIV_ENC_BYP   
 *
 * @BRIEF        DVI encoder bypass 
 *               0 - normal operation (default).  , 
 *               1 - bypass DVI encoder logic.  , - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL__DIV_ENC_BYP BITFIELD(3, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL__DIV_ENC_BYP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL__CORE_ISO_EN   
 *
 * @BRIEF        TMDS Core Isolation Enable 
 *               0 - normal operation (default), 
 *               1 - Input pins muxed to TMDS Tx core; to emulate discrete 
 *               Tx.  , - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL__CORE_ISO_EN BITFIELD(2, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__TEST_TXCTRL__CORE_ISO_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__VID_BYP_EN   
 *
 * @BRIEF        Enable bypath of the video path. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__VID_BYP_EN     BITFIELD(7, 7)
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__VID_BYP_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__TCLKPHZ   
 *
 * @BRIEF        Selects the TCLK phase - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__TCLKPHZ        BITFIELD(3, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__TCLKPHZ__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDIDCK   
 *
 * @BRIEF        Power down IDCK input - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDIDCK         BITFIELD(2, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDIDCK__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDOSC   
 *
 * @BRIEF        Power donw internal oscillator. This disables the I2C port 
 *               to the internal ROM (disabling loading), halts all interrup 
 *               updates, and disables the Master DDC block. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDOSC          BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDOSC__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDTOT   
 *
 * @BRIEF        Power down total - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDTOT          BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDTOT__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__MPEG_EN   
 *
 * @BRIEF        Enable MPEG InfoFrame transmission: 
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__MPEG_EN   BITFIELD(7, 7)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__MPEG_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__MPEG_RPT   
 *
 * @BRIEF        Repeat MPEG InfoFrame transmission: 
 *               ,0 = Disabled (send once after enable bit is set), 
 *               ,1 = Enabled (send in every VBLANK period), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__MPEG_RPT  BITFIELD(6, 6)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__MPEG_RPT__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AUD_EN   
 *
 * @BRIEF        Enable Audio InfoFrame transmission: 
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AUD_EN    BITFIELD(5, 5)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AUD_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AUD_RPT   
 *
 * @BRIEF        Repeat Audio InfoFrame transmission: 
 *               ,0 = Disabled (send once after enable bit is set), 
 *               ,1 = Enabled (send in every VBLANK period), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AUD_RPT   BITFIELD(4, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AUD_RPT__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__SPD_EN   
 *
 * @BRIEF        Enable SPD InfoFrame transmission: 
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__SPD_EN    BITFIELD(3, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__SPD_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__SPD_RPT   
 *
 * @BRIEF        Repeat SPD InfoFrame transmission: 
 *               ,0 = Disabled (send once after enable bit is set), 
 *               ,1 = Enabled (send in every VBLANK period), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__SPD_RPT   BITFIELD(2, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__SPD_RPT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AVI_EN   
 *
 * @BRIEF        Enable AVI InfoFrame transmission: 
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AVI_EN    BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AVI_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AVI_RPT   
 *
 * @BRIEF        Repeat AVI InfoFrame transmission: 
 *               ,0 = Disabled (send once after enable bit is set), 
 *               ,1 = Enabled (send in every VBLANK period), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AVI_RPT   BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL1__AVI_RPT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GAM_EN   
 *
 * @BRIEF        Enable Gamut Metadata InfoFrame transmission on HDMI.  
 *               ,0 - Disabled, 
 *               ,1 - Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GAM_EN    BITFIELD(7, 7)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GAM_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GAM_RPT   
 *
 * @BRIEF        Repeat Gamut Metadata InfoFrame Packet data each frame.  
 *               ,0 - Disabled, 
 *               ,1 - Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GAM_RPT   BITFIELD(6, 6)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GAM_RPT__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN2_EN   
 *
 * @BRIEF        Enable Generic 2 Packet transmission:  
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN2_EN   BITFIELD(5, 5)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN2_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN2_RPT   
 *
 * @BRIEF        Repeat Generic 2 Packet transmission: 
 *               ,0 = Disabled (send once after enable bit is set), 
 *               ,1 = Enabled (send in every VBLANK period), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN2_RPT  BITFIELD(4, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN2_RPT__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__CP_EN   
 *
 * @BRIEF        Enable General Control Packet transmission: 
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__CP_EN     BITFIELD(3, 3)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__CP_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__CP_RPT   
 *
 * @BRIEF        Repeat General Control Packet transmission: 
 *               ,0 = Disabled (send once after enable bit is set), 
 *               ,1 = Enabled (send in every VBLANK period), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__CP_RPT    BITFIELD(2, 2)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__CP_RPT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN_EN   
 *
 * @BRIEF        Enable Generic Packet transmission: 
 *               ,0 = Disabled, 
 *               ,1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN_EN    BITFIELD(1, 1)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN_RPT   
 *
 * @BRIEF        Repeat Generic Packet transmission: 
 *               ,0 = Disable (send once after enable bit is set), 
 *               ,1= Enable (send in every VBLANK period), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN_RPT   BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__PB_CTRL2__GEN_RPT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_TYPE__AVI_TYPE   
 *
 * @BRIEF        AVI InfoFrame Type Code. AVI_HDR[7:0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_TYPE__AVI_TYPE  BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_TYPE__AVI_TYPE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_VERS__AVI_VERS   
 *
 * @BRIEF        AVI InfoFrame Version Code. AVI_HDR[15:8] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_VERS__AVI_VERS  BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_VERS__AVI_VERS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_LEN__AVI_LEN   
 *
 * @BRIEF        AVI InfoFrame Length. AVI_HDR[23:16] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_LEN__AVI_LEN    BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_LEN__AVI_LEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_CHSUM__AVI_CHSUM   
 *
 * @BRIEF        AVI InfoFrame Checksum. AVI_HDR[31:24] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_CHSUM__AVI_CHSUM BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_CHSUM__AVI_CHSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE__AVI_DATA   
 *
 * @BRIEF        AVI InfoFrame Data Bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE__AVI_DATA BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AVI_DBYTE__AVI_DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_TYPE__SPD_TYPE   
 *
 * @BRIEF        SPD InfoFrame Type Code. SPD_HDR[7:0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_TYPE__SPD_TYPE  BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_TYPE__SPD_TYPE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_VERS__SPD_VERS   
 *
 * @BRIEF        SPD InfoFrame Version Code.SPD_HDR[15:8] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_VERS__SPD_VERS  BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_VERS__SPD_VERS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_LEN__SPD_LEN   
 *
 * @BRIEF        SPD InfoFrame Length.SPD_HDR[23:16] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_LEN__SPD_LEN    BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_LEN__SPD_LEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_CHSUM__SPD_CHSUM   
 *
 * @BRIEF        SPD InfoFrame Checksum.SPD_HDR[31:24] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_CHSUM__SPD_CHSUM BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_CHSUM__SPD_CHSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE__SPD_DATA   
 *
 * @BRIEF        SPD InfoFrame Data Bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE__SPD_DATA BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__SPD_DBYTE__SPD_DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_TYPE__AUDIO_TYPE   
 *
 * @BRIEF        AUDIO InfoFrame Type Code. AUDIO_HDR[7:0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_TYPE__AUDIO_TYPE BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_TYPE__AUDIO_TYPE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_VERS__AUDIO_VERS   
 *
 * @BRIEF        AUDIO InfoFrame Version Code.AUDIO_HDR[15:8] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_VERS__AUDIO_VERS BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_VERS__AUDIO_VERS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_LEN__AUDIO_LEN   
 *
 * @BRIEF        AUDIO InfoFrame Length.AUDIO_HDR[23:16] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_LEN__AUDIO_LEN BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_LEN__AUDIO_LEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_CHSUM__AUDIO_CHSUM   
 *
 * @BRIEF        AUDIO InfoFrame Checksum.AUDIO_HDR[31:24] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_CHSUM__AUDIO_CHSUM BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_CHSUM__AUDIO_CHSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE__AUDIO_DATA   
 *
 * @BRIEF        AUDIO InfoFrame Data Bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE__AUDIO_DATA BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__AUDIO_DBYTE__AUDIO_DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_TYPE__MPEG_TYPE   
 *
 * @BRIEF        MPEG InfoFrame Type Code.MPEG_HDR[7:0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_TYPE__MPEG_TYPE BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_TYPE__MPEG_TYPE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_VERS__MPEG_VERS   
 *
 * @BRIEF        MPEG InfoFrame Version Code.MPEG_HDR[15:8] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_VERS__MPEG_VERS BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_VERS__MPEG_VERS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_LEN__MPEG_LEN   
 *
 * @BRIEF        MPEG InfoFrame Length.MPEG_HDR[23:16] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_LEN__MPEG_LEN  BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_LEN__MPEG_LEN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_CHSUM__MPEG_CHSUM   
 *
 * @BRIEF        MPEG InfoFrame Checksum.MPEG_HDR[31:24] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_CHSUM__MPEG_CHSUM BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_CHSUM__MPEG_CHSUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE__MPEG_DATA   
 *
 * @BRIEF        MPEG InfoFrame Data Bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE__MPEG_DATA BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__MPEG_DBYTE__MPEG_DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE__GEN_DATA   
 *
 * @BRIEF        Generic Packet Data Bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE__GEN_DATA BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN_DBYTE__GEN_DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1__CLRAVM   
 *
 * @BRIEF        Clear AV Mute flag. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1__CLRAVM    BITFIELD(4, 4)
#define HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1__CLRAVM__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1__SETAVM   
 *
 * @BRIEF        Set AV Mute flag. 
 *               When the AVMUTE flag is set, the HDMI Transmitter sends a 
 *               General Control Packet on the TMDS link to inform the Sink 
 *               that the data may be incorrect. The HDMI Transmitter sends 
 *               blank-level data for all video packets and 0x00 for all 
 *               audio packet data. 
 *               When the AVMUTE flag is set, the Sink assumes that no valid 
 *               data is being received. Optionally, the Sink can apply a 
 *               mute function to the audio data and/or a blank function to 
 *               the video data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1__SETAVM    BITFIELD(0, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CP_BYTE1__SETAVM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE__GEN2_DATA   
 *
 * @BRIEF        Generic Packet 2 Data Bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE__GEN2_DATA BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__GEN2_DBYTE__GEN2_DATA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__CEC_ADDR_ID__CEC_ID   
 *
 * @BRIEF        CEC I2C slave address ID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__CEC_ADDR_ID__CEC_ID BITFIELD(7, 0)
#define HDMI_IP_CORE_AUDIO_VIDEO__CEC_ADDR_ID__CEC_ID__POS 0

    /* 
     * List of register bitfields values for component HDMI_IP_CORE_AUDIO_VIDEO
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__VID_BYP_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__VID_BYP_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__VID_BYP_EN__ENABLE
 *
 * @BRIEF        Enable.  
 *               The CORE_ISO_EN bit (in register TEST_TXCTRL) must be set 
 *               and the HDCP cypher must be disabled (HDCP_CTRL.EWNC_EN=0), 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__VID_BYP_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__TCLKPHZ__DEFAULTPHASE
 *
 * @BRIEF        Default phase; the same as TMDS core - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__TCLKPHZ__DEFAULTPHASE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__TCLKPHZ__INVERTTCLK
 *
 * @BRIEF        Invert TCLK; change the phase 180 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__TCLKPHZ__INVERTTCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDIDCK__POWERDOWN
 *
 * @BRIEF        Power down, gate off IDCK signal to disable all IDCK-based 
 *               logic, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDIDCK__POWERDOWN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDIDCK__NORMALOPERATION
 *
 * @BRIEF        Normal operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDIDCK__NORMALOPERATION 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDOSC__POWERDOWN
 *
 * @BRIEF        Power down - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDOSC__POWERDOWN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDOSC__NORMALOPERATION
 *
 * @BRIEF        Normal operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDOSC__NORMALOPERATION 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDTOT__POWERDOWN
 *
 * @BRIEF        Power down everything; INT source is RSEN - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDTOT__POWERDOWN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDTOT__NORMALOPERATION
 *
 * @BRIEF        Normal operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_AUDIO_VIDEO__DPD__PDTOT__NORMALOPERATION 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __HDMI_IP_CORE_AUDIO_VIDEO_CRED_H 
                                                            */
