<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_pll/gowin_pll.v<br>
/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_sdpb/SRAM_SDPB.v<br>
/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x21/SP_256x21.v<br>
/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x32/SP_256x32.v<br>
/home/cyh/chiplab/fpga/gowin/gowin_ip/xilinx2gowin.v<br>
/home/cyh/chiplab/fpga/gowin/camera-hdmi/ddr3_memory_interface/ddr3_memory_interface.v<br>
/home/cyh/chiplab/IP/open-la500/addr_trans.v<br>
/home/cyh/chiplab/IP/open-la500/alu.v<br>
/home/cyh/chiplab/IP/open-la500/axi_bridge.v<br>
/home/cyh/chiplab/IP/open-la500/btb.v<br>
/home/cyh/chiplab/IP/open-la500/csr.v<br>
/home/cyh/chiplab/IP/open-la500/dcache.v<br>
/home/cyh/chiplab/IP/open-la500/div.v<br>
/home/cyh/chiplab/IP/open-la500/exe_stage.v<br>
/home/cyh/chiplab/IP/open-la500/icache.v<br>
/home/cyh/chiplab/IP/open-la500/id_stage.v<br>
/home/cyh/chiplab/IP/open-la500/if_stage.v<br>
/home/cyh/chiplab/IP/open-la500/mem_stage.v<br>
/home/cyh/chiplab/IP/open-la500/mul.v<br>
/home/cyh/chiplab/IP/open-la500/mycpu_top.v<br>
/home/cyh/chiplab/IP/open-la500/perf_counter.v<br>
/home/cyh/chiplab/IP/open-la500/regfile.v<br>
/home/cyh/chiplab/IP/open-la500/tlb_entry.v<br>
/home/cyh/chiplab/IP/open-la500/tools.v<br>
/home/cyh/chiplab/IP/open-la500/wb_stage.v<br>
/home/cyh/chiplab/soc/build/SoCFull.v<br>
/home/cyh/chiplab/soc/perip/spi/sd_ctrl_read.v<br>
/home/cyh/chiplab/soc/perip/spi/sd_ctrl_read_top.v<br>
/home/cyh/chiplab/soc/perip/spi/sd_ctrl_top.v<br>
/home/cyh/chiplab/soc/perip/spi/sd_init.v<br>
/home/cyh/chiplab/soc/perip/spi/sd_read.v<br>
/home/cyh/chiplab/soc/perip/spi/sd_write.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/raminfr.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_defines.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_receiver.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_regs.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_rfifo.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_sync_flops.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_tfifo.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_top_apb.v<br>
/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_transmitter.v<br>
/home/cyh/gowin/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_crc32.v<br>
/home/cyh/gowin/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_match.v<br>
/home/cyh/gowin/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_mem_ctrl.v<br>
/home/cyh/gowin/IDE/data/ipcores/GAO/GW_AO_0/gw_ao_top.v<br>
/home/cyh/gowin/IDE/data/ipcores/GAO/GW_CON/gw_con_top_138.v<br>
/home/cyh/gowin/IDE/data/ipcores/gw_jtag.v<br>
/home/cyh/chiplab/fpga/gowin/system_run/jcs/impl/gwsynthesis/RTL_GAO/gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue May 14 14:18:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>SoCFull</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 2632.434MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 2632.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 2632.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 2632.434MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 37s, Elapsed time = 0h 0m 34s, Peak memory usage = 3044.184MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.024s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 3044.184MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.226s, Elapsed time = 0h 0m 0.222s, Peak memory usage = 3044.184MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.07s, Elapsed time = 0h 0m 0.069s, Peak memory usage = 3044.184MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 3044.184MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.626s, Elapsed time = 0h 0m 0.622s, Peak memory usage = 3044.184MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.915s, Elapsed time = 0h 0m 0.911s, Peak memory usage = 3044.184MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 49s, Elapsed time = 0h 0m 49s, Peak memory usage = 3052.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 3052.934MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 3187.934MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 46s, Elapsed time = 0h 1m 43s, Peak memory usage = 3187.934MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>93</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>87</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>23483</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>13050</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>142</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>10195</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>23824</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>2306</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>11656</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>9734</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT6</td>
<td>128</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>2017</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>2016</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>6140</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>6140</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>82</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>82</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>129</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>236</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>77</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>32454(26314 LUT, 6140 ALU) / 138240</td>
<td>24%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>23483 / 139140</td>
<td>17%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>23483 / 139140</td>
<td>17%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>236 / 340</td>
<td>70%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clock_ibuf/I </td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>clock_ibuf/I</td>
<td>clock</td>
<td>pll_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.0</td>
<td>0.000</td>
<td>1.250</td>
<td>clock_ibuf/I</td>
<td>clock</td>
<td>pll_pll/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>50.000(MHz)</td>
<td>146.542(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>37.439(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>1338.315(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>201.532(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.635</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0/CLK</td>
</tr>
<tr>
<td>0.941</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s/I0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>0.259</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.817</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.365</td>
<td>-0.417</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.463, 32.400%; route: 0.660, 46.186%; tC2Q: 0.306, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.635</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0/CLK</td>
</tr>
<tr>
<td>0.941</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s/I0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>0.259</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.817</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.365</td>
<td>-0.417</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.463, 32.400%; route: 0.660, 46.186%; tC2Q: 0.306, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.635</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/CLK</td>
</tr>
<tr>
<td>0.941</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>0.259</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.817</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.365</td>
<td>-0.417</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.463, 32.400%; route: 0.660, 46.186%; tC2Q: 0.306, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.305</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.635</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/CLK</td>
</tr>
<tr>
<td>0.941</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/I0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>0.259</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.817</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.365</td>
<td>-0.417</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.463, 32.400%; route: 0.660, 46.186%; tC2Q: 0.306, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/valid_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_851_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.304</td>
<td>0.305</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.635</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/valid_reg_s0/CLK</td>
</tr>
<tr>
<td>10.941</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/valid_reg_s0/Q</td>
</tr>
<tr>
<td>11.271</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/accept_write_s2/I0</td>
</tr>
<tr>
<td>11.734</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>asic/lsdram/msdram/accept_write_s2/F</td>
</tr>
<tr>
<td>12.063</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/accept_write_s4/I3</td>
</tr>
<tr>
<td>12.294</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>asic/lsdram/msdram/accept_write_s4/F</td>
</tr>
<tr>
<td>12.625</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/is_write_s1/I0</td>
</tr>
<tr>
<td>13.088</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>asic/lsdram/msdram/is_write_s1/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/addr_1_s0/S0</td>
</tr>
<tr>
<td>13.619</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>352</td>
<td>asic/lsdram/msdram/addr_1_s0/O</td>
</tr>
<tr>
<td>13.949</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s7/I2</td>
</tr>
<tr>
<td>14.355</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s7/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s3/I0</td>
</tr>
<tr>
<td>15.148</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s3/F</td>
</tr>
<tr>
<td>15.478</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s1/I0</td>
</tr>
<tr>
<td>15.941</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s1/F</td>
</tr>
<tr>
<td>16.271</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s0/I0</td>
</tr>
<tr>
<td>16.734</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s0/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s/I0</td>
</tr>
<tr>
<td>17.527</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>asic/lsdram/msdram/_io_in_rdata_T_2_0_s/F</td>
</tr>
<tr>
<td>17.857</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>asic/lsdram/msdram/asic_233_s0/I0</td>
</tr>
<tr>
<td>18.320</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>asic/lsdram/msdram/asic_233_s0/F</td>
</tr>
<tr>
<td>18.650</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_851_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>20.330</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_851_s0/CLK</td>
</tr>
<tr>
<td>20.295</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_851_s0</td>
</tr>
<tr>
<td>20.244</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_851_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.080, 50.899%; route: 3.630, 45.284%; tC2Q: 0.306, 3.817%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
