m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vFulladder
Z0 !s110 1667649599
!i10b 1
!s100 fH4e?:SC80UAiZSQFD:d;1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IC7_@nS4KD`9Cn@UDzg^5b2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow
Z4 w1667335777
8./Fulladder.v
F./Fulladder.v
!i122 29
L0 7 7
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1667649599.000000
!s107 ./Fulladder.v|./overflow.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder.v|
Z7 !s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder.v|
!i113 1
Z8 o-work work
Z9 tCvgOpt 0
n@fulladder
voverflow
R0
!i10b 1
!s100 K9ZG;fhRVRmT6J9cliJkH1
R1
Ie=nO5f[N5YPfJTO9CJN5:2
R2
R3
R4
8./overflow.v
F./overflow.v
!i122 29
L0 1 8
R5
r1
!s85 0
31
R6
Z10 !s107 ./Fulladder.v|./overflow.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder.v|
R7
!i113 1
R8
R9
vRippelCarryAdder
R0
!i10b 1
!s100 1zLB`l__IYWTYi;<HLBHh0
R1
IoRne9Wo[M77Qm_LAH1bz;2
R2
R3
R4
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder.v
!i122 29
L0 10 28
R5
r1
!s85 0
31
R6
R10
R7
!i113 1
R8
R9
n@rippel@carry@adder
vRippleCarryAdder_TB
R0
!i10b 1
!s100 m>]nZY3KIajUhc7[67`kb1
R1
Idia0F:I73`F;I@LKShiG51
R2
R3
R4
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder_TB.v
!i122 28
L0 2 90
R5
r1
!s85 0
31
R6
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/ripple_carry_adder_overflow/RippelCarryAdder_TB.v|
!i113 1
R8
R9
n@ripple@carry@adder_@t@b
