Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:52:36 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : RLE_BlobMerging
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 countDetectedBlobs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            countDetectedBlobs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.067ns (60.585%)  route 0.044ns (39.414%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X16Y132                                                     r  countDetectedBlobs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y132        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  countDetectedBlobs_reg[2]/Q
                         net (fo=154, estimated)      0.029     0.081    n_0_countDetectedBlobs_reg[2]
    SLICE_X16Y132                                                     r  countDetectedBlobs[2]_i_1/I2
    SLICE_X16Y132        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  countDetectedBlobs[2]_i_1/O
                         net (fo=1, routed)           0.015     0.111    n_0_countDetectedBlobs[2]_i_1
    SLICE_X16Y132        FDRE                                         r  countDetectedBlobs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X16Y132                                                     r  countDetectedBlobs_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X16Y132        FDRE (Hold_FDRE_C_D)         0.056     0.056    countDetectedBlobs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 blob1empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.066ns (59.058%)  route 0.046ns (40.942%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y128                                                     r  blob1empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  blob1empty_reg/Q
                         net (fo=10, estimated)       0.030     0.081    n_0_blob1empty_reg
    SLICE_X12Y128                                                     r  blob1empty_i_1/I4
    SLICE_X12Y128        LUT5 (Prop_LUT5_I4_O)        0.015     0.096 r  blob1empty_i_1/O
                         net (fo=1, routed)           0.016     0.112    n_0_blob1empty_i_1
    SLICE_X12Y128        FDRE                                         r  blob1empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y128                                                     r  blob1empty_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X12Y128        FDRE (Hold_FDRE_C_D)         0.056     0.056    blob1empty_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 countDetectedBlobs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            countDetectedBlobs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.066ns (59.058%)  route 0.046ns (40.942%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X14Y126                                                     r  countDetectedBlobs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  countDetectedBlobs_reg[1]/Q
                         net (fo=157, estimated)      0.030     0.081    n_0_countDetectedBlobs_reg[1]
    SLICE_X14Y126                                                     r  countDetectedBlobs[1]_i_1/I1
    SLICE_X14Y126        LUT2 (Prop_LUT2_I1_O)        0.015     0.096 r  countDetectedBlobs[1]_i_1/O
                         net (fo=1, routed)           0.016     0.112    n_0_countDetectedBlobs[1]_i_1
    SLICE_X14Y126        FDRE                                         r  countDetectedBlobs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X14Y126                                                     r  countDetectedBlobs_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X14Y126        FDRE (Hold_FDRE_C_D)         0.056     0.056    countDetectedBlobs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 countDetectedBlobs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            countDetectedBlobs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.066ns (59.058%)  route 0.046ns (40.942%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y130                                                     r  countDetectedBlobs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  countDetectedBlobs_reg[3]/Q
                         net (fo=155, estimated)      0.030     0.081    n_0_countDetectedBlobs_reg[3]
    SLICE_X12Y130                                                     r  countDetectedBlobs[3]_i_1/I3
    SLICE_X12Y130        LUT4 (Prop_LUT4_I3_O)        0.015     0.096 r  countDetectedBlobs[3]_i_1/O
                         net (fo=1, routed)           0.016     0.112    n_0_countDetectedBlobs[3]_i_1
    SLICE_X12Y130        FDRE                                         r  countDetectedBlobs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y130                                                     r  countDetectedBlobs_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X12Y130        FDRE (Hold_FDRE_C_D)         0.056     0.056    countDetectedBlobs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 countDetectedBlobs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            countDetectedBlobs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.067ns (58.813%)  route 0.047ns (41.187%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y128                                                     r  countDetectedBlobs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_FDRE_C_Q)         0.051     0.051 f  countDetectedBlobs_reg[0]/Q
                         net (fo=162, estimated)      0.031     0.082    n_0_countDetectedBlobs_reg[0]
    SLICE_X13Y128                                                     f  countDetectedBlobs[0]_i_1/I0
    SLICE_X13Y128        LUT1 (Prop_LUT1_I0_O)        0.016     0.098 r  countDetectedBlobs[0]_i_1/O
                         net (fo=1, routed)           0.016     0.114    n_0_countDetectedBlobs[0]_i_1
    SLICE_X13Y128        FDRE                                         r  countDetectedBlobs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y128                                                     r  countDetectedBlobs_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X13Y128        FDRE (Hold_FDRE_C_D)         0.056     0.056    countDetectedBlobs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            write_result_pointer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.067ns (58.813%)  route 0.047ns (41.187%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X10Y137                                                     r  write_result_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_FDRE_C_Q)         0.051     0.051 f  write_result_pointer_reg[0]/Q
                         net (fo=141, estimated)      0.031     0.082    n_0_write_result_pointer_reg[0]
    SLICE_X10Y137                                                     f  write_result_pointer[0]_i_1/I2
    SLICE_X10Y137        LUT3 (Prop_LUT3_I2_O)        0.016     0.098 r  write_result_pointer[0]_i_1/O
                         net (fo=1, routed)           0.016     0.114    n_0_write_result_pointer[0]_i_1
    SLICE_X10Y137        FDRE                                         r  write_result_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X10Y137                                                     r  write_result_pointer_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X10Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    write_result_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 blob3empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            checkResult_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.052ns (35.132%)  route 0.096ns (64.868%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y129                                                     r  blob3empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob3empty_reg/Q
                         net (fo=11, estimated)       0.096     0.148    n_0_blob3empty_reg
    SLICE_X12Y127        FDRE                                         r  checkResult_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y127                                                     r  checkResult_reg[6]/C
                         clock pessimism              0.000     0.000    
    SLICE_X12Y127        FDRE (Hold_FDRE_C_D)         0.056     0.056    checkResult_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 blob6minX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2minX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.104ns (68.381%)  route 0.048ns (31.619%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X8Y119                                                      r  blob6minX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  blob6minX_reg[6]/Q
                         net (fo=54, estimated)       0.032     0.083    n_0_blob6minX_reg[6]
    SLICE_X8Y119                                                      r  blob2minX[6]_i_1/I4
    SLICE_X8Y119         LUT6 (Prop_LUT6_I4_O)        0.053     0.136 r  blob2minX[6]_i_1/O
                         net (fo=1, routed)           0.016     0.152    blob2minX[6]
    SLICE_X8Y119         FDRE                                         r  blob2minX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X8Y119                                                      r  blob2minX_reg[6]/C
                         clock pessimism              0.000     0.000    
    SLICE_X8Y119         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob2minX_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 blob6minX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2minX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.105ns (68.069%)  route 0.049ns (31.931%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X4Y141                                                      r  blob6minX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  blob6minX_reg[10]/Q
                         net (fo=43, estimated)       0.033     0.084    n_0_blob6minX_reg[10]
    SLICE_X4Y141                                                      r  blob2minX[10]_i_2/I4
    SLICE_X4Y141         LUT6 (Prop_LUT6_I4_O)        0.054     0.138 r  blob2minX[10]_i_2/O
                         net (fo=1, routed)           0.016     0.154    blob2minX[10]
    SLICE_X4Y141         FDRE                                         r  blob2minX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X4Y141                                                      r  blob2minX_reg[10]/C
                         clock pessimism              0.000     0.000    
    SLICE_X4Y141         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob2minX_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 blob6minX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2minX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.105ns (68.069%)  route 0.049ns (31.931%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X5Y118                                                      r  blob6minX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  blob6minX_reg[2]/Q
                         net (fo=54, estimated)       0.033     0.084    n_0_blob6minX_reg[2]
    SLICE_X5Y118                                                      r  blob2minX[2]_i_1/I4
    SLICE_X5Y118         LUT6 (Prop_LUT6_I4_O)        0.054     0.138 r  blob2minX[2]_i_1/O
                         net (fo=1, routed)           0.016     0.154    blob2minX[2]
    SLICE_X5Y118         FDRE                                         r  blob2minX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X5Y118                                                      r  blob2minX_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X5Y118         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob2minX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.098    




