#
# sdrea configuration
#

-cache:il1                           il1:512:64:2:l
-cache:dl1                           dl1:512:64:2:l
-cache:il2                           dl2
-cache:dl2                           ul2:4096:64:4:l

-cache:il1:write_vcd                 false
-cache:il1:bdi-compress              false
-cache:il1:tag:static-power          0
-cache:il1:tag:read:dynamic-energy   0
-cache:il1:tag:write:dynamic-energy  0
-cache:il1:data:static-power         0
-cache:il1:data:read:dynamic-energy  0
-cache:il1:data:write:dynamic-energy 0
-cache:il1:decompression-latency     0

-cache:dl1:write_vcd                 false
-cache:dl1:bdi-compress              true
-cache:dl1:tag:static-power          3.29114
-cache:dl1:tag:read:dynamic-energy   0.0113552
-cache:dl1:tag:write:dynamic-energy  0.0261866
-cache:dl1:data:static-power         13.6143
-cache:dl1:data:read:dynamic-energy  0.149461
-cache:dl1:data:write:dynamic-energy 0.164224
-cache:dl1:decompression-latency     4

-cache:il2:write_vcd                 false
-cache:il2:bdi-compress              false
-cache:il2:tag:static-power          0
-cache:il2:tag:read:dynamic-energy   0
-cache:il2:tag:write:dynamic-energy  0
-cache:il2:data:static-power         0
-cache:il2:data:read:dynamic-energy  0
-cache:il2:data:write:dynamic-energy 0
-cache:il2:decompression-latency     0

-cache:dl2:write_vcd                 false
-cache:dl2:bdi-compress              false
-cache:dl2:tag:static-power          0
-cache:dl2:tag:read:dynamic-energy   0
-cache:dl2:tag:write:dynamic-energy  0
-cache:dl2:data:static-power         0
-cache:dl2:data:read:dynamic-energy  0
-cache:dl2:data:write:dynamic-energy 0
-cache:dl2:decompression-latency     0

-cache:compressor:frequency          3

-fetch_lat                           1
-fetch_br_extra_lat                  8
-writeback_to_commit_lat             6
-decode_lat                          6
-writeback_to_decode_lat             1

-fetch:mplat                         10
-cache:il1lat                        6
-cache:dl1lat                        6 
-cache:il2lat                        11
-cache:dl2lat                        11 

-prefetch_table_type                 1
-prefetch_table_sets                 256
-prefetch_table_assoc                1
-prefetch_table_delay                3

-2lp                                 4
-2lb                                 2
-2lt                                 6

-pf:data:read:dynamic-energy         0.00720647
-pf:data:write:dynamic-energy        0.00695573
-pf:data:static-power                0.431373
-pf:tag:read:dynamic-energy          0.0032986
-pf:tag:write:dynamic-energy         0.00311054
-pf:tag:static-power                 0.339419

-pf:buf:lat                          3
-pf:buf:size                         2
-pf:buf:read:dynamic-energy          0.00364714
-pf:buf:write:dynamic-energy         0.0034469
-pf:buf:static-power                 0.0591229

-pf:buftag:read:dynamic-energy       0.00209557
-pf:buftag:write:dynamic-energy      0.00291845
-pf:buftag:static-power              0.127938

-pht:static-power                    0.0
-pht:read-dynamic-energy             0.0
-pht:write-dynamic-energy            0.0

#
# default sim-outorder configuration
#

# random number generator seed (0 for timer seed)
-seed                             1 

# instruction fetch queue size (in insts)
-fetch:ifqsize                    4 

# extra branch mis-prediction latency #sdrea moved to top
#-fetch:mplat                      3 

# branch predictor type {nottaken|taken|perfect|bimod|2lev}
-bpred                        bimod 

# bimodal predictor BTB size
-bpred:bimod                   2048 

# 2-level predictor config (<l1size> <l2size> <hist_size>)
-bpred:2lev            1 1024 8 

# instruction decode B/W (insts/cycle)
-decode:width                     4 

# instruction issue B/W (insts/cycle)
-issue:width                      4 

# run pipeline with in-order issue
-issue:inorder                false 

# issue instructions down wrong execution paths
-issue:wrongpath               true 

# register update unit (RUU) size
-ruu:size                        16 

# load/store queue (LSQ) size
-lsq:size                         8 

# l1 data cache config, i.e., {<config>|none} #sdrea moved to top
# -cache:dl1             dl1:128:32:4:l 

# l1 data cache hit latency (in cycles) #sdrea moved to top
#-cache:dl1lat                     1 

# l2 data cache config, i.e., {<config>|none} #sdrea moved to top
# -cache:dl2             ul2:1024:64:4:l 

# l2 data cache hit latency (in cycles) #sdrea moved to top
#-cache:dl2lat                     6 

# l1 inst cache config, i.e., {<config>|dl1|dl2|none} #sdrea moved to top
# -cache:il1             il1:512:32:1:l 

# l1 instruction cache hit latency (in cycles) #sdrea moved to top
#-cache:il1lat                     1 

# l2 instruction cache config, i.e., {<config>|dl2|none} #sdrea moved to top
# -cache:il2                      dl2 

# l2 instruction cache hit latency (in cycles) #sdrea moved to top
#-cache:il2lat                     6 

# flush caches on system calls
-cache:flush                  false 

# convert 64-bit inst addresses to 32-bit inst equivalents
-cache:icompress              false 

# memory access latency (<first_chunk> <inter_chunk>)
-mem:lat               18 2 

# memory access bus width (in bytes)
-mem:width                        8 

# instruction TLB config, i.e., {<config>|none}
-tlb:itlb              itlb:16:4096:4:l 

# data TLB config, i.e., {<config>|none}
-tlb:dtlb              dtlb:32:4096:4:l 

# inst/data TLB miss latency (in cycles)
-tlb:lat                         30 

# total number of integer ALU's available
-res:ialu                         4 

# total number of integer multiplier/dividers available
-res:imult                        1 

# total number of memory system ports available (to CPU)
-res:memport                      2 

# total number of floating point ALU's available
-res:fpalu                        4 

# total number of floating point multiplier/dividers available
-res:fpmult                       1 

# operate in backward-compatible bugs mode (for testing only)
-bugcompat                    false 
