#*****************************************************************************************
# Vivado (TM) v2023.2 (64-bit)
#
# dcmac_udp_2023.2.tcl: Tcl script for re-creating project 'dcmac_udp_test'
#
# Generated by Vivado on Wed Apr 10 10:37:47 PDT 2024
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (dcmac_udp_2023.2.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/sources_1/ip/dcmac_0_clk_wiz_0/dcmac_0_clk_wiz_0.xci"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/imports/new/pinout.xdc"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/imports/new/timing.xdc"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/new/vpk180_lpddr4.xdc"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_0_exdes_imp_top.dcp"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_udp_demo.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/addr_shift.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/axi_regs.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/axis_data_gen.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/dcmactop.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/delay.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/reg_delay.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpcache.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwr.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwrr.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axioffseter400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axis_data_fifo_400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axisfabricmultiplexer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axistwoportfabricmultiplexer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/casper400gethernetblock_no_cpu.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpudualportpacketringbuffer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuethernetmacif400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifreceiverpacketringbuffer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifsenderpacketringbuffer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifethernetreceiver400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpreceiver400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpsender400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/dualportpacketringbuffer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/lbustxaxisrx400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/mac400gphy.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisdecoupler400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisreceiver400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxissender400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpreceiver400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpsender400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpserver400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/maptkeeptomty.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramdp.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramsp.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetringbuffer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetstatusram.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwr.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwrr.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/truedualportpacketringbuffer.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatapacker400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatastripper400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpipinterfacepr400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapp400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapps400g.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/dcmac_udp_demo.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_cnt.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_ctrl_gen.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_buffer_ctx.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_dat_merge.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_mty_shift.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_ts.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_dat_merge.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_shift_seg.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_ts.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_core_sniffer.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_rx.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_tx.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_register.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_rx_stats_cnt.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_tx_stats_cnt.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_gen_ts.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_mon_ts.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_syncer_reset.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_ts_context_mem_v2.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_tsmac_stats_cnt_external.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_imp_top.sv"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/fhg_axis_adapter.v"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpmodule.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpreceiver.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapmtytotkeep.vhd"
#    "/home/wei/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_tb.sv"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/sources_1/ip/dcmac_0_clk_wiz_0/dcmac_0_clk_wiz_0.xci"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/imports/new/pinout.xdc"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/imports/new/timing.xdc"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/new/vpk180_lpddr4.xdc"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_0_exdes_imp_top.dcp"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_udp_demo.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/addr_shift.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/axi_regs.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/axis_data_gen.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/dcmactop.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/delay.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/reg_delay.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpcache.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwr.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwrr.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axioffseter400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axis_data_fifo_400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axisfabricmultiplexer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axistwoportfabricmultiplexer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/casper400gethernetblock_no_cpu.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpudualportpacketringbuffer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuethernetmacif400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifreceiverpacketringbuffer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifsenderpacketringbuffer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifethernetreceiver400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpreceiver400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpsender400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/dualportpacketringbuffer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/lbustxaxisrx400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/mac400gphy.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisdecoupler400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisreceiver400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxissender400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpreceiver400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpsender400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpserver400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/maptkeeptomty.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramdp.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramsp.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetringbuffer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetstatusram.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwr.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwrr.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/truedualportpacketringbuffer.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatapacker400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatastripper400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpipinterfacepr400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapp400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapps400g.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/dcmac_udp_demo.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_cnt.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_ctrl_gen.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_buffer_ctx.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_dat_merge.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_mty_shift.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_ts.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_dat_merge.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_shift_seg.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_ts.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_core_sniffer.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_rx.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_tx.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_register.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_rx_stats_cnt.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_tx_stats_cnt.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_gen_ts.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_mon_ts.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_syncer_reset.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_ts_context_mem_v2.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_tsmac_stats_cnt_external.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_imp_top.sv"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/fhg_axis_adapter.v"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpmodule.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpreceiver.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapmtytotkeep.vhd"]"\
 "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_tb.sv"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "dcmac_udp_test"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "dcmac_udp_2023.2.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xcvp1802-lsvc4072-2MP-e-S

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
# None

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:vpk180:part0:1.1" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "feature_set" -value "FeatureSet_Classic" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "vpk180" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "9" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "9" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "9" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "9" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "9" -objects $obj
set_property -name "webtalk.xcelium_export_sim" -value "4" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "9" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/addr_shift.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/axi_regs.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/axis_data_gen.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/dcmactop.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/delay.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/reg_delay.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpcache.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwr.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwrr.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axioffseter400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axis_data_fifo_400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axisfabricmultiplexer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axistwoportfabricmultiplexer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/casper400gethernetblock_no_cpu.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpudualportpacketringbuffer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuethernetmacif400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifreceiverpacketringbuffer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifsenderpacketringbuffer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifethernetreceiver400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpreceiver400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpsender400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/dualportpacketringbuffer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/lbustxaxisrx400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/mac400gphy.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisdecoupler400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisreceiver400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxissender400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpreceiver400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpsender400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpserver400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/maptkeeptomty.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramdp.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramsp.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetringbuffer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetstatusram.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwr.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwrr.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/truedualportpacketringbuffer.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatapacker400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatastripper400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpipinterfacepr400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapp400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapps400g.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/dcmac_udp_demo.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_cnt.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_ctrl_gen.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_buffer_ctx.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_dat_merge.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_mty_shift.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_ts.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_dat_merge.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_shift_seg.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_ts.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_core_sniffer.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_rx.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_tx.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_register.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_rx_stats_cnt.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_tx_stats_cnt.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_gen_ts.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_mon_ts.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_syncer_reset.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_ts_context_mem_v2.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_tsmac_stats_cnt_external.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_imp_top.sv"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/fhg_axis_adapter.v"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpmodule.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpreceiver.vhd"] \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapmtytotkeep.vhd"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpcache.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwr.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpramadpwrr.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axioffseter400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/axis_data_fifo_400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axisfabricmultiplexer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/axistwoportfabricmultiplexer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/casper400gethernetblock_no_cpu.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpudualportpacketringbuffer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuethernetmacif400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifreceiverpacketringbuffer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/cpuifsenderpacketringbuffer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifethernetreceiver400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpreceiver400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/cpuinterface/cpumacifudpsender400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/dualportpacketringbuffer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/lbustxaxisrx400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/mac400gphy.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisdecoupler400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxisreceiver400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/macphy/macaxissender400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpreceiver400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpsender400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/macinterface/macifudpserver400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/maptkeeptomty.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramdp.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetramsp.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetringbuffer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/packetstatusram.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwr.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/ramdpwrr.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/ringbuffer/truedualportpacketringbuffer.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatapacker400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpdatastripper400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpipinterfacepr400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapp400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/udp/udpstreamingapps400g.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_cnt.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_ctrl_gen.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_buffer_ctx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_dat_merge.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_mty_shift.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_gen_ts.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_dat_merge.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_shift_seg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_axis_pkt_mon_ts.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_core_sniffer.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_rx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_gearbox_tx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_emu_register.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_rx_stats_cnt.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_mac_tx_stats_cnt.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_gen_ts.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_prbs_mon_ts.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_syncer_reset.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_ts_context_mem_v2.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_tsmac_stats_cnt_external.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_imp_top.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_simulation" -value "0" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapaxisdatatolbus.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpmodule.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/arp/arpreceiver.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/kutleng_skarab2_bsp_firmware/casperbsp/sources/vhdl/rtl/lbustoaxis/mapmtytotkeep.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "dcmac_udp_demo" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/sources_1/ip/dcmac_0_clk_wiz_0/dcmac_0_clk_wiz_0.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "dcmac_0_clk_wiz_0/dcmac_0_clk_wiz_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/imports/new/pinout.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/pinout.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/imports/new/timing.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/timing.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/constrs_1/new/vpk180_lpddr4.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/vpk180_lpddr4.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
set files [list \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_tb.sv"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sim_1' fileset file properties for remote files
set file "$origin_dir/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_0_ex/imports/dcmac_0_exdes_tb.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj


# Set 'sim_1' fileset file properties for local files
# None

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "dcmac_0_exdes_tb" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_0_exdes_imp_top.dcp"]\
 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_udp_demo.dcp" ]\
]
set imported_files ""
foreach f $files {
  lappend imported_files [import_files -fileset utils_1 $f]
}

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "synth_1/dcmac_0_exdes_imp_top.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj

set file "synth_1/dcmac_udp_demo.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added


# Proc to create BD dest_address_fifo_400g
proc cr_bd_dest_address_fifo_400g { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name dest_address_fifo_400g

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:emb_fifo_gen:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports
  set din [ create_bd_port -dir I -from 47 -to 0 din ]
  set dout [ create_bd_port -dir O -from 47 -to 0 dout ]
  set empty [ create_bd_port -dir O empty ]
  set full [ create_bd_port -dir O full ]
  set rd_clk [ create_bd_port -dir I -type clk rd_clk ]
  set rd_en [ create_bd_port -dir I rd_en ]
  set rd_rst_busy [ create_bd_port -dir O rd_rst_busy ]
  set rst [ create_bd_port -dir I rst ]
  set wr_clk [ create_bd_port -dir I -type clk wr_clk ]
  set wr_en [ create_bd_port -dir I wr_en ]
  set wr_rst_busy [ create_bd_port -dir O wr_rst_busy ]

  # Create instance: emb_fifo_gen_0, and set properties
  set emb_fifo_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:emb_fifo_gen:1.0 emb_fifo_gen_0 ]
  set_property -dict [list \
    CONFIG.CLOCK_DOMAIN {Independent_Clock} \
    CONFIG.ENABLE_ALMOST_EMPTY {false} \
    CONFIG.ENABLE_ALMOST_FULL {false} \
    CONFIG.ENABLE_DATA_COUNT {false} \
    CONFIG.ENABLE_OVERFLOW {false} \
    CONFIG.ENABLE_PROGRAMMABLE_EMPTY {false} \
    CONFIG.ENABLE_PROGRAMMABLE_FULL {false} \
    CONFIG.ENABLE_READ_DATA_COUNT {false} \
    CONFIG.ENABLE_READ_DATA_VALID {false} \
    CONFIG.ENABLE_UNDERFLOW {false} \
    CONFIG.ENABLE_WRITE_ACK {false} \
    CONFIG.ENABLE_WRITE_DATA_COUNT {false} \
    CONFIG.FIFO_WRITE_DEPTH {16} \
    CONFIG.READ_MODE {FWFT} \
    CONFIG.WRITE_DATA_WIDTH {48} \
  ] $emb_fifo_gen_0


  # Create port connections
  connect_bd_net -net din_0_1 [get_bd_ports din] [get_bd_pins emb_fifo_gen_0/din]
  connect_bd_net -net emb_fifo_gen_0_dout [get_bd_pins emb_fifo_gen_0/dout] [get_bd_ports dout]
  connect_bd_net -net emb_fifo_gen_0_empty [get_bd_pins emb_fifo_gen_0/empty] [get_bd_ports empty]
  connect_bd_net -net emb_fifo_gen_0_full [get_bd_pins emb_fifo_gen_0/full] [get_bd_ports full]
  connect_bd_net -net emb_fifo_gen_0_rd_rst_busy [get_bd_pins emb_fifo_gen_0/rd_rst_busy] [get_bd_ports rd_rst_busy]
  connect_bd_net -net emb_fifo_gen_0_wr_rst_busy [get_bd_pins emb_fifo_gen_0/wr_rst_busy] [get_bd_ports wr_rst_busy]
  connect_bd_net -net rd_clk_0_1 [get_bd_ports rd_clk] [get_bd_pins emb_fifo_gen_0/rd_clk]
  connect_bd_net -net rd_en_0_1 [get_bd_ports rd_en] [get_bd_pins emb_fifo_gen_0/rd_en]
  connect_bd_net -net rst_0_1 [get_bd_ports rst] [get_bd_pins emb_fifo_gen_0/rst]
  connect_bd_net -net wr_clk_0_1 [get_bd_ports wr_clk] [get_bd_pins emb_fifo_gen_0/wr_clk]
  connect_bd_net -net wr_en_0_1 [get_bd_ports wr_en] [get_bd_pins emb_fifo_gen_0/wr_en]

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_dest_address_fifo_400g()

cr_bd_dest_address_fifo_400g ""
set_property REGISTERED_WITH_MANAGER "1" [get_files dest_address_fifo_400g.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files dest_address_fifo_400g.bd ] 



# Proc to create BD axispacketbufferfifo400g
proc cr_bd_axispacketbufferfifo400g { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name axispacketbufferfifo400g

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axis_data_fifo:2.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports
  set s_aresetn [ create_bd_port -dir I -type rst s_aresetn ]
  set s_aclk [ create_bd_port -dir I -type clk s_aclk ]
  set s_axis_tdata [ create_bd_port -dir I -from 1023 -to 0 s_axis_tdata ]
  set s_axis_tkeep [ create_bd_port -dir I -from 127 -to 0 s_axis_tkeep ]
  set s_axis_tlast [ create_bd_port -dir I s_axis_tlast ]
  set s_axis_tready [ create_bd_port -dir O s_axis_tready ]
  set s_axis_tuser [ create_bd_port -dir I -from 0 -to 0 s_axis_tuser ]
  set s_axis_tvalid [ create_bd_port -dir I s_axis_tvalid ]
  set m_axis_tlast [ create_bd_port -dir O m_axis_tlast ]
  set m_axis_tready [ create_bd_port -dir I m_axis_tready ]
  set m_axis_tuser [ create_bd_port -dir O -from 0 -to 0 m_axis_tuser ]
  set m_axis_tvalid [ create_bd_port -dir O m_axis_tvalid ]
  set m_axis_tdata [ create_bd_port -dir O -from 1023 -to 0 m_axis_tdata ]
  set m_axis_tkeep [ create_bd_port -dir O -from 127 -to 0 m_axis_tkeep ]
  set axis_prog_full [ create_bd_port -dir O axis_prog_full ]

  # Create instance: axis_data_fifo_0, and set properties
  set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0 ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {128} \
    CONFIG.HAS_PROG_FULL {1} \
    CONFIG.HAS_TKEEP {1} \
    CONFIG.HAS_TLAST {1} \
    CONFIG.TDATA_NUM_BYTES {128} \
    CONFIG.TUSER_WIDTH {1} \
  ] $axis_data_fifo_0


  # Create port connections
  connect_bd_net -net axis_data_fifo_0_m_axis_tdata [get_bd_pins axis_data_fifo_0/m_axis_tdata] [get_bd_ports m_axis_tdata]
  connect_bd_net -net axis_data_fifo_0_m_axis_tkeep [get_bd_pins axis_data_fifo_0/m_axis_tkeep] [get_bd_ports m_axis_tkeep]
  connect_bd_net -net axis_data_fifo_0_m_axis_tlast [get_bd_pins axis_data_fifo_0/m_axis_tlast] [get_bd_ports m_axis_tlast]
  connect_bd_net -net axis_data_fifo_0_m_axis_tuser [get_bd_pins axis_data_fifo_0/m_axis_tuser] [get_bd_ports m_axis_tuser]
  connect_bd_net -net axis_data_fifo_0_m_axis_tvalid [get_bd_pins axis_data_fifo_0/m_axis_tvalid] [get_bd_ports m_axis_tvalid]
  connect_bd_net -net axis_data_fifo_0_prog_full [get_bd_pins axis_data_fifo_0/prog_full] [get_bd_ports axis_prog_full]
  connect_bd_net -net axis_data_fifo_0_s_axis_tready [get_bd_pins axis_data_fifo_0/s_axis_tready] [get_bd_ports s_axis_tready]
  connect_bd_net -net m_axis_tready_0_1 [get_bd_ports m_axis_tready] [get_bd_pins axis_data_fifo_0/m_axis_tready]
  connect_bd_net -net s_axis_aclk_0_1 [get_bd_ports s_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
  connect_bd_net -net s_axis_aresetn_0_1 [get_bd_ports s_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
  connect_bd_net -net s_axis_tdata_0_1 [get_bd_ports s_axis_tdata] [get_bd_pins axis_data_fifo_0/s_axis_tdata]
  connect_bd_net -net s_axis_tkeep_0_1 [get_bd_ports s_axis_tkeep] [get_bd_pins axis_data_fifo_0/s_axis_tkeep]
  connect_bd_net -net s_axis_tlast_0_1 [get_bd_ports s_axis_tlast] [get_bd_pins axis_data_fifo_0/s_axis_tlast]
  connect_bd_net -net s_axis_tuser_0_1 [get_bd_ports s_axis_tuser] [get_bd_pins axis_data_fifo_0/s_axis_tuser]
  connect_bd_net -net s_axis_tvalid_0_1 [get_bd_ports s_axis_tvalid] [get_bd_pins axis_data_fifo_0/s_axis_tvalid]

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_axispacketbufferfifo400g()

cr_bd_axispacketbufferfifo400g ""
set_property REGISTERED_WITH_MANAGER "1" [get_files axispacketbufferfifo400g.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files axispacketbufferfifo400g.bd ] 

if { [get_files [list addr_shift.v]] == "" } {
  import_files -quiet -fileset sources_1 /home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/addr_shift.v
}
if { [get_files [list addr_shift.v]] == "" } {
  import_files -quiet -fileset sources_1 /home/wei/Projects/400G/vivado_proj_2023.2/400G_sim/fourhundred_gbe/addr_shift.v
}


# Proc to create BD dcmac_0_exdes_support
proc cr_bd_dcmac_0_exdes_support { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# addr_shift, addr_shift



  # CHANGE DESIGN NAME HERE
  set design_name dcmac_0_exdes_support

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:dcmac:2.3\
  xilinx.com:ip:util_ds_buf:2.2\
  xilinx.com:ip:gt_quad_base:1.1\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:bufg_gt:1.0\
  xilinx.com:ip:axi_apb_bridge:3.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  addr_shift\
  addr_shift\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: dcmac_0_gt_wrapper
proc create_hier_cell_dcmac_0_gt_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dcmac_0_gt_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D_0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D_1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX0_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX1_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX2_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX3_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX0_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX1_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX2_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX3_GT_IP_Interface

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 GT_Serial

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX0_GT_IP_Interface1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX1_GT_IP_Interface1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX2_GT_IP_Interface1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX3_GT_IP_Interface1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX0_GT_IP_Interface1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX1_GT_IP_Interface1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX2_GT_IP_Interface1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX3_GT_IP_Interface1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 GT_Serial_1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 AXI4_LITE_0


  # Create pins
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk_0
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk2_0
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR1
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF1
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk_0
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk2_0
  create_bd_pin -dir I -type rst hsclk1_lcpllreset
  create_bd_pin -dir O hsclk0_lcplllock
  create_bd_pin -dir O gtpowergood_0
  create_bd_pin -dir I -type rst ch0_iloreset
  create_bd_pin -dir I -type rst ch1_iloreset
  create_bd_pin -dir I -type rst ch2_iloreset
  create_bd_pin -dir I -type rst ch3_iloreset
  create_bd_pin -dir O ch0_iloresetdone
  create_bd_pin -dir O ch1_iloresetdone
  create_bd_pin -dir O ch2_iloresetdone
  create_bd_pin -dir O ch3_iloresetdone
  create_bd_pin -dir I -from 5 -to 0 gt_txpostcursor
  create_bd_pin -dir I -from 5 -to 0 gt_txprecursor
  create_bd_pin -dir I -from 6 -to 0 gt_txmaincursor
  create_bd_pin -dir I -from 7 -to 0 ch0_txrate_0
  create_bd_pin -dir I -from 7 -to 0 ch1_txrate_0
  create_bd_pin -dir I -from 7 -to 0 ch2_txrate_0
  create_bd_pin -dir I -from 7 -to 0 ch3_txrate_0
  create_bd_pin -dir I gt_rxcdrhold
  create_bd_pin -dir I -from 7 -to 0 ch0_rxrate_0
  create_bd_pin -dir I -from 7 -to 0 ch1_rxrate_0
  create_bd_pin -dir I -from 7 -to 0 ch2_rxrate_0
  create_bd_pin -dir I -from 7 -to 0 ch3_rxrate_0
  create_bd_pin -dir I -from 2 -to 0 ch0_loopback_0
  create_bd_pin -dir I -from 2 -to 0 ch1_loopback_0
  create_bd_pin -dir I -from 2 -to 0 ch2_loopback_0
  create_bd_pin -dir I -from 2 -to 0 ch3_loopback_0
  create_bd_pin -dir O -from 31 -to 0 gpo
  create_bd_pin -dir I -type clk apb3clk_quad
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir O -type gt_usrclk IBUFDS_ODIV2
  create_bd_pin -dir I -type rst hsclk0_rpllreset
  create_bd_pin -dir O hsclk0_lcplllock1
  create_bd_pin -dir O gtpowergood_1
  create_bd_pin -dir I -type rst ch0_iloreset1
  create_bd_pin -dir I -type rst ch1_iloreset1
  create_bd_pin -dir I -type rst ch2_iloreset1
  create_bd_pin -dir I -type rst ch3_iloreset1
  create_bd_pin -dir O ch0_iloresetdone1
  create_bd_pin -dir O ch1_iloresetdone1
  create_bd_pin -dir O ch2_iloresetdone1
  create_bd_pin -dir O ch3_iloresetdone1
  create_bd_pin -dir I -from 7 -to 0 ch0_txrate_1
  create_bd_pin -dir I -from 7 -to 0 ch1_txrate_1
  create_bd_pin -dir I -from 7 -to 0 ch2_txrate_1
  create_bd_pin -dir I -from 7 -to 0 ch3_txrate_1
  create_bd_pin -dir I -from 7 -to 0 ch0_rxrate_1
  create_bd_pin -dir I -from 7 -to 0 ch1_rxrate_1
  create_bd_pin -dir I -from 7 -to 0 ch2_rxrate_1
  create_bd_pin -dir I -from 7 -to 0 ch3_rxrate_1
  create_bd_pin -dir I -from 2 -to 0 ch0_loopback_1
  create_bd_pin -dir I -from 2 -to 0 ch1_loopback_1
  create_bd_pin -dir I -from 2 -to 0 ch2_loopback_1
  create_bd_pin -dir I -from 2 -to 0 ch3_loopback_1
  create_bd_pin -dir I -type clk s_axi_aclk_0
  create_bd_pin -dir I -type rst s_axi_aresetn_0
  create_bd_pin -dir I -from 6 -to 0 gt1_ch01_txmaincursor
  create_bd_pin -dir I -from 5 -to 0 gt1_ch01_txpostcursor
  create_bd_pin -dir I -from 5 -to 0 gt1_ch01_txprecursor
  create_bd_pin -dir I -from 5 -to 0 gt1_ch01_txprecursor2
  create_bd_pin -dir I -from 5 -to 0 gt1_ch01_txprecursor3
  create_bd_pin -dir I -from 6 -to 0 gt1_ch23_txmaincursor
  create_bd_pin -dir I -from 5 -to 0 gt1_ch23_txpostcursor
  create_bd_pin -dir I -from 5 -to 0 gt1_ch23_txprecursor
  create_bd_pin -dir I -from 5 -to 0 gt1_ch23_txprecursor2
  create_bd_pin -dir I -from 5 -to 0 gt1_ch23_txprecursor3
  create_bd_pin -dir I -from 6 -to 0 gt0_ch01_txmaincursor
  create_bd_pin -dir I -from 5 -to 0 gt0_ch01_txpostcursor
  create_bd_pin -dir I -from 5 -to 0 gt0_ch01_txprecursor
  create_bd_pin -dir I -from 5 -to 0 gt0_ch01_txprecursor2
  create_bd_pin -dir I -from 5 -to 0 gt0_ch01_txprecursor3
  create_bd_pin -dir I -from 6 -to 0 gt0_ch23_txmaincursor
  create_bd_pin -dir I -from 5 -to 0 gt0_ch23_txpostcursor
  create_bd_pin -dir I -from 5 -to 0 gt0_ch23_txprecursor
  create_bd_pin -dir I -from 5 -to 0 gt0_ch23_txprecursor2
  create_bd_pin -dir I -from 5 -to 0 gt0_ch23_txprecursor3

  # Create instance: util_ds_buf_0, and set properties
  set util_ds_buf_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0 ]
  set_property CONFIG.C_BUF_TYPE {IBUFDS_GTME5} $util_ds_buf_0


  # Create instance: util_ds_buf_1, and set properties
  set util_ds_buf_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1 ]
  set_property CONFIG.C_BUF_TYPE {IBUFDS_GTME5} $util_ds_buf_1


  # Create instance: gt_quad_base, and set properties
  set gt_quad_base [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_base ]
  set_property -dict [list \
    CONFIG.APB3_CLK_FREQUENCY {200.0} \
    CONFIG.CHANNEL_ORDERING {/dcmac_0_gt_wrapper/gt_quad_base/TX0_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_0.0 /dcmac_0_gt_wrapper/gt_quad_base/TX1_GT_IP_Interface\
dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_1.1 /dcmac_0_gt_wrapper/gt_quad_base/TX2_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_2.2\
/dcmac_0_gt_wrapper/gt_quad_base/TX3_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_3.3 /dcmac_0_gt_wrapper/gt_quad_base/RX0_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_0.0\
/dcmac_0_gt_wrapper/gt_quad_base/RX1_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_1.1 /dcmac_0_gt_wrapper/gt_quad_base/RX2_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_2.2\
/dcmac_0_gt_wrapper/gt_quad_base/RX3_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_3.3} \
    CONFIG.GT_TYPE {GTM} \
    CONFIG.PORTS_INFO_DICT {LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }} \
    CONFIG.PROT0_ENABLE {true} \
    CONFIG.PROT0_GT_DIRECTION {DUPLEX} \
    CONFIG.PROT0_LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 2 TX_GRAY_BYP false TX_GRAY_LITTLEENDIAN false TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 106.25 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH\
320 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 664.062\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTM-PAM4_Ethernet_106G\
RX_PAM_SEL PAM4 RX_HD_EN 2 RX_GRAY_BYP false RX_GRAY_LITTLEENDIAN false RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET PAM4_Ethernet_106G RX_LINE_RATE 106.25 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY\
156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 320 RX_INT_DATA_WIDTH 128\
RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 664.062 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE\
AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD\
1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000\
RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000\
RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1\
false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0\
0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2\
false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT\
0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0\
false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3\
false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000\
RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3\
false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN\
DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM} \
    CONFIG.PROT0_LR10_SETTINGS {NA NA} \
    CONFIG.PROT0_LR11_SETTINGS {NA NA} \
    CONFIG.PROT0_LR12_SETTINGS {NA NA} \
    CONFIG.PROT0_LR13_SETTINGS {NA NA} \
    CONFIG.PROT0_LR14_SETTINGS {NA NA} \
    CONFIG.PROT0_LR15_SETTINGS {NA NA} \
    CONFIG.PROT0_LR1_SETTINGS {NA NA} \
    CONFIG.PROT0_LR2_SETTINGS {NA NA} \
    CONFIG.PROT0_LR3_SETTINGS {NA NA} \
    CONFIG.PROT0_LR4_SETTINGS {NA NA} \
    CONFIG.PROT0_LR5_SETTINGS {NA NA} \
    CONFIG.PROT0_LR6_SETTINGS {NA NA} \
    CONFIG.PROT0_LR7_SETTINGS {NA NA} \
    CONFIG.PROT0_LR8_SETTINGS {NA NA} \
    CONFIG.PROT0_LR9_SETTINGS {NA NA} \
    CONFIG.PROT0_NO_OF_LANES {4} \
    CONFIG.PROT0_RX_MASTERCLK_SRC {RX0} \
    CONFIG.PROT0_TX_MASTERCLK_SRC {TX0} \
    CONFIG.QUAD_USAGE {TX_QUAD_CH {TXQuad_0_/dcmac_0_gt_wrapper/gt_quad_base {/dcmac_0_gt_wrapper/gt_quad_base dcmac_0_exdes_support_dcmac_0_core_0.IP_CH0,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH1,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH2,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH3\
MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1} TXQuad_1_/dcmac_0_gt_wrapper/gt_quad_base_1 {/dcmac_0_gt_wrapper/gt_quad_base_1 dcmac_0_exdes_support_dcmac_0_core_0.IP_CH5,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH4,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH6,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH7\
MSTRCLK 0,1,0,0 IS_CURRENT_QUAD 0}} RX_QUAD_CH {RXQuad_0_/dcmac_0_gt_wrapper/gt_quad_base {/dcmac_0_gt_wrapper/gt_quad_base dcmac_0_exdes_support_dcmac_0_core_0.IP_CH0,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH1,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH2,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH3\
MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1} RXQuad_1_/dcmac_0_gt_wrapper/gt_quad_base_1 {/dcmac_0_gt_wrapper/gt_quad_base_1 dcmac_0_exdes_support_dcmac_0_core_0.IP_CH5,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH4,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH6,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH7\
MSTRCLK 0,1,0,0 IS_CURRENT_QUAD 0}}} \
    CONFIG.REFCLK_LIST {{/CLK_IN_D_0_clk_p[0]}} \
    CONFIG.REFCLK_STRING {HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1} \
    CONFIG.RX0_LANE_SEL {PROT0} \
    CONFIG.RX1_LANE_SEL {PROT0} \
    CONFIG.RX2_LANE_SEL {PROT0} \
    CONFIG.RX3_LANE_SEL {PROT0} \
    CONFIG.TX0_LANE_SEL {PROT0} \
    CONFIG.TX1_LANE_SEL {PROT0} \
    CONFIG.TX2_LANE_SEL {PROT0} \
    CONFIG.TX3_LANE_SEL {PROT0} \
  ] $gt_quad_base

  set_property -dict [list \
    CONFIG.APB3_CLK_FREQUENCY.VALUE_MODE {auto} \
    CONFIG.CHANNEL_ORDERING.VALUE_MODE {auto} \
    CONFIG.GT_TYPE.VALUE_MODE {auto} \
    CONFIG.PROT0_ENABLE.VALUE_MODE {auto} \
    CONFIG.PROT0_GT_DIRECTION.VALUE_MODE {auto} \
    CONFIG.PROT0_LR0_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR10_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR11_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR12_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR13_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR14_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR15_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR1_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR2_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR3_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR4_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR5_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR6_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR7_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR8_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR9_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_NO_OF_LANES.VALUE_MODE {auto} \
    CONFIG.PROT0_RX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT0_TX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.QUAD_USAGE.VALUE_MODE {auto} \
    CONFIG.RX0_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX1_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX2_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX3_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX0_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX1_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX2_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX3_LANE_SEL.VALUE_MODE {auto} \
  ] $gt_quad_base


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {1} \
    CONFIG.CONST_WIDTH {1} \
  ] $xlconstant_0


  # Create instance: bufg_gt_odiv2, and set properties
  set bufg_gt_odiv2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:bufg_gt:1.0 bufg_gt_odiv2 ]

  # Create instance: util_ds_buf_mbufg_rx_0, and set properties
  set util_ds_buf_mbufg_rx_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_mbufg_rx_0 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $util_ds_buf_mbufg_rx_0


  # Create instance: util_ds_buf_mbufg_tx_0, and set properties
  set util_ds_buf_mbufg_tx_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_mbufg_tx_0 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $util_ds_buf_mbufg_tx_0


  # Create instance: gt_quad_base_1, and set properties
  set gt_quad_base_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_base_1 ]
  set_property -dict [list \
    CONFIG.APB3_CLK_FREQUENCY {200.0} \
    CONFIG.CHANNEL_ORDERING {/dcmac_0_gt_wrapper/gt_quad_base_1/TX0_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_5.5 /dcmac_0_gt_wrapper/gt_quad_base_1/TX1_GT_IP_Interface\
dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_4.4 /dcmac_0_gt_wrapper/gt_quad_base_1/TX2_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_6.6\
/dcmac_0_gt_wrapper/gt_quad_base_1/TX3_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_tx_serdes_interface_7.7 /dcmac_0_gt_wrapper/gt_quad_base_1/RX0_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_5.5\
/dcmac_0_gt_wrapper/gt_quad_base_1/RX1_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_4.4 /dcmac_0_gt_wrapper/gt_quad_base_1/RX2_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_6.6\
/dcmac_0_gt_wrapper/gt_quad_base_1/RX3_GT_IP_Interface dcmac_0_exdes_support_dcmac_0_core_0./dcmac_0_core/gtm_rx_serdes_interface_7.7} \
    CONFIG.GT_TYPE {GTM} \
    CONFIG.PORTS_INFO_DICT {LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }} \
    CONFIG.PROT0_ENABLE {true} \
    CONFIG.PROT0_GT_DIRECTION {DUPLEX} \
    CONFIG.PROT0_LR0_SETTINGS {PRESET GTM-PAM4_Ethernet_106G RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 3 RX_HD_EN 3 RX_GRAY_BYP false TX_GRAY_BYP false RX_GRAY_LITTLEENDIAN false TX_GRAY_LITTLEENDIAN false\
RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET PAM4_Ethernet_106G GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 106.25 TX_PLL_TYPE LCPLL\
TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 320 TX_INT_DATA_WIDTH\
128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 664.062 TX_DIFF_SWING_EMPH_MODE\
CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 106.25 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000\
RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 320 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE\
true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 664.062 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE\
800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE\
false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ\
0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false\
RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0\
false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000\
RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE\
RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0\
false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 } \
    CONFIG.PROT0_LR10_SETTINGS {NA NA} \
    CONFIG.PROT0_LR11_SETTINGS {NA NA} \
    CONFIG.PROT0_LR12_SETTINGS {NA NA} \
    CONFIG.PROT0_LR13_SETTINGS {NA NA} \
    CONFIG.PROT0_LR14_SETTINGS {NA NA} \
    CONFIG.PROT0_LR15_SETTINGS {NA NA} \
    CONFIG.PROT0_LR1_SETTINGS {NA NA} \
    CONFIG.PROT0_LR2_SETTINGS {NA NA} \
    CONFIG.PROT0_LR3_SETTINGS {NA NA} \
    CONFIG.PROT0_LR4_SETTINGS {NA NA} \
    CONFIG.PROT0_LR5_SETTINGS {NA NA} \
    CONFIG.PROT0_LR6_SETTINGS {NA NA} \
    CONFIG.PROT0_LR7_SETTINGS {NA NA} \
    CONFIG.PROT0_LR8_SETTINGS {NA NA} \
    CONFIG.PROT0_LR9_SETTINGS {NA NA} \
    CONFIG.PROT0_NO_OF_LANES {4} \
    CONFIG.PROT0_RX_MASTERCLK_SRC {RX1} \
    CONFIG.PROT0_TX_MASTERCLK_SRC {TX1} \
    CONFIG.QUAD_USAGE {TX_QUAD_CH {TXQuad_-1_/dcmac_0_gt_wrapper/gt_quad_base {/dcmac_0_gt_wrapper/gt_quad_base dcmac_0_exdes_support_dcmac_0_core_0.IP_CH0,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH1,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH2,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH3\
MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 0} TXQuad_0_/dcmac_0_gt_wrapper/gt_quad_base_1 {/dcmac_0_gt_wrapper/gt_quad_base_1 dcmac_0_exdes_support_dcmac_0_core_0.IP_CH5,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH4,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH6,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH7\
MSTRCLK 0,1,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_-1_/dcmac_0_gt_wrapper/gt_quad_base {/dcmac_0_gt_wrapper/gt_quad_base dcmac_0_exdes_support_dcmac_0_core_0.IP_CH0,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH1,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH2,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH3\
MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 0} RXQuad_0_/dcmac_0_gt_wrapper/gt_quad_base_1 {/dcmac_0_gt_wrapper/gt_quad_base_1 dcmac_0_exdes_support_dcmac_0_core_0.IP_CH5,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH4,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH6,dcmac_0_exdes_support_dcmac_0_core_0.IP_CH7\
MSTRCLK 0,1,0,0 IS_CURRENT_QUAD 1}}} \
    CONFIG.REFCLK_LIST {{/CLK_IN_D_1_clk_p[0]}} \
    CONFIG.REFCLK_STRING {HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1} \
    CONFIG.RX0_LANE_SEL {PROT0} \
    CONFIG.RX1_LANE_SEL {PROT0} \
    CONFIG.RX2_LANE_SEL {PROT0} \
    CONFIG.RX3_LANE_SEL {PROT0} \
    CONFIG.TX0_LANE_SEL {PROT0} \
    CONFIG.TX1_LANE_SEL {PROT0} \
    CONFIG.TX2_LANE_SEL {PROT0} \
    CONFIG.TX3_LANE_SEL {PROT0} \
  ] $gt_quad_base_1

  set_property -dict [list \
    CONFIG.APB3_CLK_FREQUENCY.VALUE_MODE {auto} \
    CONFIG.CHANNEL_ORDERING.VALUE_MODE {auto} \
    CONFIG.GT_TYPE.VALUE_MODE {auto} \
    CONFIG.PROT0_ENABLE.VALUE_MODE {auto} \
    CONFIG.PROT0_GT_DIRECTION.VALUE_MODE {auto} \
    CONFIG.PROT0_LR10_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR11_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR12_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR13_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR14_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR15_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR1_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR2_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR3_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR4_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR5_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR6_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR7_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR8_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR9_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_NO_OF_LANES.VALUE_MODE {auto} \
    CONFIG.PROT0_RX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT0_TX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.QUAD_USAGE.VALUE_MODE {auto} \
    CONFIG.RX0_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX1_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX2_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX3_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX0_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX1_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX2_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX3_LANE_SEL.VALUE_MODE {auto} \
  ] $gt_quad_base_1


  # Create instance: axi_apb_bridge_0, and set properties
  set axi_apb_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 axi_apb_bridge_0 ]
  set_property CONFIG.C_APB_NUM_SLAVES {2} $axi_apb_bridge_0


  # Create instance: addr_shift_0, and set properties
  set block_name addr_shift
  set block_cell_name addr_shift_0
  if { [catch {set addr_shift_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $addr_shift_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: addr_shift_1, and set properties
  set block_name addr_shift
  set block_cell_name addr_shift_1
  if { [catch {set addr_shift_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $addr_shift_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net CLK_IN_D_0_1 [get_bd_intf_pins CLK_IN_D_0] [get_bd_intf_pins util_ds_buf_0/CLK_IN_D1]
  connect_bd_intf_net -intf_net CLK_IN_D_1_1 [get_bd_intf_pins CLK_IN_D_1] [get_bd_intf_pins util_ds_buf_1/CLK_IN_D1]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins axi_apb_bridge_0/AXI4_LITE] [get_bd_intf_pins AXI4_LITE_0]
  connect_bd_intf_net -intf_net RX0_GT_IP_Interface1_1 [get_bd_intf_pins RX0_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/RX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net RX1_GT_IP_Interface1_1 [get_bd_intf_pins RX1_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/RX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net TX0_GT_IP_Interface1_1 [get_bd_intf_pins TX0_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/TX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net TX1_GT_IP_Interface1_1 [get_bd_intf_pins TX1_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/TX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M [get_bd_intf_pins axi_apb_bridge_0/APB_M] [get_bd_intf_pins gt_quad_base_1/APB3_INTF]
  connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M2 [get_bd_intf_pins axi_apb_bridge_0/APB_M2] [get_bd_intf_pins gt_quad_base/APB3_INTF]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_0 [get_bd_intf_pins RX0_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_1 [get_bd_intf_pins RX1_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_2 [get_bd_intf_pins RX2_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_3 [get_bd_intf_pins RX3_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_6 [get_bd_intf_pins RX2_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/RX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_7 [get_bd_intf_pins RX3_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/RX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_0 [get_bd_intf_pins TX0_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_1 [get_bd_intf_pins TX1_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_2 [get_bd_intf_pins TX2_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_3 [get_bd_intf_pins TX3_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_6 [get_bd_intf_pins TX2_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/TX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_7 [get_bd_intf_pins TX3_GT_IP_Interface1] [get_bd_intf_pins gt_quad_base_1/TX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net gt_quad_base_1_GT_NORTHIN_SOUTHOUT [get_bd_intf_pins gt_quad_base/GT_NORTHOUT_SOUTHIN] [get_bd_intf_pins gt_quad_base_1/GT_NORTHIN_SOUTHOUT]
  connect_bd_intf_net -intf_net gt_quad_base_1_GT_Serial [get_bd_intf_pins GT_Serial_1] [get_bd_intf_pins gt_quad_base_1/GT_Serial]
  connect_bd_intf_net -intf_net gt_quad_base_GT_Serial [get_bd_intf_pins GT_Serial] [get_bd_intf_pins gt_quad_base/GT_Serial]

  # Create port connections
  connect_bd_net -net addr_shift_0_addr_out [get_bd_pins addr_shift_0/addr_out] [get_bd_pins gt_quad_base_1/apb3paddr]
  connect_bd_net -net addr_shift_1_addr_out [get_bd_pins addr_shift_1/addr_out] [get_bd_pins gt_quad_base/apb3paddr]
  connect_bd_net -net apb3clk_quad_1 [get_bd_pins apb3clk_quad] [get_bd_pins gt_quad_base_1/apb3clk] [get_bd_pins gt_quad_base/apb3clk]
  connect_bd_net -net axi_apb_bridge_0_m_apb_paddr [get_bd_pins axi_apb_bridge_0/m_apb_paddr] [get_bd_pins addr_shift_0/addr_in] [get_bd_pins addr_shift_1/addr_in]
  connect_bd_net -net bufg_gt_odiv2_usrclk [get_bd_pins bufg_gt_odiv2/usrclk] [get_bd_pins IBUFDS_ODIV2]
  connect_bd_net -net ch0_loopback_0_1 [get_bd_pins ch0_loopback_0] [get_bd_pins gt_quad_base/ch0_loopback]
  connect_bd_net -net ch0_loopback_1_1 [get_bd_pins ch0_loopback_1] [get_bd_pins gt_quad_base_1/ch0_loopback]
  connect_bd_net -net ch0_rxrate_0_1 [get_bd_pins ch0_rxrate_0] [get_bd_pins gt_quad_base/ch0_rxrate]
  connect_bd_net -net ch0_rxrate_1_1 [get_bd_pins ch0_rxrate_1] [get_bd_pins gt_quad_base_1/ch0_rxrate]
  connect_bd_net -net ch0_txmaincursor_0_1 [get_bd_pins gt1_ch01_txmaincursor] [get_bd_pins gt_quad_base_1/ch0_txmaincursor] [get_bd_pins gt_quad_base_1/ch1_txmaincursor]
  connect_bd_net -net ch0_txmaincursor_1_1 [get_bd_pins gt0_ch01_txmaincursor] [get_bd_pins gt_quad_base/ch0_txmaincursor] [get_bd_pins gt_quad_base/ch1_txmaincursor]
  connect_bd_net -net ch0_txpostcursor_0_1 [get_bd_pins gt1_ch01_txpostcursor] [get_bd_pins gt_quad_base_1/ch0_txpostcursor] [get_bd_pins gt_quad_base_1/ch1_txpostcursor]
  connect_bd_net -net ch0_txpostcursor_1_1 [get_bd_pins gt0_ch01_txpostcursor] [get_bd_pins gt_quad_base/ch0_txpostcursor] [get_bd_pins gt_quad_base/ch1_txpostcursor]
  connect_bd_net -net ch0_txprecursor2_0_1 [get_bd_pins gt1_ch01_txprecursor2] [get_bd_pins gt_quad_base_1/ch0_txprecursor2] [get_bd_pins gt_quad_base_1/ch1_txprecursor2]
  connect_bd_net -net ch0_txprecursor2_1_1 [get_bd_pins gt0_ch01_txprecursor2] [get_bd_pins gt_quad_base/ch0_txprecursor2] [get_bd_pins gt_quad_base/ch1_txprecursor2]
  connect_bd_net -net ch0_txprecursor3_0_1 [get_bd_pins gt1_ch01_txprecursor3] [get_bd_pins gt_quad_base_1/ch0_txprecursor3] [get_bd_pins gt_quad_base_1/ch1_txprecursor3]
  connect_bd_net -net ch0_txprecursor3_1_1 [get_bd_pins gt0_ch01_txprecursor3] [get_bd_pins gt_quad_base/ch0_txprecursor3] [get_bd_pins gt_quad_base/ch1_txprecursor3]
  connect_bd_net -net ch0_txprecursor_0_1 [get_bd_pins gt1_ch01_txprecursor] [get_bd_pins gt_quad_base_1/ch0_txprecursor] [get_bd_pins gt_quad_base_1/ch1_txprecursor]
  connect_bd_net -net ch0_txprecursor_1_1 [get_bd_pins gt0_ch01_txprecursor] [get_bd_pins gt_quad_base/ch0_txprecursor] [get_bd_pins gt_quad_base/ch1_txprecursor]
  connect_bd_net -net ch0_txrate_0_1 [get_bd_pins ch0_txrate_0] [get_bd_pins gt_quad_base/ch0_txrate]
  connect_bd_net -net ch0_txrate_1_1 [get_bd_pins ch0_txrate_1] [get_bd_pins gt_quad_base_1/ch0_txrate]
  connect_bd_net -net ch1_loopback_0_1 [get_bd_pins ch1_loopback_0] [get_bd_pins gt_quad_base/ch1_loopback]
  connect_bd_net -net ch1_loopback_1_1 [get_bd_pins ch1_loopback_1] [get_bd_pins gt_quad_base_1/ch1_loopback]
  connect_bd_net -net ch1_rxrate_0_1 [get_bd_pins ch1_rxrate_0] [get_bd_pins gt_quad_base/ch1_rxrate]
  connect_bd_net -net ch1_rxrate_1_1 [get_bd_pins ch1_rxrate_1] [get_bd_pins gt_quad_base_1/ch1_rxrate]
  connect_bd_net -net ch1_txrate_0_1 [get_bd_pins ch1_txrate_0] [get_bd_pins gt_quad_base/ch1_txrate]
  connect_bd_net -net ch1_txrate_1_1 [get_bd_pins ch1_txrate_1] [get_bd_pins gt_quad_base_1/ch1_txrate]
  connect_bd_net -net ch2_loopback_0_1 [get_bd_pins ch2_loopback_0] [get_bd_pins gt_quad_base/ch2_loopback]
  connect_bd_net -net ch2_loopback_1_1 [get_bd_pins ch2_loopback_1] [get_bd_pins gt_quad_base_1/ch2_loopback]
  connect_bd_net -net ch2_rxrate_0_1 [get_bd_pins ch2_rxrate_0] [get_bd_pins gt_quad_base/ch2_rxrate]
  connect_bd_net -net ch2_rxrate_1_1 [get_bd_pins ch2_rxrate_1] [get_bd_pins gt_quad_base_1/ch2_rxrate]
  connect_bd_net -net ch2_txmaincursor_0_1 [get_bd_pins gt1_ch23_txmaincursor] [get_bd_pins gt_quad_base_1/ch2_txmaincursor] [get_bd_pins gt_quad_base_1/ch3_txmaincursor]
  connect_bd_net -net ch2_txmaincursor_1_1 [get_bd_pins gt0_ch23_txmaincursor] [get_bd_pins gt_quad_base/ch2_txmaincursor] [get_bd_pins gt_quad_base/ch3_txmaincursor]
  connect_bd_net -net ch2_txpostcursor_0_1 [get_bd_pins gt1_ch23_txpostcursor] [get_bd_pins gt_quad_base_1/ch2_txpostcursor] [get_bd_pins gt_quad_base_1/ch3_txpostcursor]
  connect_bd_net -net ch2_txpostcursor_1_1 [get_bd_pins gt0_ch23_txpostcursor] [get_bd_pins gt_quad_base/ch2_txpostcursor] [get_bd_pins gt_quad_base/ch3_txpostcursor]
  connect_bd_net -net ch2_txprecursor2_0_1 [get_bd_pins gt1_ch23_txprecursor2] [get_bd_pins gt_quad_base_1/ch2_txprecursor2] [get_bd_pins gt_quad_base_1/ch3_txprecursor2]
  connect_bd_net -net ch2_txprecursor2_1_1 [get_bd_pins gt0_ch23_txprecursor2] [get_bd_pins gt_quad_base/ch2_txprecursor2] [get_bd_pins gt_quad_base/ch3_txprecursor2]
  connect_bd_net -net ch2_txprecursor3_0_1 [get_bd_pins gt1_ch23_txprecursor3] [get_bd_pins gt_quad_base_1/ch2_txprecursor3] [get_bd_pins gt_quad_base_1/ch3_txprecursor3]
  connect_bd_net -net ch2_txprecursor3_1_1 [get_bd_pins gt0_ch23_txprecursor3] [get_bd_pins gt_quad_base/ch2_txprecursor3] [get_bd_pins gt_quad_base/ch3_txprecursor3]
  connect_bd_net -net ch2_txprecursor_0_1 [get_bd_pins gt1_ch23_txprecursor] [get_bd_pins gt_quad_base_1/ch2_txprecursor] [get_bd_pins gt_quad_base_1/ch3_txprecursor]
  connect_bd_net -net ch2_txprecursor_1_1 [get_bd_pins gt0_ch23_txprecursor] [get_bd_pins gt_quad_base/ch2_txprecursor] [get_bd_pins gt_quad_base/ch3_txprecursor]
  connect_bd_net -net ch2_txrate_0_1 [get_bd_pins ch2_txrate_0] [get_bd_pins gt_quad_base/ch2_txrate]
  connect_bd_net -net ch2_txrate_1_1 [get_bd_pins ch2_txrate_1] [get_bd_pins gt_quad_base_1/ch2_txrate]
  connect_bd_net -net ch3_loopback_0_1 [get_bd_pins ch3_loopback_0] [get_bd_pins gt_quad_base/ch3_loopback]
  connect_bd_net -net ch3_loopback_1_1 [get_bd_pins ch3_loopback_1] [get_bd_pins gt_quad_base_1/ch3_loopback]
  connect_bd_net -net ch3_rxrate_0_1 [get_bd_pins ch3_rxrate_0] [get_bd_pins gt_quad_base/ch3_rxrate]
  connect_bd_net -net ch3_rxrate_1_1 [get_bd_pins ch3_rxrate_1] [get_bd_pins gt_quad_base_1/ch3_rxrate]
  connect_bd_net -net ch3_txrate_0_1 [get_bd_pins ch3_txrate_0] [get_bd_pins gt_quad_base/ch3_txrate]
  connect_bd_net -net ch3_txrate_1_1 [get_bd_pins ch3_txrate_1] [get_bd_pins gt_quad_base_1/ch3_txrate]
  connect_bd_net -net dcmac_0_core_iloreset_out_0 [get_bd_pins ch0_iloreset] [get_bd_pins gt_quad_base/ch0_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_1 [get_bd_pins ch1_iloreset] [get_bd_pins gt_quad_base/ch1_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_2 [get_bd_pins ch2_iloreset] [get_bd_pins gt_quad_base/ch2_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_3 [get_bd_pins ch3_iloreset] [get_bd_pins gt_quad_base/ch3_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_4 [get_bd_pins ch0_iloreset1] [get_bd_pins gt_quad_base_1/ch0_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_5 [get_bd_pins ch1_iloreset1] [get_bd_pins gt_quad_base_1/ch1_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_6 [get_bd_pins ch2_iloreset1] [get_bd_pins gt_quad_base_1/ch2_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_7 [get_bd_pins ch3_iloreset1] [get_bd_pins gt_quad_base_1/ch3_iloreset]
  connect_bd_net -net dcmac_0_core_pllreset_out_0 [get_bd_pins hsclk1_lcpllreset] [get_bd_pins gt_quad_base/hsclk1_lcpllreset] [get_bd_pins gt_quad_base/hsclk0_rpllreset] [get_bd_pins gt_quad_base/hsclk1_rpllreset] [get_bd_pins gt_quad_base/hsclk0_lcpllreset]
  connect_bd_net -net dcmac_0_core_pllreset_out_1 [get_bd_pins hsclk0_rpllreset] [get_bd_pins gt_quad_base_1/hsclk0_rpllreset] [get_bd_pins gt_quad_base_1/hsclk1_lcpllreset] [get_bd_pins gt_quad_base_1/hsclk1_rpllreset] [get_bd_pins gt_quad_base_1/hsclk0_lcpllreset]
  connect_bd_net -net dcmac_0_core_rx_clr_out_0 [get_bd_pins MBUFG_GT_CLR] [get_bd_pins util_ds_buf_mbufg_rx_0/MBUFG_GT_CLR]
  connect_bd_net -net dcmac_0_core_rx_clrb_leaf_out_0 [get_bd_pins MBUFG_GT_CLRB_LEAF] [get_bd_pins util_ds_buf_mbufg_rx_0/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net dcmac_0_core_tx_clr_out_0 [get_bd_pins MBUFG_GT_CLR1] [get_bd_pins util_ds_buf_mbufg_tx_0/MBUFG_GT_CLR]
  connect_bd_net -net dcmac_0_core_tx_clrb_leaf_out_0 [get_bd_pins MBUFG_GT_CLRB_LEAF1] [get_bd_pins util_ds_buf_mbufg_tx_0/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net gt_quad_base_1_ch0_iloresetdone [get_bd_pins gt_quad_base_1/ch0_iloresetdone] [get_bd_pins ch0_iloresetdone1]
  connect_bd_net -net gt_quad_base_1_ch1_iloresetdone [get_bd_pins gt_quad_base_1/ch1_iloresetdone] [get_bd_pins ch1_iloresetdone1]
  connect_bd_net -net gt_quad_base_1_ch2_iloresetdone [get_bd_pins gt_quad_base_1/ch2_iloresetdone] [get_bd_pins ch2_iloresetdone1]
  connect_bd_net -net gt_quad_base_1_ch3_iloresetdone [get_bd_pins gt_quad_base_1/ch3_iloresetdone] [get_bd_pins ch3_iloresetdone1]
  connect_bd_net -net gt_quad_base_1_gtpowergood [get_bd_pins gt_quad_base_1/gtpowergood] [get_bd_pins gtpowergood_1]
  connect_bd_net -net gt_quad_base_1_hsclk0_lcplllock [get_bd_pins gt_quad_base_1/hsclk0_lcplllock] [get_bd_pins hsclk0_lcplllock1]
  connect_bd_net -net gt_quad_base_ch0_iloresetdone [get_bd_pins gt_quad_base/ch0_iloresetdone] [get_bd_pins ch0_iloresetdone]
  connect_bd_net -net gt_quad_base_ch0_rxoutclk [get_bd_pins gt_quad_base/ch0_rxoutclk] [get_bd_pins util_ds_buf_mbufg_rx_0/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch0_txoutclk [get_bd_pins gt_quad_base/ch0_txoutclk] [get_bd_pins util_ds_buf_mbufg_tx_0/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch1_iloresetdone [get_bd_pins gt_quad_base/ch1_iloresetdone] [get_bd_pins ch1_iloresetdone]
  connect_bd_net -net gt_quad_base_ch2_iloresetdone [get_bd_pins gt_quad_base/ch2_iloresetdone] [get_bd_pins ch2_iloresetdone]
  connect_bd_net -net gt_quad_base_ch3_iloresetdone [get_bd_pins gt_quad_base/ch3_iloresetdone] [get_bd_pins ch3_iloresetdone]
  connect_bd_net -net gt_quad_base_gpo [get_bd_pins gt_quad_base/gpo] [get_bd_pins gpo]
  connect_bd_net -net gt_quad_base_gtpowergood [get_bd_pins gt_quad_base/gtpowergood] [get_bd_pins gtpowergood_0]
  connect_bd_net -net gt_quad_base_hsclk0_lcplllock [get_bd_pins gt_quad_base/hsclk0_lcplllock] [get_bd_pins hsclk0_lcplllock]
  connect_bd_net -net gt_rxcdrhold_1 [get_bd_pins gt_rxcdrhold] [get_bd_pins gt_quad_base/ch1_rxcdrhold] [get_bd_pins gt_quad_base/ch2_rxcdrhold] [get_bd_pins gt_quad_base/ch3_rxcdrhold] [get_bd_pins gt_quad_base_1/ch0_rxcdrhold] [get_bd_pins gt_quad_base_1/ch1_rxcdrhold] [get_bd_pins gt_quad_base_1/ch2_rxcdrhold] [get_bd_pins gt_quad_base_1/ch3_rxcdrhold] [get_bd_pins gt_quad_base/ch0_rxcdrhold]
  connect_bd_net -net s_axi_aclk_0_1 [get_bd_pins s_axi_aclk_0] [get_bd_pins axi_apb_bridge_0/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_0_1 [get_bd_pins s_axi_aresetn_0] [get_bd_pins axi_apb_bridge_0/s_axi_aresetn]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins gt_quad_base_1/apb3presetn] [get_bd_pins gt_quad_base/apb3presetn]
  connect_bd_net -net util_ds_buf_0_IBUFDS_GTME5_O [get_bd_pins util_ds_buf_0/IBUFDS_GTME5_O] [get_bd_pins gt_quad_base/GT_REFCLK0]
  connect_bd_net -net util_ds_buf_0_IBUFDS_GTME5_ODIV2 [get_bd_pins util_ds_buf_0/IBUFDS_GTME5_ODIV2] [get_bd_pins bufg_gt_odiv2/outclk]
  connect_bd_net -net util_ds_buf_1_IBUFDS_GTME5_O [get_bd_pins util_ds_buf_1/IBUFDS_GTME5_O] [get_bd_pins gt_quad_base_1/GT_REFCLK0]
  connect_bd_net -net util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 [get_bd_pins util_ds_buf_mbufg_rx_0/MBUFG_GT_O1] [get_bd_pins ch0_rx_usr_clk_0]
  connect_bd_net -net util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 [get_bd_pins util_ds_buf_mbufg_rx_0/MBUFG_GT_O2] [get_bd_pins ch0_rx_usr_clk2_0] [get_bd_pins gt_quad_base/ch0_rxusrclk] [get_bd_pins gt_quad_base/ch1_rxusrclk] [get_bd_pins gt_quad_base/ch2_rxusrclk] [get_bd_pins gt_quad_base/ch3_rxusrclk] [get_bd_pins gt_quad_base_1/ch0_rxusrclk] [get_bd_pins gt_quad_base_1/ch1_rxusrclk] [get_bd_pins gt_quad_base_1/ch2_rxusrclk] [get_bd_pins gt_quad_base_1/ch3_rxusrclk]
  connect_bd_net -net util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 [get_bd_pins util_ds_buf_mbufg_tx_0/MBUFG_GT_O1] [get_bd_pins ch0_tx_usr_clk_0]
  connect_bd_net -net util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 [get_bd_pins util_ds_buf_mbufg_tx_0/MBUFG_GT_O2] [get_bd_pins ch0_tx_usr_clk2_0] [get_bd_pins gt_quad_base/ch0_txusrclk] [get_bd_pins gt_quad_base/ch1_txusrclk] [get_bd_pins gt_quad_base/ch2_txusrclk] [get_bd_pins gt_quad_base/ch3_txusrclk] [get_bd_pins gt_quad_base_1/ch0_txusrclk] [get_bd_pins gt_quad_base_1/ch1_txusrclk] [get_bd_pins gt_quad_base_1/ch2_txusrclk] [get_bd_pins gt_quad_base_1/ch3_txusrclk]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins util_ds_buf_mbufg_tx_0/MBUFG_GT_CE] [get_bd_pins util_ds_buf_mbufg_rx_0/MBUFG_GT_CE]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /dcmac_0_gt_wrapper] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.11962",
   "Default View_TopLeft":"2402,2320",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x -80 -y 2220 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x -80 -y 1450 -defaultsOSRD
preplace port TX0_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 1860 -defaultsOSRD
preplace port TX1_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 2130 -defaultsOSRD
preplace port TX2_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 2150 -defaultsOSRD
preplace port TX3_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 2310 -defaultsOSRD
preplace port RX0_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 2350 -defaultsOSRD
preplace port RX1_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 2410 -defaultsOSRD
preplace port RX2_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 2470 -defaultsOSRD
preplace port RX3_GT_IP_Interface -pg 1 -lvl 0 -x -80 -y 2530 -defaultsOSRD
preplace port GT_Serial -pg 1 -lvl 5 -x 3420 -y 2180 -defaultsOSRD
preplace port TX0_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 430 -defaultsOSRD
preplace port TX1_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 330 -defaultsOSRD
preplace port TX2_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 530 -defaultsOSRD
preplace port TX3_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 630 -defaultsOSRD
preplace port RX0_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 790 -defaultsOSRD
preplace port RX1_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 730 -defaultsOSRD
preplace port RX2_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 850 -defaultsOSRD
preplace port RX3_GT_IP_Interface1 -pg 1 -lvl 0 -x -80 -y 910 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 5 -x 3420 -y 570 -defaultsOSRD
preplace port AXI4_LITE_0 -pg 1 -lvl 0 -x -80 -y 10 -defaultsOSRD
preplace port port-id_hsclk1_lcpllreset -pg 1 -lvl 0 -x -80 -y 2590 -defaultsOSRD
preplace port port-id_hsclk0_lcplllock -pg 1 -lvl 5 -x 3420 -y 2200 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 5 -x 3420 -y 2280 -defaultsOSRD
preplace port port-id_ch0_iloreset -pg 1 -lvl 0 -x -80 -y 2790 -defaultsOSRD
preplace port port-id_ch1_iloreset -pg 1 -lvl 0 -x -80 -y 2810 -defaultsOSRD
preplace port port-id_ch2_iloreset -pg 1 -lvl 0 -x -80 -y 2830 -defaultsOSRD
preplace port port-id_ch3_iloreset -pg 1 -lvl 0 -x -80 -y 2850 -defaultsOSRD
preplace port port-id_ch0_iloresetdone -pg 1 -lvl 5 -x 3420 -y 2300 -defaultsOSRD
preplace port port-id_ch1_iloresetdone -pg 1 -lvl 5 -x 3420 -y 2320 -defaultsOSRD
preplace port port-id_ch2_iloresetdone -pg 1 -lvl 5 -x 3420 -y 2340 -defaultsOSRD
preplace port port-id_ch3_iloresetdone -pg 1 -lvl 5 -x 3420 -y 2360 -defaultsOSRD
preplace port port-id_gt_rxcdrhold -pg 1 -lvl 0 -x -80 -y 750 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x -80 -y 1530 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x -80 -y 1550 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 5 -x 3420 -y 1480 -defaultsOSRD
preplace port port-id_hsclk0_rpllreset -pg 1 -lvl 0 -x -80 -y 970 -defaultsOSRD
preplace port port-id_hsclk0_lcplllock1 -pg 1 -lvl 5 -x 3420 -y 590 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 5 -x 3420 -y 670 -defaultsOSRD
preplace port port-id_ch0_iloreset1 -pg 1 -lvl 0 -x -80 -y 1170 -defaultsOSRD
preplace port port-id_ch1_iloreset1 -pg 1 -lvl 0 -x -80 -y 1190 -defaultsOSRD
preplace port port-id_ch2_iloreset1 -pg 1 -lvl 0 -x -80 -y 1210 -defaultsOSRD
preplace port port-id_ch3_iloreset1 -pg 1 -lvl 0 -x -80 -y 1230 -defaultsOSRD
preplace port port-id_ch0_iloresetdone1 -pg 1 -lvl 5 -x 3420 -y 690 -defaultsOSRD
preplace port port-id_ch1_iloresetdone1 -pg 1 -lvl 5 -x 3420 -y 710 -defaultsOSRD
preplace port port-id_ch2_iloresetdone1 -pg 1 -lvl 5 -x 3420 -y 730 -defaultsOSRD
preplace port port-id_ch3_iloresetdone1 -pg 1 -lvl 5 -x 3420 -y 750 -defaultsOSRD
preplace port port-id_s_axi_aclk_0 -pg 1 -lvl 0 -x -80 -y 30 -defaultsOSRD
preplace port port-id_s_axi_aresetn_0 -pg 1 -lvl 0 -x -80 -y 50 -defaultsOSRD
preplace portBus MBUFG_GT_CLR -pg 1 -lvl 0 -x -80 -y 1740 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF -pg 1 -lvl 0 -x -80 -y 1800 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 5 -x 3420 -y 1320 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 5 -x 3420 -y 1340 -defaultsOSRD
preplace portBus MBUFG_GT_CLR1 -pg 1 -lvl 0 -x -80 -y 2020 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF1 -pg 1 -lvl 0 -x -80 -y 2080 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 5 -x 3420 -y 1360 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 5 -x 3420 -y 1380 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x -80 -y 370 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x -80 -y 390 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x -80 -y 350 -defaultsOSRD
preplace portBus ch0_txrate_0 -pg 1 -lvl 0 -x -80 -y 1900 -defaultsOSRD
preplace portBus ch1_txrate_0 -pg 1 -lvl 0 -x -80 -y 2170 -defaultsOSRD
preplace portBus ch2_txrate_0 -pg 1 -lvl 0 -x -80 -y 2290 -defaultsOSRD
preplace portBus ch3_txrate_0 -pg 1 -lvl 0 -x -80 -y 2330 -defaultsOSRD
preplace portBus ch0_rxrate_0 -pg 1 -lvl 0 -x -80 -y 2390 -defaultsOSRD
preplace portBus ch1_rxrate_0 -pg 1 -lvl 0 -x -80 -y 2450 -defaultsOSRD
preplace portBus ch2_rxrate_0 -pg 1 -lvl 0 -x -80 -y 2510 -defaultsOSRD
preplace portBus ch3_rxrate_0 -pg 1 -lvl 0 -x -80 -y 2570 -defaultsOSRD
preplace portBus ch0_loopback_0 -pg 1 -lvl 0 -x -80 -y 1580 -defaultsOSRD
preplace portBus ch1_loopback_0 -pg 1 -lvl 0 -x -80 -y 1600 -defaultsOSRD
preplace portBus ch2_loopback_0 -pg 1 -lvl 0 -x -80 -y 1620 -defaultsOSRD
preplace portBus ch3_loopback_0 -pg 1 -lvl 0 -x -80 -y 1640 -defaultsOSRD
preplace portBus gpo -pg 1 -lvl 5 -x 3420 -y 1590 -defaultsOSRD
preplace portBus ch0_txrate_1 -pg 1 -lvl 0 -x -80 -y 410 -defaultsOSRD
preplace portBus ch1_txrate_1 -pg 1 -lvl 0 -x -80 -y 510 -defaultsOSRD
preplace portBus ch2_txrate_1 -pg 1 -lvl 0 -x -80 -y 610 -defaultsOSRD
preplace portBus ch3_txrate_1 -pg 1 -lvl 0 -x -80 -y 710 -defaultsOSRD
preplace portBus ch0_rxrate_1 -pg 1 -lvl 0 -x -80 -y 770 -defaultsOSRD
preplace portBus ch1_rxrate_1 -pg 1 -lvl 0 -x -80 -y 830 -defaultsOSRD
preplace portBus ch2_rxrate_1 -pg 1 -lvl 0 -x -80 -y 890 -defaultsOSRD
preplace portBus ch3_rxrate_1 -pg 1 -lvl 0 -x -80 -y 950 -defaultsOSRD
preplace portBus ch0_loopback_1 -pg 1 -lvl 0 -x -80 -y 190 -defaultsOSRD
preplace portBus ch1_loopback_1 -pg 1 -lvl 0 -x -80 -y 230 -defaultsOSRD
preplace portBus ch2_loopback_1 -pg 1 -lvl 0 -x -80 -y 270 -defaultsOSRD
preplace portBus ch3_loopback_1 -pg 1 -lvl 0 -x -80 -y 310 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 3 -x 2320 -y 2390 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 1350 -y 1460 -defaultsOSRD
preplace inst gt_quad_base -pg 1 -lvl 4 -x 3110 -y 2460 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 1350 -y 1960 -defaultsOSRD
preplace inst bufg_gt_odiv2 -pg 1 -lvl 4 -x 3110 -y 1480 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_0 -pg 1 -lvl 3 -x 2320 -y 1900 -defaultsOSRD
preplace inst util_ds_buf_mbufg_tx_0 -pg 1 -lvl 3 -x 2320 -y 2180 -defaultsOSRD
preplace inst gt_quad_base_1 -pg 1 -lvl 3 -x 2320 -y 850 -defaultsOSRD
preplace inst axi_apb_bridge_0 -pg 1 -lvl 1 -x 360 -y 30 -defaultsOSRD
preplace inst addr_shift_0 -pg 1 -lvl 2 -x 1350 -y 30 -defaultsOSRD
preplace inst addr_shift_1 -pg 1 -lvl 2 -x 1350 -y 240 -defaultsOSRD
preplace netloc addr_shift_0_addr_out 1 2 1 2080 30n
preplace netloc addr_shift_1_addr_out 1 2 2 1550J -20 2900
preplace netloc apb3clk_quad_1 1 0 4 NJ 1530 N 1530 1970 -10 2770
preplace netloc axi_apb_bridge_0_m_apb_paddr 1 1 1 1170 30n
preplace netloc bufg_gt_odiv2_usrclk 1 4 1 NJ 1480
preplace netloc ch0_loopback_0_1 1 0 4 NJ 1580 700 1710 1550J 1740 2880J
preplace netloc ch0_loopback_1_1 1 0 3 NJ 190 690 350 1550J
preplace netloc ch0_rxrate_0_1 1 0 4 NJ 2390 630 2460 1560J 2560 2730J
preplace netloc ch0_rxrate_1_1 1 0 3 NJ 770 580 930 1990J
preplace netloc ch0_txrate_0_1 1 0 4 -50J 1790 N 1790 2130J 1770 2830J
preplace netloc ch0_txrate_1_1 1 0 3 NJ 410 700 570 1530J
preplace netloc ch1_loopback_0_1 1 0 4 -30J 1810 680 2020 NJ 2020 2740J
preplace netloc ch1_loopback_1_1 1 0 3 NJ 230 670 390 1560J
preplace netloc ch1_rxrate_0_1 1 0 4 NJ 2450 530 2480 NJ 2480 2720J
preplace netloc ch1_rxrate_1_1 1 0 3 NJ 830 560 990 2010J
preplace netloc ch1_txrate_0_1 1 0 4 -30J 1850 570 2030 NJ 2030 2820J
preplace netloc ch1_txrate_1_1 1 0 3 NJ 510 680 670 1530J
preplace netloc ch2_loopback_0_1 1 0 4 NJ 1620 610 1720 1530J 1750 2860J
preplace netloc ch2_loopback_1_1 1 0 3 NJ 270 700 320 1530J
preplace netloc ch2_rxrate_0_1 1 0 4 NJ 2510 700 2530 NJ 2530 2710J
preplace netloc ch2_rxrate_1_1 1 0 3 NJ 890 540 1050 2030J
preplace netloc ch2_txrate_0_1 1 0 4 -30J 2230 580 2300 NJ 2300 2760J
preplace netloc ch2_txrate_1_1 1 0 3 NJ 610 630 770 1950J
preplace netloc ch3_loopback_0_1 1 0 4 NJ 1640 510 1730 NJ 1730 2870J
preplace netloc ch3_loopback_1_1 1 0 3 NJ 310 680 330 2090J
preplace netloc ch3_rxrate_0_1 1 0 4 NJ 2570 700 2730 NJ 2730 2900J
preplace netloc ch3_rxrate_1_1 1 0 3 NJ 950 520 1110 2050J
preplace netloc ch3_txrate_0_1 1 0 4 NJ 2330 700 2440 2060J 2500 2800J
preplace netloc ch3_txrate_1_1 1 0 3 NJ 710 610 870 1530J
preplace netloc dcmac_0_core_iloreset_out_0 1 0 4 NJ 2790 700 2950 NJ 2950 2880J
preplace netloc dcmac_0_core_iloreset_out_1 1 0 4 NJ 2810 680 2970 NJ 2970 2890J
preplace netloc dcmac_0_core_iloreset_out_2 1 0 4 NJ 2830 570 2990 NJ 2990 2900J
preplace netloc dcmac_0_core_iloreset_out_3 1 0 4 NJ 2850 510 3010 NJ 3010 2910J
preplace netloc dcmac_0_core_iloreset_out_4 1 0 3 NJ 1170 700 1330 2070J
preplace netloc dcmac_0_core_iloreset_out_5 1 0 3 NJ 1190 680 1350 2110J
preplace netloc dcmac_0_core_iloreset_out_6 1 0 3 NJ 1210 570 1370 2120J
preplace netloc dcmac_0_core_iloreset_out_7 1 0 3 NJ 1230 510 1390 2130J
preplace netloc dcmac_0_core_pllreset_out_0 1 0 4 NJ 2590 510 2740 NJ 2740 2910
preplace netloc dcmac_0_core_pllreset_out_1 1 0 3 NJ 970 510 1120 2130
preplace netloc dcmac_0_core_rx_clr_out_0 1 0 3 NJ 1740 700 1780 1930J
preplace netloc dcmac_0_core_rx_clrb_leaf_out_0 1 0 3 NJ 1800 700 1900 1920J
preplace netloc dcmac_0_core_tx_clr_out_0 1 0 3 -40J 2140 700 2180 NJ
preplace netloc dcmac_0_core_tx_clrb_leaf_out_0 1 0 3 -50J 2150 670 2240 NJ
preplace netloc gt_quad_base_1_ch0_iloresetdone 1 3 2 2560J 690 NJ
preplace netloc gt_quad_base_1_ch1_iloresetdone 1 3 2 2570J 710 NJ
preplace netloc gt_quad_base_1_ch2_iloresetdone 1 3 2 2580J 730 NJ
preplace netloc gt_quad_base_1_ch3_iloresetdone 1 3 2 2590J 750 NJ
preplace netloc gt_quad_base_1_gtpowergood 1 3 2 2550J 670 NJ
preplace netloc gt_quad_base_1_hsclk0_lcplllock 1 3 2 2530J 590 NJ
preplace netloc gt_quad_base_ch0_iloresetdone 1 4 1 3340J 2300n
preplace netloc gt_quad_base_ch0_rxoutclk 1 2 3 2130 3340 NJ 3340 3300
preplace netloc gt_quad_base_ch0_txoutclk 1 2 3 2010 3350 NJ 3350 3310
preplace netloc gt_quad_base_ch1_iloresetdone 1 4 1 3350J 2320n
preplace netloc gt_quad_base_ch2_iloresetdone 1 4 1 3360J 2340n
preplace netloc gt_quad_base_ch3_iloresetdone 1 4 1 3370J 2360n
preplace netloc gt_quad_base_gpo 1 3 2 2920 3330 3330J
preplace netloc gt_quad_base_gtpowergood 1 4 1 3320J 2280n
preplace netloc gt_quad_base_hsclk0_lcplllock 1 4 1 3310J 2200n
preplace netloc gt_rxcdrhold_1 1 0 4 NJ 750 590 890 2090 2540 2690
preplace netloc gt_txmaincursor_1 1 0 4 -30J 520 670 680 2060 1780 2790
preplace netloc gt_txpostcursor_1 1 0 4 -40J 540 650 700 1940 2060 2720
preplace netloc gt_txprecursor_1 1 0 4 -50J 550 640 710 2080 1760 2800
preplace netloc s_axi_aclk_0_1 1 0 1 N 30
preplace netloc s_axi_aresetn_0_1 1 0 1 N 50
preplace netloc s_axi_aresetn_1 1 0 4 NJ 1550 N 1550 2110 3090 2910J
preplace netloc util_ds_buf_0_IBUFDS_GTME5_O 1 3 1 2700 2380n
preplace netloc util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 3 1 2750J 1430n
preplace netloc util_ds_buf_1_IBUFDS_GTME5_O 1 2 1 2100J 1420n
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 3 2 2520J 1320 NJ
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 3 2120 1720 2840 1340 NJ
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 3 2 2730J 1590 3300J
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 3 2130 1710 2850 1370 3330J
preplace netloc xlconstant_0_dout 1 2 1 1910 1860n
preplace netloc CLK_IN_D_0_1 1 0 3 NJ 2220 620 2290 1530J
preplace netloc CLK_IN_D_1_1 1 0 2 NJ 1450 N
preplace netloc Conn1 1 0 1 N 10
preplace netloc RX0_GT_IP_Interface1_1 1 0 3 NJ 790 570 940 2000
preplace netloc RX1_GT_IP_Interface1_1 1 0 3 NJ 730 600 880 1980
preplace netloc TX0_GT_IP_Interface1_1 1 0 3 NJ 430 690 580 1550
preplace netloc TX1_GT_IP_Interface1_1 1 0 3 NJ 330 660 340 2080
preplace netloc axi_apb_bridge_0_APB_M 1 1 2 700J -30 2090
preplace netloc axi_apb_bridge_0_APB_M2 1 1 3 690J -40 NJ -40 2910
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_0 1 0 4 NJ 2350 670 2450 1620J 2510 2820J
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_1 1 0 4 NJ 2410 570 2470 1530J 2570 2910J
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_2 1 0 4 NJ 2470 510 2490 NJ 2490 2740J
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_3 1 0 4 NJ 2530 510 2550 NJ 2550 2510J
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_6 1 0 3 NJ 850 550 1010 2020J
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_7 1 0 3 NJ 910 530 1070 2040J
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_0 1 0 4 NJ 1860 510 2040 NJ 2040 NJ
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_1 1 0 4 NJ 2130 700 2050 NJ 2050 2810J
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_2 1 0 4 -60J 2240 550 2310 NJ 2310 2780J
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_3 1 0 4 NJ 2310 510 2320 NJ 2320 2520J
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_6 1 0 3 NJ 530 660 690 1550J
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_7 1 0 3 NJ 630 620 790 1960J
preplace netloc gt_quad_base_1_GT_NORTHIN_SOUTHOUT 1 3 1 2890 630n
preplace netloc gt_quad_base_1_GT_Serial 1 3 2 2520J 570 NJ
preplace netloc gt_quad_base_GT_Serial 1 4 1 3300J 2180n
levelinfo -pg 1 -80 360 1350 2320 3110 3420
pagesize -pg 1 -db -bbox -sgen -340 -270 3640 3360
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set GT_Serial [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 GT_Serial ]

  set GT_Serial_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 GT_Serial_1 ]

  set CLK_IN_D_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D_0 ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {156250000} \
   ] $CLK_IN_D_0

  set CLK_IN_D_1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D_1 ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {156250000} \
   ] $CLK_IN_D_1

  set s_axi [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.ARUSER_WIDTH {0} \
   CONFIG.AWUSER_WIDTH {0} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_PROT {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {0} \
   CONFIG.ID_WIDTH {0} \
   CONFIG.MAX_BURST_LENGTH {1} \
   CONFIG.NUM_READ_OUTSTANDING {1} \
   CONFIG.NUM_READ_THREADS {1} \
   CONFIG.NUM_WRITE_OUTSTANDING {1} \
   CONFIG.NUM_WRITE_THREADS {1} \
   CONFIG.PROTOCOL {AXI4LITE} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {0} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $s_axi

  set ctl_txrx_port0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0 ctl_txrx_port0 ]

  set ctl_txrx_port1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0 ctl_txrx_port1 ]

  set ctl_txrx_port2 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0 ctl_txrx_port2 ]

  set ctl_txrx_port3 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0 ctl_txrx_port3 ]

  set ctl_txrx_port4 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0 ctl_txrx_port4 ]

  set ctl_txrx_port5 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0 ctl_txrx_port5 ]

  set ctl_port [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0 ctl_port ]

  set axi4_lite [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 axi4_lite ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.ARUSER_WIDTH {0} \
   CONFIG.AWUSER_WIDTH {0} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_PROT {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {0} \
   CONFIG.ID_WIDTH {0} \
   CONFIG.MAX_BURST_LENGTH {1} \
   CONFIG.NUM_READ_OUTSTANDING {1} \
   CONFIG.NUM_READ_THREADS {1} \
   CONFIG.NUM_WRITE_OUTSTANDING {1} \
   CONFIG.NUM_WRITE_THREADS {1} \
   CONFIG.PROTOCOL {AXI4LITE} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {0} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $axi4_lite


  # Create ports
  set apb3clk_quad [ create_bd_port -dir I -type clk -freq_hz 200000000 apb3clk_quad ]
  set tx_axi_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 tx_axi_clk ]
  set rx_axi_clk [ create_bd_port -dir I -type clk -freq_hz 390625000 rx_axi_clk ]
  set tx_core_reset [ create_bd_port -dir I -type rst tx_core_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $tx_core_reset
  set rx_core_reset [ create_bd_port -dir I -type rst rx_core_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $rx_core_reset
  set tx_serdes_reset [ create_bd_port -dir I -from 5 -to 0 -type rst tx_serdes_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $tx_serdes_reset
  set rx_serdes_reset [ create_bd_port -dir I -from 5 -to 0 -type rst rx_serdes_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $rx_serdes_reset
  set rx_macif_clk [ create_bd_port -dir I -type clk rx_macif_clk ]
  set tx_macif_clk [ create_bd_port -dir I -type clk tx_macif_clk ]
  set s_axi_aclk [ create_bd_port -dir I -type clk s_axi_aclk ]
  set s_axi_aresetn [ create_bd_port -dir I -type rst s_axi_aresetn ]
  set IBUFDS_ODIV2 [ create_bd_port -dir O -type gt_usrclk IBUFDS_ODIV2 ]
  set gt_rxcdrhold [ create_bd_port -dir I gt_rxcdrhold ]
  set gt_txprecursor [ create_bd_port -dir I -from 5 -to 0 gt_txprecursor ]
  set gt_txpostcursor [ create_bd_port -dir I -from 5 -to 0 gt_txpostcursor ]
  set gt_txmaincursor [ create_bd_port -dir I -from 6 -to 0 gt_txmaincursor ]
  set ch0_tx_usr_clk_0 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk_0 ]
  set ch0_tx_usr_clk2_0 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk2_0 ]
  set ch0_rx_usr_clk_0 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk_0 ]
  set ch0_rx_usr_clk2_0 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk2_0 ]
  set gtpowergood_0 [ create_bd_port -dir O gtpowergood_0 ]
  set ch0_txrate_0 [ create_bd_port -dir I -from 7 -to 0 ch0_txrate_0 ]
  set ch0_rxrate_0 [ create_bd_port -dir I -from 7 -to 0 ch0_rxrate_0 ]
  set ch1_txrate_0 [ create_bd_port -dir I -from 7 -to 0 ch1_txrate_0 ]
  set ch1_rxrate_0 [ create_bd_port -dir I -from 7 -to 0 ch1_rxrate_0 ]
  set ch2_txrate_0 [ create_bd_port -dir I -from 7 -to 0 ch2_txrate_0 ]
  set ch2_rxrate_0 [ create_bd_port -dir I -from 7 -to 0 ch2_rxrate_0 ]
  set ch3_txrate_0 [ create_bd_port -dir I -from 7 -to 0 ch3_txrate_0 ]
  set ch3_rxrate_0 [ create_bd_port -dir I -from 7 -to 0 ch3_rxrate_0 ]
  set ch0_loopback_0 [ create_bd_port -dir I -from 2 -to 0 ch0_loopback_0 ]
  set ch1_loopback_0 [ create_bd_port -dir I -from 2 -to 0 ch1_loopback_0 ]
  set ch2_loopback_0 [ create_bd_port -dir I -from 2 -to 0 ch2_loopback_0 ]
  set ch3_loopback_0 [ create_bd_port -dir I -from 2 -to 0 ch3_loopback_0 ]
  set gtpowergood_1 [ create_bd_port -dir O gtpowergood_1 ]
  set ch0_txrate_1 [ create_bd_port -dir I -from 7 -to 0 ch0_txrate_1 ]
  set ch0_rxrate_1 [ create_bd_port -dir I -from 7 -to 0 ch0_rxrate_1 ]
  set ch1_txrate_1 [ create_bd_port -dir I -from 7 -to 0 ch1_txrate_1 ]
  set ch1_rxrate_1 [ create_bd_port -dir I -from 7 -to 0 ch1_rxrate_1 ]
  set ch2_txrate_1 [ create_bd_port -dir I -from 7 -to 0 ch2_txrate_1 ]
  set ch2_rxrate_1 [ create_bd_port -dir I -from 7 -to 0 ch2_rxrate_1 ]
  set ch3_txrate_1 [ create_bd_port -dir I -from 7 -to 0 ch3_txrate_1 ]
  set ch3_rxrate_1 [ create_bd_port -dir I -from 7 -to 0 ch3_rxrate_1 ]
  set ch0_loopback_1 [ create_bd_port -dir I -from 2 -to 0 ch0_loopback_1 ]
  set ch1_loopback_1 [ create_bd_port -dir I -from 2 -to 0 ch1_loopback_1 ]
  set ch2_loopback_1 [ create_bd_port -dir I -from 2 -to 0 ch2_loopback_1 ]
  set ch3_loopback_1 [ create_bd_port -dir I -from 2 -to 0 ch3_loopback_1 ]
  set gpo [ create_bd_port -dir O -from 31 -to 0 gpo ]
  set tx_axis_tdata0 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata0 ]
  set tx_axis_tdata1 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata1 ]
  set tx_axis_tdata2 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata2 ]
  set tx_axis_tdata3 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata3 ]
  set tx_axis_tdata4 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata4 ]
  set tx_axis_tdata5 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata5 ]
  set tx_axis_tdata6 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata6 ]
  set tx_axis_tdata7 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata7 ]
  set tx_axis_tdata8 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata8 ]
  set tx_axis_tdata9 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata9 ]
  set tx_axis_tdata10 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata10 ]
  set tx_axis_tdata11 [ create_bd_port -dir I -from 127 -to 0 tx_axis_tdata11 ]
  set tx_axis_tid [ create_bd_port -dir I -from 5 -to 0 tx_axis_tid ]
  set tx_axis_tuser_ena0 [ create_bd_port -dir I tx_axis_tuser_ena0 ]
  set tx_axis_tuser_ena1 [ create_bd_port -dir I tx_axis_tuser_ena1 ]
  set tx_axis_tuser_ena2 [ create_bd_port -dir I tx_axis_tuser_ena2 ]
  set tx_axis_tuser_ena3 [ create_bd_port -dir I tx_axis_tuser_ena3 ]
  set tx_axis_tuser_ena4 [ create_bd_port -dir I tx_axis_tuser_ena4 ]
  set tx_axis_tuser_ena5 [ create_bd_port -dir I tx_axis_tuser_ena5 ]
  set tx_axis_tuser_ena6 [ create_bd_port -dir I tx_axis_tuser_ena6 ]
  set tx_axis_tuser_ena7 [ create_bd_port -dir I tx_axis_tuser_ena7 ]
  set tx_axis_tuser_ena8 [ create_bd_port -dir I tx_axis_tuser_ena8 ]
  set tx_axis_tuser_ena9 [ create_bd_port -dir I tx_axis_tuser_ena9 ]
  set tx_axis_tuser_ena10 [ create_bd_port -dir I tx_axis_tuser_ena10 ]
  set tx_axis_tuser_ena11 [ create_bd_port -dir I tx_axis_tuser_ena11 ]
  set tx_axis_tuser_eop0 [ create_bd_port -dir I tx_axis_tuser_eop0 ]
  set tx_axis_tuser_eop1 [ create_bd_port -dir I tx_axis_tuser_eop1 ]
  set tx_axis_tuser_eop2 [ create_bd_port -dir I tx_axis_tuser_eop2 ]
  set tx_axis_tuser_eop3 [ create_bd_port -dir I tx_axis_tuser_eop3 ]
  set tx_axis_tuser_eop4 [ create_bd_port -dir I tx_axis_tuser_eop4 ]
  set tx_axis_tuser_eop5 [ create_bd_port -dir I tx_axis_tuser_eop5 ]
  set tx_axis_tuser_eop6 [ create_bd_port -dir I tx_axis_tuser_eop6 ]
  set tx_axis_tuser_eop7 [ create_bd_port -dir I tx_axis_tuser_eop7 ]
  set tx_axis_tuser_eop8 [ create_bd_port -dir I tx_axis_tuser_eop8 ]
  set tx_axis_tuser_eop9 [ create_bd_port -dir I tx_axis_tuser_eop9 ]
  set tx_axis_tuser_eop10 [ create_bd_port -dir I tx_axis_tuser_eop10 ]
  set tx_axis_tuser_eop11 [ create_bd_port -dir I tx_axis_tuser_eop11 ]
  set tx_axis_tuser_err0 [ create_bd_port -dir I tx_axis_tuser_err0 ]
  set tx_axis_tuser_err1 [ create_bd_port -dir I tx_axis_tuser_err1 ]
  set tx_axis_tuser_err2 [ create_bd_port -dir I tx_axis_tuser_err2 ]
  set tx_axis_tuser_err3 [ create_bd_port -dir I tx_axis_tuser_err3 ]
  set tx_axis_tuser_err4 [ create_bd_port -dir I tx_axis_tuser_err4 ]
  set tx_axis_tuser_err5 [ create_bd_port -dir I tx_axis_tuser_err5 ]
  set tx_axis_tuser_err6 [ create_bd_port -dir I tx_axis_tuser_err6 ]
  set tx_axis_tuser_err7 [ create_bd_port -dir I tx_axis_tuser_err7 ]
  set tx_axis_tuser_err8 [ create_bd_port -dir I tx_axis_tuser_err8 ]
  set tx_axis_tuser_err9 [ create_bd_port -dir I tx_axis_tuser_err9 ]
  set tx_axis_tuser_err10 [ create_bd_port -dir I tx_axis_tuser_err10 ]
  set tx_axis_tuser_err11 [ create_bd_port -dir I tx_axis_tuser_err11 ]
  set tx_axis_tuser_mty0 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty0 ]
  set tx_axis_tuser_mty1 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty1 ]
  set tx_axis_tuser_mty2 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty2 ]
  set tx_axis_tuser_mty3 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty3 ]
  set tx_axis_tuser_mty4 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty4 ]
  set tx_axis_tuser_mty5 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty5 ]
  set tx_axis_tuser_mty6 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty6 ]
  set tx_axis_tuser_mty7 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty7 ]
  set tx_axis_tuser_mty8 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty8 ]
  set tx_axis_tuser_mty9 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty9 ]
  set tx_axis_tuser_mty10 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty10 ]
  set tx_axis_tuser_mty11 [ create_bd_port -dir I -from 3 -to 0 tx_axis_tuser_mty11 ]
  set tx_axis_tuser_skip_response [ create_bd_port -dir I tx_axis_tuser_skip_response ]
  set tx_axis_tuser_sop0 [ create_bd_port -dir I tx_axis_tuser_sop0 ]
  set tx_axis_tuser_sop1 [ create_bd_port -dir I tx_axis_tuser_sop1 ]
  set tx_axis_tuser_sop2 [ create_bd_port -dir I tx_axis_tuser_sop2 ]
  set tx_axis_tuser_sop3 [ create_bd_port -dir I tx_axis_tuser_sop3 ]
  set tx_axis_tuser_sop4 [ create_bd_port -dir I tx_axis_tuser_sop4 ]
  set tx_axis_tuser_sop5 [ create_bd_port -dir I tx_axis_tuser_sop5 ]
  set tx_axis_tuser_sop6 [ create_bd_port -dir I tx_axis_tuser_sop6 ]
  set tx_axis_tuser_sop7 [ create_bd_port -dir I tx_axis_tuser_sop7 ]
  set tx_axis_tuser_sop8 [ create_bd_port -dir I tx_axis_tuser_sop8 ]
  set tx_axis_tuser_sop9 [ create_bd_port -dir I tx_axis_tuser_sop9 ]
  set tx_axis_tuser_sop10 [ create_bd_port -dir I tx_axis_tuser_sop10 ]
  set tx_axis_tuser_sop11 [ create_bd_port -dir I tx_axis_tuser_sop11 ]
  set tx_axis_tvalid_0 [ create_bd_port -dir I tx_axis_tvalid_0 ]
  set tx_axis_tvalid_1 [ create_bd_port -dir I tx_axis_tvalid_1 ]
  set tx_axis_tvalid_2 [ create_bd_port -dir I tx_axis_tvalid_2 ]
  set tx_axis_tvalid_3 [ create_bd_port -dir I tx_axis_tvalid_3 ]
  set tx_axis_tvalid_4 [ create_bd_port -dir I tx_axis_tvalid_4 ]
  set tx_axis_tvalid_5 [ create_bd_port -dir I tx_axis_tvalid_5 ]
  set tx_preamblein_0 [ create_bd_port -dir I -from 55 -to 0 tx_preamblein_0 ]
  set tx_preamblein_1 [ create_bd_port -dir I -from 55 -to 0 tx_preamblein_1 ]
  set tx_preamblein_2 [ create_bd_port -dir I -from 55 -to 0 tx_preamblein_2 ]
  set tx_preamblein_3 [ create_bd_port -dir I -from 55 -to 0 tx_preamblein_3 ]
  set tx_preamblein_4 [ create_bd_port -dir I -from 55 -to 0 tx_preamblein_4 ]
  set tx_preamblein_5 [ create_bd_port -dir I -from 55 -to 0 tx_preamblein_5 ]
  set gt_reset_all_in [ create_bd_port -dir I gt_reset_all_in ]
  set gtpowergood_in [ create_bd_port -dir I gtpowergood_in ]
  set rx_axis_tdata0 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata0 ]
  set rx_axis_tdata1 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata1 ]
  set rx_axis_tdata2 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata2 ]
  set rx_axis_tdata3 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata3 ]
  set rx_axis_tdata4 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata4 ]
  set rx_axis_tdata5 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata5 ]
  set rx_axis_tdata6 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata6 ]
  set rx_axis_tdata7 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata7 ]
  set rx_axis_tdata8 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata8 ]
  set rx_axis_tdata9 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata9 ]
  set rx_axis_tdata10 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata10 ]
  set rx_axis_tdata11 [ create_bd_port -dir O -from 127 -to 0 rx_axis_tdata11 ]
  set rx_axis_tid [ create_bd_port -dir O -from 5 -to 0 rx_axis_tid ]
  set rx_axis_tuser_ena0 [ create_bd_port -dir O rx_axis_tuser_ena0 ]
  set rx_axis_tuser_ena1 [ create_bd_port -dir O rx_axis_tuser_ena1 ]
  set rx_axis_tuser_ena2 [ create_bd_port -dir O rx_axis_tuser_ena2 ]
  set rx_axis_tuser_ena3 [ create_bd_port -dir O rx_axis_tuser_ena3 ]
  set rx_axis_tuser_ena4 [ create_bd_port -dir O rx_axis_tuser_ena4 ]
  set rx_axis_tuser_ena5 [ create_bd_port -dir O rx_axis_tuser_ena5 ]
  set rx_axis_tuser_ena6 [ create_bd_port -dir O rx_axis_tuser_ena6 ]
  set rx_axis_tuser_ena7 [ create_bd_port -dir O rx_axis_tuser_ena7 ]
  set rx_axis_tuser_ena8 [ create_bd_port -dir O rx_axis_tuser_ena8 ]
  set rx_axis_tuser_ena9 [ create_bd_port -dir O rx_axis_tuser_ena9 ]
  set rx_axis_tuser_ena10 [ create_bd_port -dir O rx_axis_tuser_ena10 ]
  set rx_axis_tuser_ena11 [ create_bd_port -dir O rx_axis_tuser_ena11 ]
  set rx_axis_tuser_eop0 [ create_bd_port -dir O rx_axis_tuser_eop0 ]
  set rx_axis_tuser_eop1 [ create_bd_port -dir O rx_axis_tuser_eop1 ]
  set rx_axis_tuser_eop2 [ create_bd_port -dir O rx_axis_tuser_eop2 ]
  set rx_axis_tuser_eop3 [ create_bd_port -dir O rx_axis_tuser_eop3 ]
  set rx_axis_tuser_eop4 [ create_bd_port -dir O rx_axis_tuser_eop4 ]
  set rx_axis_tuser_eop5 [ create_bd_port -dir O rx_axis_tuser_eop5 ]
  set rx_axis_tuser_eop6 [ create_bd_port -dir O rx_axis_tuser_eop6 ]
  set rx_axis_tuser_eop7 [ create_bd_port -dir O rx_axis_tuser_eop7 ]
  set rx_axis_tuser_eop8 [ create_bd_port -dir O rx_axis_tuser_eop8 ]
  set rx_axis_tuser_eop9 [ create_bd_port -dir O rx_axis_tuser_eop9 ]
  set rx_axis_tuser_eop10 [ create_bd_port -dir O rx_axis_tuser_eop10 ]
  set rx_axis_tuser_eop11 [ create_bd_port -dir O rx_axis_tuser_eop11 ]
  set rx_axis_tuser_err0 [ create_bd_port -dir O rx_axis_tuser_err0 ]
  set rx_axis_tuser_err1 [ create_bd_port -dir O rx_axis_tuser_err1 ]
  set rx_axis_tuser_err2 [ create_bd_port -dir O rx_axis_tuser_err2 ]
  set rx_axis_tuser_err3 [ create_bd_port -dir O rx_axis_tuser_err3 ]
  set rx_axis_tuser_err4 [ create_bd_port -dir O rx_axis_tuser_err4 ]
  set rx_axis_tuser_err5 [ create_bd_port -dir O rx_axis_tuser_err5 ]
  set rx_axis_tuser_err6 [ create_bd_port -dir O rx_axis_tuser_err6 ]
  set rx_axis_tuser_err7 [ create_bd_port -dir O rx_axis_tuser_err7 ]
  set rx_axis_tuser_err8 [ create_bd_port -dir O rx_axis_tuser_err8 ]
  set rx_axis_tuser_err9 [ create_bd_port -dir O rx_axis_tuser_err9 ]
  set rx_axis_tuser_err10 [ create_bd_port -dir O rx_axis_tuser_err10 ]
  set rx_axis_tuser_err11 [ create_bd_port -dir O rx_axis_tuser_err11 ]
  set rx_axis_tuser_mty0 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty0 ]
  set rx_axis_tuser_mty1 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty1 ]
  set rx_axis_tuser_mty2 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty2 ]
  set rx_axis_tuser_mty3 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty3 ]
  set rx_axis_tuser_mty4 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty4 ]
  set rx_axis_tuser_mty5 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty5 ]
  set rx_axis_tuser_mty6 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty6 ]
  set rx_axis_tuser_mty7 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty7 ]
  set rx_axis_tuser_mty8 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty8 ]
  set rx_axis_tuser_mty9 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty9 ]
  set rx_axis_tuser_mty10 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty10 ]
  set rx_axis_tuser_mty11 [ create_bd_port -dir O -from 3 -to 0 rx_axis_tuser_mty11 ]
  set rx_axis_tuser_sop0 [ create_bd_port -dir O rx_axis_tuser_sop0 ]
  set rx_axis_tuser_sop1 [ create_bd_port -dir O rx_axis_tuser_sop1 ]
  set rx_axis_tuser_sop2 [ create_bd_port -dir O rx_axis_tuser_sop2 ]
  set rx_axis_tuser_sop3 [ create_bd_port -dir O rx_axis_tuser_sop3 ]
  set rx_axis_tuser_sop4 [ create_bd_port -dir O rx_axis_tuser_sop4 ]
  set rx_axis_tuser_sop5 [ create_bd_port -dir O rx_axis_tuser_sop5 ]
  set rx_axis_tuser_sop6 [ create_bd_port -dir O rx_axis_tuser_sop6 ]
  set rx_axis_tuser_sop7 [ create_bd_port -dir O rx_axis_tuser_sop7 ]
  set rx_axis_tuser_sop8 [ create_bd_port -dir O rx_axis_tuser_sop8 ]
  set rx_axis_tuser_sop9 [ create_bd_port -dir O rx_axis_tuser_sop9 ]
  set rx_axis_tuser_sop10 [ create_bd_port -dir O rx_axis_tuser_sop10 ]
  set rx_axis_tuser_sop11 [ create_bd_port -dir O rx_axis_tuser_sop11 ]
  set rx_axis_tvalid_0 [ create_bd_port -dir O rx_axis_tvalid_0 ]
  set rx_axis_tvalid_1 [ create_bd_port -dir O rx_axis_tvalid_1 ]
  set rx_axis_tvalid_2 [ create_bd_port -dir O rx_axis_tvalid_2 ]
  set rx_axis_tvalid_3 [ create_bd_port -dir O rx_axis_tvalid_3 ]
  set rx_axis_tvalid_4 [ create_bd_port -dir O rx_axis_tvalid_4 ]
  set rx_axis_tvalid_5 [ create_bd_port -dir O rx_axis_tvalid_5 ]
  set tx_axis_id_req [ create_bd_port -dir O -from 5 -to 0 tx_axis_id_req ]
  set tx_axis_id_req_vld [ create_bd_port -dir O tx_axis_id_req_vld ]
  set tx_axis_ch_status_vld [ create_bd_port -dir O tx_axis_ch_status_vld ]
  set tx_axis_ch_status_skip_req [ create_bd_port -dir O tx_axis_ch_status_skip_req ]
  set tx_axis_ch_status_id [ create_bd_port -dir O -from 5 -to 0 tx_axis_ch_status_id ]
  set tx_axis_taf_0 [ create_bd_port -dir O tx_axis_taf_0 ]
  set tx_axis_taf_1 [ create_bd_port -dir O tx_axis_taf_1 ]
  set tx_axis_taf_2 [ create_bd_port -dir O tx_axis_taf_2 ]
  set tx_axis_taf_3 [ create_bd_port -dir O tx_axis_taf_3 ]
  set tx_axis_taf_4 [ create_bd_port -dir O tx_axis_taf_4 ]
  set tx_axis_taf_5 [ create_bd_port -dir O tx_axis_taf_5 ]
  set tx_axis_tready_0 [ create_bd_port -dir O tx_axis_tready_0 ]
  set tx_axis_tready_1 [ create_bd_port -dir O tx_axis_tready_1 ]
  set tx_axis_tready_2 [ create_bd_port -dir O tx_axis_tready_2 ]
  set tx_axis_tready_3 [ create_bd_port -dir O tx_axis_tready_3 ]
  set tx_axis_tready_4 [ create_bd_port -dir O tx_axis_tready_4 ]
  set tx_axis_tready_5 [ create_bd_port -dir O tx_axis_tready_5 ]
  set ctl_rsvd_in [ create_bd_port -dir I -from 119 -to 0 ctl_rsvd_in ]
  set rsvd_in_rx_mac [ create_bd_port -dir I -from 7 -to 0 rsvd_in_rx_mac ]
  set rsvd_in_rx_phy [ create_bd_port -dir I -from 7 -to 0 rsvd_in_rx_phy ]
  set rx_all_channel_mac_pm_tick [ create_bd_port -dir I rx_all_channel_mac_pm_tick ]
  set rx_channel_flush [ create_bd_port -dir I -from 5 -to 0 rx_channel_flush ]
  set rx_serdes_fifo_flagin_0 [ create_bd_port -dir I rx_serdes_fifo_flagin_0 ]
  set rx_serdes_fifo_flagin_1 [ create_bd_port -dir I rx_serdes_fifo_flagin_1 ]
  set rx_serdes_fifo_flagin_2 [ create_bd_port -dir I rx_serdes_fifo_flagin_2 ]
  set rx_serdes_fifo_flagin_3 [ create_bd_port -dir I rx_serdes_fifo_flagin_3 ]
  set rx_serdes_fifo_flagin_4 [ create_bd_port -dir I rx_serdes_fifo_flagin_4 ]
  set rx_serdes_fifo_flagin_5 [ create_bd_port -dir I rx_serdes_fifo_flagin_5 ]
  set tx_all_channel_mac_pm_tick [ create_bd_port -dir I tx_all_channel_mac_pm_tick ]
  set tx_channel_flush [ create_bd_port -dir I -from 5 -to 0 tx_channel_flush ]
  set rx_lane_aligner_fill [ create_bd_port -dir O -from 6 -to 0 rx_lane_aligner_fill ]
  set rx_lane_aligner_fill_start [ create_bd_port -dir O rx_lane_aligner_fill_start ]
  set rx_lane_aligner_fill_valid [ create_bd_port -dir O rx_lane_aligner_fill_valid ]
  set rx_pcs_tdm_stats_data [ create_bd_port -dir O -from 43 -to 0 rx_pcs_tdm_stats_data ]
  set rx_pcs_tdm_stats_start [ create_bd_port -dir O rx_pcs_tdm_stats_start ]
  set rx_pcs_tdm_stats_valid [ create_bd_port -dir O rx_pcs_tdm_stats_valid ]
  set rx_port_pm_rdy [ create_bd_port -dir O -from 5 -to 0 rx_port_pm_rdy ]
  set rx_preambleout_0 [ create_bd_port -dir O -from 55 -to 0 rx_preambleout_0 ]
  set rx_preambleout_1 [ create_bd_port -dir O -from 55 -to 0 rx_preambleout_1 ]
  set rx_preambleout_2 [ create_bd_port -dir O -from 55 -to 0 rx_preambleout_2 ]
  set rx_preambleout_3 [ create_bd_port -dir O -from 55 -to 0 rx_preambleout_3 ]
  set rx_preambleout_4 [ create_bd_port -dir O -from 55 -to 0 rx_preambleout_4 ]
  set rx_preambleout_5 [ create_bd_port -dir O -from 55 -to 0 rx_preambleout_5 ]
  set rx_serdes_albuf_restart_0 [ create_bd_port -dir O rx_serdes_albuf_restart_0 ]
  set rx_serdes_albuf_restart_1 [ create_bd_port -dir O rx_serdes_albuf_restart_1 ]
  set rx_serdes_albuf_restart_2 [ create_bd_port -dir O rx_serdes_albuf_restart_2 ]
  set rx_serdes_albuf_restart_3 [ create_bd_port -dir O rx_serdes_albuf_restart_3 ]
  set rx_serdes_albuf_restart_4 [ create_bd_port -dir O rx_serdes_albuf_restart_4 ]
  set rx_serdes_albuf_restart_5 [ create_bd_port -dir O rx_serdes_albuf_restart_5 ]
  set rx_serdes_albuf_slip_0 [ create_bd_port -dir O rx_serdes_albuf_slip_0 ]
  set rx_serdes_albuf_slip_1 [ create_bd_port -dir O rx_serdes_albuf_slip_1 ]
  set rx_serdes_albuf_slip_2 [ create_bd_port -dir O rx_serdes_albuf_slip_2 ]
  set rx_serdes_albuf_slip_3 [ create_bd_port -dir O rx_serdes_albuf_slip_3 ]
  set rx_serdes_albuf_slip_4 [ create_bd_port -dir O rx_serdes_albuf_slip_4 ]
  set rx_serdes_albuf_slip_5 [ create_bd_port -dir O rx_serdes_albuf_slip_5 ]
  set rx_serdes_albuf_slip_6 [ create_bd_port -dir O rx_serdes_albuf_slip_6 ]
  set rx_serdes_albuf_slip_7 [ create_bd_port -dir O rx_serdes_albuf_slip_7 ]
  set rx_serdes_albuf_slip_8 [ create_bd_port -dir O rx_serdes_albuf_slip_8 ]
  set rx_serdes_albuf_slip_9 [ create_bd_port -dir O rx_serdes_albuf_slip_9 ]
  set rx_serdes_albuf_slip_10 [ create_bd_port -dir O rx_serdes_albuf_slip_10 ]
  set rx_serdes_albuf_slip_11 [ create_bd_port -dir O rx_serdes_albuf_slip_11 ]
  set rx_serdes_albuf_slip_12 [ create_bd_port -dir O rx_serdes_albuf_slip_12 ]
  set rx_serdes_albuf_slip_13 [ create_bd_port -dir O rx_serdes_albuf_slip_13 ]
  set rx_serdes_albuf_slip_14 [ create_bd_port -dir O rx_serdes_albuf_slip_14 ]
  set rx_serdes_albuf_slip_15 [ create_bd_port -dir O rx_serdes_albuf_slip_15 ]
  set rx_serdes_albuf_slip_16 [ create_bd_port -dir O rx_serdes_albuf_slip_16 ]
  set rx_serdes_albuf_slip_17 [ create_bd_port -dir O rx_serdes_albuf_slip_17 ]
  set rx_serdes_albuf_slip_18 [ create_bd_port -dir O rx_serdes_albuf_slip_18 ]
  set rx_serdes_albuf_slip_19 [ create_bd_port -dir O rx_serdes_albuf_slip_19 ]
  set rx_serdes_albuf_slip_20 [ create_bd_port -dir O rx_serdes_albuf_slip_20 ]
  set rx_serdes_albuf_slip_21 [ create_bd_port -dir O rx_serdes_albuf_slip_21 ]
  set rx_serdes_albuf_slip_22 [ create_bd_port -dir O rx_serdes_albuf_slip_22 ]
  set rx_serdes_albuf_slip_23 [ create_bd_port -dir O rx_serdes_albuf_slip_23 ]
  set rx_serdes_fifo_flagout_0 [ create_bd_port -dir O rx_serdes_fifo_flagout_0 ]
  set rx_serdes_fifo_flagout_1 [ create_bd_port -dir O rx_serdes_fifo_flagout_1 ]
  set rx_serdes_fifo_flagout_2 [ create_bd_port -dir O rx_serdes_fifo_flagout_2 ]
  set rx_serdes_fifo_flagout_3 [ create_bd_port -dir O rx_serdes_fifo_flagout_3 ]
  set rx_serdes_fifo_flagout_4 [ create_bd_port -dir O rx_serdes_fifo_flagout_4 ]
  set rx_serdes_fifo_flagout_5 [ create_bd_port -dir O rx_serdes_fifo_flagout_5 ]
  set rx_tsmac_tdm_stats_data [ create_bd_port -dir O -from 78 -to 0 rx_tsmac_tdm_stats_data ]
  set rx_tsmac_tdm_stats_id [ create_bd_port -dir O -from 5 -to 0 rx_tsmac_tdm_stats_id ]
  set rx_tsmac_tdm_stats_valid [ create_bd_port -dir O rx_tsmac_tdm_stats_valid ]
  set c0_stat_rx_corrected_lane_delay_0 [ create_bd_port -dir O -from 15 -to 0 c0_stat_rx_corrected_lane_delay_0 ]
  set c0_stat_rx_corrected_lane_delay_1 [ create_bd_port -dir O -from 15 -to 0 c0_stat_rx_corrected_lane_delay_1 ]
  set c0_stat_rx_corrected_lane_delay_2 [ create_bd_port -dir O -from 15 -to 0 c0_stat_rx_corrected_lane_delay_2 ]
  set c0_stat_rx_corrected_lane_delay_3 [ create_bd_port -dir O -from 15 -to 0 c0_stat_rx_corrected_lane_delay_3 ]
  set c0_stat_rx_corrected_lane_delay_valid [ create_bd_port -dir O c0_stat_rx_corrected_lane_delay_valid ]
  set c1_stat_rx_corrected_lane_delay_0 [ create_bd_port -dir O -from 15 -to 0 c1_stat_rx_corrected_lane_delay_0 ]
  set c1_stat_rx_corrected_lane_delay_1 [ create_bd_port -dir O -from 15 -to 0 c1_stat_rx_corrected_lane_delay_1 ]
  set c1_stat_rx_corrected_lane_delay_2 [ create_bd_port -dir O -from 15 -to 0 c1_stat_rx_corrected_lane_delay_2 ]
  set c1_stat_rx_corrected_lane_delay_3 [ create_bd_port -dir O -from 15 -to 0 c1_stat_rx_corrected_lane_delay_3 ]
  set c1_stat_rx_corrected_lane_delay_valid [ create_bd_port -dir O c1_stat_rx_corrected_lane_delay_valid ]
  set c2_stat_rx_corrected_lane_delay_0 [ create_bd_port -dir O -from 15 -to 0 c2_stat_rx_corrected_lane_delay_0 ]
  set c2_stat_rx_corrected_lane_delay_1 [ create_bd_port -dir O -from 15 -to 0 c2_stat_rx_corrected_lane_delay_1 ]
  set c2_stat_rx_corrected_lane_delay_2 [ create_bd_port -dir O -from 15 -to 0 c2_stat_rx_corrected_lane_delay_2 ]
  set c2_stat_rx_corrected_lane_delay_3 [ create_bd_port -dir O -from 15 -to 0 c2_stat_rx_corrected_lane_delay_3 ]
  set c2_stat_rx_corrected_lane_delay_valid [ create_bd_port -dir O c2_stat_rx_corrected_lane_delay_valid ]
  set c3_stat_rx_corrected_lane_delay_0 [ create_bd_port -dir O -from 15 -to 0 c3_stat_rx_corrected_lane_delay_0 ]
  set c3_stat_rx_corrected_lane_delay_1 [ create_bd_port -dir O -from 15 -to 0 c3_stat_rx_corrected_lane_delay_1 ]
  set c3_stat_rx_corrected_lane_delay_2 [ create_bd_port -dir O -from 15 -to 0 c3_stat_rx_corrected_lane_delay_2 ]
  set c3_stat_rx_corrected_lane_delay_3 [ create_bd_port -dir O -from 15 -to 0 c3_stat_rx_corrected_lane_delay_3 ]
  set c3_stat_rx_corrected_lane_delay_valid [ create_bd_port -dir O c3_stat_rx_corrected_lane_delay_valid ]
  set c4_stat_rx_corrected_lane_delay_0 [ create_bd_port -dir O -from 15 -to 0 c4_stat_rx_corrected_lane_delay_0 ]
  set c4_stat_rx_corrected_lane_delay_1 [ create_bd_port -dir O -from 15 -to 0 c4_stat_rx_corrected_lane_delay_1 ]
  set c4_stat_rx_corrected_lane_delay_2 [ create_bd_port -dir O -from 15 -to 0 c4_stat_rx_corrected_lane_delay_2 ]
  set c4_stat_rx_corrected_lane_delay_3 [ create_bd_port -dir O -from 15 -to 0 c4_stat_rx_corrected_lane_delay_3 ]
  set c4_stat_rx_corrected_lane_delay_valid [ create_bd_port -dir O c4_stat_rx_corrected_lane_delay_valid ]
  set c5_stat_rx_corrected_lane_delay_0 [ create_bd_port -dir O -from 15 -to 0 c5_stat_rx_corrected_lane_delay_0 ]
  set c5_stat_rx_corrected_lane_delay_1 [ create_bd_port -dir O -from 15 -to 0 c5_stat_rx_corrected_lane_delay_1 ]
  set c5_stat_rx_corrected_lane_delay_2 [ create_bd_port -dir O -from 15 -to 0 c5_stat_rx_corrected_lane_delay_2 ]
  set c5_stat_rx_corrected_lane_delay_3 [ create_bd_port -dir O -from 15 -to 0 c5_stat_rx_corrected_lane_delay_3 ]
  set c5_stat_rx_corrected_lane_delay_valid [ create_bd_port -dir O c5_stat_rx_corrected_lane_delay_valid ]
  set tx_all_channel_mac_pm_rdy [ create_bd_port -dir O tx_all_channel_mac_pm_rdy ]
  set tx_pcs_tdm_stats_data [ create_bd_port -dir O -from 21 -to 0 tx_pcs_tdm_stats_data ]
  set tx_pcs_tdm_stats_start [ create_bd_port -dir O tx_pcs_tdm_stats_start ]
  set tx_pcs_tdm_stats_valid [ create_bd_port -dir O tx_pcs_tdm_stats_valid ]
  set tx_port_pm_rdy [ create_bd_port -dir O -from 5 -to 0 tx_port_pm_rdy ]
  set tx_serdes_is_am_0 [ create_bd_port -dir O tx_serdes_is_am_0 ]
  set tx_serdes_is_am_1 [ create_bd_port -dir O tx_serdes_is_am_1 ]
  set tx_serdes_is_am_2 [ create_bd_port -dir O tx_serdes_is_am_2 ]
  set tx_serdes_is_am_3 [ create_bd_port -dir O tx_serdes_is_am_3 ]
  set tx_serdes_is_am_4 [ create_bd_port -dir O tx_serdes_is_am_4 ]
  set tx_serdes_is_am_5 [ create_bd_port -dir O tx_serdes_is_am_5 ]
  set tx_serdes_is_am_prefifo_0 [ create_bd_port -dir O tx_serdes_is_am_prefifo_0 ]
  set tx_serdes_is_am_prefifo_1 [ create_bd_port -dir O tx_serdes_is_am_prefifo_1 ]
  set tx_serdes_is_am_prefifo_2 [ create_bd_port -dir O tx_serdes_is_am_prefifo_2 ]
  set tx_serdes_is_am_prefifo_3 [ create_bd_port -dir O tx_serdes_is_am_prefifo_3 ]
  set tx_serdes_is_am_prefifo_4 [ create_bd_port -dir O tx_serdes_is_am_prefifo_4 ]
  set tx_serdes_is_am_prefifo_5 [ create_bd_port -dir O tx_serdes_is_am_prefifo_5 ]
  set tx_tsmac_tdm_stats_data [ create_bd_port -dir O -from 55 -to 0 tx_tsmac_tdm_stats_data ]
  set tx_tsmac_tdm_stats_id [ create_bd_port -dir O -from 5 -to 0 tx_tsmac_tdm_stats_id ]
  set tx_tsmac_tdm_stats_valid [ create_bd_port -dir O tx_tsmac_tdm_stats_valid ]
  set gt_reset_tx_datapath_in_0 [ create_bd_port -dir I gt_reset_tx_datapath_in_0 ]
  set gt_reset_rx_datapath_in_0 [ create_bd_port -dir I gt_reset_rx_datapath_in_0 ]
  set gt_tx_reset_done_out_0 [ create_bd_port -dir O gt_tx_reset_done_out_0 ]
  set gt_rx_reset_done_out_0 [ create_bd_port -dir O gt_rx_reset_done_out_0 ]
  set gt_reset_tx_datapath_in_1 [ create_bd_port -dir I gt_reset_tx_datapath_in_1 ]
  set gt_reset_rx_datapath_in_1 [ create_bd_port -dir I gt_reset_rx_datapath_in_1 ]
  set gt_tx_reset_done_out_1 [ create_bd_port -dir O gt_tx_reset_done_out_1 ]
  set gt_rx_reset_done_out_1 [ create_bd_port -dir O gt_rx_reset_done_out_1 ]
  set gt_reset_tx_datapath_in_2 [ create_bd_port -dir I gt_reset_tx_datapath_in_2 ]
  set gt_reset_rx_datapath_in_2 [ create_bd_port -dir I gt_reset_rx_datapath_in_2 ]
  set gt_tx_reset_done_out_2 [ create_bd_port -dir O gt_tx_reset_done_out_2 ]
  set gt_rx_reset_done_out_2 [ create_bd_port -dir O gt_rx_reset_done_out_2 ]
  set gt_reset_tx_datapath_in_3 [ create_bd_port -dir I gt_reset_tx_datapath_in_3 ]
  set gt_reset_rx_datapath_in_3 [ create_bd_port -dir I gt_reset_rx_datapath_in_3 ]
  set gt_tx_reset_done_out_3 [ create_bd_port -dir O gt_tx_reset_done_out_3 ]
  set gt_rx_reset_done_out_3 [ create_bd_port -dir O gt_rx_reset_done_out_3 ]
  set gt_reset_tx_datapath_in_4 [ create_bd_port -dir I gt_reset_tx_datapath_in_4 ]
  set gt_reset_rx_datapath_in_4 [ create_bd_port -dir I gt_reset_rx_datapath_in_4 ]
  set gt_tx_reset_done_out_4 [ create_bd_port -dir O gt_tx_reset_done_out_4 ]
  set gt_rx_reset_done_out_4 [ create_bd_port -dir O gt_rx_reset_done_out_4 ]
  set gt_reset_tx_datapath_in_5 [ create_bd_port -dir I gt_reset_tx_datapath_in_5 ]
  set gt_reset_rx_datapath_in_5 [ create_bd_port -dir I gt_reset_rx_datapath_in_5 ]
  set gt_tx_reset_done_out_5 [ create_bd_port -dir O gt_tx_reset_done_out_5 ]
  set gt_rx_reset_done_out_5 [ create_bd_port -dir O gt_rx_reset_done_out_5 ]
  set gt_reset_tx_datapath_in_6 [ create_bd_port -dir I gt_reset_tx_datapath_in_6 ]
  set gt_reset_rx_datapath_in_6 [ create_bd_port -dir I gt_reset_rx_datapath_in_6 ]
  set gt_tx_reset_done_out_6 [ create_bd_port -dir O gt_tx_reset_done_out_6 ]
  set gt_rx_reset_done_out_6 [ create_bd_port -dir O gt_rx_reset_done_out_6 ]
  set gt_reset_tx_datapath_in_7 [ create_bd_port -dir I gt_reset_tx_datapath_in_7 ]
  set gt_reset_rx_datapath_in_7 [ create_bd_port -dir I gt_reset_rx_datapath_in_7 ]
  set gt_tx_reset_done_out_7 [ create_bd_port -dir O gt_tx_reset_done_out_7 ]
  set gt_rx_reset_done_out_7 [ create_bd_port -dir O gt_rx_reset_done_out_7 ]
  set tx_core_clk [ create_bd_port -dir I -type clk -freq_hz 781250000 tx_core_clk ]
  set rx_core_clk [ create_bd_port -dir I -type clk -freq_hz 781250000 rx_core_clk ]
  set tx_serdes_clk [ create_bd_port -dir I -from 5 -to 0 -type gt_usrclk tx_serdes_clk ]
  set rx_serdes_clk [ create_bd_port -dir I -from 5 -to 0 -type gt_usrclk rx_serdes_clk ]
  set tx_alt_serdes_clk [ create_bd_port -dir I -from 5 -to 0 -type gt_usrclk tx_alt_serdes_clk ]
  set rx_alt_serdes_clk [ create_bd_port -dir I -from 5 -to 0 -type gt_usrclk rx_alt_serdes_clk ]
  set tx_flexif_clk [ create_bd_port -dir I -from 5 -to 0 -type clk tx_flexif_clk ]
  set rx_flexif_clk [ create_bd_port -dir I -from 5 -to 0 -type clk rx_flexif_clk ]
  set ts_clk [ create_bd_port -dir I -from 5 -to 0 -type clk ts_clk ]
  set tx_port_pm_tick [ create_bd_port -dir I -from 5 -to 0 tx_port_pm_tick ]
  set rx_port_pm_tick [ create_bd_port -dir I -from 5 -to 0 rx_port_pm_tick ]
  set axi4_lite_aclk [ create_bd_port -dir I -type clk axi4_lite_aclk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {axi4_lite} \
   CONFIG.ASSOCIATED_RESET {axi4_lite_aresetn} \
 ] $axi4_lite_aclk
  set axi4_lite_aresetn [ create_bd_port -dir I -type rst axi4_lite_aresetn ]
  set gt1_ch01_txmaincursor [ create_bd_port -dir I -from 6 -to 0 gt1_ch01_txmaincursor ]
  set gt1_ch01_txpostcursor [ create_bd_port -dir I -from 5 -to 0 gt1_ch01_txpostcursor ]
  set gt1_ch01_txprecursor [ create_bd_port -dir I -from 5 -to 0 gt1_ch01_txprecursor ]
  set gt1_ch01_txprecursor2 [ create_bd_port -dir I -from 5 -to 0 gt1_ch01_txprecursor2 ]
  set gt1_ch01_txprecursor3 [ create_bd_port -dir I -from 5 -to 0 gt1_ch01_txprecursor3 ]
  set gt1_ch23_txmaincursor [ create_bd_port -dir I -from 6 -to 0 gt1_ch23_txmaincursor ]
  set gt1_ch23_txpostcursor [ create_bd_port -dir I -from 5 -to 0 gt1_ch23_txpostcursor ]
  set gt1_ch23_txprecursor [ create_bd_port -dir I -from 5 -to 0 gt1_ch23_txprecursor ]
  set gt1_ch23_txprecursor2 [ create_bd_port -dir I -from 5 -to 0 gt1_ch23_txprecursor2 ]
  set gt1_ch23_txprecursor3 [ create_bd_port -dir I -from 5 -to 0 gt1_ch23_txprecursor3 ]
  set gt0_ch01_txmaincursor [ create_bd_port -dir I -from 6 -to 0 gt0_ch01_txmaincursor ]
  set gt0_ch01_txpostcursor [ create_bd_port -dir I -from 5 -to 0 gt0_ch01_txpostcursor ]
  set gt0_ch01_txprecursor [ create_bd_port -dir I -from 5 -to 0 gt0_ch01_txprecursor ]
  set gt0_ch01_txprecursor2 [ create_bd_port -dir I -from 5 -to 0 gt0_ch01_txprecursor2 ]
  set gt0_ch01_txprecursor3 [ create_bd_port -dir I -from 5 -to 0 gt0_ch01_txprecursor3 ]
  set gt0_ch23_txmaincursor [ create_bd_port -dir I -from 6 -to 0 gt0_ch23_txmaincursor ]
  set gt0_ch23_txpostcursor [ create_bd_port -dir I -from 5 -to 0 gt0_ch23_txpostcursor ]
  set gt0_ch23_txprecursor [ create_bd_port -dir I -from 5 -to 0 gt0_ch23_txprecursor ]
  set gt0_ch23_txprecursor2 [ create_bd_port -dir I -from 5 -to 0 gt0_ch23_txprecursor2 ]
  set gt0_ch23_txprecursor3 [ create_bd_port -dir I -from 5 -to 0 gt0_ch23_txprecursor3 ]

  # Create instance: dcmac_0_core, and set properties
  set dcmac_0_core [ create_bd_cell -type ip -vlnv xilinx.com:ip:dcmac:2.3 dcmac_0_core ]
  set_property -dict [list \
    CONFIG.DCMAC_CONFIGURATION_TYPE {Static Configuration} \
    CONFIG.DCMAC_DATA_PATH_INTERFACE_C0 {391MHz Upto 6 Ports} \
    CONFIG.DCMAC_LOCATION_C0 {DCMAC_X1Y3} \
    CONFIG.DCMAC_MODE_C0 {Coupled MAC+PCS} \
    CONFIG.FAST_SIM_MODE {0} \
    CONFIG.FEC_SLICE0_CFG_C0 {RS(544) CL119} \
    CONFIG.GT_PIPELINE_STAGES {0} \
    CONFIG.GT_REF_CLK_FREQ_C0 {156.25} \
    CONFIG.GT_TYPE_C0 {GTM} \
    CONFIG.MAC_PORT0_CONFIG_C0 {400GAUI-4} \
    CONFIG.MAC_PORT0_ENABLE_C0 {1} \
    CONFIG.MAC_PORT0_ENABLE_TIME_STAMPING_C0 {0} \
    CONFIG.MAC_PORT0_RX_FLOW_C0 {0} \
    CONFIG.MAC_PORT0_RX_STRIP_C0 {0} \
    CONFIG.MAC_PORT0_TX_FLOW_C0 {0} \
    CONFIG.MAC_PORT0_TX_INSERT_C0 {1} \
    CONFIG.MAC_PORT1_ENABLE_C0 {0} \
    CONFIG.MAC_PORT2_ENABLE_C0 {0} \
    CONFIG.MAC_PORT3_ENABLE_C0 {0} \
    CONFIG.MAC_PORT4_ENABLE_C0 {0} \
    CONFIG.MAC_PORT5_ENABLE_C0 {0} \
    CONFIG.NUM_GT_CHANNELS {8} \
    CONFIG.PHY_OPERATING_MODE_C0 {N/A} \
    CONFIG.PORT0_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT0_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT1_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT1_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT2_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT2_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT3_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT3_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT4_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT4_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT5_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT5_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.TIMESTAMP_CLK_PERIOD_NS {4.0000} \
  ] $dcmac_0_core


  # Create instance: dcmac_0_gt_wrapper
  create_hier_cell_dcmac_0_gt_wrapper [current_bd_instance .] dcmac_0_gt_wrapper

  # Create interface connections
  connect_bd_intf_net -intf_net AXI4_LITE_0_1 [get_bd_intf_ports axi4_lite] [get_bd_intf_pins dcmac_0_gt_wrapper/AXI4_LITE_0]
  connect_bd_intf_net -intf_net CLK_IN_D_0_1 [get_bd_intf_ports CLK_IN_D_0] [get_bd_intf_pins dcmac_0_gt_wrapper/CLK_IN_D_0]
  connect_bd_intf_net -intf_net CLK_IN_D_1_1 [get_bd_intf_ports CLK_IN_D_1] [get_bd_intf_pins dcmac_0_gt_wrapper/CLK_IN_D_1]
  connect_bd_intf_net -intf_net ctl_port_1 [get_bd_intf_ports ctl_port] [get_bd_intf_pins dcmac_0_core/ctl_port]
  connect_bd_intf_net -intf_net ctl_txrx_port0_1 [get_bd_intf_ports ctl_txrx_port0] [get_bd_intf_pins dcmac_0_core/ctl_txrx_port0]
  connect_bd_intf_net -intf_net ctl_txrx_port1_1 [get_bd_intf_ports ctl_txrx_port1] [get_bd_intf_pins dcmac_0_core/ctl_txrx_port1]
  connect_bd_intf_net -intf_net ctl_txrx_port2_1 [get_bd_intf_ports ctl_txrx_port2] [get_bd_intf_pins dcmac_0_core/ctl_txrx_port2]
  connect_bd_intf_net -intf_net ctl_txrx_port3_1 [get_bd_intf_ports ctl_txrx_port3] [get_bd_intf_pins dcmac_0_core/ctl_txrx_port3]
  connect_bd_intf_net -intf_net ctl_txrx_port4_1 [get_bd_intf_ports ctl_txrx_port4] [get_bd_intf_pins dcmac_0_core/ctl_txrx_port4]
  connect_bd_intf_net -intf_net ctl_txrx_port5_1 [get_bd_intf_ports ctl_txrx_port5] [get_bd_intf_pins dcmac_0_core/ctl_txrx_port5]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_0 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_0] [get_bd_intf_pins dcmac_0_gt_wrapper/RX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_1 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_1] [get_bd_intf_pins dcmac_0_gt_wrapper/RX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_2 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_2] [get_bd_intf_pins dcmac_0_gt_wrapper/RX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_3 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_3] [get_bd_intf_pins dcmac_0_gt_wrapper/RX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_4 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_4] [get_bd_intf_pins dcmac_0_gt_wrapper/RX0_GT_IP_Interface1]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_5 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_5] [get_bd_intf_pins dcmac_0_gt_wrapper/RX1_GT_IP_Interface1]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_6 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_6] [get_bd_intf_pins dcmac_0_gt_wrapper/RX2_GT_IP_Interface1]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_rx_serdes_interface_7 [get_bd_intf_pins dcmac_0_core/gtm_rx_serdes_interface_7] [get_bd_intf_pins dcmac_0_gt_wrapper/RX3_GT_IP_Interface1]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_0 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_0] [get_bd_intf_pins dcmac_0_gt_wrapper/TX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_1 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_1] [get_bd_intf_pins dcmac_0_gt_wrapper/TX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_2 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_2] [get_bd_intf_pins dcmac_0_gt_wrapper/TX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_3 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_3] [get_bd_intf_pins dcmac_0_gt_wrapper/TX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_4 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_4] [get_bd_intf_pins dcmac_0_gt_wrapper/TX0_GT_IP_Interface1]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_5 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_5] [get_bd_intf_pins dcmac_0_gt_wrapper/TX1_GT_IP_Interface1]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_6 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_6] [get_bd_intf_pins dcmac_0_gt_wrapper/TX2_GT_IP_Interface1]
  connect_bd_intf_net -intf_net dcmac_0_core_gtm_tx_serdes_interface_7 [get_bd_intf_pins dcmac_0_core/gtm_tx_serdes_interface_7] [get_bd_intf_pins dcmac_0_gt_wrapper/TX3_GT_IP_Interface1]
  connect_bd_intf_net -intf_net gt_quad_base_1_GT_Serial [get_bd_intf_pins dcmac_0_gt_wrapper/GT_Serial_1] [get_bd_intf_ports GT_Serial_1]
  connect_bd_intf_net -intf_net gt_quad_base_GT_Serial [get_bd_intf_pins dcmac_0_gt_wrapper/GT_Serial] [get_bd_intf_ports GT_Serial]
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_ports s_axi] [get_bd_intf_pins dcmac_0_core/s_axi]

  # Create port connections
  connect_bd_net -net apb3clk_quad_1 [get_bd_ports apb3clk_quad] [get_bd_pins dcmac_0_gt_wrapper/apb3clk_quad]
  connect_bd_net -net bufg_gt_odiv2_usrclk [get_bd_pins dcmac_0_gt_wrapper/IBUFDS_ODIV2] [get_bd_ports IBUFDS_ODIV2]
  connect_bd_net -net ch0_loopback_0_1 [get_bd_ports ch0_loopback_0] [get_bd_pins dcmac_0_gt_wrapper/ch0_loopback_0]
  connect_bd_net -net ch0_loopback_1_1 [get_bd_ports ch0_loopback_1] [get_bd_pins dcmac_0_gt_wrapper/ch0_loopback_1]
  connect_bd_net -net ch0_rxrate_0_1 [get_bd_ports ch0_rxrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch0_rxrate_0]
  connect_bd_net -net ch0_rxrate_1_1 [get_bd_ports ch0_rxrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch0_rxrate_1]
  connect_bd_net -net ch0_txrate_0_1 [get_bd_ports ch0_txrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch0_txrate_0]
  connect_bd_net -net ch0_txrate_1_1 [get_bd_ports ch0_txrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch0_txrate_1]
  connect_bd_net -net ch1_loopback_0_1 [get_bd_ports ch1_loopback_0] [get_bd_pins dcmac_0_gt_wrapper/ch1_loopback_0]
  connect_bd_net -net ch1_loopback_1_1 [get_bd_ports ch1_loopback_1] [get_bd_pins dcmac_0_gt_wrapper/ch1_loopback_1]
  connect_bd_net -net ch1_rxrate_0_1 [get_bd_ports ch1_rxrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch1_rxrate_0]
  connect_bd_net -net ch1_rxrate_1_1 [get_bd_ports ch1_rxrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch1_rxrate_1]
  connect_bd_net -net ch1_txrate_0_1 [get_bd_ports ch1_txrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch1_txrate_0]
  connect_bd_net -net ch1_txrate_1_1 [get_bd_ports ch1_txrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch1_txrate_1]
  connect_bd_net -net ch2_loopback_0_1 [get_bd_ports ch2_loopback_0] [get_bd_pins dcmac_0_gt_wrapper/ch2_loopback_0]
  connect_bd_net -net ch2_loopback_1_1 [get_bd_ports ch2_loopback_1] [get_bd_pins dcmac_0_gt_wrapper/ch2_loopback_1]
  connect_bd_net -net ch2_rxrate_0_1 [get_bd_ports ch2_rxrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch2_rxrate_0]
  connect_bd_net -net ch2_rxrate_1_1 [get_bd_ports ch2_rxrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch2_rxrate_1]
  connect_bd_net -net ch2_txrate_0_1 [get_bd_ports ch2_txrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch2_txrate_0]
  connect_bd_net -net ch2_txrate_1_1 [get_bd_ports ch2_txrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch2_txrate_1]
  connect_bd_net -net ch3_loopback_0_1 [get_bd_ports ch3_loopback_0] [get_bd_pins dcmac_0_gt_wrapper/ch3_loopback_0]
  connect_bd_net -net ch3_loopback_1_1 [get_bd_ports ch3_loopback_1] [get_bd_pins dcmac_0_gt_wrapper/ch3_loopback_1]
  connect_bd_net -net ch3_rxrate_0_1 [get_bd_ports ch3_rxrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch3_rxrate_0]
  connect_bd_net -net ch3_rxrate_1_1 [get_bd_ports ch3_rxrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch3_rxrate_1]
  connect_bd_net -net ch3_txrate_0_1 [get_bd_ports ch3_txrate_0] [get_bd_pins dcmac_0_gt_wrapper/ch3_txrate_0]
  connect_bd_net -net ch3_txrate_1_1 [get_bd_ports ch3_txrate_1] [get_bd_pins dcmac_0_gt_wrapper/ch3_txrate_1]
  connect_bd_net -net ctl_rsvd_in_1 [get_bd_ports ctl_rsvd_in] [get_bd_pins dcmac_0_core/ctl_rsvd_in]
  connect_bd_net -net dcmac_0_core_c0_stat_rx_corrected_lane_delay_0 [get_bd_pins dcmac_0_core/c0_stat_rx_corrected_lane_delay_0] [get_bd_ports c0_stat_rx_corrected_lane_delay_0]
  connect_bd_net -net dcmac_0_core_c0_stat_rx_corrected_lane_delay_1 [get_bd_pins dcmac_0_core/c0_stat_rx_corrected_lane_delay_1] [get_bd_ports c0_stat_rx_corrected_lane_delay_1]
  connect_bd_net -net dcmac_0_core_c0_stat_rx_corrected_lane_delay_2 [get_bd_pins dcmac_0_core/c0_stat_rx_corrected_lane_delay_2] [get_bd_ports c0_stat_rx_corrected_lane_delay_2]
  connect_bd_net -net dcmac_0_core_c0_stat_rx_corrected_lane_delay_3 [get_bd_pins dcmac_0_core/c0_stat_rx_corrected_lane_delay_3] [get_bd_ports c0_stat_rx_corrected_lane_delay_3]
  connect_bd_net -net dcmac_0_core_c0_stat_rx_corrected_lane_delay_valid [get_bd_pins dcmac_0_core/c0_stat_rx_corrected_lane_delay_valid] [get_bd_ports c0_stat_rx_corrected_lane_delay_valid]
  connect_bd_net -net dcmac_0_core_c1_stat_rx_corrected_lane_delay_0 [get_bd_pins dcmac_0_core/c1_stat_rx_corrected_lane_delay_0] [get_bd_ports c1_stat_rx_corrected_lane_delay_0]
  connect_bd_net -net dcmac_0_core_c1_stat_rx_corrected_lane_delay_1 [get_bd_pins dcmac_0_core/c1_stat_rx_corrected_lane_delay_1] [get_bd_ports c1_stat_rx_corrected_lane_delay_1]
  connect_bd_net -net dcmac_0_core_c1_stat_rx_corrected_lane_delay_2 [get_bd_pins dcmac_0_core/c1_stat_rx_corrected_lane_delay_2] [get_bd_ports c1_stat_rx_corrected_lane_delay_2]
  connect_bd_net -net dcmac_0_core_c1_stat_rx_corrected_lane_delay_3 [get_bd_pins dcmac_0_core/c1_stat_rx_corrected_lane_delay_3] [get_bd_ports c1_stat_rx_corrected_lane_delay_3]
  connect_bd_net -net dcmac_0_core_c1_stat_rx_corrected_lane_delay_valid [get_bd_pins dcmac_0_core/c1_stat_rx_corrected_lane_delay_valid] [get_bd_ports c1_stat_rx_corrected_lane_delay_valid]
  connect_bd_net -net dcmac_0_core_c2_stat_rx_corrected_lane_delay_0 [get_bd_pins dcmac_0_core/c2_stat_rx_corrected_lane_delay_0] [get_bd_ports c2_stat_rx_corrected_lane_delay_0]
  connect_bd_net -net dcmac_0_core_c2_stat_rx_corrected_lane_delay_1 [get_bd_pins dcmac_0_core/c2_stat_rx_corrected_lane_delay_1] [get_bd_ports c2_stat_rx_corrected_lane_delay_1]
  connect_bd_net -net dcmac_0_core_c2_stat_rx_corrected_lane_delay_2 [get_bd_pins dcmac_0_core/c2_stat_rx_corrected_lane_delay_2] [get_bd_ports c2_stat_rx_corrected_lane_delay_2]
  connect_bd_net -net dcmac_0_core_c2_stat_rx_corrected_lane_delay_3 [get_bd_pins dcmac_0_core/c2_stat_rx_corrected_lane_delay_3] [get_bd_ports c2_stat_rx_corrected_lane_delay_3]
  connect_bd_net -net dcmac_0_core_c2_stat_rx_corrected_lane_delay_valid [get_bd_pins dcmac_0_core/c2_stat_rx_corrected_lane_delay_valid] [get_bd_ports c2_stat_rx_corrected_lane_delay_valid]
  connect_bd_net -net dcmac_0_core_c3_stat_rx_corrected_lane_delay_0 [get_bd_pins dcmac_0_core/c3_stat_rx_corrected_lane_delay_0] [get_bd_ports c3_stat_rx_corrected_lane_delay_0]
  connect_bd_net -net dcmac_0_core_c3_stat_rx_corrected_lane_delay_1 [get_bd_pins dcmac_0_core/c3_stat_rx_corrected_lane_delay_1] [get_bd_ports c3_stat_rx_corrected_lane_delay_1]
  connect_bd_net -net dcmac_0_core_c3_stat_rx_corrected_lane_delay_2 [get_bd_pins dcmac_0_core/c3_stat_rx_corrected_lane_delay_2] [get_bd_ports c3_stat_rx_corrected_lane_delay_2]
  connect_bd_net -net dcmac_0_core_c3_stat_rx_corrected_lane_delay_3 [get_bd_pins dcmac_0_core/c3_stat_rx_corrected_lane_delay_3] [get_bd_ports c3_stat_rx_corrected_lane_delay_3]
  connect_bd_net -net dcmac_0_core_c3_stat_rx_corrected_lane_delay_valid [get_bd_pins dcmac_0_core/c3_stat_rx_corrected_lane_delay_valid] [get_bd_ports c3_stat_rx_corrected_lane_delay_valid]
  connect_bd_net -net dcmac_0_core_c4_stat_rx_corrected_lane_delay_0 [get_bd_pins dcmac_0_core/c4_stat_rx_corrected_lane_delay_0] [get_bd_ports c4_stat_rx_corrected_lane_delay_0]
  connect_bd_net -net dcmac_0_core_c4_stat_rx_corrected_lane_delay_1 [get_bd_pins dcmac_0_core/c4_stat_rx_corrected_lane_delay_1] [get_bd_ports c4_stat_rx_corrected_lane_delay_1]
  connect_bd_net -net dcmac_0_core_c4_stat_rx_corrected_lane_delay_2 [get_bd_pins dcmac_0_core/c4_stat_rx_corrected_lane_delay_2] [get_bd_ports c4_stat_rx_corrected_lane_delay_2]
  connect_bd_net -net dcmac_0_core_c4_stat_rx_corrected_lane_delay_3 [get_bd_pins dcmac_0_core/c4_stat_rx_corrected_lane_delay_3] [get_bd_ports c4_stat_rx_corrected_lane_delay_3]
  connect_bd_net -net dcmac_0_core_c4_stat_rx_corrected_lane_delay_valid [get_bd_pins dcmac_0_core/c4_stat_rx_corrected_lane_delay_valid] [get_bd_ports c4_stat_rx_corrected_lane_delay_valid]
  connect_bd_net -net dcmac_0_core_c5_stat_rx_corrected_lane_delay_0 [get_bd_pins dcmac_0_core/c5_stat_rx_corrected_lane_delay_0] [get_bd_ports c5_stat_rx_corrected_lane_delay_0]
  connect_bd_net -net dcmac_0_core_c5_stat_rx_corrected_lane_delay_1 [get_bd_pins dcmac_0_core/c5_stat_rx_corrected_lane_delay_1] [get_bd_ports c5_stat_rx_corrected_lane_delay_1]
  connect_bd_net -net dcmac_0_core_c5_stat_rx_corrected_lane_delay_2 [get_bd_pins dcmac_0_core/c5_stat_rx_corrected_lane_delay_2] [get_bd_ports c5_stat_rx_corrected_lane_delay_2]
  connect_bd_net -net dcmac_0_core_c5_stat_rx_corrected_lane_delay_3 [get_bd_pins dcmac_0_core/c5_stat_rx_corrected_lane_delay_3] [get_bd_ports c5_stat_rx_corrected_lane_delay_3]
  connect_bd_net -net dcmac_0_core_c5_stat_rx_corrected_lane_delay_valid [get_bd_pins dcmac_0_core/c5_stat_rx_corrected_lane_delay_valid] [get_bd_ports c5_stat_rx_corrected_lane_delay_valid]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_0 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_0] [get_bd_ports gt_rx_reset_done_out_0]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_1 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_1] [get_bd_ports gt_rx_reset_done_out_1]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_2 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_2] [get_bd_ports gt_rx_reset_done_out_2]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_3 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_3] [get_bd_ports gt_rx_reset_done_out_3]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_4 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_4] [get_bd_ports gt_rx_reset_done_out_4]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_5 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_5] [get_bd_ports gt_rx_reset_done_out_5]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_6 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_6] [get_bd_ports gt_rx_reset_done_out_6]
  connect_bd_net -net dcmac_0_core_gt_rx_reset_done_out_7 [get_bd_pins dcmac_0_core/gt_rx_reset_done_out_7] [get_bd_ports gt_rx_reset_done_out_7]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_0 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_0] [get_bd_ports gt_tx_reset_done_out_0]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_1 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_1] [get_bd_ports gt_tx_reset_done_out_1]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_2 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_2] [get_bd_ports gt_tx_reset_done_out_2]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_3 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_3] [get_bd_ports gt_tx_reset_done_out_3]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_4 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_4] [get_bd_ports gt_tx_reset_done_out_4]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_5 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_5] [get_bd_ports gt_tx_reset_done_out_5]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_6 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_6] [get_bd_ports gt_tx_reset_done_out_6]
  connect_bd_net -net dcmac_0_core_gt_tx_reset_done_out_7 [get_bd_pins dcmac_0_core/gt_tx_reset_done_out_7] [get_bd_ports gt_tx_reset_done_out_7]
  connect_bd_net -net dcmac_0_core_iloreset_out_0 [get_bd_pins dcmac_0_core/iloreset_out_0] [get_bd_pins dcmac_0_gt_wrapper/ch0_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_1 [get_bd_pins dcmac_0_core/iloreset_out_1] [get_bd_pins dcmac_0_gt_wrapper/ch1_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_2 [get_bd_pins dcmac_0_core/iloreset_out_2] [get_bd_pins dcmac_0_gt_wrapper/ch2_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_3 [get_bd_pins dcmac_0_core/iloreset_out_3] [get_bd_pins dcmac_0_gt_wrapper/ch3_iloreset]
  connect_bd_net -net dcmac_0_core_iloreset_out_4 [get_bd_pins dcmac_0_core/iloreset_out_4] [get_bd_pins dcmac_0_gt_wrapper/ch0_iloreset1]
  connect_bd_net -net dcmac_0_core_iloreset_out_5 [get_bd_pins dcmac_0_core/iloreset_out_5] [get_bd_pins dcmac_0_gt_wrapper/ch1_iloreset1]
  connect_bd_net -net dcmac_0_core_iloreset_out_6 [get_bd_pins dcmac_0_core/iloreset_out_6] [get_bd_pins dcmac_0_gt_wrapper/ch2_iloreset1]
  connect_bd_net -net dcmac_0_core_iloreset_out_7 [get_bd_pins dcmac_0_core/iloreset_out_7] [get_bd_pins dcmac_0_gt_wrapper/ch3_iloreset1]
  connect_bd_net -net dcmac_0_core_pllreset_out_0 [get_bd_pins dcmac_0_core/pllreset_out_0] [get_bd_pins dcmac_0_gt_wrapper/hsclk1_lcpllreset]
  connect_bd_net -net dcmac_0_core_pllreset_out_1 [get_bd_pins dcmac_0_core/pllreset_out_1] [get_bd_pins dcmac_0_gt_wrapper/hsclk0_rpllreset]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata0 [get_bd_pins dcmac_0_core/rx_axis_tdata0] [get_bd_ports rx_axis_tdata0]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata1 [get_bd_pins dcmac_0_core/rx_axis_tdata1] [get_bd_ports rx_axis_tdata1]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata2 [get_bd_pins dcmac_0_core/rx_axis_tdata2] [get_bd_ports rx_axis_tdata2]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata3 [get_bd_pins dcmac_0_core/rx_axis_tdata3] [get_bd_ports rx_axis_tdata3]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata4 [get_bd_pins dcmac_0_core/rx_axis_tdata4] [get_bd_ports rx_axis_tdata4]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata5 [get_bd_pins dcmac_0_core/rx_axis_tdata5] [get_bd_ports rx_axis_tdata5]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata6 [get_bd_pins dcmac_0_core/rx_axis_tdata6] [get_bd_ports rx_axis_tdata6]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata7 [get_bd_pins dcmac_0_core/rx_axis_tdata7] [get_bd_ports rx_axis_tdata7]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata8 [get_bd_pins dcmac_0_core/rx_axis_tdata8] [get_bd_ports rx_axis_tdata8]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata9 [get_bd_pins dcmac_0_core/rx_axis_tdata9] [get_bd_ports rx_axis_tdata9]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata10 [get_bd_pins dcmac_0_core/rx_axis_tdata10] [get_bd_ports rx_axis_tdata10]
  connect_bd_net -net dcmac_0_core_rx_axis_tdata11 [get_bd_pins dcmac_0_core/rx_axis_tdata11] [get_bd_ports rx_axis_tdata11]
  connect_bd_net -net dcmac_0_core_rx_axis_tid [get_bd_pins dcmac_0_core/rx_axis_tid] [get_bd_ports rx_axis_tid]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena0 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena0] [get_bd_ports rx_axis_tuser_ena0]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena1 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena1] [get_bd_ports rx_axis_tuser_ena1]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena2 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena2] [get_bd_ports rx_axis_tuser_ena2]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena3 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena3] [get_bd_ports rx_axis_tuser_ena3]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena4 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena4] [get_bd_ports rx_axis_tuser_ena4]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena5 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena5] [get_bd_ports rx_axis_tuser_ena5]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena6 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena6] [get_bd_ports rx_axis_tuser_ena6]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena7 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena7] [get_bd_ports rx_axis_tuser_ena7]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena8 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena8] [get_bd_ports rx_axis_tuser_ena8]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena9 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena9] [get_bd_ports rx_axis_tuser_ena9]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena10 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena10] [get_bd_ports rx_axis_tuser_ena10]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_ena11 [get_bd_pins dcmac_0_core/rx_axis_tuser_ena11] [get_bd_ports rx_axis_tuser_ena11]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop0 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop0] [get_bd_ports rx_axis_tuser_eop0]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop1 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop1] [get_bd_ports rx_axis_tuser_eop1]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop2 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop2] [get_bd_ports rx_axis_tuser_eop2]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop3 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop3] [get_bd_ports rx_axis_tuser_eop3]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop4 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop4] [get_bd_ports rx_axis_tuser_eop4]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop5 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop5] [get_bd_ports rx_axis_tuser_eop5]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop6 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop6] [get_bd_ports rx_axis_tuser_eop6]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop7 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop7] [get_bd_ports rx_axis_tuser_eop7]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop8 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop8] [get_bd_ports rx_axis_tuser_eop8]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop9 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop9] [get_bd_ports rx_axis_tuser_eop9]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop10 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop10] [get_bd_ports rx_axis_tuser_eop10]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_eop11 [get_bd_pins dcmac_0_core/rx_axis_tuser_eop11] [get_bd_ports rx_axis_tuser_eop11]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err0 [get_bd_pins dcmac_0_core/rx_axis_tuser_err0] [get_bd_ports rx_axis_tuser_err0]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err1 [get_bd_pins dcmac_0_core/rx_axis_tuser_err1] [get_bd_ports rx_axis_tuser_err1]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err2 [get_bd_pins dcmac_0_core/rx_axis_tuser_err2] [get_bd_ports rx_axis_tuser_err2]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err3 [get_bd_pins dcmac_0_core/rx_axis_tuser_err3] [get_bd_ports rx_axis_tuser_err3]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err4 [get_bd_pins dcmac_0_core/rx_axis_tuser_err4] [get_bd_ports rx_axis_tuser_err4]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err5 [get_bd_pins dcmac_0_core/rx_axis_tuser_err5] [get_bd_ports rx_axis_tuser_err5]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err6 [get_bd_pins dcmac_0_core/rx_axis_tuser_err6] [get_bd_ports rx_axis_tuser_err6]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err7 [get_bd_pins dcmac_0_core/rx_axis_tuser_err7] [get_bd_ports rx_axis_tuser_err7]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err8 [get_bd_pins dcmac_0_core/rx_axis_tuser_err8] [get_bd_ports rx_axis_tuser_err8]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err9 [get_bd_pins dcmac_0_core/rx_axis_tuser_err9] [get_bd_ports rx_axis_tuser_err9]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err10 [get_bd_pins dcmac_0_core/rx_axis_tuser_err10] [get_bd_ports rx_axis_tuser_err10]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_err11 [get_bd_pins dcmac_0_core/rx_axis_tuser_err11] [get_bd_ports rx_axis_tuser_err11]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty0 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty0] [get_bd_ports rx_axis_tuser_mty0]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty1 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty1] [get_bd_ports rx_axis_tuser_mty1]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty2 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty2] [get_bd_ports rx_axis_tuser_mty2]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty3 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty3] [get_bd_ports rx_axis_tuser_mty3]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty4 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty4] [get_bd_ports rx_axis_tuser_mty4]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty5 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty5] [get_bd_ports rx_axis_tuser_mty5]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty6 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty6] [get_bd_ports rx_axis_tuser_mty6]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty7 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty7] [get_bd_ports rx_axis_tuser_mty7]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty8 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty8] [get_bd_ports rx_axis_tuser_mty8]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty9 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty9] [get_bd_ports rx_axis_tuser_mty9]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty10 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty10] [get_bd_ports rx_axis_tuser_mty10]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_mty11 [get_bd_pins dcmac_0_core/rx_axis_tuser_mty11] [get_bd_ports rx_axis_tuser_mty11]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop0 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop0] [get_bd_ports rx_axis_tuser_sop0]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop1 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop1] [get_bd_ports rx_axis_tuser_sop1]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop2 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop2] [get_bd_ports rx_axis_tuser_sop2]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop3 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop3] [get_bd_ports rx_axis_tuser_sop3]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop4 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop4] [get_bd_ports rx_axis_tuser_sop4]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop5 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop5] [get_bd_ports rx_axis_tuser_sop5]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop6 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop6] [get_bd_ports rx_axis_tuser_sop6]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop7 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop7] [get_bd_ports rx_axis_tuser_sop7]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop8 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop8] [get_bd_ports rx_axis_tuser_sop8]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop9 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop9] [get_bd_ports rx_axis_tuser_sop9]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop10 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop10] [get_bd_ports rx_axis_tuser_sop10]
  connect_bd_net -net dcmac_0_core_rx_axis_tuser_sop11 [get_bd_pins dcmac_0_core/rx_axis_tuser_sop11] [get_bd_ports rx_axis_tuser_sop11]
  connect_bd_net -net dcmac_0_core_rx_axis_tvalid_0 [get_bd_pins dcmac_0_core/rx_axis_tvalid_0] [get_bd_ports rx_axis_tvalid_0]
  connect_bd_net -net dcmac_0_core_rx_axis_tvalid_1 [get_bd_pins dcmac_0_core/rx_axis_tvalid_1] [get_bd_ports rx_axis_tvalid_1]
  connect_bd_net -net dcmac_0_core_rx_axis_tvalid_2 [get_bd_pins dcmac_0_core/rx_axis_tvalid_2] [get_bd_ports rx_axis_tvalid_2]
  connect_bd_net -net dcmac_0_core_rx_axis_tvalid_3 [get_bd_pins dcmac_0_core/rx_axis_tvalid_3] [get_bd_ports rx_axis_tvalid_3]
  connect_bd_net -net dcmac_0_core_rx_axis_tvalid_4 [get_bd_pins dcmac_0_core/rx_axis_tvalid_4] [get_bd_ports rx_axis_tvalid_4]
  connect_bd_net -net dcmac_0_core_rx_axis_tvalid_5 [get_bd_pins dcmac_0_core/rx_axis_tvalid_5] [get_bd_ports rx_axis_tvalid_5]
  connect_bd_net -net dcmac_0_core_rx_clr_out_0 [get_bd_pins dcmac_0_core/rx_clr_out_0] [get_bd_pins dcmac_0_gt_wrapper/MBUFG_GT_CLR]
  connect_bd_net -net dcmac_0_core_rx_clrb_leaf_out_0 [get_bd_pins dcmac_0_core/rx_clrb_leaf_out_0] [get_bd_pins dcmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net dcmac_0_core_rx_lane_aligner_fill [get_bd_pins dcmac_0_core/rx_lane_aligner_fill] [get_bd_ports rx_lane_aligner_fill]
  connect_bd_net -net dcmac_0_core_rx_lane_aligner_fill_start [get_bd_pins dcmac_0_core/rx_lane_aligner_fill_start] [get_bd_ports rx_lane_aligner_fill_start]
  connect_bd_net -net dcmac_0_core_rx_lane_aligner_fill_valid [get_bd_pins dcmac_0_core/rx_lane_aligner_fill_valid] [get_bd_ports rx_lane_aligner_fill_valid]
  connect_bd_net -net dcmac_0_core_rx_pcs_tdm_stats_data [get_bd_pins dcmac_0_core/rx_pcs_tdm_stats_data] [get_bd_ports rx_pcs_tdm_stats_data]
  connect_bd_net -net dcmac_0_core_rx_pcs_tdm_stats_start [get_bd_pins dcmac_0_core/rx_pcs_tdm_stats_start] [get_bd_ports rx_pcs_tdm_stats_start]
  connect_bd_net -net dcmac_0_core_rx_pcs_tdm_stats_valid [get_bd_pins dcmac_0_core/rx_pcs_tdm_stats_valid] [get_bd_ports rx_pcs_tdm_stats_valid]
  connect_bd_net -net dcmac_0_core_rx_port_pm_rdy [get_bd_pins dcmac_0_core/rx_port_pm_rdy] [get_bd_ports rx_port_pm_rdy]
  connect_bd_net -net dcmac_0_core_rx_preambleout_0 [get_bd_pins dcmac_0_core/rx_preambleout_0] [get_bd_ports rx_preambleout_0]
  connect_bd_net -net dcmac_0_core_rx_preambleout_1 [get_bd_pins dcmac_0_core/rx_preambleout_1] [get_bd_ports rx_preambleout_1]
  connect_bd_net -net dcmac_0_core_rx_preambleout_2 [get_bd_pins dcmac_0_core/rx_preambleout_2] [get_bd_ports rx_preambleout_2]
  connect_bd_net -net dcmac_0_core_rx_preambleout_3 [get_bd_pins dcmac_0_core/rx_preambleout_3] [get_bd_ports rx_preambleout_3]
  connect_bd_net -net dcmac_0_core_rx_preambleout_4 [get_bd_pins dcmac_0_core/rx_preambleout_4] [get_bd_ports rx_preambleout_4]
  connect_bd_net -net dcmac_0_core_rx_preambleout_5 [get_bd_pins dcmac_0_core/rx_preambleout_5] [get_bd_ports rx_preambleout_5]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_restart_0 [get_bd_pins dcmac_0_core/rx_serdes_albuf_restart_0] [get_bd_ports rx_serdes_albuf_restart_0]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_restart_1 [get_bd_pins dcmac_0_core/rx_serdes_albuf_restart_1] [get_bd_ports rx_serdes_albuf_restart_1]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_restart_2 [get_bd_pins dcmac_0_core/rx_serdes_albuf_restart_2] [get_bd_ports rx_serdes_albuf_restart_2]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_restart_3 [get_bd_pins dcmac_0_core/rx_serdes_albuf_restart_3] [get_bd_ports rx_serdes_albuf_restart_3]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_restart_4 [get_bd_pins dcmac_0_core/rx_serdes_albuf_restart_4] [get_bd_ports rx_serdes_albuf_restart_4]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_restart_5 [get_bd_pins dcmac_0_core/rx_serdes_albuf_restart_5] [get_bd_ports rx_serdes_albuf_restart_5]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_0 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_0] [get_bd_ports rx_serdes_albuf_slip_0]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_1 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_1] [get_bd_ports rx_serdes_albuf_slip_1]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_2 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_2] [get_bd_ports rx_serdes_albuf_slip_2]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_3 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_3] [get_bd_ports rx_serdes_albuf_slip_3]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_4 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_4] [get_bd_ports rx_serdes_albuf_slip_4]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_5 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_5] [get_bd_ports rx_serdes_albuf_slip_5]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_6 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_6] [get_bd_ports rx_serdes_albuf_slip_6]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_7 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_7] [get_bd_ports rx_serdes_albuf_slip_7]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_8 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_8] [get_bd_ports rx_serdes_albuf_slip_8]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_9 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_9] [get_bd_ports rx_serdes_albuf_slip_9]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_10 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_10] [get_bd_ports rx_serdes_albuf_slip_10]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_11 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_11] [get_bd_ports rx_serdes_albuf_slip_11]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_12 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_12] [get_bd_ports rx_serdes_albuf_slip_12]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_13 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_13] [get_bd_ports rx_serdes_albuf_slip_13]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_14 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_14] [get_bd_ports rx_serdes_albuf_slip_14]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_15 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_15] [get_bd_ports rx_serdes_albuf_slip_15]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_16 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_16] [get_bd_ports rx_serdes_albuf_slip_16]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_17 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_17] [get_bd_ports rx_serdes_albuf_slip_17]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_18 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_18] [get_bd_ports rx_serdes_albuf_slip_18]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_19 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_19] [get_bd_ports rx_serdes_albuf_slip_19]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_20 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_20] [get_bd_ports rx_serdes_albuf_slip_20]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_21 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_21] [get_bd_ports rx_serdes_albuf_slip_21]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_22 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_22] [get_bd_ports rx_serdes_albuf_slip_22]
  connect_bd_net -net dcmac_0_core_rx_serdes_albuf_slip_23 [get_bd_pins dcmac_0_core/rx_serdes_albuf_slip_23] [get_bd_ports rx_serdes_albuf_slip_23]
  connect_bd_net -net dcmac_0_core_rx_serdes_fifo_flagout_0 [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagout_0] [get_bd_ports rx_serdes_fifo_flagout_0]
  connect_bd_net -net dcmac_0_core_rx_serdes_fifo_flagout_1 [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagout_1] [get_bd_ports rx_serdes_fifo_flagout_1]
  connect_bd_net -net dcmac_0_core_rx_serdes_fifo_flagout_2 [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagout_2] [get_bd_ports rx_serdes_fifo_flagout_2]
  connect_bd_net -net dcmac_0_core_rx_serdes_fifo_flagout_3 [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagout_3] [get_bd_ports rx_serdes_fifo_flagout_3]
  connect_bd_net -net dcmac_0_core_rx_serdes_fifo_flagout_4 [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagout_4] [get_bd_ports rx_serdes_fifo_flagout_4]
  connect_bd_net -net dcmac_0_core_rx_serdes_fifo_flagout_5 [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagout_5] [get_bd_ports rx_serdes_fifo_flagout_5]
  connect_bd_net -net dcmac_0_core_rx_tsmac_tdm_stats_data [get_bd_pins dcmac_0_core/rx_tsmac_tdm_stats_data] [get_bd_ports rx_tsmac_tdm_stats_data]
  connect_bd_net -net dcmac_0_core_rx_tsmac_tdm_stats_id [get_bd_pins dcmac_0_core/rx_tsmac_tdm_stats_id] [get_bd_ports rx_tsmac_tdm_stats_id]
  connect_bd_net -net dcmac_0_core_rx_tsmac_tdm_stats_valid [get_bd_pins dcmac_0_core/rx_tsmac_tdm_stats_valid] [get_bd_ports rx_tsmac_tdm_stats_valid]
  connect_bd_net -net dcmac_0_core_tx_all_channel_mac_pm_rdy [get_bd_pins dcmac_0_core/tx_all_channel_mac_pm_rdy] [get_bd_ports tx_all_channel_mac_pm_rdy]
  connect_bd_net -net dcmac_0_core_tx_axis_ch_status_id [get_bd_pins dcmac_0_core/tx_axis_ch_status_id] [get_bd_ports tx_axis_ch_status_id]
  connect_bd_net -net dcmac_0_core_tx_axis_ch_status_skip_req [get_bd_pins dcmac_0_core/tx_axis_ch_status_skip_req] [get_bd_ports tx_axis_ch_status_skip_req]
  connect_bd_net -net dcmac_0_core_tx_axis_ch_status_vld [get_bd_pins dcmac_0_core/tx_axis_ch_status_vld] [get_bd_ports tx_axis_ch_status_vld]
  connect_bd_net -net dcmac_0_core_tx_axis_id_req [get_bd_pins dcmac_0_core/tx_axis_id_req] [get_bd_ports tx_axis_id_req]
  connect_bd_net -net dcmac_0_core_tx_axis_id_req_vld [get_bd_pins dcmac_0_core/tx_axis_id_req_vld] [get_bd_ports tx_axis_id_req_vld]
  connect_bd_net -net dcmac_0_core_tx_axis_taf_0 [get_bd_pins dcmac_0_core/tx_axis_taf_0] [get_bd_ports tx_axis_taf_0]
  connect_bd_net -net dcmac_0_core_tx_axis_taf_1 [get_bd_pins dcmac_0_core/tx_axis_taf_1] [get_bd_ports tx_axis_taf_1]
  connect_bd_net -net dcmac_0_core_tx_axis_taf_2 [get_bd_pins dcmac_0_core/tx_axis_taf_2] [get_bd_ports tx_axis_taf_2]
  connect_bd_net -net dcmac_0_core_tx_axis_taf_3 [get_bd_pins dcmac_0_core/tx_axis_taf_3] [get_bd_ports tx_axis_taf_3]
  connect_bd_net -net dcmac_0_core_tx_axis_taf_4 [get_bd_pins dcmac_0_core/tx_axis_taf_4] [get_bd_ports tx_axis_taf_4]
  connect_bd_net -net dcmac_0_core_tx_axis_taf_5 [get_bd_pins dcmac_0_core/tx_axis_taf_5] [get_bd_ports tx_axis_taf_5]
  connect_bd_net -net dcmac_0_core_tx_axis_tready_0 [get_bd_pins dcmac_0_core/tx_axis_tready_0] [get_bd_ports tx_axis_tready_0]
  connect_bd_net -net dcmac_0_core_tx_axis_tready_1 [get_bd_pins dcmac_0_core/tx_axis_tready_1] [get_bd_ports tx_axis_tready_1]
  connect_bd_net -net dcmac_0_core_tx_axis_tready_2 [get_bd_pins dcmac_0_core/tx_axis_tready_2] [get_bd_ports tx_axis_tready_2]
  connect_bd_net -net dcmac_0_core_tx_axis_tready_3 [get_bd_pins dcmac_0_core/tx_axis_tready_3] [get_bd_ports tx_axis_tready_3]
  connect_bd_net -net dcmac_0_core_tx_axis_tready_4 [get_bd_pins dcmac_0_core/tx_axis_tready_4] [get_bd_ports tx_axis_tready_4]
  connect_bd_net -net dcmac_0_core_tx_axis_tready_5 [get_bd_pins dcmac_0_core/tx_axis_tready_5] [get_bd_ports tx_axis_tready_5]
  connect_bd_net -net dcmac_0_core_tx_clr_out_0 [get_bd_pins dcmac_0_core/tx_clr_out_0] [get_bd_pins dcmac_0_gt_wrapper/MBUFG_GT_CLR1]
  connect_bd_net -net dcmac_0_core_tx_clrb_leaf_out_0 [get_bd_pins dcmac_0_core/tx_clrb_leaf_out_0] [get_bd_pins dcmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF1]
  connect_bd_net -net dcmac_0_core_tx_pcs_tdm_stats_data [get_bd_pins dcmac_0_core/tx_pcs_tdm_stats_data] [get_bd_ports tx_pcs_tdm_stats_data]
  connect_bd_net -net dcmac_0_core_tx_pcs_tdm_stats_start [get_bd_pins dcmac_0_core/tx_pcs_tdm_stats_start] [get_bd_ports tx_pcs_tdm_stats_start]
  connect_bd_net -net dcmac_0_core_tx_pcs_tdm_stats_valid [get_bd_pins dcmac_0_core/tx_pcs_tdm_stats_valid] [get_bd_ports tx_pcs_tdm_stats_valid]
  connect_bd_net -net dcmac_0_core_tx_port_pm_rdy [get_bd_pins dcmac_0_core/tx_port_pm_rdy] [get_bd_ports tx_port_pm_rdy]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_0 [get_bd_pins dcmac_0_core/tx_serdes_is_am_0] [get_bd_ports tx_serdes_is_am_0]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_1 [get_bd_pins dcmac_0_core/tx_serdes_is_am_1] [get_bd_ports tx_serdes_is_am_1]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_2 [get_bd_pins dcmac_0_core/tx_serdes_is_am_2] [get_bd_ports tx_serdes_is_am_2]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_3 [get_bd_pins dcmac_0_core/tx_serdes_is_am_3] [get_bd_ports tx_serdes_is_am_3]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_4 [get_bd_pins dcmac_0_core/tx_serdes_is_am_4] [get_bd_ports tx_serdes_is_am_4]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_5 [get_bd_pins dcmac_0_core/tx_serdes_is_am_5] [get_bd_ports tx_serdes_is_am_5]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_prefifo_0 [get_bd_pins dcmac_0_core/tx_serdes_is_am_prefifo_0] [get_bd_ports tx_serdes_is_am_prefifo_0]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_prefifo_1 [get_bd_pins dcmac_0_core/tx_serdes_is_am_prefifo_1] [get_bd_ports tx_serdes_is_am_prefifo_1]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_prefifo_2 [get_bd_pins dcmac_0_core/tx_serdes_is_am_prefifo_2] [get_bd_ports tx_serdes_is_am_prefifo_2]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_prefifo_3 [get_bd_pins dcmac_0_core/tx_serdes_is_am_prefifo_3] [get_bd_ports tx_serdes_is_am_prefifo_3]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_prefifo_4 [get_bd_pins dcmac_0_core/tx_serdes_is_am_prefifo_4] [get_bd_ports tx_serdes_is_am_prefifo_4]
  connect_bd_net -net dcmac_0_core_tx_serdes_is_am_prefifo_5 [get_bd_pins dcmac_0_core/tx_serdes_is_am_prefifo_5] [get_bd_ports tx_serdes_is_am_prefifo_5]
  connect_bd_net -net dcmac_0_core_tx_tsmac_tdm_stats_data [get_bd_pins dcmac_0_core/tx_tsmac_tdm_stats_data] [get_bd_ports tx_tsmac_tdm_stats_data]
  connect_bd_net -net dcmac_0_core_tx_tsmac_tdm_stats_id [get_bd_pins dcmac_0_core/tx_tsmac_tdm_stats_id] [get_bd_ports tx_tsmac_tdm_stats_id]
  connect_bd_net -net dcmac_0_core_tx_tsmac_tdm_stats_valid [get_bd_pins dcmac_0_core/tx_tsmac_tdm_stats_valid] [get_bd_ports tx_tsmac_tdm_stats_valid]
  connect_bd_net -net gt0_ch01_txmaincursor_0_1 [get_bd_ports gt0_ch01_txmaincursor] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch01_txmaincursor]
  connect_bd_net -net gt0_ch01_txpostcursor_0_1 [get_bd_ports gt0_ch01_txpostcursor] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch01_txpostcursor]
  connect_bd_net -net gt0_ch01_txprecursor2_0_1 [get_bd_ports gt0_ch01_txprecursor2] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch01_txprecursor2]
  connect_bd_net -net gt0_ch01_txprecursor3_0_1 [get_bd_ports gt0_ch01_txprecursor3] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch01_txprecursor3]
  connect_bd_net -net gt0_ch01_txprecursor_0_1 [get_bd_ports gt0_ch01_txprecursor] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch01_txprecursor]
  connect_bd_net -net gt0_ch23_txmaincursor_0_1 [get_bd_ports gt0_ch23_txmaincursor] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch23_txmaincursor]
  connect_bd_net -net gt0_ch23_txpostcursor_0_1 [get_bd_ports gt0_ch23_txpostcursor] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch23_txpostcursor]
  connect_bd_net -net gt0_ch23_txprecursor2_0_1 [get_bd_ports gt0_ch23_txprecursor2] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch23_txprecursor2]
  connect_bd_net -net gt0_ch23_txprecursor3_0_1 [get_bd_ports gt0_ch23_txprecursor3] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch23_txprecursor3]
  connect_bd_net -net gt0_ch23_txprecursor_0_1 [get_bd_ports gt0_ch23_txprecursor] [get_bd_pins dcmac_0_gt_wrapper/gt0_ch23_txprecursor]
  connect_bd_net -net gt1_ch01_txmaincursor_0_1 [get_bd_ports gt1_ch01_txmaincursor] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch01_txmaincursor]
  connect_bd_net -net gt1_ch01_txpostcursor_0_1 [get_bd_ports gt1_ch01_txpostcursor] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch01_txpostcursor]
  connect_bd_net -net gt1_ch01_txprecursor2_0_1 [get_bd_ports gt1_ch01_txprecursor2] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch01_txprecursor2]
  connect_bd_net -net gt1_ch01_txprecursor3_0_1 [get_bd_ports gt1_ch01_txprecursor3] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch01_txprecursor3]
  connect_bd_net -net gt1_ch01_txprecursor_0_1 [get_bd_ports gt1_ch01_txprecursor] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch01_txprecursor]
  connect_bd_net -net gt1_ch23_txmaincursor_0_1 [get_bd_ports gt1_ch23_txmaincursor] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch23_txmaincursor]
  connect_bd_net -net gt1_ch23_txpostcursor_0_1 [get_bd_ports gt1_ch23_txpostcursor] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch23_txpostcursor]
  connect_bd_net -net gt1_ch23_txprecursor2_0_1 [get_bd_ports gt1_ch23_txprecursor2] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch23_txprecursor2]
  connect_bd_net -net gt1_ch23_txprecursor3_0_1 [get_bd_ports gt1_ch23_txprecursor3] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch23_txprecursor3]
  connect_bd_net -net gt1_ch23_txprecursor_0_1 [get_bd_ports gt1_ch23_txprecursor] [get_bd_pins dcmac_0_gt_wrapper/gt1_ch23_txprecursor]
  connect_bd_net -net gt_quad_base_1_ch0_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch0_iloresetdone1] [get_bd_pins dcmac_0_core/ilo_reset_done_4]
  connect_bd_net -net gt_quad_base_1_ch1_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch1_iloresetdone1] [get_bd_pins dcmac_0_core/ilo_reset_done_5]
  connect_bd_net -net gt_quad_base_1_ch2_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch2_iloresetdone1] [get_bd_pins dcmac_0_core/ilo_reset_done_6]
  connect_bd_net -net gt_quad_base_1_ch3_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch3_iloresetdone1] [get_bd_pins dcmac_0_core/ilo_reset_done_7]
  connect_bd_net -net gt_quad_base_1_gtpowergood [get_bd_pins dcmac_0_gt_wrapper/gtpowergood_1] [get_bd_ports gtpowergood_1]
  connect_bd_net -net gt_quad_base_1_hsclk0_lcplllock [get_bd_pins dcmac_0_gt_wrapper/hsclk0_lcplllock1] [get_bd_pins dcmac_0_core/plllock_in_1]
  connect_bd_net -net gt_quad_base_ch0_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch0_iloresetdone] [get_bd_pins dcmac_0_core/ilo_reset_done_0]
  connect_bd_net -net gt_quad_base_ch1_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch1_iloresetdone] [get_bd_pins dcmac_0_core/ilo_reset_done_1]
  connect_bd_net -net gt_quad_base_ch2_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch2_iloresetdone] [get_bd_pins dcmac_0_core/ilo_reset_done_2]
  connect_bd_net -net gt_quad_base_ch3_iloresetdone [get_bd_pins dcmac_0_gt_wrapper/ch3_iloresetdone] [get_bd_pins dcmac_0_core/ilo_reset_done_3]
  connect_bd_net -net gt_quad_base_gpo [get_bd_pins dcmac_0_gt_wrapper/gpo] [get_bd_ports gpo]
  connect_bd_net -net gt_quad_base_gtpowergood [get_bd_pins dcmac_0_gt_wrapper/gtpowergood_0] [get_bd_ports gtpowergood_0]
  connect_bd_net -net gt_quad_base_hsclk0_lcplllock [get_bd_pins dcmac_0_gt_wrapper/hsclk0_lcplllock] [get_bd_pins dcmac_0_core/plllock_in_0]
  connect_bd_net -net gt_reset_all_in_1 [get_bd_ports gt_reset_all_in] [get_bd_pins dcmac_0_core/gt_reset_all_in]
  connect_bd_net -net gt_reset_rx_datapath_in_0_1 [get_bd_ports gt_reset_rx_datapath_in_0] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_0]
  connect_bd_net -net gt_reset_rx_datapath_in_1_1 [get_bd_ports gt_reset_rx_datapath_in_1] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_1]
  connect_bd_net -net gt_reset_rx_datapath_in_2_1 [get_bd_ports gt_reset_rx_datapath_in_2] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_2]
  connect_bd_net -net gt_reset_rx_datapath_in_3_1 [get_bd_ports gt_reset_rx_datapath_in_3] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_3]
  connect_bd_net -net gt_reset_rx_datapath_in_4_1 [get_bd_ports gt_reset_rx_datapath_in_4] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_4]
  connect_bd_net -net gt_reset_rx_datapath_in_5_1 [get_bd_ports gt_reset_rx_datapath_in_5] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_5]
  connect_bd_net -net gt_reset_rx_datapath_in_6_1 [get_bd_ports gt_reset_rx_datapath_in_6] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_6]
  connect_bd_net -net gt_reset_rx_datapath_in_7_1 [get_bd_ports gt_reset_rx_datapath_in_7] [get_bd_pins dcmac_0_core/gt_reset_rx_datapath_in_7]
  connect_bd_net -net gt_reset_tx_datapath_in_0_1 [get_bd_ports gt_reset_tx_datapath_in_0] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_0]
  connect_bd_net -net gt_reset_tx_datapath_in_1_1 [get_bd_ports gt_reset_tx_datapath_in_1] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_1]
  connect_bd_net -net gt_reset_tx_datapath_in_2_1 [get_bd_ports gt_reset_tx_datapath_in_2] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_2]
  connect_bd_net -net gt_reset_tx_datapath_in_3_1 [get_bd_ports gt_reset_tx_datapath_in_3] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_3]
  connect_bd_net -net gt_reset_tx_datapath_in_4_1 [get_bd_ports gt_reset_tx_datapath_in_4] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_4]
  connect_bd_net -net gt_reset_tx_datapath_in_5_1 [get_bd_ports gt_reset_tx_datapath_in_5] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_5]
  connect_bd_net -net gt_reset_tx_datapath_in_6_1 [get_bd_ports gt_reset_tx_datapath_in_6] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_6]
  connect_bd_net -net gt_reset_tx_datapath_in_7_1 [get_bd_ports gt_reset_tx_datapath_in_7] [get_bd_pins dcmac_0_core/gt_reset_tx_datapath_in_7]
  connect_bd_net -net gt_rxcdrhold_1 [get_bd_ports gt_rxcdrhold] [get_bd_pins dcmac_0_gt_wrapper/gt_rxcdrhold]
  connect_bd_net -net gt_txmaincursor_1 [get_bd_ports gt_txmaincursor] [get_bd_pins dcmac_0_gt_wrapper/gt_txmaincursor]
  connect_bd_net -net gt_txpostcursor_1 [get_bd_ports gt_txpostcursor] [get_bd_pins dcmac_0_gt_wrapper/gt_txpostcursor]
  connect_bd_net -net gt_txprecursor_1 [get_bd_ports gt_txprecursor] [get_bd_pins dcmac_0_gt_wrapper/gt_txprecursor]
  connect_bd_net -net gtpowergood_in_1 [get_bd_ports gtpowergood_in] [get_bd_pins dcmac_0_core/gtpowergood_in]
  connect_bd_net -net rsvd_in_rx_mac_1 [get_bd_ports rsvd_in_rx_mac] [get_bd_pins dcmac_0_core/rsvd_in_rx_mac]
  connect_bd_net -net rsvd_in_rx_phy_1 [get_bd_ports rsvd_in_rx_phy] [get_bd_pins dcmac_0_core/rsvd_in_rx_phy]
  connect_bd_net -net rx_all_channel_mac_pm_tick_1 [get_bd_ports rx_all_channel_mac_pm_tick] [get_bd_pins dcmac_0_core/rx_all_channel_mac_pm_tick]
  connect_bd_net -net rx_alt_serdes_clk_1 [get_bd_ports rx_alt_serdes_clk] [get_bd_pins dcmac_0_core/rx_alt_serdes_clk]
  connect_bd_net -net rx_axi_clk_1 [get_bd_ports rx_axi_clk] [get_bd_pins dcmac_0_core/rx_axi_clk]
  connect_bd_net -net rx_channel_flush_1 [get_bd_ports rx_channel_flush] [get_bd_pins dcmac_0_core/rx_channel_flush]
  connect_bd_net -net rx_core_clk_1 [get_bd_ports rx_core_clk] [get_bd_pins dcmac_0_core/rx_core_clk]
  connect_bd_net -net rx_core_reset_1 [get_bd_ports rx_core_reset] [get_bd_pins dcmac_0_core/rx_core_reset]
  connect_bd_net -net rx_flexif_clk_1 [get_bd_ports rx_flexif_clk] [get_bd_pins dcmac_0_core/rx_flexif_clk]
  connect_bd_net -net rx_macif_clk_1 [get_bd_ports rx_macif_clk] [get_bd_pins dcmac_0_core/rx_macif_clk]
  connect_bd_net -net rx_port_pm_tick_1 [get_bd_ports rx_port_pm_tick] [get_bd_pins dcmac_0_core/rx_port_pm_tick]
  connect_bd_net -net rx_serdes_clk_1 [get_bd_ports rx_serdes_clk] [get_bd_pins dcmac_0_core/rx_serdes_clk]
  connect_bd_net -net rx_serdes_fifo_flagin_0_1 [get_bd_ports rx_serdes_fifo_flagin_0] [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagin_0]
  connect_bd_net -net rx_serdes_fifo_flagin_1_1 [get_bd_ports rx_serdes_fifo_flagin_1] [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagin_1]
  connect_bd_net -net rx_serdes_fifo_flagin_2_1 [get_bd_ports rx_serdes_fifo_flagin_2] [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagin_2]
  connect_bd_net -net rx_serdes_fifo_flagin_3_1 [get_bd_ports rx_serdes_fifo_flagin_3] [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagin_3]
  connect_bd_net -net rx_serdes_fifo_flagin_4_1 [get_bd_ports rx_serdes_fifo_flagin_4] [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagin_4]
  connect_bd_net -net rx_serdes_fifo_flagin_5_1 [get_bd_ports rx_serdes_fifo_flagin_5] [get_bd_pins dcmac_0_core/rx_serdes_fifo_flagin_5]
  connect_bd_net -net rx_serdes_reset_1 [get_bd_ports rx_serdes_reset] [get_bd_pins dcmac_0_core/rx_serdes_reset]
  connect_bd_net -net s_axi_aclk_0_1 [get_bd_ports axi4_lite_aclk] [get_bd_pins dcmac_0_gt_wrapper/s_axi_aclk_0]
  connect_bd_net -net s_axi_aclk_1 [get_bd_ports s_axi_aclk] [get_bd_pins dcmac_0_core/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_0_1 [get_bd_ports axi4_lite_aresetn] [get_bd_pins dcmac_0_gt_wrapper/s_axi_aresetn_0]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_ports s_axi_aresetn] [get_bd_pins dcmac_0_core/s_axi_aresetn] [get_bd_pins dcmac_0_gt_wrapper/s_axi_aresetn]
  connect_bd_net -net ts_clk_1 [get_bd_ports ts_clk] [get_bd_pins dcmac_0_core/ts_clk]
  connect_bd_net -net tx_all_channel_mac_pm_tick_1 [get_bd_ports tx_all_channel_mac_pm_tick] [get_bd_pins dcmac_0_core/tx_all_channel_mac_pm_tick]
  connect_bd_net -net tx_alt_serdes_clk_1 [get_bd_ports tx_alt_serdes_clk] [get_bd_pins dcmac_0_core/tx_alt_serdes_clk]
  connect_bd_net -net tx_axi_clk_1 [get_bd_ports tx_axi_clk] [get_bd_pins dcmac_0_core/tx_axi_clk]
  connect_bd_net -net tx_axis_tdata0_1 [get_bd_ports tx_axis_tdata0] [get_bd_pins dcmac_0_core/tx_axis_tdata0]
  connect_bd_net -net tx_axis_tdata10_1 [get_bd_ports tx_axis_tdata10] [get_bd_pins dcmac_0_core/tx_axis_tdata10]
  connect_bd_net -net tx_axis_tdata11_1 [get_bd_ports tx_axis_tdata11] [get_bd_pins dcmac_0_core/tx_axis_tdata11]
  connect_bd_net -net tx_axis_tdata1_1 [get_bd_ports tx_axis_tdata1] [get_bd_pins dcmac_0_core/tx_axis_tdata1]
  connect_bd_net -net tx_axis_tdata2_1 [get_bd_ports tx_axis_tdata2] [get_bd_pins dcmac_0_core/tx_axis_tdata2]
  connect_bd_net -net tx_axis_tdata3_1 [get_bd_ports tx_axis_tdata3] [get_bd_pins dcmac_0_core/tx_axis_tdata3]
  connect_bd_net -net tx_axis_tdata4_1 [get_bd_ports tx_axis_tdata4] [get_bd_pins dcmac_0_core/tx_axis_tdata4]
  connect_bd_net -net tx_axis_tdata5_1 [get_bd_ports tx_axis_tdata5] [get_bd_pins dcmac_0_core/tx_axis_tdata5]
  connect_bd_net -net tx_axis_tdata6_1 [get_bd_ports tx_axis_tdata6] [get_bd_pins dcmac_0_core/tx_axis_tdata6]
  connect_bd_net -net tx_axis_tdata7_1 [get_bd_ports tx_axis_tdata7] [get_bd_pins dcmac_0_core/tx_axis_tdata7]
  connect_bd_net -net tx_axis_tdata8_1 [get_bd_ports tx_axis_tdata8] [get_bd_pins dcmac_0_core/tx_axis_tdata8]
  connect_bd_net -net tx_axis_tdata9_1 [get_bd_ports tx_axis_tdata9] [get_bd_pins dcmac_0_core/tx_axis_tdata9]
  connect_bd_net -net tx_axis_tid_1 [get_bd_ports tx_axis_tid] [get_bd_pins dcmac_0_core/tx_axis_tid]
  connect_bd_net -net tx_axis_tuser_ena0_1 [get_bd_ports tx_axis_tuser_ena0] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena0]
  connect_bd_net -net tx_axis_tuser_ena10_1 [get_bd_ports tx_axis_tuser_ena10] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena10]
  connect_bd_net -net tx_axis_tuser_ena11_1 [get_bd_ports tx_axis_tuser_ena11] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena11]
  connect_bd_net -net tx_axis_tuser_ena1_1 [get_bd_ports tx_axis_tuser_ena1] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena1]
  connect_bd_net -net tx_axis_tuser_ena2_1 [get_bd_ports tx_axis_tuser_ena2] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena2]
  connect_bd_net -net tx_axis_tuser_ena3_1 [get_bd_ports tx_axis_tuser_ena3] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena3]
  connect_bd_net -net tx_axis_tuser_ena4_1 [get_bd_ports tx_axis_tuser_ena4] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena4]
  connect_bd_net -net tx_axis_tuser_ena5_1 [get_bd_ports tx_axis_tuser_ena5] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena5]
  connect_bd_net -net tx_axis_tuser_ena6_1 [get_bd_ports tx_axis_tuser_ena6] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena6]
  connect_bd_net -net tx_axis_tuser_ena7_1 [get_bd_ports tx_axis_tuser_ena7] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena7]
  connect_bd_net -net tx_axis_tuser_ena8_1 [get_bd_ports tx_axis_tuser_ena8] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena8]
  connect_bd_net -net tx_axis_tuser_ena9_1 [get_bd_ports tx_axis_tuser_ena9] [get_bd_pins dcmac_0_core/tx_axis_tuser_ena9]
  connect_bd_net -net tx_axis_tuser_eop0_1 [get_bd_ports tx_axis_tuser_eop0] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop0]
  connect_bd_net -net tx_axis_tuser_eop10_1 [get_bd_ports tx_axis_tuser_eop10] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop10]
  connect_bd_net -net tx_axis_tuser_eop11_1 [get_bd_ports tx_axis_tuser_eop11] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop11]
  connect_bd_net -net tx_axis_tuser_eop1_1 [get_bd_ports tx_axis_tuser_eop1] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop1]
  connect_bd_net -net tx_axis_tuser_eop2_1 [get_bd_ports tx_axis_tuser_eop2] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop2]
  connect_bd_net -net tx_axis_tuser_eop3_1 [get_bd_ports tx_axis_tuser_eop3] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop3]
  connect_bd_net -net tx_axis_tuser_eop4_1 [get_bd_ports tx_axis_tuser_eop4] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop4]
  connect_bd_net -net tx_axis_tuser_eop5_1 [get_bd_ports tx_axis_tuser_eop5] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop5]
  connect_bd_net -net tx_axis_tuser_eop6_1 [get_bd_ports tx_axis_tuser_eop6] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop6]
  connect_bd_net -net tx_axis_tuser_eop7_1 [get_bd_ports tx_axis_tuser_eop7] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop7]
  connect_bd_net -net tx_axis_tuser_eop8_1 [get_bd_ports tx_axis_tuser_eop8] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop8]
  connect_bd_net -net tx_axis_tuser_eop9_1 [get_bd_ports tx_axis_tuser_eop9] [get_bd_pins dcmac_0_core/tx_axis_tuser_eop9]
  connect_bd_net -net tx_axis_tuser_err0_1 [get_bd_ports tx_axis_tuser_err0] [get_bd_pins dcmac_0_core/tx_axis_tuser_err0]
  connect_bd_net -net tx_axis_tuser_err10_1 [get_bd_ports tx_axis_tuser_err10] [get_bd_pins dcmac_0_core/tx_axis_tuser_err10]
  connect_bd_net -net tx_axis_tuser_err11_1 [get_bd_ports tx_axis_tuser_err11] [get_bd_pins dcmac_0_core/tx_axis_tuser_err11]
  connect_bd_net -net tx_axis_tuser_err1_1 [get_bd_ports tx_axis_tuser_err1] [get_bd_pins dcmac_0_core/tx_axis_tuser_err1]
  connect_bd_net -net tx_axis_tuser_err2_1 [get_bd_ports tx_axis_tuser_err2] [get_bd_pins dcmac_0_core/tx_axis_tuser_err2]
  connect_bd_net -net tx_axis_tuser_err3_1 [get_bd_ports tx_axis_tuser_err3] [get_bd_pins dcmac_0_core/tx_axis_tuser_err3]
  connect_bd_net -net tx_axis_tuser_err4_1 [get_bd_ports tx_axis_tuser_err4] [get_bd_pins dcmac_0_core/tx_axis_tuser_err4]
  connect_bd_net -net tx_axis_tuser_err5_1 [get_bd_ports tx_axis_tuser_err5] [get_bd_pins dcmac_0_core/tx_axis_tuser_err5]
  connect_bd_net -net tx_axis_tuser_err6_1 [get_bd_ports tx_axis_tuser_err6] [get_bd_pins dcmac_0_core/tx_axis_tuser_err6]
  connect_bd_net -net tx_axis_tuser_err7_1 [get_bd_ports tx_axis_tuser_err7] [get_bd_pins dcmac_0_core/tx_axis_tuser_err7]
  connect_bd_net -net tx_axis_tuser_err8_1 [get_bd_ports tx_axis_tuser_err8] [get_bd_pins dcmac_0_core/tx_axis_tuser_err8]
  connect_bd_net -net tx_axis_tuser_err9_1 [get_bd_ports tx_axis_tuser_err9] [get_bd_pins dcmac_0_core/tx_axis_tuser_err9]
  connect_bd_net -net tx_axis_tuser_mty0_1 [get_bd_ports tx_axis_tuser_mty0] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty0]
  connect_bd_net -net tx_axis_tuser_mty10_1 [get_bd_ports tx_axis_tuser_mty10] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty10]
  connect_bd_net -net tx_axis_tuser_mty11_1 [get_bd_ports tx_axis_tuser_mty11] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty11]
  connect_bd_net -net tx_axis_tuser_mty1_1 [get_bd_ports tx_axis_tuser_mty1] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty1]
  connect_bd_net -net tx_axis_tuser_mty2_1 [get_bd_ports tx_axis_tuser_mty2] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty2]
  connect_bd_net -net tx_axis_tuser_mty3_1 [get_bd_ports tx_axis_tuser_mty3] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty3]
  connect_bd_net -net tx_axis_tuser_mty4_1 [get_bd_ports tx_axis_tuser_mty4] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty4]
  connect_bd_net -net tx_axis_tuser_mty5_1 [get_bd_ports tx_axis_tuser_mty5] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty5]
  connect_bd_net -net tx_axis_tuser_mty6_1 [get_bd_ports tx_axis_tuser_mty6] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty6]
  connect_bd_net -net tx_axis_tuser_mty7_1 [get_bd_ports tx_axis_tuser_mty7] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty7]
  connect_bd_net -net tx_axis_tuser_mty8_1 [get_bd_ports tx_axis_tuser_mty8] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty8]
  connect_bd_net -net tx_axis_tuser_mty9_1 [get_bd_ports tx_axis_tuser_mty9] [get_bd_pins dcmac_0_core/tx_axis_tuser_mty9]
  connect_bd_net -net tx_axis_tuser_skip_response_1 [get_bd_ports tx_axis_tuser_skip_response] [get_bd_pins dcmac_0_core/tx_axis_tuser_skip_response]
  connect_bd_net -net tx_axis_tuser_sop0_1 [get_bd_ports tx_axis_tuser_sop0] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop0]
  connect_bd_net -net tx_axis_tuser_sop10_1 [get_bd_ports tx_axis_tuser_sop10] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop10]
  connect_bd_net -net tx_axis_tuser_sop11_1 [get_bd_ports tx_axis_tuser_sop11] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop11]
  connect_bd_net -net tx_axis_tuser_sop1_1 [get_bd_ports tx_axis_tuser_sop1] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop1]
  connect_bd_net -net tx_axis_tuser_sop2_1 [get_bd_ports tx_axis_tuser_sop2] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop2]
  connect_bd_net -net tx_axis_tuser_sop3_1 [get_bd_ports tx_axis_tuser_sop3] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop3]
  connect_bd_net -net tx_axis_tuser_sop4_1 [get_bd_ports tx_axis_tuser_sop4] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop4]
  connect_bd_net -net tx_axis_tuser_sop5_1 [get_bd_ports tx_axis_tuser_sop5] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop5]
  connect_bd_net -net tx_axis_tuser_sop6_1 [get_bd_ports tx_axis_tuser_sop6] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop6]
  connect_bd_net -net tx_axis_tuser_sop7_1 [get_bd_ports tx_axis_tuser_sop7] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop7]
  connect_bd_net -net tx_axis_tuser_sop8_1 [get_bd_ports tx_axis_tuser_sop8] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop8]
  connect_bd_net -net tx_axis_tuser_sop9_1 [get_bd_ports tx_axis_tuser_sop9] [get_bd_pins dcmac_0_core/tx_axis_tuser_sop9]
  connect_bd_net -net tx_axis_tvalid_0_1 [get_bd_ports tx_axis_tvalid_0] [get_bd_pins dcmac_0_core/tx_axis_tvalid_0]
  connect_bd_net -net tx_axis_tvalid_1_1 [get_bd_ports tx_axis_tvalid_1] [get_bd_pins dcmac_0_core/tx_axis_tvalid_1]
  connect_bd_net -net tx_axis_tvalid_2_1 [get_bd_ports tx_axis_tvalid_2] [get_bd_pins dcmac_0_core/tx_axis_tvalid_2]
  connect_bd_net -net tx_axis_tvalid_3_1 [get_bd_ports tx_axis_tvalid_3] [get_bd_pins dcmac_0_core/tx_axis_tvalid_3]
  connect_bd_net -net tx_axis_tvalid_4_1 [get_bd_ports tx_axis_tvalid_4] [get_bd_pins dcmac_0_core/tx_axis_tvalid_4]
  connect_bd_net -net tx_axis_tvalid_5_1 [get_bd_ports tx_axis_tvalid_5] [get_bd_pins dcmac_0_core/tx_axis_tvalid_5]
  connect_bd_net -net tx_channel_flush_1 [get_bd_ports tx_channel_flush] [get_bd_pins dcmac_0_core/tx_channel_flush]
  connect_bd_net -net tx_core_clk_1 [get_bd_ports tx_core_clk] [get_bd_pins dcmac_0_core/tx_core_clk]
  connect_bd_net -net tx_core_reset_1 [get_bd_ports tx_core_reset] [get_bd_pins dcmac_0_core/tx_core_reset]
  connect_bd_net -net tx_flexif_clk_1 [get_bd_ports tx_flexif_clk] [get_bd_pins dcmac_0_core/tx_flexif_clk]
  connect_bd_net -net tx_macif_clk_1 [get_bd_ports tx_macif_clk] [get_bd_pins dcmac_0_core/tx_macif_clk]
  connect_bd_net -net tx_port_pm_tick_1 [get_bd_ports tx_port_pm_tick] [get_bd_pins dcmac_0_core/tx_port_pm_tick]
  connect_bd_net -net tx_preamblein_0_1 [get_bd_ports tx_preamblein_0] [get_bd_pins dcmac_0_core/tx_preamblein_0]
  connect_bd_net -net tx_preamblein_1_1 [get_bd_ports tx_preamblein_1] [get_bd_pins dcmac_0_core/tx_preamblein_1]
  connect_bd_net -net tx_preamblein_2_1 [get_bd_ports tx_preamblein_2] [get_bd_pins dcmac_0_core/tx_preamblein_2]
  connect_bd_net -net tx_preamblein_3_1 [get_bd_ports tx_preamblein_3] [get_bd_pins dcmac_0_core/tx_preamblein_3]
  connect_bd_net -net tx_preamblein_4_1 [get_bd_ports tx_preamblein_4] [get_bd_pins dcmac_0_core/tx_preamblein_4]
  connect_bd_net -net tx_preamblein_5_1 [get_bd_ports tx_preamblein_5] [get_bd_pins dcmac_0_core/tx_preamblein_5]
  connect_bd_net -net tx_serdes_clk_1 [get_bd_ports tx_serdes_clk] [get_bd_pins dcmac_0_core/tx_serdes_clk]
  connect_bd_net -net tx_serdes_reset_1 [get_bd_ports tx_serdes_reset] [get_bd_pins dcmac_0_core/tx_serdes_reset]
  connect_bd_net -net util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 [get_bd_pins dcmac_0_gt_wrapper/ch0_rx_usr_clk_0] [get_bd_ports ch0_rx_usr_clk_0]
  connect_bd_net -net util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 [get_bd_pins dcmac_0_gt_wrapper/ch0_rx_usr_clk2_0] [get_bd_ports ch0_rx_usr_clk2_0]
  connect_bd_net -net util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 [get_bd_pins dcmac_0_gt_wrapper/ch0_tx_usr_clk_0] [get_bd_ports ch0_tx_usr_clk_0]
  connect_bd_net -net util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 [get_bd_pins dcmac_0_gt_wrapper/ch0_tx_usr_clk2_0] [get_bd_ports ch0_tx_usr_clk2_0]

  # Create address segments
  assign_bd_address -offset 0xA4C40000 -range 0x00040000 -target_address_space [get_bd_addr_spaces axi4_lite] [get_bd_addr_segs dcmac_0_gt_wrapper/gt_quad_base_1/APB3_INTF/Reg] -force
  assign_bd_address -offset 0xA4C00000 -range 0x00040000 -target_address_space [get_bd_addr_spaces axi4_lite] [get_bd_addr_segs dcmac_0_gt_wrapper/gt_quad_base/APB3_INTF/Reg] -force
  assign_bd_address -offset 0xA4000000 -range 0x00100000 -target_address_space [get_bd_addr_spaces s_axi] [get_bd_addr_segs dcmac_0_core/s_axi/Reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.559554",
   "Default View_TopLeft":"-631,593",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GT_Serial -pg 1 -lvl 3 -x 8500 -y 480 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 3 -x 8500 -y 500 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x -250 -y 60 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x -250 -y 80 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x -250 -y 1990 -defaultsOSRD
preplace port ctl_txrx_port0 -pg 1 -lvl 0 -x -250 -y 2010 -defaultsOSRD
preplace port ctl_txrx_port1 -pg 1 -lvl 0 -x -250 -y 2030 -defaultsOSRD
preplace port ctl_txrx_port2 -pg 1 -lvl 0 -x -250 -y 2050 -defaultsOSRD
preplace port ctl_txrx_port3 -pg 1 -lvl 0 -x -250 -y 2070 -defaultsOSRD
preplace port ctl_txrx_port4 -pg 1 -lvl 0 -x -250 -y 2090 -defaultsOSRD
preplace port ctl_txrx_port5 -pg 1 -lvl 0 -x -250 -y 2110 -defaultsOSRD
preplace port ctl_port -pg 1 -lvl 0 -x -250 -y 2130 -defaultsOSRD
preplace port axi4_lite -pg 1 -lvl 0 -x -250 -y 410 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x -250 -y 600 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x -250 -y 4250 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x -250 -y 2290 -defaultsOSRD
preplace port port-id_tx_core_reset -pg 1 -lvl 0 -x -250 -y 4310 -defaultsOSRD
preplace port port-id_rx_core_reset -pg 1 -lvl 0 -x -250 -y 2370 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x -250 -y 2410 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x -250 -y 4350 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x -250 -y 2150 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x -250 -y 2170 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 3 -x 8500 -y 740 -defaultsOSRD
preplace port port-id_gt_rxcdrhold -pg 1 -lvl 0 -x -250 -y 260 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 3 -x 8500 -y 620 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 3 -x 8500 -y 780 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x -250 -y 2910 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x -250 -y 2930 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena2 -pg 1 -lvl 0 -x -250 -y 2950 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena3 -pg 1 -lvl 0 -x -250 -y 2970 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena4 -pg 1 -lvl 0 -x -250 -y 2990 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena5 -pg 1 -lvl 0 -x -250 -y 3010 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena6 -pg 1 -lvl 0 -x -250 -y 3030 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena7 -pg 1 -lvl 0 -x -250 -y 3050 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena8 -pg 1 -lvl 0 -x -250 -y 3070 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena9 -pg 1 -lvl 0 -x -250 -y 3090 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena10 -pg 1 -lvl 0 -x -250 -y 3110 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena11 -pg 1 -lvl 0 -x -250 -y 3130 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x -250 -y 3150 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x -250 -y 3170 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop2 -pg 1 -lvl 0 -x -250 -y 3190 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop3 -pg 1 -lvl 0 -x -250 -y 3210 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop4 -pg 1 -lvl 0 -x -250 -y 3230 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop5 -pg 1 -lvl 0 -x -250 -y 3250 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop6 -pg 1 -lvl 0 -x -250 -y 3270 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop7 -pg 1 -lvl 0 -x -250 -y 3290 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop8 -pg 1 -lvl 0 -x -250 -y 3310 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop9 -pg 1 -lvl 0 -x -250 -y 3330 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop10 -pg 1 -lvl 0 -x -250 -y 3350 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop11 -pg 1 -lvl 0 -x -250 -y 3370 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x -250 -y 3390 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x -250 -y 3410 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err2 -pg 1 -lvl 0 -x -250 -y 3430 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err3 -pg 1 -lvl 0 -x -250 -y 3450 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err4 -pg 1 -lvl 0 -x -250 -y 3470 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err5 -pg 1 -lvl 0 -x -250 -y 3490 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err6 -pg 1 -lvl 0 -x -250 -y 3510 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err7 -pg 1 -lvl 0 -x -250 -y 3530 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err8 -pg 1 -lvl 0 -x -250 -y 3550 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err9 -pg 1 -lvl 0 -x -250 -y 3570 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err10 -pg 1 -lvl 0 -x -250 -y 3590 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err11 -pg 1 -lvl 0 -x -250 -y 3610 -defaultsOSRD
preplace port port-id_tx_axis_tuser_skip_response -pg 1 -lvl 0 -x -250 -y 3870 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x -250 -y 3890 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x -250 -y 3910 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop2 -pg 1 -lvl 0 -x -250 -y 3930 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop3 -pg 1 -lvl 0 -x -250 -y 3950 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop4 -pg 1 -lvl 0 -x -250 -y 3970 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop5 -pg 1 -lvl 0 -x -250 -y 3990 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop6 -pg 1 -lvl 0 -x -250 -y 4010 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop7 -pg 1 -lvl 0 -x -250 -y 4030 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop8 -pg 1 -lvl 0 -x -250 -y 4050 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop9 -pg 1 -lvl 0 -x -250 -y 4070 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop10 -pg 1 -lvl 0 -x -250 -y 4090 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop11 -pg 1 -lvl 0 -x -250 -y 4110 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x -250 -y 4130 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x -250 -y 4150 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_2 -pg 1 -lvl 0 -x -250 -y 4170 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_3 -pg 1 -lvl 0 -x -250 -y 4190 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_4 -pg 1 -lvl 0 -x -250 -y 4210 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_5 -pg 1 -lvl 0 -x -250 -y 4230 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x -250 -y 4570 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x -250 -y 4550 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 3 -x 8500 -y 1470 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 3 -x 8500 -y 1490 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena2 -pg 1 -lvl 3 -x 8500 -y 1510 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena3 -pg 1 -lvl 3 -x 8500 -y 1530 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena4 -pg 1 -lvl 3 -x 8500 -y 1550 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena5 -pg 1 -lvl 3 -x 8500 -y 1570 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena6 -pg 1 -lvl 3 -x 8500 -y 1590 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena7 -pg 1 -lvl 3 -x 8500 -y 1610 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena8 -pg 1 -lvl 3 -x 8500 -y 1630 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena9 -pg 1 -lvl 3 -x 8500 -y 1650 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena10 -pg 1 -lvl 3 -x 8500 -y 1670 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena11 -pg 1 -lvl 3 -x 8500 -y 1690 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 3 -x 8500 -y 1710 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 3 -x 8500 -y 1730 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop2 -pg 1 -lvl 3 -x 8500 -y 1750 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop3 -pg 1 -lvl 3 -x 8500 -y 1770 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop4 -pg 1 -lvl 3 -x 8500 -y 1790 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop5 -pg 1 -lvl 3 -x 8500 -y 1810 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop6 -pg 1 -lvl 3 -x 8500 -y 1830 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop7 -pg 1 -lvl 3 -x 8500 -y 1850 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop8 -pg 1 -lvl 3 -x 8500 -y 1870 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop9 -pg 1 -lvl 3 -x 8500 -y 1890 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop10 -pg 1 -lvl 3 -x 8500 -y 1910 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop11 -pg 1 -lvl 3 -x 8500 -y 1930 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 3 -x 8500 -y 1950 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 3 -x 8500 -y 1970 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err2 -pg 1 -lvl 3 -x 8500 -y 1990 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err3 -pg 1 -lvl 3 -x 8500 -y 2010 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err4 -pg 1 -lvl 3 -x 8500 -y 2030 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err5 -pg 1 -lvl 3 -x 8500 -y 2050 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err6 -pg 1 -lvl 3 -x 8500 -y 2070 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err7 -pg 1 -lvl 3 -x 8500 -y 2090 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err8 -pg 1 -lvl 3 -x 8500 -y 2110 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err9 -pg 1 -lvl 3 -x 8500 -y 2130 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err10 -pg 1 -lvl 3 -x 8500 -y 2150 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err11 -pg 1 -lvl 3 -x 8500 -y 2170 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 3 -x 8500 -y 2430 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 3 -x 8500 -y 2450 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop2 -pg 1 -lvl 3 -x 8500 -y 2470 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop3 -pg 1 -lvl 3 -x 8500 -y 2490 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop4 -pg 1 -lvl 3 -x 8500 -y 2510 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop5 -pg 1 -lvl 3 -x 8500 -y 2530 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop6 -pg 1 -lvl 3 -x 8500 -y 2550 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop7 -pg 1 -lvl 3 -x 8500 -y 2570 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop8 -pg 1 -lvl 3 -x 8500 -y 2590 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop9 -pg 1 -lvl 3 -x 8500 -y 2610 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop10 -pg 1 -lvl 3 -x 8500 -y 2630 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop11 -pg 1 -lvl 3 -x 8500 -y 2650 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 3 -x 8500 -y 2670 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 3 -x 8500 -y 2690 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_2 -pg 1 -lvl 3 -x 8500 -y 2710 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_3 -pg 1 -lvl 3 -x 8500 -y 2730 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_4 -pg 1 -lvl 3 -x 8500 -y 2750 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_5 -pg 1 -lvl 3 -x 8500 -y 2770 -defaultsOSRD
preplace port port-id_tx_axis_id_req_vld -pg 1 -lvl 3 -x 8500 -y 4530 -defaultsOSRD
preplace port port-id_tx_axis_ch_status_vld -pg 1 -lvl 3 -x 8500 -y 4490 -defaultsOSRD
preplace port port-id_tx_axis_ch_status_skip_req -pg 1 -lvl 3 -x 8500 -y 4470 -defaultsOSRD
preplace port port-id_tx_axis_taf_0 -pg 1 -lvl 3 -x 8500 -y 4550 -defaultsOSRD
preplace port port-id_tx_axis_taf_1 -pg 1 -lvl 3 -x 8500 -y 4570 -defaultsOSRD
preplace port port-id_tx_axis_taf_2 -pg 1 -lvl 3 -x 8500 -y 4590 -defaultsOSRD
preplace port port-id_tx_axis_taf_3 -pg 1 -lvl 3 -x 8500 -y 4610 -defaultsOSRD
preplace port port-id_tx_axis_taf_4 -pg 1 -lvl 3 -x 8500 -y 4630 -defaultsOSRD
preplace port port-id_tx_axis_taf_5 -pg 1 -lvl 3 -x 8500 -y 4650 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 3 -x 8500 -y 4670 -defaultsOSRD
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 3 -x 8500 -y 4690 -defaultsOSRD
preplace port port-id_tx_axis_tready_2 -pg 1 -lvl 3 -x 8500 -y 4710 -defaultsOSRD
preplace port port-id_tx_axis_tready_3 -pg 1 -lvl 3 -x 8500 -y 4730 -defaultsOSRD
preplace port port-id_tx_axis_tready_4 -pg 1 -lvl 3 -x 8500 -y 4750 -defaultsOSRD
preplace port port-id_tx_axis_tready_5 -pg 1 -lvl 3 -x 8500 -y 4770 -defaultsOSRD
preplace port port-id_rx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x -250 -y 2250 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_0 -pg 1 -lvl 0 -x -250 -y 2450 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_1 -pg 1 -lvl 0 -x -250 -y 2470 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_2 -pg 1 -lvl 0 -x -250 -y 2490 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_3 -pg 1 -lvl 0 -x -250 -y 2510 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_4 -pg 1 -lvl 0 -x -250 -y 2530 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_5 -pg 1 -lvl 0 -x -250 -y 2550 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x -250 -y 2610 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_start -pg 1 -lvl 3 -x 8500 -y 2810 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_valid -pg 1 -lvl 3 -x 8500 -y 2830 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 8500 -y 2870 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 8500 -y 2890 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_0 -pg 1 -lvl 3 -x 8500 -y 3050 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_1 -pg 1 -lvl 3 -x 8500 -y 3070 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_2 -pg 1 -lvl 3 -x 8500 -y 3090 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_3 -pg 1 -lvl 3 -x 8500 -y 3110 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_4 -pg 1 -lvl 3 -x 8500 -y 3130 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_5 -pg 1 -lvl 3 -x 8500 -y 3150 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_0 -pg 1 -lvl 3 -x 8500 -y 3170 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_1 -pg 1 -lvl 3 -x 8500 -y 3190 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_2 -pg 1 -lvl 3 -x 8500 -y 3210 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_3 -pg 1 -lvl 3 -x 8500 -y 3230 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_4 -pg 1 -lvl 3 -x 8500 -y 3250 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_5 -pg 1 -lvl 3 -x 8500 -y 3270 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_6 -pg 1 -lvl 3 -x 8500 -y 3290 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_7 -pg 1 -lvl 3 -x 8500 -y 3310 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_8 -pg 1 -lvl 3 -x 8500 -y 3330 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_9 -pg 1 -lvl 3 -x 8500 -y 3350 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_10 -pg 1 -lvl 3 -x 8500 -y 3370 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_11 -pg 1 -lvl 3 -x 8500 -y 3390 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_12 -pg 1 -lvl 3 -x 8500 -y 3410 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_13 -pg 1 -lvl 3 -x 8500 -y 3430 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_14 -pg 1 -lvl 3 -x 8500 -y 3450 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_15 -pg 1 -lvl 3 -x 8500 -y 3470 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_16 -pg 1 -lvl 3 -x 8500 -y 3490 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_17 -pg 1 -lvl 3 -x 8500 -y 3510 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_18 -pg 1 -lvl 3 -x 8500 -y 3530 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_19 -pg 1 -lvl 3 -x 8500 -y 3550 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_20 -pg 1 -lvl 3 -x 8500 -y 3570 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_21 -pg 1 -lvl 3 -x 8500 -y 3590 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_22 -pg 1 -lvl 3 -x 8500 -y 3610 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_23 -pg 1 -lvl 3 -x 8500 -y 3630 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_0 -pg 1 -lvl 3 -x 8500 -y 3650 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_1 -pg 1 -lvl 3 -x 8500 -y 3670 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_2 -pg 1 -lvl 3 -x 8500 -y 3690 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_3 -pg 1 -lvl 3 -x 8500 -y 3710 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_4 -pg 1 -lvl 3 -x 8500 -y 3730 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_5 -pg 1 -lvl 3 -x 8500 -y 3750 -defaultsOSRD
preplace port port-id_rx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 8500 -y 3810 -defaultsOSRD
preplace port port-id_c0_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 8500 -y 3910 -defaultsOSRD
preplace port port-id_c1_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 8500 -y 4010 -defaultsOSRD
preplace port port-id_c2_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 8500 -y 4110 -defaultsOSRD
preplace port port-id_c3_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 8500 -y 4210 -defaultsOSRD
preplace port port-id_c4_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 8500 -y 4310 -defaultsOSRD
preplace port port-id_c5_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 8500 -y 4410 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_rdy -pg 1 -lvl 3 -x 8500 -y 4430 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 8500 -y 4810 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 8500 -y 4830 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_0 -pg 1 -lvl 3 -x 8500 -y 4870 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_1 -pg 1 -lvl 3 -x 8500 -y 4890 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_2 -pg 1 -lvl 3 -x 8500 -y 4910 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_3 -pg 1 -lvl 3 -x 8500 -y 4930 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_4 -pg 1 -lvl 3 -x 8500 -y 4950 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_5 -pg 1 -lvl 3 -x 8500 -y 4970 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_0 -pg 1 -lvl 3 -x 8500 -y 4990 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_1 -pg 1 -lvl 3 -x 8500 -y 5010 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_2 -pg 1 -lvl 3 -x 8500 -y 5030 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_3 -pg 1 -lvl 3 -x 8500 -y 5050 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_4 -pg 1 -lvl 3 -x 8500 -y 5070 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_5 -pg 1 -lvl 3 -x 8500 -y 5090 -defaultsOSRD
preplace port port-id_tx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 8500 -y 5150 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x -250 -y 4590 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x -250 -y 4610 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 3 -x 8500 -y 5170 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 3 -x 8500 -y 5190 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x -250 -y 4630 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x -250 -y 4650 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 3 -x 8500 -y 5210 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 3 -x 8500 -y 5230 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_2 -pg 1 -lvl 0 -x -250 -y 4670 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_2 -pg 1 -lvl 0 -x -250 -y 4690 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 3 -x 8500 -y 5250 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 3 -x 8500 -y 5270 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_3 -pg 1 -lvl 0 -x -250 -y 4710 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_3 -pg 1 -lvl 0 -x -250 -y 4730 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 3 -x 8500 -y 5290 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 3 -x 8500 -y 5310 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_4 -pg 1 -lvl 0 -x -250 -y 4750 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_4 -pg 1 -lvl 0 -x -250 -y 4770 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_4 -pg 1 -lvl 3 -x 8500 -y 5330 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_4 -pg 1 -lvl 3 -x 8500 -y 5350 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_5 -pg 1 -lvl 0 -x -250 -y 4790 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_5 -pg 1 -lvl 0 -x -250 -y 4810 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_5 -pg 1 -lvl 3 -x 8500 -y 5370 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_5 -pg 1 -lvl 3 -x 8500 -y 5390 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_6 -pg 1 -lvl 0 -x -250 -y 4830 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_6 -pg 1 -lvl 0 -x -250 -y 4850 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_6 -pg 1 -lvl 3 -x 8500 -y 5410 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_6 -pg 1 -lvl 3 -x 8500 -y 5430 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_7 -pg 1 -lvl 0 -x -250 -y 4870 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_7 -pg 1 -lvl 0 -x -250 -y 4890 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_7 -pg 1 -lvl 3 -x 8500 -y 5450 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_7 -pg 1 -lvl 3 -x 8500 -y 5470 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x -250 -y 4290 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x -250 -y 2350 -defaultsOSRD
preplace port port-id_axi4_lite_aclk -pg 1 -lvl 0 -x -250 -y 220 -defaultsOSRD
preplace port port-id_axi4_lite_aresetn -pg 1 -lvl 0 -x -250 -y 200 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 0 -x -250 -y 4530 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 0 -x -250 -y 2570 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x -250 -y 300 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x -250 -y 280 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x -250 -y 320 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 3 -x 8500 -y 560 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 3 -x 8500 -y 580 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 3 -x 8500 -y 520 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 3 -x 8500 -y 540 -defaultsOSRD
preplace portBus ch0_txrate_0 -pg 1 -lvl 0 -x -250 -y 340 -defaultsOSRD
preplace portBus ch0_rxrate_0 -pg 1 -lvl 0 -x -250 -y 440 -defaultsOSRD
preplace portBus ch1_txrate_0 -pg 1 -lvl 0 -x -250 -y 360 -defaultsOSRD
preplace portBus ch1_rxrate_0 -pg 1 -lvl 0 -x -250 -y 460 -defaultsOSRD
preplace portBus ch2_txrate_0 -pg 1 -lvl 0 -x -250 -y 380 -defaultsOSRD
preplace portBus ch2_rxrate_0 -pg 1 -lvl 0 -x -250 -y 480 -defaultsOSRD
preplace portBus ch3_txrate_0 -pg 1 -lvl 0 -x -250 -y 240 -defaultsOSRD
preplace portBus ch3_rxrate_0 -pg 1 -lvl 0 -x -250 -y 500 -defaultsOSRD
preplace portBus ch0_loopback_0 -pg 1 -lvl 0 -x -250 -y 520 -defaultsOSRD
preplace portBus ch1_loopback_0 -pg 1 -lvl 0 -x -250 -y 540 -defaultsOSRD
preplace portBus ch2_loopback_0 -pg 1 -lvl 0 -x -250 -y 560 -defaultsOSRD
preplace portBus ch3_loopback_0 -pg 1 -lvl 0 -x -250 -y 580 -defaultsOSRD
preplace portBus ch0_txrate_1 -pg 1 -lvl 0 -x -250 -y 620 -defaultsOSRD
preplace portBus ch0_rxrate_1 -pg 1 -lvl 0 -x -250 -y 700 -defaultsOSRD
preplace portBus ch1_txrate_1 -pg 1 -lvl 0 -x -250 -y 640 -defaultsOSRD
preplace portBus ch1_rxrate_1 -pg 1 -lvl 0 -x -250 -y 720 -defaultsOSRD
preplace portBus ch2_txrate_1 -pg 1 -lvl 0 -x -250 -y 660 -defaultsOSRD
preplace portBus ch2_rxrate_1 -pg 1 -lvl 0 -x -250 -y 740 -defaultsOSRD
preplace portBus ch3_txrate_1 -pg 1 -lvl 0 -x -250 -y 680 -defaultsOSRD
preplace portBus ch3_rxrate_1 -pg 1 -lvl 0 -x -250 -y 760 -defaultsOSRD
preplace portBus ch0_loopback_1 -pg 1 -lvl 0 -x -250 -y 780 -defaultsOSRD
preplace portBus ch1_loopback_1 -pg 1 -lvl 0 -x -250 -y 800 -defaultsOSRD
preplace portBus ch2_loopback_1 -pg 1 -lvl 0 -x -250 -y 820 -defaultsOSRD
preplace portBus ch3_loopback_1 -pg 1 -lvl 0 -x -250 -y 840 -defaultsOSRD
preplace portBus gpo -pg 1 -lvl 3 -x 8500 -y 720 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x -250 -y 2650 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x -250 -y 2670 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x -250 -y 2690 -defaultsOSRD
preplace portBus tx_axis_tdata3 -pg 1 -lvl 0 -x -250 -y 2710 -defaultsOSRD
preplace portBus tx_axis_tdata4 -pg 1 -lvl 0 -x -250 -y 2730 -defaultsOSRD
preplace portBus tx_axis_tdata5 -pg 1 -lvl 0 -x -250 -y 2750 -defaultsOSRD
preplace portBus tx_axis_tdata6 -pg 1 -lvl 0 -x -250 -y 2770 -defaultsOSRD
preplace portBus tx_axis_tdata7 -pg 1 -lvl 0 -x -250 -y 2790 -defaultsOSRD
preplace portBus tx_axis_tdata8 -pg 1 -lvl 0 -x -250 -y 2810 -defaultsOSRD
preplace portBus tx_axis_tdata9 -pg 1 -lvl 0 -x -250 -y 2830 -defaultsOSRD
preplace portBus tx_axis_tdata10 -pg 1 -lvl 0 -x -250 -y 2850 -defaultsOSRD
preplace portBus tx_axis_tdata11 -pg 1 -lvl 0 -x -250 -y 2870 -defaultsOSRD
preplace portBus tx_axis_tid -pg 1 -lvl 0 -x -250 -y 2890 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x -250 -y 3630 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x -250 -y 3650 -defaultsOSRD
preplace portBus tx_axis_tuser_mty2 -pg 1 -lvl 0 -x -250 -y 3670 -defaultsOSRD
preplace portBus tx_axis_tuser_mty3 -pg 1 -lvl 0 -x -250 -y 3690 -defaultsOSRD
preplace portBus tx_axis_tuser_mty4 -pg 1 -lvl 0 -x -250 -y 3710 -defaultsOSRD
preplace portBus tx_axis_tuser_mty5 -pg 1 -lvl 0 -x -250 -y 3730 -defaultsOSRD
preplace portBus tx_axis_tuser_mty6 -pg 1 -lvl 0 -x -250 -y 3750 -defaultsOSRD
preplace portBus tx_axis_tuser_mty7 -pg 1 -lvl 0 -x -250 -y 3770 -defaultsOSRD
preplace portBus tx_axis_tuser_mty8 -pg 1 -lvl 0 -x -250 -y 3790 -defaultsOSRD
preplace portBus tx_axis_tuser_mty9 -pg 1 -lvl 0 -x -250 -y 3810 -defaultsOSRD
preplace portBus tx_axis_tuser_mty10 -pg 1 -lvl 0 -x -250 -y 3830 -defaultsOSRD
preplace portBus tx_axis_tuser_mty11 -pg 1 -lvl 0 -x -250 -y 3850 -defaultsOSRD
preplace portBus tx_preamblein_0 -pg 1 -lvl 0 -x -250 -y 4390 -defaultsOSRD
preplace portBus tx_preamblein_1 -pg 1 -lvl 0 -x -250 -y 4410 -defaultsOSRD
preplace portBus tx_preamblein_2 -pg 1 -lvl 0 -x -250 -y 4430 -defaultsOSRD
preplace portBus tx_preamblein_3 -pg 1 -lvl 0 -x -250 -y 4450 -defaultsOSRD
preplace portBus tx_preamblein_4 -pg 1 -lvl 0 -x -250 -y 4470 -defaultsOSRD
preplace portBus tx_preamblein_5 -pg 1 -lvl 0 -x -250 -y 4490 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 3 -x 8500 -y 1210 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 3 -x 8500 -y 1230 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 3 -x 8500 -y 1250 -defaultsOSRD
preplace portBus rx_axis_tdata3 -pg 1 -lvl 3 -x 8500 -y 1270 -defaultsOSRD
preplace portBus rx_axis_tdata4 -pg 1 -lvl 3 -x 8500 -y 1290 -defaultsOSRD
preplace portBus rx_axis_tdata5 -pg 1 -lvl 3 -x 8500 -y 1310 -defaultsOSRD
preplace portBus rx_axis_tdata6 -pg 1 -lvl 3 -x 8500 -y 1330 -defaultsOSRD
preplace portBus rx_axis_tdata7 -pg 1 -lvl 3 -x 8500 -y 1350 -defaultsOSRD
preplace portBus rx_axis_tdata8 -pg 1 -lvl 3 -x 8500 -y 1370 -defaultsOSRD
preplace portBus rx_axis_tdata9 -pg 1 -lvl 3 -x 8500 -y 1390 -defaultsOSRD
preplace portBus rx_axis_tdata10 -pg 1 -lvl 3 -x 8500 -y 1410 -defaultsOSRD
preplace portBus rx_axis_tdata11 -pg 1 -lvl 3 -x 8500 -y 1430 -defaultsOSRD
preplace portBus rx_axis_tid -pg 1 -lvl 3 -x 8500 -y 1450 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 3 -x 8500 -y 2190 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 3 -x 8500 -y 2210 -defaultsOSRD
preplace portBus rx_axis_tuser_mty2 -pg 1 -lvl 3 -x 8500 -y 2230 -defaultsOSRD
preplace portBus rx_axis_tuser_mty3 -pg 1 -lvl 3 -x 8500 -y 2250 -defaultsOSRD
preplace portBus rx_axis_tuser_mty4 -pg 1 -lvl 3 -x 8500 -y 2270 -defaultsOSRD
preplace portBus rx_axis_tuser_mty5 -pg 1 -lvl 3 -x 8500 -y 2290 -defaultsOSRD
preplace portBus rx_axis_tuser_mty6 -pg 1 -lvl 3 -x 8500 -y 2310 -defaultsOSRD
preplace portBus rx_axis_tuser_mty7 -pg 1 -lvl 3 -x 8500 -y 2330 -defaultsOSRD
preplace portBus rx_axis_tuser_mty8 -pg 1 -lvl 3 -x 8500 -y 2350 -defaultsOSRD
preplace portBus rx_axis_tuser_mty9 -pg 1 -lvl 3 -x 8500 -y 2370 -defaultsOSRD
preplace portBus rx_axis_tuser_mty10 -pg 1 -lvl 3 -x 8500 -y 2390 -defaultsOSRD
preplace portBus rx_axis_tuser_mty11 -pg 1 -lvl 3 -x 8500 -y 2410 -defaultsOSRD
preplace portBus tx_axis_id_req -pg 1 -lvl 3 -x 8500 -y 4510 -defaultsOSRD
preplace portBus tx_axis_ch_status_id -pg 1 -lvl 3 -x 8500 -y 4450 -defaultsOSRD
preplace portBus ctl_rsvd_in -pg 1 -lvl 0 -x -250 -y 2190 -defaultsOSRD
preplace portBus rsvd_in_rx_mac -pg 1 -lvl 0 -x -250 -y 2210 -defaultsOSRD
preplace portBus rsvd_in_rx_phy -pg 1 -lvl 0 -x -250 -y 2230 -defaultsOSRD
preplace portBus rx_channel_flush -pg 1 -lvl 0 -x -250 -y 2330 -defaultsOSRD
preplace portBus tx_channel_flush -pg 1 -lvl 0 -x -250 -y 4270 -defaultsOSRD
preplace portBus rx_lane_aligner_fill -pg 1 -lvl 3 -x 8500 -y 2790 -defaultsOSRD
preplace portBus rx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 8500 -y 2850 -defaultsOSRD
preplace portBus rx_port_pm_rdy -pg 1 -lvl 3 -x 8500 -y 2910 -defaultsOSRD
preplace portBus rx_preambleout_0 -pg 1 -lvl 3 -x 8500 -y 2930 -defaultsOSRD
preplace portBus rx_preambleout_1 -pg 1 -lvl 3 -x 8500 -y 2950 -defaultsOSRD
preplace portBus rx_preambleout_2 -pg 1 -lvl 3 -x 8500 -y 2970 -defaultsOSRD
preplace portBus rx_preambleout_3 -pg 1 -lvl 3 -x 8500 -y 2990 -defaultsOSRD
preplace portBus rx_preambleout_4 -pg 1 -lvl 3 -x 8500 -y 3010 -defaultsOSRD
preplace portBus rx_preambleout_5 -pg 1 -lvl 3 -x 8500 -y 3030 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 8500 -y 3770 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 8500 -y 3790 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 8500 -y 3830 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 8500 -y 3850 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 8500 -y 3870 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 8500 -y 3890 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 8500 -y 3930 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 8500 -y 3950 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 8500 -y 3970 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 8500 -y 3990 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 8500 -y 4030 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 8500 -y 4050 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 8500 -y 4070 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 8500 -y 4090 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 8500 -y 4130 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 8500 -y 4150 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 8500 -y 4170 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 8500 -y 4190 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 8500 -y 4230 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 8500 -y 4250 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 8500 -y 4270 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 8500 -y 4290 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 8500 -y 4330 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 8500 -y 4350 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 8500 -y 4370 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 8500 -y 4390 -defaultsOSRD
preplace portBus tx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 8500 -y 4790 -defaultsOSRD
preplace portBus tx_port_pm_rdy -pg 1 -lvl 3 -x 8500 -y 4850 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 8500 -y 5110 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 8500 -y 5130 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x -250 -y 4510 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x -250 -y 2430 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x -250 -y 2630 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x -250 -y 2270 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x -250 -y 4330 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x -250 -y 2390 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x -250 -y 2590 -defaultsOSRD
preplace portBus tx_port_pm_tick -pg 1 -lvl 0 -x -250 -y 4370 -defaultsOSRD
preplace portBus rx_port_pm_tick -pg 1 -lvl 0 -x -250 -y 2310 -defaultsOSRD
preplace portBus gt1_ch01_txmaincursor -pg 1 -lvl 0 -x -250 -y 1130 -defaultsOSRD
preplace portBus gt1_ch01_txpostcursor -pg 1 -lvl 0 -x -250 -y 1150 -defaultsOSRD
preplace portBus gt1_ch01_txprecursor -pg 1 -lvl 0 -x -250 -y 1170 -defaultsOSRD
preplace portBus gt1_ch01_txprecursor2 -pg 1 -lvl 0 -x -250 -y 1190 -defaultsOSRD
preplace portBus gt1_ch01_txprecursor3 -pg 1 -lvl 0 -x -250 -y 1210 -defaultsOSRD
preplace portBus gt1_ch23_txmaincursor -pg 1 -lvl 0 -x -250 -y 1230 -defaultsOSRD
preplace portBus gt1_ch23_txpostcursor -pg 1 -lvl 0 -x -250 -y 1250 -defaultsOSRD
preplace portBus gt1_ch23_txprecursor -pg 1 -lvl 0 -x -250 -y 1270 -defaultsOSRD
preplace portBus gt1_ch23_txprecursor2 -pg 1 -lvl 0 -x -250 -y 1290 -defaultsOSRD
preplace portBus gt1_ch23_txprecursor3 -pg 1 -lvl 0 -x -250 -y 1310 -defaultsOSRD
preplace portBus gt0_ch01_txmaincursor -pg 1 -lvl 0 -x -250 -y 1330 -defaultsOSRD
preplace portBus gt0_ch01_txpostcursor -pg 1 -lvl 0 -x -250 -y 1350 -defaultsOSRD
preplace portBus gt0_ch01_txprecursor -pg 1 -lvl 0 -x -250 -y 1370 -defaultsOSRD
preplace portBus gt0_ch01_txprecursor2 -pg 1 -lvl 0 -x -250 -y 1390 -defaultsOSRD
preplace portBus gt0_ch01_txprecursor3 -pg 1 -lvl 0 -x -250 -y 1410 -defaultsOSRD
preplace portBus gt0_ch23_txmaincursor -pg 1 -lvl 0 -x -250 -y 1430 -defaultsOSRD
preplace portBus gt0_ch23_txpostcursor -pg 1 -lvl 0 -x -250 -y 1450 -defaultsOSRD
preplace portBus gt0_ch23_txprecursor -pg 1 -lvl 0 -x -250 -y 1470 -defaultsOSRD
preplace portBus gt0_ch23_txprecursor2 -pg 1 -lvl 0 -x -250 -y 1490 -defaultsOSRD
preplace portBus gt0_ch23_txprecursor3 -pg 1 -lvl 0 -x -250 -y 1510 -defaultsOSRD
preplace inst dcmac_0_core -pg 1 -lvl 1 -x 590 -y 3540 -defaultsOSRD
preplace inst dcmac_0_gt_wrapper -pg 1 -lvl 2 -x 3830 -y 672 -defaultsOSRD
preplace netloc apb3clk_quad_1 1 0 2 -70J 430 1450J
preplace netloc bufg_gt_odiv2_usrclk 1 2 1 4110J 740n
preplace netloc ch0_loopback_0_1 1 0 2 -160J 300 1810J
preplace netloc ch0_loopback_1_1 1 0 2 -80J 310 1610J
preplace netloc ch0_rxrate_0_1 1 0 2 -170J 320 1650J
preplace netloc ch0_rxrate_1_1 1 0 2 -110J 330 1670J
preplace netloc ch0_txrate_0_1 1 0 2 NJ 340 1690J
preplace netloc ch0_txrate_1_1 1 0 2 -130J 350 1730J
preplace netloc ch1_loopback_0_1 1 0 2 -140J 390 1300J
preplace netloc ch1_loopback_1_1 1 0 2 -10J 400 1180J
preplace netloc ch1_rxrate_0_1 1 0 2 -150J 370 1710J
preplace netloc ch1_rxrate_1_1 1 0 2 -40J 410 1360J
preplace netloc ch1_txrate_0_1 1 0 2 NJ 360 1640J
preplace netloc ch1_txrate_1_1 1 0 2 -60J 420 1280J
preplace netloc ch2_loopback_0_1 1 0 2 -90J 440 1430J
preplace netloc ch2_loopback_1_1 1 0 2 50J 450 1540J
preplace netloc ch2_rxrate_0_1 1 0 2 -100J 460 1660J
preplace netloc ch2_rxrate_1_1 1 0 2 30J 470 1550J
preplace netloc ch2_txrate_0_1 1 0 2 NJ 380 1740J
preplace netloc ch2_txrate_1_1 1 0 2 10J 480 1570J
preplace netloc ch3_loopback_0_1 1 0 2 -30J 490 1590J
preplace netloc ch3_loopback_1_1 1 0 2 110J 510 1740J
preplace netloc ch3_rxrate_0_1 1 0 2 NJ 500 1720J
preplace netloc ch3_rxrate_1_1 1 0 2 80J 520 1480J
preplace netloc ch3_txrate_0_1 1 0 2 NJ 240 1820J
preplace netloc ch3_txrate_1_1 1 0 2 60J 530 1390J
preplace netloc ctl_rsvd_in_1 1 0 1 NJ 2190
preplace netloc dcmac_0_core_c0_stat_rx_corrected_lane_delay_0 1 1 2 NJ 3830 NJ
preplace netloc dcmac_0_core_c0_stat_rx_corrected_lane_delay_1 1 1 2 NJ 3850 NJ
preplace netloc dcmac_0_core_c0_stat_rx_corrected_lane_delay_2 1 1 2 NJ 3870 NJ
preplace netloc dcmac_0_core_c0_stat_rx_corrected_lane_delay_3 1 1 2 NJ 3890 NJ
preplace netloc dcmac_0_core_c0_stat_rx_corrected_lane_delay_valid 1 1 2 NJ 3910 NJ
preplace netloc dcmac_0_core_c1_stat_rx_corrected_lane_delay_0 1 1 2 NJ 3930 NJ
preplace netloc dcmac_0_core_c1_stat_rx_corrected_lane_delay_1 1 1 2 NJ 3950 NJ
preplace netloc dcmac_0_core_c1_stat_rx_corrected_lane_delay_2 1 1 2 NJ 3970 NJ
preplace netloc dcmac_0_core_c1_stat_rx_corrected_lane_delay_3 1 1 2 NJ 3990 NJ
preplace netloc dcmac_0_core_c1_stat_rx_corrected_lane_delay_valid 1 1 2 NJ 4010 NJ
preplace netloc dcmac_0_core_c2_stat_rx_corrected_lane_delay_0 1 1 2 NJ 4030 NJ
preplace netloc dcmac_0_core_c2_stat_rx_corrected_lane_delay_1 1 1 2 NJ 4050 NJ
preplace netloc dcmac_0_core_c2_stat_rx_corrected_lane_delay_2 1 1 2 NJ 4070 NJ
preplace netloc dcmac_0_core_c2_stat_rx_corrected_lane_delay_3 1 1 2 NJ 4090 NJ
preplace netloc dcmac_0_core_c2_stat_rx_corrected_lane_delay_valid 1 1 2 NJ 4110 NJ
preplace netloc dcmac_0_core_c3_stat_rx_corrected_lane_delay_0 1 1 2 NJ 4130 NJ
preplace netloc dcmac_0_core_c3_stat_rx_corrected_lane_delay_1 1 1 2 NJ 4150 NJ
preplace netloc dcmac_0_core_c3_stat_rx_corrected_lane_delay_2 1 1 2 NJ 4170 NJ
preplace netloc dcmac_0_core_c3_stat_rx_corrected_lane_delay_3 1 1 2 NJ 4190 NJ
preplace netloc dcmac_0_core_c3_stat_rx_corrected_lane_delay_valid 1 1 2 NJ 4210 NJ
preplace netloc dcmac_0_core_c4_stat_rx_corrected_lane_delay_0 1 1 2 NJ 4230 NJ
preplace netloc dcmac_0_core_c4_stat_rx_corrected_lane_delay_1 1 1 2 NJ 4250 NJ
preplace netloc dcmac_0_core_c4_stat_rx_corrected_lane_delay_2 1 1 2 NJ 4270 NJ
preplace netloc dcmac_0_core_c4_stat_rx_corrected_lane_delay_3 1 1 2 NJ 4290 NJ
preplace netloc dcmac_0_core_c4_stat_rx_corrected_lane_delay_valid 1 1 2 NJ 4310 NJ
preplace netloc dcmac_0_core_c5_stat_rx_corrected_lane_delay_0 1 1 2 NJ 4330 NJ
preplace netloc dcmac_0_core_c5_stat_rx_corrected_lane_delay_1 1 1 2 NJ 4350 NJ
preplace netloc dcmac_0_core_c5_stat_rx_corrected_lane_delay_2 1 1 2 NJ 4370 NJ
preplace netloc dcmac_0_core_c5_stat_rx_corrected_lane_delay_3 1 1 2 NJ 4390 NJ
preplace netloc dcmac_0_core_c5_stat_rx_corrected_lane_delay_valid 1 1 2 NJ 4410 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_0 1 1 2 NJ 5190 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_1 1 1 2 NJ 5230 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_2 1 1 2 NJ 5270 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_3 1 1 2 NJ 5310 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_4 1 1 2 NJ 5350 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_5 1 1 2 NJ 5390 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_6 1 1 2 NJ 5430 NJ
preplace netloc dcmac_0_core_gt_rx_reset_done_out_7 1 1 2 NJ 5470 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_0 1 1 2 NJ 5170 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_1 1 1 2 NJ 5210 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_2 1 1 2 NJ 5250 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_3 1 1 2 NJ 5290 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_4 1 1 2 NJ 5330 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_5 1 1 2 NJ 5370 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_6 1 1 2 NJ 5410 NJ
preplace netloc dcmac_0_core_gt_tx_reset_done_out_7 1 1 2 NJ 5450 NJ
preplace netloc dcmac_0_core_iloreset_out_0 1 1 1 1680 312n
preplace netloc dcmac_0_core_iloreset_out_1 1 1 1 1700 332n
preplace netloc dcmac_0_core_iloreset_out_2 1 1 1 1750 352n
preplace netloc dcmac_0_core_iloreset_out_3 1 1 1 1770 372n
preplace netloc dcmac_0_core_iloreset_out_4 1 1 1 1880 772n
preplace netloc dcmac_0_core_iloreset_out_5 1 1 1 1890 792n
preplace netloc dcmac_0_core_iloreset_out_6 1 1 1 1910 812n
preplace netloc dcmac_0_core_iloreset_out_7 1 1 1 1920 832n
preplace netloc dcmac_0_core_pllreset_out_0 1 1 1 1830 292n
preplace netloc dcmac_0_core_pllreset_out_1 1 1 1 1900 752n
preplace netloc dcmac_0_core_rx_axis_tdata0 1 1 2 1270J 1560 4140J
preplace netloc dcmac_0_core_rx_axis_tdata1 1 1 2 1260J 1570 4150J
preplace netloc dcmac_0_core_rx_axis_tdata2 1 1 2 1240J 1580 4160J
preplace netloc dcmac_0_core_rx_axis_tdata3 1 1 2 1230J 1590 4170J
preplace netloc dcmac_0_core_rx_axis_tdata4 1 1 2 1220J 1600 4180J
preplace netloc dcmac_0_core_rx_axis_tdata5 1 1 2 1210J 1610 4190J
preplace netloc dcmac_0_core_rx_axis_tdata6 1 1 2 1200J 1620 4200J
preplace netloc dcmac_0_core_rx_axis_tdata7 1 1 2 1190J 1630 4210J
preplace netloc dcmac_0_core_rx_axis_tdata8 1 1 2 1180J 1640 4220J
preplace netloc dcmac_0_core_rx_axis_tdata9 1 1 2 1150J 1650 4230J
preplace netloc dcmac_0_core_rx_axis_tdata10 1 1 2 1140J 1660 4240J
preplace netloc dcmac_0_core_rx_axis_tdata11 1 1 2 1120J 1670 4250J
preplace netloc dcmac_0_core_rx_axis_tid 1 1 2 1090J 1680 4260J
preplace netloc dcmac_0_core_rx_axis_tuser_ena0 1 1 2 1080J 1690 4270J
preplace netloc dcmac_0_core_rx_axis_tuser_ena1 1 1 2 1070J 1700 4280J
preplace netloc dcmac_0_core_rx_axis_tuser_ena2 1 1 2 1050J 1710 4290J
preplace netloc dcmac_0_core_rx_axis_tuser_ena3 1 1 2 1030J 1720 4300J
preplace netloc dcmac_0_core_rx_axis_tuser_ena4 1 1 2 1020J 1730 4310J
preplace netloc dcmac_0_core_rx_axis_tuser_ena5 1 1 2 1010J 1740 4320J
preplace netloc dcmac_0_core_rx_axis_tuser_ena6 1 1 2 1000J 1750 4330J
preplace netloc dcmac_0_core_rx_axis_tuser_ena7 1 1 2 990J 1760 4340J
preplace netloc dcmac_0_core_rx_axis_tuser_ena8 1 1 2 980J 1770 4350J
preplace netloc dcmac_0_core_rx_axis_tuser_ena9 1 1 2 970J 1780 4360J
preplace netloc dcmac_0_core_rx_axis_tuser_ena10 1 1 2 960J 1790 4370J
preplace netloc dcmac_0_core_rx_axis_tuser_ena11 1 1 2 910J 1890 4420J
preplace netloc dcmac_0_core_rx_axis_tuser_eop0 1 1 2 950J 1800 4380J
preplace netloc dcmac_0_core_rx_axis_tuser_eop1 1 1 2 940J 1810 4390J
preplace netloc dcmac_0_core_rx_axis_tuser_eop2 1 1 2 930J 1820 4400J
preplace netloc dcmac_0_core_rx_axis_tuser_eop3 1 1 2 920J 1830 4410J
preplace netloc dcmac_0_core_rx_axis_tuser_eop4 1 1 2 900J 1840 4430J
preplace netloc dcmac_0_core_rx_axis_tuser_eop5 1 1 2 890J 1850 4440J
preplace netloc dcmac_0_core_rx_axis_tuser_eop6 1 1 2 880J 1860 4450J
preplace netloc dcmac_0_core_rx_axis_tuser_eop7 1 1 2 870J 1870 4460J
preplace netloc dcmac_0_core_rx_axis_tuser_eop8 1 1 2 850J 1880 4470J
preplace netloc dcmac_0_core_rx_axis_tuser_eop9 1 1 2 850J 1900 4470J
preplace netloc dcmac_0_core_rx_axis_tuser_eop10 1 1 2 NJ 1910 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_eop11 1 1 2 NJ 1930 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err0 1 1 2 NJ 1950 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err1 1 1 2 NJ 1970 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err2 1 1 2 NJ 1990 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err3 1 1 2 NJ 2010 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err4 1 1 2 NJ 2030 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err5 1 1 2 NJ 2050 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err6 1 1 2 NJ 2070 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err7 1 1 2 NJ 2090 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err8 1 1 2 NJ 2110 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err9 1 1 2 NJ 2130 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err10 1 1 2 NJ 2150 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_err11 1 1 2 NJ 2170 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty0 1 1 2 NJ 2190 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty1 1 1 2 NJ 2210 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty2 1 1 2 NJ 2230 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty3 1 1 2 NJ 2250 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty4 1 1 2 NJ 2270 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty5 1 1 2 NJ 2290 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty6 1 1 2 NJ 2310 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty7 1 1 2 NJ 2330 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty8 1 1 2 NJ 2350 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty9 1 1 2 NJ 2370 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty10 1 1 2 NJ 2390 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_mty11 1 1 2 NJ 2410 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop0 1 1 2 NJ 2430 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop1 1 1 2 NJ 2450 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop2 1 1 2 NJ 2470 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop3 1 1 2 NJ 2490 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop4 1 1 2 NJ 2510 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop5 1 1 2 NJ 2530 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop6 1 1 2 NJ 2550 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop7 1 1 2 NJ 2570 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop8 1 1 2 NJ 2590 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop9 1 1 2 NJ 2610 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop10 1 1 2 NJ 2630 NJ
preplace netloc dcmac_0_core_rx_axis_tuser_sop11 1 1 2 NJ 2650 NJ
preplace netloc dcmac_0_core_rx_axis_tvalid_0 1 1 2 NJ 2670 NJ
preplace netloc dcmac_0_core_rx_axis_tvalid_1 1 1 2 NJ 2690 NJ
preplace netloc dcmac_0_core_rx_axis_tvalid_2 1 1 2 NJ 2710 NJ
preplace netloc dcmac_0_core_rx_axis_tvalid_3 1 1 2 NJ 2730 NJ
preplace netloc dcmac_0_core_rx_axis_tvalid_4 1 1 2 NJ 2750 NJ
preplace netloc dcmac_0_core_rx_axis_tvalid_5 1 1 2 NJ 2770 NJ
preplace netloc dcmac_0_core_rx_clr_out_0 1 1 1 1780 212n
preplace netloc dcmac_0_core_rx_clrb_leaf_out_0 1 1 1 1840 232n
preplace netloc dcmac_0_core_rx_lane_aligner_fill 1 1 2 NJ 2790 NJ
preplace netloc dcmac_0_core_rx_lane_aligner_fill_start 1 1 2 NJ 2810 NJ
preplace netloc dcmac_0_core_rx_lane_aligner_fill_valid 1 1 2 NJ 2830 NJ
preplace netloc dcmac_0_core_rx_pcs_tdm_stats_data 1 1 2 NJ 2850 NJ
preplace netloc dcmac_0_core_rx_pcs_tdm_stats_start 1 1 2 NJ 2870 NJ
preplace netloc dcmac_0_core_rx_pcs_tdm_stats_valid 1 1 2 NJ 2890 NJ
preplace netloc dcmac_0_core_rx_port_pm_rdy 1 1 2 NJ 2910 NJ
preplace netloc dcmac_0_core_rx_preambleout_0 1 1 2 NJ 2930 NJ
preplace netloc dcmac_0_core_rx_preambleout_1 1 1 2 NJ 2950 NJ
preplace netloc dcmac_0_core_rx_preambleout_2 1 1 2 NJ 2970 NJ
preplace netloc dcmac_0_core_rx_preambleout_3 1 1 2 NJ 2990 NJ
preplace netloc dcmac_0_core_rx_preambleout_4 1 1 2 NJ 3010 NJ
preplace netloc dcmac_0_core_rx_preambleout_5 1 1 2 NJ 3030 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_restart_0 1 1 2 NJ 3050 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_restart_1 1 1 2 NJ 3070 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_restart_2 1 1 2 NJ 3090 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_restart_3 1 1 2 NJ 3110 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_restart_4 1 1 2 NJ 3130 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_restart_5 1 1 2 NJ 3150 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_0 1 1 2 NJ 3170 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_1 1 1 2 NJ 3190 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_2 1 1 2 NJ 3210 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_3 1 1 2 NJ 3230 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_4 1 1 2 NJ 3250 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_5 1 1 2 NJ 3270 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_6 1 1 2 NJ 3290 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_7 1 1 2 NJ 3310 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_8 1 1 2 NJ 3330 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_9 1 1 2 NJ 3350 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_10 1 1 2 NJ 3370 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_11 1 1 2 NJ 3390 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_12 1 1 2 NJ 3410 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_13 1 1 2 NJ 3430 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_14 1 1 2 NJ 3450 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_15 1 1 2 NJ 3470 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_16 1 1 2 NJ 3490 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_17 1 1 2 NJ 3510 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_18 1 1 2 NJ 3530 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_19 1 1 2 NJ 3550 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_20 1 1 2 NJ 3570 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_21 1 1 2 NJ 3590 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_22 1 1 2 NJ 3610 NJ
preplace netloc dcmac_0_core_rx_serdes_albuf_slip_23 1 1 2 NJ 3630 NJ
preplace netloc dcmac_0_core_rx_serdes_fifo_flagout_0 1 1 2 NJ 3650 NJ
preplace netloc dcmac_0_core_rx_serdes_fifo_flagout_1 1 1 2 NJ 3670 NJ
preplace netloc dcmac_0_core_rx_serdes_fifo_flagout_2 1 1 2 NJ 3690 NJ
preplace netloc dcmac_0_core_rx_serdes_fifo_flagout_3 1 1 2 NJ 3710 NJ
preplace netloc dcmac_0_core_rx_serdes_fifo_flagout_4 1 1 2 NJ 3730 NJ
preplace netloc dcmac_0_core_rx_serdes_fifo_flagout_5 1 1 2 NJ 3750 NJ
preplace netloc dcmac_0_core_rx_tsmac_tdm_stats_data 1 1 2 NJ 3770 NJ
preplace netloc dcmac_0_core_rx_tsmac_tdm_stats_id 1 1 2 NJ 3790 NJ
preplace netloc dcmac_0_core_rx_tsmac_tdm_stats_valid 1 1 2 NJ 3810 NJ
preplace netloc dcmac_0_core_tx_all_channel_mac_pm_rdy 1 1 2 NJ 4430 NJ
preplace netloc dcmac_0_core_tx_axis_ch_status_id 1 1 2 NJ 4450 NJ
preplace netloc dcmac_0_core_tx_axis_ch_status_skip_req 1 1 2 NJ 4470 NJ
preplace netloc dcmac_0_core_tx_axis_ch_status_vld 1 1 2 NJ 4490 NJ
preplace netloc dcmac_0_core_tx_axis_id_req 1 1 2 NJ 4510 NJ
preplace netloc dcmac_0_core_tx_axis_id_req_vld 1 1 2 NJ 4530 NJ
preplace netloc dcmac_0_core_tx_axis_taf_0 1 1 2 NJ 4550 NJ
preplace netloc dcmac_0_core_tx_axis_taf_1 1 1 2 NJ 4570 NJ
preplace netloc dcmac_0_core_tx_axis_taf_2 1 1 2 NJ 4590 NJ
preplace netloc dcmac_0_core_tx_axis_taf_3 1 1 2 NJ 4610 NJ
preplace netloc dcmac_0_core_tx_axis_taf_4 1 1 2 NJ 4630 NJ
preplace netloc dcmac_0_core_tx_axis_taf_5 1 1 2 NJ 4650 NJ
preplace netloc dcmac_0_core_tx_axis_tready_0 1 1 2 NJ 4670 NJ
preplace netloc dcmac_0_core_tx_axis_tready_1 1 1 2 NJ 4690 NJ
preplace netloc dcmac_0_core_tx_axis_tready_2 1 1 2 NJ 4710 NJ
preplace netloc dcmac_0_core_tx_axis_tready_3 1 1 2 NJ 4730 NJ
preplace netloc dcmac_0_core_tx_axis_tready_4 1 1 2 NJ 4750 NJ
preplace netloc dcmac_0_core_tx_axis_tready_5 1 1 2 NJ 4770 NJ
preplace netloc dcmac_0_core_tx_clr_out_0 1 1 1 1800 252n
preplace netloc dcmac_0_core_tx_clrb_leaf_out_0 1 1 1 1870 272n
preplace netloc dcmac_0_core_tx_pcs_tdm_stats_data 1 1 2 NJ 4790 NJ
preplace netloc dcmac_0_core_tx_pcs_tdm_stats_start 1 1 2 NJ 4810 NJ
preplace netloc dcmac_0_core_tx_pcs_tdm_stats_valid 1 1 2 NJ 4830 NJ
preplace netloc dcmac_0_core_tx_port_pm_rdy 1 1 2 NJ 4850 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_0 1 1 2 NJ 4870 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_1 1 1 2 NJ 4890 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_2 1 1 2 NJ 4910 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_3 1 1 2 NJ 4930 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_4 1 1 2 NJ 4950 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_5 1 1 2 NJ 4970 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_prefifo_0 1 1 2 NJ 4990 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_prefifo_1 1 1 2 NJ 5010 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_prefifo_2 1 1 2 NJ 5030 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_prefifo_3 1 1 2 NJ 5050 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_prefifo_4 1 1 2 NJ 5070 NJ
preplace netloc dcmac_0_core_tx_serdes_is_am_prefifo_5 1 1 2 NJ 5090 NJ
preplace netloc dcmac_0_core_tx_tsmac_tdm_stats_data 1 1 2 NJ 5110 NJ
preplace netloc dcmac_0_core_tx_tsmac_tdm_stats_id 1 1 2 NJ 5130 NJ
preplace netloc dcmac_0_core_tx_tsmac_tdm_stats_valid 1 1 2 NJ 5150 NJ
preplace netloc gt_quad_base_1_ch0_iloresetdone 1 0 3 320 590 1040J 2100 4130
preplace netloc gt_quad_base_1_ch1_iloresetdone 1 0 3 330 600 1060J 2060 4120
preplace netloc gt_quad_base_1_ch2_iloresetdone 1 0 3 260 250 1330J 2040 4110
preplace netloc gt_quad_base_1_ch3_iloresetdone 1 0 3 250 190 860J 2020 4040
preplace netloc gt_quad_base_1_gtpowergood 1 2 1 4110J 780n
preplace netloc gt_quad_base_1_hsclk0_lcplllock 1 0 3 240 120 1420J 2080 4080
preplace netloc gt_quad_base_ch0_iloresetdone 1 0 3 270 540 1170J 1940 4090
preplace netloc gt_quad_base_ch1_iloresetdone 1 0 3 280 550 1160J 1920 4050
preplace netloc gt_quad_base_ch2_iloresetdone 1 0 3 290 560 1130J 1960 4060
preplace netloc gt_quad_base_ch3_iloresetdone 1 0 3 300 570 1110J 2000 4070
preplace netloc gt_quad_base_gpo 1 2 1 4110J 720n
preplace netloc gt_quad_base_gtpowergood 1 2 1 4110J 620n
preplace netloc gt_quad_base_hsclk0_lcplllock 1 0 3 310 580 1100J 1980 4100
preplace netloc gt_reset_all_in_1 1 0 1 NJ 4570
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 1 NJ 4610
preplace netloc gt_reset_rx_datapath_in_1_1 1 0 1 NJ 4650
preplace netloc gt_reset_rx_datapath_in_2_1 1 0 1 NJ 4690
preplace netloc gt_reset_rx_datapath_in_3_1 1 0 1 NJ 4730
preplace netloc gt_reset_rx_datapath_in_4_1 1 0 1 NJ 4770
preplace netloc gt_reset_rx_datapath_in_5_1 1 0 1 NJ 4810
preplace netloc gt_reset_rx_datapath_in_6_1 1 0 1 NJ 4850
preplace netloc gt_reset_rx_datapath_in_7_1 1 0 1 NJ 4890
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 1 NJ 4590
preplace netloc gt_reset_tx_datapath_in_1_1 1 0 1 NJ 4630
preplace netloc gt_reset_tx_datapath_in_2_1 1 0 1 NJ 4670
preplace netloc gt_reset_tx_datapath_in_3_1 1 0 1 NJ 4710
preplace netloc gt_reset_tx_datapath_in_4_1 1 0 1 NJ 4750
preplace netloc gt_reset_tx_datapath_in_5_1 1 0 1 NJ 4790
preplace netloc gt_reset_tx_datapath_in_6_1 1 0 1 NJ 4830
preplace netloc gt_reset_tx_datapath_in_7_1 1 0 1 NJ 4870
preplace netloc gt_rxcdrhold_1 1 0 2 -210J 130 1470J
preplace netloc gt_txmaincursor_1 1 0 2 -190J 140 1480J
preplace netloc gt_txpostcursor_1 1 0 2 -230J 100 1360J
preplace netloc gt_txprecursor_1 1 0 2 -200J 110 1450J
preplace netloc gtpowergood_in_1 1 0 1 NJ 4550
preplace netloc rsvd_in_rx_mac_1 1 0 1 NJ 2210
preplace netloc rsvd_in_rx_phy_1 1 0 1 NJ 2230
preplace netloc rx_all_channel_mac_pm_tick_1 1 0 1 NJ 2250
preplace netloc rx_alt_serdes_clk_1 1 0 1 NJ 2270
preplace netloc rx_axi_clk_1 1 0 1 NJ 2290
preplace netloc rx_channel_flush_1 1 0 1 NJ 2330
preplace netloc rx_core_clk_1 1 0 1 NJ 2350
preplace netloc rx_core_reset_1 1 0 1 NJ 2370
preplace netloc rx_flexif_clk_1 1 0 1 NJ 2390
preplace netloc rx_macif_clk_1 1 0 1 NJ 2410
preplace netloc rx_port_pm_tick_1 1 0 1 NJ 2310
preplace netloc rx_serdes_clk_1 1 0 1 NJ 2430
preplace netloc rx_serdes_fifo_flagin_0_1 1 0 1 NJ 2450
preplace netloc rx_serdes_fifo_flagin_1_1 1 0 1 NJ 2470
preplace netloc rx_serdes_fifo_flagin_2_1 1 0 1 NJ 2490
preplace netloc rx_serdes_fifo_flagin_3_1 1 0 1 NJ 2510
preplace netloc rx_serdes_fifo_flagin_4_1 1 0 1 NJ 2530
preplace netloc rx_serdes_fifo_flagin_5_1 1 0 1 NJ 2550
preplace netloc rx_serdes_reset_1 1 0 1 NJ 2570
preplace netloc s_axi_aclk_0_1 1 0 2 -40J 230 1790J
preplace netloc s_axi_aclk_1 1 0 1 NJ 2150
preplace netloc s_axi_aresetn_0_1 1 0 2 -220J 210 1630J
preplace netloc s_axi_aresetn_1 1 0 2 230 680 1300J
preplace netloc ts_clk_1 1 0 1 NJ 2590
preplace netloc tx_all_channel_mac_pm_tick_1 1 0 1 NJ 2610
preplace netloc tx_alt_serdes_clk_1 1 0 1 NJ 2630
preplace netloc tx_axi_clk_1 1 0 1 NJ 4250
preplace netloc tx_axis_tdata0_1 1 0 1 NJ 2650
preplace netloc tx_axis_tdata10_1 1 0 1 NJ 2850
preplace netloc tx_axis_tdata11_1 1 0 1 NJ 2870
preplace netloc tx_axis_tdata1_1 1 0 1 NJ 2670
preplace netloc tx_axis_tdata2_1 1 0 1 NJ 2690
preplace netloc tx_axis_tdata3_1 1 0 1 NJ 2710
preplace netloc tx_axis_tdata4_1 1 0 1 NJ 2730
preplace netloc tx_axis_tdata5_1 1 0 1 NJ 2750
preplace netloc tx_axis_tdata6_1 1 0 1 NJ 2770
preplace netloc tx_axis_tdata7_1 1 0 1 NJ 2790
preplace netloc tx_axis_tdata8_1 1 0 1 NJ 2810
preplace netloc tx_axis_tdata9_1 1 0 1 NJ 2830
preplace netloc tx_axis_tid_1 1 0 1 NJ 2890
preplace netloc tx_axis_tuser_ena0_1 1 0 1 NJ 2910
preplace netloc tx_axis_tuser_ena10_1 1 0 1 NJ 3110
preplace netloc tx_axis_tuser_ena11_1 1 0 1 NJ 3130
preplace netloc tx_axis_tuser_ena1_1 1 0 1 NJ 2930
preplace netloc tx_axis_tuser_ena2_1 1 0 1 NJ 2950
preplace netloc tx_axis_tuser_ena3_1 1 0 1 NJ 2970
preplace netloc tx_axis_tuser_ena4_1 1 0 1 NJ 2990
preplace netloc tx_axis_tuser_ena5_1 1 0 1 NJ 3010
preplace netloc tx_axis_tuser_ena6_1 1 0 1 NJ 3030
preplace netloc tx_axis_tuser_ena7_1 1 0 1 NJ 3050
preplace netloc tx_axis_tuser_ena8_1 1 0 1 NJ 3070
preplace netloc tx_axis_tuser_ena9_1 1 0 1 NJ 3090
preplace netloc tx_axis_tuser_eop0_1 1 0 1 NJ 3150
preplace netloc tx_axis_tuser_eop10_1 1 0 1 NJ 3350
preplace netloc tx_axis_tuser_eop11_1 1 0 1 NJ 3370
preplace netloc tx_axis_tuser_eop1_1 1 0 1 NJ 3170
preplace netloc tx_axis_tuser_eop2_1 1 0 1 NJ 3190
preplace netloc tx_axis_tuser_eop3_1 1 0 1 NJ 3210
preplace netloc tx_axis_tuser_eop4_1 1 0 1 NJ 3230
preplace netloc tx_axis_tuser_eop5_1 1 0 1 NJ 3250
preplace netloc tx_axis_tuser_eop6_1 1 0 1 NJ 3270
preplace netloc tx_axis_tuser_eop7_1 1 0 1 NJ 3290
preplace netloc tx_axis_tuser_eop8_1 1 0 1 NJ 3310
preplace netloc tx_axis_tuser_eop9_1 1 0 1 NJ 3330
preplace netloc tx_axis_tuser_err0_1 1 0 1 NJ 3390
preplace netloc tx_axis_tuser_err10_1 1 0 1 NJ 3590
preplace netloc tx_axis_tuser_err11_1 1 0 1 NJ 3610
preplace netloc tx_axis_tuser_err1_1 1 0 1 NJ 3410
preplace netloc tx_axis_tuser_err2_1 1 0 1 NJ 3430
preplace netloc tx_axis_tuser_err3_1 1 0 1 NJ 3450
preplace netloc tx_axis_tuser_err4_1 1 0 1 NJ 3470
preplace netloc tx_axis_tuser_err5_1 1 0 1 NJ 3490
preplace netloc tx_axis_tuser_err6_1 1 0 1 NJ 3510
preplace netloc tx_axis_tuser_err7_1 1 0 1 NJ 3530
preplace netloc tx_axis_tuser_err8_1 1 0 1 NJ 3550
preplace netloc tx_axis_tuser_err9_1 1 0 1 NJ 3570
preplace netloc tx_axis_tuser_mty0_1 1 0 1 NJ 3630
preplace netloc tx_axis_tuser_mty10_1 1 0 1 NJ 3830
preplace netloc tx_axis_tuser_mty11_1 1 0 1 NJ 3850
preplace netloc tx_axis_tuser_mty1_1 1 0 1 NJ 3650
preplace netloc tx_axis_tuser_mty2_1 1 0 1 NJ 3670
preplace netloc tx_axis_tuser_mty3_1 1 0 1 NJ 3690
preplace netloc tx_axis_tuser_mty4_1 1 0 1 NJ 3710
preplace netloc tx_axis_tuser_mty5_1 1 0 1 NJ 3730
preplace netloc tx_axis_tuser_mty6_1 1 0 1 NJ 3750
preplace netloc tx_axis_tuser_mty7_1 1 0 1 NJ 3770
preplace netloc tx_axis_tuser_mty8_1 1 0 1 NJ 3790
preplace netloc tx_axis_tuser_mty9_1 1 0 1 NJ 3810
preplace netloc tx_axis_tuser_skip_response_1 1 0 1 NJ 3870
preplace netloc tx_axis_tuser_sop0_1 1 0 1 NJ 3890
preplace netloc tx_axis_tuser_sop10_1 1 0 1 NJ 4090
preplace netloc tx_axis_tuser_sop11_1 1 0 1 NJ 4110
preplace netloc tx_axis_tuser_sop1_1 1 0 1 NJ 3910
preplace netloc tx_axis_tuser_sop2_1 1 0 1 NJ 3930
preplace netloc tx_axis_tuser_sop3_1 1 0 1 NJ 3950
preplace netloc tx_axis_tuser_sop4_1 1 0 1 NJ 3970
preplace netloc tx_axis_tuser_sop5_1 1 0 1 NJ 3990
preplace netloc tx_axis_tuser_sop6_1 1 0 1 NJ 4010
preplace netloc tx_axis_tuser_sop7_1 1 0 1 NJ 4030
preplace netloc tx_axis_tuser_sop8_1 1 0 1 NJ 4050
preplace netloc tx_axis_tuser_sop9_1 1 0 1 NJ 4070
preplace netloc tx_axis_tvalid_0_1 1 0 1 NJ 4130
preplace netloc tx_axis_tvalid_1_1 1 0 1 NJ 4150
preplace netloc tx_axis_tvalid_2_1 1 0 1 NJ 4170
preplace netloc tx_axis_tvalid_3_1 1 0 1 NJ 4190
preplace netloc tx_axis_tvalid_4_1 1 0 1 NJ 4210
preplace netloc tx_axis_tvalid_5_1 1 0 1 NJ 4230
preplace netloc tx_channel_flush_1 1 0 1 NJ 4270
preplace netloc tx_core_clk_1 1 0 1 NJ 4290
preplace netloc tx_core_reset_1 1 0 1 NJ 4310
preplace netloc tx_flexif_clk_1 1 0 1 NJ 4330
preplace netloc tx_macif_clk_1 1 0 1 NJ 4350
preplace netloc tx_port_pm_tick_1 1 0 1 NJ 4370
preplace netloc tx_preamblein_0_1 1 0 1 NJ 4390
preplace netloc tx_preamblein_1_1 1 0 1 NJ 4410
preplace netloc tx_preamblein_2_1 1 0 1 NJ 4430
preplace netloc tx_preamblein_3_1 1 0 1 NJ 4450
preplace netloc tx_preamblein_4_1 1 0 1 NJ 4470
preplace netloc tx_preamblein_5_1 1 0 1 NJ 4490
preplace netloc tx_serdes_clk_1 1 0 1 NJ 4510
preplace netloc tx_serdes_reset_1 1 0 1 NJ 4530
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 1 4100J 520n
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 1 4100J 540n
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 1 4100J 560n
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 1 4100J 580n
preplace netloc gt1_ch01_txmaincursor_0_1 1 0 2 130J 610 1710J
preplace netloc gt1_ch01_txpostcursor_0_1 1 0 2 140J 620 1690J
preplace netloc gt1_ch01_txprecursor_0_1 1 0 2 150J 630 1660J
preplace netloc gt1_ch01_txprecursor2_0_1 1 0 2 160J 640 1640J
preplace netloc gt1_ch01_txprecursor3_0_1 1 0 2 170J 650 1290J
preplace netloc gt1_ch23_txmaincursor_0_1 1 0 2 190J 690 1530J
preplace netloc gt1_ch23_txpostcursor_0_1 1 0 2 210J 700 1510J
preplace netloc gt1_ch23_txprecursor_0_1 1 0 2 180J 660 1250J
preplace netloc gt1_ch23_txprecursor2_0_1 1 0 2 220J 710 1380J
preplace netloc gt1_ch23_txprecursor3_0_1 1 0 2 200J 670 1400J
preplace netloc gt0_ch01_txmaincursor_0_1 1 0 2 -120J 90 1350J
preplace netloc gt0_ch01_txpostcursor_0_1 1 0 2 -50J 150 1500J
preplace netloc gt0_ch01_txprecursor_0_1 1 0 2 -20J 160 1440J
preplace netloc gt0_ch01_txprecursor2_0_1 1 0 2 0J 170 1600J
preplace netloc gt0_ch01_txprecursor3_0_1 1 0 2 20J 180 1580J
preplace netloc gt0_ch23_txmaincursor_0_1 1 0 2 40J 220 1560J
preplace netloc gt0_ch23_txpostcursor_0_1 1 0 2 70J 260 1410J
preplace netloc gt0_ch23_txprecursor_0_1 1 0 2 90J 270 1860J
preplace netloc gt0_ch23_txprecursor2_0_1 1 0 2 100J 280 1850J
preplace netloc gt0_ch23_txprecursor3_0_1 1 0 2 120J 290 1760J
preplace netloc AXI4_LITE_0_1 1 0 2 -180J 200 1300J
preplace netloc CLK_IN_D_0_1 1 0 2 -230J -168 NJ
preplace netloc CLK_IN_D_1_1 1 0 2 -210J -148 NJ
preplace netloc ctl_port_1 1 0 1 NJ 2130
preplace netloc ctl_txrx_port0_1 1 0 1 NJ 2010
preplace netloc ctl_txrx_port1_1 1 0 1 NJ 2030
preplace netloc ctl_txrx_port2_1 1 0 1 NJ 2050
preplace netloc ctl_txrx_port3_1 1 0 1 NJ 2070
preplace netloc ctl_txrx_port4_1 1 0 1 NJ 2090
preplace netloc ctl_txrx_port5_1 1 0 1 NJ 2110
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_0 1 1 1 1230 -48n
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_1 1 1 1 1260 -28n
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_2 1 1 1 1310 -8n
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_3 1 1 1 1340 12n
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_4 1 1 1 1460 112n
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_5 1 1 1 1490 132n
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_6 1 1 1 1520 152n
preplace netloc dcmac_0_core_gtm_rx_serdes_interface_7 1 1 1 1620 172n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_0 1 1 1 1190 -128n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_1 1 1 1 1200 -108n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_2 1 1 1 1210 -88n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_3 1 1 1 1220 -68n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_4 1 1 1 1240 32n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_5 1 1 1 1270 52n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_6 1 1 1 1320 72n
preplace netloc dcmac_0_core_gtm_tx_serdes_interface_7 1 1 1 1370 92n
preplace netloc gt_quad_base_1_GT_Serial 1 2 1 4100J 500n
preplace netloc gt_quad_base_GT_Serial 1 2 1 4100J 480n
preplace netloc s_axi_1 1 0 1 NJ 1990
levelinfo -pg 1 -250 590 3830 8500
pagesize -pg 1 -db -bbox -sgen -520 -230 8850 8230
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_dcmac_0_exdes_support()

cr_bd_dcmac_0_exdes_support ""
set_property REGISTERED_WITH_MANAGER "1" [get_files dcmac_0_exdes_support.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files dcmac_0_exdes_support.bd ] 



# Proc to create BD dcmac_0_cips
proc cr_bd_dcmac_0_cips { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name dcmac_0_cips

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_apb_bridge:3.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:smartconnect:1.0\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:versal_cips:3.4\
  xilinx.com:ip:axi_noc:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set APB_M2_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:apb_rtl:1.0 APB_M2_0 ]

  set APB_M3_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:apb_rtl:1.0 APB_M3_0 ]

  set APB_M_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:apb_rtl:1.0 APB_M_0 ]

  set M00_AXI_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_0 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_0

  set M00_AXI_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_1 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_1

  set M00_AXI_2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_2 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_2

  set M00_AXI_3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_3 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_3

  set M00_AXI_4 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_4 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_4

  set M00_AXI_5 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_5 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_5

  set M00_AXI_6 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_6 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_6

  set lpddr4_clk1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_clk1 ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
   ] $lpddr4_clk1

  set lpddr4_clk2 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_clk2 ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
   ] $lpddr4_clk2

  set ch0_lpddr4_trip1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch0_lpddr4_trip1 ]

  set ch1_lpddr4_trip1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch1_lpddr4_trip1 ]

  set ch0_lpddr4_trip2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch0_lpddr4_trip2 ]

  set ch1_lpddr4_trip2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch1_lpddr4_trip2 ]

  set gt0_ch01_cursor [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gt0_ch01_cursor ]

  set gt0_ch23_cursor [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gt0_ch23_cursor ]

  set gt1_ch01_cursor [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gt1_ch01_cursor ]

  set gt1_ch23_cursor [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gt1_ch23_cursor ]


  # Create ports
  set gt_reset_all_in [ create_bd_port -dir O -from 0 -to 0 -type rst gt_reset_all_in ]
  set gt_line_rate [ create_bd_port -dir O -from 7 -to 0 -type data gt_line_rate ]
  set gt_loopback [ create_bd_port -dir O -from 2 -to 0 -type data gt_loopback ]
  set gt_txprecursor [ create_bd_port -dir O -from 5 -to 0 -type data gt_txprecursor ]
  set gt_txpostcursor [ create_bd_port -dir O -from 5 -to 0 -type data gt_txpostcursor ]
  set gt_txmaincursor [ create_bd_port -dir O -from 6 -to 0 -type data gt_txmaincursor ]
  set gt_reset_rx_datapath_in [ create_bd_port -dir O -from 23 -to 0 gt_reset_rx_datapath_in ]
  set gt_reset_tx_datapath_in [ create_bd_port -dir O -from 23 -to 0 gt_reset_tx_datapath_in ]
  set tx_serdes_reset [ create_bd_port -dir O -from 5 -to 0 tx_serdes_reset ]
  set rx_serdes_reset [ create_bd_port -dir O -from 5 -to 0 rx_serdes_reset ]
  set tx_core_reset [ create_bd_port -dir O -from 0 -to 0 tx_core_reset ]
  set rx_core_reset [ create_bd_port -dir O -from 0 -to 0 rx_core_reset ]
  set gt_tx_reset_done [ create_bd_port -dir I -from 23 -to 0 gt_tx_reset_done ]
  set gt_rx_reset_done [ create_bd_port -dir I -from 23 -to 0 gt_rx_reset_done ]
  set gt_rxcdrhold [ create_bd_port -dir O -from 0 -to 0 -type data gt_rxcdrhold ]
  set pl0_ref_clk_0 [ create_bd_port -dir O -type clk pl0_ref_clk_0 ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {M00_AXI_0:M00_AXI_1:M00_AXI_2:M00_AXI_3:M00_AXI_4:M00_AXI_5:M00_AXI_6} \
   CONFIG.ASSOCIATED_RESET {pl0_resetn_0} \
 ] $pl0_ref_clk_0
  set pl0_resetn_0 [ create_bd_port -dir O -from 0 -to 0 -type rst pl0_resetn_0 ]

  # Create instance: axi_apb_bridge_0, and set properties
  set axi_apb_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 axi_apb_bridge_0 ]
  set_property CONFIG.C_APB_NUM_SLAVES {3} $axi_apb_bridge_0


  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property -dict [list \
    CONFIG.NUM_MI {15} \
    CONFIG.NUM_SI {1} \
  ] $smartconnect_0


  # Create instance: axi_gpio_tx_datapath, and set properties
  set axi_gpio_tx_datapath [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_tx_datapath ]
  set_property CONFIG.C_ALL_OUTPUTS {1} $axi_gpio_tx_datapath


  # Create instance: axi_gpio_rx_datapath, and set properties
  set axi_gpio_rx_datapath [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_rx_datapath ]
  set_property CONFIG.C_ALL_OUTPUTS {1} $axi_gpio_rx_datapath


  # Create instance: axi_resets_dyn, and set properties
  set axi_resets_dyn [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_resets_dyn ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_GPIO_WIDTH {14} \
  ] $axi_resets_dyn


  # Create instance: axi_reset_done_dyn, and set properties
  set axi_reset_done_dyn [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_reset_done_dyn ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_GPIO2_WIDTH {24} \
    CONFIG.C_GPIO_WIDTH {24} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_reset_done_dyn


  # Create instance: axi_gpio_gt_ctl, and set properties
  set axi_gpio_gt_ctl [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_gt_ctl ]
  set_property CONFIG.C_ALL_OUTPUTS {1} $axi_gpio_gt_ctl


  # Create instance: xlslice_gt_reset, and set properties
  set xlslice_gt_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_reset ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_gt_reset


  # Create instance: xlslice_gt_line_rate, and set properties
  set xlslice_gt_line_rate [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_line_rate ]
  set_property -dict [list \
    CONFIG.DIN_FROM {8} \
    CONFIG.DIN_TO {1} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_gt_line_rate


  # Create instance: xlslice_gt_loopback, and set properties
  set xlslice_gt_loopback [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_loopback ]
  set_property -dict [list \
    CONFIG.DIN_FROM {11} \
    CONFIG.DIN_TO {9} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_gt_loopback


  # Create instance: xlslice_gt_txprecursor, and set properties
  set xlslice_gt_txprecursor [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_txprecursor ]
  set_property -dict [list \
    CONFIG.DIN_FROM {17} \
    CONFIG.DIN_TO {12} \
    CONFIG.DOUT_WIDTH {6} \
  ] $xlslice_gt_txprecursor


  # Create instance: xlslice_gt_txpostcursor, and set properties
  set xlslice_gt_txpostcursor [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_txpostcursor ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DIN_TO {18} \
    CONFIG.DOUT_WIDTH {6} \
  ] $xlslice_gt_txpostcursor


  # Create instance: xlslice_gt_txmaincursor, and set properties
  set xlslice_gt_txmaincursor [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_txmaincursor ]
  set_property -dict [list \
    CONFIG.DIN_FROM {30} \
    CONFIG.DIN_TO {24} \
    CONFIG.DOUT_WIDTH {7} \
  ] $xlslice_gt_txmaincursor


  # Create instance: xlslice_gt_rxcdrhold, and set properties
  set xlslice_gt_rxcdrhold [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_rxcdrhold ]
  set_property -dict [list \
    CONFIG.DIN_FROM {31} \
    CONFIG.DIN_TO {31} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_gt_rxcdrhold


  # Create instance: xlslice_tx_serdes_rst, and set properties
  set xlslice_tx_serdes_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_tx_serdes_rst ]
  set_property -dict [list \
    CONFIG.DIN_FROM {7} \
    CONFIG.DIN_TO {2} \
    CONFIG.DIN_WIDTH {14} \
    CONFIG.DOUT_WIDTH {6} \
  ] $xlslice_tx_serdes_rst


  # Create instance: xlslice_rx_serdes_rst, and set properties
  set xlslice_rx_serdes_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_rx_serdes_rst ]
  set_property -dict [list \
    CONFIG.DIN_FROM {13} \
    CONFIG.DIN_TO {8} \
    CONFIG.DIN_WIDTH {14} \
    CONFIG.DOUT_WIDTH {6} \
  ] $xlslice_rx_serdes_rst


  # Create instance: xlslice_tx_core_rst, and set properties
  set xlslice_tx_core_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_tx_core_rst ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {14} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_tx_core_rst


  # Create instance: xlslice_rx_core_rst, and set properties
  set xlslice_rx_core_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_rx_core_rst ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {1} \
    CONFIG.DIN_WIDTH {14} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_rx_core_rst


  # Create instance: xlslice_tx_datapath, and set properties
  set xlslice_tx_datapath [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_tx_datapath ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DOUT_WIDTH {24} \
  ] $xlslice_tx_datapath


  # Create instance: xlslice_rx_datapath, and set properties
  set xlslice_rx_datapath [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_rx_datapath ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DOUT_WIDTH {24} \
  ] $xlslice_rx_datapath


  # Create instance: versal_cips_0, and set properties
  set versal_cips_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0 ]
  set_property -dict [list \
    CONFIG.DDR_MEMORY_MODE {Enable} \
    CONFIG.DEBUG_MODE {JTAG} \
    CONFIG.IO_CONFIG_MODE {Custom} \
    CONFIG.PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
    CONFIG.PS_PMC_CONFIG { \
      DDR_MEMORY_MODE {Connectivity to DDR via NOC} \
      DEBUG_MODE {JTAG} \
      DESIGN_MODE {1} \
      DEVICE_INTEGRITY_MODE {Sysmon temperature voltage and external IO monitoring} \
      IO_CONFIG_MODE {Custom} \
      PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
      PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
      PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
      PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
      PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
      PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
      PMC_QSPI_PERIPHERAL_ENABLE {1} \
      PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
      PMC_REF_CLK_FREQMHZ {33.3333} \
      PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
      PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO\
{PMC_MIO 26 .. 36}}} \
      PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
      PMC_USE_NOC_PMC_AXI0 {1} \
      PMC_USE_PMC_NOC_AXI0 {1} \
      PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
      PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
      PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
      PS_GEN_IPI0_ENABLE {1} \
      PS_GEN_IPI0_MASTER {A72} \
      PS_GEN_IPI1_ENABLE {1} \
      PS_GEN_IPI2_ENABLE {1} \
      PS_GEN_IPI3_ENABLE {1} \
      PS_GEN_IPI4_ENABLE {1} \
      PS_GEN_IPI5_ENABLE {1} \
      PS_GEN_IPI6_ENABLE {1} \
      PS_HSDP_EGRESS_TRAFFIC {JTAG} \
      PS_HSDP_INGRESS_TRAFFIC {JTAG} \
      PS_HSDP_MODE {NONE} \
      PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
      PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
      PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
      PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
      PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
      PS_NUM_FABRIC_RESETS {1} \
      PS_PCIE1_PERIPHERAL_ENABLE {0} \
      PS_PCIE2_PERIPHERAL_ENABLE {0} \
      PS_PCIE_EP_RESET1_IO {PS_MIO 18} \
      PS_PCIE_EP_RESET2_IO {PS_MIO 19} \
      PS_PCIE_RESET {{ENABLE 1}} \
      PS_TTC0_PERIPHERAL_ENABLE {1} \
      PS_TTC1_PERIPHERAL_ENABLE {1} \
      PS_TTC2_PERIPHERAL_ENABLE {1} \
      PS_TTC3_PERIPHERAL_ENABLE {1} \
      PS_UART0_BAUD_RATE {115200} \
      PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
      PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
      PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
      PS_USE_FPD_AXI_NOC0 {1} \
      PS_USE_FPD_AXI_NOC1 {1} \
      PS_USE_FPD_CCI_NOC {1} \
      PS_USE_FPD_CCI_NOC0 {1} \
      PS_USE_M_AXI_FPD {1} \
      PS_USE_NOC_LPD_AXI0 {1} \
      PS_USE_PMCPL_CLK0 {1} \
      SMON_ALARMS {Set_Alarms_On} \
      SMON_ENABLE_TEMP_AVERAGING {0} \
      SMON_INTERFACE_TO_USE {I2C} \
      SMON_PMBUS_ADDRESS {0x18} \
      SMON_TEMP_AVERAGING_SAMPLES {0} \
    } \
  ] $versal_cips_0


  # Create instance: axi_noc_0, and set properties
  set axi_noc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.0 axi_noc_0 ]
  set_property -dict [list \
    CONFIG.CH0_LPDDR4_0_BOARD_INTERFACE {ch0_lpddr4_trip1} \
    CONFIG.CH0_LPDDR4_1_BOARD_INTERFACE {ch0_lpddr4_trip2} \
    CONFIG.CH1_LPDDR4_0_BOARD_INTERFACE {ch0_lpddr4_trip1} \
    CONFIG.CH1_LPDDR4_1_BOARD_INTERFACE {ch0_lpddr4_trip2} \
    CONFIG.MC_CHAN_REGION1 {DDR_LOW1} \
    CONFIG.NUM_CLKS {9} \
    CONFIG.NUM_MCP {4} \
    CONFIG.NUM_MI {0} \
    CONFIG.NUM_SI {8} \
    CONFIG.sys_clk0_BOARD_INTERFACE {lpddr4_clk1} \
    CONFIG.sys_clk1_BOARD_INTERFACE {lpddr4_clk2} \
  ] $axi_noc_0


  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_3 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /axi_noc_0/S00_AXI]

  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_1 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /axi_noc_0/S01_AXI]

  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_2 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /axi_noc_0/S02_AXI]

  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_3 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /axi_noc_0/S03_AXI]

  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_3 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_rpu} \
 ] [get_bd_intf_pins /axi_noc_0/S04_AXI]

  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_2 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_pmc} \
 ] [get_bd_intf_pins /axi_noc_0/S05_AXI]

  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_0 {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_nci} \
 ] [get_bd_intf_pins /axi_noc_0/S06_AXI]

  set_property -dict [ list \
   CONFIG.CONNECTIONS {MC_0 {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}} \
   CONFIG.NOC_PARAMS {} \
   CONFIG.CATEGORY {ps_nci} \
 ] [get_bd_intf_pins /axi_noc_0/S07_AXI]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S00_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk0]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S01_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk1]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S02_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk2]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S03_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk3]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S04_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk4]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S05_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk5]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S06_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk6]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S07_AXI} \
 ] [get_bd_pins /axi_noc_0/aclk7]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {} \
 ] [get_bd_pins /axi_noc_0/aclk8]

  # Create instance: gt0_cursor, and set properties
  set gt0_cursor [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 gt0_cursor ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_ALL_OUTPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $gt0_cursor


  # Create instance: gt1_cursor, and set properties
  set gt1_cursor [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 gt1_cursor ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_ALL_OUTPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $gt1_cursor


  # Create interface connections
  connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M [get_bd_intf_ports APB_M_0] [get_bd_intf_pins axi_apb_bridge_0/APB_M]
  connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M2 [get_bd_intf_ports APB_M2_0] [get_bd_intf_pins axi_apb_bridge_0/APB_M2]
  connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M3 [get_bd_intf_ports APB_M3_0] [get_bd_intf_pins axi_apb_bridge_0/APB_M3]
  connect_bd_intf_net -intf_net axi_noc_0_CH0_LPDDR4_0 [get_bd_intf_ports ch0_lpddr4_trip1] [get_bd_intf_pins axi_noc_0/CH0_LPDDR4_0]
  connect_bd_intf_net -intf_net axi_noc_0_CH0_LPDDR4_1 [get_bd_intf_ports ch0_lpddr4_trip2] [get_bd_intf_pins axi_noc_0/CH0_LPDDR4_1]
  connect_bd_intf_net -intf_net axi_noc_0_CH1_LPDDR4_0 [get_bd_intf_ports ch1_lpddr4_trip1] [get_bd_intf_pins axi_noc_0/CH1_LPDDR4_0]
  connect_bd_intf_net -intf_net axi_noc_0_CH1_LPDDR4_1 [get_bd_intf_ports ch1_lpddr4_trip2] [get_bd_intf_pins axi_noc_0/CH1_LPDDR4_1]
  connect_bd_intf_net -intf_net gt0_cursor_GPIO [get_bd_intf_ports gt0_ch01_cursor] [get_bd_intf_pins gt0_cursor/GPIO]
  connect_bd_intf_net -intf_net gt0_cursor_GPIO2 [get_bd_intf_ports gt0_ch23_cursor] [get_bd_intf_pins gt0_cursor/GPIO2]
  connect_bd_intf_net -intf_net gt1_cursor_GPIO [get_bd_intf_ports gt1_ch01_cursor] [get_bd_intf_pins gt1_cursor/GPIO]
  connect_bd_intf_net -intf_net gt1_cursor_GPIO2 [get_bd_intf_ports gt1_ch23_cursor] [get_bd_intf_pins gt1_cursor/GPIO2]
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_ports M00_AXI_0] [get_bd_intf_pins smartconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins axi_apb_bridge_0/AXI4_LITE] [get_bd_intf_pins smartconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins axi_gpio_gt_ctl/S_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M03_AXI [get_bd_intf_ports M00_AXI_1] [get_bd_intf_pins smartconnect_0/M03_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M04_AXI [get_bd_intf_ports M00_AXI_2] [get_bd_intf_pins smartconnect_0/M04_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M05_AXI [get_bd_intf_ports M00_AXI_3] [get_bd_intf_pins smartconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M06_AXI [get_bd_intf_ports M00_AXI_4] [get_bd_intf_pins smartconnect_0/M06_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M07_AXI [get_bd_intf_ports M00_AXI_5] [get_bd_intf_pins smartconnect_0/M07_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M08_AXI [get_bd_intf_ports M00_AXI_6] [get_bd_intf_pins smartconnect_0/M08_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M09_AXI [get_bd_intf_pins axi_gpio_tx_datapath/S_AXI] [get_bd_intf_pins smartconnect_0/M09_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M10_AXI [get_bd_intf_pins axi_gpio_rx_datapath/S_AXI] [get_bd_intf_pins smartconnect_0/M10_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M11_AXI [get_bd_intf_pins axi_resets_dyn/S_AXI] [get_bd_intf_pins smartconnect_0/M11_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M12_AXI [get_bd_intf_pins axi_reset_done_dyn/S_AXI] [get_bd_intf_pins smartconnect_0/M12_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M13_AXI [get_bd_intf_pins gt0_cursor/S_AXI] [get_bd_intf_pins smartconnect_0/M13_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M14_AXI [get_bd_intf_pins gt1_cursor/S_AXI] [get_bd_intf_pins smartconnect_0/M14_AXI]
  connect_bd_intf_net -intf_net sys_clk0_0_1 [get_bd_intf_ports lpddr4_clk1] [get_bd_intf_pins axi_noc_0/sys_clk0]
  connect_bd_intf_net -intf_net sys_clk1_0_1 [get_bd_intf_ports lpddr4_clk2] [get_bd_intf_pins axi_noc_0/sys_clk1]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_AXI_NOC_0 [get_bd_intf_pins versal_cips_0/FPD_AXI_NOC_0] [get_bd_intf_pins axi_noc_0/S06_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_AXI_NOC_1 [get_bd_intf_pins versal_cips_0/FPD_AXI_NOC_1] [get_bd_intf_pins axi_noc_0/S07_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_0 [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_0] [get_bd_intf_pins axi_noc_0/S00_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_1 [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_1] [get_bd_intf_pins axi_noc_0/S01_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_2 [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_2] [get_bd_intf_pins axi_noc_0/S02_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_3 [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_3] [get_bd_intf_pins axi_noc_0/S03_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_LPD_AXI_NOC_0 [get_bd_intf_pins versal_cips_0/LPD_AXI_NOC_0] [get_bd_intf_pins axi_noc_0/S04_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_M_AXI_FPD [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins versal_cips_0/M_AXI_FPD]
  connect_bd_intf_net -intf_net versal_cips_0_PMC_NOC_AXI_0 [get_bd_intf_pins versal_cips_0/PMC_NOC_AXI_0] [get_bd_intf_pins axi_noc_0/S05_AXI]

  # Create port connections
  connect_bd_net -net axi_gpio_gt_ctl_gpio_io_o [get_bd_pins axi_gpio_gt_ctl/gpio_io_o] [get_bd_pins xlslice_gt_reset/Din] [get_bd_pins xlslice_gt_line_rate/Din] [get_bd_pins xlslice_gt_loopback/Din] [get_bd_pins xlslice_gt_txprecursor/Din] [get_bd_pins xlslice_gt_txpostcursor/Din] [get_bd_pins xlslice_gt_txmaincursor/Din] [get_bd_pins xlslice_gt_rxcdrhold/Din]
  connect_bd_net -net axi_gpio_rx_datapath_gpio_io_o [get_bd_pins axi_gpio_rx_datapath/gpio_io_o] [get_bd_pins xlslice_rx_datapath/Din]
  connect_bd_net -net axi_gpio_tx_datapath_gpio_io_o [get_bd_pins axi_gpio_tx_datapath/gpio_io_o] [get_bd_pins xlslice_tx_datapath/Din]
  connect_bd_net -net axi_resets_dyn_gpio_io_o [get_bd_pins axi_resets_dyn/gpio_io_o] [get_bd_pins xlslice_tx_serdes_rst/Din] [get_bd_pins xlslice_rx_serdes_rst/Din] [get_bd_pins xlslice_rx_core_rst/Din] [get_bd_pins xlslice_tx_core_rst/Din]
  connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_ports pl0_resetn_0] [get_bd_pins axi_apb_bridge_0/s_axi_aresetn] [get_bd_pins axi_gpio_gt_ctl/s_axi_aresetn] [get_bd_pins axi_gpio_tx_datapath/s_axi_aresetn] [get_bd_pins axi_gpio_rx_datapath/s_axi_aresetn] [get_bd_pins axi_resets_dyn/s_axi_aresetn] [get_bd_pins axi_reset_done_dyn/s_axi_aresetn] [get_bd_pins gt0_cursor/s_axi_aresetn] [get_bd_pins gt1_cursor/s_axi_aresetn]
  connect_bd_net -net rx_reset_done [get_bd_ports gt_rx_reset_done] [get_bd_pins axi_reset_done_dyn/gpio2_io_i]
  connect_bd_net -net tx_reset_done [get_bd_ports gt_tx_reset_done] [get_bd_pins axi_reset_done_dyn/gpio_io_i]
  connect_bd_net -net versal_cips_0_fpd_axi_noc_axi0_clk [get_bd_pins versal_cips_0/fpd_axi_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk6]
  connect_bd_net -net versal_cips_0_fpd_axi_noc_axi1_clk [get_bd_pins versal_cips_0/fpd_axi_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk7]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi0_clk [get_bd_pins versal_cips_0/fpd_cci_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk0]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi1_clk [get_bd_pins versal_cips_0/fpd_cci_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk1]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi2_clk [get_bd_pins versal_cips_0/fpd_cci_noc_axi2_clk] [get_bd_pins axi_noc_0/aclk2]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi3_clk [get_bd_pins versal_cips_0/fpd_cci_noc_axi3_clk] [get_bd_pins axi_noc_0/aclk3]
  connect_bd_net -net versal_cips_0_lpd_axi_noc_clk [get_bd_pins versal_cips_0/lpd_axi_noc_clk] [get_bd_pins axi_noc_0/aclk4]
  connect_bd_net -net versal_cips_0_pl0_ref_clk [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_ports pl0_ref_clk_0] [get_bd_pins axi_apb_bridge_0/s_axi_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins smartconnect_0/aclk] [get_bd_pins versal_cips_0/m_axi_fpd_aclk] [get_bd_pins axi_gpio_gt_ctl/s_axi_aclk] [get_bd_pins axi_gpio_tx_datapath/s_axi_aclk] [get_bd_pins axi_gpio_rx_datapath/s_axi_aclk] [get_bd_pins axi_resets_dyn/s_axi_aclk] [get_bd_pins axi_reset_done_dyn/s_axi_aclk] [get_bd_pins axi_noc_0/aclk8] [get_bd_pins gt0_cursor/s_axi_aclk] [get_bd_pins gt1_cursor/s_axi_aclk]
  connect_bd_net -net versal_cips_0_pl0_resetn [get_bd_pins versal_cips_0/pl0_resetn] [get_bd_pins proc_sys_reset_0/ext_reset_in]
  connect_bd_net -net versal_cips_0_pmc_axi_noc_axi0_clk [get_bd_pins versal_cips_0/pmc_axi_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk5]
  connect_bd_net -net xlslice_gt_line_rate_Dout [get_bd_pins xlslice_gt_line_rate/Dout] [get_bd_ports gt_line_rate]
  connect_bd_net -net xlslice_gt_loopback_Dout [get_bd_pins xlslice_gt_loopback/Dout] [get_bd_ports gt_loopback]
  connect_bd_net -net xlslice_gt_reset_Dout [get_bd_pins xlslice_gt_reset/Dout] [get_bd_ports gt_reset_all_in]
  connect_bd_net -net xlslice_gt_rxcdrhold_Dout [get_bd_pins xlslice_gt_rxcdrhold/Dout] [get_bd_ports gt_rxcdrhold]
  connect_bd_net -net xlslice_gt_txmaincursor_Dout [get_bd_pins xlslice_gt_txmaincursor/Dout] [get_bd_ports gt_txmaincursor]
  connect_bd_net -net xlslice_gt_txpostcursor_Dout [get_bd_pins xlslice_gt_txpostcursor/Dout] [get_bd_ports gt_txpostcursor]
  connect_bd_net -net xlslice_gt_txprecursor_Dout [get_bd_pins xlslice_gt_txprecursor/Dout] [get_bd_ports gt_txprecursor]
  connect_bd_net -net xlslice_rx_core_rst_Dout [get_bd_pins xlslice_rx_core_rst/Dout] [get_bd_ports rx_core_reset]
  connect_bd_net -net xlslice_rx_datapath_Dout [get_bd_pins xlslice_rx_datapath/Dout] [get_bd_ports gt_reset_rx_datapath_in]
  connect_bd_net -net xlslice_rx_serdes_rst_Dout [get_bd_pins xlslice_rx_serdes_rst/Dout] [get_bd_ports rx_serdes_reset]
  connect_bd_net -net xlslice_tx_core_rst_Dout [get_bd_pins xlslice_tx_core_rst/Dout] [get_bd_ports tx_core_reset]
  connect_bd_net -net xlslice_tx_datapath_Dout [get_bd_pins xlslice_tx_datapath/Dout] [get_bd_ports gt_reset_tx_datapath_in]
  connect_bd_net -net xlslice_tx_serdes_rst_Dout [get_bd_pins xlslice_tx_serdes_rst/Dout] [get_bd_ports tx_serdes_reset]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S06_AXI/C0_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S06_AXI/C0_DDR_LOW1x2] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_AXI_NOC_1] [get_bd_addr_segs axi_noc_0/S07_AXI/C0_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_AXI_NOC_1] [get_bd_addr_segs axi_noc_0/S07_AXI/C0_DDR_LOW1x2] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C3_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C3_DDR_LOW1x2] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S01_AXI/C1_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S01_AXI/C1_DDR_LOW1x2] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S02_AXI/C2_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S02_AXI/C2_DDR_LOW1x2] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S03_AXI/C3_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S03_AXI/C3_DDR_LOW1x2] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S04_AXI/C3_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_noc_0/S04_AXI/C3_DDR_LOW1x2] -force
  assign_bd_address -offset 0xA4110000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs APB_M2_0/Reg] -force
  assign_bd_address -offset 0xA4120000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs APB_M3_0/Reg] -force
  assign_bd_address -offset 0xA4100000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs APB_M_0/Reg] -force
  assign_bd_address -offset 0xA4000000 -range 0x00100000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_0/Reg] -force
  assign_bd_address -offset 0xA4A00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_1/Reg] -force
  assign_bd_address -offset 0xA4B00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_2/Reg] -force
  assign_bd_address -offset 0xA4C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_3/Reg] -force
  assign_bd_address -offset 0xA4D00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_4/Reg] -force
  assign_bd_address -offset 0xA4E00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_5/Reg] -force
  assign_bd_address -offset 0xA4F00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_6/Reg] -force
  assign_bd_address -offset 0xA4130000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_gpio_gt_ctl/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4150000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_gpio_rx_datapath/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4140000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_gpio_tx_datapath/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4160000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_reset_done_dyn/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4170000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_resets_dyn/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4180000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs gt0_cursor/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4190000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs gt1_cursor/S_AXI/Reg] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_noc_0/S05_AXI/C2_DDR_LOW0x2] -force
  assign_bd_address -offset 0x000800000000 -range 0x000180000000 -target_address_space [get_bd_addr_spaces versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_noc_0/S05_AXI/C2_DDR_LOW1x2] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.30411",
   "Default View_TopLeft":"1365,1689",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port APB_M2_0 -pg 1 -lvl 6 -x 2000 -y 80 -defaultsOSRD
preplace port APB_M3_0 -pg 1 -lvl 6 -x 2000 -y 100 -defaultsOSRD
preplace port APB_M_0 -pg 1 -lvl 6 -x 2000 -y 60 -defaultsOSRD
preplace port M00_AXI_0 -pg 1 -lvl 6 -x 2000 -y 160 -defaultsOSRD
preplace port M00_AXI_1 -pg 1 -lvl 6 -x 2000 -y 320 -defaultsOSRD
preplace port M00_AXI_2 -pg 1 -lvl 6 -x 2000 -y 280 -defaultsOSRD
preplace port M00_AXI_3 -pg 1 -lvl 6 -x 2000 -y 300 -defaultsOSRD
preplace port M00_AXI_4 -pg 1 -lvl 6 -x 2000 -y 440 -defaultsOSRD
preplace port M00_AXI_5 -pg 1 -lvl 6 -x 2000 -y 460 -defaultsOSRD
preplace port M00_AXI_6 -pg 1 -lvl 6 -x 2000 -y 480 -defaultsOSRD
preplace port lpddr4_clk1 -pg 1 -lvl 0 -x -330 -y 360 -defaultsOSRD
preplace port lpddr4_clk2 -pg 1 -lvl 0 -x -330 -y 380 -defaultsOSRD
preplace port ch0_lpddr4_trip1 -pg 1 -lvl 6 -x 2000 -y 350 -defaultsOSRD
preplace port ch1_lpddr4_trip1 -pg 1 -lvl 6 -x 2000 -y 370 -defaultsOSRD
preplace port ch0_lpddr4_trip2 -pg 1 -lvl 6 -x 2000 -y 390 -defaultsOSRD
preplace port ch1_lpddr4_trip2 -pg 1 -lvl 6 -x 2000 -y 410 -defaultsOSRD
preplace port gt0_ch01_cursor -pg 1 -lvl 6 -x 2000 -y 1790 -defaultsOSRD
preplace port gt0_ch23_cursor -pg 1 -lvl 6 -x 2000 -y 1810 -defaultsOSRD
preplace port gt1_ch01_cursor -pg 1 -lvl 6 -x 2000 -y 1970 -defaultsOSRD
preplace port gt1_ch23_cursor -pg 1 -lvl 6 -x 2000 -y 1990 -defaultsOSRD
preplace port port-id_pl0_ref_clk_0 -pg 1 -lvl 6 -x 2000 -y 1700 -defaultsOSRD
preplace portBus gt_reset_all_in -pg 1 -lvl 6 -x 2000 -y 940 -defaultsOSRD
preplace portBus gt_line_rate -pg 1 -lvl 6 -x 2000 -y 640 -defaultsOSRD
preplace portBus gt_loopback -pg 1 -lvl 6 -x 2000 -y 840 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 6 -x 2000 -y 740 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 6 -x 2000 -y 1240 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 6 -x 2000 -y 1140 -defaultsOSRD
preplace portBus gt_reset_rx_datapath_in -pg 1 -lvl 6 -x 2000 -y 250 -defaultsOSRD
preplace portBus gt_reset_tx_datapath_in -pg 1 -lvl 6 -x 2000 -y 520 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 6 -x 2000 -y 1640 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 6 -x 2000 -y 1440 -defaultsOSRD
preplace portBus tx_core_reset -pg 1 -lvl 6 -x 2000 -y 1540 -defaultsOSRD
preplace portBus rx_core_reset -pg 1 -lvl 6 -x 2000 -y 1340 -defaultsOSRD
preplace portBus gt_tx_reset_done -pg 1 -lvl 0 -x -330 -y 930 -defaultsOSRD
preplace portBus gt_rx_reset_done -pg 1 -lvl 0 -x -330 -y 1110 -defaultsOSRD
preplace portBus gt_rxcdrhold -pg 1 -lvl 6 -x 2000 -y 1040 -defaultsOSRD
preplace portBus pl0_resetn_0 -pg 1 -lvl 6 -x 2000 -y 580 -defaultsOSRD
preplace inst axi_apb_bridge_0 -pg 1 -lvl 4 -x 1520 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 4 -x 1520 -y 670 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 1060 -y 380 -defaultsOSRD
preplace inst axi_gpio_tx_datapath -pg 1 -lvl 4 -x 1520 -y 510 -defaultsOSRD
preplace inst axi_gpio_rx_datapath -pg 1 -lvl 4 -x 1520 -y 240 -defaultsOSRD
preplace inst axi_resets_dyn -pg 1 -lvl 4 -x 1520 -y 1190 -defaultsOSRD
preplace inst axi_reset_done_dyn -pg 1 -lvl 4 -x 1520 -y 1020 -defaultsOSRD
preplace inst axi_gpio_gt_ctl -pg 1 -lvl 4 -x 1520 -y 850 -defaultsOSRD
preplace inst xlslice_gt_reset -pg 1 -lvl 5 -x 1830 -y 940 -defaultsOSRD
preplace inst xlslice_gt_line_rate -pg 1 -lvl 5 -x 1830 -y 640 -defaultsOSRD
preplace inst xlslice_gt_loopback -pg 1 -lvl 5 -x 1830 -y 840 -defaultsOSRD
preplace inst xlslice_gt_txprecursor -pg 1 -lvl 5 -x 1830 -y 740 -defaultsOSRD
preplace inst xlslice_gt_txpostcursor -pg 1 -lvl 5 -x 1830 -y 1240 -defaultsOSRD
preplace inst xlslice_gt_txmaincursor -pg 1 -lvl 5 -x 1830 -y 1140 -defaultsOSRD
preplace inst xlslice_gt_rxcdrhold -pg 1 -lvl 5 -x 1830 -y 1040 -defaultsOSRD
preplace inst xlslice_tx_serdes_rst -pg 1 -lvl 5 -x 1830 -y 1640 -defaultsOSRD
preplace inst xlslice_rx_serdes_rst -pg 1 -lvl 5 -x 1830 -y 1440 -defaultsOSRD
preplace inst xlslice_tx_core_rst -pg 1 -lvl 5 -x 1830 -y 1540 -defaultsOSRD
preplace inst xlslice_rx_core_rst -pg 1 -lvl 5 -x 1830 -y 1340 -defaultsOSRD
preplace inst xlslice_tx_datapath -pg 1 -lvl 5 -x 1830 -y 520 -defaultsOSRD
preplace inst xlslice_rx_datapath -pg 1 -lvl 5 -x 1830 -y 250 -defaultsOSRD
preplace inst versal_cips_0 -pg 1 -lvl 1 -x -40 -y 380 -defaultsOSRD
preplace inst axi_noc_0 -pg 1 -lvl 2 -x 690 -y 380 -defaultsOSRD
preplace inst gt0_cursor -pg 1 -lvl 4 -x 1520 -y 1800 -defaultsOSRD
preplace inst gt1_cursor -pg 1 -lvl 4 -x 1520 -y 1980 -defaultsOSRD
preplace netloc axi_gpio_gt_ctl_gpio_io_o 1 4 1 1720 640n
preplace netloc axi_gpio_rx_datapath_gpio_io_o 1 4 1 NJ 250
preplace netloc axi_gpio_tx_datapath_gpio_io_o 1 4 1 NJ 520
preplace netloc axi_resets_dyn_gpio_io_o 1 4 1 1700 1200n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 3 920 600 1330J 430 1700
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 3 1340 770 1710 580 NJ
preplace netloc rx_reset_done 1 0 5 NJ 1110 N 1110 N 1110 NJ 1110 1700
preplace netloc tx_reset_done 1 0 5 NJ 930 N 930 N 930 NJ 930 1700
preplace netloc versal_cips_0_fpd_axi_noc_axi0_clk 1 1 1 240 480n
preplace netloc versal_cips_0_fpd_axi_noc_axi1_clk 1 1 1 210 500n
preplace netloc versal_cips_0_fpd_cci_noc_axi0_clk 1 1 1 N 400
preplace netloc versal_cips_0_fpd_cci_noc_axi1_clk 1 1 1 N 420
preplace netloc versal_cips_0_fpd_cci_noc_axi2_clk 1 1 1 N 440
preplace netloc versal_cips_0_fpd_cci_noc_axi3_clk 1 1 1 N 460
preplace netloc versal_cips_0_lpd_axi_noc_clk 1 1 1 250 480n
preplace netloc versal_cips_0_pl0_ref_clk 1 0 6 -290 650 220 620 910 620 1290 1700 NJ 1700 NJ
preplace netloc versal_cips_0_pl0_resetn 1 1 3 230 650 N 650 NJ
preplace netloc versal_cips_0_pmc_axi_noc_axi0_clk 1 1 1 270 500n
preplace netloc xlslice_gt_line_rate_Dout 1 5 1 NJ 640
preplace netloc xlslice_gt_loopback_Dout 1 5 1 NJ 840
preplace netloc xlslice_gt_reset_Dout 1 5 1 NJ 940
preplace netloc xlslice_gt_rxcdrhold_Dout 1 5 1 NJ 1040
preplace netloc xlslice_gt_txmaincursor_Dout 1 5 1 NJ 1140
preplace netloc xlslice_gt_txpostcursor_Dout 1 5 1 NJ 1240
preplace netloc xlslice_gt_txprecursor_Dout 1 5 1 NJ 740
preplace netloc xlslice_rx_core_rst_Dout 1 5 1 NJ 1340
preplace netloc xlslice_rx_datapath_Dout 1 5 1 NJ 250
preplace netloc xlslice_rx_serdes_rst_Dout 1 5 1 NJ 1440
preplace netloc xlslice_tx_core_rst_Dout 1 5 1 NJ 1540
preplace netloc xlslice_tx_datapath_Dout 1 5 1 NJ 520
preplace netloc xlslice_tx_serdes_rst_Dout 1 5 1 NJ 1640
preplace netloc axi_apb_bridge_0_APB_M 1 4 2 NJ 60 NJ
preplace netloc axi_apb_bridge_0_APB_M2 1 4 2 NJ 80 NJ
preplace netloc axi_apb_bridge_0_APB_M3 1 4 2 NJ 100 NJ
preplace netloc axi_noc_0_CH0_LPDDR4_0 1 2 4 870J 160 NJ 160 1700J 170 1980J
preplace netloc axi_noc_0_CH0_LPDDR4_1 1 2 4 880J 580 1270J 390 NJ 390 NJ
preplace netloc axi_noc_0_CH1_LPDDR4_0 1 2 4 890J 180 1330J 340 NJ 340 1970J
preplace netloc axi_noc_0_CH1_LPDDR4_1 1 2 4 870J 590 1320J 420 NJ 420 1980J
preplace netloc smartconnect_0_M00_AXI 1 3 3 1260J 320 1710J 160 NJ
preplace netloc smartconnect_0_M01_AXI 1 3 1 1240 60n
preplace netloc smartconnect_0_M02_AXI 1 3 1 1310 280n
preplace netloc smartconnect_0_M03_AXI 1 3 3 1320J 330 1720J 320 NJ
preplace netloc smartconnect_0_M04_AXI 1 3 3 1240J 350 NJ 350 1940J
preplace netloc smartconnect_0_M05_AXI 1 3 3 1320J 360 NJ 360 1960J
preplace netloc smartconnect_0_M06_AXI 1 3 3 1300J 370 NJ 370 1960J
preplace netloc smartconnect_0_M07_AXI 1 3 3 1260J 400 NJ 400 1950J
preplace netloc smartconnect_0_M08_AXI 1 3 3 1240J 410 NJ 410 1940J
preplace netloc smartconnect_0_M09_AXI 1 3 1 1240 420n
preplace netloc smartconnect_0_M10_AXI 1 3 1 1250 220n
preplace netloc smartconnect_0_M11_AXI 1 3 1 1230 460n
preplace netloc smartconnect_0_M12_AXI 1 3 1 1220 480n
preplace netloc sys_clk0_0_1 1 0 2 -310J 120 270J
preplace netloc sys_clk1_0_1 1 0 2 -310J 640 260J
preplace netloc versal_cips_0_FPD_AXI_NOC_0 1 1 1 230 280n
preplace netloc versal_cips_0_FPD_AXI_NOC_1 1 1 1 220 300n
preplace netloc versal_cips_0_FPD_CCI_NOC_0 1 1 1 N 200
preplace netloc versal_cips_0_FPD_CCI_NOC_1 1 1 1 N 220
preplace netloc versal_cips_0_FPD_CCI_NOC_2 1 1 1 N 240
preplace netloc versal_cips_0_FPD_CCI_NOC_3 1 1 1 N 260
preplace netloc versal_cips_0_LPD_AXI_NOC_0 1 1 1 250 280n
preplace netloc versal_cips_0_M_AXI_FPD 1 1 2 230 140 900
preplace netloc versal_cips_0_PMC_NOC_AXI_0 1 1 1 260 300n
preplace netloc smartconnect_0_M13_AXI 1 3 1 1210 500n
preplace netloc smartconnect_0_M14_AXI 1 3 1 1200 520n
preplace netloc gt0_cursor_GPIO 1 4 2 NJ 1790 NJ
preplace netloc gt0_cursor_GPIO2 1 4 2 NJ 1810 NJ
preplace netloc gt1_cursor_GPIO 1 4 2 NJ 1970 NJ
preplace netloc gt1_cursor_GPIO2 1 4 2 NJ 1990 NJ
levelinfo -pg 1 -330 -40 690 1060 1520 1830 2000
pagesize -pg 1 -db -bbox -sgen -550 -190 2270 2060
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_dcmac_0_cips()

cr_bd_dcmac_0_cips ""
set_property REGISTERED_WITH_MANAGER "1" [get_files dcmac_0_cips.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files dcmac_0_cips.bd ] 
set_property USED_IN "synthesis implementation" [get_files dcmac_0_cips.bd ] 
set_property USED_IN_SIMULATION "0" [get_files dcmac_0_cips.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse [list dcmac_0_cips.bd]] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.gen/sources_1/bd/dcmac_0_cips/hdl/dcmac_0_cips_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse [list dcmac_0_cips.bd]] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}

if { [get_property IS_LOCKED [ get_files -norecurse [list dcmac_0_exdes_support.bd]] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/Projects/400G/vivado_proj_2023.2/vpk180/dcmac_udp/dcmac_udp_test/dcmac_udp_test.gen/sources_1/bd/dcmac_0_exdes_support/hdl/dcmac_0_exdes_support_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse [list dcmac_0_exdes_support.bd]] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xcvp1802-lsvc4072-2MP-e-S -flow {Vivado Synthesis 2023} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2023" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "incremental_checkpoint" -value "$proj_dir/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_udp_demo.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "none" -objects $obj

# Create 'synth_1_copy_1' run (if not found)
if {[string equal [get_runs -quiet synth_1_copy_1] ""]} {
    create_run -name synth_1_copy_1 -part xcvp1802-lsvc4072-2MP-e-S -flow {Vivado Synthesis 2023} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1_copy_1]
  set_property flow "Vivado Synthesis 2023" [get_runs synth_1_copy_1]
}
set obj [get_runs synth_1_copy_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_copy_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1_copy_1] synth_1_copy_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_copy_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1_copy_1
}
set obj [get_report_configs -of_objects [get_runs synth_1_copy_1] synth_1_copy_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj

}
set obj [get_runs synth_1_copy_1]
set_property -name "incremental_checkpoint" -value "$proj_dir/dcmac_udp_test.srcs/utils_1/imports/synth_1/dcmac_udp_demo.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/dcmac_udp_test.srcs/utils_1/imports/synth_1/synth_1_copy_1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "full" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xcvp1802-lsvc4072-2MP-e-S -flow {Vivado Implementation 2023} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2023" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_device_image.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_device_image.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
