# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/AXIS_BRAM_mng.vhd" \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/DMA_MM2S.vhd" \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/SIPO_shift_reg_w_full.vhd" \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/TB_Tester.vhd" \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/axis_to_bram_PCV.vhd" \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/axis_to_bram_Kernel.vhd" \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/axis_to_bram_Bias.vhd" \
"../../../../../PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_Top_Level.vhd" \

# Do not sort compile order
nosort
