[verilog]
include_paths = ["*.srcs/**"]

[option]
linter = true
