# do TopLevel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/shrey/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/mux4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture rtl of mux4to1
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture rtl of mux2to1
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/decoder3_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/decoder3_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder3_16
# -- Compiling architecture decoder3_16_arc of decoder3_16
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Struct of ALU
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/TwosComplement.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/TwosComplement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TwosComplement
# -- Compiling architecture Behave of TwosComplement
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/trail_zero7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/trail_zero7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trail_zero7
# -- Compiling architecture behav of trail_zero7
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity temp_reg
# -- Compiling architecture behav of temp_reg
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/sign_ext.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/sign_ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture rtl of sign_ext
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behav of registers
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/regfile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram
# -- Compiling architecture rtl of ram
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity priorityEncoder
# -- Compiling architecture priority_enc_arc of priorityEncoder
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/components_datapath/mux8to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/components_datapath/mux8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux8to1
# -- Compiling architecture rtl of mux8to1
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/TopLevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TopLevel
# -- Compiling architecture Struct of TopLevel
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:05:53 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/shrey/Documents/microlab337/controlPath/FSM_new.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_new
# -- Compiling architecture rtl of FSM_new
# End time: 08:05:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.toplevel
# vsim work.toplevel 
# Start time: 08:06:36 on Nov 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevel(struct)
# Loading ieee.numeric_std(body)
# Loading work.fsm_new(rtl)
# Loading work.datapath(rtl)
# Loading work.mux2to1(rtl)
# Loading work.mux4to1(rtl)
# Loading work.mux8to1(rtl)
# Loading work.alu(struct)
# Loading work.twoscomplement(behave)
# Loading work.registers(behav)
# Loading work.sign_ext(rtl)
# Loading work.priorityencoder(priority_enc_arc)
# Loading work.ram(rtl)
# Loading work.temp_reg(behav)
# Loading work.trail_zero7(behav)
# Loading work.decoder3_16(decoder3_16_arc)
# Loading work.register_file(behavioral)
add wave -position insertpoint  \
sim:/toplevel/clk \
sim:/toplevel/reset \
sim:/toplevel/opcode \
sim:/toplevel/op_type \
sim:/toplevel/carry \
sim:/toplevel/zero \
sim:/toplevel/valid \
sim:/toplevel/IR_3_5 \
sim:/toplevel/IR_7 \
sim:/toplevel/control_store
add wave -position insertpoint  \
sim:/toplevel/Data/reg_file/registers
# couldn't load file "/home/shrey/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
add wave -position insertpoint  \
sim:/toplevel/ControlPath/state \
sim:/toplevel/ControlPath/next_state
force -freeze sim:/toplevel/reset 1 0
force -freeze sim:/toplevel/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/toplevel/reset 0 0
run
run
restart
force -freeze sim:/toplevel/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/toplevel/reset 1 0
force -freeze sim:/toplevel/Data/reg_file/registers {{{0000000000000000} {0000000000000001} {0000000000000011} {0000000000000000} {0000000000000000} {0000000000000000} {0000000000000000} {0000000000000000}}} 0
# ** Error: (vsim-3455) Can force arrays only if they are one-dimensional arrays of character enums.
# 
run
force -freeze sim:/toplevel/reset 0 0
run
run
run
restart
force -freeze sim:/toplevel/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/toplevel/reset 1 0
force -freeze sim:/toplevel/Data/reg_file/registers(1) 0000000000000001 0
force -freeze sim:/toplevel/Data/reg_file/registers(2) 0000000000000011 0
force -freeze sim:/toplevel/reset 1 0
force -freeze sim:/toplevel/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/toplevel/reset 0 0
run
run
run
run
run
run
run
# End time: 08:12:31 on Nov 09,2017, Elapsed time: 0:05:55
# Errors: 2, Warnings: 0
