INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Systemy-Rekonfigurowalne/lab_2/lab_2.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Systemy-Rekonfigurowalne/lab_2/lab_2.srcs/sources_1/new/long_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Systemy-Rekonfigurowalne/lab_2/lab_2.srcs/sim_1/new/stimulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Systemy-Rekonfigurowalne/lab_2/lab_2.srcs/sim_1/new/tb_long_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_long_and_gate
