ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff		TypedIOPort	.Ramp5.output	False	<=	eff		ParameterPort	.Ramp3.step	False
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff		TypedIOPort	.Const.output	True	<=	eff		ParameterPort	.Ramp4.step	True
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff		TypedIOPort	.Ramp9.output	False	<=	eff		TypedIOPort	.SetVariable.input	False
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff		TypedIOPort	.Const2.output	True	<=	eff		ParameterPort	.Ramp10.step	True
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff		TypedIOPort	.Const3.output	True	<=	eff		ParameterPort	.Ramp11.step	True
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff		TypedIOPort	.Ramp12.output	False	<=	eff		TypedIOPort	.SetVariable2.input	False
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff		TypedIOPort	.Ramp14.output	False	<=	eff		TypedIOPort	.Ramp13.trigger	False
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff	topLevelComposite	ASTPtLeafNode	PtLeafNode:true:null:0:null	True	<=	eff		Parameter	.Step1	True
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff	topLevelComposite	ASTPtLeafNode	PtLeafNode:true:null:5:null	True	<=	eff		Parameter	.Step2	True
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff	topLevelComposite	ASTPtLeafNode	PtLeafNode:true:null:0:null	True	<=	eff		Parameter	.Step3	False
ptolemy.data.properties.lattice.logicalAND.kernel	CompositeEntity	topLevelComposite	base	eff	topLevelComposite	ASTPtLeafNode	PtLeafNode:true:null:0:null	True	<=	eff		Parameter	.Step4	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp	base	eff		PortParameter	.Ramp.step	True	<=	eff		TypedIOPort	.Ramp.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp	base	eff	.Ramp	ASTPtLeafNode	PtLeafNode:true:null:1:null	True	<=	eff		PortParameter	.Ramp.step	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp2	base	eff		PortParameter	.Ramp2.step	True	<=	eff		TypedIOPort	.Ramp2.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp2	base	eff		LatticeProperty	True	True	<=	eff		TypedIOPort	.Ramp2.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp2	base	eff	.Ramp2	ASTPtLeafNode	PtLeafNode:true:null:0:null	True	<=	eff		PortParameter	.Ramp2.step	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp3	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp3.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp5	base	eff		PortParameter	.Ramp5.step	True	<=	eff		TypedIOPort	.Ramp5.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp5	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp5.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp5	base	eff	.Ramp5	ASTPtLeafNode	PtLeafNode:true:null:1:null	True	<=	eff		PortParameter	.Ramp5.step	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp4	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp4.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Const	.Const	base	eff		Parameter	.Const.value	True	<=	eff		TypedIOPort	.Const.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Const	.Const	base	eff	.Const	ASTPtLeafNode	PtLeafNode:true:null:1:null	True	<=	eff		Parameter	.Const.value	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp6	base	eff		PortParameter	.Ramp6.step	True	<=	eff		TypedIOPort	.Ramp6.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp6	base	eff		LatticeProperty	True	True	<=	eff		TypedIOPort	.Ramp6.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp6	base	eff	.Ramp6	ASTPtLeafNode	PtLeafNode:false:null:null:Step1	True	<=	eff		PortParameter	.Ramp6.step	True
ptolemy.data.properties.lattice.logicalAND.data.expr	ASTPtLeafNode	PtLeafNode:false:null:null:Step1	base	eff		Parameter	.Step1	True	<=	eff	.Ramp6	ASTPtLeafNode	PtLeafNode:false:null:null:Step1	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp7	base	eff		PortParameter	.Ramp7.step	True	<=	eff		TypedIOPort	.Ramp7.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp7	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp7.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp7	base	eff	.Ramp7	ASTPtLeafNode	PtLeafNode:false:null:null:Step2	True	<=	eff		PortParameter	.Ramp7.step	True
ptolemy.data.properties.lattice.logicalAND.data.expr	ASTPtLeafNode	PtLeafNode:false:null:null:Step2	base	eff		Parameter	.Step2	True	<=	eff	.Ramp7	ASTPtLeafNode	PtLeafNode:false:null:null:Step2	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp8	base	eff		PortParameter	.Ramp8.step	False	<=	eff		TypedIOPort	.Ramp8.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp8	base	eff		LatticeProperty	True	True	<=	eff		TypedIOPort	.Ramp8.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp8	base	eff	.Ramp8	ASTPtLeafNode	PtLeafNode:false:null:null:Step3	False	<=	eff		PortParameter	.Ramp8.step	False
ptolemy.data.properties.lattice.logicalAND.data.expr	ASTPtLeafNode	PtLeafNode:false:null:null:Step3	base	eff		Parameter	.Step3	False	<=	eff	.Ramp8	ASTPtLeafNode	PtLeafNode:false:null:null:Step3	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp9	base	eff		PortParameter	.Ramp9.step	True	<=	eff		TypedIOPort	.Ramp9.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp9	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp9.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp9	base	eff	.Ramp9	ASTPtLeafNode	PtLeafNode:true:null:1:null	True	<=	eff		PortParameter	.Ramp9.step	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	SetVariable	.SetVariable	base	eff		TypedIOPort	.SetVariable.input	False	<=	eff		TypedIOPort	.SetVariable.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	SetVariable	.SetVariable	base	eff		TypedIOPort	.SetVariable.input	False	<=	eff		Parameter	.Step3	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	SetVariable	.SetVariable	base	eff	.SetVariable	ASTPtLeafNode	PtLeafNode:false:null:null:Step3	False	<=	eff		StringAttribute	.SetVariable.variableName	False
ptolemy.data.properties.lattice.logicalAND.data.expr	ASTPtLeafNode	PtLeafNode:false:null:null:Step3	base	eff		Parameter	.Step3	False	<=	eff	.SetVariable	ASTPtLeafNode	PtLeafNode:false:null:null:Step3	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp10	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp10.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Const	.Const2	base	eff		Parameter	.Const2.value	True	<=	eff		TypedIOPort	.Const2.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Const	.Const2	base	eff	.Const2	ASTPtLeafNode	PtLeafNode:true:null:0:null	True	<=	eff		Parameter	.Const2.value	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp11	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp11.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp12	base	eff		PortParameter	.Ramp12.step	True	<=	eff		TypedIOPort	.Ramp12.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp12	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp12.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp12	base	eff	.Ramp12	ASTPtLeafNode	PtLeafNode:true:null:1:null	True	<=	eff		PortParameter	.Ramp12.step	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	SetVariable	.SetVariable2	base	eff		TypedIOPort	.SetVariable2.input	False	<=	eff		TypedIOPort	.SetVariable2.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	SetVariable	.SetVariable2	base	eff		TypedIOPort	.SetVariable2.input	False	<=	eff		Parameter	.Step4	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	SetVariable	.SetVariable2	base	eff	.SetVariable2	ASTPtLeafNode	PtLeafNode:false:null:null:Step4	False	<=	eff		StringAttribute	.SetVariable2.variableName	False
ptolemy.data.properties.lattice.logicalAND.data.expr	ASTPtLeafNode	PtLeafNode:false:null:null:Step4	base	eff		Parameter	.Step4	False	<=	eff	.SetVariable2	ASTPtLeafNode	PtLeafNode:false:null:null:Step4	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Const	.Const3	base	eff		Parameter	.Const3.value	True	<=	eff		TypedIOPort	.Const3.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Const	.Const3	base	eff	.Const3	ASTPtLeafNode	PtLeafNode:true:null:0:null	True	<=	eff		Parameter	.Const3.value	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp13	base	eff		PortParameter	.Ramp13.step	True	<=	eff		TypedIOPort	.Ramp13.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp13	base	eff		LatticeProperty	True	True	<=	eff		TypedIOPort	.Ramp13.output	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp13	base	eff	.Ramp13	ASTPtLeafNode	PtLeafNode:true:null:0:null	True	<=	eff		PortParameter	.Ramp13.step	True
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp14	base	eff		PortParameter	.Ramp14.step	True	<=	eff		TypedIOPort	.Ramp14.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp14	base	eff		LatticeProperty	False	False	<=	eff		TypedIOPort	.Ramp14.output	False
ptolemy.data.properties.lattice.logicalAND.actor.lib	Ramp	.Ramp14	base	eff	.Ramp14	ASTPtLeafNode	PtLeafNode:true:null:1:null	True	<=	eff		PortParameter	.Ramp14.step	True
