# my_tweak_circuits
Tweak circuits designed in VHDL/Verilog like CDC synchronizers, edge detectors, pulse generators etc.

Source codes included
---------------------
-- Multi-flop Synchronizer

-- Asynchronous Reset Synchronizer

-- Asychronous Reset De-assertion Synchronizer

-- Pulse Synchronizer

-- Edge Detector

-- Clock Divider

-- Pulse Generator

Comments
--------
All codes are fully synthesizable and tested. All are open-source codes, free to use and distribute without any conflicts of interest with the original developer.

Developer
---------
Mitu Raj, iammituraj@gmail.com
