
*** Running vivado
    with args -log myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.tcl -notrace
Command: synth_design -top myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 403.918 ; gain = 99.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0' [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0/synth/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'AXI_LITE_master_IP_v1_0' [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0.v:4]
	Parameter REG_DATA_VALUE_0 bound to: 0 - type: integer 
	Parameter REG_DATA_VALUE_1 bound to: 0 - type: integer 
	Parameter REG_DATA_VALUE_2 bound to: 1151336448 - type: integer 
	Parameter REG_DATA_VALUE_3 bound to: -16777120 - type: integer 
	Parameter C_M00_AXI_START_DATA_VALUE bound to: 0 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1151401984 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AXI_LITE_master_IP_v1_0_M00_AXI' [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:4]
	Parameter REG_DATA_VALUE_0 bound to: 0 - type: integer 
	Parameter REG_DATA_VALUE_1 bound to: 0 - type: integer 
	Parameter REG_DATA_VALUE_2 bound to: 1151336448 - type: integer 
	Parameter REG_DATA_VALUE_3 bound to: -16777120 - type: integer 
	Parameter C_M_START_DATA_VALUE bound to: 0 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1151401984 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:484]
INFO: [Synth 8-226] default block is never used [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:542]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:515]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:707]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:720]
INFO: [Synth 8-256] done synthesizing module 'AXI_LITE_master_IP_v1_0_M00_AXI' (1#1) [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI_LITE_master_IP_v1_0' (2#1) [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0' (3#1) [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0/synth/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.v:58]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design AXI_LITE_master_IP_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 456.508 ; gain = 151.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 456.508 ; gain = 151.719
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 788.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 788.910 ; gain = 484.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 788.910 ; gain = 484.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 788.910 ; gain = 484.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:186]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:198]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 788.910 ; gain = 484.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_LITE_master_IP_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_awaddr_reg was removed.  [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:186]
WARNING: [Synth 8-6014] Unused sequential element inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_araddr_reg was removed.  [d:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v:198]
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[22] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[20] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[19] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[18] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[17] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[16] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[15] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[14] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[13] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[12] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[11] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[10] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[9] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[8] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[7] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[4] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[3] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[2] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[1] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wdata[0] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[31]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[30]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[29]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[28]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[27]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[26]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[25]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[24]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[23]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[22]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[21]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[20]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[19]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[18]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[17]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[16]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[15]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[14]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[13]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[12]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[11]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[10]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[9]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[8]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[7]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[6]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[5]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[4]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[3]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[2]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[1]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rdata[0]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/ERROR_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/ERROR_reg) is unused and will be removed from module myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_LITE_master_IP_v1_0_M00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 788.910 ; gain = 484.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 793.410 ; gain = 488.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 793.559 ; gain = 488.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |    13|
|3     |LUT2   |     8|
|4     |LUT3   |     8|
|5     |LUT4   |     5|
|6     |LUT5   |     5|
|7     |LUT6   |     5|
|8     |FDRE   |    86|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   156|
|2     |  inst                                   |AXI_LITE_master_IP_v1_0         |   156|
|3     |    AXI_LITE_master_IP_v1_0_M00_AXI_inst |AXI_LITE_master_IP_v1_0_M00_AXI |   156|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 813.234 ; gain = 508.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 813.234 ; gain = 176.043
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 813.234 ; gain = 508.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 817.813 ; gain = 524.496
INFO: [Common 17-1381] The checkpoint 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_simulation/DMA_simulation.runs/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.dcp' has been generated.
