read_verilog top.sv
synth
sim -r waves.vcd -scope tb_blink -w
write_rtlil formal.il
