#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat May 25 13:01:09 2019
# Process ID: 15784
# Current directory: F:/2019spring/codex/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3992 F:\2019spring\codex\lab6\lab5.xpr
# Log file: F:/2019spring/codex/lab6/vivado.log
# Journal file: F:/2019spring/codex/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/2019spring/codex/lab6/lab5.xpr
INFO: [Project 1-313] Project file moved from 'F:/2019spring/codex/lab5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/ddutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddutb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 54e08808b26e4d898aab2f425a95cdef --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port read [F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v:31]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port Ai [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:51]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port C [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.controlunit
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.dMem
Compiling module xil_defaultlib.InsReg
Compiling module xil_defaultlib.MemData_DR
Compiling module xil_defaultlib.DataSelector_2to1_5
Compiling module xil_defaultlib.DataSelector_2to1_32
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A_DR
Compiling module xil_defaultlib.B_DR
Compiling module xil_defaultlib.Shiftleft_2
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_DR
Compiling module xil_defaultlib.Shiftleft_1
Compiling module xil_defaultlib.DataSelector_3to1_32
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 25 13:08:17 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 876.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb.DUT.iMem.dist_mem_gen_0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in tb.DUT.iMem.dist_mem_gen_0.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 876.223 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 888.535 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/ddutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddutb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 54e08808b26e4d898aab2f425a95cdef --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port read [F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v:31]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port Ai [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:51]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port C [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.controlunit
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.dMem
Compiling module xil_defaultlib.InsReg
Compiling module xil_defaultlib.MemData_DR
Compiling module xil_defaultlib.DataSelector_2to1_5
Compiling module xil_defaultlib.DataSelector_2to1_32
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A_DR
Compiling module xil_defaultlib.B_DR
Compiling module xil_defaultlib.Shiftleft_2
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_DR
Compiling module xil_defaultlib.Shiftleft_1
Compiling module xil_defaultlib.DataSelector_3to1_32
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 888.535 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/ddutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddutb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 54e08808b26e4d898aab2f425a95cdef --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port read [F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v:31]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port Ai [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:51]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port C [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.controlunit
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.dMem
Compiling module xil_defaultlib.InsReg
Compiling module xil_defaultlib.MemData_DR
Compiling module xil_defaultlib.DataSelector_2to1_5
Compiling module xil_defaultlib.DataSelector_2to1_32
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A_DR
Compiling module xil_defaultlib.B_DR
Compiling module xil_defaultlib.Shiftleft_2
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_DR
Compiling module xil_defaultlib.Shiftleft_1
Compiling module xil_defaultlib.DataSelector_3to1_32
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 964.672 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/ASUS/Documents/Tencent Files/768107973/FileRecv/inst_rom.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_run -jobs 6 dist_mem_gen_0_synth_1
[Sat May 25 14:26:09 2019] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: F:/2019spring/codex/lab6/lab5.runs/dist_mem_gen_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'dist_mem_gen_0'... please wait for 'dist_mem_gen_0_synth_1' run to finish...
wait_on_run dist_mem_gen_0_synth_1
[Sat May 25 14:26:09 2019] Waiting for dist_mem_gen_0_synth_1 to finish...
[Sat May 25 14:26:14 2019] Waiting for dist_mem_gen_0_synth_1 to finish...
[Sat May 25 14:26:19 2019] Waiting for dist_mem_gen_0_synth_1 to finish...
[Sat May 25 14:26:24 2019] Waiting for dist_mem_gen_0_synth_1 to finish...
[Sat May 25 14:26:34 2019] Waiting for dist_mem_gen_0_synth_1 to finish...
[Sat May 25 14:26:44 2019] Waiting for dist_mem_gen_0_synth_1 to finish...
[Sat May 25 14:26:49 2019] dist_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 964.672 ; gain = 0.000
export_simulation -of_objects [get_files F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory F:/2019spring/codex/lab6/lab5.ip_user_files/sim_scripts -ip_user_files_dir F:/2019spring/codex/lab6/lab5.ip_user_files -ipstatic_source_dir F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic -force -quiet
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/ddutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddutb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 54e08808b26e4d898aab2f425a95cdef --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port read [F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v:31]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port Ai [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:51]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port C [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.controlunit
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.dMem
Compiling module xil_defaultlib.InsReg
Compiling module xil_defaultlib.MemData_DR
Compiling module xil_defaultlib.DataSelector_2to1_5
Compiling module xil_defaultlib.DataSelector_2to1_32
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A_DR
Compiling module xil_defaultlib.B_DR
Compiling module xil_defaultlib.Shiftleft_2
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_DR
Compiling module xil_defaultlib.Shiftleft_1
Compiling module xil_defaultlib.DataSelector_3to1_32
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 964.672 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/ddutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddutb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 54e08808b26e4d898aab2f425a95cdef --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port read [F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v:31]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port Ai [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:51]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port C [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.controlunit
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.dMem
Compiling module xil_defaultlib.InsReg
Compiling module xil_defaultlib.MemData_DR
Compiling module xil_defaultlib.DataSelector_2to1_5
Compiling module xil_defaultlib.DataSelector_2to1_32
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A_DR
Compiling module xil_defaultlib.B_DR
Compiling module xil_defaultlib.Shiftleft_2
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_DR
Compiling module xil_defaultlib.Shiftleft_1
Compiling module xil_defaultlib.DataSelector_3to1_32
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 964.672 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/ddutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddutb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 54e08808b26e4d898aab2f425a95cdef --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port read [F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v:31]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port Ai [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:51]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port C [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.controlunit
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.dMem
Compiling module xil_defaultlib.InsReg
Compiling module xil_defaultlib.MemData_DR
Compiling module xil_defaultlib.DataSelector_2to1_5
Compiling module xil_defaultlib.DataSelector_2to1_32
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A_DR
Compiling module xil_defaultlib.B_DR
Compiling module xil_defaultlib.Shiftleft_2
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_DR
Compiling module xil_defaultlib.Shiftleft_1
Compiling module xil_defaultlib.DataSelector_3to1_32
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 964.672 ; gain = 0.000
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/ddutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddutb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/2019spring/codex/lab6/lab5.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab6/lab5.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 54e08808b26e4d898aab2f425a95cdef --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port read [F:/2019spring/codex/lab6/lab5.srcs/sim_1/new/tb.v:31]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port Ai [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:51]
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 32 for port C [F:/2019spring/codex/lab6/lab5.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.controlunit
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.dMem
Compiling module xil_defaultlib.InsReg
Compiling module xil_defaultlib.MemData_DR
Compiling module xil_defaultlib.DataSelector_2to1_5
Compiling module xil_defaultlib.DataSelector_2to1_32
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A_DR
Compiling module xil_defaultlib.B_DR
Compiling module xil_defaultlib.Shiftleft_2
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_DR
Compiling module xil_defaultlib.Shiftleft_1
Compiling module xil_defaultlib.DataSelector_3to1_32
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 964.672 ; gain = 0.000
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 25 17:04:35 2019...
