
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 729.758 ; gain = 176.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Progh/Game/Game.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-3491] module 'clk_wiz' declared at 'C:/Progh/Game/Game.runs/synth_1/.Xil/Vivado-24208-LAPTOP-OQJ5SABP/realtime/clk_wiz_stub.vhdl:5' bound to instance 'clock_layout' of component 'clk_wiz' [C:/Progh/Game/Game.srcs/sources_1/new/top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [C:/Progh/Game/Game.runs/synth_1/.Xil/Vivado-24208-LAPTOP-OQJ5SABP/realtime/clk_wiz_stub.vhdl:14]
INFO: [Synth 8-3491] module 'SPI' declared at 'C:/Progh/Game/Game.srcs/sources_1/new/spi.vhd:25' bound to instance 'spi_layout' of component 'spi' [C:/Progh/Game/Game.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Progh/Game/Game.srcs/sources_1/new/spi.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SPI' (1#1) [C:/Progh/Game/Game.srcs/sources_1/new/spi.vhd:33]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Progh/Game/Game.srcs/sources_1/new/vga.vhd:7' bound to instance 'vga_layout' of component 'VGA' [C:/Progh/Game/Game.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Progh/Game/Game.srcs/sources_1/new/vga.vhd:21]
WARNING: [Synth 8-5640] Port 'led' is missing in component declaration [C:/Progh/Game/Game.srcs/sources_1/new/vga.vhd:35]
INFO: [Synth 8-3491] module 'screen_writer' declared at 'C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:40' bound to instance 'screen_writer_layout' of component 'screen_writer' [C:/Progh/Game/Game.srcs/sources_1/new/vga.vhd:57]
INFO: [Synth 8-638] synthesizing module 'screen_writer' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:53]
INFO: [Synth 8-3491] module 'block_coe' declared at 'C:/Progh/Game/Game.runs/synth_1/.Xil/Vivado-24208-LAPTOP-OQJ5SABP/realtime/block_coe_stub.vhdl:5' bound to instance 'block_ram' of component 'block_coe' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:115]
INFO: [Synth 8-638] synthesizing module 'block_coe' [C:/Progh/Game/Game.runs/synth_1/.Xil/Vivado-24208-LAPTOP-OQJ5SABP/realtime/block_coe_stub.vhdl:17]
INFO: [Synth 8-3491] module 'wall_coe' declared at 'C:/Progh/Game/Game.runs/synth_1/.Xil/Vivado-24208-LAPTOP-OQJ5SABP/realtime/wall_coe_stub.vhdl:5' bound to instance 'wall_ram' of component 'wall_coe' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:123]
INFO: [Synth 8-638] synthesizing module 'wall_coe' [C:/Progh/Game/Game.runs/synth_1/.Xil/Vivado-24208-LAPTOP-OQJ5SABP/realtime/wall_coe_stub.vhdl:17]
INFO: [Synth 8-3491] module 'color_scheme' declared at 'C:/Progh/Game/Game.srcs/sources_1/new/color_scheme.vhd:38' bound to instance 'color_scheme_layout' of component 'color_scheme' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:131]
INFO: [Synth 8-638] synthesizing module 'color_scheme' [C:/Progh/Game/Game.srcs/sources_1/new/color_scheme.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'color_scheme' (2#1) [C:/Progh/Game/Game.srcs/sources_1/new/color_scheme.vhd:47]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'vcount' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'hor_int' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'ver_int' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'read_wall' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'dout_wall' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'R_Data_Out' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'G_Data_Out' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'B_Data_Out' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'read_block' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-614] signal 'dout_block' is read in the process but is not in the sensitivity list [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:137]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:147]
WARNING: [Synth 8-3848] Net LED in module/entity screen_writer does not have driver. [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'screen_writer' (3#1) [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'VGA' (4#1) [C:/Progh/Game/Game.srcs/sources_1/new/vga.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Progh/Game/Game.srcs/sources_1/new/top.vhd:54]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[7]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[6]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[5]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[4]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[3]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[2]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[1]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.406 ; gain = 243.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.406 ; gain = 243.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.406 ; gain = 243.402
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/Game/Game.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clock_layout'
Finished Parsing XDC File [c:/Progh/Game/Game.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clock_layout'
Parsing XDC File [c:/Progh/Game/Game.srcs/sources_1/ip/block_coe/block_coe/block_coe_in_context.xdc] for cell 'vga_layout/screen_writer_layout/block_ram'
Finished Parsing XDC File [c:/Progh/Game/Game.srcs/sources_1/ip/block_coe/block_coe/block_coe_in_context.xdc] for cell 'vga_layout/screen_writer_layout/block_ram'
Parsing XDC File [c:/Progh/Game/Game.srcs/sources_1/ip/wall_coe/wall_coe/wall_coe_in_context.xdc] for cell 'vga_layout/screen_writer_layout/wall_ram'
Finished Parsing XDC File [c:/Progh/Game/Game.srcs/sources_1/ip/wall_coe/wall_coe/wall_coe_in_context.xdc] for cell 'vga_layout/screen_writer_layout/wall_ram'
Parsing XDC File [C:/Progh/Game/Game.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-507] No nets matched 'spi_clk_IBUF'. [C:/Progh/Game/Game.srcs/constrs_1/new/constraint.xdc:47]
Finished Parsing XDC File [C:/Progh/Game/Game.srcs/constrs_1/new/constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Progh/Game/Game.srcs/constrs_1/new/constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Progh/Game/Game.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 925.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Progh/Game/Game.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Progh/Game/Game.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clock_layout. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_layout/screen_writer_layout/block_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_layout/screen_writer_layout/wall_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'x_reg[9:0]' into 'hcount_reg[9:0]' [C:/Progh/Game/Game.srcs/sources_1/new/vga.vhd:61]
INFO: [Synth 8-4471] merging register 'y_reg[9:0]' into 'vcount_reg[9:0]' [C:/Progh/Game/Game.srcs/sources_1/new/vga.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'R_Data_Out_reg' [C:/Progh/Game/Game.srcs/sources_1/new/color_scheme.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'G_Data_Out_reg' [C:/Progh/Game/Game.srcs/sources_1/new/color_scheme.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'B_Data_Out_reg' [C:/Progh/Game/Game.srcs/sources_1/new/color_scheme.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'Data_In_reg' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'addra_reg' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:119]
WARNING: [Synth 8-327] inferring latch for variable 'addr_wall_reg' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'read_block_reg' [C:/Progh/Game/Game.srcs/sources_1/new/image1.vhd:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	  14 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module color_scheme 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module screen_writer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[7]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[6]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[5]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[4]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[3]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[2]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[1]
WARNING: [Synth 8-3331] design screen_writer has unconnected port LED[0]
INFO: [Synth 8-3886] merging instance 'vga_layout/screen_writer_layout/color_scheme_layout/B_Data_Out_reg[0]' (LDP) to 'vga_layout/screen_writer_layout/color_scheme_layout/B_Data_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_layout/screen_writer_layout/color_scheme_layout/G_Data_Out_reg[0]' (LDP) to 'vga_layout/screen_writer_layout/color_scheme_layout/G_Data_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[0]' (LDP) to 'vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_layout/b_out_reg[0]' (FD) to 'vga_layout/b_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_layout/g_out_reg[0]' (FD) to 'vga_layout/g_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_layout/r_out_reg[0]' (FD) to 'vga_layout/r_out_reg[2]'
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_layout/screen_writer_layout/read_block_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_layout/clk_out' to pin 'clock_layout/bbstub_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_layout/clk_pixel' to pin 'clock_layout/bbstub_clk_pixel/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |block_coe     |         1|
|3     |wall_coe      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |block_coe_bbox_1 |     1|
|2     |clk_wiz_bbox_0   |     1|
|3     |wall_coe_bbox_2  |     1|
|4     |BUFG             |     2|
|5     |CARRY4           |    49|
|6     |LUT1             |    11|
|7     |LUT2             |   196|
|8     |LUT3             |    14|
|9     |LUT4             |    23|
|10    |LUT5             |    16|
|11    |LUT6             |    25|
|12    |FDRE             |    48|
|13    |LD               |    28|
|14    |LDP              |     9|
|15    |IBUF             |     4|
|16    |OBUF             |    23|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------------+--------------+------+
|      |Instance                  |Module        |Cells |
+------+--------------------------+--------------+------+
|1     |top                       |              |   458|
|2     |  spi_layout              |SPI           |    19|
|3     |  vga_layout              |VGA           |   408|
|4     |    screen_writer_layout  |screen_writer |   109|
|5     |      color_scheme_layout |color_scheme  |    20|
+------+--------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 925.492 ; gain = 243.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 925.492 ; gain = 372.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 936.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  LD => LDCE: 28 instances
  LDP => LDPE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 936.715 ; gain = 626.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Progh/Game/Game.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 21:15:22 2020...
