/*
 * Copyright (c) 2016 Motorola Mobility, LLC.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from this
 * software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef cdsi_reg_def_h
#define cdsi_reg_def_h

#define CDSI0_REG_BASE 0x40010000
#define CDSI1_REG_BASE 0x40012000
#define CDSI_REG_SIZE 0x2000

#include "cdsi0_offs_def.h"
#include "cdsi0_reg_def.h"

/* Additional register definitions */
#define CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_MASK 0x1
#define CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_SHIFT 0
#define CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BIT 0x1
#define CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BITWIDTH 1

#define CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_MASK 0x1
#define CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_SHIFT 0
#define CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BIT 0x1
#define CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BITWIDTH 1

#define CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_MASK 0x1
#define CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_SHIFT 0
#define CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BIT 0x1
#define CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BITWIDTH 1

/* Map generic definitions to CDSI0 definitions */
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_OFFS CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_OFFS
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LINEINITDONE_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_HSTXVREGRDY_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_AUTOCALDONE_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_SBS_DPHY_LOCKUPDONE_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_OFFS CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_OFFS
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_RX_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_DIRECTION_TX_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_RXTRIGGERESC_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRESC_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRSYNCESC_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_SBS_DPHY_ERRFALSECONTROL_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_OFFS CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_OFFS
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRXH_TO_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED3_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_HS_TO_ERR_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_TO_ERR_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_TA_TO_ERR_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PR_TO_ERR_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_PRESP_TO_ERR_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CHKSUMERR_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCSINGLE_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRECCDBL_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRDATATYPE_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRVCID_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_ERRWC_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_SBS_LINK_LPRX_CONT_ERR_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_OFFS CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_OFFS
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_PKTIF_TO_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_SBS_APF_CMDIF_TO_EN_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_FUNC_ENABLE_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_POWER_SW_OFFS CDSI0_CDSITX_POWER_SW_OFFS
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_MASK CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_MASK
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_SHIFT CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_SHIFT
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_BIT CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_BIT
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_BITWIDTH CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12EN_BITWIDTH
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_MASK CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_MASK
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_SHIFT CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_SHIFT
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_BIT CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_BIT
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_BITWIDTH CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_V12PEN_BITWIDTH
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_MASK CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_MASK
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_SHIFT CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_SHIFT
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_BIT CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_BIT
#define CDSI_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_BITWIDTH CDSI0_CDSITX_POWER_SW_SBD_DPHY_COM_EN_ZEMIPIV12_BITWIDTH
#define CDSI_CDSITX_POWER_SW_RESERVED_MASK CDSI0_CDSITX_POWER_SW_RESERVED_MASK
#define CDSI_CDSITX_POWER_SW_RESERVED_SHIFT CDSI0_CDSITX_POWER_SW_RESERVED_SHIFT
#define CDSI_CDSITX_POWER_SW_RESERVED_BIT CDSI0_CDSITX_POWER_SW_RESERVED_BIT
#define CDSI_CDSITX_POWER_SW_RESERVED_BITWIDTH CDSI0_CDSITX_POWER_SW_RESERVED_BITWIDTH

#define CDSI_CDSITX_DPHY_RESET_OFFS CDSI0_CDSITX_DPHY_RESET_OFFS
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_MASK CDSI0_CDSITX_DPHY_RESET_DPHY_RESET_N_MASK
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_SHIFT CDSI0_CDSITX_DPHY_RESET_DPHY_RESET_N_SHIFT
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_BIT CDSI0_CDSITX_DPHY_RESET_DPHY_RESET_N_BIT
#define CDSI_CDSITX_DPHY_RESET_DPHY_RESET_N_BITWIDTH CDSI0_CDSITX_DPHY_RESET_DPHY_RESET_N_BITWIDTH
#define CDSI_CDSITX_DPHY_RESET_RESERVED_MASK CDSI0_CDSITX_DPHY_RESET_RESERVED_MASK
#define CDSI_CDSITX_DPHY_RESET_RESERVED_SHIFT CDSI0_CDSITX_DPHY_RESET_RESERVED_SHIFT
#define CDSI_CDSITX_DPHY_RESET_RESERVED_BIT CDSI0_CDSITX_DPHY_RESET_RESERVED_BIT
#define CDSI_CDSITX_DPHY_RESET_RESERVED_BITWIDTH CDSI0_CDSITX_DPHY_RESET_RESERVED_BITWIDTH

#define CDSI_CDSITX_PLL_CONFIG_00_OFFS CDSI0_CDSITX_PLL_CONFIG_00_OFFS
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_MASK CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_BIT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FBD_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_MASK CDSI0_CDSITX_PLL_CONFIG_00_RESERVED5_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED5_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_BIT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED5_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED5_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_RESERVED5_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_MASK CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_BIT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_CLM_LFBREN_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_MASK CDSI0_CDSITX_PLL_CONFIG_00_RESERVED4_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED4_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_BIT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED4_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED4_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_RESERVED4_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_MASK CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_BIT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_FRS_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_MASK CDSI0_CDSITX_PLL_CONFIG_00_RESERVED3_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED3_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_BIT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED3_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED3_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_RESERVED3_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_MASK CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_BIT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_LBWS_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_MASK CDSI0_CDSITX_PLL_CONFIG_00_RESERVED2_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED2_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_BIT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED2_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED2_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_RESERVED2_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_MASK CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_BIT CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_SBS_DPHY_MPM_PRD_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_MASK CDSI0_CDSITX_PLL_CONFIG_00_RESERVED_MASK
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_SHIFT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_BIT CDSI0_CDSITX_PLL_CONFIG_00_RESERVED_BIT
#define CDSI_CDSITX_PLL_CONFIG_00_RESERVED_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_PLL_CONFIG_01_OFFS CDSI0_CDSITX_PLL_CONFIG_01_OFFS
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLLFR_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLVDIV_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_MASK CDSI0_CDSITX_PLL_CONFIG_01_RESERVED3_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_RESERVED3_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_BIT CDSI0_CDSITX_PLL_CONFIG_01_RESERVED3_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED3_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_RESERVED3_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPRESCL_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_MASK CDSI0_CDSITX_PLL_CONFIG_01_RESERVED2_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_RESERVED2_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_BIT CDSI0_CDSITX_PLL_CONFIG_01_RESERVED2_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED2_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_RESERVED2_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLBCP_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLRSRVI_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLOPX2EN_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLPLFEN_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLADPFBEN_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_MASK CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_BIT CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_SBS_DPHY_MPM_PLLMANUALSET_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_MASK CDSI0_CDSITX_PLL_CONFIG_01_RESERVED_MASK
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_SHIFT CDSI0_CDSITX_PLL_CONFIG_01_RESERVED_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_BIT CDSI0_CDSITX_PLL_CONFIG_01_RESERVED_BIT
#define CDSI_CDSITX_PLL_CONFIG_01_RESERVED_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_PLL_CONFIG_02_OFFS CDSI0_CDSITX_PLL_CONFIG_02_OFFS
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_MASK CDSI0_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_MASK
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_SHIFT CDSI0_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_BIT CDSI0_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_BIT
#define CDSI_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_02_SBS_DPHY_MP_LOCKCNT_BITWIDTH
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_MASK CDSI0_CDSITX_PLL_CONFIG_02_RESERVED_MASK
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_SHIFT CDSI0_CDSITX_PLL_CONFIG_02_RESERVED_SHIFT
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_BIT CDSI0_CDSITX_PLL_CONFIG_02_RESERVED_BIT
#define CDSI_CDSITX_PLL_CONFIG_02_RESERVED_BITWIDTH CDSI0_CDSITX_PLL_CONFIG_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_PLL_CONTROL_00_OFFS CDSI0_CDSITX_PLL_CONTROL_00_OFFS
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_MASK CDSI0_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_MASK
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_SHIFT CDSI0_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_SHIFT
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_BIT CDSI0_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_BIT
#define CDSI_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_BITWIDTH CDSI0_CDSITX_PLL_CONTROL_00_SBD_DPHY_MPM_PLLPSEN_BITWIDTH
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_MASK CDSI0_CDSITX_PLL_CONTROL_00_RESERVED_MASK
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_SHIFT CDSI0_CDSITX_PLL_CONTROL_00_RESERVED_SHIFT
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_BIT CDSI0_CDSITX_PLL_CONTROL_00_RESERVED_BIT
#define CDSI_CDSITX_PLL_CONTROL_00_RESERVED_BITWIDTH CDSI0_CDSITX_PLL_CONTROL_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_PLL_CONTROL_01_OFFS CDSI0_CDSITX_PLL_CONTROL_01_OFFS
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_MASK CDSI0_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_MASK
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_SHIFT CDSI0_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_SHIFT
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_BIT CDSI0_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_BIT
#define CDSI_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_BITWIDTH CDSI0_CDSITX_PLL_CONTROL_01_SBD_DPHY_MP_ENABLE_BITWIDTH
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_MASK CDSI0_CDSITX_PLL_CONTROL_01_RESERVED_MASK
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_SHIFT CDSI0_CDSITX_PLL_CONTROL_01_RESERVED_SHIFT
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_BIT CDSI0_CDSITX_PLL_CONTROL_01_RESERVED_BIT
#define CDSI_CDSITX_PLL_CONTROL_01_RESERVED_BITWIDTH CDSI0_CDSITX_PLL_CONTROL_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_LANE_ENABLE_00_OFFS CDSI0_CDSITX_LANE_ENABLE_00_OFFS
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D0M_HM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D1M_HM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D2M_HM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_D3M_HM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_00_SBS_DPHY_CLM_HM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_MASK CDSI0_CDSITX_LANE_ENABLE_00_RESERVED_MASK
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_SHIFT CDSI0_CDSITX_LANE_ENABLE_00_RESERVED_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_BIT CDSI0_CDSITX_LANE_ENABLE_00_RESERVED_BIT
#define CDSI_CDSITX_LANE_ENABLE_00_RESERVED_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_LANE_ENABLE_01_OFFS CDSI0_CDSITX_LANE_ENABLE_01_OFFS
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D0M_SM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D1M_SM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D2M_SM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_D3M_SM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_01_SBD_DPHY_CLM_SM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_MASK CDSI0_CDSITX_LANE_ENABLE_01_RESERVED_MASK
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_SHIFT CDSI0_CDSITX_LANE_ENABLE_01_RESERVED_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_BIT CDSI0_CDSITX_LANE_ENABLE_01_RESERVED_BIT
#define CDSI_CDSITX_LANE_ENABLE_01_RESERVED_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_LANE_ENABLE_02_OFFS CDSI0_CDSITX_LANE_ENABLE_02_OFFS
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_MASK CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_BIT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D0M_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_MASK CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_BIT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D1M_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_MASK CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_BIT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D2M_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_MASK CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_BIT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_D3M_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_MASK CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_MASK
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_SHIFT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_BIT CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_BIT
#define CDSI_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_02_SBS_LINK_CLM_EN_BITWIDTH
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_MASK CDSI0_CDSITX_LANE_ENABLE_02_RESERVED_MASK
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_SHIFT CDSI0_CDSITX_LANE_ENABLE_02_RESERVED_SHIFT
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_BIT CDSI0_CDSITX_LANE_ENABLE_02_RESERVED_BIT
#define CDSI_CDSITX_LANE_ENABLE_02_RESERVED_BITWIDTH CDSI0_CDSITX_LANE_ENABLE_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_VREG_CONFIG_OFFS CDSI0_CDSITX_VREG_CONFIG_OFFS
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_MASK CDSI0_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_MASK
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_SHIFT CDSI0_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_SHIFT
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_BIT CDSI0_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_BIT
#define CDSI_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_BITWIDTH CDSI0_CDSITX_VREG_CONFIG_SBS_DPHY_PPI_HSTXVREGCNT_BITWIDTH
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_MASK CDSI0_CDSITX_VREG_CONFIG_RESERVED_MASK
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_SHIFT CDSI0_CDSITX_VREG_CONFIG_RESERVED_SHIFT
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_BIT CDSI0_CDSITX_VREG_CONFIG_RESERVED_BIT
#define CDSI_CDSITX_VREG_CONFIG_RESERVED_BITWIDTH CDSI0_CDSITX_VREG_CONFIG_RESERVED_BITWIDTH

#define CDSI_CDSITX_VREG_CONTROL_OFFS CDSI0_CDSITX_VREG_CONTROL_OFFS
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_MASK CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_MASK
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_SHIFT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_SHIFT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_BIT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_BIT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_BITWIDTH CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D0M_HSTXVREGEN_BITWIDTH
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_MASK CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_MASK
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_SHIFT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_SHIFT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_BIT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_BIT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_BITWIDTH CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D1M_HSTXVREGEN_BITWIDTH
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_MASK CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_MASK
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_SHIFT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_SHIFT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_BIT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_BIT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_BITWIDTH CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D2M_HSTXVREGEN_BITWIDTH
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_MASK CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_MASK
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_SHIFT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_SHIFT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_BIT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_BIT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_BITWIDTH CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_D3M_HSTXVREGEN_BITWIDTH
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_MASK CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_MASK
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_SHIFT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_SHIFT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_BIT CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_BIT
#define CDSI_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_BITWIDTH CDSI0_CDSITX_VREG_CONTROL_SBS_DPHY_CLM_HSTXVREGEN_BITWIDTH
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_MASK CDSI0_CDSITX_VREG_CONTROL_RESERVED_MASK
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_SHIFT CDSI0_CDSITX_VREG_CONTROL_RESERVED_SHIFT
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_BIT CDSI0_CDSITX_VREG_CONTROL_RESERVED_BIT
#define CDSI_CDSITX_VREG_CONTROL_RESERVED_BITWIDTH CDSI0_CDSITX_VREG_CONTROL_RESERVED_BITWIDTH

#define CDSI_CDSITX_LPRX_CALIB_CONFIG_OFFS CDSI0_CDSITX_LPRX_CALIB_CONFIG_OFFS
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_MASK CDSI0_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_MASK
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_SHIFT CDSI0_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_SHIFT
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_BIT CDSI0_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_BIT
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_BITWIDTH CDSI0_CDSITX_LPRX_CALIB_CONFIG_SBS_DPHY_CALIB_CALCOUNT_BITWIDTH
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_MASK CDSI0_CDSITX_LPRX_CALIB_CONFIG_RESERVED_MASK
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_SHIFT CDSI0_CDSITX_LPRX_CALIB_CONFIG_RESERVED_SHIFT
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_BIT CDSI0_CDSITX_LPRX_CALIB_CONFIG_RESERVED_BIT
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_RESERVED_BITWIDTH CDSI0_CDSITX_LPRX_CALIB_CONFIG_RESERVED_BITWIDTH

#define CDSI_CDSITX_LPRX_CALIB_CONTROL_OFFS CDSI0_CDSITX_LPRX_CALIB_CONTROL_OFFS
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_MASK CDSI0_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_MASK
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_SHIFT CDSI0_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_SHIFT
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_BIT CDSI0_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_BIT
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_BITWIDTH CDSI0_CDSITX_LPRX_CALIB_CONTROL_SBD_DPHY_CALIB_START_BITWIDTH
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_MASK CDSI0_CDSITX_LPRX_CALIB_CONTROL_RESERVED_MASK
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_SHIFT CDSI0_CDSITX_LPRX_CALIB_CONTROL_RESERVED_SHIFT
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_BIT CDSI0_CDSITX_LPRX_CALIB_CONTROL_RESERVED_BIT
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_RESERVED_BITWIDTH CDSI0_CDSITX_LPRX_CALIB_CONTROL_RESERVED_BITWIDTH

#define CDSI_CDSITX_CSI2DSI_SELECT_OFFS CDSI0_CDSITX_CSI2DSI_SELECT_OFFS
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_MASK CDSI0_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_MASK
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_SHIFT CDSI0_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_SHIFT
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_BIT CDSI0_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_BIT
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_BITWIDTH CDSI0_CDSITX_CSI2DSI_SELECT_SBS_LINK_CSI2_MODE_BITWIDTH
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_MASK CDSI0_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_MASK
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_SHIFT CDSI0_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_SHIFT
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_BIT CDSI0_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_BIT
#define CDSI_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_BITWIDTH CDSI0_CDSITX_CSI2DSI_SELECT_SBS_APF_CSI2_MODE_BITWIDTH
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_MASK CDSI0_CDSITX_CSI2DSI_SELECT_RESERVED_MASK
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_SHIFT CDSI0_CDSITX_CSI2DSI_SELECT_RESERVED_SHIFT
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_BIT CDSI0_CDSITX_CSI2DSI_SELECT_RESERVED_BIT
#define CDSI_CDSITX_CSI2DSI_SELECT_RESERVED_BITWIDTH CDSI0_CDSITX_CSI2DSI_SELECT_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_SBS_DPHY_SYSCLDTCLKSEL_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR0EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D0M_LPTXCURR1EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED5_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR0EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D1M_LPTXCURR1EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED4_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR0EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D2M_LPTXCURR1EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED3_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR0EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_D3M_LPTXCURR1EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED2_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR0EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_SBS_DPHY_CLM_LPTXCURR1EN_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_SBS_DPHY_HSTXCLK_DIVCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_SBS_DPHY_PPI_LPTXTIMECNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREPARECNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED3_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PRECNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED2_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_SBS_DPHY_PPI_TCLK_PREZEROCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_04_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_TRAILCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED2_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_SBS_DPHY_PPI_TCLK_EXITCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_05_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREPARECNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED2_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_SBS_DPHY_PPI_THS_PREZEROCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_06_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_TRAILCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED2_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_SBS_DPHY_PPI_THS_EXITCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_07_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_SBS_DPHY_PPI_TWAKEUPCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_08_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_SBS_DPHY_PPI_TCLK_POSTCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_09_RESERVED_BITWIDTH

#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_OFFS CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_OFFS
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_RXTASURECNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED2_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_SBS_DPHY_PPI_TXTAGOCNT_BITWIDTH
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_MASK CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_MASK
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_SHIFT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_SHIFT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_BIT CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_BIT
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_BITWIDTH CDSI0_CDSITX_GLOBAL_TIMING_PARAM_10_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_SBS_DPHY_PPI_LINEINITCOUNT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_01_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_01_SBS_LINK_TA_TO_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_02_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_02_SBS_LINK_PRESP_BTA_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_03_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_03_SBS_LINK_PRESP_LPR_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_04_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_04_SBS_LINK_PRESP_LPW_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_05_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_05_SBS_LINK_PRESP_HSR_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_06_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_06_SBS_LINK_PRESP_HSW_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_07_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_07_SBS_LINK_PR_TO_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_08_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_08_SBS_LINK_LPRXH_TO_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_09_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_09_SBS_LINK_HS_TO_CNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_10_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_10_SBS_APF_PKTIF_TO_COUNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_OFFS CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_11_OFFS
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_MASK CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_MASK
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_SHIFT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_BIT CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_BIT
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_COUNT_CONFIG_11_SBS_APF_CMDIF_TO_COUNT_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_00_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_00_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D0M_DLYCNTRL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D1M_DLYCNTRL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D2M_DLYCNTRL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_D3M_DLYCNTRL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_00_SBS_DPHY_CLM_DLYCNTRL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_00_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_00_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_00_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_01_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_01_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D0M_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D1M_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D2M_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_D3M_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_01_SBS_DPHY_CLM_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_01_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_01_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_01_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_02_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_02_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP0_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D0M_CAP1_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED5_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP0_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D1M_CAP1_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED4_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP0_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D2M_CAP1_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED3_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP0_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_D3M_CAP1_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED2_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP0_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_SBS_DPHY_CLM_CAP1_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_03_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_03_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPRXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPCDTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPRXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPCDTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPRXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPCDTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPRXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPCDTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPRXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPCDTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D0M_LPTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D1M_LPTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D2M_LPTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_D3M_LPTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_SBS_DPHY_CLM_LPTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_03_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_03_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_03_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_04_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_04_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D0M_HSTXTERMTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D1M_HSTXTERMTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D2M_HSTXTERMTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_D3M_HSTXTERMTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_SBS_DPHY_CLM_HSTXTERMTRM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_04_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_04_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_04_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_04_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_05_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_05_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC0EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC1EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC2EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_05_SBS_LINK_RXVC3EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_05_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_05_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_05_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_05_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_06_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_06_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_RSTRIGSEL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED2_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_06_SBS_LINK_LPTXTRIGSEL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_06_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_07_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_07_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_EOT_PKT_EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_HS_CLK_MODE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CRC_DIS_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_ECC_DIS_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CNT_DIS_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_CLFORCETXSTOPMODEEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_BLANKPKTRCVEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_SBS_LINK_DSI_BLANK_PKT_EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_07_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_07_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_07_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_07_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_08_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_08_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_VSYNC_POL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_HSYNC_POL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_08_SBS_APF_DSI_DTVALID_POL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_08_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_08_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_08_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_08_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_09_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_09_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_SYNC_MODE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED4_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_STOP_MODE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED3_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_COMMAND_MODE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED2_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_VHMASK_EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_SBS_APF_DSI_BLANKPKT_EN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_09_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_10_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_10_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_TIMESEL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED2_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_10_SBS_APF_PKT_LINENUM_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_10_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_11_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_11_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_11_SBS_APF_DSI_HSA_CNT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_11_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_11_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_11_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_11_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_12_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_12_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_12_SBS_APF_DSI_HBP_CNT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_12_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_12_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_12_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_12_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_13_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_13_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_13_SBS_APF_DSI_STOP_HSYNC_CNT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_13_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_13_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_13_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_13_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_14_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_14_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_14_SBS_APF_DSI_VHMASK_LCNT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_14_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_14_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_14_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_14_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CONFIG_15_OFFS CDSI0_CDSITX_SIDEBAND_CONFIG_15_OFFS
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_15_SBS_APF_VHIF_MAXLINESIZE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONFIG_15_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONFIG_15_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONFIG_15_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONFIG_15_RESERVED_BITWIDTH

#define CDSI_CDSITX_DEBUG_01_OFFS CDSI0_CDSITX_DEBUG_01_OFFS

#define CDSI_CDSITX_DEBUG_02_OFFS CDSI0_CDSITX_DEBUG_02_OFFS

#define CDSI_CDSITX_PISO_ENABLE_OFFS CDSI0_CDSITX_PISO_ENABLE_OFFS
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_MASK CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_MASK
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_SHIFT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_SHIFT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_BIT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_BIT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_BITWIDTH CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D0M_PISOEN_BITWIDTH
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_MASK CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_MASK
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_SHIFT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_SHIFT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_BIT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_BIT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_BITWIDTH CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D1M_PISOEN_BITWIDTH
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_MASK CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_MASK
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_SHIFT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_SHIFT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_BIT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_BIT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_BITWIDTH CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D2M_PISOEN_BITWIDTH
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_MASK CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_MASK
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_SHIFT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_SHIFT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_BIT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_BIT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_BITWIDTH CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_D3M_PISOEN_BITWIDTH
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_MASK CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_MASK
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_SHIFT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_SHIFT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_BIT CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_BIT
#define CDSI_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_BITWIDTH CDSI0_CDSITX_PISO_ENABLE_SBS_DPHY_CLM_PISOEN_BITWIDTH
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_MASK CDSI0_CDSITX_PISO_ENABLE_RESERVED_MASK
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_SHIFT CDSI0_CDSITX_PISO_ENABLE_RESERVED_SHIFT
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_BIT CDSI0_CDSITX_PISO_ENABLE_RESERVED_BIT
#define CDSI_CDSITX_PISO_ENABLE_RESERVED_BITWIDTH CDSI0_CDSITX_PISO_ENABLE_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_OFFS CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_OFFS
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_SBD_DPHY_MPM_CKEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_OFFS CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_OFFS
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_SBD_DPHY_MPM_PLLINTCKEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_OFFS CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_OFFS
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_SBD_DPHY_HSTXCLKENABLE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_OFFS CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_OFFS
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_SBD_DPHY_STARTPPI_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_DEBUG_00_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_00_OFFS

#define CDSI_CDSITX_SIDEBAND_DEBUG_01_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_01_OFFS

#define CDSI_CDSITX_SIDEBAND_DEBUG_02_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_02_OFFS

#define CDSI_CDSITX_LINK_RESET_OFFS CDSI0_CDSITX_LINK_RESET_OFFS
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_MASK CDSI0_CDSITX_LINK_RESET_LINK_RESET_N_MASK
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_SHIFT CDSI0_CDSITX_LINK_RESET_LINK_RESET_N_SHIFT
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_BIT CDSI0_CDSITX_LINK_RESET_LINK_RESET_N_BIT
#define CDSI_CDSITX_LINK_RESET_LINK_RESET_N_BITWIDTH CDSI0_CDSITX_LINK_RESET_LINK_RESET_N_BITWIDTH
#define CDSI_CDSITX_LINK_RESET_RESERVED_MASK CDSI0_CDSITX_LINK_RESET_RESERVED_MASK
#define CDSI_CDSITX_LINK_RESET_RESERVED_SHIFT CDSI0_CDSITX_LINK_RESET_RESERVED_SHIFT
#define CDSI_CDSITX_LINK_RESET_RESERVED_BIT CDSI0_CDSITX_LINK_RESET_RESERVED_BIT
#define CDSI_CDSITX_LINK_RESET_RESERVED_BITWIDTH CDSI0_CDSITX_LINK_RESET_RESERVED_BITWIDTH

#define CDSI_CDSITX_APF_RESET_OFFS CDSI0_CDSITX_APF_RESET_OFFS
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_MASK CDSI0_CDSITX_APF_RESET_APF_RESET_N_MASK
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_SHIFT CDSI0_CDSITX_APF_RESET_APF_RESET_N_SHIFT
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_BIT CDSI0_CDSITX_APF_RESET_APF_RESET_N_BIT
#define CDSI_CDSITX_APF_RESET_APF_RESET_N_BITWIDTH CDSI0_CDSITX_APF_RESET_APF_RESET_N_BITWIDTH
#define CDSI_CDSITX_APF_RESET_RESERVED_MASK CDSI0_CDSITX_APF_RESET_RESERVED_MASK
#define CDSI_CDSITX_APF_RESET_RESERVED_SHIFT CDSI0_CDSITX_APF_RESET_RESERVED_SHIFT
#define CDSI_CDSITX_APF_RESET_RESERVED_BIT CDSI0_CDSITX_APF_RESET_RESERVED_BIT
#define CDSI_CDSITX_APF_RESET_RESERVED_BITWIDTH CDSI0_CDSITX_APF_RESET_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_OFFS CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_OFFS
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_SBD_APF_CDSITX_START_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_INIT_CONTROL_04_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_DEBUG_03_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_03_OFFS

#define CDSI_CDSITX_INTERRUPT_STATUS_00_OFFS CDSI0_CDSITX_INTERRUPT_STATUS_00_OFFS
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_MASK CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_BIT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LINEINITDONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_MASK CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_BIT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_HSTXVREGRDY_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_MASK CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_BIT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_AUTOCALDONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_MASK CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_BIT CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_00_INT_DPHY_LOCKUPDONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_STATUS_00_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_00_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_STATUS_00_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_00_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_STATUS_01_OFFS CDSI0_CDSITX_INTERRUPT_STATUS_01_OFFS
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_MASK CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_BIT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC0_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_MASK CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_BIT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC1_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_MASK CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_BIT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_MASK CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_BIT CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_01_INT_DPHY_RXTRIGGERESC3_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_STATUS_01_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_01_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_STATUS_01_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_01_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_STATUS_02_OFFS CDSI0_CDSITX_INTERRUPT_STATUS_02_OFFS
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRESC_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRSYNCESC_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_DPHY_ERRFALSECONTROL_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED2_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED2_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED2_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED2_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CONT_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCSINGLE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRECCDBL_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_CHKSUMERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRDATATYPE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRVCID_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_INT_LINK_LPRX_ERRWC_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_02_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_STATUS_03_OFFS CDSI0_CDSITX_INTERRUPT_STATUS_03_OFFS
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_TA_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_HS_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PR_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_PRESP_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_03_INT_LINK_LPRX_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_STATUS_03_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_03_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_STATUS_03_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_03_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_STATUS_04_OFFS CDSI0_CDSITX_INTERRUPT_STATUS_04_OFFS
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_TO_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_TO_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_RXFIFO_OVF_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_LINEBUF_OVF_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_CMDIF_WC_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_WC_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_OVER_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_WC_UNDER_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_PKTIF_ABORT_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_INT_APF_VHIF_PKT_LOSS_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_STATUS_04_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_04_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_STATUS_04_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_04_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_04_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_STATUS_05_OFFS CDSI0_CDSITX_INTERRUPT_STATUS_05_OFFS
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_RX_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_DPHY_DIRECTION_TX_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED2_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED2_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED2_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED2_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_ACKERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_FIFO_THRESH_HIT_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTEND_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_INT_APF_LPRX_PKTSTART_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_05_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_05_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_STATUS_06_OFFS CDSI0_CDSITX_INTERRUPT_STATUS_06_OFFS
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_MASK CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_BIT CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMD_DONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_MASK CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED2_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED2_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_BIT CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED2_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED2_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_MASK CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_BIT CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_06_INT_APF_CMDIF_ABORT_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_STATUS_06_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_STATUS_06_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_MASK_00_OFFS CDSI0_CDSITX_INTERRUPT_MASK_00_OFFS
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_MASK CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_BIT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LINEINITDONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_MASK CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_BIT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_HSTXVREGRDY_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_MASK CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_BIT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_AUTOCALDONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_MASK CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_BIT CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_00_INT_MASK_DPHY_LOCKUPDONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_MASK_00_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_00_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_MASK_00_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_00_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_MASK_01_OFFS CDSI0_CDSITX_INTERRUPT_MASK_01_OFFS
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_MASK CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_BIT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC0_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_MASK CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_BIT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC1_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_MASK CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_BIT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_MASK CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_BIT CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_01_INT_MASK_DPHY_RXTRIGGERESC3_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_MASK_01_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_01_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_MASK_01_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_01_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_MASK_02_OFFS CDSI0_CDSITX_INTERRUPT_MASK_02_OFFS
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRESC_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRSYNCESC_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_DPHY_ERRFALSECONTROL_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED2_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED2_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED2_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED2_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CONT_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCSINGLE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRECCDBL_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_CHKSUMERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRDATATYPE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRVCID_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_INT_MASK_LINK_LPRX_ERRWC_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_02_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_MASK_03_OFFS CDSI0_CDSITX_INTERRUPT_MASK_03_OFFS
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_TA_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_HS_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PR_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_PRESP_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_03_INT_MASK_LINK_LPRX_TO_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_MASK_03_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_03_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_MASK_03_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_03_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_MASK_04_OFFS CDSI0_CDSITX_INTERRUPT_MASK_04_OFFS
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_TO_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_TO_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_RXFIFO_OVF_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_LINEBUF_OVF_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_CMDIF_WC_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_WC_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_OVER_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_WC_UNDER_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_PKTIF_ABORT_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_INT_MASK_APF_VHIF_PKT_LOSS_ERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_MASK_04_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_04_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_MASK_04_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_04_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_04_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_MASK_05_OFFS CDSI0_CDSITX_INTERRUPT_MASK_05_OFFS
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_RX_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_DPHY_DIRECTION_TX_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED2_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED2_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED2_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED2_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_ACKERR_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_FIFO_THRESH_HIT_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTEND_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_INT_MASK_APF_LPRX_PKTSTART_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_05_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_05_RESERVED_BITWIDTH

#define CDSI_CDSITX_INTERRUPT_MASK_06_OFFS CDSI0_CDSITX_INTERRUPT_MASK_06_OFFS
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_MASK CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_BIT CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMD_DONE_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_MASK CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED2_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED2_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_BIT CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED2_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED2_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED2_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_MASK CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_BIT CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_06_INT_MASK_APF_CMDIF_ABORT_BITWIDTH
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_MASK CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED_MASK
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_SHIFT CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED_SHIFT
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_BIT CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED_BIT
#define CDSI_CDSITX_INTERRUPT_MASK_06_RESERVED_BITWIDTH CDSI0_CDSITX_INTERRUPT_MASK_06_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_DEBUG_04_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_04_OFFS

#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_OFFS CDSI0_CDSITX_SIDEBAND_LPRXIF_00_OFFS
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_00_SBS_APF_LPRX_FIFO_THRESH_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_OFFS CDSI0_CDSITX_SIDEBAND_LPRXIF_01_OFFS
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTWC_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_01_SBO_APF_LPRX_PKTID_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_OFFS CDSI0_CDSITX_SIDEBAND_LPRXIF_02_OFFS
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_02_SBO_APF_LPRX_FIFO_DATA_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_OFFS CDSI0_CDSITX_SIDEBAND_LPRXIF_03_OFFS
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_03_SBO_APF_LPRX_FIFO_LVL_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_OFFS CDSI0_CDSITX_SIDEBAND_LPRXIF_04_OFFS
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_04_SBO_APF_LPRX_ACKERR_PKT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_LPRXIF_04_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_DEBUG_05_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_05_OFFS

#define CDSI_CDSITX_SIDEBAND_DEBUG_06_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_06_OFFS

#define CDSI_CDSITX_SIDEBAND_DEBUG_07_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_07_OFFS

#define CDSI_CDSITX_SIDEBAND_CMDIF_00_OFFS CDSI0_CDSITX_SIDEBAND_CMDIF_00_OFFS
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_00_APF_CMD_REQ_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_00_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_00_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_00_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CMDIF_01_OFFS CDSI0_CDSITX_SIDEBAND_CMDIF_01_OFFS
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_01_APF_CMD_TYPE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_01_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_01_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_01_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CMDIF_02_OFFS CDSI0_CDSITX_SIDEBAND_CMDIF_02_OFFS
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_WC_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_02_APF_CMD_PKT_DI_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_02_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_02_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_02_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_CMDIF_03_OFFS CDSI0_CDSITX_SIDEBAND_CMDIF_03_OFFS
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_MASK CDSI0_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_MASK
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_SHIFT CDSI0_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_SHIFT
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_BIT CDSI0_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_BIT
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_BITWIDTH CDSI0_CDSITX_SIDEBAND_CMDIF_03_APF_CMD_PKT_DATA_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_DEBUG_08_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_08_OFFS

#define CDSI_CDSITX_SIDEBAND_DEBUG_09_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_09_OFFS

#define CDSI_CDSITX_SIDEBAND_DEBUG_10_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_10_OFFS

#define CDSI_CDSITX_SIDEBAND_DEBUG_11_OFFS CDSI0_CDSITX_SIDEBAND_DEBUG_11_OFFS

#define CDSI_CDSITX_SIDEBAND_CONTROL_00_OFFS CDSI0_CDSITX_SIDEBAND_CONTROL_00_OFFS
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_MASK CDSI0_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_MASK
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_SHIFT CDSI0_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_BIT CDSI0_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_BIT
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONTROL_00_SBD_DPHY_PPI_SYSINIT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_CONTROL_00_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_CONTROL_00_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_CONTROL_00_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_CONTROL_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_OFFS CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_OFFS
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_BYPCKEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_CKTRISTATE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_EXTFBEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_MPM_TCKS_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_SBS_DPHY_CLM_TESTEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_00_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_OFFS CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_OFFS
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D0M_GPI_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D1M_GPI_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D2M_GPI_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_D3M_GPI_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_SBS_DPHY_CLM_GPI_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_DBG_CONFIG_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_STATUS_01_OFFS CDSI0_CDSITX_SIDEBAND_STATUS_01_OFFS
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_01_SBO_DPHY_LOCKUPDONE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_STATUS_01_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_01_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_STATUS_01_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_01_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_01_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_STATUS_02_OFFS CDSI0_CDSITX_SIDEBAND_STATUS_02_OFFS
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D1P_LPCDEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D2P_LPCDEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D3P_LPCDEN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED3_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED3_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED3_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED3_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED3_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRN_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_D0P_LPCDERRP_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED2_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED2_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED2_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED2_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED2_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_SBO_DPHY_CUTR_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_02_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_02_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_STATUS_03_OFFS CDSI0_CDSITX_SIDEBAND_STATUS_03_OFFS
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_MASK CDSI0_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_BIT CDSI0_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_03_SBO_DPHY_MPM_PLLRSRVO_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_STATUS_03_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_03_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_STATUS_03_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_03_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_03_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_STATUS_04_OFFS CDSI0_CDSITX_SIDEBAND_STATUS_04_OFFS
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_MASK CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_BIT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D0M_GPO_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_MASK CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_BIT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D1M_GPO_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_MASK CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_BIT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D2M_GPO_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_MASK CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_BIT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_D3M_GPO_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_MASK CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_BIT CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_04_SBO_DPHY_CLM_GPO_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_STATUS_04_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_04_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_STATUS_04_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_04_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_04_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_STATUS_05_OFFS CDSI0_CDSITX_SIDEBAND_STATUS_05_OFFS
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_DT_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_CL_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_TXESC_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_BYTE_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_INIT_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_DPHY_PPI_RXESC_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_VHIF_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_SBO_APF_PKTIF_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_APF_CMD_BUSY_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_STATUS_05_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_05_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_STATUS_05_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_05_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_05_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_STATUS_06_OFFS CDSI0_CDSITX_SIDEBAND_STATUS_06_OFFS
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D3M_TXREQUESTHS_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D2M_TXREQUESTHS_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D1M_TXREQUESTHS_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_D0M_TXREQUESTHS_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_06_SBO_PPIIF_CLM_TXREQUESTHS_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_STATUS_06_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_06_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_STATUS_06_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_06_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_06_RESERVED_BITWIDTH

#define CDSI_CDSITX_SIDEBAND_STATUS_07_OFFS CDSI0_CDSITX_SIDEBAND_STATUS_07_OFFS
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_STOPSTATE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_STOPSTATE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_STOPSTATE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_STOPSTATE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_STOPSTATE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED3_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED3_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED3_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED3_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED3_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_ULPSACTIVE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_ULPSACTIVE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_ULPSACTIVE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_ULPSACTIVE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_CLM_ULPSACTIVE_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED2_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED2_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED2_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED2_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED2_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D0M_TXULPSESC_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D1M_TXULPSESC_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D2M_TXULPSESC_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_D3M_TXULPSESC_STAT_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_SBO_PPIIF_DIRECTION_BITWIDTH
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_MASK CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED_MASK
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_SHIFT CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED_SHIFT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_BIT CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED_BIT
#define CDSI_CDSITX_SIDEBAND_STATUS_07_RESERVED_BITWIDTH CDSI0_CDSITX_SIDEBAND_STATUS_07_RESERVED_BITWIDTH

#define CDSI_AL_TX_BRG_MODE_OFFS CDSI0_AL_TX_BRG_MODE_OFFS
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_MASK CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_EN_MASK
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_SHIFT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_EN_SHIFT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_BIT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_EN_BIT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_EN_BITWIDTH CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_EN_BITWIDTH
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_MASK CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_MASK
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_SHIFT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_SHIFT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_BIT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_BIT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_BITWIDTH CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_CSI_MODE_BITWIDTH
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_MASK CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_MASK
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_SHIFT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_SHIFT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_BIT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_BIT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_BITWIDTH CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_COMMAND_MODE_BITWIDTH
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_MASK CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_MASK
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_SHIFT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_SHIFT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_BIT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_BIT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_BITWIDTH CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_MASTER_SYNC_MODE_BITWIDTH
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_MASK CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_MASK
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_SHIFT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_SHIFT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_BIT CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_BIT
#define CDSI_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_BITWIDTH CDSI0_AL_TX_BRG_MODE_AL_TX_BRG_WAIT_INTERVAL_MODE_BITWIDTH
#define CDSI_AL_TX_BRG_MODE_RESERVED1_MASK CDSI0_AL_TX_BRG_MODE_RESERVED1_MASK
#define CDSI_AL_TX_BRG_MODE_RESERVED1_SHIFT CDSI0_AL_TX_BRG_MODE_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_MODE_RESERVED1_BIT CDSI0_AL_TX_BRG_MODE_RESERVED1_BIT
#define CDSI_AL_TX_BRG_MODE_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_MODE_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_VS_REGEN_SET_OFFS CDSI0_AL_TX_BRG_VS_REGEN_SET_OFFS
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK CDSI0_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_SHIFT CDSI0_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_SHIFT
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_BIT CDSI0_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_BIT
#define CDSI_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_BITWIDTH CDSI0_AL_TX_BRG_VS_REGEN_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_BITWIDTH
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_VS_REGEN_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_VS_REGEN_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_VS_REGEN_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_VS_REGEN_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_VS_REGEN_SET_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_OFFS CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_OFFS
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_MASK CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_MASK
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_SHIFT CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_SHIFT
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_BIT CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_BIT
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_BITWIDTH CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_AL_TX_BRG_VSYNC_AUTO_CYCLE_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_VS_REGEN_MASK_SET_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_HS_REGEN_SET_OFFS CDSI0_AL_TX_BRG_HS_REGEN_SET_OFFS
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK CDSI0_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_SHIFT CDSI0_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_SHIFT
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_BIT CDSI0_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_BIT
#define CDSI_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_BITWIDTH CDSI0_AL_TX_BRG_HS_REGEN_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_BITWIDTH
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_HS_REGEN_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_HS_REGEN_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_HS_REGEN_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_HS_REGEN_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_HS_REGEN_SET_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_OFFS CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_OFFS
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_MASK CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_MASK
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_SHIFT CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_SHIFT
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_BIT CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_BIT
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_BITWIDTH CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_AL_TX_BRG_HSYNC_AUTO_CYCLE_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_HS_REGEN_MASK_SET_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_OFFS CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_OFFS
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_MASK CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_MASK
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_SHIFT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_SHIFT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_BIT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_BIT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_BITWIDTH CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_IMAGE_WAIT_CYCLE_BITWIDTH
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED1_BITWIDTH
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_MASK CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_MASK
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_SHIFT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_SHIFT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_BIT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_BIT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_BITWIDTH CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_AL_TX_BRG_TIM_WAIT_CYCLE_BITWIDTH
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_MASK CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_MASK
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_SHIFT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_SHIFT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_BIT CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_BIT
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_BITWIDTH CDSI0_AL_TX_BRG_WAIT_CYCLE_SET_RESERVED2_BITWIDTH

#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_OFFS CDSI0_AL_TX_BRG_VSYNC_LINE_SET_OFFS
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_MASK CDSI0_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_MASK
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_SHIFT CDSI0_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_SHIFT
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_BIT CDSI0_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_BIT
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_BITWIDTH CDSI0_AL_TX_BRG_VSYNC_LINE_SET_AL_TX_BRG_VSYNC_LINE_BITWIDTH
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_VSYNC_LINE_SET_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_OFFS CDSI0_AL_TX_BRG_TYPE_SEL1_SET_OFFS
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_MASK CDSI0_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_MASK
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_SHIFT CDSI0_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_SHIFT
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_BIT CDSI0_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_BIT
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_BITWIDTH CDSI0_AL_TX_BRG_TYPE_SEL1_SET_AL_TX_BRG_TYPE_SEL1_BITWIDTH

#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_OFFS CDSI0_AL_TX_BRG_TYPE_SEL2_SET_OFFS
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_MASK CDSI0_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_MASK
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_SHIFT CDSI0_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_SHIFT
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_BIT CDSI0_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_BIT
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_BITWIDTH CDSI0_AL_TX_BRG_TYPE_SEL2_SET_AL_TX_BRG_TYPE_SEL2_SET_BITWIDTH

#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_OFFS CDSI0_AL_TX_BRG_TYPE_MASK1_SET_OFFS
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_MASK CDSI0_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_MASK
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_SHIFT CDSI0_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_SHIFT
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_BIT CDSI0_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_BIT
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_BITWIDTH CDSI0_AL_TX_BRG_TYPE_MASK1_SET_AL_TX_BRG_TYPE_MASK1_SET_BITWIDTH

#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_OFFS CDSI0_AL_TX_BRG_TYPE_MASK2_SET_OFFS
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_MASK CDSI0_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_MASK
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_SHIFT CDSI0_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_SHIFT
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_BIT CDSI0_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_BIT
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_BITWIDTH CDSI0_AL_TX_BRG_TYPE_MASK2_SET_AL_TX_BRG_TYPE_MASK2_SET_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_START_OFFS CDSI0_AL_TX_BRG_PIC_COM_START_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_MASK CDSI0_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_BIT CDSI0_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_START_AL_TX_BRG_REG_COM_START_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_START_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_START_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_START_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_START_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_START_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_SET_OFFS CDSI0_AL_TX_BRG_PIC_COM_SET_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_MASK CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_BIT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_UPDATE_EN_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_MASK CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_BIT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_FRAMENUM_EN_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_MASK CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_BIT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_PLURALIMGTYPE_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_MASK CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_BIT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_3D_EN_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_MASK CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_BIT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COM_STOP_BY_FS_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_MASK CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_MASK
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_SHIFT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_BIT CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_BIT
#define CDSI_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_SET_AL_TX_BRG_REG_COMMNAD_MODE1_VC_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_SET_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_OFFS CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_MASK CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_BIT CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_AL_TX_BRG_REG_COM_VDELAYSTRCOUNT_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_OFFS CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_MASK CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_BIT CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_AL_TX_BRG_REG_COM_VDELAYENDCOUNT_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_OFFS CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_MASK CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_BIT CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_AL_TX_BRG_REG_COM_MAXFCNT_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_MAXFCNT_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_OFFS CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_MASK CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_BIT CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_AL_TX_BRG_REG_COM_3DCM_PLDT_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_3DCM_PLDT_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_OFFS CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_MASK CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_BIT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_LINENUM_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED1_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_MASK CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_MASK
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_SHIFT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_BIT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_BIT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_AL_TX_BRG_REG_COM_3DCM_DI_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_MASK CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_MASK
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_SHIFT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_BIT CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_BIT
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_3DCM_LINE_RESERVED2_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_SYN_SET_OFFS CDSI0_AL_TX_BRG_PIC_SYN_SET_OFFS
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_MASK CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_MASK
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_SHIFT CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_BIT CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_BIT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_UPDATE_EN_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_MASK CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_MASK
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_SHIFT CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_BIT CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_BIT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_LINEPKT_EN_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_MASK CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_MASK
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_SHIFT CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_BIT CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_BIT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_SYN_SET_AL_TX_BRG_REG_SYN_BLANKPKTEN_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_SYN_SET_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_SYN_SET_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_SYN_SET_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_SYN_SET_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_SYN_SET_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_SYN_LINE_OFFS CDSI0_AL_TX_BRG_PIC_SYN_LINE_OFFS
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_MASK CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_MASK
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_SHIFT CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_BIT CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_BIT
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_FIRSTLINENUM_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_MASK CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_MASK
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_SHIFT CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_SHIFT
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_BIT CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_BIT
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_BITWIDTH CDSI0_AL_TX_BRG_PIC_SYN_LINE_AL_TX_BRG_REG_SYN_LINESTEP_A_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_SYN_LINE_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_VPARAM_UPDATE_OFFS CDSI0_AL_TX_BRG_VPARAM_UPDATE_OFFS
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_MASK CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_MASK
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_SHIFT CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_SHIFT
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_BIT CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_BIT
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_BITWIDTH CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_COM_UPDATE_EN_BITWIDTH
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_MASK CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_MASK
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_SHIFT CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_SHIFT
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_BIT CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_BIT
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_BITWIDTH CDSI0_AL_TX_BRG_VPARAM_UPDATE_AL_TX_BRG_SYS_UPDATE_EN_BITWIDTH
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_MASK CDSI0_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_MASK
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_SHIFT CDSI0_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_BIT CDSI0_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_BIT
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_VPARAM_UPDATE_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_PIC_COM_STATUS_OFFS CDSI0_AL_TX_BRG_PIC_COM_STATUS_OFFS
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_MASK CDSI0_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_MASK
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_SHIFT CDSI0_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_BIT CDSI0_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_BIT
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_STATUS_AL_TX_BRG_PIC_COM_STATUS_BITWIDTH
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_MASK CDSI0_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_MASK
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_SHIFT CDSI0_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_BIT CDSI0_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_BIT
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_PIC_COM_STATUS_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_STATUS_OFFS CDSI0_AL_TX_BRG_STATUS_OFFS
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_MASK CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_MASK
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_SHIFT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_SHIFT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_BIT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_BIT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_BITWIDTH CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_FIFO_OVERFLOW_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_MASK CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_MASK
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_SHIFT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_SHIFT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_BIT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_BIT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_BITWIDTH CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_EOM_1ST_ERROR_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_MASK CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_MASK
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_SHIFT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_SHIFT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_BIT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_BIT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_BITWIDTH CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_SP_NOEOM_2ND_ERROR_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_MASK CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_MASK
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_SHIFT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_SHIFT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_BIT CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_BIT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_BITWIDTH CDSI0_AL_TX_BRG_STATUS_AL_TX_BRG_WC_ERROR_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_MASK CDSI0_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_MASK
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_SHIFT CDSI0_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_SHIFT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_BIT CDSI0_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_BIT
#define CDSI_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_BITWIDTH CDSI0_AL_TX_BRG_STATUS_AL_TX_PKTIF_BUSY_START_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_MASK CDSI0_AL_TX_BRG_STATUS_RESERVED1_MASK
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_SHIFT CDSI0_AL_TX_BRG_STATUS_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_BIT CDSI0_AL_TX_BRG_STATUS_RESERVED1_BIT
#define CDSI_AL_TX_BRG_STATUS_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_STATUS_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_STATUS_ENABLE_OFFS CDSI0_AL_TX_BRG_STATUS_ENABLE_OFFS
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_FIFO_OVERFLOW_ENA_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_EOM_1ST_ERROR_ENA_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_SP_NOEOM_2ND_ERROR_ENA_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_BRG_WC_ERROR_ENA_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_HS_AUTOINS_EXEC_INFO_ENA_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_VS_AUTOINS_EXEC_INFO_ENA_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_AL_TX_PKTIF_BUSY_START_ENA_BITWIDTH
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_MASK CDSI0_AL_TX_BRG_STATUS_ENABLE_RESERVED1_MASK
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_SHIFT CDSI0_AL_TX_BRG_STATUS_ENABLE_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_BIT CDSI0_AL_TX_BRG_STATUS_ENABLE_RESERVED1_BIT
#define CDSI_AL_TX_BRG_STATUS_ENABLE_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_STATUS_ENABLE_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_INT_MASK_OFFS CDSI0_AL_TX_BRG_INT_MASK_OFFS
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_MASK CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_MASK
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_SHIFT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_BIT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_BIT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_FIFO_OVERFLOW_INT_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_MASK CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_MASK
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_SHIFT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_BIT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_BIT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_EOM_1ST_ERROR_INT_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_MASK CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_MASK
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_SHIFT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_BIT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_BIT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_SP_NOEOM_2ND_ERROR_INT_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_MASK CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_MASK
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_SHIFT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_BIT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_BIT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_AL_TX_BRG_WC_ERROR_INT_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_MASK CDSI0_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_MASK
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_SHIFT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_BIT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_BIT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_AL_TX_HS_AUTOINS_EXEC_INFO_INT_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_MASK CDSI0_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_MASK
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_SHIFT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_BIT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_BIT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_AL_TX_VS_AUTOINS_EXEC_INFO_INT_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_MASK CDSI0_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_MASK
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_SHIFT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_BIT CDSI0_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_BIT
#define CDSI_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_AL_TX_PKTIF_BUSY_START_INT_MASK_BITWIDTH
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_MASK CDSI0_AL_TX_BRG_INT_MASK_RESERVED1_MASK
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_SHIFT CDSI0_AL_TX_BRG_INT_MASK_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_BIT CDSI0_AL_TX_BRG_INT_MASK_RESERVED1_BIT
#define CDSI_AL_TX_BRG_INT_MASK_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_INT_MASK_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_CDSITX_MODE_OFFS CDSI0_AL_TX_BRG_CDSITX_MODE_OFFS
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_MASK CDSI0_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_MASK
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_SHIFT CDSI0_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_SHIFT
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_BIT CDSI0_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_BIT
#define CDSI_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_BITWIDTH CDSI0_AL_TX_BRG_CDSITX_MODE_AL_TX_CDSITX_MODE_BITWIDTH
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_MASK CDSI0_AL_TX_BRG_CDSITX_MODE_RESERVED1_MASK
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_SHIFT CDSI0_AL_TX_BRG_CDSITX_MODE_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_BIT CDSI0_AL_TX_BRG_CDSITX_MODE_RESERVED1_BIT
#define CDSI_AL_TX_BRG_CDSITX_MODE_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_CDSITX_MODE_RESERVED1_BITWIDTH

#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_OFFS CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_OFFS

#define CDSI_AL_TX_BRG_SOFT_RESET_OFFS CDSI0_AL_TX_BRG_SOFT_RESET_OFFS
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_MASK CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_MASK
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_SHIFT CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_SHIFT
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BIT CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BIT
#define CDSI_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BITWIDTH CDSI0_AL_TX_BRG_SOFT_RESET_AL_TX_BRG_SOFT_RESET_N_BITWIDTH

#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_OFFS CDSI0_AL_TX_BRG_SYSCLK_ENABLE_OFFS
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_MASK CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_MASK
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_SHIFT CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_SHIFT
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BIT CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BIT
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BITWIDTH CDSI0_AL_TX_BRG_SYSCLK_ENABLE_AL_TX_BRG_SYS_BITWIDTH

#define CDSI_AL_TX_BRG_ENABLE_OFFS    CDSI0_AL_TX_BRG_ENABLE_OFFS
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_MASK CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_MASK
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_SHIFT CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_SHIFT
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BIT CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BIT
#define CDSI_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BITWIDTH CDSI0_AL_TX_BRG_ENABLE_AL_TX_BRG_EN_BITWIDTH

#define CDSI_AL_TX_BRG_DEBUG_04_OFFS  CDSI0_AL_TX_BRG_DEBUG_04_OFFS

#define CDSI_AL_TX_BRG_DEBUG_05_OFFS  CDSI0_AL_TX_BRG_DEBUG_05_OFFS

#define CDSI_AL_TX_BRG_DEBUG_06_OFFS  CDSI0_AL_TX_BRG_DEBUG_06_OFFS

#define CDSI_AL_TX_BRG_DEBUG_07_OFFS  CDSI0_AL_TX_BRG_DEBUG_07_OFFS

#define CDSI_AL_TX_BRG_DEBUG_08_OFFS  CDSI0_AL_TX_BRG_DEBUG_08_OFFS

#define CDSI_AL_TX_BRG_DEBUG_09_OFFS  CDSI0_AL_TX_BRG_DEBUG_09_OFFS

#define CDSI_AL_TX_BRG_DEBUG_10_OFFS  CDSI0_AL_TX_BRG_DEBUG_10_OFFS

#define CDSI_AL_TX_BRG_DEBUG_11_OFFS  CDSI0_AL_TX_BRG_DEBUG_11_OFFS

#define CDSI_AL_TX_BRG_DEBUG_12_OFFS  CDSI0_AL_TX_BRG_DEBUG_12_OFFS
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE0_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED1_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE1_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED2_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE2_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED3_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE3_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED4_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE4_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED5_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE5_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED6_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE6_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED7_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_AL_TX_BRG_UNIPRO_BYTESWAP_BYTE7_BITWIDTH
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_MASK CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_MASK
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_SHIFT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_SHIFT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_BIT CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_BIT
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_BITWIDTH CDSI0_AL_TX_BRG_UNIPRO_BYTESWAP_RESERVED8_BITWIDTH

#define CDSI_CDSIRX_ADDRESS_CONFIG_OFFS CDSI0_CDSIRX_ADDRESS_CONFIG_OFFS
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_MASK CDSI0_CDSIRX_ADDRESS_CONFIG_MAINSEL_MASK
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_SHIFT CDSI0_CDSIRX_ADDRESS_CONFIG_MAINSEL_SHIFT
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_BIT CDSI0_CDSIRX_ADDRESS_CONFIG_MAINSEL_BIT
#define CDSI_CDSIRX_ADDRESS_CONFIG_MAINSEL_BITWIDTH CDSI0_CDSIRX_ADDRESS_CONFIG_MAINSEL_BITWIDTH
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_MASK CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED_MASK
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_SHIFT CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED_SHIFT
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_BIT CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED_BIT
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED_BITWIDTH CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED_BITWIDTH
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_MASK CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSEL_MASK
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_SHIFT CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSEL_SHIFT
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_BIT CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSEL_BIT
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSEL_BITWIDTH CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSEL_BITWIDTH
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_MASK CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED2_MASK
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_SHIFT CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED2_SHIFT
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_BIT CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED2_BIT
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED2_BITWIDTH CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_MASK CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_MASK
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_SHIFT CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_SHIFT
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_BIT CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_BIT
#define CDSI_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_BITWIDTH CDSI0_CDSIRX_ADDRESS_CONFIG_SUBSELRETURNW_BITWIDTH
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_MASK CDSI0_CDSIRX_ADDRESS_CONFIG_ADDRCONF_MASK
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_SHIFT CDSI0_CDSIRX_ADDRESS_CONFIG_ADDRCONF_SHIFT
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_BIT CDSI0_CDSIRX_ADDRESS_CONFIG_ADDRCONF_BIT
#define CDSI_CDSIRX_ADDRESS_CONFIG_ADDRCONF_BITWIDTH CDSI0_CDSIRX_ADDRESS_CONFIG_ADDRCONF_BITWIDTH
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_MASK CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED3_MASK
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_SHIFT CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED3_SHIFT
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_BIT CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED3_BIT
#define CDSI_CDSIRX_ADDRESS_CONFIG_RESERVED3_BITWIDTH CDSI0_CDSIRX_ADDRESS_CONFIG_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_CLKEN_OFFS CDSI0_CDSIRX_CLKEN_OFFS
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_MASK CDSI0_CDSIRX_CLKEN_CDSIRXEN_MASK
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_SHIFT CDSI0_CDSIRX_CLKEN_CDSIRXEN_SHIFT
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_BIT CDSI0_CDSIRX_CLKEN_CDSIRXEN_BIT
#define CDSI_CDSIRX_CLKEN_CDSIRXEN_BITWIDTH CDSI0_CDSIRX_CLKEN_CDSIRXEN_BITWIDTH
#define CDSI_CDSIRX_CLKEN_RESERVED_MASK CDSI0_CDSIRX_CLKEN_RESERVED_MASK
#define CDSI_CDSIRX_CLKEN_RESERVED_SHIFT CDSI0_CDSIRX_CLKEN_RESERVED_SHIFT
#define CDSI_CDSIRX_CLKEN_RESERVED_BIT CDSI0_CDSIRX_CLKEN_RESERVED_BIT
#define CDSI_CDSIRX_CLKEN_RESERVED_BITWIDTH CDSI0_CDSIRX_CLKEN_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CLKSEL_OFFS CDSI0_CDSIRX_CLKSEL_OFFS
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_MASK CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKEN_MASK
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_SHIFT CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKEN_SHIFT
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_BIT CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKEN_BIT
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKEN_BITWIDTH CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKEN_BITWIDTH
#define CDSI_CDSIRX_CLKSEL_RESERVED_MASK CDSI0_CDSIRX_CLKSEL_RESERVED_MASK
#define CDSI_CDSIRX_CLKSEL_RESERVED_SHIFT CDSI0_CDSIRX_CLKSEL_RESERVED_SHIFT
#define CDSI_CDSIRX_CLKSEL_RESERVED_BIT CDSI0_CDSIRX_CLKSEL_RESERVED_BIT
#define CDSI_CDSIRX_CLKSEL_RESERVED_BITWIDTH CDSI0_CDSIRX_CLKSEL_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_MASK CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_MASK
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_SHIFT CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_SHIFT
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BIT CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BIT
#define CDSI_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BITWIDTH CDSI0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BITWIDTH
#define CDSI_CDSIRX_CLKSEL_RESERVED2_MASK CDSI0_CDSIRX_CLKSEL_RESERVED2_MASK
#define CDSI_CDSIRX_CLKSEL_RESERVED2_SHIFT CDSI0_CDSIRX_CLKSEL_RESERVED2_SHIFT
#define CDSI_CDSIRX_CLKSEL_RESERVED2_BIT CDSI0_CDSIRX_CLKSEL_RESERVED2_BIT
#define CDSI_CDSIRX_CLKSEL_RESERVED2_BITWIDTH CDSI0_CDSIRX_CLKSEL_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_MODE_CONFIG_OFFS CDSI0_CDSIRX_MODE_CONFIG_OFFS
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_MASK CDSI0_CDSIRX_MODE_CONFIG_CSI2MODE_MASK
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_SHIFT CDSI0_CDSIRX_MODE_CONFIG_CSI2MODE_SHIFT
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_BIT CDSI0_CDSIRX_MODE_CONFIG_CSI2MODE_BIT
#define CDSI_CDSIRX_MODE_CONFIG_CSI2MODE_BITWIDTH CDSI0_CDSIRX_MODE_CONFIG_CSI2MODE_BITWIDTH
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_MASK CDSI0_CDSIRX_MODE_CONFIG_RESERVED_MASK
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_SHIFT CDSI0_CDSIRX_MODE_CONFIG_RESERVED_SHIFT
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_BIT CDSI0_CDSIRX_MODE_CONFIG_RESERVED_BIT
#define CDSI_CDSIRX_MODE_CONFIG_RESERVED_BITWIDTH CDSI0_CDSIRX_MODE_CONFIG_RESERVED_BITWIDTH

#define CDSI_CDSIRX_SYSTEM_INIT_OFFS CDSI0_CDSIRX_SYSTEM_INIT_OFFS
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_MASK CDSI0_CDSIRX_SYSTEM_INIT_SYSINIT_MASK
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_SHIFT CDSI0_CDSIRX_SYSTEM_INIT_SYSINIT_SHIFT
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_BIT CDSI0_CDSIRX_SYSTEM_INIT_SYSINIT_BIT
#define CDSI_CDSIRX_SYSTEM_INIT_SYSINIT_BITWIDTH CDSI0_CDSIRX_SYSTEM_INIT_SYSINIT_BITWIDTH
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_MASK CDSI0_CDSIRX_SYSTEM_INIT_RESERVED_MASK
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_SHIFT CDSI0_CDSIRX_SYSTEM_INIT_RESERVED_SHIFT
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_BIT CDSI0_CDSIRX_SYSTEM_INIT_RESERVED_BIT
#define CDSI_CDSIRX_SYSTEM_INIT_RESERVED_BITWIDTH CDSI0_CDSIRX_SYSTEM_INIT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_LANE_ENABLE_OFFS CDSI0_CDSIRX_LANE_ENABLE_OFFS
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_MASK CDSI0_CDSIRX_LANE_ENABLE_DTLANEEN_MASK
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_SHIFT CDSI0_CDSIRX_LANE_ENABLE_DTLANEEN_SHIFT
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_BIT CDSI0_CDSIRX_LANE_ENABLE_DTLANEEN_BIT
#define CDSI_CDSIRX_LANE_ENABLE_DTLANEEN_BITWIDTH CDSI0_CDSIRX_LANE_ENABLE_DTLANEEN_BITWIDTH
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_MASK CDSI0_CDSIRX_LANE_ENABLE_RESERVED_MASK
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_SHIFT CDSI0_CDSIRX_LANE_ENABLE_RESERVED_SHIFT
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_BIT CDSI0_CDSIRX_LANE_ENABLE_RESERVED_BIT
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED_BITWIDTH CDSI0_CDSIRX_LANE_ENABLE_RESERVED_BITWIDTH
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_MASK CDSI0_CDSIRX_LANE_ENABLE_CLANEEN_MASK
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_SHIFT CDSI0_CDSIRX_LANE_ENABLE_CLANEEN_SHIFT
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_BIT CDSI0_CDSIRX_LANE_ENABLE_CLANEEN_BIT
#define CDSI_CDSIRX_LANE_ENABLE_CLANEEN_BITWIDTH CDSI0_CDSIRX_LANE_ENABLE_CLANEEN_BITWIDTH
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_MASK CDSI0_CDSIRX_LANE_ENABLE_RESERVED2_MASK
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_SHIFT CDSI0_CDSIRX_LANE_ENABLE_RESERVED2_SHIFT
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_BIT CDSI0_CDSIRX_LANE_ENABLE_RESERVED2_BIT
#define CDSI_CDSIRX_LANE_ENABLE_RESERVED2_BITWIDTH CDSI0_CDSIRX_LANE_ENABLE_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_VC_ENABLE_OFFS CDSI0_CDSIRX_VC_ENABLE_OFFS
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_MASK CDSI0_CDSIRX_VC_ENABLE_VC0EN_MASK
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_SHIFT CDSI0_CDSIRX_VC_ENABLE_VC0EN_SHIFT
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_BIT CDSI0_CDSIRX_VC_ENABLE_VC0EN_BIT
#define CDSI_CDSIRX_VC_ENABLE_VC0EN_BITWIDTH CDSI0_CDSIRX_VC_ENABLE_VC0EN_BITWIDTH
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_MASK CDSI0_CDSIRX_VC_ENABLE_VC1EN_MASK
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_SHIFT CDSI0_CDSIRX_VC_ENABLE_VC1EN_SHIFT
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_BIT CDSI0_CDSIRX_VC_ENABLE_VC1EN_BIT
#define CDSI_CDSIRX_VC_ENABLE_VC1EN_BITWIDTH CDSI0_CDSIRX_VC_ENABLE_VC1EN_BITWIDTH
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_MASK CDSI0_CDSIRX_VC_ENABLE_VC2EN_MASK
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_SHIFT CDSI0_CDSIRX_VC_ENABLE_VC2EN_SHIFT
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_BIT CDSI0_CDSIRX_VC_ENABLE_VC2EN_BIT
#define CDSI_CDSIRX_VC_ENABLE_VC2EN_BITWIDTH CDSI0_CDSIRX_VC_ENABLE_VC2EN_BITWIDTH
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_MASK CDSI0_CDSIRX_VC_ENABLE_VC3EN_MASK
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_SHIFT CDSI0_CDSIRX_VC_ENABLE_VC3EN_SHIFT
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_BIT CDSI0_CDSIRX_VC_ENABLE_VC3EN_BIT
#define CDSI_CDSIRX_VC_ENABLE_VC3EN_BITWIDTH CDSI0_CDSIRX_VC_ENABLE_VC3EN_BITWIDTH
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_MASK CDSI0_CDSIRX_VC_ENABLE_RESERVED_MASK
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_SHIFT CDSI0_CDSIRX_VC_ENABLE_RESERVED_SHIFT
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_BIT CDSI0_CDSIRX_VC_ENABLE_RESERVED_BIT
#define CDSI_CDSIRX_VC_ENABLE_RESERVED_BITWIDTH CDSI0_CDSIRX_VC_ENABLE_RESERVED_BITWIDTH

#define CDSI_CDSIRX_START_OFFS CDSI0_CDSIRX_START_OFFS
#define CDSI_CDSIRX_START_CDSIRXSTART_MASK CDSI0_CDSIRX_START_CDSIRXSTART_MASK
#define CDSI_CDSIRX_START_CDSIRXSTART_SHIFT CDSI0_CDSIRX_START_CDSIRXSTART_SHIFT
#define CDSI_CDSIRX_START_CDSIRXSTART_BIT CDSI0_CDSIRX_START_CDSIRXSTART_BIT
#define CDSI_CDSIRX_START_CDSIRXSTART_BITWIDTH CDSI0_CDSIRX_START_CDSIRXSTART_BITWIDTH
#define CDSI_CDSIRX_START_RESERVED_MASK CDSI0_CDSIRX_START_RESERVED_MASK
#define CDSI_CDSIRX_START_RESERVED_SHIFT CDSI0_CDSIRX_START_RESERVED_SHIFT
#define CDSI_CDSIRX_START_RESERVED_BIT CDSI0_CDSIRX_START_RESERVED_BIT
#define CDSI_CDSIRX_START_RESERVED_BITWIDTH CDSI0_CDSIRX_START_RESERVED_BITWIDTH

#define CDSI_CDSIRX_LINE_INIT_COUNT_OFFS CDSI0_CDSIRX_LINE_INIT_COUNT_OFFS
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_MASK CDSI0_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_MASK
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_SHIFT CDSI0_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_SHIFT
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_BIT CDSI0_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_BIT
#define CDSI_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_BITWIDTH CDSI0_CDSIRX_LINE_INIT_COUNT_LINEINITCNT_BITWIDTH
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_MASK CDSI0_CDSIRX_LINE_INIT_COUNT_RESERVED_MASK
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_SHIFT CDSI0_CDSIRX_LINE_INIT_COUNT_RESERVED_SHIFT
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_BIT CDSI0_CDSIRX_LINE_INIT_COUNT_RESERVED_BIT
#define CDSI_CDSIRX_LINE_INIT_COUNT_RESERVED_BITWIDTH CDSI0_CDSIRX_LINE_INIT_COUNT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_HSRXTO_COUNT_OFFS CDSI0_CDSIRX_HSRXTO_COUNT_OFFS
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_MASK CDSI0_CDSIRX_HSRXTO_COUNT_HSTOCNT_MASK
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_SHIFT CDSI0_CDSIRX_HSRXTO_COUNT_HSTOCNT_SHIFT
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_BIT CDSI0_CDSIRX_HSRXTO_COUNT_HSTOCNT_BIT
#define CDSI_CDSIRX_HSRXTO_COUNT_HSTOCNT_BITWIDTH CDSI0_CDSIRX_HSRXTO_COUNT_HSTOCNT_BITWIDTH

#define CDSI_CDSIRX_FUNC_ENABLE_OFFS CDSI0_CDSIRX_FUNC_ENABLE_OFFS
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_HSTOCNTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_HSTOCNTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_HSTOCNTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_HSTOCNTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_HSTOCNTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_TATOCNTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_TATOCNTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_TATOCNTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_TATOCNTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_TATOCNTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_LPTXTOCNTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_WAITBTATOCNTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_MASK CDSI0_CDSIRX_FUNC_ENABLE_RESERVED_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_BIT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_RESERVED_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRIGINTSTATEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTSTATEEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTSTATEEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTSTATEEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTSTATEEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTSTATEEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_MASK CDSI0_CDSIRX_FUNC_ENABLE_RESERVED2_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED2_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_BIT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED2_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED2_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_LPRXSTATEEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_DSIRXTRGINTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_RXERRINTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_RXERRINTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_TXERRINTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_TXERRINTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_DSILPTXINTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_SHTPKTINTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_LNGPKTINTEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_MASK CDSI0_CDSIRX_FUNC_ENABLE_RESERVED3_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED3_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_BIT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED3_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED3_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_MASK CDSI0_CDSIRX_FUNC_ENABLE_LPTXEN_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_LPTXEN_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_BIT CDSI0_CDSIRX_FUNC_ENABLE_LPTXEN_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_LPTXEN_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_LPTXEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_MASK CDSI0_CDSIRX_FUNC_ENABLE_RESERVED4_MASK
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_SHIFT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED4_SHIFT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_BIT CDSI0_CDSIRX_FUNC_ENABLE_RESERVED4_BIT
#define CDSI_CDSIRX_FUNC_ENABLE_RESERVED4_BITWIDTH CDSI0_CDSIRX_FUNC_ENABLE_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_MODE_OFFS CDSI0_CDSIRX_DSI_LPTX_MODE_OFFS
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_MASK CDSI0_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_MASK
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_SHIFT CDSI0_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_BIT CDSI0_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_BIT
#define CDSI_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_MODE_TURNDISABLE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_MASK CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED_MASK
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_SHIFT CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_BIT CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED_BIT
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_MASK CDSI0_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_MASK
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_SHIFT CDSI0_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_BIT CDSI0_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_BIT
#define CDSI_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_MODE_ACKTEAUTO_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_MASK CDSI0_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_MASK
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_SHIFT CDSI0_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_BIT CDSI0_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_BIT
#define CDSI_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_MODE_LPTXTRIGSEL_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_MASK CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED2_MASK
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_SHIFT CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED2_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_BIT CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED2_BIT
#define CDSI_CDSIRX_DSI_LPTX_MODE_RESERVED2_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_MODE_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_DSI_TATO_COUNT_OFFS CDSI0_CDSIRX_DSI_TATO_COUNT_OFFS
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_MASK CDSI0_CDSIRX_DSI_TATO_COUNT_TATOCNT_MASK
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_SHIFT CDSI0_CDSIRX_DSI_TATO_COUNT_TATOCNT_SHIFT
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_BIT CDSI0_CDSIRX_DSI_TATO_COUNT_TATOCNT_BIT
#define CDSI_CDSIRX_DSI_TATO_COUNT_TATOCNT_BITWIDTH CDSI0_CDSIRX_DSI_TATO_COUNT_TATOCNT_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_OFFS CDSI0_CDSIRX_DSI_LPTXTO_COUNT_OFFS
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_MASK CDSI0_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_MASK
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_SHIFT CDSI0_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_SHIFT
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_BIT CDSI0_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_BIT
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_BITWIDTH CDSI0_CDSIRX_DSI_LPTXTO_COUNT_LPTXTOCNT_BITWIDTH

#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_OFFS CDSI0_CDSIRX_DSI_WAITBTA_COUNT_OFFS
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_MASK CDSI0_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_MASK
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_SHIFT CDSI0_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_SHIFT
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_BIT CDSI0_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_BIT
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_BITWIDTH CDSI0_CDSIRX_DSI_WAITBTA_COUNT_WAITBTACNT_BITWIDTH

#define CDSI_CDSIRX_FUNC_MODE_OFFS CDSI0_CDSIRX_FUNC_MODE_OFFS
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_MASK CDSI0_CDSIRX_FUNC_MODE_EOTPEN_MASK
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_SHIFT CDSI0_CDSIRX_FUNC_MODE_EOTPEN_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_BIT CDSI0_CDSIRX_FUNC_MODE_EOTPEN_BIT
#define CDSI_CDSIRX_FUNC_MODE_EOTPEN_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_EOTPEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_MASK CDSI0_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_MASK
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_SHIFT CDSI0_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_BIT CDSI0_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_BIT
#define CDSI_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_BLANKPKTRCVEN_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_MASK CDSI0_CDSIRX_FUNC_MODE_RESERVED_MASK
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_SHIFT CDSI0_CDSIRX_FUNC_MODE_RESERVED_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_BIT CDSI0_CDSIRX_FUNC_MODE_RESERVED_BIT
#define CDSI_CDSIRX_FUNC_MODE_RESERVED_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_RESERVED_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_MASK CDSI0_CDSIRX_FUNC_MODE_LPTOAUTORXMD_MASK
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_SHIFT CDSI0_CDSIRX_FUNC_MODE_LPTOAUTORXMD_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_BIT CDSI0_CDSIRX_FUNC_MODE_LPTOAUTORXMD_BIT
#define CDSI_CDSIRX_FUNC_MODE_LPTOAUTORXMD_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_LPTOAUTORXMD_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_MASK CDSI0_CDSIRX_FUNC_MODE_HSTOAUTORXMD_MASK
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_SHIFT CDSI0_CDSIRX_FUNC_MODE_HSTOAUTORXMD_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_BIT CDSI0_CDSIRX_FUNC_MODE_HSTOAUTORXMD_BIT
#define CDSI_CDSIRX_FUNC_MODE_HSTOAUTORXMD_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_HSTOAUTORXMD_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_MASK CDSI0_CDSIRX_FUNC_MODE_CNTAUTORXMD_MASK
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_SHIFT CDSI0_CDSIRX_FUNC_MODE_CNTAUTORXMD_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_BIT CDSI0_CDSIRX_FUNC_MODE_CNTAUTORXMD_BIT
#define CDSI_CDSIRX_FUNC_MODE_CNTAUTORXMD_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_CNTAUTORXMD_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_MASK CDSI0_CDSIRX_FUNC_MODE_RESERVED2_MASK
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_SHIFT CDSI0_CDSIRX_FUNC_MODE_RESERVED2_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_BIT CDSI0_CDSIRX_FUNC_MODE_RESERVED2_BIT
#define CDSI_CDSIRX_FUNC_MODE_RESERVED2_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_MASK CDSI0_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_MASK
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_SHIFT CDSI0_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_BIT CDSI0_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_BIT
#define CDSI_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_ERRSOTSYNCHS_TSBMD_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_MASK CDSI0_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_MASK
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_SHIFT CDSI0_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_BIT CDSI0_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_BIT
#define CDSI_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_CLKLNINITSKIPMD_BITWIDTH
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_MASK CDSI0_CDSIRX_FUNC_MODE_RESERVED3_MASK
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_SHIFT CDSI0_CDSIRX_FUNC_MODE_RESERVED3_SHIFT
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_BIT CDSI0_CDSIRX_FUNC_MODE_RESERVED3_BIT
#define CDSI_CDSIRX_FUNC_MODE_RESERVED3_BITWIDTH CDSI0_CDSIRX_FUNC_MODE_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_OFFS CDSI0_CDSIRX_LPRX_STATE_INT_STAT_OFFS
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_LINEINITDONE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_DIRECTIONFALL_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_AUTOCALDONE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLSTOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED4_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D0ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D1ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D2ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_D3ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_CLU1PSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_MASK CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_BIT CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_STAT_RESERVED5_BITWIDTH

#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_OFFS CDSI0_CDSIRX_LPRX_STATE_INT_MASK_OFFS
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKDIRECTIONFALL_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED4_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BITWIDTH
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_MASK CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_MASK
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_SHIFT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_SHIFT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_BIT CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_BIT
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_BITWIDTH CDSI0_CDSIRX_LPRX_STATE_INT_MASK_RESERVED5_BITWIDTH

#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_OFFS CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L0RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L1RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L2RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_L3RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_OFFS CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL0RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL1RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL2RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER0_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER1_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER2_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_MASKL3RXTRIGGER3_BITWIDTH
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_RXTRIG_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_INTERNAL_STAT_OFFS CDSI0_CDSIRX_INTERNAL_STAT_OFFS
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_CDSI_EORRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_CDSI_LPTXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_MASK CDSI0_CDSIRX_INTERNAL_STAT_RESERVED_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_BIT CDSI0_CDSIRX_INTERNAL_STAT_RESERVED_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_MASK CDSI0_CDSIRX_INTERNAL_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_BIT CDSI0_CDSIRX_INTERNAL_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_MASK CDSI0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BIT CDSI0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BITWIDTH
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_MASK CDSI0_CDSIRX_INTERNAL_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_INTERNAL_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_BIT CDSI0_CDSIRX_INTERNAL_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_INTERNAL_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_INTERNAL_STAT_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_RXERR_INT_STAT_OFFS CDSI0_CDSIRX_RXERR_INT_STAT_OFFS
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTHS_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTHS_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTHS_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTHS_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTHS_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRSOTSYNCHS_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERREOTSYNCHS_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRESC_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRESC_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRESC_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRESC_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRESC_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRSYNCESC_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRCNTRL_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRCNTRL_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRCNTRL_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCNTRL_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRCNTRL_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCCRCTD_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCDBL_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCDBL_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCDBL_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRECCDBL_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRECCDBL_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRCHECKSUM_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRDATATYPE_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRVCID_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRVCID_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRVCID_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRVCID_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRVCID_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRINVALID_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRINVALID_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRINVALID_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRINVALID_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRINVALID_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRDSIPROTOCOL_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_MASK CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED4_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED4_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_BIT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED4_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED4_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED4_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRNOBTATO_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRLDSQ_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRLDSQ_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRLDSQ_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRLDSQ_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRLDSQ_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_MASK CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED5_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED5_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_BIT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED5_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED5_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED5_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRHSRXTO_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_MASK CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED6_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED6_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_BIT CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED6_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_RESERVED6_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_RESERVED6_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_MASK CDSI0_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_MASK
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_SHIFT CDSI0_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_SHIFT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_BIT CDSI0_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_BIT
#define CDSI_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_BITWIDTH CDSI0_CDSIRX_RXERR_INT_STAT_ERRRXFIFOOVF_BITWIDTH

#define CDSI_CDSIRX_RXERR_INT_MASK_OFFS CDSI0_CDSIRX_RXERR_INT_MASK_OFFS
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTHS_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSOTSYNCHS_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERREOTSYNCHS_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRESC_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRESC_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRESC_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRESC_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRESC_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRSYNCESC_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCNTRL_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCCRCTD_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRECCDBL_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRCHECKSUM_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDATATYPE_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRVCID_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRVCID_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRVCID_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRVCID_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRVCID_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRINVALID_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRDSIPROTOCOL_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_MASK CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED4_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED4_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_BIT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED4_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED4_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED4_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRNOBTATO_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRLDSQ_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_MASK CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED5_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED5_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_BIT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED5_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED5_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED5_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRHSRXTO_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_MASK CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED6_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED6_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_BIT CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED6_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_RESERVED6_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_RESERVED6_BITWIDTH
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_MASK CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_MASK
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_SHIFT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_SHIFT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_BIT CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_BIT
#define CDSI_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_BITWIDTH CDSI0_CDSIRX_RXERR_INT_MASK_MASKERRRXFIFOOVF_BITWIDTH

#define CDSI_CDSIRX_TXERR_INT_STAT_OFFS CDSI0_CDSIRX_TXERR_INT_STAT_OFFS
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_MASK CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_MASK
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_SHIFT CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_SHIFT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_BIT CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_BIT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_BITWIDTH CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPL_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_MASK CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_MASK
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_SHIFT CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_SHIFT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_BIT CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_BIT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_BITWIDTH CDSI0_CDSIRX_TXERR_INT_STAT_ERRCNTLPH_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_MASK CDSI0_CDSIRX_TXERR_INT_STAT_ERRTATO_MASK
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_SHIFT CDSI0_CDSIRX_TXERR_INT_STAT_ERRTATO_SHIFT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_BIT CDSI0_CDSIRX_TXERR_INT_STAT_ERRTATO_BIT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRTATO_BITWIDTH CDSI0_CDSIRX_TXERR_INT_STAT_ERRTATO_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_MASK CDSI0_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_MASK
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_SHIFT CDSI0_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_SHIFT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_BIT CDSI0_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_BIT
#define CDSI_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_BITWIDTH CDSI0_CDSIRX_TXERR_INT_STAT_ERRLPTXTO_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_TXERR_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_TXERR_INT_STAT_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_TXERR_INT_MASK_OFFS CDSI0_CDSIRX_TXERR_INT_MASK_OFFS
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_MASK CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_MASK
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_SHIFT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_SHIFT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_BIT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_BIT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_BITWIDTH CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPL_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_MASK CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_MASK
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_SHIFT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_SHIFT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_BIT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_BIT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_BITWIDTH CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRCNTLPH_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_MASK CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRTATO_MASK
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_SHIFT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRTATO_SHIFT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_BIT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRTATO_BIT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRTATO_BITWIDTH CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRTATO_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_MASK CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_MASK
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_SHIFT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_SHIFT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_BIT CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_BIT
#define CDSI_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_BITWIDTH CDSI0_CDSIRX_TXERR_INT_MASK_MASKERRLPTXTO_BITWIDTH
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_TXERR_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_TXERR_INT_MASK_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_ERR_STATUS_OFFS CDSI0_CDSIRX_ERR_STATUS_OFFS
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_MASK CDSI0_CDSIRX_ERR_STATUS_ERRSOTHS_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRSOTHS_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_BIT CDSI0_CDSIRX_ERR_STATUS_ERRSOTHS_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTHS_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRSOTHS_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_MASK CDSI0_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_BIT CDSI0_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRSOTSYNCHS_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_MASK CDSI0_CDSIRX_ERR_STATUS_ERREOTSYNCHS_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERREOTSYNCHS_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_BIT CDSI0_CDSIRX_ERR_STATUS_ERREOTSYNCHS_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERREOTSYNCHS_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERREOTSYNCHS_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_MASK CDSI0_CDSIRX_ERR_STATUS_ERRESC_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRESC_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_BIT CDSI0_CDSIRX_ERR_STATUS_ERRESC_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRESC_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRESC_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_MASK CDSI0_CDSIRX_ERR_STATUS_ERRSYNCESC_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRSYNCESC_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_BIT CDSI0_CDSIRX_ERR_STATUS_ERRSYNCESC_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRSYNCESC_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRSYNCESC_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_MASK CDSI0_CDSIRX_ERR_STATUS_ERRTO_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRTO_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_BIT CDSI0_CDSIRX_ERR_STATUS_ERRTO_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRTO_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRTO_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_MASK CDSI0_CDSIRX_ERR_STATUS_ERRCNTRL_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRCNTRL_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_BIT CDSI0_CDSIRX_ERR_STATUS_ERRCNTRL_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTRL_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRCNTRL_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_MASK CDSI0_CDSIRX_ERR_STATUS_ERRCNTLP_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRCNTLP_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_BIT CDSI0_CDSIRX_ERR_STATUS_ERRCNTLP_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRCNTLP_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRCNTLP_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_MASK CDSI0_CDSIRX_ERR_STATUS_ERRECCCRCTD_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRECCCRCTD_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_BIT CDSI0_CDSIRX_ERR_STATUS_ERRECCCRCTD_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRECCCRCTD_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRECCCRCTD_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_MASK CDSI0_CDSIRX_ERR_STATUS_ERRECCDBL_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRECCDBL_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_BIT CDSI0_CDSIRX_ERR_STATUS_ERRECCDBL_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRECCDBL_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRECCDBL_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_MASK CDSI0_CDSIRX_ERR_STATUS_ERRCHECKSUM_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRCHECKSUM_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_BIT CDSI0_CDSIRX_ERR_STATUS_ERRCHECKSUM_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRCHECKSUM_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRCHECKSUM_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_MASK CDSI0_CDSIRX_ERR_STATUS_ERRDATATYPE_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRDATATYPE_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_BIT CDSI0_CDSIRX_ERR_STATUS_ERRDATATYPE_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRDATATYPE_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRDATATYPE_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_MASK CDSI0_CDSIRX_ERR_STATUS_ERRVCID_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRVCID_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_BIT CDSI0_CDSIRX_ERR_STATUS_ERRVCID_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRVCID_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRVCID_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_MASK CDSI0_CDSIRX_ERR_STATUS_ERRINVALID_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRINVALID_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_BIT CDSI0_CDSIRX_ERR_STATUS_ERRINVALID_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRINVALID_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRINVALID_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_MASK CDSI0_CDSIRX_ERR_STATUS_RESERVED_MASK
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_SHIFT CDSI0_CDSIRX_ERR_STATUS_RESERVED_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_BIT CDSI0_CDSIRX_ERR_STATUS_RESERVED_BIT
#define CDSI_CDSIRX_ERR_STATUS_RESERVED_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_RESERVED_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_MASK CDSI0_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_MASK
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_SHIFT CDSI0_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_BIT CDSI0_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_BIT
#define CDSI_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_ERRDSIPROTOCOL_BITWIDTH
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_MASK CDSI0_CDSIRX_ERR_STATUS_RESERVED2_MASK
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_SHIFT CDSI0_CDSIRX_ERR_STATUS_RESERVED2_SHIFT
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_BIT CDSI0_CDSIRX_ERR_STATUS_RESERVED2_BIT
#define CDSI_CDSIRX_ERR_STATUS_RESERVED2_BITWIDTH CDSI0_CDSIRX_ERR_STATUS_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_OFFS CDSI0_CDSIRX_DSI_LPTX_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_LPTXDONE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD0DONE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PAYLOAD1DONE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAR_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_PREVIOUSBTAF_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_STAT_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_OFFS CDSI0_CDSIRX_DSI_LPTX_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKLPTXDONE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD0DONE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPAYLOAD1DONE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAR_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_MASKPREVIOUSBTAF_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_INT_MASK_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_REQ_OFFS CDSI0_CDSIRX_DSI_LPTX_REQ_OFFS
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_MASK CDSI0_CDSIRX_DSI_LPTX_REQ_LPTXREQ_MASK
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_SHIFT CDSI0_CDSIRX_DSI_LPTX_REQ_LPTXREQ_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_BIT CDSI0_CDSIRX_DSI_LPTX_REQ_LPTXREQ_BIT
#define CDSI_CDSIRX_DSI_LPTX_REQ_LPTXREQ_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_REQ_LPTXREQ_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_MASK CDSI0_CDSIRX_DSI_LPTX_REQ_RESERVED_MASK
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_SHIFT CDSI0_CDSIRX_DSI_LPTX_REQ_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_BIT CDSI0_CDSIRX_DSI_LPTX_REQ_RESERVED_BIT
#define CDSI_CDSIRX_DSI_LPTX_REQ_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_REQ_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_TYPE_OFFS CDSI0_CDSIRX_DSI_LPTX_TYPE_OFFS
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_MASK CDSI0_CDSIRX_DSI_LPTX_TYPE_TURNREQ_MASK
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_SHIFT CDSI0_CDSIRX_DSI_LPTX_TYPE_TURNREQ_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_BIT CDSI0_CDSIRX_DSI_LPTX_TYPE_TURNREQ_BIT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TURNREQ_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_TYPE_TURNREQ_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_MASK CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED_MASK
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_SHIFT CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_BIT CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED_BIT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_MASK CDSI0_CDSIRX_DSI_LPTX_TYPE_MSGTYP_MASK
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_SHIFT CDSI0_CDSIRX_DSI_LPTX_TYPE_MSGTYP_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_BIT CDSI0_CDSIRX_DSI_LPTX_TYPE_MSGTYP_BIT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_MSGTYP_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_TYPE_MSGTYP_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_MASK CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED2_MASK
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_SHIFT CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED2_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_BIT CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED2_BIT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED2_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_MASK CDSI0_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_MASK
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_SHIFT CDSI0_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_BIT CDSI0_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_BIT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_TYPE_TXTRIGGER_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_MASK CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED3_MASK
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_SHIFT CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED3_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_BIT CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED3_BIT
#define CDSI_CDSIRX_DSI_LPTX_TYPE_RESERVED3_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_TYPE_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_OFFS CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_OFFS
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_MASK CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_MASK
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_SHIFT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_BIT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_BIT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_DATATYPE_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_MASK CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_VCID_MASK
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_SHIFT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_VCID_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_BIT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_VCID_BIT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_VCID_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_VCID_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_MASK CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_MASK
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_SHIFT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_BIT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_BIT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC0DATA_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_MASK CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_MASK
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_SHIFT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_BIT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_BIT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_WC1DATA_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_MASK CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_MASK
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_SHIFT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_BIT CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_BIT
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PKT_HDR_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_OFFS CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_OFFS
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_MASK CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_MASK
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_SHIFT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_BIT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_BIT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_PYLD0_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_MASK CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_MASK
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_SHIFT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_BIT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_BIT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PAYLOAD0_RESERVED1_BITWIDTH

#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_OFFS CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_OFFS
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_MASK CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_MASK
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_SHIFT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_BIT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_BIT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_PYLD1_BITWIDTH
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_MASK CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_MASK
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_SHIFT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_SHIFT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_BIT CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_BIT
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_BITWIDTH CDSI0_CDSIRX_DSI_LPTX_PAYLOAD1_RESERVED1_BITWIDTH

#define CDSI_CDSIRX_PPI_HSRX_CNTRL_OFFS CDSI0_CDSIRX_PPI_HSRX_CNTRL_OFFS
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_D0S_ATMR_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_D1S_ATMR_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_D2S_ATMR_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_D3S_ATMR_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED4_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLS_ATMR_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED5_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED6_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED7_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_MASK CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_MASK
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_SHIFT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_BIT CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_BIT
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_CNTRL_RESERVED8_BITWIDTH

#define CDSI_CDSIRX_PPI_HSRX_COUNT_OFFS CDSI0_CDSIRX_PPI_HSRX_COUNT_OFFS
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_MASK CDSI0_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_MASK
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_SHIFT CDSI0_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_BIT CDSI0_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_BIT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_COUNT_DTCLRSIPOCNT_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_MASK CDSI0_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_MASK
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_SHIFT CDSI0_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_BIT CDSI0_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_BIT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_COUNT_HSSETTLECNT_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_MASK CDSI0_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_MASK
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_SHIFT CDSI0_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_BIT CDSI0_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_BIT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_COUNT_DTHSEXITCNT_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_MASK CDSI0_CDSIRX_PPI_HSRX_COUNT_RESERVED_MASK
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_SHIFT CDSI0_CDSIRX_PPI_HSRX_COUNT_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_BIT CDSI0_CDSIRX_PPI_HSRX_COUNT_RESERVED_BIT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_COUNT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_MASK CDSI0_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_MASK
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_SHIFT CDSI0_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_SHIFT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_BIT CDSI0_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_BIT
#define CDSI_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_BITWIDTH CDSI0_CDSIRX_PPI_HSRX_COUNT_CLSETTLECNT_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_OFFS CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_OFFS
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_MASK CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_MASK
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_SHIFT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BIT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BIT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_MASK CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_MASK
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_SHIFT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BIT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BIT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_MASK CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_MASK
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_SHIFT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BIT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BIT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_MASK CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_MASK
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_SHIFT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BIT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BIT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_MASK CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_MASK
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_SHIFT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BIT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BIT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_DLYCNTRL_RESERVED_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_OFFS CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_OFFS
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRX_THSLD_RESERVED_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_OFFS CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_OFFS
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_OFFS CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_OFFS
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXAUTOCALST_RESERVED_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_MON_OFFS CDSI0_CDSIRX_PPI_DPHY_MON_OFFS
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_MASK CDSI0_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_BIT CDSI0_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_CUTR_LPRXVTHLOW_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D0S_TERMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_TERMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_TERMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_TERMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D0S_TERMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D1S_TERMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D1S_TERMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D1S_TERMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_TERMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D1S_TERMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D2S_TERMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D2S_TERMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D2S_TERMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_TERMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D2S_TERMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D3S_TERMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D3S_TERMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D3S_TERMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_TERMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D3S_TERMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_CLS_TERMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_CLS_TERMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_CLS_TERMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_TERMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_CLS_TERMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_MASK CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED2_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED2_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_BIT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED2_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED2_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPTXHIZMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D0S_LPCDENMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_MASK CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED3_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED3_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_BIT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED3_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED3_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D0S_HSRXENMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D1S_HSRXENMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D2S_HSRXENMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_D3S_HSRXENMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_MASK CDSI0_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_BIT CDSI0_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_CLS_HSRXENMON_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_MASK CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED4_MASK
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_SHIFT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED4_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_BIT CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED4_BIT
#define CDSI_CDSIRX_PPI_DPHY_MON_RESERVED4_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_MON_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_OFFS CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_OFFS
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_MASK CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_BIT CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_LPTXTIMECNT_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPTXTIMECNT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_OFFS CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_OFFS
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_MASK CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_MASK
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_SHIFT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_SHIFT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_BIT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_BIT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_BITWIDTH CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RXTASURECNT_BITWIDTH
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_MASK CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_BIT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_MASK CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_MASK
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_SHIFT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_SHIFT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_BIT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_BIT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_BITWIDTH CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_TXTAGO_BITWIDTH
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_MASK CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_MASK
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_SHIFT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_SHIFT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_BIT CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_BIT
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_BITWIDTH CDSI0_CDSIRX_PPI_DSI_BTA_COUNT_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_OFFS CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_OFFS
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_MASK CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_MASK
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_SHIFT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_SHIFT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_BIT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_BIT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_BITWIDTH CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_D0S_LPTXCURREN_BITWIDTH
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_MASK CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_BIT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_MASK CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_MASK
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_SHIFT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_SHIFT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_BIT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_BIT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_BITWIDTH CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FLPTXCURREN_BITWIDTH
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_MASK CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_MASK
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_SHIFT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_SHIFT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_BIT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_BIT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_BITWIDTH CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_MASK CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_MASK
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_SHIFT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_SHIFT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_BIT CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_BIT
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_BITWIDTH CDSI0_CDSIRX_PPI_DSI_DPHYTX_ADJUST_FORCEDPHYADVLD_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_OFFS CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_OFFS
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_HSRXTUNE_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_HSRXTUNE_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_HSRXTUNE_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_HSRXTUNE_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_HSRXTUNE_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FHSRXTUNE_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D0S_TERMTRIM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D1S_TERMTRIM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D2S_TERMTRIM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_D3S_TERMTRIM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_CLS_TERMTRIM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_MASK CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_MASK
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_SHIFT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_BIT CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_BIT
#define CDSI_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_HSRX_ADJUST_FTERMTRIM_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_OFFS CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_OFFS
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_MASK CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_MASK
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_SHIFT CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_BIT CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_BIT
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_V12EN_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_MASK CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_MASK
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_SHIFT CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_BIT CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_BIT
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_EN_ZEMIPIV12_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_POWERCNTRL_RESERVED_BITWIDTH

#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_OFFS CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_OFFS
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_MASK CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_MASK
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_SHIFT CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_SHIFT
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_BIT CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_BIT
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_BITWIDTH CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_TCLKSETTLE_DELAYCNTRL_BITWIDTH
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_MASK CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_MASK
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_SHIFT CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_BIT CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_BIT
#define CDSI_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_TCLKSETTLE_DLYCNTRL_RESERVED_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_OFFS CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_OFFS
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPRXTRM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D1S_LPRXTRM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D2S_LPRXTRM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D3S_LPRXTRM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_CLS_LPRXTRM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPTXTRM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_D0S_LPCDTRM_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_MASK CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_MASK
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_SHIFT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_BIT CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_BIT
#define CDSI_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_LPRXTX_ADJUST_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_GPI_OFFS CDSI0_CDSIRX_PPI_DPHY_GPI_OFFS
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_MASK CDSI0_CDSIRX_PPI_DPHY_GPI_D0S_GPI_MASK
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_SHIFT CDSI0_CDSIRX_PPI_DPHY_GPI_D0S_GPI_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_BIT CDSI0_CDSIRX_PPI_DPHY_GPI_D0S_GPI_BIT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D0S_GPI_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GPI_D0S_GPI_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_MASK CDSI0_CDSIRX_PPI_DPHY_GPI_D1S_GPI_MASK
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_SHIFT CDSI0_CDSIRX_PPI_DPHY_GPI_D1S_GPI_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_BIT CDSI0_CDSIRX_PPI_DPHY_GPI_D1S_GPI_BIT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D1S_GPI_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GPI_D1S_GPI_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_MASK CDSI0_CDSIRX_PPI_DPHY_GPI_D2S_GPI_MASK
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_SHIFT CDSI0_CDSIRX_PPI_DPHY_GPI_D2S_GPI_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_BIT CDSI0_CDSIRX_PPI_DPHY_GPI_D2S_GPI_BIT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D2S_GPI_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GPI_D2S_GPI_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_MASK CDSI0_CDSIRX_PPI_DPHY_GPI_D3S_GPI_MASK
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_SHIFT CDSI0_CDSIRX_PPI_DPHY_GPI_D3S_GPI_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_BIT CDSI0_CDSIRX_PPI_DPHY_GPI_D3S_GPI_BIT
#define CDSI_CDSIRX_PPI_DPHY_GPI_D3S_GPI_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GPI_D3S_GPI_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_MASK CDSI0_CDSIRX_PPI_DPHY_GPI_CLS_GPI_MASK
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_SHIFT CDSI0_CDSIRX_PPI_DPHY_GPI_CLS_GPI_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_BIT CDSI0_CDSIRX_PPI_DPHY_GPI_CLS_GPI_BIT
#define CDSI_CDSIRX_PPI_DPHY_GPI_CLS_GPI_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GPI_CLS_GPI_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_GPI_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_GPI_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_GPI_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_GPI_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GPI_RESERVED_BITWIDTH

#define CDSI_CDSIRX_PPI_DPHY_GP_OFFS CDSI0_CDSIRX_PPI_DPHY_GP_OFFS
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_MASK CDSI0_CDSIRX_PPI_DPHY_GP_D0S_GPO_MASK
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_SHIFT CDSI0_CDSIRX_PPI_DPHY_GP_D0S_GPO_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_BIT CDSI0_CDSIRX_PPI_DPHY_GP_D0S_GPO_BIT
#define CDSI_CDSIRX_PPI_DPHY_GP_D0S_GPO_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GP_D0S_GPO_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_MASK CDSI0_CDSIRX_PPI_DPHY_GP_D1S_GPO_MASK
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_SHIFT CDSI0_CDSIRX_PPI_DPHY_GP_D1S_GPO_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_BIT CDSI0_CDSIRX_PPI_DPHY_GP_D1S_GPO_BIT
#define CDSI_CDSIRX_PPI_DPHY_GP_D1S_GPO_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GP_D1S_GPO_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_MASK CDSI0_CDSIRX_PPI_DPHY_GP_D2S_GPO_MASK
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_SHIFT CDSI0_CDSIRX_PPI_DPHY_GP_D2S_GPO_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_BIT CDSI0_CDSIRX_PPI_DPHY_GP_D2S_GPO_BIT
#define CDSI_CDSIRX_PPI_DPHY_GP_D2S_GPO_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GP_D2S_GPO_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_MASK CDSI0_CDSIRX_PPI_DPHY_GP_D3S_GPO_MASK
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_SHIFT CDSI0_CDSIRX_PPI_DPHY_GP_D3S_GPO_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_BIT CDSI0_CDSIRX_PPI_DPHY_GP_D3S_GPO_BIT
#define CDSI_CDSIRX_PPI_DPHY_GP_D3S_GPO_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GP_D3S_GPO_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_MASK CDSI0_CDSIRX_PPI_DPHY_GP_CLS_GPO_MASK
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_SHIFT CDSI0_CDSIRX_PPI_DPHY_GP_CLS_GPO_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_BIT CDSI0_CDSIRX_PPI_DPHY_GP_CLS_GPO_BIT
#define CDSI_CDSIRX_PPI_DPHY_GP_CLS_GPO_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GP_CLS_GPO_BITWIDTH
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_MASK CDSI0_CDSIRX_PPI_DPHY_GP_RESERVED_MASK
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_SHIFT CDSI0_CDSIRX_PPI_DPHY_GP_RESERVED_SHIFT
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_BIT CDSI0_CDSIRX_PPI_DPHY_GP_RESERVED_BIT
#define CDSI_CDSIRX_PPI_DPHY_GP_RESERVED_BITWIDTH CDSI0_CDSIRX_PPI_DPHY_GP_RESERVED_BITWIDTH

#define CDSI_CDSIRX_LANE_STATUS_HS_OFFS CDSI0_CDSIRX_LANE_STATUS_HS_OFFS
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_MASK CDSI0_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_MASK
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_SHIFT CDSI0_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_BIT CDSI0_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_BIT
#define CDSI_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_HS_D0RXACTIVEHS_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_MASK CDSI0_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_MASK
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_SHIFT CDSI0_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_BIT CDSI0_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_BIT
#define CDSI_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_HS_D1RXACTIVEHS_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_MASK CDSI0_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_MASK
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_SHIFT CDSI0_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_BIT CDSI0_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_BIT
#define CDSI_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_HS_D2RXACTIVEHS_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_MASK CDSI0_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_MASK
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_SHIFT CDSI0_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_BIT CDSI0_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_BIT
#define CDSI_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_HS_D3RXACTIVEHS_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_MASK CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED_MASK
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_SHIFT CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_BIT CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED_BIT
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_MASK CDSI0_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_MASK
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_SHIFT CDSI0_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_BIT CDSI0_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_BIT
#define CDSI_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_HS_CLRXACTIVEHS_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_MASK CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED2_MASK
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_SHIFT CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED2_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_BIT CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED2_BIT
#define CDSI_CDSIRX_LANE_STATUS_HS_RESERVED2_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_HS_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_LANE_STATUS_LP_OFFS CDSI0_CDSIRX_LANE_STATUS_LP_OFFS
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L0STOPSTATE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L1STOPSTATE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L2STOPSTATE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L3STOPSTATE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_MASK CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_BIT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_CLSTOPSTATE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSACTIVE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSACTIVE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSACTIVE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSACTIVE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_MASK CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED2_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED2_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_BIT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED2_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED2_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_MASK CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_BIT CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSACTIVE_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSESC_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSESC_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSESC_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0ULPSESC_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L0ULPSESC_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSESC_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSESC_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSESC_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L1ULPSESC_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L1ULPSESC_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSESC_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSESC_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSESC_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L2ULPSESC_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L2ULPSESC_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSESC_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSESC_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSESC_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L3ULPSESC_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L3ULPSESC_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_MASK CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED3_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED3_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_BIT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED3_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED3_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_MASK CDSI0_CDSIRX_LANE_STATUS_LP_L0DIRECTION_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_L0DIRECTION_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_BIT CDSI0_CDSIRX_LANE_STATUS_LP_L0DIRECTION_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_L0DIRECTION_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_L0DIRECTION_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_MASK CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSESC_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSESC_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_BIT CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSESC_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_CLULPSESC_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_CLULPSESC_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_MASK CDSI0_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_BIT CDSI0_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_PREVBTASTAT_BITWIDTH
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_MASK CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED4_MASK
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_SHIFT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED4_SHIFT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_BIT CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED4_BIT
#define CDSI_CDSIRX_LANE_STATUS_LP_RESERVED4_BITWIDTH CDSI0_CDSIRX_LANE_STATUS_LP_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_VC0_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_MASKVC0_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC0_SH_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_VC1_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_MASKVC1_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC1_SH_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_VC2_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_MASKVC2_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC2_SH_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_VC3_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_VE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_HE_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_EOTP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMOFF_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_CMON_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SDPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_TOPC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GSW2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_GR2P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSWNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DSW1P_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_DRNP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_MASKVC3_SMRPS_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC3_SH_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_VC0_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_MASKVC0_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC0_LN_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_VC1_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_MASKVC1_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC1_LN_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_VC2_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_MASKVC2_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC2_LN_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_OFFS CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_OFFS
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_VC3_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_OFFS CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_OFFS
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_NP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_BP_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_GLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_DLW_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP20Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16Y422_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP30RAAA_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP36RCCC_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP12Y420_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP16R565_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_LP18R666_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_MASKVC3_PP24R888_BITWIDTH
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_DSI_VC3_LN_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_VC0_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_STAT_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_MASKVC0_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_SH_INT_MASK_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_VC1_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_STAT_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_MASKVC1_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_SH_INT_MASK_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_VC2_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_STAT_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_MASKVC2_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_SH_INT_MASK_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_VC3_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_STAT_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_FE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LS_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_LE_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_MASKVC3_GSP8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_SH_INT_MASK_RESERVED2_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_VC0_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_STAT_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_VC0_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN0_INT_MASK_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_LN1_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_VC1_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_STAT_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_VC1_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_MASKVC1_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN0_INT_MASK_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_MASKVC1_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_LN1_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_VC2_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_STAT_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_VC2_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_MASKVC2_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN0_INT_MASK_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_MASKVC2_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_LN1_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_VC3_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_STAT_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_OFFS CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_VC3_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_STAT_RESERVED_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_NULL_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_BLANK_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_EMBEDDED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_LEGYUV420_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_8_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV420_10_CHR_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_YUV422_10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB444_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB555_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB565_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB666_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RGB888_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW10_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW12_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_MASKVC3_RAW14_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_MASK CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_BIT CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN0_INT_MASK_RESERVED4_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_OFFS CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_OFFS
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE1_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE2_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE3_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE4_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE5_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE6_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE7_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_MASKVC3_DEFINE8_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_MASK CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_MASK
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_SHIFT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_BIT CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_BIT
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_LN1_INT_MASK_RESERVED_BITWIDTH

#define CDSI_CDSIRX_RCV_PKT_HEADER_OFFS CDSI0_CDSIRX_RCV_PKT_HEADER_OFFS
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_MASK CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTDT_MASK
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_SHIFT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTDT_SHIFT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_BIT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTDT_BIT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTDT_BITWIDTH CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTDT_BITWIDTH
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_MASK CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTVC_MASK
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_SHIFT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTVC_SHIFT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_BIT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTVC_BIT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTVC_BITWIDTH CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTVC_BITWIDTH
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_MASK CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_MASK
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_SHIFT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_SHIFT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_BIT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_BIT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_BITWIDTH CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC0DATA_BITWIDTH
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_MASK CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_MASK
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_SHIFT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_SHIFT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_BIT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_BIT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_BITWIDTH CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTWC1DATA_BITWIDTH
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_MASK CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTECC_MASK
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_SHIFT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTECC_SHIFT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_BIT CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTECC_BIT
#define CDSI_CDSIRX_RCV_PKT_HEADER_LATESTECC_BITWIDTH CDSI0_CDSIRX_RCV_PKT_HEADER_LATESTECC_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_OFFS CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_MASK CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_MASK
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_SHIFT CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_BIT CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_BIT
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_LN_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_MASK CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_MASK
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_SHIFT CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_SHIFT
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_BIT CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_BIT
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_BITWIDTH CDSI0_CDSIRX_CSI2_VC0_FNLN_STAT_VC0_FN_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_OFFS CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_MASK CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_MASK
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_SHIFT CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_BIT CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_BIT
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_LN_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_MASK CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_MASK
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_SHIFT CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_SHIFT
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_BIT CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_BIT
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_BITWIDTH CDSI0_CDSIRX_CSI2_VC1_FNLN_STAT_VC1_FN_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_OFFS CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_MASK CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_MASK
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_SHIFT CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_BIT CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_BIT
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_LN_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_MASK CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_MASK
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_SHIFT CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_SHIFT
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_BIT CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_BIT
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_BITWIDTH CDSI0_CDSIRX_CSI2_VC2_FNLN_STAT_VC2_FN_BITWIDTH

#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_OFFS CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_OFFS
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_MASK CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_MASK
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_SHIFT CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_BIT CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_BIT
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_LN_BITWIDTH
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_MASK CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_MASK
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_SHIFT CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_SHIFT
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_BIT CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_BIT
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_BITWIDTH CDSI0_CDSIRX_CSI2_VC3_FNLN_STAT_VC3_FN_BITWIDTH

#define CDSI_CDSIRX_CDSI_DEBUG_00_OFFS CDSI0_CDSIRX_CDSI_DEBUG_00_OFFS

#define CDSI_CDSIRX_PPI_DEBUG_06_OFFS CDSI0_CDSIRX_PPI_DEBUG_06_OFFS

#define CDSI_CDSIRX_PLL_DEBUG_00_OFFS CDSI0_CDSIRX_PLL_DEBUG_00_OFFS

#define CDSI_CDSIRX_PLL_DEBUG_01_OFFS CDSI0_CDSIRX_PLL_DEBUG_01_OFFS

#define CDSI_CDSIRX_PLL_DEBUG_02_OFFS CDSI0_CDSIRX_PLL_DEBUG_02_OFFS

#define CDSI_CDSIRX_PLL_DEBUG_03_OFFS CDSI0_CDSIRX_PLL_DEBUG_03_OFFS

#define CDSI_CDSIRX_PLL_DEBUG_04_OFFS CDSI0_CDSIRX_PLL_DEBUG_04_OFFS

#define CDSI_CDSIRX_PLL_DEBUG_05_OFFS CDSI0_CDSIRX_PLL_DEBUG_05_OFFS

#define CDSI_AL_RX_BRG_MODE_OFFS CDSI0_AL_RX_BRG_MODE_OFFS
#define CDSI_AL_RX_BRG_MODE_BRG_EN_MASK CDSI0_AL_RX_BRG_MODE_BRG_EN_MASK
#define CDSI_AL_RX_BRG_MODE_BRG_EN_SHIFT CDSI0_AL_RX_BRG_MODE_BRG_EN_SHIFT
#define CDSI_AL_RX_BRG_MODE_BRG_EN_BIT CDSI0_AL_RX_BRG_MODE_BRG_EN_BIT
#define CDSI_AL_RX_BRG_MODE_BRG_EN_BITWIDTH CDSI0_AL_RX_BRG_MODE_BRG_EN_BITWIDTH
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_MASK CDSI0_AL_RX_BRG_MODE_CSI2_MODE_MASK
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_SHIFT CDSI0_AL_RX_BRG_MODE_CSI2_MODE_SHIFT
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_BIT CDSI0_AL_RX_BRG_MODE_CSI2_MODE_BIT
#define CDSI_AL_RX_BRG_MODE_CSI2_MODE_BITWIDTH CDSI0_AL_RX_BRG_MODE_CSI2_MODE_BITWIDTH
#define CDSI_AL_RX_BRG_MODE_BUSY_MASK CDSI0_AL_RX_BRG_MODE_BUSY_MASK
#define CDSI_AL_RX_BRG_MODE_BUSY_SHIFT CDSI0_AL_RX_BRG_MODE_BUSY_SHIFT
#define CDSI_AL_RX_BRG_MODE_BUSY_BIT CDSI0_AL_RX_BRG_MODE_BUSY_BIT
#define CDSI_AL_RX_BRG_MODE_BUSY_BITWIDTH CDSI0_AL_RX_BRG_MODE_BUSY_BITWIDTH
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_MASK CDSI0_AL_RX_BRG_MODE_BRG_DIS_MODE_MASK
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_SHIFT CDSI0_AL_RX_BRG_MODE_BRG_DIS_MODE_SHIFT
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_BIT CDSI0_AL_RX_BRG_MODE_BRG_DIS_MODE_BIT
#define CDSI_AL_RX_BRG_MODE_BRG_DIS_MODE_BITWIDTH CDSI0_AL_RX_BRG_MODE_BRG_DIS_MODE_BITWIDTH
#define CDSI_AL_RX_BRG_MODE_RESERVED_MASK CDSI0_AL_RX_BRG_MODE_RESERVED_MASK
#define CDSI_AL_RX_BRG_MODE_RESERVED_SHIFT CDSI0_AL_RX_BRG_MODE_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_MODE_RESERVED_BIT CDSI0_AL_RX_BRG_MODE_RESERVED_BIT
#define CDSI_AL_RX_BRG_MODE_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_MODE_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_INT_STAT_OFFS CDSI0_AL_RX_BRG_INT_STAT_OFFS
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_MASK CDSI0_AL_RX_BRG_INT_STAT_OVERFLOW_MASK
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_SHIFT CDSI0_AL_RX_BRG_INT_STAT_OVERFLOW_SHIFT
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_BIT CDSI0_AL_RX_BRG_INT_STAT_OVERFLOW_BIT
#define CDSI_AL_RX_BRG_INT_STAT_OVERFLOW_BITWIDTH CDSI0_AL_RX_BRG_INT_STAT_OVERFLOW_BITWIDTH
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_MASK CDSI0_AL_RX_BRG_INT_STAT_RESERVED_MASK
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_SHIFT CDSI0_AL_RX_BRG_INT_STAT_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_BIT CDSI0_AL_RX_BRG_INT_STAT_RESERVED_BIT
#define CDSI_AL_RX_BRG_INT_STAT_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_INT_STAT_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_INT_MASK_OFFS CDSI0_AL_RX_BRG_INT_MASK_OFFS
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_MASK CDSI0_AL_RX_BRG_INT_MASK_MASKOVERFLOW_MASK
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_SHIFT CDSI0_AL_RX_BRG_INT_MASK_MASKOVERFLOW_SHIFT
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_BIT CDSI0_AL_RX_BRG_INT_MASK_MASKOVERFLOW_BIT
#define CDSI_AL_RX_BRG_INT_MASK_MASKOVERFLOW_BITWIDTH CDSI0_AL_RX_BRG_INT_MASK_MASKOVERFLOW_BITWIDTH
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_MASK CDSI0_AL_RX_BRG_INT_MASK_RESERVED_MASK
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_SHIFT CDSI0_AL_RX_BRG_INT_MASK_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_BIT CDSI0_AL_RX_BRG_INT_MASK_RESERVED_BIT
#define CDSI_AL_RX_BRG_INT_MASK_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_INT_MASK_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_CSI_INFO_OFFS CDSI0_AL_RX_BRG_CSI_INFO_OFFS
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_MASK CDSI0_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_MASK
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_SHIFT CDSI0_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_SHIFT
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_BIT CDSI0_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_BIT
#define CDSI_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_BITWIDTH CDSI0_AL_RX_BRG_CSI_INFO_CSI_INFOMODE_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_MASK CDSI0_AL_RX_BRG_CSI_INFO_RESERVED_MASK
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_SHIFT CDSI0_AL_RX_BRG_CSI_INFO_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_BIT CDSI0_AL_RX_BRG_CSI_INFO_RESERVED_BIT
#define CDSI_AL_RX_BRG_CSI_INFO_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_CSI_INFO_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_CSI_DT0_OFFS CDSI0_AL_RX_BRG_CSI_DT0_OFFS
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_MASK CDSI0_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_MASK
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_SHIFT CDSI0_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_BIT CDSI0_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_BIT
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT0_CSI_LINECOUNT0_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_MASK CDSI0_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_MASK
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_SHIFT CDSI0_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_BIT CDSI0_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_BIT
#define CDSI_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT0_CSI_DTYPE0_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_MASK CDSI0_AL_RX_BRG_CSI_DT0_RESERVED_MASK
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_SHIFT CDSI0_AL_RX_BRG_CSI_DT0_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_BIT CDSI0_AL_RX_BRG_CSI_DT0_RESERVED_BIT
#define CDSI_AL_RX_BRG_CSI_DT0_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT0_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_CSI_DT1_OFFS CDSI0_AL_RX_BRG_CSI_DT1_OFFS
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_MASK CDSI0_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_MASK
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_SHIFT CDSI0_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_BIT CDSI0_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_BIT
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT1_CSI_LINECOUNT1_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_MASK CDSI0_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_MASK
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_SHIFT CDSI0_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_BIT CDSI0_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_BIT
#define CDSI_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT1_CSI_DTYPE1_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_MASK CDSI0_AL_RX_BRG_CSI_DT1_RESERVED_MASK
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_SHIFT CDSI0_AL_RX_BRG_CSI_DT1_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_BIT CDSI0_AL_RX_BRG_CSI_DT1_RESERVED_BIT
#define CDSI_AL_RX_BRG_CSI_DT1_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT1_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_CSI_DT2_OFFS CDSI0_AL_RX_BRG_CSI_DT2_OFFS
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_MASK CDSI0_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_MASK
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_SHIFT CDSI0_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_BIT CDSI0_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_BIT
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT2_CSI_LINECOUNT2_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_MASK CDSI0_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_MASK
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_SHIFT CDSI0_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_BIT CDSI0_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_BIT
#define CDSI_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT2_CSI_DTYPE2_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_MASK CDSI0_AL_RX_BRG_CSI_DT2_RESERVED_MASK
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_SHIFT CDSI0_AL_RX_BRG_CSI_DT2_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_BIT CDSI0_AL_RX_BRG_CSI_DT2_RESERVED_BIT
#define CDSI_AL_RX_BRG_CSI_DT2_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT2_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_CSI_DT3_OFFS CDSI0_AL_RX_BRG_CSI_DT3_OFFS
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_MASK CDSI0_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_MASK
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_SHIFT CDSI0_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_BIT CDSI0_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_BIT
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT3_CSI_LINECOUNT3_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_MASK CDSI0_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_MASK
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_SHIFT CDSI0_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_BIT CDSI0_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_BIT
#define CDSI_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT3_CSI_DTYPE3_BITWIDTH
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_MASK CDSI0_AL_RX_BRG_CSI_DT3_RESERVED_MASK
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_SHIFT CDSI0_AL_RX_BRG_CSI_DT3_RESERVED_SHIFT
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_BIT CDSI0_AL_RX_BRG_CSI_DT3_RESERVED_BIT
#define CDSI_AL_RX_BRG_CSI_DT3_RESERVED_BITWIDTH CDSI0_AL_RX_BRG_CSI_DT3_RESERVED_BITWIDTH

#define CDSI_AL_RX_BRG_DEBUG_00_OFFS  CDSI0_AL_RX_BRG_DEBUG_00_OFFS

#endif