<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-11-07T15:20:40.136+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-11-07T15:19:50.189+0200"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'state' is power-on initialization." projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-10-21T14:28:21.867+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'pulse' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-10-21T14:28:21.862+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(wire) -into $coutputgroup]&#xA;## add_wave /apatb_pulse_generator_top/AESL_inst_pulse_generator/pulse -into $return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xA;## add_wave /apatb_pulse_generator_top/AESL_inst_pulse_generator/input_r -into $return_group -radix hex&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_pulse_generator_top/AESL_inst_pulse_generator/ap_rst -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_pulse_generator_top/AESL_inst_pulse_generator/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_pulse_generator_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_pulse_generator_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_pulse_generator_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_pulse_generator_top/LENGTH_input_r -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_pulse_generator_top/LENGTH_pulse -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_pulse_generator_top/pulse -into $tb_return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_pulse_generator_top/input_r -into $tb_return_group -radix hex&#xA;## save_wave_config pulse_generator.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 15 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 15 [n/a] @ &quot;145000&quot;&#xA;// RTL Simulation : 2 / 15 [n/a] @ &quot;155000&quot;&#xA;// RTL Simulation : 3 / 15 [n/a] @ &quot;165000&quot;&#xA;// RTL Simulation : 4 / 15 [n/a] @ &quot;175000&quot;&#xA;// RTL Simulation : 5 / 15 [n/a] @ &quot;185000&quot;&#xA;// RTL Simulation : 6 / 15 [n/a] @ &quot;195000&quot;&#xA;// RTL Simulation : 7 / 15 [n/a] @ &quot;205000&quot;&#xA;// RTL Simulation : 8 / 15 [n/a] @ &quot;215000&quot;&#xA;// RTL Simulation : 9 / 15 [n/a] @ &quot;225000&quot;&#xA;// RTL Simulation : 10 / 15 [n/a] @ &quot;235000&quot;&#xA;// RTL Simulation : 11 / 15 [n/a] @ &quot;245000&quot;&#xA;// RTL Simulation : 12 / 15 [n/a] @ &quot;255000&quot;&#xA;// RTL Simulation : 13 / 15 [n/a] @ &quot;265000&quot;&#xA;// RTL Simulation : 14 / 15 [n/a] @ &quot;275000&quot;&#xA;// RTL Simulation : 15 / 15 [n/a] @ &quot;285000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 335 ns : File &quot;/home/minh/Documents/UTU-work-related/VHDL_2024/HLS-FPGA-Udemy/pulse_generator-vitishls/solution1/sim/verilog/pulse_generator.autotb.v&quot; Line 248&#xA;## quit" projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-10-21T14:28:43.493+0300" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-10-21T14:28:38.252+0300" type="Warning"/>
        <logs message="WARNING: [COSIM] found non-self-synchronizing top I/O input_r" projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-10-21T14:28:33.613+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'pulse_generator.cpp'" projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-11-07T15:20:39.529+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'pulse_generator.cpp'" projectName="pulse_generator-vitishls" solutionName="solution1" date="2024-11-07T15:19:49.567+0200" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
