xpm_memory.sv,systemverilog,xpm,../../../../../../../../media/joseleite/ExternDisk/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../media/joseleite/ExternDisk/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
VeSPA_RAM.v,verilog,xil_defaultlib,../../../../VeSPA_Pipeline.gen/sources_1/ip/DataMemory_0/src/VeSPA_RAM/sim/VeSPA_RAM.v,
SlaveInterface.v,verilog,xil_defaultlib,../../../../VeSPA_Pipeline.gen/sources_1/ip/DataMemory_0/src/SlaveInterface.v,
DataMemory_0.v,verilog,xil_defaultlib,../../../../VeSPA_Pipeline.gen/sources_1/ip/DataMemory_0/sim/DataMemory_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
