# Simulation Results

FOR INPUTS 1234 AS 4X1 ARRAY  
Below is the DCT coefficient matrix (A) and inout matrix (B).

![Waveform Output](DCT_1d_test01_1234_mat.png)

And here is the actual multiplied output it should generate. 

![Waveform Output](DCT_1d_test01_1234_mat_result.png)

Below is the simulated waveform results, providing the same outputs as intended thus verifying the transform logic. 

![Waveform Output](DCT_1d_test01_1234_waveform.jpeg)

Output elements through DCT2_out [21:0] register.
![Waveform Output](DCT_1d_test01_1234_waveform_result.png)


FOR INPUTS 5721 AS 4X1 ARRAY  
Below is the DCT coefficient matrix (A) and inout matrix (B).

![Waveform Output](DCT_1d_test02_5721_mat.png)

And here is the actual multiplied output it should generate. 

![Waveform Output](DCT_1d_test02_5721_mat_result.png)

Below is the simulated waveform results, providing the same outputs as intended thus verifying the transform logic. 

![Waveform Output](DCT_1d_test02_5721_waveform.png)

Output elements through DCT2_out [21:0] register.
![Waveform Output](DCT_1d_test02_5721_waveform_result.png)
