library ieee;
use ieee.std_logic_1164.all;

entity xor_gate is

port( a,b : in std_logic;
      y : out std_logic);
		
		end entity;
		
architecture X_or_arch of xor_gate is

begin

y <= (a and ( not b)) or ( (not a)	and b) after 100ps ;


end architecture;		