#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21863c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2186550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21772d0 .functor NOT 1, L_0x21e6730, C4<0>, C4<0>, C4<0>;
L_0x21e6510 .functor XOR 2, L_0x21e63d0, L_0x21e6470, C4<00>, C4<00>;
L_0x21e6620 .functor XOR 2, L_0x21e6510, L_0x21e6580, C4<00>, C4<00>;
v0x21dd130_0 .net *"_ivl_10", 1 0, L_0x21e6580;  1 drivers
v0x21dd230_0 .net *"_ivl_12", 1 0, L_0x21e6620;  1 drivers
v0x21dd310_0 .net *"_ivl_2", 1 0, L_0x21e04f0;  1 drivers
v0x21dd3d0_0 .net *"_ivl_4", 1 0, L_0x21e63d0;  1 drivers
v0x21dd4b0_0 .net *"_ivl_6", 1 0, L_0x21e6470;  1 drivers
v0x21dd5e0_0 .net *"_ivl_8", 1 0, L_0x21e6510;  1 drivers
v0x21dd6c0_0 .net "a", 0 0, v0x21d76f0_0;  1 drivers
v0x21dd760_0 .net "b", 0 0, v0x21d7790_0;  1 drivers
v0x21dd800_0 .net "c", 0 0, v0x21d7830_0;  1 drivers
v0x21dd8a0_0 .var "clk", 0 0;
v0x21dd940_0 .net "d", 0 0, v0x21d7970_0;  1 drivers
v0x21dd9e0_0 .net "out_pos_dut", 0 0, L_0x21e6000;  1 drivers
v0x21dda80_0 .net "out_pos_ref", 0 0, L_0x21defb0;  1 drivers
v0x21ddb20_0 .net "out_sop_dut", 0 0, L_0x21dff10;  1 drivers
v0x21ddbc0_0 .net "out_sop_ref", 0 0, L_0x21b1ea0;  1 drivers
v0x21ddc60_0 .var/2u "stats1", 223 0;
v0x21ddd00_0 .var/2u "strobe", 0 0;
v0x21ddda0_0 .net "tb_match", 0 0, L_0x21e6730;  1 drivers
v0x21dde70_0 .net "tb_mismatch", 0 0, L_0x21772d0;  1 drivers
v0x21ddf10_0 .net "wavedrom_enable", 0 0, v0x21d7c40_0;  1 drivers
v0x21ddfe0_0 .net "wavedrom_title", 511 0, v0x21d7ce0_0;  1 drivers
L_0x21e04f0 .concat [ 1 1 0 0], L_0x21defb0, L_0x21b1ea0;
L_0x21e63d0 .concat [ 1 1 0 0], L_0x21defb0, L_0x21b1ea0;
L_0x21e6470 .concat [ 1 1 0 0], L_0x21e6000, L_0x21dff10;
L_0x21e6580 .concat [ 1 1 0 0], L_0x21defb0, L_0x21b1ea0;
L_0x21e6730 .cmp/eeq 2, L_0x21e04f0, L_0x21e6620;
S_0x21866e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2186550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21776b0 .functor AND 1, v0x21d7830_0, v0x21d7970_0, C4<1>, C4<1>;
L_0x2177a90 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x2177e70 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21780f0 .functor AND 1, L_0x2177a90, L_0x2177e70, C4<1>, C4<1>;
L_0x2190fd0 .functor AND 1, L_0x21780f0, v0x21d7830_0, C4<1>, C4<1>;
L_0x21b1ea0 .functor OR 1, L_0x21776b0, L_0x2190fd0, C4<0>, C4<0>;
L_0x21de430 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21de4a0 .functor OR 1, L_0x21de430, v0x21d7970_0, C4<0>, C4<0>;
L_0x21de5b0 .functor AND 1, v0x21d7830_0, L_0x21de4a0, C4<1>, C4<1>;
L_0x21de670 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21de740 .functor OR 1, L_0x21de670, v0x21d7790_0, C4<0>, C4<0>;
L_0x21de7b0 .functor AND 1, L_0x21de5b0, L_0x21de740, C4<1>, C4<1>;
L_0x21de930 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21de9a0 .functor OR 1, L_0x21de930, v0x21d7970_0, C4<0>, C4<0>;
L_0x21de8c0 .functor AND 1, v0x21d7830_0, L_0x21de9a0, C4<1>, C4<1>;
L_0x21deb30 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21dec30 .functor OR 1, L_0x21deb30, v0x21d7970_0, C4<0>, C4<0>;
L_0x21decf0 .functor AND 1, L_0x21de8c0, L_0x21dec30, C4<1>, C4<1>;
L_0x21deea0 .functor XNOR 1, L_0x21de7b0, L_0x21decf0, C4<0>, C4<0>;
v0x2176c00_0 .net *"_ivl_0", 0 0, L_0x21776b0;  1 drivers
v0x2177000_0 .net *"_ivl_12", 0 0, L_0x21de430;  1 drivers
v0x21773e0_0 .net *"_ivl_14", 0 0, L_0x21de4a0;  1 drivers
v0x21777c0_0 .net *"_ivl_16", 0 0, L_0x21de5b0;  1 drivers
v0x2177ba0_0 .net *"_ivl_18", 0 0, L_0x21de670;  1 drivers
v0x2177f80_0 .net *"_ivl_2", 0 0, L_0x2177a90;  1 drivers
v0x2178200_0 .net *"_ivl_20", 0 0, L_0x21de740;  1 drivers
v0x21d5c60_0 .net *"_ivl_24", 0 0, L_0x21de930;  1 drivers
v0x21d5d40_0 .net *"_ivl_26", 0 0, L_0x21de9a0;  1 drivers
v0x21d5e20_0 .net *"_ivl_28", 0 0, L_0x21de8c0;  1 drivers
v0x21d5f00_0 .net *"_ivl_30", 0 0, L_0x21deb30;  1 drivers
v0x21d5fe0_0 .net *"_ivl_32", 0 0, L_0x21dec30;  1 drivers
v0x21d60c0_0 .net *"_ivl_36", 0 0, L_0x21deea0;  1 drivers
L_0x7f60fbea3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21d6180_0 .net *"_ivl_38", 0 0, L_0x7f60fbea3018;  1 drivers
v0x21d6260_0 .net *"_ivl_4", 0 0, L_0x2177e70;  1 drivers
v0x21d6340_0 .net *"_ivl_6", 0 0, L_0x21780f0;  1 drivers
v0x21d6420_0 .net *"_ivl_8", 0 0, L_0x2190fd0;  1 drivers
v0x21d6500_0 .net "a", 0 0, v0x21d76f0_0;  alias, 1 drivers
v0x21d65c0_0 .net "b", 0 0, v0x21d7790_0;  alias, 1 drivers
v0x21d6680_0 .net "c", 0 0, v0x21d7830_0;  alias, 1 drivers
v0x21d6740_0 .net "d", 0 0, v0x21d7970_0;  alias, 1 drivers
v0x21d6800_0 .net "out_pos", 0 0, L_0x21defb0;  alias, 1 drivers
v0x21d68c0_0 .net "out_sop", 0 0, L_0x21b1ea0;  alias, 1 drivers
v0x21d6980_0 .net "pos0", 0 0, L_0x21de7b0;  1 drivers
v0x21d6a40_0 .net "pos1", 0 0, L_0x21decf0;  1 drivers
L_0x21defb0 .functor MUXZ 1, L_0x7f60fbea3018, L_0x21de7b0, L_0x21deea0, C4<>;
S_0x21d6bc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2186550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21d76f0_0 .var "a", 0 0;
v0x21d7790_0 .var "b", 0 0;
v0x21d7830_0 .var "c", 0 0;
v0x21d78d0_0 .net "clk", 0 0, v0x21dd8a0_0;  1 drivers
v0x21d7970_0 .var "d", 0 0;
v0x21d7a60_0 .var/2u "fail", 0 0;
v0x21d7b00_0 .var/2u "fail1", 0 0;
v0x21d7ba0_0 .net "tb_match", 0 0, L_0x21e6730;  alias, 1 drivers
v0x21d7c40_0 .var "wavedrom_enable", 0 0;
v0x21d7ce0_0 .var "wavedrom_title", 511 0;
E_0x2184d30/0 .event negedge, v0x21d78d0_0;
E_0x2184d30/1 .event posedge, v0x21d78d0_0;
E_0x2184d30 .event/or E_0x2184d30/0, E_0x2184d30/1;
S_0x21d6ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21d6bc0;
 .timescale -12 -12;
v0x21d7130_0 .var/2s "i", 31 0;
E_0x2184bd0 .event posedge, v0x21d78d0_0;
S_0x21d7230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21d6bc0;
 .timescale -12 -12;
v0x21d7430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21d7510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21d6bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21d7ec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2186550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21df160 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21df300 .functor AND 1, v0x21d76f0_0, L_0x21df160, C4<1>, C4<1>;
L_0x21df3e0 .functor NOT 1, v0x21d7830_0, C4<0>, C4<0>, C4<0>;
L_0x21df560 .functor AND 1, L_0x21df300, L_0x21df3e0, C4<1>, C4<1>;
L_0x21df6a0 .functor NOT 1, v0x21d7970_0, C4<0>, C4<0>, C4<0>;
L_0x21df820 .functor AND 1, L_0x21df560, L_0x21df6a0, C4<1>, C4<1>;
L_0x21df970 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21dfaf0 .functor AND 1, L_0x21df970, v0x21d7790_0, C4<1>, C4<1>;
L_0x21dfc00 .functor AND 1, L_0x21dfaf0, v0x21d7830_0, C4<1>, C4<1>;
L_0x21dfcc0 .functor AND 1, L_0x21dfc00, v0x21d7970_0, C4<1>, C4<1>;
L_0x21dfde0 .functor OR 1, L_0x21df820, L_0x21dfcc0, C4<0>, C4<0>;
L_0x21dfea0 .functor AND 1, v0x21d76f0_0, v0x21d7790_0, C4<1>, C4<1>;
L_0x21dff80 .functor AND 1, L_0x21dfea0, v0x21d7830_0, C4<1>, C4<1>;
L_0x21e0040 .functor AND 1, L_0x21dff80, v0x21d7970_0, C4<1>, C4<1>;
L_0x21dff10 .functor OR 1, L_0x21dfde0, L_0x21e0040, C4<0>, C4<0>;
L_0x21e0270 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21e0370 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21e03e0 .functor OR 1, L_0x21e0270, L_0x21e0370, C4<0>, C4<0>;
L_0x21e0590 .functor NOT 1, v0x21d7830_0, C4<0>, C4<0>, C4<0>;
L_0x21e0600 .functor OR 1, L_0x21e03e0, L_0x21e0590, C4<0>, C4<0>;
L_0x21e07c0 .functor NOT 1, v0x21d7970_0, C4<0>, C4<0>, C4<0>;
L_0x21e0830 .functor OR 1, L_0x21e0600, L_0x21e07c0, C4<0>, C4<0>;
L_0x21e0a00 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21e0a70 .functor OR 1, v0x21d76f0_0, L_0x21e0a00, C4<0>, C4<0>;
L_0x21e0c00 .functor NOT 1, v0x21d7830_0, C4<0>, C4<0>, C4<0>;
L_0x21e0c70 .functor OR 1, L_0x21e0a70, L_0x21e0c00, C4<0>, C4<0>;
L_0x21e0e60 .functor NOT 1, v0x21d7970_0, C4<0>, C4<0>, C4<0>;
L_0x21e0ed0 .functor OR 1, L_0x21e0c70, L_0x21e0e60, C4<0>, C4<0>;
L_0x21e10d0 .functor AND 1, L_0x21e0830, L_0x21e0ed0, C4<1>, C4<1>;
L_0x21e11e0 .functor OR 1, v0x21d76f0_0, v0x21d7790_0, C4<0>, C4<0>;
L_0x21e1350 .functor NOT 1, v0x21d7830_0, C4<0>, C4<0>, C4<0>;
L_0x21e13c0 .functor OR 1, L_0x21e11e0, L_0x21e1350, C4<0>, C4<0>;
L_0x21e15e0 .functor NOT 1, v0x21d7970_0, C4<0>, C4<0>, C4<0>;
L_0x21e1650 .functor OR 1, L_0x21e13c0, L_0x21e15e0, C4<0>, C4<0>;
L_0x21e1880 .functor AND 1, L_0x21e10d0, L_0x21e1650, C4<1>, C4<1>;
L_0x21e1990 .functor OR 1, v0x21d76f0_0, v0x21d7790_0, C4<0>, C4<0>;
L_0x21e1b30 .functor OR 1, L_0x21e1990, v0x21d7830_0, C4<0>, C4<0>;
L_0x21e1bf0 .functor NOT 1, v0x21d7970_0, C4<0>, C4<0>, C4<0>;
L_0x21e1a00 .functor OR 1, L_0x21e1b30, L_0x21e1bf0, C4<0>, C4<0>;
L_0x21e1da0 .functor AND 1, L_0x21e1880, L_0x21e1a00, C4<1>, C4<1>;
L_0x21e2000 .functor OR 1, v0x21d76f0_0, v0x21d7790_0, C4<0>, C4<0>;
L_0x21e2070 .functor OR 1, L_0x21e2000, v0x21d7830_0, C4<0>, C4<0>;
L_0x21e2290 .functor OR 1, L_0x21e2070, v0x21d7970_0, C4<0>, C4<0>;
L_0x21e2350 .functor AND 1, L_0x21e1da0, L_0x21e2290, C4<1>, C4<1>;
L_0x21e25d0 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21e2640 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21e2830 .functor OR 1, L_0x21e25d0, L_0x21e2640, C4<0>, C4<0>;
L_0x21e2940 .functor NOT 1, v0x21d7830_0, C4<0>, C4<0>, C4<0>;
L_0x21e2d50 .functor OR 1, L_0x21e2830, L_0x21e2940, C4<0>, C4<0>;
L_0x21e2e60 .functor OR 1, L_0x21e2d50, v0x21d7970_0, C4<0>, C4<0>;
L_0x21e32d0 .functor AND 1, L_0x21e2350, L_0x21e2e60, C4<1>, C4<1>;
L_0x21e33e0 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21e3810 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21e3880 .functor OR 1, L_0x21e33e0, L_0x21e3810, C4<0>, C4<0>;
L_0x21e3b50 .functor OR 1, L_0x21e3880, v0x21d7830_0, C4<0>, C4<0>;
L_0x21e3c10 .functor NOT 1, v0x21d7970_0, C4<0>, C4<0>, C4<0>;
L_0x21e3e50 .functor OR 1, L_0x21e3b50, L_0x21e3c10, C4<0>, C4<0>;
L_0x21e3f60 .functor AND 1, L_0x21e32d0, L_0x21e3e50, C4<1>, C4<1>;
L_0x21e4250 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21e42c0 .functor OR 1, L_0x21e4250, v0x21d7790_0, C4<0>, C4<0>;
L_0x21e4570 .functor NOT 1, v0x21d7830_0, C4<0>, C4<0>, C4<0>;
L_0x21e45e0 .functor OR 1, L_0x21e42c0, L_0x21e4570, C4<0>, C4<0>;
L_0x21e48f0 .functor OR 1, L_0x21e45e0, v0x21d7970_0, C4<0>, C4<0>;
L_0x21e49b0 .functor AND 1, L_0x21e3f60, L_0x21e48f0, C4<1>, C4<1>;
L_0x21e4cd0 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21e4d40 .functor OR 1, L_0x21e4cd0, v0x21d7790_0, C4<0>, C4<0>;
L_0x21e5020 .functor OR 1, L_0x21e4d40, v0x21d7830_0, C4<0>, C4<0>;
L_0x21e50e0 .functor NOT 1, v0x21d7970_0, C4<0>, C4<0>, C4<0>;
L_0x21e5380 .functor OR 1, L_0x21e5020, L_0x21e50e0, C4<0>, C4<0>;
L_0x21e5490 .functor AND 1, L_0x21e49b0, L_0x21e5380, C4<1>, C4<1>;
L_0x21e57e0 .functor NOT 1, v0x21d76f0_0, C4<0>, C4<0>, C4<0>;
L_0x21e5850 .functor NOT 1, v0x21d7790_0, C4<0>, C4<0>, C4<0>;
L_0x21e5b10 .functor OR 1, L_0x21e57e0, L_0x21e5850, C4<0>, C4<0>;
L_0x21e5c20 .functor OR 1, L_0x21e5b10, v0x21d7830_0, C4<0>, C4<0>;
L_0x21e5f40 .functor OR 1, L_0x21e5c20, v0x21d7970_0, C4<0>, C4<0>;
L_0x21e6000 .functor AND 1, L_0x21e5490, L_0x21e5f40, C4<1>, C4<1>;
v0x21d8080_0 .net *"_ivl_0", 0 0, L_0x21df160;  1 drivers
v0x21d8160_0 .net *"_ivl_10", 0 0, L_0x21df820;  1 drivers
v0x21d8240_0 .net *"_ivl_100", 0 0, L_0x21e32d0;  1 drivers
v0x21d8330_0 .net *"_ivl_102", 0 0, L_0x21e33e0;  1 drivers
v0x21d8410_0 .net *"_ivl_104", 0 0, L_0x21e3810;  1 drivers
v0x21d8540_0 .net *"_ivl_106", 0 0, L_0x21e3880;  1 drivers
v0x21d8620_0 .net *"_ivl_108", 0 0, L_0x21e3b50;  1 drivers
v0x21d8700_0 .net *"_ivl_110", 0 0, L_0x21e3c10;  1 drivers
v0x21d87e0_0 .net *"_ivl_112", 0 0, L_0x21e3e50;  1 drivers
v0x21d8950_0 .net *"_ivl_114", 0 0, L_0x21e3f60;  1 drivers
v0x21d8a30_0 .net *"_ivl_116", 0 0, L_0x21e4250;  1 drivers
v0x21d8b10_0 .net *"_ivl_118", 0 0, L_0x21e42c0;  1 drivers
v0x21d8bf0_0 .net *"_ivl_12", 0 0, L_0x21df970;  1 drivers
v0x21d8cd0_0 .net *"_ivl_120", 0 0, L_0x21e4570;  1 drivers
v0x21d8db0_0 .net *"_ivl_122", 0 0, L_0x21e45e0;  1 drivers
v0x21d8e90_0 .net *"_ivl_124", 0 0, L_0x21e48f0;  1 drivers
v0x21d8f70_0 .net *"_ivl_126", 0 0, L_0x21e49b0;  1 drivers
v0x21d9160_0 .net *"_ivl_128", 0 0, L_0x21e4cd0;  1 drivers
v0x21d9240_0 .net *"_ivl_130", 0 0, L_0x21e4d40;  1 drivers
v0x21d9320_0 .net *"_ivl_132", 0 0, L_0x21e5020;  1 drivers
v0x21d9400_0 .net *"_ivl_134", 0 0, L_0x21e50e0;  1 drivers
v0x21d94e0_0 .net *"_ivl_136", 0 0, L_0x21e5380;  1 drivers
v0x21d95c0_0 .net *"_ivl_138", 0 0, L_0x21e5490;  1 drivers
v0x21d96a0_0 .net *"_ivl_14", 0 0, L_0x21dfaf0;  1 drivers
v0x21d9780_0 .net *"_ivl_140", 0 0, L_0x21e57e0;  1 drivers
v0x21d9860_0 .net *"_ivl_142", 0 0, L_0x21e5850;  1 drivers
v0x21d9940_0 .net *"_ivl_144", 0 0, L_0x21e5b10;  1 drivers
v0x21d9a20_0 .net *"_ivl_146", 0 0, L_0x21e5c20;  1 drivers
v0x21d9b00_0 .net *"_ivl_148", 0 0, L_0x21e5f40;  1 drivers
v0x21d9be0_0 .net *"_ivl_16", 0 0, L_0x21dfc00;  1 drivers
v0x21d9cc0_0 .net *"_ivl_18", 0 0, L_0x21dfcc0;  1 drivers
v0x21d9da0_0 .net *"_ivl_2", 0 0, L_0x21df300;  1 drivers
v0x21d9e80_0 .net *"_ivl_20", 0 0, L_0x21dfde0;  1 drivers
v0x21da170_0 .net *"_ivl_22", 0 0, L_0x21dfea0;  1 drivers
v0x21da250_0 .net *"_ivl_24", 0 0, L_0x21dff80;  1 drivers
v0x21da330_0 .net *"_ivl_26", 0 0, L_0x21e0040;  1 drivers
v0x21da410_0 .net *"_ivl_30", 0 0, L_0x21e0270;  1 drivers
v0x21da4f0_0 .net *"_ivl_32", 0 0, L_0x21e0370;  1 drivers
v0x21da5d0_0 .net *"_ivl_34", 0 0, L_0x21e03e0;  1 drivers
v0x21da6b0_0 .net *"_ivl_36", 0 0, L_0x21e0590;  1 drivers
v0x21da790_0 .net *"_ivl_38", 0 0, L_0x21e0600;  1 drivers
v0x21da870_0 .net *"_ivl_4", 0 0, L_0x21df3e0;  1 drivers
v0x21da950_0 .net *"_ivl_40", 0 0, L_0x21e07c0;  1 drivers
v0x21daa30_0 .net *"_ivl_42", 0 0, L_0x21e0830;  1 drivers
v0x21dab10_0 .net *"_ivl_44", 0 0, L_0x21e0a00;  1 drivers
v0x21dabf0_0 .net *"_ivl_46", 0 0, L_0x21e0a70;  1 drivers
v0x21dacd0_0 .net *"_ivl_48", 0 0, L_0x21e0c00;  1 drivers
v0x21dadb0_0 .net *"_ivl_50", 0 0, L_0x21e0c70;  1 drivers
v0x21dae90_0 .net *"_ivl_52", 0 0, L_0x21e0e60;  1 drivers
v0x21daf70_0 .net *"_ivl_54", 0 0, L_0x21e0ed0;  1 drivers
v0x21db050_0 .net *"_ivl_56", 0 0, L_0x21e10d0;  1 drivers
v0x21db130_0 .net *"_ivl_58", 0 0, L_0x21e11e0;  1 drivers
v0x21db210_0 .net *"_ivl_6", 0 0, L_0x21df560;  1 drivers
v0x21db2f0_0 .net *"_ivl_60", 0 0, L_0x21e1350;  1 drivers
v0x21db3d0_0 .net *"_ivl_62", 0 0, L_0x21e13c0;  1 drivers
v0x21db4b0_0 .net *"_ivl_64", 0 0, L_0x21e15e0;  1 drivers
v0x21db590_0 .net *"_ivl_66", 0 0, L_0x21e1650;  1 drivers
v0x21db670_0 .net *"_ivl_68", 0 0, L_0x21e1880;  1 drivers
v0x21db750_0 .net *"_ivl_70", 0 0, L_0x21e1990;  1 drivers
v0x21db830_0 .net *"_ivl_72", 0 0, L_0x21e1b30;  1 drivers
v0x21db910_0 .net *"_ivl_74", 0 0, L_0x21e1bf0;  1 drivers
v0x21db9f0_0 .net *"_ivl_76", 0 0, L_0x21e1a00;  1 drivers
v0x21dbad0_0 .net *"_ivl_78", 0 0, L_0x21e1da0;  1 drivers
v0x21dbbb0_0 .net *"_ivl_8", 0 0, L_0x21df6a0;  1 drivers
v0x21dbc90_0 .net *"_ivl_80", 0 0, L_0x21e2000;  1 drivers
v0x21dc180_0 .net *"_ivl_82", 0 0, L_0x21e2070;  1 drivers
v0x21dc260_0 .net *"_ivl_84", 0 0, L_0x21e2290;  1 drivers
v0x21dc340_0 .net *"_ivl_86", 0 0, L_0x21e2350;  1 drivers
v0x21dc420_0 .net *"_ivl_88", 0 0, L_0x21e25d0;  1 drivers
v0x21dc500_0 .net *"_ivl_90", 0 0, L_0x21e2640;  1 drivers
v0x21dc5e0_0 .net *"_ivl_92", 0 0, L_0x21e2830;  1 drivers
v0x21dc6c0_0 .net *"_ivl_94", 0 0, L_0x21e2940;  1 drivers
v0x21dc7a0_0 .net *"_ivl_96", 0 0, L_0x21e2d50;  1 drivers
v0x21dc880_0 .net *"_ivl_98", 0 0, L_0x21e2e60;  1 drivers
v0x21dc960_0 .net "a", 0 0, v0x21d76f0_0;  alias, 1 drivers
v0x21dca00_0 .net "b", 0 0, v0x21d7790_0;  alias, 1 drivers
v0x21dcaf0_0 .net "c", 0 0, v0x21d7830_0;  alias, 1 drivers
v0x21dcbe0_0 .net "d", 0 0, v0x21d7970_0;  alias, 1 drivers
v0x21dccd0_0 .net "out_pos", 0 0, L_0x21e6000;  alias, 1 drivers
v0x21dcd90_0 .net "out_sop", 0 0, L_0x21dff10;  alias, 1 drivers
S_0x21dcf10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2186550;
 .timescale -12 -12;
E_0x216c9f0 .event anyedge, v0x21ddd00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21ddd00_0;
    %nor/r;
    %assign/vec4 v0x21ddd00_0, 0;
    %wait E_0x216c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21d6bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d7b00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21d6bc0;
T_4 ;
    %wait E_0x2184d30;
    %load/vec4 v0x21d7ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d7a60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21d6bc0;
T_5 ;
    %wait E_0x2184bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %wait E_0x2184bd0;
    %load/vec4 v0x21d7a60_0;
    %store/vec4 v0x21d7b00_0, 0, 1;
    %fork t_1, S_0x21d6ef0;
    %jmp t_0;
    .scope S_0x21d6ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21d7130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21d7130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2184bd0;
    %load/vec4 v0x21d7130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d7130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21d7130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21d6bc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2184d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21d7970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d7790_0, 0;
    %assign/vec4 v0x21d76f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21d7a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21d7b00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2186550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21dd8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ddd00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2186550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21dd8a0_0;
    %inv;
    %store/vec4 v0x21dd8a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2186550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21d78d0_0, v0x21dde70_0, v0x21dd6c0_0, v0x21dd760_0, v0x21dd800_0, v0x21dd940_0, v0x21ddbc0_0, v0x21ddb20_0, v0x21dda80_0, v0x21dd9e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2186550;
T_9 ;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2186550;
T_10 ;
    %wait E_0x2184d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21ddc60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ddc60_0, 4, 32;
    %load/vec4 v0x21ddda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ddc60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21ddc60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ddc60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21ddbc0_0;
    %load/vec4 v0x21ddbc0_0;
    %load/vec4 v0x21ddb20_0;
    %xor;
    %load/vec4 v0x21ddbc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ddc60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ddc60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21dda80_0;
    %load/vec4 v0x21dda80_0;
    %load/vec4 v0x21dd9e0_0;
    %xor;
    %load/vec4 v0x21dda80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ddc60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21ddc60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ddc60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter3/response4/top_module.sv";
