/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Xilinx FPGA Xilinx RDMA NIC driver
 *
 * Copyright (c) 2018-2019 Xilinx Pvt., Ltd
 *
 */

#ifndef _XRNIC_HW_CONFIG_H
#define _XRNIC_HW_CONFIG_H

#ifdef __cplusplus
	extern "C" {
#endif

#include <linux/types.h>

#define XRNIC_HW_MAX_QP_ENABLE	30
#define XRNIC_HW_MAX_QP_SUPPORT	28
#define XRNIC_HW_FLOW_CONTROL_VALUE	0

#ifdef __cplusplus
	}
#endif

#endif /* _XRNIC_HW_CONFIG_H*/
