#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 29 14:51:28 2022
# Process ID: 18724
# Current directory: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5424 D:\1111\DCCDL\final project\vivado\SDF_64points_FFT\SDF_64points_FFT.xpr
# Log file: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/vivado.log
# Journal file: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 824.523 ; gain = 189.348
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:27]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:28]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:29]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:30]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:32]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:33]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:34]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.butterfly_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_test_tb_behav -key {Behavioral:sim_1:Functional:butterfly_test_tb} -tclbatch {butterfly_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source butterfly_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:27]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:28]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:29]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:30]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:32]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:33]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:34]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:27]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:28]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:29]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:30]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:32]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:33]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:34]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:27]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:28]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:29]
WARNING: [VRFC 10-3705] select index 14 into 'mid_real_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:30]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:32]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_1' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:33]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:34]
WARNING: [VRFC 10-3705] select index 14 into 'mid_imag_3' is out of bounds [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.butterfly_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 904.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 29 14:56:18 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.butterfly_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_test_tb_behav -key {Behavioral:sim_1:Functional:butterfly_test_tb} -tclbatch {butterfly_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source butterfly_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.butterfly_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.butterfly_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 904.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_test_tb_behav xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.butterfly_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 904.809 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec 29 15:52:11 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Thu Dec 29 15:52:23 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1387.867 ; gain = 483.059
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim/butterfly_test_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.539 ; gain = 33.168
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim/butterfly_test_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim/butterfly_test_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim/butterfly_test_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj butterfly_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim/butterfly_test_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot butterfly_test_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot butterfly_test_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.butterfly_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "butterfly_test_tb_time_synth.sdf", for root module "butterfly_test_tb/dft".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "butterfly_test_tb_time_synth.sdf", for root module "butterfly_test_tb/dft".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.butterfly_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_test_tb_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/final -notrace
couldn't read file "D:/1111/DCCDL/final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 29 15:53:19 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1832.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_test_tb_time_synth -key {Post-Synthesis:sim_1:Timing:butterfly_test_tb} -tclbatch {butterfly_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source butterfly_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_test_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1871.312 ; gain = 966.504
save_wave_config {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
add_files -fileset sim_1 -norecurse {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}}
set_property xsim.view {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/stage1.v} w ]
add_files {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/stage1.v}}
update_compile_order -fileset sources_1
set_property top stage1 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/stage1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/stage1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v:]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 16:30:44 2022...
