$date
	Thu Jan 30 13:11:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module updown_tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 8 $ din [7:0] $end
$var reg 1 % load $end
$var reg 1 & mode $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 8 ' din [0:7] $end
$var wire 1 % load $end
$var wire 1 & mode $end
$var reg 8 ( count [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
0&
0%
b0 $
1#
0"
bx !
$end
#5
b0 !
b0 (
1"
#10
0"
1&
0#
#15
b1 !
b1 (
1"
#20
0"
#25
b10 !
b10 (
1"
#30
0"
#35
b11 !
b11 (
1"
#40
0"
#45
b100 !
b100 (
1"
#50
0"
#55
b101 !
b101 (
1"
#60
0"
#65
b110 !
b110 (
1"
#70
0"
#75
b111 !
b111 (
1"
#80
0"
#85
b1000 !
b1000 (
1"
#90
0"
#95
b1001 !
b1001 (
1"
#100
0"
#105
b1010 !
b1010 (
1"
#110
0"
#115
b1011 !
b1011 (
1"
#120
0"
0&
#125
b1010 !
b1010 (
1"
#130
0"
#135
b1001 !
b1001 (
1"
#140
0"
#145
b1000 !
b1000 (
1"
#150
0"
#155
b111 !
b111 (
1"
#160
0"
#165
b110 !
b110 (
1"
#170
0"
#175
b101 !
b101 (
1"
#180
0"
b101 $
b101 '
1%
#185
1"
#190
0"
