# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/alu_addersubtractor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 11:44:42 on Oct 18,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/alu_addersubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_addersubtractor
# -- Compiling architecture structural of alu_addersubtractor
# End time: 11:44:42 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Adder.vhd /home/blevake/cpre381/Proj1/scr/addersubtractor.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/alu_addersubtractor.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/beq_bne.vhd /home/blevake/cpre381/Proj1/scr/datapathv2.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/dfmux.vhd /home/blevake/cpre381/Proj1/scr/extender.vhd /home/blevake/cpre381/Proj1/scr/fullAdder.vhd /home/blevake/cpre381/Proj1/scr/fullAdder_n.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/Multiplier.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/N_bitRegister.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/register.vhd /home/blevake/cpre381/Proj1/scr/RegLd.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/tb_datapathv2.vhd /home/blevake/cpre381/Proj1/scr/tb_dmem.vhd /home/blevake/cpre381/Proj1/scr/tb_extender.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 11:58:29 on Oct 18,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Adder.vhd /home/blevake/cpre381/Proj1/scr/addersubtractor.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/alu_addersubtractor.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/beq_bne.vhd /home/blevake/cpre381/Proj1/scr/datapathv2.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/dfmux.vhd /home/blevake/cpre381/Proj1/scr/extender.vhd /home/blevake/cpre381/Proj1/scr/fullAdder.vhd /home/blevake/cpre381/Proj1/scr/fullAdder_n.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/Multiplier.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/N_bitRegister.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/register.vhd /home/blevake/cpre381/Proj1/scr/RegLd.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/tb_datapathv2.vhd /home/blevake/cpre381/Proj1/scr/tb_dmem.vhd /home/blevake/cpre381/Proj1/scr/tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity alu
# -- Compiling architecture mixed of alu
# -- Compiling entity alu_addersubtractor
# -- Compiling architecture structural of alu_addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity beq_bne
# -- Compiling architecture structural of beq_bne
# -- Loading package mypack
# -- Compiling entity datapathv2
# -- Compiling architecture structural of datapathv2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity extender
# -- Compiling architecture behavior of extender
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity fullAdder_n
# -- Compiling architecture structural of fullAdder_n
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# -- Compiling entity onesComp
# -- Compiling architecture structural of onesComp
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity tb_datapathv2
# -- Compiling architecture behavior of tb_datapathv2
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 11:58:29 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/Reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 11:58:32 on Oct 18,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 11:58:32 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 11:58:35 on Oct 18,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:58:35 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
