ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 1


   1              	/******************************************************************************
   2              	* File Name: UART_AsmGnu.s
   3              	* Version 1.50
   4              	*
   5              	*  Description:
   6              	*   GNU assembly routines for PSoC 4.
   7              	*
   8              	*******************************************************************************
   9              	* Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	******************************************************************************/
  14              	
  15              	
  16              	.global UART_pinNumber
  17              	.global UART_pinPortNumber
  18              	.include "cyfittergnu.inc"
   1              	.ifndef INCLUDED_CYFITTERGNU_INC
   2              	.set INCLUDED_CYFITTERGNU_INC, 1
   3              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  3.3 DP1
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2016 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00020000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00020000
  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000800
  23              	.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 2


  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff0ff
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 3


  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff100
  97              	.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff101
  98              	.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff102
  99              	.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff103
 100              	.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff104
 101              	.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff105
 102              	.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff106
 103              	.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff107
 104              	.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff108
 105              	.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff109
 106              	.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff10a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff10b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff10c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff10d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff10e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff10f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff110
 113              	.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff111
 114              	.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff112
 115              	.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff113
 116              	.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff114
 117              	.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff115
 118              	.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff116
 119              	.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff117
 120              	.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff118
 121              	.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff119
 122              	.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff11a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff11b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff11c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff11d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff11e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff11f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff120
 129              	.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff121
 130              	.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff122
 131              	.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff123
 132              	.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff124
 133              	.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff125
 134              	.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff126
 135              	.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff127
 136              	.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff128
 137              	.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff129
 138              	.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff12a
 139              	.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff12b
 140              	.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff12c
 141              	.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff12d
 142              	.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff12e
 143              	.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff12f
 144              	.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff130
 145              	.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff131
 146              	.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff132
 147              	.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff133
 148              	.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff134
 149              	.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff135
 150              	.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff136
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 4


 151              	.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff137
 152              	.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff138
 153              	.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff139
 154              	.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff13a
 155              	.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff13b
 156              	.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff13c
 157              	.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff13d
 158              	.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff13e
 159              	.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff13f
 160              	.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff140
 161              	.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff141
 162              	.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff142
 163              	.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff143
 164              	.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff144
 165              	.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff145
 166              	.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff146
 167              	.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff147
 168              	.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff148
 169              	.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff149
 170              	.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff14a
 171              	.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff14b
 172              	.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff14c
 173              	.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff14d
 174              	.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff14e
 175              	.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff14f
 176              	.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff150
 177              	.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff151
 178              	.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff152
 179              	.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff153
 180              	.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff154
 181              	.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff155
 182              	.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff156
 183              	.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff157
 184              	.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff158
 185              	.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff159
 186              	.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff15a
 187              	.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff15b
 188              	.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff15c
 189              	.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff15d
 190              	.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff15e
 191              	.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff15f
 192              	.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff160
 193              	.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff161
 194              	.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff162
 195              	.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff163
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff164
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff165
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff166
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff167
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff168
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff169
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff16a
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff16b
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff16c
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff16d
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff16e
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff16f
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 5


 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff170
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff171
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff172
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff173
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff174
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff175
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff176
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff177
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff178
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff179
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff17a
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff17b
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff17c
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff17d
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff17e
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff17f
 224              	.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff200
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff204
 228              	.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff208
 229              	.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff20c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff210
 231              	.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff214
 232              	.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff218
 233              	.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff21c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff220
 235              	.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff224
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff228
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff22c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff230
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff234
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff238
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff23c
 242              	.set CYREG_SFLASH_CPUSS_WOUNDING, 0x0ffff240
 243              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff244
 244              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 245              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 246              	.set CYREG_SFLASH_CPUSS_PRIV_RAM, 0x0ffff248
 247              	.set CYFLD_SFLASH_RAM_PROT_LIMIT__OFFSET, 0x00000000
 248              	.set CYFLD_SFLASH_RAM_PROT_LIMIT__SIZE, 0x00000009
 249              	.set CYREG_SFLASH_CPUSS_PRIV_ROM_BROM, 0x0ffff24a
 250              	.set CYFLD_SFLASH_BROM_PROT_LIMIT__OFFSET, 0x00000000
 251              	.set CYFLD_SFLASH_BROM_PROT_LIMIT__SIZE, 0x00000008
 252              	.set CYREG_SFLASH_CPUSS_PRIV_FLASH, 0x0ffff24c
 253              	.set CYFLD_SFLASH_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_FLASH_PROT_LIMIT__SIZE, 0x0000000b
 255              	.set CYREG_SFLASH_CPUSS_PRIV_ROM_SROM, 0x0ffff24e
 256              	.set CYFLD_SFLASH_SROM_PROT_LIMIT__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_SROM_PROT_LIMIT__SIZE, 0x0000000a
 258              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff250
 259              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 261              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff252
 262              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff254
 263              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 264              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 6


 265              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff258
 266              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 267              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 268              	.set CYREG_SFLASH_FLASH_START, 0x0ffff25c
 269              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 270              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 271              	.set CYREG_SFLASH_SKIP_CHECKSUM, 0x0ffff269
 272              	.set CYFLD_SFLASH_SKIP__OFFSET, 0x00000000
 273              	.set CYFLD_SFLASH_SKIP__SIZE, 0x00000008
 274              	.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM1, 0x0ffff26a
 275              	.set CYFLD_SFLASH_REF_ITRIM__OFFSET, 0x00000000
 276              	.set CYFLD_SFLASH_REF_ITRIM__SIZE, 0x00000006
 277              	.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM1_INV, 0x0ffff26b
 278              	.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM2, 0x0ffff26c
 279              	.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM2_INV, 0x0ffff26d
 280              	.set CYREG_SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0, 0x0ffff26e
 281              	.set CYFLD_SFLASH_IDAC__OFFSET, 0x00000000
 282              	.set CYFLD_SFLASH_IDAC__SIZE, 0x00000005
 283              	.set CYFLD_SFLASH_SLOPE__OFFSET, 0x00000005
 284              	.set CYFLD_SFLASH_SLOPE__SIZE, 0x00000003
 285              	.set CYREG_SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0_INV, 0x0ffff26f
 286              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff270
 287              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 288              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 289              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff271
 290              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff272
 291              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff273
 292              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff274
 293              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff275
 294              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff276
 295              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff277
 296              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff278
 297              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 298              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 299              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff279
 300              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff27a
 301              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff27b
 302              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 303              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 304              	.set CYREG_SFLASH_DIE_X, 0x0ffff27c
 305              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 306              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 307              	.set CYREG_SFLASH_DIE_Y, 0x0ffff27d
 308              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 309              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 310              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff27e
 311              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 312              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 313              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 314              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 315              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 316              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
 317              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 318              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 319              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 320              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 321              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 7


 322              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 323              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff27f
 324              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 325              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 326              	.set CYREG_SFLASH_PE_TE_DATA0, 0x0ffff300
 327              	.set CYREG_SFLASH_PE_TE_DATA1, 0x0ffff301
 328              	.set CYREG_SFLASH_PE_TE_DATA2, 0x0ffff302
 329              	.set CYREG_SFLASH_PE_TE_DATA3, 0x0ffff303
 330              	.set CYREG_SFLASH_PE_TE_DATA4, 0x0ffff304
 331              	.set CYREG_SFLASH_PE_TE_DATA5, 0x0ffff305
 332              	.set CYREG_SFLASH_PE_TE_DATA6, 0x0ffff306
 333              	.set CYREG_SFLASH_PE_TE_DATA7, 0x0ffff307
 334              	.set CYREG_SFLASH_PE_TE_DATA8, 0x0ffff308
 335              	.set CYREG_SFLASH_PE_TE_DATA9, 0x0ffff309
 336              	.set CYREG_SFLASH_PE_TE_DATA10, 0x0ffff30a
 337              	.set CYREG_SFLASH_PE_TE_DATA11, 0x0ffff30b
 338              	.set CYREG_SFLASH_PE_TE_DATA12, 0x0ffff30c
 339              	.set CYREG_SFLASH_PE_TE_DATA13, 0x0ffff30d
 340              	.set CYREG_SFLASH_PE_TE_DATA14, 0x0ffff30e
 341              	.set CYREG_SFLASH_PE_TE_DATA15, 0x0ffff30f
 342              	.set CYREG_SFLASH_PE_TE_DATA16, 0x0ffff310
 343              	.set CYREG_SFLASH_PE_TE_DATA17, 0x0ffff311
 344              	.set CYREG_SFLASH_PE_TE_DATA18, 0x0ffff312
 345              	.set CYREG_SFLASH_PE_TE_DATA19, 0x0ffff313
 346              	.set CYREG_SFLASH_PE_TE_DATA20, 0x0ffff314
 347              	.set CYREG_SFLASH_PE_TE_DATA21, 0x0ffff315
 348              	.set CYREG_SFLASH_PE_TE_DATA22, 0x0ffff316
 349              	.set CYREG_SFLASH_PE_TE_DATA23, 0x0ffff317
 350              	.set CYREG_SFLASH_PE_TE_DATA24, 0x0ffff318
 351              	.set CYREG_SFLASH_PE_TE_DATA25, 0x0ffff319
 352              	.set CYREG_SFLASH_PE_TE_DATA26, 0x0ffff31a
 353              	.set CYREG_SFLASH_PE_TE_DATA27, 0x0ffff31b
 354              	.set CYREG_SFLASH_PE_TE_DATA28, 0x0ffff31c
 355              	.set CYREG_SFLASH_PE_TE_DATA29, 0x0ffff31d
 356              	.set CYREG_SFLASH_PE_TE_DATA30, 0x0ffff31e
 357              	.set CYREG_SFLASH_PE_TE_DATA31, 0x0ffff31f
 358              	.set CYREG_SFLASH_PP, 0x0ffff320
 359              	.set CYFLD_SFLASH_PERIOD__OFFSET, 0x00000000
 360              	.set CYFLD_SFLASH_PERIOD__SIZE, 0x00000018
 361              	.set CYFLD_SFLASH_PDAC__OFFSET, 0x00000018
 362              	.set CYFLD_SFLASH_PDAC__SIZE, 0x00000004
 363              	.set CYFLD_SFLASH_NDAC__OFFSET, 0x0000001c
 364              	.set CYFLD_SFLASH_NDAC__SIZE, 0x00000004
 365              	.set CYREG_SFLASH_E, 0x0ffff324
 366              	.set CYREG_SFLASH_P, 0x0ffff328
 367              	.set CYREG_SFLASH_EA_E, 0x0ffff32c
 368              	.set CYREG_SFLASH_EA_P, 0x0ffff330
 369              	.set CYREG_SFLASH_ES_E, 0x0ffff334
 370              	.set CYREG_SFLASH_ES_P_EO, 0x0ffff338
 371              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff33e
 372              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
 373              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 374              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff33f
 375              	.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff34c
 376              	.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
 377              	.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
 378              	.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 8


 379              	.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
 380              	.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff34d
 381              	.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff34e
 382              	.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff34f
 383              	.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff350
 384              	.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff351
 385              	.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff352
 386              	.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff353
 387              	.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff354
 388              	.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff355
 389              	.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff356
 390              	.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff357
 391              	.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff358
 392              	.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff359
 393              	.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff35a
 394              	.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff35b
 395              	.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff35c
 396              	.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff35d
 397              	.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff35e
 398              	.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff35f
 399              	.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff360
 400              	.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff361
 401              	.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff362
 402              	.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff363
 403              	.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff364
 404              	.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff365
 405              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 406              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 407              	.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff366
 408              	.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff367
 409              	.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff368
 410              	.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff369
 411              	.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff36a
 412              	.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff36b
 413              	.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff36c
 414              	.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff36d
 415              	.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff36e
 416              	.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff36f
 417              	.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff370
 418              	.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff371
 419              	.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff372
 420              	.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff373
 421              	.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff374
 422              	.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff375
 423              	.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff376
 424              	.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff377
 425              	.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff378
 426              	.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff379
 427              	.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff37a
 428              	.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff37b
 429              	.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff37c
 430              	.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff37d
 431              	.set CYREG_SFLASH_CHECKSUM, 0x0ffff3fe
 432              	.set CYFLD_SFLASH_CHECKSUM__OFFSET, 0x00000000
 433              	.set CYFLD_SFLASH_CHECKSUM__SIZE, 0x00000010
 434              	.set CYDEV_ROM_BASE, 0x10000000
 435              	.set CYDEV_ROM_SIZE, 0x00002000
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 9


 436              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 437              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 438              	.set CYDEV_SRAM_BASE, 0x20000000
 439              	.set CYDEV_SRAM_SIZE, 0x00002000
 440              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 441              	.set CYREG_SRAM_DATA_MSIZE, 0x00002000
 442              	.set CYDEV_PERI_BASE, 0x40010000
 443              	.set CYDEV_PERI_SIZE, 0x00010000
 444              	.set CYREG_PERI_DIV_CMD, 0x40010000
 445              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 446              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 447              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 448              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 449              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 450              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 451              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 452              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 453              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 454              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 455              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 456              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 457              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 458              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 459              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 460              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 461              	.set CYREG_PERI_PCLK_CTL4, 0x40010110
 462              	.set CYREG_PERI_PCLK_CTL5, 0x40010114
 463              	.set CYREG_PERI_PCLK_CTL6, 0x40010118
 464              	.set CYREG_PERI_PCLK_CTL7, 0x4001011c
 465              	.set CYREG_PERI_PCLK_CTL8, 0x40010120
 466              	.set CYREG_PERI_PCLK_CTL9, 0x40010124
 467              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 468              	.set CYREG_PERI_PCLK_CTL11, 0x4001012c
 469              	.set CYREG_PERI_PCLK_CTL12, 0x40010130
 470              	.set CYREG_PERI_PCLK_CTL13, 0x40010134
 471              	.set CYREG_PERI_DIV_8_CTL0, 0x40010200
 472              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 473              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 474              	.set CYFLD_PERI_INT8_DIV__OFFSET, 0x00000008
 475              	.set CYFLD_PERI_INT8_DIV__SIZE, 0x00000008
 476              	.set CYREG_PERI_DIV_8_CTL1, 0x40010204
 477              	.set CYREG_PERI_DIV_8_CTL2, 0x40010208
 478              	.set CYREG_PERI_DIV_8_CTL3, 0x4001020c
 479              	.set CYREG_PERI_DIV_8_CTL4, 0x40010210
 480              	.set CYREG_PERI_DIV_8_CTL5, 0x40010214
 481              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 482              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 483              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 484              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 485              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 486              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
 487              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
 488              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 489              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
 490              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
 491              	.set CYREG_PERI_DIV_16_5_CTL2, 0x40010408
 492              	.set CYREG_PERI_DIV_16_5_CTL3, 0x4001040c
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 10


 493              	.set CYDEV_HSIOM_BASE, 0x40020000
 494              	.set CYDEV_HSIOM_SIZE, 0x00004000
 495              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 496              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 497              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 498              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 499              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 500              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 501              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 502              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 503              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 504              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 505              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 506              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 507              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 508              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 509              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 510              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 511              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 512              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 513              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 514              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 515              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 516              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 517              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 518              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 519              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 520              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 521              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 522              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 523              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
 524              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 525              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 526              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 527              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 528              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 529              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 530              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 531              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 532              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 533              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 534              	.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
 535              	.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
 536              	.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
 537              	.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
 538              	.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
 539              	.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
 540              	.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
 541              	.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
 542              	.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
 543              	.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
 544              	.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
 545              	.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
 546              	.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
 547              	.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
 548              	.set CYREG_PWR_CONTROL, 0x40030000
 549              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 11


 550              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 551              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 552              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 553              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 554              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 555              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 556              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 557              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 558              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 559              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 560              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 561              	.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
 562              	.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
 563              	.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
 564              	.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
 565              	.set CYFLD__SPARE__OFFSET, 0x00000012
 566              	.set CYFLD__SPARE__SIZE, 0x00000002
 567              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 568              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 569              	.set CYREG_PWR_KEY_DELAY, 0x40030004
 570              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 571              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 572              	.set CYREG_PWR_DDFT_SELECT, 0x4003000c
 573              	.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
 574              	.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
 575              	.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
 576              	.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
 577              	.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
 578              	.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
 579              	.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
 580              	.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
 581              	.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
 582              	.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
 583              	.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
 584              	.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
 585              	.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
 586              	.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
 587              	.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
 588              	.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
 589              	.set CYVAL__DDFT0_SEL_GND, 0x0000000e
 590              	.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
 591              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
 592              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 593              	.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
 594              	.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
 595              	.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
 596              	.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
 597              	.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
 598              	.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
 599              	.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
 600              	.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
 601              	.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
 602              	.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
 603              	.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
 604              	.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
 605              	.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
 606              	.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 12


 607              	.set CYVAL__DDFT1_SEL_GND, 0x0000000e
 608              	.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
 609              	.set CYREG_TST_MODE, 0x40030014
 610              	.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
 611              	.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
 612              	.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
 613              	.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
 614              	.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
 615              	.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
 616              	.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
 617              	.set CYFLD__TEST_MODE__SIZE, 0x00000001
 618              	.set CYREG_TST_DDFT_CTRL, 0x40030018
 619              	.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
 620              	.set CYFLD__DFT_SEL0__SIZE, 0x00000004
 621              	.set CYVAL__DFT_SEL0_SRC0, 0x00000000
 622              	.set CYVAL__DFT_SEL0_SRC1, 0x00000001
 623              	.set CYVAL__DFT_SEL0_SRC2, 0x00000002
 624              	.set CYVAL__DFT_SEL0_SRC3, 0x00000003
 625              	.set CYVAL__DFT_SEL0_SRC4, 0x00000004
 626              	.set CYVAL__DFT_SEL0_SRC5, 0x00000005
 627              	.set CYVAL__DFT_SEL0_SRC6, 0x00000006
 628              	.set CYVAL__DFT_SEL0_SRC7, 0x00000007
 629              	.set CYVAL__DFT_SEL0_CLK0, 0x00000008
 630              	.set CYVAL__DFT_SEL0_CLK1, 0x00000009
 631              	.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
 632              	.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
 633              	.set CYVAL__DFT_SEL0_RES0, 0x0000000c
 634              	.set CYVAL__DFT_SEL0_RES1, 0x0000000d
 635              	.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
 636              	.set CYVAL__DFT_SEL0_VSS, 0x0000000f
 637              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
 638              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 639              	.set CYVAL__DFT_SEL1_SRC0, 0x00000000
 640              	.set CYVAL__DFT_SEL1_SRC1, 0x00000001
 641              	.set CYVAL__DFT_SEL1_SRC2, 0x00000002
 642              	.set CYVAL__DFT_SEL1_SRC3, 0x00000003
 643              	.set CYVAL__DFT_SEL1_SRC4, 0x00000004
 644              	.set CYVAL__DFT_SEL1_SRC5, 0x00000005
 645              	.set CYVAL__DFT_SEL1_SRC6, 0x00000006
 646              	.set CYVAL__DFT_SEL1_SRC7, 0x00000007
 647              	.set CYVAL__DFT_SEL1_CLK0, 0x00000008
 648              	.set CYVAL__DFT_SEL1_CLK1, 0x00000009
 649              	.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
 650              	.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
 651              	.set CYVAL__DFT_SEL1_RES0, 0x0000000c
 652              	.set CYVAL__DFT_SEL1_RES1, 0x0000000d
 653              	.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
 654              	.set CYVAL__DFT_SEL1_VSS, 0x0000000f
 655              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 656              	.set CYFLD__ENABLE__SIZE, 0x00000001
 657              	.set CYREG_TST_TRIM_CNTR1, 0x4003001c
 658              	.set CYFLD__COUNTER__OFFSET, 0x00000000
 659              	.set CYFLD__COUNTER__SIZE, 0x00000010
 660              	.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
 661              	.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
 662              	.set CYREG_TST_TRIM_CNTR2, 0x40030020
 663              	.set CYREG_TST_ADFT_CTRL, 0x40030024
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 13


 664              	.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
 665              	.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
 666              	.set CYFLD__BUF_MODE__OFFSET, 0x00000008
 667              	.set CYFLD__BUF_MODE__SIZE, 0x00000002
 668              	.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
 669              	.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
 670              	.set CYFLD__BUF_EN__OFFSET, 0x0000001f
 671              	.set CYFLD__BUF_EN__SIZE, 0x00000001
 672              	.set CYREG_CLK_SELECT, 0x40030028
 673              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
 674              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 675              	.set CYVAL__HFCLK_SEL_IMO, 0x00000000
 676              	.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
 677              	.set CYVAL__HFCLK_SEL_ECO, 0x00000002
 678              	.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
 679              	.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
 680              	.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
 681              	.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
 682              	.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
 683              	.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
 684              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
 685              	.set CYFLD__PUMP_SEL__SIZE, 0x00000002
 686              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 687              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 688              	.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
 689              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
 690              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
 691              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 692              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 693              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 694              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 695              	.set CYREG_CLK_ILO_CONFIG, 0x4003002c
 696              	.set CYREG_CLK_IMO_CONFIG, 0x40030030
 697              	.set CYREG_CLK_DFT_SELECT, 0x40030034
 698              	.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
 699              	.set CYFLD__DFT_DIV0__SIZE, 0x00000002
 700              	.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
 701              	.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
 702              	.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
 703              	.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
 704              	.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
 705              	.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
 706              	.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
 707              	.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
 708              	.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
 709              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 710              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 711              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 712              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 713              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 714              	.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
 715              	.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
 716              	.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
 717              	.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
 718              	.set CYREG_WDT_DISABLE_KEY, 0x40030038
 719              	.set CYFLD__KEY__OFFSET, 0x00000000
 720              	.set CYFLD__KEY__SIZE, 0x00000020
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 14


 721              	.set CYREG_WDT_COUNTER, 0x4003003c
 722              	.set CYREG_WDT_MATCH, 0x40030040
 723              	.set CYFLD__MATCH__OFFSET, 0x00000000
 724              	.set CYFLD__MATCH__SIZE, 0x00000010
 725              	.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
 726              	.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
 727              	.set CYREG_SRSS_INTR, 0x40030044
 728              	.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
 729              	.set CYFLD__WDT_MATCH__SIZE, 0x00000001
 730              	.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
 731              	.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
 732              	.set CYREG_SRSS_INTR_SET, 0x40030048
 733              	.set CYREG_SRSS_INTR_MASK, 0x4003004c
 734              	.set CYREG_RES_CAUSE, 0x40030054
 735              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 736              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 737              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 738              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 739              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 740              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 741              	.set CYREG_PWR_BG_TRIM1, 0x40030f00
 742              	.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
 743              	.set CYFLD__REF_VTRIM__SIZE, 0x00000006
 744              	.set CYREG_PWR_BG_TRIM2, 0x40030f04
 745              	.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
 746              	.set CYFLD__REF_ITRIM__SIZE, 0x00000006
 747              	.set CYREG_CLK_IMO_SELECT, 0x40030f08
 748              	.set CYFLD__FREQ__OFFSET, 0x00000000
 749              	.set CYFLD__FREQ__SIZE, 0x00000003
 750              	.set CYVAL__FREQ_24_MHZ, 0x00000000
 751              	.set CYVAL__FREQ_28_MHZ, 0x00000001
 752              	.set CYVAL__FREQ_32_MHZ, 0x00000002
 753              	.set CYVAL__FREQ_36_MHZ, 0x00000003
 754              	.set CYVAL__FREQ_40_MHZ, 0x00000004
 755              	.set CYVAL__FREQ_44_MHZ, 0x00000005
 756              	.set CYVAL__FREQ_48_MHZ, 0x00000006
 757              	.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
 758              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 759              	.set CYFLD__OFFSET__SIZE, 0x00000008
 760              	.set CYREG_CLK_IMO_TRIM2, 0x40030f10
 761              	.set CYFLD__FSOFFSET__OFFSET, 0x00000000
 762              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 763              	.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
 764              	.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
 765              	.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
 766              	.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
 767              	.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
 768              	.set CYREG_CLK_IMO_TRIM3, 0x40030f18
 769              	.set CYFLD__STEPSIZE__OFFSET, 0x00000000
 770              	.set CYFLD__STEPSIZE__SIZE, 0x00000005
 771              	.set CYFLD__TCTRIM__OFFSET, 0x00000005
 772              	.set CYFLD__TCTRIM__SIZE, 0x00000002
 773              	.set CYDEV_GPIO_BASE, 0x40040000
 774              	.set CYDEV_GPIO_SIZE, 0x00004000
 775              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 776              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 777              	.set CYREG_GPIO_PRT0_DR, 0x40040000
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 15


 778              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 779              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 780              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 781              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 782              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 783              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 784              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 785              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 786              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 787              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 788              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 789              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 790              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 791              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 792              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 793              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 794              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 795              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 796              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 797              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 798              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 799              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 800              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 801              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 802              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET, 0x0000001b
 803              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE, 0x00000001
 804              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET, 0x0000001c
 805              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE, 0x00000002
 806              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0, 0x00000000
 807              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1, 0x00000001
 808              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2, 0x00000002
 809              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3, 0x00000003
 810              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 811              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 812              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 813              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 814              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 815              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 816              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 817              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 818              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 819              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 820              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 821              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 822              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 823              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 824              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 825              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 826              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 827              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 828              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 829              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 830              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 831              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 832              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 833              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 834              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 16


 835              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 836              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 837              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 838              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 839              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 840              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 841              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 842              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 843              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 844              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 845              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 846              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 847              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 848              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 849              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 850              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 851              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 852              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 853              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 854              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
 855              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 856              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 857              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 858              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 859              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 860              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 861              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 862              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 863              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 864              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 865              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 866              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 867              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 868              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 869              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 870              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 871              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 872              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 873              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 874              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 875              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 876              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 877              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 878              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 879              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 880              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 881              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 882              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 883              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
 884              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 885              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 886              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 887              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 888              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 889              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 890              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 891              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 17


 892              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 893              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 894              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
 895              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 896              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 897              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 898              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 899              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 900              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 901              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 902              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 903              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 904              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 905              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 906              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 907              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 908              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 909              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 910              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
 911              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
 912              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 913              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 914              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 915              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 916              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 917              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 918              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 919              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 920              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 921              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 922              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 923              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 924              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 925              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 926              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 927              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 928              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 929              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 930              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 931              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 932              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 933              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 934              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 935              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 936              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 937              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 938              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 939              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 940              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 941              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 942              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 943              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 944              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 945              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 946              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 947              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 948              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 18


 949              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 950              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 951              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 952              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000005
 953              	.set CYDEV_SCB0_BASE, 0x40050000
 954              	.set CYDEV_SCB0_SIZE, 0x00010000
 955              	.set CYREG_SCB0_CTRL, 0x40050000
 956              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 957              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 958              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 959              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 960              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 961              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 962              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 963              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 964              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 965              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 966              	.set CYFLD_SCB_CMD_RESP_MODE__OFFSET, 0x0000000c
 967              	.set CYFLD_SCB_CMD_RESP_MODE__SIZE, 0x00000001
 968              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 969              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 970              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 971              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 972              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 973              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 974              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 975              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 976              	.set CYVAL_SCB_MODE_UART, 0x00000002
 977              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 978              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 979              	.set CYREG_SCB0_STATUS, 0x40050004
 980              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 981              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 982              	.set CYREG_SCB0_CMD_RESP_CTRL, 0x40050008
 983              	.set CYFLD_SCB_BASE_RD_ADDR__OFFSET, 0x00000000
 984              	.set CYFLD_SCB_BASE_RD_ADDR__SIZE, 0x00000005
 985              	.set CYFLD_SCB_BASE_WR_ADDR__OFFSET, 0x00000010
 986              	.set CYFLD_SCB_BASE_WR_ADDR__SIZE, 0x00000005
 987              	.set CYREG_SCB0_CMD_RESP_STATUS, 0x4005000c
 988              	.set CYFLD_SCB_CURR_RD_ADDR__OFFSET, 0x00000000
 989              	.set CYFLD_SCB_CURR_RD_ADDR__SIZE, 0x00000005
 990              	.set CYFLD_SCB_CURR_WR_ADDR__OFFSET, 0x00000010
 991              	.set CYFLD_SCB_CURR_WR_ADDR__SIZE, 0x00000005
 992              	.set CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__OFFSET, 0x0000001e
 993              	.set CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__SIZE, 0x00000001
 994              	.set CYFLD_SCB_CMD_RESP_EC_BUSY__OFFSET, 0x0000001f
 995              	.set CYFLD_SCB_CMD_RESP_EC_BUSY__SIZE, 0x00000001
 996              	.set CYREG_SCB0_SPI_CTRL, 0x40050020
 997              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 998              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 999              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 1000              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 1001              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 1002              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 1003              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 1004              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 1005              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 19


 1006              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 1007              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 1008              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
 1009              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 1010              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 1011              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 1012              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 1013              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 1014              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 1015              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 1016              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 1017              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 1018              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 1019              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 1020              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 1021              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 1022              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 1023              	.set CYREG_SCB0_SPI_STATUS, 0x40050024
 1024              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 1025              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 1026              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 1027              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 1028              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 1029              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 1030              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 1031              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 1032              	.set CYREG_SCB0_UART_CTRL, 0x40050040
 1033              	.set CYREG_SCB0_UART_TX_CTRL, 0x40050044
 1034              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 1035              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 1036              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 1037              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 1038              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 1039              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 1040              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 1041              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 1042              	.set CYREG_SCB0_UART_RX_CTRL, 0x40050048
 1043              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 1044              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 1045              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 1046              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 1047              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 1048              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 1049              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 1050              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 1051              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 1052              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 1053              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 1054              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 1055              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 1056              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 1057              	.set CYREG_SCB0_UART_RX_STATUS, 0x4005004c
 1058              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 1059              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 1060              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40050050
 1061              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 1062              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 20


 1063              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 1064              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 1065              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
 1066              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 1067              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 1068              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 1069              	.set CYREG_SCB0_I2C_CTRL, 0x40050060
 1070              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 1071              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 1072              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 1073              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 1074              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 1075              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 1076              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 1077              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1078              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 1079              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 1080              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 1081              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 1082              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 1083              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 1084              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 1085              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 1086              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 1087              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1088              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 1089              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 1090              	.set CYREG_SCB0_I2C_STATUS, 0x40050064
 1091              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 1092              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 1093              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 1094              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 1095              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 1096              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 1097              	.set CYREG_SCB0_I2C_M_CMD, 0x40050068
 1098              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 1099              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 1100              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 1101              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 1102              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 1103              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 1104              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 1105              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 1106              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 1107              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 1108              	.set CYREG_SCB0_I2C_S_CMD, 0x4005006c
 1109              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 1110              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 1111              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 1112              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 1113              	.set CYREG_SCB0_I2C_CFG, 0x40050070
 1114              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 1115              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 1116              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 1117              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 1118              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 1119              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 21


 1120              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 1121              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 1122              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 1123              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 1124              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 1125              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 1126              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 1127              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 1128              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 1129              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 1130              	.set CYREG_SCB0_TX_CTRL, 0x40050200
 1131              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 1132              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 1133              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 1134              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 1135              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40050204
 1136              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 1137              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 1138              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 1139              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 1140              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40050208
 1141              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 1142              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 1143              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 1144              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 1145              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 1146              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 1147              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 1148              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 1149              	.set CYREG_SCB0_TX_FIFO_WR, 0x40050240
 1150              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 1151              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 1152              	.set CYREG_SCB0_RX_CTRL, 0x40050300
 1153              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 1154              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 1155              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40050304
 1156              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40050308
 1157              	.set CYREG_SCB0_RX_MATCH, 0x40050310
 1158              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 1159              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 1160              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 1161              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 1162              	.set CYREG_SCB0_RX_FIFO_RD, 0x40050340
 1163              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40050344
 1164              	.set CYREG_SCB0_EZ_DATA0, 0x40050400
 1165              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 1166              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 1167              	.set CYREG_SCB0_EZ_DATA1, 0x40050404
 1168              	.set CYREG_SCB0_EZ_DATA2, 0x40050408
 1169              	.set CYREG_SCB0_EZ_DATA3, 0x4005040c
 1170              	.set CYREG_SCB0_EZ_DATA4, 0x40050410
 1171              	.set CYREG_SCB0_EZ_DATA5, 0x40050414
 1172              	.set CYREG_SCB0_EZ_DATA6, 0x40050418
 1173              	.set CYREG_SCB0_EZ_DATA7, 0x4005041c
 1174              	.set CYREG_SCB0_EZ_DATA8, 0x40050420
 1175              	.set CYREG_SCB0_EZ_DATA9, 0x40050424
 1176              	.set CYREG_SCB0_EZ_DATA10, 0x40050428
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 22


 1177              	.set CYREG_SCB0_EZ_DATA11, 0x4005042c
 1178              	.set CYREG_SCB0_EZ_DATA12, 0x40050430
 1179              	.set CYREG_SCB0_EZ_DATA13, 0x40050434
 1180              	.set CYREG_SCB0_EZ_DATA14, 0x40050438
 1181              	.set CYREG_SCB0_EZ_DATA15, 0x4005043c
 1182              	.set CYREG_SCB0_EZ_DATA16, 0x40050440
 1183              	.set CYREG_SCB0_EZ_DATA17, 0x40050444
 1184              	.set CYREG_SCB0_EZ_DATA18, 0x40050448
 1185              	.set CYREG_SCB0_EZ_DATA19, 0x4005044c
 1186              	.set CYREG_SCB0_EZ_DATA20, 0x40050450
 1187              	.set CYREG_SCB0_EZ_DATA21, 0x40050454
 1188              	.set CYREG_SCB0_EZ_DATA22, 0x40050458
 1189              	.set CYREG_SCB0_EZ_DATA23, 0x4005045c
 1190              	.set CYREG_SCB0_EZ_DATA24, 0x40050460
 1191              	.set CYREG_SCB0_EZ_DATA25, 0x40050464
 1192              	.set CYREG_SCB0_EZ_DATA26, 0x40050468
 1193              	.set CYREG_SCB0_EZ_DATA27, 0x4005046c
 1194              	.set CYREG_SCB0_EZ_DATA28, 0x40050470
 1195              	.set CYREG_SCB0_EZ_DATA29, 0x40050474
 1196              	.set CYREG_SCB0_EZ_DATA30, 0x40050478
 1197              	.set CYREG_SCB0_EZ_DATA31, 0x4005047c
 1198              	.set CYREG_SCB0_INTR_CAUSE, 0x40050e00
 1199              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 1200              	.set CYFLD_SCB_M__SIZE, 0x00000001
 1201              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 1202              	.set CYFLD_SCB_S__SIZE, 0x00000001
 1203              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 1204              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 1205              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 1206              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 1207              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 1208              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 1209              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 1210              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 1211              	.set CYREG_SCB0_INTR_I2C_EC, 0x40050e80
 1212              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 1213              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 1214              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 1215              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 1216              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 1217              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 1218              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 1219              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 1220              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40050e88
 1221              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40050e8c
 1222              	.set CYREG_SCB0_INTR_SPI_EC, 0x40050ec0
 1223              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40050ec8
 1224              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40050ecc
 1225              	.set CYREG_SCB0_INTR_M, 0x40050f00
 1226              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 1227              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 1228              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 1229              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 1230              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 1231              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 1232              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 1233              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 23


 1234              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 1235              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 1236              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 1237              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 1238              	.set CYREG_SCB0_INTR_M_SET, 0x40050f04
 1239              	.set CYREG_SCB0_INTR_M_MASK, 0x40050f08
 1240              	.set CYREG_SCB0_INTR_M_MASKED, 0x40050f0c
 1241              	.set CYREG_SCB0_INTR_S, 0x40050f40
 1242              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 1243              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 1244              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 1245              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 1246              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 1247              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 1248              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 1249              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 1250              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 1251              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 1252              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 1253              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 1254              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 1255              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 1256              	.set CYREG_SCB0_INTR_S_SET, 0x40050f44
 1257              	.set CYREG_SCB0_INTR_S_MASK, 0x40050f48
 1258              	.set CYREG_SCB0_INTR_S_MASKED, 0x40050f4c
 1259              	.set CYREG_SCB0_INTR_TX, 0x40050f80
 1260              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 1261              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 1262              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 1263              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 1264              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 1265              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 1266              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 1267              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 1268              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 1269              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 1270              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 1271              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 1272              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 1273              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 1274              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 1275              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 1276              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 1277              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 1278              	.set CYREG_SCB0_INTR_TX_SET, 0x40050f84
 1279              	.set CYREG_SCB0_INTR_TX_MASK, 0x40050f88
 1280              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40050f8c
 1281              	.set CYREG_SCB0_INTR_RX, 0x40050fc0
 1282              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 1283              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 1284              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 1285              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 1286              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 1287              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 1288              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 1289              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 1290              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 24


 1291              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 1292              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 1293              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 1294              	.set CYREG_SCB0_INTR_RX_SET, 0x40050fc4
 1295              	.set CYREG_SCB0_INTR_RX_MASK, 0x40050fc8
 1296              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40050fcc
 1297              	.set CYDEV_SCB1_BASE, 0x40060000
 1298              	.set CYDEV_SCB1_SIZE, 0x00010000
 1299              	.set CYREG_SCB1_CTRL, 0x40060000
 1300              	.set CYREG_SCB1_STATUS, 0x40060004
 1301              	.set CYREG_SCB1_CMD_RESP_CTRL, 0x40060008
 1302              	.set CYREG_SCB1_CMD_RESP_STATUS, 0x4006000c
 1303              	.set CYREG_SCB1_SPI_CTRL, 0x40060020
 1304              	.set CYREG_SCB1_SPI_STATUS, 0x40060024
 1305              	.set CYREG_SCB1_UART_CTRL, 0x40060040
 1306              	.set CYREG_SCB1_UART_TX_CTRL, 0x40060044
 1307              	.set CYREG_SCB1_UART_RX_CTRL, 0x40060048
 1308              	.set CYREG_SCB1_UART_RX_STATUS, 0x4006004c
 1309              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40060050
 1310              	.set CYREG_SCB1_I2C_CTRL, 0x40060060
 1311              	.set CYREG_SCB1_I2C_STATUS, 0x40060064
 1312              	.set CYREG_SCB1_I2C_M_CMD, 0x40060068
 1313              	.set CYREG_SCB1_I2C_S_CMD, 0x4006006c
 1314              	.set CYREG_SCB1_I2C_CFG, 0x40060070
 1315              	.set CYREG_SCB1_TX_CTRL, 0x40060200
 1316              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40060204
 1317              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40060208
 1318              	.set CYREG_SCB1_TX_FIFO_WR, 0x40060240
 1319              	.set CYREG_SCB1_RX_CTRL, 0x40060300
 1320              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40060304
 1321              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40060308
 1322              	.set CYREG_SCB1_RX_MATCH, 0x40060310
 1323              	.set CYREG_SCB1_RX_FIFO_RD, 0x40060340
 1324              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40060344
 1325              	.set CYREG_SCB1_EZ_DATA0, 0x40060400
 1326              	.set CYREG_SCB1_EZ_DATA1, 0x40060404
 1327              	.set CYREG_SCB1_EZ_DATA2, 0x40060408
 1328              	.set CYREG_SCB1_EZ_DATA3, 0x4006040c
 1329              	.set CYREG_SCB1_EZ_DATA4, 0x40060410
 1330              	.set CYREG_SCB1_EZ_DATA5, 0x40060414
 1331              	.set CYREG_SCB1_EZ_DATA6, 0x40060418
 1332              	.set CYREG_SCB1_EZ_DATA7, 0x4006041c
 1333              	.set CYREG_SCB1_EZ_DATA8, 0x40060420
 1334              	.set CYREG_SCB1_EZ_DATA9, 0x40060424
 1335              	.set CYREG_SCB1_EZ_DATA10, 0x40060428
 1336              	.set CYREG_SCB1_EZ_DATA11, 0x4006042c
 1337              	.set CYREG_SCB1_EZ_DATA12, 0x40060430
 1338              	.set CYREG_SCB1_EZ_DATA13, 0x40060434
 1339              	.set CYREG_SCB1_EZ_DATA14, 0x40060438
 1340              	.set CYREG_SCB1_EZ_DATA15, 0x4006043c
 1341              	.set CYREG_SCB1_EZ_DATA16, 0x40060440
 1342              	.set CYREG_SCB1_EZ_DATA17, 0x40060444
 1343              	.set CYREG_SCB1_EZ_DATA18, 0x40060448
 1344              	.set CYREG_SCB1_EZ_DATA19, 0x4006044c
 1345              	.set CYREG_SCB1_EZ_DATA20, 0x40060450
 1346              	.set CYREG_SCB1_EZ_DATA21, 0x40060454
 1347              	.set CYREG_SCB1_EZ_DATA22, 0x40060458
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 25


 1348              	.set CYREG_SCB1_EZ_DATA23, 0x4006045c
 1349              	.set CYREG_SCB1_EZ_DATA24, 0x40060460
 1350              	.set CYREG_SCB1_EZ_DATA25, 0x40060464
 1351              	.set CYREG_SCB1_EZ_DATA26, 0x40060468
 1352              	.set CYREG_SCB1_EZ_DATA27, 0x4006046c
 1353              	.set CYREG_SCB1_EZ_DATA28, 0x40060470
 1354              	.set CYREG_SCB1_EZ_DATA29, 0x40060474
 1355              	.set CYREG_SCB1_EZ_DATA30, 0x40060478
 1356              	.set CYREG_SCB1_EZ_DATA31, 0x4006047c
 1357              	.set CYREG_SCB1_INTR_CAUSE, 0x40060e00
 1358              	.set CYREG_SCB1_INTR_I2C_EC, 0x40060e80
 1359              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40060e88
 1360              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40060e8c
 1361              	.set CYREG_SCB1_INTR_SPI_EC, 0x40060ec0
 1362              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40060ec8
 1363              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40060ecc
 1364              	.set CYREG_SCB1_INTR_M, 0x40060f00
 1365              	.set CYREG_SCB1_INTR_M_SET, 0x40060f04
 1366              	.set CYREG_SCB1_INTR_M_MASK, 0x40060f08
 1367              	.set CYREG_SCB1_INTR_M_MASKED, 0x40060f0c
 1368              	.set CYREG_SCB1_INTR_S, 0x40060f40
 1369              	.set CYREG_SCB1_INTR_S_SET, 0x40060f44
 1370              	.set CYREG_SCB1_INTR_S_MASK, 0x40060f48
 1371              	.set CYREG_SCB1_INTR_S_MASKED, 0x40060f4c
 1372              	.set CYREG_SCB1_INTR_TX, 0x40060f80
 1373              	.set CYREG_SCB1_INTR_TX_SET, 0x40060f84
 1374              	.set CYREG_SCB1_INTR_TX_MASK, 0x40060f88
 1375              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40060f8c
 1376              	.set CYREG_SCB1_INTR_RX, 0x40060fc0
 1377              	.set CYREG_SCB1_INTR_RX_SET, 0x40060fc4
 1378              	.set CYREG_SCB1_INTR_RX_MASK, 0x40060fc8
 1379              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40060fcc
 1380              	.set CYDEV_SCB2_BASE, 0x40070000
 1381              	.set CYDEV_SCB2_SIZE, 0x00010000
 1382              	.set CYREG_SCB2_CTRL, 0x40070000
 1383              	.set CYREG_SCB2_STATUS, 0x40070004
 1384              	.set CYREG_SCB2_CMD_RESP_CTRL, 0x40070008
 1385              	.set CYREG_SCB2_CMD_RESP_STATUS, 0x4007000c
 1386              	.set CYREG_SCB2_SPI_CTRL, 0x40070020
 1387              	.set CYREG_SCB2_SPI_STATUS, 0x40070024
 1388              	.set CYREG_SCB2_UART_CTRL, 0x40070040
 1389              	.set CYREG_SCB2_UART_TX_CTRL, 0x40070044
 1390              	.set CYREG_SCB2_UART_RX_CTRL, 0x40070048
 1391              	.set CYREG_SCB2_UART_RX_STATUS, 0x4007004c
 1392              	.set CYREG_SCB2_UART_FLOW_CTRL, 0x40070050
 1393              	.set CYREG_SCB2_I2C_CTRL, 0x40070060
 1394              	.set CYREG_SCB2_I2C_STATUS, 0x40070064
 1395              	.set CYREG_SCB2_I2C_M_CMD, 0x40070068
 1396              	.set CYREG_SCB2_I2C_S_CMD, 0x4007006c
 1397              	.set CYREG_SCB2_I2C_CFG, 0x40070070
 1398              	.set CYREG_SCB2_TX_CTRL, 0x40070200
 1399              	.set CYREG_SCB2_TX_FIFO_CTRL, 0x40070204
 1400              	.set CYREG_SCB2_TX_FIFO_STATUS, 0x40070208
 1401              	.set CYREG_SCB2_TX_FIFO_WR, 0x40070240
 1402              	.set CYREG_SCB2_RX_CTRL, 0x40070300
 1403              	.set CYREG_SCB2_RX_FIFO_CTRL, 0x40070304
 1404              	.set CYREG_SCB2_RX_FIFO_STATUS, 0x40070308
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 26


 1405              	.set CYREG_SCB2_RX_MATCH, 0x40070310
 1406              	.set CYREG_SCB2_RX_FIFO_RD, 0x40070340
 1407              	.set CYREG_SCB2_RX_FIFO_RD_SILENT, 0x40070344
 1408              	.set CYREG_SCB2_EZ_DATA0, 0x40070400
 1409              	.set CYREG_SCB2_EZ_DATA1, 0x40070404
 1410              	.set CYREG_SCB2_EZ_DATA2, 0x40070408
 1411              	.set CYREG_SCB2_EZ_DATA3, 0x4007040c
 1412              	.set CYREG_SCB2_EZ_DATA4, 0x40070410
 1413              	.set CYREG_SCB2_EZ_DATA5, 0x40070414
 1414              	.set CYREG_SCB2_EZ_DATA6, 0x40070418
 1415              	.set CYREG_SCB2_EZ_DATA7, 0x4007041c
 1416              	.set CYREG_SCB2_EZ_DATA8, 0x40070420
 1417              	.set CYREG_SCB2_EZ_DATA9, 0x40070424
 1418              	.set CYREG_SCB2_EZ_DATA10, 0x40070428
 1419              	.set CYREG_SCB2_EZ_DATA11, 0x4007042c
 1420              	.set CYREG_SCB2_EZ_DATA12, 0x40070430
 1421              	.set CYREG_SCB2_EZ_DATA13, 0x40070434
 1422              	.set CYREG_SCB2_EZ_DATA14, 0x40070438
 1423              	.set CYREG_SCB2_EZ_DATA15, 0x4007043c
 1424              	.set CYREG_SCB2_EZ_DATA16, 0x40070440
 1425              	.set CYREG_SCB2_EZ_DATA17, 0x40070444
 1426              	.set CYREG_SCB2_EZ_DATA18, 0x40070448
 1427              	.set CYREG_SCB2_EZ_DATA19, 0x4007044c
 1428              	.set CYREG_SCB2_EZ_DATA20, 0x40070450
 1429              	.set CYREG_SCB2_EZ_DATA21, 0x40070454
 1430              	.set CYREG_SCB2_EZ_DATA22, 0x40070458
 1431              	.set CYREG_SCB2_EZ_DATA23, 0x4007045c
 1432              	.set CYREG_SCB2_EZ_DATA24, 0x40070460
 1433              	.set CYREG_SCB2_EZ_DATA25, 0x40070464
 1434              	.set CYREG_SCB2_EZ_DATA26, 0x40070468
 1435              	.set CYREG_SCB2_EZ_DATA27, 0x4007046c
 1436              	.set CYREG_SCB2_EZ_DATA28, 0x40070470
 1437              	.set CYREG_SCB2_EZ_DATA29, 0x40070474
 1438              	.set CYREG_SCB2_EZ_DATA30, 0x40070478
 1439              	.set CYREG_SCB2_EZ_DATA31, 0x4007047c
 1440              	.set CYREG_SCB2_INTR_CAUSE, 0x40070e00
 1441              	.set CYREG_SCB2_INTR_I2C_EC, 0x40070e80
 1442              	.set CYREG_SCB2_INTR_I2C_EC_MASK, 0x40070e88
 1443              	.set CYREG_SCB2_INTR_I2C_EC_MASKED, 0x40070e8c
 1444              	.set CYREG_SCB2_INTR_SPI_EC, 0x40070ec0
 1445              	.set CYREG_SCB2_INTR_SPI_EC_MASK, 0x40070ec8
 1446              	.set CYREG_SCB2_INTR_SPI_EC_MASKED, 0x40070ecc
 1447              	.set CYREG_SCB2_INTR_M, 0x40070f00
 1448              	.set CYREG_SCB2_INTR_M_SET, 0x40070f04
 1449              	.set CYREG_SCB2_INTR_M_MASK, 0x40070f08
 1450              	.set CYREG_SCB2_INTR_M_MASKED, 0x40070f0c
 1451              	.set CYREG_SCB2_INTR_S, 0x40070f40
 1452              	.set CYREG_SCB2_INTR_S_SET, 0x40070f44
 1453              	.set CYREG_SCB2_INTR_S_MASK, 0x40070f48
 1454              	.set CYREG_SCB2_INTR_S_MASKED, 0x40070f4c
 1455              	.set CYREG_SCB2_INTR_TX, 0x40070f80
 1456              	.set CYREG_SCB2_INTR_TX_SET, 0x40070f84
 1457              	.set CYREG_SCB2_INTR_TX_MASK, 0x40070f88
 1458              	.set CYREG_SCB2_INTR_TX_MASKED, 0x40070f8c
 1459              	.set CYREG_SCB2_INTR_RX, 0x40070fc0
 1460              	.set CYREG_SCB2_INTR_RX_SET, 0x40070fc4
 1461              	.set CYREG_SCB2_INTR_RX_MASK, 0x40070fc8
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 27


 1462              	.set CYREG_SCB2_INTR_RX_MASKED, 0x40070fcc
 1463              	.set CYDEV_SCB3_BASE, 0x40080000
 1464              	.set CYDEV_SCB3_SIZE, 0x00010000
 1465              	.set CYREG_SCB3_CTRL, 0x40080000
 1466              	.set CYREG_SCB3_STATUS, 0x40080004
 1467              	.set CYREG_SCB3_CMD_RESP_CTRL, 0x40080008
 1468              	.set CYREG_SCB3_CMD_RESP_STATUS, 0x4008000c
 1469              	.set CYREG_SCB3_SPI_CTRL, 0x40080020
 1470              	.set CYREG_SCB3_SPI_STATUS, 0x40080024
 1471              	.set CYREG_SCB3_UART_CTRL, 0x40080040
 1472              	.set CYREG_SCB3_UART_TX_CTRL, 0x40080044
 1473              	.set CYREG_SCB3_UART_RX_CTRL, 0x40080048
 1474              	.set CYREG_SCB3_UART_RX_STATUS, 0x4008004c
 1475              	.set CYREG_SCB3_UART_FLOW_CTRL, 0x40080050
 1476              	.set CYREG_SCB3_I2C_CTRL, 0x40080060
 1477              	.set CYREG_SCB3_I2C_STATUS, 0x40080064
 1478              	.set CYREG_SCB3_I2C_M_CMD, 0x40080068
 1479              	.set CYREG_SCB3_I2C_S_CMD, 0x4008006c
 1480              	.set CYREG_SCB3_I2C_CFG, 0x40080070
 1481              	.set CYREG_SCB3_TX_CTRL, 0x40080200
 1482              	.set CYREG_SCB3_TX_FIFO_CTRL, 0x40080204
 1483              	.set CYREG_SCB3_TX_FIFO_STATUS, 0x40080208
 1484              	.set CYREG_SCB3_TX_FIFO_WR, 0x40080240
 1485              	.set CYREG_SCB3_RX_CTRL, 0x40080300
 1486              	.set CYREG_SCB3_RX_FIFO_CTRL, 0x40080304
 1487              	.set CYREG_SCB3_RX_FIFO_STATUS, 0x40080308
 1488              	.set CYREG_SCB3_RX_MATCH, 0x40080310
 1489              	.set CYREG_SCB3_RX_FIFO_RD, 0x40080340
 1490              	.set CYREG_SCB3_RX_FIFO_RD_SILENT, 0x40080344
 1491              	.set CYREG_SCB3_EZ_DATA0, 0x40080400
 1492              	.set CYREG_SCB3_EZ_DATA1, 0x40080404
 1493              	.set CYREG_SCB3_EZ_DATA2, 0x40080408
 1494              	.set CYREG_SCB3_EZ_DATA3, 0x4008040c
 1495              	.set CYREG_SCB3_EZ_DATA4, 0x40080410
 1496              	.set CYREG_SCB3_EZ_DATA5, 0x40080414
 1497              	.set CYREG_SCB3_EZ_DATA6, 0x40080418
 1498              	.set CYREG_SCB3_EZ_DATA7, 0x4008041c
 1499              	.set CYREG_SCB3_EZ_DATA8, 0x40080420
 1500              	.set CYREG_SCB3_EZ_DATA9, 0x40080424
 1501              	.set CYREG_SCB3_EZ_DATA10, 0x40080428
 1502              	.set CYREG_SCB3_EZ_DATA11, 0x4008042c
 1503              	.set CYREG_SCB3_EZ_DATA12, 0x40080430
 1504              	.set CYREG_SCB3_EZ_DATA13, 0x40080434
 1505              	.set CYREG_SCB3_EZ_DATA14, 0x40080438
 1506              	.set CYREG_SCB3_EZ_DATA15, 0x4008043c
 1507              	.set CYREG_SCB3_EZ_DATA16, 0x40080440
 1508              	.set CYREG_SCB3_EZ_DATA17, 0x40080444
 1509              	.set CYREG_SCB3_EZ_DATA18, 0x40080448
 1510              	.set CYREG_SCB3_EZ_DATA19, 0x4008044c
 1511              	.set CYREG_SCB3_EZ_DATA20, 0x40080450
 1512              	.set CYREG_SCB3_EZ_DATA21, 0x40080454
 1513              	.set CYREG_SCB3_EZ_DATA22, 0x40080458
 1514              	.set CYREG_SCB3_EZ_DATA23, 0x4008045c
 1515              	.set CYREG_SCB3_EZ_DATA24, 0x40080460
 1516              	.set CYREG_SCB3_EZ_DATA25, 0x40080464
 1517              	.set CYREG_SCB3_EZ_DATA26, 0x40080468
 1518              	.set CYREG_SCB3_EZ_DATA27, 0x4008046c
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 28


 1519              	.set CYREG_SCB3_EZ_DATA28, 0x40080470
 1520              	.set CYREG_SCB3_EZ_DATA29, 0x40080474
 1521              	.set CYREG_SCB3_EZ_DATA30, 0x40080478
 1522              	.set CYREG_SCB3_EZ_DATA31, 0x4008047c
 1523              	.set CYREG_SCB3_INTR_CAUSE, 0x40080e00
 1524              	.set CYREG_SCB3_INTR_I2C_EC, 0x40080e80
 1525              	.set CYREG_SCB3_INTR_I2C_EC_MASK, 0x40080e88
 1526              	.set CYREG_SCB3_INTR_I2C_EC_MASKED, 0x40080e8c
 1527              	.set CYREG_SCB3_INTR_SPI_EC, 0x40080ec0
 1528              	.set CYREG_SCB3_INTR_SPI_EC_MASK, 0x40080ec8
 1529              	.set CYREG_SCB3_INTR_SPI_EC_MASKED, 0x40080ecc
 1530              	.set CYREG_SCB3_INTR_M, 0x40080f00
 1531              	.set CYREG_SCB3_INTR_M_SET, 0x40080f04
 1532              	.set CYREG_SCB3_INTR_M_MASK, 0x40080f08
 1533              	.set CYREG_SCB3_INTR_M_MASKED, 0x40080f0c
 1534              	.set CYREG_SCB3_INTR_S, 0x40080f40
 1535              	.set CYREG_SCB3_INTR_S_SET, 0x40080f44
 1536              	.set CYREG_SCB3_INTR_S_MASK, 0x40080f48
 1537              	.set CYREG_SCB3_INTR_S_MASKED, 0x40080f4c
 1538              	.set CYREG_SCB3_INTR_TX, 0x40080f80
 1539              	.set CYREG_SCB3_INTR_TX_SET, 0x40080f84
 1540              	.set CYREG_SCB3_INTR_TX_MASK, 0x40080f88
 1541              	.set CYREG_SCB3_INTR_TX_MASKED, 0x40080f8c
 1542              	.set CYREG_SCB3_INTR_RX, 0x40080fc0
 1543              	.set CYREG_SCB3_INTR_RX_SET, 0x40080fc4
 1544              	.set CYREG_SCB3_INTR_RX_MASK, 0x40080fc8
 1545              	.set CYREG_SCB3_INTR_RX_MASKED, 0x40080fcc
 1546              	.set CYDEV_TCPWM_BASE, 0x40090000
 1547              	.set CYDEV_TCPWM_SIZE, 0x00010000
 1548              	.set CYREG_TCPWM_CTRL, 0x40090000
 1549              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 1550              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000004
 1551              	.set CYREG_TCPWM_CMD, 0x40090008
 1552              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 1553              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000004
 1554              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 1555              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000004
 1556              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 1557              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000004
 1558              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 1559              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000004
 1560              	.set CYREG_TCPWM_INTR_CAUSE, 0x4009000c
 1561              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 1562              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000004
 1563              	.set CYDEV_TCPWM_CNT0_BASE, 0x40090100
 1564              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 1565              	.set CYREG_TCPWM_CNT0_CTRL, 0x40090100
 1566              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 1567              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 1568              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 1569              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 1570              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 1571              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 1572              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 1573              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 1574              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 1575              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 29


 1576              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 1577              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 1578              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 1579              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 1580              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 1581              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 1582              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 1583              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 1584              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 1585              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 1586              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 1587              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 1588              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 1589              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 1590              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 1591              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 1592              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 1593              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 1594              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 1595              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 1596              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 1597              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 1598              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 1599              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 1600              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 1601              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 1602              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 1603              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 1604              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 1605              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 1606              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 1607              	.set CYREG_TCPWM_CNT0_STATUS, 0x40090104
 1608              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 1609              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 1610              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 1611              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 1612              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40090108
 1613              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 1614              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 1615              	.set CYREG_TCPWM_CNT0_CC, 0x4009010c
 1616              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 1617              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 1618              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40090110
 1619              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40090114
 1620              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 1621              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 1622              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40090118
 1623              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40090120
 1624              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 1625              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 1626              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 1627              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 1628              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 1629              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 1630              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 1631              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 1632              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 30


 1633              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 1634              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40090124
 1635              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 1636              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 1637              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 1638              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 1639              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 1640              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 1641              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 1642              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 1643              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 1644              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 1645              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 1646              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 1647              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 1648              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 1649              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 1650              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 1651              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 1652              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 1653              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 1654              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 1655              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 1656              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 1657              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 1658              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 1659              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 1660              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 1661              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 1662              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 1663              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 1664              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 1665              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40090128
 1666              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 1667              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 1668              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 1669              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 1670              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 1671              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 1672              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 1673              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 1674              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 1675              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 1676              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 1677              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 1678              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 1679              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 1680              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 1681              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 1682              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 1683              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 1684              	.set CYREG_TCPWM_CNT0_INTR, 0x40090130
 1685              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 1686              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 1687              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 1688              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 1689              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40090134
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 31


 1690              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40090138
 1691              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4009013c
 1692              	.set CYDEV_TCPWM_CNT1_BASE, 0x40090140
 1693              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 1694              	.set CYREG_TCPWM_CNT1_CTRL, 0x40090140
 1695              	.set CYREG_TCPWM_CNT1_STATUS, 0x40090144
 1696              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40090148
 1697              	.set CYREG_TCPWM_CNT1_CC, 0x4009014c
 1698              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40090150
 1699              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40090154
 1700              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40090158
 1701              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40090160
 1702              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40090164
 1703              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40090168
 1704              	.set CYREG_TCPWM_CNT1_INTR, 0x40090170
 1705              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40090174
 1706              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40090178
 1707              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4009017c
 1708              	.set CYDEV_TCPWM_CNT2_BASE, 0x40090180
 1709              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 1710              	.set CYREG_TCPWM_CNT2_CTRL, 0x40090180
 1711              	.set CYREG_TCPWM_CNT2_STATUS, 0x40090184
 1712              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40090188
 1713              	.set CYREG_TCPWM_CNT2_CC, 0x4009018c
 1714              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40090190
 1715              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40090194
 1716              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40090198
 1717              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400901a0
 1718              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400901a4
 1719              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400901a8
 1720              	.set CYREG_TCPWM_CNT2_INTR, 0x400901b0
 1721              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x400901b4
 1722              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400901b8
 1723              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400901bc
 1724              	.set CYDEV_TCPWM_CNT3_BASE, 0x400901c0
 1725              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 1726              	.set CYREG_TCPWM_CNT3_CTRL, 0x400901c0
 1727              	.set CYREG_TCPWM_CNT3_STATUS, 0x400901c4
 1728              	.set CYREG_TCPWM_CNT3_COUNTER, 0x400901c8
 1729              	.set CYREG_TCPWM_CNT3_CC, 0x400901cc
 1730              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400901d0
 1731              	.set CYREG_TCPWM_CNT3_PERIOD, 0x400901d4
 1732              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400901d8
 1733              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400901e0
 1734              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400901e4
 1735              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400901e8
 1736              	.set CYREG_TCPWM_CNT3_INTR, 0x400901f0
 1737              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x400901f4
 1738              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400901f8
 1739              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400901fc
 1740              	.set CYDEV_USBPD0_BASE, 0x400a0000
 1741              	.set CYDEV_USBPD0_SIZE, 0x00010000
 1742              	.set CYDEV_USBPD0_USBPD_BASE, 0x400a0000
 1743              	.set CYDEV_USBPD0_USBPD_SIZE, 0x00001000
 1744              	.set CYREG_USBPD0_USBPD_CTRL, 0x400a0000
 1745              	.set CYFLD_USBPD_USBPD_TX_BYPASS_EN__OFFSET, 0x00000000
 1746              	.set CYFLD_USBPD_USBPD_TX_BYPASS_EN__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 32


 1747              	.set CYFLD_USBPD_USBPD_RX_BYPASS_EN__OFFSET, 0x00000001
 1748              	.set CYFLD_USBPD_USBPD_RX_BYPASS_EN__SIZE, 0x00000002
 1749              	.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_NO_BYPASS, 0x00000000
 1750              	.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_RX_SOP_ALLIGN, 0x00000001
 1751              	.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_NO_RX_SOP_ALLGN, 0x00000002
 1752              	.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_RSVD_BYPASS, 0x00000003
 1753              	.set CYFLD_USBPD_USBPD_HPD_DIRECTION__OFFSET, 0x00000003
 1754              	.set CYFLD_USBPD_USBPD_HPD_DIRECTION__SIZE, 0x00000001
 1755              	.set CYFLD_USBPD_USBPD_HPD_ENABLED__OFFSET, 0x0000001d
 1756              	.set CYFLD_USBPD_USBPD_HPD_ENABLED__SIZE, 0x00000001
 1757              	.set CYFLD_USBPD_USBPD_HPDT_ENABLED__OFFSET, 0x0000001e
 1758              	.set CYFLD_USBPD_USBPD_HPDT_ENABLED__SIZE, 0x00000001
 1759              	.set CYFLD_USBPD_USBPD_IP_ENABLED__OFFSET, 0x0000001f
 1760              	.set CYFLD_USBPD_USBPD_IP_ENABLED__SIZE, 0x00000001
 1761              	.set CYREG_USBPD0_USBPD_HEADER_INFO, 0x400a0004
 1762              	.set CYFLD_USBPD_USBPD_EN_RX_EXTENDED_DATA__OFFSET, 0x00000000
 1763              	.set CYFLD_USBPD_USBPD_EN_RX_EXTENDED_DATA__SIZE, 0x00000001
 1764              	.set CYFLD_USBPD_USBPD_EN_TX_EXTENDED_DATA__OFFSET, 0x00000001
 1765              	.set CYFLD_USBPD_USBPD_EN_TX_EXTENDED_DATA__SIZE, 0x00000001
 1766              	.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BIT_LOCATION__OFFSET, 0x00000008
 1767              	.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BIT_LOCATION__SIZE, 0x00000004
 1768              	.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__OFFSET, 0x0000000c
 1769              	.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__SIZE, 0x00000005
 1770              	.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__OFFSET, 0x00000011
 1771              	.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__SIZE, 0x00000005
 1772              	.set CYREG_USBPD0_USBPD_TX_HEADER, 0x400a000c
 1773              	.set CYFLD_USBPD_USBPD_TX_HEADER__OFFSET, 0x00000000
 1774              	.set CYFLD_USBPD_USBPD_TX_HEADER__SIZE, 0x00000020
 1775              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA0, 0x400a0010
 1776              	.set CYFLD_USBPD_USBPD_DATA__OFFSET, 0x00000000
 1777              	.set CYFLD_USBPD_USBPD_DATA__SIZE, 0x00000020
 1778              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA1, 0x400a0014
 1779              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA2, 0x400a0018
 1780              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA3, 0x400a001c
 1781              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA4, 0x400a0020
 1782              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA5, 0x400a0024
 1783              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA6, 0x400a0028
 1784              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA7, 0x400a002c
 1785              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA8, 0x400a0030
 1786              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA9, 0x400a0034
 1787              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA10, 0x400a0038
 1788              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA11, 0x400a003c
 1789              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA12, 0x400a0040
 1790              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA13, 0x400a0044
 1791              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA14, 0x400a0048
 1792              	.set CYREG_USBPD0_USBPD_TX_MEM_DATA15, 0x400a004c
 1793              	.set CYREG_USBPD0_USBPD_RX_HEADER, 0x400a005c
 1794              	.set CYFLD_USBPD_USBPD_RX_HEADER__OFFSET, 0x00000000
 1795              	.set CYFLD_USBPD_USBPD_RX_HEADER__SIZE, 0x00000020
 1796              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA0, 0x400a0060
 1797              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA1, 0x400a0064
 1798              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA2, 0x400a0068
 1799              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA3, 0x400a006c
 1800              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA4, 0x400a0070
 1801              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA5, 0x400a0074
 1802              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA6, 0x400a0078
 1803              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA7, 0x400a007c
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 33


 1804              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA8, 0x400a0080
 1805              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA9, 0x400a0084
 1806              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA10, 0x400a0088
 1807              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA11, 0x400a008c
 1808              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA12, 0x400a0090
 1809              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA13, 0x400a0094
 1810              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA14, 0x400a0098
 1811              	.set CYREG_USBPD0_USBPD_RX_MEM_DATA15, 0x400a009c
 1812              	.set CYREG_USBPD0_USBPD_SRAM_PTR, 0x400a00a0
 1813              	.set CYFLD_USBPD_USBPD_TX_FUNC_RD_PTR__OFFSET, 0x00000000
 1814              	.set CYFLD_USBPD_USBPD_TX_FUNC_RD_PTR__SIZE, 0x00000005
 1815              	.set CYFLD_USBPD_USBPD_RX_FUNC_WR_PTR__OFFSET, 0x00000008
 1816              	.set CYFLD_USBPD_USBPD_RX_FUNC_WR_PTR__SIZE, 0x00000005
 1817              	.set CYREG_USBPD0_USBPD_STATUS, 0x400a00a4
 1818              	.set CYFLD_USBPD_USBPD_RX_BUSY__OFFSET, 0x00000000
 1819              	.set CYFLD_USBPD_USBPD_RX_BUSY__SIZE, 0x00000001
 1820              	.set CYFLD_USBPD_USBPD_TX_BUSY__OFFSET, 0x00000001
 1821              	.set CYFLD_USBPD_USBPD_TX_BUSY__SIZE, 0x00000001
 1822              	.set CYFLD_USBPD_USBPD_CC_DATA_VALID__OFFSET, 0x00000002
 1823              	.set CYFLD_USBPD_USBPD_CC_DATA_VALID__SIZE, 0x00000001
 1824              	.set CYFLD_USBPD_USBPD_SOP_TYPE_DETECTED__OFFSET, 0x00000003
 1825              	.set CYFLD_USBPD_USBPD_SOP_TYPE_DETECTED__SIZE, 0x00000003
 1826              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_NO_SOP_RCVD, 0x00000000
 1827              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DEFAULT_SOP_RCVD, 0x00000001
 1828              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_PRIME_SOP_RCVD, 0x00000002
 1829              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DBL_PRIME_SOP_RCVD, 0x00000003
 1830              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DBG_PRIME_SOP_RCVD, 0x00000004
 1831              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_RCVD, 0x00000005
 1832              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_RSVD1_SOP_RCVD, 0x00000006
 1833              	.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_RSVD2_SOP_RCVD, 0x00000007
 1834              	.set CYFLD_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__OFFSET, 0x00000006
 1835              	.set CYFLD_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__SIZE, 0x00000003
 1836              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_NO_SOP_GOODCRC_RCVD, 0x00000000
 1837              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DEFAULT_SOP_GOODCRC_RCVD, 0x00000001
 1838              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_PRIME_SOP_GOODCRC_RCVD, 0x00000002
 1839              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBL_PRIME_SOP_GOODCRC_RCVD, 0x00000003
 1840              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_PRIME_SOP_GOODCRC_RCVD, 0x00000004
 1841              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_GOODCRC_RCVD, 0x00000005
 1842              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_RSVD1_SOP_GOODCRC_RCVD, 0x00000006
 1843              	.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_RSVD2_SOP_GOODCRC_RCVD, 0x00000007
 1844              	.set CYFLD_USBPD_USBPD_RST_TYPE_DET__OFFSET, 0x00000009
 1845              	.set CYFLD_USBPD_USBPD_RST_TYPE_DET__SIZE, 0x00000003
 1846              	.set CYVAL_USBPD_USBPD_RST_TYPE_DET_RESERVED_RESET, 0x00000000
 1847              	.set CYVAL_USBPD_USBPD_RST_TYPE_DET_HARD_RESET_RCVD, 0x00000001
 1848              	.set CYVAL_USBPD_USBPD_RST_TYPE_DET_CABLE_RESET_RCVD, 0x00000002
 1849              	.set CYVAL_USBPD_USBPD_RST_TYPE_DET_RSVD1_RESET_RCVD, 0x00000003
 1850              	.set CYVAL_USBPD_USBPD_RST_TYPE_DET_RSVD2_RESET_RCVD, 0x00000004
 1851              	.set CYFLD_USBPD_USBPD_CC1_STATUS__OFFSET, 0x0000000e
 1852              	.set CYFLD_USBPD_USBPD_CC1_STATUS__SIZE, 0x00000001
 1853              	.set CYFLD_USBPD_USBPD_CC2_STATUS__OFFSET, 0x0000000f
 1854              	.set CYFLD_USBPD_USBPD_CC2_STATUS__SIZE, 0x00000001
 1855              	.set CYFLD_USBPD_USBPD_VCMP_LA_STATUS__OFFSET, 0x00000010
 1856              	.set CYFLD_USBPD_USBPD_VCMP_LA_STATUS__SIZE, 0x00000001
 1857              	.set CYFLD_USBPD_USBPD_VCMP_UP_STATUS__OFFSET, 0x00000011
 1858              	.set CYFLD_USBPD_USBPD_VCMP_UP_STATUS__SIZE, 0x00000001
 1859              	.set CYFLD_USBPD_USBPD_VCMP_DN_STATUS__OFFSET, 0x00000012
 1860              	.set CYFLD_USBPD_USBPD_VCMP_DN_STATUS__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 34


 1861              	.set CYFLD_USBPD_USBPD_NOISE_DETECTED__OFFSET, 0x00000013
 1862              	.set CYFLD_USBPD_USBPD_NOISE_DETECTED__SIZE, 0x00000001
 1863              	.set CYFLD_USBPD_USBPD_NOISE_CC_DATA_VALID__OFFSET, 0x00000014
 1864              	.set CYFLD_USBPD_USBPD_NOISE_CC_DATA_VALID__SIZE, 0x00000001
 1865              	.set CYFLD_USBPD_USBPD_CC_RX_DATA__OFFSET, 0x00000015
 1866              	.set CYFLD_USBPD_USBPD_CC_RX_DATA__SIZE, 0x00000001
 1867              	.set CYFLD_USBPD_USBPD_SENDING_GOODCRC_MSG__OFFSET, 0x00000016
 1868              	.set CYFLD_USBPD_USBPD_SENDING_GOODCRC_MSG__SIZE, 0x00000001
 1869              	.set CYFLD_USBPD_USBPD_V5V_STATUS__OFFSET, 0x00000017
 1870              	.set CYFLD_USBPD_USBPD_V5V_STATUS__SIZE, 0x00000001
 1871              	.set CYFLD_USBPD_USBPD_ADC1_CMP_OUT_STATUS__OFFSET, 0x00000018
 1872              	.set CYFLD_USBPD_USBPD_ADC1_CMP_OUT_STATUS__SIZE, 0x00000001
 1873              	.set CYFLD_USBPD_USBPD_ADC2_CMP_OUT_STATUS__OFFSET, 0x00000019
 1874              	.set CYFLD_USBPD_USBPD_ADC2_CMP_OUT_STATUS__SIZE, 0x00000001
 1875              	.set CYFLD_USBPD_USBPD_HPD_STATUS__OFFSET, 0x0000001a
 1876              	.set CYFLD_USBPD_USBPD_HPD_STATUS__SIZE, 0x00000001
 1877              	.set CYFLD_USBPD_USBPD_SPARE6_STATUS__OFFSET, 0x0000001b
 1878              	.set CYFLD_USBPD_USBPD_SPARE6_STATUS__SIZE, 0x00000001
 1879              	.set CYFLD_USBPD_USBPD_SPARE7_STATUS__OFFSET, 0x0000001c
 1880              	.set CYFLD_USBPD_USBPD_SPARE7_STATUS__SIZE, 0x00000001
 1881              	.set CYFLD_USBPD_USBPD_SPARE8_STATUS__OFFSET, 0x0000001d
 1882              	.set CYFLD_USBPD_USBPD_SPARE8_STATUS__SIZE, 0x00000001
 1883              	.set CYFLD_USBPD_USBPD_SPARE9_STATUS__OFFSET, 0x0000001e
 1884              	.set CYFLD_USBPD_USBPD_SPARE9_STATUS__SIZE, 0x00000001
 1885              	.set CYREG_USBPD0_USBPD_RX_SOP_GOOD_CRC_EN_CTRL, 0x400a00a8
 1886              	.set CYFLD_USBPD_USBPD_TX_SEND_DEFAULT_SOP_GOOD_CRC_EN__OFFSET, 0x00000000
 1887              	.set CYFLD_USBPD_USBPD_TX_SEND_DEFAULT_SOP_GOOD_CRC_EN__SIZE, 0x00000001
 1888              	.set CYFLD_USBPD_USBPD_TX_SEND_PRIME_SOP_GOOD_CRC_EN__OFFSET, 0x00000001
 1889              	.set CYFLD_USBPD_USBPD_TX_SEND_PRIME_SOP_GOOD_CRC_EN__SIZE, 0x00000001
 1890              	.set CYFLD_USBPD_USBPD_TX_SEND_DBL_PRIME_SOP_GOOD_CRC_EN__OFFSET, 0x00000002
 1891              	.set CYFLD_USBPD_USBPD_TX_SEND_DBL_PRIME_SOP_GOOD_CRC_EN__SIZE, 0x00000001
 1892              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_EOP__OFFSET, 0x00000003
 1893              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_EOP__SIZE, 0x00000001
 1894              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__OFFSET, 0x00000004
 1895              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__SIZE, 0x00000001
 1896              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_NOISE_PKT__OFFSET, 0x00000005
 1897              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_NOISE_PKT__SIZE, 0x00000001
 1898              	.set CYREG_USBPD0_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_0, 0x400a00ac
 1899              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_CTRL_MSG_TYP__OFFSET, 0x00000000
 1900              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_CTRL_MSG_TYP__SIZE, 0x00000020
 1901              	.set CYREG_USBPD0_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_1, 0x400a00b0
 1902              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_DATA_MSG_TYP__OFFSET, 0x00000000
 1903              	.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_DATA_MSG_TYP__SIZE, 0x00000020
 1904              	.set CYREG_USBPD0_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_0, 0x400a00b4
 1905              	.set CYREG_USBPD0_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_1, 0x400a00b8
 1906              	.set CYREG_USBPD0_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_0, 0x400a00bc
 1907              	.set CYREG_USBPD0_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_1, 0x400a00c0
 1908              	.set CYREG_USBPD0_USBPD_RX_EXPECT_GOODCRC_MSG, 0x400a00c4
 1909              	.set CYFLD_USBPD_USBPD_EXPECTED_HEADER__OFFSET, 0x00000000
 1910              	.set CYFLD_USBPD_USBPD_EXPECTED_HEADER__SIZE, 0x00000010
 1911              	.set CYFLD_USBPD_USBPD_EXPECTED_SOP__OFFSET, 0x00000010
 1912              	.set CYFLD_USBPD_USBPD_EXPECTED_SOP__SIZE, 0x00000003
 1913              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_RESERVED, 0x00000000
 1914              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DEFAULT_SOP_RCVD, 0x00000001
 1915              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_PRIME_SOP_RCVD, 0x00000002
 1916              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DBL_PRIME_SOP_RCVD, 0x00000003
 1917              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DBG_PRIME_SOP_RCVD, 0x00000004
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 35


 1918              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DBG_DBL_PRIME_SOP_RCVD, 0x00000005
 1919              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_RSVD1_SOP_RCVD, 0x00000006
 1920              	.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_RSVD2_SOP_RCVD, 0x00000007
 1921              	.set CYFLD_USBPD_USBPD_DISABLE_RX_CRC_TIMER__OFFSET, 0x00000013
 1922              	.set CYFLD_USBPD_USBPD_DISABLE_RX_CRC_TIMER__SIZE, 0x00000001
 1923              	.set CYREG_USBPD0_USBPD_RX_GOODCRC_MSG, 0x400a00c8
 1924              	.set CYFLD_USBPD_USBPD_HEADER__OFFSET, 0x00000000
 1925              	.set CYFLD_USBPD_USBPD_HEADER__SIZE, 0x00000010
 1926              	.set CYREG_USBPD0_USBPD_RX_CC, 0x400a00cc
 1927              	.set CYFLD_USBPD_USBPD_RX_CNT_MAX__OFFSET, 0x00000000
 1928              	.set CYFLD_USBPD_USBPD_RX_CNT_MAX__SIZE, 0x00000008
 1929              	.set CYFLD_USBPD_USBPD_RX_UI_BOUNDARY_DELTA__OFFSET, 0x00000008
 1930              	.set CYFLD_USBPD_USBPD_RX_UI_BOUNDARY_DELTA__SIZE, 0x00000006
 1931              	.set CYFLD_USBPD_USBPD_CNT_MAX__OFFSET, 0x00000013
 1932              	.set CYFLD_USBPD_USBPD_CNT_MAX__SIZE, 0x00000001
 1933              	.set CYFLD_USBPD_USBPD_VCMP_UP_COMP_ENABLE__OFFSET, 0x00000014
 1934              	.set CYFLD_USBPD_USBPD_VCMP_UP_COMP_ENABLE__SIZE, 0x00000001
 1935              	.set CYFLD_USBPD_USBPD_VCMP_LA_COMP_ENABLE__OFFSET, 0x00000015
 1936              	.set CYFLD_USBPD_USBPD_VCMP_LA_COMP_ENABLE__SIZE, 0x00000001
 1937              	.set CYFLD_USBPD_USBPD_RX_NOISE_CHECK_ENABLE__OFFSET, 0x00000016
 1938              	.set CYFLD_USBPD_USBPD_RX_NOISE_CHECK_ENABLE__SIZE, 0x00000001
 1939              	.set CYFLD_USBPD_USBPD_NOISE_EDGE_COUNT__OFFSET, 0x00000017
 1940              	.set CYFLD_USBPD_USBPD_NOISE_EDGE_COUNT__SIZE, 0x00000002
 1941              	.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_THREE_TRANS_TRIG, 0x00000000
 1942              	.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_FOUR_TRANS_TRIG, 0x00000001
 1943              	.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_FIVE_TRANS_TRIG, 0x00000002
 1944              	.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_SIX_TRANS_TRIG, 0x00000003
 1945              	.set CYFLD_USBPD_USBPD_DELAY_HALF__OFFSET, 0x00000019
 1946              	.set CYFLD_USBPD_USBPD_DELAY_HALF__SIZE, 0x00000001
 1947              	.set CYFLD_USBPD_USBPD_DELAY_VALUE__OFFSET, 0x0000001a
 1948              	.set CYFLD_USBPD_USBPD_DELAY_VALUE__SIZE, 0x00000004
 1949              	.set CYFLD_USBPD_USBPD_DELAY_WIDEN_HIGH__OFFSET, 0x0000001e
 1950              	.set CYFLD_USBPD_USBPD_DELAY_WIDEN_HIGH__SIZE, 0x00000001
 1951              	.set CYFLD_USBPD_USBPD_DELAY_AUTO__OFFSET, 0x0000001f
 1952              	.set CYFLD_USBPD_USBPD_DELAY_AUTO__SIZE, 0x00000001
 1953              	.set CYREG_USBPD0_USBPD_RX_CC2, 0x400a00d0
 1954              	.set CYFLD_USBPD_USBPD_MIN_PULSE_VALUE__OFFSET, 0x00000000
 1955              	.set CYFLD_USBPD_USBPD_MIN_PULSE_VALUE__SIZE, 0x00000008
 1956              	.set CYFLD_USBPD_USBPD_MAX_PULSE_VALUE__OFFSET, 0x00000008
 1957              	.set CYFLD_USBPD_USBPD_MAX_PULSE_VALUE__SIZE, 0x00000008
 1958              	.set CYFLD_USBPD_USBPD_DELAY_VALID_COUNT__OFFSET, 0x00000010
 1959              	.set CYFLD_USBPD_USBPD_DELAY_VALID_COUNT__SIZE, 0x00000004
 1960              	.set CYREG_USBPD0_USBPD_RX_ORDER_SET_CTRL, 0x400a00d4
 1961              	.set CYFLD_USBPD_USBPD_SOP_CMP_OPT__OFFSET, 0x00000000
 1962              	.set CYFLD_USBPD_USBPD_SOP_CMP_OPT__SIZE, 0x00000001
 1963              	.set CYFLD_USBPD_USBPD_RST_CMP_OPT__OFFSET, 0x00000001
 1964              	.set CYFLD_USBPD_USBPD_RST_CMP_OPT__SIZE, 0x00000001
 1965              	.set CYFLD_USBPD_USBPD_PREAMBLE_SOP_EN__OFFSET, 0x00000002
 1966              	.set CYFLD_USBPD_USBPD_PREAMBLE_SOP_EN__SIZE, 0x00000001
 1967              	.set CYFLD_USBPD_USBPD_PREAMBLE_RST_EN__OFFSET, 0x00000003
 1968              	.set CYFLD_USBPD_USBPD_PREAMBLE_RST_EN__SIZE, 0x00000001
 1969              	.set CYFLD_USBPD_USBPD_SOP_RST_EN__OFFSET, 0x00000008
 1970              	.set CYFLD_USBPD_USBPD_SOP_RST_EN__SIZE, 0x0000000b
 1971              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DEFAULT_SOP_DET, 0x00000001
 1972              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_PRIME_SOP_DET, 0x00000002
 1973              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DBL_PRIME_SOP_DET, 0x00000004
 1974              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DEBUG_PRIME_SOP_DET, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 36


 1975              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DEBUG_DBL_PRIME_DET, 0x00000010
 1976              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RX_CABLE_RESET_DET, 0x00000020
 1977              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RX_HARD_RESET_DET, 0x00000040
 1978              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_RESERVED1_CFG, 0x00000080
 1979              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RESERVED1, 0x00000100
 1980              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_RESERVED2_CFG, 0x00000200
 1981              	.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RESERVED2, 0x00000400
 1982              	.set CYREG_USBPD0_USBPD_RX_RESERVED1_ORDER_SET, 0x400a00d8
 1983              	.set CYFLD_USBPD_USBPD_RX_RESERVED1_OS__OFFSET, 0x00000000
 1984              	.set CYFLD_USBPD_USBPD_RX_RESERVED1_OS__SIZE, 0x00000020
 1985              	.set CYREG_USBPD0_USBPD_RX_RESERVED2_ORDER_SET, 0x400a00e0
 1986              	.set CYFLD_USBPD_USBPD_RX_RESERVED2_OS__OFFSET, 0x00000000
 1987              	.set CYFLD_USBPD_USBPD_RX_RESERVED2_OS__SIZE, 0x00000014
 1988              	.set CYREG_USBPD0_USBPD_TX_GOODCRC_MSG_ORDER_SET, 0x400a00e4
 1989              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_OS__OFFSET, 0x00000000
 1990              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_OS__SIZE, 0x00000020
 1991              	.set CYREG_USBPD0_USBPD_TX_CTRL, 0x400a00e8
 1992              	.set CYFLD_USBPD_USBPD_GOODCRC_MSG_BITS__OFFSET, 0x00000000
 1993              	.set CYFLD_USBPD_USBPD_GOODCRC_MSG_BITS__SIZE, 0x00000010
 1994              	.set CYFLD_USBPD_USBPD_EN_TX_BIST_CM2__OFFSET, 0x00000010
 1995              	.set CYFLD_USBPD_USBPD_EN_TX_BIST_CM2__SIZE, 0x00000001
 1996              	.set CYFLD_USBPD_USBPD_TX_GO__OFFSET, 0x00000011
 1997              	.set CYFLD_USBPD_USBPD_TX_GO__SIZE, 0x00000001
 1998              	.set CYFLD_USBPD_USBPD_TX_SEND_RST__OFFSET, 0x00000012
 1999              	.set CYFLD_USBPD_USBPD_TX_SEND_RST__SIZE, 0x00000001
 2000              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE__OFFSET, 0x00000013
 2001              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE__SIZE, 0x00000001
 2002              	.set CYFLD_USBPD_USBPD_TX_REG_EN__OFFSET, 0x00000014
 2003              	.set CYFLD_USBPD_USBPD_TX_REG_EN__SIZE, 0x00000001
 2004              	.set CYFLD_USBPD_USBPD_TX_REG_CFG__OFFSET, 0x00000015
 2005              	.set CYFLD_USBPD_USBPD_TX_REG_CFG__SIZE, 0x00000001
 2006              	.set CYFLD_USBPD_USBPD_TX_REG_TIMER__OFFSET, 0x00000018
 2007              	.set CYFLD_USBPD_USBPD_TX_REG_TIMER__SIZE, 0x00000006
 2008              	.set CYREG_USBPD0_USBPD_TX_SOP_ORDER_SET, 0x400a00ec
 2009              	.set CYFLD_USBPD_USBPD_TX_SOP_OS__OFFSET, 0x00000000
 2010              	.set CYFLD_USBPD_USBPD_TX_SOP_OS__SIZE, 0x00000014
 2011              	.set CYREG_USBPD0_USBPD_TX_HARD_CABLE_ORDER_SET, 0x400a00f0
 2012              	.set CYFLD_USBPD_USBPD_TX_RESET_OS__OFFSET, 0x00000000
 2013              	.set CYFLD_USBPD_USBPD_TX_RESET_OS__SIZE, 0x00000014
 2014              	.set CYREG_USBPD0_USBPD_CRC_COUNTER, 0x400a00f4
 2015              	.set CYFLD_USBPD_USBPD_CRC_COUNTER__OFFSET, 0x00000000
 2016              	.set CYFLD_USBPD_USBPD_CRC_COUNTER__SIZE, 0x00000010
 2017              	.set CYREG_USBPD0_USBPD_INTER_PACKET_COUNTER, 0x400a00f8
 2018              	.set CYFLD_USBPD_USBPD_BUS_IDLE_CNT__OFFSET, 0x00000000
 2019              	.set CYFLD_USBPD_USBPD_BUS_IDLE_CNT__SIZE, 0x0000000b
 2020              	.set CYFLD_USBPD_USBPD_IDLE_COUNTER__OFFSET, 0x0000000b
 2021              	.set CYFLD_USBPD_USBPD_IDLE_COUNTER__SIZE, 0x0000000a
 2022              	.set CYFLD_USBPD_USBPD_IFG_COUNTER__OFFSET, 0x00000015
 2023              	.set CYFLD_USBPD_USBPD_IFG_COUNTER__SIZE, 0x0000000b
 2024              	.set CYREG_USBPD0_USBPD_TIMER_TRIGGER, 0x400a00fc
 2025              	.set CYFLD_USBPD_USBPD_EN_TRIGGER0__OFFSET, 0x00000000
 2026              	.set CYFLD_USBPD_USBPD_EN_TRIGGER0__SIZE, 0x00000001
 2027              	.set CYFLD_USBPD_USBPD_EN_TRIGGER1__OFFSET, 0x00000001
 2028              	.set CYFLD_USBPD_USBPD_EN_TRIGGER1__SIZE, 0x00000001
 2029              	.set CYFLD_USBPD_USBPD_EN_TRIGGER2__OFFSET, 0x00000002
 2030              	.set CYFLD_USBPD_USBPD_EN_TRIGGER2__SIZE, 0x00000001
 2031              	.set CYFLD_USBPD_USBPD_EN_TRIGGER3__OFFSET, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 37


 2032              	.set CYFLD_USBPD_USBPD_EN_TRIGGER3__SIZE, 0x00000001
 2033              	.set CYFLD_USBPD_USBPD_EN_TRIGGER4__OFFSET, 0x00000004
 2034              	.set CYFLD_USBPD_USBPD_EN_TRIGGER4__SIZE, 0x00000001
 2035              	.set CYFLD_USBPD_USBPD_EN_TRIGGER5__OFFSET, 0x00000005
 2036              	.set CYFLD_USBPD_USBPD_EN_TRIGGER5__SIZE, 0x00000001
 2037              	.set CYFLD_USBPD_USBPD_EN_TRIGGER6__OFFSET, 0x00000006
 2038              	.set CYFLD_USBPD_USBPD_EN_TRIGGER6__SIZE, 0x00000001
 2039              	.set CYREG_USBPD0_USBPD_INTR_DDFT_MUX, 0x400a0100
 2040              	.set CYFLD_USBPD_USBPD_intr_ddft0_sel__OFFSET, 0x00000000
 2041              	.set CYFLD_USBPD_USBPD_intr_ddft0_sel__SIZE, 0x00000006
 2042              	.set CYFLD_USBPD_USBPD_intr_ddft1_sel__OFFSET, 0x00000006
 2043              	.set CYFLD_USBPD_USBPD_intr_ddft1_sel__SIZE, 0x00000006
 2044              	.set CYREG_USBPD0_USBPD_DDFT_MUX, 0x400a0104
 2045              	.set CYFLD_USBPD_USBPD_ddft0_sel__OFFSET, 0x00000000
 2046              	.set CYFLD_USBPD_USBPD_ddft0_sel__SIZE, 0x00000006
 2047              	.set CYFLD_USBPD_USBPD_ddft1_sel__OFFSET, 0x00000006
 2048              	.set CYFLD_USBPD_USBPD_ddft1_sel__SIZE, 0x00000006
 2049              	.set CYREG_USBPD0_USBPD_INTR_1_CFG, 0x400a0108
 2050              	.set CYFLD_USBPD_USBPD_CC1_CFG__OFFSET, 0x00000004
 2051              	.set CYFLD_USBPD_USBPD_CC1_CFG__SIZE, 0x00000002
 2052              	.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2053              	.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2054              	.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2055              	.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2056              	.set CYFLD_USBPD_USBPD_CC2_CFG__OFFSET, 0x00000006
 2057              	.set CYFLD_USBPD_USBPD_CC2_CFG__SIZE, 0x00000002
 2058              	.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2059              	.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2060              	.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2061              	.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2062              	.set CYFLD_USBPD_USBPD_VCMP_UP_CFG__OFFSET, 0x00000008
 2063              	.set CYFLD_USBPD_USBPD_VCMP_UP_CFG__SIZE, 0x00000002
 2064              	.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2065              	.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2066              	.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2067              	.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2068              	.set CYFLD_USBPD_USBPD_VCMP_DN_CFG__OFFSET, 0x0000000a
 2069              	.set CYFLD_USBPD_USBPD_VCMP_DN_CFG__SIZE, 0x00000002
 2070              	.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2071              	.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2072              	.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2073              	.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2074              	.set CYFLD_USBPD_USBPD_VCMP_LA_CFG__OFFSET, 0x0000000c
 2075              	.set CYFLD_USBPD_USBPD_VCMP_LA_CFG__SIZE, 0x00000002
 2076              	.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2077              	.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2078              	.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2079              	.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2080              	.set CYFLD_USBPD_USBPD_CC1_CFG_FILT_EN__OFFSET, 0x00000010
 2081              	.set CYFLD_USBPD_USBPD_CC1_CFG_FILT_EN__SIZE, 0x00000001
 2082              	.set CYFLD_USBPD_USBPD_CC2_FILT_EN__OFFSET, 0x00000011
 2083              	.set CYFLD_USBPD_USBPD_CC2_FILT_EN__SIZE, 0x00000001
 2084              	.set CYFLD_USBPD_USBPD_VCMP_UP_FILT_EN__OFFSET, 0x00000012
 2085              	.set CYFLD_USBPD_USBPD_VCMP_UP_FILT_EN__SIZE, 0x00000001
 2086              	.set CYFLD_USBPD_USBPD_VCMP_DN_FILT_EN__OFFSET, 0x00000013
 2087              	.set CYFLD_USBPD_USBPD_VCMP_DN_FILT_EN__SIZE, 0x00000001
 2088              	.set CYFLD_USBPD_USBPD_V5V_FILT_EN__OFFSET, 0x00000014
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 38


 2089              	.set CYFLD_USBPD_USBPD_V5V_FILT_EN__SIZE, 0x00000001
 2090              	.set CYFLD_USBPD_USBPD_V5V_CFG__OFFSET, 0x00000015
 2091              	.set CYFLD_USBPD_USBPD_V5V_CFG__SIZE, 0x00000002
 2092              	.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2093              	.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2094              	.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2095              	.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2096              	.set CYFLD_USBPD_USBPD_CMP_OUT1_FILT_EN__OFFSET, 0x00000017
 2097              	.set CYFLD_USBPD_USBPD_CMP_OUT1_FILT_EN__SIZE, 0x00000001
 2098              	.set CYFLD_USBPD_USBPD_ADC1_CFG__OFFSET, 0x00000018
 2099              	.set CYFLD_USBPD_USBPD_ADC1_CFG__SIZE, 0x00000002
 2100              	.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2101              	.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2102              	.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2103              	.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2104              	.set CYFLD_USBPD_USBPD_CMP_OUT2_FILT_EN__OFFSET, 0x0000001a
 2105              	.set CYFLD_USBPD_USBPD_CMP_OUT2_FILT_EN__SIZE, 0x00000001
 2106              	.set CYFLD_USBPD_USBPD_ADC2_CFG__OFFSET, 0x0000001b
 2107              	.set CYFLD_USBPD_USBPD_ADC2_CFG__SIZE, 0x00000002
 2108              	.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2109              	.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2110              	.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2111              	.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2112              	.set CYFLD_USBPD_USBPD_HPDIN_CFG__OFFSET, 0x0000001d
 2113              	.set CYFLD_USBPD_USBPD_HPDIN_CFG__SIZE, 0x00000002
 2114              	.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2115              	.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2116              	.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2117              	.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2118              	.set CYFLD_USBPD_USBPD_HPDIN_FILT_EN__OFFSET, 0x0000001f
 2119              	.set CYFLD_USBPD_USBPD_HPDIN_FILT_EN__SIZE, 0x00000001
 2120              	.set CYREG_USBPD0_USBPD_INTR0, 0x400a010c
 2121              	.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE__OFFSET, 0x00000000
 2122              	.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE__SIZE, 0x00000001
 2123              	.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE__OFFSET, 0x00000001
 2124              	.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE__SIZE, 0x00000001
 2125              	.set CYFLD_USBPD_USBPD_RX_SOP__OFFSET, 0x00000002
 2126              	.set CYFLD_USBPD_USBPD_RX_SOP__SIZE, 0x00000001
 2127              	.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE__OFFSET, 0x00000003
 2128              	.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE__SIZE, 0x00000001
 2129              	.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__OFFSET, 0x00000004
 2130              	.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__SIZE, 0x00000001
 2131              	.set CYFLD_USBPD_USBPD_EOP_ERROR__OFFSET, 0x00000005
 2132              	.set CYFLD_USBPD_USBPD_EOP_ERROR__SIZE, 0x00000001
 2133              	.set CYFLD_USBPD_USBPD_RX_OVER_RUN__OFFSET, 0x00000006
 2134              	.set CYFLD_USBPD_USBPD_RX_OVER_RUN__SIZE, 0x00000001
 2135              	.set CYFLD_USBPD_USBPD_TX_PACKET_DONE__OFFSET, 0x00000007
 2136              	.set CYFLD_USBPD_USBPD_TX_PACKET_DONE__SIZE, 0x00000001
 2137              	.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE__OFFSET, 0x00000008
 2138              	.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE__SIZE, 0x00000001
 2139              	.set CYFLD_USBPD_USBPD_RCV_RST__OFFSET, 0x00000009
 2140              	.set CYFLD_USBPD_USBPD_RCV_RST__SIZE, 0x00000001
 2141              	.set CYFLD_USBPD_USBPD_SAR1_DONE__OFFSET, 0x0000000a
 2142              	.set CYFLD_USBPD_USBPD_SAR1_DONE__SIZE, 0x00000001
 2143              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE__OFFSET, 0x0000000b
 2144              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE__SIZE, 0x00000001
 2145              	.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED__OFFSET, 0x0000000c
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 39


 2146              	.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED__SIZE, 0x00000001
 2147              	.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED__OFFSET, 0x0000000d
 2148              	.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED__SIZE, 0x00000001
 2149              	.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP__OFFSET, 0x0000000e
 2150              	.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP__SIZE, 0x00000001
 2151              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE1__OFFSET, 0x0000000f
 2152              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE1__SIZE, 0x00000001
 2153              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE2__OFFSET, 0x00000010
 2154              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE2__SIZE, 0x00000001
 2155              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE3__OFFSET, 0x00000011
 2156              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE3__SIZE, 0x00000001
 2157              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE4__OFFSET, 0x00000012
 2158              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE4__SIZE, 0x00000001
 2159              	.set CYFLD_USBPD_USBPD_CMP_OUT1_DET__OFFSET, 0x00000013
 2160              	.set CYFLD_USBPD_USBPD_CMP_OUT1_DET__SIZE, 0x00000001
 2161              	.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END__OFFSET, 0x00000014
 2162              	.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END__SIZE, 0x00000001
 2163              	.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END__OFFSET, 0x00000015
 2164              	.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END__SIZE, 0x00000001
 2165              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD__OFFSET, 0x00000016
 2166              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD__SIZE, 0x00000001
 2167              	.set CYFLD_USBPD_USBPD_KCHAR_ERROR__OFFSET, 0x00000017
 2168              	.set CYFLD_USBPD_USBPD_KCHAR_ERROR__SIZE, 0x00000001
 2169              	.set CYFLD_USBPD_USBPD_NOISE_ON_PKT__OFFSET, 0x00000018
 2170              	.set CYFLD_USBPD_USBPD_NOISE_ON_PKT__SIZE, 0x00000001
 2171              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT__OFFSET, 0x00000019
 2172              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT__SIZE, 0x00000001
 2173              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT__OFFSET, 0x0000001a
 2174              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT__SIZE, 0x00000001
 2175              	.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED__OFFSET, 0x0000001b
 2176              	.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED__SIZE, 0x00000001
 2177              	.set CYFLD_USBPD_USBPD_TX_STATE_IDLE__OFFSET, 0x0000001c
 2178              	.set CYFLD_USBPD_USBPD_TX_STATE_IDLE__SIZE, 0x00000001
 2179              	.set CYFLD_USBPD_USBPD_RX_STATE_IDLE__OFFSET, 0x0000001d
 2180              	.set CYFLD_USBPD_USBPD_RX_STATE_IDLE__SIZE, 0x00000001
 2181              	.set CYFLD_USBPD_USBPD_SAR2_DONE__OFFSET, 0x0000001e
 2182              	.set CYFLD_USBPD_USBPD_SAR2_DONE__SIZE, 0x00000001
 2183              	.set CYFLD_USBPD_USBPD_CMP_OUT2_DET__OFFSET, 0x0000001f
 2184              	.set CYFLD_USBPD_USBPD_CMP_OUT2_DET__SIZE, 0x00000001
 2185              	.set CYREG_USBPD0_USBPD_INTR1, 0x400a0110
 2186              	.set CYFLD_USBPD_USBPD_CC1_CHANGED__OFFSET, 0x00000002
 2187              	.set CYFLD_USBPD_USBPD_CC1_CHANGED__SIZE, 0x00000001
 2188              	.set CYFLD_USBPD_USBPD_CC2_CHANGED__OFFSET, 0x00000003
 2189              	.set CYFLD_USBPD_USBPD_CC2_CHANGED__SIZE, 0x00000001
 2190              	.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED__OFFSET, 0x00000004
 2191              	.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED__SIZE, 0x00000001
 2192              	.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED__OFFSET, 0x00000005
 2193              	.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED__SIZE, 0x00000001
 2194              	.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED__OFFSET, 0x00000006
 2195              	.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED__SIZE, 0x00000001
 2196              	.set CYFLD_USBPD_USBPD_V5V_CHANGED__OFFSET, 0x00000007
 2197              	.set CYFLD_USBPD_USBPD_V5V_CHANGED__SIZE, 0x00000001
 2198              	.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED__OFFSET, 0x00000008
 2199              	.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED__SIZE, 0x00000001
 2200              	.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED__OFFSET, 0x00000009
 2201              	.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED__SIZE, 0x00000001
 2202              	.set CYFLD_USBPD_USBPD_HPDIN_CHANGED__OFFSET, 0x0000000a
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 40


 2203              	.set CYFLD_USBPD_USBPD_HPDIN_CHANGED__SIZE, 0x00000001
 2204              	.set CYFLD_USBPD_USBPD_SPARE6__OFFSET, 0x0000000b
 2205              	.set CYFLD_USBPD_USBPD_SPARE6__SIZE, 0x00000001
 2206              	.set CYFLD_USBPD_USBPD_SPARE7__OFFSET, 0x0000000c
 2207              	.set CYFLD_USBPD_USBPD_SPARE7__SIZE, 0x00000001
 2208              	.set CYFLD_USBPD_USBPD_SPARE8__OFFSET, 0x0000000d
 2209              	.set CYFLD_USBPD_USBPD_SPARE8__SIZE, 0x00000001
 2210              	.set CYFLD_USBPD_USBPD_SPARE9__OFFSET, 0x0000000e
 2211              	.set CYFLD_USBPD_USBPD_SPARE9__SIZE, 0x00000001
 2212              	.set CYREG_USBPD0_USBPD_INTR0_SET, 0x400a0114
 2213              	.set CYREG_USBPD0_USBPD_INTR1_SET, 0x400a0118
 2214              	.set CYREG_USBPD0_USBPD_INTR0_MASK, 0x400a011c
 2215              	.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__OFFSET, 0x00000000
 2216              	.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__SIZE, 0x00000001
 2217              	.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__OFFSET, 0x00000001
 2218              	.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__SIZE, 0x00000001
 2219              	.set CYFLD_USBPD_USBPD_RX_SOP_MASK__OFFSET, 0x00000002
 2220              	.set CYFLD_USBPD_USBPD_RX_SOP_MASK__SIZE, 0x00000001
 2221              	.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__OFFSET, 0x00000003
 2222              	.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__SIZE, 0x00000001
 2223              	.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__OFFSET, 0x00000004
 2224              	.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__SIZE, 0x00000001
 2225              	.set CYFLD_USBPD_USBPD_EOP_ERROR_MASK__OFFSET, 0x00000005
 2226              	.set CYFLD_USBPD_USBPD_EOP_ERROR_MASK__SIZE, 0x00000001
 2227              	.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASK__OFFSET, 0x00000006
 2228              	.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASK__SIZE, 0x00000001
 2229              	.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASK__OFFSET, 0x00000007
 2230              	.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASK__SIZE, 0x00000001
 2231              	.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASK__OFFSET, 0x00000008
 2232              	.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASK__SIZE, 0x00000001
 2233              	.set CYFLD_USBPD_USBPD_RCV_RST_MASK__OFFSET, 0x00000009
 2234              	.set CYFLD_USBPD_USBPD_RCV_RST_MASK__SIZE, 0x00000001
 2235              	.set CYFLD_USBPD_USBPD_SAR1_DONE_MASK__OFFSET, 0x0000000a
 2236              	.set CYFLD_USBPD_USBPD_SAR1_DONE_MASK__SIZE, 0x00000001
 2237              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASK__OFFSET, 0x0000000b
 2238              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASK__SIZE, 0x00000001
 2239              	.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASK__OFFSET, 0x0000000c
 2240              	.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASK__SIZE, 0x00000001
 2241              	.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__OFFSET, 0x0000000d
 2242              	.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__SIZE, 0x00000001
 2243              	.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASK__OFFSET, 0x0000000e
 2244              	.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASK__SIZE, 0x00000001
 2245              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASK__OFFSET, 0x0000000f
 2246              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASK__SIZE, 0x00000001
 2247              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASK__OFFSET, 0x00000010
 2248              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASK__SIZE, 0x00000001
 2249              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASK__OFFSET, 0x00000011
 2250              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASK__SIZE, 0x00000001
 2251              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASK__OFFSET, 0x00000012
 2252              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASK__SIZE, 0x00000001
 2253              	.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASK__OFFSET, 0x00000013
 2254              	.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASK__SIZE, 0x00000001
 2255              	.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASK__OFFSET, 0x00000014
 2256              	.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASK__SIZE, 0x00000001
 2257              	.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASK__OFFSET, 0x00000015
 2258              	.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASK__SIZE, 0x00000001
 2259              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__OFFSET, 0x00000016
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 41


 2260              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__SIZE, 0x00000001
 2261              	.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASK__OFFSET, 0x00000017
 2262              	.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASK__SIZE, 0x00000001
 2263              	.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASK__OFFSET, 0x00000018
 2264              	.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASK__SIZE, 0x00000001
 2265              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__OFFSET, 0x00000019
 2266              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__SIZE, 0x00000001
 2267              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__OFFSET, 0x0000001a
 2268              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__SIZE, 0x00000001
 2269              	.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASK__OFFSET, 0x0000001b
 2270              	.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASK__SIZE, 0x00000001
 2271              	.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASK__OFFSET, 0x0000001c
 2272              	.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASK__SIZE, 0x00000001
 2273              	.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASK__OFFSET, 0x0000001d
 2274              	.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASK__SIZE, 0x00000001
 2275              	.set CYFLD_USBPD_USBPD_SAR2_DONE_MASK__OFFSET, 0x0000001e
 2276              	.set CYFLD_USBPD_USBPD_SAR2_DONE_MASK__SIZE, 0x00000001
 2277              	.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASK__OFFSET, 0x0000001f
 2278              	.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASK__SIZE, 0x00000001
 2279              	.set CYREG_USBPD0_USBPD_INTR1_MASK, 0x400a0120
 2280              	.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASK__OFFSET, 0x00000002
 2281              	.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASK__SIZE, 0x00000001
 2282              	.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASK__OFFSET, 0x00000003
 2283              	.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASK__SIZE, 0x00000001
 2284              	.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASK__OFFSET, 0x00000004
 2285              	.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASK__SIZE, 0x00000001
 2286              	.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASK__OFFSET, 0x00000005
 2287              	.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASK__SIZE, 0x00000001
 2288              	.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASK__OFFSET, 0x00000006
 2289              	.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASK__SIZE, 0x00000001
 2290              	.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASK__OFFSET, 0x00000007
 2291              	.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASK__SIZE, 0x00000001
 2292              	.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASK__OFFSET, 0x00000008
 2293              	.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASK__SIZE, 0x00000001
 2294              	.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASK__OFFSET, 0x00000009
 2295              	.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASK__SIZE, 0x00000001
 2296              	.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASK__OFFSET, 0x0000000a
 2297              	.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASK__SIZE, 0x00000001
 2298              	.set CYFLD_USBPD_USBPD_SPARE6_MASK__OFFSET, 0x0000000b
 2299              	.set CYFLD_USBPD_USBPD_SPARE6_MASK__SIZE, 0x00000001
 2300              	.set CYFLD_USBPD_USBPD_SPARE7_MASK__OFFSET, 0x0000000c
 2301              	.set CYFLD_USBPD_USBPD_SPARE7_MASK__SIZE, 0x00000001
 2302              	.set CYFLD_USBPD_USBPD_SPARE8_MASK__OFFSET, 0x0000000d
 2303              	.set CYFLD_USBPD_USBPD_SPARE8_MASK__SIZE, 0x00000001
 2304              	.set CYFLD_USBPD_USBPD_SPARE9_MASK__OFFSET, 0x0000000e
 2305              	.set CYFLD_USBPD_USBPD_SPARE9_MASK__SIZE, 0x00000001
 2306              	.set CYREG_USBPD0_USBPD_INTR0_MASKED, 0x400a0124
 2307              	.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__OFFSET, 0x00000000
 2308              	.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__SIZE, 0x00000001
 2309              	.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__OFFSET, 0x00000001
 2310              	.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__SIZE, 0x00000001
 2311              	.set CYFLD_USBPD_USBPD_RX_SOP_MASKED__OFFSET, 0x00000002
 2312              	.set CYFLD_USBPD_USBPD_RX_SOP_MASKED__SIZE, 0x00000001
 2313              	.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__OFFSET, 0x00000003
 2314              	.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__SIZE, 0x00000001
 2315              	.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__OFFSET, 0x00000004
 2316              	.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 42


 2317              	.set CYFLD_USBPD_USBPD_EOP_ERROR_MASKED__OFFSET, 0x00000005
 2318              	.set CYFLD_USBPD_USBPD_EOP_ERROR_MASKED__SIZE, 0x00000001
 2319              	.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASKED__OFFSET, 0x00000006
 2320              	.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASKED__SIZE, 0x00000001
 2321              	.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASKED__OFFSET, 0x00000007
 2322              	.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASKED__SIZE, 0x00000001
 2323              	.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASKED__OFFSET, 0x00000008
 2324              	.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASKED__SIZE, 0x00000001
 2325              	.set CYFLD_USBPD_USBPD_RCV_RST_MASKED__OFFSET, 0x00000009
 2326              	.set CYFLD_USBPD_USBPD_RCV_RST_MASKED__SIZE, 0x00000001
 2327              	.set CYFLD_USBPD_USBPD_SAR1_DONE_MASKED__OFFSET, 0x0000000a
 2328              	.set CYFLD_USBPD_USBPD_SAR1_DONE_MASKED__SIZE, 0x00000001
 2329              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__OFFSET, 0x0000000b
 2330              	.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__SIZE, 0x00000001
 2331              	.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASKED__OFFSET, 0x0000000c
 2332              	.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASKED__SIZE, 0x00000001
 2333              	.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__OFFSET, 0x0000000d
 2334              	.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__SIZE, 0x00000001
 2335              	.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASKED__OFFSET, 0x0000000e
 2336              	.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASKED__SIZE, 0x00000001
 2337              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASKED__OFFSET, 0x0000000f
 2338              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASKED__SIZE, 0x00000001
 2339              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASKED__OFFSET, 0x00000010
 2340              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASKED__SIZE, 0x00000001
 2341              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASKED__OFFSET, 0x00000011
 2342              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASKED__SIZE, 0x00000001
 2343              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASKED__OFFSET, 0x00000012
 2344              	.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASKED__SIZE, 0x00000001
 2345              	.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASKED__OFFSET, 0x00000013
 2346              	.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASKED__SIZE, 0x00000001
 2347              	.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASKED__OFFSET, 0x00000014
 2348              	.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASKED__SIZE, 0x00000001
 2349              	.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASKED__OFFSET, 0x00000015
 2350              	.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASKED__SIZE, 0x00000001
 2351              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__OFFSET, 0x00000016
 2352              	.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__SIZE, 0x00000001
 2353              	.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASKED__OFFSET, 0x00000017
 2354              	.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASKED__SIZE, 0x00000001
 2355              	.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASKED__OFFSET, 0x00000018
 2356              	.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASKED__SIZE, 0x00000001
 2357              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__OFFSET, 0x00000019
 2358              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__SIZE, 0x00000001
 2359              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__OFFSET, 0x0000001a
 2360              	.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__SIZE, 0x00000001
 2361              	.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASKED__OFFSET, 0x0000001b
 2362              	.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASKED__SIZE, 0x00000001
 2363              	.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASKED__OFFSET, 0x0000001c
 2364              	.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASKED__SIZE, 0x00000001
 2365              	.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASKED__OFFSET, 0x0000001d
 2366              	.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASKED__SIZE, 0x00000001
 2367              	.set CYFLD_USBPD_USBPD_SAR2_DONE_MASKED__OFFSET, 0x0000001e
 2368              	.set CYFLD_USBPD_USBPD_SAR2_DONE_MASKED__SIZE, 0x00000001
 2369              	.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASKED__OFFSET, 0x0000001f
 2370              	.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASKED__SIZE, 0x00000001
 2371              	.set CYREG_USBPD0_USBPD_INTR1_MASKED, 0x400a0128
 2372              	.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASKED__OFFSET, 0x00000002
 2373              	.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASKED__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 43


 2374              	.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASKED__OFFSET, 0x00000003
 2375              	.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASKED__SIZE, 0x00000001
 2376              	.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASKED__OFFSET, 0x00000004
 2377              	.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASKED__SIZE, 0x00000001
 2378              	.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASKED__OFFSET, 0x00000005
 2379              	.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASKED__SIZE, 0x00000001
 2380              	.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASKED__OFFSET, 0x00000006
 2381              	.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASKED__SIZE, 0x00000001
 2382              	.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASKED__OFFSET, 0x00000007
 2383              	.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASKED__SIZE, 0x00000001
 2384              	.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASKED__OFFSET, 0x00000008
 2385              	.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASKED__SIZE, 0x00000001
 2386              	.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASKED__OFFSET, 0x00000009
 2387              	.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASKED__SIZE, 0x00000001
 2388              	.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASKED__OFFSET, 0x0000000a
 2389              	.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASKED__SIZE, 0x00000001
 2390              	.set CYFLD_USBPD_USBPD_SPARE6_MASKED__OFFSET, 0x0000000b
 2391              	.set CYFLD_USBPD_USBPD_SPARE6_MASKED__SIZE, 0x00000001
 2392              	.set CYFLD_USBPD_USBPD_SPARE7_MASKED__OFFSET, 0x0000000c
 2393              	.set CYFLD_USBPD_USBPD_SPARE7_MASKED__SIZE, 0x00000001
 2394              	.set CYFLD_USBPD_USBPD_SPARE8_MASKED__OFFSET, 0x0000000d
 2395              	.set CYFLD_USBPD_USBPD_SPARE8_MASKED__SIZE, 0x00000001
 2396              	.set CYFLD_USBPD_USBPD_SPARE9_MASKED__OFFSET, 0x0000000e
 2397              	.set CYFLD_USBPD_USBPD_SPARE9_MASKED__SIZE, 0x00000001
 2398              	.set CYREG_USBPD0_USBPD_DEBUG_CTRL, 0x400a012c
 2399              	.set CYFLD_USBPD_USBPD_RESET_RX__OFFSET, 0x00000000
 2400              	.set CYFLD_USBPD_USBPD_RESET_RX__SIZE, 0x00000001
 2401              	.set CYFLD_USBPD_USBPD_RX_MSG_CAL_STATE__OFFSET, 0x00000001
 2402              	.set CYFLD_USBPD_USBPD_RX_MSG_CAL_STATE__SIZE, 0x00000003
 2403              	.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_IDLE, 0x00000000
 2404              	.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_PRE_HDR, 0x00000001
 2405              	.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_HDR, 0x00000002
 2406              	.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_DATA, 0x00000003
 2407              	.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_CRC, 0x00000004
 2408              	.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_EOP, 0x00000005
 2409              	.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_STAT, 0x00000006
 2410              	.set CYFLD_USBPD_USBPD_RESET_TX__OFFSET, 0x00000008
 2411              	.set CYFLD_USBPD_USBPD_RESET_TX__SIZE, 0x00000001
 2412              	.set CYFLD_USBPD_USBPD_TX_MSG_STATE__OFFSET, 0x00000009
 2413              	.set CYFLD_USBPD_USBPD_TX_MSG_STATE__SIZE, 0x00000003
 2414              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_IDLE, 0x00000000
 2415              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_CAL, 0x00000001
 2416              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_SYN, 0x00000002
 2417              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_DOBJ, 0x00000003
 2418              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_CRC, 0x00000004
 2419              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_EOP, 0x00000005
 2420              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_RST, 0x00000006
 2421              	.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_BIDLE, 0x00000007
 2422              	.set CYFLD_USBPD_USBPD_TX_SRC_SEL_STATE__OFFSET, 0x0000000d
 2423              	.set CYFLD_USBPD_USBPD_TX_SRC_SEL_STATE__SIZE, 0x00000003
 2424              	.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_IDLE_SEL, 0x00000000
 2425              	.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_CAL_SEL, 0x00000001
 2426              	.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_SYN_SEL, 0x00000002
 2427              	.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_KCHAR_SEL, 0x00000003
 2428              	.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_EOP_SEL, 0x00000004
 2429              	.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_RST_SEL, 0x00000005
 2430              	.set CYFLD_USBPD_USBPD_TX_PREAMBLE_CNT__OFFSET, 0x00000010
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 44


 2431              	.set CYFLD_USBPD_USBPD_TX_PREAMBLE_CNT__SIZE, 0x00000006
 2432              	.set CYFLD_USBPD_USBPD_EOP_VALUE__OFFSET, 0x00000016
 2433              	.set CYFLD_USBPD_USBPD_EOP_VALUE__SIZE, 0x00000005
 2434              	.set CYFLD_USBPD_USBPD_QUALIFY_RX_VALID_WITH_NOISE__OFFSET, 0x0000001b
 2435              	.set CYFLD_USBPD_USBPD_QUALIFY_RX_VALID_WITH_NOISE__SIZE, 0x00000001
 2436              	.set CYFLD_USBPD_USBPD_ENABLE_EXIT_ON_EOP__OFFSET, 0x0000001c
 2437              	.set CYFLD_USBPD_USBPD_ENABLE_EXIT_ON_EOP__SIZE, 0x00000001
 2438              	.set CYREG_USBPD0_USBPD_DEBUG_CC_0, 0x400a0130
 2439              	.set CYFLD_USBPD_USBPD_TX_FIRST_BIT_LEVEL__OFFSET, 0x00000000
 2440              	.set CYFLD_USBPD_USBPD_TX_FIRST_BIT_LEVEL__SIZE, 0x00000001
 2441              	.set CYFLD_USBPD_USBPD_LOOP_BACK_NO_BMC__OFFSET, 0x00000001
 2442              	.set CYFLD_USBPD_USBPD_LOOP_BACK_NO_BMC__SIZE, 0x00000001
 2443              	.set CYFLD_USBPD_USBPD_LOOP_BACK_WITH_BMC__OFFSET, 0x00000002
 2444              	.set CYFLD_USBPD_USBPD_LOOP_BACK_WITH_BMC__SIZE, 0x00000001
 2445              	.set CYFLD_USBPD_USBPD_EXT_LOOP_BACK__OFFSET, 0x00000003
 2446              	.set CYFLD_USBPD_USBPD_EXT_LOOP_BACK__SIZE, 0x00000001
 2447              	.set CYFLD_USBPD_USBPD_RX_CLEAR__OFFSET, 0x00000004
 2448              	.set CYFLD_USBPD_USBPD_RX_CLEAR__SIZE, 0x00000001
 2449              	.set CYFLD_USBPD_USBPD_TX_CLEAR__OFFSET, 0x00000005
 2450              	.set CYFLD_USBPD_USBPD_TX_CLEAR__SIZE, 0x00000001
 2451              	.set CYFLD_USBPD_USBPD_TX_CC_DRIVE_SRC__OFFSET, 0x00000006
 2452              	.set CYFLD_USBPD_USBPD_TX_CC_DRIVE_SRC__SIZE, 0x00000001
 2453              	.set CYFLD_USBPD_USBPD_TX_CC_DATA__OFFSET, 0x00000007
 2454              	.set CYFLD_USBPD_USBPD_TX_CC_DATA__SIZE, 0x00000001
 2455              	.set CYFLD_USBPD_USBPD_DEBUG_SEL__OFFSET, 0x00000008
 2456              	.set CYFLD_USBPD_USBPD_DEBUG_SEL__SIZE, 0x00000005
 2457              	.set CYFLD_USBPD_USBPD_RX_CC_DATA_VALID_DIS__OFFSET, 0x0000000d
 2458              	.set CYFLD_USBPD_USBPD_RX_CC_DATA_VALID_DIS__SIZE, 0x00000001
 2459              	.set CYFLD_USBPD_USBPD_TX_DELAY_FALLN_RISE__OFFSET, 0x0000000e
 2460              	.set CYFLD_USBPD_USBPD_TX_DELAY_FALLN_RISE__SIZE, 0x00000001
 2461              	.set CYFLD_USBPD_USBPD_TX_DELAY_VALUE__OFFSET, 0x0000000f
 2462              	.set CYFLD_USBPD_USBPD_TX_DELAY_VALUE__SIZE, 0x00000004
 2463              	.set CYFLD_USBPD_USBPD_DEBUG_OUT__OFFSET, 0x00000014
 2464              	.set CYFLD_USBPD_USBPD_DEBUG_OUT__SIZE, 0x00000008
 2465              	.set CYFLD_USBPD_USBPD_IREF_SEL__OFFSET, 0x0000001c
 2466              	.set CYFLD_USBPD_USBPD_IREF_SEL__SIZE, 0x00000001
 2467              	.set CYFLD_USBPD_USBPD_SPARE1__OFFSET, 0x0000001d
 2468              	.set CYFLD_USBPD_USBPD_SPARE1__SIZE, 0x00000003
 2469              	.set CYREG_USBPD0_USBPD_DEBUG_CC_1, 0x400a0134
 2470              	.set CYFLD_USBPD_USBPD_NUM_PREAMBLE_AVG__OFFSET, 0x00000000
 2471              	.set CYFLD_USBPD_USBPD_NUM_PREAMBLE_AVG__SIZE, 0x00000003
 2472              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG0, 0x00000000
 2473              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG1, 0x00000001
 2474              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG2, 0x00000002
 2475              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_EIGHT_PREAM_AVG, 0x00000003
 2476              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_SIXTEEN_PREAM_AVG, 0x00000004
 2477              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_THIRTY_TWO_PREAM_AVG, 0x00000005
 2478              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_RESERVED6_PREAM_AVG, 0x00000006
 2479              	.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_RESERVED7_PREAM_AVG, 0x00000007
 2480              	.set CYFLD_USBPD_USBPD_NUM_TRANS_AVG__OFFSET, 0x00000003
 2481              	.set CYFLD_USBPD_USBPD_NUM_TRANS_AVG__SIZE, 0x00000006
 2482              	.set CYFLD_USBPD_USBPD_RX_DISABLE_AUTO_ADJ__OFFSET, 0x00000009
 2483              	.set CYFLD_USBPD_USBPD_RX_DISABLE_AUTO_ADJ__SIZE, 0x00000001
 2484              	.set CYFLD_USBPD_USBPD_RX_UI_PERIOD__OFFSET, 0x0000000a
 2485              	.set CYFLD_USBPD_USBPD_RX_UI_PERIOD__SIZE, 0x00000008
 2486              	.set CYFLD_USBPD_USBPD_SPARE2__OFFSET, 0x00000012
 2487              	.set CYFLD_USBPD_USBPD_SPARE2__SIZE, 0x0000000b
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 45


 2488              	.set CYREG_USBPD0_USBPD_DEBUG_CC_2, 0x400a0138
 2489              	.set CYFLD_USBPD_USBPD_RX_DELTA_POLARITY__OFFSET, 0x00000000
 2490              	.set CYFLD_USBPD_USBPD_RX_DELTA_POLARITY__SIZE, 0x00000001
 2491              	.set CYFLD_USBPD_USBPD_DIS_CC_MON_AUTO_CRC__OFFSET, 0x00000001
 2492              	.set CYFLD_USBPD_USBPD_DIS_CC_MON_AUTO_CRC__SIZE, 0x00000001
 2493              	.set CYFLD_USBPD_USBPD_RESET_RX_ON_EOP__OFFSET, 0x00000002
 2494              	.set CYFLD_USBPD_USBPD_RESET_RX_ON_EOP__SIZE, 0x00000001
 2495              	.set CYFLD_USBPD_USBPD_RX_IGNR_TRANS_NUM__OFFSET, 0x00000006
 2496              	.set CYFLD_USBPD_USBPD_RX_IGNR_TRANS_NUM__SIZE, 0x00000006
 2497              	.set CYFLD_USBPD_USBPD_EXPECTED_HEADER_MASK__OFFSET, 0x00000010
 2498              	.set CYFLD_USBPD_USBPD_EXPECTED_HEADER_MASK__SIZE, 0x00000010
 2499              	.set CYREG_USBPD0_USBPD_DEBUG_SPARE_INTR_CFG, 0x400a013c
 2500              	.set CYFLD_USBPD_USBPD_SPARE6_CFG__OFFSET, 0x00000000
 2501              	.set CYFLD_USBPD_USBPD_SPARE6_CFG__SIZE, 0x00000002
 2502              	.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2503              	.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2504              	.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2505              	.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2506              	.set CYFLD_USBPD_USBPD_SPARE6_FILT_EN__OFFSET, 0x00000002
 2507              	.set CYFLD_USBPD_USBPD_SPARE6_FILT_EN__SIZE, 0x00000001
 2508              	.set CYFLD_USBPD_USBPD_SPARE7_CFG__OFFSET, 0x00000003
 2509              	.set CYFLD_USBPD_USBPD_SPARE7_CFG__SIZE, 0x00000002
 2510              	.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2511              	.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2512              	.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2513              	.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2514              	.set CYFLD_USBPD_USBPD_SPARE7_FILT_EN__OFFSET, 0x00000005
 2515              	.set CYFLD_USBPD_USBPD_SPARE7_FILT_EN__SIZE, 0x00000001
 2516              	.set CYFLD_USBPD_USBPD_SPARE8_CFG__OFFSET, 0x00000006
 2517              	.set CYFLD_USBPD_USBPD_SPARE8_CFG__SIZE, 0x00000002
 2518              	.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2519              	.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2520              	.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2521              	.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2522              	.set CYFLD_USBPD_USBPD_SPARE8_FILT_EN__OFFSET, 0x00000008
 2523              	.set CYFLD_USBPD_USBPD_SPARE8_FILT_EN__SIZE, 0x00000001
 2524              	.set CYFLD_USBPD_USBPD_SPARE9_CFG__OFFSET, 0x00000009
 2525              	.set CYFLD_USBPD_USBPD_SPARE9_CFG__SIZE, 0x00000002
 2526              	.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2527              	.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2528              	.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2529              	.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2530              	.set CYFLD_USBPD_USBPD_SPARE9_FILT_EN__OFFSET, 0x0000000b
 2531              	.set CYFLD_USBPD_USBPD_SPARE9_FILT_EN__SIZE, 0x00000001
 2532              	.set CYREG_USBPD0_USBPD_INTR2, 0x400a0140
 2533              	.set CYFLD_USBPD_USBPD_UI_CAL_DONE__OFFSET, 0x00000000
 2534              	.set CYFLD_USBPD_USBPD_UI_CAL_DONE__SIZE, 0x00000001
 2535              	.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED__OFFSET, 0x00000001
 2536              	.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED__SIZE, 0x00000001
 2537              	.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED__OFFSET, 0x00000002
 2538              	.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED__SIZE, 0x00000001
 2539              	.set CYFLD_USBPD_USBPD_HPD_IRQ__OFFSET, 0x00000003
 2540              	.set CYFLD_USBPD_USBPD_HPD_IRQ__SIZE, 0x00000001
 2541              	.set CYFLD_USBPD_USBPD_HPD_PLUGED__OFFSET, 0x00000004
 2542              	.set CYFLD_USBPD_USBPD_HPD_PLUGED__SIZE, 0x00000001
 2543              	.set CYFLD_USBPD_USBPD_HPD_UNPLUGED__OFFSET, 0x00000005
 2544              	.set CYFLD_USBPD_USBPD_HPD_UNPLUGED__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 46


 2545              	.set CYFLD_USBPD_USBPD_HPD_UNSTABLE__OFFSET, 0x00000006
 2546              	.set CYFLD_USBPD_USBPD_HPD_UNSTABLE__SIZE, 0x00000001
 2547              	.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT__OFFSET, 0x00000007
 2548              	.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT__SIZE, 0x00000001
 2549              	.set CYFLD_USBPD_USBPD_HPD_QUEUE__OFFSET, 0x00000008
 2550              	.set CYFLD_USBPD_USBPD_HPD_QUEUE__SIZE, 0x00000001
 2551              	.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE__OFFSET, 0x00000009
 2552              	.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE__SIZE, 0x00000001
 2553              	.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET__OFFSET, 0x0000000a
 2554              	.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET__SIZE, 0x00000001
 2555              	.set CYFLD_USBPD_USBPD_SPARE3__OFFSET, 0x0000000b
 2556              	.set CYFLD_USBPD_USBPD_SPARE3__SIZE, 0x00000001
 2557              	.set CYFLD_USBPD_USBPD_SPARE4__OFFSET, 0x0000000c
 2558              	.set CYFLD_USBPD_USBPD_SPARE4__SIZE, 0x00000001
 2559              	.set CYFLD_USBPD_USBPD_SPARE5__OFFSET, 0x0000000d
 2560              	.set CYFLD_USBPD_USBPD_SPARE5__SIZE, 0x00000001
 2561              	.set CYREG_USBPD0_USBPD_INTR2_SET, 0x400a0144
 2562              	.set CYREG_USBPD0_USBPD_INTR2_MASK, 0x400a0148
 2563              	.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASK__OFFSET, 0x00000000
 2564              	.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASK__SIZE, 0x00000001
 2565              	.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASK__OFFSET, 0x00000001
 2566              	.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASK__SIZE, 0x00000001
 2567              	.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASK__OFFSET, 0x00000002
 2568              	.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASK__SIZE, 0x00000001
 2569              	.set CYFLD_USBPD_USBPD_HPD_IRQ_MASK__OFFSET, 0x00000003
 2570              	.set CYFLD_USBPD_USBPD_HPD_IRQ_MASK__SIZE, 0x00000001
 2571              	.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASK__OFFSET, 0x00000004
 2572              	.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASK__SIZE, 0x00000001
 2573              	.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASK__OFFSET, 0x00000005
 2574              	.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASK__SIZE, 0x00000001
 2575              	.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASK__OFFSET, 0x00000006
 2576              	.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASK__SIZE, 0x00000001
 2577              	.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASK__OFFSET, 0x00000007
 2578              	.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASK__SIZE, 0x00000001
 2579              	.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASK__OFFSET, 0x00000008
 2580              	.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASK__SIZE, 0x00000001
 2581              	.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASK__OFFSET, 0x00000009
 2582              	.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASK__SIZE, 0x00000001
 2583              	.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASK__OFFSET, 0x0000000a
 2584              	.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASK__SIZE, 0x00000001
 2585              	.set CYFLD_USBPD_USBPD_SPARE3_MASK__OFFSET, 0x0000000b
 2586              	.set CYFLD_USBPD_USBPD_SPARE3_MASK__SIZE, 0x00000001
 2587              	.set CYFLD_USBPD_USBPD_SPARE4_MASK__OFFSET, 0x0000000c
 2588              	.set CYFLD_USBPD_USBPD_SPARE4_MASK__SIZE, 0x00000001
 2589              	.set CYFLD_USBPD_USBPD_SPARE5_MASK__OFFSET, 0x0000000d
 2590              	.set CYFLD_USBPD_USBPD_SPARE5_MASK__SIZE, 0x00000001
 2591              	.set CYREG_USBPD0_USBPD_INTR2_MASKED, 0x400a014c
 2592              	.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASKED__OFFSET, 0x00000000
 2593              	.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASKED__SIZE, 0x00000001
 2594              	.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASKED__OFFSET, 0x00000001
 2595              	.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASKED__SIZE, 0x00000001
 2596              	.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASKED__OFFSET, 0x00000002
 2597              	.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASKED__SIZE, 0x00000001
 2598              	.set CYFLD_USBPD_USBPD_HPD_IRQ_MASKED__OFFSET, 0x00000003
 2599              	.set CYFLD_USBPD_USBPD_HPD_IRQ_MASKED__SIZE, 0x00000001
 2600              	.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASKED__OFFSET, 0x00000004
 2601              	.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASKED__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 47


 2602              	.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASKED__OFFSET, 0x00000005
 2603              	.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASKED__SIZE, 0x00000001
 2604              	.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASKED__OFFSET, 0x00000006
 2605              	.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASKED__SIZE, 0x00000001
 2606              	.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASKED__OFFSET, 0x00000007
 2607              	.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASKED__SIZE, 0x00000001
 2608              	.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASKED__OFFSET, 0x00000008
 2609              	.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASKED__SIZE, 0x00000001
 2610              	.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASKED__OFFSET, 0x00000009
 2611              	.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASKED__SIZE, 0x00000001
 2612              	.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASKED__OFFSET, 0x0000000a
 2613              	.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASKED__SIZE, 0x00000001
 2614              	.set CYFLD_USBPD_USBPD_SPARE3_MASKED__OFFSET, 0x0000000b
 2615              	.set CYFLD_USBPD_USBPD_SPARE3_MASKED__SIZE, 0x00000001
 2616              	.set CYFLD_USBPD_USBPD_SPARE4_MASKED__OFFSET, 0x0000000c
 2617              	.set CYFLD_USBPD_USBPD_SPARE4_MASKED__SIZE, 0x00000001
 2618              	.set CYFLD_USBPD_USBPD_SPARE5_MASKED__OFFSET, 0x0000000d
 2619              	.set CYFLD_USBPD_USBPD_SPARE5_MASKED__SIZE, 0x00000001
 2620              	.set CYREG_USBPD0_USBPD_HPD_CTRL1, 0x400a0150
 2621              	.set CYFLD_USBPD_USBPD_IRQ_MIN__OFFSET, 0x00000000
 2622              	.set CYFLD_USBPD_USBPD_IRQ_MIN__SIZE, 0x0000000c
 2623              	.set CYFLD_USBPD_USBPD_IRQ_MAX__OFFSET, 0x0000000c
 2624              	.set CYFLD_USBPD_USBPD_IRQ_MAX__SIZE, 0x0000000c
 2625              	.set CYFLD_USBPD_USBPD_FLUSH_QUEUE__OFFSET, 0x00000018
 2626              	.set CYFLD_USBPD_USBPD_FLUSH_QUEUE__SIZE, 0x00000001
 2627              	.set CYFLD_USBPD_USBPD_LOOPBACK_EN__OFFSET, 0x0000001e
 2628              	.set CYFLD_USBPD_USBPD_LOOPBACK_EN__SIZE, 0x00000001
 2629              	.set CYFLD_USBPD_USBPD_RESET_HPD_STATE__OFFSET, 0x0000001f
 2630              	.set CYFLD_USBPD_USBPD_RESET_HPD_STATE__SIZE, 0x00000001
 2631              	.set CYREG_USBPD0_USBPD_HPD_CTRL2, 0x400a0154
 2632              	.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_HIGH__OFFSET, 0x00000000
 2633              	.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_HIGH__SIZE, 0x0000000c
 2634              	.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_LOW__OFFSET, 0x0000000c
 2635              	.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_LOW__SIZE, 0x0000000c
 2636              	.set CYREG_USBPD0_USBPD_HPD_CTRL3, 0x400a0158
 2637              	.set CYFLD_USBPD_USBPD_STABLE_HIGH__OFFSET, 0x00000000
 2638              	.set CYFLD_USBPD_USBPD_STABLE_HIGH__SIZE, 0x0000000c
 2639              	.set CYFLD_USBPD_USBPD_STABLE_LOW__OFFSET, 0x0000000c
 2640              	.set CYFLD_USBPD_USBPD_STABLE_LOW__SIZE, 0x0000000c
 2641              	.set CYREG_USBPD0_USBPD_HPD_CTRL4, 0x400a015c
 2642              	.set CYFLD_USBPD_USBPD_IRQ_SPACING__OFFSET, 0x00000000
 2643              	.set CYFLD_USBPD_USBPD_IRQ_SPACING__SIZE, 0x0000000c
 2644              	.set CYFLD_USBPD_USBPD_UNPLUG_EVENT__OFFSET, 0x0000000c
 2645              	.set CYFLD_USBPD_USBPD_UNPLUG_EVENT__SIZE, 0x0000000c
 2646              	.set CYREG_USBPD0_USBPD_HPD_CTRL5, 0x400a0160
 2647              	.set CYFLD_USBPD_USBPD_LONG_HIGH__OFFSET, 0x00000000
 2648              	.set CYFLD_USBPD_USBPD_LONG_HIGH__SIZE, 0x00000010
 2649              	.set CYFLD_USBPD_USBPD_LONG_LOW__OFFSET, 0x00000010
 2650              	.set CYFLD_USBPD_USBPD_LONG_LOW__SIZE, 0x00000010
 2651              	.set CYREG_USBPD0_USBPD_HPD_QUEUE, 0x400a0164
 2652              	.set CYFLD_USBPD_USBPD_DATA_OUT__OFFSET, 0x00000000
 2653              	.set CYFLD_USBPD_USBPD_DATA_OUT__SIZE, 0x00000008
 2654              	.set CYREG_USBPD0_USBPD_HPDT_CTRL1, 0x400a0168
 2655              	.set CYFLD_USBPD_USBPD_IRQ_WIDTH__OFFSET, 0x00000000
 2656              	.set CYFLD_USBPD_USBPD_IRQ_WIDTH__SIZE, 0x0000000c
 2657              	.set CYFLD_USBPD_USBPD_SET_IRQ_DELAY__OFFSET, 0x0000000c
 2658              	.set CYFLD_USBPD_USBPD_SET_IRQ_DELAY__SIZE, 0x0000000c
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 48


 2659              	.set CYFLD_USBPD_USBPD_DEFAULT_LEVEL__OFFSET, 0x00000018
 2660              	.set CYFLD_USBPD_USBPD_DEFAULT_LEVEL__SIZE, 0x00000001
 2661              	.set CYFLD_USBPD_USBPD_DATA_SOURCE_SELECT__OFFSET, 0x00000019
 2662              	.set CYFLD_USBPD_USBPD_DATA_SOURCE_SELECT__SIZE, 0x00000001
 2663              	.set CYFLD_USBPD_USBPD_DATA_SOURCE__OFFSET, 0x0000001a
 2664              	.set CYFLD_USBPD_USBPD_DATA_SOURCE__SIZE, 0x00000001
 2665              	.set CYFLD_USBPD_USBPD_COMMAND__OFFSET, 0x0000001b
 2666              	.set CYFLD_USBPD_USBPD_COMMAND__SIZE, 0x00000002
 2667              	.set CYFLD_USBPD_USBPD_COMMAND_START__OFFSET, 0x0000001d
 2668              	.set CYFLD_USBPD_USBPD_COMMAND_START__SIZE, 0x00000001
 2669              	.set CYFLD_USBPD_USBPD_RESET_HPDT_STATE__OFFSET, 0x0000001e
 2670              	.set CYFLD_USBPD_USBPD_RESET_HPDT_STATE__SIZE, 0x00000001
 2671              	.set CYREG_USBPD0_USBPD_HPDT_CTRL2, 0x400a016c
 2672              	.set CYFLD_USBPD_USBPD_SET_LOW_DELAY__OFFSET, 0x00000000
 2673              	.set CYFLD_USBPD_USBPD_SET_LOW_DELAY__SIZE, 0x0000000c
 2674              	.set CYFLD_USBPD_USBPD_SET_HIGH_DELAY__OFFSET, 0x0000000c
 2675              	.set CYFLD_USBPD_USBPD_SET_HIGH_DELAY__SIZE, 0x0000000c
 2676              	.set CYFLD_USBPD_USBPD_DEFAULT_OE__OFFSET, 0x00000018
 2677              	.set CYFLD_USBPD_USBPD_DEFAULT_OE__SIZE, 0x00000001
 2678              	.set CYFLD_USBPD_USBPD_OE_SOURCE_SELECT__OFFSET, 0x00000019
 2679              	.set CYFLD_USBPD_USBPD_OE_SOURCE_SELECT__SIZE, 0x00000001
 2680              	.set CYFLD_USBPD_USBPD_HPDT_DEBUG_SEL__OFFSET, 0x0000001a
 2681              	.set CYFLD_USBPD_USBPD_HPDT_DEBUG_SEL__SIZE, 0x00000002
 2682              	.set CYFLD_USBPD_USBPD_HPDT_DEBUG_OUT__OFFSET, 0x0000001c
 2683              	.set CYFLD_USBPD_USBPD_HPDT_DEBUG_OUT__SIZE, 0x00000004
 2684              	.set CYREG_USBPD0_USBPD_ADC1_SAR_CTRL, 0x400a0170
 2685              	.set CYFLD_USBPD_USBPD_SAR_EN__OFFSET, 0x00000000
 2686              	.set CYFLD_USBPD_USBPD_SAR_EN__SIZE, 0x00000001
 2687              	.set CYFLD_USBPD_USBPD_MID_VAL__OFFSET, 0x00000008
 2688              	.set CYFLD_USBPD_USBPD_MID_VAL__SIZE, 0x00000008
 2689              	.set CYFLD_USBPD_USBPD_SAR_OUT__OFFSET, 0x00000010
 2690              	.set CYFLD_USBPD_USBPD_SAR_OUT__SIZE, 0x00000008
 2691              	.set CYFLD_USBPD_USBPD_INTR_CMP_SEL__OFFSET, 0x00000018
 2692              	.set CYFLD_USBPD_USBPD_INTR_CMP_SEL__SIZE, 0x00000002
 2693              	.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_DIS_INT0_CMP_OUT_DET_1, 0x00000000
 2694              	.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_EN_RISE_EDGE_1, 0x00000001
 2695              	.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_EN_FALL_EDGE_1, 0x00000002
 2696              	.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_EN_BOTH_EDGE_1, 0x00000003
 2697              	.set CYREG_USBPD0_USBPD_ADC1_CTRL, 0x400a0174
 2698              	.set CYFLD_USBPD_USBPD_DAC_CNTRL__OFFSET, 0x00000000
 2699              	.set CYFLD_USBPD_USBPD_DAC_CNTRL__SIZE, 0x00000008
 2700              	.set CYFLD_USBPD_USBPD_DFT_MUXSEL__OFFSET, 0x00000008
 2701              	.set CYFLD_USBPD_USBPD_DFT_MUXSEL__SIZE, 0x00000001
 2702              	.set CYFLD_USBPD_USBPD_ADC_ISO_N__OFFSET, 0x00000009
 2703              	.set CYFLD_USBPD_USBPD_ADC_ISO_N__SIZE, 0x00000001
 2704              	.set CYFLD_USBPD_USBPD_CMP_OUT__OFFSET, 0x0000000f
 2705              	.set CYFLD_USBPD_USBPD_CMP_OUT__SIZE, 0x00000001
 2706              	.set CYFLD_USBPD_USBPD_VSEL__OFFSET, 0x00000011
 2707              	.set CYFLD_USBPD_USBPD_VSEL__SIZE, 0x00000002
 2708              	.set CYVAL_USBPD_USBPD_VSEL_ANA_IN1_AMUX_A_1, 0x00000000
 2709              	.set CYVAL_USBPD_USBPD_VSEL_ANA_IN2_AMUX_A_1, 0x00000001
 2710              	.set CYVAL_USBPD_USBPD_VSEL_BAND_GAP_1, 0x00000002
 2711              	.set CYVAL_USBPD_USBPD_VSEL_BJT_1, 0x00000003
 2712              	.set CYFLD_USBPD_USBPD_PD_LV__OFFSET, 0x0000001f
 2713              	.set CYFLD_USBPD_USBPD_PD_LV__SIZE, 0x00000001
 2714              	.set CYREG_USBPD0_USBPD_ADC2_SAR_CTRL, 0x400a0178
 2715              	.set CYREG_USBPD0_USBPD_ADC2_CTRL, 0x400a017c
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 49


 2716              	.set CYREG_USBPD0_USBPD_CC_CTRL_0, 0x400a0180
 2717              	.set CYFLD_USBPD_USBPD_TX_EN__OFFSET, 0x00000000
 2718              	.set CYFLD_USBPD_USBPD_TX_EN__SIZE, 0x00000001
 2719              	.set CYFLD_USBPD_USBPD_RX_EN__OFFSET, 0x00000001
 2720              	.set CYFLD_USBPD_USBPD_RX_EN__SIZE, 0x00000001
 2721              	.set CYFLD_USBPD_USBPD_CC_1V2__OFFSET, 0x00000002
 2722              	.set CYFLD_USBPD_USBPD_CC_1V2__SIZE, 0x00000001
 2723              	.set CYFLD_USBPD_USBPD_CMP_EN__OFFSET, 0x00000003
 2724              	.set CYFLD_USBPD_USBPD_CMP_EN__SIZE, 0x00000001
 2725              	.set CYFLD_USBPD_USBPD_CMP_DN_CC1V2__OFFSET, 0x00000004
 2726              	.set CYFLD_USBPD_USBPD_CMP_DN_CC1V2__SIZE, 0x00000001
 2727              	.set CYFLD_USBPD_USBPD_CMP_DN_VSEL__OFFSET, 0x00000005
 2728              	.set CYFLD_USBPD_USBPD_CMP_DN_VSEL__SIZE, 0x00000003
 2729              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_2_VOL, 0x00000000
 2730              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_4_VOL, 0x00000001
 2731              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_55_VOL, 0x00000002
 2732              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_655_VOL, 0x00000003
 2733              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_8_VOL, 0x00000004
 2734              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_1_235_VOL, 0x00000005
 2735              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_1_575_VOL, 0x00000006
 2736              	.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_2_6_VOL, 0x00000007
 2737              	.set CYFLD_USBPD_USBPD_CMP_UP_CC1V2__OFFSET, 0x00000008
 2738              	.set CYFLD_USBPD_USBPD_CMP_UP_CC1V2__SIZE, 0x00000001
 2739              	.set CYFLD_USBPD_USBPD_CMP_UP_VSEL__OFFSET, 0x00000009
 2740              	.set CYFLD_USBPD_USBPD_CMP_UP_VSEL__SIZE, 0x00000003
 2741              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_2_VOL, 0x00000000
 2742              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_4_VOL, 0x00000001
 2743              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_3_VOL, 0x00000002
 2744              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_655_VOL, 0x00000003
 2745              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_8_VOL, 0x00000004
 2746              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_1_235_VOL, 0x00000005
 2747              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_1_575_VOL, 0x00000006
 2748              	.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_2_6_VOL, 0x00000007
 2749              	.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET__OFFSET, 0x0000000c
 2750              	.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET__SIZE, 0x00000003
 2751              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_50_MV, 0x00000000
 2752              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_100_MV, 0x00000001
 2753              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_150_MV, 0x00000002
 2754              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_200_MV, 0x00000003
 2755              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_50_MV, 0x00000004
 2756              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_100_MV, 0x00000005
 2757              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_150_MV, 0x00000006
 2758              	.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_200_MV, 0x00000007
 2759              	.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET_EN__OFFSET, 0x0000000f
 2760              	.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET_EN__SIZE, 0x00000001
 2761              	.set CYFLD_USBPD_USBPD_CMP_LA_CC1V2__OFFSET, 0x00000010
 2762              	.set CYFLD_USBPD_USBPD_CMP_LA_CC1V2__SIZE, 0x00000001
 2763              	.set CYFLD_USBPD_USBPD_CMP_LA_VSEL__OFFSET, 0x00000011
 2764              	.set CYFLD_USBPD_USBPD_CMP_LA_VSEL__SIZE, 0x00000003
 2765              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_2_VOL, 0x00000000
 2766              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_4_VOL, 0x00000001
 2767              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_55_VOL, 0x00000002
 2768              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_655_VOL, 0x00000003
 2769              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_8_VOL, 0x00000004
 2770              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_1_235_VOL, 0x00000005
 2771              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_1_575_VOL, 0x00000006
 2772              	.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_2_6_VOL, 0x00000007
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 50


 2773              	.set CYFLD_USBPD_USBPD_RD_CC1_DB_DIS__OFFSET, 0x00000014
 2774              	.set CYFLD_USBPD_USBPD_RD_CC1_DB_DIS__SIZE, 0x00000001
 2775              	.set CYFLD_USBPD_USBPD_RD_CC2_DB_DIS__OFFSET, 0x00000015
 2776              	.set CYFLD_USBPD_USBPD_RD_CC2_DB_DIS__SIZE, 0x00000001
 2777              	.set CYFLD_USBPD_USBPD_RD_CC1_EN__OFFSET, 0x00000016
 2778              	.set CYFLD_USBPD_USBPD_RD_CC1_EN__SIZE, 0x00000001
 2779              	.set CYFLD_USBPD_USBPD_RD_CC2_EN__OFFSET, 0x00000017
 2780              	.set CYFLD_USBPD_USBPD_RD_CC2_EN__SIZE, 0x00000001
 2781              	.set CYFLD_USBPD_USBPD_RP_CC1_EN__OFFSET, 0x00000018
 2782              	.set CYFLD_USBPD_USBPD_RP_CC1_EN__SIZE, 0x00000001
 2783              	.set CYFLD_USBPD_USBPD_RP_CC2_EN__OFFSET, 0x00000019
 2784              	.set CYFLD_USBPD_USBPD_RP_CC2_EN__SIZE, 0x00000001
 2785              	.set CYFLD_USBPD_USBPD_RP_MODE__OFFSET, 0x0000001a
 2786              	.set CYFLD_USBPD_USBPD_RP_MODE__SIZE, 0x00000002
 2787              	.set CYVAL_USBPD_USBPD_RP_MODE_PU0_80_UA, 0x00000000
 2788              	.set CYVAL_USBPD_USBPD_RP_MODE_PU1_1p5_A, 0x00000001
 2789              	.set CYVAL_USBPD_USBPD_RP_MODE_PU2_80_UA, 0x00000002
 2790              	.set CYVAL_USBPD_USBPD_RP_MODE_PU3_3A, 0x00000003
 2791              	.set CYFLD_USBPD_USBPD_EN_HYST__OFFSET, 0x0000001c
 2792              	.set CYFLD_USBPD_USBPD_EN_HYST__SIZE, 0x00000001
 2793              	.set CYFLD_USBPD_USBPD_HYST_MODE__OFFSET, 0x0000001d
 2794              	.set CYFLD_USBPD_USBPD_HYST_MODE__SIZE, 0x00000001
 2795              	.set CYFLD_USBPD_USBPD_DFP_EN__OFFSET, 0x0000001e
 2796              	.set CYFLD_USBPD_USBPD_DFP_EN__SIZE, 0x00000001
 2797              	.set CYFLD_USBPD_USBPD_PWR_DISABLE__OFFSET, 0x0000001f
 2798              	.set CYFLD_USBPD_USBPD_PWR_DISABLE__SIZE, 0x00000001
 2799              	.set CYREG_USBPD0_USBPD_CC_CTRL_1, 0x400a0184
 2800              	.set CYFLD_USBPD_USBPD_CC_ADFT_EN__OFFSET, 0x00000000
 2801              	.set CYFLD_USBPD_USBPD_CC_ADFT_EN__SIZE, 0x00000001
 2802              	.set CYFLD_USBPD_USBPD_CC_ADFT_CTRL__OFFSET, 0x00000001
 2803              	.set CYFLD_USBPD_USBPD_CC_ADFT_CTRL__SIZE, 0x00000004
 2804              	.set CYFLD_USBPD_USBPD_RX_OFFSET_EN__OFFSET, 0x00000006
 2805              	.set CYFLD_USBPD_USBPD_RX_OFFSET_EN__SIZE, 0x00000001
 2806              	.set CYFLD_USBPD_USBPD_RX_OFFSET__OFFSET, 0x00000007
 2807              	.set CYFLD_USBPD_USBPD_RX_OFFSET__SIZE, 0x00000003
 2808              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_50_MV, 0x00000000
 2809              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_100_MV, 0x00000001
 2810              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_150_MV, 0x00000002
 2811              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_200_MV, 0x00000003
 2812              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_50_MV, 0x00000004
 2813              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_100_MV, 0x00000005
 2814              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_150_MV, 0x00000006
 2815              	.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_200_MV, 0x00000007
 2816              	.set CYFLD_USBPD_USBPD_DS_ATTACH_DET_EN__OFFSET, 0x0000000a
 2817              	.set CYFLD_USBPD_USBPD_DS_ATTACH_DET_EN__SIZE, 0x00000001
 2818              	.set CYFLD_USBPD_USBPD_VTX_SEL__OFFSET, 0x0000000b
 2819              	.set CYFLD_USBPD_USBPD_VTX_SEL__SIZE, 0x00000003
 2820              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_0_93_V, 0x00000000
 2821              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_03_V, 0x00000001
 2822              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_125_V, 0x00000002
 2823              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_225_V, 0x00000003
 2824              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_33_V, 0x00000004
 2825              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_43_V, 0x00000005
 2826              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_53_V, 0x00000006
 2827              	.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_63_V, 0x00000007
 2828              	.set CYFLD_USBPD_USBPD_CC_ISO_N__OFFSET, 0x0000000e
 2829              	.set CYFLD_USBPD_USBPD_CC_ISO_N__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 51


 2830              	.set CYREG_USBPD0_USBPD_DPSLP_REF_CTRL, 0x400a0188
 2831              	.set CYFLD_USBPD_USBPD_IGEN_EN__OFFSET, 0x00000000
 2832              	.set CYFLD_USBPD_USBPD_IGEN_EN__SIZE, 0x00000001
 2833              	.set CYFLD_USBPD_USBPD_DPSLP_ADFT_EN__OFFSET, 0x00000001
 2834              	.set CYFLD_USBPD_USBPD_DPSLP_ADFT_EN__SIZE, 0x00000001
 2835              	.set CYFLD_USBPD_USBPD_ADFT_CTRL__OFFSET, 0x00000002
 2836              	.set CYFLD_USBPD_USBPD_ADFT_CTRL__SIZE, 0x00000001
 2837              	.set CYFLD_USBPD_USBPD_PD_DPSLP__OFFSET, 0x00000003
 2838              	.set CYFLD_USBPD_USBPD_PD_DPSLP__SIZE, 0x00000001
 2839              	.set CYREG_USBPD0_USBPD_PUMP_CTRL, 0x400a0190
 2840              	.set CYFLD_USBPD_USBPD_ADFT__OFFSET, 0x00000000
 2841              	.set CYFLD_USBPD_USBPD_ADFT__SIZE, 0x00000002
 2842              	.set CYFLD_USBPD_USBPD_BYPASS_LV__OFFSET, 0x00000002
 2843              	.set CYFLD_USBPD_USBPD_BYPASS_LV__SIZE, 0x00000001
 2844              	.set CYFLD_USBPD_USBPD_CLK_SEL__OFFSET, 0x00000003
 2845              	.set CYFLD_USBPD_USBPD_CLK_SEL__SIZE, 0x00000001
 2846              	.set CYFLD_USBPD_USBPD_PD_PUMP__OFFSET, 0x00000004
 2847              	.set CYFLD_USBPD_USBPD_PD_PUMP__SIZE, 0x00000001
 2848              	.set CYREG_USBPD0_USBPD_PFET300_CTRL, 0x400a0194
 2849              	.set CYFLD_USBPD_USBPD_EN_COMP__OFFSET, 0x00000000
 2850              	.set CYFLD_USBPD_USBPD_EN_COMP__SIZE, 0x00000001
 2851              	.set CYFLD_USBPD_USBPD_EN_SWITCH_CC1__OFFSET, 0x00000001
 2852              	.set CYFLD_USBPD_USBPD_EN_SWITCH_CC1__SIZE, 0x00000001
 2853              	.set CYFLD_USBPD_USBPD_EN_SWITCH_CC2__OFFSET, 0x00000002
 2854              	.set CYFLD_USBPD_USBPD_EN_SWITCH_CC2__SIZE, 0x00000001
 2855              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_0, 0x400a0f00
 2856              	.set CYFLD_USBPD_USBPD_ZDRV_TRIM__OFFSET, 0x00000000
 2857              	.set CYFLD_USBPD_USBPD_ZDRV_TRIM__SIZE, 0x00000002
 2858              	.set CYFLD_USBPD_USBPD_TX_TRIM__OFFSET, 0x00000002
 2859              	.set CYFLD_USBPD_USBPD_TX_TRIM__SIZE, 0x00000002
 2860              	.set CYFLD_USBPD_USBPD_RD_TRIM__OFFSET, 0x00000004
 2861              	.set CYFLD_USBPD_USBPD_RD_TRIM__SIZE, 0x00000004
 2862              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_1, 0x400a0f04
 2863              	.set CYFLD_USBPD_USBPD_RP_CC1_TRIM__OFFSET, 0x00000000
 2864              	.set CYFLD_USBPD_USBPD_RP_CC1_TRIM__SIZE, 0x00000006
 2865              	.set CYFLD_USBPD_USBPD_TC_I_TRIM_9P__OFFSET, 0x00000006
 2866              	.set CYFLD_USBPD_USBPD_TC_I_TRIM_9P__SIZE, 0x00000002
 2867              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_2, 0x400a0f08
 2868              	.set CYFLD_USBPD_USBPD_RP_CC2_TRIM__OFFSET, 0x00000000
 2869              	.set CYFLD_USBPD_USBPD_RP_CC2_TRIM__SIZE, 0x00000006
 2870              	.set CYFLD_USBPD_USBPD_TC_I_TRIM_4P__OFFSET, 0x00000006
 2871              	.set CYFLD_USBPD_USBPD_TC_I_TRIM_4P__SIZE, 0x00000002
 2872              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_3, 0x400a0f0c
 2873              	.set CYFLD_USBPD_USBPD_V0P55_TRIM__OFFSET, 0x00000000
 2874              	.set CYFLD_USBPD_USBPD_V0P55_TRIM__SIZE, 0x00000003
 2875              	.set CYFLD_USBPD_USBPD_V0P655_TRIM__OFFSET, 0x00000003
 2876              	.set CYFLD_USBPD_USBPD_V0P655_TRIM__SIZE, 0x00000003
 2877              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_4, 0x400a0f10
 2878              	.set CYFLD_USBPD_USBPD_V0P74_TRIM__OFFSET, 0x00000000
 2879              	.set CYFLD_USBPD_USBPD_V0P74_TRIM__SIZE, 0x00000004
 2880              	.set CYFLD_USBPD_USBPD_V0P8_TRIM__OFFSET, 0x00000004
 2881              	.set CYFLD_USBPD_USBPD_V0P8_TRIM__SIZE, 0x00000003
 2882              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_5, 0x400a0f14
 2883              	.set CYFLD_USBPD_USBPD_V1P125_TRIM__OFFSET, 0x00000000
 2884              	.set CYFLD_USBPD_USBPD_V1P125_TRIM__SIZE, 0x00000003
 2885              	.set CYFLD_USBPD_USBPD_V1P235_TRIM__OFFSET, 0x00000003
 2886              	.set CYFLD_USBPD_USBPD_V1P235_TRIM__SIZE, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 52


 2887              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_6, 0x400a0f18
 2888              	.set CYFLD_USBPD_USBPD_V1P575_TRIM__OFFSET, 0x00000000
 2889              	.set CYFLD_USBPD_USBPD_V1P575_TRIM__SIZE, 0x00000003
 2890              	.set CYFLD_USBPD_USBPD_REF_TRIM__OFFSET, 0x00000003
 2891              	.set CYFLD_USBPD_USBPD_REF_TRIM__SIZE, 0x00000004
 2892              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_7, 0x400a0f1c
 2893              	.set CYFLD_USBPD_USBPD_I_TRIM__OFFSET, 0x00000000
 2894              	.set CYFLD_USBPD_USBPD_I_TRIM__SIZE, 0x00000008
 2895              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE1, 0x400a0f80
 2896              	.set CYFLD_USBPD_USBPD_SPARE1_TRIM__OFFSET, 0x00000000
 2897              	.set CYFLD_USBPD_USBPD_SPARE1_TRIM__SIZE, 0x00000008
 2898              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE2, 0x400a0f84
 2899              	.set CYFLD_USBPD_USBPD_SPARE2_TRIM__OFFSET, 0x00000000
 2900              	.set CYFLD_USBPD_USBPD_SPARE2_TRIM__SIZE, 0x00000008
 2901              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE3, 0x400a0f88
 2902              	.set CYFLD_USBPD_USBPD_SPARE3_TRIM__OFFSET, 0x00000000
 2903              	.set CYFLD_USBPD_USBPD_SPARE3_TRIM__SIZE, 0x00000008
 2904              	.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE4, 0x400a0f8c
 2905              	.set CYFLD_USBPD_USBPD_SPARE4_TRIM__OFFSET, 0x00000000
 2906              	.set CYFLD_USBPD_USBPD_SPARE4_TRIM__SIZE, 0x00000008
 2907              	.set CYDEV_USBPD1_BASE, 0x400b0000
 2908              	.set CYDEV_USBPD1_SIZE, 0x00010000
 2909              	.set CYDEV_USBPD1_USBPD_BASE, 0x400b0000
 2910              	.set CYDEV_USBPD1_USBPD_SIZE, 0x00001000
 2911              	.set CYREG_USBPD1_USBPD_CTRL, 0x400b0000
 2912              	.set CYREG_USBPD1_USBPD_HEADER_INFO, 0x400b0004
 2913              	.set CYREG_USBPD1_USBPD_TX_HEADER, 0x400b000c
 2914              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA0, 0x400b0010
 2915              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA1, 0x400b0014
 2916              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA2, 0x400b0018
 2917              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA3, 0x400b001c
 2918              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA4, 0x400b0020
 2919              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA5, 0x400b0024
 2920              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA6, 0x400b0028
 2921              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA7, 0x400b002c
 2922              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA8, 0x400b0030
 2923              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA9, 0x400b0034
 2924              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA10, 0x400b0038
 2925              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA11, 0x400b003c
 2926              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA12, 0x400b0040
 2927              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA13, 0x400b0044
 2928              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA14, 0x400b0048
 2929              	.set CYREG_USBPD1_USBPD_TX_MEM_DATA15, 0x400b004c
 2930              	.set CYREG_USBPD1_USBPD_RX_HEADER, 0x400b005c
 2931              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA0, 0x400b0060
 2932              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA1, 0x400b0064
 2933              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA2, 0x400b0068
 2934              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA3, 0x400b006c
 2935              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA4, 0x400b0070
 2936              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA5, 0x400b0074
 2937              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA6, 0x400b0078
 2938              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA7, 0x400b007c
 2939              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA8, 0x400b0080
 2940              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA9, 0x400b0084
 2941              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA10, 0x400b0088
 2942              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA11, 0x400b008c
 2943              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA12, 0x400b0090
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 53


 2944              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA13, 0x400b0094
 2945              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA14, 0x400b0098
 2946              	.set CYREG_USBPD1_USBPD_RX_MEM_DATA15, 0x400b009c
 2947              	.set CYREG_USBPD1_USBPD_SRAM_PTR, 0x400b00a0
 2948              	.set CYREG_USBPD1_USBPD_STATUS, 0x400b00a4
 2949              	.set CYREG_USBPD1_USBPD_RX_SOP_GOOD_CRC_EN_CTRL, 0x400b00a8
 2950              	.set CYREG_USBPD1_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_0, 0x400b00ac
 2951              	.set CYREG_USBPD1_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_1, 0x400b00b0
 2952              	.set CYREG_USBPD1_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_0, 0x400b00b4
 2953              	.set CYREG_USBPD1_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_1, 0x400b00b8
 2954              	.set CYREG_USBPD1_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_0, 0x400b00bc
 2955              	.set CYREG_USBPD1_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_1, 0x400b00c0
 2956              	.set CYREG_USBPD1_USBPD_RX_EXPECT_GOODCRC_MSG, 0x400b00c4
 2957              	.set CYREG_USBPD1_USBPD_RX_GOODCRC_MSG, 0x400b00c8
 2958              	.set CYREG_USBPD1_USBPD_RX_CC, 0x400b00cc
 2959              	.set CYREG_USBPD1_USBPD_RX_CC2, 0x400b00d0
 2960              	.set CYREG_USBPD1_USBPD_RX_ORDER_SET_CTRL, 0x400b00d4
 2961              	.set CYREG_USBPD1_USBPD_RX_RESERVED1_ORDER_SET, 0x400b00d8
 2962              	.set CYREG_USBPD1_USBPD_RX_RESERVED2_ORDER_SET, 0x400b00e0
 2963              	.set CYREG_USBPD1_USBPD_TX_GOODCRC_MSG_ORDER_SET, 0x400b00e4
 2964              	.set CYREG_USBPD1_USBPD_TX_CTRL, 0x400b00e8
 2965              	.set CYREG_USBPD1_USBPD_TX_SOP_ORDER_SET, 0x400b00ec
 2966              	.set CYREG_USBPD1_USBPD_TX_HARD_CABLE_ORDER_SET, 0x400b00f0
 2967              	.set CYREG_USBPD1_USBPD_CRC_COUNTER, 0x400b00f4
 2968              	.set CYREG_USBPD1_USBPD_INTER_PACKET_COUNTER, 0x400b00f8
 2969              	.set CYREG_USBPD1_USBPD_TIMER_TRIGGER, 0x400b00fc
 2970              	.set CYREG_USBPD1_USBPD_INTR_DDFT_MUX, 0x400b0100
 2971              	.set CYREG_USBPD1_USBPD_DDFT_MUX, 0x400b0104
 2972              	.set CYREG_USBPD1_USBPD_INTR_1_CFG, 0x400b0108
 2973              	.set CYREG_USBPD1_USBPD_INTR0, 0x400b010c
 2974              	.set CYREG_USBPD1_USBPD_INTR1, 0x400b0110
 2975              	.set CYREG_USBPD1_USBPD_INTR0_SET, 0x400b0114
 2976              	.set CYREG_USBPD1_USBPD_INTR1_SET, 0x400b0118
 2977              	.set CYREG_USBPD1_USBPD_INTR0_MASK, 0x400b011c
 2978              	.set CYREG_USBPD1_USBPD_INTR1_MASK, 0x400b0120
 2979              	.set CYREG_USBPD1_USBPD_INTR0_MASKED, 0x400b0124
 2980              	.set CYREG_USBPD1_USBPD_INTR1_MASKED, 0x400b0128
 2981              	.set CYREG_USBPD1_USBPD_DEBUG_CTRL, 0x400b012c
 2982              	.set CYREG_USBPD1_USBPD_DEBUG_CC_0, 0x400b0130
 2983              	.set CYREG_USBPD1_USBPD_DEBUG_CC_1, 0x400b0134
 2984              	.set CYREG_USBPD1_USBPD_DEBUG_CC_2, 0x400b0138
 2985              	.set CYREG_USBPD1_USBPD_DEBUG_SPARE_INTR_CFG, 0x400b013c
 2986              	.set CYREG_USBPD1_USBPD_INTR2, 0x400b0140
 2987              	.set CYREG_USBPD1_USBPD_INTR2_SET, 0x400b0144
 2988              	.set CYREG_USBPD1_USBPD_INTR2_MASK, 0x400b0148
 2989              	.set CYREG_USBPD1_USBPD_INTR2_MASKED, 0x400b014c
 2990              	.set CYREG_USBPD1_USBPD_HPD_CTRL1, 0x400b0150
 2991              	.set CYREG_USBPD1_USBPD_HPD_CTRL2, 0x400b0154
 2992              	.set CYREG_USBPD1_USBPD_HPD_CTRL3, 0x400b0158
 2993              	.set CYREG_USBPD1_USBPD_HPD_CTRL4, 0x400b015c
 2994              	.set CYREG_USBPD1_USBPD_HPD_CTRL5, 0x400b0160
 2995              	.set CYREG_USBPD1_USBPD_HPD_QUEUE, 0x400b0164
 2996              	.set CYREG_USBPD1_USBPD_HPDT_CTRL1, 0x400b0168
 2997              	.set CYREG_USBPD1_USBPD_HPDT_CTRL2, 0x400b016c
 2998              	.set CYREG_USBPD1_USBPD_ADC1_SAR_CTRL, 0x400b0170
 2999              	.set CYREG_USBPD1_USBPD_ADC1_CTRL, 0x400b0174
 3000              	.set CYREG_USBPD1_USBPD_ADC2_SAR_CTRL, 0x400b0178
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 54


 3001              	.set CYREG_USBPD1_USBPD_ADC2_CTRL, 0x400b017c
 3002              	.set CYREG_USBPD1_USBPD_CC_CTRL_0, 0x400b0180
 3003              	.set CYREG_USBPD1_USBPD_CC_CTRL_1, 0x400b0184
 3004              	.set CYREG_USBPD1_USBPD_DPSLP_REF_CTRL, 0x400b0188
 3005              	.set CYREG_USBPD1_USBPD_PUMP_CTRL, 0x400b0190
 3006              	.set CYREG_USBPD1_USBPD_PFET300_CTRL, 0x400b0194
 3007              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_0, 0x400b0f00
 3008              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_1, 0x400b0f04
 3009              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_2, 0x400b0f08
 3010              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_3, 0x400b0f0c
 3011              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_4, 0x400b0f10
 3012              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_5, 0x400b0f14
 3013              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_6, 0x400b0f18
 3014              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_7, 0x400b0f1c
 3015              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE1, 0x400b0f80
 3016              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE2, 0x400b0f84
 3017              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE3, 0x400b0f88
 3018              	.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE4, 0x400b0f8c
 3019              	.set CYDEV_CPUSS_BASE, 0x40100000
 3020              	.set CYDEV_CPUSS_SIZE, 0x00001000
 3021              	.set CYREG_CPUSS_CONFIG, 0x40100000
 3022              	.set CYFLD_CPUSS_VECT_IN_RAM__OFFSET, 0x00000000
 3023              	.set CYFLD_CPUSS_VECT_IN_RAM__SIZE, 0x00000001
 3024              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 3025              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 3026              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 3027              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 3028              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 3029              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 3030              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 3031              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 3032              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 3033              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 3034              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 3035              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 3036              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 3037              	.set CYREG_CPUSS_SYSARG, 0x40100008
 3038              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 3039              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 3040              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 3041              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 3042              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 3043              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 3044              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 3045              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 3046              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 3047              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 3048              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 3049              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 3050              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 3051              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 3052              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 3053              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 3054              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 3055              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000b
 3056              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 3057              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 55


 3058              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 3059              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 3060              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 3061              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 3062              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 3063              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 3064              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 3065              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 3066              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 3067              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
 3068              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 3069              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 3070              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 3071              	.set CYDEV_SPCIF_BASE, 0x40110000
 3072              	.set CYDEV_SPCIF_SIZE, 0x00010000
 3073              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 3074              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 3075              	.set CYFLD_SPCIF_FLASH__SIZE, 0x00000010
 3076              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x00000010
 3077              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000004
 3078              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 3079              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 3080              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 3081              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 3082              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 3083              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 3084              	.set CYREG_SPCIF_INTR, 0x401107f0
 3085              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 3086              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 3087              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 3088              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 3089              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 3090              	.set CYDEV_CM0_BASE, 0xe0000000
 3091              	.set CYDEV_CM0_SIZE, 0x00100000
 3092              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 3093              	.set CYFLD_CM0_VALUE__OFFSET, 0x00000000
 3094              	.set CYFLD_CM0_VALUE__SIZE, 0x00000020
 3095              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 3096              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 3097              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 3098              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 3099              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 3100              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 3101              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 3102              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 3103              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 3104              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 3105              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
 3106              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 3107              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 3108              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 3109              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 3110              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 3111              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 3112              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 3113              	.set CYFLD_CM0_ENABLE__OFFSET, 0x00000000
 3114              	.set CYFLD_CM0_ENABLE__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 56


 3115              	.set CYFLD_CM0_TICKINT__OFFSET, 0x00000001
 3116              	.set CYFLD_CM0_TICKINT__SIZE, 0x00000001
 3117              	.set CYFLD_CM0_CLKSOURCE__OFFSET, 0x00000002
 3118              	.set CYFLD_CM0_CLKSOURCE__SIZE, 0x00000001
 3119              	.set CYFLD_CM0_COUNTFLAG__OFFSET, 0x00000010
 3120              	.set CYFLD_CM0_COUNTFLAG__SIZE, 0x00000001
 3121              	.set CYREG_CM0_SYST_RVR, 0xe000e014
 3122              	.set CYFLD_CM0_RELOAD__OFFSET, 0x00000000
 3123              	.set CYFLD_CM0_RELOAD__SIZE, 0x00000018
 3124              	.set CYREG_CM0_SYST_CVR, 0xe000e018
 3125              	.set CYFLD_CM0_CURRENT__OFFSET, 0x00000000
 3126              	.set CYFLD_CM0_CURRENT__SIZE, 0x00000018
 3127              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 3128              	.set CYFLD_CM0_TENMS__OFFSET, 0x00000000
 3129              	.set CYFLD_CM0_TENMS__SIZE, 0x00000018
 3130              	.set CYFLD_CM0_SKEW__OFFSET, 0x0000001e
 3131              	.set CYFLD_CM0_SKEW__SIZE, 0x00000001
 3132              	.set CYFLD_CM0_NOREF__OFFSET, 0x0000001f
 3133              	.set CYFLD_CM0_NOREF__SIZE, 0x00000001
 3134              	.set CYREG_CM0_ISER, 0xe000e100
 3135              	.set CYFLD_CM0_SETENA__OFFSET, 0x00000000
 3136              	.set CYFLD_CM0_SETENA__SIZE, 0x00000020
 3137              	.set CYREG_CM0_ICER, 0xe000e180
 3138              	.set CYFLD_CM0_CLRENA__OFFSET, 0x00000000
 3139              	.set CYFLD_CM0_CLRENA__SIZE, 0x00000020
 3140              	.set CYREG_CM0_ISPR, 0xe000e200
 3141              	.set CYFLD_CM0_SETPEND__OFFSET, 0x00000000
 3142              	.set CYFLD_CM0_SETPEND__SIZE, 0x00000020
 3143              	.set CYREG_CM0_ICPR, 0xe000e280
 3144              	.set CYFLD_CM0_CLRPEND__OFFSET, 0x00000000
 3145              	.set CYFLD_CM0_CLRPEND__SIZE, 0x00000020
 3146              	.set CYREG_CM0_IPR0, 0xe000e400
 3147              	.set CYFLD_CM0_PRI_N0__OFFSET, 0x00000006
 3148              	.set CYFLD_CM0_PRI_N0__SIZE, 0x00000002
 3149              	.set CYFLD_CM0_PRI_N1__OFFSET, 0x0000000e
 3150              	.set CYFLD_CM0_PRI_N1__SIZE, 0x00000002
 3151              	.set CYFLD_CM0_PRI_N2__OFFSET, 0x00000016
 3152              	.set CYFLD_CM0_PRI_N2__SIZE, 0x00000002
 3153              	.set CYFLD_CM0_PRI_N3__OFFSET, 0x0000001e
 3154              	.set CYFLD_CM0_PRI_N3__SIZE, 0x00000002
 3155              	.set CYREG_CM0_IPR1, 0xe000e404
 3156              	.set CYREG_CM0_IPR2, 0xe000e408
 3157              	.set CYREG_CM0_IPR3, 0xe000e40c
 3158              	.set CYREG_CM0_IPR4, 0xe000e410
 3159              	.set CYREG_CM0_IPR5, 0xe000e414
 3160              	.set CYREG_CM0_IPR6, 0xe000e418
 3161              	.set CYREG_CM0_IPR7, 0xe000e41c
 3162              	.set CYREG_CM0_CPUID, 0xe000ed00
 3163              	.set CYFLD_CM0_REVISION__OFFSET, 0x00000000
 3164              	.set CYFLD_CM0_REVISION__SIZE, 0x00000004
 3165              	.set CYFLD_CM0_PARTNO__OFFSET, 0x00000004
 3166              	.set CYFLD_CM0_PARTNO__SIZE, 0x0000000c
 3167              	.set CYFLD_CM0_CONSTANT__OFFSET, 0x00000010
 3168              	.set CYFLD_CM0_CONSTANT__SIZE, 0x00000004
 3169              	.set CYFLD_CM0_VARIANT__OFFSET, 0x00000014
 3170              	.set CYFLD_CM0_VARIANT__SIZE, 0x00000004
 3171              	.set CYFLD_CM0_IMPLEMENTER__OFFSET, 0x00000018
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 57


 3172              	.set CYFLD_CM0_IMPLEMENTER__SIZE, 0x00000008
 3173              	.set CYREG_CM0_ICSR, 0xe000ed04
 3174              	.set CYFLD_CM0_VECTACTIVE__OFFSET, 0x00000000
 3175              	.set CYFLD_CM0_VECTACTIVE__SIZE, 0x00000009
 3176              	.set CYFLD_CM0_VECTPENDING__OFFSET, 0x0000000c
 3177              	.set CYFLD_CM0_VECTPENDING__SIZE, 0x00000009
 3178              	.set CYFLD_CM0_ISRPENDING__OFFSET, 0x00000016
 3179              	.set CYFLD_CM0_ISRPENDING__SIZE, 0x00000001
 3180              	.set CYFLD_CM0_ISRPREEMPT__OFFSET, 0x00000017
 3181              	.set CYFLD_CM0_ISRPREEMPT__SIZE, 0x00000001
 3182              	.set CYFLD_CM0_PENDSTCLR__OFFSET, 0x00000019
 3183              	.set CYFLD_CM0_PENDSTCLR__SIZE, 0x00000001
 3184              	.set CYFLD_CM0_PENDSTSETb__OFFSET, 0x0000001a
 3185              	.set CYFLD_CM0_PENDSTSETb__SIZE, 0x00000001
 3186              	.set CYFLD_CM0_PENDSVCLR__OFFSET, 0x0000001b
 3187              	.set CYFLD_CM0_PENDSVCLR__SIZE, 0x00000001
 3188              	.set CYFLD_CM0_PENDSVSET__OFFSET, 0x0000001c
 3189              	.set CYFLD_CM0_PENDSVSET__SIZE, 0x00000001
 3190              	.set CYFLD_CM0_NMIPENDSET__OFFSET, 0x0000001f
 3191              	.set CYFLD_CM0_NMIPENDSET__SIZE, 0x00000001
 3192              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 3193              	.set CYFLD_CM0_VECTCLRACTIVE__OFFSET, 0x00000001
 3194              	.set CYFLD_CM0_VECTCLRACTIVE__SIZE, 0x00000001
 3195              	.set CYFLD_CM0_SYSRESETREQ__OFFSET, 0x00000002
 3196              	.set CYFLD_CM0_SYSRESETREQ__SIZE, 0x00000001
 3197              	.set CYFLD_CM0_ENDIANNESS__OFFSET, 0x0000000f
 3198              	.set CYFLD_CM0_ENDIANNESS__SIZE, 0x00000001
 3199              	.set CYFLD_CM0_VECTKEY__OFFSET, 0x00000010
 3200              	.set CYFLD_CM0_VECTKEY__SIZE, 0x00000010
 3201              	.set CYREG_CM0_SCR, 0xe000ed10
 3202              	.set CYFLD_CM0_SLEEPONEXIT__OFFSET, 0x00000001
 3203              	.set CYFLD_CM0_SLEEPONEXIT__SIZE, 0x00000001
 3204              	.set CYFLD_CM0_SLEEPDEEP__OFFSET, 0x00000002
 3205              	.set CYFLD_CM0_SLEEPDEEP__SIZE, 0x00000001
 3206              	.set CYFLD_CM0_SEVONPEND__OFFSET, 0x00000004
 3207              	.set CYFLD_CM0_SEVONPEND__SIZE, 0x00000001
 3208              	.set CYREG_CM0_CCR, 0xe000ed14
 3209              	.set CYFLD_CM0_UNALIGN_TRP__OFFSET, 0x00000003
 3210              	.set CYFLD_CM0_UNALIGN_TRP__SIZE, 0x00000001
 3211              	.set CYFLD_CM0_STKALIGN__OFFSET, 0x00000009
 3212              	.set CYFLD_CM0_STKALIGN__SIZE, 0x00000001
 3213              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 3214              	.set CYFLD_CM0_PRI_11__OFFSET, 0x0000001e
 3215              	.set CYFLD_CM0_PRI_11__SIZE, 0x00000002
 3216              	.set CYREG_CM0_SHPR3, 0xe000ed20
 3217              	.set CYFLD_CM0_PRI_14__OFFSET, 0x00000016
 3218              	.set CYFLD_CM0_PRI_14__SIZE, 0x00000002
 3219              	.set CYFLD_CM0_PRI_15__OFFSET, 0x0000001e
 3220              	.set CYFLD_CM0_PRI_15__SIZE, 0x00000002
 3221              	.set CYREG_CM0_SHCSR, 0xe000ed24
 3222              	.set CYFLD_CM0_SVCALLPENDED__OFFSET, 0x0000000f
 3223              	.set CYFLD_CM0_SVCALLPENDED__SIZE, 0x00000001
 3224              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 3225              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 3226              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 3227              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 3228              	.set CYREG_CM0_SCS_PID3, 0xe000efec
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 58


 3229              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 3230              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 3231              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 3232              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 3233              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 3234              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 3235              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
 3236              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 3237              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 3238              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
 3239              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 3240              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 3241              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 3242              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 3243              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 3244              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 3245              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 3246              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 3247              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 3248              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 3249              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 3250              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 3251              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 3252              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 3253              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 3254              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 3255              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 3256              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 3257              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 3258              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 3259              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 3260              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 3261              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 3262              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 3263              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 3264              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 3265              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 3266              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 3267              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 3268              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 3269              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 3270              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 3271              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 3272              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 3273              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 3274              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 3275              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 3276              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 3277              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 3278              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 3279              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 3280              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 3281              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 3282              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 3283              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 3284              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 3285              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 59


 3286              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 3287              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 3288              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 3289              	.set CYDEV_FLS_SECTOR_SIZE, 0x00020000
 3290              	.set CYDEV_FLS_ROW_SIZE, 0x00000100
   4              	
   5              	/* UART_tx */
   6              	.set UART_tx__0__DR, CYREG_GPIO_PRT2_DR
   7              	.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
   8              	.set UART_tx__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
   9              	.set UART_tx__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
  10              	.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL2
  11              	.set UART_tx__0__HSIOM_MASK, 0x0F000000
  12              	.set UART_tx__0__HSIOM_SHIFT, 24
  13              	.set UART_tx__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  14              	.set UART_tx__0__INTR, CYREG_GPIO_PRT2_INTR
  15              	.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  16              	.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT2_INTR
  17              	.set UART_tx__0__MASK, 0x40
  18              	.set UART_tx__0__PC, CYREG_GPIO_PRT2_PC
  19              	.set UART_tx__0__PC2, CYREG_GPIO_PRT2_PC2
  20              	.set UART_tx__0__PORT, 2
  21              	.set UART_tx__0__PS, CYREG_GPIO_PRT2_PS
  22              	.set UART_tx__0__SHIFT, 6
  23              	.set UART_tx__DR, CYREG_GPIO_PRT2_DR
  24              	.set UART_tx__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
  25              	.set UART_tx__DR_INV, CYREG_GPIO_PRT2_DR_INV
  26              	.set UART_tx__DR_SET, CYREG_GPIO_PRT2_DR_SET
  27              	.set UART_tx__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  28              	.set UART_tx__INTR, CYREG_GPIO_PRT2_INTR
  29              	.set UART_tx__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  30              	.set UART_tx__INTSTAT, CYREG_GPIO_PRT2_INTR
  31              	.set UART_tx__MASK, 0x40
  32              	.set UART_tx__PC, CYREG_GPIO_PRT2_PC
  33              	.set UART_tx__PC2, CYREG_GPIO_PRT2_PC2
  34              	.set UART_tx__PORT, 2
  35              	.set UART_tx__PS, CYREG_GPIO_PRT2_PS
  36              	.set UART_tx__SHIFT, 6
  37              	
  38              	/* Pin_1 */
  39              	.set Pin_1__0__DR, CYREG_GPIO_PRT2_DR
  40              	.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
  41              	.set Pin_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
  42              	.set Pin_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
  43              	.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
  44              	.set Pin_1__0__HSIOM_MASK, 0x0000000F
  45              	.set Pin_1__0__HSIOM_SHIFT, 0
  46              	.set Pin_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  47              	.set Pin_1__0__INTR, CYREG_GPIO_PRT2_INTR
  48              	.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  49              	.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
  50              	.set Pin_1__0__MASK, 0x01
  51              	.set Pin_1__0__PC, CYREG_GPIO_PRT2_PC
  52              	.set Pin_1__0__PC2, CYREG_GPIO_PRT2_PC2
  53              	.set Pin_1__0__PORT, 2
  54              	.set Pin_1__0__PS, CYREG_GPIO_PRT2_PS
  55              	.set Pin_1__0__SHIFT, 0
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 60


  56              	.set Pin_1__DR, CYREG_GPIO_PRT2_DR
  57              	.set Pin_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
  58              	.set Pin_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
  59              	.set Pin_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
  60              	.set Pin_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  61              	.set Pin_1__INTR, CYREG_GPIO_PRT2_INTR
  62              	.set Pin_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  63              	.set Pin_1__INTSTAT, CYREG_GPIO_PRT2_INTR
  64              	.set Pin_1__MASK, 0x01
  65              	.set Pin_1__PC, CYREG_GPIO_PRT2_PC
  66              	.set Pin_1__PC2, CYREG_GPIO_PRT2_PC2
  67              	.set Pin_1__PORT, 2
  68              	.set Pin_1__PS, CYREG_GPIO_PRT2_PS
  69              	.set Pin_1__SHIFT, 0
  70              	
  71              	/* EC_INT */
  72              	.set EC_INT__0__DR, CYREG_GPIO_PRT2_DR
  73              	.set EC_INT__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
  74              	.set EC_INT__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
  75              	.set EC_INT__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
  76              	.set EC_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
  77              	.set EC_INT__0__HSIOM_MASK, 0x00000F00
  78              	.set EC_INT__0__HSIOM_SHIFT, 8
  79              	.set EC_INT__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  80              	.set EC_INT__0__INTR, CYREG_GPIO_PRT2_INTR
  81              	.set EC_INT__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  82              	.set EC_INT__0__INTSTAT, CYREG_GPIO_PRT2_INTR
  83              	.set EC_INT__0__MASK, 0x04
  84              	.set EC_INT__0__PC, CYREG_GPIO_PRT2_PC
  85              	.set EC_INT__0__PC2, CYREG_GPIO_PRT2_PC2
  86              	.set EC_INT__0__PORT, 2
  87              	.set EC_INT__0__PS, CYREG_GPIO_PRT2_PS
  88              	.set EC_INT__0__SHIFT, 2
  89              	.set EC_INT__DR, CYREG_GPIO_PRT2_DR
  90              	.set EC_INT__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
  91              	.set EC_INT__DR_INV, CYREG_GPIO_PRT2_DR_INV
  92              	.set EC_INT__DR_SET, CYREG_GPIO_PRT2_DR_SET
  93              	.set EC_INT__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
  94              	.set EC_INT__INTR, CYREG_GPIO_PRT2_INTR
  95              	.set EC_INT__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
  96              	.set EC_INT__INTSTAT, CYREG_GPIO_PRT2_INTR
  97              	.set EC_INT__MASK, 0x04
  98              	.set EC_INT__PC, CYREG_GPIO_PRT2_PC
  99              	.set EC_INT__PC2, CYREG_GPIO_PRT2_PC2
 100              	.set EC_INT__PORT, 2
 101              	.set EC_INT__PS, CYREG_GPIO_PRT2_PS
 102              	.set EC_INT__SHIFT, 2
 103              	
 104              	/* HPD_P2 */
 105              	.set HPD_P2__0__DR, CYREG_GPIO_PRT3_DR
 106              	.set HPD_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 107              	.set HPD_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 108              	.set HPD_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 109              	.set HPD_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 110              	.set HPD_P2__0__HSIOM_MASK, 0x000F0000
 111              	.set HPD_P2__0__HSIOM_SHIFT, 16
 112              	.set HPD_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 61


 113              	.set HPD_P2__0__INTR, CYREG_GPIO_PRT3_INTR
 114              	.set HPD_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 115              	.set HPD_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 116              	.set HPD_P2__0__MASK, 0x10
 117              	.set HPD_P2__0__PC, CYREG_GPIO_PRT3_PC
 118              	.set HPD_P2__0__PC2, CYREG_GPIO_PRT3_PC2
 119              	.set HPD_P2__0__PORT, 3
 120              	.set HPD_P2__0__PS, CYREG_GPIO_PRT3_PS
 121              	.set HPD_P2__0__SHIFT, 4
 122              	.set HPD_P2__DR, CYREG_GPIO_PRT3_DR
 123              	.set HPD_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 124              	.set HPD_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
 125              	.set HPD_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
 126              	.set HPD_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 127              	.set HPD_P2__INTR, CYREG_GPIO_PRT3_INTR
 128              	.set HPD_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 129              	.set HPD_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
 130              	.set HPD_P2__MASK, 0x10
 131              	.set HPD_P2__PC, CYREG_GPIO_PRT3_PC
 132              	.set HPD_P2__PC2, CYREG_GPIO_PRT3_PC2
 133              	.set HPD_P2__PORT, 3
 134              	.set HPD_P2__PS, CYREG_GPIO_PRT3_PS
 135              	.set HPD_P2__SHIFT, 4
 136              	
 137              	/* HPI_IF_SCB */
 138              	.set HPI_IF_SCB__CMD_RESP_CTRL, CYREG_SCB0_CMD_RESP_CTRL
 139              	.set HPI_IF_SCB__CMD_RESP_STATUS, CYREG_SCB0_CMD_RESP_STATUS
 140              	.set HPI_IF_SCB__CTRL, CYREG_SCB0_CTRL
 141              	.set HPI_IF_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
 142              	.set HPI_IF_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
 143              	.set HPI_IF_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
 144              	.set HPI_IF_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
 145              	.set HPI_IF_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
 146              	.set HPI_IF_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
 147              	.set HPI_IF_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
 148              	.set HPI_IF_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
 149              	.set HPI_IF_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
 150              	.set HPI_IF_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
 151              	.set HPI_IF_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
 152              	.set HPI_IF_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
 153              	.set HPI_IF_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
 154              	.set HPI_IF_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
 155              	.set HPI_IF_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
 156              	.set HPI_IF_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
 157              	.set HPI_IF_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
 158              	.set HPI_IF_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
 159              	.set HPI_IF_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
 160              	.set HPI_IF_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
 161              	.set HPI_IF_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
 162              	.set HPI_IF_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
 163              	.set HPI_IF_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
 164              	.set HPI_IF_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
 165              	.set HPI_IF_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
 166              	.set HPI_IF_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
 167              	.set HPI_IF_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
 168              	.set HPI_IF_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
 169              	.set HPI_IF_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 62


 170              	.set HPI_IF_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
 171              	.set HPI_IF_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
 172              	.set HPI_IF_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
 173              	.set HPI_IF_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
 174              	.set HPI_IF_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
 175              	.set HPI_IF_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
 176              	.set HPI_IF_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
 177              	.set HPI_IF_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
 178              	.set HPI_IF_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
 179              	.set HPI_IF_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
 180              	.set HPI_IF_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
 181              	.set HPI_IF_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
 182              	.set HPI_IF_SCB__INTR_M, CYREG_SCB0_INTR_M
 183              	.set HPI_IF_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
 184              	.set HPI_IF_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
 185              	.set HPI_IF_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
 186              	.set HPI_IF_SCB__INTR_RX, CYREG_SCB0_INTR_RX
 187              	.set HPI_IF_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
 188              	.set HPI_IF_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
 189              	.set HPI_IF_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
 190              	.set HPI_IF_SCB__INTR_S, CYREG_SCB0_INTR_S
 191              	.set HPI_IF_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
 192              	.set HPI_IF_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
 193              	.set HPI_IF_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
 194              	.set HPI_IF_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
 195              	.set HPI_IF_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
 196              	.set HPI_IF_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
 197              	.set HPI_IF_SCB__INTR_TX, CYREG_SCB0_INTR_TX
 198              	.set HPI_IF_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
 199              	.set HPI_IF_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
 200              	.set HPI_IF_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
 201              	.set HPI_IF_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
 202              	.set HPI_IF_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
 203              	.set HPI_IF_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
 204              	.set HPI_IF_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
 205              	.set HPI_IF_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
 206              	.set HPI_IF_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
 207              	.set HPI_IF_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
 208              	.set HPI_IF_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
 209              	.set HPI_IF_SCB__SS0_POSISTION, 0
 210              	.set HPI_IF_SCB__SS1_POSISTION, 1
 211              	.set HPI_IF_SCB__SS2_POSISTION, 2
 212              	.set HPI_IF_SCB__SS3_POSISTION, 3
 213              	.set HPI_IF_SCB__STATUS, CYREG_SCB0_STATUS
 214              	.set HPI_IF_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
 215              	.set HPI_IF_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
 216              	.set HPI_IF_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
 217              	.set HPI_IF_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
 218              	.set HPI_IF_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
 219              	.set HPI_IF_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
 220              	.set HPI_IF_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
 221              	.set HPI_IF_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
 222              	.set HPI_IF_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
 223              	
 224              	/* HPI_IF_SCB_IRQ */
 225              	.set HPI_IF_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 226              	.set HPI_IF_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 63


 227              	.set HPI_IF_SCB_IRQ__INTC_MASK, 0x200
 228              	.set HPI_IF_SCB_IRQ__INTC_NUMBER, 9
 229              	.set HPI_IF_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
 230              	.set HPI_IF_SCB_IRQ__INTC_PRIOR_NUM, 3
 231              	.set HPI_IF_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
 232              	.set HPI_IF_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 233              	.set HPI_IF_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 234              	
 235              	/* HPI_IF_SCBCLK */
 236              	.set HPI_IF_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
 237              	.set HPI_IF_SCBCLK__DIV_ID, 0x00000000
 238              	.set HPI_IF_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL0
 239              	.set HPI_IF_SCBCLK__PA_DIV_ID, 0x000000FF
 240              	
 241              	/* HPI_IF_scl */
 242              	.set HPI_IF_scl__0__DR, CYREG_GPIO_PRT0_DR
 243              	.set HPI_IF_scl__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 244              	.set HPI_IF_scl__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 245              	.set HPI_IF_scl__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 246              	.set HPI_IF_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 247              	.set HPI_IF_scl__0__HSIOM_GPIO, 0
 248              	.set HPI_IF_scl__0__HSIOM_I2C, 15
 249              	.set HPI_IF_scl__0__HSIOM_I2C_SCL, 15
 250              	.set HPI_IF_scl__0__HSIOM_MASK, 0x000000F0
 251              	.set HPI_IF_scl__0__HSIOM_SHIFT, 4
 252              	.set HPI_IF_scl__0__HSIOM_SPI, 13
 253              	.set HPI_IF_scl__0__HSIOM_SPI_MISO, 13
 254              	.set HPI_IF_scl__0__HSIOM_UART, 10
 255              	.set HPI_IF_scl__0__HSIOM_UART_RTS, 10
 256              	.set HPI_IF_scl__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 257              	.set HPI_IF_scl__0__INTR, CYREG_GPIO_PRT0_INTR
 258              	.set HPI_IF_scl__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 259              	.set HPI_IF_scl__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 260              	.set HPI_IF_scl__0__MASK, 0x02
 261              	.set HPI_IF_scl__0__PC, CYREG_GPIO_PRT0_PC
 262              	.set HPI_IF_scl__0__PC2, CYREG_GPIO_PRT0_PC2
 263              	.set HPI_IF_scl__0__PORT, 0
 264              	.set HPI_IF_scl__0__PS, CYREG_GPIO_PRT0_PS
 265              	.set HPI_IF_scl__0__SHIFT, 1
 266              	.set HPI_IF_scl__DR, CYREG_GPIO_PRT0_DR
 267              	.set HPI_IF_scl__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 268              	.set HPI_IF_scl__DR_INV, CYREG_GPIO_PRT0_DR_INV
 269              	.set HPI_IF_scl__DR_SET, CYREG_GPIO_PRT0_DR_SET
 270              	.set HPI_IF_scl__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 271              	.set HPI_IF_scl__INTR, CYREG_GPIO_PRT0_INTR
 272              	.set HPI_IF_scl__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 273              	.set HPI_IF_scl__INTSTAT, CYREG_GPIO_PRT0_INTR
 274              	.set HPI_IF_scl__MASK, 0x02
 275              	.set HPI_IF_scl__PC, CYREG_GPIO_PRT0_PC
 276              	.set HPI_IF_scl__PC2, CYREG_GPIO_PRT0_PC2
 277              	.set HPI_IF_scl__PORT, 0
 278              	.set HPI_IF_scl__PS, CYREG_GPIO_PRT0_PS
 279              	.set HPI_IF_scl__SHIFT, 1
 280              	
 281              	/* HPI_IF_sda */
 282              	.set HPI_IF_sda__0__DR, CYREG_GPIO_PRT0_DR
 283              	.set HPI_IF_sda__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 64


 284              	.set HPI_IF_sda__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 285              	.set HPI_IF_sda__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 286              	.set HPI_IF_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 287              	.set HPI_IF_sda__0__HSIOM_GPIO, 0
 288              	.set HPI_IF_sda__0__HSIOM_I2C, 15
 289              	.set HPI_IF_sda__0__HSIOM_I2C_SDA, 15
 290              	.set HPI_IF_sda__0__HSIOM_MASK, 0x0000000F
 291              	.set HPI_IF_sda__0__HSIOM_SHIFT, 0
 292              	.set HPI_IF_sda__0__HSIOM_SPI, 13
 293              	.set HPI_IF_sda__0__HSIOM_SPI_SELECT0, 13
 294              	.set HPI_IF_sda__0__HSIOM_UART, 10
 295              	.set HPI_IF_sda__0__HSIOM_UART_CTS, 10
 296              	.set HPI_IF_sda__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 297              	.set HPI_IF_sda__0__INTR, CYREG_GPIO_PRT0_INTR
 298              	.set HPI_IF_sda__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 299              	.set HPI_IF_sda__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 300              	.set HPI_IF_sda__0__MASK, 0x01
 301              	.set HPI_IF_sda__0__PC, CYREG_GPIO_PRT0_PC
 302              	.set HPI_IF_sda__0__PC2, CYREG_GPIO_PRT0_PC2
 303              	.set HPI_IF_sda__0__PORT, 0
 304              	.set HPI_IF_sda__0__PS, CYREG_GPIO_PRT0_PS
 305              	.set HPI_IF_sda__0__SHIFT, 0
 306              	.set HPI_IF_sda__DR, CYREG_GPIO_PRT0_DR
 307              	.set HPI_IF_sda__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 308              	.set HPI_IF_sda__DR_INV, CYREG_GPIO_PRT0_DR_INV
 309              	.set HPI_IF_sda__DR_SET, CYREG_GPIO_PRT0_DR_SET
 310              	.set HPI_IF_sda__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 311              	.set HPI_IF_sda__INTR, CYREG_GPIO_PRT0_INTR
 312              	.set HPI_IF_sda__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 313              	.set HPI_IF_sda__INTSTAT, CYREG_GPIO_PRT0_INTR
 314              	.set HPI_IF_sda__MASK, 0x01
 315              	.set HPI_IF_sda__PC, CYREG_GPIO_PRT0_PC
 316              	.set HPI_IF_sda__PC2, CYREG_GPIO_PRT0_PC2
 317              	.set HPI_IF_sda__PORT, 0
 318              	.set HPI_IF_sda__PS, CYREG_GPIO_PRT0_PS
 319              	.set HPI_IF_sda__SHIFT, 0
 320              	
 321              	/* Clock_1 */
 322              	.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
 323              	.set Clock_1__DIV_ID, 0x00000005
 324              	.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_8_CTL5
 325              	.set Clock_1__PA_DIV_ID, 0x000000FF
 326              	
 327              	/* I2C_CFG */
 328              	.set I2C_CFG__0__DR, CYREG_GPIO_PRT3_DR
 329              	.set I2C_CFG__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 330              	.set I2C_CFG__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 331              	.set I2C_CFG__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 332              	.set I2C_CFG__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 333              	.set I2C_CFG__0__HSIOM_MASK, 0x0F000000
 334              	.set I2C_CFG__0__HSIOM_SHIFT, 24
 335              	.set I2C_CFG__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 336              	.set I2C_CFG__0__INTR, CYREG_GPIO_PRT3_INTR
 337              	.set I2C_CFG__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 338              	.set I2C_CFG__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 339              	.set I2C_CFG__0__MASK, 0x40
 340              	.set I2C_CFG__0__PC, CYREG_GPIO_PRT3_PC
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 65


 341              	.set I2C_CFG__0__PC2, CYREG_GPIO_PRT3_PC2
 342              	.set I2C_CFG__0__PORT, 3
 343              	.set I2C_CFG__0__PS, CYREG_GPIO_PRT3_PS
 344              	.set I2C_CFG__0__SHIFT, 6
 345              	.set I2C_CFG__DR, CYREG_GPIO_PRT3_DR
 346              	.set I2C_CFG__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 347              	.set I2C_CFG__DR_INV, CYREG_GPIO_PRT3_DR_INV
 348              	.set I2C_CFG__DR_SET, CYREG_GPIO_PRT3_DR_SET
 349              	.set I2C_CFG__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 350              	.set I2C_CFG__INTR, CYREG_GPIO_PRT3_INTR
 351              	.set I2C_CFG__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 352              	.set I2C_CFG__INTSTAT, CYREG_GPIO_PRT3_INTR
 353              	.set I2C_CFG__MASK, 0x40
 354              	.set I2C_CFG__PC, CYREG_GPIO_PRT3_PC
 355              	.set I2C_CFG__PC2, CYREG_GPIO_PRT3_PC2
 356              	.set I2C_CFG__PORT, 3
 357              	.set I2C_CFG__PS, CYREG_GPIO_PRT3_PS
 358              	.set I2C_CFG__SHIFT, 6
 359              	
 360              	/* hpd_isr */
 361              	.set hpd_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
 362              	.set hpd_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 363              	.set hpd_isr__INTC_MASK, 0x10000
 364              	.set hpd_isr__INTC_NUMBER, 16
 365              	.set hpd_isr__INTC_PRIOR_MASK, 0xC0
 366              	.set hpd_isr__INTC_PRIOR_NUM, 3
 367              	.set hpd_isr__INTC_PRIOR_REG, CYREG_CM0_IPR4
 368              	.set hpd_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
 369              	.set hpd_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR
 370              	
 371              	/* MUX_CTRL_SCB */
 372              	.set MUX_CTRL_SCB__CMD_RESP_CTRL, CYREG_SCB3_CMD_RESP_CTRL
 373              	.set MUX_CTRL_SCB__CMD_RESP_STATUS, CYREG_SCB3_CMD_RESP_STATUS
 374              	.set MUX_CTRL_SCB__CTRL, CYREG_SCB3_CTRL
 375              	.set MUX_CTRL_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
 376              	.set MUX_CTRL_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
 377              	.set MUX_CTRL_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
 378              	.set MUX_CTRL_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
 379              	.set MUX_CTRL_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
 380              	.set MUX_CTRL_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
 381              	.set MUX_CTRL_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
 382              	.set MUX_CTRL_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
 383              	.set MUX_CTRL_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
 384              	.set MUX_CTRL_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
 385              	.set MUX_CTRL_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
 386              	.set MUX_CTRL_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
 387              	.set MUX_CTRL_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
 388              	.set MUX_CTRL_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
 389              	.set MUX_CTRL_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
 390              	.set MUX_CTRL_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
 391              	.set MUX_CTRL_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
 392              	.set MUX_CTRL_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
 393              	.set MUX_CTRL_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
 394              	.set MUX_CTRL_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
 395              	.set MUX_CTRL_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
 396              	.set MUX_CTRL_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
 397              	.set MUX_CTRL_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 66


 398              	.set MUX_CTRL_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
 399              	.set MUX_CTRL_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
 400              	.set MUX_CTRL_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
 401              	.set MUX_CTRL_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
 402              	.set MUX_CTRL_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
 403              	.set MUX_CTRL_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
 404              	.set MUX_CTRL_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
 405              	.set MUX_CTRL_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
 406              	.set MUX_CTRL_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
 407              	.set MUX_CTRL_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
 408              	.set MUX_CTRL_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
 409              	.set MUX_CTRL_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
 410              	.set MUX_CTRL_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
 411              	.set MUX_CTRL_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
 412              	.set MUX_CTRL_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
 413              	.set MUX_CTRL_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
 414              	.set MUX_CTRL_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
 415              	.set MUX_CTRL_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
 416              	.set MUX_CTRL_SCB__INTR_M, CYREG_SCB3_INTR_M
 417              	.set MUX_CTRL_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
 418              	.set MUX_CTRL_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
 419              	.set MUX_CTRL_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
 420              	.set MUX_CTRL_SCB__INTR_RX, CYREG_SCB3_INTR_RX
 421              	.set MUX_CTRL_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
 422              	.set MUX_CTRL_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
 423              	.set MUX_CTRL_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
 424              	.set MUX_CTRL_SCB__INTR_S, CYREG_SCB3_INTR_S
 425              	.set MUX_CTRL_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
 426              	.set MUX_CTRL_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
 427              	.set MUX_CTRL_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
 428              	.set MUX_CTRL_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
 429              	.set MUX_CTRL_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
 430              	.set MUX_CTRL_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
 431              	.set MUX_CTRL_SCB__INTR_TX, CYREG_SCB3_INTR_TX
 432              	.set MUX_CTRL_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
 433              	.set MUX_CTRL_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
 434              	.set MUX_CTRL_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
 435              	.set MUX_CTRL_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
 436              	.set MUX_CTRL_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
 437              	.set MUX_CTRL_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
 438              	.set MUX_CTRL_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
 439              	.set MUX_CTRL_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
 440              	.set MUX_CTRL_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
 441              	.set MUX_CTRL_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
 442              	.set MUX_CTRL_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
 443              	.set MUX_CTRL_SCB__SS0_POSISTION, 0
 444              	.set MUX_CTRL_SCB__SS1_POSISTION, 1
 445              	.set MUX_CTRL_SCB__SS2_POSISTION, 2
 446              	.set MUX_CTRL_SCB__SS3_POSISTION, 3
 447              	.set MUX_CTRL_SCB__STATUS, CYREG_SCB3_STATUS
 448              	.set MUX_CTRL_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
 449              	.set MUX_CTRL_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
 450              	.set MUX_CTRL_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
 451              	.set MUX_CTRL_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
 452              	.set MUX_CTRL_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
 453              	.set MUX_CTRL_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
 454              	.set MUX_CTRL_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 67


 455              	.set MUX_CTRL_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
 456              	.set MUX_CTRL_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
 457              	
 458              	/* MUX_CTRL_SCB_IRQ */
 459              	.set MUX_CTRL_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 460              	.set MUX_CTRL_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 461              	.set MUX_CTRL_SCB_IRQ__INTC_MASK, 0x1000
 462              	.set MUX_CTRL_SCB_IRQ__INTC_NUMBER, 12
 463              	.set MUX_CTRL_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
 464              	.set MUX_CTRL_SCB_IRQ__INTC_PRIOR_NUM, 3
 465              	.set MUX_CTRL_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
 466              	.set MUX_CTRL_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 467              	.set MUX_CTRL_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 468              	
 469              	/* MUX_CTRL_SCBCLK */
 470              	.set MUX_CTRL_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
 471              	.set MUX_CTRL_SCBCLK__DIV_ID, 0x00000003
 472              	.set MUX_CTRL_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL3
 473              	.set MUX_CTRL_SCBCLK__PA_DIV_ID, 0x000000FF
 474              	
 475              	/* MUX_CTRL_scl */
 476              	.set MUX_CTRL_scl__0__DR, CYREG_GPIO_PRT3_DR
 477              	.set MUX_CTRL_scl__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 478              	.set MUX_CTRL_scl__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 479              	.set MUX_CTRL_scl__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 480              	.set MUX_CTRL_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 481              	.set MUX_CTRL_scl__0__HSIOM_GPIO, 0
 482              	.set MUX_CTRL_scl__0__HSIOM_I2C, 15
 483              	.set MUX_CTRL_scl__0__HSIOM_I2C_SCL, 15
 484              	.set MUX_CTRL_scl__0__HSIOM_MASK, 0x0000F000
 485              	.set MUX_CTRL_scl__0__HSIOM_SHIFT, 12
 486              	.set MUX_CTRL_scl__0__HSIOM_SPI, 13
 487              	.set MUX_CTRL_scl__0__HSIOM_SPI_MISO, 13
 488              	.set MUX_CTRL_scl__0__HSIOM_UART, 10
 489              	.set MUX_CTRL_scl__0__HSIOM_UART_RX, 10
 490              	.set MUX_CTRL_scl__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 491              	.set MUX_CTRL_scl__0__INTR, CYREG_GPIO_PRT3_INTR
 492              	.set MUX_CTRL_scl__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 493              	.set MUX_CTRL_scl__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 494              	.set MUX_CTRL_scl__0__MASK, 0x08
 495              	.set MUX_CTRL_scl__0__PC, CYREG_GPIO_PRT3_PC
 496              	.set MUX_CTRL_scl__0__PC2, CYREG_GPIO_PRT3_PC2
 497              	.set MUX_CTRL_scl__0__PORT, 3
 498              	.set MUX_CTRL_scl__0__PS, CYREG_GPIO_PRT3_PS
 499              	.set MUX_CTRL_scl__0__SHIFT, 3
 500              	.set MUX_CTRL_scl__DR, CYREG_GPIO_PRT3_DR
 501              	.set MUX_CTRL_scl__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 502              	.set MUX_CTRL_scl__DR_INV, CYREG_GPIO_PRT3_DR_INV
 503              	.set MUX_CTRL_scl__DR_SET, CYREG_GPIO_PRT3_DR_SET
 504              	.set MUX_CTRL_scl__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 505              	.set MUX_CTRL_scl__INTR, CYREG_GPIO_PRT3_INTR
 506              	.set MUX_CTRL_scl__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 507              	.set MUX_CTRL_scl__INTSTAT, CYREG_GPIO_PRT3_INTR
 508              	.set MUX_CTRL_scl__MASK, 0x08
 509              	.set MUX_CTRL_scl__PC, CYREG_GPIO_PRT3_PC
 510              	.set MUX_CTRL_scl__PC2, CYREG_GPIO_PRT3_PC2
 511              	.set MUX_CTRL_scl__PORT, 3
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 68


 512              	.set MUX_CTRL_scl__PS, CYREG_GPIO_PRT3_PS
 513              	.set MUX_CTRL_scl__SHIFT, 3
 514              	
 515              	/* MUX_CTRL_sda */
 516              	.set MUX_CTRL_sda__0__DR, CYREG_GPIO_PRT3_DR
 517              	.set MUX_CTRL_sda__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 518              	.set MUX_CTRL_sda__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 519              	.set MUX_CTRL_sda__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 520              	.set MUX_CTRL_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 521              	.set MUX_CTRL_sda__0__HSIOM_GPIO, 0
 522              	.set MUX_CTRL_sda__0__HSIOM_I2C, 15
 523              	.set MUX_CTRL_sda__0__HSIOM_I2C_SDA, 15
 524              	.set MUX_CTRL_sda__0__HSIOM_MASK, 0x00000F00
 525              	.set MUX_CTRL_sda__0__HSIOM_SHIFT, 8
 526              	.set MUX_CTRL_sda__0__HSIOM_SPI, 13
 527              	.set MUX_CTRL_sda__0__HSIOM_SPI_MOSI, 13
 528              	.set MUX_CTRL_sda__0__HSIOM_UART, 10
 529              	.set MUX_CTRL_sda__0__HSIOM_UART_TX, 10
 530              	.set MUX_CTRL_sda__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 531              	.set MUX_CTRL_sda__0__INTR, CYREG_GPIO_PRT3_INTR
 532              	.set MUX_CTRL_sda__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 533              	.set MUX_CTRL_sda__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 534              	.set MUX_CTRL_sda__0__MASK, 0x04
 535              	.set MUX_CTRL_sda__0__PC, CYREG_GPIO_PRT3_PC
 536              	.set MUX_CTRL_sda__0__PC2, CYREG_GPIO_PRT3_PC2
 537              	.set MUX_CTRL_sda__0__PORT, 3
 538              	.set MUX_CTRL_sda__0__PS, CYREG_GPIO_PRT3_PS
 539              	.set MUX_CTRL_sda__0__SHIFT, 2
 540              	.set MUX_CTRL_sda__DR, CYREG_GPIO_PRT3_DR
 541              	.set MUX_CTRL_sda__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 542              	.set MUX_CTRL_sda__DR_INV, CYREG_GPIO_PRT3_DR_INV
 543              	.set MUX_CTRL_sda__DR_SET, CYREG_GPIO_PRT3_DR_SET
 544              	.set MUX_CTRL_sda__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 545              	.set MUX_CTRL_sda__INTR, CYREG_GPIO_PRT3_INTR
 546              	.set MUX_CTRL_sda__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 547              	.set MUX_CTRL_sda__INTSTAT, CYREG_GPIO_PRT3_INTR
 548              	.set MUX_CTRL_sda__MASK, 0x04
 549              	.set MUX_CTRL_sda__PC, CYREG_GPIO_PRT3_PC
 550              	.set MUX_CTRL_sda__PC2, CYREG_GPIO_PRT3_PC2
 551              	.set MUX_CTRL_sda__PORT, 3
 552              	.set MUX_CTRL_sda__PS, CYREG_GPIO_PRT3_PS
 553              	.set MUX_CTRL_sda__SHIFT, 2
 554              	
 555              	/* VSEL1_P2 */
 556              	.set VSEL1_P2__0__DR, CYREG_GPIO_PRT1_DR
 557              	.set VSEL1_P2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 558              	.set VSEL1_P2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 559              	.set VSEL1_P2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 560              	.set VSEL1_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 561              	.set VSEL1_P2__0__HSIOM_MASK, 0x0000000F
 562              	.set VSEL1_P2__0__HSIOM_SHIFT, 0
 563              	.set VSEL1_P2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 564              	.set VSEL1_P2__0__INTR, CYREG_GPIO_PRT1_INTR
 565              	.set VSEL1_P2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 566              	.set VSEL1_P2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 567              	.set VSEL1_P2__0__MASK, 0x01
 568              	.set VSEL1_P2__0__PC, CYREG_GPIO_PRT1_PC
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 69


 569              	.set VSEL1_P2__0__PC2, CYREG_GPIO_PRT1_PC2
 570              	.set VSEL1_P2__0__PORT, 1
 571              	.set VSEL1_P2__0__PS, CYREG_GPIO_PRT1_PS
 572              	.set VSEL1_P2__0__SHIFT, 0
 573              	.set VSEL1_P2__DR, CYREG_GPIO_PRT1_DR
 574              	.set VSEL1_P2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 575              	.set VSEL1_P2__DR_INV, CYREG_GPIO_PRT1_DR_INV
 576              	.set VSEL1_P2__DR_SET, CYREG_GPIO_PRT1_DR_SET
 577              	.set VSEL1_P2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 578              	.set VSEL1_P2__INTR, CYREG_GPIO_PRT1_INTR
 579              	.set VSEL1_P2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 580              	.set VSEL1_P2__INTSTAT, CYREG_GPIO_PRT1_INTR
 581              	.set VSEL1_P2__MASK, 0x01
 582              	.set VSEL1_P2__PC, CYREG_GPIO_PRT1_PC
 583              	.set VSEL1_P2__PC2, CYREG_GPIO_PRT1_PC2
 584              	.set VSEL1_P2__PORT, 1
 585              	.set VSEL1_P2__PS, CYREG_GPIO_PRT1_PS
 586              	.set VSEL1_P2__SHIFT, 0
 587              	
 588              	/* VSEL2_P2 */
 589              	.set VSEL2_P2__0__DR, CYREG_GPIO_PRT3_DR
 590              	.set VSEL2_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 591              	.set VSEL2_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 592              	.set VSEL2_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 593              	.set VSEL2_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 594              	.set VSEL2_P2__0__HSIOM_MASK, 0x000000F0
 595              	.set VSEL2_P2__0__HSIOM_SHIFT, 4
 596              	.set VSEL2_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 597              	.set VSEL2_P2__0__INTR, CYREG_GPIO_PRT3_INTR
 598              	.set VSEL2_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 599              	.set VSEL2_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 600              	.set VSEL2_P2__0__MASK, 0x02
 601              	.set VSEL2_P2__0__PC, CYREG_GPIO_PRT3_PC
 602              	.set VSEL2_P2__0__PC2, CYREG_GPIO_PRT3_PC2
 603              	.set VSEL2_P2__0__PORT, 3
 604              	.set VSEL2_P2__0__PS, CYREG_GPIO_PRT3_PS
 605              	.set VSEL2_P2__0__SHIFT, 1
 606              	.set VSEL2_P2__DR, CYREG_GPIO_PRT3_DR
 607              	.set VSEL2_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 608              	.set VSEL2_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
 609              	.set VSEL2_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
 610              	.set VSEL2_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 611              	.set VSEL2_P2__INTR, CYREG_GPIO_PRT3_INTR
 612              	.set VSEL2_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 613              	.set VSEL2_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
 614              	.set VSEL2_P2__MASK, 0x02
 615              	.set VSEL2_P2__PC, CYREG_GPIO_PRT3_PC
 616              	.set VSEL2_P2__PC2, CYREG_GPIO_PRT3_PC2
 617              	.set VSEL2_P2__PORT, 3
 618              	.set VSEL2_P2__PS, CYREG_GPIO_PRT3_PS
 619              	.set VSEL2_P2__SHIFT, 1
 620              	
 621              	/* HPD_Timer_cy_m0s8_tcpwm_1 */
 622              	.set HPD_Timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
 623              	.set HPD_Timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
 624              	.set HPD_Timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
 625              	.set HPD_Timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 70


 626              	.set HPD_Timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
 627              	.set HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
 628              	.set HPD_Timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
 629              	.set HPD_Timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
 630              	.set HPD_Timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
 631              	.set HPD_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
 632              	.set HPD_Timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
 633              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 634              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
 635              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
 636              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
 637              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
 638              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
 639              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
 640              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
 641              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
 642              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 643              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
 644              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
 645              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 646              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
 647              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
 648              	.set HPD_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
 649              	.set HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
 650              	.set HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
 651              	.set HPD_Timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
 652              	
 653              	/* VBUS_MON_P2 */
 654              	.set VBUS_MON_P2__0__DR, CYREG_GPIO_PRT4_DR
 655              	.set VBUS_MON_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 656              	.set VBUS_MON_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 657              	.set VBUS_MON_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 658              	.set VBUS_MON_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 659              	.set VBUS_MON_P2__0__HSIOM_MASK, 0x0000000F
 660              	.set VBUS_MON_P2__0__HSIOM_SHIFT, 0
 661              	.set VBUS_MON_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 662              	.set VBUS_MON_P2__0__INTR, CYREG_GPIO_PRT4_INTR
 663              	.set VBUS_MON_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 664              	.set VBUS_MON_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 665              	.set VBUS_MON_P2__0__MASK, 0x01
 666              	.set VBUS_MON_P2__0__PC, CYREG_GPIO_PRT4_PC
 667              	.set VBUS_MON_P2__0__PC2, CYREG_GPIO_PRT4_PC2
 668              	.set VBUS_MON_P2__0__PORT, 4
 669              	.set VBUS_MON_P2__0__PS, CYREG_GPIO_PRT4_PS
 670              	.set VBUS_MON_P2__0__SHIFT, 0
 671              	.set VBUS_MON_P2__DR, CYREG_GPIO_PRT4_DR
 672              	.set VBUS_MON_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 673              	.set VBUS_MON_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
 674              	.set VBUS_MON_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
 675              	.set VBUS_MON_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 676              	.set VBUS_MON_P2__INTR, CYREG_GPIO_PRT4_INTR
 677              	.set VBUS_MON_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 678              	.set VBUS_MON_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
 679              	.set VBUS_MON_P2__MASK, 0x01
 680              	.set VBUS_MON_P2__PC, CYREG_GPIO_PRT4_PC
 681              	.set VBUS_MON_P2__PC2, CYREG_GPIO_PRT4_PC2
 682              	.set VBUS_MON_P2__PORT, 4
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 71


 683              	.set VBUS_MON_P2__PS, CYREG_GPIO_PRT4_PS
 684              	.set VBUS_MON_P2__SHIFT, 0
 685              	
 686              	/* OCP_FAULT_P1 */
 687              	.set OCP_FAULT_P1__0__DR, CYREG_GPIO_PRT1_DR
 688              	.set OCP_FAULT_P1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 689              	.set OCP_FAULT_P1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 690              	.set OCP_FAULT_P1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 691              	.set OCP_FAULT_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 692              	.set OCP_FAULT_P1__0__HSIOM_MASK, 0x000F0000
 693              	.set OCP_FAULT_P1__0__HSIOM_SHIFT, 16
 694              	.set OCP_FAULT_P1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 695              	.set OCP_FAULT_P1__0__INTR, CYREG_GPIO_PRT1_INTR
 696              	.set OCP_FAULT_P1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 697              	.set OCP_FAULT_P1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 698              	.set OCP_FAULT_P1__0__MASK, 0x10
 699              	.set OCP_FAULT_P1__0__PC, CYREG_GPIO_PRT1_PC
 700              	.set OCP_FAULT_P1__0__PC2, CYREG_GPIO_PRT1_PC2
 701              	.set OCP_FAULT_P1__0__PORT, 1
 702              	.set OCP_FAULT_P1__0__PS, CYREG_GPIO_PRT1_PS
 703              	.set OCP_FAULT_P1__0__SHIFT, 4
 704              	.set OCP_FAULT_P1__DR, CYREG_GPIO_PRT1_DR
 705              	.set OCP_FAULT_P1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 706              	.set OCP_FAULT_P1__DR_INV, CYREG_GPIO_PRT1_DR_INV
 707              	.set OCP_FAULT_P1__DR_SET, CYREG_GPIO_PRT1_DR_SET
 708              	.set OCP_FAULT_P1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 709              	.set OCP_FAULT_P1__INTR, CYREG_GPIO_PRT1_INTR
 710              	.set OCP_FAULT_P1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 711              	.set OCP_FAULT_P1__INTSTAT, CYREG_GPIO_PRT1_INTR
 712              	.set OCP_FAULT_P1__MASK, 0x10
 713              	.set OCP_FAULT_P1__PC, CYREG_GPIO_PRT1_PC
 714              	.set OCP_FAULT_P1__PC2, CYREG_GPIO_PRT1_PC2
 715              	.set OCP_FAULT_P1__PORT, 1
 716              	.set OCP_FAULT_P1__PS, CYREG_GPIO_PRT1_PS
 717              	.set OCP_FAULT_P1__SHIFT, 4
 718              	
 719              	/* OCP_FAULT_P2 */
 720              	.set OCP_FAULT_P2__0__DR, CYREG_GPIO_PRT3_DR
 721              	.set OCP_FAULT_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 722              	.set OCP_FAULT_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 723              	.set OCP_FAULT_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 724              	.set OCP_FAULT_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 725              	.set OCP_FAULT_P2__0__HSIOM_MASK, 0x00F00000
 726              	.set OCP_FAULT_P2__0__HSIOM_SHIFT, 20
 727              	.set OCP_FAULT_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 728              	.set OCP_FAULT_P2__0__INTR, CYREG_GPIO_PRT3_INTR
 729              	.set OCP_FAULT_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 730              	.set OCP_FAULT_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 731              	.set OCP_FAULT_P2__0__MASK, 0x20
 732              	.set OCP_FAULT_P2__0__PC, CYREG_GPIO_PRT3_PC
 733              	.set OCP_FAULT_P2__0__PC2, CYREG_GPIO_PRT3_PC2
 734              	.set OCP_FAULT_P2__0__PORT, 3
 735              	.set OCP_FAULT_P2__0__PS, CYREG_GPIO_PRT3_PS
 736              	.set OCP_FAULT_P2__0__SHIFT, 5
 737              	.set OCP_FAULT_P2__DR, CYREG_GPIO_PRT3_DR
 738              	.set OCP_FAULT_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 739              	.set OCP_FAULT_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 72


 740              	.set OCP_FAULT_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
 741              	.set OCP_FAULT_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 742              	.set OCP_FAULT_P2__INTR, CYREG_GPIO_PRT3_INTR
 743              	.set OCP_FAULT_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 744              	.set OCP_FAULT_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
 745              	.set OCP_FAULT_P2__MASK, 0x20
 746              	.set OCP_FAULT_P2__PC, CYREG_GPIO_PRT3_PC
 747              	.set OCP_FAULT_P2__PC2, CYREG_GPIO_PRT3_PC2
 748              	.set OCP_FAULT_P2__PORT, 3
 749              	.set OCP_FAULT_P2__PS, CYREG_GPIO_PRT3_PS
 750              	.set OCP_FAULT_P2__SHIFT, 5
 751              	
 752              	/* VCONN_MON_P1 */
 753              	.set VCONN_MON_P1__0__DR, CYREG_GPIO_PRT2_DR
 754              	.set VCONN_MON_P1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 755              	.set VCONN_MON_P1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 756              	.set VCONN_MON_P1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 757              	.set VCONN_MON_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 758              	.set VCONN_MON_P1__0__HSIOM_MASK, 0x000F0000
 759              	.set VCONN_MON_P1__0__HSIOM_SHIFT, 16
 760              	.set VCONN_MON_P1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 761              	.set VCONN_MON_P1__0__INTR, CYREG_GPIO_PRT2_INTR
 762              	.set VCONN_MON_P1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 763              	.set VCONN_MON_P1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 764              	.set VCONN_MON_P1__0__MASK, 0x10
 765              	.set VCONN_MON_P1__0__PC, CYREG_GPIO_PRT2_PC
 766              	.set VCONN_MON_P1__0__PC2, CYREG_GPIO_PRT2_PC2
 767              	.set VCONN_MON_P1__0__PORT, 2
 768              	.set VCONN_MON_P1__0__PS, CYREG_GPIO_PRT2_PS
 769              	.set VCONN_MON_P1__0__SHIFT, 4
 770              	.set VCONN_MON_P1__DR, CYREG_GPIO_PRT2_DR
 771              	.set VCONN_MON_P1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 772              	.set VCONN_MON_P1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 773              	.set VCONN_MON_P1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 774              	.set VCONN_MON_P1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 775              	.set VCONN_MON_P1__INTR, CYREG_GPIO_PRT2_INTR
 776              	.set VCONN_MON_P1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 777              	.set VCONN_MON_P1__INTSTAT, CYREG_GPIO_PRT2_INTR
 778              	.set VCONN_MON_P1__MASK, 0x10
 779              	.set VCONN_MON_P1__PC, CYREG_GPIO_PRT2_PC
 780              	.set VCONN_MON_P1__PC2, CYREG_GPIO_PRT2_PC2
 781              	.set VCONN_MON_P1__PORT, 2
 782              	.set VCONN_MON_P1__PS, CYREG_GPIO_PRT2_PS
 783              	.set VCONN_MON_P1__SHIFT, 4
 784              	
 785              	/* VCONN_MON_P2 */
 786              	.set VCONN_MON_P2__0__DR, CYREG_GPIO_PRT3_DR
 787              	.set VCONN_MON_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 788              	.set VCONN_MON_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 789              	.set VCONN_MON_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 790              	.set VCONN_MON_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 791              	.set VCONN_MON_P2__0__HSIOM_MASK, 0xF0000000
 792              	.set VCONN_MON_P2__0__HSIOM_SHIFT, 28
 793              	.set VCONN_MON_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 794              	.set VCONN_MON_P2__0__INTR, CYREG_GPIO_PRT3_INTR
 795              	.set VCONN_MON_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 796              	.set VCONN_MON_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 73


 797              	.set VCONN_MON_P2__0__MASK, 0x80
 798              	.set VCONN_MON_P2__0__PC, CYREG_GPIO_PRT3_PC
 799              	.set VCONN_MON_P2__0__PC2, CYREG_GPIO_PRT3_PC2
 800              	.set VCONN_MON_P2__0__PORT, 3
 801              	.set VCONN_MON_P2__0__PS, CYREG_GPIO_PRT3_PS
 802              	.set VCONN_MON_P2__0__SHIFT, 7
 803              	.set VCONN_MON_P2__DR, CYREG_GPIO_PRT3_DR
 804              	.set VCONN_MON_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 805              	.set VCONN_MON_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
 806              	.set VCONN_MON_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
 807              	.set VCONN_MON_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 808              	.set VCONN_MON_P2__INTR, CYREG_GPIO_PRT3_INTR
 809              	.set VCONN_MON_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 810              	.set VCONN_MON_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
 811              	.set VCONN_MON_P2__MASK, 0x80
 812              	.set VCONN_MON_P2__PC, CYREG_GPIO_PRT3_PC
 813              	.set VCONN_MON_P2__PC2, CYREG_GPIO_PRT3_PC2
 814              	.set VCONN_MON_P2__PORT, 3
 815              	.set VCONN_MON_P2__PS, CYREG_GPIO_PRT3_PS
 816              	.set VCONN_MON_P2__SHIFT, 7
 817              	
 818              	/* VBUS_C_CTRL_P2 */
 819              	.set VBUS_C_CTRL_P2__0__DR, CYREG_GPIO_PRT4_DR
 820              	.set VBUS_C_CTRL_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 821              	.set VBUS_C_CTRL_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 822              	.set VBUS_C_CTRL_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 823              	.set VBUS_C_CTRL_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 824              	.set VBUS_C_CTRL_P2__0__HSIOM_MASK, 0x000000F0
 825              	.set VBUS_C_CTRL_P2__0__HSIOM_SHIFT, 4
 826              	.set VBUS_C_CTRL_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 827              	.set VBUS_C_CTRL_P2__0__INTR, CYREG_GPIO_PRT4_INTR
 828              	.set VBUS_C_CTRL_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 829              	.set VBUS_C_CTRL_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 830              	.set VBUS_C_CTRL_P2__0__MASK, 0x02
 831              	.set VBUS_C_CTRL_P2__0__PC, CYREG_GPIO_PRT4_PC
 832              	.set VBUS_C_CTRL_P2__0__PC2, CYREG_GPIO_PRT4_PC2
 833              	.set VBUS_C_CTRL_P2__0__PORT, 4
 834              	.set VBUS_C_CTRL_P2__0__PS, CYREG_GPIO_PRT4_PS
 835              	.set VBUS_C_CTRL_P2__0__SHIFT, 1
 836              	.set VBUS_C_CTRL_P2__DR, CYREG_GPIO_PRT4_DR
 837              	.set VBUS_C_CTRL_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 838              	.set VBUS_C_CTRL_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
 839              	.set VBUS_C_CTRL_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
 840              	.set VBUS_C_CTRL_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 841              	.set VBUS_C_CTRL_P2__INTR, CYREG_GPIO_PRT4_INTR
 842              	.set VBUS_C_CTRL_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 843              	.set VBUS_C_CTRL_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
 844              	.set VBUS_C_CTRL_P2__MASK, 0x02
 845              	.set VBUS_C_CTRL_P2__PC, CYREG_GPIO_PRT4_PC
 846              	.set VBUS_C_CTRL_P2__PC2, CYREG_GPIO_PRT4_PC2
 847              	.set VBUS_C_CTRL_P2__PORT, 4
 848              	.set VBUS_C_CTRL_P2__PS, CYREG_GPIO_PRT4_PS
 849              	.set VBUS_C_CTRL_P2__SHIFT, 1
 850              	
 851              	/* VBUS_P_CTRL_P2 */
 852              	.set VBUS_P_CTRL_P2__0__DR, CYREG_GPIO_PRT4_DR
 853              	.set VBUS_P_CTRL_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 74


 854              	.set VBUS_P_CTRL_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 855              	.set VBUS_P_CTRL_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 856              	.set VBUS_P_CTRL_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 857              	.set VBUS_P_CTRL_P2__0__HSIOM_MASK, 0x00000F00
 858              	.set VBUS_P_CTRL_P2__0__HSIOM_SHIFT, 8
 859              	.set VBUS_P_CTRL_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 860              	.set VBUS_P_CTRL_P2__0__INTR, CYREG_GPIO_PRT4_INTR
 861              	.set VBUS_P_CTRL_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 862              	.set VBUS_P_CTRL_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 863              	.set VBUS_P_CTRL_P2__0__MASK, 0x04
 864              	.set VBUS_P_CTRL_P2__0__PC, CYREG_GPIO_PRT4_PC
 865              	.set VBUS_P_CTRL_P2__0__PC2, CYREG_GPIO_PRT4_PC2
 866              	.set VBUS_P_CTRL_P2__0__PORT, 4
 867              	.set VBUS_P_CTRL_P2__0__PS, CYREG_GPIO_PRT4_PS
 868              	.set VBUS_P_CTRL_P2__0__SHIFT, 2
 869              	.set VBUS_P_CTRL_P2__DR, CYREG_GPIO_PRT4_DR
 870              	.set VBUS_P_CTRL_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 871              	.set VBUS_P_CTRL_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
 872              	.set VBUS_P_CTRL_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
 873              	.set VBUS_P_CTRL_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 874              	.set VBUS_P_CTRL_P2__INTR, CYREG_GPIO_PRT4_INTR
 875              	.set VBUS_P_CTRL_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 876              	.set VBUS_P_CTRL_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
 877              	.set VBUS_P_CTRL_P2__MASK, 0x04
 878              	.set VBUS_P_CTRL_P2__PC, CYREG_GPIO_PRT4_PC
 879              	.set VBUS_P_CTRL_P2__PC2, CYREG_GPIO_PRT4_PC2
 880              	.set VBUS_P_CTRL_P2__PORT, 4
 881              	.set VBUS_P_CTRL_P2__PS, CYREG_GPIO_PRT4_PS
 882              	.set VBUS_P_CTRL_P2__SHIFT, 2
 883              	
 884              	/* VBUS_OVP_TRIP_P1 */
 885              	.set VBUS_OVP_TRIP_P1__0__DR, CYREG_GPIO_PRT2_DR
 886              	.set VBUS_OVP_TRIP_P1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 887              	.set VBUS_OVP_TRIP_P1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 888              	.set VBUS_OVP_TRIP_P1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 889              	.set VBUS_OVP_TRIP_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 890              	.set VBUS_OVP_TRIP_P1__0__HSIOM_MASK, 0x000000F0
 891              	.set VBUS_OVP_TRIP_P1__0__HSIOM_SHIFT, 4
 892              	.set VBUS_OVP_TRIP_P1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 893              	.set VBUS_OVP_TRIP_P1__0__INTR, CYREG_GPIO_PRT2_INTR
 894              	.set VBUS_OVP_TRIP_P1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 895              	.set VBUS_OVP_TRIP_P1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 896              	.set VBUS_OVP_TRIP_P1__0__MASK, 0x02
 897              	.set VBUS_OVP_TRIP_P1__0__PC, CYREG_GPIO_PRT2_PC
 898              	.set VBUS_OVP_TRIP_P1__0__PC2, CYREG_GPIO_PRT2_PC2
 899              	.set VBUS_OVP_TRIP_P1__0__PORT, 2
 900              	.set VBUS_OVP_TRIP_P1__0__PS, CYREG_GPIO_PRT2_PS
 901              	.set VBUS_OVP_TRIP_P1__0__SHIFT, 1
 902              	.set VBUS_OVP_TRIP_P1__DR, CYREG_GPIO_PRT2_DR
 903              	.set VBUS_OVP_TRIP_P1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 904              	.set VBUS_OVP_TRIP_P1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 905              	.set VBUS_OVP_TRIP_P1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 906              	.set VBUS_OVP_TRIP_P1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 907              	.set VBUS_OVP_TRIP_P1__INTR, CYREG_GPIO_PRT2_INTR
 908              	.set VBUS_OVP_TRIP_P1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 909              	.set VBUS_OVP_TRIP_P1__INTSTAT, CYREG_GPIO_PRT2_INTR
 910              	.set VBUS_OVP_TRIP_P1__MASK, 0x02
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 75


 911              	.set VBUS_OVP_TRIP_P1__PC, CYREG_GPIO_PRT2_PC
 912              	.set VBUS_OVP_TRIP_P1__PC2, CYREG_GPIO_PRT2_PC2
 913              	.set VBUS_OVP_TRIP_P1__PORT, 2
 914              	.set VBUS_OVP_TRIP_P1__PS, CYREG_GPIO_PRT2_PS
 915              	.set VBUS_OVP_TRIP_P1__SHIFT, 1
 916              	
 917              	/* VBUS_OVP_TRIP_P2 */
 918              	.set VBUS_OVP_TRIP_P2__0__DR, CYREG_GPIO_PRT3_DR
 919              	.set VBUS_OVP_TRIP_P2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 920              	.set VBUS_OVP_TRIP_P2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 921              	.set VBUS_OVP_TRIP_P2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 922              	.set VBUS_OVP_TRIP_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 923              	.set VBUS_OVP_TRIP_P2__0__HSIOM_MASK, 0x0000000F
 924              	.set VBUS_OVP_TRIP_P2__0__HSIOM_SHIFT, 0
 925              	.set VBUS_OVP_TRIP_P2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 926              	.set VBUS_OVP_TRIP_P2__0__INTR, CYREG_GPIO_PRT3_INTR
 927              	.set VBUS_OVP_TRIP_P2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 928              	.set VBUS_OVP_TRIP_P2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 929              	.set VBUS_OVP_TRIP_P2__0__MASK, 0x01
 930              	.set VBUS_OVP_TRIP_P2__0__PC, CYREG_GPIO_PRT3_PC
 931              	.set VBUS_OVP_TRIP_P2__0__PC2, CYREG_GPIO_PRT3_PC2
 932              	.set VBUS_OVP_TRIP_P2__0__PORT, 3
 933              	.set VBUS_OVP_TRIP_P2__0__PS, CYREG_GPIO_PRT3_PS
 934              	.set VBUS_OVP_TRIP_P2__0__SHIFT, 0
 935              	.set VBUS_OVP_TRIP_P2__DR, CYREG_GPIO_PRT3_DR
 936              	.set VBUS_OVP_TRIP_P2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 937              	.set VBUS_OVP_TRIP_P2__DR_INV, CYREG_GPIO_PRT3_DR_INV
 938              	.set VBUS_OVP_TRIP_P2__DR_SET, CYREG_GPIO_PRT3_DR_SET
 939              	.set VBUS_OVP_TRIP_P2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 940              	.set VBUS_OVP_TRIP_P2__INTR, CYREG_GPIO_PRT3_INTR
 941              	.set VBUS_OVP_TRIP_P2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 942              	.set VBUS_OVP_TRIP_P2__INTSTAT, CYREG_GPIO_PRT3_INTR
 943              	.set VBUS_OVP_TRIP_P2__MASK, 0x01
 944              	.set VBUS_OVP_TRIP_P2__PC, CYREG_GPIO_PRT3_PC
 945              	.set VBUS_OVP_TRIP_P2__PC2, CYREG_GPIO_PRT3_PC2
 946              	.set VBUS_OVP_TRIP_P2__PORT, 3
 947              	.set VBUS_OVP_TRIP_P2__PS, CYREG_GPIO_PRT3_PS
 948              	.set VBUS_OVP_TRIP_P2__SHIFT, 0
 949              	
 950              	/* PDSS_PORT0_RX_CLK */
 951              	.set PDSS_PORT0_RX_CLK__DIV_ID, 0x00000001
 952              	.set PDSS_PORT0_RX_CLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL1
 953              	.set PDSS_PORT0_RX_CLK__PA_DIV_ID, 0x000000FF
 954              	
 955              	/* PDSS_PORT0_TX_CLK */
 956              	.set PDSS_PORT0_TX_CLK__DIV_ID, 0x00000041
 957              	.set PDSS_PORT0_TX_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
 958              	.set PDSS_PORT0_TX_CLK__PA_DIV_ID, 0x000000FF
 959              	
 960              	/* PDSS_PORT1_RX_CLK */
 961              	.set PDSS_PORT1_RX_CLK__DIV_ID, 0x00000002
 962              	.set PDSS_PORT1_RX_CLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL2
 963              	.set PDSS_PORT1_RX_CLK__PA_DIV_ID, 0x000000FF
 964              	
 965              	/* PDSS_PORT1_TX_CLK */
 966              	.set PDSS_PORT1_TX_CLK__DIV_ID, 0x00000042
 967              	.set PDSS_PORT1_TX_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 76


 968              	.set PDSS_PORT1_TX_CLK__PA_DIV_ID, 0x000000FF
 969              	
 970              	/* VBUS_DISCHARGE_P1 */
 971              	.set VBUS_DISCHARGE_P1__0__DR, CYREG_GPIO_PRT2_DR
 972              	.set VBUS_DISCHARGE_P1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 973              	.set VBUS_DISCHARGE_P1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 974              	.set VBUS_DISCHARGE_P1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 975              	.set VBUS_DISCHARGE_P1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 976              	.set VBUS_DISCHARGE_P1__0__HSIOM_MASK, 0x00F00000
 977              	.set VBUS_DISCHARGE_P1__0__HSIOM_SHIFT, 20
 978              	.set VBUS_DISCHARGE_P1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 979              	.set VBUS_DISCHARGE_P1__0__INTR, CYREG_GPIO_PRT2_INTR
 980              	.set VBUS_DISCHARGE_P1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 981              	.set VBUS_DISCHARGE_P1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 982              	.set VBUS_DISCHARGE_P1__0__MASK, 0x20
 983              	.set VBUS_DISCHARGE_P1__0__PC, CYREG_GPIO_PRT2_PC
 984              	.set VBUS_DISCHARGE_P1__0__PC2, CYREG_GPIO_PRT2_PC2
 985              	.set VBUS_DISCHARGE_P1__0__PORT, 2
 986              	.set VBUS_DISCHARGE_P1__0__PS, CYREG_GPIO_PRT2_PS
 987              	.set VBUS_DISCHARGE_P1__0__SHIFT, 5
 988              	.set VBUS_DISCHARGE_P1__DR, CYREG_GPIO_PRT2_DR
 989              	.set VBUS_DISCHARGE_P1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 990              	.set VBUS_DISCHARGE_P1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 991              	.set VBUS_DISCHARGE_P1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 992              	.set VBUS_DISCHARGE_P1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 993              	.set VBUS_DISCHARGE_P1__INTR, CYREG_GPIO_PRT2_INTR
 994              	.set VBUS_DISCHARGE_P1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 995              	.set VBUS_DISCHARGE_P1__INTSTAT, CYREG_GPIO_PRT2_INTR
 996              	.set VBUS_DISCHARGE_P1__MASK, 0x20
 997              	.set VBUS_DISCHARGE_P1__PC, CYREG_GPIO_PRT2_PC
 998              	.set VBUS_DISCHARGE_P1__PC2, CYREG_GPIO_PRT2_PC2
 999              	.set VBUS_DISCHARGE_P1__PORT, 2
 1000              	.set VBUS_DISCHARGE_P1__PS, CYREG_GPIO_PRT2_PS
 1001              	.set VBUS_DISCHARGE_P1__SHIFT, 5
 1002              	
 1003              	/* VBUS_DISCHARGE_P2 */
 1004              	.set VBUS_DISCHARGE_P2__0__DR, CYREG_GPIO_PRT4_DR
 1005              	.set VBUS_DISCHARGE_P2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 1006              	.set VBUS_DISCHARGE_P2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1007              	.set VBUS_DISCHARGE_P2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 1008              	.set VBUS_DISCHARGE_P2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 1009              	.set VBUS_DISCHARGE_P2__0__HSIOM_MASK, 0x0000F000
 1010              	.set VBUS_DISCHARGE_P2__0__HSIOM_SHIFT, 12
 1011              	.set VBUS_DISCHARGE_P2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1012              	.set VBUS_DISCHARGE_P2__0__INTR, CYREG_GPIO_PRT4_INTR
 1013              	.set VBUS_DISCHARGE_P2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1014              	.set VBUS_DISCHARGE_P2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 1015              	.set VBUS_DISCHARGE_P2__0__MASK, 0x08
 1016              	.set VBUS_DISCHARGE_P2__0__PC, CYREG_GPIO_PRT4_PC
 1017              	.set VBUS_DISCHARGE_P2__0__PC2, CYREG_GPIO_PRT4_PC2
 1018              	.set VBUS_DISCHARGE_P2__0__PORT, 4
 1019              	.set VBUS_DISCHARGE_P2__0__PS, CYREG_GPIO_PRT4_PS
 1020              	.set VBUS_DISCHARGE_P2__0__SHIFT, 3
 1021              	.set VBUS_DISCHARGE_P2__DR, CYREG_GPIO_PRT4_DR
 1022              	.set VBUS_DISCHARGE_P2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 1023              	.set VBUS_DISCHARGE_P2__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1024              	.set VBUS_DISCHARGE_P2__DR_SET, CYREG_GPIO_PRT4_DR_SET
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 77


 1025              	.set VBUS_DISCHARGE_P2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1026              	.set VBUS_DISCHARGE_P2__INTR, CYREG_GPIO_PRT4_INTR
 1027              	.set VBUS_DISCHARGE_P2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1028              	.set VBUS_DISCHARGE_P2__INTSTAT, CYREG_GPIO_PRT4_INTR
 1029              	.set VBUS_DISCHARGE_P2__MASK, 0x08
 1030              	.set VBUS_DISCHARGE_P2__PC, CYREG_GPIO_PRT4_PC
 1031              	.set VBUS_DISCHARGE_P2__PC2, CYREG_GPIO_PRT4_PC2
 1032              	.set VBUS_DISCHARGE_P2__PORT, 4
 1033              	.set VBUS_DISCHARGE_P2__PS, CYREG_GPIO_PRT4_PS
 1034              	.set VBUS_DISCHARGE_P2__SHIFT, 3
 1035              	
 1036              	/* PDSS_PORT0_SAR_CLK */
 1037              	.set PDSS_PORT0_SAR_CLK__DIV_ID, 0x00000040
 1038              	.set PDSS_PORT0_SAR_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 1039              	.set PDSS_PORT0_SAR_CLK__PA_DIV_ID, 0x000000FF
 1040              	
 1041              	/* PDSS_PORT1_SAR_CLK */
 1042              	.set PDSS_PORT1_SAR_CLK__DIV_ID, 0x00000004
 1043              	.set PDSS_PORT1_SAR_CLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL4
 1044              	.set PDSS_PORT1_SAR_CLK__PA_DIV_ID, 0x000000FF
 1045              	
 1046              	/* Miscellaneous */
 1047              	.set CYDEV_BCLK__HFCLK__HZ, 48000000
 1048              	.set CYDEV_BCLK__HFCLK__KHZ, 48000
 1049              	.set CYDEV_BCLK__HFCLK__MHZ, 48
 1050              	.set CYDEV_BCLK__SYSCLK__HZ, 48000000
 1051              	.set CYDEV_BCLK__SYSCLK__KHZ, 48000
 1052              	.set CYDEV_BCLK__SYSCLK__MHZ, 48
 1053              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 1054              	.set CYDEV_CHIP_DIE_PANTHER, 19
 1055              	.set CYDEV_CHIP_DIE_PSOC4A, 11
 1056              	.set CYDEV_CHIP_DIE_PSOC5LP, 18
 1057              	.set CYDEV_CHIP_DIE_TMA4, 2
 1058              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 1059              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 1060              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 1061              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 1062              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 1063              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 1064              	.set CYDEV_CHIP_JTAG_ID, 0x180011A8
 1065              	.set CYDEV_CHIP_MEMBER_3A, 1
 1066              	.set CYDEV_CHIP_MEMBER_4A, 11
 1067              	.set CYDEV_CHIP_MEMBER_4C, 16
 1068              	.set CYDEV_CHIP_MEMBER_4D, 7
 1069              	.set CYDEV_CHIP_MEMBER_4E, 4
 1070              	.set CYDEV_CHIP_MEMBER_4F, 12
 1071              	.set CYDEV_CHIP_MEMBER_4G, 2
 1072              	.set CYDEV_CHIP_MEMBER_4H, 10
 1073              	.set CYDEV_CHIP_MEMBER_4I, 15
 1074              	.set CYDEV_CHIP_MEMBER_4J, 8
 1075              	.set CYDEV_CHIP_MEMBER_4K, 9
 1076              	.set CYDEV_CHIP_MEMBER_4L, 14
 1077              	.set CYDEV_CHIP_MEMBER_4M, 13
 1078              	.set CYDEV_CHIP_MEMBER_4N, 6
 1079              	.set CYDEV_CHIP_MEMBER_4O, 5
 1080              	.set CYDEV_CHIP_MEMBER_4U, 3
 1081              	.set CYDEV_CHIP_MEMBER_5A, 18
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 78


 1082              	.set CYDEV_CHIP_MEMBER_5B, 17
 1083              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 1084              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4N
 1085              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 1086              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 1087              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 1088              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 1089              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 1090              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 1091              	.set CYDEV_CHIP_REV_PANTHER_ES0, 0
 1092              	.set CYDEV_CHIP_REV_PANTHER_ES1, 1
 1093              	.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
 1094              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 1095              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 1096              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 1097              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 1098              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 1099              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 1100              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 1101              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 1102              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 1103              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 1104              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 1105              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 1106              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 1107              	.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
 1108              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 1109              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 1110              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 1111              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 1112              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 1113              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 1114              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 1115              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 1116              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 1117              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 1118              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 1119              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 1120              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 1121              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 1122              	.set CYDEV_CHIP_REVISION_4N_ES, 0
 1123              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 1124              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 1125              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 1126              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 1127              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 1128              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 1129              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 1130              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 1131              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4N_PRODUCTION
 1132              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 1133              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 1134              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 1135              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 1136              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 1137              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 1138              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 79


 1139              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 1140              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 1141              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 1142              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 1143              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 1144              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 1145              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 1146              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 1147              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
 1148              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 1149              	.set CYDEV_DEBUGGING_ENABLE, 0
 1150              	.set CYDEV_DFT_SELECT_CLK0, 8
 1151              	.set CYDEV_DFT_SELECT_CLK1, 9
 1152              	.set CYDEV_HEAP_SIZE, 0
 1153              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 1154              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 1155              	.set CYDEV_IS_EXPORTING_CODE, 0
 1156              	.set CYDEV_IS_IMPORTING_CODE, 0
 1157              	.set CYDEV_PROJ_TYPE, 2
 1158              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 1159              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 1160              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 1161              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 1162              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 1163              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 1164              	.set CYDEV_STACK_SIZE, 0x0200
 1165              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 1166              	.set CYDEV_VARIABLE_VDDA, 1
 1167              	.set CYDEV_VDDD_MV, 3300
 1168              	.set CYDEV_VDDIO_MV, 3300
 1169              	.set CYDEV_WDT_GENERATE_ISR, 0
 1170              	.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
 1171              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 1172              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 1173              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 1174              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 1175              	.set CYIPBLOCK_m0s8usbpd_VERSION, 2
 1176              	.set CYIPBLOCK_s8srsslt_VERSION, 1
 1177              	.set CYDEV_BOOTLOADER_ENABLE, 0
 1178              	.endif
  19              	
  20              	
  21              	.syntax unified
  22              	.text
  23              	.thumb
  24              	
  25              	
  26              	/******************************************************************************
  27              	* Function Name: UART_PutChar
  28              	*******************************************************************************
  29              	*
  30              	* Summary:
  31              	*  Sends one byte via the Tx pin.
  32              	*
  33              	* Parameters:
  34              	*  TxDataByte: Byte to send
  35              	*
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 80


  36              	* Return:
  37              	*  None
  38              	*
  39              	******************************************************************************/
  40              	/* void UART_PutChar(uint8 txDataByte) */
  41              	.align 5                     /* Align to 32 byte boundary (2^n) */
  42              	.global UART_PutChar
  43              	.func UART_PutChar, UART_PutChar
  44              	.type UART_PutChar, %function
  45              	.thumb_func
  46              	UART_PutChar:
  47 0000 FEB5     	    PUSH {r1, r2, r3, r4, r5, r6, r7, lr}
  48 0002 4946     	    MOV r1, r9
  49 0004 5246     	    MOV r2, r10
  50 0006 5B46     	    MOV r3, r11
  51 0008 0EB4     	    PUSH {r1, r2, r3}
  52              	                                    /* cycles  bytes  */
  53              	    
  54 000a 0746     	    MOV r7, r0                      /*   1       2  */
  55 000c 2E49     	    LDR r1, PORT_DR_ADDRESS         /*   2       2  */
  56 000e 0968     	    LDR r1, [r1, #0]                /*   2       2  */
  57 0010 8A46     	    MOV r10, r1                     /*   1       2   Save pin DR base address [r10]  */
  58              	
  59 0012 2E4A     	    LDR r2, FREQ                    /*   2       2   Calculate CPU cycles to wait between bits:  */
  60 0014 1268     	    LDR r2, [r2, #0]                /*   2       2   (CPU Frequency + (UARTBaudRate/2)) / UARTBaudR
  61 0016 2E48     	    LDR r0, BAUD_RATE               /*   2       2  */
  62              	
  63 0018 0221     	    MOVS r1, #2                     /*   1       2  */
  64 001a FFF7FEFF 	    BL __aeabi_uidiv                /*   4       2  */
  65 001e 0300     	    MOVS r3, r0                     /*   1       2  */
  66 0020 2A48     	    LDR r0, FREQ                    /*   2       2  */
  67 0022 0068     	    LDR r0, [r0, #0]                /*   2       2  */
  68 0024 C018     	    ADDS r0, r0, r3                 /*   1       2  */
  69 0026 2A49     	    LDR r1, BAUD_RATE               /*   2       2  */
  70 0028 FFF7FEFF 	    BL __aeabi_uidiv                /*   4       2  */
  71 002c 0600     	    MOVS r6, r0                     /*   1       2  */
  72 002e 1F3E     	    SUBS r6, r6, #31                /*   1       2   Save delay to [r6] and remove overhead  */
  73              	    
  74 0030 B346     	    MOV r11, r6                     /*   1       2  */
  75 0032 234A     	    LDR r2, PIN_NUMBER              /*   2       2  */
  76 0034 1268     	    LDR r2, [r2, #0]                /*   2       2  */
  77 0036 0121     	    MOVS r1, #1                     /*   1       2  */
  78 0038 9140     	    LSLS r1, r1, r2                 /*   1       2  */
  79 003a C943     	    MVNS r1, r1                     /*   1       2  */
  80 003c 0C00     	    MOVS r4, r1                     /*   1       2   Save pin state mask to [r4]  */
  81 003e 0125     	    MOVS r5, #1                     /*   1       2   Prepare lower bit mask [r5]  */
  82 0040 0026     	    MOVS r6, #0                     /*   1       2   Prepare counter  */
  83              	   
  84 0042 FFF7FEFF 	    BL CyEnterCriticalSection       /*   4       2   Disable interrupts  */
  85 0046 8146     	    MOV r9, r0                      /*   1       2   Save Interrupt state  */
  86              	    
  87              	                                    /*               Transmitting start bit  */
  88 0048 5146     	    MOV r1, r10                     /*   1       2  */
  89 004a 0B68     	    LDR r3, [r1, #0]                /*   2       2  */
  90 004c 2340     	    ANDS r3, r3, r4                 /*   1       2  */
  91 004e 0B60     	    STR r3, [r1, #0]                /*   2       2  */
  92              	    
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 81


  93 0050 5846     	    MOV r0, r11                     /*   1       2  */
  94 0052 0430     	    ADDS r0, #4                     /*   1       2   Adjust delay  */
  95 0054 FFF7FEFF 	    BL CyDelayCycles                /*   4+4     2  */
  96              	
  97              	bitTxLoop:
  98              	                                    /*               Transmit bit loop  */
  99 0058 3800     	    MOVS r0, r7                     /*   1       2   Move byte to r0  */
 100 005a F040     	    LSRS r0, r0, r6                 /*   1       2   Shift byte by counter  */
 101 005c 2840     	    ANDS r0, r0, r5                 /*   1       2   Extract lower bit  */
 102 005e 9040     	    LSLS r0, r0, r2                 /*   1       2   Shift bit by pin number  */
 103              	    
 104 0060 0B68     	    LDR r3, [r1, #0]                /*   2       2   Load current pin data reg  */
 105 0062 2340     	    ANDS r3, r3, r4                 /*   1       2   Apply mask to clear pin bit  */
 106 0064 0343     	    ORRS r3, r3, r0                 /*   1       2   OR result with shifted bit value  */
 107 0066 0B60     	    STR r3, [r1, #0]                /*   2       2   Write register value  */
 108              	    
 109 0068 5846     	    MOV r0, r11                     /*   1       2   Move delay time to r0  */
 110 006a FFF7FEFF 	    BL CyDelayCycles                /*   4+4     2   Call delay function  */
 111 006e 0136     	    ADDS r6, r6, #1                 /*   1       2   Increment counter  */
 112 0070 072E     	    CMP r6, #7                      /*   1       2   Compare counter  */
 113              	    
 114 0072 F1D9     	    BLS bitTxLoop                   /*   3(1)    2   Jump to start of the loop  */
 115              	    /*                                  24      26 */
 116              	
 117 0074 0020     	    MOVS r0, #0                     /*   1       2   Wait 2 extra cycles  */
 118 0076 0130     	    ADDS r0, #1                     /*   1       2  */
 119              	
 120              	                                    /*               Transmitting STOP bit  */
 121 0078 0120     	    MOVS r0, #1                     /*   1       2  */
 122 007a 9040     	    LSLS r0, r0, r2                 /*   1       2  */
 123 007c 0B68     	    LDR r3, [r1, #0]                /*   2       2  */
 124 007e 2340     	    ANDS r3, r3, r4                 /*   1       2  */
 125              	    
 126 0080 0343     	    ORRS r3, r3, r0                 /*   1       2  */
 127 0082 0B60     	    STR r3, [r1, #0]                /*   2       2  */
 128 0084 5846     	    MOV r0, r11                     /*   1       2  */
 129 0086 0630     	    ADDS r0, #6                     /*   1       2   Adjust delay  */
 130              	
 131 0088 FFF7FEFF 	    BL CyDelayCycles                /*   4       2  */
 132              	
 133 008c 4846     	    MOV r0, r9                      /*   1       2  */
 134 008e FFF7FEFF 	    BL CyExitCriticalSection        /*   4       2   Restore interrupt state  */
 135 0092 C046     	    NOP                             /*   1       2  */
 136 0094 C046     	    NOP                             /*   1       2  */
 137 0096 C046     	    NOP                             /*   1       2  */
 138 0098 0EBC     	    POP {r1, r2, r3}
 139 009a 8946     	    MOV r9, r1
 140 009c 9246     	    MOV r10, r2
 141 009e 9B46     	    MOV r11, r3
 142 00a0 FEBD     	    POP {r1, r2, r3, r4, r5, r6, r7, pc}
 143 00a2 C046C046 	    .align 5
 143      C046C046 
 143      C046C046 
 143      C046C046 
 143      C046C046 
 144              	PIN_NUMBER:
 145 00c0 00000000 	    .word UART_pinNumber
ARM GAS  .\Generated_Source\PSoC4\UART_AsmGnu.s 			page 82


 146              	PORT_NUMBER:
 147 00c4 00000000 	    .word UART_pinPortNumber
 148              	PORT_DR_ADDRESS:
 149 00c8 00000000 	    .word UART_pinDrAdress
 150              	FREQ:
 151 00cc 00000000 	    .word cydelayFreqHz
 152              	BAUD_RATE:
 153 00d0 00C20100 	    .word 115200
 154              	.endfunc
 155              	
 156 00d4 C046C046 	.end
 156      C046C046 
 156      C046C046 
