// Seed: 1236833326
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    input tri1 id_5,
    input wire id_6
    , id_16,
    input uwire module_0,
    output uwire id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    output uwire id_12,
    input tri id_13,
    output wire id_14
);
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    input uwire id_6
    , id_17,
    output logic id_7,
    output wand id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output tri id_12,
    input wor id_13,
    input supply0 id_14,
    input logic id_15
);
  always
    repeat (1 !=? 1'b0) begin
      id_1 <= id_15;
      id_7 <= ~id_10#(.id_9(""));
      force id_3 = 1'h0;
    end
  module_0(
      id_6, id_11, id_13, id_5, id_13, id_5, id_13, id_11, id_2, id_13, id_9, id_9, id_3, id_0, id_8
  );
endmodule
