Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Sep 27 09:07:48 2016
| Host             : avalon running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file clock_power_routed.rpt -pb clock_power_summary_routed.pb -rpx clock_power_routed.rpx
| Design           : clock
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 109.122 (Junction temp exceeded!) |
| Dynamic (W)              | 108.325                           |
| Device Static (W)        | 0.797                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    42.650 |     7600 |       --- |             --- |
|   LUT as Logic |    37.363 |     4654 |     63400 |            7.34 |
|   CARRY4       |     5.108 |     1130 |     15850 |            7.13 |
|   Register     |     0.082 |      326 |    126800 |            0.26 |
|   F7/F8 Muxes  |     0.059 |       31 |     63400 |            0.05 |
|   BUFG         |     0.037 |        8 |        32 |           25.00 |
|   Others       |     0.000 |       46 |       --- |             --- |
| Signals        |    33.309 |     6255 |       --- |             --- |
| I/O            |    32.366 |       29 |       210 |           13.81 |
| Static Power   |     0.797 |          |           |                 |
| Total          |   109.121 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    76.561 |      75.999 |      0.563 |
| Vccaux    |       1.800 |     1.277 |       1.185 |      0.093 |
| Vcco33    |       3.300 |     9.154 |       9.150 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| clock                 |   108.325 |
|   DRANGE_DIVIDER      |     0.251 |
|   HOUR_TIMER          |     6.129 |
|   MIN_TIMER           |     4.377 |
|   RING                |     0.138 |
|   SEC_TIMER           |     4.179 |
|   SEG_SEVEN           |    14.324 |
|     HOUR_SEG          |     4.509 |
|       DECADE_BCD      |     0.836 |
|     MIN_SEG           |     4.424 |
|       DECADE_BCD      |     0.849 |
|     SEC_SEG           |     4.872 |
|       DECADE_BCD      |     0.846 |
|   TICK_DIVIDER        |     0.099 |
|   TIMING_CLOCK        |    37.763 |
|     TIMING_HOUR_TIMER |     8.297 |
|     TIMING_MIN_TIMER  |     5.858 |
|     TIMING_RING       |     0.157 |
|     TIMING_SEC_TIMER  |     5.542 |
|     TIMING_SEG_SEVEN  |    17.908 |
|       HOUR_SEG        |     4.973 |
|       MIN_SEG         |     5.074 |
|       SEC_SEG         |     5.488 |
+-----------------------+-----------+


