# ==============================================================================
# RTL
# ==============================================================================
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "openFPGA_RISC-V.sv"]

# ==============================================================================
# MODULES
# ==============================================================================

