// Seed: 2900600327
module module_0 (
    output tri0 id_0,
    input tri1 id_1
    , id_26, id_27,
    input wand id_2,
    input supply1 id_3,
    output wand id_4
    , id_28,
    input wire id_5,
    input uwire id_6,
    inout supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    input tri0 id_15,
    output wand id_16,
    input supply1 id_17,
    input uwire id_18,
    output tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    output uwire id_22,
    input uwire id_23,
    output tri id_24
);
  wire id_29, id_30 = id_29;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    output uwire id_11,
    inout wand id_12,
    output tri1 id_13,
    output wire id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input uwire id_19
    , id_22,
    output tri0 id_20
);
  assign id_14 = 1;
  module_0(
      id_14,
      id_10,
      id_2,
      id_19,
      id_14,
      id_19,
      id_4,
      id_12,
      id_17,
      id_10,
      id_9,
      id_8,
      id_20,
      id_5,
      id_15,
      id_10,
      id_7,
      id_10,
      id_16,
      id_11,
      id_4,
      id_16,
      id_13,
      id_18,
      id_11
  );
  wire id_23;
endmodule
