// Seed: 2906180023
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    output tri id_11,
    output tri1 id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri1 id_15,
    input tri0 id_16,
    input wire id_17,
    input wire id_18,
    input tri0 id_19,
    input tri1 id_20,
    output tri0 id_21
    , id_24,
    output wor id_22
);
  initial begin
    id_10 = 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    output tri1 id_5
);
  wire id_7;
  module_0(
      id_3,
      id_2,
      id_0,
      id_3,
      id_5,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_3
  );
endmodule
