Rec_Packet.Address 0x9000 %U16 #Unsigned
Rec_Packet.Command 0x9001 %U16 #Unsigned
Rec_Packet.Key 0x9002 %U16 #Unsigned
Rec_Packet.DataLength 0x9003 %U16 #Unsigned
Rec_Packet.Data[0] 0x9004 %U16 #Unsigned
Rec_Packet.Data[1] 0x9005 %U16 #Unsigned
Rec_Packet.Data[2] 0x9006 %U16 #Unsigned
Rec_Packet.Data[3] 0x9007 %U16 #Unsigned
Rec_Packet.Data[4] 0x9008 %U16 #Unsigned
Rec_Packet.Data[5] 0x9009 %U16 #Unsigned
Rec_Packet.Data[6] 0x900A %U16 #Unsigned
Rec_Packet.Data[7] 0x900B %U16 #Unsigned
Rec_Packet.Data[8] 0x900C %U16 #Unsigned
Rec_Packet.Data[9] 0x900D %U16 #Unsigned
Rec_Packet.Data[10] 0x900E %U16 #Unsigned
Rec_Packet.Data[11] 0x900F %U16 #Unsigned
Rec_Packet.Data[12] 0x9010 %U16 #Unsigned
Rec_Packet.Data[13] 0x9011 %U16 #Unsigned
Rec_Packet.Data[14] 0x9012 %U16 #Unsigned
Rec_Packet.Data[15] 0x9013 %U16 #Unsigned
Rec_Packet.Data[16] 0x9014 %U16 #Unsigned
Rec_Packet.Data[17] 0x9015 %U16 #Unsigned
Rec_Packet.Data[18] 0x9016 %U16 #Unsigned
Rec_Packet.Data[19] 0x9017 %U16 #Unsigned
Rec_Packet.Data[20] 0x9018 %U16 #Unsigned
Rec_Packet.Data[21] 0x9019 %U16 #Unsigned
Rec_Packet.Data[22] 0x901A %U16 #Unsigned
Rec_Packet.Data[23] 0x901B %U16 #Unsigned
Rec_Packet.Data[24] 0x901C %U16 #Unsigned
Rec_Packet.Data[25] 0x901D %U16 #Unsigned
Rec_Packet.Data[26] 0x901E %U16 #Unsigned
Rec_Packet.Data[27] 0x901F %U16 #Unsigned
Rec_Packet.Data[28] 0x9020 %U16 #Unsigned
Rec_Packet.Data[29] 0x9021 %U16 #Unsigned
Rec_Packet.Data[30] 0x9022 %U16 #Unsigned
Rec_Packet.Data[31] 0x9023 %U16 #Unsigned
Rec_Packet.Data[32] 0x9024 %U16 #Unsigned
Rec_Packet.Data[33] 0x9025 %U16 #Unsigned
Rec_Packet.Data[34] 0x9026 %U16 #Unsigned
Rec_Packet.Data[35] 0x9027 %U16 #Unsigned
Rec_Packet.Data[36] 0x9028 %U16 #Unsigned
Rec_Packet.Data[37] 0x9029 %U16 #Unsigned
Rec_Packet.Data[38] 0x902A %U16 #Unsigned
Rec_Packet.Data[39] 0x902B %U16 #Unsigned
Rec_Packet.Data[40] 0x902C %U16 #Unsigned
Rec_Packet.Data[41] 0x902D %U16 #Unsigned
Rec_Packet.Data[42] 0x902E %U16 #Unsigned
Rec_Packet.Data[43] 0x902F %U16 #Unsigned
Rec_Packet.Data[44] 0x9030 %U16 #Unsigned
Rec_Packet.Data[45] 0x9031 %U16 #Unsigned
Rec_Packet.Data[46] 0x9032 %U16 #Unsigned
Rec_Packet.Data[47] 0x9033 %U16 #Unsigned
Rec_Packet.Data[48] 0x9034 %U16 #Unsigned
Rec_Packet.Data[49] 0x9035 %U16 #Unsigned
Rec_Packet.Data[50] 0x9036 %U16 #Unsigned
Rec_Packet.Data[51] 0x9037 %U16 #Unsigned
Rec_Packet.Data[52] 0x9038 %U16 #Unsigned
Rec_Packet.Data[53] 0x9039 %U16 #Unsigned
Rec_Packet.Data[54] 0x903A %U16 #Unsigned
Rec_Packet.Data[55] 0x903B %U16 #Unsigned
Rec_Packet.Data[56] 0x903C %U16 #Unsigned
Rec_Packet.Data[57] 0x903D %U16 #Unsigned
Rec_Packet.Data[58] 0x903E %U16 #Unsigned
Rec_Packet.Data[59] 0x903F %U16 #Unsigned
Rec_Packet.Data[60] 0x9040 %U16 #Unsigned
Rec_Packet.Data[61] 0x9041 %U16 #Unsigned
Rec_Packet.Data[62] 0x9042 %U16 #Unsigned
Rec_Packet.Data[63] 0x9043 %U16 #Unsigned
Rec_Packet.Data[64] 0x9044 %U16 #Unsigned
Rec_Packet.Data[65] 0x9045 %U16 #Unsigned
Rec_Packet.Data[66] 0x9046 %U16 #Unsigned
Rec_Packet.Data[67] 0x9047 %U16 #Unsigned
Rec_Packet.Data[68] 0x9048 %U16 #Unsigned
Rec_Packet.Data[69] 0x9049 %U16 #Unsigned
Rec_Packet.Data[70] 0x904A %U16 #Unsigned
Rec_Packet.Data[71] 0x904B %U16 #Unsigned
Rec_Packet.Data[72] 0x904C %U16 #Unsigned
Rec_Packet.Data[73] 0x904D %U16 #Unsigned
Rec_Packet.Data[74] 0x904E %U16 #Unsigned
Rec_Packet.Data[75] 0x904F %U16 #Unsigned
Rec_Packet.Data[76] 0x9050 %U16 #Unsigned
Rec_Packet.Data[77] 0x9051 %U16 #Unsigned
Rec_Packet.Data[78] 0x9052 %U16 #Unsigned
Rec_Packet.Data[79] 0x9053 %U16 #Unsigned
Rec_Packet.Data[80] 0x9054 %U16 #Unsigned
Rec_Packet.Data[81] 0x9055 %U16 #Unsigned
Rec_Packet.Data[82] 0x9056 %U16 #Unsigned
Rec_Packet.Data[83] 0x9057 %U16 #Unsigned
Rec_Packet.Data[84] 0x9058 %U16 #Unsigned
Rec_Packet.Data[85] 0x9059 %U16 #Unsigned
Rec_Packet.Data[86] 0x905A %U16 #Unsigned
Rec_Packet.Data[87] 0x905B %U16 #Unsigned
Rec_Packet.Data[88] 0x905C %U16 #Unsigned
Rec_Packet.Data[89] 0x905D %U16 #Unsigned
Rec_Packet.Data[90] 0x905E %U16 #Unsigned
Rec_Packet.Data[91] 0x905F %U16 #Unsigned
Rec_Packet.Data[92] 0x9060 %U16 #Unsigned
Rec_Packet.Data[93] 0x9061 %U16 #Unsigned
Rec_Packet.Data[94] 0x9062 %U16 #Unsigned
Rec_Packet.Data[95] 0x9063 %U16 #Unsigned
Rec_Packet.Data[96] 0x9064 %U16 #Unsigned
Rec_Packet.Data[97] 0x9065 %U16 #Unsigned
Rec_Packet.Data[98] 0x9066 %U16 #Unsigned
Rec_Packet.Data[99] 0x9067 %U16 #Unsigned
Rec_Packet.Data[100] 0x9068 %U16 #Unsigned
Rec_Packet.Data[101] 0x9069 %U16 #Unsigned
Rec_Packet.Data[102] 0x906A %U16 #Unsigned
Rec_Packet.Data[103] 0x906B %U16 #Unsigned
Rec_Packet.Data[104] 0x906C %U16 #Unsigned
Rec_Packet.Data[105] 0x906D %U16 #Unsigned
Rec_Packet.Data[106] 0x906E %U16 #Unsigned
Rec_Packet.Data[107] 0x906F %U16 #Unsigned
Rec_Packet.Data[108] 0x9070 %U16 #Unsigned
Rec_Packet.Data[109] 0x9071 %U16 #Unsigned
Rec_Packet.Data[110] 0x9072 %U16 #Unsigned
Rec_Packet.Data[111] 0x9073 %U16 #Unsigned
Rec_Packet.Data[112] 0x9074 %U16 #Unsigned
Rec_Packet.Data[113] 0x9075 %U16 #Unsigned
Rec_Packet.Data[114] 0x9076 %U16 #Unsigned
Rec_Packet.Data[115] 0x9077 %U16 #Unsigned
Rec_Packet.Data[116] 0x9078 %U16 #Unsigned
Rec_Packet.Data[117] 0x9079 %U16 #Unsigned
Rec_Packet.Data[118] 0x907A %U16 #Unsigned
Rec_Packet.Data[119] 0x907B %U16 #Unsigned
Rec_Packet.Data[120] 0x907C %U16 #Unsigned
Rec_Packet.Data[121] 0x907D %U16 #Unsigned
Rec_Packet.Data[122] 0x907E %U16 #Unsigned
Rec_Packet.Data[123] 0x907F %U16 #Unsigned
Rec_Packet.Data[124] 0x9080 %U16 #Unsigned
Rec_Packet.Data[125] 0x9081 %U16 #Unsigned
Rec_Packet.Data[126] 0x9082 %U16 #Unsigned
Rec_Packet.Data[127] 0x9083 %U16 #Unsigned
Rec_Packet.Data[128] 0x9084 %U16 #Unsigned
Rec_Packet.Data[129] 0x9085 %U16 #Unsigned
Rec_Packet.Data[130] 0x9086 %U16 #Unsigned
Rec_Packet.Data[131] 0x9087 %U16 #Unsigned
Rec_Packet.Data[132] 0x9088 %U16 #Unsigned
Rec_Packet.Data[133] 0x9089 %U16 #Unsigned
Rec_Packet.Data[134] 0x908A %U16 #Unsigned
Rec_Packet.Data[135] 0x908B %U16 #Unsigned
Rec_Packet.Data[136] 0x908C %U16 #Unsigned
Rec_Packet.Data[137] 0x908D %U16 #Unsigned
Rec_Packet.Data[138] 0x908E %U16 #Unsigned
Rec_Packet.Data[139] 0x908F %U16 #Unsigned
Rec_Packet.Data[140] 0x9090 %U16 #Unsigned
Rec_Packet.Data[141] 0x9091 %U16 #Unsigned
Rec_Packet.Data[142] 0x9092 %U16 #Unsigned
Rec_Packet.Data[143] 0x9093 %U16 #Unsigned
Rec_Packet.Data[144] 0x9094 %U16 #Unsigned
Rec_Packet.Data[145] 0x9095 %U16 #Unsigned
Rec_Packet.Data[146] 0x9096 %U16 #Unsigned
Rec_Packet.Data[147] 0x9097 %U16 #Unsigned
Rec_Packet.Data[148] 0x9098 %U16 #Unsigned
Rec_Packet.Data[149] 0x9099 %U16 #Unsigned
Rec_Packet.Data[150] 0x909A %U16 #Unsigned
Rec_Packet.Data[151] 0x909B %U16 #Unsigned
Rec_Packet.Data[152] 0x909C %U16 #Unsigned
Rec_Packet.Data[153] 0x909D %U16 #Unsigned
Rec_Packet.Data[154] 0x909E %U16 #Unsigned
Rec_Packet.Data[155] 0x909F %U16 #Unsigned
Rec_Packet.Data[156] 0x90A0 %U16 #Unsigned
Rec_Packet.Data[157] 0x90A1 %U16 #Unsigned
Rec_Packet.Data[158] 0x90A2 %U16 #Unsigned
Rec_Packet.Data[159] 0x90A3 %U16 #Unsigned
Rec_Packet.Data[160] 0x90A4 %U16 #Unsigned
Rec_Packet.Data[161] 0x90A5 %U16 #Unsigned
Rec_Packet.Data[162] 0x90A6 %U16 #Unsigned
Rec_Packet.Data[163] 0x90A7 %U16 #Unsigned
Rec_Packet.Data[164] 0x90A8 %U16 #Unsigned
Rec_Packet.Data[165] 0x90A9 %U16 #Unsigned
Rec_Packet.Data[166] 0x90AA %U16 #Unsigned
Rec_Packet.Data[167] 0x90AB %U16 #Unsigned
Rec_Packet.Data[168] 0x90AC %U16 #Unsigned
Rec_Packet.Data[169] 0x90AD %U16 #Unsigned
Rec_Packet.Data[170] 0x90AE %U16 #Unsigned
Rec_Packet.Data[171] 0x90AF %U16 #Unsigned
Rec_Packet.Data[172] 0x90B0 %U16 #Unsigned
Rec_Packet.Data[173] 0x90B1 %U16 #Unsigned
Rec_Packet.Data[174] 0x90B2 %U16 #Unsigned
Rec_Packet.Data[175] 0x90B3 %U16 #Unsigned
Rec_Packet.Data[176] 0x90B4 %U16 #Unsigned
Rec_Packet.Data[177] 0x90B5 %U16 #Unsigned
Rec_Packet.Data[178] 0x90B6 %U16 #Unsigned
Rec_Packet.Data[179] 0x90B7 %U16 #Unsigned
Rec_Packet.Data[180] 0x90B8 %U16 #Unsigned
Rec_Packet.Data[181] 0x90B9 %U16 #Unsigned
Rec_Packet.Data[182] 0x90BA %U16 #Unsigned
Rec_Packet.Data[183] 0x90BB %U16 #Unsigned
Rec_Packet.Data[184] 0x90BC %U16 #Unsigned
Rec_Packet.Data[185] 0x90BD %U16 #Unsigned
Rec_Packet.Data[186] 0x90BE %U16 #Unsigned
Rec_Packet.Data[187] 0x90BF %U16 #Unsigned
Rec_Packet.Data[188] 0x90C0 %U16 #Unsigned
Rec_Packet.Data[189] 0x90C1 %U16 #Unsigned
Rec_Packet.Data[190] 0x90C2 %U16 #Unsigned
Rec_Packet.Data[191] 0x90C3 %U16 #Unsigned
Rec_Packet.Data[192] 0x90C4 %U16 #Unsigned
Rec_Packet.Data[193] 0x90C5 %U16 #Unsigned
Rec_Packet.Data[194] 0x90C6 %U16 #Unsigned
Rec_Packet.Data[195] 0x90C7 %U16 #Unsigned
Rec_Packet.Data[196] 0x90C8 %U16 #Unsigned
Rec_Packet.Data[197] 0x90C9 %U16 #Unsigned
Rec_Packet.Data[198] 0x90CA %U16 #Unsigned
Rec_Packet.Data[199] 0x90CB %U16 #Unsigned
Rec_Packet.Data[200] 0x90CC %U16 #Unsigned
Rec_Packet.Data[201] 0x90CD %U16 #Unsigned
Rec_Packet.Data[202] 0x90CE %U16 #Unsigned
Rec_Packet.Data[203] 0x90CF %U16 #Unsigned
Rec_Packet.Data[204] 0x90D0 %U16 #Unsigned
Rec_Packet.Data[205] 0x90D1 %U16 #Unsigned
Rec_Packet.Data[206] 0x90D2 %U16 #Unsigned
Rec_Packet.Data[207] 0x90D3 %U16 #Unsigned
Rec_Packet.Data[208] 0x90D4 %U16 #Unsigned
Rec_Packet.Data[209] 0x90D5 %U16 #Unsigned
Rec_Packet.Data[210] 0x90D6 %U16 #Unsigned
Rec_Packet.Data[211] 0x90D7 %U16 #Unsigned
Rec_Packet.Data[212] 0x90D8 %U16 #Unsigned
Rec_Packet.Data[213] 0x90D9 %U16 #Unsigned
Rec_Packet.Data[214] 0x90DA %U16 #Unsigned
Rec_Packet.Data[215] 0x90DB %U16 #Unsigned
Rec_Packet.Data[216] 0x90DC %U16 #Unsigned
Rec_Packet.Data[217] 0x90DD %U16 #Unsigned
Rec_Packet.Data[218] 0x90DE %U16 #Unsigned
Rec_Packet.Data[219] 0x90DF %U16 #Unsigned
Rec_Packet.Data[220] 0x90E0 %U16 #Unsigned
Rec_Packet.Data[221] 0x90E1 %U16 #Unsigned
Rec_Packet.Data[222] 0x90E2 %U16 #Unsigned
Rec_Packet.Data[223] 0x90E3 %U16 #Unsigned
Rec_Packet.Data[224] 0x90E4 %U16 #Unsigned
Rec_Packet.Data[225] 0x90E5 %U16 #Unsigned
Rec_Packet.Data[226] 0x90E6 %U16 #Unsigned
Rec_Packet.Data[227] 0x90E7 %U16 #Unsigned
Rec_Packet.Data[228] 0x90E8 %U16 #Unsigned
Rec_Packet.Data[229] 0x90E9 %U16 #Unsigned
Rec_Packet.Data[230] 0x90EA %U16 #Unsigned
Rec_Packet.Data[231] 0x90EB %U16 #Unsigned
Rec_Packet.Data[232] 0x90EC %U16 #Unsigned
Rec_Packet.Data[233] 0x90ED %U16 #Unsigned
Rec_Packet.Data[234] 0x90EE %U16 #Unsigned
Rec_Packet.Data[235] 0x90EF %U16 #Unsigned
Rec_Packet.Data[236] 0x90F0 %U16 #Unsigned
Rec_Packet.Data[237] 0x90F1 %U16 #Unsigned
Rec_Packet.Data[238] 0x90F2 %U16 #Unsigned
Rec_Packet.Data[239] 0x90F3 %U16 #Unsigned
Rec_Packet.Data[240] 0x90F4 %U16 #Unsigned
Rec_Packet.Data[241] 0x90F5 %U16 #Unsigned
Rec_Packet.Data[242] 0x90F6 %U16 #Unsigned
Rec_Packet.Data[243] 0x90F7 %U16 #Unsigned
Rec_Packet.Data[244] 0x90F8 %U16 #Unsigned
Rec_Packet.Data[245] 0x90F9 %U16 #Unsigned
Rec_Packet.Data[246] 0x90FA %U16 #Unsigned
Rec_Packet.Data[247] 0x90FB %U16 #Unsigned
Rec_Packet.Data[248] 0x90FC %U16 #Unsigned
Rec_Packet.Data[249] 0x90FD %U16 #Unsigned
Rec_Packet.Data[250] 0x90FE %U16 #Unsigned
Rec_Packet.Data[251] 0x90FF %U16 #Unsigned
Rec_Packet.Data[252] 0x9100 %U16 #Unsigned
Rec_Packet.Data[253] 0x9101 %U16 #Unsigned
Rec_Packet.Data[254] 0x9102 %U16 #Unsigned
Rec_Packet.Data[255] 0x9103 %U16 #Unsigned
Rec_Packet.Data[256] 0x9104 %U16 #Unsigned
Rec_Packet.Data[257] 0x9105 %U16 #Unsigned
Rec_Packet.Data[258] 0x9106 %U16 #Unsigned
Rec_Packet.Data[259] 0x9107 %U16 #Unsigned
Rec_Packet.Data[260] 0x9108 %U16 #Unsigned
Rec_Packet.Data[261] 0x9109 %U16 #Unsigned
Rec_Packet.Data[262] 0x910A %U16 #Unsigned
Rec_Packet.Data[263] 0x910B %U16 #Unsigned
Rec_Packet.Data[264] 0x910C %U16 #Unsigned
Rec_Packet.Data[265] 0x910D %U16 #Unsigned
Rec_Packet.Data[266] 0x910E %U16 #Unsigned
Rec_Packet.Data[267] 0x910F %U16 #Unsigned
Rec_Packet.Data[268] 0x9110 %U16 #Unsigned
Rec_Packet.Data[269] 0x9111 %U16 #Unsigned
Rec_Packet.Data[270] 0x9112 %U16 #Unsigned
Rec_Packet.Data[271] 0x9113 %U16 #Unsigned
Rec_Packet.Data[272] 0x9114 %U16 #Unsigned
Rec_Packet.Data[273] 0x9115 %U16 #Unsigned
Rec_Packet.Data[274] 0x9116 %U16 #Unsigned
Rec_Packet.Data[275] 0x9117 %U16 #Unsigned
Rec_Packet.Data[276] 0x9118 %U16 #Unsigned
Rec_Packet.Data[277] 0x9119 %U16 #Unsigned
Rec_Packet.Data[278] 0x911A %U16 #Unsigned
Rec_Packet.Data[279] 0x911B %U16 #Unsigned
Rec_Packet.Data[280] 0x911C %U16 #Unsigned
Rec_Packet.Data[281] 0x911D %U16 #Unsigned
Rec_Packet.Data[282] 0x911E %U16 #Unsigned
Rec_Packet.Data[283] 0x911F %U16 #Unsigned
Rec_Packet.Data[284] 0x9120 %U16 #Unsigned
Rec_Packet.Data[285] 0x9121 %U16 #Unsigned
Rec_Packet.Data[286] 0x9122 %U16 #Unsigned
Rec_Packet.Data[287] 0x9123 %U16 #Unsigned
Rec_Packet.Data[288] 0x9124 %U16 #Unsigned
Rec_Packet.Data[289] 0x9125 %U16 #Unsigned
Rec_Packet.Data[290] 0x9126 %U16 #Unsigned
Rec_Packet.Data[291] 0x9127 %U16 #Unsigned
Rec_Packet.Data[292] 0x9128 %U16 #Unsigned
Rec_Packet.Data[293] 0x9129 %U16 #Unsigned
Rec_Packet.Data[294] 0x912A %U16 #Unsigned
Rec_Packet.Data[295] 0x912B %U16 #Unsigned
Rec_Packet.Data[296] 0x912C %U16 #Unsigned
Rec_Packet.Data[297] 0x912D %U16 #Unsigned
Rec_Packet.Data[298] 0x912E %U16 #Unsigned
Rec_Packet.Data[299] 0x912F %U16 #Unsigned
Rec_Packet.Data[300] 0x9130 %U16 #Unsigned
Rec_Packet.Data[301] 0x9131 %U16 #Unsigned
Rec_Packet.Data[302] 0x9132 %U16 #Unsigned
Rec_Packet.Data[303] 0x9133 %U16 #Unsigned
Rec_Packet.Data[304] 0x9134 %U16 #Unsigned
Rec_Packet.Data[305] 0x9135 %U16 #Unsigned
Rec_Packet.Data[306] 0x9136 %U16 #Unsigned
Rec_Packet.Data[307] 0x9137 %U16 #Unsigned
Rec_Packet.Data[308] 0x9138 %U16 #Unsigned
Rec_Packet.Data[309] 0x9139 %U16 #Unsigned
Rec_Packet.Data[310] 0x913A %U16 #Unsigned
Rec_Packet.Data[311] 0x913B %U16 #Unsigned
Rec_Packet.Data[312] 0x913C %U16 #Unsigned
Rec_Packet.Data[313] 0x913D %U16 #Unsigned
Rec_Packet.Data[314] 0x913E %U16 #Unsigned
Rec_Packet.Data[315] 0x913F %U16 #Unsigned
Rec_Packet.Data[316] 0x9140 %U16 #Unsigned
Rec_Packet.Data[317] 0x9141 %U16 #Unsigned
Rec_Packet.Data[318] 0x9142 %U16 #Unsigned
Rec_Packet.Data[319] 0x9143 %U16 #Unsigned
Rec_Packet.Data[320] 0x9144 %U16 #Unsigned
Rec_Packet.Data[321] 0x9145 %U16 #Unsigned
Rec_Packet.Data[322] 0x9146 %U16 #Unsigned
Rec_Packet.Data[323] 0x9147 %U16 #Unsigned
Rec_Packet.Data[324] 0x9148 %U16 #Unsigned
Rec_Packet.Data[325] 0x9149 %U16 #Unsigned
Rec_Packet.Data[326] 0x914A %U16 #Unsigned
Rec_Packet.Data[327] 0x914B %U16 #Unsigned
Rec_Packet.Data[328] 0x914C %U16 #Unsigned
Rec_Packet.Data[329] 0x914D %U16 #Unsigned
Rec_Packet.Data[330] 0x914E %U16 #Unsigned
Rec_Packet.Data[331] 0x914F %U16 #Unsigned
Rec_Packet.Data[332] 0x9150 %U16 #Unsigned
Rec_Packet.Data[333] 0x9151 %U16 #Unsigned
Rec_Packet.Data[334] 0x9152 %U16 #Unsigned
Rec_Packet.Data[335] 0x9153 %U16 #Unsigned
Rec_Packet.Data[336] 0x9154 %U16 #Unsigned
Rec_Packet.Data[337] 0x9155 %U16 #Unsigned
Rec_Packet.Data[338] 0x9156 %U16 #Unsigned
Rec_Packet.Data[339] 0x9157 %U16 #Unsigned
Rec_Packet.Data[340] 0x9158 %U16 #Unsigned
Rec_Packet.Data[341] 0x9159 %U16 #Unsigned
Rec_Packet.Data[342] 0x915A %U16 #Unsigned
Rec_Packet.Data[343] 0x915B %U16 #Unsigned
Rec_Packet.Data[344] 0x915C %U16 #Unsigned
Rec_Packet.Data[345] 0x915D %U16 #Unsigned
Rec_Packet.Data[346] 0x915E %U16 #Unsigned
Rec_Packet.Data[347] 0x915F %U16 #Unsigned
Rec_Packet.Data[348] 0x9160 %U16 #Unsigned
Rec_Packet.Data[349] 0x9161 %U16 #Unsigned
Rec_Packet.Data[350] 0x9162 %U16 #Unsigned
Rec_Packet.Data[351] 0x9163 %U16 #Unsigned
Rec_Packet.Data[352] 0x9164 %U16 #Unsigned
Rec_Packet.Data[353] 0x9165 %U16 #Unsigned
Rec_Packet.Data[354] 0x9166 %U16 #Unsigned
Rec_Packet.Data[355] 0x9167 %U16 #Unsigned
Rec_Packet.Data[356] 0x9168 %U16 #Unsigned
Rec_Packet.Data[357] 0x9169 %U16 #Unsigned
Rec_Packet.Data[358] 0x916A %U16 #Unsigned
Rec_Packet.Data[359] 0x916B %U16 #Unsigned
Rec_Packet.Data[360] 0x916C %U16 #Unsigned
Rec_Packet.Data[361] 0x916D %U16 #Unsigned
Rec_Packet.Data[362] 0x916E %U16 #Unsigned
Rec_Packet.Data[363] 0x916F %U16 #Unsigned
Rec_Packet.Data[364] 0x9170 %U16 #Unsigned
Rec_Packet.Data[365] 0x9171 %U16 #Unsigned
Rec_Packet.Data[366] 0x9172 %U16 #Unsigned
Rec_Packet.Data[367] 0x9173 %U16 #Unsigned
Rec_Packet.Data[368] 0x9174 %U16 #Unsigned
Rec_Packet.Data[369] 0x9175 %U16 #Unsigned
Rec_Packet.Data[370] 0x9176 %U16 #Unsigned
Rec_Packet.Data[371] 0x9177 %U16 #Unsigned
Rec_Packet.Data[372] 0x9178 %U16 #Unsigned
Rec_Packet.Data[373] 0x9179 %U16 #Unsigned
Rec_Packet.Data[374] 0x917A %U16 #Unsigned
Rec_Packet.Data[375] 0x917B %U16 #Unsigned
Rec_Packet.Data[376] 0x917C %U16 #Unsigned
Rec_Packet.Data[377] 0x917D %U16 #Unsigned
Rec_Packet.Data[378] 0x917E %U16 #Unsigned
Rec_Packet.Data[379] 0x917F %U16 #Unsigned
Rec_Packet.Data[380] 0x9180 %U16 #Unsigned
Rec_Packet.Data[381] 0x9181 %U16 #Unsigned
Rec_Packet.Data[382] 0x9182 %U16 #Unsigned
Rec_Packet.Data[383] 0x9183 %U16 #Unsigned
Rec_Packet.Data[384] 0x9184 %U16 #Unsigned
Rec_Packet.Data[385] 0x9185 %U16 #Unsigned
Rec_Packet.Data[386] 0x9186 %U16 #Unsigned
Rec_Packet.Data[387] 0x9187 %U16 #Unsigned
Rec_Packet.Data[388] 0x9188 %U16 #Unsigned
Rec_Packet.Data[389] 0x9189 %U16 #Unsigned
Rec_Packet.Data[390] 0x918A %U16 #Unsigned
Rec_Packet.Data[391] 0x918B %U16 #Unsigned
Rec_Packet.Data[392] 0x918C %U16 #Unsigned
Rec_Packet.Data[393] 0x918D %U16 #Unsigned
Rec_Packet.Data[394] 0x918E %U16 #Unsigned
Rec_Packet.Data[395] 0x918F %U16 #Unsigned
Rec_Packet.Data[396] 0x9190 %U16 #Unsigned
Rec_Packet.Data[397] 0x9191 %U16 #Unsigned
Rec_Packet.Data[398] 0x9192 %U16 #Unsigned
Rec_Packet.Data[399] 0x9193 %U16 #Unsigned
Rec_Packet.Data[400] 0x9194 %U16 #Unsigned
Rec_Packet.Data[401] 0x9195 %U16 #Unsigned
Rec_Packet.Data[402] 0x9196 %U16 #Unsigned
Rec_Packet.Data[403] 0x9197 %U16 #Unsigned
Rec_Packet.Data[404] 0x9198 %U16 #Unsigned
Rec_Packet.Data[405] 0x9199 %U16 #Unsigned
Rec_Packet.Data[406] 0x919A %U16 #Unsigned
Rec_Packet.Data[407] 0x919B %U16 #Unsigned
Rec_Packet.Data[408] 0x919C %U16 #Unsigned
Rec_Packet.Data[409] 0x919D %U16 #Unsigned
Rec_Packet.Data[410] 0x919E %U16 #Unsigned
Rec_Packet.Data[411] 0x919F %U16 #Unsigned
Rec_Packet.Data[412] 0x91A0 %U16 #Unsigned
Rec_Packet.Data[413] 0x91A1 %U16 #Unsigned
Rec_Packet.Data[414] 0x91A2 %U16 #Unsigned
Rec_Packet.Data[415] 0x91A3 %U16 #Unsigned
Rec_Packet.Data[416] 0x91A4 %U16 #Unsigned
Rec_Packet.Data[417] 0x91A5 %U16 #Unsigned
Rec_Packet.Data[418] 0x91A6 %U16 #Unsigned
Rec_Packet.Data[419] 0x91A7 %U16 #Unsigned
Rec_Packet.Data[420] 0x91A8 %U16 #Unsigned
Rec_Packet.Data[421] 0x91A9 %U16 #Unsigned
Rec_Packet.Data[422] 0x91AA %U16 #Unsigned
Rec_Packet.Data[423] 0x91AB %U16 #Unsigned
Rec_Packet.Data[424] 0x91AC %U16 #Unsigned
Rec_Packet.Data[425] 0x91AD %U16 #Unsigned
Rec_Packet.Data[426] 0x91AE %U16 #Unsigned
Rec_Packet.Data[427] 0x91AF %U16 #Unsigned
Rec_Packet.Data[428] 0x91B0 %U16 #Unsigned
Rec_Packet.Data[429] 0x91B1 %U16 #Unsigned
Rec_Packet.Data[430] 0x91B2 %U16 #Unsigned
Rec_Packet.Data[431] 0x91B3 %U16 #Unsigned
Rec_Packet.Data[432] 0x91B4 %U16 #Unsigned
Rec_Packet.Data[433] 0x91B5 %U16 #Unsigned
Rec_Packet.Data[434] 0x91B6 %U16 #Unsigned
Rec_Packet.Data[435] 0x91B7 %U16 #Unsigned
Rec_Packet.Data[436] 0x91B8 %U16 #Unsigned
Rec_Packet.Data[437] 0x91B9 %U16 #Unsigned
Rec_Packet.Data[438] 0x91BA %U16 #Unsigned
Rec_Packet.Data[439] 0x91BB %U16 #Unsigned
Rec_Packet.Data[440] 0x91BC %U16 #Unsigned
Rec_Packet.Data[441] 0x91BD %U16 #Unsigned
Rec_Packet.Data[442] 0x91BE %U16 #Unsigned
Rec_Packet.Data[443] 0x91BF %U16 #Unsigned
Rec_Packet.Data[444] 0x91C0 %U16 #Unsigned
Rec_Packet.Data[445] 0x91C1 %U16 #Unsigned
Rec_Packet.Data[446] 0x91C2 %U16 #Unsigned
Rec_Packet.Data[447] 0x91C3 %U16 #Unsigned
Rec_Packet.Data[448] 0x91C4 %U16 #Unsigned
Rec_Packet.Data[449] 0x91C5 %U16 #Unsigned
Rec_Packet.Data[450] 0x91C6 %U16 #Unsigned
Rec_Packet.Data[451] 0x91C7 %U16 #Unsigned
Rec_Packet.Data[452] 0x91C8 %U16 #Unsigned
Rec_Packet.Data[453] 0x91C9 %U16 #Unsigned
Rec_Packet.Data[454] 0x91CA %U16 #Unsigned
Rec_Packet.Data[455] 0x91CB %U16 #Unsigned
Rec_Packet.Data[456] 0x91CC %U16 #Unsigned
Rec_Packet.Data[457] 0x91CD %U16 #Unsigned
Rec_Packet.Data[458] 0x91CE %U16 #Unsigned
Rec_Packet.Data[459] 0x91CF %U16 #Unsigned
Rec_Packet.Data[460] 0x91D0 %U16 #Unsigned
Rec_Packet.Data[461] 0x91D1 %U16 #Unsigned
Rec_Packet.Data[462] 0x91D2 %U16 #Unsigned
Rec_Packet.Data[463] 0x91D3 %U16 #Unsigned
Rec_Packet.Data[464] 0x91D4 %U16 #Unsigned
Rec_Packet.Data[465] 0x91D5 %U16 #Unsigned
Rec_Packet.Data[466] 0x91D6 %U16 #Unsigned
Rec_Packet.Data[467] 0x91D7 %U16 #Unsigned
Rec_Packet.Data[468] 0x91D8 %U16 #Unsigned
Rec_Packet.Data[469] 0x91D9 %U16 #Unsigned
Rec_Packet.Data[470] 0x91DA %U16 #Unsigned
Rec_Packet.Data[471] 0x91DB %U16 #Unsigned
Rec_Packet.Data[472] 0x91DC %U16 #Unsigned
Rec_Packet.Data[473] 0x91DD %U16 #Unsigned
Rec_Packet.Data[474] 0x91DE %U16 #Unsigned
Rec_Packet.Data[475] 0x91DF %U16 #Unsigned
Rec_Packet.Data[476] 0x91E0 %U16 #Unsigned
Rec_Packet.Data[477] 0x91E1 %U16 #Unsigned
Rec_Packet.Data[478] 0x91E2 %U16 #Unsigned
Rec_Packet.Data[479] 0x91E3 %U16 #Unsigned
Rec_Packet.Data[480] 0x91E4 %U16 #Unsigned
Rec_Packet.Data[481] 0x91E5 %U16 #Unsigned
Rec_Packet.Data[482] 0x91E6 %U16 #Unsigned
Rec_Packet.Data[483] 0x91E7 %U16 #Unsigned
Rec_Packet.Data[484] 0x91E8 %U16 #Unsigned
Rec_Packet.Data[485] 0x91E9 %U16 #Unsigned
Rec_Packet.Data[486] 0x91EA %U16 #Unsigned
Rec_Packet.Data[487] 0x91EB %U16 #Unsigned
Rec_Packet.Data[488] 0x91EC %U16 #Unsigned
Rec_Packet.Data[489] 0x91ED %U16 #Unsigned
Rec_Packet.Data[490] 0x91EE %U16 #Unsigned
Rec_Packet.Data[491] 0x91EF %U16 #Unsigned
Rec_Packet.Data[492] 0x91F0 %U16 #Unsigned
Rec_Packet.Data[493] 0x91F1 %U16 #Unsigned
Rec_Packet.Data[494] 0x91F2 %U16 #Unsigned
Rec_Packet.Data[495] 0x91F3 %U16 #Unsigned
Rec_Packet.Data[496] 0x91F4 %U16 #Unsigned
Rec_Packet.Data[497] 0x91F5 %U16 #Unsigned
Rec_Packet.Data[498] 0x91F6 %U16 #Unsigned
Rec_Packet.Data[499] 0x91F7 %U16 #Unsigned
Rec_Packet.Data[500] 0x91F8 %U16 #Unsigned
Rec_Packet.Data[501] 0x91F9 %U16 #Unsigned
Rec_Packet.Data[502] 0x91FA %U16 #Unsigned
Rec_Packet.Data[503] 0x91FB %U16 #Unsigned
Rec_Packet.Data[504] 0x91FC %U16 #Unsigned
Rec_Packet.Data[505] 0x91FD %U16 #Unsigned
Rec_Packet.Data[506] 0x91FE %U16 #Unsigned
Rec_Packet.Data[507] 0x91FF %U16 #Unsigned
Rec_Packet.Data[508] 0x9200 %U16 #Unsigned
Rec_Packet.Data[509] 0x9201 %U16 #Unsigned
Rec_Packet.Data[510] 0x9202 %U16 #Unsigned
Rec_Packet.Data[511] 0x9203 %U16 #Unsigned
Rec_Packet.Data[512] 0x9204 %U16 #Unsigned
Rec_Packet.Data[513] 0x9205 %U16 #Unsigned
Rec_Packet.Data[514] 0x9206 %U16 #Unsigned
Rec_Packet.Data[515] 0x9207 %U16 #Unsigned
Rec_Packet.Data[516] 0x9208 %U16 #Unsigned
Rec_Packet.Data[517] 0x9209 %U16 #Unsigned
Rec_Packet.Data[518] 0x920A %U16 #Unsigned
Rec_Packet.Data[519] 0x920B %U16 #Unsigned
Rec_Packet.Data[520] 0x920C %U16 #Unsigned
Rec_Packet.Data[521] 0x920D %U16 #Unsigned
Rec_Packet.Data[522] 0x920E %U16 #Unsigned
Rec_Packet.Data[523] 0x920F %U16 #Unsigned
Rec_Packet.Data[524] 0x9210 %U16 #Unsigned
Rec_Packet.Data[525] 0x9211 %U16 #Unsigned
Rec_Packet.Data[526] 0x9212 %U16 #Unsigned
Rec_Packet.Data[527] 0x9213 %U16 #Unsigned
Rec_Packet.Data[528] 0x9214 %U16 #Unsigned
Rec_Packet.Data[529] 0x9215 %U16 #Unsigned
Rec_Packet.Data[530] 0x9216 %U16 #Unsigned
Rec_Packet.Data[531] 0x9217 %U16 #Unsigned
Rec_Packet.Data[532] 0x9218 %U16 #Unsigned
Rec_Packet.Data[533] 0x9219 %U16 #Unsigned
Rec_Packet.Data[534] 0x921A %U16 #Unsigned
Rec_Packet.Data[535] 0x921B %U16 #Unsigned
Rec_Packet.Data[536] 0x921C %U16 #Unsigned
Rec_Packet.Data[537] 0x921D %U16 #Unsigned
Rec_Packet.Data[538] 0x921E %U16 #Unsigned
Rec_Packet.Data[539] 0x921F %U16 #Unsigned
Rec_Packet.Data[540] 0x9220 %U16 #Unsigned
Rec_Packet.Data[541] 0x9221 %U16 #Unsigned
Rec_Packet.Data[542] 0x9222 %U16 #Unsigned
Rec_Packet.Data[543] 0x9223 %U16 #Unsigned
Rec_Packet.Data[544] 0x9224 %U16 #Unsigned
Rec_Packet.Data[545] 0x9225 %U16 #Unsigned
Rec_Packet.Data[546] 0x9226 %U16 #Unsigned
Rec_Packet.Data[547] 0x9227 %U16 #Unsigned
Rec_Packet.Data[548] 0x9228 %U16 #Unsigned
Rec_Packet.Data[549] 0x9229 %U16 #Unsigned
Rec_Packet.Data[550] 0x922A %U16 #Unsigned
Rec_Packet.Data[551] 0x922B %U16 #Unsigned
Rec_Packet.Data[552] 0x922C %U16 #Unsigned
Rec_Packet.Data[553] 0x922D %U16 #Unsigned
Rec_Packet.Data[554] 0x922E %U16 #Unsigned
Rec_Packet.Data[555] 0x922F %U16 #Unsigned
Rec_Packet.Data[556] 0x9230 %U16 #Unsigned
Rec_Packet.Data[557] 0x9231 %U16 #Unsigned
Rec_Packet.Data[558] 0x9232 %U16 #Unsigned
Rec_Packet.Data[559] 0x9233 %U16 #Unsigned
Rec_Packet.Data[560] 0x9234 %U16 #Unsigned
Rec_Packet.Data[561] 0x9235 %U16 #Unsigned
Rec_Packet.Data[562] 0x9236 %U16 #Unsigned
Rec_Packet.Data[563] 0x9237 %U16 #Unsigned
Rec_Packet.Data[564] 0x9238 %U16 #Unsigned
Rec_Packet.Data[565] 0x9239 %U16 #Unsigned
Rec_Packet.Data[566] 0x923A %U16 #Unsigned
Rec_Packet.Data[567] 0x923B %U16 #Unsigned
Rec_Packet.Data[568] 0x923C %U16 #Unsigned
Rec_Packet.Data[569] 0x923D %U16 #Unsigned
Rec_Packet.Data[570] 0x923E %U16 #Unsigned
Rec_Packet.Data[571] 0x923F %U16 #Unsigned
Rec_Packet.Data[572] 0x9240 %U16 #Unsigned
Rec_Packet.Data[573] 0x9241 %U16 #Unsigned
Rec_Packet.Data[574] 0x9242 %U16 #Unsigned
Rec_Packet.Data[575] 0x9243 %U16 #Unsigned
Rec_Packet.Data[576] 0x9244 %U16 #Unsigned
Rec_Packet.Data[577] 0x9245 %U16 #Unsigned
Rec_Packet.Data[578] 0x9246 %U16 #Unsigned
Rec_Packet.Data[579] 0x9247 %U16 #Unsigned
Rec_Packet.Data[580] 0x9248 %U16 #Unsigned
Rec_Packet.Data[581] 0x9249 %U16 #Unsigned
Rec_Packet.Data[582] 0x924A %U16 #Unsigned
Rec_Packet.Data[583] 0x924B %U16 #Unsigned
Rec_Packet.Data[584] 0x924C %U16 #Unsigned
Rec_Packet.Data[585] 0x924D %U16 #Unsigned
Rec_Packet.Data[586] 0x924E %U16 #Unsigned
Rec_Packet.Data[587] 0x924F %U16 #Unsigned
Rec_Packet.Data[588] 0x9250 %U16 #Unsigned
Rec_Packet.Data[589] 0x9251 %U16 #Unsigned
Rec_Packet.Data[590] 0x9252 %U16 #Unsigned
Rec_Packet.Data[591] 0x9253 %U16 #Unsigned
Rec_Packet.Data[592] 0x9254 %U16 #Unsigned
Rec_Packet.Data[593] 0x9255 %U16 #Unsigned
Rec_Packet.Data[594] 0x9256 %U16 #Unsigned
Rec_Packet.Data[595] 0x9257 %U16 #Unsigned
Rec_Packet.Data[596] 0x9258 %U16 #Unsigned
Rec_Packet.Data[597] 0x9259 %U16 #Unsigned
Rec_Packet.Data[598] 0x925A %U16 #Unsigned
Rec_Packet.Data[599] 0x925B %U16 #Unsigned
Rec_Packet.Data[600] 0x925C %U16 #Unsigned
Rec_Packet.Data[601] 0x925D %U16 #Unsigned
Rec_Packet.Data[602] 0x925E %U16 #Unsigned
Rec_Packet.Data[603] 0x925F %U16 #Unsigned
Rec_Packet.Data[604] 0x9260 %U16 #Unsigned
Rec_Packet.Data[605] 0x9261 %U16 #Unsigned
Rec_Packet.Data[606] 0x9262 %U16 #Unsigned
Rec_Packet.Data[607] 0x9263 %U16 #Unsigned
Rec_Packet.Data[608] 0x9264 %U16 #Unsigned
Rec_Packet.Data[609] 0x9265 %U16 #Unsigned
Rec_Packet.Data[610] 0x9266 %U16 #Unsigned
Rec_Packet.Data[611] 0x9267 %U16 #Unsigned
Rec_Packet.Data[612] 0x9268 %U16 #Unsigned
Rec_Packet.Data[613] 0x9269 %U16 #Unsigned
Rec_Packet.Data[614] 0x926A %U16 #Unsigned
Rec_Packet.Data[615] 0x926B %U16 #Unsigned
Rec_Packet.Data[616] 0x926C %U16 #Unsigned
Rec_Packet.Data[617] 0x926D %U16 #Unsigned
Rec_Packet.Data[618] 0x926E %U16 #Unsigned
Rec_Packet.Data[619] 0x926F %U16 #Unsigned
Rec_Packet.Data[620] 0x9270 %U16 #Unsigned
Rec_Packet.Data[621] 0x9271 %U16 #Unsigned
Rec_Packet.Data[622] 0x9272 %U16 #Unsigned
Rec_Packet.Data[623] 0x9273 %U16 #Unsigned
Rec_Packet.Data[624] 0x9274 %U16 #Unsigned
Rec_Packet.Data[625] 0x9275 %U16 #Unsigned
Rec_Packet.Data[626] 0x9276 %U16 #Unsigned
Rec_Packet.Data[627] 0x9277 %U16 #Unsigned
Rec_Packet.Data[628] 0x9278 %U16 #Unsigned
Rec_Packet.Data[629] 0x9279 %U16 #Unsigned
Rec_Packet.Data[630] 0x927A %U16 #Unsigned
Rec_Packet.Data[631] 0x927B %U16 #Unsigned
Rec_Packet.Data[632] 0x927C %U16 #Unsigned
Rec_Packet.Data[633] 0x927D %U16 #Unsigned
Rec_Packet.Data[634] 0x927E %U16 #Unsigned
Rec_Packet.Data[635] 0x927F %U16 #Unsigned
Rec_Packet.Data[636] 0x9280 %U16 #Unsigned
Rec_Packet.Data[637] 0x9281 %U16 #Unsigned
Rec_Packet.Data[638] 0x9282 %U16 #Unsigned
Rec_Packet.Data[639] 0x9283 %U16 #Unsigned
Rec_Packet.Data[640] 0x9284 %U16 #Unsigned
Rec_Packet.Data[641] 0x9285 %U16 #Unsigned
Rec_Packet.Data[642] 0x9286 %U16 #Unsigned
Rec_Packet.Data[643] 0x9287 %U16 #Unsigned
Rec_Packet.Data[644] 0x9288 %U16 #Unsigned
Rec_Packet.Data[645] 0x9289 %U16 #Unsigned
Rec_Packet.Data[646] 0x928A %U16 #Unsigned
Rec_Packet.Data[647] 0x928B %U16 #Unsigned
Rec_Packet.Data[648] 0x928C %U16 #Unsigned
Rec_Packet.Data[649] 0x928D %U16 #Unsigned
Rec_Packet.Data[650] 0x928E %U16 #Unsigned
Rec_Packet.Data[651] 0x928F %U16 #Unsigned
Rec_Packet.Data[652] 0x9290 %U16 #Unsigned
Rec_Packet.Data[653] 0x9291 %U16 #Unsigned
Rec_Packet.Data[654] 0x9292 %U16 #Unsigned
Rec_Packet.Data[655] 0x9293 %U16 #Unsigned
Rec_Packet.Data[656] 0x9294 %U16 #Unsigned
Rec_Packet.Data[657] 0x9295 %U16 #Unsigned
Rec_Packet.Data[658] 0x9296 %U16 #Unsigned
Rec_Packet.Data[659] 0x9297 %U16 #Unsigned
Rec_Packet.Data[660] 0x9298 %U16 #Unsigned
Rec_Packet.Data[661] 0x9299 %U16 #Unsigned
Rec_Packet.Data[662] 0x929A %U16 #Unsigned
Rec_Packet.Data[663] 0x929B %U16 #Unsigned
Rec_Packet.Data[664] 0x929C %U16 #Unsigned
Rec_Packet.Data[665] 0x929D %U16 #Unsigned
Rec_Packet.Data[666] 0x929E %U16 #Unsigned
Rec_Packet.Data[667] 0x929F %U16 #Unsigned
Rec_Packet.Data[668] 0x92A0 %U16 #Unsigned
Rec_Packet.Data[669] 0x92A1 %U16 #Unsigned
Rec_Packet.Data[670] 0x92A2 %U16 #Unsigned
Rec_Packet.Data[671] 0x92A3 %U16 #Unsigned
Rec_Packet.Data[672] 0x92A4 %U16 #Unsigned
Rec_Packet.Data[673] 0x92A5 %U16 #Unsigned
Rec_Packet.Data[674] 0x92A6 %U16 #Unsigned
Rec_Packet.Data[675] 0x92A7 %U16 #Unsigned
Rec_Packet.Data[676] 0x92A8 %U16 #Unsigned
Rec_Packet.Data[677] 0x92A9 %U16 #Unsigned
Rec_Packet.Data[678] 0x92AA %U16 #Unsigned
Rec_Packet.Data[679] 0x92AB %U16 #Unsigned
Rec_Packet.Data[680] 0x92AC %U16 #Unsigned
Rec_Packet.Data[681] 0x92AD %U16 #Unsigned
Rec_Packet.Data[682] 0x92AE %U16 #Unsigned
Rec_Packet.Data[683] 0x92AF %U16 #Unsigned
Rec_Packet.Data[684] 0x92B0 %U16 #Unsigned
Rec_Packet.Data[685] 0x92B1 %U16 #Unsigned
Rec_Packet.Data[686] 0x92B2 %U16 #Unsigned
Rec_Packet.Data[687] 0x92B3 %U16 #Unsigned
Rec_Packet.Data[688] 0x92B4 %U16 #Unsigned
Rec_Packet.Data[689] 0x92B5 %U16 #Unsigned
Rec_Packet.Data[690] 0x92B6 %U16 #Unsigned
Rec_Packet.Data[691] 0x92B7 %U16 #Unsigned
Rec_Packet.Data[692] 0x92B8 %U16 #Unsigned
Rec_Packet.Data[693] 0x92B9 %U16 #Unsigned
Rec_Packet.Data[694] 0x92BA %U16 #Unsigned
Rec_Packet.Data[695] 0x92BB %U16 #Unsigned
Rec_Packet.Data[696] 0x92BC %U16 #Unsigned
Rec_Packet.Data[697] 0x92BD %U16 #Unsigned
Rec_Packet.Data[698] 0x92BE %U16 #Unsigned
Rec_Packet.Data[699] 0x92BF %U16 #Unsigned
Rec_Packet.Data[700] 0x92C0 %U16 #Unsigned
Rec_Packet.Data[701] 0x92C1 %U16 #Unsigned
Rec_Packet.Data[702] 0x92C2 %U16 #Unsigned
Rec_Packet.Data[703] 0x92C3 %U16 #Unsigned
Rec_Packet.Data[704] 0x92C4 %U16 #Unsigned
Rec_Packet.Data[705] 0x92C5 %U16 #Unsigned
Rec_Packet.Data[706] 0x92C6 %U16 #Unsigned
Rec_Packet.Data[707] 0x92C7 %U16 #Unsigned
Rec_Packet.Data[708] 0x92C8 %U16 #Unsigned
Rec_Packet.Data[709] 0x92C9 %U16 #Unsigned
Rec_Packet.Data[710] 0x92CA %U16 #Unsigned
Rec_Packet.Data[711] 0x92CB %U16 #Unsigned
Rec_Packet.Data[712] 0x92CC %U16 #Unsigned
Rec_Packet.Data[713] 0x92CD %U16 #Unsigned
Rec_Packet.Data[714] 0x92CE %U16 #Unsigned
Rec_Packet.Data[715] 0x92CF %U16 #Unsigned
Rec_Packet.Data[716] 0x92D0 %U16 #Unsigned
Rec_Packet.Data[717] 0x92D1 %U16 #Unsigned
Rec_Packet.Data[718] 0x92D2 %U16 #Unsigned
Rec_Packet.Data[719] 0x92D3 %U16 #Unsigned
Rec_Packet.Data[720] 0x92D4 %U16 #Unsigned
Rec_Packet.Data[721] 0x92D5 %U16 #Unsigned
Rec_Packet.Data[722] 0x92D6 %U16 #Unsigned
Rec_Packet.Data[723] 0x92D7 %U16 #Unsigned
Rec_Packet.Data[724] 0x92D8 %U16 #Unsigned
Rec_Packet.Data[725] 0x92D9 %U16 #Unsigned
Rec_Packet.Data[726] 0x92DA %U16 #Unsigned
Rec_Packet.Data[727] 0x92DB %U16 #Unsigned
Rec_Packet.Data[728] 0x92DC %U16 #Unsigned
Rec_Packet.Data[729] 0x92DD %U16 #Unsigned
Rec_Packet.Data[730] 0x92DE %U16 #Unsigned
Rec_Packet.Data[731] 0x92DF %U16 #Unsigned
Rec_Packet.Data[732] 0x92E0 %U16 #Unsigned
Rec_Packet.Data[733] 0x92E1 %U16 #Unsigned
Rec_Packet.Data[734] 0x92E2 %U16 #Unsigned
Rec_Packet.Data[735] 0x92E3 %U16 #Unsigned
Rec_Packet.Data[736] 0x92E4 %U16 #Unsigned
Rec_Packet.Data[737] 0x92E5 %U16 #Unsigned
Rec_Packet.Data[738] 0x92E6 %U16 #Unsigned
Rec_Packet.Data[739] 0x92E7 %U16 #Unsigned
Rec_Packet.Data[740] 0x92E8 %U16 #Unsigned
Rec_Packet.Data[741] 0x92E9 %U16 #Unsigned
Rec_Packet.Data[742] 0x92EA %U16 #Unsigned
Rec_Packet.Data[743] 0x92EB %U16 #Unsigned
Rec_Packet.Data[744] 0x92EC %U16 #Unsigned
Rec_Packet.Data[745] 0x92ED %U16 #Unsigned
Rec_Packet.Data[746] 0x92EE %U16 #Unsigned
Rec_Packet.Data[747] 0x92EF %U16 #Unsigned
Rec_Packet.Data[748] 0x92F0 %U16 #Unsigned
Rec_Packet.Data[749] 0x92F1 %U16 #Unsigned
Rec_Packet.Data[750] 0x92F2 %U16 #Unsigned
Rec_Packet.Data[751] 0x92F3 %U16 #Unsigned
Rec_Packet.Data[752] 0x92F4 %U16 #Unsigned
Rec_Packet.Data[753] 0x92F5 %U16 #Unsigned
Rec_Packet.Data[754] 0x92F6 %U16 #Unsigned
Rec_Packet.Data[755] 0x92F7 %U16 #Unsigned
Rec_Packet.Data[756] 0x92F8 %U16 #Unsigned
Rec_Packet.Data[757] 0x92F9 %U16 #Unsigned
Rec_Packet.Data[758] 0x92FA %U16 #Unsigned
Rec_Packet.Data[759] 0x92FB %U16 #Unsigned
Rec_Packet.Data[760] 0x92FC %U16 #Unsigned
Rec_Packet.Data[761] 0x92FD %U16 #Unsigned
Rec_Packet.Data[762] 0x92FE %U16 #Unsigned
Rec_Packet.Data[763] 0x92FF %U16 #Unsigned
Rec_Packet.Data[764] 0x9300 %U16 #Unsigned
Rec_Packet.Data[765] 0x9301 %U16 #Unsigned
Rec_Packet.Data[766] 0x9302 %U16 #Unsigned
Rec_Packet.Data[767] 0x9303 %U16 #Unsigned
Rec_Packet.Data[768] 0x9304 %U16 #Unsigned
Rec_Packet.Data[769] 0x9305 %U16 #Unsigned
Rec_Packet.Data[770] 0x9306 %U16 #Unsigned
Rec_Packet.Data[771] 0x9307 %U16 #Unsigned
Rec_Packet.Data[772] 0x9308 %U16 #Unsigned
Rec_Packet.Data[773] 0x9309 %U16 #Unsigned
Rec_Packet.Data[774] 0x930A %U16 #Unsigned
Rec_Packet.Data[775] 0x930B %U16 #Unsigned
Rec_Packet.Data[776] 0x930C %U16 #Unsigned
Rec_Packet.Data[777] 0x930D %U16 #Unsigned
Rec_Packet.Data[778] 0x930E %U16 #Unsigned
Rec_Packet.Data[779] 0x930F %U16 #Unsigned
Rec_Packet.Data[780] 0x9310 %U16 #Unsigned
Rec_Packet.Data[781] 0x9311 %U16 #Unsigned
Rec_Packet.Data[782] 0x9312 %U16 #Unsigned
Rec_Packet.Data[783] 0x9313 %U16 #Unsigned
Rec_Packet.Data[784] 0x9314 %U16 #Unsigned
Rec_Packet.Data[785] 0x9315 %U16 #Unsigned
Rec_Packet.Data[786] 0x9316 %U16 #Unsigned
Rec_Packet.Data[787] 0x9317 %U16 #Unsigned
Rec_Packet.Data[788] 0x9318 %U16 #Unsigned
Rec_Packet.Data[789] 0x9319 %U16 #Unsigned
Rec_Packet.Data[790] 0x931A %U16 #Unsigned
Rec_Packet.Data[791] 0x931B %U16 #Unsigned
Rec_Packet.Data[792] 0x931C %U16 #Unsigned
Rec_Packet.Data[793] 0x931D %U16 #Unsigned
Rec_Packet.Data[794] 0x931E %U16 #Unsigned
Rec_Packet.Data[795] 0x931F %U16 #Unsigned
Rec_Packet.Data[796] 0x9320 %U16 #Unsigned
Rec_Packet.Data[797] 0x9321 %U16 #Unsigned
Rec_Packet.Data[798] 0x9322 %U16 #Unsigned
Rec_Packet.Data[799] 0x9323 %U16 #Unsigned
Rec_Packet.Data[800] 0x9324 %U16 #Unsigned
Rec_Packet.Data[801] 0x9325 %U16 #Unsigned
Rec_Packet.Data[802] 0x9326 %U16 #Unsigned
Rec_Packet.Data[803] 0x9327 %U16 #Unsigned
Rec_Packet.Data[804] 0x9328 %U16 #Unsigned
Rec_Packet.Data[805] 0x9329 %U16 #Unsigned
Rec_Packet.Data[806] 0x932A %U16 #Unsigned
Rec_Packet.Data[807] 0x932B %U16 #Unsigned
Rec_Packet.Data[808] 0x932C %U16 #Unsigned
Rec_Packet.Data[809] 0x932D %U16 #Unsigned
Rec_Packet.Data[810] 0x932E %U16 #Unsigned
Rec_Packet.Data[811] 0x932F %U16 #Unsigned
Rec_Packet.Data[812] 0x9330 %U16 #Unsigned
Rec_Packet.Data[813] 0x9331 %U16 #Unsigned
Rec_Packet.Data[814] 0x9332 %U16 #Unsigned
Rec_Packet.Data[815] 0x9333 %U16 #Unsigned
Rec_Packet.Data[816] 0x9334 %U16 #Unsigned
Rec_Packet.Data[817] 0x9335 %U16 #Unsigned
Rec_Packet.Data[818] 0x9336 %U16 #Unsigned
Rec_Packet.Data[819] 0x9337 %U16 #Unsigned
Rec_Packet.Data[820] 0x9338 %U16 #Unsigned
Rec_Packet.Data[821] 0x9339 %U16 #Unsigned
Rec_Packet.Data[822] 0x933A %U16 #Unsigned
Rec_Packet.Data[823] 0x933B %U16 #Unsigned
Rec_Packet.Data[824] 0x933C %U16 #Unsigned
Rec_Packet.Data[825] 0x933D %U16 #Unsigned
Rec_Packet.Data[826] 0x933E %U16 #Unsigned
Rec_Packet.Data[827] 0x933F %U16 #Unsigned
Rec_Packet.Data[828] 0x9340 %U16 #Unsigned
Rec_Packet.Data[829] 0x9341 %U16 #Unsigned
Rec_Packet.Data[830] 0x9342 %U16 #Unsigned
Rec_Packet.Data[831] 0x9343 %U16 #Unsigned
Rec_Packet.Data[832] 0x9344 %U16 #Unsigned
Rec_Packet.Data[833] 0x9345 %U16 #Unsigned
Rec_Packet.Data[834] 0x9346 %U16 #Unsigned
Rec_Packet.Data[835] 0x9347 %U16 #Unsigned
Rec_Packet.Data[836] 0x9348 %U16 #Unsigned
Rec_Packet.Data[837] 0x9349 %U16 #Unsigned
Rec_Packet.Data[838] 0x934A %U16 #Unsigned
Rec_Packet.Data[839] 0x934B %U16 #Unsigned
Rec_Packet.Data[840] 0x934C %U16 #Unsigned
Rec_Packet.Data[841] 0x934D %U16 #Unsigned
Rec_Packet.Data[842] 0x934E %U16 #Unsigned
Rec_Packet.Data[843] 0x934F %U16 #Unsigned
Rec_Packet.Data[844] 0x9350 %U16 #Unsigned
Rec_Packet.Data[845] 0x9351 %U16 #Unsigned
Rec_Packet.Data[846] 0x9352 %U16 #Unsigned
Rec_Packet.Data[847] 0x9353 %U16 #Unsigned
Rec_Packet.Data[848] 0x9354 %U16 #Unsigned
Rec_Packet.Data[849] 0x9355 %U16 #Unsigned
Rec_Packet.Data[850] 0x9356 %U16 #Unsigned
Rec_Packet.Data[851] 0x9357 %U16 #Unsigned
Rec_Packet.Data[852] 0x9358 %U16 #Unsigned
Rec_Packet.Data[853] 0x9359 %U16 #Unsigned
Rec_Packet.Data[854] 0x935A %U16 #Unsigned
Rec_Packet.Data[855] 0x935B %U16 #Unsigned
Rec_Packet.Data[856] 0x935C %U16 #Unsigned
Rec_Packet.Data[857] 0x935D %U16 #Unsigned
Rec_Packet.Data[858] 0x935E %U16 #Unsigned
Rec_Packet.Data[859] 0x935F %U16 #Unsigned
Rec_Packet.Data[860] 0x9360 %U16 #Unsigned
Rec_Packet.Data[861] 0x9361 %U16 #Unsigned
Rec_Packet.Data[862] 0x9362 %U16 #Unsigned
Rec_Packet.Data[863] 0x9363 %U16 #Unsigned
Rec_Packet.Data[864] 0x9364 %U16 #Unsigned
Rec_Packet.Data[865] 0x9365 %U16 #Unsigned
Rec_Packet.Data[866] 0x9366 %U16 #Unsigned
Rec_Packet.Data[867] 0x9367 %U16 #Unsigned
Rec_Packet.Data[868] 0x9368 %U16 #Unsigned
Rec_Packet.Data[869] 0x9369 %U16 #Unsigned
Rec_Packet.Data[870] 0x936A %U16 #Unsigned
Rec_Packet.Data[871] 0x936B %U16 #Unsigned
Rec_Packet.Data[872] 0x936C %U16 #Unsigned
Rec_Packet.Data[873] 0x936D %U16 #Unsigned
Rec_Packet.Data[874] 0x936E %U16 #Unsigned
Rec_Packet.Data[875] 0x936F %U16 #Unsigned
Rec_Packet.Data[876] 0x9370 %U16 #Unsigned
Rec_Packet.Data[877] 0x9371 %U16 #Unsigned
Rec_Packet.Data[878] 0x9372 %U16 #Unsigned
Rec_Packet.Data[879] 0x9373 %U16 #Unsigned
Rec_Packet.Data[880] 0x9374 %U16 #Unsigned
Rec_Packet.Data[881] 0x9375 %U16 #Unsigned
Rec_Packet.Data[882] 0x9376 %U16 #Unsigned
Rec_Packet.Data[883] 0x9377 %U16 #Unsigned
Rec_Packet.Data[884] 0x9378 %U16 #Unsigned
Rec_Packet.Data[885] 0x9379 %U16 #Unsigned
Rec_Packet.Data[886] 0x937A %U16 #Unsigned
Rec_Packet.Data[887] 0x937B %U16 #Unsigned
Rec_Packet.Data[888] 0x937C %U16 #Unsigned
Rec_Packet.Data[889] 0x937D %U16 #Unsigned
Rec_Packet.Data[890] 0x937E %U16 #Unsigned
Rec_Packet.Data[891] 0x937F %U16 #Unsigned
Rec_Packet.Data[892] 0x9380 %U16 #Unsigned
Rec_Packet.Data[893] 0x9381 %U16 #Unsigned
Rec_Packet.Data[894] 0x9382 %U16 #Unsigned
Rec_Packet.Data[895] 0x9383 %U16 #Unsigned
Rec_Packet.Data[896] 0x9384 %U16 #Unsigned
Rec_Packet.Data[897] 0x9385 %U16 #Unsigned
Rec_Packet.Data[898] 0x9386 %U16 #Unsigned
Rec_Packet.Data[899] 0x9387 %U16 #Unsigned
Rec_Packet.Data[900] 0x9388 %U16 #Unsigned
Rec_Packet.Data[901] 0x9389 %U16 #Unsigned
Rec_Packet.Data[902] 0x938A %U16 #Unsigned
Rec_Packet.Data[903] 0x938B %U16 #Unsigned
Rec_Packet.Data[904] 0x938C %U16 #Unsigned
Rec_Packet.Data[905] 0x938D %U16 #Unsigned
Rec_Packet.Data[906] 0x938E %U16 #Unsigned
Rec_Packet.Data[907] 0x938F %U16 #Unsigned
Rec_Packet.Data[908] 0x9390 %U16 #Unsigned
Rec_Packet.Data[909] 0x9391 %U16 #Unsigned
Rec_Packet.Data[910] 0x9392 %U16 #Unsigned
Rec_Packet.Data[911] 0x9393 %U16 #Unsigned
Rec_Packet.Data[912] 0x9394 %U16 #Unsigned
Rec_Packet.Data[913] 0x9395 %U16 #Unsigned
Rec_Packet.Data[914] 0x9396 %U16 #Unsigned
Rec_Packet.Data[915] 0x9397 %U16 #Unsigned
Rec_Packet.Data[916] 0x9398 %U16 #Unsigned
Rec_Packet.Data[917] 0x9399 %U16 #Unsigned
Rec_Packet.Data[918] 0x939A %U16 #Unsigned
Rec_Packet.Data[919] 0x939B %U16 #Unsigned
Rec_Packet.Data[920] 0x939C %U16 #Unsigned
Rec_Packet.Data[921] 0x939D %U16 #Unsigned
Rec_Packet.Data[922] 0x939E %U16 #Unsigned
Rec_Packet.Data[923] 0x939F %U16 #Unsigned
Rec_Packet.Data[924] 0x93A0 %U16 #Unsigned
Rec_Packet.Data[925] 0x93A1 %U16 #Unsigned
Rec_Packet.Data[926] 0x93A2 %U16 #Unsigned
Rec_Packet.Data[927] 0x93A3 %U16 #Unsigned
Rec_Packet.Data[928] 0x93A4 %U16 #Unsigned
Rec_Packet.Data[929] 0x93A5 %U16 #Unsigned
Rec_Packet.Data[930] 0x93A6 %U16 #Unsigned
Rec_Packet.Data[931] 0x93A7 %U16 #Unsigned
Rec_Packet.Data[932] 0x93A8 %U16 #Unsigned
Rec_Packet.Data[933] 0x93A9 %U16 #Unsigned
Rec_Packet.Data[934] 0x93AA %U16 #Unsigned
Rec_Packet.Data[935] 0x93AB %U16 #Unsigned
Rec_Packet.Data[936] 0x93AC %U16 #Unsigned
Rec_Packet.Data[937] 0x93AD %U16 #Unsigned
Rec_Packet.Data[938] 0x93AE %U16 #Unsigned
Rec_Packet.Data[939] 0x93AF %U16 #Unsigned
Rec_Packet.Data[940] 0x93B0 %U16 #Unsigned
Rec_Packet.Data[941] 0x93B1 %U16 #Unsigned
Rec_Packet.Data[942] 0x93B2 %U16 #Unsigned
Rec_Packet.Data[943] 0x93B3 %U16 #Unsigned
Rec_Packet.Data[944] 0x93B4 %U16 #Unsigned
Rec_Packet.Data[945] 0x93B5 %U16 #Unsigned
Rec_Packet.Data[946] 0x93B6 %U16 #Unsigned
Rec_Packet.Data[947] 0x93B7 %U16 #Unsigned
Rec_Packet.Data[948] 0x93B8 %U16 #Unsigned
Rec_Packet.Data[949] 0x93B9 %U16 #Unsigned
Rec_Packet.Data[950] 0x93BA %U16 #Unsigned
Rec_Packet.Data[951] 0x93BB %U16 #Unsigned
Rec_Packet.Data[952] 0x93BC %U16 #Unsigned
Rec_Packet.Data[953] 0x93BD %U16 #Unsigned
Rec_Packet.Data[954] 0x93BE %U16 #Unsigned
Rec_Packet.Data[955] 0x93BF %U16 #Unsigned
Rec_Packet.Data[956] 0x93C0 %U16 #Unsigned
Rec_Packet.Data[957] 0x93C1 %U16 #Unsigned
Rec_Packet.Data[958] 0x93C2 %U16 #Unsigned
Rec_Packet.Data[959] 0x93C3 %U16 #Unsigned
Rec_Packet.Data[960] 0x93C4 %U16 #Unsigned
Rec_Packet.Data[961] 0x93C5 %U16 #Unsigned
Rec_Packet.Data[962] 0x93C6 %U16 #Unsigned
Rec_Packet.Data[963] 0x93C7 %U16 #Unsigned
Rec_Packet.Data[964] 0x93C8 %U16 #Unsigned
Rec_Packet.Data[965] 0x93C9 %U16 #Unsigned
Rec_Packet.Data[966] 0x93CA %U16 #Unsigned
Rec_Packet.Data[967] 0x93CB %U16 #Unsigned
Rec_Packet.Data[968] 0x93CC %U16 #Unsigned
Rec_Packet.Data[969] 0x93CD %U16 #Unsigned
Rec_Packet.Data[970] 0x93CE %U16 #Unsigned
Rec_Packet.Data[971] 0x93CF %U16 #Unsigned
Rec_Packet.Data[972] 0x93D0 %U16 #Unsigned
Rec_Packet.Data[973] 0x93D1 %U16 #Unsigned
Rec_Packet.Data[974] 0x93D2 %U16 #Unsigned
Rec_Packet.Data[975] 0x93D3 %U16 #Unsigned
Rec_Packet.Data[976] 0x93D4 %U16 #Unsigned
Rec_Packet.Data[977] 0x93D5 %U16 #Unsigned
Rec_Packet.Data[978] 0x93D6 %U16 #Unsigned
Rec_Packet.Data[979] 0x93D7 %U16 #Unsigned
Rec_Packet.Data[980] 0x93D8 %U16 #Unsigned
Rec_Packet.Data[981] 0x93D9 %U16 #Unsigned
Rec_Packet.Data[982] 0x93DA %U16 #Unsigned
Rec_Packet.Data[983] 0x93DB %U16 #Unsigned
Rec_Packet.Data[984] 0x93DC %U16 #Unsigned
Rec_Packet.Data[985] 0x93DD %U16 #Unsigned
Rec_Packet.Data[986] 0x93DE %U16 #Unsigned
Rec_Packet.Data[987] 0x93DF %U16 #Unsigned
Rec_Packet.Data[988] 0x93E0 %U16 #Unsigned
Rec_Packet.Data[989] 0x93E1 %U16 #Unsigned
Rec_Packet.Data[990] 0x93E2 %U16 #Unsigned
Rec_Packet.Data[991] 0x93E3 %U16 #Unsigned
Rec_Packet.Data[992] 0x93E4 %U16 #Unsigned
Rec_Packet.Data[993] 0x93E5 %U16 #Unsigned
Rec_Packet.Data[994] 0x93E6 %U16 #Unsigned
Rec_Packet.Data[995] 0x93E7 %U16 #Unsigned
Rec_Packet.Data[996] 0x93E8 %U16 #Unsigned
Rec_Packet.Data[997] 0x93E9 %U16 #Unsigned
Rec_Packet.Data[998] 0x93EA %U16 #Unsigned
Rec_Packet.Data[999] 0x93EB %U16 #Unsigned
Rec_Packet.Data[1000] 0x93EC %U16 #Unsigned
Rec_Packet.Data[1001] 0x93ED %U16 #Unsigned
Rec_Packet.Data[1002] 0x93EE %U16 #Unsigned
Rec_Packet.Data[1003] 0x93EF %U16 #Unsigned
Rec_Packet.Data[1004] 0x93F0 %U16 #Unsigned
Rec_Packet.Data[1005] 0x93F1 %U16 #Unsigned
Rec_Packet.Data[1006] 0x93F2 %U16 #Unsigned
Rec_Packet.Data[1007] 0x93F3 %U16 #Unsigned
Rec_Packet.Data[1008] 0x93F4 %U16 #Unsigned
Rec_Packet.Data[1009] 0x93F5 %U16 #Unsigned
Rec_Packet.Data[1010] 0x93F6 %U16 #Unsigned
Rec_Packet.Data[1011] 0x93F7 %U16 #Unsigned
Rec_Packet.Data[1012] 0x93F8 %U16 #Unsigned
Rec_Packet.Data[1013] 0x93F9 %U16 #Unsigned
Rec_Packet.Data[1014] 0x93FA %U16 #Unsigned
Rec_Packet.Data[1015] 0x93FB %U16 #Unsigned
Rec_Packet.Data[1016] 0x93FC %U16 #Unsigned
Rec_Packet.Data[1017] 0x93FD %U16 #Unsigned
Rec_Packet.Data[1018] 0x93FE %U16 #Unsigned
Rec_Packet.Data[1019] 0x93FF %U16 #Unsigned
Rec_Packet.Data[1020] 0x9400 %U16 #Unsigned
Rec_Packet.Data[1021] 0x9401 %U16 #Unsigned
Rec_Packet.Data[1022] 0x9402 %U16 #Unsigned
Rec_Packet.Data[1023] 0x9403 %U16 #Unsigned
Rec_Packet.DataPointer 0x9404 %U16 #Unsigned
Rec_Packet.CRC 0x9405 %U16 #Unsigned
Rec_Packet.DLEWas 0x9406 %U16 #Unsigned
Rec_Packet.State 0x9407 %U16 #Unsigned
Rec_Packet.NextState 0x9408 %U16 #Unsigned
Send_Packet.Address 0x9440 %U16 #Unsigned
Send_Packet.Command 0x9441 %U16 #Unsigned
Send_Packet.Key 0x9442 %U16 #Unsigned
Send_Packet.DataLength 0x9443 %U16 #Unsigned
Send_Packet.Data[0] 0x9444 %U16 #Unsigned
Send_Packet.Data[1] 0x9445 %U16 #Unsigned
Send_Packet.Data[2] 0x9446 %U16 #Unsigned
Send_Packet.Data[3] 0x9447 %U16 #Unsigned
Send_Packet.Data[4] 0x9448 %U16 #Unsigned
Send_Packet.Data[5] 0x9449 %U16 #Unsigned
Send_Packet.Data[6] 0x944A %U16 #Unsigned
Send_Packet.Data[7] 0x944B %U16 #Unsigned
Send_Packet.Data[8] 0x944C %U16 #Unsigned
Send_Packet.Data[9] 0x944D %U16 #Unsigned
Send_Packet.Data[10] 0x944E %U16 #Unsigned
Send_Packet.Data[11] 0x944F %U16 #Unsigned
Send_Packet.Data[12] 0x9450 %U16 #Unsigned
Send_Packet.Data[13] 0x9451 %U16 #Unsigned
Send_Packet.Data[14] 0x9452 %U16 #Unsigned
Send_Packet.Data[15] 0x9453 %U16 #Unsigned
Send_Packet.Data[16] 0x9454 %U16 #Unsigned
Send_Packet.Data[17] 0x9455 %U16 #Unsigned
Send_Packet.Data[18] 0x9456 %U16 #Unsigned
Send_Packet.Data[19] 0x9457 %U16 #Unsigned
Send_Packet.Data[20] 0x9458 %U16 #Unsigned
Send_Packet.Data[21] 0x9459 %U16 #Unsigned
Send_Packet.Data[22] 0x945A %U16 #Unsigned
Send_Packet.Data[23] 0x945B %U16 #Unsigned
Send_Packet.Data[24] 0x945C %U16 #Unsigned
Send_Packet.Data[25] 0x945D %U16 #Unsigned
Send_Packet.Data[26] 0x945E %U16 #Unsigned
Send_Packet.Data[27] 0x945F %U16 #Unsigned
Send_Packet.Data[28] 0x9460 %U16 #Unsigned
Send_Packet.Data[29] 0x9461 %U16 #Unsigned
Send_Packet.Data[30] 0x9462 %U16 #Unsigned
Send_Packet.Data[31] 0x9463 %U16 #Unsigned
Send_Packet.Data[32] 0x9464 %U16 #Unsigned
Send_Packet.Data[33] 0x9465 %U16 #Unsigned
Send_Packet.Data[34] 0x9466 %U16 #Unsigned
Send_Packet.Data[35] 0x9467 %U16 #Unsigned
Send_Packet.Data[36] 0x9468 %U16 #Unsigned
Send_Packet.Data[37] 0x9469 %U16 #Unsigned
Send_Packet.Data[38] 0x946A %U16 #Unsigned
Send_Packet.Data[39] 0x946B %U16 #Unsigned
Send_Packet.Data[40] 0x946C %U16 #Unsigned
Send_Packet.Data[41] 0x946D %U16 #Unsigned
Send_Packet.Data[42] 0x946E %U16 #Unsigned
Send_Packet.Data[43] 0x946F %U16 #Unsigned
Send_Packet.Data[44] 0x9470 %U16 #Unsigned
Send_Packet.Data[45] 0x9471 %U16 #Unsigned
Send_Packet.Data[46] 0x9472 %U16 #Unsigned
Send_Packet.Data[47] 0x9473 %U16 #Unsigned
Send_Packet.Data[48] 0x9474 %U16 #Unsigned
Send_Packet.Data[49] 0x9475 %U16 #Unsigned
Send_Packet.Data[50] 0x9476 %U16 #Unsigned
Send_Packet.Data[51] 0x9477 %U16 #Unsigned
Send_Packet.Data[52] 0x9478 %U16 #Unsigned
Send_Packet.Data[53] 0x9479 %U16 #Unsigned
Send_Packet.Data[54] 0x947A %U16 #Unsigned
Send_Packet.Data[55] 0x947B %U16 #Unsigned
Send_Packet.Data[56] 0x947C %U16 #Unsigned
Send_Packet.Data[57] 0x947D %U16 #Unsigned
Send_Packet.Data[58] 0x947E %U16 #Unsigned
Send_Packet.Data[59] 0x947F %U16 #Unsigned
Send_Packet.Data[60] 0x9480 %U16 #Unsigned
Send_Packet.Data[61] 0x9481 %U16 #Unsigned
Send_Packet.Data[62] 0x9482 %U16 #Unsigned
Send_Packet.Data[63] 0x9483 %U16 #Unsigned
Send_Packet.Data[64] 0x9484 %U16 #Unsigned
Send_Packet.Data[65] 0x9485 %U16 #Unsigned
Send_Packet.Data[66] 0x9486 %U16 #Unsigned
Send_Packet.Data[67] 0x9487 %U16 #Unsigned
Send_Packet.Data[68] 0x9488 %U16 #Unsigned
Send_Packet.Data[69] 0x9489 %U16 #Unsigned
Send_Packet.Data[70] 0x948A %U16 #Unsigned
Send_Packet.Data[71] 0x948B %U16 #Unsigned
Send_Packet.Data[72] 0x948C %U16 #Unsigned
Send_Packet.Data[73] 0x948D %U16 #Unsigned
Send_Packet.Data[74] 0x948E %U16 #Unsigned
Send_Packet.Data[75] 0x948F %U16 #Unsigned
Send_Packet.Data[76] 0x9490 %U16 #Unsigned
Send_Packet.Data[77] 0x9491 %U16 #Unsigned
Send_Packet.Data[78] 0x9492 %U16 #Unsigned
Send_Packet.Data[79] 0x9493 %U16 #Unsigned
Send_Packet.Data[80] 0x9494 %U16 #Unsigned
Send_Packet.Data[81] 0x9495 %U16 #Unsigned
Send_Packet.Data[82] 0x9496 %U16 #Unsigned
Send_Packet.Data[83] 0x9497 %U16 #Unsigned
Send_Packet.Data[84] 0x9498 %U16 #Unsigned
Send_Packet.Data[85] 0x9499 %U16 #Unsigned
Send_Packet.Data[86] 0x949A %U16 #Unsigned
Send_Packet.Data[87] 0x949B %U16 #Unsigned
Send_Packet.Data[88] 0x949C %U16 #Unsigned
Send_Packet.Data[89] 0x949D %U16 #Unsigned
Send_Packet.Data[90] 0x949E %U16 #Unsigned
Send_Packet.Data[91] 0x949F %U16 #Unsigned
Send_Packet.Data[92] 0x94A0 %U16 #Unsigned
Send_Packet.Data[93] 0x94A1 %U16 #Unsigned
Send_Packet.Data[94] 0x94A2 %U16 #Unsigned
Send_Packet.Data[95] 0x94A3 %U16 #Unsigned
Send_Packet.Data[96] 0x94A4 %U16 #Unsigned
Send_Packet.Data[97] 0x94A5 %U16 #Unsigned
Send_Packet.Data[98] 0x94A6 %U16 #Unsigned
Send_Packet.Data[99] 0x94A7 %U16 #Unsigned
Send_Packet.Data[100] 0x94A8 %U16 #Unsigned
Send_Packet.Data[101] 0x94A9 %U16 #Unsigned
Send_Packet.Data[102] 0x94AA %U16 #Unsigned
Send_Packet.Data[103] 0x94AB %U16 #Unsigned
Send_Packet.Data[104] 0x94AC %U16 #Unsigned
Send_Packet.Data[105] 0x94AD %U16 #Unsigned
Send_Packet.Data[106] 0x94AE %U16 #Unsigned
Send_Packet.Data[107] 0x94AF %U16 #Unsigned
Send_Packet.Data[108] 0x94B0 %U16 #Unsigned
Send_Packet.Data[109] 0x94B1 %U16 #Unsigned
Send_Packet.Data[110] 0x94B2 %U16 #Unsigned
Send_Packet.Data[111] 0x94B3 %U16 #Unsigned
Send_Packet.Data[112] 0x94B4 %U16 #Unsigned
Send_Packet.Data[113] 0x94B5 %U16 #Unsigned
Send_Packet.Data[114] 0x94B6 %U16 #Unsigned
Send_Packet.Data[115] 0x94B7 %U16 #Unsigned
Send_Packet.Data[116] 0x94B8 %U16 #Unsigned
Send_Packet.Data[117] 0x94B9 %U16 #Unsigned
Send_Packet.Data[118] 0x94BA %U16 #Unsigned
Send_Packet.Data[119] 0x94BB %U16 #Unsigned
Send_Packet.Data[120] 0x94BC %U16 #Unsigned
Send_Packet.Data[121] 0x94BD %U16 #Unsigned
Send_Packet.Data[122] 0x94BE %U16 #Unsigned
Send_Packet.Data[123] 0x94BF %U16 #Unsigned
Send_Packet.Data[124] 0x94C0 %U16 #Unsigned
Send_Packet.Data[125] 0x94C1 %U16 #Unsigned
Send_Packet.Data[126] 0x94C2 %U16 #Unsigned
Send_Packet.Data[127] 0x94C3 %U16 #Unsigned
Send_Packet.Data[128] 0x94C4 %U16 #Unsigned
Send_Packet.Data[129] 0x94C5 %U16 #Unsigned
Send_Packet.Data[130] 0x94C6 %U16 #Unsigned
Send_Packet.Data[131] 0x94C7 %U16 #Unsigned
Send_Packet.Data[132] 0x94C8 %U16 #Unsigned
Send_Packet.Data[133] 0x94C9 %U16 #Unsigned
Send_Packet.Data[134] 0x94CA %U16 #Unsigned
Send_Packet.Data[135] 0x94CB %U16 #Unsigned
Send_Packet.Data[136] 0x94CC %U16 #Unsigned
Send_Packet.Data[137] 0x94CD %U16 #Unsigned
Send_Packet.Data[138] 0x94CE %U16 #Unsigned
Send_Packet.Data[139] 0x94CF %U16 #Unsigned
Send_Packet.Data[140] 0x94D0 %U16 #Unsigned
Send_Packet.Data[141] 0x94D1 %U16 #Unsigned
Send_Packet.Data[142] 0x94D2 %U16 #Unsigned
Send_Packet.Data[143] 0x94D3 %U16 #Unsigned
Send_Packet.Data[144] 0x94D4 %U16 #Unsigned
Send_Packet.Data[145] 0x94D5 %U16 #Unsigned
Send_Packet.Data[146] 0x94D6 %U16 #Unsigned
Send_Packet.Data[147] 0x94D7 %U16 #Unsigned
Send_Packet.Data[148] 0x94D8 %U16 #Unsigned
Send_Packet.Data[149] 0x94D9 %U16 #Unsigned
Send_Packet.Data[150] 0x94DA %U16 #Unsigned
Send_Packet.Data[151] 0x94DB %U16 #Unsigned
Send_Packet.Data[152] 0x94DC %U16 #Unsigned
Send_Packet.Data[153] 0x94DD %U16 #Unsigned
Send_Packet.Data[154] 0x94DE %U16 #Unsigned
Send_Packet.Data[155] 0x94DF %U16 #Unsigned
Send_Packet.Data[156] 0x94E0 %U16 #Unsigned
Send_Packet.Data[157] 0x94E1 %U16 #Unsigned
Send_Packet.Data[158] 0x94E2 %U16 #Unsigned
Send_Packet.Data[159] 0x94E3 %U16 #Unsigned
Send_Packet.Data[160] 0x94E4 %U16 #Unsigned
Send_Packet.Data[161] 0x94E5 %U16 #Unsigned
Send_Packet.Data[162] 0x94E6 %U16 #Unsigned
Send_Packet.Data[163] 0x94E7 %U16 #Unsigned
Send_Packet.Data[164] 0x94E8 %U16 #Unsigned
Send_Packet.Data[165] 0x94E9 %U16 #Unsigned
Send_Packet.Data[166] 0x94EA %U16 #Unsigned
Send_Packet.Data[167] 0x94EB %U16 #Unsigned
Send_Packet.Data[168] 0x94EC %U16 #Unsigned
Send_Packet.Data[169] 0x94ED %U16 #Unsigned
Send_Packet.Data[170] 0x94EE %U16 #Unsigned
Send_Packet.Data[171] 0x94EF %U16 #Unsigned
Send_Packet.Data[172] 0x94F0 %U16 #Unsigned
Send_Packet.Data[173] 0x94F1 %U16 #Unsigned
Send_Packet.Data[174] 0x94F2 %U16 #Unsigned
Send_Packet.Data[175] 0x94F3 %U16 #Unsigned
Send_Packet.Data[176] 0x94F4 %U16 #Unsigned
Send_Packet.Data[177] 0x94F5 %U16 #Unsigned
Send_Packet.Data[178] 0x94F6 %U16 #Unsigned
Send_Packet.Data[179] 0x94F7 %U16 #Unsigned
Send_Packet.Data[180] 0x94F8 %U16 #Unsigned
Send_Packet.Data[181] 0x94F9 %U16 #Unsigned
Send_Packet.Data[182] 0x94FA %U16 #Unsigned
Send_Packet.Data[183] 0x94FB %U16 #Unsigned
Send_Packet.Data[184] 0x94FC %U16 #Unsigned
Send_Packet.Data[185] 0x94FD %U16 #Unsigned
Send_Packet.Data[186] 0x94FE %U16 #Unsigned
Send_Packet.Data[187] 0x94FF %U16 #Unsigned
Send_Packet.Data[188] 0x9500 %U16 #Unsigned
Send_Packet.Data[189] 0x9501 %U16 #Unsigned
Send_Packet.Data[190] 0x9502 %U16 #Unsigned
Send_Packet.Data[191] 0x9503 %U16 #Unsigned
Send_Packet.Data[192] 0x9504 %U16 #Unsigned
Send_Packet.Data[193] 0x9505 %U16 #Unsigned
Send_Packet.Data[194] 0x9506 %U16 #Unsigned
Send_Packet.Data[195] 0x9507 %U16 #Unsigned
Send_Packet.Data[196] 0x9508 %U16 #Unsigned
Send_Packet.Data[197] 0x9509 %U16 #Unsigned
Send_Packet.Data[198] 0x950A %U16 #Unsigned
Send_Packet.Data[199] 0x950B %U16 #Unsigned
Send_Packet.Data[200] 0x950C %U16 #Unsigned
Send_Packet.Data[201] 0x950D %U16 #Unsigned
Send_Packet.Data[202] 0x950E %U16 #Unsigned
Send_Packet.Data[203] 0x950F %U16 #Unsigned
Send_Packet.Data[204] 0x9510 %U16 #Unsigned
Send_Packet.Data[205] 0x9511 %U16 #Unsigned
Send_Packet.Data[206] 0x9512 %U16 #Unsigned
Send_Packet.Data[207] 0x9513 %U16 #Unsigned
Send_Packet.Data[208] 0x9514 %U16 #Unsigned
Send_Packet.Data[209] 0x9515 %U16 #Unsigned
Send_Packet.Data[210] 0x9516 %U16 #Unsigned
Send_Packet.Data[211] 0x9517 %U16 #Unsigned
Send_Packet.Data[212] 0x9518 %U16 #Unsigned
Send_Packet.Data[213] 0x9519 %U16 #Unsigned
Send_Packet.Data[214] 0x951A %U16 #Unsigned
Send_Packet.Data[215] 0x951B %U16 #Unsigned
Send_Packet.Data[216] 0x951C %U16 #Unsigned
Send_Packet.Data[217] 0x951D %U16 #Unsigned
Send_Packet.Data[218] 0x951E %U16 #Unsigned
Send_Packet.Data[219] 0x951F %U16 #Unsigned
Send_Packet.Data[220] 0x9520 %U16 #Unsigned
Send_Packet.Data[221] 0x9521 %U16 #Unsigned
Send_Packet.Data[222] 0x9522 %U16 #Unsigned
Send_Packet.Data[223] 0x9523 %U16 #Unsigned
Send_Packet.Data[224] 0x9524 %U16 #Unsigned
Send_Packet.Data[225] 0x9525 %U16 #Unsigned
Send_Packet.Data[226] 0x9526 %U16 #Unsigned
Send_Packet.Data[227] 0x9527 %U16 #Unsigned
Send_Packet.Data[228] 0x9528 %U16 #Unsigned
Send_Packet.Data[229] 0x9529 %U16 #Unsigned
Send_Packet.Data[230] 0x952A %U16 #Unsigned
Send_Packet.Data[231] 0x952B %U16 #Unsigned
Send_Packet.Data[232] 0x952C %U16 #Unsigned
Send_Packet.Data[233] 0x952D %U16 #Unsigned
Send_Packet.Data[234] 0x952E %U16 #Unsigned
Send_Packet.Data[235] 0x952F %U16 #Unsigned
Send_Packet.Data[236] 0x9530 %U16 #Unsigned
Send_Packet.Data[237] 0x9531 %U16 #Unsigned
Send_Packet.Data[238] 0x9532 %U16 #Unsigned
Send_Packet.Data[239] 0x9533 %U16 #Unsigned
Send_Packet.Data[240] 0x9534 %U16 #Unsigned
Send_Packet.Data[241] 0x9535 %U16 #Unsigned
Send_Packet.Data[242] 0x9536 %U16 #Unsigned
Send_Packet.Data[243] 0x9537 %U16 #Unsigned
Send_Packet.Data[244] 0x9538 %U16 #Unsigned
Send_Packet.Data[245] 0x9539 %U16 #Unsigned
Send_Packet.Data[246] 0x953A %U16 #Unsigned
Send_Packet.Data[247] 0x953B %U16 #Unsigned
Send_Packet.Data[248] 0x953C %U16 #Unsigned
Send_Packet.Data[249] 0x953D %U16 #Unsigned
Send_Packet.Data[250] 0x953E %U16 #Unsigned
Send_Packet.Data[251] 0x953F %U16 #Unsigned
Send_Packet.Data[252] 0x9540 %U16 #Unsigned
Send_Packet.Data[253] 0x9541 %U16 #Unsigned
Send_Packet.Data[254] 0x9542 %U16 #Unsigned
Send_Packet.Data[255] 0x9543 %U16 #Unsigned
Send_Packet.Data[256] 0x9544 %U16 #Unsigned
Send_Packet.Data[257] 0x9545 %U16 #Unsigned
Send_Packet.Data[258] 0x9546 %U16 #Unsigned
Send_Packet.Data[259] 0x9547 %U16 #Unsigned
Send_Packet.Data[260] 0x9548 %U16 #Unsigned
Send_Packet.Data[261] 0x9549 %U16 #Unsigned
Send_Packet.Data[262] 0x954A %U16 #Unsigned
Send_Packet.Data[263] 0x954B %U16 #Unsigned
Send_Packet.Data[264] 0x954C %U16 #Unsigned
Send_Packet.Data[265] 0x954D %U16 #Unsigned
Send_Packet.Data[266] 0x954E %U16 #Unsigned
Send_Packet.Data[267] 0x954F %U16 #Unsigned
Send_Packet.Data[268] 0x9550 %U16 #Unsigned
Send_Packet.Data[269] 0x9551 %U16 #Unsigned
Send_Packet.Data[270] 0x9552 %U16 #Unsigned
Send_Packet.Data[271] 0x9553 %U16 #Unsigned
Send_Packet.Data[272] 0x9554 %U16 #Unsigned
Send_Packet.Data[273] 0x9555 %U16 #Unsigned
Send_Packet.Data[274] 0x9556 %U16 #Unsigned
Send_Packet.Data[275] 0x9557 %U16 #Unsigned
Send_Packet.Data[276] 0x9558 %U16 #Unsigned
Send_Packet.Data[277] 0x9559 %U16 #Unsigned
Send_Packet.Data[278] 0x955A %U16 #Unsigned
Send_Packet.Data[279] 0x955B %U16 #Unsigned
Send_Packet.Data[280] 0x955C %U16 #Unsigned
Send_Packet.Data[281] 0x955D %U16 #Unsigned
Send_Packet.Data[282] 0x955E %U16 #Unsigned
Send_Packet.Data[283] 0x955F %U16 #Unsigned
Send_Packet.Data[284] 0x9560 %U16 #Unsigned
Send_Packet.Data[285] 0x9561 %U16 #Unsigned
Send_Packet.Data[286] 0x9562 %U16 #Unsigned
Send_Packet.Data[287] 0x9563 %U16 #Unsigned
Send_Packet.Data[288] 0x9564 %U16 #Unsigned
Send_Packet.Data[289] 0x9565 %U16 #Unsigned
Send_Packet.Data[290] 0x9566 %U16 #Unsigned
Send_Packet.Data[291] 0x9567 %U16 #Unsigned
Send_Packet.Data[292] 0x9568 %U16 #Unsigned
Send_Packet.Data[293] 0x9569 %U16 #Unsigned
Send_Packet.Data[294] 0x956A %U16 #Unsigned
Send_Packet.Data[295] 0x956B %U16 #Unsigned
Send_Packet.Data[296] 0x956C %U16 #Unsigned
Send_Packet.Data[297] 0x956D %U16 #Unsigned
Send_Packet.Data[298] 0x956E %U16 #Unsigned
Send_Packet.Data[299] 0x956F %U16 #Unsigned
Send_Packet.Data[300] 0x9570 %U16 #Unsigned
Send_Packet.Data[301] 0x9571 %U16 #Unsigned
Send_Packet.Data[302] 0x9572 %U16 #Unsigned
Send_Packet.Data[303] 0x9573 %U16 #Unsigned
Send_Packet.Data[304] 0x9574 %U16 #Unsigned
Send_Packet.Data[305] 0x9575 %U16 #Unsigned
Send_Packet.Data[306] 0x9576 %U16 #Unsigned
Send_Packet.Data[307] 0x9577 %U16 #Unsigned
Send_Packet.Data[308] 0x9578 %U16 #Unsigned
Send_Packet.Data[309] 0x9579 %U16 #Unsigned
Send_Packet.Data[310] 0x957A %U16 #Unsigned
Send_Packet.Data[311] 0x957B %U16 #Unsigned
Send_Packet.Data[312] 0x957C %U16 #Unsigned
Send_Packet.Data[313] 0x957D %U16 #Unsigned
Send_Packet.Data[314] 0x957E %U16 #Unsigned
Send_Packet.Data[315] 0x957F %U16 #Unsigned
Send_Packet.Data[316] 0x9580 %U16 #Unsigned
Send_Packet.Data[317] 0x9581 %U16 #Unsigned
Send_Packet.Data[318] 0x9582 %U16 #Unsigned
Send_Packet.Data[319] 0x9583 %U16 #Unsigned
Send_Packet.Data[320] 0x9584 %U16 #Unsigned
Send_Packet.Data[321] 0x9585 %U16 #Unsigned
Send_Packet.Data[322] 0x9586 %U16 #Unsigned
Send_Packet.Data[323] 0x9587 %U16 #Unsigned
Send_Packet.Data[324] 0x9588 %U16 #Unsigned
Send_Packet.Data[325] 0x9589 %U16 #Unsigned
Send_Packet.Data[326] 0x958A %U16 #Unsigned
Send_Packet.Data[327] 0x958B %U16 #Unsigned
Send_Packet.Data[328] 0x958C %U16 #Unsigned
Send_Packet.Data[329] 0x958D %U16 #Unsigned
Send_Packet.Data[330] 0x958E %U16 #Unsigned
Send_Packet.Data[331] 0x958F %U16 #Unsigned
Send_Packet.Data[332] 0x9590 %U16 #Unsigned
Send_Packet.Data[333] 0x9591 %U16 #Unsigned
Send_Packet.Data[334] 0x9592 %U16 #Unsigned
Send_Packet.Data[335] 0x9593 %U16 #Unsigned
Send_Packet.Data[336] 0x9594 %U16 #Unsigned
Send_Packet.Data[337] 0x9595 %U16 #Unsigned
Send_Packet.Data[338] 0x9596 %U16 #Unsigned
Send_Packet.Data[339] 0x9597 %U16 #Unsigned
Send_Packet.Data[340] 0x9598 %U16 #Unsigned
Send_Packet.Data[341] 0x9599 %U16 #Unsigned
Send_Packet.Data[342] 0x959A %U16 #Unsigned
Send_Packet.Data[343] 0x959B %U16 #Unsigned
Send_Packet.Data[344] 0x959C %U16 #Unsigned
Send_Packet.Data[345] 0x959D %U16 #Unsigned
Send_Packet.Data[346] 0x959E %U16 #Unsigned
Send_Packet.Data[347] 0x959F %U16 #Unsigned
Send_Packet.Data[348] 0x95A0 %U16 #Unsigned
Send_Packet.Data[349] 0x95A1 %U16 #Unsigned
Send_Packet.Data[350] 0x95A2 %U16 #Unsigned
Send_Packet.Data[351] 0x95A3 %U16 #Unsigned
Send_Packet.Data[352] 0x95A4 %U16 #Unsigned
Send_Packet.Data[353] 0x95A5 %U16 #Unsigned
Send_Packet.Data[354] 0x95A6 %U16 #Unsigned
Send_Packet.Data[355] 0x95A7 %U16 #Unsigned
Send_Packet.Data[356] 0x95A8 %U16 #Unsigned
Send_Packet.Data[357] 0x95A9 %U16 #Unsigned
Send_Packet.Data[358] 0x95AA %U16 #Unsigned
Send_Packet.Data[359] 0x95AB %U16 #Unsigned
Send_Packet.Data[360] 0x95AC %U16 #Unsigned
Send_Packet.Data[361] 0x95AD %U16 #Unsigned
Send_Packet.Data[362] 0x95AE %U16 #Unsigned
Send_Packet.Data[363] 0x95AF %U16 #Unsigned
Send_Packet.Data[364] 0x95B0 %U16 #Unsigned
Send_Packet.Data[365] 0x95B1 %U16 #Unsigned
Send_Packet.Data[366] 0x95B2 %U16 #Unsigned
Send_Packet.Data[367] 0x95B3 %U16 #Unsigned
Send_Packet.Data[368] 0x95B4 %U16 #Unsigned
Send_Packet.Data[369] 0x95B5 %U16 #Unsigned
Send_Packet.Data[370] 0x95B6 %U16 #Unsigned
Send_Packet.Data[371] 0x95B7 %U16 #Unsigned
Send_Packet.Data[372] 0x95B8 %U16 #Unsigned
Send_Packet.Data[373] 0x95B9 %U16 #Unsigned
Send_Packet.Data[374] 0x95BA %U16 #Unsigned
Send_Packet.Data[375] 0x95BB %U16 #Unsigned
Send_Packet.Data[376] 0x95BC %U16 #Unsigned
Send_Packet.Data[377] 0x95BD %U16 #Unsigned
Send_Packet.Data[378] 0x95BE %U16 #Unsigned
Send_Packet.Data[379] 0x95BF %U16 #Unsigned
Send_Packet.Data[380] 0x95C0 %U16 #Unsigned
Send_Packet.Data[381] 0x95C1 %U16 #Unsigned
Send_Packet.Data[382] 0x95C2 %U16 #Unsigned
Send_Packet.Data[383] 0x95C3 %U16 #Unsigned
Send_Packet.Data[384] 0x95C4 %U16 #Unsigned
Send_Packet.Data[385] 0x95C5 %U16 #Unsigned
Send_Packet.Data[386] 0x95C6 %U16 #Unsigned
Send_Packet.Data[387] 0x95C7 %U16 #Unsigned
Send_Packet.Data[388] 0x95C8 %U16 #Unsigned
Send_Packet.Data[389] 0x95C9 %U16 #Unsigned
Send_Packet.Data[390] 0x95CA %U16 #Unsigned
Send_Packet.Data[391] 0x95CB %U16 #Unsigned
Send_Packet.Data[392] 0x95CC %U16 #Unsigned
Send_Packet.Data[393] 0x95CD %U16 #Unsigned
Send_Packet.Data[394] 0x95CE %U16 #Unsigned
Send_Packet.Data[395] 0x95CF %U16 #Unsigned
Send_Packet.Data[396] 0x95D0 %U16 #Unsigned
Send_Packet.Data[397] 0x95D1 %U16 #Unsigned
Send_Packet.Data[398] 0x95D2 %U16 #Unsigned
Send_Packet.Data[399] 0x95D3 %U16 #Unsigned
Send_Packet.Data[400] 0x95D4 %U16 #Unsigned
Send_Packet.Data[401] 0x95D5 %U16 #Unsigned
Send_Packet.Data[402] 0x95D6 %U16 #Unsigned
Send_Packet.Data[403] 0x95D7 %U16 #Unsigned
Send_Packet.Data[404] 0x95D8 %U16 #Unsigned
Send_Packet.Data[405] 0x95D9 %U16 #Unsigned
Send_Packet.Data[406] 0x95DA %U16 #Unsigned
Send_Packet.Data[407] 0x95DB %U16 #Unsigned
Send_Packet.Data[408] 0x95DC %U16 #Unsigned
Send_Packet.Data[409] 0x95DD %U16 #Unsigned
Send_Packet.Data[410] 0x95DE %U16 #Unsigned
Send_Packet.Data[411] 0x95DF %U16 #Unsigned
Send_Packet.Data[412] 0x95E0 %U16 #Unsigned
Send_Packet.Data[413] 0x95E1 %U16 #Unsigned
Send_Packet.Data[414] 0x95E2 %U16 #Unsigned
Send_Packet.Data[415] 0x95E3 %U16 #Unsigned
Send_Packet.Data[416] 0x95E4 %U16 #Unsigned
Send_Packet.Data[417] 0x95E5 %U16 #Unsigned
Send_Packet.Data[418] 0x95E6 %U16 #Unsigned
Send_Packet.Data[419] 0x95E7 %U16 #Unsigned
Send_Packet.Data[420] 0x95E8 %U16 #Unsigned
Send_Packet.Data[421] 0x95E9 %U16 #Unsigned
Send_Packet.Data[422] 0x95EA %U16 #Unsigned
Send_Packet.Data[423] 0x95EB %U16 #Unsigned
Send_Packet.Data[424] 0x95EC %U16 #Unsigned
Send_Packet.Data[425] 0x95ED %U16 #Unsigned
Send_Packet.Data[426] 0x95EE %U16 #Unsigned
Send_Packet.Data[427] 0x95EF %U16 #Unsigned
Send_Packet.Data[428] 0x95F0 %U16 #Unsigned
Send_Packet.Data[429] 0x95F1 %U16 #Unsigned
Send_Packet.Data[430] 0x95F2 %U16 #Unsigned
Send_Packet.Data[431] 0x95F3 %U16 #Unsigned
Send_Packet.Data[432] 0x95F4 %U16 #Unsigned
Send_Packet.Data[433] 0x95F5 %U16 #Unsigned
Send_Packet.Data[434] 0x95F6 %U16 #Unsigned
Send_Packet.Data[435] 0x95F7 %U16 #Unsigned
Send_Packet.Data[436] 0x95F8 %U16 #Unsigned
Send_Packet.Data[437] 0x95F9 %U16 #Unsigned
Send_Packet.Data[438] 0x95FA %U16 #Unsigned
Send_Packet.Data[439] 0x95FB %U16 #Unsigned
Send_Packet.Data[440] 0x95FC %U16 #Unsigned
Send_Packet.Data[441] 0x95FD %U16 #Unsigned
Send_Packet.Data[442] 0x95FE %U16 #Unsigned
Send_Packet.Data[443] 0x95FF %U16 #Unsigned
Send_Packet.Data[444] 0x9600 %U16 #Unsigned
Send_Packet.Data[445] 0x9601 %U16 #Unsigned
Send_Packet.Data[446] 0x9602 %U16 #Unsigned
Send_Packet.Data[447] 0x9603 %U16 #Unsigned
Send_Packet.Data[448] 0x9604 %U16 #Unsigned
Send_Packet.Data[449] 0x9605 %U16 #Unsigned
Send_Packet.Data[450] 0x9606 %U16 #Unsigned
Send_Packet.Data[451] 0x9607 %U16 #Unsigned
Send_Packet.Data[452] 0x9608 %U16 #Unsigned
Send_Packet.Data[453] 0x9609 %U16 #Unsigned
Send_Packet.Data[454] 0x960A %U16 #Unsigned
Send_Packet.Data[455] 0x960B %U16 #Unsigned
Send_Packet.Data[456] 0x960C %U16 #Unsigned
Send_Packet.Data[457] 0x960D %U16 #Unsigned
Send_Packet.Data[458] 0x960E %U16 #Unsigned
Send_Packet.Data[459] 0x960F %U16 #Unsigned
Send_Packet.Data[460] 0x9610 %U16 #Unsigned
Send_Packet.Data[461] 0x9611 %U16 #Unsigned
Send_Packet.Data[462] 0x9612 %U16 #Unsigned
Send_Packet.Data[463] 0x9613 %U16 #Unsigned
Send_Packet.Data[464] 0x9614 %U16 #Unsigned
Send_Packet.Data[465] 0x9615 %U16 #Unsigned
Send_Packet.Data[466] 0x9616 %U16 #Unsigned
Send_Packet.Data[467] 0x9617 %U16 #Unsigned
Send_Packet.Data[468] 0x9618 %U16 #Unsigned
Send_Packet.Data[469] 0x9619 %U16 #Unsigned
Send_Packet.Data[470] 0x961A %U16 #Unsigned
Send_Packet.Data[471] 0x961B %U16 #Unsigned
Send_Packet.Data[472] 0x961C %U16 #Unsigned
Send_Packet.Data[473] 0x961D %U16 #Unsigned
Send_Packet.Data[474] 0x961E %U16 #Unsigned
Send_Packet.Data[475] 0x961F %U16 #Unsigned
Send_Packet.Data[476] 0x9620 %U16 #Unsigned
Send_Packet.Data[477] 0x9621 %U16 #Unsigned
Send_Packet.Data[478] 0x9622 %U16 #Unsigned
Send_Packet.Data[479] 0x9623 %U16 #Unsigned
Send_Packet.Data[480] 0x9624 %U16 #Unsigned
Send_Packet.Data[481] 0x9625 %U16 #Unsigned
Send_Packet.Data[482] 0x9626 %U16 #Unsigned
Send_Packet.Data[483] 0x9627 %U16 #Unsigned
Send_Packet.Data[484] 0x9628 %U16 #Unsigned
Send_Packet.Data[485] 0x9629 %U16 #Unsigned
Send_Packet.Data[486] 0x962A %U16 #Unsigned
Send_Packet.Data[487] 0x962B %U16 #Unsigned
Send_Packet.Data[488] 0x962C %U16 #Unsigned
Send_Packet.Data[489] 0x962D %U16 #Unsigned
Send_Packet.Data[490] 0x962E %U16 #Unsigned
Send_Packet.Data[491] 0x962F %U16 #Unsigned
Send_Packet.Data[492] 0x9630 %U16 #Unsigned
Send_Packet.Data[493] 0x9631 %U16 #Unsigned
Send_Packet.Data[494] 0x9632 %U16 #Unsigned
Send_Packet.Data[495] 0x9633 %U16 #Unsigned
Send_Packet.Data[496] 0x9634 %U16 #Unsigned
Send_Packet.Data[497] 0x9635 %U16 #Unsigned
Send_Packet.Data[498] 0x9636 %U16 #Unsigned
Send_Packet.Data[499] 0x9637 %U16 #Unsigned
Send_Packet.Data[500] 0x9638 %U16 #Unsigned
Send_Packet.Data[501] 0x9639 %U16 #Unsigned
Send_Packet.Data[502] 0x963A %U16 #Unsigned
Send_Packet.Data[503] 0x963B %U16 #Unsigned
Send_Packet.Data[504] 0x963C %U16 #Unsigned
Send_Packet.Data[505] 0x963D %U16 #Unsigned
Send_Packet.Data[506] 0x963E %U16 #Unsigned
Send_Packet.Data[507] 0x963F %U16 #Unsigned
Send_Packet.Data[508] 0x9640 %U16 #Unsigned
Send_Packet.Data[509] 0x9641 %U16 #Unsigned
Send_Packet.Data[510] 0x9642 %U16 #Unsigned
Send_Packet.Data[511] 0x9643 %U16 #Unsigned
Send_Packet.Data[512] 0x9644 %U16 #Unsigned
Send_Packet.Data[513] 0x9645 %U16 #Unsigned
Send_Packet.Data[514] 0x9646 %U16 #Unsigned
Send_Packet.Data[515] 0x9647 %U16 #Unsigned
Send_Packet.Data[516] 0x9648 %U16 #Unsigned
Send_Packet.Data[517] 0x9649 %U16 #Unsigned
Send_Packet.Data[518] 0x964A %U16 #Unsigned
Send_Packet.Data[519] 0x964B %U16 #Unsigned
Send_Packet.Data[520] 0x964C %U16 #Unsigned
Send_Packet.Data[521] 0x964D %U16 #Unsigned
Send_Packet.Data[522] 0x964E %U16 #Unsigned
Send_Packet.Data[523] 0x964F %U16 #Unsigned
Send_Packet.Data[524] 0x9650 %U16 #Unsigned
Send_Packet.Data[525] 0x9651 %U16 #Unsigned
Send_Packet.Data[526] 0x9652 %U16 #Unsigned
Send_Packet.Data[527] 0x9653 %U16 #Unsigned
Send_Packet.Data[528] 0x9654 %U16 #Unsigned
Send_Packet.Data[529] 0x9655 %U16 #Unsigned
Send_Packet.Data[530] 0x9656 %U16 #Unsigned
Send_Packet.Data[531] 0x9657 %U16 #Unsigned
Send_Packet.Data[532] 0x9658 %U16 #Unsigned
Send_Packet.Data[533] 0x9659 %U16 #Unsigned
Send_Packet.Data[534] 0x965A %U16 #Unsigned
Send_Packet.Data[535] 0x965B %U16 #Unsigned
Send_Packet.Data[536] 0x965C %U16 #Unsigned
Send_Packet.Data[537] 0x965D %U16 #Unsigned
Send_Packet.Data[538] 0x965E %U16 #Unsigned
Send_Packet.Data[539] 0x965F %U16 #Unsigned
Send_Packet.Data[540] 0x9660 %U16 #Unsigned
Send_Packet.Data[541] 0x9661 %U16 #Unsigned
Send_Packet.Data[542] 0x9662 %U16 #Unsigned
Send_Packet.Data[543] 0x9663 %U16 #Unsigned
Send_Packet.Data[544] 0x9664 %U16 #Unsigned
Send_Packet.Data[545] 0x9665 %U16 #Unsigned
Send_Packet.Data[546] 0x9666 %U16 #Unsigned
Send_Packet.Data[547] 0x9667 %U16 #Unsigned
Send_Packet.Data[548] 0x9668 %U16 #Unsigned
Send_Packet.Data[549] 0x9669 %U16 #Unsigned
Send_Packet.Data[550] 0x966A %U16 #Unsigned
Send_Packet.Data[551] 0x966B %U16 #Unsigned
Send_Packet.Data[552] 0x966C %U16 #Unsigned
Send_Packet.Data[553] 0x966D %U16 #Unsigned
Send_Packet.Data[554] 0x966E %U16 #Unsigned
Send_Packet.Data[555] 0x966F %U16 #Unsigned
Send_Packet.Data[556] 0x9670 %U16 #Unsigned
Send_Packet.Data[557] 0x9671 %U16 #Unsigned
Send_Packet.Data[558] 0x9672 %U16 #Unsigned
Send_Packet.Data[559] 0x9673 %U16 #Unsigned
Send_Packet.Data[560] 0x9674 %U16 #Unsigned
Send_Packet.Data[561] 0x9675 %U16 #Unsigned
Send_Packet.Data[562] 0x9676 %U16 #Unsigned
Send_Packet.Data[563] 0x9677 %U16 #Unsigned
Send_Packet.Data[564] 0x9678 %U16 #Unsigned
Send_Packet.Data[565] 0x9679 %U16 #Unsigned
Send_Packet.Data[566] 0x967A %U16 #Unsigned
Send_Packet.Data[567] 0x967B %U16 #Unsigned
Send_Packet.Data[568] 0x967C %U16 #Unsigned
Send_Packet.Data[569] 0x967D %U16 #Unsigned
Send_Packet.Data[570] 0x967E %U16 #Unsigned
Send_Packet.Data[571] 0x967F %U16 #Unsigned
Send_Packet.Data[572] 0x9680 %U16 #Unsigned
Send_Packet.Data[573] 0x9681 %U16 #Unsigned
Send_Packet.Data[574] 0x9682 %U16 #Unsigned
Send_Packet.Data[575] 0x9683 %U16 #Unsigned
Send_Packet.Data[576] 0x9684 %U16 #Unsigned
Send_Packet.Data[577] 0x9685 %U16 #Unsigned
Send_Packet.Data[578] 0x9686 %U16 #Unsigned
Send_Packet.Data[579] 0x9687 %U16 #Unsigned
Send_Packet.Data[580] 0x9688 %U16 #Unsigned
Send_Packet.Data[581] 0x9689 %U16 #Unsigned
Send_Packet.Data[582] 0x968A %U16 #Unsigned
Send_Packet.Data[583] 0x968B %U16 #Unsigned
Send_Packet.Data[584] 0x968C %U16 #Unsigned
Send_Packet.Data[585] 0x968D %U16 #Unsigned
Send_Packet.Data[586] 0x968E %U16 #Unsigned
Send_Packet.Data[587] 0x968F %U16 #Unsigned
Send_Packet.Data[588] 0x9690 %U16 #Unsigned
Send_Packet.Data[589] 0x9691 %U16 #Unsigned
Send_Packet.Data[590] 0x9692 %U16 #Unsigned
Send_Packet.Data[591] 0x9693 %U16 #Unsigned
Send_Packet.Data[592] 0x9694 %U16 #Unsigned
Send_Packet.Data[593] 0x9695 %U16 #Unsigned
Send_Packet.Data[594] 0x9696 %U16 #Unsigned
Send_Packet.Data[595] 0x9697 %U16 #Unsigned
Send_Packet.Data[596] 0x9698 %U16 #Unsigned
Send_Packet.Data[597] 0x9699 %U16 #Unsigned
Send_Packet.Data[598] 0x969A %U16 #Unsigned
Send_Packet.Data[599] 0x969B %U16 #Unsigned
Send_Packet.Data[600] 0x969C %U16 #Unsigned
Send_Packet.Data[601] 0x969D %U16 #Unsigned
Send_Packet.Data[602] 0x969E %U16 #Unsigned
Send_Packet.Data[603] 0x969F %U16 #Unsigned
Send_Packet.Data[604] 0x96A0 %U16 #Unsigned
Send_Packet.Data[605] 0x96A1 %U16 #Unsigned
Send_Packet.Data[606] 0x96A2 %U16 #Unsigned
Send_Packet.Data[607] 0x96A3 %U16 #Unsigned
Send_Packet.Data[608] 0x96A4 %U16 #Unsigned
Send_Packet.Data[609] 0x96A5 %U16 #Unsigned
Send_Packet.Data[610] 0x96A6 %U16 #Unsigned
Send_Packet.Data[611] 0x96A7 %U16 #Unsigned
Send_Packet.Data[612] 0x96A8 %U16 #Unsigned
Send_Packet.Data[613] 0x96A9 %U16 #Unsigned
Send_Packet.Data[614] 0x96AA %U16 #Unsigned
Send_Packet.Data[615] 0x96AB %U16 #Unsigned
Send_Packet.Data[616] 0x96AC %U16 #Unsigned
Send_Packet.Data[617] 0x96AD %U16 #Unsigned
Send_Packet.Data[618] 0x96AE %U16 #Unsigned
Send_Packet.Data[619] 0x96AF %U16 #Unsigned
Send_Packet.Data[620] 0x96B0 %U16 #Unsigned
Send_Packet.Data[621] 0x96B1 %U16 #Unsigned
Send_Packet.Data[622] 0x96B2 %U16 #Unsigned
Send_Packet.Data[623] 0x96B3 %U16 #Unsigned
Send_Packet.Data[624] 0x96B4 %U16 #Unsigned
Send_Packet.Data[625] 0x96B5 %U16 #Unsigned
Send_Packet.Data[626] 0x96B6 %U16 #Unsigned
Send_Packet.Data[627] 0x96B7 %U16 #Unsigned
Send_Packet.Data[628] 0x96B8 %U16 #Unsigned
Send_Packet.Data[629] 0x96B9 %U16 #Unsigned
Send_Packet.Data[630] 0x96BA %U16 #Unsigned
Send_Packet.Data[631] 0x96BB %U16 #Unsigned
Send_Packet.Data[632] 0x96BC %U16 #Unsigned
Send_Packet.Data[633] 0x96BD %U16 #Unsigned
Send_Packet.Data[634] 0x96BE %U16 #Unsigned
Send_Packet.Data[635] 0x96BF %U16 #Unsigned
Send_Packet.Data[636] 0x96C0 %U16 #Unsigned
Send_Packet.Data[637] 0x96C1 %U16 #Unsigned
Send_Packet.Data[638] 0x96C2 %U16 #Unsigned
Send_Packet.Data[639] 0x96C3 %U16 #Unsigned
Send_Packet.Data[640] 0x96C4 %U16 #Unsigned
Send_Packet.Data[641] 0x96C5 %U16 #Unsigned
Send_Packet.Data[642] 0x96C6 %U16 #Unsigned
Send_Packet.Data[643] 0x96C7 %U16 #Unsigned
Send_Packet.Data[644] 0x96C8 %U16 #Unsigned
Send_Packet.Data[645] 0x96C9 %U16 #Unsigned
Send_Packet.Data[646] 0x96CA %U16 #Unsigned
Send_Packet.Data[647] 0x96CB %U16 #Unsigned
Send_Packet.Data[648] 0x96CC %U16 #Unsigned
Send_Packet.Data[649] 0x96CD %U16 #Unsigned
Send_Packet.Data[650] 0x96CE %U16 #Unsigned
Send_Packet.Data[651] 0x96CF %U16 #Unsigned
Send_Packet.Data[652] 0x96D0 %U16 #Unsigned
Send_Packet.Data[653] 0x96D1 %U16 #Unsigned
Send_Packet.Data[654] 0x96D2 %U16 #Unsigned
Send_Packet.Data[655] 0x96D3 %U16 #Unsigned
Send_Packet.Data[656] 0x96D4 %U16 #Unsigned
Send_Packet.Data[657] 0x96D5 %U16 #Unsigned
Send_Packet.Data[658] 0x96D6 %U16 #Unsigned
Send_Packet.Data[659] 0x96D7 %U16 #Unsigned
Send_Packet.Data[660] 0x96D8 %U16 #Unsigned
Send_Packet.Data[661] 0x96D9 %U16 #Unsigned
Send_Packet.Data[662] 0x96DA %U16 #Unsigned
Send_Packet.Data[663] 0x96DB %U16 #Unsigned
Send_Packet.Data[664] 0x96DC %U16 #Unsigned
Send_Packet.Data[665] 0x96DD %U16 #Unsigned
Send_Packet.Data[666] 0x96DE %U16 #Unsigned
Send_Packet.Data[667] 0x96DF %U16 #Unsigned
Send_Packet.Data[668] 0x96E0 %U16 #Unsigned
Send_Packet.Data[669] 0x96E1 %U16 #Unsigned
Send_Packet.Data[670] 0x96E2 %U16 #Unsigned
Send_Packet.Data[671] 0x96E3 %U16 #Unsigned
Send_Packet.Data[672] 0x96E4 %U16 #Unsigned
Send_Packet.Data[673] 0x96E5 %U16 #Unsigned
Send_Packet.Data[674] 0x96E6 %U16 #Unsigned
Send_Packet.Data[675] 0x96E7 %U16 #Unsigned
Send_Packet.Data[676] 0x96E8 %U16 #Unsigned
Send_Packet.Data[677] 0x96E9 %U16 #Unsigned
Send_Packet.Data[678] 0x96EA %U16 #Unsigned
Send_Packet.Data[679] 0x96EB %U16 #Unsigned
Send_Packet.Data[680] 0x96EC %U16 #Unsigned
Send_Packet.Data[681] 0x96ED %U16 #Unsigned
Send_Packet.Data[682] 0x96EE %U16 #Unsigned
Send_Packet.Data[683] 0x96EF %U16 #Unsigned
Send_Packet.Data[684] 0x96F0 %U16 #Unsigned
Send_Packet.Data[685] 0x96F1 %U16 #Unsigned
Send_Packet.Data[686] 0x96F2 %U16 #Unsigned
Send_Packet.Data[687] 0x96F3 %U16 #Unsigned
Send_Packet.Data[688] 0x96F4 %U16 #Unsigned
Send_Packet.Data[689] 0x96F5 %U16 #Unsigned
Send_Packet.Data[690] 0x96F6 %U16 #Unsigned
Send_Packet.Data[691] 0x96F7 %U16 #Unsigned
Send_Packet.Data[692] 0x96F8 %U16 #Unsigned
Send_Packet.Data[693] 0x96F9 %U16 #Unsigned
Send_Packet.Data[694] 0x96FA %U16 #Unsigned
Send_Packet.Data[695] 0x96FB %U16 #Unsigned
Send_Packet.Data[696] 0x96FC %U16 #Unsigned
Send_Packet.Data[697] 0x96FD %U16 #Unsigned
Send_Packet.Data[698] 0x96FE %U16 #Unsigned
Send_Packet.Data[699] 0x96FF %U16 #Unsigned
Send_Packet.Data[700] 0x9700 %U16 #Unsigned
Send_Packet.Data[701] 0x9701 %U16 #Unsigned
Send_Packet.Data[702] 0x9702 %U16 #Unsigned
Send_Packet.Data[703] 0x9703 %U16 #Unsigned
Send_Packet.Data[704] 0x9704 %U16 #Unsigned
Send_Packet.Data[705] 0x9705 %U16 #Unsigned
Send_Packet.Data[706] 0x9706 %U16 #Unsigned
Send_Packet.Data[707] 0x9707 %U16 #Unsigned
Send_Packet.Data[708] 0x9708 %U16 #Unsigned
Send_Packet.Data[709] 0x9709 %U16 #Unsigned
Send_Packet.Data[710] 0x970A %U16 #Unsigned
Send_Packet.Data[711] 0x970B %U16 #Unsigned
Send_Packet.Data[712] 0x970C %U16 #Unsigned
Send_Packet.Data[713] 0x970D %U16 #Unsigned
Send_Packet.Data[714] 0x970E %U16 #Unsigned
Send_Packet.Data[715] 0x970F %U16 #Unsigned
Send_Packet.Data[716] 0x9710 %U16 #Unsigned
Send_Packet.Data[717] 0x9711 %U16 #Unsigned
Send_Packet.Data[718] 0x9712 %U16 #Unsigned
Send_Packet.Data[719] 0x9713 %U16 #Unsigned
Send_Packet.Data[720] 0x9714 %U16 #Unsigned
Send_Packet.Data[721] 0x9715 %U16 #Unsigned
Send_Packet.Data[722] 0x9716 %U16 #Unsigned
Send_Packet.Data[723] 0x9717 %U16 #Unsigned
Send_Packet.Data[724] 0x9718 %U16 #Unsigned
Send_Packet.Data[725] 0x9719 %U16 #Unsigned
Send_Packet.Data[726] 0x971A %U16 #Unsigned
Send_Packet.Data[727] 0x971B %U16 #Unsigned
Send_Packet.Data[728] 0x971C %U16 #Unsigned
Send_Packet.Data[729] 0x971D %U16 #Unsigned
Send_Packet.Data[730] 0x971E %U16 #Unsigned
Send_Packet.Data[731] 0x971F %U16 #Unsigned
Send_Packet.Data[732] 0x9720 %U16 #Unsigned
Send_Packet.Data[733] 0x9721 %U16 #Unsigned
Send_Packet.Data[734] 0x9722 %U16 #Unsigned
Send_Packet.Data[735] 0x9723 %U16 #Unsigned
Send_Packet.Data[736] 0x9724 %U16 #Unsigned
Send_Packet.Data[737] 0x9725 %U16 #Unsigned
Send_Packet.Data[738] 0x9726 %U16 #Unsigned
Send_Packet.Data[739] 0x9727 %U16 #Unsigned
Send_Packet.Data[740] 0x9728 %U16 #Unsigned
Send_Packet.Data[741] 0x9729 %U16 #Unsigned
Send_Packet.Data[742] 0x972A %U16 #Unsigned
Send_Packet.Data[743] 0x972B %U16 #Unsigned
Send_Packet.Data[744] 0x972C %U16 #Unsigned
Send_Packet.Data[745] 0x972D %U16 #Unsigned
Send_Packet.Data[746] 0x972E %U16 #Unsigned
Send_Packet.Data[747] 0x972F %U16 #Unsigned
Send_Packet.Data[748] 0x9730 %U16 #Unsigned
Send_Packet.Data[749] 0x9731 %U16 #Unsigned
Send_Packet.Data[750] 0x9732 %U16 #Unsigned
Send_Packet.Data[751] 0x9733 %U16 #Unsigned
Send_Packet.Data[752] 0x9734 %U16 #Unsigned
Send_Packet.Data[753] 0x9735 %U16 #Unsigned
Send_Packet.Data[754] 0x9736 %U16 #Unsigned
Send_Packet.Data[755] 0x9737 %U16 #Unsigned
Send_Packet.Data[756] 0x9738 %U16 #Unsigned
Send_Packet.Data[757] 0x9739 %U16 #Unsigned
Send_Packet.Data[758] 0x973A %U16 #Unsigned
Send_Packet.Data[759] 0x973B %U16 #Unsigned
Send_Packet.Data[760] 0x973C %U16 #Unsigned
Send_Packet.Data[761] 0x973D %U16 #Unsigned
Send_Packet.Data[762] 0x973E %U16 #Unsigned
Send_Packet.Data[763] 0x973F %U16 #Unsigned
Send_Packet.Data[764] 0x9740 %U16 #Unsigned
Send_Packet.Data[765] 0x9741 %U16 #Unsigned
Send_Packet.Data[766] 0x9742 %U16 #Unsigned
Send_Packet.Data[767] 0x9743 %U16 #Unsigned
Send_Packet.Data[768] 0x9744 %U16 #Unsigned
Send_Packet.Data[769] 0x9745 %U16 #Unsigned
Send_Packet.Data[770] 0x9746 %U16 #Unsigned
Send_Packet.Data[771] 0x9747 %U16 #Unsigned
Send_Packet.Data[772] 0x9748 %U16 #Unsigned
Send_Packet.Data[773] 0x9749 %U16 #Unsigned
Send_Packet.Data[774] 0x974A %U16 #Unsigned
Send_Packet.Data[775] 0x974B %U16 #Unsigned
Send_Packet.Data[776] 0x974C %U16 #Unsigned
Send_Packet.Data[777] 0x974D %U16 #Unsigned
Send_Packet.Data[778] 0x974E %U16 #Unsigned
Send_Packet.Data[779] 0x974F %U16 #Unsigned
Send_Packet.Data[780] 0x9750 %U16 #Unsigned
Send_Packet.Data[781] 0x9751 %U16 #Unsigned
Send_Packet.Data[782] 0x9752 %U16 #Unsigned
Send_Packet.Data[783] 0x9753 %U16 #Unsigned
Send_Packet.Data[784] 0x9754 %U16 #Unsigned
Send_Packet.Data[785] 0x9755 %U16 #Unsigned
Send_Packet.Data[786] 0x9756 %U16 #Unsigned
Send_Packet.Data[787] 0x9757 %U16 #Unsigned
Send_Packet.Data[788] 0x9758 %U16 #Unsigned
Send_Packet.Data[789] 0x9759 %U16 #Unsigned
Send_Packet.Data[790] 0x975A %U16 #Unsigned
Send_Packet.Data[791] 0x975B %U16 #Unsigned
Send_Packet.Data[792] 0x975C %U16 #Unsigned
Send_Packet.Data[793] 0x975D %U16 #Unsigned
Send_Packet.Data[794] 0x975E %U16 #Unsigned
Send_Packet.Data[795] 0x975F %U16 #Unsigned
Send_Packet.Data[796] 0x9760 %U16 #Unsigned
Send_Packet.Data[797] 0x9761 %U16 #Unsigned
Send_Packet.Data[798] 0x9762 %U16 #Unsigned
Send_Packet.Data[799] 0x9763 %U16 #Unsigned
Send_Packet.Data[800] 0x9764 %U16 #Unsigned
Send_Packet.Data[801] 0x9765 %U16 #Unsigned
Send_Packet.Data[802] 0x9766 %U16 #Unsigned
Send_Packet.Data[803] 0x9767 %U16 #Unsigned
Send_Packet.Data[804] 0x9768 %U16 #Unsigned
Send_Packet.Data[805] 0x9769 %U16 #Unsigned
Send_Packet.Data[806] 0x976A %U16 #Unsigned
Send_Packet.Data[807] 0x976B %U16 #Unsigned
Send_Packet.Data[808] 0x976C %U16 #Unsigned
Send_Packet.Data[809] 0x976D %U16 #Unsigned
Send_Packet.Data[810] 0x976E %U16 #Unsigned
Send_Packet.Data[811] 0x976F %U16 #Unsigned
Send_Packet.Data[812] 0x9770 %U16 #Unsigned
Send_Packet.Data[813] 0x9771 %U16 #Unsigned
Send_Packet.Data[814] 0x9772 %U16 #Unsigned
Send_Packet.Data[815] 0x9773 %U16 #Unsigned
Send_Packet.Data[816] 0x9774 %U16 #Unsigned
Send_Packet.Data[817] 0x9775 %U16 #Unsigned
Send_Packet.Data[818] 0x9776 %U16 #Unsigned
Send_Packet.Data[819] 0x9777 %U16 #Unsigned
Send_Packet.Data[820] 0x9778 %U16 #Unsigned
Send_Packet.Data[821] 0x9779 %U16 #Unsigned
Send_Packet.Data[822] 0x977A %U16 #Unsigned
Send_Packet.Data[823] 0x977B %U16 #Unsigned
Send_Packet.Data[824] 0x977C %U16 #Unsigned
Send_Packet.Data[825] 0x977D %U16 #Unsigned
Send_Packet.Data[826] 0x977E %U16 #Unsigned
Send_Packet.Data[827] 0x977F %U16 #Unsigned
Send_Packet.Data[828] 0x9780 %U16 #Unsigned
Send_Packet.Data[829] 0x9781 %U16 #Unsigned
Send_Packet.Data[830] 0x9782 %U16 #Unsigned
Send_Packet.Data[831] 0x9783 %U16 #Unsigned
Send_Packet.Data[832] 0x9784 %U16 #Unsigned
Send_Packet.Data[833] 0x9785 %U16 #Unsigned
Send_Packet.Data[834] 0x9786 %U16 #Unsigned
Send_Packet.Data[835] 0x9787 %U16 #Unsigned
Send_Packet.Data[836] 0x9788 %U16 #Unsigned
Send_Packet.Data[837] 0x9789 %U16 #Unsigned
Send_Packet.Data[838] 0x978A %U16 #Unsigned
Send_Packet.Data[839] 0x978B %U16 #Unsigned
Send_Packet.Data[840] 0x978C %U16 #Unsigned
Send_Packet.Data[841] 0x978D %U16 #Unsigned
Send_Packet.Data[842] 0x978E %U16 #Unsigned
Send_Packet.Data[843] 0x978F %U16 #Unsigned
Send_Packet.Data[844] 0x9790 %U16 #Unsigned
Send_Packet.Data[845] 0x9791 %U16 #Unsigned
Send_Packet.Data[846] 0x9792 %U16 #Unsigned
Send_Packet.Data[847] 0x9793 %U16 #Unsigned
Send_Packet.Data[848] 0x9794 %U16 #Unsigned
Send_Packet.Data[849] 0x9795 %U16 #Unsigned
Send_Packet.Data[850] 0x9796 %U16 #Unsigned
Send_Packet.Data[851] 0x9797 %U16 #Unsigned
Send_Packet.Data[852] 0x9798 %U16 #Unsigned
Send_Packet.Data[853] 0x9799 %U16 #Unsigned
Send_Packet.Data[854] 0x979A %U16 #Unsigned
Send_Packet.Data[855] 0x979B %U16 #Unsigned
Send_Packet.Data[856] 0x979C %U16 #Unsigned
Send_Packet.Data[857] 0x979D %U16 #Unsigned
Send_Packet.Data[858] 0x979E %U16 #Unsigned
Send_Packet.Data[859] 0x979F %U16 #Unsigned
Send_Packet.Data[860] 0x97A0 %U16 #Unsigned
Send_Packet.Data[861] 0x97A1 %U16 #Unsigned
Send_Packet.Data[862] 0x97A2 %U16 #Unsigned
Send_Packet.Data[863] 0x97A3 %U16 #Unsigned
Send_Packet.Data[864] 0x97A4 %U16 #Unsigned
Send_Packet.Data[865] 0x97A5 %U16 #Unsigned
Send_Packet.Data[866] 0x97A6 %U16 #Unsigned
Send_Packet.Data[867] 0x97A7 %U16 #Unsigned
Send_Packet.Data[868] 0x97A8 %U16 #Unsigned
Send_Packet.Data[869] 0x97A9 %U16 #Unsigned
Send_Packet.Data[870] 0x97AA %U16 #Unsigned
Send_Packet.Data[871] 0x97AB %U16 #Unsigned
Send_Packet.Data[872] 0x97AC %U16 #Unsigned
Send_Packet.Data[873] 0x97AD %U16 #Unsigned
Send_Packet.Data[874] 0x97AE %U16 #Unsigned
Send_Packet.Data[875] 0x97AF %U16 #Unsigned
Send_Packet.Data[876] 0x97B0 %U16 #Unsigned
Send_Packet.Data[877] 0x97B1 %U16 #Unsigned
Send_Packet.Data[878] 0x97B2 %U16 #Unsigned
Send_Packet.Data[879] 0x97B3 %U16 #Unsigned
Send_Packet.Data[880] 0x97B4 %U16 #Unsigned
Send_Packet.Data[881] 0x97B5 %U16 #Unsigned
Send_Packet.Data[882] 0x97B6 %U16 #Unsigned
Send_Packet.Data[883] 0x97B7 %U16 #Unsigned
Send_Packet.Data[884] 0x97B8 %U16 #Unsigned
Send_Packet.Data[885] 0x97B9 %U16 #Unsigned
Send_Packet.Data[886] 0x97BA %U16 #Unsigned
Send_Packet.Data[887] 0x97BB %U16 #Unsigned
Send_Packet.Data[888] 0x97BC %U16 #Unsigned
Send_Packet.Data[889] 0x97BD %U16 #Unsigned
Send_Packet.Data[890] 0x97BE %U16 #Unsigned
Send_Packet.Data[891] 0x97BF %U16 #Unsigned
Send_Packet.Data[892] 0x97C0 %U16 #Unsigned
Send_Packet.Data[893] 0x97C1 %U16 #Unsigned
Send_Packet.Data[894] 0x97C2 %U16 #Unsigned
Send_Packet.Data[895] 0x97C3 %U16 #Unsigned
Send_Packet.Data[896] 0x97C4 %U16 #Unsigned
Send_Packet.Data[897] 0x97C5 %U16 #Unsigned
Send_Packet.Data[898] 0x97C6 %U16 #Unsigned
Send_Packet.Data[899] 0x97C7 %U16 #Unsigned
Send_Packet.Data[900] 0x97C8 %U16 #Unsigned
Send_Packet.Data[901] 0x97C9 %U16 #Unsigned
Send_Packet.Data[902] 0x97CA %U16 #Unsigned
Send_Packet.Data[903] 0x97CB %U16 #Unsigned
Send_Packet.Data[904] 0x97CC %U16 #Unsigned
Send_Packet.Data[905] 0x97CD %U16 #Unsigned
Send_Packet.Data[906] 0x97CE %U16 #Unsigned
Send_Packet.Data[907] 0x97CF %U16 #Unsigned
Send_Packet.Data[908] 0x97D0 %U16 #Unsigned
Send_Packet.Data[909] 0x97D1 %U16 #Unsigned
Send_Packet.Data[910] 0x97D2 %U16 #Unsigned
Send_Packet.Data[911] 0x97D3 %U16 #Unsigned
Send_Packet.Data[912] 0x97D4 %U16 #Unsigned
Send_Packet.Data[913] 0x97D5 %U16 #Unsigned
Send_Packet.Data[914] 0x97D6 %U16 #Unsigned
Send_Packet.Data[915] 0x97D7 %U16 #Unsigned
Send_Packet.Data[916] 0x97D8 %U16 #Unsigned
Send_Packet.Data[917] 0x97D9 %U16 #Unsigned
Send_Packet.Data[918] 0x97DA %U16 #Unsigned
Send_Packet.Data[919] 0x97DB %U16 #Unsigned
Send_Packet.Data[920] 0x97DC %U16 #Unsigned
Send_Packet.Data[921] 0x97DD %U16 #Unsigned
Send_Packet.Data[922] 0x97DE %U16 #Unsigned
Send_Packet.Data[923] 0x97DF %U16 #Unsigned
Send_Packet.Data[924] 0x97E0 %U16 #Unsigned
Send_Packet.Data[925] 0x97E1 %U16 #Unsigned
Send_Packet.Data[926] 0x97E2 %U16 #Unsigned
Send_Packet.Data[927] 0x97E3 %U16 #Unsigned
Send_Packet.Data[928] 0x97E4 %U16 #Unsigned
Send_Packet.Data[929] 0x97E5 %U16 #Unsigned
Send_Packet.Data[930] 0x97E6 %U16 #Unsigned
Send_Packet.Data[931] 0x97E7 %U16 #Unsigned
Send_Packet.Data[932] 0x97E8 %U16 #Unsigned
Send_Packet.Data[933] 0x97E9 %U16 #Unsigned
Send_Packet.Data[934] 0x97EA %U16 #Unsigned
Send_Packet.Data[935] 0x97EB %U16 #Unsigned
Send_Packet.Data[936] 0x97EC %U16 #Unsigned
Send_Packet.Data[937] 0x97ED %U16 #Unsigned
Send_Packet.Data[938] 0x97EE %U16 #Unsigned
Send_Packet.Data[939] 0x97EF %U16 #Unsigned
Send_Packet.Data[940] 0x97F0 %U16 #Unsigned
Send_Packet.Data[941] 0x97F1 %U16 #Unsigned
Send_Packet.Data[942] 0x97F2 %U16 #Unsigned
Send_Packet.Data[943] 0x97F3 %U16 #Unsigned
Send_Packet.Data[944] 0x97F4 %U16 #Unsigned
Send_Packet.Data[945] 0x97F5 %U16 #Unsigned
Send_Packet.Data[946] 0x97F6 %U16 #Unsigned
Send_Packet.Data[947] 0x97F7 %U16 #Unsigned
Send_Packet.Data[948] 0x97F8 %U16 #Unsigned
Send_Packet.Data[949] 0x97F9 %U16 #Unsigned
Send_Packet.Data[950] 0x97FA %U16 #Unsigned
Send_Packet.Data[951] 0x97FB %U16 #Unsigned
Send_Packet.Data[952] 0x97FC %U16 #Unsigned
Send_Packet.Data[953] 0x97FD %U16 #Unsigned
Send_Packet.Data[954] 0x97FE %U16 #Unsigned
Send_Packet.Data[955] 0x97FF %U16 #Unsigned
Send_Packet.Data[956] 0x9800 %U16 #Unsigned
Send_Packet.Data[957] 0x9801 %U16 #Unsigned
Send_Packet.Data[958] 0x9802 %U16 #Unsigned
Send_Packet.Data[959] 0x9803 %U16 #Unsigned
Send_Packet.Data[960] 0x9804 %U16 #Unsigned
Send_Packet.Data[961] 0x9805 %U16 #Unsigned
Send_Packet.Data[962] 0x9806 %U16 #Unsigned
Send_Packet.Data[963] 0x9807 %U16 #Unsigned
Send_Packet.Data[964] 0x9808 %U16 #Unsigned
Send_Packet.Data[965] 0x9809 %U16 #Unsigned
Send_Packet.Data[966] 0x980A %U16 #Unsigned
Send_Packet.Data[967] 0x980B %U16 #Unsigned
Send_Packet.Data[968] 0x980C %U16 #Unsigned
Send_Packet.Data[969] 0x980D %U16 #Unsigned
Send_Packet.Data[970] 0x980E %U16 #Unsigned
Send_Packet.Data[971] 0x980F %U16 #Unsigned
Send_Packet.Data[972] 0x9810 %U16 #Unsigned
Send_Packet.Data[973] 0x9811 %U16 #Unsigned
Send_Packet.Data[974] 0x9812 %U16 #Unsigned
Send_Packet.Data[975] 0x9813 %U16 #Unsigned
Send_Packet.Data[976] 0x9814 %U16 #Unsigned
Send_Packet.Data[977] 0x9815 %U16 #Unsigned
Send_Packet.Data[978] 0x9816 %U16 #Unsigned
Send_Packet.Data[979] 0x9817 %U16 #Unsigned
Send_Packet.Data[980] 0x9818 %U16 #Unsigned
Send_Packet.Data[981] 0x9819 %U16 #Unsigned
Send_Packet.Data[982] 0x981A %U16 #Unsigned
Send_Packet.Data[983] 0x981B %U16 #Unsigned
Send_Packet.Data[984] 0x981C %U16 #Unsigned
Send_Packet.Data[985] 0x981D %U16 #Unsigned
Send_Packet.Data[986] 0x981E %U16 #Unsigned
Send_Packet.Data[987] 0x981F %U16 #Unsigned
Send_Packet.Data[988] 0x9820 %U16 #Unsigned
Send_Packet.Data[989] 0x9821 %U16 #Unsigned
Send_Packet.Data[990] 0x9822 %U16 #Unsigned
Send_Packet.Data[991] 0x9823 %U16 #Unsigned
Send_Packet.Data[992] 0x9824 %U16 #Unsigned
Send_Packet.Data[993] 0x9825 %U16 #Unsigned
Send_Packet.Data[994] 0x9826 %U16 #Unsigned
Send_Packet.Data[995] 0x9827 %U16 #Unsigned
Send_Packet.Data[996] 0x9828 %U16 #Unsigned
Send_Packet.Data[997] 0x9829 %U16 #Unsigned
Send_Packet.Data[998] 0x982A %U16 #Unsigned
Send_Packet.Data[999] 0x982B %U16 #Unsigned
Send_Packet.Data[1000] 0x982C %U16 #Unsigned
Send_Packet.Data[1001] 0x982D %U16 #Unsigned
Send_Packet.Data[1002] 0x982E %U16 #Unsigned
Send_Packet.Data[1003] 0x982F %U16 #Unsigned
Send_Packet.Data[1004] 0x9830 %U16 #Unsigned
Send_Packet.Data[1005] 0x9831 %U16 #Unsigned
Send_Packet.Data[1006] 0x9832 %U16 #Unsigned
Send_Packet.Data[1007] 0x9833 %U16 #Unsigned
Send_Packet.Data[1008] 0x9834 %U16 #Unsigned
Send_Packet.Data[1009] 0x9835 %U16 #Unsigned
Send_Packet.Data[1010] 0x9836 %U16 #Unsigned
Send_Packet.Data[1011] 0x9837 %U16 #Unsigned
Send_Packet.Data[1012] 0x9838 %U16 #Unsigned
Send_Packet.Data[1013] 0x9839 %U16 #Unsigned
Send_Packet.Data[1014] 0x983A %U16 #Unsigned
Send_Packet.Data[1015] 0x983B %U16 #Unsigned
Send_Packet.Data[1016] 0x983C %U16 #Unsigned
Send_Packet.Data[1017] 0x983D %U16 #Unsigned
Send_Packet.Data[1018] 0x983E %U16 #Unsigned
Send_Packet.Data[1019] 0x983F %U16 #Unsigned
Send_Packet.Data[1020] 0x9840 %U16 #Unsigned
Send_Packet.Data[1021] 0x9841 %U16 #Unsigned
Send_Packet.Data[1022] 0x9842 %U16 #Unsigned
Send_Packet.Data[1023] 0x9843 %U16 #Unsigned
Send_Packet.DataPointer 0x9844 %U16 #Unsigned
Send_Packet.CRC 0x9845 %U16 #Unsigned
Send_Packet.DLEWas 0x9846 %U16 #Unsigned
Send_Packet.State 0x9847 %U16 #Unsigned
Send_Packet.NextState 0x9848 %U16 #Unsigned
mon_ver 0x85ED6 %U16 #Unsigned
en_fl_bbx 0x85ED7 %U16 #Unsigned
nr_tabs 0x85ED8 %U16 #Unsigned
dev_mode 0x85ED9 %U16 #Unsigned
noofBBXch 0x85EDA %U16 #Unsigned
set_datetm 0x99D8 %S16 #Signed
save_var 0x99D9 %S16 #Signed
load_defv 0x99DA %S16 #Signed
max_set_datetm 0x85EDB %S16 #Signed
min_set_datetm 0x85EDC %S16 #Signed
max_save_var 0x85EDD %S16 #Signed
min_save_var 0x85EDE %S16 #Signed
max_load_defv 0x85EDF %S16 #Signed
min_load_defv 0x85EE0 %S16 #Signed
len_error_descriptor 0x99DB %U16 #Unsigned
len_mainsm_descriptor 0x99DC %U16 #Unsigned
f_samp 0x99DE %U32 #Unsigned
Consy 0x85EE2 %U32 #Unsigned
len_ehist 0x85EE4 %U32 #Unsigned
serial_nr 0x99E0 %U32 #Unsigned
BuildDate 0x99E2 %U32 #Unsigned
BuildTime 0x99E4 %U32 #Unsigned
c_date 0x99E6 %U32 #Unsigned
c_time 0x99E8 %U32 #Unsigned
s_date 0x99EA %S32 #Signed
s_time 0x99EC %S32 #Signed
max_s_date 0x85EE6 %S32 #Signed
min_s_date 0x85EE8 %S32 #Signed
max_s_time 0x85EEA %S32 #Signed
min_s_time 0x85EEC %S32 #Signed
tabsize[0] 0x99B6 %U16 #Unsigned
tabsize[1] 0x99B7 %U16 #Unsigned
vars_v1[0].name[0] 0x85F06 %S16 #Signed
vars_v1[0].name[1] 0x85F07 %S16 #Signed
vars_v1[0].name[2] 0x85F08 %S16 #Signed
vars_v1[0].name[3] 0x85F09 %S16 #Signed
vars_v1[0].name[4] 0x85F0A %S16 #Signed
vars_v1[0].name[5] 0x85F0B %S16 #Signed
vars_v1[0].name[6] 0x85F0C %S16 #Signed
vars_v1[0].name[7] 0x85F0D %S16 #Signed
vars_v1[0].name[8] 0x85F0E %S16 #Signed
vars_v1[0].name[9] 0x85F0F %S16 #Signed
vars_v1[0].name[10] 0x85F10 %S16 #Signed
vars_v1[0].name[11] 0x85F11 %S16 #Signed
vars_v1[0].unit 0x85F12 %U16 #Unsigned
vars_v1[0].type 0x85F13 %U16 #Unsigned
vars_v1[0].ptr 0x85F14 %U32 #Unsigned
vars_v1[0].pmax 0x85F16 %U32 #Unsigned
vars_v1[0].pmin 0x85F18 %U32 #Unsigned
tabtitle[0][0] 0x85EEE %S16 #Signed
tabtitle[0][1] 0x85EEF %S16 #Signed
tabtitle[0][2] 0x85EF0 %S16 #Signed
tabtitle[0][3] 0x85EF1 %S16 #Signed
tabtitle[0][4] 0x85EF2 %S16 #Signed
tabtitle[0][5] 0x85EF3 %S16 #Signed
tabtitle[0][6] 0x85EF4 %S16 #Signed
tabtitle[0][7] 0x85EF5 %S16 #Signed
tabtitle[0][8] 0x85EF6 %S16 #Signed
tabtitle[0][9] 0x85EF7 %S16 #Signed
tabtitle[0][10] 0x85EF8 %S16 #Signed
tabtitle[0][11] 0x85EF9 %S16 #Signed
tabtitle[1][0] 0x85EFA %S16 #Signed
tabtitle[1][1] 0x85EFB %S16 #Signed
tabtitle[1][2] 0x85EFC %S16 #Signed
tabtitle[1][3] 0x85EFD %S16 #Signed
tabtitle[1][4] 0x85EFE %S16 #Signed
tabtitle[1][5] 0x85EFF %S16 #Signed
tabtitle[1][6] 0x85F00 %S16 #Signed
tabtitle[1][7] 0x85F01 %S16 #Signed
tabtitle[1][8] 0x85F02 %S16 #Signed
tabtitle[1][9] 0x85F03 %S16 #Signed
tabtitle[1][10] 0x85F04 %S16 #Signed
tabtitle[1][11] 0x85F05 %S16 #Signed
mainsm_descriptor[0].desc_number 0x85990 %S16 #Signed
mainsm_descriptor[0].desc_text[0] 0x85991 %S16 #Signed
mainsm_descriptor[0].desc_text[1] 0x85992 %S16 #Signed
mainsm_descriptor[0].desc_text[2] 0x85993 %S16 #Signed
mainsm_descriptor[0].desc_text[3] 0x85994 %S16 #Signed
mainsm_descriptor[0].desc_text[4] 0x85995 %S16 #Signed
mainsm_descriptor[0].desc_text[5] 0x85996 %S16 #Signed
mainsm_descriptor[0].desc_text[6] 0x85997 %S16 #Signed
mainsm_descriptor[0].desc_text[7] 0x85998 %S16 #Signed
mainsm_descriptor[0].desc_text[8] 0x85999 %S16 #Signed
mainsm_descriptor[0].desc_text[9] 0x8599A %S16 #Signed
mainsm_descriptor[0].desc_text[10] 0x8599B %S16 #Signed
mainsm_descriptor[0].desc_text[11] 0x8599C %S16 #Signed
mainsm_descriptor[0].desc_text[12] 0x8599D %S16 #Signed
mainsm_descriptor[0].desc_text[13] 0x8599E %S16 #Signed
mainsm_descriptor[0].desc_text[14] 0x8599F %S16 #Signed
mainsm_descriptor[0].desc_text[15] 0x859A0 %S16 #Signed
mainsm_descriptor[0].desc_text[16] 0x859A1 %S16 #Signed
mainsm_descriptor[1].desc_number 0x859A2 %S16 #Signed
mainsm_descriptor[1].desc_text[0] 0x859A3 %S16 #Signed
mainsm_descriptor[1].desc_text[1] 0x859A4 %S16 #Signed
mainsm_descriptor[1].desc_text[2] 0x859A5 %S16 #Signed
mainsm_descriptor[1].desc_text[3] 0x859A6 %S16 #Signed
mainsm_descriptor[1].desc_text[4] 0x859A7 %S16 #Signed
mainsm_descriptor[1].desc_text[5] 0x859A8 %S16 #Signed
mainsm_descriptor[1].desc_text[6] 0x859A9 %S16 #Signed
mainsm_descriptor[1].desc_text[7] 0x859AA %S16 #Signed
mainsm_descriptor[1].desc_text[8] 0x859AB %S16 #Signed
mainsm_descriptor[1].desc_text[9] 0x859AC %S16 #Signed
mainsm_descriptor[1].desc_text[10] 0x859AD %S16 #Signed
mainsm_descriptor[1].desc_text[11] 0x859AE %S16 #Signed
mainsm_descriptor[1].desc_text[12] 0x859AF %S16 #Signed
mainsm_descriptor[1].desc_text[13] 0x859B0 %S16 #Signed
mainsm_descriptor[1].desc_text[14] 0x859B1 %S16 #Signed
mainsm_descriptor[1].desc_text[15] 0x859B2 %S16 #Signed
mainsm_descriptor[1].desc_text[16] 0x859B3 %S16 #Signed
mainsm_descriptor[2].desc_number 0x859B4 %S16 #Signed
mainsm_descriptor[2].desc_text[0] 0x859B5 %S16 #Signed
mainsm_descriptor[2].desc_text[1] 0x859B6 %S16 #Signed
mainsm_descriptor[2].desc_text[2] 0x859B7 %S16 #Signed
mainsm_descriptor[2].desc_text[3] 0x859B8 %S16 #Signed
mainsm_descriptor[2].desc_text[4] 0x859B9 %S16 #Signed
mainsm_descriptor[2].desc_text[5] 0x859BA %S16 #Signed
mainsm_descriptor[2].desc_text[6] 0x859BB %S16 #Signed
mainsm_descriptor[2].desc_text[7] 0x859BC %S16 #Signed
mainsm_descriptor[2].desc_text[8] 0x859BD %S16 #Signed
mainsm_descriptor[2].desc_text[9] 0x859BE %S16 #Signed
mainsm_descriptor[2].desc_text[10] 0x859BF %S16 #Signed
mainsm_descriptor[2].desc_text[11] 0x859C0 %S16 #Signed
mainsm_descriptor[2].desc_text[12] 0x859C1 %S16 #Signed
mainsm_descriptor[2].desc_text[13] 0x859C2 %S16 #Signed
mainsm_descriptor[2].desc_text[14] 0x859C3 %S16 #Signed
mainsm_descriptor[2].desc_text[15] 0x859C4 %S16 #Signed
mainsm_descriptor[2].desc_text[16] 0x859C5 %S16 #Signed
mainsm_descriptor[3].desc_number 0x859C6 %S16 #Signed
mainsm_descriptor[3].desc_text[0] 0x859C7 %S16 #Signed
mainsm_descriptor[3].desc_text[1] 0x859C8 %S16 #Signed
mainsm_descriptor[3].desc_text[2] 0x859C9 %S16 #Signed
mainsm_descriptor[3].desc_text[3] 0x859CA %S16 #Signed
mainsm_descriptor[3].desc_text[4] 0x859CB %S16 #Signed
mainsm_descriptor[3].desc_text[5] 0x859CC %S16 #Signed
mainsm_descriptor[3].desc_text[6] 0x859CD %S16 #Signed
mainsm_descriptor[3].desc_text[7] 0x859CE %S16 #Signed
mainsm_descriptor[3].desc_text[8] 0x859CF %S16 #Signed
mainsm_descriptor[3].desc_text[9] 0x859D0 %S16 #Signed
mainsm_descriptor[3].desc_text[10] 0x859D1 %S16 #Signed
mainsm_descriptor[3].desc_text[11] 0x859D2 %S16 #Signed
mainsm_descriptor[3].desc_text[12] 0x859D3 %S16 #Signed
mainsm_descriptor[3].desc_text[13] 0x859D4 %S16 #Signed
mainsm_descriptor[3].desc_text[14] 0x859D5 %S16 #Signed
mainsm_descriptor[3].desc_text[15] 0x859D6 %S16 #Signed
mainsm_descriptor[3].desc_text[16] 0x859D7 %S16 #Signed
mainsm_descriptor[4].desc_number 0x859D8 %S16 #Signed
mainsm_descriptor[4].desc_text[0] 0x859D9 %S16 #Signed
mainsm_descriptor[4].desc_text[1] 0x859DA %S16 #Signed
mainsm_descriptor[4].desc_text[2] 0x859DB %S16 #Signed
mainsm_descriptor[4].desc_text[3] 0x859DC %S16 #Signed
mainsm_descriptor[4].desc_text[4] 0x859DD %S16 #Signed
mainsm_descriptor[4].desc_text[5] 0x859DE %S16 #Signed
mainsm_descriptor[4].desc_text[6] 0x859DF %S16 #Signed
mainsm_descriptor[4].desc_text[7] 0x859E0 %S16 #Signed
mainsm_descriptor[4].desc_text[8] 0x859E1 %S16 #Signed
mainsm_descriptor[4].desc_text[9] 0x859E2 %S16 #Signed
mainsm_descriptor[4].desc_text[10] 0x859E3 %S16 #Signed
mainsm_descriptor[4].desc_text[11] 0x859E4 %S16 #Signed
mainsm_descriptor[4].desc_text[12] 0x859E5 %S16 #Signed
mainsm_descriptor[4].desc_text[13] 0x859E6 %S16 #Signed
mainsm_descriptor[4].desc_text[14] 0x859E7 %S16 #Signed
mainsm_descriptor[4].desc_text[15] 0x859E8 %S16 #Signed
mainsm_descriptor[4].desc_text[16] 0x859E9 %S16 #Signed
units[0][0] 0x858FA %S16 #Signed
units[0][1] 0x858FB %S16 #Signed
units[0][2] 0x858FC %S16 #Signed
units[0][3] 0x858FD %S16 #Signed
units[0][4] 0x858FE %S16 #Signed
units[0][5] 0x858FF %S16 #Signed
units[1][0] 0x85900 %S16 #Signed
units[1][1] 0x85901 %S16 #Signed
units[1][2] 0x85902 %S16 #Signed
units[1][3] 0x85903 %S16 #Signed
units[1][4] 0x85904 %S16 #Signed
units[1][5] 0x85905 %S16 #Signed
units[2][0] 0x85906 %S16 #Signed
units[2][1] 0x85907 %S16 #Signed
units[2][2] 0x85908 %S16 #Signed
units[2][3] 0x85909 %S16 #Signed
units[2][4] 0x8590A %S16 #Signed
units[2][5] 0x8590B %S16 #Signed
units[3][0] 0x8590C %S16 #Signed
units[3][1] 0x8590D %S16 #Signed
units[3][2] 0x8590E %S16 #Signed
units[3][3] 0x8590F %S16 #Signed
units[3][4] 0x85910 %S16 #Signed
units[3][5] 0x85911 %S16 #Signed
units[4][0] 0x85912 %S16 #Signed
units[4][1] 0x85913 %S16 #Signed
units[4][2] 0x85914 %S16 #Signed
units[4][3] 0x85915 %S16 #Signed
units[4][4] 0x85916 %S16 #Signed
units[4][5] 0x85917 %S16 #Signed
units[5][0] 0x85918 %S16 #Signed
units[5][1] 0x85919 %S16 #Signed
units[5][2] 0x8591A %S16 #Signed
units[5][3] 0x8591B %S16 #Signed
units[5][4] 0x8591C %S16 #Signed
units[5][5] 0x8591D %S16 #Signed
units[6][0] 0x8591E %S16 #Signed
units[6][1] 0x8591F %S16 #Signed
units[6][2] 0x85920 %S16 #Signed
units[6][3] 0x85921 %S16 #Signed
units[6][4] 0x85922 %S16 #Signed
units[6][5] 0x85923 %S16 #Signed
units[7][0] 0x85924 %S16 #Signed
units[7][1] 0x85925 %S16 #Signed
units[7][2] 0x85926 %S16 #Signed
units[7][3] 0x85927 %S16 #Signed
units[7][4] 0x85928 %S16 #Signed
units[7][5] 0x85929 %S16 #Signed
units[8][0] 0x8592A %S16 #Signed
units[8][1] 0x8592B %S16 #Signed
units[8][2] 0x8592C %S16 #Signed
units[8][3] 0x8592D %S16 #Signed
units[8][4] 0x8592E %S16 #Signed
units[8][5] 0x8592F %S16 #Signed
units[9][0] 0x85930 %S16 #Signed
units[9][1] 0x85931 %S16 #Signed
units[9][2] 0x85932 %S16 #Signed
units[9][3] 0x85933 %S16 #Signed
units[9][4] 0x85934 %S16 #Signed
units[9][5] 0x85935 %S16 #Signed
units[10][0] 0x85936 %S16 #Signed
units[10][1] 0x85937 %S16 #Signed
units[10][2] 0x85938 %S16 #Signed
units[10][3] 0x85939 %S16 #Signed
units[10][4] 0x8593A %S16 #Signed
units[10][5] 0x8593B %S16 #Signed
units[11][0] 0x8593C %S16 #Signed
units[11][1] 0x8593D %S16 #Signed
units[11][2] 0x8593E %S16 #Signed
units[11][3] 0x8593F %S16 #Signed
units[11][4] 0x85940 %S16 #Signed
units[11][5] 0x85941 %S16 #Signed
units[12][0] 0x85942 %S16 #Signed
units[12][1] 0x85943 %S16 #Signed
units[12][2] 0x85944 %S16 #Signed
units[12][3] 0x85945 %S16 #Signed
units[12][4] 0x85946 %S16 #Signed
units[12][5] 0x85947 %S16 #Signed
units[13][0] 0x85948 %S16 #Signed
units[13][1] 0x85949 %S16 #Signed
units[13][2] 0x8594A %S16 #Signed
units[13][3] 0x8594B %S16 #Signed
units[13][4] 0x8594C %S16 #Signed
units[13][5] 0x8594D %S16 #Signed
units[14][0] 0x8594E %S16 #Signed
units[14][1] 0x8594F %S16 #Signed
units[14][2] 0x85950 %S16 #Signed
units[14][3] 0x85951 %S16 #Signed
units[14][4] 0x85952 %S16 #Signed
units[14][5] 0x85953 %S16 #Signed
units[15][0] 0x85954 %S16 #Signed
units[15][1] 0x85955 %S16 #Signed
units[15][2] 0x85956 %S16 #Signed
units[15][3] 0x85957 %S16 #Signed
units[15][4] 0x85958 %S16 #Signed
units[15][5] 0x85959 %S16 #Signed
units[16][0] 0x8595A %S16 #Signed
units[16][1] 0x8595B %S16 #Signed
units[16][2] 0x8595C %S16 #Signed
units[16][3] 0x8595D %S16 #Signed
units[16][4] 0x8595E %S16 #Signed
units[16][5] 0x8595F %S16 #Signed
units[17][0] 0x85960 %S16 #Signed
units[17][1] 0x85961 %S16 #Signed
units[17][2] 0x85962 %S16 #Signed
units[17][3] 0x85963 %S16 #Signed
units[17][4] 0x85964 %S16 #Signed
units[17][5] 0x85965 %S16 #Signed
units[18][0] 0x85966 %S16 #Signed
units[18][1] 0x85967 %S16 #Signed
units[18][2] 0x85968 %S16 #Signed
units[18][3] 0x85969 %S16 #Signed
units[18][4] 0x8596A %S16 #Signed
units[18][5] 0x8596B %S16 #Signed
units[19][0] 0x8596C %S16 #Signed
units[19][1] 0x8596D %S16 #Signed
units[19][2] 0x8596E %S16 #Signed
units[19][3] 0x8596F %S16 #Signed
units[19][4] 0x85970 %S16 #Signed
units[19][5] 0x85971 %S16 #Signed
units[20][0] 0x85972 %S16 #Signed
units[20][1] 0x85973 %S16 #Signed
units[20][2] 0x85974 %S16 #Signed
units[20][3] 0x85975 %S16 #Signed
units[20][4] 0x85976 %S16 #Signed
units[20][5] 0x85977 %S16 #Signed
units[21][0] 0x85978 %S16 #Signed
units[21][1] 0x85979 %S16 #Signed
units[21][2] 0x8597A %S16 #Signed
units[21][3] 0x8597B %S16 #Signed
units[21][4] 0x8597C %S16 #Signed
units[21][5] 0x8597D %S16 #Signed
units[22][0] 0x8597E %S16 #Signed
units[22][1] 0x8597F %S16 #Signed
units[22][2] 0x85980 %S16 #Signed
units[22][3] 0x85981 %S16 #Signed
units[22][4] 0x85982 %S16 #Signed
units[22][5] 0x85983 %S16 #Signed
units[23][0] 0x85984 %S16 #Signed
units[23][1] 0x85985 %S16 #Signed
units[23][2] 0x85986 %S16 #Signed
units[23][3] 0x85987 %S16 #Signed
units[23][4] 0x85988 %S16 #Signed
units[23][5] 0x85989 %S16 #Signed
units[24][0] 0x8598A %S16 #Signed
units[24][1] 0x8598B %S16 #Signed
units[24][2] 0x8598C %S16 #Signed
units[24][3] 0x8598D %S16 #Signed
units[24][4] 0x8598E %S16 #Signed
units[24][5] 0x8598F %S16 #Signed
error_descriptor[0].desc_number 0x855EC %S16 #Signed
error_descriptor[0].desc_text[0] 0x855ED %S16 #Signed
error_descriptor[0].desc_text[1] 0x855EE %S16 #Signed
error_descriptor[0].desc_text[2] 0x855EF %S16 #Signed
error_descriptor[0].desc_text[3] 0x855F0 %S16 #Signed
error_descriptor[0].desc_text[4] 0x855F1 %S16 #Signed
error_descriptor[0].desc_text[5] 0x855F2 %S16 #Signed
error_descriptor[0].desc_text[6] 0x855F3 %S16 #Signed
error_descriptor[0].desc_text[7] 0x855F4 %S16 #Signed
error_descriptor[0].desc_text[8] 0x855F5 %S16 #Signed
error_descriptor[0].desc_text[9] 0x855F6 %S16 #Signed
error_descriptor[0].desc_text[10] 0x855F7 %S16 #Signed
error_descriptor[0].desc_text[11] 0x855F8 %S16 #Signed
error_descriptor[0].desc_text[12] 0x855F9 %S16 #Signed
error_descriptor[0].desc_text[13] 0x855FA %S16 #Signed
error_descriptor[0].desc_text[14] 0x855FB %S16 #Signed
error_descriptor[0].desc_text[15] 0x855FC %S16 #Signed
error_descriptor[0].desc_text[16] 0x855FD %S16 #Signed
error_descriptor[1].desc_number 0x855FE %S16 #Signed
error_descriptor[1].desc_text[0] 0x855FF %S16 #Signed
error_descriptor[1].desc_text[1] 0x85600 %S16 #Signed
error_descriptor[1].desc_text[2] 0x85601 %S16 #Signed
error_descriptor[1].desc_text[3] 0x85602 %S16 #Signed
error_descriptor[1].desc_text[4] 0x85603 %S16 #Signed
error_descriptor[1].desc_text[5] 0x85604 %S16 #Signed
error_descriptor[1].desc_text[6] 0x85605 %S16 #Signed
error_descriptor[1].desc_text[7] 0x85606 %S16 #Signed
error_descriptor[1].desc_text[8] 0x85607 %S16 #Signed
error_descriptor[1].desc_text[9] 0x85608 %S16 #Signed
error_descriptor[1].desc_text[10] 0x85609 %S16 #Signed
error_descriptor[1].desc_text[11] 0x8560A %S16 #Signed
error_descriptor[1].desc_text[12] 0x8560B %S16 #Signed
error_descriptor[1].desc_text[13] 0x8560C %S16 #Signed
error_descriptor[1].desc_text[14] 0x8560D %S16 #Signed
error_descriptor[1].desc_text[15] 0x8560E %S16 #Signed
error_descriptor[1].desc_text[16] 0x8560F %S16 #Signed
error_descriptor[2].desc_number 0x85610 %S16 #Signed
error_descriptor[2].desc_text[0] 0x85611 %S16 #Signed
error_descriptor[2].desc_text[1] 0x85612 %S16 #Signed
error_descriptor[2].desc_text[2] 0x85613 %S16 #Signed
error_descriptor[2].desc_text[3] 0x85614 %S16 #Signed
error_descriptor[2].desc_text[4] 0x85615 %S16 #Signed
error_descriptor[2].desc_text[5] 0x85616 %S16 #Signed
error_descriptor[2].desc_text[6] 0x85617 %S16 #Signed
error_descriptor[2].desc_text[7] 0x85618 %S16 #Signed
error_descriptor[2].desc_text[8] 0x85619 %S16 #Signed
error_descriptor[2].desc_text[9] 0x8561A %S16 #Signed
error_descriptor[2].desc_text[10] 0x8561B %S16 #Signed
error_descriptor[2].desc_text[11] 0x8561C %S16 #Signed
error_descriptor[2].desc_text[12] 0x8561D %S16 #Signed
error_descriptor[2].desc_text[13] 0x8561E %S16 #Signed
error_descriptor[2].desc_text[14] 0x8561F %S16 #Signed
error_descriptor[2].desc_text[15] 0x85620 %S16 #Signed
error_descriptor[2].desc_text[16] 0x85621 %S16 #Signed
error_descriptor[3].desc_number 0x85622 %S16 #Signed
error_descriptor[3].desc_text[0] 0x85623 %S16 #Signed
error_descriptor[3].desc_text[1] 0x85624 %S16 #Signed
error_descriptor[3].desc_text[2] 0x85625 %S16 #Signed
error_descriptor[3].desc_text[3] 0x85626 %S16 #Signed
error_descriptor[3].desc_text[4] 0x85627 %S16 #Signed
error_descriptor[3].desc_text[5] 0x85628 %S16 #Signed
error_descriptor[3].desc_text[6] 0x85629 %S16 #Signed
error_descriptor[3].desc_text[7] 0x8562A %S16 #Signed
error_descriptor[3].desc_text[8] 0x8562B %S16 #Signed
error_descriptor[3].desc_text[9] 0x8562C %S16 #Signed
error_descriptor[3].desc_text[10] 0x8562D %S16 #Signed
error_descriptor[3].desc_text[11] 0x8562E %S16 #Signed
error_descriptor[3].desc_text[12] 0x8562F %S16 #Signed
error_descriptor[3].desc_text[13] 0x85630 %S16 #Signed
error_descriptor[3].desc_text[14] 0x85631 %S16 #Signed
error_descriptor[3].desc_text[15] 0x85632 %S16 #Signed
error_descriptor[3].desc_text[16] 0x85633 %S16 #Signed
error_descriptor[4].desc_number 0x85634 %S16 #Signed
error_descriptor[4].desc_text[0] 0x85635 %S16 #Signed
error_descriptor[4].desc_text[1] 0x85636 %S16 #Signed
error_descriptor[4].desc_text[2] 0x85637 %S16 #Signed
error_descriptor[4].desc_text[3] 0x85638 %S16 #Signed
error_descriptor[4].desc_text[4] 0x85639 %S16 #Signed
error_descriptor[4].desc_text[5] 0x8563A %S16 #Signed
error_descriptor[4].desc_text[6] 0x8563B %S16 #Signed
error_descriptor[4].desc_text[7] 0x8563C %S16 #Signed
error_descriptor[4].desc_text[8] 0x8563D %S16 #Signed
error_descriptor[4].desc_text[9] 0x8563E %S16 #Signed
error_descriptor[4].desc_text[10] 0x8563F %S16 #Signed
error_descriptor[4].desc_text[11] 0x85640 %S16 #Signed
error_descriptor[4].desc_text[12] 0x85641 %S16 #Signed
error_descriptor[4].desc_text[13] 0x85642 %S16 #Signed
error_descriptor[4].desc_text[14] 0x85643 %S16 #Signed
error_descriptor[4].desc_text[15] 0x85644 %S16 #Signed
error_descriptor[4].desc_text[16] 0x85645 %S16 #Signed
error_descriptor[5].desc_number 0x85646 %S16 #Signed
error_descriptor[5].desc_text[0] 0x85647 %S16 #Signed
error_descriptor[5].desc_text[1] 0x85648 %S16 #Signed
error_descriptor[5].desc_text[2] 0x85649 %S16 #Signed
error_descriptor[5].desc_text[3] 0x8564A %S16 #Signed
error_descriptor[5].desc_text[4] 0x8564B %S16 #Signed
error_descriptor[5].desc_text[5] 0x8564C %S16 #Signed
error_descriptor[5].desc_text[6] 0x8564D %S16 #Signed
error_descriptor[5].desc_text[7] 0x8564E %S16 #Signed
error_descriptor[5].desc_text[8] 0x8564F %S16 #Signed
error_descriptor[5].desc_text[9] 0x85650 %S16 #Signed
error_descriptor[5].desc_text[10] 0x85651 %S16 #Signed
error_descriptor[5].desc_text[11] 0x85652 %S16 #Signed
error_descriptor[5].desc_text[12] 0x85653 %S16 #Signed
error_descriptor[5].desc_text[13] 0x85654 %S16 #Signed
error_descriptor[5].desc_text[14] 0x85655 %S16 #Signed
error_descriptor[5].desc_text[15] 0x85656 %S16 #Signed
error_descriptor[5].desc_text[16] 0x85657 %S16 #Signed
error_descriptor[6].desc_number 0x85658 %S16 #Signed
error_descriptor[6].desc_text[0] 0x85659 %S16 #Signed
error_descriptor[6].desc_text[1] 0x8565A %S16 #Signed
error_descriptor[6].desc_text[2] 0x8565B %S16 #Signed
error_descriptor[6].desc_text[3] 0x8565C %S16 #Signed
error_descriptor[6].desc_text[4] 0x8565D %S16 #Signed
error_descriptor[6].desc_text[5] 0x8565E %S16 #Signed
error_descriptor[6].desc_text[6] 0x8565F %S16 #Signed
error_descriptor[6].desc_text[7] 0x85660 %S16 #Signed
error_descriptor[6].desc_text[8] 0x85661 %S16 #Signed
error_descriptor[6].desc_text[9] 0x85662 %S16 #Signed
error_descriptor[6].desc_text[10] 0x85663 %S16 #Signed
error_descriptor[6].desc_text[11] 0x85664 %S16 #Signed
error_descriptor[6].desc_text[12] 0x85665 %S16 #Signed
error_descriptor[6].desc_text[13] 0x85666 %S16 #Signed
error_descriptor[6].desc_text[14] 0x85667 %S16 #Signed
error_descriptor[6].desc_text[15] 0x85668 %S16 #Signed
error_descriptor[6].desc_text[16] 0x85669 %S16 #Signed
error_descriptor[7].desc_number 0x8566A %S16 #Signed
error_descriptor[7].desc_text[0] 0x8566B %S16 #Signed
error_descriptor[7].desc_text[1] 0x8566C %S16 #Signed
error_descriptor[7].desc_text[2] 0x8566D %S16 #Signed
error_descriptor[7].desc_text[3] 0x8566E %S16 #Signed
error_descriptor[7].desc_text[4] 0x8566F %S16 #Signed
error_descriptor[7].desc_text[5] 0x85670 %S16 #Signed
error_descriptor[7].desc_text[6] 0x85671 %S16 #Signed
error_descriptor[7].desc_text[7] 0x85672 %S16 #Signed
error_descriptor[7].desc_text[8] 0x85673 %S16 #Signed
error_descriptor[7].desc_text[9] 0x85674 %S16 #Signed
error_descriptor[7].desc_text[10] 0x85675 %S16 #Signed
error_descriptor[7].desc_text[11] 0x85676 %S16 #Signed
error_descriptor[7].desc_text[12] 0x85677 %S16 #Signed
error_descriptor[7].desc_text[13] 0x85678 %S16 #Signed
error_descriptor[7].desc_text[14] 0x85679 %S16 #Signed
error_descriptor[7].desc_text[15] 0x8567A %S16 #Signed
error_descriptor[7].desc_text[16] 0x8567B %S16 #Signed
error_descriptor[8].desc_number 0x8567C %S16 #Signed
error_descriptor[8].desc_text[0] 0x8567D %S16 #Signed
error_descriptor[8].desc_text[1] 0x8567E %S16 #Signed
error_descriptor[8].desc_text[2] 0x8567F %S16 #Signed
error_descriptor[8].desc_text[3] 0x85680 %S16 #Signed
error_descriptor[8].desc_text[4] 0x85681 %S16 #Signed
error_descriptor[8].desc_text[5] 0x85682 %S16 #Signed
error_descriptor[8].desc_text[6] 0x85683 %S16 #Signed
error_descriptor[8].desc_text[7] 0x85684 %S16 #Signed
error_descriptor[8].desc_text[8] 0x85685 %S16 #Signed
error_descriptor[8].desc_text[9] 0x85686 %S16 #Signed
error_descriptor[8].desc_text[10] 0x85687 %S16 #Signed
error_descriptor[8].desc_text[11] 0x85688 %S16 #Signed
error_descriptor[8].desc_text[12] 0x85689 %S16 #Signed
error_descriptor[8].desc_text[13] 0x8568A %S16 #Signed
error_descriptor[8].desc_text[14] 0x8568B %S16 #Signed
error_descriptor[8].desc_text[15] 0x8568C %S16 #Signed
error_descriptor[8].desc_text[16] 0x8568D %S16 #Signed
error_descriptor[9].desc_number 0x8568E %S16 #Signed
error_descriptor[9].desc_text[0] 0x8568F %S16 #Signed
error_descriptor[9].desc_text[1] 0x85690 %S16 #Signed
error_descriptor[9].desc_text[2] 0x85691 %S16 #Signed
error_descriptor[9].desc_text[3] 0x85692 %S16 #Signed
error_descriptor[9].desc_text[4] 0x85693 %S16 #Signed
error_descriptor[9].desc_text[5] 0x85694 %S16 #Signed
error_descriptor[9].desc_text[6] 0x85695 %S16 #Signed
error_descriptor[9].desc_text[7] 0x85696 %S16 #Signed
error_descriptor[9].desc_text[8] 0x85697 %S16 #Signed
error_descriptor[9].desc_text[9] 0x85698 %S16 #Signed
error_descriptor[9].desc_text[10] 0x85699 %S16 #Signed
error_descriptor[9].desc_text[11] 0x8569A %S16 #Signed
error_descriptor[9].desc_text[12] 0x8569B %S16 #Signed
error_descriptor[9].desc_text[13] 0x8569C %S16 #Signed
error_descriptor[9].desc_text[14] 0x8569D %S16 #Signed
error_descriptor[9].desc_text[15] 0x8569E %S16 #Signed
error_descriptor[9].desc_text[16] 0x8569F %S16 #Signed
error_descriptor[10].desc_number 0x856A0 %S16 #Signed
error_descriptor[10].desc_text[0] 0x856A1 %S16 #Signed
error_descriptor[10].desc_text[1] 0x856A2 %S16 #Signed
error_descriptor[10].desc_text[2] 0x856A3 %S16 #Signed
error_descriptor[10].desc_text[3] 0x856A4 %S16 #Signed
error_descriptor[10].desc_text[4] 0x856A5 %S16 #Signed
error_descriptor[10].desc_text[5] 0x856A6 %S16 #Signed
error_descriptor[10].desc_text[6] 0x856A7 %S16 #Signed
error_descriptor[10].desc_text[7] 0x856A8 %S16 #Signed
error_descriptor[10].desc_text[8] 0x856A9 %S16 #Signed
error_descriptor[10].desc_text[9] 0x856AA %S16 #Signed
error_descriptor[10].desc_text[10] 0x856AB %S16 #Signed
error_descriptor[10].desc_text[11] 0x856AC %S16 #Signed
error_descriptor[10].desc_text[12] 0x856AD %S16 #Signed
error_descriptor[10].desc_text[13] 0x856AE %S16 #Signed
error_descriptor[10].desc_text[14] 0x856AF %S16 #Signed
error_descriptor[10].desc_text[15] 0x856B0 %S16 #Signed
error_descriptor[10].desc_text[16] 0x856B1 %S16 #Signed
error_descriptor[11].desc_number 0x856B2 %S16 #Signed
error_descriptor[11].desc_text[0] 0x856B3 %S16 #Signed
error_descriptor[11].desc_text[1] 0x856B4 %S16 #Signed
error_descriptor[11].desc_text[2] 0x856B5 %S16 #Signed
error_descriptor[11].desc_text[3] 0x856B6 %S16 #Signed
error_descriptor[11].desc_text[4] 0x856B7 %S16 #Signed
error_descriptor[11].desc_text[5] 0x856B8 %S16 #Signed
error_descriptor[11].desc_text[6] 0x856B9 %S16 #Signed
error_descriptor[11].desc_text[7] 0x856BA %S16 #Signed
error_descriptor[11].desc_text[8] 0x856BB %S16 #Signed
error_descriptor[11].desc_text[9] 0x856BC %S16 #Signed
error_descriptor[11].desc_text[10] 0x856BD %S16 #Signed
error_descriptor[11].desc_text[11] 0x856BE %S16 #Signed
error_descriptor[11].desc_text[12] 0x856BF %S16 #Signed
error_descriptor[11].desc_text[13] 0x856C0 %S16 #Signed
error_descriptor[11].desc_text[14] 0x856C1 %S16 #Signed
error_descriptor[11].desc_text[15] 0x856C2 %S16 #Signed
error_descriptor[11].desc_text[16] 0x856C3 %S16 #Signed
error_descriptor[12].desc_number 0x856C4 %S16 #Signed
error_descriptor[12].desc_text[0] 0x856C5 %S16 #Signed
error_descriptor[12].desc_text[1] 0x856C6 %S16 #Signed
error_descriptor[12].desc_text[2] 0x856C7 %S16 #Signed
error_descriptor[12].desc_text[3] 0x856C8 %S16 #Signed
error_descriptor[12].desc_text[4] 0x856C9 %S16 #Signed
error_descriptor[12].desc_text[5] 0x856CA %S16 #Signed
error_descriptor[12].desc_text[6] 0x856CB %S16 #Signed
error_descriptor[12].desc_text[7] 0x856CC %S16 #Signed
error_descriptor[12].desc_text[8] 0x856CD %S16 #Signed
error_descriptor[12].desc_text[9] 0x856CE %S16 #Signed
error_descriptor[12].desc_text[10] 0x856CF %S16 #Signed
error_descriptor[12].desc_text[11] 0x856D0 %S16 #Signed
error_descriptor[12].desc_text[12] 0x856D1 %S16 #Signed
error_descriptor[12].desc_text[13] 0x856D2 %S16 #Signed
error_descriptor[12].desc_text[14] 0x856D3 %S16 #Signed
error_descriptor[12].desc_text[15] 0x856D4 %S16 #Signed
error_descriptor[12].desc_text[16] 0x856D5 %S16 #Signed
error_descriptor[13].desc_number 0x856D6 %S16 #Signed
error_descriptor[13].desc_text[0] 0x856D7 %S16 #Signed
error_descriptor[13].desc_text[1] 0x856D8 %S16 #Signed
error_descriptor[13].desc_text[2] 0x856D9 %S16 #Signed
error_descriptor[13].desc_text[3] 0x856DA %S16 #Signed
error_descriptor[13].desc_text[4] 0x856DB %S16 #Signed
error_descriptor[13].desc_text[5] 0x856DC %S16 #Signed
error_descriptor[13].desc_text[6] 0x856DD %S16 #Signed
error_descriptor[13].desc_text[7] 0x856DE %S16 #Signed
error_descriptor[13].desc_text[8] 0x856DF %S16 #Signed
error_descriptor[13].desc_text[9] 0x856E0 %S16 #Signed
error_descriptor[13].desc_text[10] 0x856E1 %S16 #Signed
error_descriptor[13].desc_text[11] 0x856E2 %S16 #Signed
error_descriptor[13].desc_text[12] 0x856E3 %S16 #Signed
error_descriptor[13].desc_text[13] 0x856E4 %S16 #Signed
error_descriptor[13].desc_text[14] 0x856E5 %S16 #Signed
error_descriptor[13].desc_text[15] 0x856E6 %S16 #Signed
error_descriptor[13].desc_text[16] 0x856E7 %S16 #Signed
error_descriptor[14].desc_number 0x856E8 %S16 #Signed
error_descriptor[14].desc_text[0] 0x856E9 %S16 #Signed
error_descriptor[14].desc_text[1] 0x856EA %S16 #Signed
error_descriptor[14].desc_text[2] 0x856EB %S16 #Signed
error_descriptor[14].desc_text[3] 0x856EC %S16 #Signed
error_descriptor[14].desc_text[4] 0x856ED %S16 #Signed
error_descriptor[14].desc_text[5] 0x856EE %S16 #Signed
error_descriptor[14].desc_text[6] 0x856EF %S16 #Signed
error_descriptor[14].desc_text[7] 0x856F0 %S16 #Signed
error_descriptor[14].desc_text[8] 0x856F1 %S16 #Signed
error_descriptor[14].desc_text[9] 0x856F2 %S16 #Signed
error_descriptor[14].desc_text[10] 0x856F3 %S16 #Signed
error_descriptor[14].desc_text[11] 0x856F4 %S16 #Signed
error_descriptor[14].desc_text[12] 0x856F5 %S16 #Signed
error_descriptor[14].desc_text[13] 0x856F6 %S16 #Signed
error_descriptor[14].desc_text[14] 0x856F7 %S16 #Signed
error_descriptor[14].desc_text[15] 0x856F8 %S16 #Signed
error_descriptor[14].desc_text[16] 0x856F9 %S16 #Signed
vars_misc[0].name[0] 0x85448 %S16 #Signed
vars_misc[0].name[1] 0x85449 %S16 #Signed
vars_misc[0].name[2] 0x8544A %S16 #Signed
vars_misc[0].name[3] 0x8544B %S16 #Signed
vars_misc[0].name[4] 0x8544C %S16 #Signed
vars_misc[0].name[5] 0x8544D %S16 #Signed
vars_misc[0].name[6] 0x8544E %S16 #Signed
vars_misc[0].name[7] 0x8544F %S16 #Signed
vars_misc[0].name[8] 0x85450 %S16 #Signed
vars_misc[0].name[9] 0x85451 %S16 #Signed
vars_misc[0].name[10] 0x85452 %S16 #Signed
vars_misc[0].name[11] 0x85453 %S16 #Signed
vars_misc[0].unit 0x85454 %U16 #Unsigned
vars_misc[0].type 0x85455 %U16 #Unsigned
vars_misc[0].ptr 0x85456 %U32 #Unsigned
vars_misc[0].pmax 0x85458 %U32 #Unsigned
vars_misc[0].pmin 0x8545A %U32 #Unsigned
vars_misc[1].name[0] 0x8545C %S16 #Signed
vars_misc[1].name[1] 0x8545D %S16 #Signed
vars_misc[1].name[2] 0x8545E %S16 #Signed
vars_misc[1].name[3] 0x8545F %S16 #Signed
vars_misc[1].name[4] 0x85460 %S16 #Signed
vars_misc[1].name[5] 0x85461 %S16 #Signed
vars_misc[1].name[6] 0x85462 %S16 #Signed
vars_misc[1].name[7] 0x85463 %S16 #Signed
vars_misc[1].name[8] 0x85464 %S16 #Signed
vars_misc[1].name[9] 0x85465 %S16 #Signed
vars_misc[1].name[10] 0x85466 %S16 #Signed
vars_misc[1].name[11] 0x85467 %S16 #Signed
vars_misc[1].unit 0x85468 %U16 #Unsigned
vars_misc[1].type 0x85469 %U16 #Unsigned
vars_misc[1].ptr 0x8546A %U32 #Unsigned
vars_misc[1].pmax 0x8546C %U32 #Unsigned
vars_misc[1].pmin 0x8546E %U32 #Unsigned
vars_misc[2].name[0] 0x85470 %S16 #Signed
vars_misc[2].name[1] 0x85471 %S16 #Signed
vars_misc[2].name[2] 0x85472 %S16 #Signed
vars_misc[2].name[3] 0x85473 %S16 #Signed
vars_misc[2].name[4] 0x85474 %S16 #Signed
vars_misc[2].name[5] 0x85475 %S16 #Signed
vars_misc[2].name[6] 0x85476 %S16 #Signed
vars_misc[2].name[7] 0x85477 %S16 #Signed
vars_misc[2].name[8] 0x85478 %S16 #Signed
vars_misc[2].name[9] 0x85479 %S16 #Signed
vars_misc[2].name[10] 0x8547A %S16 #Signed
vars_misc[2].name[11] 0x8547B %S16 #Signed
vars_misc[2].unit 0x8547C %U16 #Unsigned
vars_misc[2].type 0x8547D %U16 #Unsigned
vars_misc[2].ptr 0x8547E %U32 #Unsigned
vars_misc[2].pmax 0x85480 %U32 #Unsigned
vars_misc[2].pmin 0x85482 %U32 #Unsigned
vars_misc[3].name[0] 0x85484 %S16 #Signed
vars_misc[3].name[1] 0x85485 %S16 #Signed
vars_misc[3].name[2] 0x85486 %S16 #Signed
vars_misc[3].name[3] 0x85487 %S16 #Signed
vars_misc[3].name[4] 0x85488 %S16 #Signed
vars_misc[3].name[5] 0x85489 %S16 #Signed
vars_misc[3].name[6] 0x8548A %S16 #Signed
vars_misc[3].name[7] 0x8548B %S16 #Signed
vars_misc[3].name[8] 0x8548C %S16 #Signed
vars_misc[3].name[9] 0x8548D %S16 #Signed
vars_misc[3].name[10] 0x8548E %S16 #Signed
vars_misc[3].name[11] 0x8548F %S16 #Signed
vars_misc[3].unit 0x85490 %U16 #Unsigned
vars_misc[3].type 0x85491 %U16 #Unsigned
vars_misc[3].ptr 0x85492 %U32 #Unsigned
vars_misc[3].pmax 0x85494 %U32 #Unsigned
vars_misc[3].pmin 0x85496 %U32 #Unsigned
vars_misc[4].name[0] 0x85498 %S16 #Signed
vars_misc[4].name[1] 0x85499 %S16 #Signed
vars_misc[4].name[2] 0x8549A %S16 #Signed
vars_misc[4].name[3] 0x8549B %S16 #Signed
vars_misc[4].name[4] 0x8549C %S16 #Signed
vars_misc[4].name[5] 0x8549D %S16 #Signed
vars_misc[4].name[6] 0x8549E %S16 #Signed
vars_misc[4].name[7] 0x8549F %S16 #Signed
vars_misc[4].name[8] 0x854A0 %S16 #Signed
vars_misc[4].name[9] 0x854A1 %S16 #Signed
vars_misc[4].name[10] 0x854A2 %S16 #Signed
vars_misc[4].name[11] 0x854A3 %S16 #Signed
vars_misc[4].unit 0x854A4 %U16 #Unsigned
vars_misc[4].type 0x854A5 %U16 #Unsigned
vars_misc[4].ptr 0x854A6 %U32 #Unsigned
vars_misc[4].pmax 0x854A8 %U32 #Unsigned
vars_misc[4].pmin 0x854AA %U32 #Unsigned
vars_misc[5].name[0] 0x854AC %S16 #Signed
vars_misc[5].name[1] 0x854AD %S16 #Signed
vars_misc[5].name[2] 0x854AE %S16 #Signed
vars_misc[5].name[3] 0x854AF %S16 #Signed
vars_misc[5].name[4] 0x854B0 %S16 #Signed
vars_misc[5].name[5] 0x854B1 %S16 #Signed
vars_misc[5].name[6] 0x854B2 %S16 #Signed
vars_misc[5].name[7] 0x854B3 %S16 #Signed
vars_misc[5].name[8] 0x854B4 %S16 #Signed
vars_misc[5].name[9] 0x854B5 %S16 #Signed
vars_misc[5].name[10] 0x854B6 %S16 #Signed
vars_misc[5].name[11] 0x854B7 %S16 #Signed
vars_misc[5].unit 0x854B8 %U16 #Unsigned
vars_misc[5].type 0x854B9 %U16 #Unsigned
vars_misc[5].ptr 0x854BA %U32 #Unsigned
vars_misc[5].pmax 0x854BC %U32 #Unsigned
vars_misc[5].pmin 0x854BE %U32 #Unsigned
vars_misc[6].name[0] 0x854C0 %S16 #Signed
vars_misc[6].name[1] 0x854C1 %S16 #Signed
vars_misc[6].name[2] 0x854C2 %S16 #Signed
vars_misc[6].name[3] 0x854C3 %S16 #Signed
vars_misc[6].name[4] 0x854C4 %S16 #Signed
vars_misc[6].name[5] 0x854C5 %S16 #Signed
vars_misc[6].name[6] 0x854C6 %S16 #Signed
vars_misc[6].name[7] 0x854C7 %S16 #Signed
vars_misc[6].name[8] 0x854C8 %S16 #Signed
vars_misc[6].name[9] 0x854C9 %S16 #Signed
vars_misc[6].name[10] 0x854CA %S16 #Signed
vars_misc[6].name[11] 0x854CB %S16 #Signed
vars_misc[6].unit 0x854CC %U16 #Unsigned
vars_misc[6].type 0x854CD %U16 #Unsigned
vars_misc[6].ptr 0x854CE %U32 #Unsigned
vars_misc[6].pmax 0x854D0 %U32 #Unsigned
vars_misc[6].pmin 0x854D2 %U32 #Unsigned
vars_misc[7].name[0] 0x854D4 %S16 #Signed
vars_misc[7].name[1] 0x854D5 %S16 #Signed
vars_misc[7].name[2] 0x854D6 %S16 #Signed
vars_misc[7].name[3] 0x854D7 %S16 #Signed
vars_misc[7].name[4] 0x854D8 %S16 #Signed
vars_misc[7].name[5] 0x854D9 %S16 #Signed
vars_misc[7].name[6] 0x854DA %S16 #Signed
vars_misc[7].name[7] 0x854DB %S16 #Signed
vars_misc[7].name[8] 0x854DC %S16 #Signed
vars_misc[7].name[9] 0x854DD %S16 #Signed
vars_misc[7].name[10] 0x854DE %S16 #Signed
vars_misc[7].name[11] 0x854DF %S16 #Signed
vars_misc[7].unit 0x854E0 %U16 #Unsigned
vars_misc[7].type 0x854E1 %U16 #Unsigned
vars_misc[7].ptr 0x854E2 %U32 #Unsigned
vars_misc[7].pmax 0x854E4 %U32 #Unsigned
vars_misc[7].pmin 0x854E6 %U32 #Unsigned
vars_misc[8].name[0] 0x854E8 %S16 #Signed
vars_misc[8].name[1] 0x854E9 %S16 #Signed
vars_misc[8].name[2] 0x854EA %S16 #Signed
vars_misc[8].name[3] 0x854EB %S16 #Signed
vars_misc[8].name[4] 0x854EC %S16 #Signed
vars_misc[8].name[5] 0x854ED %S16 #Signed
vars_misc[8].name[6] 0x854EE %S16 #Signed
vars_misc[8].name[7] 0x854EF %S16 #Signed
vars_misc[8].name[8] 0x854F0 %S16 #Signed
vars_misc[8].name[9] 0x854F1 %S16 #Signed
vars_misc[8].name[10] 0x854F2 %S16 #Signed
vars_misc[8].name[11] 0x854F3 %S16 #Signed
vars_misc[8].unit 0x854F4 %U16 #Unsigned
vars_misc[8].type 0x854F5 %U16 #Unsigned
vars_misc[8].ptr 0x854F6 %U32 #Unsigned
vars_misc[8].pmax 0x854F8 %U32 #Unsigned
vars_misc[8].pmin 0x854FA %U32 #Unsigned
vars_misc[9].name[0] 0x854FC %S16 #Signed
vars_misc[9].name[1] 0x854FD %S16 #Signed
vars_misc[9].name[2] 0x854FE %S16 #Signed
vars_misc[9].name[3] 0x854FF %S16 #Signed
vars_misc[9].name[4] 0x85500 %S16 #Signed
vars_misc[9].name[5] 0x85501 %S16 #Signed
vars_misc[9].name[6] 0x85502 %S16 #Signed
vars_misc[9].name[7] 0x85503 %S16 #Signed
vars_misc[9].name[8] 0x85504 %S16 #Signed
vars_misc[9].name[9] 0x85505 %S16 #Signed
vars_misc[9].name[10] 0x85506 %S16 #Signed
vars_misc[9].name[11] 0x85507 %S16 #Signed
vars_misc[9].unit 0x85508 %U16 #Unsigned
vars_misc[9].type 0x85509 %U16 #Unsigned
vars_misc[9].ptr 0x8550A %U32 #Unsigned
vars_misc[9].pmax 0x8550C %U32 #Unsigned
vars_misc[9].pmin 0x8550E %U32 #Unsigned
vars_misc[10].name[0] 0x85510 %S16 #Signed
vars_misc[10].name[1] 0x85511 %S16 #Signed
vars_misc[10].name[2] 0x85512 %S16 #Signed
vars_misc[10].name[3] 0x85513 %S16 #Signed
vars_misc[10].name[4] 0x85514 %S16 #Signed
vars_misc[10].name[5] 0x85515 %S16 #Signed
vars_misc[10].name[6] 0x85516 %S16 #Signed
vars_misc[10].name[7] 0x85517 %S16 #Signed
vars_misc[10].name[8] 0x85518 %S16 #Signed
vars_misc[10].name[9] 0x85519 %S16 #Signed
vars_misc[10].name[10] 0x8551A %S16 #Signed
vars_misc[10].name[11] 0x8551B %S16 #Signed
vars_misc[10].unit 0x8551C %U16 #Unsigned
vars_misc[10].type 0x8551D %U16 #Unsigned
vars_misc[10].ptr 0x8551E %U32 #Unsigned
vars_misc[10].pmax 0x85520 %U32 #Unsigned
vars_misc[10].pmin 0x85522 %U32 #Unsigned
vars_misc[11].name[0] 0x85524 %S16 #Signed
vars_misc[11].name[1] 0x85525 %S16 #Signed
vars_misc[11].name[2] 0x85526 %S16 #Signed
vars_misc[11].name[3] 0x85527 %S16 #Signed
vars_misc[11].name[4] 0x85528 %S16 #Signed
vars_misc[11].name[5] 0x85529 %S16 #Signed
vars_misc[11].name[6] 0x8552A %S16 #Signed
vars_misc[11].name[7] 0x8552B %S16 #Signed
vars_misc[11].name[8] 0x8552C %S16 #Signed
vars_misc[11].name[9] 0x8552D %S16 #Signed
vars_misc[11].name[10] 0x8552E %S16 #Signed
vars_misc[11].name[11] 0x8552F %S16 #Signed
vars_misc[11].unit 0x85530 %U16 #Unsigned
vars_misc[11].type 0x85531 %U16 #Unsigned
vars_misc[11].ptr 0x85532 %U32 #Unsigned
vars_misc[11].pmax 0x85534 %U32 #Unsigned
vars_misc[11].pmin 0x85536 %U32 #Unsigned
vars_misc[12].name[0] 0x85538 %S16 #Signed
vars_misc[12].name[1] 0x85539 %S16 #Signed
vars_misc[12].name[2] 0x8553A %S16 #Signed
vars_misc[12].name[3] 0x8553B %S16 #Signed
vars_misc[12].name[4] 0x8553C %S16 #Signed
vars_misc[12].name[5] 0x8553D %S16 #Signed
vars_misc[12].name[6] 0x8553E %S16 #Signed
vars_misc[12].name[7] 0x8553F %S16 #Signed
vars_misc[12].name[8] 0x85540 %S16 #Signed
vars_misc[12].name[9] 0x85541 %S16 #Signed
vars_misc[12].name[10] 0x85542 %S16 #Signed
vars_misc[12].name[11] 0x85543 %S16 #Signed
vars_misc[12].unit 0x85544 %U16 #Unsigned
vars_misc[12].type 0x85545 %U16 #Unsigned
vars_misc[12].ptr 0x85546 %U32 #Unsigned
vars_misc[12].pmax 0x85548 %U32 #Unsigned
vars_misc[12].pmin 0x8554A %U32 #Unsigned
vars_misc[13].name[0] 0x8554C %S16 #Signed
vars_misc[13].name[1] 0x8554D %S16 #Signed
vars_misc[13].name[2] 0x8554E %S16 #Signed
vars_misc[13].name[3] 0x8554F %S16 #Signed
vars_misc[13].name[4] 0x85550 %S16 #Signed
vars_misc[13].name[5] 0x85551 %S16 #Signed
vars_misc[13].name[6] 0x85552 %S16 #Signed
vars_misc[13].name[7] 0x85553 %S16 #Signed
vars_misc[13].name[8] 0x85554 %S16 #Signed
vars_misc[13].name[9] 0x85555 %S16 #Signed
vars_misc[13].name[10] 0x85556 %S16 #Signed
vars_misc[13].name[11] 0x85557 %S16 #Signed
vars_misc[13].unit 0x85558 %U16 #Unsigned
vars_misc[13].type 0x85559 %U16 #Unsigned
vars_misc[13].ptr 0x8555A %U32 #Unsigned
vars_misc[13].pmax 0x8555C %U32 #Unsigned
vars_misc[13].pmin 0x8555E %U32 #Unsigned
vars_misc[14].name[0] 0x85560 %S16 #Signed
vars_misc[14].name[1] 0x85561 %S16 #Signed
vars_misc[14].name[2] 0x85562 %S16 #Signed
vars_misc[14].name[3] 0x85563 %S16 #Signed
vars_misc[14].name[4] 0x85564 %S16 #Signed
vars_misc[14].name[5] 0x85565 %S16 #Signed
vars_misc[14].name[6] 0x85566 %S16 #Signed
vars_misc[14].name[7] 0x85567 %S16 #Signed
vars_misc[14].name[8] 0x85568 %S16 #Signed
vars_misc[14].name[9] 0x85569 %S16 #Signed
vars_misc[14].name[10] 0x8556A %S16 #Signed
vars_misc[14].name[11] 0x8556B %S16 #Signed
vars_misc[14].unit 0x8556C %U16 #Unsigned
vars_misc[14].type 0x8556D %U16 #Unsigned
vars_misc[14].ptr 0x8556E %U32 #Unsigned
vars_misc[14].pmax 0x85570 %U32 #Unsigned
vars_misc[14].pmin 0x85572 %U32 #Unsigned
vars_misc[15].name[0] 0x85574 %S16 #Signed
vars_misc[15].name[1] 0x85575 %S16 #Signed
vars_misc[15].name[2] 0x85576 %S16 #Signed
vars_misc[15].name[3] 0x85577 %S16 #Signed
vars_misc[15].name[4] 0x85578 %S16 #Signed
vars_misc[15].name[5] 0x85579 %S16 #Signed
vars_misc[15].name[6] 0x8557A %S16 #Signed
vars_misc[15].name[7] 0x8557B %S16 #Signed
vars_misc[15].name[8] 0x8557C %S16 #Signed
vars_misc[15].name[9] 0x8557D %S16 #Signed
vars_misc[15].name[10] 0x8557E %S16 #Signed
vars_misc[15].name[11] 0x8557F %S16 #Signed
vars_misc[15].unit 0x85580 %U16 #Unsigned
vars_misc[15].type 0x85581 %U16 #Unsigned
vars_misc[15].ptr 0x85582 %U32 #Unsigned
vars_misc[15].pmax 0x85584 %U32 #Unsigned
vars_misc[15].pmin 0x85586 %U32 #Unsigned
vars_misc[16].name[0] 0x85588 %S16 #Signed
vars_misc[16].name[1] 0x85589 %S16 #Signed
vars_misc[16].name[2] 0x8558A %S16 #Signed
vars_misc[16].name[3] 0x8558B %S16 #Signed
vars_misc[16].name[4] 0x8558C %S16 #Signed
vars_misc[16].name[5] 0x8558D %S16 #Signed
vars_misc[16].name[6] 0x8558E %S16 #Signed
vars_misc[16].name[7] 0x8558F %S16 #Signed
vars_misc[16].name[8] 0x85590 %S16 #Signed
vars_misc[16].name[9] 0x85591 %S16 #Signed
vars_misc[16].name[10] 0x85592 %S16 #Signed
vars_misc[16].name[11] 0x85593 %S16 #Signed
vars_misc[16].unit 0x85594 %U16 #Unsigned
vars_misc[16].type 0x85595 %U16 #Unsigned
vars_misc[16].ptr 0x85596 %U32 #Unsigned
vars_misc[16].pmax 0x85598 %U32 #Unsigned
vars_misc[16].pmin 0x8559A %U32 #Unsigned
vars_misc[17].name[0] 0x8559C %S16 #Signed
vars_misc[17].name[1] 0x8559D %S16 #Signed
vars_misc[17].name[2] 0x8559E %S16 #Signed
vars_misc[17].name[3] 0x8559F %S16 #Signed
vars_misc[17].name[4] 0x855A0 %S16 #Signed
vars_misc[17].name[5] 0x855A1 %S16 #Signed
vars_misc[17].name[6] 0x855A2 %S16 #Signed
vars_misc[17].name[7] 0x855A3 %S16 #Signed
vars_misc[17].name[8] 0x855A4 %S16 #Signed
vars_misc[17].name[9] 0x855A5 %S16 #Signed
vars_misc[17].name[10] 0x855A6 %S16 #Signed
vars_misc[17].name[11] 0x855A7 %S16 #Signed
vars_misc[17].unit 0x855A8 %U16 #Unsigned
vars_misc[17].type 0x855A9 %U16 #Unsigned
vars_misc[17].ptr 0x855AA %U32 #Unsigned
vars_misc[17].pmax 0x855AC %U32 #Unsigned
vars_misc[17].pmin 0x855AE %U32 #Unsigned
vars_misc[18].name[0] 0x855B0 %S16 #Signed
vars_misc[18].name[1] 0x855B1 %S16 #Signed
vars_misc[18].name[2] 0x855B2 %S16 #Signed
vars_misc[18].name[3] 0x855B3 %S16 #Signed
vars_misc[18].name[4] 0x855B4 %S16 #Signed
vars_misc[18].name[5] 0x855B5 %S16 #Signed
vars_misc[18].name[6] 0x855B6 %S16 #Signed
vars_misc[18].name[7] 0x855B7 %S16 #Signed
vars_misc[18].name[8] 0x855B8 %S16 #Signed
vars_misc[18].name[9] 0x855B9 %S16 #Signed
vars_misc[18].name[10] 0x855BA %S16 #Signed
vars_misc[18].name[11] 0x855BB %S16 #Signed
vars_misc[18].unit 0x855BC %U16 #Unsigned
vars_misc[18].type 0x855BD %U16 #Unsigned
vars_misc[18].ptr 0x855BE %U32 #Unsigned
vars_misc[18].pmax 0x855C0 %U32 #Unsigned
vars_misc[18].pmin 0x855C2 %U32 #Unsigned
vars_misc[19].name[0] 0x855C4 %S16 #Signed
vars_misc[19].name[1] 0x855C5 %S16 #Signed
vars_misc[19].name[2] 0x855C6 %S16 #Signed
vars_misc[19].name[3] 0x855C7 %S16 #Signed
vars_misc[19].name[4] 0x855C8 %S16 #Signed
vars_misc[19].name[5] 0x855C9 %S16 #Signed
vars_misc[19].name[6] 0x855CA %S16 #Signed
vars_misc[19].name[7] 0x855CB %S16 #Signed
vars_misc[19].name[8] 0x855CC %S16 #Signed
vars_misc[19].name[9] 0x855CD %S16 #Signed
vars_misc[19].name[10] 0x855CE %S16 #Signed
vars_misc[19].name[11] 0x855CF %S16 #Signed
vars_misc[19].unit 0x855D0 %U16 #Unsigned
vars_misc[19].type 0x855D1 %U16 #Unsigned
vars_misc[19].ptr 0x855D2 %U32 #Unsigned
vars_misc[19].pmax 0x855D4 %U32 #Unsigned
vars_misc[19].pmin 0x855D6 %U32 #Unsigned
vars_misc[20].name[0] 0x855D8 %S16 #Signed
vars_misc[20].name[1] 0x855D9 %S16 #Signed
vars_misc[20].name[2] 0x855DA %S16 #Signed
vars_misc[20].name[3] 0x855DB %S16 #Signed
vars_misc[20].name[4] 0x855DC %S16 #Signed
vars_misc[20].name[5] 0x855DD %S16 #Signed
vars_misc[20].name[6] 0x855DE %S16 #Signed
vars_misc[20].name[7] 0x855DF %S16 #Signed
vars_misc[20].name[8] 0x855E0 %S16 #Signed
vars_misc[20].name[9] 0x855E1 %S16 #Signed
vars_misc[20].name[10] 0x855E2 %S16 #Signed
vars_misc[20].name[11] 0x855E3 %S16 #Signed
vars_misc[20].unit 0x855E4 %U16 #Unsigned
vars_misc[20].type 0x855E5 %U16 #Unsigned
vars_misc[20].ptr 0x855E6 %U32 #Unsigned
vars_misc[20].pmax 0x855E8 %U32 #Unsigned
vars_misc[20].pmin 0x855EA %U32 #Unsigned
timer100uSecFlag 0x9940 %U16 #Unsigned
timer1mSecFlag 0x9941 %U16 #Unsigned
timer5SecFlag 0x9942 %U16 #Unsigned
adcFlag 0x9943 %U16 #Unsigned
tzFlag 0x9944 %U16 #Unsigned
VMainBuffCnt 0x9945 %U16 #Unsigned
ControlEnabled 0x9946 %U16 #Unsigned
MuciEnable 0x9947 %U16 #Unsigned
timerCnt 0x9948 %U16 #Unsigned
BackgndCounter 0x994A %U32 #Unsigned
timer1Cnt 0x994C %U32 #Unsigned
timer5Cnt 0x994E %U32 #Unsigned
tzIntCnt 0x9950 %U32 #Unsigned
adcIntCnt 0x9952 %U32 #Unsigned
ledCnt 0x9954 %U32 #Unsigned
ellapsedTime 0x9956 %U32 #Unsigned
lastTime 0x9958 %U32 #Unsigned
VMain 0x995A %FLOAT #Signed
VMainAvg 0x995C %FLOAT #Signed
VBatt 0x995E %FLOAT #Signed
VCurr 0x9960 %FLOAT #Signed
VRef 0x9962 %FLOAT #Signed
VLimit 0x9964 %FLOAT #Signed
IBatt 0x9966 %FLOAT #Signed
PWMVal 0x9968 %FLOAT #Signed
StateTestMode 0x996A %U32 #Unsigned
HandleTestMode 0x996C %U32 #Unsigned
ackTripZone 0x996E %U32 #Unsigned
gateState.state 0x9970 %U16 #Unsigned
gateState.enable 0x9971 %U16 #Unsigned
gateState.disable 0x9972 %U16 #Unsigned
pwmState.state 0x9973 %U16 #Unsigned
pwmState.enable 0x9974 %U16 #Unsigned
pwmState.disable 0x9975 %U16 #Unsigned
adc.Main 0x9976 %U16 #Unsigned
adc.Batt 0x9977 %U16 #Unsigned
adc.Current 0x9978 %U16 #Unsigned
adc.Ref 0x9979 %U16 #Unsigned
enReg.buck 0x997A %U16 #Unsigned
enReg.boost 0x997B %U16 #Unsigned
enReg.current 0x997C %U16 #Unsigned
enReg.pwm 0x997D %U16 #Unsigned
enReg.buckPwm 0x997E %U16 #Unsigned
timer.t[0] 0x9980 %U32 #Unsigned
timer.t[1] 0x9982 %U32 #Unsigned
timer.t[2] 0x9984 %U32 #Unsigned
timer.t[3] 0x9986 %U32 #Unsigned
timer.t[4] 0x9988 %U32 #Unsigned
timer.t[5] 0x998A %U32 #Unsigned
timer.t[6] 0x998C %U32 #Unsigned
timer.t[7] 0x998E %U32 #Unsigned
timer.t[8] 0x9990 %U32 #Unsigned
timer.t[9] 0x9992 %U32 #Unsigned
VMainBuff[0] 0x9912 %FLOAT #Signed
VMainBuff[1] 0x9914 %FLOAT #Signed
VMainBuff[2] 0x9916 %FLOAT #Signed
VMainBuff[3] 0x9918 %FLOAT #Signed
VMainBuff[4] 0x991A %FLOAT #Signed
VMainBuff[5] 0x991C %FLOAT #Signed
VMainBuff[6] 0x991E %FLOAT #Signed
VMainBuff[7] 0x9920 %FLOAT #Signed
VMainBuff[8] 0x9922 %FLOAT #Signed
VMainBuff[9] 0x9924 %FLOAT #Signed
VMainBuff[10] 0x9926 %FLOAT #Signed
VMainBuff[11] 0x9928 %FLOAT #Signed
VMainBuff[12] 0x992A %FLOAT #Signed
VMainBuff[13] 0x992C %FLOAT #Signed
VMainBuff[14] 0x992E %FLOAT #Signed
VMainBuff[15] 0x9930 %FLOAT #Signed
CpuTimer0.InterruptCount 0x99C2 %U32 #Unsigned
CpuTimer0.CPUFreqInMHz 0x99C4 %FLOAT #Signed
CpuTimer0.PeriodInUSec 0x99C6 %FLOAT #Signed
CpuTimer1.InterruptCount 0x99CA %U32 #Unsigned
CpuTimer1.CPUFreqInMHz 0x99CC %FLOAT #Signed
CpuTimer1.PeriodInUSec 0x99CE %FLOAT #Signed
CpuTimer2.InterruptCount 0x99D2 %U32 #Unsigned
CpuTimer2.CPUFreqInMHz 0x99D4 %FLOAT #Signed
CpuTimer2.PeriodInUSec 0x99D6 %FLOAT #Signed
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.all 0x5EA00 %U16 #Unsigned
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC1_INIT 0x5EA00 %B16 #MASK=0x1
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC2_INIT 0x5EA00 %B16 #MASK=0x2
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC3_INIT 0x5EA00 %B16 #MASK=0x4
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC4_INIT 0x5EA00 %B16 #MASK=0x8
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC5_INIT 0x5EA00 %B16 #MASK=0x10
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC6_INIT 0x5EA00 %B16 #MASK=0x20
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC7_INIT 0x5EA00 %B16 #MASK=0x40
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC8_INIT 0x5EA00 %B16 #MASK=0x80
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC1_EN 0x5EA00 %B16 #MASK=0x100
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC2_EN 0x5EA00 %B16 #MASK=0x200
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC3_EN 0x5EA00 %B16 #MASK=0x400
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC4_EN 0x5EA00 %B16 #MASK=0x800
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC5_EN 0x5EA00 %B16 #MASK=0x1000
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC6_EN 0x5EA00 %B16 #MASK=0x2000
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC7_EN 0x5EA00 %B16 #MASK=0x4000
EradCRCGlobalRegs.CRC_GLOBAL_CTRL.bit.CRC8_EN 0x5EA00 %B16 #MASK=0x8000
EradCRC1Regs.CRC_CURRENT 0x5EA10 %U32 #Unsigned
EradCRC1Regs.CRC_SEED 0x5EA12 %U32 #Unsigned
EradCRC1Regs.CRC_QUALIFIER.all 0x5EA14 %U16 #Unsigned
EradCRC1Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA14 %B16 #MASK=0x1F
EradCRC1Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA14 %B16 #MASK=0xFFE0
EradCRC2Regs.CRC_CURRENT 0x5EA20 %U32 #Unsigned
EradCRC2Regs.CRC_SEED 0x5EA22 %U32 #Unsigned
EradCRC2Regs.CRC_QUALIFIER.all 0x5EA24 %U16 #Unsigned
EradCRC2Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA24 %B16 #MASK=0x1F
EradCRC2Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA24 %B16 #MASK=0xFFE0
EradCRC3Regs.CRC_CURRENT 0x5EA30 %U32 #Unsigned
EradCRC3Regs.CRC_SEED 0x5EA32 %U32 #Unsigned
EradCRC3Regs.CRC_QUALIFIER.all 0x5EA34 %U16 #Unsigned
EradCRC3Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA34 %B16 #MASK=0x1F
EradCRC3Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA34 %B16 #MASK=0xFFE0
EradCRC4Regs.CRC_CURRENT 0x5EA40 %U32 #Unsigned
EradCRC4Regs.CRC_SEED 0x5EA42 %U32 #Unsigned
EradCRC4Regs.CRC_QUALIFIER.all 0x5EA44 %U16 #Unsigned
EradCRC4Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA44 %B16 #MASK=0x1F
EradCRC4Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA44 %B16 #MASK=0xFFE0
EradCRC5Regs.CRC_CURRENT 0x5EA50 %U32 #Unsigned
EradCRC5Regs.CRC_SEED 0x5EA52 %U32 #Unsigned
EradCRC5Regs.CRC_QUALIFIER.all 0x5EA54 %U16 #Unsigned
EradCRC5Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA54 %B16 #MASK=0x1F
EradCRC5Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA54 %B16 #MASK=0xFFE0
EradCRC6Regs.CRC_CURRENT 0x5EA60 %U32 #Unsigned
EradCRC6Regs.CRC_SEED 0x5EA62 %U32 #Unsigned
EradCRC6Regs.CRC_QUALIFIER.all 0x5EA64 %U16 #Unsigned
EradCRC6Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA64 %B16 #MASK=0x1F
EradCRC6Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA64 %B16 #MASK=0xFFE0
EradCRC7Regs.CRC_CURRENT 0x5EA70 %U32 #Unsigned
EradCRC7Regs.CRC_SEED 0x5EA72 %U32 #Unsigned
EradCRC7Regs.CRC_QUALIFIER.all 0x5EA74 %U16 #Unsigned
EradCRC7Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA74 %B16 #MASK=0x1F
EradCRC7Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA74 %B16 #MASK=0xFFE0
EradCRC8Regs.CRC_CURRENT 0x5EA80 %U32 #Unsigned
EradCRC8Regs.CRC_SEED 0x5EA82 %U32 #Unsigned
EradCRC8Regs.CRC_QUALIFIER.all 0x5EA84 %U16 #Unsigned
EradCRC8Regs.CRC_QUALIFIER.bit.CRC_QUALIFIER 0x5EA84 %B16 #MASK=0x1F
EradCRC8Regs.CRC_QUALIFIER.bit.rsvd1 0x5EA84 %B16 #MASK=0xFFE0
SyncSocRegs.SYNCSELECT.all 0x7940 %U32 #Unsigned
SyncSocRegs.SYNCSELECT.bit.rsvd1 0x7940 %B16 #MASK=0x7
SyncSocRegs.SYNCSELECT.bit.rsvd2 0x7940 %B16 #MASK=0x38
SyncSocRegs.SYNCSELECT.bit.rsvd3 0x7940 %B16 #MASK=0x1C0
SyncSocRegs.SYNCSELECT.bit.rsvd4 0x7940 %B16 #MASK=0xE00
SyncSocRegs.SYNCSELECT.bit.rsvd5 0x7940 %B16 #MASK=0x7000
SyncSocRegs.SYNCSELECT.bit.rsvd6 0x7940 %B16 #MASK=0x8000
SyncSocRegs.SYNCSELECT.bit.rsvd7 0x7941 %B16 #MASK=0x3
SyncSocRegs.SYNCSELECT.bit.rsvd8 0x7941 %B16 #MASK=0xFC
SyncSocRegs.SYNCSELECT.bit.SYNCOUT 0x7941 %B16 #MASK=0x1F00
SyncSocRegs.SYNCSELECT.bit.rsvd9 0x7941 %B16 #MASK=0xE000
SyncSocRegs.ADCSOCOUTSELECT.all 0x7942 %U32 #Unsigned
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM1SOCAEN 0x7942 %B16 #MASK=0x1
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM2SOCAEN 0x7942 %B16 #MASK=0x2
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM3SOCAEN 0x7942 %B16 #MASK=0x4
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM4SOCAEN 0x7942 %B16 #MASK=0x8
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM5SOCAEN 0x7942 %B16 #MASK=0x10
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM6SOCAEN 0x7942 %B16 #MASK=0x20
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM7SOCAEN 0x7942 %B16 #MASK=0x40
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM8SOCAEN 0x7942 %B16 #MASK=0x80
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd1 0x7942 %B16 #MASK=0x100
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd2 0x7942 %B16 #MASK=0x200
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd3 0x7942 %B16 #MASK=0x400
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd4 0x7942 %B16 #MASK=0x800
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd5 0x7942 %B16 #MASK=0xF000
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM1SOCBEN 0x7943 %B16 #MASK=0x1
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM2SOCBEN 0x7943 %B16 #MASK=0x2
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM3SOCBEN 0x7943 %B16 #MASK=0x4
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM4SOCBEN 0x7943 %B16 #MASK=0x8
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM5SOCBEN 0x7943 %B16 #MASK=0x10
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM6SOCBEN 0x7943 %B16 #MASK=0x20
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM7SOCBEN 0x7943 %B16 #MASK=0x40
SyncSocRegs.ADCSOCOUTSELECT.bit.PWM8SOCBEN 0x7943 %B16 #MASK=0x80
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd6 0x7943 %B16 #MASK=0x100
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd7 0x7943 %B16 #MASK=0x200
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd8 0x7943 %B16 #MASK=0x400
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd9 0x7943 %B16 #MASK=0x800
SyncSocRegs.ADCSOCOUTSELECT.bit.rsvd10 0x7943 %B16 #MASK=0xF000
SyncSocRegs.SYNCSOCLOCK.all 0x7944 %U32 #Unsigned
SyncSocRegs.SYNCSOCLOCK.bit.SYNCSELECT 0x7944 %B16 #MASK=0x1
SyncSocRegs.SYNCSOCLOCK.bit.ADCSOCOUTSELECT 0x7944 %B16 #MASK=0x2
SyncSocRegs.SYNCSOCLOCK.bit.rsvd1 0x7944 %B16 #MASK=0xFFFC
SyncSocRegs.SYNCSOCLOCK.bit.rsvd2 0x7945 %B16 #MASK=0xFFFF
TestErrorRegs.CPU_RAM_TEST_ERROR_STS.all 0x5F590 %U32 #Unsigned
TestErrorRegs.CPU_RAM_TEST_ERROR_STS.bit.COR_ERROR 0x5F590 %B16 #MASK=0x1
TestErrorRegs.CPU_RAM_TEST_ERROR_STS.bit.UNC_ERROR 0x5F590 %B16 #MASK=0x2
TestErrorRegs.CPU_RAM_TEST_ERROR_STS.bit.rsvd1 0x5F590 %B16 #MASK=0xFFFC
TestErrorRegs.CPU_RAM_TEST_ERROR_STS.bit.rsvd2 0x5F591 %B16 #MASK=0xFFFF
TestErrorRegs.CPU_RAM_TEST_ERROR_STS_CLR.all 0x5F592 %U32 #Unsigned
TestErrorRegs.CPU_RAM_TEST_ERROR_STS_CLR.bit.COR_ERROR 0x5F592 %B16 #MASK=0x1
TestErrorRegs.CPU_RAM_TEST_ERROR_STS_CLR.bit.UNC_ERROR 0x5F592 %B16 #MASK=0x2
TestErrorRegs.CPU_RAM_TEST_ERROR_STS_CLR.bit.rsvd1 0x5F592 %B16 #MASK=0xFFFC
TestErrorRegs.CPU_RAM_TEST_ERROR_STS_CLR.bit.rsvd2 0x5F593 %B16 #MASK=0xFFFF
TestErrorRegs.CPU_RAM_TEST_ERROR_ADDR 0x5F594 %U32 #Unsigned
DacaRegs.DACREV.all 0x5C00 %U16 #Unsigned
DacaRegs.DACREV.bit.REV 0x5C00 %B16 #MASK=0xFF
DacaRegs.DACREV.bit.rsvd1 0x5C00 %B16 #MASK=0xFF00
DacaRegs.DACCTL.all 0x5C01 %U16 #Unsigned
DacaRegs.DACCTL.bit.DACREFSEL 0x5C01 %B16 #MASK=0x1
DacaRegs.DACCTL.bit.MODE 0x5C01 %B16 #MASK=0x2
DacaRegs.DACCTL.bit.LOADMODE 0x5C01 %B16 #MASK=0x4
DacaRegs.DACCTL.bit.rsvd1 0x5C01 %B16 #MASK=0x8
DacaRegs.DACCTL.bit.SYNCSEL 0x5C01 %B16 #MASK=0xF0
DacaRegs.DACCTL.bit.rsvd2 0x5C01 %B16 #MASK=0xFF00
DacaRegs.DACVALA.all 0x5C02 %U16 #Unsigned
DacaRegs.DACVALA.bit.DACVALA 0x5C02 %B16 #MASK=0xFFF
DacaRegs.DACVALA.bit.rsvd1 0x5C02 %B16 #MASK=0xF000
DacaRegs.DACVALS.all 0x5C03 %U16 #Unsigned
DacaRegs.DACVALS.bit.DACVALS 0x5C03 %B16 #MASK=0xFFF
DacaRegs.DACVALS.bit.rsvd1 0x5C03 %B16 #MASK=0xF000
DacaRegs.DACOUTEN.all 0x5C04 %U16 #Unsigned
DacaRegs.DACOUTEN.bit.DACOUTEN 0x5C04 %B16 #MASK=0x1
DacaRegs.DACOUTEN.bit.rsvd1 0x5C04 %B16 #MASK=0xFFFE
DacaRegs.DACLOCK.all 0x5C05 %U16 #Unsigned
DacaRegs.DACLOCK.bit.DACCTL 0x5C05 %B16 #MASK=0x1
DacaRegs.DACLOCK.bit.DACVAL 0x5C05 %B16 #MASK=0x2
DacaRegs.DACLOCK.bit.DACOUTEN 0x5C05 %B16 #MASK=0x4
DacaRegs.DACLOCK.bit.rsvd1 0x5C05 %B16 #MASK=0xFF8
DacaRegs.DACLOCK.bit.KEY 0x5C05 %B16 #MASK=0xF000
DacaRegs.DACTRIM.all 0x5C06 %U16 #Unsigned
DacaRegs.DACTRIM.bit.OFFSET_TRIM 0x5C06 %B16 #MASK=0xFF
DacaRegs.DACTRIM.bit.rsvd1 0x5C06 %B16 #MASK=0xF00
DacaRegs.DACTRIM.bit.rsvd2 0x5C06 %B16 #MASK=0xF000
DacbRegs.DACREV.all 0x5C10 %U16 #Unsigned
DacbRegs.DACREV.bit.REV 0x5C10 %B16 #MASK=0xFF
DacbRegs.DACREV.bit.rsvd1 0x5C10 %B16 #MASK=0xFF00
DacbRegs.DACCTL.all 0x5C11 %U16 #Unsigned
DacbRegs.DACCTL.bit.DACREFSEL 0x5C11 %B16 #MASK=0x1
DacbRegs.DACCTL.bit.MODE 0x5C11 %B16 #MASK=0x2
DacbRegs.DACCTL.bit.LOADMODE 0x5C11 %B16 #MASK=0x4
DacbRegs.DACCTL.bit.rsvd1 0x5C11 %B16 #MASK=0x8
DacbRegs.DACCTL.bit.SYNCSEL 0x5C11 %B16 #MASK=0xF0
DacbRegs.DACCTL.bit.rsvd2 0x5C11 %B16 #MASK=0xFF00
DacbRegs.DACVALA.all 0x5C12 %U16 #Unsigned
DacbRegs.DACVALA.bit.DACVALA 0x5C12 %B16 #MASK=0xFFF
DacbRegs.DACVALA.bit.rsvd1 0x5C12 %B16 #MASK=0xF000
DacbRegs.DACVALS.all 0x5C13 %U16 #Unsigned
DacbRegs.DACVALS.bit.DACVALS 0x5C13 %B16 #MASK=0xFFF
DacbRegs.DACVALS.bit.rsvd1 0x5C13 %B16 #MASK=0xF000
DacbRegs.DACOUTEN.all 0x5C14 %U16 #Unsigned
DacbRegs.DACOUTEN.bit.DACOUTEN 0x5C14 %B16 #MASK=0x1
DacbRegs.DACOUTEN.bit.rsvd1 0x5C14 %B16 #MASK=0xFFFE
DacbRegs.DACLOCK.all 0x5C15 %U16 #Unsigned
DacbRegs.DACLOCK.bit.DACCTL 0x5C15 %B16 #MASK=0x1
DacbRegs.DACLOCK.bit.DACVAL 0x5C15 %B16 #MASK=0x2
DacbRegs.DACLOCK.bit.DACOUTEN 0x5C15 %B16 #MASK=0x4
DacbRegs.DACLOCK.bit.rsvd1 0x5C15 %B16 #MASK=0xFF8
DacbRegs.DACLOCK.bit.KEY 0x5C15 %B16 #MASK=0xF000
DacbRegs.DACTRIM.all 0x5C16 %U16 #Unsigned
DacbRegs.DACTRIM.bit.OFFSET_TRIM 0x5C16 %B16 #MASK=0xFF
DacbRegs.DACTRIM.bit.rsvd1 0x5C16 %B16 #MASK=0xF00
DacbRegs.DACTRIM.bit.rsvd2 0x5C16 %B16 #MASK=0xF000
CpuTimer0Regs.TIM.all 0xC00 %U32 #Unsigned
CpuTimer0Regs.TIM.bit.LSW 0xC00 %B16 #MASK=0xFFFF
CpuTimer0Regs.TIM.bit.MSW 0xC01 %B16 #MASK=0xFFFF
CpuTimer0Regs.PRD.all 0xC02 %U32 #Unsigned
CpuTimer0Regs.PRD.bit.LSW 0xC02 %B16 #MASK=0xFFFF
CpuTimer0Regs.PRD.bit.MSW 0xC03 %B16 #MASK=0xFFFF
CpuTimer0Regs.TCR.all 0xC04 %U16 #Unsigned
CpuTimer0Regs.TCR.bit.rsvd1 0xC04 %B16 #MASK=0xF
CpuTimer0Regs.TCR.bit.TSS 0xC04 %B16 #MASK=0x10
CpuTimer0Regs.TCR.bit.TRB 0xC04 %B16 #MASK=0x20
CpuTimer0Regs.TCR.bit.rsvd2 0xC04 %B16 #MASK=0x3C0
CpuTimer0Regs.TCR.bit.SOFT 0xC04 %B16 #MASK=0x400
CpuTimer0Regs.TCR.bit.FREE 0xC04 %B16 #MASK=0x800
CpuTimer0Regs.TCR.bit.rsvd3 0xC04 %B16 #MASK=0x3000
CpuTimer0Regs.TCR.bit.TIE 0xC04 %B16 #MASK=0x4000
CpuTimer0Regs.TCR.bit.TIF 0xC04 %B16 #MASK=0x8000
CpuTimer0Regs.rsvd1 0xC05 %U16 #Unsigned
CpuTimer0Regs.TPR.all 0xC06 %U16 #Unsigned
CpuTimer0Regs.TPR.bit.TDDR 0xC06 %B16 #MASK=0xFF
CpuTimer0Regs.TPR.bit.PSC 0xC06 %B16 #MASK=0xFF00
CpuTimer0Regs.TPRH.all 0xC07 %U16 #Unsigned
CpuTimer0Regs.TPRH.bit.TDDRH 0xC07 %B16 #MASK=0xFF
CpuTimer0Regs.TPRH.bit.PSCH 0xC07 %B16 #MASK=0xFF00
CpuTimer1Regs.TIM.all 0xC08 %U32 #Unsigned
CpuTimer1Regs.TIM.bit.LSW 0xC08 %B16 #MASK=0xFFFF
CpuTimer1Regs.TIM.bit.MSW 0xC09 %B16 #MASK=0xFFFF
CpuTimer1Regs.PRD.all 0xC0A %U32 #Unsigned
CpuTimer1Regs.PRD.bit.LSW 0xC0A %B16 #MASK=0xFFFF
CpuTimer1Regs.PRD.bit.MSW 0xC0B %B16 #MASK=0xFFFF
CpuTimer1Regs.TCR.all 0xC0C %U16 #Unsigned
CpuTimer1Regs.TCR.bit.rsvd1 0xC0C %B16 #MASK=0xF
CpuTimer1Regs.TCR.bit.TSS 0xC0C %B16 #MASK=0x10
CpuTimer1Regs.TCR.bit.TRB 0xC0C %B16 #MASK=0x20
CpuTimer1Regs.TCR.bit.rsvd2 0xC0C %B16 #MASK=0x3C0
CpuTimer1Regs.TCR.bit.SOFT 0xC0C %B16 #MASK=0x400
CpuTimer1Regs.TCR.bit.FREE 0xC0C %B16 #MASK=0x800
CpuTimer1Regs.TCR.bit.rsvd3 0xC0C %B16 #MASK=0x3000
CpuTimer1Regs.TCR.bit.TIE 0xC0C %B16 #MASK=0x4000
CpuTimer1Regs.TCR.bit.TIF 0xC0C %B16 #MASK=0x8000
CpuTimer1Regs.rsvd1 0xC0D %U16 #Unsigned
CpuTimer1Regs.TPR.all 0xC0E %U16 #Unsigned
CpuTimer1Regs.TPR.bit.TDDR 0xC0E %B16 #MASK=0xFF
CpuTimer1Regs.TPR.bit.PSC 0xC0E %B16 #MASK=0xFF00
CpuTimer1Regs.TPRH.all 0xC0F %U16 #Unsigned
CpuTimer1Regs.TPRH.bit.TDDRH 0xC0F %B16 #MASK=0xFF
CpuTimer1Regs.TPRH.bit.PSCH 0xC0F %B16 #MASK=0xFF00
CpuTimer2Regs.TIM.all 0xC10 %U32 #Unsigned
CpuTimer2Regs.TIM.bit.LSW 0xC10 %B16 #MASK=0xFFFF
CpuTimer2Regs.TIM.bit.MSW 0xC11 %B16 #MASK=0xFFFF
CpuTimer2Regs.PRD.all 0xC12 %U32 #Unsigned
CpuTimer2Regs.PRD.bit.LSW 0xC12 %B16 #MASK=0xFFFF
CpuTimer2Regs.PRD.bit.MSW 0xC13 %B16 #MASK=0xFFFF
CpuTimer2Regs.TCR.all 0xC14 %U16 #Unsigned
CpuTimer2Regs.TCR.bit.rsvd1 0xC14 %B16 #MASK=0xF
CpuTimer2Regs.TCR.bit.TSS 0xC14 %B16 #MASK=0x10
CpuTimer2Regs.TCR.bit.TRB 0xC14 %B16 #MASK=0x20
CpuTimer2Regs.TCR.bit.rsvd2 0xC14 %B16 #MASK=0x3C0
CpuTimer2Regs.TCR.bit.SOFT 0xC14 %B16 #MASK=0x400
CpuTimer2Regs.TCR.bit.FREE 0xC14 %B16 #MASK=0x800
CpuTimer2Regs.TCR.bit.rsvd3 0xC14 %B16 #MASK=0x3000
CpuTimer2Regs.TCR.bit.TIE 0xC14 %B16 #MASK=0x4000
CpuTimer2Regs.TCR.bit.TIF 0xC14 %B16 #MASK=0x8000
CpuTimer2Regs.rsvd1 0xC15 %U16 #Unsigned
CpuTimer2Regs.TPR.all 0xC16 %U16 #Unsigned
CpuTimer2Regs.TPR.bit.TDDR 0xC16 %B16 #MASK=0xFF
CpuTimer2Regs.TPR.bit.PSC 0xC16 %B16 #MASK=0xFF00
CpuTimer2Regs.TPRH.all 0xC17 %U16 #Unsigned
CpuTimer2Regs.TPRH.bit.TDDRH 0xC17 %B16 #MASK=0xFF
CpuTimer2Regs.TPRH.bit.PSCH 0xC17 %B16 #MASK=0xFF00
EradHWBP1Regs.HWBP_MASK 0x5E900 %U32 #Unsigned
EradHWBP1Regs.HWBP_REF 0x5E902 %U32 #Unsigned
EradHWBP1Regs.HWBP_CLEAR.all 0x5E904 %U16 #Unsigned
EradHWBP1Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E904 %B16 #MASK=0x1
EradHWBP1Regs.HWBP_CLEAR.bit.rsvd1 0x5E904 %B16 #MASK=0xFFFE
EradHWBP1Regs.rsvd1 0x5E905 %U16 #Unsigned
EradHWBP1Regs.HWBP_CNTL.all 0x5E906 %U16 #Unsigned
EradHWBP1Regs.HWBP_CNTL.bit.rsvd1 0x5E906 %B16 #MASK=0x1
EradHWBP1Regs.HWBP_CNTL.bit.BUS_SEL 0x5E906 %B16 #MASK=0x1E
EradHWBP1Regs.HWBP_CNTL.bit.STOP 0x5E906 %B16 #MASK=0x20
EradHWBP1Regs.HWBP_CNTL.bit.RTOSINT 0x5E906 %B16 #MASK=0x40
EradHWBP1Regs.HWBP_CNTL.bit.COMP_MODE 0x5E906 %B16 #MASK=0x380
EradHWBP1Regs.HWBP_CNTL.bit.rsvd2 0x5E906 %B16 #MASK=0x400
EradHWBP1Regs.HWBP_CNTL.bit.rsvd3 0x5E906 %B16 #MASK=0x800
EradHWBP1Regs.HWBP_CNTL.bit.rsvd4 0x5E906 %B16 #MASK=0xF000
EradHWBP1Regs.HWBP_STATUS.all 0x5E907 %U16 #Unsigned
EradHWBP1Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E907 %B16 #MASK=0x1
EradHWBP1Regs.HWBP_STATUS.bit.rsvd1 0x5E907 %B16 #MASK=0xFE
EradHWBP1Regs.HWBP_STATUS.bit.MODULE_ID 0x5E907 %B16 #MASK=0x3F00
EradHWBP1Regs.HWBP_STATUS.bit.STATUS 0x5E907 %B16 #MASK=0xC000
EradHWBP2Regs.HWBP_MASK 0x5E908 %U32 #Unsigned
EradHWBP2Regs.HWBP_REF 0x5E90A %U32 #Unsigned
EradHWBP2Regs.HWBP_CLEAR.all 0x5E90C %U16 #Unsigned
EradHWBP2Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E90C %B16 #MASK=0x1
EradHWBP2Regs.HWBP_CLEAR.bit.rsvd1 0x5E90C %B16 #MASK=0xFFFE
EradHWBP2Regs.rsvd1 0x5E90D %U16 #Unsigned
EradHWBP2Regs.HWBP_CNTL.all 0x5E90E %U16 #Unsigned
EradHWBP2Regs.HWBP_CNTL.bit.rsvd1 0x5E90E %B16 #MASK=0x1
EradHWBP2Regs.HWBP_CNTL.bit.BUS_SEL 0x5E90E %B16 #MASK=0x1E
EradHWBP2Regs.HWBP_CNTL.bit.STOP 0x5E90E %B16 #MASK=0x20
EradHWBP2Regs.HWBP_CNTL.bit.RTOSINT 0x5E90E %B16 #MASK=0x40
EradHWBP2Regs.HWBP_CNTL.bit.COMP_MODE 0x5E90E %B16 #MASK=0x380
EradHWBP2Regs.HWBP_CNTL.bit.rsvd2 0x5E90E %B16 #MASK=0x400
EradHWBP2Regs.HWBP_CNTL.bit.rsvd3 0x5E90E %B16 #MASK=0x800
EradHWBP2Regs.HWBP_CNTL.bit.rsvd4 0x5E90E %B16 #MASK=0xF000
EradHWBP2Regs.HWBP_STATUS.all 0x5E90F %U16 #Unsigned
EradHWBP2Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E90F %B16 #MASK=0x1
EradHWBP2Regs.HWBP_STATUS.bit.rsvd1 0x5E90F %B16 #MASK=0xFE
EradHWBP2Regs.HWBP_STATUS.bit.MODULE_ID 0x5E90F %B16 #MASK=0x3F00
EradHWBP2Regs.HWBP_STATUS.bit.STATUS 0x5E90F %B16 #MASK=0xC000
EradHWBP3Regs.HWBP_MASK 0x5E910 %U32 #Unsigned
EradHWBP3Regs.HWBP_REF 0x5E912 %U32 #Unsigned
EradHWBP3Regs.HWBP_CLEAR.all 0x5E914 %U16 #Unsigned
EradHWBP3Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E914 %B16 #MASK=0x1
EradHWBP3Regs.HWBP_CLEAR.bit.rsvd1 0x5E914 %B16 #MASK=0xFFFE
EradHWBP3Regs.rsvd1 0x5E915 %U16 #Unsigned
EradHWBP3Regs.HWBP_CNTL.all 0x5E916 %U16 #Unsigned
EradHWBP3Regs.HWBP_CNTL.bit.rsvd1 0x5E916 %B16 #MASK=0x1
EradHWBP3Regs.HWBP_CNTL.bit.BUS_SEL 0x5E916 %B16 #MASK=0x1E
EradHWBP3Regs.HWBP_CNTL.bit.STOP 0x5E916 %B16 #MASK=0x20
EradHWBP3Regs.HWBP_CNTL.bit.RTOSINT 0x5E916 %B16 #MASK=0x40
EradHWBP3Regs.HWBP_CNTL.bit.COMP_MODE 0x5E916 %B16 #MASK=0x380
EradHWBP3Regs.HWBP_CNTL.bit.rsvd2 0x5E916 %B16 #MASK=0x400
EradHWBP3Regs.HWBP_CNTL.bit.rsvd3 0x5E916 %B16 #MASK=0x800
EradHWBP3Regs.HWBP_CNTL.bit.rsvd4 0x5E916 %B16 #MASK=0xF000
EradHWBP3Regs.HWBP_STATUS.all 0x5E917 %U16 #Unsigned
EradHWBP3Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E917 %B16 #MASK=0x1
EradHWBP3Regs.HWBP_STATUS.bit.rsvd1 0x5E917 %B16 #MASK=0xFE
EradHWBP3Regs.HWBP_STATUS.bit.MODULE_ID 0x5E917 %B16 #MASK=0x3F00
EradHWBP3Regs.HWBP_STATUS.bit.STATUS 0x5E917 %B16 #MASK=0xC000
EradHWBP4Regs.HWBP_MASK 0x5E918 %U32 #Unsigned
EradHWBP4Regs.HWBP_REF 0x5E91A %U32 #Unsigned
EradHWBP4Regs.HWBP_CLEAR.all 0x5E91C %U16 #Unsigned
EradHWBP4Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E91C %B16 #MASK=0x1
EradHWBP4Regs.HWBP_CLEAR.bit.rsvd1 0x5E91C %B16 #MASK=0xFFFE
EradHWBP4Regs.rsvd1 0x5E91D %U16 #Unsigned
EradHWBP4Regs.HWBP_CNTL.all 0x5E91E %U16 #Unsigned
EradHWBP4Regs.HWBP_CNTL.bit.rsvd1 0x5E91E %B16 #MASK=0x1
EradHWBP4Regs.HWBP_CNTL.bit.BUS_SEL 0x5E91E %B16 #MASK=0x1E
EradHWBP4Regs.HWBP_CNTL.bit.STOP 0x5E91E %B16 #MASK=0x20
EradHWBP4Regs.HWBP_CNTL.bit.RTOSINT 0x5E91E %B16 #MASK=0x40
EradHWBP4Regs.HWBP_CNTL.bit.COMP_MODE 0x5E91E %B16 #MASK=0x380
EradHWBP4Regs.HWBP_CNTL.bit.rsvd2 0x5E91E %B16 #MASK=0x400
EradHWBP4Regs.HWBP_CNTL.bit.rsvd3 0x5E91E %B16 #MASK=0x800
EradHWBP4Regs.HWBP_CNTL.bit.rsvd4 0x5E91E %B16 #MASK=0xF000
EradHWBP4Regs.HWBP_STATUS.all 0x5E91F %U16 #Unsigned
EradHWBP4Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E91F %B16 #MASK=0x1
EradHWBP4Regs.HWBP_STATUS.bit.rsvd1 0x5E91F %B16 #MASK=0xFE
EradHWBP4Regs.HWBP_STATUS.bit.MODULE_ID 0x5E91F %B16 #MASK=0x3F00
EradHWBP4Regs.HWBP_STATUS.bit.STATUS 0x5E91F %B16 #MASK=0xC000
EradHWBP5Regs.HWBP_MASK 0x5E920 %U32 #Unsigned
EradHWBP5Regs.HWBP_REF 0x5E922 %U32 #Unsigned
EradHWBP5Regs.HWBP_CLEAR.all 0x5E924 %U16 #Unsigned
EradHWBP5Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E924 %B16 #MASK=0x1
EradHWBP5Regs.HWBP_CLEAR.bit.rsvd1 0x5E924 %B16 #MASK=0xFFFE
EradHWBP5Regs.rsvd1 0x5E925 %U16 #Unsigned
EradHWBP5Regs.HWBP_CNTL.all 0x5E926 %U16 #Unsigned
EradHWBP5Regs.HWBP_CNTL.bit.rsvd1 0x5E926 %B16 #MASK=0x1
EradHWBP5Regs.HWBP_CNTL.bit.BUS_SEL 0x5E926 %B16 #MASK=0x1E
EradHWBP5Regs.HWBP_CNTL.bit.STOP 0x5E926 %B16 #MASK=0x20
EradHWBP5Regs.HWBP_CNTL.bit.RTOSINT 0x5E926 %B16 #MASK=0x40
EradHWBP5Regs.HWBP_CNTL.bit.COMP_MODE 0x5E926 %B16 #MASK=0x380
EradHWBP5Regs.HWBP_CNTL.bit.rsvd2 0x5E926 %B16 #MASK=0x400
EradHWBP5Regs.HWBP_CNTL.bit.rsvd3 0x5E926 %B16 #MASK=0x800
EradHWBP5Regs.HWBP_CNTL.bit.rsvd4 0x5E926 %B16 #MASK=0xF000
EradHWBP5Regs.HWBP_STATUS.all 0x5E927 %U16 #Unsigned
EradHWBP5Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E927 %B16 #MASK=0x1
EradHWBP5Regs.HWBP_STATUS.bit.rsvd1 0x5E927 %B16 #MASK=0xFE
EradHWBP5Regs.HWBP_STATUS.bit.MODULE_ID 0x5E927 %B16 #MASK=0x3F00
EradHWBP5Regs.HWBP_STATUS.bit.STATUS 0x5E927 %B16 #MASK=0xC000
EradHWBP6Regs.HWBP_MASK 0x5E928 %U32 #Unsigned
EradHWBP6Regs.HWBP_REF 0x5E92A %U32 #Unsigned
EradHWBP6Regs.HWBP_CLEAR.all 0x5E92C %U16 #Unsigned
EradHWBP6Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E92C %B16 #MASK=0x1
EradHWBP6Regs.HWBP_CLEAR.bit.rsvd1 0x5E92C %B16 #MASK=0xFFFE
EradHWBP6Regs.rsvd1 0x5E92D %U16 #Unsigned
EradHWBP6Regs.HWBP_CNTL.all 0x5E92E %U16 #Unsigned
EradHWBP6Regs.HWBP_CNTL.bit.rsvd1 0x5E92E %B16 #MASK=0x1
EradHWBP6Regs.HWBP_CNTL.bit.BUS_SEL 0x5E92E %B16 #MASK=0x1E
EradHWBP6Regs.HWBP_CNTL.bit.STOP 0x5E92E %B16 #MASK=0x20
EradHWBP6Regs.HWBP_CNTL.bit.RTOSINT 0x5E92E %B16 #MASK=0x40
EradHWBP6Regs.HWBP_CNTL.bit.COMP_MODE 0x5E92E %B16 #MASK=0x380
EradHWBP6Regs.HWBP_CNTL.bit.rsvd2 0x5E92E %B16 #MASK=0x400
EradHWBP6Regs.HWBP_CNTL.bit.rsvd3 0x5E92E %B16 #MASK=0x800
EradHWBP6Regs.HWBP_CNTL.bit.rsvd4 0x5E92E %B16 #MASK=0xF000
EradHWBP6Regs.HWBP_STATUS.all 0x5E92F %U16 #Unsigned
EradHWBP6Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E92F %B16 #MASK=0x1
EradHWBP6Regs.HWBP_STATUS.bit.rsvd1 0x5E92F %B16 #MASK=0xFE
EradHWBP6Regs.HWBP_STATUS.bit.MODULE_ID 0x5E92F %B16 #MASK=0x3F00
EradHWBP6Regs.HWBP_STATUS.bit.STATUS 0x5E92F %B16 #MASK=0xC000
EradHWBP7Regs.HWBP_MASK 0x5E930 %U32 #Unsigned
EradHWBP7Regs.HWBP_REF 0x5E932 %U32 #Unsigned
EradHWBP7Regs.HWBP_CLEAR.all 0x5E934 %U16 #Unsigned
EradHWBP7Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E934 %B16 #MASK=0x1
EradHWBP7Regs.HWBP_CLEAR.bit.rsvd1 0x5E934 %B16 #MASK=0xFFFE
EradHWBP7Regs.rsvd1 0x5E935 %U16 #Unsigned
EradHWBP7Regs.HWBP_CNTL.all 0x5E936 %U16 #Unsigned
EradHWBP7Regs.HWBP_CNTL.bit.rsvd1 0x5E936 %B16 #MASK=0x1
EradHWBP7Regs.HWBP_CNTL.bit.BUS_SEL 0x5E936 %B16 #MASK=0x1E
EradHWBP7Regs.HWBP_CNTL.bit.STOP 0x5E936 %B16 #MASK=0x20
EradHWBP7Regs.HWBP_CNTL.bit.RTOSINT 0x5E936 %B16 #MASK=0x40
EradHWBP7Regs.HWBP_CNTL.bit.COMP_MODE 0x5E936 %B16 #MASK=0x380
EradHWBP7Regs.HWBP_CNTL.bit.rsvd2 0x5E936 %B16 #MASK=0x400
EradHWBP7Regs.HWBP_CNTL.bit.rsvd3 0x5E936 %B16 #MASK=0x800
EradHWBP7Regs.HWBP_CNTL.bit.rsvd4 0x5E936 %B16 #MASK=0xF000
EradHWBP7Regs.HWBP_STATUS.all 0x5E937 %U16 #Unsigned
EradHWBP7Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E937 %B16 #MASK=0x1
EradHWBP7Regs.HWBP_STATUS.bit.rsvd1 0x5E937 %B16 #MASK=0xFE
EradHWBP7Regs.HWBP_STATUS.bit.MODULE_ID 0x5E937 %B16 #MASK=0x3F00
EradHWBP7Regs.HWBP_STATUS.bit.STATUS 0x5E937 %B16 #MASK=0xC000
EradHWBP8Regs.HWBP_MASK 0x5E938 %U32 #Unsigned
EradHWBP8Regs.HWBP_REF 0x5E93A %U32 #Unsigned
EradHWBP8Regs.HWBP_CLEAR.all 0x5E93C %U16 #Unsigned
EradHWBP8Regs.HWBP_CLEAR.bit.EVENT_CLR 0x5E93C %B16 #MASK=0x1
EradHWBP8Regs.HWBP_CLEAR.bit.rsvd1 0x5E93C %B16 #MASK=0xFFFE
EradHWBP8Regs.rsvd1 0x5E93D %U16 #Unsigned
EradHWBP8Regs.HWBP_CNTL.all 0x5E93E %U16 #Unsigned
EradHWBP8Regs.HWBP_CNTL.bit.rsvd1 0x5E93E %B16 #MASK=0x1
EradHWBP8Regs.HWBP_CNTL.bit.BUS_SEL 0x5E93E %B16 #MASK=0x1E
EradHWBP8Regs.HWBP_CNTL.bit.STOP 0x5E93E %B16 #MASK=0x20
EradHWBP8Regs.HWBP_CNTL.bit.RTOSINT 0x5E93E %B16 #MASK=0x40
EradHWBP8Regs.HWBP_CNTL.bit.COMP_MODE 0x5E93E %B16 #MASK=0x380
EradHWBP8Regs.HWBP_CNTL.bit.rsvd2 0x5E93E %B16 #MASK=0x400
EradHWBP8Regs.HWBP_CNTL.bit.rsvd3 0x5E93E %B16 #MASK=0x800
EradHWBP8Regs.HWBP_CNTL.bit.rsvd4 0x5E93E %B16 #MASK=0xF000
EradHWBP8Regs.HWBP_STATUS.all 0x5E93F %U16 #Unsigned
EradHWBP8Regs.HWBP_STATUS.bit.EVENT_FIRED 0x5E93F %B16 #MASK=0x1
EradHWBP8Regs.HWBP_STATUS.bit.rsvd1 0x5E93F %B16 #MASK=0xFE
EradHWBP8Regs.HWBP_STATUS.bit.MODULE_ID 0x5E93F %B16 #MASK=0x3F00
EradHWBP8Regs.HWBP_STATUS.bit.STATUS 0x5E93F %B16 #MASK=0xC000
XintRegs.XINT1CR.all 0x7070 %U16 #Unsigned
XintRegs.XINT1CR.bit.ENABLE 0x7070 %B16 #MASK=0x1
XintRegs.XINT1CR.bit.rsvd1 0x7070 %B16 #MASK=0x2
XintRegs.XINT1CR.bit.POLARITY 0x7070 %B16 #MASK=0xC
XintRegs.XINT1CR.bit.rsvd2 0x7070 %B16 #MASK=0xFFF0
XintRegs.XINT2CR.all 0x7071 %U16 #Unsigned
XintRegs.XINT2CR.bit.ENABLE 0x7071 %B16 #MASK=0x1
XintRegs.XINT2CR.bit.rsvd1 0x7071 %B16 #MASK=0x2
XintRegs.XINT2CR.bit.POLARITY 0x7071 %B16 #MASK=0xC
XintRegs.XINT2CR.bit.rsvd2 0x7071 %B16 #MASK=0xFFF0
XintRegs.XINT3CR.all 0x7072 %U16 #Unsigned
XintRegs.XINT3CR.bit.ENABLE 0x7072 %B16 #MASK=0x1
XintRegs.XINT3CR.bit.rsvd1 0x7072 %B16 #MASK=0x2
XintRegs.XINT3CR.bit.POLARITY 0x7072 %B16 #MASK=0xC
XintRegs.XINT3CR.bit.rsvd2 0x7072 %B16 #MASK=0xFFF0
XintRegs.XINT4CR.all 0x7073 %U16 #Unsigned
XintRegs.XINT4CR.bit.ENABLE 0x7073 %B16 #MASK=0x1
XintRegs.XINT4CR.bit.rsvd1 0x7073 %B16 #MASK=0x2
XintRegs.XINT4CR.bit.POLARITY 0x7073 %B16 #MASK=0xC
XintRegs.XINT4CR.bit.rsvd2 0x7073 %B16 #MASK=0xFFF0
XintRegs.XINT5CR.all 0x7074 %U16 #Unsigned
XintRegs.XINT5CR.bit.ENABLE 0x7074 %B16 #MASK=0x1
XintRegs.XINT5CR.bit.rsvd1 0x7074 %B16 #MASK=0x2
XintRegs.XINT5CR.bit.POLARITY 0x7074 %B16 #MASK=0xC
XintRegs.XINT5CR.bit.rsvd2 0x7074 %B16 #MASK=0xFFF0
XintRegs.rsvd1[0] 0x7075 %U16 #Unsigned
XintRegs.rsvd1[1] 0x7076 %U16 #Unsigned
XintRegs.rsvd1[2] 0x7077 %U16 #Unsigned
XintRegs.XINT1CTR 0x7078 %U16 #Unsigned
XintRegs.XINT2CTR 0x7079 %U16 #Unsigned
XintRegs.XINT3CTR 0x707A %U16 #Unsigned
EradCounter1Regs.CTM_CNTL.all 0x5E980 %U16 #Unsigned
EradCounter1Regs.CTM_CNTL.bit.rsvd1 0x5E980 %B16 #MASK=0x3
EradCounter1Regs.CTM_CNTL.bit.START_STOP_MODE 0x5E980 %B16 #MASK=0x4
EradCounter1Regs.CTM_CNTL.bit.EVENT_MODE 0x5E980 %B16 #MASK=0x8
EradCounter1Regs.CTM_CNTL.bit.RST_ON_MATCH 0x5E980 %B16 #MASK=0x10
EradCounter1Regs.CTM_CNTL.bit.rsvd2 0x5E980 %B16 #MASK=0x20
EradCounter1Regs.CTM_CNTL.bit.STOP 0x5E980 %B16 #MASK=0x40
EradCounter1Regs.CTM_CNTL.bit.RTOSINT 0x5E980 %B16 #MASK=0x80
EradCounter1Regs.CTM_CNTL.bit.START_STOP_CUMULATIVE 0x5E980 %B16 #MASK=0x100
EradCounter1Regs.CTM_CNTL.bit.rsvd3 0x5E980 %B16 #MASK=0x200
EradCounter1Regs.CTM_CNTL.bit.RST_EN 0x5E980 %B16 #MASK=0x400
EradCounter1Regs.CTM_CNTL.bit.CNT_INP_SEL_EN 0x5E980 %B16 #MASK=0x800
EradCounter1Regs.CTM_CNTL.bit.rsvd4 0x5E980 %B16 #MASK=0xF000
EradCounter1Regs.CTM_STATUS.all 0x5E981 %U16 #Unsigned
EradCounter1Regs.CTM_STATUS.bit.EVENT_FIRED 0x5E981 %B16 #MASK=0x1
EradCounter1Regs.CTM_STATUS.bit.OVERFLOW 0x5E981 %B16 #MASK=0x2
EradCounter1Regs.CTM_STATUS.bit.MODULE_ID 0x5E981 %B16 #MASK=0xFFC
EradCounter1Regs.CTM_STATUS.bit.STATUS 0x5E981 %B16 #MASK=0xF000
EradCounter1Regs.CTM_REF 0x5E982 %U32 #Unsigned
EradCounter1Regs.CTM_COUNT 0x5E984 %U32 #Unsigned
EradCounter1Regs.CTM_MAX_COUNT 0x5E986 %U32 #Unsigned
EradCounter1Regs.CTM_INPUT_SEL.all 0x5E988 %U16 #Unsigned
EradCounter1Regs.CTM_INPUT_SEL.bit.CNT_INP_SEL 0x5E988 %B16 #MASK=0x7F
EradCounter1Regs.CTM_INPUT_SEL.bit.rsvd1 0x5E988 %B16 #MASK=0x80
EradCounter1Regs.CTM_INPUT_SEL.bit.STA_INP_SEL 0x5E988 %B16 #MASK=0x7F00
EradCounter1Regs.CTM_INPUT_SEL.bit.rsvd2 0x5E988 %B16 #MASK=0x8000
EradCounter1Regs.CTM_CLEAR.all 0x5E989 %U16 #Unsigned
EradCounter1Regs.CTM_CLEAR.bit.EVENT_CLEAR 0x5E989 %B16 #MASK=0x1
EradCounter1Regs.CTM_CLEAR.bit.OVERFLOW_CLEAR 0x5E989 %B16 #MASK=0x2
EradCounter1Regs.CTM_CLEAR.bit.rsvd1 0x5E989 %B16 #MASK=0xFFFC
EradCounter1Regs.CTM_INPUT_SEL_2.all 0x5E98A %U16 #Unsigned
EradCounter1Regs.CTM_INPUT_SEL_2.bit.STO_INP_SEL 0x5E98A %B16 #MASK=0x7F
EradCounter1Regs.CTM_INPUT_SEL_2.bit.rsvd1 0x5E98A %B16 #MASK=0x80
EradCounter1Regs.CTM_INPUT_SEL_2.bit.RST_INP_SEL 0x5E98A %B16 #MASK=0x7F00
EradCounter1Regs.CTM_INPUT_SEL_2.bit.rsvd2 0x5E98A %B16 #MASK=0x8000
EradCounter1Regs.CTM_INPUT_COND.all 0x5E98B %U16 #Unsigned
EradCounter1Regs.CTM_INPUT_COND.bit.CTM_INP_INV 0x5E98B %B16 #MASK=0x1
EradCounter1Regs.CTM_INPUT_COND.bit.CTM_INP_SYNCH 0x5E98B %B16 #MASK=0x2
EradCounter1Regs.CTM_INPUT_COND.bit.rsvd1 0x5E98B %B16 #MASK=0xC
EradCounter1Regs.CTM_INPUT_COND.bit.STA_INP_INV 0x5E98B %B16 #MASK=0x10
EradCounter1Regs.CTM_INPUT_COND.bit.STA_INP_SYNCH 0x5E98B %B16 #MASK=0x20
EradCounter1Regs.CTM_INPUT_COND.bit.rsvd2 0x5E98B %B16 #MASK=0xC0
EradCounter1Regs.CTM_INPUT_COND.bit.STO_INP_INV 0x5E98B %B16 #MASK=0x100
EradCounter1Regs.CTM_INPUT_COND.bit.STO_INP_SYNCH 0x5E98B %B16 #MASK=0x200
EradCounter1Regs.CTM_INPUT_COND.bit.rsvd3 0x5E98B %B16 #MASK=0xC00
EradCounter1Regs.CTM_INPUT_COND.bit.RST_INP_INV 0x5E98B %B16 #MASK=0x1000
EradCounter1Regs.CTM_INPUT_COND.bit.RST_INP_SYNCH 0x5E98B %B16 #MASK=0x2000
EradCounter1Regs.CTM_INPUT_COND.bit.rsvd4 0x5E98B %B16 #MASK=0xC000
EradCounter2Regs.CTM_CNTL.all 0x5E990 %U16 #Unsigned
EradCounter2Regs.CTM_CNTL.bit.rsvd1 0x5E990 %B16 #MASK=0x3
EradCounter2Regs.CTM_CNTL.bit.START_STOP_MODE 0x5E990 %B16 #MASK=0x4
EradCounter2Regs.CTM_CNTL.bit.EVENT_MODE 0x5E990 %B16 #MASK=0x8
EradCounter2Regs.CTM_CNTL.bit.RST_ON_MATCH 0x5E990 %B16 #MASK=0x10
EradCounter2Regs.CTM_CNTL.bit.rsvd2 0x5E990 %B16 #MASK=0x20
EradCounter2Regs.CTM_CNTL.bit.STOP 0x5E990 %B16 #MASK=0x40
EradCounter2Regs.CTM_CNTL.bit.RTOSINT 0x5E990 %B16 #MASK=0x80
EradCounter2Regs.CTM_CNTL.bit.START_STOP_CUMULATIVE 0x5E990 %B16 #MASK=0x100
EradCounter2Regs.CTM_CNTL.bit.rsvd3 0x5E990 %B16 #MASK=0x200
EradCounter2Regs.CTM_CNTL.bit.RST_EN 0x5E990 %B16 #MASK=0x400
EradCounter2Regs.CTM_CNTL.bit.CNT_INP_SEL_EN 0x5E990 %B16 #MASK=0x800
EradCounter2Regs.CTM_CNTL.bit.rsvd4 0x5E990 %B16 #MASK=0xF000
EradCounter2Regs.CTM_STATUS.all 0x5E991 %U16 #Unsigned
EradCounter2Regs.CTM_STATUS.bit.EVENT_FIRED 0x5E991 %B16 #MASK=0x1
EradCounter2Regs.CTM_STATUS.bit.OVERFLOW 0x5E991 %B16 #MASK=0x2
EradCounter2Regs.CTM_STATUS.bit.MODULE_ID 0x5E991 %B16 #MASK=0xFFC
EradCounter2Regs.CTM_STATUS.bit.STATUS 0x5E991 %B16 #MASK=0xF000
EradCounter2Regs.CTM_REF 0x5E992 %U32 #Unsigned
EradCounter2Regs.CTM_COUNT 0x5E994 %U32 #Unsigned
EradCounter2Regs.CTM_MAX_COUNT 0x5E996 %U32 #Unsigned
EradCounter2Regs.CTM_INPUT_SEL.all 0x5E998 %U16 #Unsigned
EradCounter2Regs.CTM_INPUT_SEL.bit.CNT_INP_SEL 0x5E998 %B16 #MASK=0x7F
EradCounter2Regs.CTM_INPUT_SEL.bit.rsvd1 0x5E998 %B16 #MASK=0x80
EradCounter2Regs.CTM_INPUT_SEL.bit.STA_INP_SEL 0x5E998 %B16 #MASK=0x7F00
EradCounter2Regs.CTM_INPUT_SEL.bit.rsvd2 0x5E998 %B16 #MASK=0x8000
EradCounter2Regs.CTM_CLEAR.all 0x5E999 %U16 #Unsigned
EradCounter2Regs.CTM_CLEAR.bit.EVENT_CLEAR 0x5E999 %B16 #MASK=0x1
EradCounter2Regs.CTM_CLEAR.bit.OVERFLOW_CLEAR 0x5E999 %B16 #MASK=0x2
EradCounter2Regs.CTM_CLEAR.bit.rsvd1 0x5E999 %B16 #MASK=0xFFFC
EradCounter2Regs.CTM_INPUT_SEL_2.all 0x5E99A %U16 #Unsigned
EradCounter2Regs.CTM_INPUT_SEL_2.bit.STO_INP_SEL 0x5E99A %B16 #MASK=0x7F
EradCounter2Regs.CTM_INPUT_SEL_2.bit.rsvd1 0x5E99A %B16 #MASK=0x80
EradCounter2Regs.CTM_INPUT_SEL_2.bit.RST_INP_SEL 0x5E99A %B16 #MASK=0x7F00
EradCounter2Regs.CTM_INPUT_SEL_2.bit.rsvd2 0x5E99A %B16 #MASK=0x8000
EradCounter2Regs.CTM_INPUT_COND.all 0x5E99B %U16 #Unsigned
EradCounter2Regs.CTM_INPUT_COND.bit.CTM_INP_INV 0x5E99B %B16 #MASK=0x1
EradCounter2Regs.CTM_INPUT_COND.bit.CTM_INP_SYNCH 0x5E99B %B16 #MASK=0x2
EradCounter2Regs.CTM_INPUT_COND.bit.rsvd1 0x5E99B %B16 #MASK=0xC
EradCounter2Regs.CTM_INPUT_COND.bit.STA_INP_INV 0x5E99B %B16 #MASK=0x10
EradCounter2Regs.CTM_INPUT_COND.bit.STA_INP_SYNCH 0x5E99B %B16 #MASK=0x20
EradCounter2Regs.CTM_INPUT_COND.bit.rsvd2 0x5E99B %B16 #MASK=0xC0
EradCounter2Regs.CTM_INPUT_COND.bit.STO_INP_INV 0x5E99B %B16 #MASK=0x100
EradCounter2Regs.CTM_INPUT_COND.bit.STO_INP_SYNCH 0x5E99B %B16 #MASK=0x200
EradCounter2Regs.CTM_INPUT_COND.bit.rsvd3 0x5E99B %B16 #MASK=0xC00
EradCounter2Regs.CTM_INPUT_COND.bit.RST_INP_INV 0x5E99B %B16 #MASK=0x1000
EradCounter2Regs.CTM_INPUT_COND.bit.RST_INP_SYNCH 0x5E99B %B16 #MASK=0x2000
EradCounter2Regs.CTM_INPUT_COND.bit.rsvd4 0x5E99B %B16 #MASK=0xC000
EradCounter3Regs.CTM_CNTL.all 0x5E9A0 %U16 #Unsigned
EradCounter3Regs.CTM_CNTL.bit.rsvd1 0x5E9A0 %B16 #MASK=0x3
EradCounter3Regs.CTM_CNTL.bit.START_STOP_MODE 0x5E9A0 %B16 #MASK=0x4
EradCounter3Regs.CTM_CNTL.bit.EVENT_MODE 0x5E9A0 %B16 #MASK=0x8
EradCounter3Regs.CTM_CNTL.bit.RST_ON_MATCH 0x5E9A0 %B16 #MASK=0x10
EradCounter3Regs.CTM_CNTL.bit.rsvd2 0x5E9A0 %B16 #MASK=0x20
EradCounter3Regs.CTM_CNTL.bit.STOP 0x5E9A0 %B16 #MASK=0x40
EradCounter3Regs.CTM_CNTL.bit.RTOSINT 0x5E9A0 %B16 #MASK=0x80
EradCounter3Regs.CTM_CNTL.bit.START_STOP_CUMULATIVE 0x5E9A0 %B16 #MASK=0x100
EradCounter3Regs.CTM_CNTL.bit.rsvd3 0x5E9A0 %B16 #MASK=0x200
EradCounter3Regs.CTM_CNTL.bit.RST_EN 0x5E9A0 %B16 #MASK=0x400
EradCounter3Regs.CTM_CNTL.bit.CNT_INP_SEL_EN 0x5E9A0 %B16 #MASK=0x800
EradCounter3Regs.CTM_CNTL.bit.rsvd4 0x5E9A0 %B16 #MASK=0xF000
EradCounter3Regs.CTM_STATUS.all 0x5E9A1 %U16 #Unsigned
EradCounter3Regs.CTM_STATUS.bit.EVENT_FIRED 0x5E9A1 %B16 #MASK=0x1
EradCounter3Regs.CTM_STATUS.bit.OVERFLOW 0x5E9A1 %B16 #MASK=0x2
EradCounter3Regs.CTM_STATUS.bit.MODULE_ID 0x5E9A1 %B16 #MASK=0xFFC
EradCounter3Regs.CTM_STATUS.bit.STATUS 0x5E9A1 %B16 #MASK=0xF000
EradCounter3Regs.CTM_REF 0x5E9A2 %U32 #Unsigned
EradCounter3Regs.CTM_COUNT 0x5E9A4 %U32 #Unsigned
EradCounter3Regs.CTM_MAX_COUNT 0x5E9A6 %U32 #Unsigned
EradCounter3Regs.CTM_INPUT_SEL.all 0x5E9A8 %U16 #Unsigned
EradCounter3Regs.CTM_INPUT_SEL.bit.CNT_INP_SEL 0x5E9A8 %B16 #MASK=0x7F
EradCounter3Regs.CTM_INPUT_SEL.bit.rsvd1 0x5E9A8 %B16 #MASK=0x80
EradCounter3Regs.CTM_INPUT_SEL.bit.STA_INP_SEL 0x5E9A8 %B16 #MASK=0x7F00
EradCounter3Regs.CTM_INPUT_SEL.bit.rsvd2 0x5E9A8 %B16 #MASK=0x8000
EradCounter3Regs.CTM_CLEAR.all 0x5E9A9 %U16 #Unsigned
EradCounter3Regs.CTM_CLEAR.bit.EVENT_CLEAR 0x5E9A9 %B16 #MASK=0x1
EradCounter3Regs.CTM_CLEAR.bit.OVERFLOW_CLEAR 0x5E9A9 %B16 #MASK=0x2
EradCounter3Regs.CTM_CLEAR.bit.rsvd1 0x5E9A9 %B16 #MASK=0xFFFC
EradCounter3Regs.CTM_INPUT_SEL_2.all 0x5E9AA %U16 #Unsigned
EradCounter3Regs.CTM_INPUT_SEL_2.bit.STO_INP_SEL 0x5E9AA %B16 #MASK=0x7F
EradCounter3Regs.CTM_INPUT_SEL_2.bit.rsvd1 0x5E9AA %B16 #MASK=0x80
EradCounter3Regs.CTM_INPUT_SEL_2.bit.RST_INP_SEL 0x5E9AA %B16 #MASK=0x7F00
EradCounter3Regs.CTM_INPUT_SEL_2.bit.rsvd2 0x5E9AA %B16 #MASK=0x8000
EradCounter3Regs.CTM_INPUT_COND.all 0x5E9AB %U16 #Unsigned
EradCounter3Regs.CTM_INPUT_COND.bit.CTM_INP_INV 0x5E9AB %B16 #MASK=0x1
EradCounter3Regs.CTM_INPUT_COND.bit.CTM_INP_SYNCH 0x5E9AB %B16 #MASK=0x2
EradCounter3Regs.CTM_INPUT_COND.bit.rsvd1 0x5E9AB %B16 #MASK=0xC
EradCounter3Regs.CTM_INPUT_COND.bit.STA_INP_INV 0x5E9AB %B16 #MASK=0x10
EradCounter3Regs.CTM_INPUT_COND.bit.STA_INP_SYNCH 0x5E9AB %B16 #MASK=0x20
EradCounter3Regs.CTM_INPUT_COND.bit.rsvd2 0x5E9AB %B16 #MASK=0xC0
EradCounter3Regs.CTM_INPUT_COND.bit.STO_INP_INV 0x5E9AB %B16 #MASK=0x100
EradCounter3Regs.CTM_INPUT_COND.bit.STO_INP_SYNCH 0x5E9AB %B16 #MASK=0x200
EradCounter3Regs.CTM_INPUT_COND.bit.rsvd3 0x5E9AB %B16 #MASK=0xC00
EradCounter3Regs.CTM_INPUT_COND.bit.RST_INP_INV 0x5E9AB %B16 #MASK=0x1000
EradCounter3Regs.CTM_INPUT_COND.bit.RST_INP_SYNCH 0x5E9AB %B16 #MASK=0x2000
EradCounter3Regs.CTM_INPUT_COND.bit.rsvd4 0x5E9AB %B16 #MASK=0xC000
EradCounter4Regs.CTM_CNTL.all 0x5E9B0 %U16 #Unsigned
EradCounter4Regs.CTM_CNTL.bit.rsvd1 0x5E9B0 %B16 #MASK=0x3
EradCounter4Regs.CTM_CNTL.bit.START_STOP_MODE 0x5E9B0 %B16 #MASK=0x4
EradCounter4Regs.CTM_CNTL.bit.EVENT_MODE 0x5E9B0 %B16 #MASK=0x8
EradCounter4Regs.CTM_CNTL.bit.RST_ON_MATCH 0x5E9B0 %B16 #MASK=0x10
EradCounter4Regs.CTM_CNTL.bit.rsvd2 0x5E9B0 %B16 #MASK=0x20
EradCounter4Regs.CTM_CNTL.bit.STOP 0x5E9B0 %B16 #MASK=0x40
EradCounter4Regs.CTM_CNTL.bit.RTOSINT 0x5E9B0 %B16 #MASK=0x80
EradCounter4Regs.CTM_CNTL.bit.START_STOP_CUMULATIVE 0x5E9B0 %B16 #MASK=0x100
EradCounter4Regs.CTM_CNTL.bit.rsvd3 0x5E9B0 %B16 #MASK=0x200
EradCounter4Regs.CTM_CNTL.bit.RST_EN 0x5E9B0 %B16 #MASK=0x400
EradCounter4Regs.CTM_CNTL.bit.CNT_INP_SEL_EN 0x5E9B0 %B16 #MASK=0x800
EradCounter4Regs.CTM_CNTL.bit.rsvd4 0x5E9B0 %B16 #MASK=0xF000
EradCounter4Regs.CTM_STATUS.all 0x5E9B1 %U16 #Unsigned
EradCounter4Regs.CTM_STATUS.bit.EVENT_FIRED 0x5E9B1 %B16 #MASK=0x1
EradCounter4Regs.CTM_STATUS.bit.OVERFLOW 0x5E9B1 %B16 #MASK=0x2
EradCounter4Regs.CTM_STATUS.bit.MODULE_ID 0x5E9B1 %B16 #MASK=0xFFC
EradCounter4Regs.CTM_STATUS.bit.STATUS 0x5E9B1 %B16 #MASK=0xF000
EradCounter4Regs.CTM_REF 0x5E9B2 %U32 #Unsigned
EradCounter4Regs.CTM_COUNT 0x5E9B4 %U32 #Unsigned
EradCounter4Regs.CTM_MAX_COUNT 0x5E9B6 %U32 #Unsigned
EradCounter4Regs.CTM_INPUT_SEL.all 0x5E9B8 %U16 #Unsigned
EradCounter4Regs.CTM_INPUT_SEL.bit.CNT_INP_SEL 0x5E9B8 %B16 #MASK=0x7F
EradCounter4Regs.CTM_INPUT_SEL.bit.rsvd1 0x5E9B8 %B16 #MASK=0x80
EradCounter4Regs.CTM_INPUT_SEL.bit.STA_INP_SEL 0x5E9B8 %B16 #MASK=0x7F00
EradCounter4Regs.CTM_INPUT_SEL.bit.rsvd2 0x5E9B8 %B16 #MASK=0x8000
EradCounter4Regs.CTM_CLEAR.all 0x5E9B9 %U16 #Unsigned
EradCounter4Regs.CTM_CLEAR.bit.EVENT_CLEAR 0x5E9B9 %B16 #MASK=0x1
EradCounter4Regs.CTM_CLEAR.bit.OVERFLOW_CLEAR 0x5E9B9 %B16 #MASK=0x2
EradCounter4Regs.CTM_CLEAR.bit.rsvd1 0x5E9B9 %B16 #MASK=0xFFFC
EradCounter4Regs.CTM_INPUT_SEL_2.all 0x5E9BA %U16 #Unsigned
EradCounter4Regs.CTM_INPUT_SEL_2.bit.STO_INP_SEL 0x5E9BA %B16 #MASK=0x7F
EradCounter4Regs.CTM_INPUT_SEL_2.bit.rsvd1 0x5E9BA %B16 #MASK=0x80
EradCounter4Regs.CTM_INPUT_SEL_2.bit.RST_INP_SEL 0x5E9BA %B16 #MASK=0x7F00
EradCounter4Regs.CTM_INPUT_SEL_2.bit.rsvd2 0x5E9BA %B16 #MASK=0x8000
EradCounter4Regs.CTM_INPUT_COND.all 0x5E9BB %U16 #Unsigned
EradCounter4Regs.CTM_INPUT_COND.bit.CTM_INP_INV 0x5E9BB %B16 #MASK=0x1
EradCounter4Regs.CTM_INPUT_COND.bit.CTM_INP_SYNCH 0x5E9BB %B16 #MASK=0x2
EradCounter4Regs.CTM_INPUT_COND.bit.rsvd1 0x5E9BB %B16 #MASK=0xC
EradCounter4Regs.CTM_INPUT_COND.bit.STA_INP_INV 0x5E9BB %B16 #MASK=0x10
EradCounter4Regs.CTM_INPUT_COND.bit.STA_INP_SYNCH 0x5E9BB %B16 #MASK=0x20
EradCounter4Regs.CTM_INPUT_COND.bit.rsvd2 0x5E9BB %B16 #MASK=0xC0
EradCounter4Regs.CTM_INPUT_COND.bit.STO_INP_INV 0x5E9BB %B16 #MASK=0x100
EradCounter4Regs.CTM_INPUT_COND.bit.STO_INP_SYNCH 0x5E9BB %B16 #MASK=0x200
EradCounter4Regs.CTM_INPUT_COND.bit.rsvd3 0x5E9BB %B16 #MASK=0xC00
EradCounter4Regs.CTM_INPUT_COND.bit.RST_INP_INV 0x5E9BB %B16 #MASK=0x1000
EradCounter4Regs.CTM_INPUT_COND.bit.RST_INP_SYNCH 0x5E9BB %B16 #MASK=0x2000
EradCounter4Regs.CTM_INPUT_COND.bit.rsvd4 0x5E9BB %B16 #MASK=0xC000
NmiIntruptRegs.NMICFG.all 0x7060 %U16 #Unsigned
NmiIntruptRegs.NMICFG.bit.NMIE 0x7060 %B16 #MASK=0x1
NmiIntruptRegs.NMICFG.bit.rsvd1 0x7060 %B16 #MASK=0xFFFE
NmiIntruptRegs.NMIFLG.all 0x7061 %U16 #Unsigned
NmiIntruptRegs.NMIFLG.bit.NMIINT 0x7061 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLG.bit.CLOCKFAIL 0x7061 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLG.bit.RAMUNCERR 0x7061 %B16 #MASK=0x4
NmiIntruptRegs.NMIFLG.bit.FLUNCERR 0x7061 %B16 #MASK=0x8
NmiIntruptRegs.NMIFLG.bit.CPU1HWBISTERR 0x7061 %B16 #MASK=0x10
NmiIntruptRegs.NMIFLG.bit.rsvd1 0x7061 %B16 #MASK=0x20
NmiIntruptRegs.NMIFLG.bit.rsvd2 0x7061 %B16 #MASK=0x40
NmiIntruptRegs.NMIFLG.bit.SYSDBGNMI 0x7061 %B16 #MASK=0x80
NmiIntruptRegs.NMIFLG.bit.CLBNMI 0x7061 %B16 #MASK=0x100
NmiIntruptRegs.NMIFLG.bit.rsvd3 0x7061 %B16 #MASK=0x200
NmiIntruptRegs.NMIFLG.bit.rsvd4 0x7061 %B16 #MASK=0x400
NmiIntruptRegs.NMIFLG.bit.rsvd5 0x7061 %B16 #MASK=0x800
NmiIntruptRegs.NMIFLG.bit.rsvd6 0x7061 %B16 #MASK=0x1000
NmiIntruptRegs.NMIFLG.bit.SWERR 0x7061 %B16 #MASK=0x2000
NmiIntruptRegs.NMIFLG.bit.CRC_FAIL 0x7061 %B16 #MASK=0x4000
NmiIntruptRegs.NMIFLG.bit.rsvd7 0x7061 %B16 #MASK=0x8000
NmiIntruptRegs.NMIFLGCLR.all 0x7062 %U16 #Unsigned
NmiIntruptRegs.NMIFLGCLR.bit.NMIINT 0x7062 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLGCLR.bit.CLOCKFAIL 0x7062 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLGCLR.bit.RAMUNCERR 0x7062 %B16 #MASK=0x4
NmiIntruptRegs.NMIFLGCLR.bit.FLUNCERR 0x7062 %B16 #MASK=0x8
NmiIntruptRegs.NMIFLGCLR.bit.CPU1HWBISTERR 0x7062 %B16 #MASK=0x10
NmiIntruptRegs.NMIFLGCLR.bit.rsvd1 0x7062 %B16 #MASK=0x20
NmiIntruptRegs.NMIFLGCLR.bit.rsvd2 0x7062 %B16 #MASK=0x40
NmiIntruptRegs.NMIFLGCLR.bit.SYSDBGNMI 0x7062 %B16 #MASK=0x80
NmiIntruptRegs.NMIFLGCLR.bit.RLNMI 0x7062 %B16 #MASK=0x100
NmiIntruptRegs.NMIFLGCLR.bit.rsvd3 0x7062 %B16 #MASK=0x200
NmiIntruptRegs.NMIFLGCLR.bit.rsvd4 0x7062 %B16 #MASK=0x400
NmiIntruptRegs.NMIFLGCLR.bit.rsvd5 0x7062 %B16 #MASK=0x800
NmiIntruptRegs.NMIFLGCLR.bit.rsvd6 0x7062 %B16 #MASK=0x1000
NmiIntruptRegs.NMIFLGCLR.bit.SWERR 0x7062 %B16 #MASK=0x2000
NmiIntruptRegs.NMIFLGCLR.bit.CRC_FAIL 0x7062 %B16 #MASK=0x4000
NmiIntruptRegs.NMIFLGCLR.bit.rsvd7 0x7062 %B16 #MASK=0x8000
NmiIntruptRegs.NMIFLGFRC.all 0x7063 %U16 #Unsigned
NmiIntruptRegs.NMIFLGFRC.bit.rsvd1 0x7063 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLGFRC.bit.CLOCKFAIL 0x7063 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLGFRC.bit.RAMUNCERR 0x7063 %B16 #MASK=0x4
NmiIntruptRegs.NMIFLGFRC.bit.FLUNCERR 0x7063 %B16 #MASK=0x8
NmiIntruptRegs.NMIFLGFRC.bit.CPU1HWBISTERR 0x7063 %B16 #MASK=0x10
NmiIntruptRegs.NMIFLGFRC.bit.rsvd2 0x7063 %B16 #MASK=0x20
NmiIntruptRegs.NMIFLGFRC.bit.rsvd3 0x7063 %B16 #MASK=0x40
NmiIntruptRegs.NMIFLGFRC.bit.SYSDBGNMI 0x7063 %B16 #MASK=0x80
NmiIntruptRegs.NMIFLGFRC.bit.RLNMI 0x7063 %B16 #MASK=0x100
NmiIntruptRegs.NMIFLGFRC.bit.rsvd4 0x7063 %B16 #MASK=0x200
NmiIntruptRegs.NMIFLGFRC.bit.rsvd5 0x7063 %B16 #MASK=0x400
NmiIntruptRegs.NMIFLGFRC.bit.rsvd6 0x7063 %B16 #MASK=0x800
NmiIntruptRegs.NMIFLGFRC.bit.rsvd7 0x7063 %B16 #MASK=0x1000
NmiIntruptRegs.NMIFLGFRC.bit.SWERR 0x7063 %B16 #MASK=0x2000
NmiIntruptRegs.NMIFLGFRC.bit.CRC_FAIL 0x7063 %B16 #MASK=0x4000
NmiIntruptRegs.NMIFLGFRC.bit.rsvd8 0x7063 %B16 #MASK=0x8000
NmiIntruptRegs.NMIWDCNT 0x7064 %U16 #Unsigned
NmiIntruptRegs.NMIWDPRD 0x7065 %U16 #Unsigned
NmiIntruptRegs.NMISHDFLG.all 0x7066 %U16 #Unsigned
NmiIntruptRegs.NMISHDFLG.bit.rsvd1 0x7066 %B16 #MASK=0x1
NmiIntruptRegs.NMISHDFLG.bit.CLOCKFAIL 0x7066 %B16 #MASK=0x2
NmiIntruptRegs.NMISHDFLG.bit.RAMUNCERR 0x7066 %B16 #MASK=0x4
NmiIntruptRegs.NMISHDFLG.bit.FLUNCERR 0x7066 %B16 #MASK=0x8
NmiIntruptRegs.NMISHDFLG.bit.CPU1HWBISTERR 0x7066 %B16 #MASK=0x10
NmiIntruptRegs.NMISHDFLG.bit.rsvd2 0x7066 %B16 #MASK=0x20
NmiIntruptRegs.NMISHDFLG.bit.rsvd3 0x7066 %B16 #MASK=0x40
NmiIntruptRegs.NMISHDFLG.bit.SYSDBGNMI 0x7066 %B16 #MASK=0x80
NmiIntruptRegs.NMISHDFLG.bit.RLNMI 0x7066 %B16 #MASK=0x100
NmiIntruptRegs.NMISHDFLG.bit.rsvd4 0x7066 %B16 #MASK=0x200
NmiIntruptRegs.NMISHDFLG.bit.rsvd5 0x7066 %B16 #MASK=0x400
NmiIntruptRegs.NMISHDFLG.bit.rsvd6 0x7066 %B16 #MASK=0x800
NmiIntruptRegs.NMISHDFLG.bit.rsvd7 0x7066 %B16 #MASK=0x1000
NmiIntruptRegs.NMISHDFLG.bit.SWERR 0x7066 %B16 #MASK=0x2000
NmiIntruptRegs.NMISHDFLG.bit.CRC_FAIL 0x7066 %B16 #MASK=0x4000
NmiIntruptRegs.NMISHDFLG.bit.rsvd8 0x7066 %B16 #MASK=0x8000
NmiIntruptRegs.ERRORSTS.all 0x7067 %U16 #Unsigned
NmiIntruptRegs.ERRORSTS.bit.ERROR 0x7067 %B16 #MASK=0x1
NmiIntruptRegs.ERRORSTS.bit.PINSTS 0x7067 %B16 #MASK=0x2
NmiIntruptRegs.ERRORSTS.bit.rsvd1 0x7067 %B16 #MASK=0xFFFC
NmiIntruptRegs.ERRORSTSCLR.all 0x7068 %U16 #Unsigned
NmiIntruptRegs.ERRORSTSCLR.bit.ERROR 0x7068 %B16 #MASK=0x1
NmiIntruptRegs.ERRORSTSCLR.bit.rsvd1 0x7068 %B16 #MASK=0xFFFE
NmiIntruptRegs.ERRORSTSFRC.all 0x7069 %U16 #Unsigned
NmiIntruptRegs.ERRORSTSFRC.bit.ERROR 0x7069 %B16 #MASK=0x1
NmiIntruptRegs.ERRORSTSFRC.bit.rsvd1 0x7069 %B16 #MASK=0xFFFE
NmiIntruptRegs.ERRORCTL.all 0x706A %U16 #Unsigned
NmiIntruptRegs.ERRORCTL.bit.ERRORPOLSEL 0x706A %B16 #MASK=0x1
NmiIntruptRegs.ERRORCTL.bit.rsvd1 0x706A %B16 #MASK=0xFFFE
NmiIntruptRegs.ERRORLOCK.all 0x706B %U16 #Unsigned
NmiIntruptRegs.ERRORLOCK.bit.ERRORCTL 0x706B %B16 #MASK=0x1
NmiIntruptRegs.ERRORLOCK.bit.rsvd1 0x706B %B16 #MASK=0xFFFE
Epg1MuxRegs.EPGMXSEL0.all 0x5ECD0 %U32 #Unsigned
Epg1MuxRegs.EPGMXSEL0.bit.SEL0 0x5ECD0 %B16 #MASK=0x1
Epg1MuxRegs.EPGMXSEL0.bit.SEL1 0x5ECD0 %B16 #MASK=0x2
Epg1MuxRegs.EPGMXSEL0.bit.SEL2 0x5ECD0 %B16 #MASK=0x4
Epg1MuxRegs.EPGMXSEL0.bit.SEL3 0x5ECD0 %B16 #MASK=0x8
Epg1MuxRegs.EPGMXSEL0.bit.SEL4 0x5ECD0 %B16 #MASK=0x10
Epg1MuxRegs.EPGMXSEL0.bit.SEL5 0x5ECD0 %B16 #MASK=0x20
Epg1MuxRegs.EPGMXSEL0.bit.SEL6 0x5ECD0 %B16 #MASK=0x40
Epg1MuxRegs.EPGMXSEL0.bit.SEL7 0x5ECD0 %B16 #MASK=0x80
Epg1MuxRegs.EPGMXSEL0.bit.SEL8 0x5ECD0 %B16 #MASK=0x100
Epg1MuxRegs.EPGMXSEL0.bit.SEL9 0x5ECD0 %B16 #MASK=0x200
Epg1MuxRegs.EPGMXSEL0.bit.SEL10 0x5ECD0 %B16 #MASK=0x400
Epg1MuxRegs.EPGMXSEL0.bit.SEL11 0x5ECD0 %B16 #MASK=0x800
Epg1MuxRegs.EPGMXSEL0.bit.SEL12 0x5ECD0 %B16 #MASK=0x1000
Epg1MuxRegs.EPGMXSEL0.bit.SEL13 0x5ECD0 %B16 #MASK=0x2000
Epg1MuxRegs.EPGMXSEL0.bit.SEL14 0x5ECD0 %B16 #MASK=0x4000
Epg1MuxRegs.EPGMXSEL0.bit.SEL15 0x5ECD0 %B16 #MASK=0x8000
Epg1MuxRegs.EPGMXSEL0.bit.SEL16 0x5ECD1 %B16 #MASK=0x1
Epg1MuxRegs.EPGMXSEL0.bit.SEL17 0x5ECD1 %B16 #MASK=0x2
Epg1MuxRegs.EPGMXSEL0.bit.SEL18 0x5ECD1 %B16 #MASK=0x4
Epg1MuxRegs.EPGMXSEL0.bit.SEL19 0x5ECD1 %B16 #MASK=0x8
Epg1MuxRegs.EPGMXSEL0.bit.SEL20 0x5ECD1 %B16 #MASK=0x10
Epg1MuxRegs.EPGMXSEL0.bit.SEL21 0x5ECD1 %B16 #MASK=0x20
Epg1MuxRegs.EPGMXSEL0.bit.SEL22 0x5ECD1 %B16 #MASK=0x40
Epg1MuxRegs.EPGMXSEL0.bit.SEL23 0x5ECD1 %B16 #MASK=0x80
Epg1MuxRegs.EPGMXSEL0.bit.SEL24 0x5ECD1 %B16 #MASK=0x100
Epg1MuxRegs.EPGMXSEL0.bit.SEL25 0x5ECD1 %B16 #MASK=0x200
Epg1MuxRegs.EPGMXSEL0.bit.SEL26 0x5ECD1 %B16 #MASK=0x400
Epg1MuxRegs.EPGMXSEL0.bit.SEL27 0x5ECD1 %B16 #MASK=0x800
Epg1MuxRegs.EPGMXSEL0.bit.SEL28 0x5ECD1 %B16 #MASK=0x1000
Epg1MuxRegs.EPGMXSEL0.bit.SEL29 0x5ECD1 %B16 #MASK=0x2000
Epg1MuxRegs.EPGMXSEL0.bit.SEL30 0x5ECD1 %B16 #MASK=0x4000
Epg1MuxRegs.EPGMXSEL0.bit.SEL31 0x5ECD1 %B16 #MASK=0x8000
Epg1MuxRegs.rsvd1[0] 0x5ECD2 %U16 #Unsigned
Epg1MuxRegs.rsvd1[1] 0x5ECD3 %U16 #Unsigned
Epg1MuxRegs.rsvd1[2] 0x5ECD4 %U16 #Unsigned
Epg1MuxRegs.rsvd1[3] 0x5ECD5 %U16 #Unsigned
Epg1MuxRegs.rsvd1[4] 0x5ECD6 %U16 #Unsigned
Epg1MuxRegs.rsvd1[5] 0x5ECD7 %U16 #Unsigned
Epg1MuxRegs.rsvd1[6] 0x5ECD8 %U16 #Unsigned
Epg1MuxRegs.rsvd1[7] 0x5ECD9 %U16 #Unsigned
Epg1MuxRegs.rsvd1[8] 0x5ECDA %U16 #Unsigned
Epg1MuxRegs.rsvd1[9] 0x5ECDB %U16 #Unsigned
Epg1MuxRegs.EPGMXSELLOCK.all 0x5ECDC %U32 #Unsigned
Epg1MuxRegs.EPGMXSELLOCK.bit.EPGMXSEL0 0x5ECDC %B16 #MASK=0x1
Epg1MuxRegs.EPGMXSELLOCK.bit.rsvd1 0x5ECDC %B16 #MASK=0x2
Epg1MuxRegs.EPGMXSELLOCK.bit.rsvd2 0x5ECDC %B16 #MASK=0xFFFC
Epg1MuxRegs.EPGMXSELLOCK.bit.rsvd3 0x5ECDD %B16 #MASK=0xFFFF
Epg1MuxRegs.EPGMXSELCOMMIT.all 0x5ECDE %U32 #Unsigned
Epg1MuxRegs.EPGMXSELCOMMIT.bit.EPGMXSEL0 0x5ECDE %B16 #MASK=0x1
Epg1MuxRegs.EPGMXSELCOMMIT.bit.rsvd1 0x5ECDE %B16 #MASK=0x2
Epg1MuxRegs.EPGMXSELCOMMIT.bit.rsvd2 0x5ECDE %B16 #MASK=0xFFFC
Epg1MuxRegs.EPGMXSELCOMMIT.bit.rsvd3 0x5ECDF %B16 #MASK=0xFFFF
GpioDataReadRegs.GPADAT_R 0x7F80 %U32 #Unsigned
GpioDataReadRegs.GPBDAT_R 0x7F82 %U32 #Unsigned
GpioDataReadRegs.rsvd1[0] 0x7F84 %U16 #Unsigned
GpioDataReadRegs.rsvd1[1] 0x7F85 %U16 #Unsigned
GpioDataReadRegs.rsvd1[2] 0x7F86 %U16 #Unsigned
GpioDataReadRegs.rsvd1[3] 0x7F87 %U16 #Unsigned
GpioDataReadRegs.rsvd1[4] 0x7F88 %U16 #Unsigned
GpioDataReadRegs.rsvd1[5] 0x7F89 %U16 #Unsigned
GpioDataReadRegs.rsvd1[6] 0x7F8A %U16 #Unsigned
GpioDataReadRegs.rsvd1[7] 0x7F8B %U16 #Unsigned
GpioDataReadRegs.rsvd1[8] 0x7F8C %U16 #Unsigned
GpioDataReadRegs.rsvd1[9] 0x7F8D %U16 #Unsigned
GpioDataReadRegs.GPHDAT_R 0x7F8E %U32 #Unsigned
SciaRegs.SCICCR.all 0x7200 %U16 #Unsigned
SciaRegs.SCICCR.bit.SCICHAR 0x7200 %B16 #MASK=0x7
SciaRegs.SCICCR.bit.ADDRIDLE_MODE 0x7200 %B16 #MASK=0x8
SciaRegs.SCICCR.bit.LOOPBKENA 0x7200 %B16 #MASK=0x10
SciaRegs.SCICCR.bit.PARITYENA 0x7200 %B16 #MASK=0x20
SciaRegs.SCICCR.bit.PARITY 0x7200 %B16 #MASK=0x40
SciaRegs.SCICCR.bit.STOPBITS 0x7200 %B16 #MASK=0x80
SciaRegs.SCICCR.bit.rsvd1 0x7200 %B16 #MASK=0xFF00
SciaRegs.SCICTL1.all 0x7201 %U16 #Unsigned
SciaRegs.SCICTL1.bit.RXENA 0x7201 %B16 #MASK=0x1
SciaRegs.SCICTL1.bit.TXENA 0x7201 %B16 #MASK=0x2
SciaRegs.SCICTL1.bit.SLEEP 0x7201 %B16 #MASK=0x4
SciaRegs.SCICTL1.bit.TXWAKE 0x7201 %B16 #MASK=0x8
SciaRegs.SCICTL1.bit.rsvd1 0x7201 %B16 #MASK=0x10
SciaRegs.SCICTL1.bit.SWRESET 0x7201 %B16 #MASK=0x20
SciaRegs.SCICTL1.bit.RXERRINTENA 0x7201 %B16 #MASK=0x40
SciaRegs.SCICTL1.bit.rsvd2 0x7201 %B16 #MASK=0xFF80
SciaRegs.SCIHBAUD.all 0x7202 %U16 #Unsigned
SciaRegs.SCIHBAUD.bit.BAUD 0x7202 %B16 #MASK=0xFF
SciaRegs.SCIHBAUD.bit.rsvd1 0x7202 %B16 #MASK=0xFF00
SciaRegs.SCILBAUD.all 0x7203 %U16 #Unsigned
SciaRegs.SCILBAUD.bit.BAUD 0x7203 %B16 #MASK=0xFF
SciaRegs.SCILBAUD.bit.rsvd1 0x7203 %B16 #MASK=0xFF00
SciaRegs.SCICTL2.all 0x7204 %U16 #Unsigned
SciaRegs.SCICTL2.bit.TXINTENA 0x7204 %B16 #MASK=0x1
SciaRegs.SCICTL2.bit.RXBKINTENA 0x7204 %B16 #MASK=0x2
SciaRegs.SCICTL2.bit.rsvd1 0x7204 %B16 #MASK=0x3C
SciaRegs.SCICTL2.bit.TXEMPTY 0x7204 %B16 #MASK=0x40
SciaRegs.SCICTL2.bit.TXRDY 0x7204 %B16 #MASK=0x80
SciaRegs.SCICTL2.bit.rsvd2 0x7204 %B16 #MASK=0xFF00
SciaRegs.SCIRXST.all 0x7205 %U16 #Unsigned
SciaRegs.SCIRXST.bit.rsvd1 0x7205 %B16 #MASK=0x1
SciaRegs.SCIRXST.bit.RXWAKE 0x7205 %B16 #MASK=0x2
SciaRegs.SCIRXST.bit.PE 0x7205 %B16 #MASK=0x4
SciaRegs.SCIRXST.bit.OE 0x7205 %B16 #MASK=0x8
SciaRegs.SCIRXST.bit.FE 0x7205 %B16 #MASK=0x10
SciaRegs.SCIRXST.bit.BRKDT 0x7205 %B16 #MASK=0x20
SciaRegs.SCIRXST.bit.RXRDY 0x7205 %B16 #MASK=0x40
SciaRegs.SCIRXST.bit.RXERROR 0x7205 %B16 #MASK=0x80
SciaRegs.SCIRXST.bit.rsvd2 0x7205 %B16 #MASK=0xFF00
SciaRegs.SCIRXEMU.all 0x7206 %U16 #Unsigned
SciaRegs.SCIRXEMU.bit.ERXDT 0x7206 %B16 #MASK=0xFF
SciaRegs.SCIRXEMU.bit.rsvd1 0x7206 %B16 #MASK=0xFF00
SciaRegs.SCIRXBUF.all 0x7207 %U16 #Unsigned
SciaRegs.SCIRXBUF.bit.SAR 0x7207 %B16 #MASK=0xFF
SciaRegs.SCIRXBUF.bit.rsvd1 0x7207 %B16 #MASK=0x3F00
SciaRegs.SCIRXBUF.bit.SCIFFPE 0x7207 %B16 #MASK=0x4000
SciaRegs.SCIRXBUF.bit.SCIFFFE 0x7207 %B16 #MASK=0x8000
SciaRegs.rsvd1 0x7208 %U16 #Unsigned
SciaRegs.SCITXBUF.all 0x7209 %U16 #Unsigned
SciaRegs.SCITXBUF.bit.TXDT 0x7209 %B16 #MASK=0xFF
SciaRegs.SCITXBUF.bit.rsvd1 0x7209 %B16 #MASK=0xFF00
SciaRegs.SCIFFTX.all 0x720A %U16 #Unsigned
SciaRegs.SCIFFTX.bit.TXFFIL 0x720A %B16 #MASK=0x1F
SciaRegs.SCIFFTX.bit.TXFFIENA 0x720A %B16 #MASK=0x20
SciaRegs.SCIFFTX.bit.TXFFINTCLR 0x720A %B16 #MASK=0x40
SciaRegs.SCIFFTX.bit.TXFFINT 0x720A %B16 #MASK=0x80
SciaRegs.SCIFFTX.bit.TXFFST 0x720A %B16 #MASK=0x1F00
SciaRegs.SCIFFTX.bit.TXFIFORESET 0x720A %B16 #MASK=0x2000
SciaRegs.SCIFFTX.bit.SCIFFENA 0x720A %B16 #MASK=0x4000
SciaRegs.SCIFFTX.bit.SCIRST 0x720A %B16 #MASK=0x8000
SciaRegs.SCIFFRX.all 0x720B %U16 #Unsigned
SciaRegs.SCIFFRX.bit.RXFFIL 0x720B %B16 #MASK=0x1F
SciaRegs.SCIFFRX.bit.RXFFIENA 0x720B %B16 #MASK=0x20
SciaRegs.SCIFFRX.bit.RXFFINTCLR 0x720B %B16 #MASK=0x40
SciaRegs.SCIFFRX.bit.RXFFINT 0x720B %B16 #MASK=0x80
SciaRegs.SCIFFRX.bit.RXFFST 0x720B %B16 #MASK=0x1F00
SciaRegs.SCIFFRX.bit.RXFIFORESET 0x720B %B16 #MASK=0x2000
SciaRegs.SCIFFRX.bit.RXFFOVRCLR 0x720B %B16 #MASK=0x4000
SciaRegs.SCIFFRX.bit.RXFFOVF 0x720B %B16 #MASK=0x8000
SciaRegs.SCIFFCT.all 0x720C %U16 #Unsigned
SciaRegs.SCIFFCT.bit.FFTXDLY 0x720C %B16 #MASK=0xFF
SciaRegs.SCIFFCT.bit.rsvd1 0x720C %B16 #MASK=0x1F00
SciaRegs.SCIFFCT.bit.CDC 0x720C %B16 #MASK=0x2000
SciaRegs.SCIFFCT.bit.ABDCLR 0x720C %B16 #MASK=0x4000
SciaRegs.SCIFFCT.bit.ABD 0x720C %B16 #MASK=0x8000
SciaRegs.rsvd2[0] 0x720D %U16 #Unsigned
SciaRegs.rsvd2[1] 0x720E %U16 #Unsigned
SciaRegs.SCIPRI.all 0x720F %U16 #Unsigned
SciaRegs.SCIPRI.bit.rsvd1 0x720F %B16 #MASK=0x7
SciaRegs.SCIPRI.bit.FREESOFT 0x720F %B16 #MASK=0x18
SciaRegs.SCIPRI.bit.rsvd2 0x720F %B16 #MASK=0xE0
SciaRegs.SCIPRI.bit.rsvd3 0x720F %B16 #MASK=0xFF00
ScibRegs.SCICCR.all 0x7210 %U16 #Unsigned
ScibRegs.SCICCR.bit.SCICHAR 0x7210 %B16 #MASK=0x7
ScibRegs.SCICCR.bit.ADDRIDLE_MODE 0x7210 %B16 #MASK=0x8
ScibRegs.SCICCR.bit.LOOPBKENA 0x7210 %B16 #MASK=0x10
ScibRegs.SCICCR.bit.PARITYENA 0x7210 %B16 #MASK=0x20
ScibRegs.SCICCR.bit.PARITY 0x7210 %B16 #MASK=0x40
ScibRegs.SCICCR.bit.STOPBITS 0x7210 %B16 #MASK=0x80
ScibRegs.SCICCR.bit.rsvd1 0x7210 %B16 #MASK=0xFF00
ScibRegs.SCICTL1.all 0x7211 %U16 #Unsigned
ScibRegs.SCICTL1.bit.RXENA 0x7211 %B16 #MASK=0x1
ScibRegs.SCICTL1.bit.TXENA 0x7211 %B16 #MASK=0x2
ScibRegs.SCICTL1.bit.SLEEP 0x7211 %B16 #MASK=0x4
ScibRegs.SCICTL1.bit.TXWAKE 0x7211 %B16 #MASK=0x8
ScibRegs.SCICTL1.bit.rsvd1 0x7211 %B16 #MASK=0x10
ScibRegs.SCICTL1.bit.SWRESET 0x7211 %B16 #MASK=0x20
ScibRegs.SCICTL1.bit.RXERRINTENA 0x7211 %B16 #MASK=0x40
ScibRegs.SCICTL1.bit.rsvd2 0x7211 %B16 #MASK=0xFF80
ScibRegs.SCIHBAUD.all 0x7212 %U16 #Unsigned
ScibRegs.SCIHBAUD.bit.BAUD 0x7212 %B16 #MASK=0xFF
ScibRegs.SCIHBAUD.bit.rsvd1 0x7212 %B16 #MASK=0xFF00
ScibRegs.SCILBAUD.all 0x7213 %U16 #Unsigned
ScibRegs.SCILBAUD.bit.BAUD 0x7213 %B16 #MASK=0xFF
ScibRegs.SCILBAUD.bit.rsvd1 0x7213 %B16 #MASK=0xFF00
ScibRegs.SCICTL2.all 0x7214 %U16 #Unsigned
ScibRegs.SCICTL2.bit.TXINTENA 0x7214 %B16 #MASK=0x1
ScibRegs.SCICTL2.bit.RXBKINTENA 0x7214 %B16 #MASK=0x2
ScibRegs.SCICTL2.bit.rsvd1 0x7214 %B16 #MASK=0x3C
ScibRegs.SCICTL2.bit.TXEMPTY 0x7214 %B16 #MASK=0x40
ScibRegs.SCICTL2.bit.TXRDY 0x7214 %B16 #MASK=0x80
ScibRegs.SCICTL2.bit.rsvd2 0x7214 %B16 #MASK=0xFF00
ScibRegs.SCIRXST.all 0x7215 %U16 #Unsigned
ScibRegs.SCIRXST.bit.rsvd1 0x7215 %B16 #MASK=0x1
ScibRegs.SCIRXST.bit.RXWAKE 0x7215 %B16 #MASK=0x2
ScibRegs.SCIRXST.bit.PE 0x7215 %B16 #MASK=0x4
ScibRegs.SCIRXST.bit.OE 0x7215 %B16 #MASK=0x8
ScibRegs.SCIRXST.bit.FE 0x7215 %B16 #MASK=0x10
ScibRegs.SCIRXST.bit.BRKDT 0x7215 %B16 #MASK=0x20
ScibRegs.SCIRXST.bit.RXRDY 0x7215 %B16 #MASK=0x40
ScibRegs.SCIRXST.bit.RXERROR 0x7215 %B16 #MASK=0x80
ScibRegs.SCIRXST.bit.rsvd2 0x7215 %B16 #MASK=0xFF00
ScibRegs.SCIRXEMU.all 0x7216 %U16 #Unsigned
ScibRegs.SCIRXEMU.bit.ERXDT 0x7216 %B16 #MASK=0xFF
ScibRegs.SCIRXEMU.bit.rsvd1 0x7216 %B16 #MASK=0xFF00
ScibRegs.SCIRXBUF.all 0x7217 %U16 #Unsigned
ScibRegs.SCIRXBUF.bit.SAR 0x7217 %B16 #MASK=0xFF
ScibRegs.SCIRXBUF.bit.rsvd1 0x7217 %B16 #MASK=0x3F00
ScibRegs.SCIRXBUF.bit.SCIFFPE 0x7217 %B16 #MASK=0x4000
ScibRegs.SCIRXBUF.bit.SCIFFFE 0x7217 %B16 #MASK=0x8000
ScibRegs.rsvd1 0x7218 %U16 #Unsigned
ScibRegs.SCITXBUF.all 0x7219 %U16 #Unsigned
ScibRegs.SCITXBUF.bit.TXDT 0x7219 %B16 #MASK=0xFF
ScibRegs.SCITXBUF.bit.rsvd1 0x7219 %B16 #MASK=0xFF00
ScibRegs.SCIFFTX.all 0x721A %U16 #Unsigned
ScibRegs.SCIFFTX.bit.TXFFIL 0x721A %B16 #MASK=0x1F
ScibRegs.SCIFFTX.bit.TXFFIENA 0x721A %B16 #MASK=0x20
ScibRegs.SCIFFTX.bit.TXFFINTCLR 0x721A %B16 #MASK=0x40
ScibRegs.SCIFFTX.bit.TXFFINT 0x721A %B16 #MASK=0x80
ScibRegs.SCIFFTX.bit.TXFFST 0x721A %B16 #MASK=0x1F00
ScibRegs.SCIFFTX.bit.TXFIFORESET 0x721A %B16 #MASK=0x2000
ScibRegs.SCIFFTX.bit.SCIFFENA 0x721A %B16 #MASK=0x4000
ScibRegs.SCIFFTX.bit.SCIRST 0x721A %B16 #MASK=0x8000
ScibRegs.SCIFFRX.all 0x721B %U16 #Unsigned
ScibRegs.SCIFFRX.bit.RXFFIL 0x721B %B16 #MASK=0x1F
ScibRegs.SCIFFRX.bit.RXFFIENA 0x721B %B16 #MASK=0x20
ScibRegs.SCIFFRX.bit.RXFFINTCLR 0x721B %B16 #MASK=0x40
ScibRegs.SCIFFRX.bit.RXFFINT 0x721B %B16 #MASK=0x80
ScibRegs.SCIFFRX.bit.RXFFST 0x721B %B16 #MASK=0x1F00
ScibRegs.SCIFFRX.bit.RXFIFORESET 0x721B %B16 #MASK=0x2000
ScibRegs.SCIFFRX.bit.RXFFOVRCLR 0x721B %B16 #MASK=0x4000
ScibRegs.SCIFFRX.bit.RXFFOVF 0x721B %B16 #MASK=0x8000
ScibRegs.SCIFFCT.all 0x721C %U16 #Unsigned
ScibRegs.SCIFFCT.bit.FFTXDLY 0x721C %B16 #MASK=0xFF
ScibRegs.SCIFFCT.bit.rsvd1 0x721C %B16 #MASK=0x1F00
ScibRegs.SCIFFCT.bit.CDC 0x721C %B16 #MASK=0x2000
ScibRegs.SCIFFCT.bit.ABDCLR 0x721C %B16 #MASK=0x4000
ScibRegs.SCIFFCT.bit.ABD 0x721C %B16 #MASK=0x8000
ScibRegs.rsvd2[0] 0x721D %U16 #Unsigned
ScibRegs.rsvd2[1] 0x721E %U16 #Unsigned
ScibRegs.SCIPRI.all 0x721F %U16 #Unsigned
ScibRegs.SCIPRI.bit.rsvd1 0x721F %B16 #MASK=0x7
ScibRegs.SCIPRI.bit.FREESOFT 0x721F %B16 #MASK=0x18
ScibRegs.SCIPRI.bit.rsvd2 0x721F %B16 #MASK=0xE0
ScibRegs.SCIPRI.bit.rsvd3 0x721F %B16 #MASK=0xFF00
SpiaRegs.SPICCR.all 0x6100 %U16 #Unsigned
SpiaRegs.SPICCR.bit.SPICHAR 0x6100 %B16 #MASK=0xF
SpiaRegs.SPICCR.bit.SPILBK 0x6100 %B16 #MASK=0x10
SpiaRegs.SPICCR.bit.HS_MODE 0x6100 %B16 #MASK=0x20
SpiaRegs.SPICCR.bit.CLKPOLARITY 0x6100 %B16 #MASK=0x40
SpiaRegs.SPICCR.bit.SPISWRESET 0x6100 %B16 #MASK=0x80
SpiaRegs.SPICCR.bit.rsvd1 0x6100 %B16 #MASK=0xFF00
SpiaRegs.SPICTL.all 0x6101 %U16 #Unsigned
SpiaRegs.SPICTL.bit.SPIINTENA 0x6101 %B16 #MASK=0x1
SpiaRegs.SPICTL.bit.TALK 0x6101 %B16 #MASK=0x2
SpiaRegs.SPICTL.bit.MASTER_SLAVE 0x6101 %B16 #MASK=0x4
SpiaRegs.SPICTL.bit.CLK_PHASE 0x6101 %B16 #MASK=0x8
SpiaRegs.SPICTL.bit.OVERRUNINTENA 0x6101 %B16 #MASK=0x10
SpiaRegs.SPICTL.bit.rsvd1 0x6101 %B16 #MASK=0xFFE0
SpiaRegs.SPISTS.all 0x6102 %U16 #Unsigned
SpiaRegs.SPISTS.bit.rsvd1 0x6102 %B16 #MASK=0x1F
SpiaRegs.SPISTS.bit.BUFFULL_FLAG 0x6102 %B16 #MASK=0x20
SpiaRegs.SPISTS.bit.INT_FLAG 0x6102 %B16 #MASK=0x40
SpiaRegs.SPISTS.bit.OVERRUN_FLAG 0x6102 %B16 #MASK=0x80
SpiaRegs.SPISTS.bit.rsvd2 0x6102 %B16 #MASK=0xFF00
SpiaRegs.rsvd1 0x6103 %U16 #Unsigned
SpiaRegs.SPIBRR.all 0x6104 %U16 #Unsigned
SpiaRegs.SPIBRR.bit.SPI_BIT_RATE 0x6104 %B16 #MASK=0x7F
SpiaRegs.SPIBRR.bit.rsvd1 0x6104 %B16 #MASK=0xFF80
SpiaRegs.rsvd2 0x6105 %U16 #Unsigned
SpiaRegs.SPIRXEMU 0x6106 %U16 #Unsigned
SpiaRegs.SPIRXBUF 0x6107 %U16 #Unsigned
SpiaRegs.SPITXBUF 0x6108 %U16 #Unsigned
SpiaRegs.SPIDAT 0x6109 %U16 #Unsigned
SpiaRegs.SPIFFTX.all 0x610A %U16 #Unsigned
SpiaRegs.SPIFFTX.bit.TXFFIL 0x610A %B16 #MASK=0x1F
SpiaRegs.SPIFFTX.bit.TXFFIENA 0x610A %B16 #MASK=0x20
SpiaRegs.SPIFFTX.bit.TXFFINTCLR 0x610A %B16 #MASK=0x40
SpiaRegs.SPIFFTX.bit.TXFFINT 0x610A %B16 #MASK=0x80
SpiaRegs.SPIFFTX.bit.TXFFST 0x610A %B16 #MASK=0x1F00
SpiaRegs.SPIFFTX.bit.TXFIFO 0x610A %B16 #MASK=0x2000
SpiaRegs.SPIFFTX.bit.SPIFFENA 0x610A %B16 #MASK=0x4000
SpiaRegs.SPIFFTX.bit.SPIRST 0x610A %B16 #MASK=0x8000
SpiaRegs.SPIFFRX.all 0x610B %U16 #Unsigned
SpiaRegs.SPIFFRX.bit.RXFFIL 0x610B %B16 #MASK=0x1F
SpiaRegs.SPIFFRX.bit.RXFFIENA 0x610B %B16 #MASK=0x20
SpiaRegs.SPIFFRX.bit.RXFFINTCLR 0x610B %B16 #MASK=0x40
SpiaRegs.SPIFFRX.bit.RXFFINT 0x610B %B16 #MASK=0x80
SpiaRegs.SPIFFRX.bit.RXFFST 0x610B %B16 #MASK=0x1F00
SpiaRegs.SPIFFRX.bit.RXFIFORESET 0x610B %B16 #MASK=0x2000
SpiaRegs.SPIFFRX.bit.RXFFOVFCLR 0x610B %B16 #MASK=0x4000
SpiaRegs.SPIFFRX.bit.RXFFOVF 0x610B %B16 #MASK=0x8000
SpiaRegs.SPIFFCT.all 0x610C %U16 #Unsigned
SpiaRegs.SPIFFCT.bit.TXDLY 0x610C %B16 #MASK=0xFF
SpiaRegs.SPIFFCT.bit.rsvd1 0x610C %B16 #MASK=0xFF00
SpiaRegs.rsvd3[0] 0x610D %U16 #Unsigned
SpiaRegs.rsvd3[1] 0x610E %U16 #Unsigned
SpiaRegs.SPIPRI.all 0x610F %U16 #Unsigned
SpiaRegs.SPIPRI.bit.TRIWIRE 0x610F %B16 #MASK=0x1
SpiaRegs.SPIPRI.bit.STEINV 0x610F %B16 #MASK=0x2
SpiaRegs.SPIPRI.bit.rsvd1 0x610F %B16 #MASK=0xC
SpiaRegs.SPIPRI.bit.FREE 0x610F %B16 #MASK=0x10
SpiaRegs.SPIPRI.bit.SOFT 0x610F %B16 #MASK=0x20
SpiaRegs.SPIPRI.bit.rsvd2 0x610F %B16 #MASK=0x40
SpiaRegs.SPIPRI.bit.rsvd3 0x610F %B16 #MASK=0xFF80
SpibRegs.SPICCR.all 0x6110 %U16 #Unsigned
SpibRegs.SPICCR.bit.SPICHAR 0x6110 %B16 #MASK=0xF
SpibRegs.SPICCR.bit.SPILBK 0x6110 %B16 #MASK=0x10
SpibRegs.SPICCR.bit.HS_MODE 0x6110 %B16 #MASK=0x20
SpibRegs.SPICCR.bit.CLKPOLARITY 0x6110 %B16 #MASK=0x40
SpibRegs.SPICCR.bit.SPISWRESET 0x6110 %B16 #MASK=0x80
SpibRegs.SPICCR.bit.rsvd1 0x6110 %B16 #MASK=0xFF00
SpibRegs.SPICTL.all 0x6111 %U16 #Unsigned
SpibRegs.SPICTL.bit.SPIINTENA 0x6111 %B16 #MASK=0x1
SpibRegs.SPICTL.bit.TALK 0x6111 %B16 #MASK=0x2
SpibRegs.SPICTL.bit.MASTER_SLAVE 0x6111 %B16 #MASK=0x4
SpibRegs.SPICTL.bit.CLK_PHASE 0x6111 %B16 #MASK=0x8
SpibRegs.SPICTL.bit.OVERRUNINTENA 0x6111 %B16 #MASK=0x10
SpibRegs.SPICTL.bit.rsvd1 0x6111 %B16 #MASK=0xFFE0
SpibRegs.SPISTS.all 0x6112 %U16 #Unsigned
SpibRegs.SPISTS.bit.rsvd1 0x6112 %B16 #MASK=0x1F
SpibRegs.SPISTS.bit.BUFFULL_FLAG 0x6112 %B16 #MASK=0x20
SpibRegs.SPISTS.bit.INT_FLAG 0x6112 %B16 #MASK=0x40
SpibRegs.SPISTS.bit.OVERRUN_FLAG 0x6112 %B16 #MASK=0x80
SpibRegs.SPISTS.bit.rsvd2 0x6112 %B16 #MASK=0xFF00
SpibRegs.rsvd1 0x6113 %U16 #Unsigned
SpibRegs.SPIBRR.all 0x6114 %U16 #Unsigned
SpibRegs.SPIBRR.bit.SPI_BIT_RATE 0x6114 %B16 #MASK=0x7F
SpibRegs.SPIBRR.bit.rsvd1 0x6114 %B16 #MASK=0xFF80
SpibRegs.rsvd2 0x6115 %U16 #Unsigned
SpibRegs.SPIRXEMU 0x6116 %U16 #Unsigned
SpibRegs.SPIRXBUF 0x6117 %U16 #Unsigned
SpibRegs.SPITXBUF 0x6118 %U16 #Unsigned
SpibRegs.SPIDAT 0x6119 %U16 #Unsigned
SpibRegs.SPIFFTX.all 0x611A %U16 #Unsigned
SpibRegs.SPIFFTX.bit.TXFFIL 0x611A %B16 #MASK=0x1F
SpibRegs.SPIFFTX.bit.TXFFIENA 0x611A %B16 #MASK=0x20
SpibRegs.SPIFFTX.bit.TXFFINTCLR 0x611A %B16 #MASK=0x40
SpibRegs.SPIFFTX.bit.TXFFINT 0x611A %B16 #MASK=0x80
SpibRegs.SPIFFTX.bit.TXFFST 0x611A %B16 #MASK=0x1F00
SpibRegs.SPIFFTX.bit.TXFIFO 0x611A %B16 #MASK=0x2000
SpibRegs.SPIFFTX.bit.SPIFFENA 0x611A %B16 #MASK=0x4000
SpibRegs.SPIFFTX.bit.SPIRST 0x611A %B16 #MASK=0x8000
SpibRegs.SPIFFRX.all 0x611B %U16 #Unsigned
SpibRegs.SPIFFRX.bit.RXFFIL 0x611B %B16 #MASK=0x1F
SpibRegs.SPIFFRX.bit.RXFFIENA 0x611B %B16 #MASK=0x20
SpibRegs.SPIFFRX.bit.RXFFINTCLR 0x611B %B16 #MASK=0x40
SpibRegs.SPIFFRX.bit.RXFFINT 0x611B %B16 #MASK=0x80
SpibRegs.SPIFFRX.bit.RXFFST 0x611B %B16 #MASK=0x1F00
SpibRegs.SPIFFRX.bit.RXFIFORESET 0x611B %B16 #MASK=0x2000
SpibRegs.SPIFFRX.bit.RXFFOVFCLR 0x611B %B16 #MASK=0x4000
SpibRegs.SPIFFRX.bit.RXFFOVF 0x611B %B16 #MASK=0x8000
SpibRegs.SPIFFCT.all 0x611C %U16 #Unsigned
SpibRegs.SPIFFCT.bit.TXDLY 0x611C %B16 #MASK=0xFF
SpibRegs.SPIFFCT.bit.rsvd1 0x611C %B16 #MASK=0xFF00
SpibRegs.rsvd3[0] 0x611D %U16 #Unsigned
SpibRegs.rsvd3[1] 0x611E %U16 #Unsigned
SpibRegs.SPIPRI.all 0x611F %U16 #Unsigned
SpibRegs.SPIPRI.bit.TRIWIRE 0x611F %B16 #MASK=0x1
SpibRegs.SPIPRI.bit.STEINV 0x611F %B16 #MASK=0x2
SpibRegs.SPIPRI.bit.rsvd1 0x611F %B16 #MASK=0xC
SpibRegs.SPIPRI.bit.FREE 0x611F %B16 #MASK=0x10
SpibRegs.SPIPRI.bit.SOFT 0x611F %B16 #MASK=0x20
SpibRegs.SPIPRI.bit.rsvd2 0x611F %B16 #MASK=0x40
SpibRegs.SPIPRI.bit.rsvd3 0x611F %B16 #MASK=0xFF80
XbarRegs.XBARFLG1.all 0x7920 %U32 #Unsigned
XbarRegs.XBARFLG1.bit.CMPSS1_CTRIPL 0x7920 %B16 #MASK=0x1
XbarRegs.XBARFLG1.bit.CMPSS1_CTRIPH 0x7920 %B16 #MASK=0x2
XbarRegs.XBARFLG1.bit.CMPSS2_CTRIPL 0x7920 %B16 #MASK=0x4
XbarRegs.XBARFLG1.bit.CMPSS2_CTRIPH 0x7920 %B16 #MASK=0x8
XbarRegs.XBARFLG1.bit.CMPSS3_CTRIPL 0x7920 %B16 #MASK=0x10
XbarRegs.XBARFLG1.bit.CMPSS3_CTRIPH 0x7920 %B16 #MASK=0x20
XbarRegs.XBARFLG1.bit.CMPSS4_CTRIPL 0x7920 %B16 #MASK=0x40
XbarRegs.XBARFLG1.bit.CMPSS4_CTRIPH 0x7920 %B16 #MASK=0x80
XbarRegs.XBARFLG1.bit.rsvd1 0x7920 %B16 #MASK=0x100
XbarRegs.XBARFLG1.bit.rsvd2 0x7920 %B16 #MASK=0x200
XbarRegs.XBARFLG1.bit.rsvd3 0x7920 %B16 #MASK=0x400
XbarRegs.XBARFLG1.bit.rsvd4 0x7920 %B16 #MASK=0x800
XbarRegs.XBARFLG1.bit.rsvd5 0x7920 %B16 #MASK=0x1000
XbarRegs.XBARFLG1.bit.rsvd6 0x7920 %B16 #MASK=0x2000
XbarRegs.XBARFLG1.bit.rsvd7 0x7920 %B16 #MASK=0x4000
XbarRegs.XBARFLG1.bit.rsvd8 0x7920 %B16 #MASK=0x8000
XbarRegs.XBARFLG1.bit.CMPSS1_CTRIPOUTL 0x7921 %B16 #MASK=0x1
XbarRegs.XBARFLG1.bit.CMPSS1_CTRIPOUTH 0x7921 %B16 #MASK=0x2
XbarRegs.XBARFLG1.bit.CMPSS2_CTRIPOUTL 0x7921 %B16 #MASK=0x4
XbarRegs.XBARFLG1.bit.CMPSS2_CTRIPOUTH 0x7921 %B16 #MASK=0x8
XbarRegs.XBARFLG1.bit.CMPSS3_CTRIPOUTL 0x7921 %B16 #MASK=0x10
XbarRegs.XBARFLG1.bit.CMPSS3_CTRIPOUTH 0x7921 %B16 #MASK=0x20
XbarRegs.XBARFLG1.bit.CMPSS4_CTRIPOUTL 0x7921 %B16 #MASK=0x40
XbarRegs.XBARFLG1.bit.CMPSS4_CTRIPOUTH 0x7921 %B16 #MASK=0x80
XbarRegs.XBARFLG1.bit.rsvd9 0x7921 %B16 #MASK=0x100
XbarRegs.XBARFLG1.bit.rsvd10 0x7921 %B16 #MASK=0x200
XbarRegs.XBARFLG1.bit.rsvd11 0x7921 %B16 #MASK=0x400
XbarRegs.XBARFLG1.bit.rsvd12 0x7921 %B16 #MASK=0x800
XbarRegs.XBARFLG1.bit.rsvd13 0x7921 %B16 #MASK=0x1000
XbarRegs.XBARFLG1.bit.rsvd14 0x7921 %B16 #MASK=0x2000
XbarRegs.XBARFLG1.bit.rsvd15 0x7921 %B16 #MASK=0x4000
XbarRegs.XBARFLG1.bit.rsvd16 0x7921 %B16 #MASK=0x8000
XbarRegs.XBARFLG2.all 0x7922 %U32 #Unsigned
XbarRegs.XBARFLG2.bit.INPUT1 0x7922 %B16 #MASK=0x1
XbarRegs.XBARFLG2.bit.INPUT2 0x7922 %B16 #MASK=0x2
XbarRegs.XBARFLG2.bit.INPUT3 0x7922 %B16 #MASK=0x4
XbarRegs.XBARFLG2.bit.INPUT4 0x7922 %B16 #MASK=0x8
XbarRegs.XBARFLG2.bit.INPUT5 0x7922 %B16 #MASK=0x10
XbarRegs.XBARFLG2.bit.INPUT6 0x7922 %B16 #MASK=0x20
XbarRegs.XBARFLG2.bit.ADCSOCA 0x7922 %B16 #MASK=0x40
XbarRegs.XBARFLG2.bit.ADCSOCB 0x7922 %B16 #MASK=0x80
XbarRegs.XBARFLG2.bit.INPUT7 0x7922 %B16 #MASK=0x100
XbarRegs.XBARFLG2.bit.INPUT8 0x7922 %B16 #MASK=0x200
XbarRegs.XBARFLG2.bit.INPUT9 0x7922 %B16 #MASK=0x400
XbarRegs.XBARFLG2.bit.INPUT10 0x7922 %B16 #MASK=0x800
XbarRegs.XBARFLG2.bit.INPUT11 0x7922 %B16 #MASK=0x1000
XbarRegs.XBARFLG2.bit.INPUT12 0x7922 %B16 #MASK=0x2000
XbarRegs.XBARFLG2.bit.INPUT13 0x7922 %B16 #MASK=0x4000
XbarRegs.XBARFLG2.bit.INPUT14 0x7922 %B16 #MASK=0x8000
XbarRegs.XBARFLG2.bit.ECAP1_OUT 0x7923 %B16 #MASK=0x1
XbarRegs.XBARFLG2.bit.ECAP2_OUT 0x7923 %B16 #MASK=0x2
XbarRegs.XBARFLG2.bit.ECAP3_OUT 0x7923 %B16 #MASK=0x4
XbarRegs.XBARFLG2.bit.rsvd1 0x7923 %B16 #MASK=0x8
XbarRegs.XBARFLG2.bit.rsvd2 0x7923 %B16 #MASK=0x10
XbarRegs.XBARFLG2.bit.rsvd3 0x7923 %B16 #MASK=0x20
XbarRegs.XBARFLG2.bit.EXTSYNCOUT 0x7923 %B16 #MASK=0x40
XbarRegs.XBARFLG2.bit.ADCAEVT1 0x7923 %B16 #MASK=0x80
XbarRegs.XBARFLG2.bit.ADCAEVT2 0x7923 %B16 #MASK=0x100
XbarRegs.XBARFLG2.bit.ADCAEVT3 0x7923 %B16 #MASK=0x200
XbarRegs.XBARFLG2.bit.ADCAEVT4 0x7923 %B16 #MASK=0x400
XbarRegs.XBARFLG2.bit.ADCBEVT1 0x7923 %B16 #MASK=0x800
XbarRegs.XBARFLG2.bit.ADCBEVT2 0x7923 %B16 #MASK=0x1000
XbarRegs.XBARFLG2.bit.ADCBEVT3 0x7923 %B16 #MASK=0x2000
XbarRegs.XBARFLG2.bit.ADCBEVT4 0x7923 %B16 #MASK=0x4000
XbarRegs.XBARFLG2.bit.ADCCEVT1 0x7923 %B16 #MASK=0x8000
XbarRegs.XBARFLG3.all 0x7924 %U32 #Unsigned
XbarRegs.XBARFLG3.bit.ADCCEVT2 0x7924 %B16 #MASK=0x1
XbarRegs.XBARFLG3.bit.ADCCEVT3 0x7924 %B16 #MASK=0x2
XbarRegs.XBARFLG3.bit.ADCCEVT4 0x7924 %B16 #MASK=0x4
XbarRegs.XBARFLG3.bit.rsvd1 0x7924 %B16 #MASK=0x8
XbarRegs.XBARFLG3.bit.rsvd2 0x7924 %B16 #MASK=0x10
XbarRegs.XBARFLG3.bit.rsvd3 0x7924 %B16 #MASK=0x20
XbarRegs.XBARFLG3.bit.rsvd4 0x7924 %B16 #MASK=0x40
XbarRegs.XBARFLG3.bit.SD1FLT1_COMPL 0x7924 %B16 #MASK=0x80
XbarRegs.XBARFLG3.bit.SD1FLT1_COMPH 0x7924 %B16 #MASK=0x100
XbarRegs.XBARFLG3.bit.SD1FLT2_COMPL 0x7924 %B16 #MASK=0x200
XbarRegs.XBARFLG3.bit.SD1FLT2_COMPH 0x7924 %B16 #MASK=0x400
XbarRegs.XBARFLG3.bit.SD1FLT3_COMPL 0x7924 %B16 #MASK=0x800
XbarRegs.XBARFLG3.bit.SD1FLT3_COMPH 0x7924 %B16 #MASK=0x1000
XbarRegs.XBARFLG3.bit.SD1FLT4_COMPL 0x7924 %B16 #MASK=0x2000
XbarRegs.XBARFLG3.bit.SD1FLT4_COMPH 0x7924 %B16 #MASK=0x4000
XbarRegs.XBARFLG3.bit.SD2FLT1_COMPL 0x7924 %B16 #MASK=0x8000
XbarRegs.XBARFLG3.bit.SD2FLT1_COMPH 0x7925 %B16 #MASK=0x1
XbarRegs.XBARFLG3.bit.SD2FLT2_COMPL 0x7925 %B16 #MASK=0x2
XbarRegs.XBARFLG3.bit.SD2FLT2_COMPH 0x7925 %B16 #MASK=0x4
XbarRegs.XBARFLG3.bit.SD2FLT3_COMPL 0x7925 %B16 #MASK=0x8
XbarRegs.XBARFLG3.bit.SD2FLT3_COMPH 0x7925 %B16 #MASK=0x10
XbarRegs.XBARFLG3.bit.SD2FLT4_COMPL 0x7925 %B16 #MASK=0x20
XbarRegs.XBARFLG3.bit.SD2FLT4_COMPH 0x7925 %B16 #MASK=0x40
XbarRegs.XBARFLG3.bit.rsvd5 0x7925 %B16 #MASK=0x80
XbarRegs.XBARFLG3.bit.SD1FLT1_COMPZ 0x7925 %B16 #MASK=0x100
XbarRegs.XBARFLG3.bit.SD1FLT1_DRINT 0x7925 %B16 #MASK=0x200
XbarRegs.XBARFLG3.bit.SD1FLT2_COMPZ 0x7925 %B16 #MASK=0x400
XbarRegs.XBARFLG3.bit.SD1FLT2_DRINT 0x7925 %B16 #MASK=0x800
XbarRegs.XBARFLG3.bit.SD1FLT3_COMPZ 0x7925 %B16 #MASK=0x1000
XbarRegs.XBARFLG3.bit.SD1FLT3_DRINT 0x7925 %B16 #MASK=0x2000
XbarRegs.XBARFLG3.bit.SD1FLT4_COMPZ 0x7925 %B16 #MASK=0x4000
XbarRegs.XBARFLG3.bit.SD1FLT4_DRINT 0x7925 %B16 #MASK=0x8000
XbarRegs.XBARFLG4.all 0x7926 %U32 #Unsigned
XbarRegs.XBARFLG4.bit.SD2FLT1_COMPZ 0x7926 %B16 #MASK=0x1
XbarRegs.XBARFLG4.bit.SD2FLT1_DRINT 0x7926 %B16 #MASK=0x2
XbarRegs.XBARFLG4.bit.SD2FLT2_COMPZ 0x7926 %B16 #MASK=0x4
XbarRegs.XBARFLG4.bit.SD2FLT2_DRINT 0x7926 %B16 #MASK=0x8
XbarRegs.XBARFLG4.bit.SD2FLT3_COMPZ 0x7926 %B16 #MASK=0x10
XbarRegs.XBARFLG4.bit.SD2FLT3_DRINT 0x7926 %B16 #MASK=0x20
XbarRegs.XBARFLG4.bit.SD2FLT4_COMPZ 0x7926 %B16 #MASK=0x40
XbarRegs.XBARFLG4.bit.SD2FLT4_DRINT 0x7926 %B16 #MASK=0x80
XbarRegs.XBARFLG4.bit.rsvd1 0x7926 %B16 #MASK=0x100
XbarRegs.XBARFLG4.bit.MCANA_FEVT0 0x7926 %B16 #MASK=0x200
XbarRegs.XBARFLG4.bit.MCANA_FEVT1 0x7926 %B16 #MASK=0x400
XbarRegs.XBARFLG4.bit.MCANA_FEVT2 0x7926 %B16 #MASK=0x800
XbarRegs.XBARFLG4.bit.rsvd2 0x7926 %B16 #MASK=0x1000
XbarRegs.XBARFLG4.bit.rsvd3 0x7926 %B16 #MASK=0x2000
XbarRegs.XBARFLG4.bit.rsvd4 0x7926 %B16 #MASK=0x4000
XbarRegs.XBARFLG4.bit.rsvd5 0x7926 %B16 #MASK=0x8000
XbarRegs.XBARFLG4.bit.CLB1_4_1 0x7927 %B16 #MASK=0x1
XbarRegs.XBARFLG4.bit.CLB1_5_1 0x7927 %B16 #MASK=0x2
XbarRegs.XBARFLG4.bit.CLB2_4_1 0x7927 %B16 #MASK=0x4
XbarRegs.XBARFLG4.bit.CLB2_5_1 0x7927 %B16 #MASK=0x8
XbarRegs.XBARFLG4.bit.CLB3_4_1 0x7927 %B16 #MASK=0x10
XbarRegs.XBARFLG4.bit.CLB3_5_1 0x7927 %B16 #MASK=0x20
XbarRegs.XBARFLG4.bit.CLB4_4_1 0x7927 %B16 #MASK=0x40
XbarRegs.XBARFLG4.bit.CLB4_5_1 0x7927 %B16 #MASK=0x80
XbarRegs.XBARFLG4.bit.rsvd6 0x7927 %B16 #MASK=0x100
XbarRegs.XBARFLG4.bit.rsvd7 0x7927 %B16 #MASK=0x200
XbarRegs.XBARFLG4.bit.rsvd8 0x7927 %B16 #MASK=0x400
XbarRegs.XBARFLG4.bit.rsvd9 0x7927 %B16 #MASK=0x800
XbarRegs.XBARFLG4.bit.ERRORSTS_ERROR 0x7927 %B16 #MASK=0x1000
XbarRegs.XBARFLG4.bit.rsvd10 0x7927 %B16 #MASK=0x2000
XbarRegs.XBARFLG4.bit.rsvd11 0x7927 %B16 #MASK=0x4000
XbarRegs.XBARFLG4.bit.CLAHALT 0x7927 %B16 #MASK=0x8000
XbarRegs.XBARCLR1.all 0x7928 %U32 #Unsigned
XbarRegs.XBARCLR1.bit.CMPSS1_CTRIPL 0x7928 %B16 #MASK=0x1
XbarRegs.XBARCLR1.bit.CMPSS1_CTRIPH 0x7928 %B16 #MASK=0x2
XbarRegs.XBARCLR1.bit.CMPSS2_CTRIPL 0x7928 %B16 #MASK=0x4
XbarRegs.XBARCLR1.bit.CMPSS2_CTRIPH 0x7928 %B16 #MASK=0x8
XbarRegs.XBARCLR1.bit.CMPSS3_CTRIPL 0x7928 %B16 #MASK=0x10
XbarRegs.XBARCLR1.bit.CMPSS3_CTRIPH 0x7928 %B16 #MASK=0x20
XbarRegs.XBARCLR1.bit.CMPSS4_CTRIPL 0x7928 %B16 #MASK=0x40
XbarRegs.XBARCLR1.bit.CMPSS4_CTRIPH 0x7928 %B16 #MASK=0x80
XbarRegs.XBARCLR1.bit.rsvd1 0x7928 %B16 #MASK=0x100
XbarRegs.XBARCLR1.bit.rsvd2 0x7928 %B16 #MASK=0x200
XbarRegs.XBARCLR1.bit.rsvd3 0x7928 %B16 #MASK=0x400
XbarRegs.XBARCLR1.bit.rsvd4 0x7928 %B16 #MASK=0x800
XbarRegs.XBARCLR1.bit.rsvd5 0x7928 %B16 #MASK=0x1000
XbarRegs.XBARCLR1.bit.rsvd6 0x7928 %B16 #MASK=0x2000
XbarRegs.XBARCLR1.bit.rsvd7 0x7928 %B16 #MASK=0x4000
XbarRegs.XBARCLR1.bit.rsvd8 0x7928 %B16 #MASK=0x8000
XbarRegs.XBARCLR1.bit.CMPSS1_CTRIPOUTL 0x7929 %B16 #MASK=0x1
XbarRegs.XBARCLR1.bit.CMPSS1_CTRIPOUTH 0x7929 %B16 #MASK=0x2
XbarRegs.XBARCLR1.bit.CMPSS2_CTRIPOUTL 0x7929 %B16 #MASK=0x4
XbarRegs.XBARCLR1.bit.CMPSS2_CTRIPOUTH 0x7929 %B16 #MASK=0x8
XbarRegs.XBARCLR1.bit.CMPSS3_CTRIPOUTL 0x7929 %B16 #MASK=0x10
XbarRegs.XBARCLR1.bit.CMPSS3_CTRIPOUTH 0x7929 %B16 #MASK=0x20
XbarRegs.XBARCLR1.bit.CMPSS4_CTRIPOUTL 0x7929 %B16 #MASK=0x40
XbarRegs.XBARCLR1.bit.CMPSS4_CTRIPOUTH 0x7929 %B16 #MASK=0x80
XbarRegs.XBARCLR1.bit.rsvd9 0x7929 %B16 #MASK=0x100
XbarRegs.XBARCLR1.bit.rsvd10 0x7929 %B16 #MASK=0x200
XbarRegs.XBARCLR1.bit.rsvd11 0x7929 %B16 #MASK=0x400
XbarRegs.XBARCLR1.bit.rsvd12 0x7929 %B16 #MASK=0x800
XbarRegs.XBARCLR1.bit.rsvd13 0x7929 %B16 #MASK=0x1000
XbarRegs.XBARCLR1.bit.rsvd14 0x7929 %B16 #MASK=0x2000
XbarRegs.XBARCLR1.bit.rsvd15 0x7929 %B16 #MASK=0x4000
XbarRegs.XBARCLR1.bit.rsvd16 0x7929 %B16 #MASK=0x8000
XbarRegs.XBARCLR2.all 0x792A %U32 #Unsigned
XbarRegs.XBARCLR2.bit.INPUT1 0x792A %B16 #MASK=0x1
XbarRegs.XBARCLR2.bit.INPUT2 0x792A %B16 #MASK=0x2
XbarRegs.XBARCLR2.bit.INPUT3 0x792A %B16 #MASK=0x4
XbarRegs.XBARCLR2.bit.INPUT4 0x792A %B16 #MASK=0x8
XbarRegs.XBARCLR2.bit.INPUT5 0x792A %B16 #MASK=0x10
XbarRegs.XBARCLR2.bit.INPUT6 0x792A %B16 #MASK=0x20
XbarRegs.XBARCLR2.bit.ADCSOCA 0x792A %B16 #MASK=0x40
XbarRegs.XBARCLR2.bit.ADCSOCB 0x792A %B16 #MASK=0x80
XbarRegs.XBARCLR2.bit.INPUT7 0x792A %B16 #MASK=0x100
XbarRegs.XBARCLR2.bit.INPUT8 0x792A %B16 #MASK=0x200
XbarRegs.XBARCLR2.bit.INPUT9 0x792A %B16 #MASK=0x400
XbarRegs.XBARCLR2.bit.INPUT10 0x792A %B16 #MASK=0x800
XbarRegs.XBARCLR2.bit.INPUT11 0x792A %B16 #MASK=0x1000
XbarRegs.XBARCLR2.bit.INPUT12 0x792A %B16 #MASK=0x2000
XbarRegs.XBARCLR2.bit.INPUT13 0x792A %B16 #MASK=0x4000
XbarRegs.XBARCLR2.bit.INPUT14 0x792A %B16 #MASK=0x8000
XbarRegs.XBARCLR2.bit.ECAP1_OUT 0x792B %B16 #MASK=0x1
XbarRegs.XBARCLR2.bit.ECAP2_OUT 0x792B %B16 #MASK=0x2
XbarRegs.XBARCLR2.bit.ECAP3_OUT 0x792B %B16 #MASK=0x4
XbarRegs.XBARCLR2.bit.rsvd1 0x792B %B16 #MASK=0x8
XbarRegs.XBARCLR2.bit.rsvd2 0x792B %B16 #MASK=0x10
XbarRegs.XBARCLR2.bit.rsvd3 0x792B %B16 #MASK=0x20
XbarRegs.XBARCLR2.bit.EXTSYNCOUT 0x792B %B16 #MASK=0x40
XbarRegs.XBARCLR2.bit.ADCAEVT1 0x792B %B16 #MASK=0x80
XbarRegs.XBARCLR2.bit.ADCAEVT2 0x792B %B16 #MASK=0x100
XbarRegs.XBARCLR2.bit.ADCAEVT3 0x792B %B16 #MASK=0x200
XbarRegs.XBARCLR2.bit.ADCAEVT4 0x792B %B16 #MASK=0x400
XbarRegs.XBARCLR2.bit.ADCBEVT1 0x792B %B16 #MASK=0x800
XbarRegs.XBARCLR2.bit.ADCBEVT2 0x792B %B16 #MASK=0x1000
XbarRegs.XBARCLR2.bit.ADCBEVT3 0x792B %B16 #MASK=0x2000
XbarRegs.XBARCLR2.bit.ADCBEVT4 0x792B %B16 #MASK=0x4000
XbarRegs.XBARCLR2.bit.ADCCEVT1 0x792B %B16 #MASK=0x8000
XbarRegs.XBARCLR3.all 0x792C %U32 #Unsigned
XbarRegs.XBARCLR3.bit.ADCCEVT2 0x792C %B16 #MASK=0x1
XbarRegs.XBARCLR3.bit.ADCCEVT3 0x792C %B16 #MASK=0x2
XbarRegs.XBARCLR3.bit.ADCCEVT4 0x792C %B16 #MASK=0x4
XbarRegs.XBARCLR3.bit.rsvd1 0x792C %B16 #MASK=0x8
XbarRegs.XBARCLR3.bit.rsvd2 0x792C %B16 #MASK=0x10
XbarRegs.XBARCLR3.bit.rsvd3 0x792C %B16 #MASK=0x20
XbarRegs.XBARCLR3.bit.rsvd4 0x792C %B16 #MASK=0x40
XbarRegs.XBARCLR3.bit.SD1FLT1_COMPL 0x792C %B16 #MASK=0x80
XbarRegs.XBARCLR3.bit.SD1FLT1_COMPH 0x792C %B16 #MASK=0x100
XbarRegs.XBARCLR3.bit.SD1FLT2_COMPL 0x792C %B16 #MASK=0x200
XbarRegs.XBARCLR3.bit.SD1FLT2_COMPH 0x792C %B16 #MASK=0x400
XbarRegs.XBARCLR3.bit.SD1FLT3_COMPL 0x792C %B16 #MASK=0x800
XbarRegs.XBARCLR3.bit.SD1FLT3_COMPH 0x792C %B16 #MASK=0x1000
XbarRegs.XBARCLR3.bit.SD1FLT4_COMPL 0x792C %B16 #MASK=0x2000
XbarRegs.XBARCLR3.bit.SD1FLT4_COMPH 0x792C %B16 #MASK=0x4000
XbarRegs.XBARCLR3.bit.SD2FLT1_COMPL 0x792C %B16 #MASK=0x8000
XbarRegs.XBARCLR3.bit.SD2FLT1_COMPH 0x792D %B16 #MASK=0x1
XbarRegs.XBARCLR3.bit.SD2FLT2_COMPL 0x792D %B16 #MASK=0x2
XbarRegs.XBARCLR3.bit.SD2FLT2_COMPH 0x792D %B16 #MASK=0x4
XbarRegs.XBARCLR3.bit.SD2FLT3_COMPL 0x792D %B16 #MASK=0x8
XbarRegs.XBARCLR3.bit.SD2FLT3_COMPH 0x792D %B16 #MASK=0x10
XbarRegs.XBARCLR3.bit.SD2FLT4_COMPL 0x792D %B16 #MASK=0x20
XbarRegs.XBARCLR3.bit.SD2FLT4_COMPH 0x792D %B16 #MASK=0x40
XbarRegs.XBARCLR3.bit.rsvd5 0x792D %B16 #MASK=0x80
XbarRegs.XBARCLR3.bit.SD1FLT1_COMPZ 0x792D %B16 #MASK=0x100
XbarRegs.XBARCLR3.bit.SD1FLT1_DRINT 0x792D %B16 #MASK=0x200
XbarRegs.XBARCLR3.bit.SD1FLT2_COMPZ 0x792D %B16 #MASK=0x400
XbarRegs.XBARCLR3.bit.SD1FLT2_DRINT 0x792D %B16 #MASK=0x800
XbarRegs.XBARCLR3.bit.SD1FLT3_COMPZ 0x792D %B16 #MASK=0x1000
XbarRegs.XBARCLR3.bit.SD1FLT3_DRINT 0x792D %B16 #MASK=0x2000
XbarRegs.XBARCLR3.bit.SD1FLT4_COMPZ 0x792D %B16 #MASK=0x4000
XbarRegs.XBARCLR3.bit.SD1FLT4_DRINT 0x792D %B16 #MASK=0x8000
XbarRegs.XBARCLR4.all 0x792E %U32 #Unsigned
XbarRegs.XBARCLR4.bit.SD2FLT1_COMPZ 0x792E %B16 #MASK=0x1
XbarRegs.XBARCLR4.bit.SD2FLT1_DRINT 0x792E %B16 #MASK=0x2
XbarRegs.XBARCLR4.bit.SD2FLT2_COMPZ 0x792E %B16 #MASK=0x4
XbarRegs.XBARCLR4.bit.SD2FLT2_DRINT 0x792E %B16 #MASK=0x8
XbarRegs.XBARCLR4.bit.SD2FLT3_COMPZ 0x792E %B16 #MASK=0x10
XbarRegs.XBARCLR4.bit.SD2FLT3_DRINT 0x792E %B16 #MASK=0x20
XbarRegs.XBARCLR4.bit.SD2FLT4_COMPZ 0x792E %B16 #MASK=0x40
XbarRegs.XBARCLR4.bit.SD2FLT4_DRINT 0x792E %B16 #MASK=0x80
XbarRegs.XBARCLR4.bit.rsvd1 0x792E %B16 #MASK=0x100
XbarRegs.XBARCLR4.bit.MCANA_FEVT0 0x792E %B16 #MASK=0x200
XbarRegs.XBARCLR4.bit.MCANA_FEVT1 0x792E %B16 #MASK=0x400
XbarRegs.XBARCLR4.bit.MCANA_FEVT2 0x792E %B16 #MASK=0x800
XbarRegs.XBARCLR4.bit.rsvd2 0x792E %B16 #MASK=0x1000
XbarRegs.XBARCLR4.bit.rsvd3 0x792E %B16 #MASK=0x2000
XbarRegs.XBARCLR4.bit.rsvd4 0x792E %B16 #MASK=0x4000
XbarRegs.XBARCLR4.bit.rsvd5 0x792E %B16 #MASK=0x8000
XbarRegs.XBARCLR4.bit.CLB1_4_1 0x792F %B16 #MASK=0x1
XbarRegs.XBARCLR4.bit.CLB1_5_1 0x792F %B16 #MASK=0x2
XbarRegs.XBARCLR4.bit.CLB2_4_1 0x792F %B16 #MASK=0x4
XbarRegs.XBARCLR4.bit.CLB2_5_1 0x792F %B16 #MASK=0x8
XbarRegs.XBARCLR4.bit.CLB3_4_1 0x792F %B16 #MASK=0x10
XbarRegs.XBARCLR4.bit.CLB3_5_1 0x792F %B16 #MASK=0x20
XbarRegs.XBARCLR4.bit.CLB4_4_1 0x792F %B16 #MASK=0x40
XbarRegs.XBARCLR4.bit.CLB4_5_1 0x792F %B16 #MASK=0x80
XbarRegs.XBARCLR4.bit.rsvd6 0x792F %B16 #MASK=0x100
XbarRegs.XBARCLR4.bit.rsvd7 0x792F %B16 #MASK=0x200
XbarRegs.XBARCLR4.bit.rsvd8 0x792F %B16 #MASK=0x400
XbarRegs.XBARCLR4.bit.rsvd9 0x792F %B16 #MASK=0x800
XbarRegs.XBARCLR4.bit.ERRORSTS_ERROR 0x792F %B16 #MASK=0x1000
XbarRegs.XBARCLR4.bit.rsvd10 0x792F %B16 #MASK=0x2000
XbarRegs.XBARCLR4.bit.rsvd11 0x792F %B16 #MASK=0x4000
XbarRegs.XBARCLR4.bit.CLAHALT 0x792F %B16 #MASK=0x8000
DcsmZ2OtpRegs.Z2OTP_LINKPOINTER1 0x78200 %U32 #Unsigned
DcsmZ2OtpRegs.Z2OTP_LINKPOINTER2 0x78202 %U32 #Unsigned
DcsmZ2OtpRegs.Z2OTP_LINKPOINTER3 0x78204 %U32 #Unsigned
DcsmZ2OtpRegs.rsvd1[0] 0x78206 %U16 #Unsigned
DcsmZ2OtpRegs.rsvd1[1] 0x78207 %U16 #Unsigned
DcsmZ2OtpRegs.Z2OTP_GPREG1 0x78208 %U32 #Unsigned
DcsmZ2OtpRegs.Z2OTP_GPREG2 0x7820A %U32 #Unsigned
DcsmZ2OtpRegs.Z2OTP_GPREG3 0x7820C %U32 #Unsigned
DcsmZ2OtpRegs.Z2OTP_GPREG4 0x7820E %U32 #Unsigned
DcsmZ2OtpRegs.Z2OTP_PSWDLOCK 0x78210 %U32 #Unsigned
DcsmZ2OtpRegs.Z2OTP_CRCLOCK 0x78212 %U32 #Unsigned
EradGlobalRegs.GLBL_EVENT_STAT.all 0x5E800 %U16 #Unsigned
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP1 0x5E800 %B16 #MASK=0x1
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP2 0x5E800 %B16 #MASK=0x2
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP3 0x5E800 %B16 #MASK=0x4
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP4 0x5E800 %B16 #MASK=0x8
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP5 0x5E800 %B16 #MASK=0x10
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP6 0x5E800 %B16 #MASK=0x20
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP7 0x5E800 %B16 #MASK=0x40
EradGlobalRegs.GLBL_EVENT_STAT.bit.HWBP8 0x5E800 %B16 #MASK=0x80
EradGlobalRegs.GLBL_EVENT_STAT.bit.CTM1 0x5E800 %B16 #MASK=0x100
EradGlobalRegs.GLBL_EVENT_STAT.bit.CTM2 0x5E800 %B16 #MASK=0x200
EradGlobalRegs.GLBL_EVENT_STAT.bit.CTM3 0x5E800 %B16 #MASK=0x400
EradGlobalRegs.GLBL_EVENT_STAT.bit.CTM4 0x5E800 %B16 #MASK=0x800
EradGlobalRegs.GLBL_EVENT_STAT.bit.rsvd1 0x5E800 %B16 #MASK=0xF000
EradGlobalRegs.rsvd1 0x5E801 %U16 #Unsigned
EradGlobalRegs.GLBL_HALT_STAT.all 0x5E802 %U16 #Unsigned
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP1 0x5E802 %B16 #MASK=0x1
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP2 0x5E802 %B16 #MASK=0x2
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP3 0x5E802 %B16 #MASK=0x4
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP4 0x5E802 %B16 #MASK=0x8
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP5 0x5E802 %B16 #MASK=0x10
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP6 0x5E802 %B16 #MASK=0x20
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP7 0x5E802 %B16 #MASK=0x40
EradGlobalRegs.GLBL_HALT_STAT.bit.HWBP8 0x5E802 %B16 #MASK=0x80
EradGlobalRegs.GLBL_HALT_STAT.bit.CTM1 0x5E802 %B16 #MASK=0x100
EradGlobalRegs.GLBL_HALT_STAT.bit.CTM2 0x5E802 %B16 #MASK=0x200
EradGlobalRegs.GLBL_HALT_STAT.bit.CTM3 0x5E802 %B16 #MASK=0x400
EradGlobalRegs.GLBL_HALT_STAT.bit.CTM4 0x5E802 %B16 #MASK=0x800
EradGlobalRegs.GLBL_HALT_STAT.bit.rsvd1 0x5E802 %B16 #MASK=0xF000
EradGlobalRegs.rsvd2 0x5E803 %U16 #Unsigned
EradGlobalRegs.GLBL_ENABLE.all 0x5E804 %U16 #Unsigned
EradGlobalRegs.GLBL_ENABLE.bit.HWBP1 0x5E804 %B16 #MASK=0x1
EradGlobalRegs.GLBL_ENABLE.bit.HWBP2 0x5E804 %B16 #MASK=0x2
EradGlobalRegs.GLBL_ENABLE.bit.HWBP3 0x5E804 %B16 #MASK=0x4
EradGlobalRegs.GLBL_ENABLE.bit.HWBP4 0x5E804 %B16 #MASK=0x8
EradGlobalRegs.GLBL_ENABLE.bit.HWBP5 0x5E804 %B16 #MASK=0x10
EradGlobalRegs.GLBL_ENABLE.bit.HWBP6 0x5E804 %B16 #MASK=0x20
EradGlobalRegs.GLBL_ENABLE.bit.HWBP7 0x5E804 %B16 #MASK=0x40
EradGlobalRegs.GLBL_ENABLE.bit.HWBP8 0x5E804 %B16 #MASK=0x80
EradGlobalRegs.GLBL_ENABLE.bit.CTM1 0x5E804 %B16 #MASK=0x100
EradGlobalRegs.GLBL_ENABLE.bit.CTM2 0x5E804 %B16 #MASK=0x200
EradGlobalRegs.GLBL_ENABLE.bit.CTM3 0x5E804 %B16 #MASK=0x400
EradGlobalRegs.GLBL_ENABLE.bit.CTM4 0x5E804 %B16 #MASK=0x800
EradGlobalRegs.GLBL_ENABLE.bit.rsvd1 0x5E804 %B16 #MASK=0xF000
EradGlobalRegs.rsvd3 0x5E805 %U16 #Unsigned
EradGlobalRegs.GLBL_CTM_RESET.all 0x5E806 %U16 #Unsigned
EradGlobalRegs.GLBL_CTM_RESET.bit.CTM1 0x5E806 %B16 #MASK=0x1
EradGlobalRegs.GLBL_CTM_RESET.bit.CTM2 0x5E806 %B16 #MASK=0x2
EradGlobalRegs.GLBL_CTM_RESET.bit.CTM3 0x5E806 %B16 #MASK=0x4
EradGlobalRegs.GLBL_CTM_RESET.bit.CTM4 0x5E806 %B16 #MASK=0x8
EradGlobalRegs.GLBL_CTM_RESET.bit.rsvd1 0x5E806 %B16 #MASK=0xFFF0
EradGlobalRegs.rsvd4 0x5E807 %U16 #Unsigned
EradGlobalRegs.GLBL_NMI_CTL.all 0x5E808 %U16 #Unsigned
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP1 0x5E808 %B16 #MASK=0x1
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP2 0x5E808 %B16 #MASK=0x2
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP3 0x5E808 %B16 #MASK=0x4
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP4 0x5E808 %B16 #MASK=0x8
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP5 0x5E808 %B16 #MASK=0x10
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP6 0x5E808 %B16 #MASK=0x20
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP7 0x5E808 %B16 #MASK=0x40
EradGlobalRegs.GLBL_NMI_CTL.bit.HWBP8 0x5E808 %B16 #MASK=0x80
EradGlobalRegs.GLBL_NMI_CTL.bit.CTM1 0x5E808 %B16 #MASK=0x100
EradGlobalRegs.GLBL_NMI_CTL.bit.CTM2 0x5E808 %B16 #MASK=0x200
EradGlobalRegs.GLBL_NMI_CTL.bit.CTM3 0x5E808 %B16 #MASK=0x400
EradGlobalRegs.GLBL_NMI_CTL.bit.CTM4 0x5E808 %B16 #MASK=0x800
EradGlobalRegs.GLBL_NMI_CTL.bit.rsvd1 0x5E808 %B16 #MASK=0xF000
EradGlobalRegs.rsvd5 0x5E809 %U16 #Unsigned
EradGlobalRegs.GLBL_OWNER.all 0x5E80A %U16 #Unsigned
EradGlobalRegs.GLBL_OWNER.bit.OWNER 0x5E80A %B16 #MASK=0x3
EradGlobalRegs.GLBL_OWNER.bit.rsvd1 0x5E80A %B16 #MASK=0xFFFC
EradGlobalRegs.rsvd6 0x5E80B %U16 #Unsigned
EradGlobalRegs.GLBL_EVENT_AND_MASK.all 0x5E80C %U32 #Unsigned
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP1 0x5E80C %B16 #MASK=0x1
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP2 0x5E80C %B16 #MASK=0x2
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP3 0x5E80C %B16 #MASK=0x4
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP4 0x5E80C %B16 #MASK=0x8
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP5 0x5E80C %B16 #MASK=0x10
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP6 0x5E80C %B16 #MASK=0x20
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP7 0x5E80C %B16 #MASK=0x40
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK1_HWBP8 0x5E80C %B16 #MASK=0x80
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP1 0x5E80C %B16 #MASK=0x100
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP2 0x5E80C %B16 #MASK=0x200
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP3 0x5E80C %B16 #MASK=0x400
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP4 0x5E80C %B16 #MASK=0x800
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP5 0x5E80C %B16 #MASK=0x1000
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP6 0x5E80C %B16 #MASK=0x2000
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP7 0x5E80C %B16 #MASK=0x4000
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK2_HWBP8 0x5E80C %B16 #MASK=0x8000
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP1 0x5E80D %B16 #MASK=0x1
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP2 0x5E80D %B16 #MASK=0x2
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP3 0x5E80D %B16 #MASK=0x4
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP4 0x5E80D %B16 #MASK=0x8
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP5 0x5E80D %B16 #MASK=0x10
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP6 0x5E80D %B16 #MASK=0x20
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP7 0x5E80D %B16 #MASK=0x40
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK3_HWBP8 0x5E80D %B16 #MASK=0x80
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP1 0x5E80D %B16 #MASK=0x100
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP2 0x5E80D %B16 #MASK=0x200
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP3 0x5E80D %B16 #MASK=0x400
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP4 0x5E80D %B16 #MASK=0x800
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP5 0x5E80D %B16 #MASK=0x1000
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP6 0x5E80D %B16 #MASK=0x2000
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP7 0x5E80D %B16 #MASK=0x4000
EradGlobalRegs.GLBL_EVENT_AND_MASK.bit.MASK4_HWBP8 0x5E80D %B16 #MASK=0x8000
EradGlobalRegs.GLBL_EVENT_OR_MASK.all 0x5E80E %U32 #Unsigned
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP1 0x5E80E %B16 #MASK=0x1
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP2 0x5E80E %B16 #MASK=0x2
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP3 0x5E80E %B16 #MASK=0x4
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP4 0x5E80E %B16 #MASK=0x8
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP5 0x5E80E %B16 #MASK=0x10
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP6 0x5E80E %B16 #MASK=0x20
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP7 0x5E80E %B16 #MASK=0x40
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK1_HWBP8 0x5E80E %B16 #MASK=0x80
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP1 0x5E80E %B16 #MASK=0x100
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP2 0x5E80E %B16 #MASK=0x200
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP3 0x5E80E %B16 #MASK=0x400
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP4 0x5E80E %B16 #MASK=0x800
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP5 0x5E80E %B16 #MASK=0x1000
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP6 0x5E80E %B16 #MASK=0x2000
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP7 0x5E80E %B16 #MASK=0x4000
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK2_HWBP8 0x5E80E %B16 #MASK=0x8000
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP1 0x5E80F %B16 #MASK=0x1
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP2 0x5E80F %B16 #MASK=0x2
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP3 0x5E80F %B16 #MASK=0x4
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP4 0x5E80F %B16 #MASK=0x8
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP5 0x5E80F %B16 #MASK=0x10
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP6 0x5E80F %B16 #MASK=0x20
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP7 0x5E80F %B16 #MASK=0x40
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK3_HWBP8 0x5E80F %B16 #MASK=0x80
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP1 0x5E80F %B16 #MASK=0x100
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP2 0x5E80F %B16 #MASK=0x200
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP3 0x5E80F %B16 #MASK=0x400
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP4 0x5E80F %B16 #MASK=0x800
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP5 0x5E80F %B16 #MASK=0x1000
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP6 0x5E80F %B16 #MASK=0x2000
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP7 0x5E80F %B16 #MASK=0x4000
EradGlobalRegs.GLBL_EVENT_OR_MASK.bit.MASK4_HWBP8 0x5E80F %B16 #MASK=0x8000
EradGlobalRegs.GLBL_AND_EVENT_INT_MASK.all 0x5E810 %U16 #Unsigned
EradGlobalRegs.GLBL_AND_EVENT_INT_MASK.bit.RTOSINT_MASK1 0x5E810 %B16 #MASK=0x1
EradGlobalRegs.GLBL_AND_EVENT_INT_MASK.bit.RTOSINT_MASK2 0x5E810 %B16 #MASK=0x2
EradGlobalRegs.GLBL_AND_EVENT_INT_MASK.bit.RTOSINT_MASK3 0x5E810 %B16 #MASK=0x4
EradGlobalRegs.GLBL_AND_EVENT_INT_MASK.bit.RTOSINT_MASK4 0x5E810 %B16 #MASK=0x8
EradGlobalRegs.GLBL_AND_EVENT_INT_MASK.bit.rsvd1 0x5E810 %B16 #MASK=0xFFF0
EradGlobalRegs.rsvd7 0x5E811 %U16 #Unsigned
EradGlobalRegs.GLBL_OR_EVENT_INT_MASK.all 0x5E812 %U16 #Unsigned
EradGlobalRegs.GLBL_OR_EVENT_INT_MASK.bit.RTOSINT_MASK1 0x5E812 %B16 #MASK=0x1
EradGlobalRegs.GLBL_OR_EVENT_INT_MASK.bit.RTOSINT_MASK2 0x5E812 %B16 #MASK=0x2
EradGlobalRegs.GLBL_OR_EVENT_INT_MASK.bit.RTOSINT_MASK3 0x5E812 %B16 #MASK=0x4
EradGlobalRegs.GLBL_OR_EVENT_INT_MASK.bit.RTOSINT_MASK4 0x5E812 %B16 #MASK=0x8
EradGlobalRegs.GLBL_OR_EVENT_INT_MASK.bit.rsvd1 0x5E812 %B16 #MASK=0xFFF0
HRCap3Regs.HRCTL.all 0x52A0 %U32 #Unsigned
HRCap3Regs.HRCTL.bit.HRE 0x52A0 %B16 #MASK=0x1
HRCap3Regs.HRCTL.bit.HRCLKE 0x52A0 %B16 #MASK=0x2
HRCap3Regs.HRCTL.bit.PRDSEL 0x52A0 %B16 #MASK=0x4
HRCap3Regs.HRCTL.bit.CALIBSTART 0x52A0 %B16 #MASK=0x8
HRCap3Regs.HRCTL.bit.CALIBSTS 0x52A0 %B16 #MASK=0x10
HRCap3Regs.HRCTL.bit.CALIBCONT 0x52A0 %B16 #MASK=0x20
HRCap3Regs.HRCTL.bit.rsvd1 0x52A0 %B16 #MASK=0xFFC0
HRCap3Regs.HRCTL.bit.rsvd2 0x52A1 %B16 #MASK=0xFFFF
HRCap3Regs.rsvd1[0] 0x52A2 %U16 #Unsigned
HRCap3Regs.rsvd1[1] 0x52A3 %U16 #Unsigned
HRCap3Regs.HRINTEN.all 0x52A4 %U32 #Unsigned
HRCap3Regs.HRINTEN.bit.rsvd1 0x52A4 %B16 #MASK=0x1
HRCap3Regs.HRINTEN.bit.CALIBDONE 0x52A4 %B16 #MASK=0x2
HRCap3Regs.HRINTEN.bit.CALPRDCHKSTS 0x52A4 %B16 #MASK=0x4
HRCap3Regs.HRINTEN.bit.rsvd2 0x52A4 %B16 #MASK=0xFFF8
HRCap3Regs.HRINTEN.bit.rsvd3 0x52A5 %B16 #MASK=0xFFFF
HRCap3Regs.HRFLG.all 0x52A6 %U32 #Unsigned
HRCap3Regs.HRFLG.bit.CALIBINT 0x52A6 %B16 #MASK=0x1
HRCap3Regs.HRFLG.bit.CALIBDONE 0x52A6 %B16 #MASK=0x2
HRCap3Regs.HRFLG.bit.CALPRDCHKSTS 0x52A6 %B16 #MASK=0x4
HRCap3Regs.HRFLG.bit.rsvd1 0x52A6 %B16 #MASK=0xFFF8
HRCap3Regs.HRFLG.bit.rsvd2 0x52A7 %B16 #MASK=0xFFFF
HRCap3Regs.HRCLR.all 0x52A8 %U32 #Unsigned
HRCap3Regs.HRCLR.bit.CALIBINT 0x52A8 %B16 #MASK=0x1
HRCap3Regs.HRCLR.bit.CALIBDONE 0x52A8 %B16 #MASK=0x2
HRCap3Regs.HRCLR.bit.CALPRDCHKSTS 0x52A8 %B16 #MASK=0x4
HRCap3Regs.HRCLR.bit.rsvd1 0x52A8 %B16 #MASK=0xFFF8
HRCap3Regs.HRCLR.bit.rsvd2 0x52A9 %B16 #MASK=0xFFFF
HRCap3Regs.HRFRC.all 0x52AA %U32 #Unsigned
HRCap3Regs.HRFRC.bit.rsvd1 0x52AA %B16 #MASK=0x1
HRCap3Regs.HRFRC.bit.CALIBDONE 0x52AA %B16 #MASK=0x2
HRCap3Regs.HRFRC.bit.CALPRDCHKSTS 0x52AA %B16 #MASK=0x4
HRCap3Regs.HRFRC.bit.rsvd2 0x52AA %B16 #MASK=0xFFF8
HRCap3Regs.HRFRC.bit.rsvd3 0x52AB %B16 #MASK=0xFFFF
HRCap3Regs.HRCALPRD 0x52AC %U32 #Unsigned
HRCap3Regs.HRSYSCLKCTR 0x52AE %U32 #Unsigned
HRCap3Regs.HRSYSCLKCAP 0x52B0 %U32 #Unsigned
HRCap3Regs.HRCLKCTR 0x52B2 %U32 #Unsigned
HRCap3Regs.HRCLKCAP 0x52B4 %U32 #Unsigned
McanssRegs.MCANSS_PID.all 0x5C400 %U32 #Unsigned
McanssRegs.MCANSS_PID.bit.MINOR 0x5C400 %B16 #MASK=0x3F
McanssRegs.MCANSS_PID.bit.rsvd1 0x5C400 %B16 #MASK=0xC0
McanssRegs.MCANSS_PID.bit.MAJOR 0x5C400 %B16 #MASK=0x700
McanssRegs.MCANSS_PID.bit.rsvd2 0x5C400 %B16 #MASK=0xF800
McanssRegs.MCANSS_PID.bit.MODULE_ID 0x5C401 %B16 #MASK=0xFFF
McanssRegs.MCANSS_PID.bit.rsvd3 0x5C401 %B16 #MASK=0x3000
McanssRegs.MCANSS_PID.bit.SCHEME 0x5C401 %B16 #MASK=0xC000
McanssRegs.MCANSS_CTRL.all 0x5C402 %U32 #Unsigned
McanssRegs.MCANSS_CTRL.bit.rsvd1 0x5C402 %B16 #MASK=0x7
McanssRegs.MCANSS_CTRL.bit.DBGSUSP_FREE 0x5C402 %B16 #MASK=0x8
McanssRegs.MCANSS_CTRL.bit.WAKEUPREQEN 0x5C402 %B16 #MASK=0x10
McanssRegs.MCANSS_CTRL.bit.AUTOWAKEUP 0x5C402 %B16 #MASK=0x20
McanssRegs.MCANSS_CTRL.bit.EXT_TS_CNTR_EN 0x5C402 %B16 #MASK=0x40
McanssRegs.MCANSS_CTRL.bit.rsvd2 0x5C402 %B16 #MASK=0xFF80
McanssRegs.MCANSS_CTRL.bit.rsvd3 0x5C403 %B16 #MASK=0xFFFF
McanssRegs.MCANSS_STAT.all 0x5C404 %U32 #Unsigned
McanssRegs.MCANSS_STAT.bit.RESET 0x5C404 %B16 #MASK=0x1
McanssRegs.MCANSS_STAT.bit.MEM_INIT_DONE 0x5C404 %B16 #MASK=0x2
McanssRegs.MCANSS_STAT.bit.ENABLE_FDOE 0x5C404 %B16 #MASK=0x4
McanssRegs.MCANSS_STAT.bit.rsvd1 0x5C404 %B16 #MASK=0xFFF8
McanssRegs.MCANSS_STAT.bit.rsvd2 0x5C405 %B16 #MASK=0xFFFF
McanssRegs.MCANSS_ICS.all 0x5C406 %U32 #Unsigned
McanssRegs.MCANSS_ICS.bit.EXT_TS_CNTR_OVFL 0x5C406 %B16 #MASK=0x1
McanssRegs.MCANSS_ICS.bit.rsvd1 0x5C406 %B16 #MASK=0xFFFE
McanssRegs.MCANSS_ICS.bit.rsvd2 0x5C407 %B16 #MASK=0xFFFF
McanssRegs.MCANSS_IRS.all 0x5C408 %U32 #Unsigned
McanssRegs.MCANSS_IRS.bit.EXT_TS_CNTR_OVFL 0x5C408 %B16 #MASK=0x1
McanssRegs.MCANSS_IRS.bit.rsvd1 0x5C408 %B16 #MASK=0xFFFE
McanssRegs.MCANSS_IRS.bit.rsvd2 0x5C409 %B16 #MASK=0xFFFF
McanssRegs.MCANSS_IECS.all 0x5C40A %U32 #Unsigned
McanssRegs.MCANSS_IECS.bit.EXT_TS_CNTR_OVFL 0x5C40A %B16 #MASK=0x1
McanssRegs.MCANSS_IECS.bit.rsvd1 0x5C40A %B16 #MASK=0xFFFE
McanssRegs.MCANSS_IECS.bit.rsvd2 0x5C40B %B16 #MASK=0xFFFF
McanssRegs.MCANSS_IE.all 0x5C40C %U32 #Unsigned
McanssRegs.MCANSS_IE.bit.EXT_TS_CNTR_OVFL 0x5C40C %B16 #MASK=0x1
McanssRegs.MCANSS_IE.bit.rsvd1 0x5C40C %B16 #MASK=0xFFFE
McanssRegs.MCANSS_IE.bit.rsvd2 0x5C40D %B16 #MASK=0xFFFF
McanssRegs.MCANSS_IES.all 0x5C40E %U32 #Unsigned
McanssRegs.MCANSS_IES.bit.EXT_TS_CNTR_OVFL 0x5C40E %B16 #MASK=0x1
McanssRegs.MCANSS_IES.bit.rsvd1 0x5C40E %B16 #MASK=0xFFFE
McanssRegs.MCANSS_IES.bit.rsvd2 0x5C40F %B16 #MASK=0xFFFF
McanssRegs.MCANSS_EOI.all 0x5C410 %U32 #Unsigned
McanssRegs.MCANSS_EOI.bit.EOI 0x5C410 %B16 #MASK=0xFF
McanssRegs.MCANSS_EOI.bit.rsvd1 0x5C410 %B16 #MASK=0xFF00
McanssRegs.MCANSS_EOI.bit.rsvd2 0x5C411 %B16 #MASK=0xFFFF
McanssRegs.MCANSS_EXT_TS_PRESCALER.all 0x5C412 %U32 #Unsigned
McanssRegs.MCANSS_EXT_TS_PRESCALER.bit.PRESCALER 0x5C412 %B32 #MASK=0xFFFFFF
McanssRegs.MCANSS_EXT_TS_PRESCALER.bit.rsvd1 0x5C413 %B16 #MASK=0xFF00
McanssRegs.MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.all 0x5C414 %U32 #Unsigned
McanssRegs.MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.bit.EXT_TS_INTR_CNTR 0x5C414 %B16 #MASK=0x1F
McanssRegs.MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.bit.rsvd1 0x5C414 %B16 #MASK=0xFFE0
McanssRegs.MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.bit.rsvd2 0x5C415 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCRESULT0 0xB00 %U16 #Unsigned
AdcaResultRegs.ADCRESULT1 0xB01 %U16 #Unsigned
AdcaResultRegs.ADCRESULT2 0xB02 %U16 #Unsigned
AdcaResultRegs.ADCRESULT3 0xB03 %U16 #Unsigned
AdcaResultRegs.ADCRESULT4 0xB04 %U16 #Unsigned
AdcaResultRegs.ADCRESULT5 0xB05 %U16 #Unsigned
AdcaResultRegs.ADCRESULT6 0xB06 %U16 #Unsigned
AdcaResultRegs.ADCRESULT7 0xB07 %U16 #Unsigned
AdcaResultRegs.ADCRESULT8 0xB08 %U16 #Unsigned
AdcaResultRegs.ADCRESULT9 0xB09 %U16 #Unsigned
AdcaResultRegs.ADCRESULT10 0xB0A %U16 #Unsigned
AdcaResultRegs.ADCRESULT11 0xB0B %U16 #Unsigned
AdcaResultRegs.ADCRESULT12 0xB0C %U16 #Unsigned
AdcaResultRegs.ADCRESULT13 0xB0D %U16 #Unsigned
AdcaResultRegs.ADCRESULT14 0xB0E %U16 #Unsigned
AdcaResultRegs.ADCRESULT15 0xB0F %U16 #Unsigned
AdcaResultRegs.ADCPPB1RESULT.all 0xB10 %U32 #Unsigned
AdcaResultRegs.ADCPPB1RESULT.bit.PPBRESULT 0xB10 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCPPB1RESULT.bit.SIGN 0xB11 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCPPB2RESULT.all 0xB12 %U32 #Unsigned
AdcaResultRegs.ADCPPB2RESULT.bit.PPBRESULT 0xB12 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCPPB2RESULT.bit.SIGN 0xB13 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCPPB3RESULT.all 0xB14 %U32 #Unsigned
AdcaResultRegs.ADCPPB3RESULT.bit.PPBRESULT 0xB14 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCPPB3RESULT.bit.SIGN 0xB15 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCPPB4RESULT.all 0xB16 %U32 #Unsigned
AdcaResultRegs.ADCPPB4RESULT.bit.PPBRESULT 0xB16 %B16 #MASK=0xFFFF
AdcaResultRegs.ADCPPB4RESULT.bit.SIGN 0xB17 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCRESULT0 0xB20 %U16 #Unsigned
AdcbResultRegs.ADCRESULT1 0xB21 %U16 #Unsigned
AdcbResultRegs.ADCRESULT2 0xB22 %U16 #Unsigned
AdcbResultRegs.ADCRESULT3 0xB23 %U16 #Unsigned
AdcbResultRegs.ADCRESULT4 0xB24 %U16 #Unsigned
AdcbResultRegs.ADCRESULT5 0xB25 %U16 #Unsigned
AdcbResultRegs.ADCRESULT6 0xB26 %U16 #Unsigned
AdcbResultRegs.ADCRESULT7 0xB27 %U16 #Unsigned
AdcbResultRegs.ADCRESULT8 0xB28 %U16 #Unsigned
AdcbResultRegs.ADCRESULT9 0xB29 %U16 #Unsigned
AdcbResultRegs.ADCRESULT10 0xB2A %U16 #Unsigned
AdcbResultRegs.ADCRESULT11 0xB2B %U16 #Unsigned
AdcbResultRegs.ADCRESULT12 0xB2C %U16 #Unsigned
AdcbResultRegs.ADCRESULT13 0xB2D %U16 #Unsigned
AdcbResultRegs.ADCRESULT14 0xB2E %U16 #Unsigned
AdcbResultRegs.ADCRESULT15 0xB2F %U16 #Unsigned
AdcbResultRegs.ADCPPB1RESULT.all 0xB30 %U32 #Unsigned
AdcbResultRegs.ADCPPB1RESULT.bit.PPBRESULT 0xB30 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCPPB1RESULT.bit.SIGN 0xB31 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCPPB2RESULT.all 0xB32 %U32 #Unsigned
AdcbResultRegs.ADCPPB2RESULT.bit.PPBRESULT 0xB32 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCPPB2RESULT.bit.SIGN 0xB33 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCPPB3RESULT.all 0xB34 %U32 #Unsigned
AdcbResultRegs.ADCPPB3RESULT.bit.PPBRESULT 0xB34 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCPPB3RESULT.bit.SIGN 0xB35 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCPPB4RESULT.all 0xB36 %U32 #Unsigned
AdcbResultRegs.ADCPPB4RESULT.bit.PPBRESULT 0xB36 %B16 #MASK=0xFFFF
AdcbResultRegs.ADCPPB4RESULT.bit.SIGN 0xB37 %B16 #MASK=0xFFFF
AdccResultRegs.ADCRESULT0 0xB40 %U16 #Unsigned
AdccResultRegs.ADCRESULT1 0xB41 %U16 #Unsigned
AdccResultRegs.ADCRESULT2 0xB42 %U16 #Unsigned
AdccResultRegs.ADCRESULT3 0xB43 %U16 #Unsigned
AdccResultRegs.ADCRESULT4 0xB44 %U16 #Unsigned
AdccResultRegs.ADCRESULT5 0xB45 %U16 #Unsigned
AdccResultRegs.ADCRESULT6 0xB46 %U16 #Unsigned
AdccResultRegs.ADCRESULT7 0xB47 %U16 #Unsigned
AdccResultRegs.ADCRESULT8 0xB48 %U16 #Unsigned
AdccResultRegs.ADCRESULT9 0xB49 %U16 #Unsigned
AdccResultRegs.ADCRESULT10 0xB4A %U16 #Unsigned
AdccResultRegs.ADCRESULT11 0xB4B %U16 #Unsigned
AdccResultRegs.ADCRESULT12 0xB4C %U16 #Unsigned
AdccResultRegs.ADCRESULT13 0xB4D %U16 #Unsigned
AdccResultRegs.ADCRESULT14 0xB4E %U16 #Unsigned
AdccResultRegs.ADCRESULT15 0xB4F %U16 #Unsigned
AdccResultRegs.ADCPPB1RESULT.all 0xB50 %U32 #Unsigned
AdccResultRegs.ADCPPB1RESULT.bit.PPBRESULT 0xB50 %B16 #MASK=0xFFFF
AdccResultRegs.ADCPPB1RESULT.bit.SIGN 0xB51 %B16 #MASK=0xFFFF
AdccResultRegs.ADCPPB2RESULT.all 0xB52 %U32 #Unsigned
AdccResultRegs.ADCPPB2RESULT.bit.PPBRESULT 0xB52 %B16 #MASK=0xFFFF
AdccResultRegs.ADCPPB2RESULT.bit.SIGN 0xB53 %B16 #MASK=0xFFFF
AdccResultRegs.ADCPPB3RESULT.all 0xB54 %U32 #Unsigned
AdccResultRegs.ADCPPB3RESULT.bit.PPBRESULT 0xB54 %B16 #MASK=0xFFFF
AdccResultRegs.ADCPPB3RESULT.bit.SIGN 0xB55 %B16 #MASK=0xFFFF
AdccResultRegs.ADCPPB4RESULT.all 0xB56 %U32 #Unsigned
AdccResultRegs.ADCPPB4RESULT.bit.PPBRESULT 0xB56 %B16 #MASK=0xFFFF
AdccResultRegs.ADCPPB4RESULT.bit.SIGN 0xB57 %B16 #MASK=0xFFFF
SysStatusRegs.rsvd1[0] 0x5D400 %U16 #Unsigned
SysStatusRegs.rsvd1[1] 0x5D401 %U16 #Unsigned
SysStatusRegs.rsvd1[2] 0x5D402 %U16 #Unsigned
SysStatusRegs.rsvd1[3] 0x5D403 %U16 #Unsigned
SysStatusRegs.rsvd1[4] 0x5D404 %U16 #Unsigned
SysStatusRegs.rsvd1[5] 0x5D405 %U16 #Unsigned
SysStatusRegs.rsvd1[6] 0x5D406 %U16 #Unsigned
SysStatusRegs.rsvd1[7] 0x5D407 %U16 #Unsigned
SysStatusRegs.rsvd1[8] 0x5D408 %U16 #Unsigned
SysStatusRegs.rsvd1[9] 0x5D409 %U16 #Unsigned
SysStatusRegs.rsvd1[10] 0x5D40A %U16 #Unsigned
SysStatusRegs.rsvd1[11] 0x5D40B %U16 #Unsigned
SysStatusRegs.rsvd1[12] 0x5D40C %U16 #Unsigned
SysStatusRegs.rsvd1[13] 0x5D40D %U16 #Unsigned
SysStatusRegs.rsvd1[14] 0x5D40E %U16 #Unsigned
SysStatusRegs.rsvd1[15] 0x5D40F %U16 #Unsigned
SysStatusRegs.SYS_ERR_INT_FLG.all 0x5D410 %U32 #Unsigned
SysStatusRegs.SYS_ERR_INT_FLG.bit.GINT 0x5D410 %B16 #MASK=0x1
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd1 0x5D410 %B16 #MASK=0x2
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd2 0x5D410 %B16 #MASK=0x4
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd3 0x5D410 %B16 #MASK=0x8
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd4 0x5D410 %B16 #MASK=0x10
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd5 0x5D410 %B16 #MASK=0x20
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd6 0x5D410 %B16 #MASK=0x40
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd7 0x5D410 %B16 #MASK=0x80
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd8 0x5D410 %B16 #MASK=0x100
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd9 0x5D410 %B16 #MASK=0x200
SysStatusRegs.SYS_ERR_INT_FLG.bit.AES_BUS_ERROR 0x5D410 %B16 #MASK=0x400
SysStatusRegs.SYS_ERR_INT_FLG.bit.EPG1_INT 0x5D410 %B16 #MASK=0x800
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd10 0x5D410 %B16 #MASK=0x1000
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd11 0x5D410 %B16 #MASK=0x2000
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd12 0x5D410 %B16 #MASK=0x4000
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd13 0x5D410 %B16 #MASK=0x8000
SysStatusRegs.SYS_ERR_INT_FLG.bit.rsvd14 0x5D411 %B16 #MASK=0xFFFF
SysStatusRegs.SYS_ERR_INT_CLR.all 0x5D412 %U32 #Unsigned
SysStatusRegs.SYS_ERR_INT_CLR.bit.GINT 0x5D412 %B16 #MASK=0x1
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd1 0x5D412 %B16 #MASK=0x2
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd2 0x5D412 %B16 #MASK=0x4
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd3 0x5D412 %B16 #MASK=0x8
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd4 0x5D412 %B16 #MASK=0x10
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd5 0x5D412 %B16 #MASK=0x20
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd6 0x5D412 %B16 #MASK=0x40
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd7 0x5D412 %B16 #MASK=0x80
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd8 0x5D412 %B16 #MASK=0x100
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd9 0x5D412 %B16 #MASK=0x200
SysStatusRegs.SYS_ERR_INT_CLR.bit.AES_BUS_ERROR 0x5D412 %B16 #MASK=0x400
SysStatusRegs.SYS_ERR_INT_CLR.bit.EPG1_INT 0x5D412 %B16 #MASK=0x800
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd10 0x5D412 %B16 #MASK=0x1000
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd11 0x5D412 %B16 #MASK=0x2000
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd12 0x5D412 %B16 #MASK=0x4000
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd13 0x5D412 %B16 #MASK=0x8000
SysStatusRegs.SYS_ERR_INT_CLR.bit.rsvd14 0x5D413 %B16 #MASK=0xFFFF
SysStatusRegs.SYS_ERR_INT_SET.all 0x5D414 %U32 #Unsigned
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd1 0x5D414 %B16 #MASK=0x1
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd2 0x5D414 %B16 #MASK=0x2
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd3 0x5D414 %B16 #MASK=0x4
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd4 0x5D414 %B16 #MASK=0x8
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd5 0x5D414 %B16 #MASK=0x10
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd6 0x5D414 %B16 #MASK=0x20
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd7 0x5D414 %B16 #MASK=0x40
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd8 0x5D414 %B16 #MASK=0x80
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd9 0x5D414 %B16 #MASK=0x100
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd10 0x5D414 %B16 #MASK=0x200
SysStatusRegs.SYS_ERR_INT_SET.bit.AES_BUS_ERROR 0x5D414 %B16 #MASK=0x400
SysStatusRegs.SYS_ERR_INT_SET.bit.EPG1_INT 0x5D414 %B16 #MASK=0x800
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd11 0x5D414 %B16 #MASK=0x1000
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd12 0x5D414 %B16 #MASK=0x2000
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd13 0x5D414 %B16 #MASK=0x4000
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd14 0x5D414 %B16 #MASK=0x8000
SysStatusRegs.SYS_ERR_INT_SET.bit.rsvd15 0x5D415 %B16 #MASK=0xFF
SysStatusRegs.SYS_ERR_INT_SET.bit.KEY 0x5D415 %B16 #MASK=0xFF00
SysStatusRegs.SYS_ERR_MASK.all 0x5D416 %U32 #Unsigned
SysStatusRegs.SYS_ERR_MASK.bit.rsvd1 0x5D416 %B16 #MASK=0x1
SysStatusRegs.SYS_ERR_MASK.bit.rsvd2 0x5D416 %B16 #MASK=0x2
SysStatusRegs.SYS_ERR_MASK.bit.rsvd3 0x5D416 %B16 #MASK=0x4
SysStatusRegs.SYS_ERR_MASK.bit.rsvd4 0x5D416 %B16 #MASK=0x8
SysStatusRegs.SYS_ERR_MASK.bit.rsvd5 0x5D416 %B16 #MASK=0x10
SysStatusRegs.SYS_ERR_MASK.bit.rsvd6 0x5D416 %B16 #MASK=0x20
SysStatusRegs.SYS_ERR_MASK.bit.rsvd7 0x5D416 %B16 #MASK=0x40
SysStatusRegs.SYS_ERR_MASK.bit.rsvd8 0x5D416 %B16 #MASK=0x80
SysStatusRegs.SYS_ERR_MASK.bit.rsvd9 0x5D416 %B16 #MASK=0x100
SysStatusRegs.SYS_ERR_MASK.bit.rsvd10 0x5D416 %B16 #MASK=0x200
SysStatusRegs.SYS_ERR_MASK.bit.AES_BUS_ERROR 0x5D416 %B16 #MASK=0x400
SysStatusRegs.SYS_ERR_MASK.bit.EPG1_INT 0x5D416 %B16 #MASK=0x800
SysStatusRegs.SYS_ERR_MASK.bit.rsvd11 0x5D416 %B16 #MASK=0x1000
SysStatusRegs.SYS_ERR_MASK.bit.rsvd12 0x5D416 %B16 #MASK=0x2000
SysStatusRegs.SYS_ERR_MASK.bit.rsvd13 0x5D416 %B16 #MASK=0x4000
SysStatusRegs.SYS_ERR_MASK.bit.rsvd14 0x5D416 %B16 #MASK=0x8000
SysStatusRegs.SYS_ERR_MASK.bit.rsvd15 0x5D417 %B16 #MASK=0xFF
SysStatusRegs.SYS_ERR_MASK.bit.KEY 0x5D417 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.CLA1TASKSRCSELLOCK.all 0x7980 %U32 #Unsigned
DmaClaSrcSelRegs.CLA1TASKSRCSELLOCK.bit.CLA1TASKSRCSEL1 0x7980 %B16 #MASK=0x1
DmaClaSrcSelRegs.CLA1TASKSRCSELLOCK.bit.CLA1TASKSRCSEL2 0x7980 %B16 #MASK=0x2
DmaClaSrcSelRegs.CLA1TASKSRCSELLOCK.bit.rsvd1 0x7980 %B16 #MASK=0xFFFC
DmaClaSrcSelRegs.CLA1TASKSRCSELLOCK.bit.rsvd2 0x7981 %B16 #MASK=0xFFFF
DmaClaSrcSelRegs.rsvd1[0] 0x7982 %U16 #Unsigned
DmaClaSrcSelRegs.rsvd1[1] 0x7983 %U16 #Unsigned
DmaClaSrcSelRegs.DMACHSRCSELLOCK.all 0x7984 %U32 #Unsigned
DmaClaSrcSelRegs.DMACHSRCSELLOCK.bit.DMACHSRCSEL1 0x7984 %B16 #MASK=0x1
DmaClaSrcSelRegs.DMACHSRCSELLOCK.bit.DMACHSRCSEL2 0x7984 %B16 #MASK=0x2
DmaClaSrcSelRegs.DMACHSRCSELLOCK.bit.rsvd1 0x7984 %B16 #MASK=0xFFFC
DmaClaSrcSelRegs.DMACHSRCSELLOCK.bit.rsvd2 0x7985 %B16 #MASK=0xFFFF
DmaClaSrcSelRegs.CLA1TASKSRCSEL1.all 0x7986 %U32 #Unsigned
DmaClaSrcSelRegs.CLA1TASKSRCSEL1.bit.TASK1 0x7986 %B16 #MASK=0xFF
DmaClaSrcSelRegs.CLA1TASKSRCSEL1.bit.TASK2 0x7986 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.CLA1TASKSRCSEL1.bit.TASK3 0x7987 %B16 #MASK=0xFF
DmaClaSrcSelRegs.CLA1TASKSRCSEL1.bit.TASK4 0x7987 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.CLA1TASKSRCSEL2.all 0x7988 %U32 #Unsigned
DmaClaSrcSelRegs.CLA1TASKSRCSEL2.bit.TASK5 0x7988 %B16 #MASK=0xFF
DmaClaSrcSelRegs.CLA1TASKSRCSEL2.bit.TASK6 0x7988 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.CLA1TASKSRCSEL2.bit.TASK7 0x7989 %B16 #MASK=0xFF
DmaClaSrcSelRegs.CLA1TASKSRCSEL2.bit.TASK8 0x7989 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.rsvd2[0] 0x798A %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[1] 0x798B %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[2] 0x798C %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[3] 0x798D %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[4] 0x798E %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[5] 0x798F %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[6] 0x7990 %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[7] 0x7991 %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[8] 0x7992 %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[9] 0x7993 %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[10] 0x7994 %U16 #Unsigned
DmaClaSrcSelRegs.rsvd2[11] 0x7995 %U16 #Unsigned
DmaClaSrcSelRegs.DMACHSRCSEL1.all 0x7996 %U32 #Unsigned
DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH1 0x7996 %B16 #MASK=0xFF
DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH2 0x7996 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH3 0x7997 %B16 #MASK=0xFF
DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH4 0x7997 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.DMACHSRCSEL2.all 0x7998 %U32 #Unsigned
DmaClaSrcSelRegs.DMACHSRCSEL2.bit.CH5 0x7998 %B16 #MASK=0xFF
DmaClaSrcSelRegs.DMACHSRCSEL2.bit.CH6 0x7998 %B16 #MASK=0xFF00
DmaClaSrcSelRegs.DMACHSRCSEL2.bit.rsvd1 0x7999 %B16 #MASK=0xFFFF
PieCtrlRegs.PIECTRL.all 0xCE0 %U16 #Unsigned
PieCtrlRegs.PIECTRL.bit.ENPIE 0xCE0 %B16 #MASK=0x1
PieCtrlRegs.PIECTRL.bit.PIEVECT 0xCE0 %B16 #MASK=0xFFFE
PieCtrlRegs.PIEACK.all 0xCE1 %U16 #Unsigned
PieCtrlRegs.PIEACK.bit.ACK1 0xCE1 %B16 #MASK=0x1
PieCtrlRegs.PIEACK.bit.ACK2 0xCE1 %B16 #MASK=0x2
PieCtrlRegs.PIEACK.bit.ACK3 0xCE1 %B16 #MASK=0x4
PieCtrlRegs.PIEACK.bit.ACK4 0xCE1 %B16 #MASK=0x8
PieCtrlRegs.PIEACK.bit.ACK5 0xCE1 %B16 #MASK=0x10
PieCtrlRegs.PIEACK.bit.ACK6 0xCE1 %B16 #MASK=0x20
PieCtrlRegs.PIEACK.bit.ACK7 0xCE1 %B16 #MASK=0x40
PieCtrlRegs.PIEACK.bit.ACK8 0xCE1 %B16 #MASK=0x80
PieCtrlRegs.PIEACK.bit.ACK9 0xCE1 %B16 #MASK=0x100
PieCtrlRegs.PIEACK.bit.ACK10 0xCE1 %B16 #MASK=0x200
PieCtrlRegs.PIEACK.bit.ACK11 0xCE1 %B16 #MASK=0x400
PieCtrlRegs.PIEACK.bit.ACK12 0xCE1 %B16 #MASK=0x800
PieCtrlRegs.PIEACK.bit.rsvd1 0xCE1 %B16 #MASK=0xF000
PieCtrlRegs.PIEIER1.all 0xCE2 %U16 #Unsigned
PieCtrlRegs.PIEIER1.bit.INTx1 0xCE2 %B16 #MASK=0x1
PieCtrlRegs.PIEIER1.bit.INTx2 0xCE2 %B16 #MASK=0x2
PieCtrlRegs.PIEIER1.bit.INTx3 0xCE2 %B16 #MASK=0x4
PieCtrlRegs.PIEIER1.bit.INTx4 0xCE2 %B16 #MASK=0x8
PieCtrlRegs.PIEIER1.bit.INTx5 0xCE2 %B16 #MASK=0x10
PieCtrlRegs.PIEIER1.bit.INTx6 0xCE2 %B16 #MASK=0x20
PieCtrlRegs.PIEIER1.bit.INTx7 0xCE2 %B16 #MASK=0x40
PieCtrlRegs.PIEIER1.bit.INTx8 0xCE2 %B16 #MASK=0x80
PieCtrlRegs.PIEIER1.bit.INTx9 0xCE2 %B16 #MASK=0x100
PieCtrlRegs.PIEIER1.bit.INTx10 0xCE2 %B16 #MASK=0x200
PieCtrlRegs.PIEIER1.bit.INTx11 0xCE2 %B16 #MASK=0x400
PieCtrlRegs.PIEIER1.bit.INTx12 0xCE2 %B16 #MASK=0x800
PieCtrlRegs.PIEIER1.bit.INTx13 0xCE2 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER1.bit.INTx14 0xCE2 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER1.bit.INTx15 0xCE2 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER1.bit.INTx16 0xCE2 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR1.all 0xCE3 %U16 #Unsigned
PieCtrlRegs.PIEIFR1.bit.INTx1 0xCE3 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR1.bit.INTx2 0xCE3 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR1.bit.INTx3 0xCE3 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR1.bit.INTx4 0xCE3 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR1.bit.INTx5 0xCE3 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR1.bit.INTx6 0xCE3 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR1.bit.INTx7 0xCE3 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR1.bit.INTx8 0xCE3 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR1.bit.INTx9 0xCE3 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR1.bit.INTx10 0xCE3 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR1.bit.INTx11 0xCE3 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR1.bit.INTx12 0xCE3 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR1.bit.INTx13 0xCE3 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR1.bit.INTx14 0xCE3 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR1.bit.INTx15 0xCE3 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR1.bit.INTx16 0xCE3 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER2.all 0xCE4 %U16 #Unsigned
PieCtrlRegs.PIEIER2.bit.INTx1 0xCE4 %B16 #MASK=0x1
PieCtrlRegs.PIEIER2.bit.INTx2 0xCE4 %B16 #MASK=0x2
PieCtrlRegs.PIEIER2.bit.INTx3 0xCE4 %B16 #MASK=0x4
PieCtrlRegs.PIEIER2.bit.INTx4 0xCE4 %B16 #MASK=0x8
PieCtrlRegs.PIEIER2.bit.INTx5 0xCE4 %B16 #MASK=0x10
PieCtrlRegs.PIEIER2.bit.INTx6 0xCE4 %B16 #MASK=0x20
PieCtrlRegs.PIEIER2.bit.INTx7 0xCE4 %B16 #MASK=0x40
PieCtrlRegs.PIEIER2.bit.INTx8 0xCE4 %B16 #MASK=0x80
PieCtrlRegs.PIEIER2.bit.INTx9 0xCE4 %B16 #MASK=0x100
PieCtrlRegs.PIEIER2.bit.INTx10 0xCE4 %B16 #MASK=0x200
PieCtrlRegs.PIEIER2.bit.INTx11 0xCE4 %B16 #MASK=0x400
PieCtrlRegs.PIEIER2.bit.INTx12 0xCE4 %B16 #MASK=0x800
PieCtrlRegs.PIEIER2.bit.INTx13 0xCE4 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER2.bit.INTx14 0xCE4 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER2.bit.INTx15 0xCE4 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER2.bit.INTx16 0xCE4 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR2.all 0xCE5 %U16 #Unsigned
PieCtrlRegs.PIEIFR2.bit.INTx1 0xCE5 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR2.bit.INTx2 0xCE5 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR2.bit.INTx3 0xCE5 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR2.bit.INTx4 0xCE5 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR2.bit.INTx5 0xCE5 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR2.bit.INTx6 0xCE5 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR2.bit.INTx7 0xCE5 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR2.bit.INTx8 0xCE5 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR2.bit.INTx9 0xCE5 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR2.bit.INTx10 0xCE5 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR2.bit.INTx11 0xCE5 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR2.bit.INTx12 0xCE5 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR2.bit.INTx13 0xCE5 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR2.bit.INTx14 0xCE5 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR2.bit.INTx15 0xCE5 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR2.bit.INTx16 0xCE5 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER3.all 0xCE6 %U16 #Unsigned
PieCtrlRegs.PIEIER3.bit.INTx1 0xCE6 %B16 #MASK=0x1
PieCtrlRegs.PIEIER3.bit.INTx2 0xCE6 %B16 #MASK=0x2
PieCtrlRegs.PIEIER3.bit.INTx3 0xCE6 %B16 #MASK=0x4
PieCtrlRegs.PIEIER3.bit.INTx4 0xCE6 %B16 #MASK=0x8
PieCtrlRegs.PIEIER3.bit.INTx5 0xCE6 %B16 #MASK=0x10
PieCtrlRegs.PIEIER3.bit.INTx6 0xCE6 %B16 #MASK=0x20
PieCtrlRegs.PIEIER3.bit.INTx7 0xCE6 %B16 #MASK=0x40
PieCtrlRegs.PIEIER3.bit.INTx8 0xCE6 %B16 #MASK=0x80
PieCtrlRegs.PIEIER3.bit.INTx9 0xCE6 %B16 #MASK=0x100
PieCtrlRegs.PIEIER3.bit.INTx10 0xCE6 %B16 #MASK=0x200
PieCtrlRegs.PIEIER3.bit.INTx11 0xCE6 %B16 #MASK=0x400
PieCtrlRegs.PIEIER3.bit.INTx12 0xCE6 %B16 #MASK=0x800
PieCtrlRegs.PIEIER3.bit.INTx13 0xCE6 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER3.bit.INTx14 0xCE6 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER3.bit.INTx15 0xCE6 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER3.bit.INTx16 0xCE6 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR3.all 0xCE7 %U16 #Unsigned
PieCtrlRegs.PIEIFR3.bit.INTx1 0xCE7 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR3.bit.INTx2 0xCE7 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR3.bit.INTx3 0xCE7 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR3.bit.INTx4 0xCE7 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR3.bit.INTx5 0xCE7 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR3.bit.INTx6 0xCE7 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR3.bit.INTx7 0xCE7 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR3.bit.INTx8 0xCE7 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR3.bit.INTx9 0xCE7 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR3.bit.INTx10 0xCE7 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR3.bit.INTx11 0xCE7 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR3.bit.INTx12 0xCE7 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR3.bit.INTx13 0xCE7 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR3.bit.INTx14 0xCE7 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR3.bit.INTx15 0xCE7 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR3.bit.INTx16 0xCE7 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER4.all 0xCE8 %U16 #Unsigned
PieCtrlRegs.PIEIER4.bit.INTx1 0xCE8 %B16 #MASK=0x1
PieCtrlRegs.PIEIER4.bit.INTx2 0xCE8 %B16 #MASK=0x2
PieCtrlRegs.PIEIER4.bit.INTx3 0xCE8 %B16 #MASK=0x4
PieCtrlRegs.PIEIER4.bit.INTx4 0xCE8 %B16 #MASK=0x8
PieCtrlRegs.PIEIER4.bit.INTx5 0xCE8 %B16 #MASK=0x10
PieCtrlRegs.PIEIER4.bit.INTx6 0xCE8 %B16 #MASK=0x20
PieCtrlRegs.PIEIER4.bit.INTx7 0xCE8 %B16 #MASK=0x40
PieCtrlRegs.PIEIER4.bit.INTx8 0xCE8 %B16 #MASK=0x80
PieCtrlRegs.PIEIER4.bit.INTx9 0xCE8 %B16 #MASK=0x100
PieCtrlRegs.PIEIER4.bit.INTx10 0xCE8 %B16 #MASK=0x200
PieCtrlRegs.PIEIER4.bit.INTx11 0xCE8 %B16 #MASK=0x400
PieCtrlRegs.PIEIER4.bit.INTx12 0xCE8 %B16 #MASK=0x800
PieCtrlRegs.PIEIER4.bit.INTx13 0xCE8 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER4.bit.INTx14 0xCE8 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER4.bit.INTx15 0xCE8 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER4.bit.INTx16 0xCE8 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR4.all 0xCE9 %U16 #Unsigned
PieCtrlRegs.PIEIFR4.bit.INTx1 0xCE9 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR4.bit.INTx2 0xCE9 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR4.bit.INTx3 0xCE9 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR4.bit.INTx4 0xCE9 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR4.bit.INTx5 0xCE9 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR4.bit.INTx6 0xCE9 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR4.bit.INTx7 0xCE9 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR4.bit.INTx8 0xCE9 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR4.bit.INTx9 0xCE9 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR4.bit.INTx10 0xCE9 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR4.bit.INTx11 0xCE9 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR4.bit.INTx12 0xCE9 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR4.bit.INTx13 0xCE9 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR4.bit.INTx14 0xCE9 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR4.bit.INTx15 0xCE9 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR4.bit.INTx16 0xCE9 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER5.all 0xCEA %U16 #Unsigned
PieCtrlRegs.PIEIER5.bit.INTx1 0xCEA %B16 #MASK=0x1
PieCtrlRegs.PIEIER5.bit.INTx2 0xCEA %B16 #MASK=0x2
PieCtrlRegs.PIEIER5.bit.INTx3 0xCEA %B16 #MASK=0x4
PieCtrlRegs.PIEIER5.bit.INTx4 0xCEA %B16 #MASK=0x8
PieCtrlRegs.PIEIER5.bit.INTx5 0xCEA %B16 #MASK=0x10
PieCtrlRegs.PIEIER5.bit.INTx6 0xCEA %B16 #MASK=0x20
PieCtrlRegs.PIEIER5.bit.INTx7 0xCEA %B16 #MASK=0x40
PieCtrlRegs.PIEIER5.bit.INTx8 0xCEA %B16 #MASK=0x80
PieCtrlRegs.PIEIER5.bit.INTx9 0xCEA %B16 #MASK=0x100
PieCtrlRegs.PIEIER5.bit.INTx10 0xCEA %B16 #MASK=0x200
PieCtrlRegs.PIEIER5.bit.INTx11 0xCEA %B16 #MASK=0x400
PieCtrlRegs.PIEIER5.bit.INTx12 0xCEA %B16 #MASK=0x800
PieCtrlRegs.PIEIER5.bit.INTx13 0xCEA %B16 #MASK=0x1000
PieCtrlRegs.PIEIER5.bit.INTx14 0xCEA %B16 #MASK=0x2000
PieCtrlRegs.PIEIER5.bit.INTx15 0xCEA %B16 #MASK=0x4000
PieCtrlRegs.PIEIER5.bit.INTx16 0xCEA %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR5.all 0xCEB %U16 #Unsigned
PieCtrlRegs.PIEIFR5.bit.INTx1 0xCEB %B16 #MASK=0x1
PieCtrlRegs.PIEIFR5.bit.INTx2 0xCEB %B16 #MASK=0x2
PieCtrlRegs.PIEIFR5.bit.INTx3 0xCEB %B16 #MASK=0x4
PieCtrlRegs.PIEIFR5.bit.INTx4 0xCEB %B16 #MASK=0x8
PieCtrlRegs.PIEIFR5.bit.INTx5 0xCEB %B16 #MASK=0x10
PieCtrlRegs.PIEIFR5.bit.INTx6 0xCEB %B16 #MASK=0x20
PieCtrlRegs.PIEIFR5.bit.INTx7 0xCEB %B16 #MASK=0x40
PieCtrlRegs.PIEIFR5.bit.INTx8 0xCEB %B16 #MASK=0x80
PieCtrlRegs.PIEIFR5.bit.INTx9 0xCEB %B16 #MASK=0x100
PieCtrlRegs.PIEIFR5.bit.INTx10 0xCEB %B16 #MASK=0x200
PieCtrlRegs.PIEIFR5.bit.INTx11 0xCEB %B16 #MASK=0x400
PieCtrlRegs.PIEIFR5.bit.INTx12 0xCEB %B16 #MASK=0x800
PieCtrlRegs.PIEIFR5.bit.INTx13 0xCEB %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR5.bit.INTx14 0xCEB %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR5.bit.INTx15 0xCEB %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR5.bit.INTx16 0xCEB %B16 #MASK=0x8000
PieCtrlRegs.PIEIER6.all 0xCEC %U16 #Unsigned
PieCtrlRegs.PIEIER6.bit.INTx1 0xCEC %B16 #MASK=0x1
PieCtrlRegs.PIEIER6.bit.INTx2 0xCEC %B16 #MASK=0x2
PieCtrlRegs.PIEIER6.bit.INTx3 0xCEC %B16 #MASK=0x4
PieCtrlRegs.PIEIER6.bit.INTx4 0xCEC %B16 #MASK=0x8
PieCtrlRegs.PIEIER6.bit.INTx5 0xCEC %B16 #MASK=0x10
PieCtrlRegs.PIEIER6.bit.INTx6 0xCEC %B16 #MASK=0x20
PieCtrlRegs.PIEIER6.bit.INTx7 0xCEC %B16 #MASK=0x40
PieCtrlRegs.PIEIER6.bit.INTx8 0xCEC %B16 #MASK=0x80
PieCtrlRegs.PIEIER6.bit.INTx9 0xCEC %B16 #MASK=0x100
PieCtrlRegs.PIEIER6.bit.INTx10 0xCEC %B16 #MASK=0x200
PieCtrlRegs.PIEIER6.bit.INTx11 0xCEC %B16 #MASK=0x400
PieCtrlRegs.PIEIER6.bit.INTx12 0xCEC %B16 #MASK=0x800
PieCtrlRegs.PIEIER6.bit.INTx13 0xCEC %B16 #MASK=0x1000
PieCtrlRegs.PIEIER6.bit.INTx14 0xCEC %B16 #MASK=0x2000
PieCtrlRegs.PIEIER6.bit.INTx15 0xCEC %B16 #MASK=0x4000
PieCtrlRegs.PIEIER6.bit.INTx16 0xCEC %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR6.all 0xCED %U16 #Unsigned
PieCtrlRegs.PIEIFR6.bit.INTx1 0xCED %B16 #MASK=0x1
PieCtrlRegs.PIEIFR6.bit.INTx2 0xCED %B16 #MASK=0x2
PieCtrlRegs.PIEIFR6.bit.INTx3 0xCED %B16 #MASK=0x4
PieCtrlRegs.PIEIFR6.bit.INTx4 0xCED %B16 #MASK=0x8
PieCtrlRegs.PIEIFR6.bit.INTx5 0xCED %B16 #MASK=0x10
PieCtrlRegs.PIEIFR6.bit.INTx6 0xCED %B16 #MASK=0x20
PieCtrlRegs.PIEIFR6.bit.INTx7 0xCED %B16 #MASK=0x40
PieCtrlRegs.PIEIFR6.bit.INTx8 0xCED %B16 #MASK=0x80
PieCtrlRegs.PIEIFR6.bit.INTx9 0xCED %B16 #MASK=0x100
PieCtrlRegs.PIEIFR6.bit.INTx10 0xCED %B16 #MASK=0x200
PieCtrlRegs.PIEIFR6.bit.INTx11 0xCED %B16 #MASK=0x400
PieCtrlRegs.PIEIFR6.bit.INTx12 0xCED %B16 #MASK=0x800
PieCtrlRegs.PIEIFR6.bit.INTx13 0xCED %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR6.bit.INTx14 0xCED %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR6.bit.INTx15 0xCED %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR6.bit.INTx16 0xCED %B16 #MASK=0x8000
PieCtrlRegs.PIEIER7.all 0xCEE %U16 #Unsigned
PieCtrlRegs.PIEIER7.bit.INTx1 0xCEE %B16 #MASK=0x1
PieCtrlRegs.PIEIER7.bit.INTx2 0xCEE %B16 #MASK=0x2
PieCtrlRegs.PIEIER7.bit.INTx3 0xCEE %B16 #MASK=0x4
PieCtrlRegs.PIEIER7.bit.INTx4 0xCEE %B16 #MASK=0x8
PieCtrlRegs.PIEIER7.bit.INTx5 0xCEE %B16 #MASK=0x10
PieCtrlRegs.PIEIER7.bit.INTx6 0xCEE %B16 #MASK=0x20
PieCtrlRegs.PIEIER7.bit.INTx7 0xCEE %B16 #MASK=0x40
PieCtrlRegs.PIEIER7.bit.INTx8 0xCEE %B16 #MASK=0x80
PieCtrlRegs.PIEIER7.bit.INTx9 0xCEE %B16 #MASK=0x100
PieCtrlRegs.PIEIER7.bit.INTx10 0xCEE %B16 #MASK=0x200
PieCtrlRegs.PIEIER7.bit.INTx11 0xCEE %B16 #MASK=0x400
PieCtrlRegs.PIEIER7.bit.INTx12 0xCEE %B16 #MASK=0x800
PieCtrlRegs.PIEIER7.bit.INTx13 0xCEE %B16 #MASK=0x1000
PieCtrlRegs.PIEIER7.bit.INTx14 0xCEE %B16 #MASK=0x2000
PieCtrlRegs.PIEIER7.bit.INTx15 0xCEE %B16 #MASK=0x4000
PieCtrlRegs.PIEIER7.bit.INTx16 0xCEE %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR7.all 0xCEF %U16 #Unsigned
PieCtrlRegs.PIEIFR7.bit.INTx1 0xCEF %B16 #MASK=0x1
PieCtrlRegs.PIEIFR7.bit.INTx2 0xCEF %B16 #MASK=0x2
PieCtrlRegs.PIEIFR7.bit.INTx3 0xCEF %B16 #MASK=0x4
PieCtrlRegs.PIEIFR7.bit.INTx4 0xCEF %B16 #MASK=0x8
PieCtrlRegs.PIEIFR7.bit.INTx5 0xCEF %B16 #MASK=0x10
PieCtrlRegs.PIEIFR7.bit.INTx6 0xCEF %B16 #MASK=0x20
PieCtrlRegs.PIEIFR7.bit.INTx7 0xCEF %B16 #MASK=0x40
PieCtrlRegs.PIEIFR7.bit.INTx8 0xCEF %B16 #MASK=0x80
PieCtrlRegs.PIEIFR7.bit.INTx9 0xCEF %B16 #MASK=0x100
PieCtrlRegs.PIEIFR7.bit.INTx10 0xCEF %B16 #MASK=0x200
PieCtrlRegs.PIEIFR7.bit.INTx11 0xCEF %B16 #MASK=0x400
PieCtrlRegs.PIEIFR7.bit.INTx12 0xCEF %B16 #MASK=0x800
PieCtrlRegs.PIEIFR7.bit.INTx13 0xCEF %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR7.bit.INTx14 0xCEF %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR7.bit.INTx15 0xCEF %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR7.bit.INTx16 0xCEF %B16 #MASK=0x8000
PieCtrlRegs.PIEIER8.all 0xCF0 %U16 #Unsigned
PieCtrlRegs.PIEIER8.bit.INTx1 0xCF0 %B16 #MASK=0x1
PieCtrlRegs.PIEIER8.bit.INTx2 0xCF0 %B16 #MASK=0x2
PieCtrlRegs.PIEIER8.bit.INTx3 0xCF0 %B16 #MASK=0x4
PieCtrlRegs.PIEIER8.bit.INTx4 0xCF0 %B16 #MASK=0x8
PieCtrlRegs.PIEIER8.bit.INTx5 0xCF0 %B16 #MASK=0x10
PieCtrlRegs.PIEIER8.bit.INTx6 0xCF0 %B16 #MASK=0x20
PieCtrlRegs.PIEIER8.bit.INTx7 0xCF0 %B16 #MASK=0x40
PieCtrlRegs.PIEIER8.bit.INTx8 0xCF0 %B16 #MASK=0x80
PieCtrlRegs.PIEIER8.bit.INTx9 0xCF0 %B16 #MASK=0x100
PieCtrlRegs.PIEIER8.bit.INTx10 0xCF0 %B16 #MASK=0x200
PieCtrlRegs.PIEIER8.bit.INTx11 0xCF0 %B16 #MASK=0x400
PieCtrlRegs.PIEIER8.bit.INTx12 0xCF0 %B16 #MASK=0x800
PieCtrlRegs.PIEIER8.bit.INTx13 0xCF0 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER8.bit.INTx14 0xCF0 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER8.bit.INTx15 0xCF0 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER8.bit.INTx16 0xCF0 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR8.all 0xCF1 %U16 #Unsigned
PieCtrlRegs.PIEIFR8.bit.INTx1 0xCF1 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR8.bit.INTx2 0xCF1 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR8.bit.INTx3 0xCF1 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR8.bit.INTx4 0xCF1 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR8.bit.INTx5 0xCF1 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR8.bit.INTx6 0xCF1 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR8.bit.INTx7 0xCF1 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR8.bit.INTx8 0xCF1 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR8.bit.INTx9 0xCF1 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR8.bit.INTx10 0xCF1 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR8.bit.INTx11 0xCF1 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR8.bit.INTx12 0xCF1 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR8.bit.INTx13 0xCF1 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR8.bit.INTx14 0xCF1 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR8.bit.INTx15 0xCF1 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR8.bit.INTx16 0xCF1 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER9.all 0xCF2 %U16 #Unsigned
PieCtrlRegs.PIEIER9.bit.INTx1 0xCF2 %B16 #MASK=0x1
PieCtrlRegs.PIEIER9.bit.INTx2 0xCF2 %B16 #MASK=0x2
PieCtrlRegs.PIEIER9.bit.INTx3 0xCF2 %B16 #MASK=0x4
PieCtrlRegs.PIEIER9.bit.INTx4 0xCF2 %B16 #MASK=0x8
PieCtrlRegs.PIEIER9.bit.INTx5 0xCF2 %B16 #MASK=0x10
PieCtrlRegs.PIEIER9.bit.INTx6 0xCF2 %B16 #MASK=0x20
PieCtrlRegs.PIEIER9.bit.INTx7 0xCF2 %B16 #MASK=0x40
PieCtrlRegs.PIEIER9.bit.INTx8 0xCF2 %B16 #MASK=0x80
PieCtrlRegs.PIEIER9.bit.INTx9 0xCF2 %B16 #MASK=0x100
PieCtrlRegs.PIEIER9.bit.INTx10 0xCF2 %B16 #MASK=0x200
PieCtrlRegs.PIEIER9.bit.INTx11 0xCF2 %B16 #MASK=0x400
PieCtrlRegs.PIEIER9.bit.INTx12 0xCF2 %B16 #MASK=0x800
PieCtrlRegs.PIEIER9.bit.INTx13 0xCF2 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER9.bit.INTx14 0xCF2 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER9.bit.INTx15 0xCF2 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER9.bit.INTx16 0xCF2 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR9.all 0xCF3 %U16 #Unsigned
PieCtrlRegs.PIEIFR9.bit.INTx1 0xCF3 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR9.bit.INTx2 0xCF3 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR9.bit.INTx3 0xCF3 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR9.bit.INTx4 0xCF3 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR9.bit.INTx5 0xCF3 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR9.bit.INTx6 0xCF3 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR9.bit.INTx7 0xCF3 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR9.bit.INTx8 0xCF3 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR9.bit.INTx9 0xCF3 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR9.bit.INTx10 0xCF3 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR9.bit.INTx11 0xCF3 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR9.bit.INTx12 0xCF3 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR9.bit.INTx13 0xCF3 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR9.bit.INTx14 0xCF3 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR9.bit.INTx15 0xCF3 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR9.bit.INTx16 0xCF3 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER10.all 0xCF4 %U16 #Unsigned
PieCtrlRegs.PIEIER10.bit.INTx1 0xCF4 %B16 #MASK=0x1
PieCtrlRegs.PIEIER10.bit.INTx2 0xCF4 %B16 #MASK=0x2
PieCtrlRegs.PIEIER10.bit.INTx3 0xCF4 %B16 #MASK=0x4
PieCtrlRegs.PIEIER10.bit.INTx4 0xCF4 %B16 #MASK=0x8
PieCtrlRegs.PIEIER10.bit.INTx5 0xCF4 %B16 #MASK=0x10
PieCtrlRegs.PIEIER10.bit.INTx6 0xCF4 %B16 #MASK=0x20
PieCtrlRegs.PIEIER10.bit.INTx7 0xCF4 %B16 #MASK=0x40
PieCtrlRegs.PIEIER10.bit.INTx8 0xCF4 %B16 #MASK=0x80
PieCtrlRegs.PIEIER10.bit.INTx9 0xCF4 %B16 #MASK=0x100
PieCtrlRegs.PIEIER10.bit.INTx10 0xCF4 %B16 #MASK=0x200
PieCtrlRegs.PIEIER10.bit.INTx11 0xCF4 %B16 #MASK=0x400
PieCtrlRegs.PIEIER10.bit.INTx12 0xCF4 %B16 #MASK=0x800
PieCtrlRegs.PIEIER10.bit.INTx13 0xCF4 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER10.bit.INTx14 0xCF4 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER10.bit.INTx15 0xCF4 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER10.bit.INTx16 0xCF4 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR10.all 0xCF5 %U16 #Unsigned
PieCtrlRegs.PIEIFR10.bit.INTx1 0xCF5 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR10.bit.INTx2 0xCF5 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR10.bit.INTx3 0xCF5 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR10.bit.INTx4 0xCF5 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR10.bit.INTx5 0xCF5 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR10.bit.INTx6 0xCF5 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR10.bit.INTx7 0xCF5 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR10.bit.INTx8 0xCF5 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR10.bit.INTx9 0xCF5 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR10.bit.INTx10 0xCF5 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR10.bit.INTx11 0xCF5 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR10.bit.INTx12 0xCF5 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR10.bit.INTx13 0xCF5 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR10.bit.INTx14 0xCF5 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR10.bit.INTx15 0xCF5 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR10.bit.INTx16 0xCF5 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER11.all 0xCF6 %U16 #Unsigned
PieCtrlRegs.PIEIER11.bit.INTx1 0xCF6 %B16 #MASK=0x1
PieCtrlRegs.PIEIER11.bit.INTx2 0xCF6 %B16 #MASK=0x2
PieCtrlRegs.PIEIER11.bit.INTx3 0xCF6 %B16 #MASK=0x4
PieCtrlRegs.PIEIER11.bit.INTx4 0xCF6 %B16 #MASK=0x8
PieCtrlRegs.PIEIER11.bit.INTx5 0xCF6 %B16 #MASK=0x10
PieCtrlRegs.PIEIER11.bit.INTx6 0xCF6 %B16 #MASK=0x20
PieCtrlRegs.PIEIER11.bit.INTx7 0xCF6 %B16 #MASK=0x40
PieCtrlRegs.PIEIER11.bit.INTx8 0xCF6 %B16 #MASK=0x80
PieCtrlRegs.PIEIER11.bit.INTx9 0xCF6 %B16 #MASK=0x100
PieCtrlRegs.PIEIER11.bit.INTx10 0xCF6 %B16 #MASK=0x200
PieCtrlRegs.PIEIER11.bit.INTx11 0xCF6 %B16 #MASK=0x400
PieCtrlRegs.PIEIER11.bit.INTx12 0xCF6 %B16 #MASK=0x800
PieCtrlRegs.PIEIER11.bit.INTx13 0xCF6 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER11.bit.INTx14 0xCF6 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER11.bit.INTx15 0xCF6 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER11.bit.INTx16 0xCF6 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR11.all 0xCF7 %U16 #Unsigned
PieCtrlRegs.PIEIFR11.bit.INTx1 0xCF7 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR11.bit.INTx2 0xCF7 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR11.bit.INTx3 0xCF7 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR11.bit.INTx4 0xCF7 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR11.bit.INTx5 0xCF7 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR11.bit.INTx6 0xCF7 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR11.bit.INTx7 0xCF7 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR11.bit.INTx8 0xCF7 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR11.bit.INTx9 0xCF7 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR11.bit.INTx10 0xCF7 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR11.bit.INTx11 0xCF7 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR11.bit.INTx12 0xCF7 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR11.bit.INTx13 0xCF7 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR11.bit.INTx14 0xCF7 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR11.bit.INTx15 0xCF7 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR11.bit.INTx16 0xCF7 %B16 #MASK=0x8000
PieCtrlRegs.PIEIER12.all 0xCF8 %U16 #Unsigned
PieCtrlRegs.PIEIER12.bit.INTx1 0xCF8 %B16 #MASK=0x1
PieCtrlRegs.PIEIER12.bit.INTx2 0xCF8 %B16 #MASK=0x2
PieCtrlRegs.PIEIER12.bit.INTx3 0xCF8 %B16 #MASK=0x4
PieCtrlRegs.PIEIER12.bit.INTx4 0xCF8 %B16 #MASK=0x8
PieCtrlRegs.PIEIER12.bit.INTx5 0xCF8 %B16 #MASK=0x10
PieCtrlRegs.PIEIER12.bit.INTx6 0xCF8 %B16 #MASK=0x20
PieCtrlRegs.PIEIER12.bit.INTx7 0xCF8 %B16 #MASK=0x40
PieCtrlRegs.PIEIER12.bit.INTx8 0xCF8 %B16 #MASK=0x80
PieCtrlRegs.PIEIER12.bit.INTx9 0xCF8 %B16 #MASK=0x100
PieCtrlRegs.PIEIER12.bit.INTx10 0xCF8 %B16 #MASK=0x200
PieCtrlRegs.PIEIER12.bit.INTx11 0xCF8 %B16 #MASK=0x400
PieCtrlRegs.PIEIER12.bit.INTx12 0xCF8 %B16 #MASK=0x800
PieCtrlRegs.PIEIER12.bit.INTx13 0xCF8 %B16 #MASK=0x1000
PieCtrlRegs.PIEIER12.bit.INTx14 0xCF8 %B16 #MASK=0x2000
PieCtrlRegs.PIEIER12.bit.INTx15 0xCF8 %B16 #MASK=0x4000
PieCtrlRegs.PIEIER12.bit.INTx16 0xCF8 %B16 #MASK=0x8000
PieCtrlRegs.PIEIFR12.all 0xCF9 %U16 #Unsigned
PieCtrlRegs.PIEIFR12.bit.INTx1 0xCF9 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR12.bit.INTx2 0xCF9 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR12.bit.INTx3 0xCF9 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR12.bit.INTx4 0xCF9 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR12.bit.INTx5 0xCF9 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR12.bit.INTx6 0xCF9 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR12.bit.INTx7 0xCF9 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR12.bit.INTx8 0xCF9 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR12.bit.INTx9 0xCF9 %B16 #MASK=0x100
PieCtrlRegs.PIEIFR12.bit.INTx10 0xCF9 %B16 #MASK=0x200
PieCtrlRegs.PIEIFR12.bit.INTx11 0xCF9 %B16 #MASK=0x400
PieCtrlRegs.PIEIFR12.bit.INTx12 0xCF9 %B16 #MASK=0x800
PieCtrlRegs.PIEIFR12.bit.INTx13 0xCF9 %B16 #MASK=0x1000
PieCtrlRegs.PIEIFR12.bit.INTx14 0xCF9 %B16 #MASK=0x2000
PieCtrlRegs.PIEIFR12.bit.INTx15 0xCF9 %B16 #MASK=0x4000
PieCtrlRegs.PIEIFR12.bit.INTx16 0xCF9 %B16 #MASK=0x8000
Cmpss1Regs.COMPCTL.all 0x5C80 %U16 #Unsigned
Cmpss1Regs.COMPCTL.bit.COMPHSOURCE 0x5C80 %B16 #MASK=0x1
Cmpss1Regs.COMPCTL.bit.COMPHINV 0x5C80 %B16 #MASK=0x2
Cmpss1Regs.COMPCTL.bit.CTRIPHSEL 0x5C80 %B16 #MASK=0xC
Cmpss1Regs.COMPCTL.bit.CTRIPOUTHSEL 0x5C80 %B16 #MASK=0x30
Cmpss1Regs.COMPCTL.bit.ASYNCHEN 0x5C80 %B16 #MASK=0x40
Cmpss1Regs.COMPCTL.bit.rsvd1 0x5C80 %B16 #MASK=0x80
Cmpss1Regs.COMPCTL.bit.COMPLSOURCE 0x5C80 %B16 #MASK=0x100
Cmpss1Regs.COMPCTL.bit.COMPLINV 0x5C80 %B16 #MASK=0x200
Cmpss1Regs.COMPCTL.bit.CTRIPLSEL 0x5C80 %B16 #MASK=0xC00
Cmpss1Regs.COMPCTL.bit.CTRIPOUTLSEL 0x5C80 %B16 #MASK=0x3000
Cmpss1Regs.COMPCTL.bit.ASYNCLEN 0x5C80 %B16 #MASK=0x4000
Cmpss1Regs.COMPCTL.bit.COMPDACE 0x5C80 %B16 #MASK=0x8000
Cmpss1Regs.COMPHYSCTL.all 0x5C81 %U16 #Unsigned
Cmpss1Regs.COMPHYSCTL.bit.COMPHYS 0x5C81 %B16 #MASK=0xF
Cmpss1Regs.COMPHYSCTL.bit.rsvd1 0x5C81 %B16 #MASK=0xFFF0
Cmpss1Regs.COMPSTS.all 0x5C82 %U16 #Unsigned
Cmpss1Regs.COMPSTS.bit.COMPHSTS 0x5C82 %B16 #MASK=0x1
Cmpss1Regs.COMPSTS.bit.COMPHLATCH 0x5C82 %B16 #MASK=0x2
Cmpss1Regs.COMPSTS.bit.rsvd1 0x5C82 %B16 #MASK=0xFC
Cmpss1Regs.COMPSTS.bit.COMPLSTS 0x5C82 %B16 #MASK=0x100
Cmpss1Regs.COMPSTS.bit.COMPLLATCH 0x5C82 %B16 #MASK=0x200
Cmpss1Regs.COMPSTS.bit.rsvd2 0x5C82 %B16 #MASK=0xFC00
Cmpss1Regs.COMPSTSCLR.all 0x5C83 %U16 #Unsigned
Cmpss1Regs.COMPSTSCLR.bit.rsvd1 0x5C83 %B16 #MASK=0x1
Cmpss1Regs.COMPSTSCLR.bit.HLATCHCLR 0x5C83 %B16 #MASK=0x2
Cmpss1Regs.COMPSTSCLR.bit.HSYNCCLREN 0x5C83 %B16 #MASK=0x4
Cmpss1Regs.COMPSTSCLR.bit.rsvd2 0x5C83 %B16 #MASK=0x1F8
Cmpss1Regs.COMPSTSCLR.bit.LLATCHCLR 0x5C83 %B16 #MASK=0x200
Cmpss1Regs.COMPSTSCLR.bit.LSYNCCLREN 0x5C83 %B16 #MASK=0x400
Cmpss1Regs.COMPSTSCLR.bit.rsvd3 0x5C83 %B16 #MASK=0xF800
Cmpss1Regs.COMPDACCTL.all 0x5C84 %U16 #Unsigned
Cmpss1Regs.COMPDACCTL.bit.DACSOURCE 0x5C84 %B16 #MASK=0x1
Cmpss1Regs.COMPDACCTL.bit.RAMPSOURCE 0x5C84 %B16 #MASK=0x1E
Cmpss1Regs.COMPDACCTL.bit.SELREF 0x5C84 %B16 #MASK=0x20
Cmpss1Regs.COMPDACCTL.bit.RAMPLOADSEL 0x5C84 %B16 #MASK=0x40
Cmpss1Regs.COMPDACCTL.bit.SWLOADSEL 0x5C84 %B16 #MASK=0x80
Cmpss1Regs.COMPDACCTL.bit.BLANKSOURCE 0x5C84 %B16 #MASK=0xF00
Cmpss1Regs.COMPDACCTL.bit.BLANKEN 0x5C84 %B16 #MASK=0x1000
Cmpss1Regs.COMPDACCTL.bit.rsvd1 0x5C84 %B16 #MASK=0x2000
Cmpss1Regs.COMPDACCTL.bit.FREESOFT 0x5C84 %B16 #MASK=0xC000
Cmpss1Regs.rsvd1 0x5C85 %U16 #Unsigned
Cmpss1Regs.DACHVALS.all 0x5C86 %U16 #Unsigned
Cmpss1Regs.DACHVALS.bit.DACVAL 0x5C86 %B16 #MASK=0xFFF
Cmpss1Regs.DACHVALS.bit.rsvd1 0x5C86 %B16 #MASK=0xF000
Cmpss1Regs.DACHVALA.all 0x5C87 %U16 #Unsigned
Cmpss1Regs.DACHVALA.bit.DACVAL 0x5C87 %B16 #MASK=0xFFF
Cmpss1Regs.DACHVALA.bit.rsvd1 0x5C87 %B16 #MASK=0xF000
Cmpss1Regs.RAMPMAXREFA 0x5C88 %U16 #Unsigned
Cmpss1Regs.rsvd2 0x5C89 %U16 #Unsigned
Cmpss1Regs.RAMPMAXREFS 0x5C8A %U16 #Unsigned
Cmpss1Regs.rsvd3 0x5C8B %U16 #Unsigned
Cmpss1Regs.RAMPDECVALA 0x5C8C %U16 #Unsigned
Cmpss1Regs.rsvd4 0x5C8D %U16 #Unsigned
Cmpss1Regs.RAMPDECVALS 0x5C8E %U16 #Unsigned
Cmpss1Regs.rsvd5 0x5C8F %U16 #Unsigned
Cmpss1Regs.RAMPSTS 0x5C90 %U16 #Unsigned
Cmpss1Regs.rsvd6 0x5C91 %U16 #Unsigned
Cmpss1Regs.DACLVALS.all 0x5C92 %U16 #Unsigned
Cmpss1Regs.DACLVALS.bit.DACVAL 0x5C92 %B16 #MASK=0xFFF
Cmpss1Regs.DACLVALS.bit.rsvd1 0x5C92 %B16 #MASK=0xF000
Cmpss1Regs.DACLVALA.all 0x5C93 %U16 #Unsigned
Cmpss1Regs.DACLVALA.bit.DACVAL 0x5C93 %B16 #MASK=0xFFF
Cmpss1Regs.DACLVALA.bit.rsvd1 0x5C93 %B16 #MASK=0xF000
Cmpss1Regs.RAMPDLYA.all 0x5C94 %U16 #Unsigned
Cmpss1Regs.RAMPDLYA.bit.DELAY 0x5C94 %B16 #MASK=0x1FFF
Cmpss1Regs.RAMPDLYA.bit.rsvd1 0x5C94 %B16 #MASK=0xE000
Cmpss1Regs.RAMPDLYS.all 0x5C95 %U16 #Unsigned
Cmpss1Regs.RAMPDLYS.bit.DELAY 0x5C95 %B16 #MASK=0x1FFF
Cmpss1Regs.RAMPDLYS.bit.rsvd1 0x5C95 %B16 #MASK=0xE000
Cmpss1Regs.CTRIPLFILCTL.all 0x5C96 %U16 #Unsigned
Cmpss1Regs.CTRIPLFILCTL.bit.rsvd1 0x5C96 %B16 #MASK=0xF
Cmpss1Regs.CTRIPLFILCTL.bit.SAMPWIN 0x5C96 %B16 #MASK=0x1F0
Cmpss1Regs.CTRIPLFILCTL.bit.THRESH 0x5C96 %B16 #MASK=0x3E00
Cmpss1Regs.CTRIPLFILCTL.bit.rsvd2 0x5C96 %B16 #MASK=0x4000
Cmpss1Regs.CTRIPLFILCTL.bit.FILINIT 0x5C96 %B16 #MASK=0x8000
Cmpss1Regs.CTRIPLFILCLKCTL 0x5C97 %U16 #Unsigned
Cmpss1Regs.CTRIPHFILCTL.all 0x5C98 %U16 #Unsigned
Cmpss1Regs.CTRIPHFILCTL.bit.rsvd1 0x5C98 %B16 #MASK=0xF
Cmpss1Regs.CTRIPHFILCTL.bit.SAMPWIN 0x5C98 %B16 #MASK=0x1F0
Cmpss1Regs.CTRIPHFILCTL.bit.THRESH 0x5C98 %B16 #MASK=0x3E00
Cmpss1Regs.CTRIPHFILCTL.bit.rsvd2 0x5C98 %B16 #MASK=0x4000
Cmpss1Regs.CTRIPHFILCTL.bit.FILINIT 0x5C98 %B16 #MASK=0x8000
Cmpss1Regs.CTRIPHFILCLKCTL 0x5C99 %U16 #Unsigned
Cmpss1Regs.COMPLOCK.all 0x5C9A %U16 #Unsigned
Cmpss1Regs.COMPLOCK.bit.COMPCTL 0x5C9A %B16 #MASK=0x1
Cmpss1Regs.COMPLOCK.bit.COMPHYSCTL 0x5C9A %B16 #MASK=0x2
Cmpss1Regs.COMPLOCK.bit.DACCTL 0x5C9A %B16 #MASK=0x4
Cmpss1Regs.COMPLOCK.bit.CTRIP 0x5C9A %B16 #MASK=0x8
Cmpss1Regs.COMPLOCK.bit.rsvd1 0x5C9A %B16 #MASK=0x10
Cmpss1Regs.COMPLOCK.bit.rsvd2 0x5C9A %B16 #MASK=0xFFE0
Cmpss2Regs.COMPCTL.all 0x5CA0 %U16 #Unsigned
Cmpss2Regs.COMPCTL.bit.COMPHSOURCE 0x5CA0 %B16 #MASK=0x1
Cmpss2Regs.COMPCTL.bit.COMPHINV 0x5CA0 %B16 #MASK=0x2
Cmpss2Regs.COMPCTL.bit.CTRIPHSEL 0x5CA0 %B16 #MASK=0xC
Cmpss2Regs.COMPCTL.bit.CTRIPOUTHSEL 0x5CA0 %B16 #MASK=0x30
Cmpss2Regs.COMPCTL.bit.ASYNCHEN 0x5CA0 %B16 #MASK=0x40
Cmpss2Regs.COMPCTL.bit.rsvd1 0x5CA0 %B16 #MASK=0x80
Cmpss2Regs.COMPCTL.bit.COMPLSOURCE 0x5CA0 %B16 #MASK=0x100
Cmpss2Regs.COMPCTL.bit.COMPLINV 0x5CA0 %B16 #MASK=0x200
Cmpss2Regs.COMPCTL.bit.CTRIPLSEL 0x5CA0 %B16 #MASK=0xC00
Cmpss2Regs.COMPCTL.bit.CTRIPOUTLSEL 0x5CA0 %B16 #MASK=0x3000
Cmpss2Regs.COMPCTL.bit.ASYNCLEN 0x5CA0 %B16 #MASK=0x4000
Cmpss2Regs.COMPCTL.bit.COMPDACE 0x5CA0 %B16 #MASK=0x8000
Cmpss2Regs.COMPHYSCTL.all 0x5CA1 %U16 #Unsigned
Cmpss2Regs.COMPHYSCTL.bit.COMPHYS 0x5CA1 %B16 #MASK=0xF
Cmpss2Regs.COMPHYSCTL.bit.rsvd1 0x5CA1 %B16 #MASK=0xFFF0
Cmpss2Regs.COMPSTS.all 0x5CA2 %U16 #Unsigned
Cmpss2Regs.COMPSTS.bit.COMPHSTS 0x5CA2 %B16 #MASK=0x1
Cmpss2Regs.COMPSTS.bit.COMPHLATCH 0x5CA2 %B16 #MASK=0x2
Cmpss2Regs.COMPSTS.bit.rsvd1 0x5CA2 %B16 #MASK=0xFC
Cmpss2Regs.COMPSTS.bit.COMPLSTS 0x5CA2 %B16 #MASK=0x100
Cmpss2Regs.COMPSTS.bit.COMPLLATCH 0x5CA2 %B16 #MASK=0x200
Cmpss2Regs.COMPSTS.bit.rsvd2 0x5CA2 %B16 #MASK=0xFC00
Cmpss2Regs.COMPSTSCLR.all 0x5CA3 %U16 #Unsigned
Cmpss2Regs.COMPSTSCLR.bit.rsvd1 0x5CA3 %B16 #MASK=0x1
Cmpss2Regs.COMPSTSCLR.bit.HLATCHCLR 0x5CA3 %B16 #MASK=0x2
Cmpss2Regs.COMPSTSCLR.bit.HSYNCCLREN 0x5CA3 %B16 #MASK=0x4
Cmpss2Regs.COMPSTSCLR.bit.rsvd2 0x5CA3 %B16 #MASK=0x1F8
Cmpss2Regs.COMPSTSCLR.bit.LLATCHCLR 0x5CA3 %B16 #MASK=0x200
Cmpss2Regs.COMPSTSCLR.bit.LSYNCCLREN 0x5CA3 %B16 #MASK=0x400
Cmpss2Regs.COMPSTSCLR.bit.rsvd3 0x5CA3 %B16 #MASK=0xF800
Cmpss2Regs.COMPDACCTL.all 0x5CA4 %U16 #Unsigned
Cmpss2Regs.COMPDACCTL.bit.DACSOURCE 0x5CA4 %B16 #MASK=0x1
Cmpss2Regs.COMPDACCTL.bit.RAMPSOURCE 0x5CA4 %B16 #MASK=0x1E
Cmpss2Regs.COMPDACCTL.bit.SELREF 0x5CA4 %B16 #MASK=0x20
Cmpss2Regs.COMPDACCTL.bit.RAMPLOADSEL 0x5CA4 %B16 #MASK=0x40
Cmpss2Regs.COMPDACCTL.bit.SWLOADSEL 0x5CA4 %B16 #MASK=0x80
Cmpss2Regs.COMPDACCTL.bit.BLANKSOURCE 0x5CA4 %B16 #MASK=0xF00
Cmpss2Regs.COMPDACCTL.bit.BLANKEN 0x5CA4 %B16 #MASK=0x1000
Cmpss2Regs.COMPDACCTL.bit.rsvd1 0x5CA4 %B16 #MASK=0x2000
Cmpss2Regs.COMPDACCTL.bit.FREESOFT 0x5CA4 %B16 #MASK=0xC000
Cmpss2Regs.rsvd1 0x5CA5 %U16 #Unsigned
Cmpss2Regs.DACHVALS.all 0x5CA6 %U16 #Unsigned
Cmpss2Regs.DACHVALS.bit.DACVAL 0x5CA6 %B16 #MASK=0xFFF
Cmpss2Regs.DACHVALS.bit.rsvd1 0x5CA6 %B16 #MASK=0xF000
Cmpss2Regs.DACHVALA.all 0x5CA7 %U16 #Unsigned
Cmpss2Regs.DACHVALA.bit.DACVAL 0x5CA7 %B16 #MASK=0xFFF
Cmpss2Regs.DACHVALA.bit.rsvd1 0x5CA7 %B16 #MASK=0xF000
Cmpss2Regs.RAMPMAXREFA 0x5CA8 %U16 #Unsigned
Cmpss2Regs.rsvd2 0x5CA9 %U16 #Unsigned
Cmpss2Regs.RAMPMAXREFS 0x5CAA %U16 #Unsigned
Cmpss2Regs.rsvd3 0x5CAB %U16 #Unsigned
Cmpss2Regs.RAMPDECVALA 0x5CAC %U16 #Unsigned
Cmpss2Regs.rsvd4 0x5CAD %U16 #Unsigned
Cmpss2Regs.RAMPDECVALS 0x5CAE %U16 #Unsigned
Cmpss2Regs.rsvd5 0x5CAF %U16 #Unsigned
Cmpss2Regs.RAMPSTS 0x5CB0 %U16 #Unsigned
Cmpss2Regs.rsvd6 0x5CB1 %U16 #Unsigned
Cmpss2Regs.DACLVALS.all 0x5CB2 %U16 #Unsigned
Cmpss2Regs.DACLVALS.bit.DACVAL 0x5CB2 %B16 #MASK=0xFFF
Cmpss2Regs.DACLVALS.bit.rsvd1 0x5CB2 %B16 #MASK=0xF000
Cmpss2Regs.DACLVALA.all 0x5CB3 %U16 #Unsigned
Cmpss2Regs.DACLVALA.bit.DACVAL 0x5CB3 %B16 #MASK=0xFFF
Cmpss2Regs.DACLVALA.bit.rsvd1 0x5CB3 %B16 #MASK=0xF000
Cmpss2Regs.RAMPDLYA.all 0x5CB4 %U16 #Unsigned
Cmpss2Regs.RAMPDLYA.bit.DELAY 0x5CB4 %B16 #MASK=0x1FFF
Cmpss2Regs.RAMPDLYA.bit.rsvd1 0x5CB4 %B16 #MASK=0xE000
Cmpss2Regs.RAMPDLYS.all 0x5CB5 %U16 #Unsigned
Cmpss2Regs.RAMPDLYS.bit.DELAY 0x5CB5 %B16 #MASK=0x1FFF
Cmpss2Regs.RAMPDLYS.bit.rsvd1 0x5CB5 %B16 #MASK=0xE000
Cmpss2Regs.CTRIPLFILCTL.all 0x5CB6 %U16 #Unsigned
Cmpss2Regs.CTRIPLFILCTL.bit.rsvd1 0x5CB6 %B16 #MASK=0xF
Cmpss2Regs.CTRIPLFILCTL.bit.SAMPWIN 0x5CB6 %B16 #MASK=0x1F0
Cmpss2Regs.CTRIPLFILCTL.bit.THRESH 0x5CB6 %B16 #MASK=0x3E00
Cmpss2Regs.CTRIPLFILCTL.bit.rsvd2 0x5CB6 %B16 #MASK=0x4000
Cmpss2Regs.CTRIPLFILCTL.bit.FILINIT 0x5CB6 %B16 #MASK=0x8000
Cmpss2Regs.CTRIPLFILCLKCTL 0x5CB7 %U16 #Unsigned
Cmpss2Regs.CTRIPHFILCTL.all 0x5CB8 %U16 #Unsigned
Cmpss2Regs.CTRIPHFILCTL.bit.rsvd1 0x5CB8 %B16 #MASK=0xF
Cmpss2Regs.CTRIPHFILCTL.bit.SAMPWIN 0x5CB8 %B16 #MASK=0x1F0
Cmpss2Regs.CTRIPHFILCTL.bit.THRESH 0x5CB8 %B16 #MASK=0x3E00
Cmpss2Regs.CTRIPHFILCTL.bit.rsvd2 0x5CB8 %B16 #MASK=0x4000
Cmpss2Regs.CTRIPHFILCTL.bit.FILINIT 0x5CB8 %B16 #MASK=0x8000
Cmpss2Regs.CTRIPHFILCLKCTL 0x5CB9 %U16 #Unsigned
Cmpss2Regs.COMPLOCK.all 0x5CBA %U16 #Unsigned
Cmpss2Regs.COMPLOCK.bit.COMPCTL 0x5CBA %B16 #MASK=0x1
Cmpss2Regs.COMPLOCK.bit.COMPHYSCTL 0x5CBA %B16 #MASK=0x2
Cmpss2Regs.COMPLOCK.bit.DACCTL 0x5CBA %B16 #MASK=0x4
Cmpss2Regs.COMPLOCK.bit.CTRIP 0x5CBA %B16 #MASK=0x8
Cmpss2Regs.COMPLOCK.bit.rsvd1 0x5CBA %B16 #MASK=0x10
Cmpss2Regs.COMPLOCK.bit.rsvd2 0x5CBA %B16 #MASK=0xFFE0
Cmpss3Regs.COMPCTL.all 0x5CC0 %U16 #Unsigned
Cmpss3Regs.COMPCTL.bit.COMPHSOURCE 0x5CC0 %B16 #MASK=0x1
Cmpss3Regs.COMPCTL.bit.COMPHINV 0x5CC0 %B16 #MASK=0x2
Cmpss3Regs.COMPCTL.bit.CTRIPHSEL 0x5CC0 %B16 #MASK=0xC
Cmpss3Regs.COMPCTL.bit.CTRIPOUTHSEL 0x5CC0 %B16 #MASK=0x30
Cmpss3Regs.COMPCTL.bit.ASYNCHEN 0x5CC0 %B16 #MASK=0x40
Cmpss3Regs.COMPCTL.bit.rsvd1 0x5CC0 %B16 #MASK=0x80
Cmpss3Regs.COMPCTL.bit.COMPLSOURCE 0x5CC0 %B16 #MASK=0x100
Cmpss3Regs.COMPCTL.bit.COMPLINV 0x5CC0 %B16 #MASK=0x200
Cmpss3Regs.COMPCTL.bit.CTRIPLSEL 0x5CC0 %B16 #MASK=0xC00
Cmpss3Regs.COMPCTL.bit.CTRIPOUTLSEL 0x5CC0 %B16 #MASK=0x3000
Cmpss3Regs.COMPCTL.bit.ASYNCLEN 0x5CC0 %B16 #MASK=0x4000
Cmpss3Regs.COMPCTL.bit.COMPDACE 0x5CC0 %B16 #MASK=0x8000
Cmpss3Regs.COMPHYSCTL.all 0x5CC1 %U16 #Unsigned
Cmpss3Regs.COMPHYSCTL.bit.COMPHYS 0x5CC1 %B16 #MASK=0xF
Cmpss3Regs.COMPHYSCTL.bit.rsvd1 0x5CC1 %B16 #MASK=0xFFF0
Cmpss3Regs.COMPSTS.all 0x5CC2 %U16 #Unsigned
Cmpss3Regs.COMPSTS.bit.COMPHSTS 0x5CC2 %B16 #MASK=0x1
Cmpss3Regs.COMPSTS.bit.COMPHLATCH 0x5CC2 %B16 #MASK=0x2
Cmpss3Regs.COMPSTS.bit.rsvd1 0x5CC2 %B16 #MASK=0xFC
Cmpss3Regs.COMPSTS.bit.COMPLSTS 0x5CC2 %B16 #MASK=0x100
Cmpss3Regs.COMPSTS.bit.COMPLLATCH 0x5CC2 %B16 #MASK=0x200
Cmpss3Regs.COMPSTS.bit.rsvd2 0x5CC2 %B16 #MASK=0xFC00
Cmpss3Regs.COMPSTSCLR.all 0x5CC3 %U16 #Unsigned
Cmpss3Regs.COMPSTSCLR.bit.rsvd1 0x5CC3 %B16 #MASK=0x1
Cmpss3Regs.COMPSTSCLR.bit.HLATCHCLR 0x5CC3 %B16 #MASK=0x2
Cmpss3Regs.COMPSTSCLR.bit.HSYNCCLREN 0x5CC3 %B16 #MASK=0x4
Cmpss3Regs.COMPSTSCLR.bit.rsvd2 0x5CC3 %B16 #MASK=0x1F8
Cmpss3Regs.COMPSTSCLR.bit.LLATCHCLR 0x5CC3 %B16 #MASK=0x200
Cmpss3Regs.COMPSTSCLR.bit.LSYNCCLREN 0x5CC3 %B16 #MASK=0x400
Cmpss3Regs.COMPSTSCLR.bit.rsvd3 0x5CC3 %B16 #MASK=0xF800
Cmpss3Regs.COMPDACCTL.all 0x5CC4 %U16 #Unsigned
Cmpss3Regs.COMPDACCTL.bit.DACSOURCE 0x5CC4 %B16 #MASK=0x1
Cmpss3Regs.COMPDACCTL.bit.RAMPSOURCE 0x5CC4 %B16 #MASK=0x1E
Cmpss3Regs.COMPDACCTL.bit.SELREF 0x5CC4 %B16 #MASK=0x20
Cmpss3Regs.COMPDACCTL.bit.RAMPLOADSEL 0x5CC4 %B16 #MASK=0x40
Cmpss3Regs.COMPDACCTL.bit.SWLOADSEL 0x5CC4 %B16 #MASK=0x80
Cmpss3Regs.COMPDACCTL.bit.BLANKSOURCE 0x5CC4 %B16 #MASK=0xF00
Cmpss3Regs.COMPDACCTL.bit.BLANKEN 0x5CC4 %B16 #MASK=0x1000
Cmpss3Regs.COMPDACCTL.bit.rsvd1 0x5CC4 %B16 #MASK=0x2000
Cmpss3Regs.COMPDACCTL.bit.FREESOFT 0x5CC4 %B16 #MASK=0xC000
Cmpss3Regs.rsvd1 0x5CC5 %U16 #Unsigned
Cmpss3Regs.DACHVALS.all 0x5CC6 %U16 #Unsigned
Cmpss3Regs.DACHVALS.bit.DACVAL 0x5CC6 %B16 #MASK=0xFFF
Cmpss3Regs.DACHVALS.bit.rsvd1 0x5CC6 %B16 #MASK=0xF000
Cmpss3Regs.DACHVALA.all 0x5CC7 %U16 #Unsigned
Cmpss3Regs.DACHVALA.bit.DACVAL 0x5CC7 %B16 #MASK=0xFFF
Cmpss3Regs.DACHVALA.bit.rsvd1 0x5CC7 %B16 #MASK=0xF000
Cmpss3Regs.RAMPMAXREFA 0x5CC8 %U16 #Unsigned
Cmpss3Regs.rsvd2 0x5CC9 %U16 #Unsigned
Cmpss3Regs.RAMPMAXREFS 0x5CCA %U16 #Unsigned
Cmpss3Regs.rsvd3 0x5CCB %U16 #Unsigned
Cmpss3Regs.RAMPDECVALA 0x5CCC %U16 #Unsigned
Cmpss3Regs.rsvd4 0x5CCD %U16 #Unsigned
Cmpss3Regs.RAMPDECVALS 0x5CCE %U16 #Unsigned
Cmpss3Regs.rsvd5 0x5CCF %U16 #Unsigned
Cmpss3Regs.RAMPSTS 0x5CD0 %U16 #Unsigned
Cmpss3Regs.rsvd6 0x5CD1 %U16 #Unsigned
Cmpss3Regs.DACLVALS.all 0x5CD2 %U16 #Unsigned
Cmpss3Regs.DACLVALS.bit.DACVAL 0x5CD2 %B16 #MASK=0xFFF
Cmpss3Regs.DACLVALS.bit.rsvd1 0x5CD2 %B16 #MASK=0xF000
Cmpss3Regs.DACLVALA.all 0x5CD3 %U16 #Unsigned
Cmpss3Regs.DACLVALA.bit.DACVAL 0x5CD3 %B16 #MASK=0xFFF
Cmpss3Regs.DACLVALA.bit.rsvd1 0x5CD3 %B16 #MASK=0xF000
Cmpss3Regs.RAMPDLYA.all 0x5CD4 %U16 #Unsigned
Cmpss3Regs.RAMPDLYA.bit.DELAY 0x5CD4 %B16 #MASK=0x1FFF
Cmpss3Regs.RAMPDLYA.bit.rsvd1 0x5CD4 %B16 #MASK=0xE000
Cmpss3Regs.RAMPDLYS.all 0x5CD5 %U16 #Unsigned
Cmpss3Regs.RAMPDLYS.bit.DELAY 0x5CD5 %B16 #MASK=0x1FFF
Cmpss3Regs.RAMPDLYS.bit.rsvd1 0x5CD5 %B16 #MASK=0xE000
Cmpss3Regs.CTRIPLFILCTL.all 0x5CD6 %U16 #Unsigned
Cmpss3Regs.CTRIPLFILCTL.bit.rsvd1 0x5CD6 %B16 #MASK=0xF
Cmpss3Regs.CTRIPLFILCTL.bit.SAMPWIN 0x5CD6 %B16 #MASK=0x1F0
Cmpss3Regs.CTRIPLFILCTL.bit.THRESH 0x5CD6 %B16 #MASK=0x3E00
Cmpss3Regs.CTRIPLFILCTL.bit.rsvd2 0x5CD6 %B16 #MASK=0x4000
Cmpss3Regs.CTRIPLFILCTL.bit.FILINIT 0x5CD6 %B16 #MASK=0x8000
Cmpss3Regs.CTRIPLFILCLKCTL 0x5CD7 %U16 #Unsigned
Cmpss3Regs.CTRIPHFILCTL.all 0x5CD8 %U16 #Unsigned
Cmpss3Regs.CTRIPHFILCTL.bit.rsvd1 0x5CD8 %B16 #MASK=0xF
Cmpss3Regs.CTRIPHFILCTL.bit.SAMPWIN 0x5CD8 %B16 #MASK=0x1F0
Cmpss3Regs.CTRIPHFILCTL.bit.THRESH 0x5CD8 %B16 #MASK=0x3E00
Cmpss3Regs.CTRIPHFILCTL.bit.rsvd2 0x5CD8 %B16 #MASK=0x4000
Cmpss3Regs.CTRIPHFILCTL.bit.FILINIT 0x5CD8 %B16 #MASK=0x8000
Cmpss3Regs.CTRIPHFILCLKCTL 0x5CD9 %U16 #Unsigned
Cmpss3Regs.COMPLOCK.all 0x5CDA %U16 #Unsigned
Cmpss3Regs.COMPLOCK.bit.COMPCTL 0x5CDA %B16 #MASK=0x1
Cmpss3Regs.COMPLOCK.bit.COMPHYSCTL 0x5CDA %B16 #MASK=0x2
Cmpss3Regs.COMPLOCK.bit.DACCTL 0x5CDA %B16 #MASK=0x4
Cmpss3Regs.COMPLOCK.bit.CTRIP 0x5CDA %B16 #MASK=0x8
Cmpss3Regs.COMPLOCK.bit.rsvd1 0x5CDA %B16 #MASK=0x10
Cmpss3Regs.COMPLOCK.bit.rsvd2 0x5CDA %B16 #MASK=0xFFE0
Cmpss4Regs.COMPCTL.all 0x5CE0 %U16 #Unsigned
Cmpss4Regs.COMPCTL.bit.COMPHSOURCE 0x5CE0 %B16 #MASK=0x1
Cmpss4Regs.COMPCTL.bit.COMPHINV 0x5CE0 %B16 #MASK=0x2
Cmpss4Regs.COMPCTL.bit.CTRIPHSEL 0x5CE0 %B16 #MASK=0xC
Cmpss4Regs.COMPCTL.bit.CTRIPOUTHSEL 0x5CE0 %B16 #MASK=0x30
Cmpss4Regs.COMPCTL.bit.ASYNCHEN 0x5CE0 %B16 #MASK=0x40
Cmpss4Regs.COMPCTL.bit.rsvd1 0x5CE0 %B16 #MASK=0x80
Cmpss4Regs.COMPCTL.bit.COMPLSOURCE 0x5CE0 %B16 #MASK=0x100
Cmpss4Regs.COMPCTL.bit.COMPLINV 0x5CE0 %B16 #MASK=0x200
Cmpss4Regs.COMPCTL.bit.CTRIPLSEL 0x5CE0 %B16 #MASK=0xC00
Cmpss4Regs.COMPCTL.bit.CTRIPOUTLSEL 0x5CE0 %B16 #MASK=0x3000
Cmpss4Regs.COMPCTL.bit.ASYNCLEN 0x5CE0 %B16 #MASK=0x4000
Cmpss4Regs.COMPCTL.bit.COMPDACE 0x5CE0 %B16 #MASK=0x8000
Cmpss4Regs.COMPHYSCTL.all 0x5CE1 %U16 #Unsigned
Cmpss4Regs.COMPHYSCTL.bit.COMPHYS 0x5CE1 %B16 #MASK=0xF
Cmpss4Regs.COMPHYSCTL.bit.rsvd1 0x5CE1 %B16 #MASK=0xFFF0
Cmpss4Regs.COMPSTS.all 0x5CE2 %U16 #Unsigned
Cmpss4Regs.COMPSTS.bit.COMPHSTS 0x5CE2 %B16 #MASK=0x1
Cmpss4Regs.COMPSTS.bit.COMPHLATCH 0x5CE2 %B16 #MASK=0x2
Cmpss4Regs.COMPSTS.bit.rsvd1 0x5CE2 %B16 #MASK=0xFC
Cmpss4Regs.COMPSTS.bit.COMPLSTS 0x5CE2 %B16 #MASK=0x100
Cmpss4Regs.COMPSTS.bit.COMPLLATCH 0x5CE2 %B16 #MASK=0x200
Cmpss4Regs.COMPSTS.bit.rsvd2 0x5CE2 %B16 #MASK=0xFC00
Cmpss4Regs.COMPSTSCLR.all 0x5CE3 %U16 #Unsigned
Cmpss4Regs.COMPSTSCLR.bit.rsvd1 0x5CE3 %B16 #MASK=0x1
Cmpss4Regs.COMPSTSCLR.bit.HLATCHCLR 0x5CE3 %B16 #MASK=0x2
Cmpss4Regs.COMPSTSCLR.bit.HSYNCCLREN 0x5CE3 %B16 #MASK=0x4
Cmpss4Regs.COMPSTSCLR.bit.rsvd2 0x5CE3 %B16 #MASK=0x1F8
Cmpss4Regs.COMPSTSCLR.bit.LLATCHCLR 0x5CE3 %B16 #MASK=0x200
Cmpss4Regs.COMPSTSCLR.bit.LSYNCCLREN 0x5CE3 %B16 #MASK=0x400
Cmpss4Regs.COMPSTSCLR.bit.rsvd3 0x5CE3 %B16 #MASK=0xF800
Cmpss4Regs.COMPDACCTL.all 0x5CE4 %U16 #Unsigned
Cmpss4Regs.COMPDACCTL.bit.DACSOURCE 0x5CE4 %B16 #MASK=0x1
Cmpss4Regs.COMPDACCTL.bit.RAMPSOURCE 0x5CE4 %B16 #MASK=0x1E
Cmpss4Regs.COMPDACCTL.bit.SELREF 0x5CE4 %B16 #MASK=0x20
Cmpss4Regs.COMPDACCTL.bit.RAMPLOADSEL 0x5CE4 %B16 #MASK=0x40
Cmpss4Regs.COMPDACCTL.bit.SWLOADSEL 0x5CE4 %B16 #MASK=0x80
Cmpss4Regs.COMPDACCTL.bit.BLANKSOURCE 0x5CE4 %B16 #MASK=0xF00
Cmpss4Regs.COMPDACCTL.bit.BLANKEN 0x5CE4 %B16 #MASK=0x1000
Cmpss4Regs.COMPDACCTL.bit.rsvd1 0x5CE4 %B16 #MASK=0x2000
Cmpss4Regs.COMPDACCTL.bit.FREESOFT 0x5CE4 %B16 #MASK=0xC000
Cmpss4Regs.rsvd1 0x5CE5 %U16 #Unsigned
Cmpss4Regs.DACHVALS.all 0x5CE6 %U16 #Unsigned
Cmpss4Regs.DACHVALS.bit.DACVAL 0x5CE6 %B16 #MASK=0xFFF
Cmpss4Regs.DACHVALS.bit.rsvd1 0x5CE6 %B16 #MASK=0xF000
Cmpss4Regs.DACHVALA.all 0x5CE7 %U16 #Unsigned
Cmpss4Regs.DACHVALA.bit.DACVAL 0x5CE7 %B16 #MASK=0xFFF
Cmpss4Regs.DACHVALA.bit.rsvd1 0x5CE7 %B16 #MASK=0xF000
Cmpss4Regs.RAMPMAXREFA 0x5CE8 %U16 #Unsigned
Cmpss4Regs.rsvd2 0x5CE9 %U16 #Unsigned
Cmpss4Regs.RAMPMAXREFS 0x5CEA %U16 #Unsigned
Cmpss4Regs.rsvd3 0x5CEB %U16 #Unsigned
Cmpss4Regs.RAMPDECVALA 0x5CEC %U16 #Unsigned
Cmpss4Regs.rsvd4 0x5CED %U16 #Unsigned
Cmpss4Regs.RAMPDECVALS 0x5CEE %U16 #Unsigned
Cmpss4Regs.rsvd5 0x5CEF %U16 #Unsigned
Cmpss4Regs.RAMPSTS 0x5CF0 %U16 #Unsigned
Cmpss4Regs.rsvd6 0x5CF1 %U16 #Unsigned
Cmpss4Regs.DACLVALS.all 0x5CF2 %U16 #Unsigned
Cmpss4Regs.DACLVALS.bit.DACVAL 0x5CF2 %B16 #MASK=0xFFF
Cmpss4Regs.DACLVALS.bit.rsvd1 0x5CF2 %B16 #MASK=0xF000
Cmpss4Regs.DACLVALA.all 0x5CF3 %U16 #Unsigned
Cmpss4Regs.DACLVALA.bit.DACVAL 0x5CF3 %B16 #MASK=0xFFF
Cmpss4Regs.DACLVALA.bit.rsvd1 0x5CF3 %B16 #MASK=0xF000
Cmpss4Regs.RAMPDLYA.all 0x5CF4 %U16 #Unsigned
Cmpss4Regs.RAMPDLYA.bit.DELAY 0x5CF4 %B16 #MASK=0x1FFF
Cmpss4Regs.RAMPDLYA.bit.rsvd1 0x5CF4 %B16 #MASK=0xE000
Cmpss4Regs.RAMPDLYS.all 0x5CF5 %U16 #Unsigned
Cmpss4Regs.RAMPDLYS.bit.DELAY 0x5CF5 %B16 #MASK=0x1FFF
Cmpss4Regs.RAMPDLYS.bit.rsvd1 0x5CF5 %B16 #MASK=0xE000
Cmpss4Regs.CTRIPLFILCTL.all 0x5CF6 %U16 #Unsigned
Cmpss4Regs.CTRIPLFILCTL.bit.rsvd1 0x5CF6 %B16 #MASK=0xF
Cmpss4Regs.CTRIPLFILCTL.bit.SAMPWIN 0x5CF6 %B16 #MASK=0x1F0
Cmpss4Regs.CTRIPLFILCTL.bit.THRESH 0x5CF6 %B16 #MASK=0x3E00
Cmpss4Regs.CTRIPLFILCTL.bit.rsvd2 0x5CF6 %B16 #MASK=0x4000
Cmpss4Regs.CTRIPLFILCTL.bit.FILINIT 0x5CF6 %B16 #MASK=0x8000
Cmpss4Regs.CTRIPLFILCLKCTL 0x5CF7 %U16 #Unsigned
Cmpss4Regs.CTRIPHFILCTL.all 0x5CF8 %U16 #Unsigned
Cmpss4Regs.CTRIPHFILCTL.bit.rsvd1 0x5CF8 %B16 #MASK=0xF
Cmpss4Regs.CTRIPHFILCTL.bit.SAMPWIN 0x5CF8 %B16 #MASK=0x1F0
Cmpss4Regs.CTRIPHFILCTL.bit.THRESH 0x5CF8 %B16 #MASK=0x3E00
Cmpss4Regs.CTRIPHFILCTL.bit.rsvd2 0x5CF8 %B16 #MASK=0x4000
Cmpss4Regs.CTRIPHFILCTL.bit.FILINIT 0x5CF8 %B16 #MASK=0x8000
Cmpss4Regs.CTRIPHFILCLKCTL 0x5CF9 %U16 #Unsigned
Cmpss4Regs.COMPLOCK.all 0x5CFA %U16 #Unsigned
Cmpss4Regs.COMPLOCK.bit.COMPCTL 0x5CFA %B16 #MASK=0x1
Cmpss4Regs.COMPLOCK.bit.COMPHYSCTL 0x5CFA %B16 #MASK=0x2
Cmpss4Regs.COMPLOCK.bit.DACCTL 0x5CFA %B16 #MASK=0x4
Cmpss4Regs.COMPLOCK.bit.CTRIP 0x5CFA %B16 #MASK=0x8
Cmpss4Regs.COMPLOCK.bit.rsvd1 0x5CFA %B16 #MASK=0x10
Cmpss4Regs.COMPLOCK.bit.rsvd2 0x5CFA %B16 #MASK=0xFFE0
DcsmCommonRegs.FLSEM.all 0x5F0C0 %U32 #Unsigned
DcsmCommonRegs.FLSEM.bit.SEM 0x5F0C0 %B16 #MASK=0x3
DcsmCommonRegs.FLSEM.bit.rsvd1 0x5F0C0 %B16 #MASK=0xFC
DcsmCommonRegs.FLSEM.bit.KEY 0x5F0C0 %B16 #MASK=0xFF00
DcsmCommonRegs.FLSEM.bit.rsvd2 0x5F0C1 %B16 #MASK=0xFFFF
DcsmCommonRegs.rsvd1[0] 0x5F0C2 %U16 #Unsigned
DcsmCommonRegs.rsvd1[1] 0x5F0C3 %U16 #Unsigned
DcsmCommonRegs.rsvd1[2] 0x5F0C4 %U16 #Unsigned
DcsmCommonRegs.rsvd1[3] 0x5F0C5 %U16 #Unsigned
DcsmCommonRegs.rsvd1[4] 0x5F0C6 %U16 #Unsigned
DcsmCommonRegs.rsvd1[5] 0x5F0C7 %U16 #Unsigned
DcsmCommonRegs.SECTSTAT1.all 0x5F0C8 %U32 #Unsigned
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT0 0x5F0C8 %B16 #MASK=0x3
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT1 0x5F0C8 %B16 #MASK=0xC
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT2 0x5F0C8 %B16 #MASK=0x30
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT3 0x5F0C8 %B16 #MASK=0xC0
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT4 0x5F0C8 %B16 #MASK=0x300
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT5 0x5F0C8 %B16 #MASK=0xC00
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT6 0x5F0C8 %B16 #MASK=0x3000
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT7 0x5F0C8 %B16 #MASK=0xC000
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT8 0x5F0C9 %B16 #MASK=0x3
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT9 0x5F0C9 %B16 #MASK=0xC
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT10 0x5F0C9 %B16 #MASK=0x30
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT11 0x5F0C9 %B16 #MASK=0xC0
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT12 0x5F0C9 %B16 #MASK=0x300
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT13 0x5F0C9 %B16 #MASK=0xC00
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT14 0x5F0C9 %B16 #MASK=0x3000
DcsmCommonRegs.SECTSTAT1.bit.STATUS_SECT15 0x5F0C9 %B16 #MASK=0xC000
DcsmCommonRegs.SECTSTAT2.all 0x5F0CA %U32 #Unsigned
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT0 0x5F0CA %B16 #MASK=0x3
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT1 0x5F0CA %B16 #MASK=0xC
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT2 0x5F0CA %B16 #MASK=0x30
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT3 0x5F0CA %B16 #MASK=0xC0
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT4 0x5F0CA %B16 #MASK=0x300
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT5 0x5F0CA %B16 #MASK=0xC00
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT6 0x5F0CA %B16 #MASK=0x3000
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT7 0x5F0CA %B16 #MASK=0xC000
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT8 0x5F0CB %B16 #MASK=0x3
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT9 0x5F0CB %B16 #MASK=0xC
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT10 0x5F0CB %B16 #MASK=0x30
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT11 0x5F0CB %B16 #MASK=0xC0
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT12 0x5F0CB %B16 #MASK=0x300
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT13 0x5F0CB %B16 #MASK=0xC00
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT14 0x5F0CB %B16 #MASK=0x3000
DcsmCommonRegs.SECTSTAT2.bit.STATUS_SECT15 0x5F0CB %B16 #MASK=0xC000
DcsmCommonRegs.SECTSTAT3.all 0x5F0CC %U32 #Unsigned
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT0 0x5F0CC %B16 #MASK=0x3
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT1 0x5F0CC %B16 #MASK=0xC
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT2 0x5F0CC %B16 #MASK=0x30
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT3 0x5F0CC %B16 #MASK=0xC0
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT4 0x5F0CC %B16 #MASK=0x300
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT5 0x5F0CC %B16 #MASK=0xC00
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT6 0x5F0CC %B16 #MASK=0x3000
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT7 0x5F0CC %B16 #MASK=0xC000
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT8 0x5F0CD %B16 #MASK=0x3
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT9 0x5F0CD %B16 #MASK=0xC
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT10 0x5F0CD %B16 #MASK=0x30
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT11 0x5F0CD %B16 #MASK=0xC0
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT12 0x5F0CD %B16 #MASK=0x300
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT13 0x5F0CD %B16 #MASK=0xC00
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT14 0x5F0CD %B16 #MASK=0x3000
DcsmCommonRegs.SECTSTAT3.bit.STATUS_SECT15 0x5F0CD %B16 #MASK=0xC000
DcsmCommonRegs.rsvd2[0] 0x5F0CE %U16 #Unsigned
DcsmCommonRegs.rsvd2[1] 0x5F0CF %U16 #Unsigned
DcsmCommonRegs.RAMSTAT1.all 0x5F0D0 %U32 #Unsigned
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM0 0x5F0D0 %B16 #MASK=0x3
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM1 0x5F0D0 %B16 #MASK=0xC
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM2 0x5F0D0 %B16 #MASK=0x30
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM3 0x5F0D0 %B16 #MASK=0xC0
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM4 0x5F0D0 %B16 #MASK=0x300
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM5 0x5F0D0 %B16 #MASK=0xC00
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM6 0x5F0D0 %B16 #MASK=0x3000
DcsmCommonRegs.RAMSTAT1.bit.STATUS_RAM7 0x5F0D0 %B16 #MASK=0xC000
DcsmCommonRegs.RAMSTAT1.bit.rsvd1 0x5F0D1 %B16 #MASK=0xFFFF
DcsmCommonRegs.rsvd3[0] 0x5F0D2 %U16 #Unsigned
DcsmCommonRegs.rsvd3[1] 0x5F0D3 %U16 #Unsigned
DcsmCommonRegs.rsvd3[2] 0x5F0D4 %U16 #Unsigned
DcsmCommonRegs.rsvd3[3] 0x5F0D5 %U16 #Unsigned
DcsmCommonRegs.rsvd3[4] 0x5F0D6 %U16 #Unsigned
DcsmCommonRegs.rsvd3[5] 0x5F0D7 %U16 #Unsigned
DcsmCommonRegs.SECERRSTAT.all 0x5F0D8 %U32 #Unsigned
DcsmCommonRegs.SECERRSTAT.bit.ERR 0x5F0D8 %B16 #MASK=0x1
DcsmCommonRegs.SECERRSTAT.bit.rsvd1 0x5F0D8 %B16 #MASK=0xFFFE
DcsmCommonRegs.SECERRSTAT.bit.rsvd2 0x5F0D9 %B16 #MASK=0xFFFF
DcsmCommonRegs.SECERRCLR.all 0x5F0DA %U32 #Unsigned
DcsmCommonRegs.SECERRCLR.bit.ERR 0x5F0DA %B16 #MASK=0x1
DcsmCommonRegs.SECERRCLR.bit.rsvd1 0x5F0DA %B16 #MASK=0xFFFE
DcsmCommonRegs.SECERRCLR.bit.rsvd2 0x5F0DB %B16 #MASK=0xFFFF
DcsmCommonRegs.SECERRFRC.all 0x5F0DC %U32 #Unsigned
DcsmCommonRegs.SECERRFRC.bit.ERR 0x5F0DC %B16 #MASK=0x1
DcsmCommonRegs.SECERRFRC.bit.rsvd1 0x5F0DC %B16 #MASK=0xFFFE
DcsmCommonRegs.SECERRFRC.bit.KEY 0x5F0DD %B16 #MASK=0xFFFF
PmbusaRegs.PMBMC.all 0x6400 %U32 #Unsigned
PmbusaRegs.PMBMC.bit.RW 0x6400 %B16 #MASK=0x1
PmbusaRegs.PMBMC.bit.SLAVE_ADDR 0x6400 %B16 #MASK=0xFE
PmbusaRegs.PMBMC.bit.BYTE_COUNT 0x6400 %B16 #MASK=0xFF00
PmbusaRegs.PMBMC.bit.CMD_ENA 0x6401 %B16 #MASK=0x1
PmbusaRegs.PMBMC.bit.EXT_CMD 0x6401 %B16 #MASK=0x2
PmbusaRegs.PMBMC.bit.PEC_ENA 0x6401 %B16 #MASK=0x4
PmbusaRegs.PMBMC.bit.GRP_CMD 0x6401 %B16 #MASK=0x8
PmbusaRegs.PMBMC.bit.PRC_CALL 0x6401 %B16 #MASK=0x10
PmbusaRegs.PMBMC.bit.rsvd1 0x6401 %B16 #MASK=0xFFE0
PmbusaRegs.PMBTXBUF 0x6402 %U32 #Unsigned
PmbusaRegs.PMBRXBUF 0x6404 %U32 #Unsigned
PmbusaRegs.PMBACK.all 0x6406 %U32 #Unsigned
PmbusaRegs.PMBACK.bit.ACK 0x6406 %B16 #MASK=0x1
PmbusaRegs.PMBACK.bit.rsvd1 0x6406 %B16 #MASK=0xFFFE
PmbusaRegs.PMBACK.bit.rsvd2 0x6407 %B16 #MASK=0xFFFF
PmbusaRegs.PMBSTS.all 0x6408 %U32 #Unsigned
PmbusaRegs.PMBSTS.bit.RD_BYTE_COUNT 0x6408 %B16 #MASK=0x7
PmbusaRegs.PMBSTS.bit.DATA_READY 0x6408 %B16 #MASK=0x8
PmbusaRegs.PMBSTS.bit.DATA_REQUEST 0x6408 %B16 #MASK=0x10
PmbusaRegs.PMBSTS.bit.EOM 0x6408 %B16 #MASK=0x20
PmbusaRegs.PMBSTS.bit.NACK 0x6408 %B16 #MASK=0x40
PmbusaRegs.PMBSTS.bit.PEC_VALID 0x6408 %B16 #MASK=0x80
PmbusaRegs.PMBSTS.bit.CLK_LOW_TIMEOUT 0x6408 %B16 #MASK=0x100
PmbusaRegs.PMBSTS.bit.CLK_HIGH_DETECTED 0x6408 %B16 #MASK=0x200
PmbusaRegs.PMBSTS.bit.SLAVE_ADDR_READY 0x6408 %B16 #MASK=0x400
PmbusaRegs.PMBSTS.bit.RPT_START 0x6408 %B16 #MASK=0x800
PmbusaRegs.PMBSTS.bit.UNIT_BUSY 0x6408 %B16 #MASK=0x1000
PmbusaRegs.PMBSTS.bit.BUS_FREE 0x6408 %B16 #MASK=0x2000
PmbusaRegs.PMBSTS.bit.LOST_ARB 0x6408 %B16 #MASK=0x4000
PmbusaRegs.PMBSTS.bit.MASTER 0x6408 %B16 #MASK=0x8000
PmbusaRegs.PMBSTS.bit.ALERT_EDGE 0x6409 %B16 #MASK=0x1
PmbusaRegs.PMBSTS.bit.CONTROL_EDGE 0x6409 %B16 #MASK=0x2
PmbusaRegs.PMBSTS.bit.ALERT_RAW 0x6409 %B16 #MASK=0x4
PmbusaRegs.PMBSTS.bit.CONTROL_RAW 0x6409 %B16 #MASK=0x8
PmbusaRegs.PMBSTS.bit.SDA_RAW 0x6409 %B16 #MASK=0x10
PmbusaRegs.PMBSTS.bit.SCL_RAW 0x6409 %B16 #MASK=0x20
PmbusaRegs.PMBSTS.bit.rsvd1 0x6409 %B16 #MASK=0xFFC0
PmbusaRegs.PMBINTM.all 0x640A %U32 #Unsigned
PmbusaRegs.PMBINTM.bit.BUS_FREE 0x640A %B16 #MASK=0x1
PmbusaRegs.PMBINTM.bit.BUS_LOW_TIMEOUT 0x640A %B16 #MASK=0x2
PmbusaRegs.PMBINTM.bit.DATA_READY 0x640A %B16 #MASK=0x4
PmbusaRegs.PMBINTM.bit.DATA_REQUEST 0x640A %B16 #MASK=0x8
PmbusaRegs.PMBINTM.bit.SLAVE_ADDR_READY 0x640A %B16 #MASK=0x10
PmbusaRegs.PMBINTM.bit.EOM 0x640A %B16 #MASK=0x20
PmbusaRegs.PMBINTM.bit.ALERT 0x640A %B16 #MASK=0x40
PmbusaRegs.PMBINTM.bit.CONTROL 0x640A %B16 #MASK=0x80
PmbusaRegs.PMBINTM.bit.LOST_ARB 0x640A %B16 #MASK=0x100
PmbusaRegs.PMBINTM.bit.CLK_HIGH_DETECT 0x640A %B16 #MASK=0x200
PmbusaRegs.PMBINTM.bit.rsvd1 0x640A %B16 #MASK=0xFC00
PmbusaRegs.PMBINTM.bit.rsvd2 0x640B %B16 #MASK=0xFFFF
PmbusaRegs.PMBSC.all 0x640C %U32 #Unsigned
PmbusaRegs.PMBSC.bit.SLAVE_ADDR 0x640C %B16 #MASK=0x7F
PmbusaRegs.PMBSC.bit.MAN_SLAVE_ACK 0x640C %B16 #MASK=0x80
PmbusaRegs.PMBSC.bit.SLAVE_MASK 0x640C %B16 #MASK=0x7F00
PmbusaRegs.PMBSC.bit.PEC_ENA 0x640C %B16 #MASK=0x8000
PmbusaRegs.PMBSC.bit.TX_COUNT 0x640D %B16 #MASK=0x7
PmbusaRegs.PMBSC.bit.TX_PEC 0x640D %B16 #MASK=0x8
PmbusaRegs.PMBSC.bit.MAN_CMD 0x640D %B16 #MASK=0x10
PmbusaRegs.PMBSC.bit.RX_BYTE_ACK_CNT 0x640D %B16 #MASK=0x60
PmbusaRegs.PMBSC.bit.rsvd1 0x640D %B16 #MASK=0xFF80
PmbusaRegs.PMBHSA.all 0x640E %U32 #Unsigned
PmbusaRegs.PMBHSA.bit.SLAVE_RW 0x640E %B16 #MASK=0x1
PmbusaRegs.PMBHSA.bit.SLAVE_ADDR 0x640E %B16 #MASK=0xFE
PmbusaRegs.PMBHSA.bit.rsvd1 0x640E %B16 #MASK=0xFF00
PmbusaRegs.PMBHSA.bit.rsvd2 0x640F %B16 #MASK=0xFFFF
PmbusaRegs.PMBCTRL.all 0x6410 %U32 #Unsigned
PmbusaRegs.PMBCTRL.bit.RESET 0x6410 %B16 #MASK=0x1
PmbusaRegs.PMBCTRL.bit.ALERT_EN 0x6410 %B16 #MASK=0x2
PmbusaRegs.PMBCTRL.bit.BUS_LO_INT_EDGE 0x6410 %B16 #MASK=0x4
PmbusaRegs.PMBCTRL.bit.FAST_MODE 0x6410 %B16 #MASK=0x8
PmbusaRegs.PMBCTRL.bit.rsvd1 0x6410 %B16 #MASK=0x10
PmbusaRegs.PMBCTRL.bit.CNTL_INT_EDGE 0x6410 %B16 #MASK=0x20
PmbusaRegs.PMBCTRL.bit.ALERT_MODE 0x6410 %B16 #MASK=0x40
PmbusaRegs.PMBCTRL.bit.ALERT_VALUE 0x6410 %B16 #MASK=0x80
PmbusaRegs.PMBCTRL.bit.ALERT_DIR 0x6410 %B16 #MASK=0x100
PmbusaRegs.PMBCTRL.bit.CNTL_MODE 0x6410 %B16 #MASK=0x200
PmbusaRegs.PMBCTRL.bit.CNTL_VALUE 0x6410 %B16 #MASK=0x400
PmbusaRegs.PMBCTRL.bit.CNTL_DIR 0x6410 %B16 #MASK=0x800
PmbusaRegs.PMBCTRL.bit.SDA_MODE 0x6410 %B16 #MASK=0x1000
PmbusaRegs.PMBCTRL.bit.SDA_VALUE 0x6410 %B16 #MASK=0x2000
PmbusaRegs.PMBCTRL.bit.SDA_DIR 0x6410 %B16 #MASK=0x4000
PmbusaRegs.PMBCTRL.bit.SCL_MODE 0x6410 %B16 #MASK=0x8000
PmbusaRegs.PMBCTRL.bit.SCL_VALUE 0x6411 %B16 #MASK=0x1
PmbusaRegs.PMBCTRL.bit.SCL_DIR 0x6411 %B16 #MASK=0x2
PmbusaRegs.PMBCTRL.bit.IBIAS_A_EN 0x6411 %B16 #MASK=0x4
PmbusaRegs.PMBCTRL.bit.IBIAS_B_EN 0x6411 %B16 #MASK=0x8
PmbusaRegs.PMBCTRL.bit.CLK_LO_DIS 0x6411 %B16 #MASK=0x10
PmbusaRegs.PMBCTRL.bit.SLAVE_EN 0x6411 %B16 #MASK=0x20
PmbusaRegs.PMBCTRL.bit.MASTER_EN 0x6411 %B16 #MASK=0x40
PmbusaRegs.PMBCTRL.bit.CLKDIV 0x6411 %B16 #MASK=0xF80
PmbusaRegs.PMBCTRL.bit.rsvd2 0x6411 %B16 #MASK=0x7000
PmbusaRegs.PMBCTRL.bit.I2CMODE 0x6411 %B16 #MASK=0x8000
PmbusaRegs.PMBTIMCTL.all 0x6412 %U32 #Unsigned
PmbusaRegs.PMBTIMCTL.bit.TIM_OVERRIDE 0x6412 %B16 #MASK=0x1
PmbusaRegs.PMBTIMCTL.bit.rsvd1 0x6412 %B16 #MASK=0xFFFE
PmbusaRegs.PMBTIMCTL.bit.rsvd2 0x6413 %B16 #MASK=0xFFFF
PmbusaRegs.PMBTIMCLK.all 0x6414 %U32 #Unsigned
PmbusaRegs.PMBTIMCLK.bit.CLK_HIGH_LIMIT 0x6414 %B16 #MASK=0xFF
PmbusaRegs.PMBTIMCLK.bit.rsvd1 0x6414 %B16 #MASK=0xFF00
PmbusaRegs.PMBTIMCLK.bit.CLK_FREQ 0x6415 %B16 #MASK=0xFF
PmbusaRegs.PMBTIMCLK.bit.rsvd2 0x6415 %B16 #MASK=0xFF00
PmbusaRegs.PMBTIMSTSETUP.all 0x6416 %U32 #Unsigned
PmbusaRegs.PMBTIMSTSETUP.bit.TSU_STA 0x6416 %B16 #MASK=0xFF
PmbusaRegs.PMBTIMSTSETUP.bit.rsvd1 0x6416 %B16 #MASK=0xFF00
PmbusaRegs.PMBTIMSTSETUP.bit.rsvd2 0x6417 %B16 #MASK=0xFFFF
PmbusaRegs.PMBTIMBIDLE.all 0x6418 %U32 #Unsigned
PmbusaRegs.PMBTIMBIDLE.bit.BUSIDLE 0x6418 %B16 #MASK=0x3FF
PmbusaRegs.PMBTIMBIDLE.bit.rsvd1 0x6418 %B16 #MASK=0xFC00
PmbusaRegs.PMBTIMBIDLE.bit.rsvd2 0x6419 %B16 #MASK=0xFFFF
PmbusaRegs.PMBTIMLOWTIMOUT.all 0x641A %U32 #Unsigned
PmbusaRegs.PMBTIMLOWTIMOUT.bit.CLKLOWTIMOUT 0x641A %B32 #MASK=0xFFFFF
PmbusaRegs.PMBTIMLOWTIMOUT.bit.rsvd1 0x641B %B16 #MASK=0xFFF0
PmbusaRegs.PMBTIMHIGHTIMOUT.all 0x641C %U32 #Unsigned
PmbusaRegs.PMBTIMHIGHTIMOUT.bit.CLKHIGHTIMOUT 0x641C %B16 #MASK=0x3FF
PmbusaRegs.PMBTIMHIGHTIMOUT.bit.rsvd1 0x641C %B16 #MASK=0xFC00
PmbusaRegs.PMBTIMHIGHTIMOUT.bit.rsvd2 0x641D %B16 #MASK=0xFFFF
DcsmZ1OtpRegs.Z1OTP_LINKPOINTER1 0x78000 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_LINKPOINTER2 0x78002 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_LINKPOINTER3 0x78004 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_JLM_ENABLE 0x78006 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_GPREG1 0x78008 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_GPREG2 0x7800A %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_GPREG3 0x7800C %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_GPREG4 0x7800E %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_PSWDLOCK 0x78010 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_CRCLOCK 0x78012 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_JTAGPSWDH0 0x78014 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_JTAGPSWDH1 0x78016 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_CMACKEY0 0x78018 %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_CMACKEY1 0x7801A %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_CMACKEY2 0x7801C %U32 #Unsigned
DcsmZ1OtpRegs.Z1OTP_CMACKEY3 0x7801E %U32 #Unsigned
ECap1Regs.TSCTR 0x5200 %U32 #Unsigned
ECap1Regs.CTRPHS 0x5202 %U32 #Unsigned
ECap1Regs.CAP1 0x5204 %U32 #Unsigned
ECap1Regs.CAP2 0x5206 %U32 #Unsigned
ECap1Regs.CAP3 0x5208 %U32 #Unsigned
ECap1Regs.CAP4 0x520A %U32 #Unsigned
ECap1Regs.rsvd1[0] 0x520C %U16 #Unsigned
ECap1Regs.rsvd1[1] 0x520D %U16 #Unsigned
ECap1Regs.rsvd1[2] 0x520E %U16 #Unsigned
ECap1Regs.rsvd1[3] 0x520F %U16 #Unsigned
ECap1Regs.rsvd1[4] 0x5210 %U16 #Unsigned
ECap1Regs.rsvd1[5] 0x5211 %U16 #Unsigned
ECap1Regs.ECCTL0.all 0x5212 %U32 #Unsigned
ECap1Regs.ECCTL0.bit.INPUTSEL 0x5212 %B16 #MASK=0x7F
ECap1Regs.ECCTL0.bit.rsvd1 0x5212 %B16 #MASK=0xFF80
ECap1Regs.ECCTL0.bit.rsvd2 0x5213 %B16 #MASK=0xFFFF
ECap1Regs.ECCTL1.all 0x5214 %U16 #Unsigned
ECap1Regs.ECCTL1.bit.CAP1POL 0x5214 %B16 #MASK=0x1
ECap1Regs.ECCTL1.bit.CTRRST1 0x5214 %B16 #MASK=0x2
ECap1Regs.ECCTL1.bit.CAP2POL 0x5214 %B16 #MASK=0x4
ECap1Regs.ECCTL1.bit.CTRRST2 0x5214 %B16 #MASK=0x8
ECap1Regs.ECCTL1.bit.CAP3POL 0x5214 %B16 #MASK=0x10
ECap1Regs.ECCTL1.bit.CTRRST3 0x5214 %B16 #MASK=0x20
ECap1Regs.ECCTL1.bit.CAP4POL 0x5214 %B16 #MASK=0x40
ECap1Regs.ECCTL1.bit.CTRRST4 0x5214 %B16 #MASK=0x80
ECap1Regs.ECCTL1.bit.CAPLDEN 0x5214 %B16 #MASK=0x100
ECap1Regs.ECCTL1.bit.PRESCALE 0x5214 %B16 #MASK=0x3E00
ECap1Regs.ECCTL1.bit.FREE_SOFT 0x5214 %B16 #MASK=0xC000
ECap1Regs.ECCTL2.all 0x5215 %U16 #Unsigned
ECap1Regs.ECCTL2.bit.CONT_ONESHT 0x5215 %B16 #MASK=0x1
ECap1Regs.ECCTL2.bit.STOP_WRAP 0x5215 %B16 #MASK=0x6
ECap1Regs.ECCTL2.bit.REARM 0x5215 %B16 #MASK=0x8
ECap1Regs.ECCTL2.bit.TSCTRSTOP 0x5215 %B16 #MASK=0x10
ECap1Regs.ECCTL2.bit.SYNCI_EN 0x5215 %B16 #MASK=0x20
ECap1Regs.ECCTL2.bit.SYNCO_SEL 0x5215 %B16 #MASK=0xC0
ECap1Regs.ECCTL2.bit.SWSYNC 0x5215 %B16 #MASK=0x100
ECap1Regs.ECCTL2.bit.CAP_APWM 0x5215 %B16 #MASK=0x200
ECap1Regs.ECCTL2.bit.APWMPOL 0x5215 %B16 #MASK=0x400
ECap1Regs.ECCTL2.bit.CTRFILTRESET 0x5215 %B16 #MASK=0x800
ECap1Regs.ECCTL2.bit.DMAEVTSEL 0x5215 %B16 #MASK=0x3000
ECap1Regs.ECCTL2.bit.MODCNTRSTS 0x5215 %B16 #MASK=0xC000
ECap1Regs.ECEINT.all 0x5216 %U16 #Unsigned
ECap1Regs.ECEINT.bit.rsvd1 0x5216 %B16 #MASK=0x1
ECap1Regs.ECEINT.bit.CEVT1 0x5216 %B16 #MASK=0x2
ECap1Regs.ECEINT.bit.CEVT2 0x5216 %B16 #MASK=0x4
ECap1Regs.ECEINT.bit.CEVT3 0x5216 %B16 #MASK=0x8
ECap1Regs.ECEINT.bit.CEVT4 0x5216 %B16 #MASK=0x10
ECap1Regs.ECEINT.bit.CTROVF 0x5216 %B16 #MASK=0x20
ECap1Regs.ECEINT.bit.CTR_EQ_PRD 0x5216 %B16 #MASK=0x40
ECap1Regs.ECEINT.bit.CTR_EQ_CMP 0x5216 %B16 #MASK=0x80
ECap1Regs.ECEINT.bit.rsvd2 0x5216 %B16 #MASK=0x100
ECap1Regs.ECEINT.bit.rsvd3 0x5216 %B16 #MASK=0xFE00
ECap1Regs.ECFLG.all 0x5217 %U16 #Unsigned
ECap1Regs.ECFLG.bit.INT 0x5217 %B16 #MASK=0x1
ECap1Regs.ECFLG.bit.CEVT1 0x5217 %B16 #MASK=0x2
ECap1Regs.ECFLG.bit.CEVT2 0x5217 %B16 #MASK=0x4
ECap1Regs.ECFLG.bit.CEVT3 0x5217 %B16 #MASK=0x8
ECap1Regs.ECFLG.bit.CEVT4 0x5217 %B16 #MASK=0x10
ECap1Regs.ECFLG.bit.CTROVF 0x5217 %B16 #MASK=0x20
ECap1Regs.ECFLG.bit.CTR_PRD 0x5217 %B16 #MASK=0x40
ECap1Regs.ECFLG.bit.CTR_CMP 0x5217 %B16 #MASK=0x80
ECap1Regs.ECFLG.bit.rsvd1 0x5217 %B16 #MASK=0x100
ECap1Regs.ECFLG.bit.rsvd2 0x5217 %B16 #MASK=0xFE00
ECap1Regs.ECCLR.all 0x5218 %U16 #Unsigned
ECap1Regs.ECCLR.bit.INT 0x5218 %B16 #MASK=0x1
ECap1Regs.ECCLR.bit.CEVT1 0x5218 %B16 #MASK=0x2
ECap1Regs.ECCLR.bit.CEVT2 0x5218 %B16 #MASK=0x4
ECap1Regs.ECCLR.bit.CEVT3 0x5218 %B16 #MASK=0x8
ECap1Regs.ECCLR.bit.CEVT4 0x5218 %B16 #MASK=0x10
ECap1Regs.ECCLR.bit.CTROVF 0x5218 %B16 #MASK=0x20
ECap1Regs.ECCLR.bit.CTR_PRD 0x5218 %B16 #MASK=0x40
ECap1Regs.ECCLR.bit.CTR_CMP 0x5218 %B16 #MASK=0x80
ECap1Regs.ECCLR.bit.rsvd1 0x5218 %B16 #MASK=0x100
ECap1Regs.ECCLR.bit.rsvd2 0x5218 %B16 #MASK=0xFE00
ECap1Regs.ECFRC.all 0x5219 %U16 #Unsigned
ECap1Regs.ECFRC.bit.rsvd1 0x5219 %B16 #MASK=0x1
ECap1Regs.ECFRC.bit.CEVT1 0x5219 %B16 #MASK=0x2
ECap1Regs.ECFRC.bit.CEVT2 0x5219 %B16 #MASK=0x4
ECap1Regs.ECFRC.bit.CEVT3 0x5219 %B16 #MASK=0x8
ECap1Regs.ECFRC.bit.CEVT4 0x5219 %B16 #MASK=0x10
ECap1Regs.ECFRC.bit.CTROVF 0x5219 %B16 #MASK=0x20
ECap1Regs.ECFRC.bit.CTR_PRD 0x5219 %B16 #MASK=0x40
ECap1Regs.ECFRC.bit.CTR_CMP 0x5219 %B16 #MASK=0x80
ECap1Regs.ECFRC.bit.rsvd2 0x5219 %B16 #MASK=0x100
ECap1Regs.ECFRC.bit.rsvd3 0x5219 %B16 #MASK=0xFE00
ECap1Regs.rsvd2[0] 0x521A %U16 #Unsigned
ECap1Regs.rsvd2[1] 0x521B %U16 #Unsigned
ECap1Regs.rsvd2[2] 0x521C %U16 #Unsigned
ECap1Regs.rsvd2[3] 0x521D %U16 #Unsigned
ECap1Regs.ECAPSYNCINSEL.all 0x521E %U32 #Unsigned
ECap1Regs.ECAPSYNCINSEL.bit.SEL 0x521E %B16 #MASK=0x1F
ECap1Regs.ECAPSYNCINSEL.bit.rsvd1 0x521E %B16 #MASK=0xFFE0
ECap1Regs.ECAPSYNCINSEL.bit.rsvd2 0x521F %B16 #MASK=0xFFFF
ECap2Regs.TSCTR 0x5240 %U32 #Unsigned
ECap2Regs.CTRPHS 0x5242 %U32 #Unsigned
ECap2Regs.CAP1 0x5244 %U32 #Unsigned
ECap2Regs.CAP2 0x5246 %U32 #Unsigned
ECap2Regs.CAP3 0x5248 %U32 #Unsigned
ECap2Regs.CAP4 0x524A %U32 #Unsigned
ECap2Regs.rsvd1[0] 0x524C %U16 #Unsigned
ECap2Regs.rsvd1[1] 0x524D %U16 #Unsigned
ECap2Regs.rsvd1[2] 0x524E %U16 #Unsigned
ECap2Regs.rsvd1[3] 0x524F %U16 #Unsigned
ECap2Regs.rsvd1[4] 0x5250 %U16 #Unsigned
ECap2Regs.rsvd1[5] 0x5251 %U16 #Unsigned
ECap2Regs.ECCTL0.all 0x5252 %U32 #Unsigned
ECap2Regs.ECCTL0.bit.INPUTSEL 0x5252 %B16 #MASK=0x7F
ECap2Regs.ECCTL0.bit.rsvd1 0x5252 %B16 #MASK=0xFF80
ECap2Regs.ECCTL0.bit.rsvd2 0x5253 %B16 #MASK=0xFFFF
ECap2Regs.ECCTL1.all 0x5254 %U16 #Unsigned
ECap2Regs.ECCTL1.bit.CAP1POL 0x5254 %B16 #MASK=0x1
ECap2Regs.ECCTL1.bit.CTRRST1 0x5254 %B16 #MASK=0x2
ECap2Regs.ECCTL1.bit.CAP2POL 0x5254 %B16 #MASK=0x4
ECap2Regs.ECCTL1.bit.CTRRST2 0x5254 %B16 #MASK=0x8
ECap2Regs.ECCTL1.bit.CAP3POL 0x5254 %B16 #MASK=0x10
ECap2Regs.ECCTL1.bit.CTRRST3 0x5254 %B16 #MASK=0x20
ECap2Regs.ECCTL1.bit.CAP4POL 0x5254 %B16 #MASK=0x40
ECap2Regs.ECCTL1.bit.CTRRST4 0x5254 %B16 #MASK=0x80
ECap2Regs.ECCTL1.bit.CAPLDEN 0x5254 %B16 #MASK=0x100
ECap2Regs.ECCTL1.bit.PRESCALE 0x5254 %B16 #MASK=0x3E00
ECap2Regs.ECCTL1.bit.FREE_SOFT 0x5254 %B16 #MASK=0xC000
ECap2Regs.ECCTL2.all 0x5255 %U16 #Unsigned
ECap2Regs.ECCTL2.bit.CONT_ONESHT 0x5255 %B16 #MASK=0x1
ECap2Regs.ECCTL2.bit.STOP_WRAP 0x5255 %B16 #MASK=0x6
ECap2Regs.ECCTL2.bit.REARM 0x5255 %B16 #MASK=0x8
ECap2Regs.ECCTL2.bit.TSCTRSTOP 0x5255 %B16 #MASK=0x10
ECap2Regs.ECCTL2.bit.SYNCI_EN 0x5255 %B16 #MASK=0x20
ECap2Regs.ECCTL2.bit.SYNCO_SEL 0x5255 %B16 #MASK=0xC0
ECap2Regs.ECCTL2.bit.SWSYNC 0x5255 %B16 #MASK=0x100
ECap2Regs.ECCTL2.bit.CAP_APWM 0x5255 %B16 #MASK=0x200
ECap2Regs.ECCTL2.bit.APWMPOL 0x5255 %B16 #MASK=0x400
ECap2Regs.ECCTL2.bit.CTRFILTRESET 0x5255 %B16 #MASK=0x800
ECap2Regs.ECCTL2.bit.DMAEVTSEL 0x5255 %B16 #MASK=0x3000
ECap2Regs.ECCTL2.bit.MODCNTRSTS 0x5255 %B16 #MASK=0xC000
ECap2Regs.ECEINT.all 0x5256 %U16 #Unsigned
ECap2Regs.ECEINT.bit.rsvd1 0x5256 %B16 #MASK=0x1
ECap2Regs.ECEINT.bit.CEVT1 0x5256 %B16 #MASK=0x2
ECap2Regs.ECEINT.bit.CEVT2 0x5256 %B16 #MASK=0x4
ECap2Regs.ECEINT.bit.CEVT3 0x5256 %B16 #MASK=0x8
ECap2Regs.ECEINT.bit.CEVT4 0x5256 %B16 #MASK=0x10
ECap2Regs.ECEINT.bit.CTROVF 0x5256 %B16 #MASK=0x20
ECap2Regs.ECEINT.bit.CTR_EQ_PRD 0x5256 %B16 #MASK=0x40
ECap2Regs.ECEINT.bit.CTR_EQ_CMP 0x5256 %B16 #MASK=0x80
ECap2Regs.ECEINT.bit.rsvd2 0x5256 %B16 #MASK=0x100
ECap2Regs.ECEINT.bit.rsvd3 0x5256 %B16 #MASK=0xFE00
ECap2Regs.ECFLG.all 0x5257 %U16 #Unsigned
ECap2Regs.ECFLG.bit.INT 0x5257 %B16 #MASK=0x1
ECap2Regs.ECFLG.bit.CEVT1 0x5257 %B16 #MASK=0x2
ECap2Regs.ECFLG.bit.CEVT2 0x5257 %B16 #MASK=0x4
ECap2Regs.ECFLG.bit.CEVT3 0x5257 %B16 #MASK=0x8
ECap2Regs.ECFLG.bit.CEVT4 0x5257 %B16 #MASK=0x10
ECap2Regs.ECFLG.bit.CTROVF 0x5257 %B16 #MASK=0x20
ECap2Regs.ECFLG.bit.CTR_PRD 0x5257 %B16 #MASK=0x40
ECap2Regs.ECFLG.bit.CTR_CMP 0x5257 %B16 #MASK=0x80
ECap2Regs.ECFLG.bit.rsvd1 0x5257 %B16 #MASK=0x100
ECap2Regs.ECFLG.bit.rsvd2 0x5257 %B16 #MASK=0xFE00
ECap2Regs.ECCLR.all 0x5258 %U16 #Unsigned
ECap2Regs.ECCLR.bit.INT 0x5258 %B16 #MASK=0x1
ECap2Regs.ECCLR.bit.CEVT1 0x5258 %B16 #MASK=0x2
ECap2Regs.ECCLR.bit.CEVT2 0x5258 %B16 #MASK=0x4
ECap2Regs.ECCLR.bit.CEVT3 0x5258 %B16 #MASK=0x8
ECap2Regs.ECCLR.bit.CEVT4 0x5258 %B16 #MASK=0x10
ECap2Regs.ECCLR.bit.CTROVF 0x5258 %B16 #MASK=0x20
ECap2Regs.ECCLR.bit.CTR_PRD 0x5258 %B16 #MASK=0x40
ECap2Regs.ECCLR.bit.CTR_CMP 0x5258 %B16 #MASK=0x80
ECap2Regs.ECCLR.bit.rsvd1 0x5258 %B16 #MASK=0x100
ECap2Regs.ECCLR.bit.rsvd2 0x5258 %B16 #MASK=0xFE00
ECap2Regs.ECFRC.all 0x5259 %U16 #Unsigned
ECap2Regs.ECFRC.bit.rsvd1 0x5259 %B16 #MASK=0x1
ECap2Regs.ECFRC.bit.CEVT1 0x5259 %B16 #MASK=0x2
ECap2Regs.ECFRC.bit.CEVT2 0x5259 %B16 #MASK=0x4
ECap2Regs.ECFRC.bit.CEVT3 0x5259 %B16 #MASK=0x8
ECap2Regs.ECFRC.bit.CEVT4 0x5259 %B16 #MASK=0x10
ECap2Regs.ECFRC.bit.CTROVF 0x5259 %B16 #MASK=0x20
ECap2Regs.ECFRC.bit.CTR_PRD 0x5259 %B16 #MASK=0x40
ECap2Regs.ECFRC.bit.CTR_CMP 0x5259 %B16 #MASK=0x80
ECap2Regs.ECFRC.bit.rsvd2 0x5259 %B16 #MASK=0x100
ECap2Regs.ECFRC.bit.rsvd3 0x5259 %B16 #MASK=0xFE00
ECap2Regs.rsvd2[0] 0x525A %U16 #Unsigned
ECap2Regs.rsvd2[1] 0x525B %U16 #Unsigned
ECap2Regs.rsvd2[2] 0x525C %U16 #Unsigned
ECap2Regs.rsvd2[3] 0x525D %U16 #Unsigned
ECap2Regs.ECAPSYNCINSEL.all 0x525E %U32 #Unsigned
ECap2Regs.ECAPSYNCINSEL.bit.SEL 0x525E %B16 #MASK=0x1F
ECap2Regs.ECAPSYNCINSEL.bit.rsvd1 0x525E %B16 #MASK=0xFFE0
ECap2Regs.ECAPSYNCINSEL.bit.rsvd2 0x525F %B16 #MASK=0xFFFF
ECap3Regs.TSCTR 0x5280 %U32 #Unsigned
ECap3Regs.CTRPHS 0x5282 %U32 #Unsigned
ECap3Regs.CAP1 0x5284 %U32 #Unsigned
ECap3Regs.CAP2 0x5286 %U32 #Unsigned
ECap3Regs.CAP3 0x5288 %U32 #Unsigned
ECap3Regs.CAP4 0x528A %U32 #Unsigned
ECap3Regs.rsvd1[0] 0x528C %U16 #Unsigned
ECap3Regs.rsvd1[1] 0x528D %U16 #Unsigned
ECap3Regs.rsvd1[2] 0x528E %U16 #Unsigned
ECap3Regs.rsvd1[3] 0x528F %U16 #Unsigned
ECap3Regs.rsvd1[4] 0x5290 %U16 #Unsigned
ECap3Regs.rsvd1[5] 0x5291 %U16 #Unsigned
ECap3Regs.ECCTL0.all 0x5292 %U32 #Unsigned
ECap3Regs.ECCTL0.bit.INPUTSEL 0x5292 %B16 #MASK=0x7F
ECap3Regs.ECCTL0.bit.rsvd1 0x5292 %B16 #MASK=0xFF80
ECap3Regs.ECCTL0.bit.rsvd2 0x5293 %B16 #MASK=0xFFFF
ECap3Regs.ECCTL1.all 0x5294 %U16 #Unsigned
ECap3Regs.ECCTL1.bit.CAP1POL 0x5294 %B16 #MASK=0x1
ECap3Regs.ECCTL1.bit.CTRRST1 0x5294 %B16 #MASK=0x2
ECap3Regs.ECCTL1.bit.CAP2POL 0x5294 %B16 #MASK=0x4
ECap3Regs.ECCTL1.bit.CTRRST2 0x5294 %B16 #MASK=0x8
ECap3Regs.ECCTL1.bit.CAP3POL 0x5294 %B16 #MASK=0x10
ECap3Regs.ECCTL1.bit.CTRRST3 0x5294 %B16 #MASK=0x20
ECap3Regs.ECCTL1.bit.CAP4POL 0x5294 %B16 #MASK=0x40
ECap3Regs.ECCTL1.bit.CTRRST4 0x5294 %B16 #MASK=0x80
ECap3Regs.ECCTL1.bit.CAPLDEN 0x5294 %B16 #MASK=0x100
ECap3Regs.ECCTL1.bit.PRESCALE 0x5294 %B16 #MASK=0x3E00
ECap3Regs.ECCTL1.bit.FREE_SOFT 0x5294 %B16 #MASK=0xC000
ECap3Regs.ECCTL2.all 0x5295 %U16 #Unsigned
ECap3Regs.ECCTL2.bit.CONT_ONESHT 0x5295 %B16 #MASK=0x1
ECap3Regs.ECCTL2.bit.STOP_WRAP 0x5295 %B16 #MASK=0x6
ECap3Regs.ECCTL2.bit.REARM 0x5295 %B16 #MASK=0x8
ECap3Regs.ECCTL2.bit.TSCTRSTOP 0x5295 %B16 #MASK=0x10
ECap3Regs.ECCTL2.bit.SYNCI_EN 0x5295 %B16 #MASK=0x20
ECap3Regs.ECCTL2.bit.SYNCO_SEL 0x5295 %B16 #MASK=0xC0
ECap3Regs.ECCTL2.bit.SWSYNC 0x5295 %B16 #MASK=0x100
ECap3Regs.ECCTL2.bit.CAP_APWM 0x5295 %B16 #MASK=0x200
ECap3Regs.ECCTL2.bit.APWMPOL 0x5295 %B16 #MASK=0x400
ECap3Regs.ECCTL2.bit.CTRFILTRESET 0x5295 %B16 #MASK=0x800
ECap3Regs.ECCTL2.bit.DMAEVTSEL 0x5295 %B16 #MASK=0x3000
ECap3Regs.ECCTL2.bit.MODCNTRSTS 0x5295 %B16 #MASK=0xC000
ECap3Regs.ECEINT.all 0x5296 %U16 #Unsigned
ECap3Regs.ECEINT.bit.rsvd1 0x5296 %B16 #MASK=0x1
ECap3Regs.ECEINT.bit.CEVT1 0x5296 %B16 #MASK=0x2
ECap3Regs.ECEINT.bit.CEVT2 0x5296 %B16 #MASK=0x4
ECap3Regs.ECEINT.bit.CEVT3 0x5296 %B16 #MASK=0x8
ECap3Regs.ECEINT.bit.CEVT4 0x5296 %B16 #MASK=0x10
ECap3Regs.ECEINT.bit.CTROVF 0x5296 %B16 #MASK=0x20
ECap3Regs.ECEINT.bit.CTR_EQ_PRD 0x5296 %B16 #MASK=0x40
ECap3Regs.ECEINT.bit.CTR_EQ_CMP 0x5296 %B16 #MASK=0x80
ECap3Regs.ECEINT.bit.rsvd2 0x5296 %B16 #MASK=0x100
ECap3Regs.ECEINT.bit.rsvd3 0x5296 %B16 #MASK=0xFE00
ECap3Regs.ECFLG.all 0x5297 %U16 #Unsigned
ECap3Regs.ECFLG.bit.INT 0x5297 %B16 #MASK=0x1
ECap3Regs.ECFLG.bit.CEVT1 0x5297 %B16 #MASK=0x2
ECap3Regs.ECFLG.bit.CEVT2 0x5297 %B16 #MASK=0x4
ECap3Regs.ECFLG.bit.CEVT3 0x5297 %B16 #MASK=0x8
ECap3Regs.ECFLG.bit.CEVT4 0x5297 %B16 #MASK=0x10
ECap3Regs.ECFLG.bit.CTROVF 0x5297 %B16 #MASK=0x20
ECap3Regs.ECFLG.bit.CTR_PRD 0x5297 %B16 #MASK=0x40
ECap3Regs.ECFLG.bit.CTR_CMP 0x5297 %B16 #MASK=0x80
ECap3Regs.ECFLG.bit.rsvd1 0x5297 %B16 #MASK=0x100
ECap3Regs.ECFLG.bit.rsvd2 0x5297 %B16 #MASK=0xFE00
ECap3Regs.ECCLR.all 0x5298 %U16 #Unsigned
ECap3Regs.ECCLR.bit.INT 0x5298 %B16 #MASK=0x1
ECap3Regs.ECCLR.bit.CEVT1 0x5298 %B16 #MASK=0x2
ECap3Regs.ECCLR.bit.CEVT2 0x5298 %B16 #MASK=0x4
ECap3Regs.ECCLR.bit.CEVT3 0x5298 %B16 #MASK=0x8
ECap3Regs.ECCLR.bit.CEVT4 0x5298 %B16 #MASK=0x10
ECap3Regs.ECCLR.bit.CTROVF 0x5298 %B16 #MASK=0x20
ECap3Regs.ECCLR.bit.CTR_PRD 0x5298 %B16 #MASK=0x40
ECap3Regs.ECCLR.bit.CTR_CMP 0x5298 %B16 #MASK=0x80
ECap3Regs.ECCLR.bit.rsvd1 0x5298 %B16 #MASK=0x100
ECap3Regs.ECCLR.bit.rsvd2 0x5298 %B16 #MASK=0xFE00
ECap3Regs.ECFRC.all 0x5299 %U16 #Unsigned
ECap3Regs.ECFRC.bit.rsvd1 0x5299 %B16 #MASK=0x1
ECap3Regs.ECFRC.bit.CEVT1 0x5299 %B16 #MASK=0x2
ECap3Regs.ECFRC.bit.CEVT2 0x5299 %B16 #MASK=0x4
ECap3Regs.ECFRC.bit.CEVT3 0x5299 %B16 #MASK=0x8
ECap3Regs.ECFRC.bit.CEVT4 0x5299 %B16 #MASK=0x10
ECap3Regs.ECFRC.bit.CTROVF 0x5299 %B16 #MASK=0x20
ECap3Regs.ECFRC.bit.CTR_PRD 0x5299 %B16 #MASK=0x40
ECap3Regs.ECFRC.bit.CTR_CMP 0x5299 %B16 #MASK=0x80
ECap3Regs.ECFRC.bit.rsvd2 0x5299 %B16 #MASK=0x100
ECap3Regs.ECFRC.bit.rsvd3 0x5299 %B16 #MASK=0xFE00
ECap3Regs.rsvd2[0] 0x529A %U16 #Unsigned
ECap3Regs.rsvd2[1] 0x529B %U16 #Unsigned
ECap3Regs.rsvd2[2] 0x529C %U16 #Unsigned
ECap3Regs.rsvd2[3] 0x529D %U16 #Unsigned
ECap3Regs.ECAPSYNCINSEL.all 0x529E %U32 #Unsigned
ECap3Regs.ECAPSYNCINSEL.bit.SEL 0x529E %B16 #MASK=0x1F
ECap3Regs.ECAPSYNCINSEL.bit.rsvd1 0x529E %B16 #MASK=0xFFE0
ECap3Regs.ECAPSYNCINSEL.bit.rsvd2 0x529F %B16 #MASK=0xFFFF
InputXbarRegs.INPUT1SELECT 0x7900 %U16 #Unsigned
InputXbarRegs.INPUT2SELECT 0x7901 %U16 #Unsigned
InputXbarRegs.INPUT3SELECT 0x7902 %U16 #Unsigned
InputXbarRegs.INPUT4SELECT 0x7903 %U16 #Unsigned
InputXbarRegs.INPUT5SELECT 0x7904 %U16 #Unsigned
InputXbarRegs.INPUT6SELECT 0x7905 %U16 #Unsigned
InputXbarRegs.INPUT7SELECT 0x7906 %U16 #Unsigned
InputXbarRegs.INPUT8SELECT 0x7907 %U16 #Unsigned
InputXbarRegs.INPUT9SELECT 0x7908 %U16 #Unsigned
InputXbarRegs.INPUT10SELECT 0x7909 %U16 #Unsigned
InputXbarRegs.INPUT11SELECT 0x790A %U16 #Unsigned
InputXbarRegs.INPUT12SELECT 0x790B %U16 #Unsigned
InputXbarRegs.INPUT13SELECT 0x790C %U16 #Unsigned
InputXbarRegs.INPUT14SELECT 0x790D %U16 #Unsigned
InputXbarRegs.INPUT15SELECT 0x790E %U16 #Unsigned
InputXbarRegs.INPUT16SELECT 0x790F %U16 #Unsigned
InputXbarRegs.rsvd1[0] 0x7910 %U16 #Unsigned
InputXbarRegs.rsvd1[1] 0x7911 %U16 #Unsigned
InputXbarRegs.rsvd1[2] 0x7912 %U16 #Unsigned
InputXbarRegs.rsvd1[3] 0x7913 %U16 #Unsigned
InputXbarRegs.rsvd1[4] 0x7914 %U16 #Unsigned
InputXbarRegs.rsvd1[5] 0x7915 %U16 #Unsigned
InputXbarRegs.rsvd1[6] 0x7916 %U16 #Unsigned
InputXbarRegs.rsvd1[7] 0x7917 %U16 #Unsigned
InputXbarRegs.rsvd1[8] 0x7918 %U16 #Unsigned
InputXbarRegs.rsvd1[9] 0x7919 %U16 #Unsigned
InputXbarRegs.rsvd1[10] 0x791A %U16 #Unsigned
InputXbarRegs.rsvd1[11] 0x791B %U16 #Unsigned
InputXbarRegs.rsvd1[12] 0x791C %U16 #Unsigned
InputXbarRegs.rsvd1[13] 0x791D %U16 #Unsigned
InputXbarRegs.INPUTSELECTLOCK.all 0x791E %U32 #Unsigned
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT1SELECT 0x791E %B16 #MASK=0x1
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT2SELECT 0x791E %B16 #MASK=0x2
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT3SELECT 0x791E %B16 #MASK=0x4
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT4SELECT 0x791E %B16 #MASK=0x8
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT5SELECT 0x791E %B16 #MASK=0x10
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT6SELECT 0x791E %B16 #MASK=0x20
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT7SELECT 0x791E %B16 #MASK=0x40
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT8SELECT 0x791E %B16 #MASK=0x80
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT9SELECT 0x791E %B16 #MASK=0x100
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT10SELECT 0x791E %B16 #MASK=0x200
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT11SELECT 0x791E %B16 #MASK=0x400
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT12SELECT 0x791E %B16 #MASK=0x800
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT13SELECT 0x791E %B16 #MASK=0x1000
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT14SELECT 0x791E %B16 #MASK=0x2000
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT15SELECT 0x791E %B16 #MASK=0x4000
InputXbarRegs.INPUTSELECTLOCK.bit.INPUT16SELECT 0x791E %B16 #MASK=0x8000
InputXbarRegs.INPUTSELECTLOCK.bit.rsvd1 0x791F %B16 #MASK=0xFFFF
ClbInputXbarRegs.INPUT1SELECT 0x7960 %U16 #Unsigned
ClbInputXbarRegs.INPUT2SELECT 0x7961 %U16 #Unsigned
ClbInputXbarRegs.INPUT3SELECT 0x7962 %U16 #Unsigned
ClbInputXbarRegs.INPUT4SELECT 0x7963 %U16 #Unsigned
ClbInputXbarRegs.INPUT5SELECT 0x7964 %U16 #Unsigned
ClbInputXbarRegs.INPUT6SELECT 0x7965 %U16 #Unsigned
ClbInputXbarRegs.INPUT7SELECT 0x7966 %U16 #Unsigned
ClbInputXbarRegs.INPUT8SELECT 0x7967 %U16 #Unsigned
ClbInputXbarRegs.INPUT9SELECT 0x7968 %U16 #Unsigned
ClbInputXbarRegs.INPUT10SELECT 0x7969 %U16 #Unsigned
ClbInputXbarRegs.INPUT11SELECT 0x796A %U16 #Unsigned
ClbInputXbarRegs.INPUT12SELECT 0x796B %U16 #Unsigned
ClbInputXbarRegs.INPUT13SELECT 0x796C %U16 #Unsigned
ClbInputXbarRegs.INPUT14SELECT 0x796D %U16 #Unsigned
ClbInputXbarRegs.INPUT15SELECT 0x796E %U16 #Unsigned
ClbInputXbarRegs.INPUT16SELECT 0x796F %U16 #Unsigned
ClbInputXbarRegs.rsvd1[0] 0x7970 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[1] 0x7971 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[2] 0x7972 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[3] 0x7973 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[4] 0x7974 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[5] 0x7975 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[6] 0x7976 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[7] 0x7977 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[8] 0x7978 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[9] 0x7979 %U16 #Unsigned
ClbInputXbarRegs.rsvd1[10] 0x797A %U16 #Unsigned
ClbInputXbarRegs.rsvd1[11] 0x797B %U16 #Unsigned
ClbInputXbarRegs.rsvd1[12] 0x797C %U16 #Unsigned
ClbInputXbarRegs.rsvd1[13] 0x797D %U16 #Unsigned
ClbInputXbarRegs.INPUTSELECTLOCK.all 0x797E %U32 #Unsigned
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT1SELECT 0x797E %B16 #MASK=0x1
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT2SELECT 0x797E %B16 #MASK=0x2
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT3SELECT 0x797E %B16 #MASK=0x4
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT4SELECT 0x797E %B16 #MASK=0x8
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT5SELECT 0x797E %B16 #MASK=0x10
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT6SELECT 0x797E %B16 #MASK=0x20
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT7SELECT 0x797E %B16 #MASK=0x40
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT8SELECT 0x797E %B16 #MASK=0x80
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT9SELECT 0x797E %B16 #MASK=0x100
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT10SELECT 0x797E %B16 #MASK=0x200
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT11SELECT 0x797E %B16 #MASK=0x400
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT12SELECT 0x797E %B16 #MASK=0x800
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT13SELECT 0x797E %B16 #MASK=0x1000
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT14SELECT 0x797E %B16 #MASK=0x2000
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT15SELECT 0x797E %B16 #MASK=0x4000
ClbInputXbarRegs.INPUTSELECTLOCK.bit.INPUT16SELECT 0x797E %B16 #MASK=0x8000
ClbInputXbarRegs.INPUTSELECTLOCK.bit.rsvd1 0x797F %B16 #MASK=0xFFFF
LfuRegs.LFUConfig.all 0x7FE0 %U32 #Unsigned
LfuRegs.LFUConfig.bit.LFU_CPU 0x7FE0 %B16 #MASK=0x1
LfuRegs.LFUConfig.bit.rsvd1 0x7FE0 %B16 #MASK=0xE
LfuRegs.LFUConfig.bit.LFU_CLA1 0x7FE0 %B16 #MASK=0x10
LfuRegs.LFUConfig.bit.rsvd2 0x7FE0 %B16 #MASK=0xE0
LfuRegs.LFUConfig.bit.rsvd3 0x7FE0 %B16 #MASK=0x100
LfuRegs.LFUConfig.bit.rsvd4 0x7FE0 %B16 #MASK=0xE00
LfuRegs.LFUConfig.bit.PieVectorSwap 0x7FE0 %B16 #MASK=0x1000
LfuRegs.LFUConfig.bit.rsvd5 0x7FE0 %B16 #MASK=0xE000
LfuRegs.LFUConfig.bit.LS01Swap 0x7FE1 %B16 #MASK=0x1
LfuRegs.LFUConfig.bit.rsvd6 0x7FE1 %B16 #MASK=0xFFFE
LfuRegs.LFUStatus.all 0x7FE2 %U32 #Unsigned
LfuRegs.LFUStatus.bit.rsvd1 0x7FE2 %B16 #MASK=0xFFF
LfuRegs.LFUStatus.bit.PieVectorSwap 0x7FE2 %B16 #MASK=0x1000
LfuRegs.LFUStatus.bit.rsvd2 0x7FE2 %B16 #MASK=0xE000
LfuRegs.LFUStatus.bit.LS01Swap 0x7FE3 %B16 #MASK=0x1
LfuRegs.LFUStatus.bit.rsvd3 0x7FE3 %B16 #MASK=0xFFFE
LfuRegs.rsvd1[0] 0x7FE4 %U16 #Unsigned
LfuRegs.rsvd1[1] 0x7FE5 %U16 #Unsigned
LfuRegs.rsvd1[2] 0x7FE6 %U16 #Unsigned
LfuRegs.rsvd1[3] 0x7FE7 %U16 #Unsigned
LfuRegs.rsvd1[4] 0x7FE8 %U16 #Unsigned
LfuRegs.rsvd1[5] 0x7FE9 %U16 #Unsigned
LfuRegs.rsvd1[6] 0x7FEA %U16 #Unsigned
LfuRegs.rsvd1[7] 0x7FEB %U16 #Unsigned
LfuRegs.rsvd1[8] 0x7FEC %U16 #Unsigned
LfuRegs.rsvd1[9] 0x7FED %U16 #Unsigned
LfuRegs.rsvd1[10] 0x7FEE %U16 #Unsigned
LfuRegs.rsvd1[11] 0x7FEF %U16 #Unsigned
LfuRegs.SWConfig1_SYSRSn 0x7FF0 %U32 #Unsigned
LfuRegs.SWConfig2_SYSRSn 0x7FF2 %U32 #Unsigned
LfuRegs.SWConfig1_XRSn 0x7FF4 %U32 #Unsigned
LfuRegs.SWConfig2_XRSn 0x7FF6 %U32 #Unsigned
LfuRegs.SWConfig1_PORESETn 0x7FF8 %U32 #Unsigned
LfuRegs.SWConfig2_PORESETn 0x7FFA %U32 #Unsigned
LfuRegs.LFU_LOCK.all 0x7FFC %U32 #Unsigned
LfuRegs.LFU_LOCK.bit.LFUConfig 0x7FFC %B16 #MASK=0x1
LfuRegs.LFU_LOCK.bit.rsvd1 0x7FFC %B16 #MASK=0xFE
LfuRegs.LFU_LOCK.bit.SWConfig1_SYSRSn 0x7FFC %B16 #MASK=0x100
LfuRegs.LFU_LOCK.bit.SWConfig2_SYSRSn 0x7FFC %B16 #MASK=0x200
LfuRegs.LFU_LOCK.bit.SWConfig1_XRSn 0x7FFC %B16 #MASK=0x400
LfuRegs.LFU_LOCK.bit.SWConfig2_XRSn 0x7FFC %B16 #MASK=0x800
LfuRegs.LFU_LOCK.bit.SWConfig1_PORESETn 0x7FFC %B16 #MASK=0x1000
LfuRegs.LFU_LOCK.bit.SWConfig2_PORESETn 0x7FFC %B16 #MASK=0x2000
LfuRegs.LFU_LOCK.bit.rsvd2 0x7FFC %B16 #MASK=0xC000
LfuRegs.LFU_LOCK.bit.rsvd3 0x7FFD %B16 #MASK=0xFFFF
LfuRegs.LFU_COMMIT.all 0x7FFE %U32 #Unsigned
LfuRegs.LFU_COMMIT.bit.LFUConfig 0x7FFE %B16 #MASK=0x1
LfuRegs.LFU_COMMIT.bit.rsvd1 0x7FFE %B16 #MASK=0xFE
LfuRegs.LFU_COMMIT.bit.SWConfig1_SYSRSn 0x7FFE %B16 #MASK=0x100
LfuRegs.LFU_COMMIT.bit.SWConfig2_SYSRSn 0x7FFE %B16 #MASK=0x200
LfuRegs.LFU_COMMIT.bit.SWConfig1_XRSn 0x7FFE %B16 #MASK=0x400
LfuRegs.LFU_COMMIT.bit.SWConfig2_XRSn 0x7FFE %B16 #MASK=0x800
LfuRegs.LFU_COMMIT.bit.SWConfig1_PORESETn 0x7FFE %B16 #MASK=0x1000
LfuRegs.LFU_COMMIT.bit.SWConfig2_PORESETn 0x7FFE %B16 #MASK=0x2000
LfuRegs.LFU_COMMIT.bit.rsvd2 0x7FFE %B16 #MASK=0xC000
LfuRegs.LFU_COMMIT.bit.rsvd3 0x7FFF %B16 #MASK=0xFFFF
I2caRegs.I2COAR.all 0x7300 %U16 #Unsigned
I2caRegs.I2COAR.bit.OAR 0x7300 %B16 #MASK=0x3FF
I2caRegs.I2COAR.bit.rsvd1 0x7300 %B16 #MASK=0xFC00
I2caRegs.I2CIER.all 0x7301 %U16 #Unsigned
I2caRegs.I2CIER.bit.ARBL 0x7301 %B16 #MASK=0x1
I2caRegs.I2CIER.bit.NACK 0x7301 %B16 #MASK=0x2
I2caRegs.I2CIER.bit.ARDY 0x7301 %B16 #MASK=0x4
I2caRegs.I2CIER.bit.RRDY 0x7301 %B16 #MASK=0x8
I2caRegs.I2CIER.bit.XRDY 0x7301 %B16 #MASK=0x10
I2caRegs.I2CIER.bit.SCD 0x7301 %B16 #MASK=0x20
I2caRegs.I2CIER.bit.AAS 0x7301 %B16 #MASK=0x40
I2caRegs.I2CIER.bit.rsvd1 0x7301 %B16 #MASK=0xFF80
I2caRegs.I2CSTR.all 0x7302 %U16 #Unsigned
I2caRegs.I2CSTR.bit.ARBL 0x7302 %B16 #MASK=0x1
I2caRegs.I2CSTR.bit.NACK 0x7302 %B16 #MASK=0x2
I2caRegs.I2CSTR.bit.ARDY 0x7302 %B16 #MASK=0x4
I2caRegs.I2CSTR.bit.RRDY 0x7302 %B16 #MASK=0x8
I2caRegs.I2CSTR.bit.XRDY 0x7302 %B16 #MASK=0x10
I2caRegs.I2CSTR.bit.SCD 0x7302 %B16 #MASK=0x20
I2caRegs.I2CSTR.bit.BYTESENT 0x7302 %B16 #MASK=0x40
I2caRegs.I2CSTR.bit.rsvd1 0x7302 %B16 #MASK=0x80
I2caRegs.I2CSTR.bit.AD0 0x7302 %B16 #MASK=0x100
I2caRegs.I2CSTR.bit.AAS 0x7302 %B16 #MASK=0x200
I2caRegs.I2CSTR.bit.XSMT 0x7302 %B16 #MASK=0x400
I2caRegs.I2CSTR.bit.RSFULL 0x7302 %B16 #MASK=0x800
I2caRegs.I2CSTR.bit.BB 0x7302 %B16 #MASK=0x1000
I2caRegs.I2CSTR.bit.NACKSNT 0x7302 %B16 #MASK=0x2000
I2caRegs.I2CSTR.bit.SDIR 0x7302 %B16 #MASK=0x4000
I2caRegs.I2CSTR.bit.rsvd2 0x7302 %B16 #MASK=0x8000
I2caRegs.I2CCLKL 0x7303 %U16 #Unsigned
I2caRegs.I2CCLKH 0x7304 %U16 #Unsigned
I2caRegs.I2CCNT 0x7305 %U16 #Unsigned
I2caRegs.I2CDRR.all 0x7306 %U16 #Unsigned
I2caRegs.I2CDRR.bit.DATA 0x7306 %B16 #MASK=0xFF
I2caRegs.I2CDRR.bit.rsvd1 0x7306 %B16 #MASK=0xFF00
I2caRegs.I2CSAR.all 0x7307 %U16 #Unsigned
I2caRegs.I2CSAR.bit.SAR 0x7307 %B16 #MASK=0x3FF
I2caRegs.I2CSAR.bit.rsvd1 0x7307 %B16 #MASK=0xFC00
I2caRegs.I2CDXR.all 0x7308 %U16 #Unsigned
I2caRegs.I2CDXR.bit.DATA 0x7308 %B16 #MASK=0xFF
I2caRegs.I2CDXR.bit.rsvd1 0x7308 %B16 #MASK=0xFF00
I2caRegs.I2CMDR.all 0x7309 %U16 #Unsigned
I2caRegs.I2CMDR.bit.BC 0x7309 %B16 #MASK=0x7
I2caRegs.I2CMDR.bit.FDF 0x7309 %B16 #MASK=0x8
I2caRegs.I2CMDR.bit.STB 0x7309 %B16 #MASK=0x10
I2caRegs.I2CMDR.bit.IRS 0x7309 %B16 #MASK=0x20
I2caRegs.I2CMDR.bit.DLB 0x7309 %B16 #MASK=0x40
I2caRegs.I2CMDR.bit.RM 0x7309 %B16 #MASK=0x80
I2caRegs.I2CMDR.bit.XA 0x7309 %B16 #MASK=0x100
I2caRegs.I2CMDR.bit.TRX 0x7309 %B16 #MASK=0x200
I2caRegs.I2CMDR.bit.MST 0x7309 %B16 #MASK=0x400
I2caRegs.I2CMDR.bit.STP 0x7309 %B16 #MASK=0x800
I2caRegs.I2CMDR.bit.rsvd1 0x7309 %B16 #MASK=0x1000
I2caRegs.I2CMDR.bit.STT 0x7309 %B16 #MASK=0x2000
I2caRegs.I2CMDR.bit.FREE 0x7309 %B16 #MASK=0x4000
I2caRegs.I2CMDR.bit.NACKMOD 0x7309 %B16 #MASK=0x8000
I2caRegs.I2CISRC.all 0x730A %U16 #Unsigned
I2caRegs.I2CISRC.bit.INTCODE 0x730A %B16 #MASK=0x7
I2caRegs.I2CISRC.bit.rsvd1 0x730A %B16 #MASK=0xF8
I2caRegs.I2CISRC.bit.WRITE_ZEROS 0x730A %B16 #MASK=0xF00
I2caRegs.I2CISRC.bit.rsvd2 0x730A %B16 #MASK=0xF000
I2caRegs.I2CEMDR.all 0x730B %U16 #Unsigned
I2caRegs.I2CEMDR.bit.BC 0x730B %B16 #MASK=0x1
I2caRegs.I2CEMDR.bit.FCM 0x730B %B16 #MASK=0x2
I2caRegs.I2CEMDR.bit.rsvd1 0x730B %B16 #MASK=0xFFFC
I2caRegs.I2CPSC.all 0x730C %U16 #Unsigned
I2caRegs.I2CPSC.bit.IPSC 0x730C %B16 #MASK=0xFF
I2caRegs.I2CPSC.bit.rsvd1 0x730C %B16 #MASK=0xFF00
I2caRegs.rsvd1[0] 0x730D %U16 #Unsigned
I2caRegs.rsvd1[1] 0x730E %U16 #Unsigned
I2caRegs.rsvd1[2] 0x730F %U16 #Unsigned
I2caRegs.rsvd1[3] 0x7310 %U16 #Unsigned
I2caRegs.rsvd1[4] 0x7311 %U16 #Unsigned
I2caRegs.rsvd1[5] 0x7312 %U16 #Unsigned
I2caRegs.rsvd1[6] 0x7313 %U16 #Unsigned
I2caRegs.rsvd1[7] 0x7314 %U16 #Unsigned
I2caRegs.rsvd1[8] 0x7315 %U16 #Unsigned
I2caRegs.rsvd1[9] 0x7316 %U16 #Unsigned
I2caRegs.rsvd1[10] 0x7317 %U16 #Unsigned
I2caRegs.rsvd1[11] 0x7318 %U16 #Unsigned
I2caRegs.rsvd1[12] 0x7319 %U16 #Unsigned
I2caRegs.rsvd1[13] 0x731A %U16 #Unsigned
I2caRegs.rsvd1[14] 0x731B %U16 #Unsigned
I2caRegs.rsvd1[15] 0x731C %U16 #Unsigned
I2caRegs.rsvd1[16] 0x731D %U16 #Unsigned
I2caRegs.rsvd1[17] 0x731E %U16 #Unsigned
I2caRegs.rsvd1[18] 0x731F %U16 #Unsigned
I2caRegs.I2CFFTX.all 0x7320 %U16 #Unsigned
I2caRegs.I2CFFTX.bit.TXFFIL 0x7320 %B16 #MASK=0x1F
I2caRegs.I2CFFTX.bit.TXFFIENA 0x7320 %B16 #MASK=0x20
I2caRegs.I2CFFTX.bit.TXFFINTCLR 0x7320 %B16 #MASK=0x40
I2caRegs.I2CFFTX.bit.TXFFINT 0x7320 %B16 #MASK=0x80
I2caRegs.I2CFFTX.bit.TXFFST 0x7320 %B16 #MASK=0x1F00
I2caRegs.I2CFFTX.bit.TXFFRST 0x7320 %B16 #MASK=0x2000
I2caRegs.I2CFFTX.bit.I2CFFEN 0x7320 %B16 #MASK=0x4000
I2caRegs.I2CFFTX.bit.rsvd1 0x7320 %B16 #MASK=0x8000
I2caRegs.I2CFFRX.all 0x7321 %U16 #Unsigned
I2caRegs.I2CFFRX.bit.RXFFIL 0x7321 %B16 #MASK=0x1F
I2caRegs.I2CFFRX.bit.RXFFIENA 0x7321 %B16 #MASK=0x20
I2caRegs.I2CFFRX.bit.RXFFINTCLR 0x7321 %B16 #MASK=0x40
I2caRegs.I2CFFRX.bit.RXFFINT 0x7321 %B16 #MASK=0x80
I2caRegs.I2CFFRX.bit.RXFFST 0x7321 %B16 #MASK=0x1F00
I2caRegs.I2CFFRX.bit.RXFFRST 0x7321 %B16 #MASK=0x2000
I2caRegs.I2CFFRX.bit.rsvd1 0x7321 %B16 #MASK=0xC000
I2cbRegs.I2COAR.all 0x7340 %U16 #Unsigned
I2cbRegs.I2COAR.bit.OAR 0x7340 %B16 #MASK=0x3FF
I2cbRegs.I2COAR.bit.rsvd1 0x7340 %B16 #MASK=0xFC00
I2cbRegs.I2CIER.all 0x7341 %U16 #Unsigned
I2cbRegs.I2CIER.bit.ARBL 0x7341 %B16 #MASK=0x1
I2cbRegs.I2CIER.bit.NACK 0x7341 %B16 #MASK=0x2
I2cbRegs.I2CIER.bit.ARDY 0x7341 %B16 #MASK=0x4
I2cbRegs.I2CIER.bit.RRDY 0x7341 %B16 #MASK=0x8
I2cbRegs.I2CIER.bit.XRDY 0x7341 %B16 #MASK=0x10
I2cbRegs.I2CIER.bit.SCD 0x7341 %B16 #MASK=0x20
I2cbRegs.I2CIER.bit.AAS 0x7341 %B16 #MASK=0x40
I2cbRegs.I2CIER.bit.rsvd1 0x7341 %B16 #MASK=0xFF80
I2cbRegs.I2CSTR.all 0x7342 %U16 #Unsigned
I2cbRegs.I2CSTR.bit.ARBL 0x7342 %B16 #MASK=0x1
I2cbRegs.I2CSTR.bit.NACK 0x7342 %B16 #MASK=0x2
I2cbRegs.I2CSTR.bit.ARDY 0x7342 %B16 #MASK=0x4
I2cbRegs.I2CSTR.bit.RRDY 0x7342 %B16 #MASK=0x8
I2cbRegs.I2CSTR.bit.XRDY 0x7342 %B16 #MASK=0x10
I2cbRegs.I2CSTR.bit.SCD 0x7342 %B16 #MASK=0x20
I2cbRegs.I2CSTR.bit.BYTESENT 0x7342 %B16 #MASK=0x40
I2cbRegs.I2CSTR.bit.rsvd1 0x7342 %B16 #MASK=0x80
I2cbRegs.I2CSTR.bit.AD0 0x7342 %B16 #MASK=0x100
I2cbRegs.I2CSTR.bit.AAS 0x7342 %B16 #MASK=0x200
I2cbRegs.I2CSTR.bit.XSMT 0x7342 %B16 #MASK=0x400
I2cbRegs.I2CSTR.bit.RSFULL 0x7342 %B16 #MASK=0x800
I2cbRegs.I2CSTR.bit.BB 0x7342 %B16 #MASK=0x1000
I2cbRegs.I2CSTR.bit.NACKSNT 0x7342 %B16 #MASK=0x2000
I2cbRegs.I2CSTR.bit.SDIR 0x7342 %B16 #MASK=0x4000
I2cbRegs.I2CSTR.bit.rsvd2 0x7342 %B16 #MASK=0x8000
I2cbRegs.I2CCLKL 0x7343 %U16 #Unsigned
I2cbRegs.I2CCLKH 0x7344 %U16 #Unsigned
I2cbRegs.I2CCNT 0x7345 %U16 #Unsigned
I2cbRegs.I2CDRR.all 0x7346 %U16 #Unsigned
I2cbRegs.I2CDRR.bit.DATA 0x7346 %B16 #MASK=0xFF
I2cbRegs.I2CDRR.bit.rsvd1 0x7346 %B16 #MASK=0xFF00
I2cbRegs.I2CSAR.all 0x7347 %U16 #Unsigned
I2cbRegs.I2CSAR.bit.SAR 0x7347 %B16 #MASK=0x3FF
I2cbRegs.I2CSAR.bit.rsvd1 0x7347 %B16 #MASK=0xFC00
I2cbRegs.I2CDXR.all 0x7348 %U16 #Unsigned
I2cbRegs.I2CDXR.bit.DATA 0x7348 %B16 #MASK=0xFF
I2cbRegs.I2CDXR.bit.rsvd1 0x7348 %B16 #MASK=0xFF00
I2cbRegs.I2CMDR.all 0x7349 %U16 #Unsigned
I2cbRegs.I2CMDR.bit.BC 0x7349 %B16 #MASK=0x7
I2cbRegs.I2CMDR.bit.FDF 0x7349 %B16 #MASK=0x8
I2cbRegs.I2CMDR.bit.STB 0x7349 %B16 #MASK=0x10
I2cbRegs.I2CMDR.bit.IRS 0x7349 %B16 #MASK=0x20
I2cbRegs.I2CMDR.bit.DLB 0x7349 %B16 #MASK=0x40
I2cbRegs.I2CMDR.bit.RM 0x7349 %B16 #MASK=0x80
I2cbRegs.I2CMDR.bit.XA 0x7349 %B16 #MASK=0x100
I2cbRegs.I2CMDR.bit.TRX 0x7349 %B16 #MASK=0x200
I2cbRegs.I2CMDR.bit.MST 0x7349 %B16 #MASK=0x400
I2cbRegs.I2CMDR.bit.STP 0x7349 %B16 #MASK=0x800
I2cbRegs.I2CMDR.bit.rsvd1 0x7349 %B16 #MASK=0x1000
I2cbRegs.I2CMDR.bit.STT 0x7349 %B16 #MASK=0x2000
I2cbRegs.I2CMDR.bit.FREE 0x7349 %B16 #MASK=0x4000
I2cbRegs.I2CMDR.bit.NACKMOD 0x7349 %B16 #MASK=0x8000
I2cbRegs.I2CISRC.all 0x734A %U16 #Unsigned
I2cbRegs.I2CISRC.bit.INTCODE 0x734A %B16 #MASK=0x7
I2cbRegs.I2CISRC.bit.rsvd1 0x734A %B16 #MASK=0xF8
I2cbRegs.I2CISRC.bit.WRITE_ZEROS 0x734A %B16 #MASK=0xF00
I2cbRegs.I2CISRC.bit.rsvd2 0x734A %B16 #MASK=0xF000
I2cbRegs.I2CEMDR.all 0x734B %U16 #Unsigned
I2cbRegs.I2CEMDR.bit.BC 0x734B %B16 #MASK=0x1
I2cbRegs.I2CEMDR.bit.FCM 0x734B %B16 #MASK=0x2
I2cbRegs.I2CEMDR.bit.rsvd1 0x734B %B16 #MASK=0xFFFC
I2cbRegs.I2CPSC.all 0x734C %U16 #Unsigned
I2cbRegs.I2CPSC.bit.IPSC 0x734C %B16 #MASK=0xFF
I2cbRegs.I2CPSC.bit.rsvd1 0x734C %B16 #MASK=0xFF00
I2cbRegs.rsvd1[0] 0x734D %U16 #Unsigned
I2cbRegs.rsvd1[1] 0x734E %U16 #Unsigned
I2cbRegs.rsvd1[2] 0x734F %U16 #Unsigned
I2cbRegs.rsvd1[3] 0x7350 %U16 #Unsigned
I2cbRegs.rsvd1[4] 0x7351 %U16 #Unsigned
I2cbRegs.rsvd1[5] 0x7352 %U16 #Unsigned
I2cbRegs.rsvd1[6] 0x7353 %U16 #Unsigned
I2cbRegs.rsvd1[7] 0x7354 %U16 #Unsigned
I2cbRegs.rsvd1[8] 0x7355 %U16 #Unsigned
I2cbRegs.rsvd1[9] 0x7356 %U16 #Unsigned
I2cbRegs.rsvd1[10] 0x7357 %U16 #Unsigned
I2cbRegs.rsvd1[11] 0x7358 %U16 #Unsigned
I2cbRegs.rsvd1[12] 0x7359 %U16 #Unsigned
I2cbRegs.rsvd1[13] 0x735A %U16 #Unsigned
I2cbRegs.rsvd1[14] 0x735B %U16 #Unsigned
I2cbRegs.rsvd1[15] 0x735C %U16 #Unsigned
I2cbRegs.rsvd1[16] 0x735D %U16 #Unsigned
I2cbRegs.rsvd1[17] 0x735E %U16 #Unsigned
I2cbRegs.rsvd1[18] 0x735F %U16 #Unsigned
I2cbRegs.I2CFFTX.all 0x7360 %U16 #Unsigned
I2cbRegs.I2CFFTX.bit.TXFFIL 0x7360 %B16 #MASK=0x1F
I2cbRegs.I2CFFTX.bit.TXFFIENA 0x7360 %B16 #MASK=0x20
I2cbRegs.I2CFFTX.bit.TXFFINTCLR 0x7360 %B16 #MASK=0x40
I2cbRegs.I2CFFTX.bit.TXFFINT 0x7360 %B16 #MASK=0x80
I2cbRegs.I2CFFTX.bit.TXFFST 0x7360 %B16 #MASK=0x1F00
I2cbRegs.I2CFFTX.bit.TXFFRST 0x7360 %B16 #MASK=0x2000
I2cbRegs.I2CFFTX.bit.I2CFFEN 0x7360 %B16 #MASK=0x4000
I2cbRegs.I2CFFTX.bit.rsvd1 0x7360 %B16 #MASK=0x8000
I2cbRegs.I2CFFRX.all 0x7361 %U16 #Unsigned
I2cbRegs.I2CFFRX.bit.RXFFIL 0x7361 %B16 #MASK=0x1F
I2cbRegs.I2CFFRX.bit.RXFFIENA 0x7361 %B16 #MASK=0x20
I2cbRegs.I2CFFRX.bit.RXFFINTCLR 0x7361 %B16 #MASK=0x40
I2cbRegs.I2CFFRX.bit.RXFFINT 0x7361 %B16 #MASK=0x80
I2cbRegs.I2CFFRX.bit.RXFFST 0x7361 %B16 #MASK=0x1F00
I2cbRegs.I2CFFRX.bit.RXFFRST 0x7361 %B16 #MASK=0x2000
I2cbRegs.I2CFFRX.bit.rsvd1 0x7361 %B16 #MASK=0xC000
Flash0EccRegs.ECC_ENABLE.all 0x5FB00 %U32 #Unsigned
Flash0EccRegs.ECC_ENABLE.bit.ENABLE 0x5FB00 %B16 #MASK=0xF
Flash0EccRegs.ECC_ENABLE.bit.rsvd1 0x5FB00 %B16 #MASK=0xFFF0
Flash0EccRegs.ECC_ENABLE.bit.rsvd2 0x5FB01 %B16 #MASK=0xFFFF
Flash0EccRegs.SINGLE_ERR_ADDR_LOW 0x5FB02 %U32 #Unsigned
Flash0EccRegs.SINGLE_ERR_ADDR_HIGH 0x5FB04 %U32 #Unsigned
Flash0EccRegs.UNC_ERR_ADDR_LOW 0x5FB06 %U32 #Unsigned
Flash0EccRegs.UNC_ERR_ADDR_HIGH 0x5FB08 %U32 #Unsigned
Flash0EccRegs.ERR_STATUS.all 0x5FB0A %U32 #Unsigned
Flash0EccRegs.ERR_STATUS.bit.FAIL_0_L 0x5FB0A %B16 #MASK=0x1
Flash0EccRegs.ERR_STATUS.bit.FAIL_1_L 0x5FB0A %B16 #MASK=0x2
Flash0EccRegs.ERR_STATUS.bit.UNC_ERR_L 0x5FB0A %B16 #MASK=0x4
Flash0EccRegs.ERR_STATUS.bit.rsvd1 0x5FB0A %B16 #MASK=0xFFF8
Flash0EccRegs.ERR_STATUS.bit.FAIL_0_H 0x5FB0B %B16 #MASK=0x1
Flash0EccRegs.ERR_STATUS.bit.FAIL_1_H 0x5FB0B %B16 #MASK=0x2
Flash0EccRegs.ERR_STATUS.bit.UNC_ERR_H 0x5FB0B %B16 #MASK=0x4
Flash0EccRegs.ERR_STATUS.bit.rsvd2 0x5FB0B %B16 #MASK=0xFFF8
Flash0EccRegs.ERR_POS.all 0x5FB0C %U32 #Unsigned
Flash0EccRegs.ERR_POS.bit.ERR_POS_L 0x5FB0C %B16 #MASK=0x3F
Flash0EccRegs.ERR_POS.bit.rsvd1 0x5FB0C %B16 #MASK=0xC0
Flash0EccRegs.ERR_POS.bit.ERR_TYPE_L 0x5FB0C %B16 #MASK=0x100
Flash0EccRegs.ERR_POS.bit.rsvd2 0x5FB0C %B16 #MASK=0xFE00
Flash0EccRegs.ERR_POS.bit.ERR_POS_H 0x5FB0D %B16 #MASK=0x3F
Flash0EccRegs.ERR_POS.bit.rsvd3 0x5FB0D %B16 #MASK=0xC0
Flash0EccRegs.ERR_POS.bit.ERR_TYPE_H 0x5FB0D %B16 #MASK=0x100
Flash0EccRegs.ERR_POS.bit.rsvd4 0x5FB0D %B16 #MASK=0xFE00
Flash0EccRegs.ERR_STATUS_CLR.all 0x5FB0E %U32 #Unsigned
Flash0EccRegs.ERR_STATUS_CLR.bit.FAIL_0_L_CLR 0x5FB0E %B16 #MASK=0x1
Flash0EccRegs.ERR_STATUS_CLR.bit.FAIL_1_L_CLR 0x5FB0E %B16 #MASK=0x2
Flash0EccRegs.ERR_STATUS_CLR.bit.UNC_ERR_L_CLR 0x5FB0E %B16 #MASK=0x4
Flash0EccRegs.ERR_STATUS_CLR.bit.rsvd1 0x5FB0E %B16 #MASK=0xFFF8
Flash0EccRegs.ERR_STATUS_CLR.bit.FAIL_0_H_CLR 0x5FB0F %B16 #MASK=0x1
Flash0EccRegs.ERR_STATUS_CLR.bit.FAIL_1_H_CLR 0x5FB0F %B16 #MASK=0x2
Flash0EccRegs.ERR_STATUS_CLR.bit.UNC_ERR_H_CLR 0x5FB0F %B16 #MASK=0x4
Flash0EccRegs.ERR_STATUS_CLR.bit.rsvd2 0x5FB0F %B16 #MASK=0xFFF8
Flash0EccRegs.ERR_CNT.all 0x5FB10 %U32 #Unsigned
Flash0EccRegs.ERR_CNT.bit.ERR_CNT 0x5FB10 %B16 #MASK=0xFFFF
Flash0EccRegs.ERR_CNT.bit.rsvd1 0x5FB11 %B16 #MASK=0xFFFF
Flash0EccRegs.ERR_THRESHOLD.all 0x5FB12 %U32 #Unsigned
Flash0EccRegs.ERR_THRESHOLD.bit.ERR_THRESHOLD 0x5FB12 %B16 #MASK=0xFFFF
Flash0EccRegs.ERR_THRESHOLD.bit.rsvd1 0x5FB13 %B16 #MASK=0xFFFF
Flash0EccRegs.ERR_INTFLG.all 0x5FB14 %U32 #Unsigned
Flash0EccRegs.ERR_INTFLG.bit.SINGLE_ERR_INTFLG 0x5FB14 %B16 #MASK=0x1
Flash0EccRegs.ERR_INTFLG.bit.UNC_ERR_INTFLG 0x5FB14 %B16 #MASK=0x2
Flash0EccRegs.ERR_INTFLG.bit.rsvd1 0x5FB14 %B16 #MASK=0xFFFC
Flash0EccRegs.ERR_INTFLG.bit.rsvd2 0x5FB15 %B16 #MASK=0xFFFF
Flash0EccRegs.ERR_INTCLR.all 0x5FB16 %U32 #Unsigned
Flash0EccRegs.ERR_INTCLR.bit.SINGLE_ERR_INTCLR 0x5FB16 %B16 #MASK=0x1
Flash0EccRegs.ERR_INTCLR.bit.UNC_ERR_INTCLR 0x5FB16 %B16 #MASK=0x2
Flash0EccRegs.ERR_INTCLR.bit.rsvd1 0x5FB16 %B16 #MASK=0xFFFC
Flash0EccRegs.ERR_INTCLR.bit.rsvd2 0x5FB17 %B16 #MASK=0xFFFF
Flash0EccRegs.FDATAH_TEST 0x5FB18 %U32 #Unsigned
Flash0EccRegs.FDATAL_TEST 0x5FB1A %U32 #Unsigned
Flash0EccRegs.FADDR_TEST.all 0x5FB1C %U32 #Unsigned
Flash0EccRegs.FADDR_TEST.bit.rsvd1 0x5FB1C %B16 #MASK=0x7
Flash0EccRegs.FADDR_TEST.bit.ADDRL 0x5FB1C %B16 #MASK=0xFFF8
Flash0EccRegs.FADDR_TEST.bit.ADDRH 0x5FB1D %B16 #MASK=0x3F
Flash0EccRegs.FADDR_TEST.bit.rsvd2 0x5FB1D %B16 #MASK=0xFFC0
Flash0EccRegs.FECC_TEST.all 0x5FB1E %U32 #Unsigned
Flash0EccRegs.FECC_TEST.bit.ECC 0x5FB1E %B16 #MASK=0xFF
Flash0EccRegs.FECC_TEST.bit.rsvd1 0x5FB1E %B16 #MASK=0xFF00
Flash0EccRegs.FECC_TEST.bit.rsvd2 0x5FB1F %B16 #MASK=0xFFFF
Flash0EccRegs.FECC_CTRL.all 0x5FB20 %U32 #Unsigned
Flash0EccRegs.FECC_CTRL.bit.ECC_TEST_EN 0x5FB20 %B16 #MASK=0x1
Flash0EccRegs.FECC_CTRL.bit.ECC_SELECT 0x5FB20 %B16 #MASK=0x2
Flash0EccRegs.FECC_CTRL.bit.DO_ECC_CALC 0x5FB20 %B16 #MASK=0x4
Flash0EccRegs.FECC_CTRL.bit.rsvd1 0x5FB20 %B16 #MASK=0xFFF8
Flash0EccRegs.FECC_CTRL.bit.rsvd2 0x5FB21 %B16 #MASK=0xFFFF
Flash0EccRegs.FOUTH_TEST 0x5FB22 %U32 #Unsigned
Flash0EccRegs.FOUTL_TEST 0x5FB24 %U32 #Unsigned
Flash0EccRegs.FECC_STATUS.all 0x5FB26 %U32 #Unsigned
Flash0EccRegs.FECC_STATUS.bit.SINGLE_ERR 0x5FB26 %B16 #MASK=0x1
Flash0EccRegs.FECC_STATUS.bit.UNC_ERR 0x5FB26 %B16 #MASK=0x2
Flash0EccRegs.FECC_STATUS.bit.DATA_ERR_POS 0x5FB26 %B16 #MASK=0xFC
Flash0EccRegs.FECC_STATUS.bit.ERR_TYPE 0x5FB26 %B16 #MASK=0x100
Flash0EccRegs.FECC_STATUS.bit.rsvd1 0x5FB26 %B16 #MASK=0xFE00
Flash0EccRegs.FECC_STATUS.bit.rsvd2 0x5FB27 %B16 #MASK=0xFFFF
WdRegs.rsvd1[0] 0x7000 %U16 #Unsigned
WdRegs.rsvd1[1] 0x7001 %U16 #Unsigned
WdRegs.rsvd1[2] 0x7002 %U16 #Unsigned
WdRegs.rsvd1[3] 0x7003 %U16 #Unsigned
WdRegs.rsvd1[4] 0x7004 %U16 #Unsigned
WdRegs.rsvd1[5] 0x7005 %U16 #Unsigned
WdRegs.rsvd1[6] 0x7006 %U16 #Unsigned
WdRegs.rsvd1[7] 0x7007 %U16 #Unsigned
WdRegs.rsvd1[8] 0x7008 %U16 #Unsigned
WdRegs.rsvd1[9] 0x7009 %U16 #Unsigned
WdRegs.rsvd1[10] 0x700A %U16 #Unsigned
WdRegs.rsvd1[11] 0x700B %U16 #Unsigned
WdRegs.rsvd1[12] 0x700C %U16 #Unsigned
WdRegs.rsvd1[13] 0x700D %U16 #Unsigned
WdRegs.rsvd1[14] 0x700E %U16 #Unsigned
WdRegs.rsvd1[15] 0x700F %U16 #Unsigned
WdRegs.rsvd1[16] 0x7010 %U16 #Unsigned
WdRegs.rsvd1[17] 0x7011 %U16 #Unsigned
WdRegs.rsvd1[18] 0x7012 %U16 #Unsigned
WdRegs.rsvd1[19] 0x7013 %U16 #Unsigned
WdRegs.rsvd1[20] 0x7014 %U16 #Unsigned
WdRegs.rsvd1[21] 0x7015 %U16 #Unsigned
WdRegs.rsvd1[22] 0x7016 %U16 #Unsigned
WdRegs.rsvd1[23] 0x7017 %U16 #Unsigned
WdRegs.rsvd1[24] 0x7018 %U16 #Unsigned
WdRegs.rsvd1[25] 0x7019 %U16 #Unsigned
WdRegs.rsvd1[26] 0x701A %U16 #Unsigned
WdRegs.rsvd1[27] 0x701B %U16 #Unsigned
WdRegs.rsvd1[28] 0x701C %U16 #Unsigned
WdRegs.rsvd1[29] 0x701D %U16 #Unsigned
WdRegs.rsvd1[30] 0x701E %U16 #Unsigned
WdRegs.rsvd1[31] 0x701F %U16 #Unsigned
WdRegs.rsvd1[32] 0x7020 %U16 #Unsigned
WdRegs.rsvd1[33] 0x7021 %U16 #Unsigned
WdRegs.SCSR.all 0x7022 %U16 #Unsigned
WdRegs.SCSR.bit.WDOVERRIDE 0x7022 %B16 #MASK=0x1
WdRegs.SCSR.bit.WDENINT 0x7022 %B16 #MASK=0x2
WdRegs.SCSR.bit.WDINTS 0x7022 %B16 #MASK=0x4
WdRegs.SCSR.bit.rsvd1 0x7022 %B16 #MASK=0xFFF8
WdRegs.WDCNTR.all 0x7023 %U16 #Unsigned
WdRegs.WDCNTR.bit.WDCNTR 0x7023 %B16 #MASK=0xFF
WdRegs.WDCNTR.bit.rsvd1 0x7023 %B16 #MASK=0xFF00
WdRegs.rsvd2 0x7024 %U16 #Unsigned
WdRegs.WDKEY.all 0x7025 %U16 #Unsigned
WdRegs.WDKEY.bit.WDKEY 0x7025 %B16 #MASK=0xFF
WdRegs.WDKEY.bit.rsvd1 0x7025 %B16 #MASK=0xFF00
WdRegs.rsvd3[0] 0x7026 %U16 #Unsigned
WdRegs.rsvd3[1] 0x7027 %U16 #Unsigned
WdRegs.rsvd3[2] 0x7028 %U16 #Unsigned
WdRegs.WDCR.all 0x7029 %U16 #Unsigned
WdRegs.WDCR.bit.WDPS 0x7029 %B16 #MASK=0x7
WdRegs.WDCR.bit.WDCHK 0x7029 %B16 #MASK=0x38
WdRegs.WDCR.bit.WDDIS 0x7029 %B16 #MASK=0x40
WdRegs.WDCR.bit.WDFLG 0x7029 %B16 #MASK=0x80
WdRegs.WDCR.bit.WDPRECLKDIV 0x7029 %B16 #MASK=0xF00
WdRegs.WDCR.bit.rsvd1 0x7029 %B16 #MASK=0xF000
WdRegs.WDWCR.all 0x702A %U16 #Unsigned
WdRegs.WDWCR.bit.MIN 0x702A %B16 #MASK=0xFF
WdRegs.WDWCR.bit.FIRSTKEY 0x702A %B16 #MASK=0x100
WdRegs.WDWCR.bit.rsvd1 0x702A %B16 #MASK=0xFE00
Dcc0Regs.DCCGCTRL.all 0x5E700 %U32 #Unsigned
Dcc0Regs.rsvd1[0] 0x5E704 %U32 #Unsigned
Dcc0Regs.rsvd1[1] 0x5E706 %U32 #Unsigned
Dcc0Regs.DCCCNTSEED0.all 0x5E708 %U32 #Unsigned
Dcc0Regs.DCCVALIDSEED0.all 0x5E70C %U32 #Unsigned
Dcc0Regs.DCCCNTSEED1.all 0x5E710 %U32 #Unsigned
Dcc0Regs.DCCSTATUS.all 0x5E714 %U32 #Unsigned
Dcc0Regs.DCCCNT0.all 0x5E718 %U32 #Unsigned
Dcc0Regs.DCCVALID0.all 0x5E71C %U32 #Unsigned
Dcc0Regs.DCCCNT1.all 0x5E720 %U32 #Unsigned
Dcc0Regs.DCCCLKSRC1.all 0x5E724 %U32 #Unsigned
Dcc0Regs.DCCCLKSRC0.all 0x5E728 %U32 #Unsigned
Dcc1Regs.DCCGCTRL.all 0x5E740 %U32 #Unsigned
Dcc1Regs.rsvd1[0] 0x5E744 %U32 #Unsigned
Dcc1Regs.rsvd1[1] 0x5E746 %U32 #Unsigned
Dcc1Regs.DCCCNTSEED0.all 0x5E748 %U32 #Unsigned
Dcc1Regs.DCCVALIDSEED0.all 0x5E74C %U32 #Unsigned
Dcc1Regs.DCCCNTSEED1.all 0x5E750 %U32 #Unsigned
Dcc1Regs.DCCSTATUS.all 0x5E754 %U32 #Unsigned
Dcc1Regs.DCCCNT0.all 0x5E758 %U32 #Unsigned
Dcc1Regs.DCCVALID0.all 0x5E75C %U32 #Unsigned
Dcc1Regs.DCCCNT1.all 0x5E760 %U32 #Unsigned
Dcc1Regs.DCCCLKSRC1.all 0x5E764 %U32 #Unsigned
Dcc1Regs.DCCCLKSRC0.all 0x5E768 %U32 #Unsigned
DcsmZ2Regs.Z2_LINKPOINTER.all 0x5F080 %U32 #Unsigned
DcsmZ2Regs.Z2_LINKPOINTER.bit.LINKPOINTER 0x5F080 %B16 #MASK=0x3FFF
DcsmZ2Regs.Z2_LINKPOINTER.bit.rsvd1 0x5F080 %B16 #MASK=0xC000
DcsmZ2Regs.Z2_LINKPOINTER.bit.rsvd2 0x5F081 %B16 #MASK=0xFFFF
DcsmZ2Regs.Z2_OTPSECLOCK.all 0x5F082 %U32 #Unsigned
DcsmZ2Regs.Z2_OTPSECLOCK.bit.JTAGLOCK 0x5F082 %B16 #MASK=0x1
DcsmZ2Regs.Z2_OTPSECLOCK.bit.rsvd1 0x5F082 %B16 #MASK=0xE
DcsmZ2Regs.Z2_OTPSECLOCK.bit.PSWDLOCK 0x5F082 %B16 #MASK=0xF0
DcsmZ2Regs.Z2_OTPSECLOCK.bit.CRCLOCK 0x5F082 %B16 #MASK=0xF00
DcsmZ2Regs.Z2_OTPSECLOCK.bit.rsvd2 0x5F082 %B16 #MASK=0xF000
DcsmZ2Regs.Z2_OTPSECLOCK.bit.rsvd3 0x5F083 %B16 #MASK=0xFFFF
DcsmZ2Regs.rsvd1[0] 0x5F084 %U16 #Unsigned
DcsmZ2Regs.rsvd1[1] 0x5F085 %U16 #Unsigned
DcsmZ2Regs.Z2_LINKPOINTERERR.all 0x5F086 %U32 #Unsigned
DcsmZ2Regs.Z2_LINKPOINTERERR.bit.Z2_LINKPOINTERERR 0x5F086 %B16 #MASK=0x3FFF
DcsmZ2Regs.Z2_LINKPOINTERERR.bit.rsvd1 0x5F086 %B16 #MASK=0xC000
DcsmZ2Regs.Z2_LINKPOINTERERR.bit.rsvd2 0x5F087 %B16 #MASK=0xFFFF
DcsmZ2Regs.Z2_GPREG1 0x5F088 %U32 #Unsigned
DcsmZ2Regs.Z2_GPREG2 0x5F08A %U32 #Unsigned
DcsmZ2Regs.Z2_GPREG3 0x5F08C %U32 #Unsigned
DcsmZ2Regs.Z2_GPREG4 0x5F08E %U32 #Unsigned
DcsmZ2Regs.Z2_CSMKEY0 0x5F090 %U32 #Unsigned
DcsmZ2Regs.Z2_CSMKEY1 0x5F092 %U32 #Unsigned
DcsmZ2Regs.Z2_CSMKEY2 0x5F094 %U32 #Unsigned
DcsmZ2Regs.Z2_CSMKEY3 0x5F096 %U32 #Unsigned
DcsmZ2Regs.Z2_CR.all 0x5F098 %U32 #Unsigned
DcsmZ2Regs.Z2_CR.bit.rsvd1 0x5F098 %B16 #MASK=0x1
DcsmZ2Regs.Z2_CR.bit.rsvd2 0x5F098 %B16 #MASK=0x2
DcsmZ2Regs.Z2_CR.bit.rsvd3 0x5F098 %B16 #MASK=0x4
DcsmZ2Regs.Z2_CR.bit.rsvd4 0x5F098 %B16 #MASK=0x8
DcsmZ2Regs.Z2_CR.bit.rsvd5 0x5F098 %B16 #MASK=0xFFF0
DcsmZ2Regs.Z2_CR.bit.rsvd6 0x5F099 %B16 #MASK=0x7
DcsmZ2Regs.Z2_CR.bit.ALLZERO 0x5F099 %B16 #MASK=0x8
DcsmZ2Regs.Z2_CR.bit.ALLONE 0x5F099 %B16 #MASK=0x10
DcsmZ2Regs.Z2_CR.bit.UNSECURE 0x5F099 %B16 #MASK=0x20
DcsmZ2Regs.Z2_CR.bit.ARMED 0x5F099 %B16 #MASK=0x40
DcsmZ2Regs.Z2_CR.bit.rsvd7 0x5F099 %B16 #MASK=0x80
DcsmZ2Regs.Z2_CR.bit.rsvd8 0x5F099 %B16 #MASK=0x7F00
DcsmZ2Regs.Z2_CR.bit.FORCESEC 0x5F099 %B16 #MASK=0x8000
DcsmZ2Regs.Z2_GRABSECT1R.all 0x5F09A %U32 #Unsigned
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT0 0x5F09A %B16 #MASK=0x3
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT1 0x5F09A %B16 #MASK=0xC
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT2 0x5F09A %B16 #MASK=0x30
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT3 0x5F09A %B16 #MASK=0xC0
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT4 0x5F09A %B16 #MASK=0x300
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT5 0x5F09A %B16 #MASK=0xC00
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT6 0x5F09A %B16 #MASK=0x3000
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT7 0x5F09A %B16 #MASK=0xC000
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT8 0x5F09B %B16 #MASK=0x3
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT9 0x5F09B %B16 #MASK=0xC
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT10 0x5F09B %B16 #MASK=0x30
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT11 0x5F09B %B16 #MASK=0xC0
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT12 0x5F09B %B16 #MASK=0x300
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT13 0x5F09B %B16 #MASK=0xC00
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT14 0x5F09B %B16 #MASK=0x3000
DcsmZ2Regs.Z2_GRABSECT1R.bit.GRAB_SECT15 0x5F09B %B16 #MASK=0xC000
DcsmZ2Regs.Z2_GRABSECT2R.all 0x5F09C %U32 #Unsigned
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT0 0x5F09C %B16 #MASK=0x3
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT1 0x5F09C %B16 #MASK=0xC
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT2 0x5F09C %B16 #MASK=0x30
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT3 0x5F09C %B16 #MASK=0xC0
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT4 0x5F09C %B16 #MASK=0x300
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT5 0x5F09C %B16 #MASK=0xC00
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT6 0x5F09C %B16 #MASK=0x3000
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT7 0x5F09C %B16 #MASK=0xC000
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT8 0x5F09D %B16 #MASK=0x3
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT9 0x5F09D %B16 #MASK=0xC
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT10 0x5F09D %B16 #MASK=0x30
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT11 0x5F09D %B16 #MASK=0xC0
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT12 0x5F09D %B16 #MASK=0x300
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT13 0x5F09D %B16 #MASK=0xC00
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT14 0x5F09D %B16 #MASK=0x3000
DcsmZ2Regs.Z2_GRABSECT2R.bit.GRAB_SECT15 0x5F09D %B16 #MASK=0xC000
DcsmZ2Regs.Z2_GRABSECT3R.all 0x5F09E %U32 #Unsigned
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT0 0x5F09E %B16 #MASK=0x3
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT1 0x5F09E %B16 #MASK=0xC
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT2 0x5F09E %B16 #MASK=0x30
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT3 0x5F09E %B16 #MASK=0xC0
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT4 0x5F09E %B16 #MASK=0x300
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT5 0x5F09E %B16 #MASK=0xC00
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT6 0x5F09E %B16 #MASK=0x3000
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT7 0x5F09E %B16 #MASK=0xC000
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT8 0x5F09F %B16 #MASK=0x3
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT9 0x5F09F %B16 #MASK=0xC
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT10 0x5F09F %B16 #MASK=0x30
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT11 0x5F09F %B16 #MASK=0xC0
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT12 0x5F09F %B16 #MASK=0x300
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT13 0x5F09F %B16 #MASK=0xC00
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT14 0x5F09F %B16 #MASK=0x3000
DcsmZ2Regs.Z2_GRABSECT3R.bit.GRAB_SECT15 0x5F09F %B16 #MASK=0xC000
DcsmZ2Regs.Z2_GRABRAM1R.all 0x5F0A0 %U32 #Unsigned
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM0 0x5F0A0 %B16 #MASK=0x3
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM1 0x5F0A0 %B16 #MASK=0xC
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM2 0x5F0A0 %B16 #MASK=0x30
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM3 0x5F0A0 %B16 #MASK=0xC0
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM4 0x5F0A0 %B16 #MASK=0x300
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM5 0x5F0A0 %B16 #MASK=0xC00
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM6 0x5F0A0 %B16 #MASK=0x3000
DcsmZ2Regs.Z2_GRABRAM1R.bit.GRAB_RAM7 0x5F0A0 %B16 #MASK=0xC000
DcsmZ2Regs.Z2_GRABRAM1R.bit.rsvd1 0x5F0A1 %B16 #MASK=0xFFFF
DcsmZ2Regs.rsvd2[0] 0x5F0A2 %U16 #Unsigned
DcsmZ2Regs.rsvd2[1] 0x5F0A3 %U16 #Unsigned
DcsmZ2Regs.rsvd2[2] 0x5F0A4 %U16 #Unsigned
DcsmZ2Regs.rsvd2[3] 0x5F0A5 %U16 #Unsigned
DcsmZ2Regs.Z2_EXEONLYSECT1R.all 0x5F0A6 %U32 #Unsigned
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT0 0x5F0A6 %B16 #MASK=0x1
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT1 0x5F0A6 %B16 #MASK=0x2
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT2 0x5F0A6 %B16 #MASK=0x4
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT3 0x5F0A6 %B16 #MASK=0x8
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT4 0x5F0A6 %B16 #MASK=0x10
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT5 0x5F0A6 %B16 #MASK=0x20
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT6 0x5F0A6 %B16 #MASK=0x40
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT7 0x5F0A6 %B16 #MASK=0x80
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT8 0x5F0A6 %B16 #MASK=0x100
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT9 0x5F0A6 %B16 #MASK=0x200
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT10 0x5F0A6 %B16 #MASK=0x400
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT11 0x5F0A6 %B16 #MASK=0x800
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT12 0x5F0A6 %B16 #MASK=0x1000
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT13 0x5F0A6 %B16 #MASK=0x2000
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT14 0x5F0A6 %B16 #MASK=0x4000
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT15 0x5F0A6 %B16 #MASK=0x8000
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT0 0x5F0A7 %B16 #MASK=0x1
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT1 0x5F0A7 %B16 #MASK=0x2
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT2 0x5F0A7 %B16 #MASK=0x4
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT3 0x5F0A7 %B16 #MASK=0x8
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT4 0x5F0A7 %B16 #MASK=0x10
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT5 0x5F0A7 %B16 #MASK=0x20
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT6 0x5F0A7 %B16 #MASK=0x40
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT7 0x5F0A7 %B16 #MASK=0x80
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT8 0x5F0A7 %B16 #MASK=0x100
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT9 0x5F0A7 %B16 #MASK=0x200
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT10 0x5F0A7 %B16 #MASK=0x400
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT11 0x5F0A7 %B16 #MASK=0x800
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT12 0x5F0A7 %B16 #MASK=0x1000
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT13 0x5F0A7 %B16 #MASK=0x2000
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT14 0x5F0A7 %B16 #MASK=0x4000
DcsmZ2Regs.Z2_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT15 0x5F0A7 %B16 #MASK=0x8000
DcsmZ2Regs.Z2_EXEONLYSECT2R.all 0x5F0A8 %U32 #Unsigned
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT0 0x5F0A8 %B16 #MASK=0x1
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT1 0x5F0A8 %B16 #MASK=0x2
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT2 0x5F0A8 %B16 #MASK=0x4
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT3 0x5F0A8 %B16 #MASK=0x8
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT4 0x5F0A8 %B16 #MASK=0x10
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT5 0x5F0A8 %B16 #MASK=0x20
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT6 0x5F0A8 %B16 #MASK=0x40
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT7 0x5F0A8 %B16 #MASK=0x80
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT8 0x5F0A8 %B16 #MASK=0x100
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT9 0x5F0A8 %B16 #MASK=0x200
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT10 0x5F0A8 %B16 #MASK=0x400
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT11 0x5F0A8 %B16 #MASK=0x800
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT12 0x5F0A8 %B16 #MASK=0x1000
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT13 0x5F0A8 %B16 #MASK=0x2000
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT14 0x5F0A8 %B16 #MASK=0x4000
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT15 0x5F0A8 %B16 #MASK=0x8000
DcsmZ2Regs.Z2_EXEONLYSECT2R.bit.rsvd1 0x5F0A9 %B16 #MASK=0xFFFF
DcsmZ2Regs.Z2_EXEONLYRAM1R.all 0x5F0AA %U32 #Unsigned
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM0 0x5F0AA %B16 #MASK=0x1
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM1 0x5F0AA %B16 #MASK=0x2
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM2 0x5F0AA %B16 #MASK=0x4
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM3 0x5F0AA %B16 #MASK=0x8
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM4 0x5F0AA %B16 #MASK=0x10
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM5 0x5F0AA %B16 #MASK=0x20
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM6 0x5F0AA %B16 #MASK=0x40
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.EXEONLY_RAM7 0x5F0AA %B16 #MASK=0x80
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.rsvd1 0x5F0AA %B16 #MASK=0xFF00
DcsmZ2Regs.Z2_EXEONLYRAM1R.bit.rsvd2 0x5F0AB %B16 #MASK=0xFFFF
EQep1Regs.QPOSCNT 0x5100 %U32 #Unsigned
EQep1Regs.QPOSINIT 0x5102 %U32 #Unsigned
EQep1Regs.QPOSMAX 0x5104 %U32 #Unsigned
EQep1Regs.QPOSCMP 0x5106 %U32 #Unsigned
EQep1Regs.QPOSILAT 0x5108 %U32 #Unsigned
EQep1Regs.QPOSSLAT 0x510A %U32 #Unsigned
EQep1Regs.QPOSLAT 0x510C %U32 #Unsigned
EQep1Regs.QUTMR 0x510E %U32 #Unsigned
EQep1Regs.QUPRD 0x5110 %U32 #Unsigned
EQep1Regs.QWDTMR 0x5112 %U16 #Unsigned
EQep1Regs.QWDPRD 0x5113 %U16 #Unsigned
EQep1Regs.QDECCTL.all 0x5114 %U16 #Unsigned
EQep1Regs.QDECCTL.bit.QIDIRE 0x5114 %B16 #MASK=0x1
EQep1Regs.QDECCTL.bit.rsvd1 0x5114 %B16 #MASK=0x1E
EQep1Regs.QDECCTL.bit.QSP 0x5114 %B16 #MASK=0x20
EQep1Regs.QDECCTL.bit.QIP 0x5114 %B16 #MASK=0x40
EQep1Regs.QDECCTL.bit.QBP 0x5114 %B16 #MASK=0x80
EQep1Regs.QDECCTL.bit.QAP 0x5114 %B16 #MASK=0x100
EQep1Regs.QDECCTL.bit.IGATE 0x5114 %B16 #MASK=0x200
EQep1Regs.QDECCTL.bit.SWAP 0x5114 %B16 #MASK=0x400
EQep1Regs.QDECCTL.bit.XCR 0x5114 %B16 #MASK=0x800
EQep1Regs.QDECCTL.bit.SPSEL 0x5114 %B16 #MASK=0x1000
EQep1Regs.QDECCTL.bit.SOEN 0x5114 %B16 #MASK=0x2000
EQep1Regs.QDECCTL.bit.QSRC 0x5114 %B16 #MASK=0xC000
EQep1Regs.QEPCTL.all 0x5115 %U16 #Unsigned
EQep1Regs.QEPCTL.bit.WDE 0x5115 %B16 #MASK=0x1
EQep1Regs.QEPCTL.bit.UTE 0x5115 %B16 #MASK=0x2
EQep1Regs.QEPCTL.bit.QCLM 0x5115 %B16 #MASK=0x4
EQep1Regs.QEPCTL.bit.QPEN 0x5115 %B16 #MASK=0x8
EQep1Regs.QEPCTL.bit.IEL 0x5115 %B16 #MASK=0x30
EQep1Regs.QEPCTL.bit.SEL 0x5115 %B16 #MASK=0x40
EQep1Regs.QEPCTL.bit.SWI 0x5115 %B16 #MASK=0x80
EQep1Regs.QEPCTL.bit.IEI 0x5115 %B16 #MASK=0x300
EQep1Regs.QEPCTL.bit.SEI 0x5115 %B16 #MASK=0xC00
EQep1Regs.QEPCTL.bit.PCRM 0x5115 %B16 #MASK=0x3000
EQep1Regs.QEPCTL.bit.FREE_SOFT 0x5115 %B16 #MASK=0xC000
EQep1Regs.QCAPCTL.all 0x5116 %U16 #Unsigned
EQep1Regs.QCAPCTL.bit.UPPS 0x5116 %B16 #MASK=0xF
EQep1Regs.QCAPCTL.bit.CCPS 0x5116 %B16 #MASK=0x70
EQep1Regs.QCAPCTL.bit.rsvd1 0x5116 %B16 #MASK=0x7F80
EQep1Regs.QCAPCTL.bit.CEN 0x5116 %B16 #MASK=0x8000
EQep1Regs.QPOSCTL.all 0x5117 %U16 #Unsigned
EQep1Regs.QPOSCTL.bit.PCSPW 0x5117 %B16 #MASK=0xFFF
EQep1Regs.QPOSCTL.bit.PCE 0x5117 %B16 #MASK=0x1000
EQep1Regs.QPOSCTL.bit.PCPOL 0x5117 %B16 #MASK=0x2000
EQep1Regs.QPOSCTL.bit.PCLOAD 0x5117 %B16 #MASK=0x4000
EQep1Regs.QPOSCTL.bit.PCSHDW 0x5117 %B16 #MASK=0x8000
EQep1Regs.QEINT.all 0x5118 %U16 #Unsigned
EQep1Regs.QEINT.bit.rsvd1 0x5118 %B16 #MASK=0x1
EQep1Regs.QEINT.bit.PCE 0x5118 %B16 #MASK=0x2
EQep1Regs.QEINT.bit.QPE 0x5118 %B16 #MASK=0x4
EQep1Regs.QEINT.bit.QDC 0x5118 %B16 #MASK=0x8
EQep1Regs.QEINT.bit.WTO 0x5118 %B16 #MASK=0x10
EQep1Regs.QEINT.bit.PCU 0x5118 %B16 #MASK=0x20
EQep1Regs.QEINT.bit.PCO 0x5118 %B16 #MASK=0x40
EQep1Regs.QEINT.bit.PCR 0x5118 %B16 #MASK=0x80
EQep1Regs.QEINT.bit.PCM 0x5118 %B16 #MASK=0x100
EQep1Regs.QEINT.bit.SEL 0x5118 %B16 #MASK=0x200
EQep1Regs.QEINT.bit.IEL 0x5118 %B16 #MASK=0x400
EQep1Regs.QEINT.bit.UTO 0x5118 %B16 #MASK=0x800
EQep1Regs.QEINT.bit.QMAE 0x5118 %B16 #MASK=0x1000
EQep1Regs.QEINT.bit.rsvd2 0x5118 %B16 #MASK=0xE000
EQep1Regs.QFLG.all 0x5119 %U16 #Unsigned
EQep1Regs.QFLG.bit.INT 0x5119 %B16 #MASK=0x1
EQep1Regs.QFLG.bit.PCE 0x5119 %B16 #MASK=0x2
EQep1Regs.QFLG.bit.PHE 0x5119 %B16 #MASK=0x4
EQep1Regs.QFLG.bit.QDC 0x5119 %B16 #MASK=0x8
EQep1Regs.QFLG.bit.WTO 0x5119 %B16 #MASK=0x10
EQep1Regs.QFLG.bit.PCU 0x5119 %B16 #MASK=0x20
EQep1Regs.QFLG.bit.PCO 0x5119 %B16 #MASK=0x40
EQep1Regs.QFLG.bit.PCR 0x5119 %B16 #MASK=0x80
EQep1Regs.QFLG.bit.PCM 0x5119 %B16 #MASK=0x100
EQep1Regs.QFLG.bit.SEL 0x5119 %B16 #MASK=0x200
EQep1Regs.QFLG.bit.IEL 0x5119 %B16 #MASK=0x400
EQep1Regs.QFLG.bit.UTO 0x5119 %B16 #MASK=0x800
EQep1Regs.QFLG.bit.QMAE 0x5119 %B16 #MASK=0x1000
EQep1Regs.QFLG.bit.rsvd1 0x5119 %B16 #MASK=0xE000
EQep1Regs.QCLR.all 0x511A %U16 #Unsigned
EQep1Regs.QCLR.bit.INT 0x511A %B16 #MASK=0x1
EQep1Regs.QCLR.bit.PCE 0x511A %B16 #MASK=0x2
EQep1Regs.QCLR.bit.PHE 0x511A %B16 #MASK=0x4
EQep1Regs.QCLR.bit.QDC 0x511A %B16 #MASK=0x8
EQep1Regs.QCLR.bit.WTO 0x511A %B16 #MASK=0x10
EQep1Regs.QCLR.bit.PCU 0x511A %B16 #MASK=0x20
EQep1Regs.QCLR.bit.PCO 0x511A %B16 #MASK=0x40
EQep1Regs.QCLR.bit.PCR 0x511A %B16 #MASK=0x80
EQep1Regs.QCLR.bit.PCM 0x511A %B16 #MASK=0x100
EQep1Regs.QCLR.bit.SEL 0x511A %B16 #MASK=0x200
EQep1Regs.QCLR.bit.IEL 0x511A %B16 #MASK=0x400
EQep1Regs.QCLR.bit.UTO 0x511A %B16 #MASK=0x800
EQep1Regs.QCLR.bit.QMAE 0x511A %B16 #MASK=0x1000
EQep1Regs.QCLR.bit.rsvd1 0x511A %B16 #MASK=0xE000
EQep1Regs.QFRC.all 0x511B %U16 #Unsigned
EQep1Regs.QFRC.bit.rsvd1 0x511B %B16 #MASK=0x1
EQep1Regs.QFRC.bit.PCE 0x511B %B16 #MASK=0x2
EQep1Regs.QFRC.bit.PHE 0x511B %B16 #MASK=0x4
EQep1Regs.QFRC.bit.QDC 0x511B %B16 #MASK=0x8
EQep1Regs.QFRC.bit.WTO 0x511B %B16 #MASK=0x10
EQep1Regs.QFRC.bit.PCU 0x511B %B16 #MASK=0x20
EQep1Regs.QFRC.bit.PCO 0x511B %B16 #MASK=0x40
EQep1Regs.QFRC.bit.PCR 0x511B %B16 #MASK=0x80
EQep1Regs.QFRC.bit.PCM 0x511B %B16 #MASK=0x100
EQep1Regs.QFRC.bit.SEL 0x511B %B16 #MASK=0x200
EQep1Regs.QFRC.bit.IEL 0x511B %B16 #MASK=0x400
EQep1Regs.QFRC.bit.UTO 0x511B %B16 #MASK=0x800
EQep1Regs.QFRC.bit.QMAE 0x511B %B16 #MASK=0x1000
EQep1Regs.QFRC.bit.rsvd2 0x511B %B16 #MASK=0xE000
EQep1Regs.QEPSTS.all 0x511C %U16 #Unsigned
EQep1Regs.QEPSTS.bit.PCEF 0x511C %B16 #MASK=0x1
EQep1Regs.QEPSTS.bit.FIMF 0x511C %B16 #MASK=0x2
EQep1Regs.QEPSTS.bit.CDEF 0x511C %B16 #MASK=0x4
EQep1Regs.QEPSTS.bit.COEF 0x511C %B16 #MASK=0x8
EQep1Regs.QEPSTS.bit.QDLF 0x511C %B16 #MASK=0x10
EQep1Regs.QEPSTS.bit.QDF 0x511C %B16 #MASK=0x20
EQep1Regs.QEPSTS.bit.FIDF 0x511C %B16 #MASK=0x40
EQep1Regs.QEPSTS.bit.UPEVNT 0x511C %B16 #MASK=0x80
EQep1Regs.QEPSTS.bit.rsvd1 0x511C %B16 #MASK=0xFF00
EQep1Regs.QCTMR 0x511D %U16 #Unsigned
EQep1Regs.QCPRD 0x511E %U16 #Unsigned
EQep1Regs.QCTMRLAT 0x511F %U16 #Unsigned
EQep1Regs.QCPRDLAT 0x5120 %U16 #Unsigned
EQep1Regs.rsvd1[0] 0x5121 %U16 #Unsigned
EQep1Regs.rsvd1[1] 0x5122 %U16 #Unsigned
EQep1Regs.rsvd1[2] 0x5123 %U16 #Unsigned
EQep1Regs.rsvd1[3] 0x5124 %U16 #Unsigned
EQep1Regs.rsvd1[4] 0x5125 %U16 #Unsigned
EQep1Regs.rsvd1[5] 0x5126 %U16 #Unsigned
EQep1Regs.rsvd1[6] 0x5127 %U16 #Unsigned
EQep1Regs.rsvd1[7] 0x5128 %U16 #Unsigned
EQep1Regs.rsvd1[8] 0x5129 %U16 #Unsigned
EQep1Regs.rsvd1[9] 0x512A %U16 #Unsigned
EQep1Regs.rsvd1[10] 0x512B %U16 #Unsigned
EQep1Regs.rsvd1[11] 0x512C %U16 #Unsigned
EQep1Regs.rsvd1[12] 0x512D %U16 #Unsigned
EQep1Regs.rsvd1[13] 0x512E %U16 #Unsigned
EQep1Regs.rsvd1[14] 0x512F %U16 #Unsigned
EQep1Regs.REV.all 0x5130 %U32 #Unsigned
EQep1Regs.REV.bit.MAJOR 0x5130 %B16 #MASK=0x7
EQep1Regs.REV.bit.MINOR 0x5130 %B16 #MASK=0x38
EQep1Regs.REV.bit.rsvd1 0x5130 %B16 #MASK=0xFFC0
EQep1Regs.REV.bit.rsvd2 0x5131 %B16 #MASK=0xFFFF
EQep1Regs.QEPSTROBESEL.all 0x5132 %U32 #Unsigned
EQep1Regs.QEPSTROBESEL.bit.STROBESEL 0x5132 %B16 #MASK=0x3
EQep1Regs.QEPSTROBESEL.bit.rsvd1 0x5132 %B16 #MASK=0xFFFC
EQep1Regs.QEPSTROBESEL.bit.rsvd2 0x5133 %B16 #MASK=0xFFFF
EQep1Regs.QMACTRL.all 0x5134 %U32 #Unsigned
EQep1Regs.QMACTRL.bit.MODE 0x5134 %B16 #MASK=0x7
EQep1Regs.QMACTRL.bit.rsvd1 0x5134 %B16 #MASK=0xFFF8
EQep1Regs.QMACTRL.bit.rsvd2 0x5135 %B16 #MASK=0xFFFF
EQep1Regs.QEPSRCSEL.all 0x5136 %U32 #Unsigned
EQep1Regs.QEPSRCSEL.bit.QEPASEL 0x5136 %B16 #MASK=0xF
EQep1Regs.QEPSRCSEL.bit.QEPBSEL 0x5136 %B16 #MASK=0xF0
EQep1Regs.QEPSRCSEL.bit.QEPISEL 0x5136 %B16 #MASK=0xF00
EQep1Regs.QEPSRCSEL.bit.QEPSSEL 0x5136 %B16 #MASK=0xF000
EQep1Regs.QEPSRCSEL.bit.rsvd1 0x5137 %B16 #MASK=0xFFFF
EQep2Regs.QPOSCNT 0x5140 %U32 #Unsigned
EQep2Regs.QPOSINIT 0x5142 %U32 #Unsigned
EQep2Regs.QPOSMAX 0x5144 %U32 #Unsigned
EQep2Regs.QPOSCMP 0x5146 %U32 #Unsigned
EQep2Regs.QPOSILAT 0x5148 %U32 #Unsigned
EQep2Regs.QPOSSLAT 0x514A %U32 #Unsigned
EQep2Regs.QPOSLAT 0x514C %U32 #Unsigned
EQep2Regs.QUTMR 0x514E %U32 #Unsigned
EQep2Regs.QUPRD 0x5150 %U32 #Unsigned
EQep2Regs.QWDTMR 0x5152 %U16 #Unsigned
EQep2Regs.QWDPRD 0x5153 %U16 #Unsigned
EQep2Regs.QDECCTL.all 0x5154 %U16 #Unsigned
EQep2Regs.QDECCTL.bit.QIDIRE 0x5154 %B16 #MASK=0x1
EQep2Regs.QDECCTL.bit.rsvd1 0x5154 %B16 #MASK=0x1E
EQep2Regs.QDECCTL.bit.QSP 0x5154 %B16 #MASK=0x20
EQep2Regs.QDECCTL.bit.QIP 0x5154 %B16 #MASK=0x40
EQep2Regs.QDECCTL.bit.QBP 0x5154 %B16 #MASK=0x80
EQep2Regs.QDECCTL.bit.QAP 0x5154 %B16 #MASK=0x100
EQep2Regs.QDECCTL.bit.IGATE 0x5154 %B16 #MASK=0x200
EQep2Regs.QDECCTL.bit.SWAP 0x5154 %B16 #MASK=0x400
EQep2Regs.QDECCTL.bit.XCR 0x5154 %B16 #MASK=0x800
EQep2Regs.QDECCTL.bit.SPSEL 0x5154 %B16 #MASK=0x1000
EQep2Regs.QDECCTL.bit.SOEN 0x5154 %B16 #MASK=0x2000
EQep2Regs.QDECCTL.bit.QSRC 0x5154 %B16 #MASK=0xC000
EQep2Regs.QEPCTL.all 0x5155 %U16 #Unsigned
EQep2Regs.QEPCTL.bit.WDE 0x5155 %B16 #MASK=0x1
EQep2Regs.QEPCTL.bit.UTE 0x5155 %B16 #MASK=0x2
EQep2Regs.QEPCTL.bit.QCLM 0x5155 %B16 #MASK=0x4
EQep2Regs.QEPCTL.bit.QPEN 0x5155 %B16 #MASK=0x8
EQep2Regs.QEPCTL.bit.IEL 0x5155 %B16 #MASK=0x30
EQep2Regs.QEPCTL.bit.SEL 0x5155 %B16 #MASK=0x40
EQep2Regs.QEPCTL.bit.SWI 0x5155 %B16 #MASK=0x80
EQep2Regs.QEPCTL.bit.IEI 0x5155 %B16 #MASK=0x300
EQep2Regs.QEPCTL.bit.SEI 0x5155 %B16 #MASK=0xC00
EQep2Regs.QEPCTL.bit.PCRM 0x5155 %B16 #MASK=0x3000
EQep2Regs.QEPCTL.bit.FREE_SOFT 0x5155 %B16 #MASK=0xC000
EQep2Regs.QCAPCTL.all 0x5156 %U16 #Unsigned
EQep2Regs.QCAPCTL.bit.UPPS 0x5156 %B16 #MASK=0xF
EQep2Regs.QCAPCTL.bit.CCPS 0x5156 %B16 #MASK=0x70
EQep2Regs.QCAPCTL.bit.rsvd1 0x5156 %B16 #MASK=0x7F80
EQep2Regs.QCAPCTL.bit.CEN 0x5156 %B16 #MASK=0x8000
EQep2Regs.QPOSCTL.all 0x5157 %U16 #Unsigned
EQep2Regs.QPOSCTL.bit.PCSPW 0x5157 %B16 #MASK=0xFFF
EQep2Regs.QPOSCTL.bit.PCE 0x5157 %B16 #MASK=0x1000
EQep2Regs.QPOSCTL.bit.PCPOL 0x5157 %B16 #MASK=0x2000
EQep2Regs.QPOSCTL.bit.PCLOAD 0x5157 %B16 #MASK=0x4000
EQep2Regs.QPOSCTL.bit.PCSHDW 0x5157 %B16 #MASK=0x8000
EQep2Regs.QEINT.all 0x5158 %U16 #Unsigned
EQep2Regs.QEINT.bit.rsvd1 0x5158 %B16 #MASK=0x1
EQep2Regs.QEINT.bit.PCE 0x5158 %B16 #MASK=0x2
EQep2Regs.QEINT.bit.QPE 0x5158 %B16 #MASK=0x4
EQep2Regs.QEINT.bit.QDC 0x5158 %B16 #MASK=0x8
EQep2Regs.QEINT.bit.WTO 0x5158 %B16 #MASK=0x10
EQep2Regs.QEINT.bit.PCU 0x5158 %B16 #MASK=0x20
EQep2Regs.QEINT.bit.PCO 0x5158 %B16 #MASK=0x40
EQep2Regs.QEINT.bit.PCR 0x5158 %B16 #MASK=0x80
EQep2Regs.QEINT.bit.PCM 0x5158 %B16 #MASK=0x100
EQep2Regs.QEINT.bit.SEL 0x5158 %B16 #MASK=0x200
EQep2Regs.QEINT.bit.IEL 0x5158 %B16 #MASK=0x400
EQep2Regs.QEINT.bit.UTO 0x5158 %B16 #MASK=0x800
EQep2Regs.QEINT.bit.QMAE 0x5158 %B16 #MASK=0x1000
EQep2Regs.QEINT.bit.rsvd2 0x5158 %B16 #MASK=0xE000
EQep2Regs.QFLG.all 0x5159 %U16 #Unsigned
EQep2Regs.QFLG.bit.INT 0x5159 %B16 #MASK=0x1
EQep2Regs.QFLG.bit.PCE 0x5159 %B16 #MASK=0x2
EQep2Regs.QFLG.bit.PHE 0x5159 %B16 #MASK=0x4
EQep2Regs.QFLG.bit.QDC 0x5159 %B16 #MASK=0x8
EQep2Regs.QFLG.bit.WTO 0x5159 %B16 #MASK=0x10
EQep2Regs.QFLG.bit.PCU 0x5159 %B16 #MASK=0x20
EQep2Regs.QFLG.bit.PCO 0x5159 %B16 #MASK=0x40
EQep2Regs.QFLG.bit.PCR 0x5159 %B16 #MASK=0x80
EQep2Regs.QFLG.bit.PCM 0x5159 %B16 #MASK=0x100
EQep2Regs.QFLG.bit.SEL 0x5159 %B16 #MASK=0x200
EQep2Regs.QFLG.bit.IEL 0x5159 %B16 #MASK=0x400
EQep2Regs.QFLG.bit.UTO 0x5159 %B16 #MASK=0x800
EQep2Regs.QFLG.bit.QMAE 0x5159 %B16 #MASK=0x1000
EQep2Regs.QFLG.bit.rsvd1 0x5159 %B16 #MASK=0xE000
EQep2Regs.QCLR.all 0x515A %U16 #Unsigned
EQep2Regs.QCLR.bit.INT 0x515A %B16 #MASK=0x1
EQep2Regs.QCLR.bit.PCE 0x515A %B16 #MASK=0x2
EQep2Regs.QCLR.bit.PHE 0x515A %B16 #MASK=0x4
EQep2Regs.QCLR.bit.QDC 0x515A %B16 #MASK=0x8
EQep2Regs.QCLR.bit.WTO 0x515A %B16 #MASK=0x10
EQep2Regs.QCLR.bit.PCU 0x515A %B16 #MASK=0x20
EQep2Regs.QCLR.bit.PCO 0x515A %B16 #MASK=0x40
EQep2Regs.QCLR.bit.PCR 0x515A %B16 #MASK=0x80
EQep2Regs.QCLR.bit.PCM 0x515A %B16 #MASK=0x100
EQep2Regs.QCLR.bit.SEL 0x515A %B16 #MASK=0x200
EQep2Regs.QCLR.bit.IEL 0x515A %B16 #MASK=0x400
EQep2Regs.QCLR.bit.UTO 0x515A %B16 #MASK=0x800
EQep2Regs.QCLR.bit.QMAE 0x515A %B16 #MASK=0x1000
EQep2Regs.QCLR.bit.rsvd1 0x515A %B16 #MASK=0xE000
EQep2Regs.QFRC.all 0x515B %U16 #Unsigned
EQep2Regs.QFRC.bit.rsvd1 0x515B %B16 #MASK=0x1
EQep2Regs.QFRC.bit.PCE 0x515B %B16 #MASK=0x2
EQep2Regs.QFRC.bit.PHE 0x515B %B16 #MASK=0x4
EQep2Regs.QFRC.bit.QDC 0x515B %B16 #MASK=0x8
EQep2Regs.QFRC.bit.WTO 0x515B %B16 #MASK=0x10
EQep2Regs.QFRC.bit.PCU 0x515B %B16 #MASK=0x20
EQep2Regs.QFRC.bit.PCO 0x515B %B16 #MASK=0x40
EQep2Regs.QFRC.bit.PCR 0x515B %B16 #MASK=0x80
EQep2Regs.QFRC.bit.PCM 0x515B %B16 #MASK=0x100
EQep2Regs.QFRC.bit.SEL 0x515B %B16 #MASK=0x200
EQep2Regs.QFRC.bit.IEL 0x515B %B16 #MASK=0x400
EQep2Regs.QFRC.bit.UTO 0x515B %B16 #MASK=0x800
EQep2Regs.QFRC.bit.QMAE 0x515B %B16 #MASK=0x1000
EQep2Regs.QFRC.bit.rsvd2 0x515B %B16 #MASK=0xE000
EQep2Regs.QEPSTS.all 0x515C %U16 #Unsigned
EQep2Regs.QEPSTS.bit.PCEF 0x515C %B16 #MASK=0x1
EQep2Regs.QEPSTS.bit.FIMF 0x515C %B16 #MASK=0x2
EQep2Regs.QEPSTS.bit.CDEF 0x515C %B16 #MASK=0x4
EQep2Regs.QEPSTS.bit.COEF 0x515C %B16 #MASK=0x8
EQep2Regs.QEPSTS.bit.QDLF 0x515C %B16 #MASK=0x10
EQep2Regs.QEPSTS.bit.QDF 0x515C %B16 #MASK=0x20
EQep2Regs.QEPSTS.bit.FIDF 0x515C %B16 #MASK=0x40
EQep2Regs.QEPSTS.bit.UPEVNT 0x515C %B16 #MASK=0x80
EQep2Regs.QEPSTS.bit.rsvd1 0x515C %B16 #MASK=0xFF00
EQep2Regs.QCTMR 0x515D %U16 #Unsigned
EQep2Regs.QCPRD 0x515E %U16 #Unsigned
EQep2Regs.QCTMRLAT 0x515F %U16 #Unsigned
EQep2Regs.QCPRDLAT 0x5160 %U16 #Unsigned
EQep2Regs.rsvd1[0] 0x5161 %U16 #Unsigned
EQep2Regs.rsvd1[1] 0x5162 %U16 #Unsigned
EQep2Regs.rsvd1[2] 0x5163 %U16 #Unsigned
EQep2Regs.rsvd1[3] 0x5164 %U16 #Unsigned
EQep2Regs.rsvd1[4] 0x5165 %U16 #Unsigned
EQep2Regs.rsvd1[5] 0x5166 %U16 #Unsigned
EQep2Regs.rsvd1[6] 0x5167 %U16 #Unsigned
EQep2Regs.rsvd1[7] 0x5168 %U16 #Unsigned
EQep2Regs.rsvd1[8] 0x5169 %U16 #Unsigned
EQep2Regs.rsvd1[9] 0x516A %U16 #Unsigned
EQep2Regs.rsvd1[10] 0x516B %U16 #Unsigned
EQep2Regs.rsvd1[11] 0x516C %U16 #Unsigned
EQep2Regs.rsvd1[12] 0x516D %U16 #Unsigned
EQep2Regs.rsvd1[13] 0x516E %U16 #Unsigned
EQep2Regs.rsvd1[14] 0x516F %U16 #Unsigned
EQep2Regs.REV.all 0x5170 %U32 #Unsigned
EQep2Regs.REV.bit.MAJOR 0x5170 %B16 #MASK=0x7
EQep2Regs.REV.bit.MINOR 0x5170 %B16 #MASK=0x38
EQep2Regs.REV.bit.rsvd1 0x5170 %B16 #MASK=0xFFC0
EQep2Regs.REV.bit.rsvd2 0x5171 %B16 #MASK=0xFFFF
EQep2Regs.QEPSTROBESEL.all 0x5172 %U32 #Unsigned
EQep2Regs.QEPSTROBESEL.bit.STROBESEL 0x5172 %B16 #MASK=0x3
EQep2Regs.QEPSTROBESEL.bit.rsvd1 0x5172 %B16 #MASK=0xFFFC
EQep2Regs.QEPSTROBESEL.bit.rsvd2 0x5173 %B16 #MASK=0xFFFF
EQep2Regs.QMACTRL.all 0x5174 %U32 #Unsigned
EQep2Regs.QMACTRL.bit.MODE 0x5174 %B16 #MASK=0x7
EQep2Regs.QMACTRL.bit.rsvd1 0x5174 %B16 #MASK=0xFFF8
EQep2Regs.QMACTRL.bit.rsvd2 0x5175 %B16 #MASK=0xFFFF
EQep2Regs.QEPSRCSEL.all 0x5176 %U32 #Unsigned
EQep2Regs.QEPSRCSEL.bit.QEPASEL 0x5176 %B16 #MASK=0xF
EQep2Regs.QEPSRCSEL.bit.QEPBSEL 0x5176 %B16 #MASK=0xF0
EQep2Regs.QEPSRCSEL.bit.QEPISEL 0x5176 %B16 #MASK=0xF00
EQep2Regs.QEPSRCSEL.bit.QEPSSEL 0x5176 %B16 #MASK=0xF000
EQep2Regs.QEPSRCSEL.bit.rsvd1 0x5177 %B16 #MASK=0xFFFF
GpioDataRegs.GPADAT.all 0x7F00 %U32 #Unsigned
GpioDataRegs.GPADAT.bit.GPIO0 0x7F00 %B16 #MASK=0x1
GpioDataRegs.GPADAT.bit.GPIO1 0x7F00 %B16 #MASK=0x2
GpioDataRegs.GPADAT.bit.GPIO2 0x7F00 %B16 #MASK=0x4
GpioDataRegs.GPADAT.bit.GPIO3 0x7F00 %B16 #MASK=0x8
GpioDataRegs.GPADAT.bit.GPIO4 0x7F00 %B16 #MASK=0x10
GpioDataRegs.GPADAT.bit.GPIO5 0x7F00 %B16 #MASK=0x20
GpioDataRegs.GPADAT.bit.GPIO6 0x7F00 %B16 #MASK=0x40
GpioDataRegs.GPADAT.bit.GPIO7 0x7F00 %B16 #MASK=0x80
GpioDataRegs.GPADAT.bit.GPIO8 0x7F00 %B16 #MASK=0x100
GpioDataRegs.GPADAT.bit.GPIO9 0x7F00 %B16 #MASK=0x200
GpioDataRegs.GPADAT.bit.GPIO10 0x7F00 %B16 #MASK=0x400
GpioDataRegs.GPADAT.bit.GPIO11 0x7F00 %B16 #MASK=0x800
GpioDataRegs.GPADAT.bit.GPIO12 0x7F00 %B16 #MASK=0x1000
GpioDataRegs.GPADAT.bit.GPIO13 0x7F00 %B16 #MASK=0x2000
GpioDataRegs.GPADAT.bit.GPIO14 0x7F00 %B16 #MASK=0x4000
GpioDataRegs.GPADAT.bit.GPIO15 0x7F00 %B16 #MASK=0x8000
GpioDataRegs.GPADAT.bit.GPIO16 0x7F01 %B16 #MASK=0x1
GpioDataRegs.GPADAT.bit.GPIO17 0x7F01 %B16 #MASK=0x2
GpioDataRegs.GPADAT.bit.GPIO18 0x7F01 %B16 #MASK=0x4
GpioDataRegs.GPADAT.bit.GPIO19 0x7F01 %B16 #MASK=0x8
GpioDataRegs.GPADAT.bit.GPIO20 0x7F01 %B16 #MASK=0x10
GpioDataRegs.GPADAT.bit.GPIO21 0x7F01 %B16 #MASK=0x20
GpioDataRegs.GPADAT.bit.GPIO22 0x7F01 %B16 #MASK=0x40
GpioDataRegs.GPADAT.bit.GPIO23 0x7F01 %B16 #MASK=0x80
GpioDataRegs.GPADAT.bit.GPIO24 0x7F01 %B16 #MASK=0x100
GpioDataRegs.GPADAT.bit.GPIO25 0x7F01 %B16 #MASK=0x200
GpioDataRegs.GPADAT.bit.GPIO26 0x7F01 %B16 #MASK=0x400
GpioDataRegs.GPADAT.bit.GPIO27 0x7F01 %B16 #MASK=0x800
GpioDataRegs.GPADAT.bit.GPIO28 0x7F01 %B16 #MASK=0x1000
GpioDataRegs.GPADAT.bit.GPIO29 0x7F01 %B16 #MASK=0x2000
GpioDataRegs.GPADAT.bit.GPIO30 0x7F01 %B16 #MASK=0x4000
GpioDataRegs.GPADAT.bit.GPIO31 0x7F01 %B16 #MASK=0x8000
GpioDataRegs.GPASET.all 0x7F02 %U32 #Unsigned
GpioDataRegs.GPASET.bit.GPIO0 0x7F02 %B16 #MASK=0x1
GpioDataRegs.GPASET.bit.GPIO1 0x7F02 %B16 #MASK=0x2
GpioDataRegs.GPASET.bit.GPIO2 0x7F02 %B16 #MASK=0x4
GpioDataRegs.GPASET.bit.GPIO3 0x7F02 %B16 #MASK=0x8
GpioDataRegs.GPASET.bit.GPIO4 0x7F02 %B16 #MASK=0x10
GpioDataRegs.GPASET.bit.GPIO5 0x7F02 %B16 #MASK=0x20
GpioDataRegs.GPASET.bit.GPIO6 0x7F02 %B16 #MASK=0x40
GpioDataRegs.GPASET.bit.GPIO7 0x7F02 %B16 #MASK=0x80
GpioDataRegs.GPASET.bit.GPIO8 0x7F02 %B16 #MASK=0x100
GpioDataRegs.GPASET.bit.GPIO9 0x7F02 %B16 #MASK=0x200
GpioDataRegs.GPASET.bit.GPIO10 0x7F02 %B16 #MASK=0x400
GpioDataRegs.GPASET.bit.GPIO11 0x7F02 %B16 #MASK=0x800
GpioDataRegs.GPASET.bit.GPIO12 0x7F02 %B16 #MASK=0x1000
GpioDataRegs.GPASET.bit.GPIO13 0x7F02 %B16 #MASK=0x2000
GpioDataRegs.GPASET.bit.GPIO14 0x7F02 %B16 #MASK=0x4000
GpioDataRegs.GPASET.bit.GPIO15 0x7F02 %B16 #MASK=0x8000
GpioDataRegs.GPASET.bit.GPIO16 0x7F03 %B16 #MASK=0x1
GpioDataRegs.GPASET.bit.GPIO17 0x7F03 %B16 #MASK=0x2
GpioDataRegs.GPASET.bit.GPIO18 0x7F03 %B16 #MASK=0x4
GpioDataRegs.GPASET.bit.GPIO19 0x7F03 %B16 #MASK=0x8
GpioDataRegs.GPASET.bit.GPIO20 0x7F03 %B16 #MASK=0x10
GpioDataRegs.GPASET.bit.GPIO21 0x7F03 %B16 #MASK=0x20
GpioDataRegs.GPASET.bit.GPIO22 0x7F03 %B16 #MASK=0x40
GpioDataRegs.GPASET.bit.GPIO23 0x7F03 %B16 #MASK=0x80
GpioDataRegs.GPASET.bit.GPIO24 0x7F03 %B16 #MASK=0x100
GpioDataRegs.GPASET.bit.GPIO25 0x7F03 %B16 #MASK=0x200
GpioDataRegs.GPASET.bit.GPIO26 0x7F03 %B16 #MASK=0x400
GpioDataRegs.GPASET.bit.GPIO27 0x7F03 %B16 #MASK=0x800
GpioDataRegs.GPASET.bit.GPIO28 0x7F03 %B16 #MASK=0x1000
GpioDataRegs.GPASET.bit.GPIO29 0x7F03 %B16 #MASK=0x2000
GpioDataRegs.GPASET.bit.GPIO30 0x7F03 %B16 #MASK=0x4000
GpioDataRegs.GPASET.bit.GPIO31 0x7F03 %B16 #MASK=0x8000
GpioDataRegs.GPACLEAR.all 0x7F04 %U32 #Unsigned
GpioDataRegs.GPACLEAR.bit.GPIO0 0x7F04 %B16 #MASK=0x1
GpioDataRegs.GPACLEAR.bit.GPIO1 0x7F04 %B16 #MASK=0x2
GpioDataRegs.GPACLEAR.bit.GPIO2 0x7F04 %B16 #MASK=0x4
GpioDataRegs.GPACLEAR.bit.GPIO3 0x7F04 %B16 #MASK=0x8
GpioDataRegs.GPACLEAR.bit.GPIO4 0x7F04 %B16 #MASK=0x10
GpioDataRegs.GPACLEAR.bit.GPIO5 0x7F04 %B16 #MASK=0x20
GpioDataRegs.GPACLEAR.bit.GPIO6 0x7F04 %B16 #MASK=0x40
GpioDataRegs.GPACLEAR.bit.GPIO7 0x7F04 %B16 #MASK=0x80
GpioDataRegs.GPACLEAR.bit.GPIO8 0x7F04 %B16 #MASK=0x100
GpioDataRegs.GPACLEAR.bit.GPIO9 0x7F04 %B16 #MASK=0x200
GpioDataRegs.GPACLEAR.bit.GPIO10 0x7F04 %B16 #MASK=0x400
GpioDataRegs.GPACLEAR.bit.GPIO11 0x7F04 %B16 #MASK=0x800
GpioDataRegs.GPACLEAR.bit.GPIO12 0x7F04 %B16 #MASK=0x1000
GpioDataRegs.GPACLEAR.bit.GPIO13 0x7F04 %B16 #MASK=0x2000
GpioDataRegs.GPACLEAR.bit.GPIO14 0x7F04 %B16 #MASK=0x4000
GpioDataRegs.GPACLEAR.bit.GPIO15 0x7F04 %B16 #MASK=0x8000
GpioDataRegs.GPACLEAR.bit.GPIO16 0x7F05 %B16 #MASK=0x1
GpioDataRegs.GPACLEAR.bit.GPIO17 0x7F05 %B16 #MASK=0x2
GpioDataRegs.GPACLEAR.bit.GPIO18 0x7F05 %B16 #MASK=0x4
GpioDataRegs.GPACLEAR.bit.GPIO19 0x7F05 %B16 #MASK=0x8
GpioDataRegs.GPACLEAR.bit.GPIO20 0x7F05 %B16 #MASK=0x10
GpioDataRegs.GPACLEAR.bit.GPIO21 0x7F05 %B16 #MASK=0x20
GpioDataRegs.GPACLEAR.bit.GPIO22 0x7F05 %B16 #MASK=0x40
GpioDataRegs.GPACLEAR.bit.GPIO23 0x7F05 %B16 #MASK=0x80
GpioDataRegs.GPACLEAR.bit.GPIO24 0x7F05 %B16 #MASK=0x100
GpioDataRegs.GPACLEAR.bit.GPIO25 0x7F05 %B16 #MASK=0x200
GpioDataRegs.GPACLEAR.bit.GPIO26 0x7F05 %B16 #MASK=0x400
GpioDataRegs.GPACLEAR.bit.GPIO27 0x7F05 %B16 #MASK=0x800
GpioDataRegs.GPACLEAR.bit.GPIO28 0x7F05 %B16 #MASK=0x1000
GpioDataRegs.GPACLEAR.bit.GPIO29 0x7F05 %B16 #MASK=0x2000
GpioDataRegs.GPACLEAR.bit.GPIO30 0x7F05 %B16 #MASK=0x4000
GpioDataRegs.GPACLEAR.bit.GPIO31 0x7F05 %B16 #MASK=0x8000
GpioDataRegs.GPATOGGLE.all 0x7F06 %U32 #Unsigned
GpioDataRegs.GPATOGGLE.bit.GPIO0 0x7F06 %B16 #MASK=0x1
GpioDataRegs.GPATOGGLE.bit.GPIO1 0x7F06 %B16 #MASK=0x2
GpioDataRegs.GPATOGGLE.bit.GPIO2 0x7F06 %B16 #MASK=0x4
GpioDataRegs.GPATOGGLE.bit.GPIO3 0x7F06 %B16 #MASK=0x8
GpioDataRegs.GPATOGGLE.bit.GPIO4 0x7F06 %B16 #MASK=0x10
GpioDataRegs.GPATOGGLE.bit.GPIO5 0x7F06 %B16 #MASK=0x20
GpioDataRegs.GPATOGGLE.bit.GPIO6 0x7F06 %B16 #MASK=0x40
GpioDataRegs.GPATOGGLE.bit.GPIO7 0x7F06 %B16 #MASK=0x80
GpioDataRegs.GPATOGGLE.bit.GPIO8 0x7F06 %B16 #MASK=0x100
GpioDataRegs.GPATOGGLE.bit.GPIO9 0x7F06 %B16 #MASK=0x200
GpioDataRegs.GPATOGGLE.bit.GPIO10 0x7F06 %B16 #MASK=0x400
GpioDataRegs.GPATOGGLE.bit.GPIO11 0x7F06 %B16 #MASK=0x800
GpioDataRegs.GPATOGGLE.bit.GPIO12 0x7F06 %B16 #MASK=0x1000
GpioDataRegs.GPATOGGLE.bit.GPIO13 0x7F06 %B16 #MASK=0x2000
GpioDataRegs.GPATOGGLE.bit.GPIO14 0x7F06 %B16 #MASK=0x4000
GpioDataRegs.GPATOGGLE.bit.GPIO15 0x7F06 %B16 #MASK=0x8000
GpioDataRegs.GPATOGGLE.bit.GPIO16 0x7F07 %B16 #MASK=0x1
GpioDataRegs.GPATOGGLE.bit.GPIO17 0x7F07 %B16 #MASK=0x2
GpioDataRegs.GPATOGGLE.bit.GPIO18 0x7F07 %B16 #MASK=0x4
GpioDataRegs.GPATOGGLE.bit.GPIO19 0x7F07 %B16 #MASK=0x8
GpioDataRegs.GPATOGGLE.bit.GPIO20 0x7F07 %B16 #MASK=0x10
GpioDataRegs.GPATOGGLE.bit.GPIO21 0x7F07 %B16 #MASK=0x20
GpioDataRegs.GPATOGGLE.bit.GPIO22 0x7F07 %B16 #MASK=0x40
GpioDataRegs.GPATOGGLE.bit.GPIO23 0x7F07 %B16 #MASK=0x80
GpioDataRegs.GPATOGGLE.bit.GPIO24 0x7F07 %B16 #MASK=0x100
GpioDataRegs.GPATOGGLE.bit.GPIO25 0x7F07 %B16 #MASK=0x200
GpioDataRegs.GPATOGGLE.bit.GPIO26 0x7F07 %B16 #MASK=0x400
GpioDataRegs.GPATOGGLE.bit.GPIO27 0x7F07 %B16 #MASK=0x800
GpioDataRegs.GPATOGGLE.bit.GPIO28 0x7F07 %B16 #MASK=0x1000
GpioDataRegs.GPATOGGLE.bit.GPIO29 0x7F07 %B16 #MASK=0x2000
GpioDataRegs.GPATOGGLE.bit.GPIO30 0x7F07 %B16 #MASK=0x4000
GpioDataRegs.GPATOGGLE.bit.GPIO31 0x7F07 %B16 #MASK=0x8000
GpioDataRegs.GPBDAT.all 0x7F08 %U32 #Unsigned
GpioDataRegs.GPBDAT.bit.GPIO32 0x7F08 %B16 #MASK=0x1
GpioDataRegs.GPBDAT.bit.GPIO33 0x7F08 %B16 #MASK=0x2
GpioDataRegs.GPBDAT.bit.GPIO34 0x7F08 %B16 #MASK=0x4
GpioDataRegs.GPBDAT.bit.GPIO35 0x7F08 %B16 #MASK=0x8
GpioDataRegs.GPBDAT.bit.rsvd1 0x7F08 %B16 #MASK=0x10
GpioDataRegs.GPBDAT.bit.GPIO37 0x7F08 %B16 #MASK=0x20
GpioDataRegs.GPBDAT.bit.rsvd2 0x7F08 %B16 #MASK=0x40
GpioDataRegs.GPBDAT.bit.GPIO39 0x7F08 %B16 #MASK=0x80
GpioDataRegs.GPBDAT.bit.GPIO40 0x7F08 %B16 #MASK=0x100
GpioDataRegs.GPBDAT.bit.GPIO41 0x7F08 %B16 #MASK=0x200
GpioDataRegs.GPBDAT.bit.GPIO42 0x7F08 %B16 #MASK=0x400
GpioDataRegs.GPBDAT.bit.GPIO43 0x7F08 %B16 #MASK=0x800
GpioDataRegs.GPBDAT.bit.GPIO44 0x7F08 %B16 #MASK=0x1000
GpioDataRegs.GPBDAT.bit.GPIO45 0x7F08 %B16 #MASK=0x2000
GpioDataRegs.GPBDAT.bit.GPIO46 0x7F08 %B16 #MASK=0x4000
GpioDataRegs.GPBDAT.bit.GPIO47 0x7F08 %B16 #MASK=0x8000
GpioDataRegs.GPBDAT.bit.GPIO48 0x7F09 %B16 #MASK=0x1
GpioDataRegs.GPBDAT.bit.GPIO49 0x7F09 %B16 #MASK=0x2
GpioDataRegs.GPBDAT.bit.GPIO50 0x7F09 %B16 #MASK=0x4
GpioDataRegs.GPBDAT.bit.GPIO51 0x7F09 %B16 #MASK=0x8
GpioDataRegs.GPBDAT.bit.GPIO52 0x7F09 %B16 #MASK=0x10
GpioDataRegs.GPBDAT.bit.GPIO53 0x7F09 %B16 #MASK=0x20
GpioDataRegs.GPBDAT.bit.GPIO54 0x7F09 %B16 #MASK=0x40
GpioDataRegs.GPBDAT.bit.GPIO55 0x7F09 %B16 #MASK=0x80
GpioDataRegs.GPBDAT.bit.GPIO56 0x7F09 %B16 #MASK=0x100
GpioDataRegs.GPBDAT.bit.GPIO57 0x7F09 %B16 #MASK=0x200
GpioDataRegs.GPBDAT.bit.GPIO58 0x7F09 %B16 #MASK=0x400
GpioDataRegs.GPBDAT.bit.GPIO59 0x7F09 %B16 #MASK=0x800
GpioDataRegs.GPBDAT.bit.GPIO60 0x7F09 %B16 #MASK=0x1000
GpioDataRegs.GPBDAT.bit.GPIO61 0x7F09 %B16 #MASK=0x2000
GpioDataRegs.GPBDAT.bit.rsvd3 0x7F09 %B16 #MASK=0x4000
GpioDataRegs.GPBDAT.bit.rsvd4 0x7F09 %B16 #MASK=0x8000
GpioDataRegs.GPBSET.all 0x7F0A %U32 #Unsigned
GpioDataRegs.GPBSET.bit.GPIO32 0x7F0A %B16 #MASK=0x1
GpioDataRegs.GPBSET.bit.GPIO33 0x7F0A %B16 #MASK=0x2
GpioDataRegs.GPBSET.bit.GPIO34 0x7F0A %B16 #MASK=0x4
GpioDataRegs.GPBSET.bit.GPIO35 0x7F0A %B16 #MASK=0x8
GpioDataRegs.GPBSET.bit.rsvd1 0x7F0A %B16 #MASK=0x10
GpioDataRegs.GPBSET.bit.GPIO37 0x7F0A %B16 #MASK=0x20
GpioDataRegs.GPBSET.bit.rsvd2 0x7F0A %B16 #MASK=0x40
GpioDataRegs.GPBSET.bit.GPIO39 0x7F0A %B16 #MASK=0x80
GpioDataRegs.GPBSET.bit.GPIO40 0x7F0A %B16 #MASK=0x100
GpioDataRegs.GPBSET.bit.GPIO41 0x7F0A %B16 #MASK=0x200
GpioDataRegs.GPBSET.bit.GPIO42 0x7F0A %B16 #MASK=0x400
GpioDataRegs.GPBSET.bit.GPIO43 0x7F0A %B16 #MASK=0x800
GpioDataRegs.GPBSET.bit.GPIO44 0x7F0A %B16 #MASK=0x1000
GpioDataRegs.GPBSET.bit.GPIO45 0x7F0A %B16 #MASK=0x2000
GpioDataRegs.GPBSET.bit.GPIO46 0x7F0A %B16 #MASK=0x4000
GpioDataRegs.GPBSET.bit.GPIO47 0x7F0A %B16 #MASK=0x8000
GpioDataRegs.GPBSET.bit.GPIO48 0x7F0B %B16 #MASK=0x1
GpioDataRegs.GPBSET.bit.GPIO49 0x7F0B %B16 #MASK=0x2
GpioDataRegs.GPBSET.bit.GPIO50 0x7F0B %B16 #MASK=0x4
GpioDataRegs.GPBSET.bit.GPIO51 0x7F0B %B16 #MASK=0x8
GpioDataRegs.GPBSET.bit.GPIO52 0x7F0B %B16 #MASK=0x10
GpioDataRegs.GPBSET.bit.GPIO53 0x7F0B %B16 #MASK=0x20
GpioDataRegs.GPBSET.bit.GPIO54 0x7F0B %B16 #MASK=0x40
GpioDataRegs.GPBSET.bit.GPIO55 0x7F0B %B16 #MASK=0x80
GpioDataRegs.GPBSET.bit.GPIO56 0x7F0B %B16 #MASK=0x100
GpioDataRegs.GPBSET.bit.GPIO57 0x7F0B %B16 #MASK=0x200
GpioDataRegs.GPBSET.bit.GPIO58 0x7F0B %B16 #MASK=0x400
GpioDataRegs.GPBSET.bit.GPIO59 0x7F0B %B16 #MASK=0x800
GpioDataRegs.GPBSET.bit.GPIO60 0x7F0B %B16 #MASK=0x1000
GpioDataRegs.GPBSET.bit.GPIO61 0x7F0B %B16 #MASK=0x2000
GpioDataRegs.GPBSET.bit.rsvd3 0x7F0B %B16 #MASK=0x4000
GpioDataRegs.GPBSET.bit.rsvd4 0x7F0B %B16 #MASK=0x8000
GpioDataRegs.GPBCLEAR.all 0x7F0C %U32 #Unsigned
GpioDataRegs.GPBCLEAR.bit.GPIO32 0x7F0C %B16 #MASK=0x1
GpioDataRegs.GPBCLEAR.bit.GPIO33 0x7F0C %B16 #MASK=0x2
GpioDataRegs.GPBCLEAR.bit.GPIO34 0x7F0C %B16 #MASK=0x4
GpioDataRegs.GPBCLEAR.bit.GPIO35 0x7F0C %B16 #MASK=0x8
GpioDataRegs.GPBCLEAR.bit.rsvd1 0x7F0C %B16 #MASK=0x10
GpioDataRegs.GPBCLEAR.bit.GPIO37 0x7F0C %B16 #MASK=0x20
GpioDataRegs.GPBCLEAR.bit.rsvd2 0x7F0C %B16 #MASK=0x40
GpioDataRegs.GPBCLEAR.bit.GPIO39 0x7F0C %B16 #MASK=0x80
GpioDataRegs.GPBCLEAR.bit.GPIO40 0x7F0C %B16 #MASK=0x100
GpioDataRegs.GPBCLEAR.bit.GPIO41 0x7F0C %B16 #MASK=0x200
GpioDataRegs.GPBCLEAR.bit.GPIO42 0x7F0C %B16 #MASK=0x400
GpioDataRegs.GPBCLEAR.bit.GPIO43 0x7F0C %B16 #MASK=0x800
GpioDataRegs.GPBCLEAR.bit.GPIO44 0x7F0C %B16 #MASK=0x1000
GpioDataRegs.GPBCLEAR.bit.GPIO45 0x7F0C %B16 #MASK=0x2000
GpioDataRegs.GPBCLEAR.bit.GPIO46 0x7F0C %B16 #MASK=0x4000
GpioDataRegs.GPBCLEAR.bit.GPIO47 0x7F0C %B16 #MASK=0x8000
GpioDataRegs.GPBCLEAR.bit.GPIO48 0x7F0D %B16 #MASK=0x1
GpioDataRegs.GPBCLEAR.bit.GPIO49 0x7F0D %B16 #MASK=0x2
GpioDataRegs.GPBCLEAR.bit.GPIO50 0x7F0D %B16 #MASK=0x4
GpioDataRegs.GPBCLEAR.bit.GPIO51 0x7F0D %B16 #MASK=0x8
GpioDataRegs.GPBCLEAR.bit.GPIO52 0x7F0D %B16 #MASK=0x10
GpioDataRegs.GPBCLEAR.bit.GPIO53 0x7F0D %B16 #MASK=0x20
GpioDataRegs.GPBCLEAR.bit.GPIO54 0x7F0D %B16 #MASK=0x40
GpioDataRegs.GPBCLEAR.bit.GPIO55 0x7F0D %B16 #MASK=0x80
GpioDataRegs.GPBCLEAR.bit.GPIO56 0x7F0D %B16 #MASK=0x100
GpioDataRegs.GPBCLEAR.bit.GPIO57 0x7F0D %B16 #MASK=0x200
GpioDataRegs.GPBCLEAR.bit.GPIO58 0x7F0D %B16 #MASK=0x400
GpioDataRegs.GPBCLEAR.bit.GPIO59 0x7F0D %B16 #MASK=0x800
GpioDataRegs.GPBCLEAR.bit.GPIO60 0x7F0D %B16 #MASK=0x1000
GpioDataRegs.GPBCLEAR.bit.GPIO61 0x7F0D %B16 #MASK=0x2000
GpioDataRegs.GPBCLEAR.bit.rsvd3 0x7F0D %B16 #MASK=0x4000
GpioDataRegs.GPBCLEAR.bit.rsvd4 0x7F0D %B16 #MASK=0x8000
GpioDataRegs.GPBTOGGLE.all 0x7F0E %U32 #Unsigned
GpioDataRegs.GPBTOGGLE.bit.GPIO32 0x7F0E %B16 #MASK=0x1
GpioDataRegs.GPBTOGGLE.bit.GPIO33 0x7F0E %B16 #MASK=0x2
GpioDataRegs.GPBTOGGLE.bit.GPIO34 0x7F0E %B16 #MASK=0x4
GpioDataRegs.GPBTOGGLE.bit.GPIO35 0x7F0E %B16 #MASK=0x8
GpioDataRegs.GPBTOGGLE.bit.rsvd1 0x7F0E %B16 #MASK=0x10
GpioDataRegs.GPBTOGGLE.bit.GPIO37 0x7F0E %B16 #MASK=0x20
GpioDataRegs.GPBTOGGLE.bit.rsvd2 0x7F0E %B16 #MASK=0x40
GpioDataRegs.GPBTOGGLE.bit.GPIO39 0x7F0E %B16 #MASK=0x80
GpioDataRegs.GPBTOGGLE.bit.GPIO40 0x7F0E %B16 #MASK=0x100
GpioDataRegs.GPBTOGGLE.bit.GPIO41 0x7F0E %B16 #MASK=0x200
GpioDataRegs.GPBTOGGLE.bit.GPIO42 0x7F0E %B16 #MASK=0x400
GpioDataRegs.GPBTOGGLE.bit.GPIO43 0x7F0E %B16 #MASK=0x800
GpioDataRegs.GPBTOGGLE.bit.GPIO44 0x7F0E %B16 #MASK=0x1000
GpioDataRegs.GPBTOGGLE.bit.GPIO45 0x7F0E %B16 #MASK=0x2000
GpioDataRegs.GPBTOGGLE.bit.GPIO46 0x7F0E %B16 #MASK=0x4000
GpioDataRegs.GPBTOGGLE.bit.GPIO47 0x7F0E %B16 #MASK=0x8000
GpioDataRegs.GPBTOGGLE.bit.GPIO48 0x7F0F %B16 #MASK=0x1
GpioDataRegs.GPBTOGGLE.bit.GPIO49 0x7F0F %B16 #MASK=0x2
GpioDataRegs.GPBTOGGLE.bit.GPIO50 0x7F0F %B16 #MASK=0x4
GpioDataRegs.GPBTOGGLE.bit.GPIO51 0x7F0F %B16 #MASK=0x8
GpioDataRegs.GPBTOGGLE.bit.GPIO52 0x7F0F %B16 #MASK=0x10
GpioDataRegs.GPBTOGGLE.bit.GPIO53 0x7F0F %B16 #MASK=0x20
GpioDataRegs.GPBTOGGLE.bit.GPIO54 0x7F0F %B16 #MASK=0x40
GpioDataRegs.GPBTOGGLE.bit.GPIO55 0x7F0F %B16 #MASK=0x80
GpioDataRegs.GPBTOGGLE.bit.GPIO56 0x7F0F %B16 #MASK=0x100
GpioDataRegs.GPBTOGGLE.bit.GPIO57 0x7F0F %B16 #MASK=0x200
GpioDataRegs.GPBTOGGLE.bit.GPIO58 0x7F0F %B16 #MASK=0x400
GpioDataRegs.GPBTOGGLE.bit.GPIO59 0x7F0F %B16 #MASK=0x800
GpioDataRegs.GPBTOGGLE.bit.GPIO60 0x7F0F %B16 #MASK=0x1000
GpioDataRegs.GPBTOGGLE.bit.GPIO61 0x7F0F %B16 #MASK=0x2000
GpioDataRegs.GPBTOGGLE.bit.rsvd3 0x7F0F %B16 #MASK=0x4000
GpioDataRegs.GPBTOGGLE.bit.rsvd4 0x7F0F %B16 #MASK=0x8000
GpioDataRegs.rsvd1[0] 0x7F10 %U16 #Unsigned
GpioDataRegs.rsvd1[1] 0x7F11 %U16 #Unsigned
GpioDataRegs.rsvd1[2] 0x7F12 %U16 #Unsigned
GpioDataRegs.rsvd1[3] 0x7F13 %U16 #Unsigned
GpioDataRegs.rsvd1[4] 0x7F14 %U16 #Unsigned
GpioDataRegs.rsvd1[5] 0x7F15 %U16 #Unsigned
GpioDataRegs.rsvd1[6] 0x7F16 %U16 #Unsigned
GpioDataRegs.rsvd1[7] 0x7F17 %U16 #Unsigned
GpioDataRegs.rsvd1[8] 0x7F18 %U16 #Unsigned
GpioDataRegs.rsvd1[9] 0x7F19 %U16 #Unsigned
GpioDataRegs.rsvd1[10] 0x7F1A %U16 #Unsigned
GpioDataRegs.rsvd1[11] 0x7F1B %U16 #Unsigned
GpioDataRegs.rsvd1[12] 0x7F1C %U16 #Unsigned
GpioDataRegs.rsvd1[13] 0x7F1D %U16 #Unsigned
GpioDataRegs.rsvd1[14] 0x7F1E %U16 #Unsigned
GpioDataRegs.rsvd1[15] 0x7F1F %U16 #Unsigned
GpioDataRegs.rsvd1[16] 0x7F20 %U16 #Unsigned
GpioDataRegs.rsvd1[17] 0x7F21 %U16 #Unsigned
GpioDataRegs.rsvd1[18] 0x7F22 %U16 #Unsigned
GpioDataRegs.rsvd1[19] 0x7F23 %U16 #Unsigned
GpioDataRegs.rsvd1[20] 0x7F24 %U16 #Unsigned
GpioDataRegs.rsvd1[21] 0x7F25 %U16 #Unsigned
GpioDataRegs.rsvd1[22] 0x7F26 %U16 #Unsigned
GpioDataRegs.rsvd1[23] 0x7F27 %U16 #Unsigned
GpioDataRegs.rsvd1[24] 0x7F28 %U16 #Unsigned
GpioDataRegs.rsvd1[25] 0x7F29 %U16 #Unsigned
GpioDataRegs.rsvd1[26] 0x7F2A %U16 #Unsigned
GpioDataRegs.rsvd1[27] 0x7F2B %U16 #Unsigned
GpioDataRegs.rsvd1[28] 0x7F2C %U16 #Unsigned
GpioDataRegs.rsvd1[29] 0x7F2D %U16 #Unsigned
GpioDataRegs.rsvd1[30] 0x7F2E %U16 #Unsigned
GpioDataRegs.rsvd1[31] 0x7F2F %U16 #Unsigned
GpioDataRegs.rsvd1[32] 0x7F30 %U16 #Unsigned
GpioDataRegs.rsvd1[33] 0x7F31 %U16 #Unsigned
GpioDataRegs.rsvd1[34] 0x7F32 %U16 #Unsigned
GpioDataRegs.rsvd1[35] 0x7F33 %U16 #Unsigned
GpioDataRegs.rsvd1[36] 0x7F34 %U16 #Unsigned
GpioDataRegs.rsvd1[37] 0x7F35 %U16 #Unsigned
GpioDataRegs.rsvd1[38] 0x7F36 %U16 #Unsigned
GpioDataRegs.rsvd1[39] 0x7F37 %U16 #Unsigned
GpioDataRegs.GPHDAT.all 0x7F38 %U32 #Unsigned
GpioDataRegs.GPHDAT.bit.GPIO224 0x7F38 %B16 #MASK=0x1
GpioDataRegs.GPHDAT.bit.GPIO225 0x7F38 %B16 #MASK=0x2
GpioDataRegs.GPHDAT.bit.GPIO226 0x7F38 %B16 #MASK=0x4
GpioDataRegs.GPHDAT.bit.GPIO227 0x7F38 %B16 #MASK=0x8
GpioDataRegs.GPHDAT.bit.GPIO228 0x7F38 %B16 #MASK=0x10
GpioDataRegs.GPHDAT.bit.GPIO229 0x7F38 %B16 #MASK=0x20
GpioDataRegs.GPHDAT.bit.GPIO230 0x7F38 %B16 #MASK=0x40
GpioDataRegs.GPHDAT.bit.GPIO231 0x7F38 %B16 #MASK=0x80
GpioDataRegs.GPHDAT.bit.GPIO232 0x7F38 %B16 #MASK=0x100
GpioDataRegs.GPHDAT.bit.GPIO233 0x7F38 %B16 #MASK=0x200
GpioDataRegs.GPHDAT.bit.rsvd1 0x7F38 %B16 #MASK=0x400
GpioDataRegs.GPHDAT.bit.rsvd2 0x7F38 %B16 #MASK=0x800
GpioDataRegs.GPHDAT.bit.GPIO236 0x7F38 %B16 #MASK=0x1000
GpioDataRegs.GPHDAT.bit.GPIO237 0x7F38 %B16 #MASK=0x2000
GpioDataRegs.GPHDAT.bit.GPIO238 0x7F38 %B16 #MASK=0x4000
GpioDataRegs.GPHDAT.bit.GPIO239 0x7F38 %B16 #MASK=0x8000
GpioDataRegs.GPHDAT.bit.GPIO240 0x7F39 %B16 #MASK=0x1
GpioDataRegs.GPHDAT.bit.GPIO241 0x7F39 %B16 #MASK=0x2
GpioDataRegs.GPHDAT.bit.GPIO242 0x7F39 %B16 #MASK=0x4
GpioDataRegs.GPHDAT.bit.rsvd3 0x7F39 %B16 #MASK=0x8
GpioDataRegs.GPHDAT.bit.GPIO244 0x7F39 %B16 #MASK=0x10
GpioDataRegs.GPHDAT.bit.GPIO245 0x7F39 %B16 #MASK=0x20
GpioDataRegs.GPHDAT.bit.rsvd4 0x7F39 %B16 #MASK=0x40
GpioDataRegs.GPHDAT.bit.GPIO247 0x7F39 %B16 #MASK=0x80
GpioDataRegs.GPHDAT.bit.GPIO248 0x7F39 %B16 #MASK=0x100
GpioDataRegs.GPHDAT.bit.GPIO249 0x7F39 %B16 #MASK=0x200
GpioDataRegs.GPHDAT.bit.rsvd5 0x7F39 %B16 #MASK=0x400
GpioDataRegs.GPHDAT.bit.GPIO251 0x7F39 %B16 #MASK=0x800
GpioDataRegs.GPHDAT.bit.GPIO252 0x7F39 %B16 #MASK=0x1000
GpioDataRegs.GPHDAT.bit.GPIO253 0x7F39 %B16 #MASK=0x2000
GpioDataRegs.GPHDAT.bit.rsvd6 0x7F39 %B16 #MASK=0x4000
GpioDataRegs.GPHDAT.bit.rsvd7 0x7F39 %B16 #MASK=0x8000
MemoryErrorRegs.UCERRFLG.all 0x5F540 %U32 #Unsigned
MemoryErrorRegs.UCERRFLG.bit.CPURDERR 0x5F540 %B16 #MASK=0x1
MemoryErrorRegs.UCERRFLG.bit.DMARDERR 0x5F540 %B16 #MASK=0x2
MemoryErrorRegs.UCERRFLG.bit.CLA1RDERR 0x5F540 %B16 #MASK=0x4
MemoryErrorRegs.UCERRFLG.bit.rsvd1 0x5F540 %B16 #MASK=0x8
MemoryErrorRegs.UCERRFLG.bit.rsvd2 0x5F540 %B16 #MASK=0x10
MemoryErrorRegs.UCERRFLG.bit.HICARDERR 0x5F540 %B16 #MASK=0x20
MemoryErrorRegs.UCERRFLG.bit.rsvd3 0x5F540 %B16 #MASK=0xFFC0
MemoryErrorRegs.UCERRFLG.bit.rsvd4 0x5F541 %B16 #MASK=0xFFFF
MemoryErrorRegs.UCERRSET.all 0x5F542 %U32 #Unsigned
MemoryErrorRegs.UCERRSET.bit.CPURDERR 0x5F542 %B16 #MASK=0x1
MemoryErrorRegs.UCERRSET.bit.DMARDERR 0x5F542 %B16 #MASK=0x2
MemoryErrorRegs.UCERRSET.bit.CLA1RDERR 0x5F542 %B16 #MASK=0x4
MemoryErrorRegs.UCERRSET.bit.rsvd1 0x5F542 %B16 #MASK=0x8
MemoryErrorRegs.UCERRSET.bit.rsvd2 0x5F542 %B16 #MASK=0x10
MemoryErrorRegs.UCERRSET.bit.HICARDERR 0x5F542 %B16 #MASK=0x20
MemoryErrorRegs.UCERRSET.bit.rsvd3 0x5F542 %B16 #MASK=0xFFC0
MemoryErrorRegs.UCERRSET.bit.rsvd4 0x5F543 %B16 #MASK=0xFFFF
MemoryErrorRegs.UCERRCLR.all 0x5F544 %U32 #Unsigned
MemoryErrorRegs.UCERRCLR.bit.CPURDERR 0x5F544 %B16 #MASK=0x1
MemoryErrorRegs.UCERRCLR.bit.DMARDERR 0x5F544 %B16 #MASK=0x2
MemoryErrorRegs.UCERRCLR.bit.CLA1RDERR 0x5F544 %B16 #MASK=0x4
MemoryErrorRegs.UCERRCLR.bit.rsvd1 0x5F544 %B16 #MASK=0x8
MemoryErrorRegs.UCERRCLR.bit.rsvd2 0x5F544 %B16 #MASK=0x10
MemoryErrorRegs.UCERRCLR.bit.HICARDERR 0x5F544 %B16 #MASK=0x20
MemoryErrorRegs.UCERRCLR.bit.rsvd3 0x5F544 %B16 #MASK=0xFFC0
MemoryErrorRegs.UCERRCLR.bit.rsvd4 0x5F545 %B16 #MASK=0xFFFF
MemoryErrorRegs.UCCPUREADDR 0x5F546 %U32 #Unsigned
MemoryErrorRegs.UCDMAREADDR 0x5F548 %U32 #Unsigned
MemoryErrorRegs.UCCLA1READDR 0x5F54A %U32 #Unsigned
MemoryErrorRegs.rsvd1[0] 0x5F54C %U16 #Unsigned
MemoryErrorRegs.rsvd1[1] 0x5F54D %U16 #Unsigned
MemoryErrorRegs.rsvd1[2] 0x5F54E %U16 #Unsigned
MemoryErrorRegs.rsvd1[3] 0x5F54F %U16 #Unsigned
MemoryErrorRegs.UCHICAREADDR 0x5F550 %U32 #Unsigned
MemoryErrorRegs.rsvd2[0] 0x5F552 %U16 #Unsigned
MemoryErrorRegs.rsvd2[1] 0x5F553 %U16 #Unsigned
MemoryErrorRegs.rsvd2[2] 0x5F554 %U16 #Unsigned
MemoryErrorRegs.rsvd2[3] 0x5F555 %U16 #Unsigned
MemoryErrorRegs.rsvd2[4] 0x5F556 %U16 #Unsigned
MemoryErrorRegs.rsvd2[5] 0x5F557 %U16 #Unsigned
MemoryErrorRegs.rsvd2[6] 0x5F558 %U16 #Unsigned
MemoryErrorRegs.rsvd2[7] 0x5F559 %U16 #Unsigned
MemoryErrorRegs.rsvd2[8] 0x5F55A %U16 #Unsigned
MemoryErrorRegs.rsvd2[9] 0x5F55B %U16 #Unsigned
MemoryErrorRegs.rsvd2[10] 0x5F55C %U16 #Unsigned
MemoryErrorRegs.rsvd2[11] 0x5F55D %U16 #Unsigned
MemoryErrorRegs.rsvd2[12] 0x5F55E %U16 #Unsigned
MemoryErrorRegs.rsvd2[13] 0x5F55F %U16 #Unsigned
MemoryErrorRegs.CERRFLG.all 0x5F560 %U32 #Unsigned
MemoryErrorRegs.CERRFLG.bit.CPURDERR 0x5F560 %B16 #MASK=0x1
MemoryErrorRegs.CERRFLG.bit.DMARDERR 0x5F560 %B16 #MASK=0x2
MemoryErrorRegs.CERRFLG.bit.CLA1RDERR 0x5F560 %B16 #MASK=0x4
MemoryErrorRegs.CERRFLG.bit.rsvd1 0x5F560 %B16 #MASK=0x8
MemoryErrorRegs.CERRFLG.bit.rsvd2 0x5F560 %B16 #MASK=0x10
MemoryErrorRegs.CERRFLG.bit.HICRDERR 0x5F560 %B16 #MASK=0x20
MemoryErrorRegs.CERRFLG.bit.rsvd3 0x5F560 %B16 #MASK=0xFFC0
MemoryErrorRegs.CERRFLG.bit.rsvd4 0x5F561 %B16 #MASK=0xFFFF
MemoryErrorRegs.CERRSET.all 0x5F562 %U32 #Unsigned
MemoryErrorRegs.CERRSET.bit.CPURDERR 0x5F562 %B16 #MASK=0x1
MemoryErrorRegs.CERRSET.bit.DMARDERR 0x5F562 %B16 #MASK=0x2
MemoryErrorRegs.CERRSET.bit.CLA1RDERR 0x5F562 %B16 #MASK=0x4
MemoryErrorRegs.CERRSET.bit.rsvd1 0x5F562 %B16 #MASK=0x8
MemoryErrorRegs.CERRSET.bit.rsvd2 0x5F562 %B16 #MASK=0x10
MemoryErrorRegs.CERRSET.bit.HICRDERR 0x5F562 %B16 #MASK=0x20
MemoryErrorRegs.CERRSET.bit.rsvd3 0x5F562 %B16 #MASK=0xFFC0
MemoryErrorRegs.CERRSET.bit.rsvd4 0x5F563 %B16 #MASK=0xFFFF
MemoryErrorRegs.CERRCLR.all 0x5F564 %U32 #Unsigned
MemoryErrorRegs.CERRCLR.bit.CPURDERR 0x5F564 %B16 #MASK=0x1
MemoryErrorRegs.CERRCLR.bit.DMARDERR 0x5F564 %B16 #MASK=0x2
MemoryErrorRegs.CERRCLR.bit.CLA1RDERR 0x5F564 %B16 #MASK=0x4
MemoryErrorRegs.CERRCLR.bit.rsvd1 0x5F564 %B16 #MASK=0x8
MemoryErrorRegs.CERRCLR.bit.rsvd2 0x5F564 %B16 #MASK=0x10
MemoryErrorRegs.CERRCLR.bit.HICRDERR 0x5F564 %B16 #MASK=0x20
MemoryErrorRegs.CERRCLR.bit.rsvd3 0x5F564 %B16 #MASK=0xFFC0
MemoryErrorRegs.CERRCLR.bit.rsvd4 0x5F565 %B16 #MASK=0xFFFF
MemoryErrorRegs.CCPUREADDR 0x5F566 %U32 #Unsigned
MemoryErrorRegs.CDMAREADDR 0x5F568 %U32 #Unsigned
MemoryErrorRegs.CCLA1READDR 0x5F56A %U32 #Unsigned
MemoryErrorRegs.rsvd3[0] 0x5F56C %U16 #Unsigned
MemoryErrorRegs.rsvd3[1] 0x5F56D %U16 #Unsigned
MemoryErrorRegs.CERRCNT 0x5F56E %U32 #Unsigned
MemoryErrorRegs.CERRTHRES.all 0x5F570 %U32 #Unsigned
MemoryErrorRegs.CERRTHRES.bit.CERRTHRES 0x5F570 %B16 #MASK=0xFFFF
MemoryErrorRegs.CERRTHRES.bit.rsvd1 0x5F571 %B16 #MASK=0xFFFF
MemoryErrorRegs.CEINTFLG.all 0x5F572 %U32 #Unsigned
MemoryErrorRegs.CEINTFLG.bit.CEINTFLAG 0x5F572 %B16 #MASK=0x1
MemoryErrorRegs.CEINTFLG.bit.rsvd1 0x5F572 %B16 #MASK=0xFFFE
MemoryErrorRegs.CEINTFLG.bit.rsvd2 0x5F573 %B16 #MASK=0xFFFF
MemoryErrorRegs.CEINTCLR.all 0x5F574 %U32 #Unsigned
MemoryErrorRegs.CEINTCLR.bit.CEINTCLR 0x5F574 %B16 #MASK=0x1
MemoryErrorRegs.CEINTCLR.bit.rsvd1 0x5F574 %B16 #MASK=0xFFFE
MemoryErrorRegs.CEINTCLR.bit.rsvd2 0x5F575 %B16 #MASK=0xFFFF
MemoryErrorRegs.CEINTSET.all 0x5F576 %U32 #Unsigned
MemoryErrorRegs.CEINTSET.bit.CEINTSET 0x5F576 %B16 #MASK=0x1
MemoryErrorRegs.CEINTSET.bit.rsvd1 0x5F576 %B16 #MASK=0xFFFE
MemoryErrorRegs.CEINTSET.bit.rsvd2 0x5F577 %B16 #MASK=0xFFFF
MemoryErrorRegs.CEINTEN.all 0x5F578 %U32 #Unsigned
MemoryErrorRegs.CEINTEN.bit.CEINTEN 0x5F578 %B16 #MASK=0x1
MemoryErrorRegs.CEINTEN.bit.rsvd1 0x5F578 %B16 #MASK=0xFFFE
MemoryErrorRegs.CEINTEN.bit.rsvd2 0x5F579 %B16 #MASK=0xFFFF
MemoryErrorRegs.CHICREADDR 0x5F57A %U32 #Unsigned
ClkCfgRegs.rsvd1[0] 0x5D200 %U16 #Unsigned
ClkCfgRegs.rsvd1[1] 0x5D201 %U16 #Unsigned
ClkCfgRegs.CLKCFGLOCK1.all 0x5D202 %U32 #Unsigned
ClkCfgRegs.CLKCFGLOCK1.bit.CLKSRCCTL1 0x5D202 %B16 #MASK=0x1
ClkCfgRegs.CLKCFGLOCK1.bit.CLKSRCCTL2 0x5D202 %B16 #MASK=0x2
ClkCfgRegs.CLKCFGLOCK1.bit.CLKSRCCTL3 0x5D202 %B16 #MASK=0x4
ClkCfgRegs.CLKCFGLOCK1.bit.SYSPLLCTL1 0x5D202 %B16 #MASK=0x8
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd1 0x5D202 %B16 #MASK=0x10
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd2 0x5D202 %B16 #MASK=0x20
ClkCfgRegs.CLKCFGLOCK1.bit.SYSPLLMULT 0x5D202 %B16 #MASK=0x40
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd3 0x5D202 %B16 #MASK=0x80
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd4 0x5D202 %B16 #MASK=0x100
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd5 0x5D202 %B16 #MASK=0x200
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd6 0x5D202 %B16 #MASK=0x400
ClkCfgRegs.CLKCFGLOCK1.bit.SYSCLKDIVSEL 0x5D202 %B16 #MASK=0x800
ClkCfgRegs.CLKCFGLOCK1.bit.AUXCLKDIVSEL 0x5D202 %B16 #MASK=0x1000
ClkCfgRegs.CLKCFGLOCK1.bit.PERCLKDIVSEL 0x5D202 %B16 #MASK=0x2000
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd7 0x5D202 %B16 #MASK=0x4000
ClkCfgRegs.CLKCFGLOCK1.bit.LOSPCP 0x5D202 %B16 #MASK=0x8000
ClkCfgRegs.CLKCFGLOCK1.bit.XTALCR 0x5D203 %B16 #MASK=0x1
ClkCfgRegs.CLKCFGLOCK1.bit.rsvd8 0x5D203 %B16 #MASK=0xFFFE
ClkCfgRegs.rsvd2[0] 0x5D204 %U16 #Unsigned
ClkCfgRegs.rsvd2[1] 0x5D205 %U16 #Unsigned
ClkCfgRegs.rsvd2[2] 0x5D206 %U16 #Unsigned
ClkCfgRegs.rsvd2[3] 0x5D207 %U16 #Unsigned
ClkCfgRegs.CLKSRCCTL1.all 0x5D208 %U32 #Unsigned
ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL 0x5D208 %B16 #MASK=0x3
ClkCfgRegs.CLKSRCCTL1.bit.rsvd1 0x5D208 %B16 #MASK=0x4
ClkCfgRegs.CLKSRCCTL1.bit.INTOSC2OFF 0x5D208 %B16 #MASK=0x8
ClkCfgRegs.CLKSRCCTL1.bit.rsvd2 0x5D208 %B16 #MASK=0x10
ClkCfgRegs.CLKSRCCTL1.bit.WDHALTI 0x5D208 %B16 #MASK=0x20
ClkCfgRegs.CLKSRCCTL1.bit.rsvd3 0x5D208 %B16 #MASK=0xFFC0
ClkCfgRegs.CLKSRCCTL1.bit.rsvd4 0x5D209 %B16 #MASK=0xFFFF
ClkCfgRegs.CLKSRCCTL2.all 0x5D20A %U32 #Unsigned
ClkCfgRegs.CLKSRCCTL2.bit.rsvd1 0x5D20A %B16 #MASK=0x3
ClkCfgRegs.CLKSRCCTL2.bit.CANABCLKSEL 0x5D20A %B16 #MASK=0xC
ClkCfgRegs.CLKSRCCTL2.bit.rsvd2 0x5D20A %B16 #MASK=0x30
ClkCfgRegs.CLKSRCCTL2.bit.rsvd3 0x5D20A %B16 #MASK=0xC0
ClkCfgRegs.CLKSRCCTL2.bit.rsvd4 0x5D20A %B16 #MASK=0x300
ClkCfgRegs.CLKSRCCTL2.bit.MCANABCLKSEL 0x5D20A %B16 #MASK=0xC00
ClkCfgRegs.CLKSRCCTL2.bit.rsvd5 0x5D20A %B16 #MASK=0x3000
ClkCfgRegs.CLKSRCCTL2.bit.rsvd6 0x5D20A %B16 #MASK=0xC000
ClkCfgRegs.CLKSRCCTL2.bit.rsvd7 0x5D20B %B16 #MASK=0x3
ClkCfgRegs.CLKSRCCTL2.bit.rsvd8 0x5D20B %B16 #MASK=0xFFFC
ClkCfgRegs.CLKSRCCTL3.all 0x5D20C %U32 #Unsigned
ClkCfgRegs.CLKSRCCTL3.bit.XCLKOUTSEL 0x5D20C %B16 #MASK=0xF
ClkCfgRegs.CLKSRCCTL3.bit.rsvd1 0x5D20C %B16 #MASK=0xFFF0
ClkCfgRegs.CLKSRCCTL3.bit.rsvd2 0x5D20D %B16 #MASK=0xFFFF
ClkCfgRegs.SYSPLLCTL1.all 0x5D20E %U32 #Unsigned
ClkCfgRegs.SYSPLLCTL1.bit.PLLEN 0x5D20E %B16 #MASK=0x1
ClkCfgRegs.SYSPLLCTL1.bit.PLLCLKEN 0x5D20E %B16 #MASK=0x2
ClkCfgRegs.SYSPLLCTL1.bit.rsvd1 0x5D20E %B16 #MASK=0x4
ClkCfgRegs.SYSPLLCTL1.bit.rsvd2 0x5D20E %B16 #MASK=0x8
ClkCfgRegs.SYSPLLCTL1.bit.rsvd3 0x5D20E %B16 #MASK=0x10
ClkCfgRegs.SYSPLLCTL1.bit.rsvd4 0x5D20E %B16 #MASK=0x20
ClkCfgRegs.SYSPLLCTL1.bit.rsvd5 0x5D20E %B16 #MASK=0xFFC0
ClkCfgRegs.SYSPLLCTL1.bit.rsvd6 0x5D20F %B16 #MASK=0xFFFF
ClkCfgRegs.rsvd3[0] 0x5D210 %U16 #Unsigned
ClkCfgRegs.rsvd3[1] 0x5D211 %U16 #Unsigned
ClkCfgRegs.rsvd3[2] 0x5D212 %U16 #Unsigned
ClkCfgRegs.rsvd3[3] 0x5D213 %U16 #Unsigned
ClkCfgRegs.SYSPLLMULT.all 0x5D214 %U32 #Unsigned
ClkCfgRegs.SYSPLLMULT.bit.IMULT 0x5D214 %B16 #MASK=0xFF
ClkCfgRegs.SYSPLLMULT.bit.rsvd1 0x5D214 %B16 #MASK=0x300
ClkCfgRegs.SYSPLLMULT.bit.rsvd2 0x5D214 %B16 #MASK=0xC00
ClkCfgRegs.SYSPLLMULT.bit.rsvd3 0x5D214 %B16 #MASK=0x3000
ClkCfgRegs.SYSPLLMULT.bit.rsvd4 0x5D214 %B16 #MASK=0xC000
ClkCfgRegs.SYSPLLMULT.bit.ODIV 0x5D215 %B16 #MASK=0x1F
ClkCfgRegs.SYSPLLMULT.bit.rsvd5 0x5D215 %B16 #MASK=0xE0
ClkCfgRegs.SYSPLLMULT.bit.REFDIV 0x5D215 %B16 #MASK=0x1F00
ClkCfgRegs.SYSPLLMULT.bit.rsvd6 0x5D215 %B16 #MASK=0xE000
ClkCfgRegs.SYSPLLSTS.all 0x5D216 %U32 #Unsigned
ClkCfgRegs.SYSPLLSTS.bit.LOCKS 0x5D216 %B16 #MASK=0x1
ClkCfgRegs.SYSPLLSTS.bit.SLIPS 0x5D216 %B16 #MASK=0x2
ClkCfgRegs.SYSPLLSTS.bit.rsvd1 0x5D216 %B16 #MASK=0x4
ClkCfgRegs.SYSPLLSTS.bit.rsvd2 0x5D216 %B16 #MASK=0x8
ClkCfgRegs.SYSPLLSTS.bit.rsvd3 0x5D216 %B16 #MASK=0x10
ClkCfgRegs.SYSPLLSTS.bit.rsvd4 0x5D216 %B16 #MASK=0x20
ClkCfgRegs.SYSPLLSTS.bit.rsvd5 0x5D216 %B16 #MASK=0xFFC0
ClkCfgRegs.SYSPLLSTS.bit.rsvd6 0x5D217 %B16 #MASK=0xFFFF
ClkCfgRegs.rsvd4[0] 0x5D218 %U16 #Unsigned
ClkCfgRegs.rsvd4[1] 0x5D219 %U16 #Unsigned
ClkCfgRegs.rsvd4[2] 0x5D21A %U16 #Unsigned
ClkCfgRegs.rsvd4[3] 0x5D21B %U16 #Unsigned
ClkCfgRegs.rsvd4[4] 0x5D21C %U16 #Unsigned
ClkCfgRegs.rsvd4[5] 0x5D21D %U16 #Unsigned
ClkCfgRegs.rsvd4[6] 0x5D21E %U16 #Unsigned
ClkCfgRegs.rsvd4[7] 0x5D21F %U16 #Unsigned
ClkCfgRegs.rsvd4[8] 0x5D220 %U16 #Unsigned
ClkCfgRegs.rsvd4[9] 0x5D221 %U16 #Unsigned
ClkCfgRegs.SYSCLKDIVSEL.all 0x5D222 %U32 #Unsigned
ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV 0x5D222 %B16 #MASK=0x3F
ClkCfgRegs.SYSCLKDIVSEL.bit.rsvd1 0x5D222 %B16 #MASK=0xC0
ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV_LSB 0x5D222 %B16 #MASK=0x100
ClkCfgRegs.SYSCLKDIVSEL.bit.rsvd2 0x5D222 %B16 #MASK=0xFE00
ClkCfgRegs.SYSCLKDIVSEL.bit.rsvd3 0x5D223 %B16 #MASK=0xFFFF
ClkCfgRegs.AUXCLKDIVSEL.all 0x5D224 %U32 #Unsigned
ClkCfgRegs.AUXCLKDIVSEL.bit.rsvd1 0x5D224 %B16 #MASK=0x7
ClkCfgRegs.AUXCLKDIVSEL.bit.rsvd2 0x5D224 %B16 #MASK=0xF8
ClkCfgRegs.AUXCLKDIVSEL.bit.MCANCLKDIV 0x5D224 %B16 #MASK=0x1F00
ClkCfgRegs.AUXCLKDIVSEL.bit.rsvd3 0x5D224 %B16 #MASK=0xE000
ClkCfgRegs.AUXCLKDIVSEL.bit.rsvd4 0x5D225 %B16 #MASK=0xFFFF
ClkCfgRegs.rsvd5[0] 0x5D226 %U16 #Unsigned
ClkCfgRegs.rsvd5[1] 0x5D227 %U16 #Unsigned
ClkCfgRegs.XCLKOUTDIVSEL.all 0x5D228 %U32 #Unsigned
ClkCfgRegs.XCLKOUTDIVSEL.bit.XCLKOUTDIV 0x5D228 %B16 #MASK=0x3
ClkCfgRegs.XCLKOUTDIVSEL.bit.rsvd1 0x5D228 %B16 #MASK=0xFFFC
ClkCfgRegs.XCLKOUTDIVSEL.bit.rsvd2 0x5D229 %B16 #MASK=0xFFFF
ClkCfgRegs.rsvd6[0] 0x5D22A %U16 #Unsigned
ClkCfgRegs.rsvd6[1] 0x5D22B %U16 #Unsigned
ClkCfgRegs.LOSPCP.all 0x5D22C %U32 #Unsigned
ClkCfgRegs.LOSPCP.bit.LSPCLKDIV 0x5D22C %B16 #MASK=0x7
ClkCfgRegs.LOSPCP.bit.rsvd1 0x5D22C %B16 #MASK=0xFFF8
ClkCfgRegs.LOSPCP.bit.rsvd2 0x5D22D %B16 #MASK=0xFFFF
ClkCfgRegs.MCDCR.all 0x5D22E %U32 #Unsigned
ClkCfgRegs.MCDCR.bit.MCLKSTS 0x5D22E %B16 #MASK=0x1
ClkCfgRegs.MCDCR.bit.MCLKCLR 0x5D22E %B16 #MASK=0x2
ClkCfgRegs.MCDCR.bit.MCLKOFF 0x5D22E %B16 #MASK=0x4
ClkCfgRegs.MCDCR.bit.OSCOFF 0x5D22E %B16 #MASK=0x8
ClkCfgRegs.MCDCR.bit.SYSREF_LOSTS 0x5D22E %B16 #MASK=0x10
ClkCfgRegs.MCDCR.bit.SYSREF_LOSTSCLR 0x5D22E %B16 #MASK=0x20
ClkCfgRegs.MCDCR.bit.SYSREF_LOST_MCD_EN 0x5D22E %B16 #MASK=0x40
ClkCfgRegs.MCDCR.bit.rsvd1 0x5D22E %B16 #MASK=0x80
ClkCfgRegs.MCDCR.bit.rsvd2 0x5D22E %B16 #MASK=0x100
ClkCfgRegs.MCDCR.bit.rsvd3 0x5D22E %B16 #MASK=0x200
ClkCfgRegs.MCDCR.bit.rsvd4 0x5D22E %B16 #MASK=0xFC00
ClkCfgRegs.MCDCR.bit.rsvd5 0x5D22F %B16 #MASK=0xFFFF
ClkCfgRegs.X1CNT.all 0x5D230 %U32 #Unsigned
ClkCfgRegs.X1CNT.bit.X1CNT 0x5D230 %B16 #MASK=0x7FF
ClkCfgRegs.X1CNT.bit.rsvd1 0x5D230 %B16 #MASK=0xF800
ClkCfgRegs.X1CNT.bit.CLR 0x5D231 %B16 #MASK=0x1
ClkCfgRegs.X1CNT.bit.rsvd2 0x5D231 %B16 #MASK=0xFFFE
ClkCfgRegs.XTALCR.all 0x5D232 %U32 #Unsigned
ClkCfgRegs.XTALCR.bit.OSCOFF 0x5D232 %B16 #MASK=0x1
ClkCfgRegs.XTALCR.bit.SE 0x5D232 %B16 #MASK=0x2
ClkCfgRegs.XTALCR.bit.rsvd1 0x5D232 %B16 #MASK=0x4
ClkCfgRegs.XTALCR.bit.rsvd2 0x5D232 %B16 #MASK=0xFFF8
ClkCfgRegs.XTALCR.bit.rsvd3 0x5D233 %B16 #MASK=0xFFFF
ClkCfgRegs.rsvd7[0] 0x5D234 %U16 #Unsigned
ClkCfgRegs.rsvd7[1] 0x5D235 %U16 #Unsigned
ClkCfgRegs.rsvd7[2] 0x5D236 %U16 #Unsigned
ClkCfgRegs.rsvd7[3] 0x5D237 %U16 #Unsigned
ClkCfgRegs.rsvd7[4] 0x5D238 %U16 #Unsigned
ClkCfgRegs.rsvd7[5] 0x5D239 %U16 #Unsigned
ClkCfgRegs.XTALCR2.all 0x5D23A %U32 #Unsigned
ClkCfgRegs.XTALCR2.bit.XIF 0x5D23A %B16 #MASK=0x1
ClkCfgRegs.XTALCR2.bit.XOF 0x5D23A %B16 #MASK=0x2
ClkCfgRegs.XTALCR2.bit.FEN 0x5D23A %B16 #MASK=0x4
ClkCfgRegs.XTALCR2.bit.rsvd1 0x5D23A %B16 #MASK=0xFFF8
ClkCfgRegs.XTALCR2.bit.rsvd2 0x5D23B %B16 #MASK=0xFFFF
ClkCfgRegs.CLKFAILCFG.all 0x5D23C %U32 #Unsigned
ClkCfgRegs.CLKFAILCFG.bit.DCC0_ERROR_EN 0x5D23C %B16 #MASK=0x1
ClkCfgRegs.CLKFAILCFG.bit.DCC1_ERROR_EN 0x5D23C %B16 #MASK=0x2
ClkCfgRegs.CLKFAILCFG.bit.rsvd1 0x5D23C %B16 #MASK=0xFFFC
ClkCfgRegs.CLKFAILCFG.bit.rsvd2 0x5D23D %B16 #MASK=0xFFFF
DcsmZ1Regs.Z1_LINKPOINTER.all 0x5F000 %U32 #Unsigned
DcsmZ1Regs.Z1_LINKPOINTER.bit.LINKPOINTER 0x5F000 %B16 #MASK=0x3FFF
DcsmZ1Regs.Z1_LINKPOINTER.bit.rsvd1 0x5F000 %B16 #MASK=0xC000
DcsmZ1Regs.Z1_LINKPOINTER.bit.rsvd2 0x5F001 %B16 #MASK=0xFFFF
DcsmZ1Regs.Z1_OTPSECLOCK.all 0x5F002 %U32 #Unsigned
DcsmZ1Regs.Z1_OTPSECLOCK.bit.JTAGLOCK 0x5F002 %B16 #MASK=0x1
DcsmZ1Regs.Z1_OTPSECLOCK.bit.rsvd1 0x5F002 %B16 #MASK=0xE
DcsmZ1Regs.Z1_OTPSECLOCK.bit.PSWDLOCK 0x5F002 %B16 #MASK=0xF0
DcsmZ1Regs.Z1_OTPSECLOCK.bit.CRCLOCK 0x5F002 %B16 #MASK=0xF00
DcsmZ1Regs.Z1_OTPSECLOCK.bit.rsvd2 0x5F002 %B16 #MASK=0xF000
DcsmZ1Regs.Z1_OTPSECLOCK.bit.rsvd3 0x5F003 %B16 #MASK=0xFFFF
DcsmZ1Regs.Z1_JLM_ENABLE.all 0x5F004 %U32 #Unsigned
DcsmZ1Regs.Z1_JLM_ENABLE.bit.Z1_JLM_ENABLE 0x5F004 %B16 #MASK=0xF
DcsmZ1Regs.Z1_JLM_ENABLE.bit.rsvd1 0x5F004 %B16 #MASK=0xFFF0
DcsmZ1Regs.Z1_JLM_ENABLE.bit.rsvd2 0x5F005 %B16 #MASK=0xFFFF
DcsmZ1Regs.Z1_LINKPOINTERERR.all 0x5F006 %U32 #Unsigned
DcsmZ1Regs.Z1_LINKPOINTERERR.bit.Z1_LINKPOINTERERR 0x5F006 %B16 #MASK=0x3FFF
DcsmZ1Regs.Z1_LINKPOINTERERR.bit.rsvd1 0x5F006 %B16 #MASK=0xC000
DcsmZ1Regs.Z1_LINKPOINTERERR.bit.rsvd2 0x5F007 %B16 #MASK=0xFFFF
DcsmZ1Regs.Z1_GPREG1 0x5F008 %U32 #Unsigned
DcsmZ1Regs.Z1_GPREG2 0x5F00A %U32 #Unsigned
DcsmZ1Regs.Z1_GPREG3 0x5F00C %U32 #Unsigned
DcsmZ1Regs.Z1_GPREG4 0x5F00E %U32 #Unsigned
DcsmZ1Regs.Z1_CSMKEY0 0x5F010 %U32 #Unsigned
DcsmZ1Regs.Z1_CSMKEY1 0x5F012 %U32 #Unsigned
DcsmZ1Regs.Z1_CSMKEY2 0x5F014 %U32 #Unsigned
DcsmZ1Regs.Z1_CSMKEY3 0x5F016 %U32 #Unsigned
DcsmZ1Regs.Z1_CR.all 0x5F018 %U32 #Unsigned
DcsmZ1Regs.Z1_CR.bit.rsvd1 0x5F018 %B16 #MASK=0x1
DcsmZ1Regs.Z1_CR.bit.rsvd2 0x5F018 %B16 #MASK=0x2
DcsmZ1Regs.Z1_CR.bit.rsvd3 0x5F018 %B16 #MASK=0x4
DcsmZ1Regs.Z1_CR.bit.rsvd4 0x5F018 %B16 #MASK=0x8
DcsmZ1Regs.Z1_CR.bit.rsvd5 0x5F018 %B16 #MASK=0xFFF0
DcsmZ1Regs.Z1_CR.bit.rsvd6 0x5F019 %B16 #MASK=0x7
DcsmZ1Regs.Z1_CR.bit.ALLZERO 0x5F019 %B16 #MASK=0x8
DcsmZ1Regs.Z1_CR.bit.ALLONE 0x5F019 %B16 #MASK=0x10
DcsmZ1Regs.Z1_CR.bit.UNSECURE 0x5F019 %B16 #MASK=0x20
DcsmZ1Regs.Z1_CR.bit.ARMED 0x5F019 %B16 #MASK=0x40
DcsmZ1Regs.Z1_CR.bit.rsvd7 0x5F019 %B16 #MASK=0x80
DcsmZ1Regs.Z1_CR.bit.rsvd8 0x5F019 %B16 #MASK=0x7F00
DcsmZ1Regs.Z1_CR.bit.FORCESEC 0x5F019 %B16 #MASK=0x8000
DcsmZ1Regs.Z1_GRABSECT1R.all 0x5F01A %U32 #Unsigned
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT0 0x5F01A %B16 #MASK=0x3
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT1 0x5F01A %B16 #MASK=0xC
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT2 0x5F01A %B16 #MASK=0x30
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT3 0x5F01A %B16 #MASK=0xC0
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT4 0x5F01A %B16 #MASK=0x300
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT5 0x5F01A %B16 #MASK=0xC00
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT6 0x5F01A %B16 #MASK=0x3000
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT7 0x5F01A %B16 #MASK=0xC000
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT8 0x5F01B %B16 #MASK=0x3
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT9 0x5F01B %B16 #MASK=0xC
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT10 0x5F01B %B16 #MASK=0x30
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT11 0x5F01B %B16 #MASK=0xC0
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT12 0x5F01B %B16 #MASK=0x300
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT13 0x5F01B %B16 #MASK=0xC00
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT14 0x5F01B %B16 #MASK=0x3000
DcsmZ1Regs.Z1_GRABSECT1R.bit.GRAB_SECT15 0x5F01B %B16 #MASK=0xC000
DcsmZ1Regs.Z1_GRABSECT2R.all 0x5F01C %U32 #Unsigned
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT0 0x5F01C %B16 #MASK=0x3
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT1 0x5F01C %B16 #MASK=0xC
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT2 0x5F01C %B16 #MASK=0x30
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT3 0x5F01C %B16 #MASK=0xC0
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT4 0x5F01C %B16 #MASK=0x300
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT5 0x5F01C %B16 #MASK=0xC00
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT6 0x5F01C %B16 #MASK=0x3000
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT7 0x5F01C %B16 #MASK=0xC000
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT8 0x5F01D %B16 #MASK=0x3
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT9 0x5F01D %B16 #MASK=0xC
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT10 0x5F01D %B16 #MASK=0x30
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT11 0x5F01D %B16 #MASK=0xC0
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT12 0x5F01D %B16 #MASK=0x300
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT13 0x5F01D %B16 #MASK=0xC00
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT14 0x5F01D %B16 #MASK=0x3000
DcsmZ1Regs.Z1_GRABSECT2R.bit.GRAB_SECT15 0x5F01D %B16 #MASK=0xC000
DcsmZ1Regs.Z1_GRABSECT3R.all 0x5F01E %U32 #Unsigned
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT0 0x5F01E %B16 #MASK=0x3
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT1 0x5F01E %B16 #MASK=0xC
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT2 0x5F01E %B16 #MASK=0x30
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT3 0x5F01E %B16 #MASK=0xC0
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT4 0x5F01E %B16 #MASK=0x300
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT5 0x5F01E %B16 #MASK=0xC00
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT6 0x5F01E %B16 #MASK=0x3000
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT7 0x5F01E %B16 #MASK=0xC000
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT8 0x5F01F %B16 #MASK=0x3
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT9 0x5F01F %B16 #MASK=0xC
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT10 0x5F01F %B16 #MASK=0x30
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT11 0x5F01F %B16 #MASK=0xC0
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT12 0x5F01F %B16 #MASK=0x300
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT13 0x5F01F %B16 #MASK=0xC00
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT14 0x5F01F %B16 #MASK=0x3000
DcsmZ1Regs.Z1_GRABSECT3R.bit.GRAB_SECT15 0x5F01F %B16 #MASK=0xC000
DcsmZ1Regs.Z1_GRABRAM1R.all 0x5F020 %U32 #Unsigned
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM0 0x5F020 %B16 #MASK=0x3
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM1 0x5F020 %B16 #MASK=0xC
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM2 0x5F020 %B16 #MASK=0x30
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM3 0x5F020 %B16 #MASK=0xC0
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM4 0x5F020 %B16 #MASK=0x300
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM5 0x5F020 %B16 #MASK=0xC00
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM6 0x5F020 %B16 #MASK=0x3000
DcsmZ1Regs.Z1_GRABRAM1R.bit.GRAB_RAM7 0x5F020 %B16 #MASK=0xC000
DcsmZ1Regs.Z1_GRABRAM1R.bit.rsvd1 0x5F021 %B16 #MASK=0xFFFF
DcsmZ1Regs.rsvd1[0] 0x5F022 %U16 #Unsigned
DcsmZ1Regs.rsvd1[1] 0x5F023 %U16 #Unsigned
DcsmZ1Regs.rsvd1[2] 0x5F024 %U16 #Unsigned
DcsmZ1Regs.rsvd1[3] 0x5F025 %U16 #Unsigned
DcsmZ1Regs.Z1_EXEONLYSECT1R.all 0x5F026 %U32 #Unsigned
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT0 0x5F026 %B16 #MASK=0x1
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT1 0x5F026 %B16 #MASK=0x2
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT2 0x5F026 %B16 #MASK=0x4
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT3 0x5F026 %B16 #MASK=0x8
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT4 0x5F026 %B16 #MASK=0x10
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT5 0x5F026 %B16 #MASK=0x20
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT6 0x5F026 %B16 #MASK=0x40
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT7 0x5F026 %B16 #MASK=0x80
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT8 0x5F026 %B16 #MASK=0x100
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT9 0x5F026 %B16 #MASK=0x200
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT10 0x5F026 %B16 #MASK=0x400
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT11 0x5F026 %B16 #MASK=0x800
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT12 0x5F026 %B16 #MASK=0x1000
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT13 0x5F026 %B16 #MASK=0x2000
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT14 0x5F026 %B16 #MASK=0x4000
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK0_SECT15 0x5F026 %B16 #MASK=0x8000
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT0 0x5F027 %B16 #MASK=0x1
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT1 0x5F027 %B16 #MASK=0x2
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT2 0x5F027 %B16 #MASK=0x4
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT3 0x5F027 %B16 #MASK=0x8
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT4 0x5F027 %B16 #MASK=0x10
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT5 0x5F027 %B16 #MASK=0x20
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT6 0x5F027 %B16 #MASK=0x40
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT7 0x5F027 %B16 #MASK=0x80
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT8 0x5F027 %B16 #MASK=0x100
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT9 0x5F027 %B16 #MASK=0x200
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT10 0x5F027 %B16 #MASK=0x400
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT11 0x5F027 %B16 #MASK=0x800
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT12 0x5F027 %B16 #MASK=0x1000
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT13 0x5F027 %B16 #MASK=0x2000
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT14 0x5F027 %B16 #MASK=0x4000
DcsmZ1Regs.Z1_EXEONLYSECT1R.bit.EXEONLY_BANK1_SECT15 0x5F027 %B16 #MASK=0x8000
DcsmZ1Regs.Z1_EXEONLYSECT2R.all 0x5F028 %U32 #Unsigned
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT0 0x5F028 %B16 #MASK=0x1
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT1 0x5F028 %B16 #MASK=0x2
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT2 0x5F028 %B16 #MASK=0x4
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT3 0x5F028 %B16 #MASK=0x8
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT4 0x5F028 %B16 #MASK=0x10
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT5 0x5F028 %B16 #MASK=0x20
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT6 0x5F028 %B16 #MASK=0x40
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT7 0x5F028 %B16 #MASK=0x80
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT8 0x5F028 %B16 #MASK=0x100
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT9 0x5F028 %B16 #MASK=0x200
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT10 0x5F028 %B16 #MASK=0x400
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT11 0x5F028 %B16 #MASK=0x800
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT12 0x5F028 %B16 #MASK=0x1000
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT13 0x5F028 %B16 #MASK=0x2000
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT14 0x5F028 %B16 #MASK=0x4000
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.EXEONLY_BANK2_SECT15 0x5F028 %B16 #MASK=0x8000
DcsmZ1Regs.Z1_EXEONLYSECT2R.bit.rsvd1 0x5F029 %B16 #MASK=0xFFFF
DcsmZ1Regs.Z1_EXEONLYRAM1R.all 0x5F02A %U32 #Unsigned
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM0 0x5F02A %B16 #MASK=0x1
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM1 0x5F02A %B16 #MASK=0x2
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM2 0x5F02A %B16 #MASK=0x4
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM3 0x5F02A %B16 #MASK=0x8
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM4 0x5F02A %B16 #MASK=0x10
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM5 0x5F02A %B16 #MASK=0x20
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM6 0x5F02A %B16 #MASK=0x40
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.EXEONLY_RAM7 0x5F02A %B16 #MASK=0x80
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.rsvd1 0x5F02A %B16 #MASK=0xFF00
DcsmZ1Regs.Z1_EXEONLYRAM1R.bit.rsvd2 0x5F02B %B16 #MASK=0xFFFF
DcsmZ1Regs.rsvd2[0] 0x5F02C %U16 #Unsigned
DcsmZ1Regs.rsvd2[1] 0x5F02D %U16 #Unsigned
DcsmZ1Regs.Z1_JTAGKEY0 0x5F02E %U32 #Unsigned
DcsmZ1Regs.Z1_JTAGKEY1 0x5F030 %U32 #Unsigned
DcsmZ1Regs.Z1_JTAGKEY2 0x5F032 %U32 #Unsigned
DcsmZ1Regs.Z1_JTAGKEY3 0x5F034 %U32 #Unsigned
DcsmZ1Regs.Z1_CMACKEY0 0x5F036 %U32 #Unsigned
DcsmZ1Regs.Z1_CMACKEY1 0x5F038 %U32 #Unsigned
DcsmZ1Regs.Z1_CMACKEY2 0x5F03A %U32 #Unsigned
DcsmZ1Regs.Z1_CMACKEY3 0x5F03C %U32 #Unsigned
AccessProtectionRegs.NMAVFLG.all 0x5F500 %U32 #Unsigned
AccessProtectionRegs.NMAVFLG.bit.CPUREAD 0x5F500 %B16 #MASK=0x1
AccessProtectionRegs.NMAVFLG.bit.CPUWRITE 0x5F500 %B16 #MASK=0x2
AccessProtectionRegs.NMAVFLG.bit.CPUFETCH 0x5F500 %B16 #MASK=0x4
AccessProtectionRegs.NMAVFLG.bit.DMAWRITE 0x5F500 %B16 #MASK=0x8
AccessProtectionRegs.NMAVFLG.bit.CLA1READ 0x5F500 %B16 #MASK=0x10
AccessProtectionRegs.NMAVFLG.bit.CLA1WRITE 0x5F500 %B16 #MASK=0x20
AccessProtectionRegs.NMAVFLG.bit.CLA1FETCH 0x5F500 %B16 #MASK=0x40
AccessProtectionRegs.NMAVFLG.bit.rsvd1 0x5F500 %B16 #MASK=0x80
AccessProtectionRegs.NMAVFLG.bit.rsvd2 0x5F500 %B16 #MASK=0x100
AccessProtectionRegs.NMAVFLG.bit.rsvd3 0x5F500 %B16 #MASK=0x200
AccessProtectionRegs.NMAVFLG.bit.DMAREAD 0x5F500 %B16 #MASK=0x400
AccessProtectionRegs.NMAVFLG.bit.HICREAD 0x5F500 %B16 #MASK=0x800
AccessProtectionRegs.NMAVFLG.bit.HICWRITE 0x5F500 %B16 #MASK=0x1000
AccessProtectionRegs.NMAVFLG.bit.rsvd4 0x5F500 %B16 #MASK=0xE000
AccessProtectionRegs.NMAVFLG.bit.rsvd5 0x5F501 %B16 #MASK=0xFFFF
AccessProtectionRegs.NMAVSET.all 0x5F502 %U32 #Unsigned
AccessProtectionRegs.NMAVSET.bit.CPUREAD 0x5F502 %B16 #MASK=0x1
AccessProtectionRegs.NMAVSET.bit.CPUWRITE 0x5F502 %B16 #MASK=0x2
AccessProtectionRegs.NMAVSET.bit.CPUFETCH 0x5F502 %B16 #MASK=0x4
AccessProtectionRegs.NMAVSET.bit.DMAWRITE 0x5F502 %B16 #MASK=0x8
AccessProtectionRegs.NMAVSET.bit.CLA1READ 0x5F502 %B16 #MASK=0x10
AccessProtectionRegs.NMAVSET.bit.CLA1WRITE 0x5F502 %B16 #MASK=0x20
AccessProtectionRegs.NMAVSET.bit.CLA1FETCH 0x5F502 %B16 #MASK=0x40
AccessProtectionRegs.NMAVSET.bit.rsvd1 0x5F502 %B16 #MASK=0x80
AccessProtectionRegs.NMAVSET.bit.rsvd2 0x5F502 %B16 #MASK=0x100
AccessProtectionRegs.NMAVSET.bit.rsvd3 0x5F502 %B16 #MASK=0x200
AccessProtectionRegs.NMAVSET.bit.DMAREAD 0x5F502 %B16 #MASK=0x400
AccessProtectionRegs.NMAVSET.bit.HICREAD 0x5F502 %B16 #MASK=0x800
AccessProtectionRegs.NMAVSET.bit.HICWRITE 0x5F502 %B16 #MASK=0x1000
AccessProtectionRegs.NMAVSET.bit.rsvd4 0x5F502 %B16 #MASK=0xE000
AccessProtectionRegs.NMAVSET.bit.rsvd5 0x5F503 %B16 #MASK=0xFFFF
AccessProtectionRegs.NMAVCLR.all 0x5F504 %U32 #Unsigned
AccessProtectionRegs.NMAVCLR.bit.CPUREAD 0x5F504 %B16 #MASK=0x1
AccessProtectionRegs.NMAVCLR.bit.CPUWRITE 0x5F504 %B16 #MASK=0x2
AccessProtectionRegs.NMAVCLR.bit.CPUFETCH 0x5F504 %B16 #MASK=0x4
AccessProtectionRegs.NMAVCLR.bit.DMAWRITE 0x5F504 %B16 #MASK=0x8
AccessProtectionRegs.NMAVCLR.bit.CLA1READ 0x5F504 %B16 #MASK=0x10
AccessProtectionRegs.NMAVCLR.bit.CLA1WRITE 0x5F504 %B16 #MASK=0x20
AccessProtectionRegs.NMAVCLR.bit.CLA1FETCH 0x5F504 %B16 #MASK=0x40
AccessProtectionRegs.NMAVCLR.bit.rsvd1 0x5F504 %B16 #MASK=0x80
AccessProtectionRegs.NMAVCLR.bit.rsvd2 0x5F504 %B16 #MASK=0x100
AccessProtectionRegs.NMAVCLR.bit.rsvd3 0x5F504 %B16 #MASK=0x200
AccessProtectionRegs.NMAVCLR.bit.DMAREAD 0x5F504 %B16 #MASK=0x400
AccessProtectionRegs.NMAVCLR.bit.HICREAD 0x5F504 %B16 #MASK=0x800
AccessProtectionRegs.NMAVCLR.bit.HICWRITE 0x5F504 %B16 #MASK=0x1000
AccessProtectionRegs.NMAVCLR.bit.rsvd4 0x5F504 %B16 #MASK=0xE000
AccessProtectionRegs.NMAVCLR.bit.rsvd5 0x5F505 %B16 #MASK=0xFFFF
AccessProtectionRegs.NMAVINTEN.all 0x5F506 %U32 #Unsigned
AccessProtectionRegs.NMAVINTEN.bit.CPUREAD 0x5F506 %B16 #MASK=0x1
AccessProtectionRegs.NMAVINTEN.bit.CPUWRITE 0x5F506 %B16 #MASK=0x2
AccessProtectionRegs.NMAVINTEN.bit.CPUFETCH 0x5F506 %B16 #MASK=0x4
AccessProtectionRegs.NMAVINTEN.bit.DMAWRITE 0x5F506 %B16 #MASK=0x8
AccessProtectionRegs.NMAVINTEN.bit.CLA1READ 0x5F506 %B16 #MASK=0x10
AccessProtectionRegs.NMAVINTEN.bit.CLA1WRITE 0x5F506 %B16 #MASK=0x20
AccessProtectionRegs.NMAVINTEN.bit.CLA1FETCH 0x5F506 %B16 #MASK=0x40
AccessProtectionRegs.NMAVINTEN.bit.rsvd1 0x5F506 %B16 #MASK=0x80
AccessProtectionRegs.NMAVINTEN.bit.rsvd2 0x5F506 %B16 #MASK=0x100
AccessProtectionRegs.NMAVINTEN.bit.rsvd3 0x5F506 %B16 #MASK=0x200
AccessProtectionRegs.NMAVINTEN.bit.DMAREAD 0x5F506 %B16 #MASK=0x400
AccessProtectionRegs.NMAVINTEN.bit.HICREAD 0x5F506 %B16 #MASK=0x800
AccessProtectionRegs.NMAVINTEN.bit.HICWRITE 0x5F506 %B16 #MASK=0x1000
AccessProtectionRegs.NMAVINTEN.bit.rsvd4 0x5F506 %B16 #MASK=0xE000
AccessProtectionRegs.NMAVINTEN.bit.rsvd5 0x5F507 %B16 #MASK=0xFFFF
AccessProtectionRegs.NMCPURDAVADDR 0x5F508 %U32 #Unsigned
AccessProtectionRegs.NMCPUWRAVADDR 0x5F50A %U32 #Unsigned
AccessProtectionRegs.NMCPUFAVADDR 0x5F50C %U32 #Unsigned
AccessProtectionRegs.NMDMAWRAVADDR 0x5F50E %U32 #Unsigned
AccessProtectionRegs.NMCLA1RDAVADDR 0x5F510 %U32 #Unsigned
AccessProtectionRegs.NMCLA1WRAVADDR 0x5F512 %U32 #Unsigned
AccessProtectionRegs.NMCLA1FAVADDR 0x5F514 %U32 #Unsigned
AccessProtectionRegs.rsvd1[0] 0x5F516 %U16 #Unsigned
AccessProtectionRegs.rsvd1[1] 0x5F517 %U16 #Unsigned
AccessProtectionRegs.rsvd1[2] 0x5F518 %U16 #Unsigned
AccessProtectionRegs.rsvd1[3] 0x5F519 %U16 #Unsigned
AccessProtectionRegs.rsvd1[4] 0x5F51A %U16 #Unsigned
AccessProtectionRegs.rsvd1[5] 0x5F51B %U16 #Unsigned
AccessProtectionRegs.NMDMARDAVADDR 0x5F51C %U32 #Unsigned
AccessProtectionRegs.rsvd2[0] 0x5F51E %U16 #Unsigned
AccessProtectionRegs.rsvd2[1] 0x5F51F %U16 #Unsigned
AccessProtectionRegs.MAVFLG.all 0x5F520 %U32 #Unsigned
AccessProtectionRegs.MAVFLG.bit.CPUFETCH 0x5F520 %B16 #MASK=0x1
AccessProtectionRegs.MAVFLG.bit.CPUWRITE 0x5F520 %B16 #MASK=0x2
AccessProtectionRegs.MAVFLG.bit.DMAWRITE 0x5F520 %B16 #MASK=0x4
AccessProtectionRegs.MAVFLG.bit.HICAWRITE 0x5F520 %B16 #MASK=0x8
AccessProtectionRegs.MAVFLG.bit.rsvd1 0x5F520 %B16 #MASK=0xFFF0
AccessProtectionRegs.MAVFLG.bit.rsvd2 0x5F521 %B16 #MASK=0xFFFF
AccessProtectionRegs.MAVSET.all 0x5F522 %U32 #Unsigned
AccessProtectionRegs.MAVSET.bit.CPUFETCH 0x5F522 %B16 #MASK=0x1
AccessProtectionRegs.MAVSET.bit.CPUWRITE 0x5F522 %B16 #MASK=0x2
AccessProtectionRegs.MAVSET.bit.DMAWRITE 0x5F522 %B16 #MASK=0x4
AccessProtectionRegs.MAVSET.bit.HICAWRITE 0x5F522 %B16 #MASK=0x8
AccessProtectionRegs.MAVSET.bit.rsvd1 0x5F522 %B16 #MASK=0xFFF0
AccessProtectionRegs.MAVSET.bit.rsvd2 0x5F523 %B16 #MASK=0xFFFF
AccessProtectionRegs.MAVCLR.all 0x5F524 %U32 #Unsigned
AccessProtectionRegs.MAVCLR.bit.CPUFETCH 0x5F524 %B16 #MASK=0x1
AccessProtectionRegs.MAVCLR.bit.CPUWRITE 0x5F524 %B16 #MASK=0x2
AccessProtectionRegs.MAVCLR.bit.DMAWRITE 0x5F524 %B16 #MASK=0x4
AccessProtectionRegs.MAVCLR.bit.HICAWRITE 0x5F524 %B16 #MASK=0x8
AccessProtectionRegs.MAVCLR.bit.rsvd1 0x5F524 %B16 #MASK=0xFFF0
AccessProtectionRegs.MAVCLR.bit.rsvd2 0x5F525 %B16 #MASK=0xFFFF
AccessProtectionRegs.MAVINTEN.all 0x5F526 %U32 #Unsigned
AccessProtectionRegs.MAVINTEN.bit.CPUFETCH 0x5F526 %B16 #MASK=0x1
AccessProtectionRegs.MAVINTEN.bit.CPUWRITE 0x5F526 %B16 #MASK=0x2
AccessProtectionRegs.MAVINTEN.bit.DMAWRITE 0x5F526 %B16 #MASK=0x4
AccessProtectionRegs.MAVINTEN.bit.HICAWRITE 0x5F526 %B16 #MASK=0x8
AccessProtectionRegs.MAVINTEN.bit.rsvd1 0x5F526 %B16 #MASK=0xFFF0
AccessProtectionRegs.MAVINTEN.bit.rsvd2 0x5F527 %B16 #MASK=0xFFFF
AccessProtectionRegs.MCPUFAVADDR 0x5F528 %U32 #Unsigned
AccessProtectionRegs.MCPUWRAVADDR 0x5F52A %U32 #Unsigned
AccessProtectionRegs.MDMAWRAVADDR 0x5F52C %U32 #Unsigned
AccessProtectionRegs.MHICWRAVADDR[0] 0x5F52E %U32 #Unsigned
AccessProtectionRegs.MHICWRAVADDR[1] 0x5F530 %U32 #Unsigned
AccessProtectionRegs.rsvd3[0] 0x5F532 %U16 #Unsigned
AccessProtectionRegs.rsvd3[1] 0x5F533 %U16 #Unsigned
AccessProtectionRegs.rsvd3[2] 0x5F534 %U16 #Unsigned
AccessProtectionRegs.rsvd3[3] 0x5F535 %U16 #Unsigned
AccessProtectionRegs.rsvd3[4] 0x5F536 %U16 #Unsigned
AccessProtectionRegs.rsvd3[5] 0x5F537 %U16 #Unsigned
AccessProtectionRegs.rsvd3[6] 0x5F538 %U16 #Unsigned
AccessProtectionRegs.rsvd3[7] 0x5F539 %U16 #Unsigned
AccessProtectionRegs.rsvd3[8] 0x5F53A %U16 #Unsigned
AccessProtectionRegs.rsvd3[9] 0x5F53B %U16 #Unsigned
AccessProtectionRegs.NMHICRDAVADDR 0x5F53C %U32 #Unsigned
AccessProtectionRegs.NMHICWRAVADDR 0x5F53E %U32 #Unsigned
BgcrcCpuRegs.BGCRC_EN.all 0x6340 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_EN.bit.START 0x6340 %B16 #MASK=0xF
BgcrcCpuRegs.BGCRC_EN.bit.rsvd1 0x6340 %B16 #MASK=0xFFF0
BgcrcCpuRegs.BGCRC_EN.bit.rsvd2 0x6341 %B16 #MASK=0x7FFF
BgcrcCpuRegs.BGCRC_EN.bit.RUN_STS 0x6341 %B16 #MASK=0x8000
BgcrcCpuRegs.BGCRC_CTRL1.all 0x6342 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_CTRL1.bit.rsvd1 0x6342 %B16 #MASK=0xF
BgcrcCpuRegs.BGCRC_CTRL1.bit.FREE_SOFT 0x6342 %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_CTRL1.bit.rsvd2 0x6342 %B16 #MASK=0xFFE0
BgcrcCpuRegs.BGCRC_CTRL1.bit.NMIDIS 0x6343 %B16 #MASK=0xF
BgcrcCpuRegs.BGCRC_CTRL1.bit.rsvd3 0x6343 %B16 #MASK=0xFFF0
BgcrcCpuRegs.BGCRC_CTRL2.all 0x6344 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_CTRL2.bit.BLOCK_SIZE 0x6344 %B16 #MASK=0x3FF
BgcrcCpuRegs.BGCRC_CTRL2.bit.rsvd1 0x6344 %B16 #MASK=0xC00
BgcrcCpuRegs.BGCRC_CTRL2.bit.TEST_HALT 0x6344 %B16 #MASK=0xF000
BgcrcCpuRegs.BGCRC_CTRL2.bit.SCRUB_MODE 0x6345 %B16 #MASK=0xF
BgcrcCpuRegs.BGCRC_CTRL2.bit.rsvd2 0x6345 %B16 #MASK=0xFFF0
BgcrcCpuRegs.BGCRC_START_ADDR 0x6346 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_SEED 0x6348 %U32 #Unsigned
BgcrcCpuRegs.rsvd1[0] 0x634A %U16 #Unsigned
BgcrcCpuRegs.rsvd1[1] 0x634B %U16 #Unsigned
BgcrcCpuRegs.rsvd1[2] 0x634C %U16 #Unsigned
BgcrcCpuRegs.rsvd1[3] 0x634D %U16 #Unsigned
BgcrcCpuRegs.BGCRC_GOLDEN 0x634E %U32 #Unsigned
BgcrcCpuRegs.BGCRC_RESULT 0x6350 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_CURR_ADDR 0x6352 %U32 #Unsigned
BgcrcCpuRegs.rsvd2[0] 0x6354 %U16 #Unsigned
BgcrcCpuRegs.rsvd2[1] 0x6355 %U16 #Unsigned
BgcrcCpuRegs.rsvd2[2] 0x6356 %U16 #Unsigned
BgcrcCpuRegs.rsvd2[3] 0x6357 %U16 #Unsigned
BgcrcCpuRegs.rsvd2[4] 0x6358 %U16 #Unsigned
BgcrcCpuRegs.rsvd2[5] 0x6359 %U16 #Unsigned
BgcrcCpuRegs.rsvd2[6] 0x635A %U16 #Unsigned
BgcrcCpuRegs.rsvd2[7] 0x635B %U16 #Unsigned
BgcrcCpuRegs.BGCRC_WD_CFG.all 0x635C %U32 #Unsigned
BgcrcCpuRegs.BGCRC_WD_CFG.bit.WDDIS 0x635C %B16 #MASK=0xF
BgcrcCpuRegs.BGCRC_WD_CFG.bit.rsvd1 0x635C %B16 #MASK=0xFFF0
BgcrcCpuRegs.BGCRC_WD_CFG.bit.rsvd2 0x635D %B16 #MASK=0xFFFF
BgcrcCpuRegs.BGCRC_WD_MIN 0x635E %U32 #Unsigned
BgcrcCpuRegs.BGCRC_WD_MAX 0x6360 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_WD_CNT 0x6362 %U32 #Unsigned
BgcrcCpuRegs.rsvd3[0] 0x6364 %U16 #Unsigned
BgcrcCpuRegs.rsvd3[1] 0x6365 %U16 #Unsigned
BgcrcCpuRegs.rsvd3[2] 0x6366 %U16 #Unsigned
BgcrcCpuRegs.rsvd3[3] 0x6367 %U16 #Unsigned
BgcrcCpuRegs.rsvd3[4] 0x6368 %U16 #Unsigned
BgcrcCpuRegs.rsvd3[5] 0x6369 %U16 #Unsigned
BgcrcCpuRegs.BGCRC_NMIFLG.all 0x636A %U32 #Unsigned
BgcrcCpuRegs.BGCRC_NMIFLG.bit.rsvd1 0x636A %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_NMIFLG.bit.rsvd2 0x636A %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_NMIFLG.bit.CRC_FAIL 0x636A %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_NMIFLG.bit.UNCORRECTABLE_ERR 0x636A %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_NMIFLG.bit.CORRECTABLE_ERR 0x636A %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_NMIFLG.bit.WD_UNDERFLOW 0x636A %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_NMIFLG.bit.WD_OVERFLOW 0x636A %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_NMIFLG.bit.rsvd3 0x636A %B16 #MASK=0xFF80
BgcrcCpuRegs.BGCRC_NMIFLG.bit.rsvd4 0x636B %B16 #MASK=0xFFFF
BgcrcCpuRegs.BGCRC_NMICLR.all 0x636C %U32 #Unsigned
BgcrcCpuRegs.BGCRC_NMICLR.bit.rsvd1 0x636C %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_NMICLR.bit.rsvd2 0x636C %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_NMICLR.bit.CRC_FAIL 0x636C %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_NMICLR.bit.UNCORRECTABLE_ERR 0x636C %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_NMICLR.bit.CORRECTABLE_ERR 0x636C %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_NMICLR.bit.WD_UNDERFLOW 0x636C %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_NMICLR.bit.WD_OVERFLOW 0x636C %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_NMICLR.bit.rsvd3 0x636C %B16 #MASK=0xFF80
BgcrcCpuRegs.BGCRC_NMICLR.bit.rsvd4 0x636D %B16 #MASK=0xFFFF
BgcrcCpuRegs.BGCRC_NMIFRC.all 0x636E %U32 #Unsigned
BgcrcCpuRegs.BGCRC_NMIFRC.bit.rsvd1 0x636E %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_NMIFRC.bit.rsvd2 0x636E %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_NMIFRC.bit.CRC_FAIL 0x636E %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_NMIFRC.bit.UNCORRECTABLE_ERR 0x636E %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_NMIFRC.bit.CORRECTABLE_ERR 0x636E %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_NMIFRC.bit.WD_UNDERFLOW 0x636E %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_NMIFRC.bit.WD_OVERFLOW 0x636E %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_NMIFRC.bit.rsvd3 0x636E %B16 #MASK=0xFF80
BgcrcCpuRegs.BGCRC_NMIFRC.bit.rsvd4 0x636F %B16 #MASK=0xFFFF
BgcrcCpuRegs.rsvd4[0] 0x6370 %U16 #Unsigned
BgcrcCpuRegs.rsvd4[1] 0x6371 %U16 #Unsigned
BgcrcCpuRegs.rsvd4[2] 0x6372 %U16 #Unsigned
BgcrcCpuRegs.rsvd4[3] 0x6373 %U16 #Unsigned
BgcrcCpuRegs.BGCRC_INTEN.all 0x6374 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_INTEN.bit.rsvd1 0x6374 %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_INTEN.bit.TEST_DONE 0x6374 %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_INTEN.bit.CRC_FAIL 0x6374 %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_INTEN.bit.UNCORRECTABLE_ERR 0x6374 %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_INTEN.bit.CORRECTABLE_ERR 0x6374 %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_INTEN.bit.WD_UNDERFLOW 0x6374 %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_INTEN.bit.WD_OVERFLOW 0x6374 %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_INTEN.bit.rsvd2 0x6374 %B16 #MASK=0xFF80
BgcrcCpuRegs.BGCRC_INTEN.bit.rsvd3 0x6375 %B16 #MASK=0xFFFF
BgcrcCpuRegs.BGCRC_INTFLG.all 0x6376 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_INTFLG.bit.INT 0x6376 %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_INTFLG.bit.TEST_DONE 0x6376 %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_INTFLG.bit.CRC_FAIL 0x6376 %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_INTFLG.bit.UNCORRECTABLE_ERR 0x6376 %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_INTFLG.bit.CORRECTABLE_ERR 0x6376 %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_INTFLG.bit.WD_UNDERFLOW 0x6376 %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_INTFLG.bit.WD_OVERFLOW 0x6376 %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_INTFLG.bit.rsvd1 0x6376 %B16 #MASK=0xFF80
BgcrcCpuRegs.BGCRC_INTFLG.bit.rsvd2 0x6377 %B16 #MASK=0xFFFF
BgcrcCpuRegs.BGCRC_INTCLR.all 0x6378 %U32 #Unsigned
BgcrcCpuRegs.BGCRC_INTCLR.bit.INT 0x6378 %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_INTCLR.bit.TEST_DONE 0x6378 %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_INTCLR.bit.CRC_FAIL 0x6378 %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_INTCLR.bit.UNCORRECTABLE_ERR 0x6378 %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_INTCLR.bit.CORRECTABLE_ERR 0x6378 %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_INTCLR.bit.WD_UNDERFLOW 0x6378 %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_INTCLR.bit.WD_OVERFLOW 0x6378 %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_INTCLR.bit.rsvd1 0x6378 %B16 #MASK=0xFF80
BgcrcCpuRegs.BGCRC_INTCLR.bit.rsvd2 0x6379 %B16 #MASK=0xFFFF
BgcrcCpuRegs.BGCRC_INTFRC.all 0x637A %U32 #Unsigned
BgcrcCpuRegs.BGCRC_INTFRC.bit.rsvd1 0x637A %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_INTFRC.bit.TEST_DONE 0x637A %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_INTFRC.bit.CRC_FAIL 0x637A %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_INTFRC.bit.UNCORRECTABLE_ERR 0x637A %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_INTFRC.bit.CORRECTABLE_ERR 0x637A %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_INTFRC.bit.WD_UNDERFLOW 0x637A %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_INTFRC.bit.WD_OVERFLOW 0x637A %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_INTFRC.bit.rsvd2 0x637A %B16 #MASK=0xFF80
BgcrcCpuRegs.BGCRC_INTFRC.bit.rsvd3 0x637B %B16 #MASK=0xFFFF
BgcrcCpuRegs.BGCRC_LOCK.all 0x637C %U32 #Unsigned
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_EN 0x637C %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_CTRL1 0x637C %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_CTRL2 0x637C %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_START_ADDR 0x637C %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_SEED 0x637C %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd1 0x637C %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd2 0x637C %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_GOLDEN 0x637C %B16 #MASK=0x80
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd3 0x637C %B16 #MASK=0x100
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd4 0x637C %B16 #MASK=0x200
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd5 0x637C %B16 #MASK=0x400
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd6 0x637C %B16 #MASK=0x800
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd7 0x637C %B16 #MASK=0x1000
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd8 0x637C %B16 #MASK=0x2000
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_WD_CFG 0x637C %B16 #MASK=0x4000
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_WD_MIN 0x637C %B16 #MASK=0x8000
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_WD_MAX 0x637D %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd9 0x637D %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd10 0x637D %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd11 0x637D %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd12 0x637D %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd13 0x637D %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd14 0x637D %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_NMIFRC 0x637D %B16 #MASK=0x80
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd15 0x637D %B16 #MASK=0x100
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd16 0x637D %B16 #MASK=0x200
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_INTEN 0x637D %B16 #MASK=0x400
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd17 0x637D %B16 #MASK=0x800
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd18 0x637D %B16 #MASK=0x1000
BgcrcCpuRegs.BGCRC_LOCK.bit.BGCRC_INTFRC 0x637D %B16 #MASK=0x2000
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd19 0x637D %B16 #MASK=0x4000
BgcrcCpuRegs.BGCRC_LOCK.bit.rsvd20 0x637D %B16 #MASK=0x8000
BgcrcCpuRegs.BGCRC_COMMIT.all 0x637E %U32 #Unsigned
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_EN 0x637E %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_CTRL1 0x637E %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_CTRL2 0x637E %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_START_ADDR 0x637E %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_SEED 0x637E %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd1 0x637E %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd2 0x637E %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_GOLDEN 0x637E %B16 #MASK=0x80
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd3 0x637E %B16 #MASK=0x100
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd4 0x637E %B16 #MASK=0x200
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd5 0x637E %B16 #MASK=0x400
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd6 0x637E %B16 #MASK=0x800
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd7 0x637E %B16 #MASK=0x1000
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd8 0x637E %B16 #MASK=0x2000
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_WD_CFG 0x637E %B16 #MASK=0x4000
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_WD_MIN 0x637E %B16 #MASK=0x8000
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_WD_MAX 0x637F %B16 #MASK=0x1
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd9 0x637F %B16 #MASK=0x2
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd10 0x637F %B16 #MASK=0x4
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd11 0x637F %B16 #MASK=0x8
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd12 0x637F %B16 #MASK=0x10
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd13 0x637F %B16 #MASK=0x20
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd14 0x637F %B16 #MASK=0x40
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_NMIFRC 0x637F %B16 #MASK=0x80
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd15 0x637F %B16 #MASK=0x100
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd16 0x637F %B16 #MASK=0x200
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_INTEN 0x637F %B16 #MASK=0x400
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd17 0x637F %B16 #MASK=0x800
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd18 0x637F %B16 #MASK=0x1000
BgcrcCpuRegs.BGCRC_COMMIT.bit.BGCRC_INTFRC 0x637F %B16 #MASK=0x2000
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd19 0x637F %B16 #MASK=0x4000
BgcrcCpuRegs.BGCRC_COMMIT.bit.rsvd20 0x637F %B16 #MASK=0x8000
BgcrcCla1Regs.BGCRC_EN.all 0x6380 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_EN.bit.START 0x6380 %B16 #MASK=0xF
BgcrcCla1Regs.BGCRC_EN.bit.rsvd1 0x6380 %B16 #MASK=0xFFF0
BgcrcCla1Regs.BGCRC_EN.bit.rsvd2 0x6381 %B16 #MASK=0x7FFF
BgcrcCla1Regs.BGCRC_EN.bit.RUN_STS 0x6381 %B16 #MASK=0x8000
BgcrcCla1Regs.BGCRC_CTRL1.all 0x6382 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_CTRL1.bit.rsvd1 0x6382 %B16 #MASK=0xF
BgcrcCla1Regs.BGCRC_CTRL1.bit.FREE_SOFT 0x6382 %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_CTRL1.bit.rsvd2 0x6382 %B16 #MASK=0xFFE0
BgcrcCla1Regs.BGCRC_CTRL1.bit.NMIDIS 0x6383 %B16 #MASK=0xF
BgcrcCla1Regs.BGCRC_CTRL1.bit.rsvd3 0x6383 %B16 #MASK=0xFFF0
BgcrcCla1Regs.BGCRC_CTRL2.all 0x6384 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_CTRL2.bit.BLOCK_SIZE 0x6384 %B16 #MASK=0x3FF
BgcrcCla1Regs.BGCRC_CTRL2.bit.rsvd1 0x6384 %B16 #MASK=0xC00
BgcrcCla1Regs.BGCRC_CTRL2.bit.TEST_HALT 0x6384 %B16 #MASK=0xF000
BgcrcCla1Regs.BGCRC_CTRL2.bit.SCRUB_MODE 0x6385 %B16 #MASK=0xF
BgcrcCla1Regs.BGCRC_CTRL2.bit.rsvd2 0x6385 %B16 #MASK=0xFFF0
BgcrcCla1Regs.BGCRC_START_ADDR 0x6386 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_SEED 0x6388 %U32 #Unsigned
BgcrcCla1Regs.rsvd1[0] 0x638A %U16 #Unsigned
BgcrcCla1Regs.rsvd1[1] 0x638B %U16 #Unsigned
BgcrcCla1Regs.rsvd1[2] 0x638C %U16 #Unsigned
BgcrcCla1Regs.rsvd1[3] 0x638D %U16 #Unsigned
BgcrcCla1Regs.BGCRC_GOLDEN 0x638E %U32 #Unsigned
BgcrcCla1Regs.BGCRC_RESULT 0x6390 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_CURR_ADDR 0x6392 %U32 #Unsigned
BgcrcCla1Regs.rsvd2[0] 0x6394 %U16 #Unsigned
BgcrcCla1Regs.rsvd2[1] 0x6395 %U16 #Unsigned
BgcrcCla1Regs.rsvd2[2] 0x6396 %U16 #Unsigned
BgcrcCla1Regs.rsvd2[3] 0x6397 %U16 #Unsigned
BgcrcCla1Regs.rsvd2[4] 0x6398 %U16 #Unsigned
BgcrcCla1Regs.rsvd2[5] 0x6399 %U16 #Unsigned
BgcrcCla1Regs.rsvd2[6] 0x639A %U16 #Unsigned
BgcrcCla1Regs.rsvd2[7] 0x639B %U16 #Unsigned
BgcrcCla1Regs.BGCRC_WD_CFG.all 0x639C %U32 #Unsigned
BgcrcCla1Regs.BGCRC_WD_CFG.bit.WDDIS 0x639C %B16 #MASK=0xF
BgcrcCla1Regs.BGCRC_WD_CFG.bit.rsvd1 0x639C %B16 #MASK=0xFFF0
BgcrcCla1Regs.BGCRC_WD_CFG.bit.rsvd2 0x639D %B16 #MASK=0xFFFF
BgcrcCla1Regs.BGCRC_WD_MIN 0x639E %U32 #Unsigned
BgcrcCla1Regs.BGCRC_WD_MAX 0x63A0 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_WD_CNT 0x63A2 %U32 #Unsigned
BgcrcCla1Regs.rsvd3[0] 0x63A4 %U16 #Unsigned
BgcrcCla1Regs.rsvd3[1] 0x63A5 %U16 #Unsigned
BgcrcCla1Regs.rsvd3[2] 0x63A6 %U16 #Unsigned
BgcrcCla1Regs.rsvd3[3] 0x63A7 %U16 #Unsigned
BgcrcCla1Regs.rsvd3[4] 0x63A8 %U16 #Unsigned
BgcrcCla1Regs.rsvd3[5] 0x63A9 %U16 #Unsigned
BgcrcCla1Regs.BGCRC_NMIFLG.all 0x63AA %U32 #Unsigned
BgcrcCla1Regs.BGCRC_NMIFLG.bit.rsvd1 0x63AA %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_NMIFLG.bit.rsvd2 0x63AA %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_NMIFLG.bit.CRC_FAIL 0x63AA %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_NMIFLG.bit.UNCORRECTABLE_ERR 0x63AA %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_NMIFLG.bit.CORRECTABLE_ERR 0x63AA %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_NMIFLG.bit.WD_UNDERFLOW 0x63AA %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_NMIFLG.bit.WD_OVERFLOW 0x63AA %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_NMIFLG.bit.rsvd3 0x63AA %B16 #MASK=0xFF80
BgcrcCla1Regs.BGCRC_NMIFLG.bit.rsvd4 0x63AB %B16 #MASK=0xFFFF
BgcrcCla1Regs.BGCRC_NMICLR.all 0x63AC %U32 #Unsigned
BgcrcCla1Regs.BGCRC_NMICLR.bit.rsvd1 0x63AC %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_NMICLR.bit.rsvd2 0x63AC %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_NMICLR.bit.CRC_FAIL 0x63AC %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_NMICLR.bit.UNCORRECTABLE_ERR 0x63AC %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_NMICLR.bit.CORRECTABLE_ERR 0x63AC %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_NMICLR.bit.WD_UNDERFLOW 0x63AC %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_NMICLR.bit.WD_OVERFLOW 0x63AC %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_NMICLR.bit.rsvd3 0x63AC %B16 #MASK=0xFF80
BgcrcCla1Regs.BGCRC_NMICLR.bit.rsvd4 0x63AD %B16 #MASK=0xFFFF
BgcrcCla1Regs.BGCRC_NMIFRC.all 0x63AE %U32 #Unsigned
BgcrcCla1Regs.BGCRC_NMIFRC.bit.rsvd1 0x63AE %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_NMIFRC.bit.rsvd2 0x63AE %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_NMIFRC.bit.CRC_FAIL 0x63AE %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_NMIFRC.bit.UNCORRECTABLE_ERR 0x63AE %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_NMIFRC.bit.CORRECTABLE_ERR 0x63AE %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_NMIFRC.bit.WD_UNDERFLOW 0x63AE %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_NMIFRC.bit.WD_OVERFLOW 0x63AE %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_NMIFRC.bit.rsvd3 0x63AE %B16 #MASK=0xFF80
BgcrcCla1Regs.BGCRC_NMIFRC.bit.rsvd4 0x63AF %B16 #MASK=0xFFFF
BgcrcCla1Regs.rsvd4[0] 0x63B0 %U16 #Unsigned
BgcrcCla1Regs.rsvd4[1] 0x63B1 %U16 #Unsigned
BgcrcCla1Regs.rsvd4[2] 0x63B2 %U16 #Unsigned
BgcrcCla1Regs.rsvd4[3] 0x63B3 %U16 #Unsigned
BgcrcCla1Regs.BGCRC_INTEN.all 0x63B4 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_INTEN.bit.rsvd1 0x63B4 %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_INTEN.bit.TEST_DONE 0x63B4 %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_INTEN.bit.CRC_FAIL 0x63B4 %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_INTEN.bit.UNCORRECTABLE_ERR 0x63B4 %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_INTEN.bit.CORRECTABLE_ERR 0x63B4 %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_INTEN.bit.WD_UNDERFLOW 0x63B4 %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_INTEN.bit.WD_OVERFLOW 0x63B4 %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_INTEN.bit.rsvd2 0x63B4 %B16 #MASK=0xFF80
BgcrcCla1Regs.BGCRC_INTEN.bit.rsvd3 0x63B5 %B16 #MASK=0xFFFF
BgcrcCla1Regs.BGCRC_INTFLG.all 0x63B6 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_INTFLG.bit.INT 0x63B6 %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_INTFLG.bit.TEST_DONE 0x63B6 %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_INTFLG.bit.CRC_FAIL 0x63B6 %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_INTFLG.bit.UNCORRECTABLE_ERR 0x63B6 %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_INTFLG.bit.CORRECTABLE_ERR 0x63B6 %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_INTFLG.bit.WD_UNDERFLOW 0x63B6 %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_INTFLG.bit.WD_OVERFLOW 0x63B6 %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_INTFLG.bit.rsvd1 0x63B6 %B16 #MASK=0xFF80
BgcrcCla1Regs.BGCRC_INTFLG.bit.rsvd2 0x63B7 %B16 #MASK=0xFFFF
BgcrcCla1Regs.BGCRC_INTCLR.all 0x63B8 %U32 #Unsigned
BgcrcCla1Regs.BGCRC_INTCLR.bit.INT 0x63B8 %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_INTCLR.bit.TEST_DONE 0x63B8 %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_INTCLR.bit.CRC_FAIL 0x63B8 %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_INTCLR.bit.UNCORRECTABLE_ERR 0x63B8 %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_INTCLR.bit.CORRECTABLE_ERR 0x63B8 %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_INTCLR.bit.WD_UNDERFLOW 0x63B8 %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_INTCLR.bit.WD_OVERFLOW 0x63B8 %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_INTCLR.bit.rsvd1 0x63B8 %B16 #MASK=0xFF80
BgcrcCla1Regs.BGCRC_INTCLR.bit.rsvd2 0x63B9 %B16 #MASK=0xFFFF
BgcrcCla1Regs.BGCRC_INTFRC.all 0x63BA %U32 #Unsigned
BgcrcCla1Regs.BGCRC_INTFRC.bit.rsvd1 0x63BA %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_INTFRC.bit.TEST_DONE 0x63BA %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_INTFRC.bit.CRC_FAIL 0x63BA %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_INTFRC.bit.UNCORRECTABLE_ERR 0x63BA %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_INTFRC.bit.CORRECTABLE_ERR 0x63BA %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_INTFRC.bit.WD_UNDERFLOW 0x63BA %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_INTFRC.bit.WD_OVERFLOW 0x63BA %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_INTFRC.bit.rsvd2 0x63BA %B16 #MASK=0xFF80
BgcrcCla1Regs.BGCRC_INTFRC.bit.rsvd3 0x63BB %B16 #MASK=0xFFFF
BgcrcCla1Regs.BGCRC_LOCK.all 0x63BC %U32 #Unsigned
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_EN 0x63BC %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_CTRL1 0x63BC %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_CTRL2 0x63BC %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_START_ADDR 0x63BC %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_SEED 0x63BC %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd1 0x63BC %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd2 0x63BC %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_GOLDEN 0x63BC %B16 #MASK=0x80
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd3 0x63BC %B16 #MASK=0x100
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd4 0x63BC %B16 #MASK=0x200
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd5 0x63BC %B16 #MASK=0x400
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd6 0x63BC %B16 #MASK=0x800
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd7 0x63BC %B16 #MASK=0x1000
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd8 0x63BC %B16 #MASK=0x2000
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_WD_CFG 0x63BC %B16 #MASK=0x4000
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_WD_MIN 0x63BC %B16 #MASK=0x8000
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_WD_MAX 0x63BD %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd9 0x63BD %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd10 0x63BD %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd11 0x63BD %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd12 0x63BD %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd13 0x63BD %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd14 0x63BD %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_NMIFRC 0x63BD %B16 #MASK=0x80
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd15 0x63BD %B16 #MASK=0x100
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd16 0x63BD %B16 #MASK=0x200
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_INTEN 0x63BD %B16 #MASK=0x400
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd17 0x63BD %B16 #MASK=0x800
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd18 0x63BD %B16 #MASK=0x1000
BgcrcCla1Regs.BGCRC_LOCK.bit.BGCRC_INTFRC 0x63BD %B16 #MASK=0x2000
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd19 0x63BD %B16 #MASK=0x4000
BgcrcCla1Regs.BGCRC_LOCK.bit.rsvd20 0x63BD %B16 #MASK=0x8000
BgcrcCla1Regs.BGCRC_COMMIT.all 0x63BE %U32 #Unsigned
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_EN 0x63BE %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_CTRL1 0x63BE %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_CTRL2 0x63BE %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_START_ADDR 0x63BE %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_SEED 0x63BE %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd1 0x63BE %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd2 0x63BE %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_GOLDEN 0x63BE %B16 #MASK=0x80
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd3 0x63BE %B16 #MASK=0x100
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd4 0x63BE %B16 #MASK=0x200
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd5 0x63BE %B16 #MASK=0x400
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd6 0x63BE %B16 #MASK=0x800
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd7 0x63BE %B16 #MASK=0x1000
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd8 0x63BE %B16 #MASK=0x2000
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_WD_CFG 0x63BE %B16 #MASK=0x4000
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_WD_MIN 0x63BE %B16 #MASK=0x8000
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_WD_MAX 0x63BF %B16 #MASK=0x1
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd9 0x63BF %B16 #MASK=0x2
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd10 0x63BF %B16 #MASK=0x4
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd11 0x63BF %B16 #MASK=0x8
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd12 0x63BF %B16 #MASK=0x10
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd13 0x63BF %B16 #MASK=0x20
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd14 0x63BF %B16 #MASK=0x40
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_NMIFRC 0x63BF %B16 #MASK=0x80
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd15 0x63BF %B16 #MASK=0x100
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd16 0x63BF %B16 #MASK=0x200
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_INTEN 0x63BF %B16 #MASK=0x400
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd17 0x63BF %B16 #MASK=0x800
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd18 0x63BF %B16 #MASK=0x1000
BgcrcCla1Regs.BGCRC_COMMIT.bit.BGCRC_INTFRC 0x63BF %B16 #MASK=0x2000
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd19 0x63BF %B16 #MASK=0x4000
BgcrcCla1Regs.BGCRC_COMMIT.bit.rsvd20 0x63BF %B16 #MASK=0x8000
Clb1LogicCtrlRegs.CLB_LOAD_EN.all 0x3100 %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_LOAD_EN.bit.LOAD_EN 0x3100 %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_LOAD_EN.bit.GLOBAL_EN 0x3100 %B16 #MASK=0x2
Clb1LogicCtrlRegs.CLB_LOAD_EN.bit.STOP 0x3100 %B16 #MASK=0x4
Clb1LogicCtrlRegs.CLB_LOAD_EN.bit.NMI_EN 0x3100 %B16 #MASK=0x8
Clb1LogicCtrlRegs.CLB_LOAD_EN.bit.PIPELINE_EN 0x3100 %B16 #MASK=0x10
Clb1LogicCtrlRegs.CLB_LOAD_EN.bit.rsvd1 0x3100 %B16 #MASK=0xFFE0
Clb1LogicCtrlRegs.rsvd1 0x3101 %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_LOAD_ADDR.all 0x3102 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_LOAD_ADDR.bit.ADDR 0x3102 %B16 #MASK=0x3F
Clb1LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd1 0x3102 %B16 #MASK=0xFFC0
Clb1LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd2 0x3103 %B16 #MASK=0xFFFF
Clb1LogicCtrlRegs.CLB_LOAD_DATA 0x3104 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.all 0x3106 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN0 0x3106 %B16 #MASK=0x3
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN1 0x3106 %B16 #MASK=0xC
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN2 0x3106 %B16 #MASK=0x30
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN3 0x3106 %B16 #MASK=0xC0
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN4 0x3106 %B16 #MASK=0x300
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN5 0x3106 %B16 #MASK=0xC00
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN6 0x3106 %B16 #MASK=0x3000
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN7 0x3106 %B16 #MASK=0xC000
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC0 0x3107 %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC1 0x3107 %B16 #MASK=0x2
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC2 0x3107 %B16 #MASK=0x4
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC3 0x3107 %B16 #MASK=0x8
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC4 0x3107 %B16 #MASK=0x10
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC5 0x3107 %B16 #MASK=0x20
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC6 0x3107 %B16 #MASK=0x40
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC7 0x3107 %B16 #MASK=0x80
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE0 0x3107 %B16 #MASK=0x100
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE1 0x3107 %B16 #MASK=0x200
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE2 0x3107 %B16 #MASK=0x400
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE3 0x3107 %B16 #MASK=0x800
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE4 0x3107 %B16 #MASK=0x1000
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE5 0x3107 %B16 #MASK=0x2000
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE6 0x3107 %B16 #MASK=0x4000
Clb1LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE7 0x3107 %B16 #MASK=0x8000
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.all 0x3108 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_0 0x3108 %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_1 0x3108 %B16 #MASK=0x2
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_2 0x3108 %B16 #MASK=0x4
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_3 0x3108 %B16 #MASK=0x8
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_4 0x3108 %B16 #MASK=0x10
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_5 0x3108 %B16 #MASK=0x20
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_6 0x3108 %B16 #MASK=0x40
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_7 0x3108 %B16 #MASK=0x80
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd1 0x3108 %B16 #MASK=0xFF00
Clb1LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd2 0x3109 %B16 #MASK=0xFFFF
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.all 0x310A %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_0 0x310A %B16 #MASK=0x1F
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_1 0x310A %B16 #MASK=0x3E0
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_2 0x310A %B16 #MASK=0x7C00
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_3 0x310A %B32 #MASK=0xF8000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.rsvd1 0x310B %B16 #MASK=0xFF0
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_0 0x310B %B16 #MASK=0x1000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_1 0x310B %B16 #MASK=0x2000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_2 0x310B %B16 #MASK=0x4000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_3 0x310B %B16 #MASK=0x8000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.all 0x310C %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_4 0x310C %B16 #MASK=0x1F
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_5 0x310C %B16 #MASK=0x3E0
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_6 0x310C %B16 #MASK=0x7C00
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_7 0x310C %B32 #MASK=0xF8000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.rsvd1 0x310D %B16 #MASK=0xFF0
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_4 0x310D %B16 #MASK=0x1000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_5 0x310D %B16 #MASK=0x2000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_6 0x310D %B16 #MASK=0x4000
Clb1LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_7 0x310D %B16 #MASK=0x8000
Clb1LogicCtrlRegs.CLB_BUF_PTR.all 0x310E %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_BUF_PTR.bit.PULL 0x310E %B16 #MASK=0xFF
Clb1LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd1 0x310E %B16 #MASK=0xFF00
Clb1LogicCtrlRegs.CLB_BUF_PTR.bit.PUSH 0x310F %B16 #MASK=0xFF
Clb1LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd2 0x310F %B16 #MASK=0xFF00
Clb1LogicCtrlRegs.CLB_GP_REG.all 0x3110 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_GP_REG.bit.REG 0x3110 %B16 #MASK=0xFF
Clb1LogicCtrlRegs.CLB_GP_REG.bit.rsvd1 0x3110 %B16 #MASK=0xFF00
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_0 0x3111 %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_1 0x3111 %B16 #MASK=0x2
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_2 0x3111 %B16 #MASK=0x4
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_3 0x3111 %B16 #MASK=0x8
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_4 0x3111 %B16 #MASK=0x10
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_5 0x3111 %B16 #MASK=0x20
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_6 0x3111 %B16 #MASK=0x40
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_7 0x3111 %B16 #MASK=0x80
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_0 0x3111 %B16 #MASK=0x100
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_1 0x3111 %B16 #MASK=0x200
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_2 0x3111 %B16 #MASK=0x400
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_3 0x3111 %B16 #MASK=0x800
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_4 0x3111 %B16 #MASK=0x1000
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_5 0x3111 %B16 #MASK=0x2000
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_6 0x3111 %B16 #MASK=0x4000
Clb1LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_7 0x3111 %B16 #MASK=0x8000
Clb1LogicCtrlRegs.CLB_OUT_EN 0x3112 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.all 0x3114 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_0 0x3114 %B16 #MASK=0x7F
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_1 0x3114 %B16 #MASK=0x3F80
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_2 0x3114 %B32 #MASK=0x1FC000
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_3 0x3115 %B16 #MASK=0xFE0
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.rsvd1 0x3115 %B16 #MASK=0xF000
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.all 0x3116 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_4 0x3116 %B16 #MASK=0x7F
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_5 0x3116 %B16 #MASK=0x3F80
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_6 0x3116 %B32 #MASK=0x1FC000
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_7 0x3117 %B16 #MASK=0xFE0
Clb1LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.rsvd1 0x3117 %B16 #MASK=0xF000
Clb1LogicCtrlRegs.CLB_PRESCALE_CTRL.all 0x3118 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.CLKEN 0x3118 %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.STRB 0x3118 %B16 #MASK=0x2
Clb1LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.TAP 0x3118 %B16 #MASK=0x3C
Clb1LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.rsvd1 0x3118 %B16 #MASK=0xFFC0
Clb1LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.PRESCALE 0x3119 %B16 #MASK=0xFFFF
Clb1LogicCtrlRegs.rsvd2[0] 0x311A %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd2[1] 0x311B %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd2[2] 0x311C %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd2[3] 0x311D %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd2[4] 0x311E %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd2[5] 0x311F %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_INTR_TAG_REG.all 0x3120 %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_INTR_TAG_REG.bit.TAG 0x3120 %B16 #MASK=0x3F
Clb1LogicCtrlRegs.CLB_INTR_TAG_REG.bit.rsvd1 0x3120 %B16 #MASK=0xFFC0
Clb1LogicCtrlRegs.rsvd3 0x3121 %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_LOCK.all 0x3122 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_LOCK.bit.LOCK 0x3122 %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_LOCK.bit.rsvd1 0x3122 %B16 #MASK=0xFFFE
Clb1LogicCtrlRegs.CLB_LOCK.bit.KEY 0x3123 %B16 #MASK=0xFFFF
Clb1LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.all 0x3124 %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.READ_PTR 0x3124 %B16 #MASK=0x1F
Clb1LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.rsvd1 0x3124 %B16 #MASK=0xFFE0
Clb1LogicCtrlRegs.rsvd4 0x3125 %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_HLC_INSTR_VALUE.all 0x3126 %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.INSTR 0x3126 %B16 #MASK=0xFFF
Clb1LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.rsvd1 0x3126 %B16 #MASK=0xF000
Clb1LogicCtrlRegs.rsvd5[0] 0x3127 %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd5[1] 0x3128 %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd5[2] 0x3129 %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd5[3] 0x312A %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd5[4] 0x312B %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd5[5] 0x312C %U16 #Unsigned
Clb1LogicCtrlRegs.rsvd5[6] 0x312D %U16 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_OUT_2.all 0x312E %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_OUT_2.bit.OUT 0x312E %B16 #MASK=0xFF
Clb1LogicCtrlRegs.CLB_DBG_OUT_2.bit.IN 0x312E %B16 #MASK=0xFF00
Clb1LogicCtrlRegs.CLB_DBG_OUT_2.bit.rsvd1 0x312F %B16 #MASK=0xFFFF
Clb1LogicCtrlRegs.CLB_DBG_R0 0x3130 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_R1 0x3132 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_R2 0x3134 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_R3 0x3136 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_C0 0x3138 %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_C1 0x313A %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_C2 0x313C %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_OUT.all 0x313E %U32 #Unsigned
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd1 0x313E %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH2 0x313E %B16 #MASK=0x2
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_ZERO 0x313E %B16 #MASK=0x4
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH1 0x313E %B16 #MASK=0x8
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S0 0x313E %B16 #MASK=0x10
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S1 0x313E %B16 #MASK=0x20
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_LUTOUT 0x313E %B16 #MASK=0x40
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.LUT40_OUT 0x313E %B16 #MASK=0x80
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd2 0x313E %B16 #MASK=0x100
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH2 0x313E %B16 #MASK=0x200
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_ZERO 0x313E %B16 #MASK=0x400
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH1 0x313E %B16 #MASK=0x800
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S0 0x313E %B16 #MASK=0x1000
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S1 0x313E %B16 #MASK=0x2000
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_LUTOUT 0x313E %B16 #MASK=0x4000
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.LUT41_OUT 0x313E %B16 #MASK=0x8000
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd3 0x313F %B16 #MASK=0x1
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH2 0x313F %B16 #MASK=0x2
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_ZERO 0x313F %B16 #MASK=0x4
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH1 0x313F %B16 #MASK=0x8
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S0 0x313F %B16 #MASK=0x10
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S1 0x313F %B16 #MASK=0x20
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_LUTOUT 0x313F %B16 #MASK=0x40
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.LUT42_OUT 0x313F %B16 #MASK=0x80
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT0 0x313F %B16 #MASK=0x100
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT1 0x313F %B16 #MASK=0x200
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT2 0x313F %B16 #MASK=0x400
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT3 0x313F %B16 #MASK=0x800
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT4 0x313F %B16 #MASK=0x1000
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT5 0x313F %B16 #MASK=0x2000
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT6 0x313F %B16 #MASK=0x4000
Clb1LogicCtrlRegs.CLB_DBG_OUT.bit.OUT7 0x313F %B16 #MASK=0x8000
Clb2LogicCtrlRegs.CLB_LOAD_EN.all 0x3500 %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_LOAD_EN.bit.LOAD_EN 0x3500 %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_LOAD_EN.bit.GLOBAL_EN 0x3500 %B16 #MASK=0x2
Clb2LogicCtrlRegs.CLB_LOAD_EN.bit.STOP 0x3500 %B16 #MASK=0x4
Clb2LogicCtrlRegs.CLB_LOAD_EN.bit.NMI_EN 0x3500 %B16 #MASK=0x8
Clb2LogicCtrlRegs.CLB_LOAD_EN.bit.PIPELINE_EN 0x3500 %B16 #MASK=0x10
Clb2LogicCtrlRegs.CLB_LOAD_EN.bit.rsvd1 0x3500 %B16 #MASK=0xFFE0
Clb2LogicCtrlRegs.rsvd1 0x3501 %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_LOAD_ADDR.all 0x3502 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_LOAD_ADDR.bit.ADDR 0x3502 %B16 #MASK=0x3F
Clb2LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd1 0x3502 %B16 #MASK=0xFFC0
Clb2LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd2 0x3503 %B16 #MASK=0xFFFF
Clb2LogicCtrlRegs.CLB_LOAD_DATA 0x3504 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.all 0x3506 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN0 0x3506 %B16 #MASK=0x3
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN1 0x3506 %B16 #MASK=0xC
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN2 0x3506 %B16 #MASK=0x30
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN3 0x3506 %B16 #MASK=0xC0
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN4 0x3506 %B16 #MASK=0x300
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN5 0x3506 %B16 #MASK=0xC00
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN6 0x3506 %B16 #MASK=0x3000
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN7 0x3506 %B16 #MASK=0xC000
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC0 0x3507 %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC1 0x3507 %B16 #MASK=0x2
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC2 0x3507 %B16 #MASK=0x4
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC3 0x3507 %B16 #MASK=0x8
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC4 0x3507 %B16 #MASK=0x10
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC5 0x3507 %B16 #MASK=0x20
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC6 0x3507 %B16 #MASK=0x40
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC7 0x3507 %B16 #MASK=0x80
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE0 0x3507 %B16 #MASK=0x100
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE1 0x3507 %B16 #MASK=0x200
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE2 0x3507 %B16 #MASK=0x400
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE3 0x3507 %B16 #MASK=0x800
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE4 0x3507 %B16 #MASK=0x1000
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE5 0x3507 %B16 #MASK=0x2000
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE6 0x3507 %B16 #MASK=0x4000
Clb2LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE7 0x3507 %B16 #MASK=0x8000
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.all 0x3508 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_0 0x3508 %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_1 0x3508 %B16 #MASK=0x2
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_2 0x3508 %B16 #MASK=0x4
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_3 0x3508 %B16 #MASK=0x8
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_4 0x3508 %B16 #MASK=0x10
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_5 0x3508 %B16 #MASK=0x20
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_6 0x3508 %B16 #MASK=0x40
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_7 0x3508 %B16 #MASK=0x80
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd1 0x3508 %B16 #MASK=0xFF00
Clb2LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd2 0x3509 %B16 #MASK=0xFFFF
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.all 0x350A %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_0 0x350A %B16 #MASK=0x1F
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_1 0x350A %B16 #MASK=0x3E0
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_2 0x350A %B16 #MASK=0x7C00
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_3 0x350A %B32 #MASK=0xF8000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.rsvd1 0x350B %B16 #MASK=0xFF0
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_0 0x350B %B16 #MASK=0x1000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_1 0x350B %B16 #MASK=0x2000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_2 0x350B %B16 #MASK=0x4000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_3 0x350B %B16 #MASK=0x8000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.all 0x350C %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_4 0x350C %B16 #MASK=0x1F
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_5 0x350C %B16 #MASK=0x3E0
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_6 0x350C %B16 #MASK=0x7C00
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_7 0x350C %B32 #MASK=0xF8000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.rsvd1 0x350D %B16 #MASK=0xFF0
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_4 0x350D %B16 #MASK=0x1000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_5 0x350D %B16 #MASK=0x2000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_6 0x350D %B16 #MASK=0x4000
Clb2LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_7 0x350D %B16 #MASK=0x8000
Clb2LogicCtrlRegs.CLB_BUF_PTR.all 0x350E %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_BUF_PTR.bit.PULL 0x350E %B16 #MASK=0xFF
Clb2LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd1 0x350E %B16 #MASK=0xFF00
Clb2LogicCtrlRegs.CLB_BUF_PTR.bit.PUSH 0x350F %B16 #MASK=0xFF
Clb2LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd2 0x350F %B16 #MASK=0xFF00
Clb2LogicCtrlRegs.CLB_GP_REG.all 0x3510 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_GP_REG.bit.REG 0x3510 %B16 #MASK=0xFF
Clb2LogicCtrlRegs.CLB_GP_REG.bit.rsvd1 0x3510 %B16 #MASK=0xFF00
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_0 0x3511 %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_1 0x3511 %B16 #MASK=0x2
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_2 0x3511 %B16 #MASK=0x4
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_3 0x3511 %B16 #MASK=0x8
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_4 0x3511 %B16 #MASK=0x10
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_5 0x3511 %B16 #MASK=0x20
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_6 0x3511 %B16 #MASK=0x40
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_7 0x3511 %B16 #MASK=0x80
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_0 0x3511 %B16 #MASK=0x100
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_1 0x3511 %B16 #MASK=0x200
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_2 0x3511 %B16 #MASK=0x400
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_3 0x3511 %B16 #MASK=0x800
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_4 0x3511 %B16 #MASK=0x1000
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_5 0x3511 %B16 #MASK=0x2000
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_6 0x3511 %B16 #MASK=0x4000
Clb2LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_7 0x3511 %B16 #MASK=0x8000
Clb2LogicCtrlRegs.CLB_OUT_EN 0x3512 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.all 0x3514 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_0 0x3514 %B16 #MASK=0x7F
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_1 0x3514 %B16 #MASK=0x3F80
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_2 0x3514 %B32 #MASK=0x1FC000
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_3 0x3515 %B16 #MASK=0xFE0
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.rsvd1 0x3515 %B16 #MASK=0xF000
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.all 0x3516 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_4 0x3516 %B16 #MASK=0x7F
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_5 0x3516 %B16 #MASK=0x3F80
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_6 0x3516 %B32 #MASK=0x1FC000
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_7 0x3517 %B16 #MASK=0xFE0
Clb2LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.rsvd1 0x3517 %B16 #MASK=0xF000
Clb2LogicCtrlRegs.CLB_PRESCALE_CTRL.all 0x3518 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.CLKEN 0x3518 %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.STRB 0x3518 %B16 #MASK=0x2
Clb2LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.TAP 0x3518 %B16 #MASK=0x3C
Clb2LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.rsvd1 0x3518 %B16 #MASK=0xFFC0
Clb2LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.PRESCALE 0x3519 %B16 #MASK=0xFFFF
Clb2LogicCtrlRegs.rsvd2[0] 0x351A %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd2[1] 0x351B %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd2[2] 0x351C %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd2[3] 0x351D %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd2[4] 0x351E %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd2[5] 0x351F %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_INTR_TAG_REG.all 0x3520 %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_INTR_TAG_REG.bit.TAG 0x3520 %B16 #MASK=0x3F
Clb2LogicCtrlRegs.CLB_INTR_TAG_REG.bit.rsvd1 0x3520 %B16 #MASK=0xFFC0
Clb2LogicCtrlRegs.rsvd3 0x3521 %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_LOCK.all 0x3522 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_LOCK.bit.LOCK 0x3522 %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_LOCK.bit.rsvd1 0x3522 %B16 #MASK=0xFFFE
Clb2LogicCtrlRegs.CLB_LOCK.bit.KEY 0x3523 %B16 #MASK=0xFFFF
Clb2LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.all 0x3524 %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.READ_PTR 0x3524 %B16 #MASK=0x1F
Clb2LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.rsvd1 0x3524 %B16 #MASK=0xFFE0
Clb2LogicCtrlRegs.rsvd4 0x3525 %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_HLC_INSTR_VALUE.all 0x3526 %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.INSTR 0x3526 %B16 #MASK=0xFFF
Clb2LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.rsvd1 0x3526 %B16 #MASK=0xF000
Clb2LogicCtrlRegs.rsvd5[0] 0x3527 %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd5[1] 0x3528 %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd5[2] 0x3529 %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd5[3] 0x352A %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd5[4] 0x352B %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd5[5] 0x352C %U16 #Unsigned
Clb2LogicCtrlRegs.rsvd5[6] 0x352D %U16 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_OUT_2.all 0x352E %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_OUT_2.bit.OUT 0x352E %B16 #MASK=0xFF
Clb2LogicCtrlRegs.CLB_DBG_OUT_2.bit.IN 0x352E %B16 #MASK=0xFF00
Clb2LogicCtrlRegs.CLB_DBG_OUT_2.bit.rsvd1 0x352F %B16 #MASK=0xFFFF
Clb2LogicCtrlRegs.CLB_DBG_R0 0x3530 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_R1 0x3532 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_R2 0x3534 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_R3 0x3536 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_C0 0x3538 %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_C1 0x353A %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_C2 0x353C %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_OUT.all 0x353E %U32 #Unsigned
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd1 0x353E %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH2 0x353E %B16 #MASK=0x2
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_ZERO 0x353E %B16 #MASK=0x4
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH1 0x353E %B16 #MASK=0x8
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S0 0x353E %B16 #MASK=0x10
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S1 0x353E %B16 #MASK=0x20
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_LUTOUT 0x353E %B16 #MASK=0x40
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.LUT40_OUT 0x353E %B16 #MASK=0x80
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd2 0x353E %B16 #MASK=0x100
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH2 0x353E %B16 #MASK=0x200
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_ZERO 0x353E %B16 #MASK=0x400
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH1 0x353E %B16 #MASK=0x800
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S0 0x353E %B16 #MASK=0x1000
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S1 0x353E %B16 #MASK=0x2000
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_LUTOUT 0x353E %B16 #MASK=0x4000
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.LUT41_OUT 0x353E %B16 #MASK=0x8000
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd3 0x353F %B16 #MASK=0x1
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH2 0x353F %B16 #MASK=0x2
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_ZERO 0x353F %B16 #MASK=0x4
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH1 0x353F %B16 #MASK=0x8
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S0 0x353F %B16 #MASK=0x10
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S1 0x353F %B16 #MASK=0x20
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_LUTOUT 0x353F %B16 #MASK=0x40
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.LUT42_OUT 0x353F %B16 #MASK=0x80
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT0 0x353F %B16 #MASK=0x100
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT1 0x353F %B16 #MASK=0x200
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT2 0x353F %B16 #MASK=0x400
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT3 0x353F %B16 #MASK=0x800
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT4 0x353F %B16 #MASK=0x1000
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT5 0x353F %B16 #MASK=0x2000
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT6 0x353F %B16 #MASK=0x4000
Clb2LogicCtrlRegs.CLB_DBG_OUT.bit.OUT7 0x353F %B16 #MASK=0x8000
Clb3LogicCtrlRegs.CLB_LOAD_EN.all 0x3900 %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_LOAD_EN.bit.LOAD_EN 0x3900 %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_LOAD_EN.bit.GLOBAL_EN 0x3900 %B16 #MASK=0x2
Clb3LogicCtrlRegs.CLB_LOAD_EN.bit.STOP 0x3900 %B16 #MASK=0x4
Clb3LogicCtrlRegs.CLB_LOAD_EN.bit.NMI_EN 0x3900 %B16 #MASK=0x8
Clb3LogicCtrlRegs.CLB_LOAD_EN.bit.PIPELINE_EN 0x3900 %B16 #MASK=0x10
Clb3LogicCtrlRegs.CLB_LOAD_EN.bit.rsvd1 0x3900 %B16 #MASK=0xFFE0
Clb3LogicCtrlRegs.rsvd1 0x3901 %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_LOAD_ADDR.all 0x3902 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_LOAD_ADDR.bit.ADDR 0x3902 %B16 #MASK=0x3F
Clb3LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd1 0x3902 %B16 #MASK=0xFFC0
Clb3LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd2 0x3903 %B16 #MASK=0xFFFF
Clb3LogicCtrlRegs.CLB_LOAD_DATA 0x3904 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.all 0x3906 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN0 0x3906 %B16 #MASK=0x3
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN1 0x3906 %B16 #MASK=0xC
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN2 0x3906 %B16 #MASK=0x30
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN3 0x3906 %B16 #MASK=0xC0
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN4 0x3906 %B16 #MASK=0x300
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN5 0x3906 %B16 #MASK=0xC00
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN6 0x3906 %B16 #MASK=0x3000
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN7 0x3906 %B16 #MASK=0xC000
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC0 0x3907 %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC1 0x3907 %B16 #MASK=0x2
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC2 0x3907 %B16 #MASK=0x4
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC3 0x3907 %B16 #MASK=0x8
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC4 0x3907 %B16 #MASK=0x10
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC5 0x3907 %B16 #MASK=0x20
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC6 0x3907 %B16 #MASK=0x40
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC7 0x3907 %B16 #MASK=0x80
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE0 0x3907 %B16 #MASK=0x100
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE1 0x3907 %B16 #MASK=0x200
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE2 0x3907 %B16 #MASK=0x400
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE3 0x3907 %B16 #MASK=0x800
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE4 0x3907 %B16 #MASK=0x1000
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE5 0x3907 %B16 #MASK=0x2000
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE6 0x3907 %B16 #MASK=0x4000
Clb3LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE7 0x3907 %B16 #MASK=0x8000
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.all 0x3908 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_0 0x3908 %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_1 0x3908 %B16 #MASK=0x2
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_2 0x3908 %B16 #MASK=0x4
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_3 0x3908 %B16 #MASK=0x8
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_4 0x3908 %B16 #MASK=0x10
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_5 0x3908 %B16 #MASK=0x20
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_6 0x3908 %B16 #MASK=0x40
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_7 0x3908 %B16 #MASK=0x80
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd1 0x3908 %B16 #MASK=0xFF00
Clb3LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd2 0x3909 %B16 #MASK=0xFFFF
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.all 0x390A %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_0 0x390A %B16 #MASK=0x1F
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_1 0x390A %B16 #MASK=0x3E0
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_2 0x390A %B16 #MASK=0x7C00
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_3 0x390A %B32 #MASK=0xF8000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.rsvd1 0x390B %B16 #MASK=0xFF0
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_0 0x390B %B16 #MASK=0x1000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_1 0x390B %B16 #MASK=0x2000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_2 0x390B %B16 #MASK=0x4000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_3 0x390B %B16 #MASK=0x8000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.all 0x390C %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_4 0x390C %B16 #MASK=0x1F
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_5 0x390C %B16 #MASK=0x3E0
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_6 0x390C %B16 #MASK=0x7C00
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_7 0x390C %B32 #MASK=0xF8000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.rsvd1 0x390D %B16 #MASK=0xFF0
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_4 0x390D %B16 #MASK=0x1000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_5 0x390D %B16 #MASK=0x2000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_6 0x390D %B16 #MASK=0x4000
Clb3LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_7 0x390D %B16 #MASK=0x8000
Clb3LogicCtrlRegs.CLB_BUF_PTR.all 0x390E %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_BUF_PTR.bit.PULL 0x390E %B16 #MASK=0xFF
Clb3LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd1 0x390E %B16 #MASK=0xFF00
Clb3LogicCtrlRegs.CLB_BUF_PTR.bit.PUSH 0x390F %B16 #MASK=0xFF
Clb3LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd2 0x390F %B16 #MASK=0xFF00
Clb3LogicCtrlRegs.CLB_GP_REG.all 0x3910 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_GP_REG.bit.REG 0x3910 %B16 #MASK=0xFF
Clb3LogicCtrlRegs.CLB_GP_REG.bit.rsvd1 0x3910 %B16 #MASK=0xFF00
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_0 0x3911 %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_1 0x3911 %B16 #MASK=0x2
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_2 0x3911 %B16 #MASK=0x4
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_3 0x3911 %B16 #MASK=0x8
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_4 0x3911 %B16 #MASK=0x10
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_5 0x3911 %B16 #MASK=0x20
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_6 0x3911 %B16 #MASK=0x40
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_7 0x3911 %B16 #MASK=0x80
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_0 0x3911 %B16 #MASK=0x100
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_1 0x3911 %B16 #MASK=0x200
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_2 0x3911 %B16 #MASK=0x400
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_3 0x3911 %B16 #MASK=0x800
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_4 0x3911 %B16 #MASK=0x1000
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_5 0x3911 %B16 #MASK=0x2000
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_6 0x3911 %B16 #MASK=0x4000
Clb3LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_7 0x3911 %B16 #MASK=0x8000
Clb3LogicCtrlRegs.CLB_OUT_EN 0x3912 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.all 0x3914 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_0 0x3914 %B16 #MASK=0x7F
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_1 0x3914 %B16 #MASK=0x3F80
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_2 0x3914 %B32 #MASK=0x1FC000
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_3 0x3915 %B16 #MASK=0xFE0
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.rsvd1 0x3915 %B16 #MASK=0xF000
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.all 0x3916 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_4 0x3916 %B16 #MASK=0x7F
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_5 0x3916 %B16 #MASK=0x3F80
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_6 0x3916 %B32 #MASK=0x1FC000
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_7 0x3917 %B16 #MASK=0xFE0
Clb3LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.rsvd1 0x3917 %B16 #MASK=0xF000
Clb3LogicCtrlRegs.CLB_PRESCALE_CTRL.all 0x3918 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.CLKEN 0x3918 %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.STRB 0x3918 %B16 #MASK=0x2
Clb3LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.TAP 0x3918 %B16 #MASK=0x3C
Clb3LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.rsvd1 0x3918 %B16 #MASK=0xFFC0
Clb3LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.PRESCALE 0x3919 %B16 #MASK=0xFFFF
Clb3LogicCtrlRegs.rsvd2[0] 0x391A %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd2[1] 0x391B %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd2[2] 0x391C %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd2[3] 0x391D %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd2[4] 0x391E %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd2[5] 0x391F %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_INTR_TAG_REG.all 0x3920 %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_INTR_TAG_REG.bit.TAG 0x3920 %B16 #MASK=0x3F
Clb3LogicCtrlRegs.CLB_INTR_TAG_REG.bit.rsvd1 0x3920 %B16 #MASK=0xFFC0
Clb3LogicCtrlRegs.rsvd3 0x3921 %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_LOCK.all 0x3922 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_LOCK.bit.LOCK 0x3922 %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_LOCK.bit.rsvd1 0x3922 %B16 #MASK=0xFFFE
Clb3LogicCtrlRegs.CLB_LOCK.bit.KEY 0x3923 %B16 #MASK=0xFFFF
Clb3LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.all 0x3924 %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.READ_PTR 0x3924 %B16 #MASK=0x1F
Clb3LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.rsvd1 0x3924 %B16 #MASK=0xFFE0
Clb3LogicCtrlRegs.rsvd4 0x3925 %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_HLC_INSTR_VALUE.all 0x3926 %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.INSTR 0x3926 %B16 #MASK=0xFFF
Clb3LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.rsvd1 0x3926 %B16 #MASK=0xF000
Clb3LogicCtrlRegs.rsvd5[0] 0x3927 %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd5[1] 0x3928 %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd5[2] 0x3929 %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd5[3] 0x392A %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd5[4] 0x392B %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd5[5] 0x392C %U16 #Unsigned
Clb3LogicCtrlRegs.rsvd5[6] 0x392D %U16 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_OUT_2.all 0x392E %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_OUT_2.bit.OUT 0x392E %B16 #MASK=0xFF
Clb3LogicCtrlRegs.CLB_DBG_OUT_2.bit.IN 0x392E %B16 #MASK=0xFF00
Clb3LogicCtrlRegs.CLB_DBG_OUT_2.bit.rsvd1 0x392F %B16 #MASK=0xFFFF
Clb3LogicCtrlRegs.CLB_DBG_R0 0x3930 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_R1 0x3932 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_R2 0x3934 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_R3 0x3936 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_C0 0x3938 %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_C1 0x393A %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_C2 0x393C %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_OUT.all 0x393E %U32 #Unsigned
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd1 0x393E %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH2 0x393E %B16 #MASK=0x2
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_ZERO 0x393E %B16 #MASK=0x4
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH1 0x393E %B16 #MASK=0x8
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S0 0x393E %B16 #MASK=0x10
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S1 0x393E %B16 #MASK=0x20
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_LUTOUT 0x393E %B16 #MASK=0x40
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.LUT40_OUT 0x393E %B16 #MASK=0x80
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd2 0x393E %B16 #MASK=0x100
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH2 0x393E %B16 #MASK=0x200
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_ZERO 0x393E %B16 #MASK=0x400
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH1 0x393E %B16 #MASK=0x800
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S0 0x393E %B16 #MASK=0x1000
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S1 0x393E %B16 #MASK=0x2000
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_LUTOUT 0x393E %B16 #MASK=0x4000
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.LUT41_OUT 0x393E %B16 #MASK=0x8000
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd3 0x393F %B16 #MASK=0x1
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH2 0x393F %B16 #MASK=0x2
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_ZERO 0x393F %B16 #MASK=0x4
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH1 0x393F %B16 #MASK=0x8
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S0 0x393F %B16 #MASK=0x10
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S1 0x393F %B16 #MASK=0x20
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_LUTOUT 0x393F %B16 #MASK=0x40
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.LUT42_OUT 0x393F %B16 #MASK=0x80
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT0 0x393F %B16 #MASK=0x100
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT1 0x393F %B16 #MASK=0x200
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT2 0x393F %B16 #MASK=0x400
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT3 0x393F %B16 #MASK=0x800
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT4 0x393F %B16 #MASK=0x1000
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT5 0x393F %B16 #MASK=0x2000
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT6 0x393F %B16 #MASK=0x4000
Clb3LogicCtrlRegs.CLB_DBG_OUT.bit.OUT7 0x393F %B16 #MASK=0x8000
Clb4LogicCtrlRegs.CLB_LOAD_EN.all 0x3D00 %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_LOAD_EN.bit.LOAD_EN 0x3D00 %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_LOAD_EN.bit.GLOBAL_EN 0x3D00 %B16 #MASK=0x2
Clb4LogicCtrlRegs.CLB_LOAD_EN.bit.STOP 0x3D00 %B16 #MASK=0x4
Clb4LogicCtrlRegs.CLB_LOAD_EN.bit.NMI_EN 0x3D00 %B16 #MASK=0x8
Clb4LogicCtrlRegs.CLB_LOAD_EN.bit.PIPELINE_EN 0x3D00 %B16 #MASK=0x10
Clb4LogicCtrlRegs.CLB_LOAD_EN.bit.rsvd1 0x3D00 %B16 #MASK=0xFFE0
Clb4LogicCtrlRegs.rsvd1 0x3D01 %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_LOAD_ADDR.all 0x3D02 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_LOAD_ADDR.bit.ADDR 0x3D02 %B16 #MASK=0x3F
Clb4LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd1 0x3D02 %B16 #MASK=0xFFC0
Clb4LogicCtrlRegs.CLB_LOAD_ADDR.bit.rsvd2 0x3D03 %B16 #MASK=0xFFFF
Clb4LogicCtrlRegs.CLB_LOAD_DATA 0x3D04 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.all 0x3D06 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN0 0x3D06 %B16 #MASK=0x3
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN1 0x3D06 %B16 #MASK=0xC
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN2 0x3D06 %B16 #MASK=0x30
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN3 0x3D06 %B16 #MASK=0xC0
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN4 0x3D06 %B16 #MASK=0x300
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN5 0x3D06 %B16 #MASK=0xC00
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN6 0x3D06 %B16 #MASK=0x3000
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.FIN7 0x3D06 %B16 #MASK=0xC000
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC0 0x3D07 %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC1 0x3D07 %B16 #MASK=0x2
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC2 0x3D07 %B16 #MASK=0x4
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC3 0x3D07 %B16 #MASK=0x8
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC4 0x3D07 %B16 #MASK=0x10
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC5 0x3D07 %B16 #MASK=0x20
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC6 0x3D07 %B16 #MASK=0x40
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.SYNC7 0x3D07 %B16 #MASK=0x80
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE0 0x3D07 %B16 #MASK=0x100
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE1 0x3D07 %B16 #MASK=0x200
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE2 0x3D07 %B16 #MASK=0x400
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE3 0x3D07 %B16 #MASK=0x800
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE4 0x3D07 %B16 #MASK=0x1000
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE5 0x3D07 %B16 #MASK=0x2000
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE6 0x3D07 %B16 #MASK=0x4000
Clb4LogicCtrlRegs.CLB_INPUT_FILTER.bit.PIPE7 0x3D07 %B16 #MASK=0x8000
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.all 0x3D08 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_0 0x3D08 %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_1 0x3D08 %B16 #MASK=0x2
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_2 0x3D08 %B16 #MASK=0x4
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_3 0x3D08 %B16 #MASK=0x8
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_4 0x3D08 %B16 #MASK=0x10
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_5 0x3D08 %B16 #MASK=0x20
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_6 0x3D08 %B16 #MASK=0x40
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.SEL_GP_IN_7 0x3D08 %B16 #MASK=0x80
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd1 0x3D08 %B16 #MASK=0xFF00
Clb4LogicCtrlRegs.CLB_IN_MUX_SEL_0.bit.rsvd2 0x3D09 %B16 #MASK=0xFFFF
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.all 0x3D0A %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_0 0x3D0A %B16 #MASK=0x1F
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_1 0x3D0A %B16 #MASK=0x3E0
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_2 0x3D0A %B16 #MASK=0x7C00
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.LCL_MUX_SEL_IN_3 0x3D0A %B32 #MASK=0xF8000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.rsvd1 0x3D0B %B16 #MASK=0xFF0
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_0 0x3D0B %B16 #MASK=0x1000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_1 0x3D0B %B16 #MASK=0x2000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_2 0x3D0B %B16 #MASK=0x4000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_1.bit.MISC_INPUT_SEL_3 0x3D0B %B16 #MASK=0x8000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.all 0x3D0C %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_4 0x3D0C %B16 #MASK=0x1F
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_5 0x3D0C %B16 #MASK=0x3E0
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_6 0x3D0C %B16 #MASK=0x7C00
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.LCL_MUX_SEL_IN_7 0x3D0C %B32 #MASK=0xF8000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.rsvd1 0x3D0D %B16 #MASK=0xFF0
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_4 0x3D0D %B16 #MASK=0x1000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_5 0x3D0D %B16 #MASK=0x2000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_6 0x3D0D %B16 #MASK=0x4000
Clb4LogicCtrlRegs.CLB_LCL_MUX_SEL_2.bit.MISC_INPUT_SEL_7 0x3D0D %B16 #MASK=0x8000
Clb4LogicCtrlRegs.CLB_BUF_PTR.all 0x3D0E %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_BUF_PTR.bit.PULL 0x3D0E %B16 #MASK=0xFF
Clb4LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd1 0x3D0E %B16 #MASK=0xFF00
Clb4LogicCtrlRegs.CLB_BUF_PTR.bit.PUSH 0x3D0F %B16 #MASK=0xFF
Clb4LogicCtrlRegs.CLB_BUF_PTR.bit.rsvd2 0x3D0F %B16 #MASK=0xFF00
Clb4LogicCtrlRegs.CLB_GP_REG.all 0x3D10 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_GP_REG.bit.REG 0x3D10 %B16 #MASK=0xFF
Clb4LogicCtrlRegs.CLB_GP_REG.bit.rsvd1 0x3D10 %B16 #MASK=0xFF00
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_0 0x3D11 %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_1 0x3D11 %B16 #MASK=0x2
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_2 0x3D11 %B16 #MASK=0x4
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_3 0x3D11 %B16 #MASK=0x8
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_4 0x3D11 %B16 #MASK=0x10
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_5 0x3D11 %B16 #MASK=0x20
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_6 0x3D11 %B16 #MASK=0x40
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_GATING_CTRL_7 0x3D11 %B16 #MASK=0x80
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_0 0x3D11 %B16 #MASK=0x100
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_1 0x3D11 %B16 #MASK=0x200
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_2 0x3D11 %B16 #MASK=0x400
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_3 0x3D11 %B16 #MASK=0x800
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_4 0x3D11 %B16 #MASK=0x1000
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_5 0x3D11 %B16 #MASK=0x2000
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_6 0x3D11 %B16 #MASK=0x4000
Clb4LogicCtrlRegs.CLB_GP_REG.bit.SW_RLS_CTRL_7 0x3D11 %B16 #MASK=0x8000
Clb4LogicCtrlRegs.CLB_OUT_EN 0x3D12 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.all 0x3D14 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_0 0x3D14 %B16 #MASK=0x7F
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_1 0x3D14 %B16 #MASK=0x3F80
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_2 0x3D14 %B32 #MASK=0x1FC000
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.GLBL_MUX_SEL_IN_3 0x3D15 %B16 #MASK=0xFE0
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_1.bit.rsvd1 0x3D15 %B16 #MASK=0xF000
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.all 0x3D16 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_4 0x3D16 %B16 #MASK=0x7F
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_5 0x3D16 %B16 #MASK=0x3F80
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_6 0x3D16 %B32 #MASK=0x1FC000
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.GLBL_MUX_SEL_IN_7 0x3D17 %B16 #MASK=0xFE0
Clb4LogicCtrlRegs.CLB_GLBL_MUX_SEL_2.bit.rsvd1 0x3D17 %B16 #MASK=0xF000
Clb4LogicCtrlRegs.CLB_PRESCALE_CTRL.all 0x3D18 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.CLKEN 0x3D18 %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.STRB 0x3D18 %B16 #MASK=0x2
Clb4LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.TAP 0x3D18 %B16 #MASK=0x3C
Clb4LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.rsvd1 0x3D18 %B16 #MASK=0xFFC0
Clb4LogicCtrlRegs.CLB_PRESCALE_CTRL.bit.PRESCALE 0x3D19 %B16 #MASK=0xFFFF
Clb4LogicCtrlRegs.rsvd2[0] 0x3D1A %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd2[1] 0x3D1B %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd2[2] 0x3D1C %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd2[3] 0x3D1D %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd2[4] 0x3D1E %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd2[5] 0x3D1F %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_INTR_TAG_REG.all 0x3D20 %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_INTR_TAG_REG.bit.TAG 0x3D20 %B16 #MASK=0x3F
Clb4LogicCtrlRegs.CLB_INTR_TAG_REG.bit.rsvd1 0x3D20 %B16 #MASK=0xFFC0
Clb4LogicCtrlRegs.rsvd3 0x3D21 %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_LOCK.all 0x3D22 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_LOCK.bit.LOCK 0x3D22 %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_LOCK.bit.rsvd1 0x3D22 %B16 #MASK=0xFFFE
Clb4LogicCtrlRegs.CLB_LOCK.bit.KEY 0x3D23 %B16 #MASK=0xFFFF
Clb4LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.all 0x3D24 %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.READ_PTR 0x3D24 %B16 #MASK=0x1F
Clb4LogicCtrlRegs.CLB_HLC_INSTR_READ_PTR.bit.rsvd1 0x3D24 %B16 #MASK=0xFFE0
Clb4LogicCtrlRegs.rsvd4 0x3D25 %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_HLC_INSTR_VALUE.all 0x3D26 %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.INSTR 0x3D26 %B16 #MASK=0xFFF
Clb4LogicCtrlRegs.CLB_HLC_INSTR_VALUE.bit.rsvd1 0x3D26 %B16 #MASK=0xF000
Clb4LogicCtrlRegs.rsvd5[0] 0x3D27 %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd5[1] 0x3D28 %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd5[2] 0x3D29 %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd5[3] 0x3D2A %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd5[4] 0x3D2B %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd5[5] 0x3D2C %U16 #Unsigned
Clb4LogicCtrlRegs.rsvd5[6] 0x3D2D %U16 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_OUT_2.all 0x3D2E %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_OUT_2.bit.OUT 0x3D2E %B16 #MASK=0xFF
Clb4LogicCtrlRegs.CLB_DBG_OUT_2.bit.IN 0x3D2E %B16 #MASK=0xFF00
Clb4LogicCtrlRegs.CLB_DBG_OUT_2.bit.rsvd1 0x3D2F %B16 #MASK=0xFFFF
Clb4LogicCtrlRegs.CLB_DBG_R0 0x3D30 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_R1 0x3D32 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_R2 0x3D34 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_R3 0x3D36 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_C0 0x3D38 %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_C1 0x3D3A %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_C2 0x3D3C %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_OUT.all 0x3D3E %U32 #Unsigned
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd1 0x3D3E %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH2 0x3D3E %B16 #MASK=0x2
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_ZERO 0x3D3E %B16 #MASK=0x4
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT0_MATCH1 0x3D3E %B16 #MASK=0x8
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S0 0x3D3E %B16 #MASK=0x10
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_S1 0x3D3E %B16 #MASK=0x20
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM0_LUTOUT 0x3D3E %B16 #MASK=0x40
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.LUT40_OUT 0x3D3E %B16 #MASK=0x80
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd2 0x3D3E %B16 #MASK=0x100
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH2 0x3D3E %B16 #MASK=0x200
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_ZERO 0x3D3E %B16 #MASK=0x400
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT1_MATCH1 0x3D3E %B16 #MASK=0x800
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S0 0x3D3E %B16 #MASK=0x1000
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_S1 0x3D3E %B16 #MASK=0x2000
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM1_LUTOUT 0x3D3E %B16 #MASK=0x4000
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.LUT41_OUT 0x3D3E %B16 #MASK=0x8000
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.rsvd3 0x3D3F %B16 #MASK=0x1
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH2 0x3D3F %B16 #MASK=0x2
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_ZERO 0x3D3F %B16 #MASK=0x4
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.COUNT2_MATCH1 0x3D3F %B16 #MASK=0x8
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S0 0x3D3F %B16 #MASK=0x10
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_S1 0x3D3F %B16 #MASK=0x20
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.FSM2_LUTOUT 0x3D3F %B16 #MASK=0x40
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.LUT42_OUT 0x3D3F %B16 #MASK=0x80
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT0 0x3D3F %B16 #MASK=0x100
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT1 0x3D3F %B16 #MASK=0x200
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT2 0x3D3F %B16 #MASK=0x400
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT3 0x3D3F %B16 #MASK=0x800
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT4 0x3D3F %B16 #MASK=0x1000
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT5 0x3D3F %B16 #MASK=0x2000
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT6 0x3D3F %B16 #MASK=0x4000
Clb4LogicCtrlRegs.CLB_DBG_OUT.bit.OUT7 0x3D3F %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG0MUX0TO15CFG.all 0x7A40 %U32 #Unsigned
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX0 0x7A40 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX1 0x7A40 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX2 0x7A40 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX3 0x7A40 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX4 0x7A40 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX5 0x7A40 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX6 0x7A40 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX7 0x7A40 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX8 0x7A41 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX9 0x7A41 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX10 0x7A41 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX11 0x7A41 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX12 0x7A41 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX13 0x7A41 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX14 0x7A41 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG0MUX0TO15CFG.bit.MUX15 0x7A41 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG0MUX16TO31CFG.all 0x7A42 %U32 #Unsigned
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX16 0x7A42 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX17 0x7A42 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX18 0x7A42 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX19 0x7A42 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX20 0x7A42 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX21 0x7A42 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX22 0x7A42 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX23 0x7A42 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX24 0x7A43 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX25 0x7A43 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX26 0x7A43 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX27 0x7A43 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX28 0x7A43 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX29 0x7A43 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX30 0x7A43 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG0MUX16TO31CFG.bit.MUX31 0x7A43 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG1MUX0TO15CFG.all 0x7A44 %U32 #Unsigned
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX0 0x7A44 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX1 0x7A44 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX2 0x7A44 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX3 0x7A44 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX4 0x7A44 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX5 0x7A44 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX6 0x7A44 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX7 0x7A44 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX8 0x7A45 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX9 0x7A45 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX10 0x7A45 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX11 0x7A45 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX12 0x7A45 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX13 0x7A45 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX14 0x7A45 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG1MUX0TO15CFG.bit.MUX15 0x7A45 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG1MUX16TO31CFG.all 0x7A46 %U32 #Unsigned
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX16 0x7A46 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX17 0x7A46 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX18 0x7A46 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX19 0x7A46 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX20 0x7A46 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX21 0x7A46 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX22 0x7A46 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX23 0x7A46 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX24 0x7A47 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX25 0x7A47 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX26 0x7A47 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX27 0x7A47 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX28 0x7A47 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX29 0x7A47 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX30 0x7A47 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG1MUX16TO31CFG.bit.MUX31 0x7A47 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG2MUX0TO15CFG.all 0x7A48 %U32 #Unsigned
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX0 0x7A48 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX1 0x7A48 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX2 0x7A48 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX3 0x7A48 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX4 0x7A48 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX5 0x7A48 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX6 0x7A48 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX7 0x7A48 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX8 0x7A49 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX9 0x7A49 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX10 0x7A49 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX11 0x7A49 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX12 0x7A49 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX13 0x7A49 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX14 0x7A49 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG2MUX0TO15CFG.bit.MUX15 0x7A49 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG2MUX16TO31CFG.all 0x7A4A %U32 #Unsigned
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX16 0x7A4A %B16 #MASK=0x3
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX17 0x7A4A %B16 #MASK=0xC
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX18 0x7A4A %B16 #MASK=0x30
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX19 0x7A4A %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX20 0x7A4A %B16 #MASK=0x300
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX21 0x7A4A %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX22 0x7A4A %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX23 0x7A4A %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX24 0x7A4B %B16 #MASK=0x3
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX25 0x7A4B %B16 #MASK=0xC
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX26 0x7A4B %B16 #MASK=0x30
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX27 0x7A4B %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX28 0x7A4B %B16 #MASK=0x300
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX29 0x7A4B %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX30 0x7A4B %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG2MUX16TO31CFG.bit.MUX31 0x7A4B %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG3MUX0TO15CFG.all 0x7A4C %U32 #Unsigned
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX0 0x7A4C %B16 #MASK=0x3
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX1 0x7A4C %B16 #MASK=0xC
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX2 0x7A4C %B16 #MASK=0x30
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX3 0x7A4C %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX4 0x7A4C %B16 #MASK=0x300
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX5 0x7A4C %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX6 0x7A4C %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX7 0x7A4C %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX8 0x7A4D %B16 #MASK=0x3
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX9 0x7A4D %B16 #MASK=0xC
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX10 0x7A4D %B16 #MASK=0x30
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX11 0x7A4D %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX12 0x7A4D %B16 #MASK=0x300
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX13 0x7A4D %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX14 0x7A4D %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG3MUX0TO15CFG.bit.MUX15 0x7A4D %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG3MUX16TO31CFG.all 0x7A4E %U32 #Unsigned
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX16 0x7A4E %B16 #MASK=0x3
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX17 0x7A4E %B16 #MASK=0xC
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX18 0x7A4E %B16 #MASK=0x30
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX19 0x7A4E %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX20 0x7A4E %B16 #MASK=0x300
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX21 0x7A4E %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX22 0x7A4E %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX23 0x7A4E %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX24 0x7A4F %B16 #MASK=0x3
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX25 0x7A4F %B16 #MASK=0xC
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX26 0x7A4F %B16 #MASK=0x30
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX27 0x7A4F %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX28 0x7A4F %B16 #MASK=0x300
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX29 0x7A4F %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX30 0x7A4F %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG3MUX16TO31CFG.bit.MUX31 0x7A4F %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG4MUX0TO15CFG.all 0x7A50 %U32 #Unsigned
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX0 0x7A50 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX1 0x7A50 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX2 0x7A50 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX3 0x7A50 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX4 0x7A50 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX5 0x7A50 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX6 0x7A50 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX7 0x7A50 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX8 0x7A51 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX9 0x7A51 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX10 0x7A51 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX11 0x7A51 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX12 0x7A51 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX13 0x7A51 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX14 0x7A51 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG4MUX0TO15CFG.bit.MUX15 0x7A51 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG4MUX16TO31CFG.all 0x7A52 %U32 #Unsigned
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX16 0x7A52 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX17 0x7A52 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX18 0x7A52 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX19 0x7A52 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX20 0x7A52 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX21 0x7A52 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX22 0x7A52 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX23 0x7A52 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX24 0x7A53 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX25 0x7A53 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX26 0x7A53 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX27 0x7A53 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX28 0x7A53 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX29 0x7A53 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX30 0x7A53 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG4MUX16TO31CFG.bit.MUX31 0x7A53 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG5MUX0TO15CFG.all 0x7A54 %U32 #Unsigned
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX0 0x7A54 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX1 0x7A54 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX2 0x7A54 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX3 0x7A54 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX4 0x7A54 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX5 0x7A54 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX6 0x7A54 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX7 0x7A54 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX8 0x7A55 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX9 0x7A55 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX10 0x7A55 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX11 0x7A55 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX12 0x7A55 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX13 0x7A55 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX14 0x7A55 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG5MUX0TO15CFG.bit.MUX15 0x7A55 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG5MUX16TO31CFG.all 0x7A56 %U32 #Unsigned
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX16 0x7A56 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX17 0x7A56 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX18 0x7A56 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX19 0x7A56 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX20 0x7A56 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX21 0x7A56 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX22 0x7A56 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX23 0x7A56 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX24 0x7A57 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX25 0x7A57 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX26 0x7A57 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX27 0x7A57 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX28 0x7A57 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX29 0x7A57 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX30 0x7A57 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG5MUX16TO31CFG.bit.MUX31 0x7A57 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG6MUX0TO15CFG.all 0x7A58 %U32 #Unsigned
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX0 0x7A58 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX1 0x7A58 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX2 0x7A58 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX3 0x7A58 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX4 0x7A58 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX5 0x7A58 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX6 0x7A58 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX7 0x7A58 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX8 0x7A59 %B16 #MASK=0x3
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX9 0x7A59 %B16 #MASK=0xC
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX10 0x7A59 %B16 #MASK=0x30
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX11 0x7A59 %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX12 0x7A59 %B16 #MASK=0x300
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX13 0x7A59 %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX14 0x7A59 %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG6MUX0TO15CFG.bit.MUX15 0x7A59 %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG6MUX16TO31CFG.all 0x7A5A %U32 #Unsigned
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX16 0x7A5A %B16 #MASK=0x3
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX17 0x7A5A %B16 #MASK=0xC
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX18 0x7A5A %B16 #MASK=0x30
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX19 0x7A5A %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX20 0x7A5A %B16 #MASK=0x300
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX21 0x7A5A %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX22 0x7A5A %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX23 0x7A5A %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX24 0x7A5B %B16 #MASK=0x3
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX25 0x7A5B %B16 #MASK=0xC
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX26 0x7A5B %B16 #MASK=0x30
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX27 0x7A5B %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX28 0x7A5B %B16 #MASK=0x300
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX29 0x7A5B %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX30 0x7A5B %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG6MUX16TO31CFG.bit.MUX31 0x7A5B %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG7MUX0TO15CFG.all 0x7A5C %U32 #Unsigned
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX0 0x7A5C %B16 #MASK=0x3
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX1 0x7A5C %B16 #MASK=0xC
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX2 0x7A5C %B16 #MASK=0x30
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX3 0x7A5C %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX4 0x7A5C %B16 #MASK=0x300
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX5 0x7A5C %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX6 0x7A5C %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX7 0x7A5C %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX8 0x7A5D %B16 #MASK=0x3
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX9 0x7A5D %B16 #MASK=0xC
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX10 0x7A5D %B16 #MASK=0x30
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX11 0x7A5D %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX12 0x7A5D %B16 #MASK=0x300
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX13 0x7A5D %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX14 0x7A5D %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG7MUX0TO15CFG.bit.MUX15 0x7A5D %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG7MUX16TO31CFG.all 0x7A5E %U32 #Unsigned
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX16 0x7A5E %B16 #MASK=0x3
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX17 0x7A5E %B16 #MASK=0xC
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX18 0x7A5E %B16 #MASK=0x30
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX19 0x7A5E %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX20 0x7A5E %B16 #MASK=0x300
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX21 0x7A5E %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX22 0x7A5E %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX23 0x7A5E %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX24 0x7A5F %B16 #MASK=0x3
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX25 0x7A5F %B16 #MASK=0xC
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX26 0x7A5F %B16 #MASK=0x30
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX27 0x7A5F %B16 #MASK=0xC0
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX28 0x7A5F %B16 #MASK=0x300
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX29 0x7A5F %B16 #MASK=0xC00
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX30 0x7A5F %B16 #MASK=0x3000
ClbXbarRegs.AUXSIG7MUX16TO31CFG.bit.MUX31 0x7A5F %B16 #MASK=0xC000
ClbXbarRegs.AUXSIG0MUXENABLE.all 0x7A60 %U32 #Unsigned
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX0 0x7A60 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX1 0x7A60 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX2 0x7A60 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX3 0x7A60 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX4 0x7A60 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX5 0x7A60 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX6 0x7A60 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX7 0x7A60 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX8 0x7A60 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX9 0x7A60 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX10 0x7A60 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX11 0x7A60 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX12 0x7A60 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX13 0x7A60 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX14 0x7A60 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX15 0x7A60 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX16 0x7A61 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX17 0x7A61 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX18 0x7A61 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX19 0x7A61 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX20 0x7A61 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX21 0x7A61 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX22 0x7A61 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX23 0x7A61 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX24 0x7A61 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX25 0x7A61 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX26 0x7A61 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX27 0x7A61 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX28 0x7A61 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX29 0x7A61 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX30 0x7A61 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG0MUXENABLE.bit.MUX31 0x7A61 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG1MUXENABLE.all 0x7A62 %U32 #Unsigned
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX0 0x7A62 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX1 0x7A62 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX2 0x7A62 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX3 0x7A62 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX4 0x7A62 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX5 0x7A62 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX6 0x7A62 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX7 0x7A62 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX8 0x7A62 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX9 0x7A62 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX10 0x7A62 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX11 0x7A62 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX12 0x7A62 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX13 0x7A62 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX14 0x7A62 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX15 0x7A62 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX16 0x7A63 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX17 0x7A63 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX18 0x7A63 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX19 0x7A63 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX20 0x7A63 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX21 0x7A63 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX22 0x7A63 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX23 0x7A63 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX24 0x7A63 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX25 0x7A63 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX26 0x7A63 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX27 0x7A63 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX28 0x7A63 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX29 0x7A63 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX30 0x7A63 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG1MUXENABLE.bit.MUX31 0x7A63 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG2MUXENABLE.all 0x7A64 %U32 #Unsigned
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX0 0x7A64 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX1 0x7A64 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX2 0x7A64 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX3 0x7A64 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX4 0x7A64 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX5 0x7A64 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX6 0x7A64 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX7 0x7A64 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX8 0x7A64 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX9 0x7A64 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX10 0x7A64 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX11 0x7A64 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX12 0x7A64 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX13 0x7A64 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX14 0x7A64 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX15 0x7A64 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX16 0x7A65 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX17 0x7A65 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX18 0x7A65 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX19 0x7A65 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX20 0x7A65 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX21 0x7A65 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX22 0x7A65 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX23 0x7A65 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX24 0x7A65 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX25 0x7A65 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX26 0x7A65 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX27 0x7A65 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX28 0x7A65 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX29 0x7A65 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX30 0x7A65 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG2MUXENABLE.bit.MUX31 0x7A65 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG3MUXENABLE.all 0x7A66 %U32 #Unsigned
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX0 0x7A66 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX1 0x7A66 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX2 0x7A66 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX3 0x7A66 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX4 0x7A66 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX5 0x7A66 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX6 0x7A66 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX7 0x7A66 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX8 0x7A66 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX9 0x7A66 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX10 0x7A66 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX11 0x7A66 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX12 0x7A66 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX13 0x7A66 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX14 0x7A66 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX15 0x7A66 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX16 0x7A67 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX17 0x7A67 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX18 0x7A67 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX19 0x7A67 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX20 0x7A67 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX21 0x7A67 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX22 0x7A67 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX23 0x7A67 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX24 0x7A67 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX25 0x7A67 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX26 0x7A67 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX27 0x7A67 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX28 0x7A67 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX29 0x7A67 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX30 0x7A67 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG3MUXENABLE.bit.MUX31 0x7A67 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG4MUXENABLE.all 0x7A68 %U32 #Unsigned
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX0 0x7A68 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX1 0x7A68 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX2 0x7A68 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX3 0x7A68 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX4 0x7A68 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX5 0x7A68 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX6 0x7A68 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX7 0x7A68 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX8 0x7A68 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX9 0x7A68 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX10 0x7A68 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX11 0x7A68 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX12 0x7A68 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX13 0x7A68 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX14 0x7A68 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX15 0x7A68 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX16 0x7A69 %B16 #MASK=0x1
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX17 0x7A69 %B16 #MASK=0x2
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX18 0x7A69 %B16 #MASK=0x4
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX19 0x7A69 %B16 #MASK=0x8
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX20 0x7A69 %B16 #MASK=0x10
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX21 0x7A69 %B16 #MASK=0x20
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX22 0x7A69 %B16 #MASK=0x40
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX23 0x7A69 %B16 #MASK=0x80
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX24 0x7A69 %B16 #MASK=0x100
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX25 0x7A69 %B16 #MASK=0x200
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX26 0x7A69 %B16 #MASK=0x400
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX27 0x7A69 %B16 #MASK=0x800
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX28 0x7A69 %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX29 0x7A69 %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX30 0x7A69 %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG4MUXENABLE.bit.MUX31 0x7A69 %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG5MUXENABLE.all 0x7A6A %U32 #Unsigned
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX0 0x7A6A %B16 #MASK=0x1
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX1 0x7A6A %B16 #MASK=0x2
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX2 0x7A6A %B16 #MASK=0x4
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX3 0x7A6A %B16 #MASK=0x8
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX4 0x7A6A %B16 #MASK=0x10
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX5 0x7A6A %B16 #MASK=0x20
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX6 0x7A6A %B16 #MASK=0x40
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX7 0x7A6A %B16 #MASK=0x80
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX8 0x7A6A %B16 #MASK=0x100
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX9 0x7A6A %B16 #MASK=0x200
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX10 0x7A6A %B16 #MASK=0x400
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX11 0x7A6A %B16 #MASK=0x800
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX12 0x7A6A %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX13 0x7A6A %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX14 0x7A6A %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX15 0x7A6A %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX16 0x7A6B %B16 #MASK=0x1
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX17 0x7A6B %B16 #MASK=0x2
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX18 0x7A6B %B16 #MASK=0x4
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX19 0x7A6B %B16 #MASK=0x8
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX20 0x7A6B %B16 #MASK=0x10
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX21 0x7A6B %B16 #MASK=0x20
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX22 0x7A6B %B16 #MASK=0x40
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX23 0x7A6B %B16 #MASK=0x80
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX24 0x7A6B %B16 #MASK=0x100
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX25 0x7A6B %B16 #MASK=0x200
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX26 0x7A6B %B16 #MASK=0x400
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX27 0x7A6B %B16 #MASK=0x800
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX28 0x7A6B %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX29 0x7A6B %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX30 0x7A6B %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG5MUXENABLE.bit.MUX31 0x7A6B %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG6MUXENABLE.all 0x7A6C %U32 #Unsigned
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX0 0x7A6C %B16 #MASK=0x1
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX1 0x7A6C %B16 #MASK=0x2
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX2 0x7A6C %B16 #MASK=0x4
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX3 0x7A6C %B16 #MASK=0x8
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX4 0x7A6C %B16 #MASK=0x10
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX5 0x7A6C %B16 #MASK=0x20
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX6 0x7A6C %B16 #MASK=0x40
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX7 0x7A6C %B16 #MASK=0x80
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX8 0x7A6C %B16 #MASK=0x100
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX9 0x7A6C %B16 #MASK=0x200
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX10 0x7A6C %B16 #MASK=0x400
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX11 0x7A6C %B16 #MASK=0x800
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX12 0x7A6C %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX13 0x7A6C %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX14 0x7A6C %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX15 0x7A6C %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX16 0x7A6D %B16 #MASK=0x1
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX17 0x7A6D %B16 #MASK=0x2
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX18 0x7A6D %B16 #MASK=0x4
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX19 0x7A6D %B16 #MASK=0x8
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX20 0x7A6D %B16 #MASK=0x10
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX21 0x7A6D %B16 #MASK=0x20
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX22 0x7A6D %B16 #MASK=0x40
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX23 0x7A6D %B16 #MASK=0x80
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX24 0x7A6D %B16 #MASK=0x100
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX25 0x7A6D %B16 #MASK=0x200
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX26 0x7A6D %B16 #MASK=0x400
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX27 0x7A6D %B16 #MASK=0x800
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX28 0x7A6D %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX29 0x7A6D %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX30 0x7A6D %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG6MUXENABLE.bit.MUX31 0x7A6D %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG7MUXENABLE.all 0x7A6E %U32 #Unsigned
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX0 0x7A6E %B16 #MASK=0x1
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX1 0x7A6E %B16 #MASK=0x2
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX2 0x7A6E %B16 #MASK=0x4
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX3 0x7A6E %B16 #MASK=0x8
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX4 0x7A6E %B16 #MASK=0x10
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX5 0x7A6E %B16 #MASK=0x20
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX6 0x7A6E %B16 #MASK=0x40
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX7 0x7A6E %B16 #MASK=0x80
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX8 0x7A6E %B16 #MASK=0x100
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX9 0x7A6E %B16 #MASK=0x200
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX10 0x7A6E %B16 #MASK=0x400
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX11 0x7A6E %B16 #MASK=0x800
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX12 0x7A6E %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX13 0x7A6E %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX14 0x7A6E %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX15 0x7A6E %B16 #MASK=0x8000
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX16 0x7A6F %B16 #MASK=0x1
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX17 0x7A6F %B16 #MASK=0x2
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX18 0x7A6F %B16 #MASK=0x4
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX19 0x7A6F %B16 #MASK=0x8
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX20 0x7A6F %B16 #MASK=0x10
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX21 0x7A6F %B16 #MASK=0x20
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX22 0x7A6F %B16 #MASK=0x40
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX23 0x7A6F %B16 #MASK=0x80
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX24 0x7A6F %B16 #MASK=0x100
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX25 0x7A6F %B16 #MASK=0x200
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX26 0x7A6F %B16 #MASK=0x400
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX27 0x7A6F %B16 #MASK=0x800
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX28 0x7A6F %B16 #MASK=0x1000
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX29 0x7A6F %B16 #MASK=0x2000
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX30 0x7A6F %B16 #MASK=0x4000
ClbXbarRegs.AUXSIG7MUXENABLE.bit.MUX31 0x7A6F %B16 #MASK=0x8000
ClbXbarRegs.rsvd1[0] 0x7A70 %U16 #Unsigned
ClbXbarRegs.rsvd1[1] 0x7A71 %U16 #Unsigned
ClbXbarRegs.rsvd1[2] 0x7A72 %U16 #Unsigned
ClbXbarRegs.rsvd1[3] 0x7A73 %U16 #Unsigned
ClbXbarRegs.rsvd1[4] 0x7A74 %U16 #Unsigned
ClbXbarRegs.rsvd1[5] 0x7A75 %U16 #Unsigned
ClbXbarRegs.rsvd1[6] 0x7A76 %U16 #Unsigned
ClbXbarRegs.rsvd1[7] 0x7A77 %U16 #Unsigned
ClbXbarRegs.AUXSIGOUTINV.all 0x7A78 %U32 #Unsigned
ClbXbarRegs.AUXSIGOUTINV.bit.OUT0 0x7A78 %B16 #MASK=0x1
ClbXbarRegs.AUXSIGOUTINV.bit.OUT1 0x7A78 %B16 #MASK=0x2
ClbXbarRegs.AUXSIGOUTINV.bit.OUT2 0x7A78 %B16 #MASK=0x4
ClbXbarRegs.AUXSIGOUTINV.bit.OUT3 0x7A78 %B16 #MASK=0x8
ClbXbarRegs.AUXSIGOUTINV.bit.OUT4 0x7A78 %B16 #MASK=0x10
ClbXbarRegs.AUXSIGOUTINV.bit.OUT5 0x7A78 %B16 #MASK=0x20
ClbXbarRegs.AUXSIGOUTINV.bit.OUT6 0x7A78 %B16 #MASK=0x40
ClbXbarRegs.AUXSIGOUTINV.bit.OUT7 0x7A78 %B16 #MASK=0x80
ClbXbarRegs.AUXSIGOUTINV.bit.rsvd1 0x7A78 %B16 #MASK=0xFF00
ClbXbarRegs.AUXSIGOUTINV.bit.rsvd2 0x7A79 %B16 #MASK=0xFFFF
ClbXbarRegs.rsvd2[0] 0x7A7A %U16 #Unsigned
ClbXbarRegs.rsvd2[1] 0x7A7B %U16 #Unsigned
ClbXbarRegs.rsvd2[2] 0x7A7C %U16 #Unsigned
ClbXbarRegs.rsvd2[3] 0x7A7D %U16 #Unsigned
ClbXbarRegs.AUXSIGLOCK.all 0x7A7E %U32 #Unsigned
ClbXbarRegs.AUXSIGLOCK.bit.LOCK 0x7A7E %B16 #MASK=0x1
ClbXbarRegs.AUXSIGLOCK.bit.rsvd1 0x7A7E %B16 #MASK=0xFFFE
ClbXbarRegs.AUXSIGLOCK.bit.KEY 0x7A7F %B16 #MASK=0xFFFF
Epg1Regs.GCTL0.all 0x5EC00 %U32 #Unsigned
Epg1Regs.GCTL0.bit.EN 0x5EC00 %B16 #MASK=0x1
Epg1Regs.GCTL0.bit.rsvd1 0x5EC00 %B16 #MASK=0xFE
Epg1Regs.GCTL0.bit.EPGOUT0SEL 0x5EC00 %B16 #MASK=0x100
Epg1Regs.GCTL0.bit.EPGOUT1SEL 0x5EC00 %B16 #MASK=0x200
Epg1Regs.GCTL0.bit.EPGOUT2SEL 0x5EC00 %B16 #MASK=0x400
Epg1Regs.GCTL0.bit.EPGOUT3SEL 0x5EC00 %B16 #MASK=0x800
Epg1Regs.GCTL0.bit.EPGOUT4SEL 0x5EC00 %B16 #MASK=0x1000
Epg1Regs.GCTL0.bit.EPGOUT5SEL 0x5EC00 %B16 #MASK=0x2000
Epg1Regs.GCTL0.bit.EPGOUT6SEL 0x5EC00 %B16 #MASK=0x4000
Epg1Regs.GCTL0.bit.EPGOUT7SEL 0x5EC00 %B16 #MASK=0x8000
Epg1Regs.GCTL0.bit.rsvd2 0x5EC01 %B16 #MASK=0xFFFF
Epg1Regs.GCTL1.all 0x5EC02 %U32 #Unsigned
Epg1Regs.GCTL1.bit.SIGGEN0_CLKSEL 0x5EC02 %B16 #MASK=0x7
Epg1Regs.GCTL1.bit.rsvd1 0x5EC02 %B16 #MASK=0x8
Epg1Regs.GCTL1.bit.rsvd2 0x5EC02 %B16 #MASK=0x70
Epg1Regs.GCTL1.bit.rsvd3 0x5EC02 %B16 #MASK=0xFF80
Epg1Regs.GCTL1.bit.rsvd4 0x5EC03 %B16 #MASK=0xFFFF
Epg1Regs.GCTL2.all 0x5EC04 %U32 #Unsigned
Epg1Regs.GCTL2.bit.EPGOUT0_CLKOUTSEL 0x5EC04 %B16 #MASK=0x7
Epg1Regs.GCTL2.bit.rsvd1 0x5EC04 %B16 #MASK=0x8
Epg1Regs.GCTL2.bit.EPGOUT1_CLKOUTSEL 0x5EC04 %B16 #MASK=0x70
Epg1Regs.GCTL2.bit.rsvd2 0x5EC04 %B16 #MASK=0x80
Epg1Regs.GCTL2.bit.EPGOUT2_CLKOUTSEL 0x5EC04 %B16 #MASK=0x700
Epg1Regs.GCTL2.bit.rsvd3 0x5EC04 %B16 #MASK=0x800
Epg1Regs.GCTL2.bit.EPGOUT3_CLKOUTSEL 0x5EC04 %B16 #MASK=0x7000
Epg1Regs.GCTL2.bit.rsvd4 0x5EC04 %B16 #MASK=0x8000
Epg1Regs.GCTL2.bit.EPGOUT4_CLKOUTSEL 0x5EC05 %B16 #MASK=0x7
Epg1Regs.GCTL2.bit.rsvd5 0x5EC05 %B16 #MASK=0x8
Epg1Regs.GCTL2.bit.EPGOUT5_CLKOUTSEL 0x5EC05 %B16 #MASK=0x70
Epg1Regs.GCTL2.bit.rsvd6 0x5EC05 %B16 #MASK=0x80
Epg1Regs.GCTL2.bit.EPGOUT6_CLKOUTSEL 0x5EC05 %B16 #MASK=0x700
Epg1Regs.GCTL2.bit.rsvd7 0x5EC05 %B16 #MASK=0x800
Epg1Regs.GCTL2.bit.EPGOUT7_CLKOUTSEL 0x5EC05 %B16 #MASK=0x7000
Epg1Regs.GCTL2.bit.rsvd8 0x5EC05 %B16 #MASK=0x8000
Epg1Regs.GCTL3.all 0x5EC06 %U32 #Unsigned
Epg1Regs.GCTL3.bit.EPGOUT0_SIGOUTSEL 0x5EC06 %B16 #MASK=0xF
Epg1Regs.GCTL3.bit.EPGOUT1_SIGOUTSEL 0x5EC06 %B16 #MASK=0xF0
Epg1Regs.GCTL3.bit.EPGOUT2_SIGOUTSEL 0x5EC06 %B16 #MASK=0xF00
Epg1Regs.GCTL3.bit.EPGOUT3_SIGOUTSEL 0x5EC06 %B16 #MASK=0xF000
Epg1Regs.GCTL3.bit.EPGOUT4_SIGOUTSEL 0x5EC07 %B16 #MASK=0xF
Epg1Regs.GCTL3.bit.EPGOUT5_SIGOUTSEL 0x5EC07 %B16 #MASK=0xF0
Epg1Regs.GCTL3.bit.EPGOUT6_SIGOUTSEL 0x5EC07 %B16 #MASK=0xF00
Epg1Regs.GCTL3.bit.EPGOUT7_SIGOUTSEL 0x5EC07 %B16 #MASK=0xF000
Epg1Regs.EPGLOCK.all 0x5EC08 %U32 #Unsigned
Epg1Regs.EPGLOCK.bit.GCTL0 0x5EC08 %B16 #MASK=0x1
Epg1Regs.EPGLOCK.bit.GCTL1 0x5EC08 %B16 #MASK=0x2
Epg1Regs.EPGLOCK.bit.GCTL2 0x5EC08 %B16 #MASK=0x4
Epg1Regs.EPGLOCK.bit.GCTL3 0x5EC08 %B16 #MASK=0x8
Epg1Regs.EPGLOCK.bit.CLKDIV0_CTL0 0x5EC08 %B16 #MASK=0x10
Epg1Regs.EPGLOCK.bit.CLKDIV1_CTL0 0x5EC08 %B16 #MASK=0x20
Epg1Regs.EPGLOCK.bit.SIGGEN0_CTL0 0x5EC08 %B16 #MASK=0x40
Epg1Regs.EPGLOCK.bit.SIGGEN0_CTL1 0x5EC08 %B16 #MASK=0x80
Epg1Regs.EPGLOCK.bit.rsvd1 0x5EC08 %B16 #MASK=0x100
Epg1Regs.EPGLOCK.bit.rsvd2 0x5EC08 %B16 #MASK=0x200
Epg1Regs.EPGLOCK.bit.rsvd3 0x5EC08 %B16 #MASK=0xFC00
Epg1Regs.EPGLOCK.bit.rsvd4 0x5EC09 %B16 #MASK=0xFFFF
Epg1Regs.EPGCOMMIT.all 0x5EC0A %U32 #Unsigned
Epg1Regs.EPGCOMMIT.bit.GCTL0 0x5EC0A %B16 #MASK=0x1
Epg1Regs.EPGCOMMIT.bit.GCTL1 0x5EC0A %B16 #MASK=0x2
Epg1Regs.EPGCOMMIT.bit.GCTL2 0x5EC0A %B16 #MASK=0x4
Epg1Regs.EPGCOMMIT.bit.GCTL3 0x5EC0A %B16 #MASK=0x8
Epg1Regs.EPGCOMMIT.bit.CLKDIV0_CTL0 0x5EC0A %B16 #MASK=0x10
Epg1Regs.EPGCOMMIT.bit.CLKDIV1_CTL0 0x5EC0A %B16 #MASK=0x20
Epg1Regs.EPGCOMMIT.bit.SIGGEN0_CTL0 0x5EC0A %B16 #MASK=0x40
Epg1Regs.EPGCOMMIT.bit.SIGGEN0_CTL1 0x5EC0A %B16 #MASK=0x80
Epg1Regs.EPGCOMMIT.bit.rsvd1 0x5EC0A %B16 #MASK=0x100
Epg1Regs.EPGCOMMIT.bit.rsvd2 0x5EC0A %B16 #MASK=0x200
Epg1Regs.EPGCOMMIT.bit.rsvd3 0x5EC0A %B16 #MASK=0xFC00
Epg1Regs.EPGCOMMIT.bit.rsvd4 0x5EC0B %B16 #MASK=0xFFFF
Epg1Regs.GINTSTS.all 0x5EC0C %U32 #Unsigned
Epg1Regs.GINTSTS.bit.INT 0x5EC0C %B16 #MASK=0x1
Epg1Regs.GINTSTS.bit.SIGGEN0_DONE 0x5EC0C %B16 #MASK=0x2
Epg1Regs.GINTSTS.bit.SIGGEN0_FILL 0x5EC0C %B16 #MASK=0x4
Epg1Regs.GINTSTS.bit.rsvd1 0x5EC0C %B16 #MASK=0x8
Epg1Regs.GINTSTS.bit.rsvd2 0x5EC0C %B16 #MASK=0x10
Epg1Regs.GINTSTS.bit.rsvd3 0x5EC0C %B16 #MASK=0xFFE0
Epg1Regs.GINTSTS.bit.rsvd4 0x5EC0D %B16 #MASK=0xFFFF
Epg1Regs.GINTEN.all 0x5EC0E %U32 #Unsigned
Epg1Regs.GINTEN.bit.rsvd1 0x5EC0E %B16 #MASK=0x1
Epg1Regs.GINTEN.bit.SIGGEN0_DONE 0x5EC0E %B16 #MASK=0x2
Epg1Regs.GINTEN.bit.SIGGEN0_FILL 0x5EC0E %B16 #MASK=0x4
Epg1Regs.GINTEN.bit.rsvd2 0x5EC0E %B16 #MASK=0x8
Epg1Regs.GINTEN.bit.rsvd3 0x5EC0E %B16 #MASK=0x10
Epg1Regs.GINTEN.bit.rsvd4 0x5EC0E %B16 #MASK=0xFFE0
Epg1Regs.GINTEN.bit.rsvd5 0x5EC0F %B16 #MASK=0xFFFF
Epg1Regs.GINTCLR.all 0x5EC10 %U32 #Unsigned
Epg1Regs.GINTCLR.bit.INT 0x5EC10 %B16 #MASK=0x1
Epg1Regs.GINTCLR.bit.SIGGEN0_DONE 0x5EC10 %B16 #MASK=0x2
Epg1Regs.GINTCLR.bit.SIGGEN0_FILL 0x5EC10 %B16 #MASK=0x4
Epg1Regs.GINTCLR.bit.rsvd1 0x5EC10 %B16 #MASK=0x8
Epg1Regs.GINTCLR.bit.rsvd2 0x5EC10 %B16 #MASK=0x10
Epg1Regs.GINTCLR.bit.rsvd3 0x5EC10 %B16 #MASK=0xFFE0
Epg1Regs.GINTCLR.bit.rsvd4 0x5EC11 %B16 #MASK=0xFFFF
Epg1Regs.GINTFRC.all 0x5EC12 %U32 #Unsigned
Epg1Regs.GINTFRC.bit.rsvd1 0x5EC12 %B16 #MASK=0x1
Epg1Regs.GINTFRC.bit.SIGGEN0_DONE 0x5EC12 %B16 #MASK=0x2
Epg1Regs.GINTFRC.bit.SIGGEN0_FILL 0x5EC12 %B16 #MASK=0x4
Epg1Regs.GINTFRC.bit.rsvd2 0x5EC12 %B16 #MASK=0x8
Epg1Regs.GINTFRC.bit.rsvd3 0x5EC12 %B16 #MASK=0x10
Epg1Regs.GINTFRC.bit.rsvd4 0x5EC12 %B16 #MASK=0xFFE0
Epg1Regs.GINTFRC.bit.rsvd5 0x5EC13 %B16 #MASK=0xFFFF
Epg1Regs.rsvd1[0] 0x5EC14 %U16 #Unsigned
Epg1Regs.rsvd1[1] 0x5EC15 %U16 #Unsigned
Epg1Regs.rsvd1[2] 0x5EC16 %U16 #Unsigned
Epg1Regs.rsvd1[3] 0x5EC17 %U16 #Unsigned
Epg1Regs.CLKDIV0_CTL0.all 0x5EC18 %U32 #Unsigned
Epg1Regs.CLKDIV0_CTL0.bit.PRD 0x5EC18 %B16 #MASK=0xFF
Epg1Regs.CLKDIV0_CTL0.bit.rsvd1 0x5EC18 %B16 #MASK=0xFF00
Epg1Regs.CLKDIV0_CTL0.bit.CLKSTOP 0x5EC19 %B16 #MASK=0x7
Epg1Regs.CLKDIV0_CTL0.bit.rsvd2 0x5EC19 %B16 #MASK=0xFFF8
Epg1Regs.rsvd2[0] 0x5EC1A %U16 #Unsigned
Epg1Regs.rsvd2[1] 0x5EC1B %U16 #Unsigned
Epg1Regs.rsvd2[2] 0x5EC1C %U16 #Unsigned
Epg1Regs.rsvd2[3] 0x5EC1D %U16 #Unsigned
Epg1Regs.CLKDIV0_CLKOFFSET.all 0x5EC1E %U32 #Unsigned
Epg1Regs.CLKDIV0_CLKOFFSET.bit.CLK0OFFSET 0x5EC1E %B16 #MASK=0xFF
Epg1Regs.CLKDIV0_CLKOFFSET.bit.CLK1OFFSET 0x5EC1E %B16 #MASK=0xFF00
Epg1Regs.CLKDIV0_CLKOFFSET.bit.CLK2OFFSET 0x5EC1F %B16 #MASK=0xFF
Epg1Regs.CLKDIV0_CLKOFFSET.bit.CLK3OFFSET 0x5EC1F %B16 #MASK=0xFF00
Epg1Regs.rsvd3[0] 0x5EC20 %U16 #Unsigned
Epg1Regs.rsvd3[1] 0x5EC21 %U16 #Unsigned
Epg1Regs.rsvd3[2] 0x5EC22 %U16 #Unsigned
Epg1Regs.rsvd3[3] 0x5EC23 %U16 #Unsigned
Epg1Regs.CLKDIV1_CTL0.all 0x5EC24 %U32 #Unsigned
Epg1Regs.CLKDIV1_CTL0.bit.PRD 0x5EC24 %B16 #MASK=0xFF
Epg1Regs.CLKDIV1_CTL0.bit.rsvd1 0x5EC24 %B16 #MASK=0xFF00
Epg1Regs.CLKDIV1_CTL0.bit.CLKSTOP 0x5EC25 %B16 #MASK=0x7
Epg1Regs.CLKDIV1_CTL0.bit.rsvd2 0x5EC25 %B16 #MASK=0xFFF8
Epg1Regs.rsvd4[0] 0x5EC26 %U16 #Unsigned
Epg1Regs.rsvd4[1] 0x5EC27 %U16 #Unsigned
Epg1Regs.rsvd4[2] 0x5EC28 %U16 #Unsigned
Epg1Regs.rsvd4[3] 0x5EC29 %U16 #Unsigned
Epg1Regs.CLKDIV1_CLKOFFSET.all 0x5EC2A %U32 #Unsigned
Epg1Regs.CLKDIV1_CLKOFFSET.bit.CLK0OFFSET 0x5EC2A %B16 #MASK=0xFF
Epg1Regs.CLKDIV1_CLKOFFSET.bit.CLK1OFFSET 0x5EC2A %B16 #MASK=0xFF00
Epg1Regs.CLKDIV1_CLKOFFSET.bit.CLK2OFFSET 0x5EC2B %B16 #MASK=0xFF
Epg1Regs.CLKDIV1_CLKOFFSET.bit.CLK3OFFSET 0x5EC2B %B16 #MASK=0xFF00
Epg1Regs.rsvd5[0] 0x5EC2C %U16 #Unsigned
Epg1Regs.rsvd5[1] 0x5EC2D %U16 #Unsigned
Epg1Regs.rsvd5[2] 0x5EC2E %U16 #Unsigned
Epg1Regs.rsvd5[3] 0x5EC2F %U16 #Unsigned
Epg1Regs.SIGGEN0_CTL0.all 0x5EC30 %U32 #Unsigned
Epg1Regs.SIGGEN0_CTL0.bit.MODE 0x5EC30 %B16 #MASK=0xF
Epg1Regs.SIGGEN0_CTL0.bit.EN 0x5EC30 %B16 #MASK=0x10
Epg1Regs.SIGGEN0_CTL0.bit.BRIN 0x5EC30 %B16 #MASK=0x20
Epg1Regs.SIGGEN0_CTL0.bit.BROUT 0x5EC30 %B16 #MASK=0x40
Epg1Regs.SIGGEN0_CTL0.bit.rsvd1 0x5EC30 %B16 #MASK=0xFF80
Epg1Regs.SIGGEN0_CTL0.bit.BITLENGTH 0x5EC31 %B16 #MASK=0xFF
Epg1Regs.SIGGEN0_CTL0.bit.rsvd2 0x5EC31 %B16 #MASK=0xFF00
Epg1Regs.SIGGEN0_CTL1.all 0x5EC32 %U32 #Unsigned
Epg1Regs.SIGGEN0_CTL1.bit.DATA0_INSEL 0x5EC32 %B16 #MASK=0xF
Epg1Regs.SIGGEN0_CTL1.bit.rsvd1 0x5EC32 %B16 #MASK=0xFFF0
Epg1Regs.SIGGEN0_CTL1.bit.rsvd2 0x5EC33 %B16 #MASK=0xFFF
Epg1Regs.SIGGEN0_CTL1.bit.DATA63_INSEL 0x5EC33 %B16 #MASK=0xF000
Epg1Regs.rsvd6[0] 0x5EC34 %U16 #Unsigned
Epg1Regs.rsvd6[1] 0x5EC35 %U16 #Unsigned
Epg1Regs.rsvd6[2] 0x5EC36 %U16 #Unsigned
Epg1Regs.rsvd6[3] 0x5EC37 %U16 #Unsigned
Epg1Regs.SIGGEN0_DATA0 0x5EC38 %U32 #Unsigned
Epg1Regs.SIGGEN0_DATA1 0x5EC3A %U32 #Unsigned
Epg1Regs.SIGGEN0_DATA0_ACTIVE 0x5EC3C %U32 #Unsigned
Epg1Regs.SIGGEN0_DATA1_ACTIVE 0x5EC3E %U32 #Unsigned
EPwmXbarRegs.TRIP4MUX0TO15CFG.all 0x7A00 %U32 #Unsigned
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX0 0x7A00 %B16 #MASK=0x3
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX1 0x7A00 %B16 #MASK=0xC
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX2 0x7A00 %B16 #MASK=0x30
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX3 0x7A00 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX4 0x7A00 %B16 #MASK=0x300
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX5 0x7A00 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX6 0x7A00 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX7 0x7A00 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX8 0x7A01 %B16 #MASK=0x3
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX9 0x7A01 %B16 #MASK=0xC
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX10 0x7A01 %B16 #MASK=0x30
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX11 0x7A01 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX12 0x7A01 %B16 #MASK=0x300
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX13 0x7A01 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX14 0x7A01 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX15 0x7A01 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP4MUX16TO31CFG.all 0x7A02 %U32 #Unsigned
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX16 0x7A02 %B16 #MASK=0x3
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX17 0x7A02 %B16 #MASK=0xC
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX18 0x7A02 %B16 #MASK=0x30
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX19 0x7A02 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX20 0x7A02 %B16 #MASK=0x300
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX21 0x7A02 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX22 0x7A02 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX23 0x7A02 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX24 0x7A03 %B16 #MASK=0x3
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX25 0x7A03 %B16 #MASK=0xC
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX26 0x7A03 %B16 #MASK=0x30
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX27 0x7A03 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX28 0x7A03 %B16 #MASK=0x300
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX29 0x7A03 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX30 0x7A03 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP4MUX16TO31CFG.bit.MUX31 0x7A03 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP5MUX0TO15CFG.all 0x7A04 %U32 #Unsigned
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX0 0x7A04 %B16 #MASK=0x3
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX1 0x7A04 %B16 #MASK=0xC
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX2 0x7A04 %B16 #MASK=0x30
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX3 0x7A04 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX4 0x7A04 %B16 #MASK=0x300
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX5 0x7A04 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX6 0x7A04 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX7 0x7A04 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX8 0x7A05 %B16 #MASK=0x3
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX9 0x7A05 %B16 #MASK=0xC
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX10 0x7A05 %B16 #MASK=0x30
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX11 0x7A05 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX12 0x7A05 %B16 #MASK=0x300
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX13 0x7A05 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX14 0x7A05 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX15 0x7A05 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP5MUX16TO31CFG.all 0x7A06 %U32 #Unsigned
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX16 0x7A06 %B16 #MASK=0x3
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX17 0x7A06 %B16 #MASK=0xC
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX18 0x7A06 %B16 #MASK=0x30
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX19 0x7A06 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX20 0x7A06 %B16 #MASK=0x300
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX21 0x7A06 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX22 0x7A06 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX23 0x7A06 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX24 0x7A07 %B16 #MASK=0x3
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX25 0x7A07 %B16 #MASK=0xC
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX26 0x7A07 %B16 #MASK=0x30
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX27 0x7A07 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX28 0x7A07 %B16 #MASK=0x300
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX29 0x7A07 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX30 0x7A07 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP5MUX16TO31CFG.bit.MUX31 0x7A07 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP7MUX0TO15CFG.all 0x7A08 %U32 #Unsigned
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX0 0x7A08 %B16 #MASK=0x3
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX1 0x7A08 %B16 #MASK=0xC
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX2 0x7A08 %B16 #MASK=0x30
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX3 0x7A08 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX4 0x7A08 %B16 #MASK=0x300
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX5 0x7A08 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX6 0x7A08 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX7 0x7A08 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX8 0x7A09 %B16 #MASK=0x3
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX9 0x7A09 %B16 #MASK=0xC
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX10 0x7A09 %B16 #MASK=0x30
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX11 0x7A09 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX12 0x7A09 %B16 #MASK=0x300
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX13 0x7A09 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX14 0x7A09 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP7MUX0TO15CFG.bit.MUX15 0x7A09 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP7MUX16TO31CFG.all 0x7A0A %U32 #Unsigned
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX16 0x7A0A %B16 #MASK=0x3
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX17 0x7A0A %B16 #MASK=0xC
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX18 0x7A0A %B16 #MASK=0x30
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX19 0x7A0A %B16 #MASK=0xC0
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX20 0x7A0A %B16 #MASK=0x300
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX21 0x7A0A %B16 #MASK=0xC00
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX22 0x7A0A %B16 #MASK=0x3000
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX23 0x7A0A %B16 #MASK=0xC000
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX24 0x7A0B %B16 #MASK=0x3
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX25 0x7A0B %B16 #MASK=0xC
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX26 0x7A0B %B16 #MASK=0x30
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX27 0x7A0B %B16 #MASK=0xC0
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX28 0x7A0B %B16 #MASK=0x300
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX29 0x7A0B %B16 #MASK=0xC00
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX30 0x7A0B %B16 #MASK=0x3000
EPwmXbarRegs.TRIP7MUX16TO31CFG.bit.MUX31 0x7A0B %B16 #MASK=0xC000
EPwmXbarRegs.TRIP8MUX0TO15CFG.all 0x7A0C %U32 #Unsigned
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX0 0x7A0C %B16 #MASK=0x3
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX1 0x7A0C %B16 #MASK=0xC
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX2 0x7A0C %B16 #MASK=0x30
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX3 0x7A0C %B16 #MASK=0xC0
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX4 0x7A0C %B16 #MASK=0x300
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX5 0x7A0C %B16 #MASK=0xC00
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX6 0x7A0C %B16 #MASK=0x3000
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX7 0x7A0C %B16 #MASK=0xC000
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX8 0x7A0D %B16 #MASK=0x3
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX9 0x7A0D %B16 #MASK=0xC
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX10 0x7A0D %B16 #MASK=0x30
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX11 0x7A0D %B16 #MASK=0xC0
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX12 0x7A0D %B16 #MASK=0x300
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX13 0x7A0D %B16 #MASK=0xC00
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX14 0x7A0D %B16 #MASK=0x3000
EPwmXbarRegs.TRIP8MUX0TO15CFG.bit.MUX15 0x7A0D %B16 #MASK=0xC000
EPwmXbarRegs.TRIP8MUX16TO31CFG.all 0x7A0E %U32 #Unsigned
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX16 0x7A0E %B16 #MASK=0x3
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX17 0x7A0E %B16 #MASK=0xC
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX18 0x7A0E %B16 #MASK=0x30
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX19 0x7A0E %B16 #MASK=0xC0
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX20 0x7A0E %B16 #MASK=0x300
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX21 0x7A0E %B16 #MASK=0xC00
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX22 0x7A0E %B16 #MASK=0x3000
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX23 0x7A0E %B16 #MASK=0xC000
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX24 0x7A0F %B16 #MASK=0x3
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX25 0x7A0F %B16 #MASK=0xC
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX26 0x7A0F %B16 #MASK=0x30
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX27 0x7A0F %B16 #MASK=0xC0
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX28 0x7A0F %B16 #MASK=0x300
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX29 0x7A0F %B16 #MASK=0xC00
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX30 0x7A0F %B16 #MASK=0x3000
EPwmXbarRegs.TRIP8MUX16TO31CFG.bit.MUX31 0x7A0F %B16 #MASK=0xC000
EPwmXbarRegs.TRIP9MUX0TO15CFG.all 0x7A10 %U32 #Unsigned
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX0 0x7A10 %B16 #MASK=0x3
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX1 0x7A10 %B16 #MASK=0xC
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX2 0x7A10 %B16 #MASK=0x30
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX3 0x7A10 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX4 0x7A10 %B16 #MASK=0x300
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX5 0x7A10 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX6 0x7A10 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX7 0x7A10 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX8 0x7A11 %B16 #MASK=0x3
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX9 0x7A11 %B16 #MASK=0xC
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX10 0x7A11 %B16 #MASK=0x30
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX11 0x7A11 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX12 0x7A11 %B16 #MASK=0x300
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX13 0x7A11 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX14 0x7A11 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP9MUX0TO15CFG.bit.MUX15 0x7A11 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP9MUX16TO31CFG.all 0x7A12 %U32 #Unsigned
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX16 0x7A12 %B16 #MASK=0x3
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX17 0x7A12 %B16 #MASK=0xC
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX18 0x7A12 %B16 #MASK=0x30
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX19 0x7A12 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX20 0x7A12 %B16 #MASK=0x300
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX21 0x7A12 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX22 0x7A12 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX23 0x7A12 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX24 0x7A13 %B16 #MASK=0x3
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX25 0x7A13 %B16 #MASK=0xC
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX26 0x7A13 %B16 #MASK=0x30
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX27 0x7A13 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX28 0x7A13 %B16 #MASK=0x300
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX29 0x7A13 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX30 0x7A13 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP9MUX16TO31CFG.bit.MUX31 0x7A13 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP10MUX0TO15CFG.all 0x7A14 %U32 #Unsigned
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX0 0x7A14 %B16 #MASK=0x3
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX1 0x7A14 %B16 #MASK=0xC
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX2 0x7A14 %B16 #MASK=0x30
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX3 0x7A14 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX4 0x7A14 %B16 #MASK=0x300
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX5 0x7A14 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX6 0x7A14 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX7 0x7A14 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX8 0x7A15 %B16 #MASK=0x3
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX9 0x7A15 %B16 #MASK=0xC
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX10 0x7A15 %B16 #MASK=0x30
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX11 0x7A15 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX12 0x7A15 %B16 #MASK=0x300
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX13 0x7A15 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX14 0x7A15 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP10MUX0TO15CFG.bit.MUX15 0x7A15 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP10MUX16TO31CFG.all 0x7A16 %U32 #Unsigned
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX16 0x7A16 %B16 #MASK=0x3
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX17 0x7A16 %B16 #MASK=0xC
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX18 0x7A16 %B16 #MASK=0x30
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX19 0x7A16 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX20 0x7A16 %B16 #MASK=0x300
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX21 0x7A16 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX22 0x7A16 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX23 0x7A16 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX24 0x7A17 %B16 #MASK=0x3
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX25 0x7A17 %B16 #MASK=0xC
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX26 0x7A17 %B16 #MASK=0x30
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX27 0x7A17 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX28 0x7A17 %B16 #MASK=0x300
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX29 0x7A17 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX30 0x7A17 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP10MUX16TO31CFG.bit.MUX31 0x7A17 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP11MUX0TO15CFG.all 0x7A18 %U32 #Unsigned
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX0 0x7A18 %B16 #MASK=0x3
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX1 0x7A18 %B16 #MASK=0xC
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX2 0x7A18 %B16 #MASK=0x30
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX3 0x7A18 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX4 0x7A18 %B16 #MASK=0x300
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX5 0x7A18 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX6 0x7A18 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX7 0x7A18 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX8 0x7A19 %B16 #MASK=0x3
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX9 0x7A19 %B16 #MASK=0xC
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX10 0x7A19 %B16 #MASK=0x30
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX11 0x7A19 %B16 #MASK=0xC0
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX12 0x7A19 %B16 #MASK=0x300
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX13 0x7A19 %B16 #MASK=0xC00
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX14 0x7A19 %B16 #MASK=0x3000
EPwmXbarRegs.TRIP11MUX0TO15CFG.bit.MUX15 0x7A19 %B16 #MASK=0xC000
EPwmXbarRegs.TRIP11MUX16TO31CFG.all 0x7A1A %U32 #Unsigned
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX16 0x7A1A %B16 #MASK=0x3
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX17 0x7A1A %B16 #MASK=0xC
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX18 0x7A1A %B16 #MASK=0x30
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX19 0x7A1A %B16 #MASK=0xC0
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX20 0x7A1A %B16 #MASK=0x300
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX21 0x7A1A %B16 #MASK=0xC00
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX22 0x7A1A %B16 #MASK=0x3000
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX23 0x7A1A %B16 #MASK=0xC000
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX24 0x7A1B %B16 #MASK=0x3
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX25 0x7A1B %B16 #MASK=0xC
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX26 0x7A1B %B16 #MASK=0x30
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX27 0x7A1B %B16 #MASK=0xC0
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX28 0x7A1B %B16 #MASK=0x300
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX29 0x7A1B %B16 #MASK=0xC00
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX30 0x7A1B %B16 #MASK=0x3000
EPwmXbarRegs.TRIP11MUX16TO31CFG.bit.MUX31 0x7A1B %B16 #MASK=0xC000
EPwmXbarRegs.TRIP12MUX0TO15CFG.all 0x7A1C %U32 #Unsigned
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX0 0x7A1C %B16 #MASK=0x3
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX1 0x7A1C %B16 #MASK=0xC
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX2 0x7A1C %B16 #MASK=0x30
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX3 0x7A1C %B16 #MASK=0xC0
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX4 0x7A1C %B16 #MASK=0x300
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX5 0x7A1C %B16 #MASK=0xC00
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX6 0x7A1C %B16 #MASK=0x3000
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX7 0x7A1C %B16 #MASK=0xC000
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX8 0x7A1D %B16 #MASK=0x3
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX9 0x7A1D %B16 #MASK=0xC
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX10 0x7A1D %B16 #MASK=0x30
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX11 0x7A1D %B16 #MASK=0xC0
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX12 0x7A1D %B16 #MASK=0x300
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX13 0x7A1D %B16 #MASK=0xC00
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX14 0x7A1D %B16 #MASK=0x3000
EPwmXbarRegs.TRIP12MUX0TO15CFG.bit.MUX15 0x7A1D %B16 #MASK=0xC000
EPwmXbarRegs.TRIP12MUX16TO31CFG.all 0x7A1E %U32 #Unsigned
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX16 0x7A1E %B16 #MASK=0x3
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX17 0x7A1E %B16 #MASK=0xC
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX18 0x7A1E %B16 #MASK=0x30
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX19 0x7A1E %B16 #MASK=0xC0
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX20 0x7A1E %B16 #MASK=0x300
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX21 0x7A1E %B16 #MASK=0xC00
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX22 0x7A1E %B16 #MASK=0x3000
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX23 0x7A1E %B16 #MASK=0xC000
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX24 0x7A1F %B16 #MASK=0x3
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX25 0x7A1F %B16 #MASK=0xC
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX26 0x7A1F %B16 #MASK=0x30
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX27 0x7A1F %B16 #MASK=0xC0
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX28 0x7A1F %B16 #MASK=0x300
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX29 0x7A1F %B16 #MASK=0xC00
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX30 0x7A1F %B16 #MASK=0x3000
EPwmXbarRegs.TRIP12MUX16TO31CFG.bit.MUX31 0x7A1F %B16 #MASK=0xC000
EPwmXbarRegs.TRIP4MUXENABLE.all 0x7A20 %U32 #Unsigned
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX0 0x7A20 %B16 #MASK=0x1
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX1 0x7A20 %B16 #MASK=0x2
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX2 0x7A20 %B16 #MASK=0x4
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX3 0x7A20 %B16 #MASK=0x8
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX4 0x7A20 %B16 #MASK=0x10
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX5 0x7A20 %B16 #MASK=0x20
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX6 0x7A20 %B16 #MASK=0x40
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX7 0x7A20 %B16 #MASK=0x80
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX8 0x7A20 %B16 #MASK=0x100
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX9 0x7A20 %B16 #MASK=0x200
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX10 0x7A20 %B16 #MASK=0x400
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX11 0x7A20 %B16 #MASK=0x800
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX12 0x7A20 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX13 0x7A20 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX14 0x7A20 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX15 0x7A20 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX16 0x7A21 %B16 #MASK=0x1
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX17 0x7A21 %B16 #MASK=0x2
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX18 0x7A21 %B16 #MASK=0x4
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX19 0x7A21 %B16 #MASK=0x8
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX20 0x7A21 %B16 #MASK=0x10
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX21 0x7A21 %B16 #MASK=0x20
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX22 0x7A21 %B16 #MASK=0x40
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX23 0x7A21 %B16 #MASK=0x80
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX24 0x7A21 %B16 #MASK=0x100
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX25 0x7A21 %B16 #MASK=0x200
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX26 0x7A21 %B16 #MASK=0x400
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX27 0x7A21 %B16 #MASK=0x800
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX28 0x7A21 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX29 0x7A21 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX30 0x7A21 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX31 0x7A21 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP5MUXENABLE.all 0x7A22 %U32 #Unsigned
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX0 0x7A22 %B16 #MASK=0x1
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX1 0x7A22 %B16 #MASK=0x2
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX2 0x7A22 %B16 #MASK=0x4
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX3 0x7A22 %B16 #MASK=0x8
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX4 0x7A22 %B16 #MASK=0x10
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX5 0x7A22 %B16 #MASK=0x20
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX6 0x7A22 %B16 #MASK=0x40
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX7 0x7A22 %B16 #MASK=0x80
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX8 0x7A22 %B16 #MASK=0x100
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX9 0x7A22 %B16 #MASK=0x200
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX10 0x7A22 %B16 #MASK=0x400
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX11 0x7A22 %B16 #MASK=0x800
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX12 0x7A22 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX13 0x7A22 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX14 0x7A22 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX15 0x7A22 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX16 0x7A23 %B16 #MASK=0x1
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX17 0x7A23 %B16 #MASK=0x2
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX18 0x7A23 %B16 #MASK=0x4
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX19 0x7A23 %B16 #MASK=0x8
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX20 0x7A23 %B16 #MASK=0x10
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX21 0x7A23 %B16 #MASK=0x20
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX22 0x7A23 %B16 #MASK=0x40
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX23 0x7A23 %B16 #MASK=0x80
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX24 0x7A23 %B16 #MASK=0x100
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX25 0x7A23 %B16 #MASK=0x200
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX26 0x7A23 %B16 #MASK=0x400
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX27 0x7A23 %B16 #MASK=0x800
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX28 0x7A23 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX29 0x7A23 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX30 0x7A23 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX31 0x7A23 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP7MUXENABLE.all 0x7A24 %U32 #Unsigned
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX0 0x7A24 %B16 #MASK=0x1
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX1 0x7A24 %B16 #MASK=0x2
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX2 0x7A24 %B16 #MASK=0x4
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX3 0x7A24 %B16 #MASK=0x8
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX4 0x7A24 %B16 #MASK=0x10
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX5 0x7A24 %B16 #MASK=0x20
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX6 0x7A24 %B16 #MASK=0x40
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX7 0x7A24 %B16 #MASK=0x80
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX8 0x7A24 %B16 #MASK=0x100
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX9 0x7A24 %B16 #MASK=0x200
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX10 0x7A24 %B16 #MASK=0x400
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX11 0x7A24 %B16 #MASK=0x800
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX12 0x7A24 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX13 0x7A24 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX14 0x7A24 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX15 0x7A24 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX16 0x7A25 %B16 #MASK=0x1
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX17 0x7A25 %B16 #MASK=0x2
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX18 0x7A25 %B16 #MASK=0x4
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX19 0x7A25 %B16 #MASK=0x8
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX20 0x7A25 %B16 #MASK=0x10
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX21 0x7A25 %B16 #MASK=0x20
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX22 0x7A25 %B16 #MASK=0x40
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX23 0x7A25 %B16 #MASK=0x80
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX24 0x7A25 %B16 #MASK=0x100
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX25 0x7A25 %B16 #MASK=0x200
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX26 0x7A25 %B16 #MASK=0x400
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX27 0x7A25 %B16 #MASK=0x800
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX28 0x7A25 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX29 0x7A25 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX30 0x7A25 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP7MUXENABLE.bit.MUX31 0x7A25 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP8MUXENABLE.all 0x7A26 %U32 #Unsigned
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX0 0x7A26 %B16 #MASK=0x1
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX1 0x7A26 %B16 #MASK=0x2
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX2 0x7A26 %B16 #MASK=0x4
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX3 0x7A26 %B16 #MASK=0x8
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX4 0x7A26 %B16 #MASK=0x10
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX5 0x7A26 %B16 #MASK=0x20
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX6 0x7A26 %B16 #MASK=0x40
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX7 0x7A26 %B16 #MASK=0x80
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX8 0x7A26 %B16 #MASK=0x100
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX9 0x7A26 %B16 #MASK=0x200
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX10 0x7A26 %B16 #MASK=0x400
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX11 0x7A26 %B16 #MASK=0x800
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX12 0x7A26 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX13 0x7A26 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX14 0x7A26 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX15 0x7A26 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX16 0x7A27 %B16 #MASK=0x1
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX17 0x7A27 %B16 #MASK=0x2
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX18 0x7A27 %B16 #MASK=0x4
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX19 0x7A27 %B16 #MASK=0x8
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX20 0x7A27 %B16 #MASK=0x10
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX21 0x7A27 %B16 #MASK=0x20
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX22 0x7A27 %B16 #MASK=0x40
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX23 0x7A27 %B16 #MASK=0x80
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX24 0x7A27 %B16 #MASK=0x100
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX25 0x7A27 %B16 #MASK=0x200
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX26 0x7A27 %B16 #MASK=0x400
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX27 0x7A27 %B16 #MASK=0x800
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX28 0x7A27 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX29 0x7A27 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX30 0x7A27 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP8MUXENABLE.bit.MUX31 0x7A27 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP9MUXENABLE.all 0x7A28 %U32 #Unsigned
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX0 0x7A28 %B16 #MASK=0x1
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX1 0x7A28 %B16 #MASK=0x2
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX2 0x7A28 %B16 #MASK=0x4
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX3 0x7A28 %B16 #MASK=0x8
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX4 0x7A28 %B16 #MASK=0x10
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX5 0x7A28 %B16 #MASK=0x20
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX6 0x7A28 %B16 #MASK=0x40
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX7 0x7A28 %B16 #MASK=0x80
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX8 0x7A28 %B16 #MASK=0x100
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX9 0x7A28 %B16 #MASK=0x200
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX10 0x7A28 %B16 #MASK=0x400
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX11 0x7A28 %B16 #MASK=0x800
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX12 0x7A28 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX13 0x7A28 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX14 0x7A28 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX15 0x7A28 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX16 0x7A29 %B16 #MASK=0x1
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX17 0x7A29 %B16 #MASK=0x2
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX18 0x7A29 %B16 #MASK=0x4
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX19 0x7A29 %B16 #MASK=0x8
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX20 0x7A29 %B16 #MASK=0x10
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX21 0x7A29 %B16 #MASK=0x20
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX22 0x7A29 %B16 #MASK=0x40
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX23 0x7A29 %B16 #MASK=0x80
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX24 0x7A29 %B16 #MASK=0x100
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX25 0x7A29 %B16 #MASK=0x200
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX26 0x7A29 %B16 #MASK=0x400
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX27 0x7A29 %B16 #MASK=0x800
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX28 0x7A29 %B16 #MASK=0x1000
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX29 0x7A29 %B16 #MASK=0x2000
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX30 0x7A29 %B16 #MASK=0x4000
EPwmXbarRegs.TRIP9MUXENABLE.bit.MUX31 0x7A29 %B16 #MASK=0x8000
EPwmXbarRegs.TRIP10MUXENABLE.all 0x7A2A %U32 #Unsigned
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX0 0x7A2A %B16 #MASK=0x1
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX1 0x7A2A %B16 #MASK=0x2
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX2 0x7A2A %B16 #MASK=0x4
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX3 0x7A2A %B16 #MASK=0x8
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX4 0x7A2A %B16 #MASK=0x10
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX5 0x7A2A %B16 #MASK=0x20
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX6 0x7A2A %B16 #MASK=0x40
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX7 0x7A2A %B16 #MASK=0x80
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX8 0x7A2A %B16 #MASK=0x100
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX9 0x7A2A %B16 #MASK=0x200
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX10 0x7A2A %B16 #MASK=0x400
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX11 0x7A2A %B16 #MASK=0x800
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX12 0x7A2A %B16 #MASK=0x1000
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX13 0x7A2A %B16 #MASK=0x2000
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX14 0x7A2A %B16 #MASK=0x4000
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX15 0x7A2A %B16 #MASK=0x8000
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX16 0x7A2B %B16 #MASK=0x1
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX17 0x7A2B %B16 #MASK=0x2
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX18 0x7A2B %B16 #MASK=0x4
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX19 0x7A2B %B16 #MASK=0x8
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX20 0x7A2B %B16 #MASK=0x10
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX21 0x7A2B %B16 #MASK=0x20
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX22 0x7A2B %B16 #MASK=0x40
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX23 0x7A2B %B16 #MASK=0x80
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX24 0x7A2B %B16 #MASK=0x100
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX25 0x7A2B %B16 #MASK=0x200
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX26 0x7A2B %B16 #MASK=0x400
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX27 0x7A2B %B16 #MASK=0x800
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX28 0x7A2B %B16 #MASK=0x1000
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX29 0x7A2B %B16 #MASK=0x2000
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX30 0x7A2B %B16 #MASK=0x4000
EPwmXbarRegs.TRIP10MUXENABLE.bit.MUX31 0x7A2B %B16 #MASK=0x8000
EPwmXbarRegs.TRIP11MUXENABLE.all 0x7A2C %U32 #Unsigned
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX0 0x7A2C %B16 #MASK=0x1
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX1 0x7A2C %B16 #MASK=0x2
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX2 0x7A2C %B16 #MASK=0x4
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX3 0x7A2C %B16 #MASK=0x8
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX4 0x7A2C %B16 #MASK=0x10
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX5 0x7A2C %B16 #MASK=0x20
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX6 0x7A2C %B16 #MASK=0x40
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX7 0x7A2C %B16 #MASK=0x80
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX8 0x7A2C %B16 #MASK=0x100
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX9 0x7A2C %B16 #MASK=0x200
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX10 0x7A2C %B16 #MASK=0x400
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX11 0x7A2C %B16 #MASK=0x800
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX12 0x7A2C %B16 #MASK=0x1000
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX13 0x7A2C %B16 #MASK=0x2000
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX14 0x7A2C %B16 #MASK=0x4000
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX15 0x7A2C %B16 #MASK=0x8000
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX16 0x7A2D %B16 #MASK=0x1
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX17 0x7A2D %B16 #MASK=0x2
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX18 0x7A2D %B16 #MASK=0x4
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX19 0x7A2D %B16 #MASK=0x8
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX20 0x7A2D %B16 #MASK=0x10
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX21 0x7A2D %B16 #MASK=0x20
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX22 0x7A2D %B16 #MASK=0x40
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX23 0x7A2D %B16 #MASK=0x80
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX24 0x7A2D %B16 #MASK=0x100
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX25 0x7A2D %B16 #MASK=0x200
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX26 0x7A2D %B16 #MASK=0x400
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX27 0x7A2D %B16 #MASK=0x800
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX28 0x7A2D %B16 #MASK=0x1000
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX29 0x7A2D %B16 #MASK=0x2000
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX30 0x7A2D %B16 #MASK=0x4000
EPwmXbarRegs.TRIP11MUXENABLE.bit.MUX31 0x7A2D %B16 #MASK=0x8000
EPwmXbarRegs.TRIP12MUXENABLE.all 0x7A2E %U32 #Unsigned
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX0 0x7A2E %B16 #MASK=0x1
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX1 0x7A2E %B16 #MASK=0x2
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX2 0x7A2E %B16 #MASK=0x4
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX3 0x7A2E %B16 #MASK=0x8
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX4 0x7A2E %B16 #MASK=0x10
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX5 0x7A2E %B16 #MASK=0x20
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX6 0x7A2E %B16 #MASK=0x40
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX7 0x7A2E %B16 #MASK=0x80
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX8 0x7A2E %B16 #MASK=0x100
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX9 0x7A2E %B16 #MASK=0x200
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX10 0x7A2E %B16 #MASK=0x400
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX11 0x7A2E %B16 #MASK=0x800
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX12 0x7A2E %B16 #MASK=0x1000
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX13 0x7A2E %B16 #MASK=0x2000
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX14 0x7A2E %B16 #MASK=0x4000
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX15 0x7A2E %B16 #MASK=0x8000
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX16 0x7A2F %B16 #MASK=0x1
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX17 0x7A2F %B16 #MASK=0x2
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX18 0x7A2F %B16 #MASK=0x4
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX19 0x7A2F %B16 #MASK=0x8
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX20 0x7A2F %B16 #MASK=0x10
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX21 0x7A2F %B16 #MASK=0x20
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX22 0x7A2F %B16 #MASK=0x40
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX23 0x7A2F %B16 #MASK=0x80
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX24 0x7A2F %B16 #MASK=0x100
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX25 0x7A2F %B16 #MASK=0x200
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX26 0x7A2F %B16 #MASK=0x400
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX27 0x7A2F %B16 #MASK=0x800
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX28 0x7A2F %B16 #MASK=0x1000
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX29 0x7A2F %B16 #MASK=0x2000
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX30 0x7A2F %B16 #MASK=0x4000
EPwmXbarRegs.TRIP12MUXENABLE.bit.MUX31 0x7A2F %B16 #MASK=0x8000
EPwmXbarRegs.rsvd1[0] 0x7A30 %U16 #Unsigned
EPwmXbarRegs.rsvd1[1] 0x7A31 %U16 #Unsigned
EPwmXbarRegs.rsvd1[2] 0x7A32 %U16 #Unsigned
EPwmXbarRegs.rsvd1[3] 0x7A33 %U16 #Unsigned
EPwmXbarRegs.rsvd1[4] 0x7A34 %U16 #Unsigned
EPwmXbarRegs.rsvd1[5] 0x7A35 %U16 #Unsigned
EPwmXbarRegs.rsvd1[6] 0x7A36 %U16 #Unsigned
EPwmXbarRegs.rsvd1[7] 0x7A37 %U16 #Unsigned
EPwmXbarRegs.TRIPOUTINV.all 0x7A38 %U32 #Unsigned
EPwmXbarRegs.TRIPOUTINV.bit.TRIP4 0x7A38 %B16 #MASK=0x1
EPwmXbarRegs.TRIPOUTINV.bit.TRIP5 0x7A38 %B16 #MASK=0x2
EPwmXbarRegs.TRIPOUTINV.bit.TRIP7 0x7A38 %B16 #MASK=0x4
EPwmXbarRegs.TRIPOUTINV.bit.TRIP8 0x7A38 %B16 #MASK=0x8
EPwmXbarRegs.TRIPOUTINV.bit.TRIP9 0x7A38 %B16 #MASK=0x10
EPwmXbarRegs.TRIPOUTINV.bit.TRIP10 0x7A38 %B16 #MASK=0x20
EPwmXbarRegs.TRIPOUTINV.bit.TRIP11 0x7A38 %B16 #MASK=0x40
EPwmXbarRegs.TRIPOUTINV.bit.TRIP12 0x7A38 %B16 #MASK=0x80
EPwmXbarRegs.TRIPOUTINV.bit.rsvd1 0x7A38 %B16 #MASK=0xFF00
EPwmXbarRegs.TRIPOUTINV.bit.rsvd2 0x7A39 %B16 #MASK=0xFFFF
EPwmXbarRegs.rsvd2[0] 0x7A3A %U16 #Unsigned
EPwmXbarRegs.rsvd2[1] 0x7A3B %U16 #Unsigned
EPwmXbarRegs.rsvd2[2] 0x7A3C %U16 #Unsigned
EPwmXbarRegs.rsvd2[3] 0x7A3D %U16 #Unsigned
EPwmXbarRegs.TRIPLOCK.all 0x7A3E %U32 #Unsigned
EPwmXbarRegs.TRIPLOCK.bit.LOCK 0x7A3E %B16 #MASK=0x1
EPwmXbarRegs.TRIPLOCK.bit.rsvd1 0x7A3E %B16 #MASK=0xFFFE
EPwmXbarRegs.TRIPLOCK.bit.KEY 0x7A3F %B16 #MASK=0xFFFF
OutputXbarRegs.OUTPUT1MUX0TO15CFG.all 0x7A80 %U32 #Unsigned
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX0 0x7A80 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX1 0x7A80 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX2 0x7A80 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX3 0x7A80 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX4 0x7A80 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX5 0x7A80 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX6 0x7A80 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX7 0x7A80 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX8 0x7A81 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX9 0x7A81 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX10 0x7A81 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX11 0x7A81 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX12 0x7A81 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX13 0x7A81 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX14 0x7A81 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX15 0x7A81 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT1MUX16TO31CFG.all 0x7A82 %U32 #Unsigned
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX16 0x7A82 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX17 0x7A82 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX18 0x7A82 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX19 0x7A82 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX20 0x7A82 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX21 0x7A82 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX22 0x7A82 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX23 0x7A82 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX24 0x7A83 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX25 0x7A83 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX26 0x7A83 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX27 0x7A83 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX28 0x7A83 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX29 0x7A83 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX30 0x7A83 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX31 0x7A83 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT2MUX0TO15CFG.all 0x7A84 %U32 #Unsigned
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX0 0x7A84 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX1 0x7A84 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX2 0x7A84 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX3 0x7A84 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX4 0x7A84 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX5 0x7A84 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX6 0x7A84 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX7 0x7A84 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX8 0x7A85 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX9 0x7A85 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX10 0x7A85 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX11 0x7A85 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX12 0x7A85 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX13 0x7A85 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX14 0x7A85 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX15 0x7A85 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT2MUX16TO31CFG.all 0x7A86 %U32 #Unsigned
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX16 0x7A86 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX17 0x7A86 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX18 0x7A86 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX19 0x7A86 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX20 0x7A86 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX21 0x7A86 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX22 0x7A86 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX23 0x7A86 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX24 0x7A87 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX25 0x7A87 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX26 0x7A87 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX27 0x7A87 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX28 0x7A87 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX29 0x7A87 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX30 0x7A87 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX31 0x7A87 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT3MUX0TO15CFG.all 0x7A88 %U32 #Unsigned
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX0 0x7A88 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX1 0x7A88 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX2 0x7A88 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX3 0x7A88 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX4 0x7A88 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX5 0x7A88 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX6 0x7A88 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX7 0x7A88 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX8 0x7A89 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX9 0x7A89 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX10 0x7A89 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX11 0x7A89 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX12 0x7A89 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX13 0x7A89 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX14 0x7A89 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX15 0x7A89 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT3MUX16TO31CFG.all 0x7A8A %U32 #Unsigned
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX16 0x7A8A %B16 #MASK=0x3
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX17 0x7A8A %B16 #MASK=0xC
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX18 0x7A8A %B16 #MASK=0x30
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX19 0x7A8A %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX20 0x7A8A %B16 #MASK=0x300
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX21 0x7A8A %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX22 0x7A8A %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX23 0x7A8A %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX24 0x7A8B %B16 #MASK=0x3
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX25 0x7A8B %B16 #MASK=0xC
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX26 0x7A8B %B16 #MASK=0x30
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX27 0x7A8B %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX28 0x7A8B %B16 #MASK=0x300
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX29 0x7A8B %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX30 0x7A8B %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX31 0x7A8B %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT4MUX0TO15CFG.all 0x7A8C %U32 #Unsigned
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX0 0x7A8C %B16 #MASK=0x3
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX1 0x7A8C %B16 #MASK=0xC
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX2 0x7A8C %B16 #MASK=0x30
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX3 0x7A8C %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX4 0x7A8C %B16 #MASK=0x300
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX5 0x7A8C %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX6 0x7A8C %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX7 0x7A8C %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX8 0x7A8D %B16 #MASK=0x3
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX9 0x7A8D %B16 #MASK=0xC
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX10 0x7A8D %B16 #MASK=0x30
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX11 0x7A8D %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX12 0x7A8D %B16 #MASK=0x300
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX13 0x7A8D %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX14 0x7A8D %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX15 0x7A8D %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT4MUX16TO31CFG.all 0x7A8E %U32 #Unsigned
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX16 0x7A8E %B16 #MASK=0x3
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX17 0x7A8E %B16 #MASK=0xC
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX18 0x7A8E %B16 #MASK=0x30
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX19 0x7A8E %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX20 0x7A8E %B16 #MASK=0x300
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX21 0x7A8E %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX22 0x7A8E %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX23 0x7A8E %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX24 0x7A8F %B16 #MASK=0x3
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX25 0x7A8F %B16 #MASK=0xC
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX26 0x7A8F %B16 #MASK=0x30
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX27 0x7A8F %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX28 0x7A8F %B16 #MASK=0x300
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX29 0x7A8F %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX30 0x7A8F %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX31 0x7A8F %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT5MUX0TO15CFG.all 0x7A90 %U32 #Unsigned
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX0 0x7A90 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX1 0x7A90 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX2 0x7A90 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX3 0x7A90 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX4 0x7A90 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX5 0x7A90 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX6 0x7A90 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX7 0x7A90 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX8 0x7A91 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX9 0x7A91 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX10 0x7A91 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX11 0x7A91 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX12 0x7A91 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX13 0x7A91 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX14 0x7A91 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX15 0x7A91 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT5MUX16TO31CFG.all 0x7A92 %U32 #Unsigned
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX16 0x7A92 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX17 0x7A92 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX18 0x7A92 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX19 0x7A92 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX20 0x7A92 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX21 0x7A92 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX22 0x7A92 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX23 0x7A92 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX24 0x7A93 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX25 0x7A93 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX26 0x7A93 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX27 0x7A93 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX28 0x7A93 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX29 0x7A93 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX30 0x7A93 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX31 0x7A93 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT6MUX0TO15CFG.all 0x7A94 %U32 #Unsigned
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX0 0x7A94 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX1 0x7A94 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX2 0x7A94 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX3 0x7A94 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX4 0x7A94 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX5 0x7A94 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX6 0x7A94 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX7 0x7A94 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX8 0x7A95 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX9 0x7A95 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX10 0x7A95 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX11 0x7A95 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX12 0x7A95 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX13 0x7A95 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX14 0x7A95 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX15 0x7A95 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT6MUX16TO31CFG.all 0x7A96 %U32 #Unsigned
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX16 0x7A96 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX17 0x7A96 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX18 0x7A96 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX19 0x7A96 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX20 0x7A96 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX21 0x7A96 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX22 0x7A96 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX23 0x7A96 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX24 0x7A97 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX25 0x7A97 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX26 0x7A97 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX27 0x7A97 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX28 0x7A97 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX29 0x7A97 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX30 0x7A97 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX31 0x7A97 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT7MUX0TO15CFG.all 0x7A98 %U32 #Unsigned
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX0 0x7A98 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX1 0x7A98 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX2 0x7A98 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX3 0x7A98 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX4 0x7A98 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX5 0x7A98 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX6 0x7A98 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX7 0x7A98 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX8 0x7A99 %B16 #MASK=0x3
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX9 0x7A99 %B16 #MASK=0xC
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX10 0x7A99 %B16 #MASK=0x30
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX11 0x7A99 %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX12 0x7A99 %B16 #MASK=0x300
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX13 0x7A99 %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX14 0x7A99 %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX15 0x7A99 %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT7MUX16TO31CFG.all 0x7A9A %U32 #Unsigned
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX16 0x7A9A %B16 #MASK=0x3
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX17 0x7A9A %B16 #MASK=0xC
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX18 0x7A9A %B16 #MASK=0x30
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX19 0x7A9A %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX20 0x7A9A %B16 #MASK=0x300
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX21 0x7A9A %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX22 0x7A9A %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX23 0x7A9A %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX24 0x7A9B %B16 #MASK=0x3
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX25 0x7A9B %B16 #MASK=0xC
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX26 0x7A9B %B16 #MASK=0x30
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX27 0x7A9B %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX28 0x7A9B %B16 #MASK=0x300
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX29 0x7A9B %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX30 0x7A9B %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX31 0x7A9B %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT8MUX0TO15CFG.all 0x7A9C %U32 #Unsigned
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX0 0x7A9C %B16 #MASK=0x3
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX1 0x7A9C %B16 #MASK=0xC
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX2 0x7A9C %B16 #MASK=0x30
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX3 0x7A9C %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX4 0x7A9C %B16 #MASK=0x300
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX5 0x7A9C %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX6 0x7A9C %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX7 0x7A9C %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX8 0x7A9D %B16 #MASK=0x3
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX9 0x7A9D %B16 #MASK=0xC
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX10 0x7A9D %B16 #MASK=0x30
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX11 0x7A9D %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX12 0x7A9D %B16 #MASK=0x300
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX13 0x7A9D %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX14 0x7A9D %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX15 0x7A9D %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT8MUX16TO31CFG.all 0x7A9E %U32 #Unsigned
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX16 0x7A9E %B16 #MASK=0x3
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX17 0x7A9E %B16 #MASK=0xC
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX18 0x7A9E %B16 #MASK=0x30
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX19 0x7A9E %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX20 0x7A9E %B16 #MASK=0x300
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX21 0x7A9E %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX22 0x7A9E %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX23 0x7A9E %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX24 0x7A9F %B16 #MASK=0x3
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX25 0x7A9F %B16 #MASK=0xC
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX26 0x7A9F %B16 #MASK=0x30
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX27 0x7A9F %B16 #MASK=0xC0
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX28 0x7A9F %B16 #MASK=0x300
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX29 0x7A9F %B16 #MASK=0xC00
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX30 0x7A9F %B16 #MASK=0x3000
OutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX31 0x7A9F %B16 #MASK=0xC000
OutputXbarRegs.OUTPUT1MUXENABLE.all 0x7AA0 %U32 #Unsigned
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX0 0x7AA0 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX1 0x7AA0 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX2 0x7AA0 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX3 0x7AA0 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX4 0x7AA0 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX5 0x7AA0 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX6 0x7AA0 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX7 0x7AA0 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX8 0x7AA0 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX9 0x7AA0 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX10 0x7AA0 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX11 0x7AA0 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX12 0x7AA0 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX13 0x7AA0 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX14 0x7AA0 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX15 0x7AA0 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX16 0x7AA1 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX17 0x7AA1 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX18 0x7AA1 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX19 0x7AA1 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX20 0x7AA1 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX21 0x7AA1 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX22 0x7AA1 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX23 0x7AA1 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX24 0x7AA1 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX25 0x7AA1 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX26 0x7AA1 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX27 0x7AA1 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX28 0x7AA1 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX29 0x7AA1 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX30 0x7AA1 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX31 0x7AA1 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT2MUXENABLE.all 0x7AA2 %U32 #Unsigned
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX0 0x7AA2 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX1 0x7AA2 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX2 0x7AA2 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX3 0x7AA2 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX4 0x7AA2 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX5 0x7AA2 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX6 0x7AA2 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX7 0x7AA2 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX8 0x7AA2 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX9 0x7AA2 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX10 0x7AA2 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX11 0x7AA2 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX12 0x7AA2 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX13 0x7AA2 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX14 0x7AA2 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX15 0x7AA2 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX16 0x7AA3 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX17 0x7AA3 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX18 0x7AA3 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX19 0x7AA3 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX20 0x7AA3 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX21 0x7AA3 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX22 0x7AA3 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX23 0x7AA3 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX24 0x7AA3 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX25 0x7AA3 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX26 0x7AA3 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX27 0x7AA3 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX28 0x7AA3 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX29 0x7AA3 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX30 0x7AA3 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX31 0x7AA3 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT3MUXENABLE.all 0x7AA4 %U32 #Unsigned
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX0 0x7AA4 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX1 0x7AA4 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX2 0x7AA4 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX3 0x7AA4 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX4 0x7AA4 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX5 0x7AA4 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX6 0x7AA4 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX7 0x7AA4 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX8 0x7AA4 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX9 0x7AA4 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX10 0x7AA4 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX11 0x7AA4 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX12 0x7AA4 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX13 0x7AA4 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX14 0x7AA4 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX15 0x7AA4 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX16 0x7AA5 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX17 0x7AA5 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX18 0x7AA5 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX19 0x7AA5 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX20 0x7AA5 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX21 0x7AA5 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX22 0x7AA5 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX23 0x7AA5 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX24 0x7AA5 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX25 0x7AA5 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX26 0x7AA5 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX27 0x7AA5 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX28 0x7AA5 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX29 0x7AA5 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX30 0x7AA5 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX31 0x7AA5 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT4MUXENABLE.all 0x7AA6 %U32 #Unsigned
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX0 0x7AA6 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX1 0x7AA6 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX2 0x7AA6 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX3 0x7AA6 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX4 0x7AA6 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX5 0x7AA6 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX6 0x7AA6 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX7 0x7AA6 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX8 0x7AA6 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX9 0x7AA6 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX10 0x7AA6 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX11 0x7AA6 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX12 0x7AA6 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX13 0x7AA6 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX14 0x7AA6 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX15 0x7AA6 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX16 0x7AA7 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX17 0x7AA7 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX18 0x7AA7 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX19 0x7AA7 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX20 0x7AA7 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX21 0x7AA7 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX22 0x7AA7 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX23 0x7AA7 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX24 0x7AA7 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX25 0x7AA7 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX26 0x7AA7 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX27 0x7AA7 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX28 0x7AA7 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX29 0x7AA7 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX30 0x7AA7 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX31 0x7AA7 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT5MUXENABLE.all 0x7AA8 %U32 #Unsigned
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX0 0x7AA8 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX1 0x7AA8 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX2 0x7AA8 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX3 0x7AA8 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX4 0x7AA8 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX5 0x7AA8 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX6 0x7AA8 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX7 0x7AA8 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX8 0x7AA8 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX9 0x7AA8 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX10 0x7AA8 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX11 0x7AA8 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX12 0x7AA8 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX13 0x7AA8 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX14 0x7AA8 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX15 0x7AA8 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX16 0x7AA9 %B16 #MASK=0x1
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX17 0x7AA9 %B16 #MASK=0x2
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX18 0x7AA9 %B16 #MASK=0x4
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX19 0x7AA9 %B16 #MASK=0x8
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX20 0x7AA9 %B16 #MASK=0x10
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX21 0x7AA9 %B16 #MASK=0x20
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX22 0x7AA9 %B16 #MASK=0x40
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX23 0x7AA9 %B16 #MASK=0x80
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX24 0x7AA9 %B16 #MASK=0x100
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX25 0x7AA9 %B16 #MASK=0x200
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX26 0x7AA9 %B16 #MASK=0x400
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX27 0x7AA9 %B16 #MASK=0x800
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX28 0x7AA9 %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX29 0x7AA9 %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX30 0x7AA9 %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX31 0x7AA9 %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT6MUXENABLE.all 0x7AAA %U32 #Unsigned
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX0 0x7AAA %B16 #MASK=0x1
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX1 0x7AAA %B16 #MASK=0x2
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX2 0x7AAA %B16 #MASK=0x4
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX3 0x7AAA %B16 #MASK=0x8
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX4 0x7AAA %B16 #MASK=0x10
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX5 0x7AAA %B16 #MASK=0x20
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX6 0x7AAA %B16 #MASK=0x40
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX7 0x7AAA %B16 #MASK=0x80
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX8 0x7AAA %B16 #MASK=0x100
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX9 0x7AAA %B16 #MASK=0x200
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX10 0x7AAA %B16 #MASK=0x400
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX11 0x7AAA %B16 #MASK=0x800
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX12 0x7AAA %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX13 0x7AAA %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX14 0x7AAA %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX15 0x7AAA %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX16 0x7AAB %B16 #MASK=0x1
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX17 0x7AAB %B16 #MASK=0x2
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX18 0x7AAB %B16 #MASK=0x4
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX19 0x7AAB %B16 #MASK=0x8
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX20 0x7AAB %B16 #MASK=0x10
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX21 0x7AAB %B16 #MASK=0x20
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX22 0x7AAB %B16 #MASK=0x40
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX23 0x7AAB %B16 #MASK=0x80
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX24 0x7AAB %B16 #MASK=0x100
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX25 0x7AAB %B16 #MASK=0x200
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX26 0x7AAB %B16 #MASK=0x400
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX27 0x7AAB %B16 #MASK=0x800
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX28 0x7AAB %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX29 0x7AAB %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX30 0x7AAB %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX31 0x7AAB %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT7MUXENABLE.all 0x7AAC %U32 #Unsigned
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX0 0x7AAC %B16 #MASK=0x1
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX1 0x7AAC %B16 #MASK=0x2
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX2 0x7AAC %B16 #MASK=0x4
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX3 0x7AAC %B16 #MASK=0x8
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX4 0x7AAC %B16 #MASK=0x10
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX5 0x7AAC %B16 #MASK=0x20
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX6 0x7AAC %B16 #MASK=0x40
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX7 0x7AAC %B16 #MASK=0x80
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX8 0x7AAC %B16 #MASK=0x100
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX9 0x7AAC %B16 #MASK=0x200
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX10 0x7AAC %B16 #MASK=0x400
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX11 0x7AAC %B16 #MASK=0x800
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX12 0x7AAC %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX13 0x7AAC %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX14 0x7AAC %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX15 0x7AAC %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX16 0x7AAD %B16 #MASK=0x1
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX17 0x7AAD %B16 #MASK=0x2
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX18 0x7AAD %B16 #MASK=0x4
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX19 0x7AAD %B16 #MASK=0x8
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX20 0x7AAD %B16 #MASK=0x10
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX21 0x7AAD %B16 #MASK=0x20
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX22 0x7AAD %B16 #MASK=0x40
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX23 0x7AAD %B16 #MASK=0x80
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX24 0x7AAD %B16 #MASK=0x100
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX25 0x7AAD %B16 #MASK=0x200
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX26 0x7AAD %B16 #MASK=0x400
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX27 0x7AAD %B16 #MASK=0x800
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX28 0x7AAD %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX29 0x7AAD %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX30 0x7AAD %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX31 0x7AAD %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT8MUXENABLE.all 0x7AAE %U32 #Unsigned
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX0 0x7AAE %B16 #MASK=0x1
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX1 0x7AAE %B16 #MASK=0x2
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX2 0x7AAE %B16 #MASK=0x4
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX3 0x7AAE %B16 #MASK=0x8
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX4 0x7AAE %B16 #MASK=0x10
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX5 0x7AAE %B16 #MASK=0x20
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX6 0x7AAE %B16 #MASK=0x40
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX7 0x7AAE %B16 #MASK=0x80
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX8 0x7AAE %B16 #MASK=0x100
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX9 0x7AAE %B16 #MASK=0x200
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX10 0x7AAE %B16 #MASK=0x400
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX11 0x7AAE %B16 #MASK=0x800
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX12 0x7AAE %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX13 0x7AAE %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX14 0x7AAE %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX15 0x7AAE %B16 #MASK=0x8000
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX16 0x7AAF %B16 #MASK=0x1
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX17 0x7AAF %B16 #MASK=0x2
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX18 0x7AAF %B16 #MASK=0x4
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX19 0x7AAF %B16 #MASK=0x8
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX20 0x7AAF %B16 #MASK=0x10
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX21 0x7AAF %B16 #MASK=0x20
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX22 0x7AAF %B16 #MASK=0x40
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX23 0x7AAF %B16 #MASK=0x80
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX24 0x7AAF %B16 #MASK=0x100
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX25 0x7AAF %B16 #MASK=0x200
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX26 0x7AAF %B16 #MASK=0x400
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX27 0x7AAF %B16 #MASK=0x800
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX28 0x7AAF %B16 #MASK=0x1000
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX29 0x7AAF %B16 #MASK=0x2000
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX30 0x7AAF %B16 #MASK=0x4000
OutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX31 0x7AAF %B16 #MASK=0x8000
OutputXbarRegs.OUTPUTLATCH.all 0x7AB0 %U32 #Unsigned
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT1 0x7AB0 %B16 #MASK=0x1
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT2 0x7AB0 %B16 #MASK=0x2
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT3 0x7AB0 %B16 #MASK=0x4
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT4 0x7AB0 %B16 #MASK=0x8
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT5 0x7AB0 %B16 #MASK=0x10
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT6 0x7AB0 %B16 #MASK=0x20
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT7 0x7AB0 %B16 #MASK=0x40
OutputXbarRegs.OUTPUTLATCH.bit.OUTPUT8 0x7AB0 %B16 #MASK=0x80
OutputXbarRegs.OUTPUTLATCH.bit.rsvd1 0x7AB0 %B16 #MASK=0xFF00
OutputXbarRegs.OUTPUTLATCH.bit.rsvd2 0x7AB1 %B16 #MASK=0xFFFF
OutputXbarRegs.OUTPUTLATCHCLR.all 0x7AB2 %U32 #Unsigned
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT1 0x7AB2 %B16 #MASK=0x1
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT2 0x7AB2 %B16 #MASK=0x2
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT3 0x7AB2 %B16 #MASK=0x4
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT4 0x7AB2 %B16 #MASK=0x8
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT5 0x7AB2 %B16 #MASK=0x10
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT6 0x7AB2 %B16 #MASK=0x20
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT7 0x7AB2 %B16 #MASK=0x40
OutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT8 0x7AB2 %B16 #MASK=0x80
OutputXbarRegs.OUTPUTLATCHCLR.bit.rsvd1 0x7AB2 %B16 #MASK=0xFF00
OutputXbarRegs.OUTPUTLATCHCLR.bit.rsvd2 0x7AB3 %B16 #MASK=0xFFFF
OutputXbarRegs.OUTPUTLATCHFRC.all 0x7AB4 %U32 #Unsigned
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT1 0x7AB4 %B16 #MASK=0x1
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT2 0x7AB4 %B16 #MASK=0x2
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT3 0x7AB4 %B16 #MASK=0x4
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT4 0x7AB4 %B16 #MASK=0x8
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT5 0x7AB4 %B16 #MASK=0x10
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT6 0x7AB4 %B16 #MASK=0x20
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT7 0x7AB4 %B16 #MASK=0x40
OutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT8 0x7AB4 %B16 #MASK=0x80
OutputXbarRegs.OUTPUTLATCHFRC.bit.rsvd1 0x7AB4 %B16 #MASK=0xFF00
OutputXbarRegs.OUTPUTLATCHFRC.bit.rsvd2 0x7AB5 %B16 #MASK=0xFFFF
OutputXbarRegs.OUTPUTLATCHENABLE.all 0x7AB6 %U32 #Unsigned
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT1 0x7AB6 %B16 #MASK=0x1
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT2 0x7AB6 %B16 #MASK=0x2
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT3 0x7AB6 %B16 #MASK=0x4
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT4 0x7AB6 %B16 #MASK=0x8
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT5 0x7AB6 %B16 #MASK=0x10
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT6 0x7AB6 %B16 #MASK=0x20
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT7 0x7AB6 %B16 #MASK=0x40
OutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT8 0x7AB6 %B16 #MASK=0x80
OutputXbarRegs.OUTPUTLATCHENABLE.bit.rsvd1 0x7AB6 %B16 #MASK=0xFF00
OutputXbarRegs.OUTPUTLATCHENABLE.bit.rsvd2 0x7AB7 %B16 #MASK=0xFFFF
OutputXbarRegs.OUTPUTINV.all 0x7AB8 %U32 #Unsigned
OutputXbarRegs.OUTPUTINV.bit.OUTPUT1 0x7AB8 %B16 #MASK=0x1
OutputXbarRegs.OUTPUTINV.bit.OUTPUT2 0x7AB8 %B16 #MASK=0x2
OutputXbarRegs.OUTPUTINV.bit.OUTPUT3 0x7AB8 %B16 #MASK=0x4
OutputXbarRegs.OUTPUTINV.bit.OUTPUT4 0x7AB8 %B16 #MASK=0x8
OutputXbarRegs.OUTPUTINV.bit.OUTPUT5 0x7AB8 %B16 #MASK=0x10
OutputXbarRegs.OUTPUTINV.bit.OUTPUT6 0x7AB8 %B16 #MASK=0x20
OutputXbarRegs.OUTPUTINV.bit.OUTPUT7 0x7AB8 %B16 #MASK=0x40
OutputXbarRegs.OUTPUTINV.bit.OUTPUT8 0x7AB8 %B16 #MASK=0x80
OutputXbarRegs.OUTPUTINV.bit.rsvd1 0x7AB8 %B16 #MASK=0xFF00
OutputXbarRegs.OUTPUTINV.bit.rsvd2 0x7AB9 %B16 #MASK=0xFFFF
OutputXbarRegs.rsvd1[0] 0x7ABA %U16 #Unsigned
OutputXbarRegs.rsvd1[1] 0x7ABB %U16 #Unsigned
OutputXbarRegs.rsvd1[2] 0x7ABC %U16 #Unsigned
OutputXbarRegs.rsvd1[3] 0x7ABD %U16 #Unsigned
OutputXbarRegs.OUTPUTLOCK.all 0x7ABE %U32 #Unsigned
OutputXbarRegs.OUTPUTLOCK.bit.LOCK 0x7ABE %B16 #MASK=0x1
OutputXbarRegs.OUTPUTLOCK.bit.rsvd1 0x7ABE %B16 #MASK=0xFFFE
OutputXbarRegs.OUTPUTLOCK.bit.KEY 0x7ABF %B16 #MASK=0xFFFF
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.all 0x7BC0 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX0 0x7BC0 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX1 0x7BC0 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX2 0x7BC0 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX3 0x7BC0 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX4 0x7BC0 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX5 0x7BC0 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX6 0x7BC0 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX7 0x7BC0 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX8 0x7BC1 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX9 0x7BC1 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX10 0x7BC1 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX11 0x7BC1 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX12 0x7BC1 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX13 0x7BC1 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX14 0x7BC1 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT1MUX0TO15CFG.bit.MUX15 0x7BC1 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.all 0x7BC2 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX16 0x7BC2 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX17 0x7BC2 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX18 0x7BC2 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX19 0x7BC2 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX20 0x7BC2 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX21 0x7BC2 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX22 0x7BC2 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX23 0x7BC2 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX24 0x7BC3 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX25 0x7BC3 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX26 0x7BC3 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX27 0x7BC3 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX28 0x7BC3 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX29 0x7BC3 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX30 0x7BC3 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT1MUX16TO31CFG.bit.MUX31 0x7BC3 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.all 0x7BC4 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX0 0x7BC4 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX1 0x7BC4 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX2 0x7BC4 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX3 0x7BC4 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX4 0x7BC4 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX5 0x7BC4 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX6 0x7BC4 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX7 0x7BC4 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX8 0x7BC5 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX9 0x7BC5 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX10 0x7BC5 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX11 0x7BC5 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX12 0x7BC5 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX13 0x7BC5 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX14 0x7BC5 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT2MUX0TO15CFG.bit.MUX15 0x7BC5 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.all 0x7BC6 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX16 0x7BC6 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX17 0x7BC6 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX18 0x7BC6 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX19 0x7BC6 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX20 0x7BC6 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX21 0x7BC6 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX22 0x7BC6 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX23 0x7BC6 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX24 0x7BC7 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX25 0x7BC7 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX26 0x7BC7 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX27 0x7BC7 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX28 0x7BC7 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX29 0x7BC7 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX30 0x7BC7 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT2MUX16TO31CFG.bit.MUX31 0x7BC7 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.all 0x7BC8 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX0 0x7BC8 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX1 0x7BC8 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX2 0x7BC8 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX3 0x7BC8 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX4 0x7BC8 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX5 0x7BC8 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX6 0x7BC8 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX7 0x7BC8 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX8 0x7BC9 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX9 0x7BC9 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX10 0x7BC9 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX11 0x7BC9 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX12 0x7BC9 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX13 0x7BC9 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX14 0x7BC9 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT3MUX0TO15CFG.bit.MUX15 0x7BC9 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.all 0x7BCA %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX16 0x7BCA %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX17 0x7BCA %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX18 0x7BCA %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX19 0x7BCA %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX20 0x7BCA %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX21 0x7BCA %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX22 0x7BCA %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX23 0x7BCA %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX24 0x7BCB %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX25 0x7BCB %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX26 0x7BCB %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX27 0x7BCB %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX28 0x7BCB %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX29 0x7BCB %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX30 0x7BCB %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT3MUX16TO31CFG.bit.MUX31 0x7BCB %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.all 0x7BCC %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX0 0x7BCC %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX1 0x7BCC %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX2 0x7BCC %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX3 0x7BCC %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX4 0x7BCC %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX5 0x7BCC %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX6 0x7BCC %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX7 0x7BCC %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX8 0x7BCD %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX9 0x7BCD %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX10 0x7BCD %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX11 0x7BCD %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX12 0x7BCD %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX13 0x7BCD %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX14 0x7BCD %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT4MUX0TO15CFG.bit.MUX15 0x7BCD %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.all 0x7BCE %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX16 0x7BCE %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX17 0x7BCE %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX18 0x7BCE %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX19 0x7BCE %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX20 0x7BCE %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX21 0x7BCE %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX22 0x7BCE %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX23 0x7BCE %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX24 0x7BCF %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX25 0x7BCF %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX26 0x7BCF %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX27 0x7BCF %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX28 0x7BCF %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX29 0x7BCF %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX30 0x7BCF %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT4MUX16TO31CFG.bit.MUX31 0x7BCF %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.all 0x7BD0 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX0 0x7BD0 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX1 0x7BD0 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX2 0x7BD0 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX3 0x7BD0 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX4 0x7BD0 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX5 0x7BD0 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX6 0x7BD0 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX7 0x7BD0 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX8 0x7BD1 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX9 0x7BD1 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX10 0x7BD1 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX11 0x7BD1 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX12 0x7BD1 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX13 0x7BD1 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX14 0x7BD1 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT5MUX0TO15CFG.bit.MUX15 0x7BD1 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.all 0x7BD2 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX16 0x7BD2 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX17 0x7BD2 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX18 0x7BD2 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX19 0x7BD2 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX20 0x7BD2 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX21 0x7BD2 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX22 0x7BD2 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX23 0x7BD2 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX24 0x7BD3 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX25 0x7BD3 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX26 0x7BD3 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX27 0x7BD3 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX28 0x7BD3 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX29 0x7BD3 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX30 0x7BD3 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT5MUX16TO31CFG.bit.MUX31 0x7BD3 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.all 0x7BD4 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX0 0x7BD4 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX1 0x7BD4 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX2 0x7BD4 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX3 0x7BD4 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX4 0x7BD4 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX5 0x7BD4 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX6 0x7BD4 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX7 0x7BD4 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX8 0x7BD5 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX9 0x7BD5 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX10 0x7BD5 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX11 0x7BD5 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX12 0x7BD5 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX13 0x7BD5 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX14 0x7BD5 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT6MUX0TO15CFG.bit.MUX15 0x7BD5 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.all 0x7BD6 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX16 0x7BD6 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX17 0x7BD6 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX18 0x7BD6 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX19 0x7BD6 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX20 0x7BD6 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX21 0x7BD6 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX22 0x7BD6 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX23 0x7BD6 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX24 0x7BD7 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX25 0x7BD7 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX26 0x7BD7 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX27 0x7BD7 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX28 0x7BD7 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX29 0x7BD7 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX30 0x7BD7 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT6MUX16TO31CFG.bit.MUX31 0x7BD7 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.all 0x7BD8 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX0 0x7BD8 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX1 0x7BD8 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX2 0x7BD8 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX3 0x7BD8 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX4 0x7BD8 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX5 0x7BD8 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX6 0x7BD8 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX7 0x7BD8 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX8 0x7BD9 %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX9 0x7BD9 %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX10 0x7BD9 %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX11 0x7BD9 %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX12 0x7BD9 %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX13 0x7BD9 %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX14 0x7BD9 %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT7MUX0TO15CFG.bit.MUX15 0x7BD9 %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.all 0x7BDA %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX16 0x7BDA %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX17 0x7BDA %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX18 0x7BDA %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX19 0x7BDA %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX20 0x7BDA %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX21 0x7BDA %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX22 0x7BDA %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX23 0x7BDA %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX24 0x7BDB %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX25 0x7BDB %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX26 0x7BDB %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX27 0x7BDB %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX28 0x7BDB %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX29 0x7BDB %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX30 0x7BDB %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT7MUX16TO31CFG.bit.MUX31 0x7BDB %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.all 0x7BDC %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX0 0x7BDC %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX1 0x7BDC %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX2 0x7BDC %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX3 0x7BDC %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX4 0x7BDC %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX5 0x7BDC %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX6 0x7BDC %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX7 0x7BDC %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX8 0x7BDD %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX9 0x7BDD %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX10 0x7BDD %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX11 0x7BDD %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX12 0x7BDD %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX13 0x7BDD %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX14 0x7BDD %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT8MUX0TO15CFG.bit.MUX15 0x7BDD %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.all 0x7BDE %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX16 0x7BDE %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX17 0x7BDE %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX18 0x7BDE %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX19 0x7BDE %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX20 0x7BDE %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX21 0x7BDE %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX22 0x7BDE %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX23 0x7BDE %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX24 0x7BDF %B16 #MASK=0x3
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX25 0x7BDF %B16 #MASK=0xC
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX26 0x7BDF %B16 #MASK=0x30
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX27 0x7BDF %B16 #MASK=0xC0
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX28 0x7BDF %B16 #MASK=0x300
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX29 0x7BDF %B16 #MASK=0xC00
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX30 0x7BDF %B16 #MASK=0x3000
ClbOutputXbarRegs.OUTPUT8MUX16TO31CFG.bit.MUX31 0x7BDF %B16 #MASK=0xC000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.all 0x7BE0 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX0 0x7BE0 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX1 0x7BE0 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX2 0x7BE0 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX3 0x7BE0 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX4 0x7BE0 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX5 0x7BE0 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX6 0x7BE0 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX7 0x7BE0 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX8 0x7BE0 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX9 0x7BE0 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX10 0x7BE0 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX11 0x7BE0 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX12 0x7BE0 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX13 0x7BE0 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX14 0x7BE0 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX15 0x7BE0 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX16 0x7BE1 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX17 0x7BE1 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX18 0x7BE1 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX19 0x7BE1 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX20 0x7BE1 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX21 0x7BE1 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX22 0x7BE1 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX23 0x7BE1 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX24 0x7BE1 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX25 0x7BE1 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX26 0x7BE1 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX27 0x7BE1 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX28 0x7BE1 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX29 0x7BE1 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX30 0x7BE1 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT1MUXENABLE.bit.MUX31 0x7BE1 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.all 0x7BE2 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX0 0x7BE2 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX1 0x7BE2 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX2 0x7BE2 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX3 0x7BE2 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX4 0x7BE2 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX5 0x7BE2 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX6 0x7BE2 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX7 0x7BE2 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX8 0x7BE2 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX9 0x7BE2 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX10 0x7BE2 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX11 0x7BE2 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX12 0x7BE2 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX13 0x7BE2 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX14 0x7BE2 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX15 0x7BE2 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX16 0x7BE3 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX17 0x7BE3 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX18 0x7BE3 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX19 0x7BE3 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX20 0x7BE3 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX21 0x7BE3 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX22 0x7BE3 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX23 0x7BE3 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX24 0x7BE3 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX25 0x7BE3 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX26 0x7BE3 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX27 0x7BE3 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX28 0x7BE3 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX29 0x7BE3 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX30 0x7BE3 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT2MUXENABLE.bit.MUX31 0x7BE3 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.all 0x7BE4 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX0 0x7BE4 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX1 0x7BE4 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX2 0x7BE4 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX3 0x7BE4 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX4 0x7BE4 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX5 0x7BE4 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX6 0x7BE4 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX7 0x7BE4 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX8 0x7BE4 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX9 0x7BE4 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX10 0x7BE4 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX11 0x7BE4 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX12 0x7BE4 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX13 0x7BE4 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX14 0x7BE4 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX15 0x7BE4 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX16 0x7BE5 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX17 0x7BE5 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX18 0x7BE5 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX19 0x7BE5 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX20 0x7BE5 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX21 0x7BE5 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX22 0x7BE5 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX23 0x7BE5 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX24 0x7BE5 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX25 0x7BE5 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX26 0x7BE5 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX27 0x7BE5 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX28 0x7BE5 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX29 0x7BE5 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX30 0x7BE5 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT3MUXENABLE.bit.MUX31 0x7BE5 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.all 0x7BE6 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX0 0x7BE6 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX1 0x7BE6 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX2 0x7BE6 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX3 0x7BE6 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX4 0x7BE6 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX5 0x7BE6 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX6 0x7BE6 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX7 0x7BE6 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX8 0x7BE6 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX9 0x7BE6 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX10 0x7BE6 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX11 0x7BE6 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX12 0x7BE6 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX13 0x7BE6 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX14 0x7BE6 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX15 0x7BE6 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX16 0x7BE7 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX17 0x7BE7 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX18 0x7BE7 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX19 0x7BE7 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX20 0x7BE7 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX21 0x7BE7 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX22 0x7BE7 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX23 0x7BE7 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX24 0x7BE7 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX25 0x7BE7 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX26 0x7BE7 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX27 0x7BE7 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX28 0x7BE7 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX29 0x7BE7 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX30 0x7BE7 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT4MUXENABLE.bit.MUX31 0x7BE7 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.all 0x7BE8 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX0 0x7BE8 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX1 0x7BE8 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX2 0x7BE8 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX3 0x7BE8 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX4 0x7BE8 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX5 0x7BE8 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX6 0x7BE8 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX7 0x7BE8 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX8 0x7BE8 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX9 0x7BE8 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX10 0x7BE8 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX11 0x7BE8 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX12 0x7BE8 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX13 0x7BE8 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX14 0x7BE8 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX15 0x7BE8 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX16 0x7BE9 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX17 0x7BE9 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX18 0x7BE9 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX19 0x7BE9 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX20 0x7BE9 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX21 0x7BE9 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX22 0x7BE9 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX23 0x7BE9 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX24 0x7BE9 %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX25 0x7BE9 %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX26 0x7BE9 %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX27 0x7BE9 %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX28 0x7BE9 %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX29 0x7BE9 %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX30 0x7BE9 %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT5MUXENABLE.bit.MUX31 0x7BE9 %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.all 0x7BEA %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX0 0x7BEA %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX1 0x7BEA %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX2 0x7BEA %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX3 0x7BEA %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX4 0x7BEA %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX5 0x7BEA %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX6 0x7BEA %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX7 0x7BEA %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX8 0x7BEA %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX9 0x7BEA %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX10 0x7BEA %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX11 0x7BEA %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX12 0x7BEA %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX13 0x7BEA %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX14 0x7BEA %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX15 0x7BEA %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX16 0x7BEB %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX17 0x7BEB %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX18 0x7BEB %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX19 0x7BEB %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX20 0x7BEB %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX21 0x7BEB %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX22 0x7BEB %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX23 0x7BEB %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX24 0x7BEB %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX25 0x7BEB %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX26 0x7BEB %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX27 0x7BEB %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX28 0x7BEB %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX29 0x7BEB %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX30 0x7BEB %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT6MUXENABLE.bit.MUX31 0x7BEB %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.all 0x7BEC %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX0 0x7BEC %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX1 0x7BEC %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX2 0x7BEC %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX3 0x7BEC %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX4 0x7BEC %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX5 0x7BEC %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX6 0x7BEC %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX7 0x7BEC %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX8 0x7BEC %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX9 0x7BEC %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX10 0x7BEC %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX11 0x7BEC %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX12 0x7BEC %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX13 0x7BEC %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX14 0x7BEC %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX15 0x7BEC %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX16 0x7BED %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX17 0x7BED %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX18 0x7BED %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX19 0x7BED %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX20 0x7BED %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX21 0x7BED %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX22 0x7BED %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX23 0x7BED %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX24 0x7BED %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX25 0x7BED %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX26 0x7BED %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX27 0x7BED %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX28 0x7BED %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX29 0x7BED %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX30 0x7BED %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT7MUXENABLE.bit.MUX31 0x7BED %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.all 0x7BEE %U32 #Unsigned
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX0 0x7BEE %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX1 0x7BEE %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX2 0x7BEE %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX3 0x7BEE %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX4 0x7BEE %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX5 0x7BEE %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX6 0x7BEE %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX7 0x7BEE %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX8 0x7BEE %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX9 0x7BEE %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX10 0x7BEE %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX11 0x7BEE %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX12 0x7BEE %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX13 0x7BEE %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX14 0x7BEE %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX15 0x7BEE %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX16 0x7BEF %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX17 0x7BEF %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX18 0x7BEF %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX19 0x7BEF %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX20 0x7BEF %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX21 0x7BEF %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX22 0x7BEF %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX23 0x7BEF %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX24 0x7BEF %B16 #MASK=0x100
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX25 0x7BEF %B16 #MASK=0x200
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX26 0x7BEF %B16 #MASK=0x400
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX27 0x7BEF %B16 #MASK=0x800
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX28 0x7BEF %B16 #MASK=0x1000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX29 0x7BEF %B16 #MASK=0x2000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX30 0x7BEF %B16 #MASK=0x4000
ClbOutputXbarRegs.OUTPUT8MUXENABLE.bit.MUX31 0x7BEF %B16 #MASK=0x8000
ClbOutputXbarRegs.OUTPUTLATCH.all 0x7BF0 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT1 0x7BF0 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT2 0x7BF0 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT3 0x7BF0 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT4 0x7BF0 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT5 0x7BF0 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT6 0x7BF0 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT7 0x7BF0 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUTLATCH.bit.OUTPUT8 0x7BF0 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUTLATCH.bit.rsvd1 0x7BF0 %B16 #MASK=0xFF00
ClbOutputXbarRegs.OUTPUTLATCH.bit.rsvd2 0x7BF1 %B16 #MASK=0xFFFF
ClbOutputXbarRegs.OUTPUTLATCHCLR.all 0x7BF2 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT1 0x7BF2 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT2 0x7BF2 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT3 0x7BF2 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT4 0x7BF2 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT5 0x7BF2 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT6 0x7BF2 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT7 0x7BF2 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.OUTPUT8 0x7BF2 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.rsvd1 0x7BF2 %B16 #MASK=0xFF00
ClbOutputXbarRegs.OUTPUTLATCHCLR.bit.rsvd2 0x7BF3 %B16 #MASK=0xFFFF
ClbOutputXbarRegs.OUTPUTLATCHFRC.all 0x7BF4 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT1 0x7BF4 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT2 0x7BF4 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT3 0x7BF4 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT4 0x7BF4 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT5 0x7BF4 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT6 0x7BF4 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT7 0x7BF4 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.OUTPUT8 0x7BF4 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.rsvd1 0x7BF4 %B16 #MASK=0xFF00
ClbOutputXbarRegs.OUTPUTLATCHFRC.bit.rsvd2 0x7BF5 %B16 #MASK=0xFFFF
ClbOutputXbarRegs.OUTPUTLATCHENABLE.all 0x7BF6 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT1 0x7BF6 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT2 0x7BF6 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT3 0x7BF6 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT4 0x7BF6 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT5 0x7BF6 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT6 0x7BF6 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT7 0x7BF6 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.OUTPUT8 0x7BF6 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.rsvd1 0x7BF6 %B16 #MASK=0xFF00
ClbOutputXbarRegs.OUTPUTLATCHENABLE.bit.rsvd2 0x7BF7 %B16 #MASK=0xFFFF
ClbOutputXbarRegs.OUTPUTINV.all 0x7BF8 %U32 #Unsigned
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT1 0x7BF8 %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT2 0x7BF8 %B16 #MASK=0x2
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT3 0x7BF8 %B16 #MASK=0x4
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT4 0x7BF8 %B16 #MASK=0x8
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT5 0x7BF8 %B16 #MASK=0x10
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT6 0x7BF8 %B16 #MASK=0x20
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT7 0x7BF8 %B16 #MASK=0x40
ClbOutputXbarRegs.OUTPUTINV.bit.OUTPUT8 0x7BF8 %B16 #MASK=0x80
ClbOutputXbarRegs.OUTPUTINV.bit.rsvd1 0x7BF8 %B16 #MASK=0xFF00
ClbOutputXbarRegs.OUTPUTINV.bit.rsvd2 0x7BF9 %B16 #MASK=0xFFFF
ClbOutputXbarRegs.rsvd1[0] 0x7BFA %U16 #Unsigned
ClbOutputXbarRegs.rsvd1[1] 0x7BFB %U16 #Unsigned
ClbOutputXbarRegs.rsvd1[2] 0x7BFC %U16 #Unsigned
ClbOutputXbarRegs.rsvd1[3] 0x7BFD %U16 #Unsigned
ClbOutputXbarRegs.OUTPUTLOCK.all 0x7BFE %U32 #Unsigned
ClbOutputXbarRegs.OUTPUTLOCK.bit.LOCK 0x7BFE %B16 #MASK=0x1
ClbOutputXbarRegs.OUTPUTLOCK.bit.rsvd1 0x7BFE %B16 #MASK=0xFFFE
ClbOutputXbarRegs.OUTPUTLOCK.bit.KEY 0x7BFF %B16 #MASK=0xFFFF
Cla1Regs.MVECT1 0x1400 %U16 #Unsigned
Cla1Regs.MVECT2 0x1401 %U16 #Unsigned
Cla1Regs.MVECT3 0x1402 %U16 #Unsigned
Cla1Regs.MVECT4 0x1403 %U16 #Unsigned
Cla1Regs.MVECT5 0x1404 %U16 #Unsigned
Cla1Regs.MVECT6 0x1405 %U16 #Unsigned
Cla1Regs.MVECT7 0x1406 %U16 #Unsigned
Cla1Regs.MVECT8 0x1407 %U16 #Unsigned
Cla1Regs.rsvd1[0] 0x1408 %U16 #Unsigned
Cla1Regs.rsvd1[1] 0x1409 %U16 #Unsigned
Cla1Regs.rsvd1[2] 0x140A %U16 #Unsigned
Cla1Regs.rsvd1[3] 0x140B %U16 #Unsigned
Cla1Regs.rsvd1[4] 0x140C %U16 #Unsigned
Cla1Regs.rsvd1[5] 0x140D %U16 #Unsigned
Cla1Regs.rsvd1[6] 0x140E %U16 #Unsigned
Cla1Regs.rsvd1[7] 0x140F %U16 #Unsigned
Cla1Regs.MCTL.all 0x1410 %U16 #Unsigned
Cla1Regs.MCTL.bit.HARDRESET 0x1410 %B16 #MASK=0x1
Cla1Regs.MCTL.bit.SOFTRESET 0x1410 %B16 #MASK=0x2
Cla1Regs.MCTL.bit.IACKE 0x1410 %B16 #MASK=0x4
Cla1Regs.MCTL.bit.rsvd1 0x1410 %B16 #MASK=0xFFF8
Cla1Regs.rsvd2[0] 0x1411 %U16 #Unsigned
Cla1Regs.rsvd2[1] 0x1412 %U16 #Unsigned
Cla1Regs.rsvd2[2] 0x1413 %U16 #Unsigned
Cla1Regs.rsvd2[3] 0x1414 %U16 #Unsigned
Cla1Regs.rsvd2[4] 0x1415 %U16 #Unsigned
Cla1Regs.rsvd2[5] 0x1416 %U16 #Unsigned
Cla1Regs.rsvd2[6] 0x1417 %U16 #Unsigned
Cla1Regs.rsvd2[7] 0x1418 %U16 #Unsigned
Cla1Regs.rsvd2[8] 0x1419 %U16 #Unsigned
Cla1Regs.rsvd2[9] 0x141A %U16 #Unsigned
Cla1Regs._MVECTBGRNDACTIVE 0x141B %U16 #Unsigned
Cla1Regs.SOFTINTEN.all 0x141C %U16 #Unsigned
Cla1Regs.SOFTINTEN.bit.TASK1 0x141C %B16 #MASK=0x1
Cla1Regs.SOFTINTEN.bit.TASK2 0x141C %B16 #MASK=0x2
Cla1Regs.SOFTINTEN.bit.TASK3 0x141C %B16 #MASK=0x4
Cla1Regs.SOFTINTEN.bit.TASK4 0x141C %B16 #MASK=0x8
Cla1Regs.SOFTINTEN.bit.TASK5 0x141C %B16 #MASK=0x10
Cla1Regs.SOFTINTEN.bit.TASK6 0x141C %B16 #MASK=0x20
Cla1Regs.SOFTINTEN.bit.TASK7 0x141C %B16 #MASK=0x40
Cla1Regs.SOFTINTEN.bit.TASK8 0x141C %B16 #MASK=0x80
Cla1Regs.SOFTINTEN.bit.rsvd1 0x141C %B16 #MASK=0xFF00
Cla1Regs._MSTSBGRND.all 0x141D %U16 #Unsigned
Cla1Regs._MSTSBGRND.bit.RUN 0x141D %B16 #MASK=0x1
Cla1Regs._MSTSBGRND.bit._BGINTM 0x141D %B16 #MASK=0x2
Cla1Regs._MSTSBGRND.bit.BGOVF 0x141D %B16 #MASK=0x4
Cla1Regs._MSTSBGRND.bit.rsvd1 0x141D %B16 #MASK=0xFFF8
Cla1Regs._MCTLBGRND.all 0x141E %U16 #Unsigned
Cla1Regs._MCTLBGRND.bit.BGSTART 0x141E %B16 #MASK=0x1
Cla1Regs._MCTLBGRND.bit.TRIGEN 0x141E %B16 #MASK=0x2
Cla1Regs._MCTLBGRND.bit.rsvd1 0x141E %B16 #MASK=0x7FFC
Cla1Regs._MCTLBGRND.bit.BGEN 0x141E %B16 #MASK=0x8000
Cla1Regs._MVECTBGRND 0x141F %U16 #Unsigned
Cla1Regs.MIFR.all 0x1420 %U16 #Unsigned
Cla1Regs.MIFR.bit.INT1 0x1420 %B16 #MASK=0x1
Cla1Regs.MIFR.bit.INT2 0x1420 %B16 #MASK=0x2
Cla1Regs.MIFR.bit.INT3 0x1420 %B16 #MASK=0x4
Cla1Regs.MIFR.bit.INT4 0x1420 %B16 #MASK=0x8
Cla1Regs.MIFR.bit.INT5 0x1420 %B16 #MASK=0x10
Cla1Regs.MIFR.bit.INT6 0x1420 %B16 #MASK=0x20
Cla1Regs.MIFR.bit.INT7 0x1420 %B16 #MASK=0x40
Cla1Regs.MIFR.bit.INT8 0x1420 %B16 #MASK=0x80
Cla1Regs.MIFR.bit.rsvd1 0x1420 %B16 #MASK=0xFF00
Cla1Regs.MIOVF.all 0x1421 %U16 #Unsigned
Cla1Regs.MIOVF.bit.INT1 0x1421 %B16 #MASK=0x1
Cla1Regs.MIOVF.bit.INT2 0x1421 %B16 #MASK=0x2
Cla1Regs.MIOVF.bit.INT3 0x1421 %B16 #MASK=0x4
Cla1Regs.MIOVF.bit.INT4 0x1421 %B16 #MASK=0x8
Cla1Regs.MIOVF.bit.INT5 0x1421 %B16 #MASK=0x10
Cla1Regs.MIOVF.bit.INT6 0x1421 %B16 #MASK=0x20
Cla1Regs.MIOVF.bit.INT7 0x1421 %B16 #MASK=0x40
Cla1Regs.MIOVF.bit.INT8 0x1421 %B16 #MASK=0x80
Cla1Regs.MIOVF.bit.rsvd1 0x1421 %B16 #MASK=0xFF00
Cla1Regs.MIFRC.all 0x1422 %U16 #Unsigned
Cla1Regs.MIFRC.bit.INT1 0x1422 %B16 #MASK=0x1
Cla1Regs.MIFRC.bit.INT2 0x1422 %B16 #MASK=0x2
Cla1Regs.MIFRC.bit.INT3 0x1422 %B16 #MASK=0x4
Cla1Regs.MIFRC.bit.INT4 0x1422 %B16 #MASK=0x8
Cla1Regs.MIFRC.bit.INT5 0x1422 %B16 #MASK=0x10
Cla1Regs.MIFRC.bit.INT6 0x1422 %B16 #MASK=0x20
Cla1Regs.MIFRC.bit.INT7 0x1422 %B16 #MASK=0x40
Cla1Regs.MIFRC.bit.INT8 0x1422 %B16 #MASK=0x80
Cla1Regs.MIFRC.bit.rsvd1 0x1422 %B16 #MASK=0xFF00
Cla1Regs.MICLR.all 0x1423 %U16 #Unsigned
Cla1Regs.MICLR.bit.INT1 0x1423 %B16 #MASK=0x1
Cla1Regs.MICLR.bit.INT2 0x1423 %B16 #MASK=0x2
Cla1Regs.MICLR.bit.INT3 0x1423 %B16 #MASK=0x4
Cla1Regs.MICLR.bit.INT4 0x1423 %B16 #MASK=0x8
Cla1Regs.MICLR.bit.INT5 0x1423 %B16 #MASK=0x10
Cla1Regs.MICLR.bit.INT6 0x1423 %B16 #MASK=0x20
Cla1Regs.MICLR.bit.INT7 0x1423 %B16 #MASK=0x40
Cla1Regs.MICLR.bit.INT8 0x1423 %B16 #MASK=0x80
Cla1Regs.MICLR.bit.rsvd1 0x1423 %B16 #MASK=0xFF00
Cla1Regs.MICLROVF.all 0x1424 %U16 #Unsigned
Cla1Regs.MICLROVF.bit.INT1 0x1424 %B16 #MASK=0x1
Cla1Regs.MICLROVF.bit.INT2 0x1424 %B16 #MASK=0x2
Cla1Regs.MICLROVF.bit.INT3 0x1424 %B16 #MASK=0x4
Cla1Regs.MICLROVF.bit.INT4 0x1424 %B16 #MASK=0x8
Cla1Regs.MICLROVF.bit.INT5 0x1424 %B16 #MASK=0x10
Cla1Regs.MICLROVF.bit.INT6 0x1424 %B16 #MASK=0x20
Cla1Regs.MICLROVF.bit.INT7 0x1424 %B16 #MASK=0x40
Cla1Regs.MICLROVF.bit.INT8 0x1424 %B16 #MASK=0x80
Cla1Regs.MICLROVF.bit.rsvd1 0x1424 %B16 #MASK=0xFF00
Cla1Regs.MIER.all 0x1425 %U16 #Unsigned
Cla1Regs.MIER.bit.INT1 0x1425 %B16 #MASK=0x1
Cla1Regs.MIER.bit.INT2 0x1425 %B16 #MASK=0x2
Cla1Regs.MIER.bit.INT3 0x1425 %B16 #MASK=0x4
Cla1Regs.MIER.bit.INT4 0x1425 %B16 #MASK=0x8
Cla1Regs.MIER.bit.INT5 0x1425 %B16 #MASK=0x10
Cla1Regs.MIER.bit.INT6 0x1425 %B16 #MASK=0x20
Cla1Regs.MIER.bit.INT7 0x1425 %B16 #MASK=0x40
Cla1Regs.MIER.bit.INT8 0x1425 %B16 #MASK=0x80
Cla1Regs.MIER.bit.rsvd1 0x1425 %B16 #MASK=0xFF00
Cla1Regs.MIRUN.all 0x1426 %U16 #Unsigned
Cla1Regs.MIRUN.bit.INT1 0x1426 %B16 #MASK=0x1
Cla1Regs.MIRUN.bit.INT2 0x1426 %B16 #MASK=0x2
Cla1Regs.MIRUN.bit.INT3 0x1426 %B16 #MASK=0x4
Cla1Regs.MIRUN.bit.INT4 0x1426 %B16 #MASK=0x8
Cla1Regs.MIRUN.bit.INT5 0x1426 %B16 #MASK=0x10
Cla1Regs.MIRUN.bit.INT6 0x1426 %B16 #MASK=0x20
Cla1Regs.MIRUN.bit.INT7 0x1426 %B16 #MASK=0x40
Cla1Regs.MIRUN.bit.INT8 0x1426 %B16 #MASK=0x80
Cla1Regs.MIRUN.bit.rsvd1 0x1426 %B16 #MASK=0xFF00
Cla1Regs.rsvd3 0x1427 %U16 #Unsigned
Cla1Regs._MPC 0x1428 %U16 #Unsigned
Cla1Regs.rsvd4 0x1429 %U16 #Unsigned
Cla1Regs._MAR0 0x142A %U16 #Unsigned
Cla1Regs._MAR1 0x142B %U16 #Unsigned
Cla1Regs.rsvd5[0] 0x142C %U16 #Unsigned
Cla1Regs.rsvd5[1] 0x142D %U16 #Unsigned
Cla1Regs._MSTF.all 0x142E %U32 #Unsigned
Cla1Regs._MSTF.bit.LVF 0x142E %B16 #MASK=0x1
Cla1Regs._MSTF.bit.LUF 0x142E %B16 #MASK=0x2
Cla1Regs._MSTF.bit.NF 0x142E %B16 #MASK=0x4
Cla1Regs._MSTF.bit.ZF 0x142E %B16 #MASK=0x8
Cla1Regs._MSTF.bit.rsvd1 0x142E %B16 #MASK=0x30
Cla1Regs._MSTF.bit.TF 0x142E %B16 #MASK=0x40
Cla1Regs._MSTF.bit.rsvd2 0x142E %B16 #MASK=0x180
Cla1Regs._MSTF.bit.RNDF32 0x142E %B16 #MASK=0x200
Cla1Regs._MSTF.bit.rsvd3 0x142E %B16 #MASK=0x400
Cla1Regs._MSTF.bit.MEALLOW 0x142E %B16 #MASK=0x800
Cla1Regs._MSTF.bit._RPC 0x142E %B32 #MASK=0xFFFF000
Cla1Regs._MSTF.bit.rsvd4 0x142F %B16 #MASK=0xF000
Cla1Regs._MR0.i32 0x1430 %U32 #Unsigned
Cla1Regs._MR0.f32 0x1430 %FLOAT #Signed
Cla1Regs.rsvd6[0] 0x1432 %U16 #Unsigned
Cla1Regs.rsvd6[1] 0x1433 %U16 #Unsigned
Cla1Regs._MR1.i32 0x1434 %U32 #Unsigned
Cla1Regs._MR1.f32 0x1434 %FLOAT #Signed
Cla1Regs.rsvd7[0] 0x1436 %U16 #Unsigned
Cla1Regs.rsvd7[1] 0x1437 %U16 #Unsigned
Cla1Regs._MR2.i32 0x1438 %U32 #Unsigned
Cla1Regs._MR2.f32 0x1438 %FLOAT #Signed
Cla1Regs.rsvd8[0] 0x143A %U16 #Unsigned
Cla1Regs.rsvd8[1] 0x143B %U16 #Unsigned
Cla1Regs._MR3.i32 0x143C %U32 #Unsigned
Cla1Regs._MR3.f32 0x143C %FLOAT #Signed
Cla1Regs.rsvd9[0] 0x143E %U16 #Unsigned
Cla1Regs.rsvd9[1] 0x143F %U16 #Unsigned
Cla1Regs.rsvd9[2] 0x1440 %U16 #Unsigned
Cla1Regs.rsvd9[3] 0x1441 %U16 #Unsigned
Cla1Regs._MPSACTL.all 0x1442 %U16 #Unsigned
Cla1Regs._MPSACTL.bit.MPABSTART 0x1442 %B16 #MASK=0x1
Cla1Regs._MPSACTL.bit.MPABCYC 0x1442 %B16 #MASK=0x2
Cla1Regs._MPSACTL.bit.MDWDBSTART 0x1442 %B16 #MASK=0x4
Cla1Regs._MPSACTL.bit.MDWDBCYC 0x1442 %B16 #MASK=0x8
Cla1Regs._MPSACTL.bit.MPSA1CLEAR 0x1442 %B16 #MASK=0x10
Cla1Regs._MPSACTL.bit.MPSA2CLEAR 0x1442 %B16 #MASK=0x20
Cla1Regs._MPSACTL.bit.MPSA2CFG 0x1442 %B16 #MASK=0xC0
Cla1Regs._MPSACTL.bit.rsvd1 0x1442 %B16 #MASK=0xFF00
Cla1Regs.rsvd10 0x1443 %U16 #Unsigned
Cla1Regs._MPSA1 0x1444 %U32 #Unsigned
Cla1Regs._MPSA2 0x1446 %U32 #Unsigned
Clb1DataExchRegs.CLB_PUSH[0] 0x3180 %U32 #Unsigned
Clb1DataExchRegs.CLB_PUSH[1] 0x3182 %U32 #Unsigned
Clb1DataExchRegs.CLB_PUSH[2] 0x3184 %U32 #Unsigned
Clb1DataExchRegs.CLB_PUSH[3] 0x3186 %U32 #Unsigned
Clb1DataExchRegs.rsvd1[0] 0x3188 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[1] 0x3189 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[2] 0x318A %U16 #Unsigned
Clb1DataExchRegs.rsvd1[3] 0x318B %U16 #Unsigned
Clb1DataExchRegs.rsvd1[4] 0x318C %U16 #Unsigned
Clb1DataExchRegs.rsvd1[5] 0x318D %U16 #Unsigned
Clb1DataExchRegs.rsvd1[6] 0x318E %U16 #Unsigned
Clb1DataExchRegs.rsvd1[7] 0x318F %U16 #Unsigned
Clb1DataExchRegs.rsvd1[8] 0x3190 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[9] 0x3191 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[10] 0x3192 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[11] 0x3193 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[12] 0x3194 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[13] 0x3195 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[14] 0x3196 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[15] 0x3197 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[16] 0x3198 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[17] 0x3199 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[18] 0x319A %U16 #Unsigned
Clb1DataExchRegs.rsvd1[19] 0x319B %U16 #Unsigned
Clb1DataExchRegs.rsvd1[20] 0x319C %U16 #Unsigned
Clb1DataExchRegs.rsvd1[21] 0x319D %U16 #Unsigned
Clb1DataExchRegs.rsvd1[22] 0x319E %U16 #Unsigned
Clb1DataExchRegs.rsvd1[23] 0x319F %U16 #Unsigned
Clb1DataExchRegs.rsvd1[24] 0x31A0 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[25] 0x31A1 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[26] 0x31A2 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[27] 0x31A3 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[28] 0x31A4 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[29] 0x31A5 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[30] 0x31A6 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[31] 0x31A7 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[32] 0x31A8 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[33] 0x31A9 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[34] 0x31AA %U16 #Unsigned
Clb1DataExchRegs.rsvd1[35] 0x31AB %U16 #Unsigned
Clb1DataExchRegs.rsvd1[36] 0x31AC %U16 #Unsigned
Clb1DataExchRegs.rsvd1[37] 0x31AD %U16 #Unsigned
Clb1DataExchRegs.rsvd1[38] 0x31AE %U16 #Unsigned
Clb1DataExchRegs.rsvd1[39] 0x31AF %U16 #Unsigned
Clb1DataExchRegs.rsvd1[40] 0x31B0 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[41] 0x31B1 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[42] 0x31B2 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[43] 0x31B3 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[44] 0x31B4 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[45] 0x31B5 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[46] 0x31B6 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[47] 0x31B7 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[48] 0x31B8 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[49] 0x31B9 %U16 #Unsigned
Clb1DataExchRegs.rsvd1[50] 0x31BA %U16 #Unsigned
Clb1DataExchRegs.rsvd1[51] 0x31BB %U16 #Unsigned
Clb1DataExchRegs.rsvd1[52] 0x31BC %U16 #Unsigned
Clb1DataExchRegs.rsvd1[53] 0x31BD %U16 #Unsigned
Clb1DataExchRegs.rsvd1[54] 0x31BE %U16 #Unsigned
Clb1DataExchRegs.rsvd1[55] 0x31BF %U16 #Unsigned
Clb1DataExchRegs.CLB_PULL[0] 0x31C0 %U32 #Unsigned
Clb1DataExchRegs.CLB_PULL[1] 0x31C2 %U32 #Unsigned
Clb1DataExchRegs.CLB_PULL[2] 0x31C4 %U32 #Unsigned
Clb1DataExchRegs.CLB_PULL[3] 0x31C6 %U32 #Unsigned
Clb2DataExchRegs.CLB_PUSH[0] 0x3580 %U32 #Unsigned
Clb2DataExchRegs.CLB_PUSH[1] 0x3582 %U32 #Unsigned
Clb2DataExchRegs.CLB_PUSH[2] 0x3584 %U32 #Unsigned
Clb2DataExchRegs.CLB_PUSH[3] 0x3586 %U32 #Unsigned
Clb2DataExchRegs.rsvd1[0] 0x3588 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[1] 0x3589 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[2] 0x358A %U16 #Unsigned
Clb2DataExchRegs.rsvd1[3] 0x358B %U16 #Unsigned
Clb2DataExchRegs.rsvd1[4] 0x358C %U16 #Unsigned
Clb2DataExchRegs.rsvd1[5] 0x358D %U16 #Unsigned
Clb2DataExchRegs.rsvd1[6] 0x358E %U16 #Unsigned
Clb2DataExchRegs.rsvd1[7] 0x358F %U16 #Unsigned
Clb2DataExchRegs.rsvd1[8] 0x3590 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[9] 0x3591 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[10] 0x3592 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[11] 0x3593 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[12] 0x3594 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[13] 0x3595 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[14] 0x3596 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[15] 0x3597 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[16] 0x3598 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[17] 0x3599 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[18] 0x359A %U16 #Unsigned
Clb2DataExchRegs.rsvd1[19] 0x359B %U16 #Unsigned
Clb2DataExchRegs.rsvd1[20] 0x359C %U16 #Unsigned
Clb2DataExchRegs.rsvd1[21] 0x359D %U16 #Unsigned
Clb2DataExchRegs.rsvd1[22] 0x359E %U16 #Unsigned
Clb2DataExchRegs.rsvd1[23] 0x359F %U16 #Unsigned
Clb2DataExchRegs.rsvd1[24] 0x35A0 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[25] 0x35A1 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[26] 0x35A2 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[27] 0x35A3 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[28] 0x35A4 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[29] 0x35A5 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[30] 0x35A6 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[31] 0x35A7 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[32] 0x35A8 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[33] 0x35A9 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[34] 0x35AA %U16 #Unsigned
Clb2DataExchRegs.rsvd1[35] 0x35AB %U16 #Unsigned
Clb2DataExchRegs.rsvd1[36] 0x35AC %U16 #Unsigned
Clb2DataExchRegs.rsvd1[37] 0x35AD %U16 #Unsigned
Clb2DataExchRegs.rsvd1[38] 0x35AE %U16 #Unsigned
Clb2DataExchRegs.rsvd1[39] 0x35AF %U16 #Unsigned
Clb2DataExchRegs.rsvd1[40] 0x35B0 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[41] 0x35B1 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[42] 0x35B2 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[43] 0x35B3 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[44] 0x35B4 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[45] 0x35B5 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[46] 0x35B6 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[47] 0x35B7 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[48] 0x35B8 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[49] 0x35B9 %U16 #Unsigned
Clb2DataExchRegs.rsvd1[50] 0x35BA %U16 #Unsigned
Clb2DataExchRegs.rsvd1[51] 0x35BB %U16 #Unsigned
Clb2DataExchRegs.rsvd1[52] 0x35BC %U16 #Unsigned
Clb2DataExchRegs.rsvd1[53] 0x35BD %U16 #Unsigned
Clb2DataExchRegs.rsvd1[54] 0x35BE %U16 #Unsigned
Clb2DataExchRegs.rsvd1[55] 0x35BF %U16 #Unsigned
Clb2DataExchRegs.CLB_PULL[0] 0x35C0 %U32 #Unsigned
Clb2DataExchRegs.CLB_PULL[1] 0x35C2 %U32 #Unsigned
Clb2DataExchRegs.CLB_PULL[2] 0x35C4 %U32 #Unsigned
Clb2DataExchRegs.CLB_PULL[3] 0x35C6 %U32 #Unsigned
Clb3DataExchRegs.CLB_PUSH[0] 0x3980 %U32 #Unsigned
Clb3DataExchRegs.CLB_PUSH[1] 0x3982 %U32 #Unsigned
Clb3DataExchRegs.CLB_PUSH[2] 0x3984 %U32 #Unsigned
Clb3DataExchRegs.CLB_PUSH[3] 0x3986 %U32 #Unsigned
Clb3DataExchRegs.rsvd1[0] 0x3988 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[1] 0x3989 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[2] 0x398A %U16 #Unsigned
Clb3DataExchRegs.rsvd1[3] 0x398B %U16 #Unsigned
Clb3DataExchRegs.rsvd1[4] 0x398C %U16 #Unsigned
Clb3DataExchRegs.rsvd1[5] 0x398D %U16 #Unsigned
Clb3DataExchRegs.rsvd1[6] 0x398E %U16 #Unsigned
Clb3DataExchRegs.rsvd1[7] 0x398F %U16 #Unsigned
Clb3DataExchRegs.rsvd1[8] 0x3990 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[9] 0x3991 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[10] 0x3992 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[11] 0x3993 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[12] 0x3994 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[13] 0x3995 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[14] 0x3996 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[15] 0x3997 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[16] 0x3998 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[17] 0x3999 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[18] 0x399A %U16 #Unsigned
Clb3DataExchRegs.rsvd1[19] 0x399B %U16 #Unsigned
Clb3DataExchRegs.rsvd1[20] 0x399C %U16 #Unsigned
Clb3DataExchRegs.rsvd1[21] 0x399D %U16 #Unsigned
Clb3DataExchRegs.rsvd1[22] 0x399E %U16 #Unsigned
Clb3DataExchRegs.rsvd1[23] 0x399F %U16 #Unsigned
Clb3DataExchRegs.rsvd1[24] 0x39A0 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[25] 0x39A1 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[26] 0x39A2 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[27] 0x39A3 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[28] 0x39A4 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[29] 0x39A5 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[30] 0x39A6 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[31] 0x39A7 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[32] 0x39A8 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[33] 0x39A9 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[34] 0x39AA %U16 #Unsigned
Clb3DataExchRegs.rsvd1[35] 0x39AB %U16 #Unsigned
Clb3DataExchRegs.rsvd1[36] 0x39AC %U16 #Unsigned
Clb3DataExchRegs.rsvd1[37] 0x39AD %U16 #Unsigned
Clb3DataExchRegs.rsvd1[38] 0x39AE %U16 #Unsigned
Clb3DataExchRegs.rsvd1[39] 0x39AF %U16 #Unsigned
Clb3DataExchRegs.rsvd1[40] 0x39B0 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[41] 0x39B1 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[42] 0x39B2 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[43] 0x39B3 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[44] 0x39B4 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[45] 0x39B5 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[46] 0x39B6 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[47] 0x39B7 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[48] 0x39B8 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[49] 0x39B9 %U16 #Unsigned
Clb3DataExchRegs.rsvd1[50] 0x39BA %U16 #Unsigned
Clb3DataExchRegs.rsvd1[51] 0x39BB %U16 #Unsigned
Clb3DataExchRegs.rsvd1[52] 0x39BC %U16 #Unsigned
Clb3DataExchRegs.rsvd1[53] 0x39BD %U16 #Unsigned
Clb3DataExchRegs.rsvd1[54] 0x39BE %U16 #Unsigned
Clb3DataExchRegs.rsvd1[55] 0x39BF %U16 #Unsigned
Clb3DataExchRegs.CLB_PULL[0] 0x39C0 %U32 #Unsigned
Clb3DataExchRegs.CLB_PULL[1] 0x39C2 %U32 #Unsigned
Clb3DataExchRegs.CLB_PULL[2] 0x39C4 %U32 #Unsigned
Clb3DataExchRegs.CLB_PULL[3] 0x39C6 %U32 #Unsigned
Clb4DataExchRegs.CLB_PUSH[0] 0x3D80 %U32 #Unsigned
Clb4DataExchRegs.CLB_PUSH[1] 0x3D82 %U32 #Unsigned
Clb4DataExchRegs.CLB_PUSH[2] 0x3D84 %U32 #Unsigned
Clb4DataExchRegs.CLB_PUSH[3] 0x3D86 %U32 #Unsigned
Clb4DataExchRegs.rsvd1[0] 0x3D88 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[1] 0x3D89 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[2] 0x3D8A %U16 #Unsigned
Clb4DataExchRegs.rsvd1[3] 0x3D8B %U16 #Unsigned
Clb4DataExchRegs.rsvd1[4] 0x3D8C %U16 #Unsigned
Clb4DataExchRegs.rsvd1[5] 0x3D8D %U16 #Unsigned
Clb4DataExchRegs.rsvd1[6] 0x3D8E %U16 #Unsigned
Clb4DataExchRegs.rsvd1[7] 0x3D8F %U16 #Unsigned
Clb4DataExchRegs.rsvd1[8] 0x3D90 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[9] 0x3D91 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[10] 0x3D92 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[11] 0x3D93 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[12] 0x3D94 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[13] 0x3D95 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[14] 0x3D96 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[15] 0x3D97 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[16] 0x3D98 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[17] 0x3D99 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[18] 0x3D9A %U16 #Unsigned
Clb4DataExchRegs.rsvd1[19] 0x3D9B %U16 #Unsigned
Clb4DataExchRegs.rsvd1[20] 0x3D9C %U16 #Unsigned
Clb4DataExchRegs.rsvd1[21] 0x3D9D %U16 #Unsigned
Clb4DataExchRegs.rsvd1[22] 0x3D9E %U16 #Unsigned
Clb4DataExchRegs.rsvd1[23] 0x3D9F %U16 #Unsigned
Clb4DataExchRegs.rsvd1[24] 0x3DA0 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[25] 0x3DA1 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[26] 0x3DA2 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[27] 0x3DA3 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[28] 0x3DA4 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[29] 0x3DA5 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[30] 0x3DA6 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[31] 0x3DA7 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[32] 0x3DA8 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[33] 0x3DA9 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[34] 0x3DAA %U16 #Unsigned
Clb4DataExchRegs.rsvd1[35] 0x3DAB %U16 #Unsigned
Clb4DataExchRegs.rsvd1[36] 0x3DAC %U16 #Unsigned
Clb4DataExchRegs.rsvd1[37] 0x3DAD %U16 #Unsigned
Clb4DataExchRegs.rsvd1[38] 0x3DAE %U16 #Unsigned
Clb4DataExchRegs.rsvd1[39] 0x3DAF %U16 #Unsigned
Clb4DataExchRegs.rsvd1[40] 0x3DB0 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[41] 0x3DB1 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[42] 0x3DB2 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[43] 0x3DB3 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[44] 0x3DB4 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[45] 0x3DB5 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[46] 0x3DB6 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[47] 0x3DB7 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[48] 0x3DB8 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[49] 0x3DB9 %U16 #Unsigned
Clb4DataExchRegs.rsvd1[50] 0x3DBA %U16 #Unsigned
Clb4DataExchRegs.rsvd1[51] 0x3DBB %U16 #Unsigned
Clb4DataExchRegs.rsvd1[52] 0x3DBC %U16 #Unsigned
Clb4DataExchRegs.rsvd1[53] 0x3DBD %U16 #Unsigned
Clb4DataExchRegs.rsvd1[54] 0x3DBE %U16 #Unsigned
Clb4DataExchRegs.rsvd1[55] 0x3DBF %U16 #Unsigned
Clb4DataExchRegs.CLB_PULL[0] 0x3DC0 %U32 #Unsigned
Clb4DataExchRegs.CLB_PULL[1] 0x3DC2 %U32 #Unsigned
Clb4DataExchRegs.CLB_PULL[2] 0x3DC4 %U32 #Unsigned
Clb4DataExchRegs.CLB_PULL[3] 0x3DC6 %U32 #Unsigned
FsiRxaRegs.RX_MASTER_CTRL.all 0x6680 %U16 #Unsigned
FsiRxaRegs.RX_MASTER_CTRL.bit.CORE_RST 0x6680 %B16 #MASK=0x1
FsiRxaRegs.RX_MASTER_CTRL.bit.INT_LOOPBACK 0x6680 %B16 #MASK=0x2
FsiRxaRegs.RX_MASTER_CTRL.bit.SPI_PAIRING 0x6680 %B16 #MASK=0x4
FsiRxaRegs.RX_MASTER_CTRL.bit.INPUT_ISOLATE 0x6680 %B16 #MASK=0x8
FsiRxaRegs.RX_MASTER_CTRL.bit.DATA_FILTER_EN 0x6680 %B16 #MASK=0x10
FsiRxaRegs.RX_MASTER_CTRL.bit.rsvd1 0x6680 %B16 #MASK=0xE0
FsiRxaRegs.RX_MASTER_CTRL.bit.KEY 0x6680 %B16 #MASK=0xFF00
FsiRxaRegs.rsvd1[0] 0x6681 %U16 #Unsigned
FsiRxaRegs.rsvd1[1] 0x6682 %U16 #Unsigned
FsiRxaRegs.rsvd1[2] 0x6683 %U16 #Unsigned
FsiRxaRegs.RX_OPER_CTRL.all 0x6684 %U16 #Unsigned
FsiRxaRegs.RX_OPER_CTRL.bit.DATA_WIDTH 0x6684 %B16 #MASK=0x3
FsiRxaRegs.RX_OPER_CTRL.bit.SPI_MODE 0x6684 %B16 #MASK=0x4
FsiRxaRegs.RX_OPER_CTRL.bit.N_WORDS 0x6684 %B16 #MASK=0x78
FsiRxaRegs.RX_OPER_CTRL.bit.ECC_SEL 0x6684 %B16 #MASK=0x80
FsiRxaRegs.RX_OPER_CTRL.bit.PING_WD_RST_MODE 0x6684 %B16 #MASK=0x100
FsiRxaRegs.RX_OPER_CTRL.bit.rsvd1 0x6684 %B16 #MASK=0xFE00
FsiRxaRegs.rsvd2 0x6685 %U16 #Unsigned
FsiRxaRegs.RX_FRAME_INFO.all 0x6686 %U16 #Unsigned
FsiRxaRegs.RX_FRAME_INFO.bit.FRAME_TYPE 0x6686 %B16 #MASK=0xF
FsiRxaRegs.RX_FRAME_INFO.bit.rsvd1 0x6686 %B16 #MASK=0xFFF0
FsiRxaRegs.RX_FRAME_TAG_UDATA.all 0x6687 %U16 #Unsigned
FsiRxaRegs.RX_FRAME_TAG_UDATA.bit.rsvd1 0x6687 %B16 #MASK=0x1
FsiRxaRegs.RX_FRAME_TAG_UDATA.bit.FRAME_TAG 0x6687 %B16 #MASK=0x1E
FsiRxaRegs.RX_FRAME_TAG_UDATA.bit.rsvd2 0x6687 %B16 #MASK=0xE0
FsiRxaRegs.RX_FRAME_TAG_UDATA.bit.USER_DATA 0x6687 %B16 #MASK=0xFF00
FsiRxaRegs.RX_DMA_CTRL.all 0x6688 %U16 #Unsigned
FsiRxaRegs.RX_DMA_CTRL.bit.DMA_EVT_EN 0x6688 %B16 #MASK=0x1
FsiRxaRegs.RX_DMA_CTRL.bit.rsvd1 0x6688 %B16 #MASK=0xFFFE
FsiRxaRegs.rsvd3 0x6689 %U16 #Unsigned
FsiRxaRegs.RX_EVT_STS.all 0x668A %U16 #Unsigned
FsiRxaRegs.RX_EVT_STS.bit.PING_WD_TO 0x668A %B16 #MASK=0x1
FsiRxaRegs.RX_EVT_STS.bit.FRAME_WD_TO 0x668A %B16 #MASK=0x2
FsiRxaRegs.RX_EVT_STS.bit.CRC_ERR 0x668A %B16 #MASK=0x4
FsiRxaRegs.RX_EVT_STS.bit.TYPE_ERR 0x668A %B16 #MASK=0x8
FsiRxaRegs.RX_EVT_STS.bit.EOF_ERR 0x668A %B16 #MASK=0x10
FsiRxaRegs.RX_EVT_STS.bit.BUF_OVERRUN 0x668A %B16 #MASK=0x20
FsiRxaRegs.RX_EVT_STS.bit.FRAME_DONE 0x668A %B16 #MASK=0x40
FsiRxaRegs.RX_EVT_STS.bit.BUF_UNDERRUN 0x668A %B16 #MASK=0x80
FsiRxaRegs.RX_EVT_STS.bit.ERR_FRAME 0x668A %B16 #MASK=0x100
FsiRxaRegs.RX_EVT_STS.bit.PING_FRAME 0x668A %B16 #MASK=0x200
FsiRxaRegs.RX_EVT_STS.bit.FRAME_OVERRUN 0x668A %B16 #MASK=0x400
FsiRxaRegs.RX_EVT_STS.bit.DATA_FRAME 0x668A %B16 #MASK=0x800
FsiRxaRegs.RX_EVT_STS.bit.PING_TAG_MATCH 0x668A %B16 #MASK=0x1000
FsiRxaRegs.RX_EVT_STS.bit.DATA_TAG_MATCH 0x668A %B16 #MASK=0x2000
FsiRxaRegs.RX_EVT_STS.bit.ERROR_TAG_MATCH 0x668A %B16 #MASK=0x4000
FsiRxaRegs.RX_EVT_STS.bit.rsvd1 0x668A %B16 #MASK=0x8000
FsiRxaRegs.RX_CRC_INFO.all 0x668B %U16 #Unsigned
FsiRxaRegs.RX_CRC_INFO.bit.RX_CRC 0x668B %B16 #MASK=0xFF
FsiRxaRegs.RX_CRC_INFO.bit.CALC_CRC 0x668B %B16 #MASK=0xFF00
FsiRxaRegs.RX_EVT_CLR.all 0x668C %U16 #Unsigned
FsiRxaRegs.RX_EVT_CLR.bit.PING_WD_TO 0x668C %B16 #MASK=0x1
FsiRxaRegs.RX_EVT_CLR.bit.FRAME_WD_TO 0x668C %B16 #MASK=0x2
FsiRxaRegs.RX_EVT_CLR.bit.CRC_ERR 0x668C %B16 #MASK=0x4
FsiRxaRegs.RX_EVT_CLR.bit.TYPE_ERR 0x668C %B16 #MASK=0x8
FsiRxaRegs.RX_EVT_CLR.bit.EOF_ERR 0x668C %B16 #MASK=0x10
FsiRxaRegs.RX_EVT_CLR.bit.BUF_OVERRUN 0x668C %B16 #MASK=0x20
FsiRxaRegs.RX_EVT_CLR.bit.FRAME_DONE 0x668C %B16 #MASK=0x40
FsiRxaRegs.RX_EVT_CLR.bit.BUF_UNDERRUN 0x668C %B16 #MASK=0x80
FsiRxaRegs.RX_EVT_CLR.bit.ERR_FRAME 0x668C %B16 #MASK=0x100
FsiRxaRegs.RX_EVT_CLR.bit.PING_FRAME 0x668C %B16 #MASK=0x200
FsiRxaRegs.RX_EVT_CLR.bit.FRAME_OVERRUN 0x668C %B16 #MASK=0x400
FsiRxaRegs.RX_EVT_CLR.bit.DATA_FRAME 0x668C %B16 #MASK=0x800
FsiRxaRegs.RX_EVT_CLR.bit.PING_TAG_MATCH 0x668C %B16 #MASK=0x1000
FsiRxaRegs.RX_EVT_CLR.bit.DATA_TAG_MATCH 0x668C %B16 #MASK=0x2000
FsiRxaRegs.RX_EVT_CLR.bit.ERROR_TAG_MATCH 0x668C %B16 #MASK=0x4000
FsiRxaRegs.RX_EVT_CLR.bit.rsvd1 0x668C %B16 #MASK=0x8000
FsiRxaRegs.RX_EVT_FRC.all 0x668D %U16 #Unsigned
FsiRxaRegs.RX_EVT_FRC.bit.PING_WD_TO 0x668D %B16 #MASK=0x1
FsiRxaRegs.RX_EVT_FRC.bit.FRAME_WD_TO 0x668D %B16 #MASK=0x2
FsiRxaRegs.RX_EVT_FRC.bit.CRC_ERR 0x668D %B16 #MASK=0x4
FsiRxaRegs.RX_EVT_FRC.bit.TYPE_ERR 0x668D %B16 #MASK=0x8
FsiRxaRegs.RX_EVT_FRC.bit.EOF_ERR 0x668D %B16 #MASK=0x10
FsiRxaRegs.RX_EVT_FRC.bit.BUF_OVERRUN 0x668D %B16 #MASK=0x20
FsiRxaRegs.RX_EVT_FRC.bit.FRAME_DONE 0x668D %B16 #MASK=0x40
FsiRxaRegs.RX_EVT_FRC.bit.BUF_UNDERRUN 0x668D %B16 #MASK=0x80
FsiRxaRegs.RX_EVT_FRC.bit.ERR_FRAME 0x668D %B16 #MASK=0x100
FsiRxaRegs.RX_EVT_FRC.bit.PING_FRAME 0x668D %B16 #MASK=0x200
FsiRxaRegs.RX_EVT_FRC.bit.FRAME_OVERRUN 0x668D %B16 #MASK=0x400
FsiRxaRegs.RX_EVT_FRC.bit.DATA_FRAME 0x668D %B16 #MASK=0x800
FsiRxaRegs.RX_EVT_FRC.bit.PING_TAG_MATCH 0x668D %B16 #MASK=0x1000
FsiRxaRegs.RX_EVT_FRC.bit.DATA_TAG_MATCH 0x668D %B16 #MASK=0x2000
FsiRxaRegs.RX_EVT_FRC.bit.ERROR_TAG_MATCH 0x668D %B16 #MASK=0x4000
FsiRxaRegs.RX_EVT_FRC.bit.rsvd1 0x668D %B16 #MASK=0x8000
FsiRxaRegs.RX_BUF_PTR_LOAD.all 0x668E %U16 #Unsigned
FsiRxaRegs.RX_BUF_PTR_LOAD.bit.BUF_PTR_LOAD 0x668E %B16 #MASK=0xF
FsiRxaRegs.RX_BUF_PTR_LOAD.bit.rsvd1 0x668E %B16 #MASK=0xFFF0
FsiRxaRegs.RX_BUF_PTR_STS.all 0x668F %U16 #Unsigned
FsiRxaRegs.RX_BUF_PTR_STS.bit.CURR_BUF_PTR 0x668F %B16 #MASK=0xF
FsiRxaRegs.RX_BUF_PTR_STS.bit.rsvd1 0x668F %B16 #MASK=0xF0
FsiRxaRegs.RX_BUF_PTR_STS.bit.CURR_WORD_CNT 0x668F %B16 #MASK=0x1F00
FsiRxaRegs.RX_BUF_PTR_STS.bit.rsvd2 0x668F %B16 #MASK=0xE000
FsiRxaRegs.RX_FRAME_WD_CTRL.all 0x6690 %U16 #Unsigned
FsiRxaRegs.RX_FRAME_WD_CTRL.bit.FRAME_WD_CNT_RST 0x6690 %B16 #MASK=0x1
FsiRxaRegs.RX_FRAME_WD_CTRL.bit.FRAME_WD_EN 0x6690 %B16 #MASK=0x2
FsiRxaRegs.RX_FRAME_WD_CTRL.bit.rsvd1 0x6690 %B16 #MASK=0xFFFC
FsiRxaRegs.rsvd4 0x6691 %U16 #Unsigned
FsiRxaRegs.RX_FRAME_WD_REF 0x6692 %U32 #Unsigned
FsiRxaRegs.RX_FRAME_WD_CNT 0x6694 %U32 #Unsigned
FsiRxaRegs.RX_PING_WD_CTRL.all 0x6696 %U16 #Unsigned
FsiRxaRegs.RX_PING_WD_CTRL.bit.PING_WD_RST 0x6696 %B16 #MASK=0x1
FsiRxaRegs.RX_PING_WD_CTRL.bit.PING_WD_EN 0x6696 %B16 #MASK=0x2
FsiRxaRegs.RX_PING_WD_CTRL.bit.rsvd1 0x6696 %B16 #MASK=0xFFFC
FsiRxaRegs.RX_PING_TAG.all 0x6697 %U16 #Unsigned
FsiRxaRegs.RX_PING_TAG.bit.rsvd1 0x6697 %B16 #MASK=0x1
FsiRxaRegs.RX_PING_TAG.bit.PING_TAG 0x6697 %B16 #MASK=0x1E
FsiRxaRegs.RX_PING_TAG.bit.rsvd2 0x6697 %B16 #MASK=0xFFE0
FsiRxaRegs.RX_PING_WD_REF 0x6698 %U32 #Unsigned
FsiRxaRegs.RX_PING_WD_CNT 0x669A %U32 #Unsigned
FsiRxaRegs.RX_INT1_CTRL.all 0x669C %U16 #Unsigned
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_PING_WD_TO 0x669C %B16 #MASK=0x1
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_FRAME_WD_TO 0x669C %B16 #MASK=0x2
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_CRC_ERR 0x669C %B16 #MASK=0x4
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_TYPE_ERR 0x669C %B16 #MASK=0x8
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_EOF_ERR 0x669C %B16 #MASK=0x10
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_OVERRUN 0x669C %B16 #MASK=0x20
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_FRAME_DONE 0x669C %B16 #MASK=0x40
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_UNDERRUN 0x669C %B16 #MASK=0x80
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_ERR_FRAME 0x669C %B16 #MASK=0x100
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_PING_FRAME 0x669C %B16 #MASK=0x200
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_FRAME_OVERRUN 0x669C %B16 #MASK=0x400
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_DATA_FRAME 0x669C %B16 #MASK=0x800
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_PING_TAG_MATCH 0x669C %B16 #MASK=0x1000
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_DATA_TAG_MATCH 0x669C %B16 #MASK=0x2000
FsiRxaRegs.RX_INT1_CTRL.bit.INT1_EN_ERROR_TAG_MATCH 0x669C %B16 #MASK=0x4000
FsiRxaRegs.RX_INT1_CTRL.bit.rsvd1 0x669C %B16 #MASK=0x8000
FsiRxaRegs.RX_INT2_CTRL.all 0x669D %U16 #Unsigned
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_PING_WD_TO 0x669D %B16 #MASK=0x1
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_FRAME_WD_TO 0x669D %B16 #MASK=0x2
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_CRC_ERR 0x669D %B16 #MASK=0x4
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_TYPE_ERR 0x669D %B16 #MASK=0x8
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_EOF_ERR 0x669D %B16 #MASK=0x10
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_OVERRUN 0x669D %B16 #MASK=0x20
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_FRAME_DONE 0x669D %B16 #MASK=0x40
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_UNDERRUN 0x669D %B16 #MASK=0x80
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_ERR_FRAME 0x669D %B16 #MASK=0x100
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_PING_FRAME 0x669D %B16 #MASK=0x200
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_FRAME_OVERRUN 0x669D %B16 #MASK=0x400
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_DATA_FRAME 0x669D %B16 #MASK=0x800
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_PING_TAG_MATCH 0x669D %B16 #MASK=0x1000
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_DATA_TAG_MATCH 0x669D %B16 #MASK=0x2000
FsiRxaRegs.RX_INT2_CTRL.bit.INT2_EN_ERROR_TAG_MATCH 0x669D %B16 #MASK=0x4000
FsiRxaRegs.RX_INT2_CTRL.bit.rsvd1 0x669D %B16 #MASK=0x8000
FsiRxaRegs.RX_LOCK_CTRL.all 0x669E %U16 #Unsigned
FsiRxaRegs.RX_LOCK_CTRL.bit.LOCK 0x669E %B16 #MASK=0x1
FsiRxaRegs.RX_LOCK_CTRL.bit.rsvd1 0x669E %B16 #MASK=0xFE
FsiRxaRegs.RX_LOCK_CTRL.bit.KEY 0x669E %B16 #MASK=0xFF00
FsiRxaRegs.rsvd5 0x669F %U16 #Unsigned
FsiRxaRegs.RX_ECC_DATA.all 0x66A0 %U32 #Unsigned
FsiRxaRegs.RX_ECC_DATA.bit.DATA_LOW 0x66A0 %B16 #MASK=0xFFFF
FsiRxaRegs.RX_ECC_DATA.bit.DATA_HIGH 0x66A1 %B16 #MASK=0xFFFF
FsiRxaRegs.RX_ECC_VAL.all 0x66A2 %U16 #Unsigned
FsiRxaRegs.RX_ECC_VAL.bit.ECC_VAL 0x66A2 %B16 #MASK=0x7F
FsiRxaRegs.RX_ECC_VAL.bit.rsvd1 0x66A2 %B16 #MASK=0xFF80
FsiRxaRegs.rsvd6 0x66A3 %U16 #Unsigned
FsiRxaRegs.RX_ECC_SEC_DATA 0x66A4 %U32 #Unsigned
FsiRxaRegs.RX_ECC_LOG.all 0x66A6 %U16 #Unsigned
FsiRxaRegs.RX_ECC_LOG.bit.SBE 0x66A6 %B16 #MASK=0x1
FsiRxaRegs.RX_ECC_LOG.bit.MBE 0x66A6 %B16 #MASK=0x2
FsiRxaRegs.RX_ECC_LOG.bit.rsvd1 0x66A6 %B16 #MASK=0xFFFC
FsiRxaRegs.rsvd7 0x66A7 %U16 #Unsigned
FsiRxaRegs.RX_FRAME_TAG_CMP.all 0x66A8 %U16 #Unsigned
FsiRxaRegs.RX_FRAME_TAG_CMP.bit.TAG_REF 0x66A8 %B16 #MASK=0xF
FsiRxaRegs.RX_FRAME_TAG_CMP.bit.TAG_MASK 0x66A8 %B16 #MASK=0xF0
FsiRxaRegs.RX_FRAME_TAG_CMP.bit.CMP_EN 0x66A8 %B16 #MASK=0x100
FsiRxaRegs.RX_FRAME_TAG_CMP.bit.BROADCAST_EN 0x66A8 %B16 #MASK=0x200
FsiRxaRegs.RX_FRAME_TAG_CMP.bit.rsvd1 0x66A8 %B16 #MASK=0xFC00
FsiRxaRegs.RX_PING_TAG_CMP.all 0x66A9 %U16 #Unsigned
FsiRxaRegs.RX_PING_TAG_CMP.bit.TAG_REF 0x66A9 %B16 #MASK=0xF
FsiRxaRegs.RX_PING_TAG_CMP.bit.TAG_MASK 0x66A9 %B16 #MASK=0xF0
FsiRxaRegs.RX_PING_TAG_CMP.bit.CMP_EN 0x66A9 %B16 #MASK=0x100
FsiRxaRegs.RX_PING_TAG_CMP.bit.BROADCAST_EN 0x66A9 %B16 #MASK=0x200
FsiRxaRegs.RX_PING_TAG_CMP.bit.rsvd1 0x66A9 %B16 #MASK=0xFC00
FsiRxaRegs.rsvd8[0] 0x66AA %U16 #Unsigned
FsiRxaRegs.rsvd8[1] 0x66AB %U16 #Unsigned
FsiRxaRegs.RX_TRIG_CTRL_0.all 0x66AC %U32 #Unsigned
FsiRxaRegs.RX_TRIG_CTRL_0.bit.TRIG_EN 0x66AC %B16 #MASK=0x1
FsiRxaRegs.RX_TRIG_CTRL_0.bit.TRIG_SEL 0x66AC %B16 #MASK=0x1E
FsiRxaRegs.RX_TRIG_CTRL_0.bit.rsvd1 0x66AC %B16 #MASK=0xE0
FsiRxaRegs.RX_TRIG_CTRL_0.bit.RX_TRIG_DLY 0x66AC %B32 #MASK=0xFFFFFF00
FsiRxaRegs.RX_TRIG_WIDTH_0.all 0x66AE %U32 #Unsigned
FsiRxaRegs.RX_TRIG_WIDTH_0.bit.RX_TRIG_WIDTH 0x66AE %B16 #MASK=0xFFFF
FsiRxaRegs.RX_TRIG_WIDTH_0.bit.rsvd1 0x66AF %B16 #MASK=0xFFFF
FsiRxaRegs.RX_DLYLINE_CTRL.all 0x66B0 %U16 #Unsigned
FsiRxaRegs.RX_DLYLINE_CTRL.bit.RXCLK_DLY 0x66B0 %B16 #MASK=0x1F
FsiRxaRegs.RX_DLYLINE_CTRL.bit.RXD0_DLY 0x66B0 %B16 #MASK=0x3E0
FsiRxaRegs.RX_DLYLINE_CTRL.bit.RXD1_DLY 0x66B0 %B16 #MASK=0x7C00
FsiRxaRegs.RX_DLYLINE_CTRL.bit.rsvd1 0x66B0 %B16 #MASK=0x8000
FsiRxaRegs.rsvd9 0x66B1 %U16 #Unsigned
FsiRxaRegs.RX_TRIG_CTRL_1.all 0x66B2 %U32 #Unsigned
FsiRxaRegs.RX_TRIG_CTRL_1.bit.TRIG_EN 0x66B2 %B16 #MASK=0x1
FsiRxaRegs.RX_TRIG_CTRL_1.bit.TRIG_SEL 0x66B2 %B16 #MASK=0x1E
FsiRxaRegs.RX_TRIG_CTRL_1.bit.rsvd1 0x66B2 %B16 #MASK=0xE0
FsiRxaRegs.RX_TRIG_CTRL_1.bit.RX_TRIG_DLY 0x66B2 %B32 #MASK=0xFFFFFF00
FsiRxaRegs.RX_TRIG_CTRL_2.all 0x66B4 %U32 #Unsigned
FsiRxaRegs.RX_TRIG_CTRL_2.bit.TRIG_EN 0x66B4 %B16 #MASK=0x1
FsiRxaRegs.RX_TRIG_CTRL_2.bit.TRIG_SEL 0x66B4 %B16 #MASK=0x1E
FsiRxaRegs.RX_TRIG_CTRL_2.bit.rsvd1 0x66B4 %B16 #MASK=0xE0
FsiRxaRegs.RX_TRIG_CTRL_2.bit.RX_TRIG_DLY 0x66B4 %B32 #MASK=0xFFFFFF00
FsiRxaRegs.RX_TRIG_CTRL_3.all 0x66B6 %U32 #Unsigned
FsiRxaRegs.RX_TRIG_CTRL_3.bit.TRIG_EN 0x66B6 %B16 #MASK=0x1
FsiRxaRegs.RX_TRIG_CTRL_3.bit.TRIG_SEL 0x66B6 %B16 #MASK=0x1E
FsiRxaRegs.RX_TRIG_CTRL_3.bit.rsvd1 0x66B6 %B16 #MASK=0xE0
FsiRxaRegs.RX_TRIG_CTRL_3.bit.RX_TRIG_DLY 0x66B6 %B32 #MASK=0xFFFFFF00
FsiRxaRegs.RX_VIS_1.all 0x66B8 %U32 #Unsigned
FsiRxaRegs.RX_VIS_1.bit.rsvd1 0x66B8 %B16 #MASK=0x7
FsiRxaRegs.RX_VIS_1.bit.RX_CORE_STS 0x66B8 %B16 #MASK=0x8
FsiRxaRegs.RX_VIS_1.bit.rsvd2 0x66B8 %B16 #MASK=0xFFF0
FsiRxaRegs.RX_VIS_1.bit.rsvd3 0x66B9 %B16 #MASK=0xFFFF
FsiRxaRegs.RX_UDATA_FILTER.all 0x66BA %U16 #Unsigned
FsiRxaRegs.RX_UDATA_FILTER.bit.UDATA_REF 0x66BA %B16 #MASK=0xFF
FsiRxaRegs.RX_UDATA_FILTER.bit.UDATA_MASK 0x66BA %B16 #MASK=0xFF00
FsiRxaRegs.rsvd10[0] 0x66BB %U16 #Unsigned
FsiRxaRegs.rsvd10[1] 0x66BC %U16 #Unsigned
FsiRxaRegs.rsvd10[2] 0x66BD %U16 #Unsigned
FsiRxaRegs.rsvd10[3] 0x66BE %U16 #Unsigned
FsiRxaRegs.rsvd10[4] 0x66BF %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[0] 0x66C0 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[1] 0x66C1 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[2] 0x66C2 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[3] 0x66C3 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[4] 0x66C4 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[5] 0x66C5 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[6] 0x66C6 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[7] 0x66C7 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[8] 0x66C8 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[9] 0x66C9 %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[10] 0x66CA %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[11] 0x66CB %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[12] 0x66CC %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[13] 0x66CD %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[14] 0x66CE %U16 #Unsigned
FsiRxaRegs.RX_BUF_BASE[15] 0x66CF %U16 #Unsigned
FsiTxaRegs.TX_MASTER_CTRL.all 0x6600 %U16 #Unsigned
FsiTxaRegs.TX_MASTER_CTRL.bit.CORE_RST 0x6600 %B16 #MASK=0x1
FsiTxaRegs.TX_MASTER_CTRL.bit.FLUSH 0x6600 %B16 #MASK=0x2
FsiTxaRegs.TX_MASTER_CTRL.bit.rsvd1 0x6600 %B16 #MASK=0xFC
FsiTxaRegs.TX_MASTER_CTRL.bit.KEY 0x6600 %B16 #MASK=0xFF00
FsiTxaRegs.rsvd1 0x6601 %U16 #Unsigned
FsiTxaRegs.TX_CLK_CTRL.all 0x6602 %U16 #Unsigned
FsiTxaRegs.TX_CLK_CTRL.bit.CLK_RST 0x6602 %B16 #MASK=0x1
FsiTxaRegs.TX_CLK_CTRL.bit.CLK_EN 0x6602 %B16 #MASK=0x2
FsiTxaRegs.TX_CLK_CTRL.bit.PRESCALE_VAL 0x6602 %B16 #MASK=0x3FC
FsiTxaRegs.TX_CLK_CTRL.bit.rsvd1 0x6602 %B16 #MASK=0xFC00
FsiTxaRegs.rsvd2 0x6603 %U16 #Unsigned
FsiTxaRegs.TX_OPER_CTRL_LO.all 0x6604 %U16 #Unsigned
FsiTxaRegs.TX_OPER_CTRL_LO.bit.DATA_WIDTH 0x6604 %B16 #MASK=0x3
FsiTxaRegs.TX_OPER_CTRL_LO.bit.SPI_MODE 0x6604 %B16 #MASK=0x4
FsiTxaRegs.TX_OPER_CTRL_LO.bit.START_MODE 0x6604 %B16 #MASK=0x38
FsiTxaRegs.TX_OPER_CTRL_LO.bit.SW_CRC 0x6604 %B16 #MASK=0x40
FsiTxaRegs.TX_OPER_CTRL_LO.bit.PING_TO_MODE 0x6604 %B16 #MASK=0x80
FsiTxaRegs.TX_OPER_CTRL_LO.bit.SEL_PLLCLK 0x6604 %B16 #MASK=0x100
FsiTxaRegs.TX_OPER_CTRL_LO.bit.TDM_ENABLE 0x6604 %B16 #MASK=0x200
FsiTxaRegs.TX_OPER_CTRL_LO.bit.SEL_TDM_IN 0x6604 %B16 #MASK=0x400
FsiTxaRegs.TX_OPER_CTRL_LO.bit.rsvd1 0x6604 %B16 #MASK=0xF800
FsiTxaRegs.TX_OPER_CTRL_HI.all 0x6605 %U16 #Unsigned
FsiTxaRegs.TX_OPER_CTRL_HI.bit.rsvd1 0x6605 %B16 #MASK=0x1F
FsiTxaRegs.TX_OPER_CTRL_HI.bit.FORCE_ERR 0x6605 %B16 #MASK=0x20
FsiTxaRegs.TX_OPER_CTRL_HI.bit.ECC_SEL 0x6605 %B16 #MASK=0x40
FsiTxaRegs.TX_OPER_CTRL_HI.bit.EXT_TRIG_SEL 0x6605 %B16 #MASK=0x1F80
FsiTxaRegs.TX_OPER_CTRL_HI.bit.rsvd2 0x6605 %B16 #MASK=0xE000
FsiTxaRegs.TX_FRAME_CTRL.all 0x6606 %U16 #Unsigned
FsiTxaRegs.TX_FRAME_CTRL.bit.FRAME_TYPE 0x6606 %B16 #MASK=0xF
FsiTxaRegs.TX_FRAME_CTRL.bit.N_WORDS 0x6606 %B16 #MASK=0xF0
FsiTxaRegs.TX_FRAME_CTRL.bit.rsvd1 0x6606 %B16 #MASK=0x7F00
FsiTxaRegs.TX_FRAME_CTRL.bit.START 0x6606 %B16 #MASK=0x8000
FsiTxaRegs.TX_FRAME_TAG_UDATA.all 0x6607 %U16 #Unsigned
FsiTxaRegs.TX_FRAME_TAG_UDATA.bit.FRAME_TAG 0x6607 %B16 #MASK=0xF
FsiTxaRegs.TX_FRAME_TAG_UDATA.bit.rsvd1 0x6607 %B16 #MASK=0xF0
FsiTxaRegs.TX_FRAME_TAG_UDATA.bit.USER_DATA 0x6607 %B16 #MASK=0xFF00
FsiTxaRegs.TX_BUF_PTR_LOAD.all 0x6608 %U16 #Unsigned
FsiTxaRegs.TX_BUF_PTR_LOAD.bit.BUF_PTR_LOAD 0x6608 %B16 #MASK=0xF
FsiTxaRegs.TX_BUF_PTR_LOAD.bit.rsvd1 0x6608 %B16 #MASK=0xFFF0
FsiTxaRegs.TX_BUF_PTR_STS.all 0x6609 %U16 #Unsigned
FsiTxaRegs.TX_BUF_PTR_STS.bit.CURR_BUF_PTR 0x6609 %B16 #MASK=0xF
FsiTxaRegs.TX_BUF_PTR_STS.bit.rsvd1 0x6609 %B16 #MASK=0xF0
FsiTxaRegs.TX_BUF_PTR_STS.bit.CURR_WORD_CNT 0x6609 %B16 #MASK=0x1F00
FsiTxaRegs.TX_BUF_PTR_STS.bit.rsvd2 0x6609 %B16 #MASK=0xE000
FsiTxaRegs.TX_PING_CTRL.all 0x660A %U16 #Unsigned
FsiTxaRegs.TX_PING_CTRL.bit.CNT_RST 0x660A %B16 #MASK=0x1
FsiTxaRegs.TX_PING_CTRL.bit.TIMER_EN 0x660A %B16 #MASK=0x2
FsiTxaRegs.TX_PING_CTRL.bit.EXT_TRIG_EN 0x660A %B16 #MASK=0x4
FsiTxaRegs.TX_PING_CTRL.bit.EXT_TRIG_SEL 0x660A %B16 #MASK=0x1F8
FsiTxaRegs.TX_PING_CTRL.bit.rsvd1 0x660A %B16 #MASK=0xFE00
FsiTxaRegs.TX_PING_TAG.all 0x660B %U16 #Unsigned
FsiTxaRegs.TX_PING_TAG.bit.TAG 0x660B %B16 #MASK=0xF
FsiTxaRegs.TX_PING_TAG.bit.rsvd1 0x660B %B16 #MASK=0xFFF0
FsiTxaRegs.TX_PING_TO_REF 0x660C %U32 #Unsigned
FsiTxaRegs.TX_PING_TO_CNT 0x660E %U32 #Unsigned
FsiTxaRegs.TX_INT_CTRL.all 0x6610 %U16 #Unsigned
FsiTxaRegs.TX_INT_CTRL.bit.INT1_EN_FRAME_DONE 0x6610 %B16 #MASK=0x1
FsiTxaRegs.TX_INT_CTRL.bit.INT1_EN_BUF_UNDERRUN 0x6610 %B16 #MASK=0x2
FsiTxaRegs.TX_INT_CTRL.bit.INT1_EN_BUF_OVERRUN 0x6610 %B16 #MASK=0x4
FsiTxaRegs.TX_INT_CTRL.bit.INT1_EN_PING_TO 0x6610 %B16 #MASK=0x8
FsiTxaRegs.TX_INT_CTRL.bit.rsvd1 0x6610 %B16 #MASK=0xF0
FsiTxaRegs.TX_INT_CTRL.bit.INT2_EN_FRAME_DONE 0x6610 %B16 #MASK=0x100
FsiTxaRegs.TX_INT_CTRL.bit.INT2_EN_BUF_UNDERRUN 0x6610 %B16 #MASK=0x200
FsiTxaRegs.TX_INT_CTRL.bit.INT2_EN_BUF_OVERRUN 0x6610 %B16 #MASK=0x400
FsiTxaRegs.TX_INT_CTRL.bit.INT2_EN_PING_TO 0x6610 %B16 #MASK=0x800
FsiTxaRegs.TX_INT_CTRL.bit.rsvd2 0x6610 %B16 #MASK=0xF000
FsiTxaRegs.TX_DMA_CTRL.all 0x6611 %U16 #Unsigned
FsiTxaRegs.TX_DMA_CTRL.bit.DMA_EVT_EN 0x6611 %B16 #MASK=0x1
FsiTxaRegs.TX_DMA_CTRL.bit.rsvd1 0x6611 %B16 #MASK=0xFFFE
FsiTxaRegs.TX_LOCK_CTRL.all 0x6612 %U16 #Unsigned
FsiTxaRegs.TX_LOCK_CTRL.bit.LOCK 0x6612 %B16 #MASK=0x1
FsiTxaRegs.TX_LOCK_CTRL.bit.rsvd1 0x6612 %B16 #MASK=0xFE
FsiTxaRegs.TX_LOCK_CTRL.bit.KEY 0x6612 %B16 #MASK=0xFF00
FsiTxaRegs.rsvd3 0x6613 %U16 #Unsigned
FsiTxaRegs.TX_EVT_STS.all 0x6614 %U16 #Unsigned
FsiTxaRegs.TX_EVT_STS.bit.FRAME_DONE 0x6614 %B16 #MASK=0x1
FsiTxaRegs.TX_EVT_STS.bit.BUF_UNDERRUN 0x6614 %B16 #MASK=0x2
FsiTxaRegs.TX_EVT_STS.bit.BUF_OVERRUN 0x6614 %B16 #MASK=0x4
FsiTxaRegs.TX_EVT_STS.bit.PING_TRIGGERED 0x6614 %B16 #MASK=0x8
FsiTxaRegs.TX_EVT_STS.bit.rsvd1 0x6614 %B16 #MASK=0xFFF0
FsiTxaRegs.rsvd4 0x6615 %U16 #Unsigned
FsiTxaRegs.TX_EVT_CLR.all 0x6616 %U16 #Unsigned
FsiTxaRegs.TX_EVT_CLR.bit.FRAME_DONE 0x6616 %B16 #MASK=0x1
FsiTxaRegs.TX_EVT_CLR.bit.BUF_UNDERRUN 0x6616 %B16 #MASK=0x2
FsiTxaRegs.TX_EVT_CLR.bit.BUF_OVERRUN 0x6616 %B16 #MASK=0x4
FsiTxaRegs.TX_EVT_CLR.bit.PING_TRIGGERED 0x6616 %B16 #MASK=0x8
FsiTxaRegs.TX_EVT_CLR.bit.rsvd1 0x6616 %B16 #MASK=0xFFF0
FsiTxaRegs.TX_EVT_FRC.all 0x6617 %U16 #Unsigned
FsiTxaRegs.TX_EVT_FRC.bit.FRAME_DONE 0x6617 %B16 #MASK=0x1
FsiTxaRegs.TX_EVT_FRC.bit.BUF_UNDERRUN 0x6617 %B16 #MASK=0x2
FsiTxaRegs.TX_EVT_FRC.bit.BUF_OVERRUN 0x6617 %B16 #MASK=0x4
FsiTxaRegs.TX_EVT_FRC.bit.PING_TRIGGERED 0x6617 %B16 #MASK=0x8
FsiTxaRegs.TX_EVT_FRC.bit.rsvd1 0x6617 %B16 #MASK=0xFFF0
FsiTxaRegs.TX_USER_CRC.all 0x6618 %U16 #Unsigned
FsiTxaRegs.TX_USER_CRC.bit.USER_CRC 0x6618 %B16 #MASK=0xFF
FsiTxaRegs.TX_USER_CRC.bit.rsvd1 0x6618 %B16 #MASK=0xFF00
FsiTxaRegs.rsvd5[0] 0x6619 %U16 #Unsigned
FsiTxaRegs.rsvd5[1] 0x661A %U16 #Unsigned
FsiTxaRegs.rsvd5[2] 0x661B %U16 #Unsigned
FsiTxaRegs.rsvd5[3] 0x661C %U16 #Unsigned
FsiTxaRegs.rsvd5[4] 0x661D %U16 #Unsigned
FsiTxaRegs.rsvd5[5] 0x661E %U16 #Unsigned
FsiTxaRegs.rsvd5[6] 0x661F %U16 #Unsigned
FsiTxaRegs.TX_ECC_DATA.all 0x6620 %U32 #Unsigned
FsiTxaRegs.TX_ECC_DATA.bit.DATA_LOW 0x6620 %B16 #MASK=0xFFFF
FsiTxaRegs.TX_ECC_DATA.bit.DATA_HIGH 0x6621 %B16 #MASK=0xFFFF
FsiTxaRegs.TX_ECC_VAL.all 0x6622 %U16 #Unsigned
FsiTxaRegs.TX_ECC_VAL.bit.ECC_VAL 0x6622 %B16 #MASK=0x7F
FsiTxaRegs.TX_ECC_VAL.bit.rsvd1 0x6622 %B16 #MASK=0xFF80
FsiTxaRegs.rsvd6 0x6623 %U16 #Unsigned
FsiTxaRegs.TX_DLYLINE_CTRL.all 0x6624 %U16 #Unsigned
FsiTxaRegs.TX_DLYLINE_CTRL.bit.TXCLK_DLY 0x6624 %B16 #MASK=0x1F
FsiTxaRegs.TX_DLYLINE_CTRL.bit.TXD0_DLY 0x6624 %B16 #MASK=0x3E0
FsiTxaRegs.TX_DLYLINE_CTRL.bit.TXD1_DLY 0x6624 %B16 #MASK=0x7C00
FsiTxaRegs.TX_DLYLINE_CTRL.bit.rsvd1 0x6624 %B16 #MASK=0x8000
FsiTxaRegs.rsvd7[0] 0x6625 %U16 #Unsigned
FsiTxaRegs.rsvd7[1] 0x6626 %U16 #Unsigned
FsiTxaRegs.rsvd7[2] 0x6627 %U16 #Unsigned
FsiTxaRegs.rsvd7[3] 0x6628 %U16 #Unsigned
FsiTxaRegs.rsvd7[4] 0x6629 %U16 #Unsigned
FsiTxaRegs.rsvd7[5] 0x662A %U16 #Unsigned
FsiTxaRegs.rsvd7[6] 0x662B %U16 #Unsigned
FsiTxaRegs.rsvd7[7] 0x662C %U16 #Unsigned
FsiTxaRegs.rsvd7[8] 0x662D %U16 #Unsigned
FsiTxaRegs.rsvd7[9] 0x662E %U16 #Unsigned
FsiTxaRegs.rsvd7[10] 0x662F %U16 #Unsigned
FsiTxaRegs.rsvd7[11] 0x6630 %U16 #Unsigned
FsiTxaRegs.rsvd7[12] 0x6631 %U16 #Unsigned
FsiTxaRegs.rsvd7[13] 0x6632 %U16 #Unsigned
FsiTxaRegs.rsvd7[14] 0x6633 %U16 #Unsigned
FsiTxaRegs.rsvd7[15] 0x6634 %U16 #Unsigned
FsiTxaRegs.rsvd7[16] 0x6635 %U16 #Unsigned
FsiTxaRegs.rsvd7[17] 0x6636 %U16 #Unsigned
FsiTxaRegs.rsvd7[18] 0x6637 %U16 #Unsigned
FsiTxaRegs.rsvd7[19] 0x6638 %U16 #Unsigned
FsiTxaRegs.rsvd7[20] 0x6639 %U16 #Unsigned
FsiTxaRegs.rsvd7[21] 0x663A %U16 #Unsigned
FsiTxaRegs.rsvd7[22] 0x663B %U16 #Unsigned
FsiTxaRegs.rsvd7[23] 0x663C %U16 #Unsigned
FsiTxaRegs.rsvd7[24] 0x663D %U16 #Unsigned
FsiTxaRegs.rsvd7[25] 0x663E %U16 #Unsigned
FsiTxaRegs.rsvd7[26] 0x663F %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[0] 0x6640 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[1] 0x6641 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[2] 0x6642 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[3] 0x6643 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[4] 0x6644 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[5] 0x6645 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[6] 0x6646 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[7] 0x6647 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[8] 0x6648 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[9] 0x6649 %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[10] 0x664A %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[11] 0x664B %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[12] 0x664C %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[13] 0x664D %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[14] 0x664E %U16 #Unsigned
FsiTxaRegs.TX_BUF_BASE[15] 0x664F %U16 #Unsigned
Clb1LogicCfgRegs.rsvd1[0] 0x3000 %U16 #Unsigned
Clb1LogicCfgRegs.rsvd1[1] 0x3001 %U16 #Unsigned
Clb1LogicCfgRegs.CLB_COUNT_RESET.all 0x3002 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_0 0x3002 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_1 0x3002 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_2 0x3002 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd1 0x3002 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd2 0x3003 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_COUNT_MODE_1.all 0x3004 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_0 0x3004 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_1 0x3004 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_2 0x3004 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd1 0x3004 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd2 0x3005 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_COUNT_MODE_0.all 0x3006 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_0 0x3006 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_1 0x3006 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_2 0x3006 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd1 0x3006 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd2 0x3007 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_COUNT_EVENT.all 0x3008 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_0 0x3008 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_1 0x3008 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_2 0x3008 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd1 0x3008 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd2 0x3009 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN0.all 0x300A %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_0 0x300A %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_1 0x300A %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_2 0x300A %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd1 0x300A %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd2 0x300B %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.all 0x300C %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_0 0x300C %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_1 0x300C %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_2 0x300C %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd1 0x300C %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd2 0x300D %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.all 0x300E %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_0 0x300E %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_1 0x300E %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_2 0x300E %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd1 0x300E %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd2 0x300F %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN1.all 0x3010 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_0 0x3010 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_1 0x3010 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_2 0x3010 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd1 0x3010 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd2 0x3011 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_IN0.all 0x3012 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_0 0x3012 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_1 0x3012 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_2 0x3012 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd1 0x3012 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd2 0x3013 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_IN1.all 0x3014 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_0 0x3014 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_1 0x3014 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_2 0x3014 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd1 0x3014 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd2 0x3015 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_IN2.all 0x3016 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_0 0x3016 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_1 0x3016 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_2 0x3016 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd1 0x3016 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd2 0x3017 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_IN3.all 0x3018 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_0 0x3018 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_1 0x3018 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_2 0x3018 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd1 0x3018 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd2 0x3019 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.rsvd2[0] 0x301A %U16 #Unsigned
Clb1LogicCfgRegs.rsvd2[1] 0x301B %U16 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_LUT_FN1_0.all 0x301C %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN0 0x301C %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN1 0x301D %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_LUT_FN2.all 0x301E %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_LUT_FN2.bit.FN1 0x301E %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_LUT_FN2.bit.rsvd1 0x301F %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_FN1_0.all 0x3020 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN0 0x3020 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN1 0x3021 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_FN2.all 0x3022 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_LUT4_FN2.bit.FN1 0x3022 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_LUT4_FN2.bit.rsvd1 0x3023 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_0.all 0x3024 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S0 0x3024 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S1 0x3025 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_1.all 0x3026 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S0 0x3026 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S1 0x3027 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_2.all 0x3028 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S0 0x3028 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S1 0x3029 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_MISC_CONTROL.all 0x302A %U32 #Unsigned
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_0 0x302A %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_0 0x302A %B16 #MASK=0x2
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_0 0x302A %B16 #MASK=0x4
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_1 0x302A %B16 #MASK=0x8
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_1 0x302A %B16 #MASK=0x10
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_1 0x302A %B16 #MASK=0x20
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_2 0x302A %B16 #MASK=0x40
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_2 0x302A %B16 #MASK=0x80
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_2 0x302A %B16 #MASK=0x100
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_0 0x302A %B16 #MASK=0x200
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_1 0x302A %B16 #MASK=0x400
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_2 0x302A %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_0 0x302A %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_0 0x302A %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_1 0x302A %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_1 0x302A %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_2 0x302B %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_2 0x302B %B16 #MASK=0x2
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH1_TAP_EN 0x302B %B16 #MASK=0x4
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH1_TAP_EN 0x302B %B16 #MASK=0x8
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH1_TAP_EN 0x302B %B16 #MASK=0x10
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH2_TAP_EN 0x302B %B16 #MASK=0x20
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH2_TAP_EN 0x302B %B16 #MASK=0x40
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH2_TAP_EN 0x302B %B16 #MASK=0x80
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_LFSR_EN 0x302B %B16 #MASK=0x100
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_LFSR_EN 0x302B %B16 #MASK=0x200
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_LFSR_EN 0x302B %B16 #MASK=0x400
Clb1LogicCfgRegs.CLB_MISC_CONTROL.bit.rsvd1 0x302B %B16 #MASK=0xF800
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_0.all 0x302C %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN0 0x302C %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN1 0x302C %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN2 0x302C %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.FN 0x302C %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.rsvd1 0x302D %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_1.all 0x302E %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN0 0x302E %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN1 0x302E %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN2 0x302E %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.FN 0x302E %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.rsvd1 0x302F %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_2.all 0x3030 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN0 0x3030 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN1 0x3030 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN2 0x3030 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.FN 0x3030 %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.rsvd1 0x3031 %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_3.all 0x3032 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN0 0x3032 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN1 0x3032 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN2 0x3032 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.FN 0x3032 %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.rsvd1 0x3033 %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_4.all 0x3034 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN0 0x3034 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN1 0x3034 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN2 0x3034 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.FN 0x3034 %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.rsvd1 0x3035 %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_5.all 0x3036 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN0 0x3036 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN1 0x3036 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN2 0x3036 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.FN 0x3036 %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.rsvd1 0x3037 %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_6.all 0x3038 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN0 0x3038 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN1 0x3038 %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN2 0x3038 %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.FN 0x3038 %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.rsvd1 0x3039 %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_7.all 0x303A %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN0 0x303A %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN1 0x303A %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN2 0x303A %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.FN 0x303A %B32 #MASK=0x7F8000
Clb1LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.rsvd1 0x303B %B16 #MASK=0xFF80
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.all 0x303C %U32 #Unsigned
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT0_SEL 0x303C %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT1_SEL 0x303C %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT2_SEL 0x303C %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT3_SEL 0x303C %B32 #MASK=0xF8000
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT0_SEL 0x303D %B16 #MASK=0x10
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT1_SEL 0x303D %B16 #MASK=0x20
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT2_SEL 0x303D %B16 #MASK=0x40
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT3_SEL 0x303D %B16 #MASK=0x80
Clb1LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.rsvd1 0x303D %B16 #MASK=0xFF00
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.all 0x303E %U32 #Unsigned
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH1 0x303E %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH1 0x303E %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH1 0x303E %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd1 0x303E %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH2 0x303F %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH2 0x303F %B16 #MASK=0x3E0
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH2 0x303F %B16 #MASK=0x7C00
Clb1LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd2 0x303F %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.all 0x3040 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_1_SEL 0x3040 %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_2_SEL 0x3040 %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_3_SEL 0x3040 %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_GATING_CTRL 0x3040 %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RELEASE_CTRL 0x3040 %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_GATING_CTRL_SEL 0x3040 %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_RLS_CTRL_SEL 0x3040 %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RAW_IN 0x3040 %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.ASYNC_COND_EN 0x3040 %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd1 0x3040 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd2 0x3041 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.all 0x3042 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_1_SEL 0x3042 %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_2_SEL 0x3042 %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_3_SEL 0x3042 %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_GATING_CTRL 0x3042 %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RELEASE_CTRL 0x3042 %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_GATING_CTRL_SEL 0x3042 %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_RLS_CTRL_SEL 0x3042 %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RAW_IN 0x3042 %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.ASYNC_COND_EN 0x3042 %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd1 0x3042 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd2 0x3043 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.all 0x3044 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_1_SEL 0x3044 %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_2_SEL 0x3044 %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_3_SEL 0x3044 %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_GATING_CTRL 0x3044 %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RELEASE_CTRL 0x3044 %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_GATING_CTRL_SEL 0x3044 %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_RLS_CTRL_SEL 0x3044 %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RAW_IN 0x3044 %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.ASYNC_COND_EN 0x3044 %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd1 0x3044 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd2 0x3045 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.all 0x3046 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_1_SEL 0x3046 %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_2_SEL 0x3046 %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_3_SEL 0x3046 %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_GATING_CTRL 0x3046 %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RELEASE_CTRL 0x3046 %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_GATING_CTRL_SEL 0x3046 %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_RLS_CTRL_SEL 0x3046 %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RAW_IN 0x3046 %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.ASYNC_COND_EN 0x3046 %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd1 0x3046 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd2 0x3047 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.all 0x3048 %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_1_SEL 0x3048 %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_2_SEL 0x3048 %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_3_SEL 0x3048 %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_GATING_CTRL 0x3048 %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RELEASE_CTRL 0x3048 %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_GATING_CTRL_SEL 0x3048 %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_RLS_CTRL_SEL 0x3048 %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RAW_IN 0x3048 %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.ASYNC_COND_EN 0x3048 %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd1 0x3048 %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd2 0x3049 %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.all 0x304A %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_1_SEL 0x304A %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_2_SEL 0x304A %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_3_SEL 0x304A %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_GATING_CTRL 0x304A %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RELEASE_CTRL 0x304A %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_GATING_CTRL_SEL 0x304A %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_RLS_CTRL_SEL 0x304A %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RAW_IN 0x304A %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.ASYNC_COND_EN 0x304A %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd1 0x304A %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd2 0x304B %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.all 0x304C %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_1_SEL 0x304C %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_2_SEL 0x304C %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_3_SEL 0x304C %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_GATING_CTRL 0x304C %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RELEASE_CTRL 0x304C %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_GATING_CTRL_SEL 0x304C %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_RLS_CTRL_SEL 0x304C %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RAW_IN 0x304C %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.ASYNC_COND_EN 0x304C %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd1 0x304C %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd2 0x304D %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.all 0x304E %U32 #Unsigned
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_1_SEL 0x304E %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_2_SEL 0x304E %B16 #MASK=0x6
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_3_SEL 0x304E %B16 #MASK=0x18
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_GATING_CTRL 0x304E %B16 #MASK=0xE0
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RELEASE_CTRL 0x304E %B16 #MASK=0x700
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_GATING_CTRL_SEL 0x304E %B16 #MASK=0x800
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_RLS_CTRL_SEL 0x304E %B16 #MASK=0x1000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RAW_IN 0x304E %B16 #MASK=0x2000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.ASYNC_COND_EN 0x304E %B16 #MASK=0x4000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd1 0x304E %B16 #MASK=0x8000
Clb1LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd2 0x304F %B16 #MASK=0xFFFF
Clb1LogicCfgRegs.CLB_MISC_ACCESS_CTRL.all 0x3050 %U16 #Unsigned
Clb1LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.SPIEN 0x3050 %B16 #MASK=0x1
Clb1LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.BLKEN 0x3050 %B16 #MASK=0x2
Clb1LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.rsvd1 0x3050 %B16 #MASK=0xFFFC
Clb1LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.all 0x3051 %U16 #Unsigned
Clb1LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB 0x3051 %B16 #MASK=0x1F
Clb1LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd1 0x3051 %B16 #MASK=0x60
Clb1LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB_DEL 0x3051 %B16 #MASK=0x80
Clb1LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.SHIFT 0x3051 %B16 #MASK=0x1F00
Clb1LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd2 0x3051 %B16 #MASK=0xE000
Clb2LogicCfgRegs.rsvd1[0] 0x3400 %U16 #Unsigned
Clb2LogicCfgRegs.rsvd1[1] 0x3401 %U16 #Unsigned
Clb2LogicCfgRegs.CLB_COUNT_RESET.all 0x3402 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_0 0x3402 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_1 0x3402 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_2 0x3402 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd1 0x3402 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd2 0x3403 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_COUNT_MODE_1.all 0x3404 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_0 0x3404 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_1 0x3404 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_2 0x3404 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd1 0x3404 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd2 0x3405 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_COUNT_MODE_0.all 0x3406 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_0 0x3406 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_1 0x3406 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_2 0x3406 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd1 0x3406 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd2 0x3407 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_COUNT_EVENT.all 0x3408 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_0 0x3408 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_1 0x3408 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_2 0x3408 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd1 0x3408 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd2 0x3409 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN0.all 0x340A %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_0 0x340A %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_1 0x340A %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_2 0x340A %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd1 0x340A %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd2 0x340B %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.all 0x340C %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_0 0x340C %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_1 0x340C %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_2 0x340C %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd1 0x340C %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd2 0x340D %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.all 0x340E %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_0 0x340E %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_1 0x340E %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_2 0x340E %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd1 0x340E %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd2 0x340F %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN1.all 0x3410 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_0 0x3410 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_1 0x3410 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_2 0x3410 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd1 0x3410 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd2 0x3411 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_IN0.all 0x3412 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_0 0x3412 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_1 0x3412 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_2 0x3412 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd1 0x3412 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd2 0x3413 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_IN1.all 0x3414 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_0 0x3414 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_1 0x3414 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_2 0x3414 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd1 0x3414 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd2 0x3415 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_IN2.all 0x3416 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_0 0x3416 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_1 0x3416 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_2 0x3416 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd1 0x3416 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd2 0x3417 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_IN3.all 0x3418 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_0 0x3418 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_1 0x3418 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_2 0x3418 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd1 0x3418 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd2 0x3419 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.rsvd2[0] 0x341A %U16 #Unsigned
Clb2LogicCfgRegs.rsvd2[1] 0x341B %U16 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_LUT_FN1_0.all 0x341C %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN0 0x341C %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN1 0x341D %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_LUT_FN2.all 0x341E %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_LUT_FN2.bit.FN1 0x341E %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_LUT_FN2.bit.rsvd1 0x341F %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_FN1_0.all 0x3420 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN0 0x3420 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN1 0x3421 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_FN2.all 0x3422 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_LUT4_FN2.bit.FN1 0x3422 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_LUT4_FN2.bit.rsvd1 0x3423 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_0.all 0x3424 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S0 0x3424 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S1 0x3425 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_1.all 0x3426 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S0 0x3426 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S1 0x3427 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_2.all 0x3428 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S0 0x3428 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S1 0x3429 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_MISC_CONTROL.all 0x342A %U32 #Unsigned
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_0 0x342A %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_0 0x342A %B16 #MASK=0x2
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_0 0x342A %B16 #MASK=0x4
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_1 0x342A %B16 #MASK=0x8
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_1 0x342A %B16 #MASK=0x10
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_1 0x342A %B16 #MASK=0x20
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_2 0x342A %B16 #MASK=0x40
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_2 0x342A %B16 #MASK=0x80
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_2 0x342A %B16 #MASK=0x100
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_0 0x342A %B16 #MASK=0x200
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_1 0x342A %B16 #MASK=0x400
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_2 0x342A %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_0 0x342A %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_0 0x342A %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_1 0x342A %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_1 0x342A %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_2 0x342B %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_2 0x342B %B16 #MASK=0x2
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH1_TAP_EN 0x342B %B16 #MASK=0x4
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH1_TAP_EN 0x342B %B16 #MASK=0x8
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH1_TAP_EN 0x342B %B16 #MASK=0x10
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH2_TAP_EN 0x342B %B16 #MASK=0x20
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH2_TAP_EN 0x342B %B16 #MASK=0x40
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH2_TAP_EN 0x342B %B16 #MASK=0x80
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_LFSR_EN 0x342B %B16 #MASK=0x100
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_LFSR_EN 0x342B %B16 #MASK=0x200
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_LFSR_EN 0x342B %B16 #MASK=0x400
Clb2LogicCfgRegs.CLB_MISC_CONTROL.bit.rsvd1 0x342B %B16 #MASK=0xF800
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_0.all 0x342C %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN0 0x342C %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN1 0x342C %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN2 0x342C %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.FN 0x342C %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.rsvd1 0x342D %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_1.all 0x342E %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN0 0x342E %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN1 0x342E %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN2 0x342E %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.FN 0x342E %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.rsvd1 0x342F %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_2.all 0x3430 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN0 0x3430 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN1 0x3430 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN2 0x3430 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.FN 0x3430 %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.rsvd1 0x3431 %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_3.all 0x3432 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN0 0x3432 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN1 0x3432 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN2 0x3432 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.FN 0x3432 %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.rsvd1 0x3433 %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_4.all 0x3434 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN0 0x3434 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN1 0x3434 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN2 0x3434 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.FN 0x3434 %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.rsvd1 0x3435 %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_5.all 0x3436 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN0 0x3436 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN1 0x3436 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN2 0x3436 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.FN 0x3436 %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.rsvd1 0x3437 %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_6.all 0x3438 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN0 0x3438 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN1 0x3438 %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN2 0x3438 %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.FN 0x3438 %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.rsvd1 0x3439 %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_7.all 0x343A %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN0 0x343A %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN1 0x343A %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN2 0x343A %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.FN 0x343A %B32 #MASK=0x7F8000
Clb2LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.rsvd1 0x343B %B16 #MASK=0xFF80
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.all 0x343C %U32 #Unsigned
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT0_SEL 0x343C %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT1_SEL 0x343C %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT2_SEL 0x343C %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT3_SEL 0x343C %B32 #MASK=0xF8000
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT0_SEL 0x343D %B16 #MASK=0x10
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT1_SEL 0x343D %B16 #MASK=0x20
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT2_SEL 0x343D %B16 #MASK=0x40
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT3_SEL 0x343D %B16 #MASK=0x80
Clb2LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.rsvd1 0x343D %B16 #MASK=0xFF00
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.all 0x343E %U32 #Unsigned
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH1 0x343E %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH1 0x343E %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH1 0x343E %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd1 0x343E %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH2 0x343F %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH2 0x343F %B16 #MASK=0x3E0
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH2 0x343F %B16 #MASK=0x7C00
Clb2LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd2 0x343F %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.all 0x3440 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_1_SEL 0x3440 %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_2_SEL 0x3440 %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_3_SEL 0x3440 %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_GATING_CTRL 0x3440 %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RELEASE_CTRL 0x3440 %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_GATING_CTRL_SEL 0x3440 %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_RLS_CTRL_SEL 0x3440 %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RAW_IN 0x3440 %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.ASYNC_COND_EN 0x3440 %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd1 0x3440 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd2 0x3441 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.all 0x3442 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_1_SEL 0x3442 %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_2_SEL 0x3442 %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_3_SEL 0x3442 %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_GATING_CTRL 0x3442 %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RELEASE_CTRL 0x3442 %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_GATING_CTRL_SEL 0x3442 %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_RLS_CTRL_SEL 0x3442 %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RAW_IN 0x3442 %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.ASYNC_COND_EN 0x3442 %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd1 0x3442 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd2 0x3443 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.all 0x3444 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_1_SEL 0x3444 %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_2_SEL 0x3444 %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_3_SEL 0x3444 %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_GATING_CTRL 0x3444 %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RELEASE_CTRL 0x3444 %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_GATING_CTRL_SEL 0x3444 %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_RLS_CTRL_SEL 0x3444 %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RAW_IN 0x3444 %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.ASYNC_COND_EN 0x3444 %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd1 0x3444 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd2 0x3445 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.all 0x3446 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_1_SEL 0x3446 %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_2_SEL 0x3446 %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_3_SEL 0x3446 %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_GATING_CTRL 0x3446 %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RELEASE_CTRL 0x3446 %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_GATING_CTRL_SEL 0x3446 %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_RLS_CTRL_SEL 0x3446 %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RAW_IN 0x3446 %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.ASYNC_COND_EN 0x3446 %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd1 0x3446 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd2 0x3447 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.all 0x3448 %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_1_SEL 0x3448 %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_2_SEL 0x3448 %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_3_SEL 0x3448 %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_GATING_CTRL 0x3448 %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RELEASE_CTRL 0x3448 %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_GATING_CTRL_SEL 0x3448 %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_RLS_CTRL_SEL 0x3448 %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RAW_IN 0x3448 %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.ASYNC_COND_EN 0x3448 %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd1 0x3448 %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd2 0x3449 %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.all 0x344A %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_1_SEL 0x344A %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_2_SEL 0x344A %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_3_SEL 0x344A %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_GATING_CTRL 0x344A %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RELEASE_CTRL 0x344A %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_GATING_CTRL_SEL 0x344A %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_RLS_CTRL_SEL 0x344A %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RAW_IN 0x344A %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.ASYNC_COND_EN 0x344A %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd1 0x344A %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd2 0x344B %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.all 0x344C %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_1_SEL 0x344C %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_2_SEL 0x344C %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_3_SEL 0x344C %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_GATING_CTRL 0x344C %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RELEASE_CTRL 0x344C %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_GATING_CTRL_SEL 0x344C %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_RLS_CTRL_SEL 0x344C %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RAW_IN 0x344C %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.ASYNC_COND_EN 0x344C %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd1 0x344C %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd2 0x344D %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.all 0x344E %U32 #Unsigned
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_1_SEL 0x344E %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_2_SEL 0x344E %B16 #MASK=0x6
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_3_SEL 0x344E %B16 #MASK=0x18
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_GATING_CTRL 0x344E %B16 #MASK=0xE0
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RELEASE_CTRL 0x344E %B16 #MASK=0x700
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_GATING_CTRL_SEL 0x344E %B16 #MASK=0x800
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_RLS_CTRL_SEL 0x344E %B16 #MASK=0x1000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RAW_IN 0x344E %B16 #MASK=0x2000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.ASYNC_COND_EN 0x344E %B16 #MASK=0x4000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd1 0x344E %B16 #MASK=0x8000
Clb2LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd2 0x344F %B16 #MASK=0xFFFF
Clb2LogicCfgRegs.CLB_MISC_ACCESS_CTRL.all 0x3450 %U16 #Unsigned
Clb2LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.SPIEN 0x3450 %B16 #MASK=0x1
Clb2LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.BLKEN 0x3450 %B16 #MASK=0x2
Clb2LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.rsvd1 0x3450 %B16 #MASK=0xFFFC
Clb2LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.all 0x3451 %U16 #Unsigned
Clb2LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB 0x3451 %B16 #MASK=0x1F
Clb2LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd1 0x3451 %B16 #MASK=0x60
Clb2LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB_DEL 0x3451 %B16 #MASK=0x80
Clb2LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.SHIFT 0x3451 %B16 #MASK=0x1F00
Clb2LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd2 0x3451 %B16 #MASK=0xE000
Clb3LogicCfgRegs.rsvd1[0] 0x3800 %U16 #Unsigned
Clb3LogicCfgRegs.rsvd1[1] 0x3801 %U16 #Unsigned
Clb3LogicCfgRegs.CLB_COUNT_RESET.all 0x3802 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_0 0x3802 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_1 0x3802 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_2 0x3802 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd1 0x3802 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd2 0x3803 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_COUNT_MODE_1.all 0x3804 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_0 0x3804 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_1 0x3804 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_2 0x3804 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd1 0x3804 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd2 0x3805 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_COUNT_MODE_0.all 0x3806 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_0 0x3806 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_1 0x3806 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_2 0x3806 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd1 0x3806 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd2 0x3807 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_COUNT_EVENT.all 0x3808 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_0 0x3808 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_1 0x3808 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_2 0x3808 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd1 0x3808 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd2 0x3809 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN0.all 0x380A %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_0 0x380A %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_1 0x380A %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_2 0x380A %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd1 0x380A %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd2 0x380B %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.all 0x380C %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_0 0x380C %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_1 0x380C %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_2 0x380C %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd1 0x380C %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd2 0x380D %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.all 0x380E %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_0 0x380E %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_1 0x380E %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_2 0x380E %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd1 0x380E %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd2 0x380F %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN1.all 0x3810 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_0 0x3810 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_1 0x3810 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_2 0x3810 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd1 0x3810 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd2 0x3811 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_IN0.all 0x3812 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_0 0x3812 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_1 0x3812 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_2 0x3812 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd1 0x3812 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd2 0x3813 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_IN1.all 0x3814 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_0 0x3814 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_1 0x3814 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_2 0x3814 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd1 0x3814 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd2 0x3815 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_IN2.all 0x3816 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_0 0x3816 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_1 0x3816 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_2 0x3816 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd1 0x3816 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd2 0x3817 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_IN3.all 0x3818 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_0 0x3818 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_1 0x3818 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_2 0x3818 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd1 0x3818 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd2 0x3819 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.rsvd2[0] 0x381A %U16 #Unsigned
Clb3LogicCfgRegs.rsvd2[1] 0x381B %U16 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_LUT_FN1_0.all 0x381C %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN0 0x381C %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN1 0x381D %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_LUT_FN2.all 0x381E %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_LUT_FN2.bit.FN1 0x381E %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_LUT_FN2.bit.rsvd1 0x381F %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_FN1_0.all 0x3820 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN0 0x3820 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN1 0x3821 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_FN2.all 0x3822 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_LUT4_FN2.bit.FN1 0x3822 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_LUT4_FN2.bit.rsvd1 0x3823 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_0.all 0x3824 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S0 0x3824 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S1 0x3825 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_1.all 0x3826 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S0 0x3826 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S1 0x3827 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_2.all 0x3828 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S0 0x3828 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S1 0x3829 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_MISC_CONTROL.all 0x382A %U32 #Unsigned
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_0 0x382A %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_0 0x382A %B16 #MASK=0x2
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_0 0x382A %B16 #MASK=0x4
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_1 0x382A %B16 #MASK=0x8
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_1 0x382A %B16 #MASK=0x10
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_1 0x382A %B16 #MASK=0x20
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_2 0x382A %B16 #MASK=0x40
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_2 0x382A %B16 #MASK=0x80
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_2 0x382A %B16 #MASK=0x100
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_0 0x382A %B16 #MASK=0x200
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_1 0x382A %B16 #MASK=0x400
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_2 0x382A %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_0 0x382A %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_0 0x382A %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_1 0x382A %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_1 0x382A %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_2 0x382B %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_2 0x382B %B16 #MASK=0x2
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH1_TAP_EN 0x382B %B16 #MASK=0x4
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH1_TAP_EN 0x382B %B16 #MASK=0x8
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH1_TAP_EN 0x382B %B16 #MASK=0x10
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH2_TAP_EN 0x382B %B16 #MASK=0x20
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH2_TAP_EN 0x382B %B16 #MASK=0x40
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH2_TAP_EN 0x382B %B16 #MASK=0x80
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_LFSR_EN 0x382B %B16 #MASK=0x100
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_LFSR_EN 0x382B %B16 #MASK=0x200
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_LFSR_EN 0x382B %B16 #MASK=0x400
Clb3LogicCfgRegs.CLB_MISC_CONTROL.bit.rsvd1 0x382B %B16 #MASK=0xF800
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_0.all 0x382C %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN0 0x382C %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN1 0x382C %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN2 0x382C %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.FN 0x382C %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.rsvd1 0x382D %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_1.all 0x382E %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN0 0x382E %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN1 0x382E %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN2 0x382E %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.FN 0x382E %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.rsvd1 0x382F %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_2.all 0x3830 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN0 0x3830 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN1 0x3830 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN2 0x3830 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.FN 0x3830 %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.rsvd1 0x3831 %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_3.all 0x3832 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN0 0x3832 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN1 0x3832 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN2 0x3832 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.FN 0x3832 %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.rsvd1 0x3833 %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_4.all 0x3834 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN0 0x3834 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN1 0x3834 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN2 0x3834 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.FN 0x3834 %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.rsvd1 0x3835 %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_5.all 0x3836 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN0 0x3836 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN1 0x3836 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN2 0x3836 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.FN 0x3836 %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.rsvd1 0x3837 %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_6.all 0x3838 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN0 0x3838 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN1 0x3838 %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN2 0x3838 %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.FN 0x3838 %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.rsvd1 0x3839 %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_7.all 0x383A %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN0 0x383A %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN1 0x383A %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN2 0x383A %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.FN 0x383A %B32 #MASK=0x7F8000
Clb3LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.rsvd1 0x383B %B16 #MASK=0xFF80
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.all 0x383C %U32 #Unsigned
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT0_SEL 0x383C %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT1_SEL 0x383C %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT2_SEL 0x383C %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT3_SEL 0x383C %B32 #MASK=0xF8000
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT0_SEL 0x383D %B16 #MASK=0x10
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT1_SEL 0x383D %B16 #MASK=0x20
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT2_SEL 0x383D %B16 #MASK=0x40
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT3_SEL 0x383D %B16 #MASK=0x80
Clb3LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.rsvd1 0x383D %B16 #MASK=0xFF00
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.all 0x383E %U32 #Unsigned
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH1 0x383E %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH1 0x383E %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH1 0x383E %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd1 0x383E %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH2 0x383F %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH2 0x383F %B16 #MASK=0x3E0
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH2 0x383F %B16 #MASK=0x7C00
Clb3LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd2 0x383F %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.all 0x3840 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_1_SEL 0x3840 %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_2_SEL 0x3840 %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_3_SEL 0x3840 %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_GATING_CTRL 0x3840 %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RELEASE_CTRL 0x3840 %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_GATING_CTRL_SEL 0x3840 %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_RLS_CTRL_SEL 0x3840 %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RAW_IN 0x3840 %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.ASYNC_COND_EN 0x3840 %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd1 0x3840 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd2 0x3841 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.all 0x3842 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_1_SEL 0x3842 %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_2_SEL 0x3842 %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_3_SEL 0x3842 %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_GATING_CTRL 0x3842 %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RELEASE_CTRL 0x3842 %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_GATING_CTRL_SEL 0x3842 %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_RLS_CTRL_SEL 0x3842 %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RAW_IN 0x3842 %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.ASYNC_COND_EN 0x3842 %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd1 0x3842 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd2 0x3843 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.all 0x3844 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_1_SEL 0x3844 %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_2_SEL 0x3844 %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_3_SEL 0x3844 %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_GATING_CTRL 0x3844 %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RELEASE_CTRL 0x3844 %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_GATING_CTRL_SEL 0x3844 %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_RLS_CTRL_SEL 0x3844 %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RAW_IN 0x3844 %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.ASYNC_COND_EN 0x3844 %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd1 0x3844 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd2 0x3845 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.all 0x3846 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_1_SEL 0x3846 %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_2_SEL 0x3846 %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_3_SEL 0x3846 %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_GATING_CTRL 0x3846 %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RELEASE_CTRL 0x3846 %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_GATING_CTRL_SEL 0x3846 %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_RLS_CTRL_SEL 0x3846 %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RAW_IN 0x3846 %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.ASYNC_COND_EN 0x3846 %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd1 0x3846 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd2 0x3847 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.all 0x3848 %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_1_SEL 0x3848 %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_2_SEL 0x3848 %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_3_SEL 0x3848 %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_GATING_CTRL 0x3848 %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RELEASE_CTRL 0x3848 %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_GATING_CTRL_SEL 0x3848 %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_RLS_CTRL_SEL 0x3848 %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RAW_IN 0x3848 %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.ASYNC_COND_EN 0x3848 %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd1 0x3848 %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd2 0x3849 %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.all 0x384A %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_1_SEL 0x384A %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_2_SEL 0x384A %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_3_SEL 0x384A %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_GATING_CTRL 0x384A %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RELEASE_CTRL 0x384A %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_GATING_CTRL_SEL 0x384A %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_RLS_CTRL_SEL 0x384A %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RAW_IN 0x384A %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.ASYNC_COND_EN 0x384A %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd1 0x384A %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd2 0x384B %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.all 0x384C %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_1_SEL 0x384C %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_2_SEL 0x384C %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_3_SEL 0x384C %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_GATING_CTRL 0x384C %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RELEASE_CTRL 0x384C %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_GATING_CTRL_SEL 0x384C %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_RLS_CTRL_SEL 0x384C %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RAW_IN 0x384C %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.ASYNC_COND_EN 0x384C %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd1 0x384C %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd2 0x384D %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.all 0x384E %U32 #Unsigned
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_1_SEL 0x384E %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_2_SEL 0x384E %B16 #MASK=0x6
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_3_SEL 0x384E %B16 #MASK=0x18
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_GATING_CTRL 0x384E %B16 #MASK=0xE0
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RELEASE_CTRL 0x384E %B16 #MASK=0x700
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_GATING_CTRL_SEL 0x384E %B16 #MASK=0x800
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_RLS_CTRL_SEL 0x384E %B16 #MASK=0x1000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RAW_IN 0x384E %B16 #MASK=0x2000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.ASYNC_COND_EN 0x384E %B16 #MASK=0x4000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd1 0x384E %B16 #MASK=0x8000
Clb3LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd2 0x384F %B16 #MASK=0xFFFF
Clb3LogicCfgRegs.CLB_MISC_ACCESS_CTRL.all 0x3850 %U16 #Unsigned
Clb3LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.SPIEN 0x3850 %B16 #MASK=0x1
Clb3LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.BLKEN 0x3850 %B16 #MASK=0x2
Clb3LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.rsvd1 0x3850 %B16 #MASK=0xFFFC
Clb3LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.all 0x3851 %U16 #Unsigned
Clb3LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB 0x3851 %B16 #MASK=0x1F
Clb3LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd1 0x3851 %B16 #MASK=0x60
Clb3LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB_DEL 0x3851 %B16 #MASK=0x80
Clb3LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.SHIFT 0x3851 %B16 #MASK=0x1F00
Clb3LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd2 0x3851 %B16 #MASK=0xE000
Clb4LogicCfgRegs.rsvd1[0] 0x3C00 %U16 #Unsigned
Clb4LogicCfgRegs.rsvd1[1] 0x3C01 %U16 #Unsigned
Clb4LogicCfgRegs.CLB_COUNT_RESET.all 0x3C02 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_0 0x3C02 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_1 0x3C02 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_COUNT_RESET.bit.SEL_2 0x3C02 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd1 0x3C02 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_COUNT_RESET.bit.rsvd2 0x3C03 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_COUNT_MODE_1.all 0x3C04 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_0 0x3C04 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_1 0x3C04 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_COUNT_MODE_1.bit.SEL_2 0x3C04 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd1 0x3C04 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_COUNT_MODE_1.bit.rsvd2 0x3C05 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_COUNT_MODE_0.all 0x3C06 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_0 0x3C06 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_1 0x3C06 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_COUNT_MODE_0.bit.SEL_2 0x3C06 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd1 0x3C06 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_COUNT_MODE_0.bit.rsvd2 0x3C07 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_COUNT_EVENT.all 0x3C08 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_0 0x3C08 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_1 0x3C08 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_COUNT_EVENT.bit.SEL_2 0x3C08 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd1 0x3C08 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_COUNT_EVENT.bit.rsvd2 0x3C09 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN0.all 0x3C0A %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_0 0x3C0A %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_1 0x3C0A %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.SEL_2 0x3C0A %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd1 0x3C0A %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN0.bit.rsvd2 0x3C0B %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.all 0x3C0C %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_0 0x3C0C %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_1 0x3C0C %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.SEL_2 0x3C0C %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd1 0x3C0C %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN0.bit.rsvd2 0x3C0D %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.all 0x3C0E %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_0 0x3C0E %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_1 0x3C0E %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.SEL_2 0x3C0E %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd1 0x3C0E %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_FSM_EXTERNAL_IN1.bit.rsvd2 0x3C0F %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN1.all 0x3C10 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_0 0x3C10 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_1 0x3C10 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.SEL_2 0x3C10 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd1 0x3C10 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_FSM_EXTRA_IN1.bit.rsvd2 0x3C11 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_IN0.all 0x3C12 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_0 0x3C12 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_1 0x3C12 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_LUT4_IN0.bit.SEL_2 0x3C12 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd1 0x3C12 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_LUT4_IN0.bit.rsvd2 0x3C13 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_IN1.all 0x3C14 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_0 0x3C14 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_1 0x3C14 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_LUT4_IN1.bit.SEL_2 0x3C14 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd1 0x3C14 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_LUT4_IN1.bit.rsvd2 0x3C15 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_IN2.all 0x3C16 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_0 0x3C16 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_1 0x3C16 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_LUT4_IN2.bit.SEL_2 0x3C16 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd1 0x3C16 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_LUT4_IN2.bit.rsvd2 0x3C17 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_IN3.all 0x3C18 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_0 0x3C18 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_1 0x3C18 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_LUT4_IN3.bit.SEL_2 0x3C18 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd1 0x3C18 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_LUT4_IN3.bit.rsvd2 0x3C19 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.rsvd2[0] 0x3C1A %U16 #Unsigned
Clb4LogicCfgRegs.rsvd2[1] 0x3C1B %U16 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_LUT_FN1_0.all 0x3C1C %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN0 0x3C1C %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_LUT_FN1_0.bit.FN1 0x3C1D %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_LUT_FN2.all 0x3C1E %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_LUT_FN2.bit.FN1 0x3C1E %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_LUT_FN2.bit.rsvd1 0x3C1F %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_FN1_0.all 0x3C20 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN0 0x3C20 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_FN1_0.bit.FN1 0x3C21 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_FN2.all 0x3C22 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_LUT4_FN2.bit.FN1 0x3C22 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_LUT4_FN2.bit.rsvd1 0x3C23 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_0.all 0x3C24 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S0 0x3C24 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_0.bit.S1 0x3C25 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_1.all 0x3C26 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S0 0x3C26 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_1.bit.S1 0x3C27 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_2.all 0x3C28 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S0 0x3C28 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_FSM_NEXT_STATE_2.bit.S1 0x3C29 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_MISC_CONTROL.all 0x3C2A %U32 #Unsigned
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_0 0x3C2A %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_0 0x3C2A %B16 #MASK=0x2
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_0 0x3C2A %B16 #MASK=0x4
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_1 0x3C2A %B16 #MASK=0x8
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_1 0x3C2A %B16 #MASK=0x10
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_1 0x3C2A %B16 #MASK=0x20
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_ADD_SHIFT_2 0x3C2A %B16 #MASK=0x40
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_DIR_2 0x3C2A %B16 #MASK=0x80
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_EVENT_CTRL_2 0x3C2A %B16 #MASK=0x100
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_0 0x3C2A %B16 #MASK=0x200
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_1 0x3C2A %B16 #MASK=0x400
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT_SERIALIZER_2 0x3C2A %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_0 0x3C2A %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_0 0x3C2A %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_1 0x3C2A %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_1 0x3C2A %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL0_2 0x3C2B %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.FSM_EXTRA_SEL1_2 0x3C2B %B16 #MASK=0x2
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH1_TAP_EN 0x3C2B %B16 #MASK=0x4
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH1_TAP_EN 0x3C2B %B16 #MASK=0x8
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH1_TAP_EN 0x3C2B %B16 #MASK=0x10
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_MATCH2_TAP_EN 0x3C2B %B16 #MASK=0x20
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_MATCH2_TAP_EN 0x3C2B %B16 #MASK=0x40
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_MATCH2_TAP_EN 0x3C2B %B16 #MASK=0x80
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT0_LFSR_EN 0x3C2B %B16 #MASK=0x100
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT1_LFSR_EN 0x3C2B %B16 #MASK=0x200
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.COUNT2_LFSR_EN 0x3C2B %B16 #MASK=0x400
Clb4LogicCfgRegs.CLB_MISC_CONTROL.bit.rsvd1 0x3C2B %B16 #MASK=0xF800
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_0.all 0x3C2C %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN0 0x3C2C %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN1 0x3C2C %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.IN2 0x3C2C %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.FN 0x3C2C %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_0.bit.rsvd1 0x3C2D %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_1.all 0x3C2E %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN0 0x3C2E %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN1 0x3C2E %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.IN2 0x3C2E %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.FN 0x3C2E %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_1.bit.rsvd1 0x3C2F %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_2.all 0x3C30 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN0 0x3C30 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN1 0x3C30 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.IN2 0x3C30 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.FN 0x3C30 %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_2.bit.rsvd1 0x3C31 %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_3.all 0x3C32 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN0 0x3C32 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN1 0x3C32 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.IN2 0x3C32 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.FN 0x3C32 %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_3.bit.rsvd1 0x3C33 %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_4.all 0x3C34 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN0 0x3C34 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN1 0x3C34 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.IN2 0x3C34 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.FN 0x3C34 %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_4.bit.rsvd1 0x3C35 %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_5.all 0x3C36 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN0 0x3C36 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN1 0x3C36 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.IN2 0x3C36 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.FN 0x3C36 %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_5.bit.rsvd1 0x3C37 %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_6.all 0x3C38 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN0 0x3C38 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN1 0x3C38 %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.IN2 0x3C38 %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.FN 0x3C38 %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_6.bit.rsvd1 0x3C39 %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_7.all 0x3C3A %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN0 0x3C3A %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN1 0x3C3A %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.IN2 0x3C3A %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.FN 0x3C3A %B32 #MASK=0x7F8000
Clb4LogicCfgRegs.CLB_OUTPUT_LUT_7.bit.rsvd1 0x3C3B %B16 #MASK=0xFF80
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.all 0x3C3C %U32 #Unsigned
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT0_SEL 0x3C3C %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT1_SEL 0x3C3C %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT2_SEL 0x3C3C %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.EVENT3_SEL 0x3C3C %B32 #MASK=0xF8000
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT0_SEL 0x3C3D %B16 #MASK=0x10
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT1_SEL 0x3C3D %B16 #MASK=0x20
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT2_SEL 0x3C3D %B16 #MASK=0x40
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.ALT_EVENT3_SEL 0x3C3D %B16 #MASK=0x80
Clb4LogicCfgRegs.CLB_HLC_EVENT_SEL.bit.rsvd1 0x3C3D %B16 #MASK=0xFF00
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.all 0x3C3E %U32 #Unsigned
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH1 0x3C3E %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH1 0x3C3E %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH1 0x3C3E %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd1 0x3C3E %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT0_MATCH2 0x3C3F %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT1_MATCH2 0x3C3F %B16 #MASK=0x3E0
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.COUNT2_MATCH2 0x3C3F %B16 #MASK=0x7C00
Clb4LogicCfgRegs.CLB_COUNT_MATCH_TAP_SEL.bit.rsvd2 0x3C3F %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.all 0x3C40 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_1_SEL 0x3C40 %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_2_SEL 0x3C40 %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.LEVEL_3_SEL 0x3C40 %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_GATING_CTRL 0x3C40 %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RELEASE_CTRL 0x3C40 %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_GATING_CTRL_SEL 0x3C40 %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.HW_RLS_CTRL_SEL 0x3C40 %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.SEL_RAW_IN 0x3C40 %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.ASYNC_COND_EN 0x3C40 %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd1 0x3C40 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_0.bit.rsvd2 0x3C41 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.all 0x3C42 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_1_SEL 0x3C42 %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_2_SEL 0x3C42 %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.LEVEL_3_SEL 0x3C42 %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_GATING_CTRL 0x3C42 %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RELEASE_CTRL 0x3C42 %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_GATING_CTRL_SEL 0x3C42 %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.HW_RLS_CTRL_SEL 0x3C42 %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.SEL_RAW_IN 0x3C42 %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.ASYNC_COND_EN 0x3C42 %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd1 0x3C42 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_1.bit.rsvd2 0x3C43 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.all 0x3C44 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_1_SEL 0x3C44 %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_2_SEL 0x3C44 %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.LEVEL_3_SEL 0x3C44 %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_GATING_CTRL 0x3C44 %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RELEASE_CTRL 0x3C44 %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_GATING_CTRL_SEL 0x3C44 %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.HW_RLS_CTRL_SEL 0x3C44 %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.SEL_RAW_IN 0x3C44 %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.ASYNC_COND_EN 0x3C44 %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd1 0x3C44 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_2.bit.rsvd2 0x3C45 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.all 0x3C46 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_1_SEL 0x3C46 %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_2_SEL 0x3C46 %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.LEVEL_3_SEL 0x3C46 %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_GATING_CTRL 0x3C46 %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RELEASE_CTRL 0x3C46 %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_GATING_CTRL_SEL 0x3C46 %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.HW_RLS_CTRL_SEL 0x3C46 %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.SEL_RAW_IN 0x3C46 %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.ASYNC_COND_EN 0x3C46 %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd1 0x3C46 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_3.bit.rsvd2 0x3C47 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.all 0x3C48 %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_1_SEL 0x3C48 %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_2_SEL 0x3C48 %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.LEVEL_3_SEL 0x3C48 %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_GATING_CTRL 0x3C48 %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RELEASE_CTRL 0x3C48 %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_GATING_CTRL_SEL 0x3C48 %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.HW_RLS_CTRL_SEL 0x3C48 %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.SEL_RAW_IN 0x3C48 %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.ASYNC_COND_EN 0x3C48 %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd1 0x3C48 %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_4.bit.rsvd2 0x3C49 %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.all 0x3C4A %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_1_SEL 0x3C4A %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_2_SEL 0x3C4A %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.LEVEL_3_SEL 0x3C4A %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_GATING_CTRL 0x3C4A %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RELEASE_CTRL 0x3C4A %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_GATING_CTRL_SEL 0x3C4A %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.HW_RLS_CTRL_SEL 0x3C4A %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.SEL_RAW_IN 0x3C4A %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.ASYNC_COND_EN 0x3C4A %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd1 0x3C4A %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_5.bit.rsvd2 0x3C4B %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.all 0x3C4C %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_1_SEL 0x3C4C %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_2_SEL 0x3C4C %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.LEVEL_3_SEL 0x3C4C %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_GATING_CTRL 0x3C4C %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RELEASE_CTRL 0x3C4C %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_GATING_CTRL_SEL 0x3C4C %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.HW_RLS_CTRL_SEL 0x3C4C %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.SEL_RAW_IN 0x3C4C %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.ASYNC_COND_EN 0x3C4C %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd1 0x3C4C %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_6.bit.rsvd2 0x3C4D %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.all 0x3C4E %U32 #Unsigned
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_1_SEL 0x3C4E %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_2_SEL 0x3C4E %B16 #MASK=0x6
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.LEVEL_3_SEL 0x3C4E %B16 #MASK=0x18
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_GATING_CTRL 0x3C4E %B16 #MASK=0xE0
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RELEASE_CTRL 0x3C4E %B16 #MASK=0x700
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_GATING_CTRL_SEL 0x3C4E %B16 #MASK=0x800
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.HW_RLS_CTRL_SEL 0x3C4E %B16 #MASK=0x1000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.SEL_RAW_IN 0x3C4E %B16 #MASK=0x2000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.ASYNC_COND_EN 0x3C4E %B16 #MASK=0x4000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd1 0x3C4E %B16 #MASK=0x8000
Clb4LogicCfgRegs.CLB_OUTPUT_COND_CTRL_7.bit.rsvd2 0x3C4F %B16 #MASK=0xFFFF
Clb4LogicCfgRegs.CLB_MISC_ACCESS_CTRL.all 0x3C50 %U16 #Unsigned
Clb4LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.SPIEN 0x3C50 %B16 #MASK=0x1
Clb4LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.BLKEN 0x3C50 %B16 #MASK=0x2
Clb4LogicCfgRegs.CLB_MISC_ACCESS_CTRL.bit.rsvd1 0x3C50 %B16 #MASK=0xFFFC
Clb4LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.all 0x3C51 %U16 #Unsigned
Clb4LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB 0x3C51 %B16 #MASK=0x1F
Clb4LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd1 0x3C51 %B16 #MASK=0x60
Clb4LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.STRB_DEL 0x3C51 %B16 #MASK=0x80
Clb4LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.SHIFT 0x3C51 %B16 #MASK=0x1F00
Clb4LogicCfgRegs.CLB_SPI_DATA_CTRL_HI.bit.rsvd2 0x3C51 %B16 #MASK=0xE000
AdcaRegs.ADCCTL1.all 0x7400 %U16 #Unsigned
AdcaRegs.ADCCTL1.bit.rsvd1 0x7400 %B16 #MASK=0x3
AdcaRegs.ADCCTL1.bit.INTPULSEPOS 0x7400 %B16 #MASK=0x4
AdcaRegs.ADCCTL1.bit.rsvd2 0x7400 %B16 #MASK=0x78
AdcaRegs.ADCCTL1.bit.ADCPWDNZ 0x7400 %B16 #MASK=0x80
AdcaRegs.ADCCTL1.bit.ADCBSYCHN 0x7400 %B16 #MASK=0xF00
AdcaRegs.ADCCTL1.bit.rsvd3 0x7400 %B16 #MASK=0x1000
AdcaRegs.ADCCTL1.bit.ADCBSY 0x7400 %B16 #MASK=0x2000
AdcaRegs.ADCCTL1.bit.rsvd4 0x7400 %B16 #MASK=0xC000
AdcaRegs.ADCCTL2.all 0x7401 %U16 #Unsigned
AdcaRegs.ADCCTL2.bit.PRESCALE 0x7401 %B16 #MASK=0xF
AdcaRegs.ADCCTL2.bit.rsvd1 0x7401 %B16 #MASK=0x30
AdcaRegs.ADCCTL2.bit.rsvd2 0x7401 %B16 #MASK=0x40
AdcaRegs.ADCCTL2.bit.rsvd3 0x7401 %B16 #MASK=0x80
AdcaRegs.ADCCTL2.bit.rsvd4 0x7401 %B16 #MASK=0x1F00
AdcaRegs.ADCCTL2.bit.rsvd5 0x7401 %B16 #MASK=0xE000
AdcaRegs.ADCBURSTCTL.all 0x7402 %U16 #Unsigned
AdcaRegs.ADCBURSTCTL.bit.BURSTTRIGSEL 0x7402 %B16 #MASK=0x3F
AdcaRegs.ADCBURSTCTL.bit.rsvd1 0x7402 %B16 #MASK=0xC0
AdcaRegs.ADCBURSTCTL.bit.BURSTSIZE 0x7402 %B16 #MASK=0xF00
AdcaRegs.ADCBURSTCTL.bit.rsvd2 0x7402 %B16 #MASK=0x7000
AdcaRegs.ADCBURSTCTL.bit.BURSTEN 0x7402 %B16 #MASK=0x8000
AdcaRegs.ADCINTFLG.all 0x7403 %U16 #Unsigned
AdcaRegs.ADCINTFLG.bit.ADCINT1 0x7403 %B16 #MASK=0x1
AdcaRegs.ADCINTFLG.bit.ADCINT2 0x7403 %B16 #MASK=0x2
AdcaRegs.ADCINTFLG.bit.ADCINT3 0x7403 %B16 #MASK=0x4
AdcaRegs.ADCINTFLG.bit.ADCINT4 0x7403 %B16 #MASK=0x8
AdcaRegs.ADCINTFLG.bit.rsvd1 0x7403 %B16 #MASK=0xFFF0
AdcaRegs.ADCINTFLGCLR.all 0x7404 %U16 #Unsigned
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 0x7404 %B16 #MASK=0x1
AdcaRegs.ADCINTFLGCLR.bit.ADCINT2 0x7404 %B16 #MASK=0x2
AdcaRegs.ADCINTFLGCLR.bit.ADCINT3 0x7404 %B16 #MASK=0x4
AdcaRegs.ADCINTFLGCLR.bit.ADCINT4 0x7404 %B16 #MASK=0x8
AdcaRegs.ADCINTFLGCLR.bit.rsvd1 0x7404 %B16 #MASK=0xFFF0
AdcaRegs.ADCINTOVF.all 0x7405 %U16 #Unsigned
AdcaRegs.ADCINTOVF.bit.ADCINT1 0x7405 %B16 #MASK=0x1
AdcaRegs.ADCINTOVF.bit.ADCINT2 0x7405 %B16 #MASK=0x2
AdcaRegs.ADCINTOVF.bit.ADCINT3 0x7405 %B16 #MASK=0x4
AdcaRegs.ADCINTOVF.bit.ADCINT4 0x7405 %B16 #MASK=0x8
AdcaRegs.ADCINTOVF.bit.rsvd1 0x7405 %B16 #MASK=0xFFF0
AdcaRegs.ADCINTOVFCLR.all 0x7406 %U16 #Unsigned
AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 0x7406 %B16 #MASK=0x1
AdcaRegs.ADCINTOVFCLR.bit.ADCINT2 0x7406 %B16 #MASK=0x2
AdcaRegs.ADCINTOVFCLR.bit.ADCINT3 0x7406 %B16 #MASK=0x4
AdcaRegs.ADCINTOVFCLR.bit.ADCINT4 0x7406 %B16 #MASK=0x8
AdcaRegs.ADCINTOVFCLR.bit.rsvd1 0x7406 %B16 #MASK=0xFFF0
AdcaRegs.ADCINTSEL1N2.all 0x7407 %U16 #Unsigned
AdcaRegs.ADCINTSEL1N2.bit.INT1SEL 0x7407 %B16 #MASK=0xF
AdcaRegs.ADCINTSEL1N2.bit.rsvd1 0x7407 %B16 #MASK=0x10
AdcaRegs.ADCINTSEL1N2.bit.INT1E 0x7407 %B16 #MASK=0x20
AdcaRegs.ADCINTSEL1N2.bit.INT1CONT 0x7407 %B16 #MASK=0x40
AdcaRegs.ADCINTSEL1N2.bit.rsvd2 0x7407 %B16 #MASK=0x80
AdcaRegs.ADCINTSEL1N2.bit.INT2SEL 0x7407 %B16 #MASK=0xF00
AdcaRegs.ADCINTSEL1N2.bit.rsvd3 0x7407 %B16 #MASK=0x1000
AdcaRegs.ADCINTSEL1N2.bit.INT2E 0x7407 %B16 #MASK=0x2000
AdcaRegs.ADCINTSEL1N2.bit.INT2CONT 0x7407 %B16 #MASK=0x4000
AdcaRegs.ADCINTSEL1N2.bit.rsvd4 0x7407 %B16 #MASK=0x8000
AdcaRegs.ADCINTSEL3N4.all 0x7408 %U16 #Unsigned
AdcaRegs.ADCINTSEL3N4.bit.INT3SEL 0x7408 %B16 #MASK=0xF
AdcaRegs.ADCINTSEL3N4.bit.rsvd1 0x7408 %B16 #MASK=0x10
AdcaRegs.ADCINTSEL3N4.bit.INT3E 0x7408 %B16 #MASK=0x20
AdcaRegs.ADCINTSEL3N4.bit.INT3CONT 0x7408 %B16 #MASK=0x40
AdcaRegs.ADCINTSEL3N4.bit.rsvd2 0x7408 %B16 #MASK=0x80
AdcaRegs.ADCINTSEL3N4.bit.INT4SEL 0x7408 %B16 #MASK=0xF00
AdcaRegs.ADCINTSEL3N4.bit.rsvd3 0x7408 %B16 #MASK=0x1000
AdcaRegs.ADCINTSEL3N4.bit.INT4E 0x7408 %B16 #MASK=0x2000
AdcaRegs.ADCINTSEL3N4.bit.INT4CONT 0x7408 %B16 #MASK=0x4000
AdcaRegs.ADCINTSEL3N4.bit.rsvd4 0x7408 %B16 #MASK=0x8000
AdcaRegs.ADCSOCPRICTL.all 0x7409 %U16 #Unsigned
AdcaRegs.ADCSOCPRICTL.bit.SOCPRIORITY 0x7409 %B16 #MASK=0x1F
AdcaRegs.ADCSOCPRICTL.bit.RRPOINTER 0x7409 %B16 #MASK=0x3E0
AdcaRegs.ADCSOCPRICTL.bit.rsvd1 0x7409 %B16 #MASK=0xFC00
AdcaRegs.ADCINTSOCSEL1.all 0x740A %U16 #Unsigned
AdcaRegs.ADCINTSOCSEL1.bit.SOC0 0x740A %B16 #MASK=0x3
AdcaRegs.ADCINTSOCSEL1.bit.SOC1 0x740A %B16 #MASK=0xC
AdcaRegs.ADCINTSOCSEL1.bit.SOC2 0x740A %B16 #MASK=0x30
AdcaRegs.ADCINTSOCSEL1.bit.SOC3 0x740A %B16 #MASK=0xC0
AdcaRegs.ADCINTSOCSEL1.bit.SOC4 0x740A %B16 #MASK=0x300
AdcaRegs.ADCINTSOCSEL1.bit.SOC5 0x740A %B16 #MASK=0xC00
AdcaRegs.ADCINTSOCSEL1.bit.SOC6 0x740A %B16 #MASK=0x3000
AdcaRegs.ADCINTSOCSEL1.bit.SOC7 0x740A %B16 #MASK=0xC000
AdcaRegs.ADCINTSOCSEL2.all 0x740B %U16 #Unsigned
AdcaRegs.ADCINTSOCSEL2.bit.SOC8 0x740B %B16 #MASK=0x3
AdcaRegs.ADCINTSOCSEL2.bit.SOC9 0x740B %B16 #MASK=0xC
AdcaRegs.ADCINTSOCSEL2.bit.SOC10 0x740B %B16 #MASK=0x30
AdcaRegs.ADCINTSOCSEL2.bit.SOC11 0x740B %B16 #MASK=0xC0
AdcaRegs.ADCINTSOCSEL2.bit.SOC12 0x740B %B16 #MASK=0x300
AdcaRegs.ADCINTSOCSEL2.bit.SOC13 0x740B %B16 #MASK=0xC00
AdcaRegs.ADCINTSOCSEL2.bit.SOC14 0x740B %B16 #MASK=0x3000
AdcaRegs.ADCINTSOCSEL2.bit.SOC15 0x740B %B16 #MASK=0xC000
AdcaRegs.ADCSOCFLG1.all 0x740C %U16 #Unsigned
AdcaRegs.ADCSOCFLG1.bit.SOC0 0x740C %B16 #MASK=0x1
AdcaRegs.ADCSOCFLG1.bit.SOC1 0x740C %B16 #MASK=0x2
AdcaRegs.ADCSOCFLG1.bit.SOC2 0x740C %B16 #MASK=0x4
AdcaRegs.ADCSOCFLG1.bit.SOC3 0x740C %B16 #MASK=0x8
AdcaRegs.ADCSOCFLG1.bit.SOC4 0x740C %B16 #MASK=0x10
AdcaRegs.ADCSOCFLG1.bit.SOC5 0x740C %B16 #MASK=0x20
AdcaRegs.ADCSOCFLG1.bit.SOC6 0x740C %B16 #MASK=0x40
AdcaRegs.ADCSOCFLG1.bit.SOC7 0x740C %B16 #MASK=0x80
AdcaRegs.ADCSOCFLG1.bit.SOC8 0x740C %B16 #MASK=0x100
AdcaRegs.ADCSOCFLG1.bit.SOC9 0x740C %B16 #MASK=0x200
AdcaRegs.ADCSOCFLG1.bit.SOC10 0x740C %B16 #MASK=0x400
AdcaRegs.ADCSOCFLG1.bit.SOC11 0x740C %B16 #MASK=0x800
AdcaRegs.ADCSOCFLG1.bit.SOC12 0x740C %B16 #MASK=0x1000
AdcaRegs.ADCSOCFLG1.bit.SOC13 0x740C %B16 #MASK=0x2000
AdcaRegs.ADCSOCFLG1.bit.SOC14 0x740C %B16 #MASK=0x4000
AdcaRegs.ADCSOCFLG1.bit.SOC15 0x740C %B16 #MASK=0x8000
AdcaRegs.ADCSOCFRC1.all 0x740D %U16 #Unsigned
AdcaRegs.ADCSOCFRC1.bit.SOC0 0x740D %B16 #MASK=0x1
AdcaRegs.ADCSOCFRC1.bit.SOC1 0x740D %B16 #MASK=0x2
AdcaRegs.ADCSOCFRC1.bit.SOC2 0x740D %B16 #MASK=0x4
AdcaRegs.ADCSOCFRC1.bit.SOC3 0x740D %B16 #MASK=0x8
AdcaRegs.ADCSOCFRC1.bit.SOC4 0x740D %B16 #MASK=0x10
AdcaRegs.ADCSOCFRC1.bit.SOC5 0x740D %B16 #MASK=0x20
AdcaRegs.ADCSOCFRC1.bit.SOC6 0x740D %B16 #MASK=0x40
AdcaRegs.ADCSOCFRC1.bit.SOC7 0x740D %B16 #MASK=0x80
AdcaRegs.ADCSOCFRC1.bit.SOC8 0x740D %B16 #MASK=0x100
AdcaRegs.ADCSOCFRC1.bit.SOC9 0x740D %B16 #MASK=0x200
AdcaRegs.ADCSOCFRC1.bit.SOC10 0x740D %B16 #MASK=0x400
AdcaRegs.ADCSOCFRC1.bit.SOC11 0x740D %B16 #MASK=0x800
AdcaRegs.ADCSOCFRC1.bit.SOC12 0x740D %B16 #MASK=0x1000
AdcaRegs.ADCSOCFRC1.bit.SOC13 0x740D %B16 #MASK=0x2000
AdcaRegs.ADCSOCFRC1.bit.SOC14 0x740D %B16 #MASK=0x4000
AdcaRegs.ADCSOCFRC1.bit.SOC15 0x740D %B16 #MASK=0x8000
AdcaRegs.ADCSOCOVF1.all 0x740E %U16 #Unsigned
AdcaRegs.ADCSOCOVF1.bit.SOC0 0x740E %B16 #MASK=0x1
AdcaRegs.ADCSOCOVF1.bit.SOC1 0x740E %B16 #MASK=0x2
AdcaRegs.ADCSOCOVF1.bit.SOC2 0x740E %B16 #MASK=0x4
AdcaRegs.ADCSOCOVF1.bit.SOC3 0x740E %B16 #MASK=0x8
AdcaRegs.ADCSOCOVF1.bit.SOC4 0x740E %B16 #MASK=0x10
AdcaRegs.ADCSOCOVF1.bit.SOC5 0x740E %B16 #MASK=0x20
AdcaRegs.ADCSOCOVF1.bit.SOC6 0x740E %B16 #MASK=0x40
AdcaRegs.ADCSOCOVF1.bit.SOC7 0x740E %B16 #MASK=0x80
AdcaRegs.ADCSOCOVF1.bit.SOC8 0x740E %B16 #MASK=0x100
AdcaRegs.ADCSOCOVF1.bit.SOC9 0x740E %B16 #MASK=0x200
AdcaRegs.ADCSOCOVF1.bit.SOC10 0x740E %B16 #MASK=0x400
AdcaRegs.ADCSOCOVF1.bit.SOC11 0x740E %B16 #MASK=0x800
AdcaRegs.ADCSOCOVF1.bit.SOC12 0x740E %B16 #MASK=0x1000
AdcaRegs.ADCSOCOVF1.bit.SOC13 0x740E %B16 #MASK=0x2000
AdcaRegs.ADCSOCOVF1.bit.SOC14 0x740E %B16 #MASK=0x4000
AdcaRegs.ADCSOCOVF1.bit.SOC15 0x740E %B16 #MASK=0x8000
AdcaRegs.ADCSOCOVFCLR1.all 0x740F %U16 #Unsigned
AdcaRegs.ADCSOCOVFCLR1.bit.SOC0 0x740F %B16 #MASK=0x1
AdcaRegs.ADCSOCOVFCLR1.bit.SOC1 0x740F %B16 #MASK=0x2
AdcaRegs.ADCSOCOVFCLR1.bit.SOC2 0x740F %B16 #MASK=0x4
AdcaRegs.ADCSOCOVFCLR1.bit.SOC3 0x740F %B16 #MASK=0x8
AdcaRegs.ADCSOCOVFCLR1.bit.SOC4 0x740F %B16 #MASK=0x10
AdcaRegs.ADCSOCOVFCLR1.bit.SOC5 0x740F %B16 #MASK=0x20
AdcaRegs.ADCSOCOVFCLR1.bit.SOC6 0x740F %B16 #MASK=0x40
AdcaRegs.ADCSOCOVFCLR1.bit.SOC7 0x740F %B16 #MASK=0x80
AdcaRegs.ADCSOCOVFCLR1.bit.SOC8 0x740F %B16 #MASK=0x100
AdcaRegs.ADCSOCOVFCLR1.bit.SOC9 0x740F %B16 #MASK=0x200
AdcaRegs.ADCSOCOVFCLR1.bit.SOC10 0x740F %B16 #MASK=0x400
AdcaRegs.ADCSOCOVFCLR1.bit.SOC11 0x740F %B16 #MASK=0x800
AdcaRegs.ADCSOCOVFCLR1.bit.SOC12 0x740F %B16 #MASK=0x1000
AdcaRegs.ADCSOCOVFCLR1.bit.SOC13 0x740F %B16 #MASK=0x2000
AdcaRegs.ADCSOCOVFCLR1.bit.SOC14 0x740F %B16 #MASK=0x4000
AdcaRegs.ADCSOCOVFCLR1.bit.SOC15 0x740F %B16 #MASK=0x8000
AdcaRegs.ADCSOC0CTL.all 0x7410 %U32 #Unsigned
AdcaRegs.ADCSOC0CTL.bit.ACQPS 0x7410 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC0CTL.bit.rsvd1 0x7410 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC0CTL.bit.CHSEL 0x7410 %B32 #MASK=0x78000
AdcaRegs.ADCSOC0CTL.bit.rsvd2 0x7411 %B16 #MASK=0x8
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL 0x7411 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC0CTL.bit.rsvd3 0x7411 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC1CTL.all 0x7412 %U32 #Unsigned
AdcaRegs.ADCSOC1CTL.bit.ACQPS 0x7412 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC1CTL.bit.rsvd1 0x7412 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC1CTL.bit.CHSEL 0x7412 %B32 #MASK=0x78000
AdcaRegs.ADCSOC1CTL.bit.rsvd2 0x7413 %B16 #MASK=0x8
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL 0x7413 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC1CTL.bit.rsvd3 0x7413 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC2CTL.all 0x7414 %U32 #Unsigned
AdcaRegs.ADCSOC2CTL.bit.ACQPS 0x7414 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC2CTL.bit.rsvd1 0x7414 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC2CTL.bit.CHSEL 0x7414 %B32 #MASK=0x78000
AdcaRegs.ADCSOC2CTL.bit.rsvd2 0x7415 %B16 #MASK=0x8
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL 0x7415 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC2CTL.bit.rsvd3 0x7415 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC3CTL.all 0x7416 %U32 #Unsigned
AdcaRegs.ADCSOC3CTL.bit.ACQPS 0x7416 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC3CTL.bit.rsvd1 0x7416 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC3CTL.bit.CHSEL 0x7416 %B32 #MASK=0x78000
AdcaRegs.ADCSOC3CTL.bit.rsvd2 0x7417 %B16 #MASK=0x8
AdcaRegs.ADCSOC3CTL.bit.TRIGSEL 0x7417 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC3CTL.bit.rsvd3 0x7417 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC4CTL.all 0x7418 %U32 #Unsigned
AdcaRegs.ADCSOC4CTL.bit.ACQPS 0x7418 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC4CTL.bit.rsvd1 0x7418 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC4CTL.bit.CHSEL 0x7418 %B32 #MASK=0x78000
AdcaRegs.ADCSOC4CTL.bit.rsvd2 0x7419 %B16 #MASK=0x8
AdcaRegs.ADCSOC4CTL.bit.TRIGSEL 0x7419 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC4CTL.bit.rsvd3 0x7419 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC5CTL.all 0x741A %U32 #Unsigned
AdcaRegs.ADCSOC5CTL.bit.ACQPS 0x741A %B16 #MASK=0x1FF
AdcaRegs.ADCSOC5CTL.bit.rsvd1 0x741A %B16 #MASK=0x7E00
AdcaRegs.ADCSOC5CTL.bit.CHSEL 0x741A %B32 #MASK=0x78000
AdcaRegs.ADCSOC5CTL.bit.rsvd2 0x741B %B16 #MASK=0x8
AdcaRegs.ADCSOC5CTL.bit.TRIGSEL 0x741B %B16 #MASK=0x1F0
AdcaRegs.ADCSOC5CTL.bit.rsvd3 0x741B %B16 #MASK=0xFE00
AdcaRegs.ADCSOC6CTL.all 0x741C %U32 #Unsigned
AdcaRegs.ADCSOC6CTL.bit.ACQPS 0x741C %B16 #MASK=0x1FF
AdcaRegs.ADCSOC6CTL.bit.rsvd1 0x741C %B16 #MASK=0x7E00
AdcaRegs.ADCSOC6CTL.bit.CHSEL 0x741C %B32 #MASK=0x78000
AdcaRegs.ADCSOC6CTL.bit.rsvd2 0x741D %B16 #MASK=0x8
AdcaRegs.ADCSOC6CTL.bit.TRIGSEL 0x741D %B16 #MASK=0x1F0
AdcaRegs.ADCSOC6CTL.bit.rsvd3 0x741D %B16 #MASK=0xFE00
AdcaRegs.ADCSOC7CTL.all 0x741E %U32 #Unsigned
AdcaRegs.ADCSOC7CTL.bit.ACQPS 0x741E %B16 #MASK=0x1FF
AdcaRegs.ADCSOC7CTL.bit.rsvd1 0x741E %B16 #MASK=0x7E00
AdcaRegs.ADCSOC7CTL.bit.CHSEL 0x741E %B32 #MASK=0x78000
AdcaRegs.ADCSOC7CTL.bit.rsvd2 0x741F %B16 #MASK=0x8
AdcaRegs.ADCSOC7CTL.bit.TRIGSEL 0x741F %B16 #MASK=0x1F0
AdcaRegs.ADCSOC7CTL.bit.rsvd3 0x741F %B16 #MASK=0xFE00
AdcaRegs.ADCSOC8CTL.all 0x7420 %U32 #Unsigned
AdcaRegs.ADCSOC8CTL.bit.ACQPS 0x7420 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC8CTL.bit.rsvd1 0x7420 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC8CTL.bit.CHSEL 0x7420 %B32 #MASK=0x78000
AdcaRegs.ADCSOC8CTL.bit.rsvd2 0x7421 %B16 #MASK=0x8
AdcaRegs.ADCSOC8CTL.bit.TRIGSEL 0x7421 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC8CTL.bit.rsvd3 0x7421 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC9CTL.all 0x7422 %U32 #Unsigned
AdcaRegs.ADCSOC9CTL.bit.ACQPS 0x7422 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC9CTL.bit.rsvd1 0x7422 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC9CTL.bit.CHSEL 0x7422 %B32 #MASK=0x78000
AdcaRegs.ADCSOC9CTL.bit.rsvd2 0x7423 %B16 #MASK=0x8
AdcaRegs.ADCSOC9CTL.bit.TRIGSEL 0x7423 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC9CTL.bit.rsvd3 0x7423 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC10CTL.all 0x7424 %U32 #Unsigned
AdcaRegs.ADCSOC10CTL.bit.ACQPS 0x7424 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC10CTL.bit.rsvd1 0x7424 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC10CTL.bit.CHSEL 0x7424 %B32 #MASK=0x78000
AdcaRegs.ADCSOC10CTL.bit.rsvd2 0x7425 %B16 #MASK=0x8
AdcaRegs.ADCSOC10CTL.bit.TRIGSEL 0x7425 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC10CTL.bit.rsvd3 0x7425 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC11CTL.all 0x7426 %U32 #Unsigned
AdcaRegs.ADCSOC11CTL.bit.ACQPS 0x7426 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC11CTL.bit.rsvd1 0x7426 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC11CTL.bit.CHSEL 0x7426 %B32 #MASK=0x78000
AdcaRegs.ADCSOC11CTL.bit.rsvd2 0x7427 %B16 #MASK=0x8
AdcaRegs.ADCSOC11CTL.bit.TRIGSEL 0x7427 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC11CTL.bit.rsvd3 0x7427 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC12CTL.all 0x7428 %U32 #Unsigned
AdcaRegs.ADCSOC12CTL.bit.ACQPS 0x7428 %B16 #MASK=0x1FF
AdcaRegs.ADCSOC12CTL.bit.rsvd1 0x7428 %B16 #MASK=0x7E00
AdcaRegs.ADCSOC12CTL.bit.CHSEL 0x7428 %B32 #MASK=0x78000
AdcaRegs.ADCSOC12CTL.bit.rsvd2 0x7429 %B16 #MASK=0x8
AdcaRegs.ADCSOC12CTL.bit.TRIGSEL 0x7429 %B16 #MASK=0x1F0
AdcaRegs.ADCSOC12CTL.bit.rsvd3 0x7429 %B16 #MASK=0xFE00
AdcaRegs.ADCSOC13CTL.all 0x742A %U32 #Unsigned
AdcaRegs.ADCSOC13CTL.bit.ACQPS 0x742A %B16 #MASK=0x1FF
AdcaRegs.ADCSOC13CTL.bit.rsvd1 0x742A %B16 #MASK=0x7E00
AdcaRegs.ADCSOC13CTL.bit.CHSEL 0x742A %B32 #MASK=0x78000
AdcaRegs.ADCSOC13CTL.bit.rsvd2 0x742B %B16 #MASK=0x8
AdcaRegs.ADCSOC13CTL.bit.TRIGSEL 0x742B %B16 #MASK=0x1F0
AdcaRegs.ADCSOC13CTL.bit.rsvd3 0x742B %B16 #MASK=0xFE00
AdcaRegs.ADCSOC14CTL.all 0x742C %U32 #Unsigned
AdcaRegs.ADCSOC14CTL.bit.ACQPS 0x742C %B16 #MASK=0x1FF
AdcaRegs.ADCSOC14CTL.bit.rsvd1 0x742C %B16 #MASK=0x7E00
AdcaRegs.ADCSOC14CTL.bit.CHSEL 0x742C %B32 #MASK=0x78000
AdcaRegs.ADCSOC14CTL.bit.rsvd2 0x742D %B16 #MASK=0x8
AdcaRegs.ADCSOC14CTL.bit.TRIGSEL 0x742D %B16 #MASK=0x1F0
AdcaRegs.ADCSOC14CTL.bit.rsvd3 0x742D %B16 #MASK=0xFE00
AdcaRegs.ADCSOC15CTL.all 0x742E %U32 #Unsigned
AdcaRegs.ADCSOC15CTL.bit.ACQPS 0x742E %B16 #MASK=0x1FF
AdcaRegs.ADCSOC15CTL.bit.rsvd1 0x742E %B16 #MASK=0x7E00
AdcaRegs.ADCSOC15CTL.bit.CHSEL 0x742E %B32 #MASK=0x78000
AdcaRegs.ADCSOC15CTL.bit.rsvd2 0x742F %B16 #MASK=0x8
AdcaRegs.ADCSOC15CTL.bit.TRIGSEL 0x742F %B16 #MASK=0x1F0
AdcaRegs.ADCSOC15CTL.bit.rsvd3 0x742F %B16 #MASK=0xFE00
AdcaRegs.ADCEVTSTAT.all 0x7430 %U16 #Unsigned
AdcaRegs.ADCEVTSTAT.bit.PPB1TRIPHI 0x7430 %B16 #MASK=0x1
AdcaRegs.ADCEVTSTAT.bit.PPB1TRIPLO 0x7430 %B16 #MASK=0x2
AdcaRegs.ADCEVTSTAT.bit.PPB1ZERO 0x7430 %B16 #MASK=0x4
AdcaRegs.ADCEVTSTAT.bit.rsvd1 0x7430 %B16 #MASK=0x8
AdcaRegs.ADCEVTSTAT.bit.PPB2TRIPHI 0x7430 %B16 #MASK=0x10
AdcaRegs.ADCEVTSTAT.bit.PPB2TRIPLO 0x7430 %B16 #MASK=0x20
AdcaRegs.ADCEVTSTAT.bit.PPB2ZERO 0x7430 %B16 #MASK=0x40
AdcaRegs.ADCEVTSTAT.bit.rsvd2 0x7430 %B16 #MASK=0x80
AdcaRegs.ADCEVTSTAT.bit.PPB3TRIPHI 0x7430 %B16 #MASK=0x100
AdcaRegs.ADCEVTSTAT.bit.PPB3TRIPLO 0x7430 %B16 #MASK=0x200
AdcaRegs.ADCEVTSTAT.bit.PPB3ZERO 0x7430 %B16 #MASK=0x400
AdcaRegs.ADCEVTSTAT.bit.rsvd3 0x7430 %B16 #MASK=0x800
AdcaRegs.ADCEVTSTAT.bit.PPB4TRIPHI 0x7430 %B16 #MASK=0x1000
AdcaRegs.ADCEVTSTAT.bit.PPB4TRIPLO 0x7430 %B16 #MASK=0x2000
AdcaRegs.ADCEVTSTAT.bit.PPB4ZERO 0x7430 %B16 #MASK=0x4000
AdcaRegs.ADCEVTSTAT.bit.rsvd4 0x7430 %B16 #MASK=0x8000
AdcaRegs.rsvd1 0x7431 %U16 #Unsigned
AdcaRegs.ADCEVTCLR.all 0x7432 %U16 #Unsigned
AdcaRegs.ADCEVTCLR.bit.PPB1TRIPHI 0x7432 %B16 #MASK=0x1
AdcaRegs.ADCEVTCLR.bit.PPB1TRIPLO 0x7432 %B16 #MASK=0x2
AdcaRegs.ADCEVTCLR.bit.PPB1ZERO 0x7432 %B16 #MASK=0x4
AdcaRegs.ADCEVTCLR.bit.rsvd1 0x7432 %B16 #MASK=0x8
AdcaRegs.ADCEVTCLR.bit.PPB2TRIPHI 0x7432 %B16 #MASK=0x10
AdcaRegs.ADCEVTCLR.bit.PPB2TRIPLO 0x7432 %B16 #MASK=0x20
AdcaRegs.ADCEVTCLR.bit.PPB2ZERO 0x7432 %B16 #MASK=0x40
AdcaRegs.ADCEVTCLR.bit.rsvd2 0x7432 %B16 #MASK=0x80
AdcaRegs.ADCEVTCLR.bit.PPB3TRIPHI 0x7432 %B16 #MASK=0x100
AdcaRegs.ADCEVTCLR.bit.PPB3TRIPLO 0x7432 %B16 #MASK=0x200
AdcaRegs.ADCEVTCLR.bit.PPB3ZERO 0x7432 %B16 #MASK=0x400
AdcaRegs.ADCEVTCLR.bit.rsvd3 0x7432 %B16 #MASK=0x800
AdcaRegs.ADCEVTCLR.bit.PPB4TRIPHI 0x7432 %B16 #MASK=0x1000
AdcaRegs.ADCEVTCLR.bit.PPB4TRIPLO 0x7432 %B16 #MASK=0x2000
AdcaRegs.ADCEVTCLR.bit.PPB4ZERO 0x7432 %B16 #MASK=0x4000
AdcaRegs.ADCEVTCLR.bit.rsvd4 0x7432 %B16 #MASK=0x8000
AdcaRegs.rsvd2 0x7433 %U16 #Unsigned
AdcaRegs.ADCEVTSEL.all 0x7434 %U16 #Unsigned
AdcaRegs.ADCEVTSEL.bit.PPB1TRIPHI 0x7434 %B16 #MASK=0x1
AdcaRegs.ADCEVTSEL.bit.PPB1TRIPLO 0x7434 %B16 #MASK=0x2
AdcaRegs.ADCEVTSEL.bit.PPB1ZERO 0x7434 %B16 #MASK=0x4
AdcaRegs.ADCEVTSEL.bit.rsvd1 0x7434 %B16 #MASK=0x8
AdcaRegs.ADCEVTSEL.bit.PPB2TRIPHI 0x7434 %B16 #MASK=0x10
AdcaRegs.ADCEVTSEL.bit.PPB2TRIPLO 0x7434 %B16 #MASK=0x20
AdcaRegs.ADCEVTSEL.bit.PPB2ZERO 0x7434 %B16 #MASK=0x40
AdcaRegs.ADCEVTSEL.bit.rsvd2 0x7434 %B16 #MASK=0x80
AdcaRegs.ADCEVTSEL.bit.PPB3TRIPHI 0x7434 %B16 #MASK=0x100
AdcaRegs.ADCEVTSEL.bit.PPB3TRIPLO 0x7434 %B16 #MASK=0x200
AdcaRegs.ADCEVTSEL.bit.PPB3ZERO 0x7434 %B16 #MASK=0x400
AdcaRegs.ADCEVTSEL.bit.rsvd3 0x7434 %B16 #MASK=0x800
AdcaRegs.ADCEVTSEL.bit.PPB4TRIPHI 0x7434 %B16 #MASK=0x1000
AdcaRegs.ADCEVTSEL.bit.PPB4TRIPLO 0x7434 %B16 #MASK=0x2000
AdcaRegs.ADCEVTSEL.bit.PPB4ZERO 0x7434 %B16 #MASK=0x4000
AdcaRegs.ADCEVTSEL.bit.rsvd4 0x7434 %B16 #MASK=0x8000
AdcaRegs.rsvd3 0x7435 %U16 #Unsigned
AdcaRegs.ADCEVTINTSEL.all 0x7436 %U16 #Unsigned
AdcaRegs.ADCEVTINTSEL.bit.PPB1TRIPHI 0x7436 %B16 #MASK=0x1
AdcaRegs.ADCEVTINTSEL.bit.PPB1TRIPLO 0x7436 %B16 #MASK=0x2
AdcaRegs.ADCEVTINTSEL.bit.PPB1ZERO 0x7436 %B16 #MASK=0x4
AdcaRegs.ADCEVTINTSEL.bit.rsvd1 0x7436 %B16 #MASK=0x8
AdcaRegs.ADCEVTINTSEL.bit.PPB2TRIPHI 0x7436 %B16 #MASK=0x10
AdcaRegs.ADCEVTINTSEL.bit.PPB2TRIPLO 0x7436 %B16 #MASK=0x20
AdcaRegs.ADCEVTINTSEL.bit.PPB2ZERO 0x7436 %B16 #MASK=0x40
AdcaRegs.ADCEVTINTSEL.bit.rsvd2 0x7436 %B16 #MASK=0x80
AdcaRegs.ADCEVTINTSEL.bit.PPB3TRIPHI 0x7436 %B16 #MASK=0x100
AdcaRegs.ADCEVTINTSEL.bit.PPB3TRIPLO 0x7436 %B16 #MASK=0x200
AdcaRegs.ADCEVTINTSEL.bit.PPB3ZERO 0x7436 %B16 #MASK=0x400
AdcaRegs.ADCEVTINTSEL.bit.rsvd3 0x7436 %B16 #MASK=0x800
AdcaRegs.ADCEVTINTSEL.bit.PPB4TRIPHI 0x7436 %B16 #MASK=0x1000
AdcaRegs.ADCEVTINTSEL.bit.PPB4TRIPLO 0x7436 %B16 #MASK=0x2000
AdcaRegs.ADCEVTINTSEL.bit.PPB4ZERO 0x7436 %B16 #MASK=0x4000
AdcaRegs.ADCEVTINTSEL.bit.rsvd4 0x7436 %B16 #MASK=0x8000
AdcaRegs.rsvd4 0x7437 %U16 #Unsigned
AdcaRegs.ADCOSDETECT.all 0x7438 %U16 #Unsigned
AdcaRegs.ADCOSDETECT.bit.DETECTCFG 0x7438 %B16 #MASK=0x7
AdcaRegs.ADCOSDETECT.bit.rsvd1 0x7438 %B16 #MASK=0xFFF8
AdcaRegs.ADCCOUNTER.all 0x7439 %U16 #Unsigned
AdcaRegs.ADCCOUNTER.bit.FREECOUNT 0x7439 %B16 #MASK=0xFFF
AdcaRegs.ADCCOUNTER.bit.rsvd1 0x7439 %B16 #MASK=0xF000
AdcaRegs.ADCREV.all 0x743A %U16 #Unsigned
AdcaRegs.ADCREV.bit.TYPE 0x743A %B16 #MASK=0xFF
AdcaRegs.ADCREV.bit.REV 0x743A %B16 #MASK=0xFF00
AdcaRegs.ADCOFFTRIM.all 0x743B %U16 #Unsigned
AdcaRegs.ADCOFFTRIM.bit.OFFTRIM 0x743B %B16 #MASK=0xFF
AdcaRegs.ADCOFFTRIM.bit.rsvd1 0x743B %B16 #MASK=0xF00
AdcaRegs.ADCOFFTRIM.bit.rsvd2 0x743B %B16 #MASK=0xF000
AdcaRegs.rsvd5[0] 0x743C %U16 #Unsigned
AdcaRegs.rsvd5[1] 0x743D %U16 #Unsigned
AdcaRegs.rsvd5[2] 0x743E %U16 #Unsigned
AdcaRegs.rsvd5[3] 0x743F %U16 #Unsigned
AdcaRegs.ADCPPB1CONFIG.all 0x7440 %U16 #Unsigned
AdcaRegs.ADCPPB1CONFIG.bit.CONFIG 0x7440 %B16 #MASK=0xF
AdcaRegs.ADCPPB1CONFIG.bit.TWOSCOMPEN 0x7440 %B16 #MASK=0x10
AdcaRegs.ADCPPB1CONFIG.bit.CBCEN 0x7440 %B16 #MASK=0x20
AdcaRegs.ADCPPB1CONFIG.bit.rsvd1 0x7440 %B16 #MASK=0xFFC0
AdcaRegs.ADCPPB1STAMP.all 0x7441 %U16 #Unsigned
AdcaRegs.ADCPPB1STAMP.bit.DLYSTAMP 0x7441 %B16 #MASK=0xFFF
AdcaRegs.ADCPPB1STAMP.bit.rsvd1 0x7441 %B16 #MASK=0xF000
AdcaRegs.ADCPPB1OFFCAL.all 0x7442 %U16 #Unsigned
AdcaRegs.ADCPPB1OFFCAL.bit.OFFCAL 0x7442 %B16 #MASK=0x3FF
AdcaRegs.ADCPPB1OFFCAL.bit.rsvd1 0x7442 %B16 #MASK=0xFC00
AdcaRegs.ADCPPB1OFFREF 0x7443 %U16 #Unsigned
AdcaRegs.ADCPPB1TRIPHI.all 0x7444 %U32 #Unsigned
AdcaRegs.ADCPPB1TRIPHI.bit.LIMITHI 0x7444 %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB1TRIPHI.bit.HSIGN 0x7445 %B16 #MASK=0x1
AdcaRegs.ADCPPB1TRIPHI.bit.rsvd1 0x7445 %B16 #MASK=0xFFFE
AdcaRegs.ADCPPB1TRIPLO.all 0x7446 %U32 #Unsigned
AdcaRegs.ADCPPB1TRIPLO.bit.LIMITLO 0x7446 %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB1TRIPLO.bit.LSIGN 0x7447 %B16 #MASK=0x1
AdcaRegs.ADCPPB1TRIPLO.bit.rsvd1 0x7447 %B16 #MASK=0xE
AdcaRegs.ADCPPB1TRIPLO.bit.REQSTAMP 0x7447 %B16 #MASK=0xFFF0
AdcaRegs.ADCPPB2CONFIG.all 0x7448 %U16 #Unsigned
AdcaRegs.ADCPPB2CONFIG.bit.CONFIG 0x7448 %B16 #MASK=0xF
AdcaRegs.ADCPPB2CONFIG.bit.TWOSCOMPEN 0x7448 %B16 #MASK=0x10
AdcaRegs.ADCPPB2CONFIG.bit.CBCEN 0x7448 %B16 #MASK=0x20
AdcaRegs.ADCPPB2CONFIG.bit.rsvd1 0x7448 %B16 #MASK=0xFFC0
AdcaRegs.ADCPPB2STAMP.all 0x7449 %U16 #Unsigned
AdcaRegs.ADCPPB2STAMP.bit.DLYSTAMP 0x7449 %B16 #MASK=0xFFF
AdcaRegs.ADCPPB2STAMP.bit.rsvd1 0x7449 %B16 #MASK=0xF000
AdcaRegs.ADCPPB2OFFCAL.all 0x744A %U16 #Unsigned
AdcaRegs.ADCPPB2OFFCAL.bit.OFFCAL 0x744A %B16 #MASK=0x3FF
AdcaRegs.ADCPPB2OFFCAL.bit.rsvd1 0x744A %B16 #MASK=0xFC00
AdcaRegs.ADCPPB2OFFREF 0x744B %U16 #Unsigned
AdcaRegs.ADCPPB2TRIPHI.all 0x744C %U32 #Unsigned
AdcaRegs.ADCPPB2TRIPHI.bit.LIMITHI 0x744C %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB2TRIPHI.bit.HSIGN 0x744D %B16 #MASK=0x1
AdcaRegs.ADCPPB2TRIPHI.bit.rsvd1 0x744D %B16 #MASK=0xFFFE
AdcaRegs.ADCPPB2TRIPLO.all 0x744E %U32 #Unsigned
AdcaRegs.ADCPPB2TRIPLO.bit.LIMITLO 0x744E %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB2TRIPLO.bit.LSIGN 0x744F %B16 #MASK=0x1
AdcaRegs.ADCPPB2TRIPLO.bit.rsvd1 0x744F %B16 #MASK=0xE
AdcaRegs.ADCPPB2TRIPLO.bit.REQSTAMP 0x744F %B16 #MASK=0xFFF0
AdcaRegs.ADCPPB3CONFIG.all 0x7450 %U16 #Unsigned
AdcaRegs.ADCPPB3CONFIG.bit.CONFIG 0x7450 %B16 #MASK=0xF
AdcaRegs.ADCPPB3CONFIG.bit.TWOSCOMPEN 0x7450 %B16 #MASK=0x10
AdcaRegs.ADCPPB3CONFIG.bit.CBCEN 0x7450 %B16 #MASK=0x20
AdcaRegs.ADCPPB3CONFIG.bit.rsvd1 0x7450 %B16 #MASK=0xFFC0
AdcaRegs.ADCPPB3STAMP.all 0x7451 %U16 #Unsigned
AdcaRegs.ADCPPB3STAMP.bit.DLYSTAMP 0x7451 %B16 #MASK=0xFFF
AdcaRegs.ADCPPB3STAMP.bit.rsvd1 0x7451 %B16 #MASK=0xF000
AdcaRegs.ADCPPB3OFFCAL.all 0x7452 %U16 #Unsigned
AdcaRegs.ADCPPB3OFFCAL.bit.OFFCAL 0x7452 %B16 #MASK=0x3FF
AdcaRegs.ADCPPB3OFFCAL.bit.rsvd1 0x7452 %B16 #MASK=0xFC00
AdcaRegs.ADCPPB3OFFREF 0x7453 %U16 #Unsigned
AdcaRegs.ADCPPB3TRIPHI.all 0x7454 %U32 #Unsigned
AdcaRegs.ADCPPB3TRIPHI.bit.LIMITHI 0x7454 %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB3TRIPHI.bit.HSIGN 0x7455 %B16 #MASK=0x1
AdcaRegs.ADCPPB3TRIPHI.bit.rsvd1 0x7455 %B16 #MASK=0xFFFE
AdcaRegs.ADCPPB3TRIPLO.all 0x7456 %U32 #Unsigned
AdcaRegs.ADCPPB3TRIPLO.bit.LIMITLO 0x7456 %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB3TRIPLO.bit.LSIGN 0x7457 %B16 #MASK=0x1
AdcaRegs.ADCPPB3TRIPLO.bit.rsvd1 0x7457 %B16 #MASK=0xE
AdcaRegs.ADCPPB3TRIPLO.bit.REQSTAMP 0x7457 %B16 #MASK=0xFFF0
AdcaRegs.ADCPPB4CONFIG.all 0x7458 %U16 #Unsigned
AdcaRegs.ADCPPB4CONFIG.bit.CONFIG 0x7458 %B16 #MASK=0xF
AdcaRegs.ADCPPB4CONFIG.bit.TWOSCOMPEN 0x7458 %B16 #MASK=0x10
AdcaRegs.ADCPPB4CONFIG.bit.CBCEN 0x7458 %B16 #MASK=0x20
AdcaRegs.ADCPPB4CONFIG.bit.rsvd1 0x7458 %B16 #MASK=0xFFC0
AdcaRegs.ADCPPB4STAMP.all 0x7459 %U16 #Unsigned
AdcaRegs.ADCPPB4STAMP.bit.DLYSTAMP 0x7459 %B16 #MASK=0xFFF
AdcaRegs.ADCPPB4STAMP.bit.rsvd1 0x7459 %B16 #MASK=0xF000
AdcaRegs.ADCPPB4OFFCAL.all 0x745A %U16 #Unsigned
AdcaRegs.ADCPPB4OFFCAL.bit.OFFCAL 0x745A %B16 #MASK=0x3FF
AdcaRegs.ADCPPB4OFFCAL.bit.rsvd1 0x745A %B16 #MASK=0xFC00
AdcaRegs.ADCPPB4OFFREF 0x745B %U16 #Unsigned
AdcaRegs.ADCPPB4TRIPHI.all 0x745C %U32 #Unsigned
AdcaRegs.ADCPPB4TRIPHI.bit.LIMITHI 0x745C %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB4TRIPHI.bit.HSIGN 0x745D %B16 #MASK=0x1
AdcaRegs.ADCPPB4TRIPHI.bit.rsvd1 0x745D %B16 #MASK=0xFFFE
AdcaRegs.ADCPPB4TRIPLO.all 0x745E %U32 #Unsigned
AdcaRegs.ADCPPB4TRIPLO.bit.LIMITLO 0x745E %B16 #MASK=0xFFFF
AdcaRegs.ADCPPB4TRIPLO.bit.LSIGN 0x745F %B16 #MASK=0x1
AdcaRegs.ADCPPB4TRIPLO.bit.rsvd1 0x745F %B16 #MASK=0xE
AdcaRegs.ADCPPB4TRIPLO.bit.REQSTAMP 0x745F %B16 #MASK=0xFFF0
AdcaRegs.rsvd6[0] 0x7460 %U16 #Unsigned
AdcaRegs.rsvd6[1] 0x7461 %U16 #Unsigned
AdcaRegs.rsvd6[2] 0x7462 %U16 #Unsigned
AdcaRegs.rsvd6[3] 0x7463 %U16 #Unsigned
AdcaRegs.rsvd6[4] 0x7464 %U16 #Unsigned
AdcaRegs.rsvd6[5] 0x7465 %U16 #Unsigned
AdcaRegs.rsvd6[6] 0x7466 %U16 #Unsigned
AdcaRegs.rsvd6[7] 0x7467 %U16 #Unsigned
AdcaRegs.rsvd6[8] 0x7468 %U16 #Unsigned
AdcaRegs.rsvd6[9] 0x7469 %U16 #Unsigned
AdcaRegs.rsvd6[10] 0x746A %U16 #Unsigned
AdcaRegs.rsvd6[11] 0x746B %U16 #Unsigned
AdcaRegs.rsvd6[12] 0x746C %U16 #Unsigned
AdcaRegs.rsvd6[13] 0x746D %U16 #Unsigned
AdcaRegs.rsvd6[14] 0x746E %U16 #Unsigned
AdcaRegs.ADCINTCYCLE 0x746F %U16 #Unsigned
AdcaRegs.ADCINLTRIM1 0x7470 %U32 #Unsigned
AdcaRegs.ADCINLTRIM2 0x7472 %U32 #Unsigned
AdcaRegs.ADCINLTRIM3 0x7474 %U32 #Unsigned
AdcbRegs.ADCCTL1.all 0x7480 %U16 #Unsigned
AdcbRegs.ADCCTL1.bit.rsvd1 0x7480 %B16 #MASK=0x3
AdcbRegs.ADCCTL1.bit.INTPULSEPOS 0x7480 %B16 #MASK=0x4
AdcbRegs.ADCCTL1.bit.rsvd2 0x7480 %B16 #MASK=0x78
AdcbRegs.ADCCTL1.bit.ADCPWDNZ 0x7480 %B16 #MASK=0x80
AdcbRegs.ADCCTL1.bit.ADCBSYCHN 0x7480 %B16 #MASK=0xF00
AdcbRegs.ADCCTL1.bit.rsvd3 0x7480 %B16 #MASK=0x1000
AdcbRegs.ADCCTL1.bit.ADCBSY 0x7480 %B16 #MASK=0x2000
AdcbRegs.ADCCTL1.bit.rsvd4 0x7480 %B16 #MASK=0xC000
AdcbRegs.ADCCTL2.all 0x7481 %U16 #Unsigned
AdcbRegs.ADCCTL2.bit.PRESCALE 0x7481 %B16 #MASK=0xF
AdcbRegs.ADCCTL2.bit.rsvd1 0x7481 %B16 #MASK=0x30
AdcbRegs.ADCCTL2.bit.rsvd2 0x7481 %B16 #MASK=0x40
AdcbRegs.ADCCTL2.bit.rsvd3 0x7481 %B16 #MASK=0x80
AdcbRegs.ADCCTL2.bit.rsvd4 0x7481 %B16 #MASK=0x1F00
AdcbRegs.ADCCTL2.bit.rsvd5 0x7481 %B16 #MASK=0xE000
AdcbRegs.ADCBURSTCTL.all 0x7482 %U16 #Unsigned
AdcbRegs.ADCBURSTCTL.bit.BURSTTRIGSEL 0x7482 %B16 #MASK=0x3F
AdcbRegs.ADCBURSTCTL.bit.rsvd1 0x7482 %B16 #MASK=0xC0
AdcbRegs.ADCBURSTCTL.bit.BURSTSIZE 0x7482 %B16 #MASK=0xF00
AdcbRegs.ADCBURSTCTL.bit.rsvd2 0x7482 %B16 #MASK=0x7000
AdcbRegs.ADCBURSTCTL.bit.BURSTEN 0x7482 %B16 #MASK=0x8000
AdcbRegs.ADCINTFLG.all 0x7483 %U16 #Unsigned
AdcbRegs.ADCINTFLG.bit.ADCINT1 0x7483 %B16 #MASK=0x1
AdcbRegs.ADCINTFLG.bit.ADCINT2 0x7483 %B16 #MASK=0x2
AdcbRegs.ADCINTFLG.bit.ADCINT3 0x7483 %B16 #MASK=0x4
AdcbRegs.ADCINTFLG.bit.ADCINT4 0x7483 %B16 #MASK=0x8
AdcbRegs.ADCINTFLG.bit.rsvd1 0x7483 %B16 #MASK=0xFFF0
AdcbRegs.ADCINTFLGCLR.all 0x7484 %U16 #Unsigned
AdcbRegs.ADCINTFLGCLR.bit.ADCINT1 0x7484 %B16 #MASK=0x1
AdcbRegs.ADCINTFLGCLR.bit.ADCINT2 0x7484 %B16 #MASK=0x2
AdcbRegs.ADCINTFLGCLR.bit.ADCINT3 0x7484 %B16 #MASK=0x4
AdcbRegs.ADCINTFLGCLR.bit.ADCINT4 0x7484 %B16 #MASK=0x8
AdcbRegs.ADCINTFLGCLR.bit.rsvd1 0x7484 %B16 #MASK=0xFFF0
AdcbRegs.ADCINTOVF.all 0x7485 %U16 #Unsigned
AdcbRegs.ADCINTOVF.bit.ADCINT1 0x7485 %B16 #MASK=0x1
AdcbRegs.ADCINTOVF.bit.ADCINT2 0x7485 %B16 #MASK=0x2
AdcbRegs.ADCINTOVF.bit.ADCINT3 0x7485 %B16 #MASK=0x4
AdcbRegs.ADCINTOVF.bit.ADCINT4 0x7485 %B16 #MASK=0x8
AdcbRegs.ADCINTOVF.bit.rsvd1 0x7485 %B16 #MASK=0xFFF0
AdcbRegs.ADCINTOVFCLR.all 0x7486 %U16 #Unsigned
AdcbRegs.ADCINTOVFCLR.bit.ADCINT1 0x7486 %B16 #MASK=0x1
AdcbRegs.ADCINTOVFCLR.bit.ADCINT2 0x7486 %B16 #MASK=0x2
AdcbRegs.ADCINTOVFCLR.bit.ADCINT3 0x7486 %B16 #MASK=0x4
AdcbRegs.ADCINTOVFCLR.bit.ADCINT4 0x7486 %B16 #MASK=0x8
AdcbRegs.ADCINTOVFCLR.bit.rsvd1 0x7486 %B16 #MASK=0xFFF0
AdcbRegs.ADCINTSEL1N2.all 0x7487 %U16 #Unsigned
AdcbRegs.ADCINTSEL1N2.bit.INT1SEL 0x7487 %B16 #MASK=0xF
AdcbRegs.ADCINTSEL1N2.bit.rsvd1 0x7487 %B16 #MASK=0x10
AdcbRegs.ADCINTSEL1N2.bit.INT1E 0x7487 %B16 #MASK=0x20
AdcbRegs.ADCINTSEL1N2.bit.INT1CONT 0x7487 %B16 #MASK=0x40
AdcbRegs.ADCINTSEL1N2.bit.rsvd2 0x7487 %B16 #MASK=0x80
AdcbRegs.ADCINTSEL1N2.bit.INT2SEL 0x7487 %B16 #MASK=0xF00
AdcbRegs.ADCINTSEL1N2.bit.rsvd3 0x7487 %B16 #MASK=0x1000
AdcbRegs.ADCINTSEL1N2.bit.INT2E 0x7487 %B16 #MASK=0x2000
AdcbRegs.ADCINTSEL1N2.bit.INT2CONT 0x7487 %B16 #MASK=0x4000
AdcbRegs.ADCINTSEL1N2.bit.rsvd4 0x7487 %B16 #MASK=0x8000
AdcbRegs.ADCINTSEL3N4.all 0x7488 %U16 #Unsigned
AdcbRegs.ADCINTSEL3N4.bit.INT3SEL 0x7488 %B16 #MASK=0xF
AdcbRegs.ADCINTSEL3N4.bit.rsvd1 0x7488 %B16 #MASK=0x10
AdcbRegs.ADCINTSEL3N4.bit.INT3E 0x7488 %B16 #MASK=0x20
AdcbRegs.ADCINTSEL3N4.bit.INT3CONT 0x7488 %B16 #MASK=0x40
AdcbRegs.ADCINTSEL3N4.bit.rsvd2 0x7488 %B16 #MASK=0x80
AdcbRegs.ADCINTSEL3N4.bit.INT4SEL 0x7488 %B16 #MASK=0xF00
AdcbRegs.ADCINTSEL3N4.bit.rsvd3 0x7488 %B16 #MASK=0x1000
AdcbRegs.ADCINTSEL3N4.bit.INT4E 0x7488 %B16 #MASK=0x2000
AdcbRegs.ADCINTSEL3N4.bit.INT4CONT 0x7488 %B16 #MASK=0x4000
AdcbRegs.ADCINTSEL3N4.bit.rsvd4 0x7488 %B16 #MASK=0x8000
AdcbRegs.ADCSOCPRICTL.all 0x7489 %U16 #Unsigned
AdcbRegs.ADCSOCPRICTL.bit.SOCPRIORITY 0x7489 %B16 #MASK=0x1F
AdcbRegs.ADCSOCPRICTL.bit.RRPOINTER 0x7489 %B16 #MASK=0x3E0
AdcbRegs.ADCSOCPRICTL.bit.rsvd1 0x7489 %B16 #MASK=0xFC00
AdcbRegs.ADCINTSOCSEL1.all 0x748A %U16 #Unsigned
AdcbRegs.ADCINTSOCSEL1.bit.SOC0 0x748A %B16 #MASK=0x3
AdcbRegs.ADCINTSOCSEL1.bit.SOC1 0x748A %B16 #MASK=0xC
AdcbRegs.ADCINTSOCSEL1.bit.SOC2 0x748A %B16 #MASK=0x30
AdcbRegs.ADCINTSOCSEL1.bit.SOC3 0x748A %B16 #MASK=0xC0
AdcbRegs.ADCINTSOCSEL1.bit.SOC4 0x748A %B16 #MASK=0x300
AdcbRegs.ADCINTSOCSEL1.bit.SOC5 0x748A %B16 #MASK=0xC00
AdcbRegs.ADCINTSOCSEL1.bit.SOC6 0x748A %B16 #MASK=0x3000
AdcbRegs.ADCINTSOCSEL1.bit.SOC7 0x748A %B16 #MASK=0xC000
AdcbRegs.ADCINTSOCSEL2.all 0x748B %U16 #Unsigned
AdcbRegs.ADCINTSOCSEL2.bit.SOC8 0x748B %B16 #MASK=0x3
AdcbRegs.ADCINTSOCSEL2.bit.SOC9 0x748B %B16 #MASK=0xC
AdcbRegs.ADCINTSOCSEL2.bit.SOC10 0x748B %B16 #MASK=0x30
AdcbRegs.ADCINTSOCSEL2.bit.SOC11 0x748B %B16 #MASK=0xC0
AdcbRegs.ADCINTSOCSEL2.bit.SOC12 0x748B %B16 #MASK=0x300
AdcbRegs.ADCINTSOCSEL2.bit.SOC13 0x748B %B16 #MASK=0xC00
AdcbRegs.ADCINTSOCSEL2.bit.SOC14 0x748B %B16 #MASK=0x3000
AdcbRegs.ADCINTSOCSEL2.bit.SOC15 0x748B %B16 #MASK=0xC000
AdcbRegs.ADCSOCFLG1.all 0x748C %U16 #Unsigned
AdcbRegs.ADCSOCFLG1.bit.SOC0 0x748C %B16 #MASK=0x1
AdcbRegs.ADCSOCFLG1.bit.SOC1 0x748C %B16 #MASK=0x2
AdcbRegs.ADCSOCFLG1.bit.SOC2 0x748C %B16 #MASK=0x4
AdcbRegs.ADCSOCFLG1.bit.SOC3 0x748C %B16 #MASK=0x8
AdcbRegs.ADCSOCFLG1.bit.SOC4 0x748C %B16 #MASK=0x10
AdcbRegs.ADCSOCFLG1.bit.SOC5 0x748C %B16 #MASK=0x20
AdcbRegs.ADCSOCFLG1.bit.SOC6 0x748C %B16 #MASK=0x40
AdcbRegs.ADCSOCFLG1.bit.SOC7 0x748C %B16 #MASK=0x80
AdcbRegs.ADCSOCFLG1.bit.SOC8 0x748C %B16 #MASK=0x100
AdcbRegs.ADCSOCFLG1.bit.SOC9 0x748C %B16 #MASK=0x200
AdcbRegs.ADCSOCFLG1.bit.SOC10 0x748C %B16 #MASK=0x400
AdcbRegs.ADCSOCFLG1.bit.SOC11 0x748C %B16 #MASK=0x800
AdcbRegs.ADCSOCFLG1.bit.SOC12 0x748C %B16 #MASK=0x1000
AdcbRegs.ADCSOCFLG1.bit.SOC13 0x748C %B16 #MASK=0x2000
AdcbRegs.ADCSOCFLG1.bit.SOC14 0x748C %B16 #MASK=0x4000
AdcbRegs.ADCSOCFLG1.bit.SOC15 0x748C %B16 #MASK=0x8000
AdcbRegs.ADCSOCFRC1.all 0x748D %U16 #Unsigned
AdcbRegs.ADCSOCFRC1.bit.SOC0 0x748D %B16 #MASK=0x1
AdcbRegs.ADCSOCFRC1.bit.SOC1 0x748D %B16 #MASK=0x2
AdcbRegs.ADCSOCFRC1.bit.SOC2 0x748D %B16 #MASK=0x4
AdcbRegs.ADCSOCFRC1.bit.SOC3 0x748D %B16 #MASK=0x8
AdcbRegs.ADCSOCFRC1.bit.SOC4 0x748D %B16 #MASK=0x10
AdcbRegs.ADCSOCFRC1.bit.SOC5 0x748D %B16 #MASK=0x20
AdcbRegs.ADCSOCFRC1.bit.SOC6 0x748D %B16 #MASK=0x40
AdcbRegs.ADCSOCFRC1.bit.SOC7 0x748D %B16 #MASK=0x80
AdcbRegs.ADCSOCFRC1.bit.SOC8 0x748D %B16 #MASK=0x100
AdcbRegs.ADCSOCFRC1.bit.SOC9 0x748D %B16 #MASK=0x200
AdcbRegs.ADCSOCFRC1.bit.SOC10 0x748D %B16 #MASK=0x400
AdcbRegs.ADCSOCFRC1.bit.SOC11 0x748D %B16 #MASK=0x800
AdcbRegs.ADCSOCFRC1.bit.SOC12 0x748D %B16 #MASK=0x1000
AdcbRegs.ADCSOCFRC1.bit.SOC13 0x748D %B16 #MASK=0x2000
AdcbRegs.ADCSOCFRC1.bit.SOC14 0x748D %B16 #MASK=0x4000
AdcbRegs.ADCSOCFRC1.bit.SOC15 0x748D %B16 #MASK=0x8000
AdcbRegs.ADCSOCOVF1.all 0x748E %U16 #Unsigned
AdcbRegs.ADCSOCOVF1.bit.SOC0 0x748E %B16 #MASK=0x1
AdcbRegs.ADCSOCOVF1.bit.SOC1 0x748E %B16 #MASK=0x2
AdcbRegs.ADCSOCOVF1.bit.SOC2 0x748E %B16 #MASK=0x4
AdcbRegs.ADCSOCOVF1.bit.SOC3 0x748E %B16 #MASK=0x8
AdcbRegs.ADCSOCOVF1.bit.SOC4 0x748E %B16 #MASK=0x10
AdcbRegs.ADCSOCOVF1.bit.SOC5 0x748E %B16 #MASK=0x20
AdcbRegs.ADCSOCOVF1.bit.SOC6 0x748E %B16 #MASK=0x40
AdcbRegs.ADCSOCOVF1.bit.SOC7 0x748E %B16 #MASK=0x80
AdcbRegs.ADCSOCOVF1.bit.SOC8 0x748E %B16 #MASK=0x100
AdcbRegs.ADCSOCOVF1.bit.SOC9 0x748E %B16 #MASK=0x200
AdcbRegs.ADCSOCOVF1.bit.SOC10 0x748E %B16 #MASK=0x400
AdcbRegs.ADCSOCOVF1.bit.SOC11 0x748E %B16 #MASK=0x800
AdcbRegs.ADCSOCOVF1.bit.SOC12 0x748E %B16 #MASK=0x1000
AdcbRegs.ADCSOCOVF1.bit.SOC13 0x748E %B16 #MASK=0x2000
AdcbRegs.ADCSOCOVF1.bit.SOC14 0x748E %B16 #MASK=0x4000
AdcbRegs.ADCSOCOVF1.bit.SOC15 0x748E %B16 #MASK=0x8000
AdcbRegs.ADCSOCOVFCLR1.all 0x748F %U16 #Unsigned
AdcbRegs.ADCSOCOVFCLR1.bit.SOC0 0x748F %B16 #MASK=0x1
AdcbRegs.ADCSOCOVFCLR1.bit.SOC1 0x748F %B16 #MASK=0x2
AdcbRegs.ADCSOCOVFCLR1.bit.SOC2 0x748F %B16 #MASK=0x4
AdcbRegs.ADCSOCOVFCLR1.bit.SOC3 0x748F %B16 #MASK=0x8
AdcbRegs.ADCSOCOVFCLR1.bit.SOC4 0x748F %B16 #MASK=0x10
AdcbRegs.ADCSOCOVFCLR1.bit.SOC5 0x748F %B16 #MASK=0x20
AdcbRegs.ADCSOCOVFCLR1.bit.SOC6 0x748F %B16 #MASK=0x40
AdcbRegs.ADCSOCOVFCLR1.bit.SOC7 0x748F %B16 #MASK=0x80
AdcbRegs.ADCSOCOVFCLR1.bit.SOC8 0x748F %B16 #MASK=0x100
AdcbRegs.ADCSOCOVFCLR1.bit.SOC9 0x748F %B16 #MASK=0x200
AdcbRegs.ADCSOCOVFCLR1.bit.SOC10 0x748F %B16 #MASK=0x400
AdcbRegs.ADCSOCOVFCLR1.bit.SOC11 0x748F %B16 #MASK=0x800
AdcbRegs.ADCSOCOVFCLR1.bit.SOC12 0x748F %B16 #MASK=0x1000
AdcbRegs.ADCSOCOVFCLR1.bit.SOC13 0x748F %B16 #MASK=0x2000
AdcbRegs.ADCSOCOVFCLR1.bit.SOC14 0x748F %B16 #MASK=0x4000
AdcbRegs.ADCSOCOVFCLR1.bit.SOC15 0x748F %B16 #MASK=0x8000
AdcbRegs.ADCSOC0CTL.all 0x7490 %U32 #Unsigned
AdcbRegs.ADCSOC0CTL.bit.ACQPS 0x7490 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC0CTL.bit.rsvd1 0x7490 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC0CTL.bit.CHSEL 0x7490 %B32 #MASK=0x78000
AdcbRegs.ADCSOC0CTL.bit.rsvd2 0x7491 %B16 #MASK=0x8
AdcbRegs.ADCSOC0CTL.bit.TRIGSEL 0x7491 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC0CTL.bit.rsvd3 0x7491 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC1CTL.all 0x7492 %U32 #Unsigned
AdcbRegs.ADCSOC1CTL.bit.ACQPS 0x7492 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC1CTL.bit.rsvd1 0x7492 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC1CTL.bit.CHSEL 0x7492 %B32 #MASK=0x78000
AdcbRegs.ADCSOC1CTL.bit.rsvd2 0x7493 %B16 #MASK=0x8
AdcbRegs.ADCSOC1CTL.bit.TRIGSEL 0x7493 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC1CTL.bit.rsvd3 0x7493 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC2CTL.all 0x7494 %U32 #Unsigned
AdcbRegs.ADCSOC2CTL.bit.ACQPS 0x7494 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC2CTL.bit.rsvd1 0x7494 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC2CTL.bit.CHSEL 0x7494 %B32 #MASK=0x78000
AdcbRegs.ADCSOC2CTL.bit.rsvd2 0x7495 %B16 #MASK=0x8
AdcbRegs.ADCSOC2CTL.bit.TRIGSEL 0x7495 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC2CTL.bit.rsvd3 0x7495 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC3CTL.all 0x7496 %U32 #Unsigned
AdcbRegs.ADCSOC3CTL.bit.ACQPS 0x7496 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC3CTL.bit.rsvd1 0x7496 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC3CTL.bit.CHSEL 0x7496 %B32 #MASK=0x78000
AdcbRegs.ADCSOC3CTL.bit.rsvd2 0x7497 %B16 #MASK=0x8
AdcbRegs.ADCSOC3CTL.bit.TRIGSEL 0x7497 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC3CTL.bit.rsvd3 0x7497 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC4CTL.all 0x7498 %U32 #Unsigned
AdcbRegs.ADCSOC4CTL.bit.ACQPS 0x7498 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC4CTL.bit.rsvd1 0x7498 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC4CTL.bit.CHSEL 0x7498 %B32 #MASK=0x78000
AdcbRegs.ADCSOC4CTL.bit.rsvd2 0x7499 %B16 #MASK=0x8
AdcbRegs.ADCSOC4CTL.bit.TRIGSEL 0x7499 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC4CTL.bit.rsvd3 0x7499 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC5CTL.all 0x749A %U32 #Unsigned
AdcbRegs.ADCSOC5CTL.bit.ACQPS 0x749A %B16 #MASK=0x1FF
AdcbRegs.ADCSOC5CTL.bit.rsvd1 0x749A %B16 #MASK=0x7E00
AdcbRegs.ADCSOC5CTL.bit.CHSEL 0x749A %B32 #MASK=0x78000
AdcbRegs.ADCSOC5CTL.bit.rsvd2 0x749B %B16 #MASK=0x8
AdcbRegs.ADCSOC5CTL.bit.TRIGSEL 0x749B %B16 #MASK=0x1F0
AdcbRegs.ADCSOC5CTL.bit.rsvd3 0x749B %B16 #MASK=0xFE00
AdcbRegs.ADCSOC6CTL.all 0x749C %U32 #Unsigned
AdcbRegs.ADCSOC6CTL.bit.ACQPS 0x749C %B16 #MASK=0x1FF
AdcbRegs.ADCSOC6CTL.bit.rsvd1 0x749C %B16 #MASK=0x7E00
AdcbRegs.ADCSOC6CTL.bit.CHSEL 0x749C %B32 #MASK=0x78000
AdcbRegs.ADCSOC6CTL.bit.rsvd2 0x749D %B16 #MASK=0x8
AdcbRegs.ADCSOC6CTL.bit.TRIGSEL 0x749D %B16 #MASK=0x1F0
AdcbRegs.ADCSOC6CTL.bit.rsvd3 0x749D %B16 #MASK=0xFE00
AdcbRegs.ADCSOC7CTL.all 0x749E %U32 #Unsigned
AdcbRegs.ADCSOC7CTL.bit.ACQPS 0x749E %B16 #MASK=0x1FF
AdcbRegs.ADCSOC7CTL.bit.rsvd1 0x749E %B16 #MASK=0x7E00
AdcbRegs.ADCSOC7CTL.bit.CHSEL 0x749E %B32 #MASK=0x78000
AdcbRegs.ADCSOC7CTL.bit.rsvd2 0x749F %B16 #MASK=0x8
AdcbRegs.ADCSOC7CTL.bit.TRIGSEL 0x749F %B16 #MASK=0x1F0
AdcbRegs.ADCSOC7CTL.bit.rsvd3 0x749F %B16 #MASK=0xFE00
AdcbRegs.ADCSOC8CTL.all 0x74A0 %U32 #Unsigned
AdcbRegs.ADCSOC8CTL.bit.ACQPS 0x74A0 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC8CTL.bit.rsvd1 0x74A0 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC8CTL.bit.CHSEL 0x74A0 %B32 #MASK=0x78000
AdcbRegs.ADCSOC8CTL.bit.rsvd2 0x74A1 %B16 #MASK=0x8
AdcbRegs.ADCSOC8CTL.bit.TRIGSEL 0x74A1 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC8CTL.bit.rsvd3 0x74A1 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC9CTL.all 0x74A2 %U32 #Unsigned
AdcbRegs.ADCSOC9CTL.bit.ACQPS 0x74A2 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC9CTL.bit.rsvd1 0x74A2 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC9CTL.bit.CHSEL 0x74A2 %B32 #MASK=0x78000
AdcbRegs.ADCSOC9CTL.bit.rsvd2 0x74A3 %B16 #MASK=0x8
AdcbRegs.ADCSOC9CTL.bit.TRIGSEL 0x74A3 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC9CTL.bit.rsvd3 0x74A3 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC10CTL.all 0x74A4 %U32 #Unsigned
AdcbRegs.ADCSOC10CTL.bit.ACQPS 0x74A4 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC10CTL.bit.rsvd1 0x74A4 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC10CTL.bit.CHSEL 0x74A4 %B32 #MASK=0x78000
AdcbRegs.ADCSOC10CTL.bit.rsvd2 0x74A5 %B16 #MASK=0x8
AdcbRegs.ADCSOC10CTL.bit.TRIGSEL 0x74A5 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC10CTL.bit.rsvd3 0x74A5 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC11CTL.all 0x74A6 %U32 #Unsigned
AdcbRegs.ADCSOC11CTL.bit.ACQPS 0x74A6 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC11CTL.bit.rsvd1 0x74A6 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC11CTL.bit.CHSEL 0x74A6 %B32 #MASK=0x78000
AdcbRegs.ADCSOC11CTL.bit.rsvd2 0x74A7 %B16 #MASK=0x8
AdcbRegs.ADCSOC11CTL.bit.TRIGSEL 0x74A7 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC11CTL.bit.rsvd3 0x74A7 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC12CTL.all 0x74A8 %U32 #Unsigned
AdcbRegs.ADCSOC12CTL.bit.ACQPS 0x74A8 %B16 #MASK=0x1FF
AdcbRegs.ADCSOC12CTL.bit.rsvd1 0x74A8 %B16 #MASK=0x7E00
AdcbRegs.ADCSOC12CTL.bit.CHSEL 0x74A8 %B32 #MASK=0x78000
AdcbRegs.ADCSOC12CTL.bit.rsvd2 0x74A9 %B16 #MASK=0x8
AdcbRegs.ADCSOC12CTL.bit.TRIGSEL 0x74A9 %B16 #MASK=0x1F0
AdcbRegs.ADCSOC12CTL.bit.rsvd3 0x74A9 %B16 #MASK=0xFE00
AdcbRegs.ADCSOC13CTL.all 0x74AA %U32 #Unsigned
AdcbRegs.ADCSOC13CTL.bit.ACQPS 0x74AA %B16 #MASK=0x1FF
AdcbRegs.ADCSOC13CTL.bit.rsvd1 0x74AA %B16 #MASK=0x7E00
AdcbRegs.ADCSOC13CTL.bit.CHSEL 0x74AA %B32 #MASK=0x78000
AdcbRegs.ADCSOC13CTL.bit.rsvd2 0x74AB %B16 #MASK=0x8
AdcbRegs.ADCSOC13CTL.bit.TRIGSEL 0x74AB %B16 #MASK=0x1F0
AdcbRegs.ADCSOC13CTL.bit.rsvd3 0x74AB %B16 #MASK=0xFE00
AdcbRegs.ADCSOC14CTL.all 0x74AC %U32 #Unsigned
AdcbRegs.ADCSOC14CTL.bit.ACQPS 0x74AC %B16 #MASK=0x1FF
AdcbRegs.ADCSOC14CTL.bit.rsvd1 0x74AC %B16 #MASK=0x7E00
AdcbRegs.ADCSOC14CTL.bit.CHSEL 0x74AC %B32 #MASK=0x78000
AdcbRegs.ADCSOC14CTL.bit.rsvd2 0x74AD %B16 #MASK=0x8
AdcbRegs.ADCSOC14CTL.bit.TRIGSEL 0x74AD %B16 #MASK=0x1F0
AdcbRegs.ADCSOC14CTL.bit.rsvd3 0x74AD %B16 #MASK=0xFE00
AdcbRegs.ADCSOC15CTL.all 0x74AE %U32 #Unsigned
AdcbRegs.ADCSOC15CTL.bit.ACQPS 0x74AE %B16 #MASK=0x1FF
AdcbRegs.ADCSOC15CTL.bit.rsvd1 0x74AE %B16 #MASK=0x7E00
AdcbRegs.ADCSOC15CTL.bit.CHSEL 0x74AE %B32 #MASK=0x78000
AdcbRegs.ADCSOC15CTL.bit.rsvd2 0x74AF %B16 #MASK=0x8
AdcbRegs.ADCSOC15CTL.bit.TRIGSEL 0x74AF %B16 #MASK=0x1F0
AdcbRegs.ADCSOC15CTL.bit.rsvd3 0x74AF %B16 #MASK=0xFE00
AdcbRegs.ADCEVTSTAT.all 0x74B0 %U16 #Unsigned
AdcbRegs.ADCEVTSTAT.bit.PPB1TRIPHI 0x74B0 %B16 #MASK=0x1
AdcbRegs.ADCEVTSTAT.bit.PPB1TRIPLO 0x74B0 %B16 #MASK=0x2
AdcbRegs.ADCEVTSTAT.bit.PPB1ZERO 0x74B0 %B16 #MASK=0x4
AdcbRegs.ADCEVTSTAT.bit.rsvd1 0x74B0 %B16 #MASK=0x8
AdcbRegs.ADCEVTSTAT.bit.PPB2TRIPHI 0x74B0 %B16 #MASK=0x10
AdcbRegs.ADCEVTSTAT.bit.PPB2TRIPLO 0x74B0 %B16 #MASK=0x20
AdcbRegs.ADCEVTSTAT.bit.PPB2ZERO 0x74B0 %B16 #MASK=0x40
AdcbRegs.ADCEVTSTAT.bit.rsvd2 0x74B0 %B16 #MASK=0x80
AdcbRegs.ADCEVTSTAT.bit.PPB3TRIPHI 0x74B0 %B16 #MASK=0x100
AdcbRegs.ADCEVTSTAT.bit.PPB3TRIPLO 0x74B0 %B16 #MASK=0x200
AdcbRegs.ADCEVTSTAT.bit.PPB3ZERO 0x74B0 %B16 #MASK=0x400
AdcbRegs.ADCEVTSTAT.bit.rsvd3 0x74B0 %B16 #MASK=0x800
AdcbRegs.ADCEVTSTAT.bit.PPB4TRIPHI 0x74B0 %B16 #MASK=0x1000
AdcbRegs.ADCEVTSTAT.bit.PPB4TRIPLO 0x74B0 %B16 #MASK=0x2000
AdcbRegs.ADCEVTSTAT.bit.PPB4ZERO 0x74B0 %B16 #MASK=0x4000
AdcbRegs.ADCEVTSTAT.bit.rsvd4 0x74B0 %B16 #MASK=0x8000
AdcbRegs.rsvd1 0x74B1 %U16 #Unsigned
AdcbRegs.ADCEVTCLR.all 0x74B2 %U16 #Unsigned
AdcbRegs.ADCEVTCLR.bit.PPB1TRIPHI 0x74B2 %B16 #MASK=0x1
AdcbRegs.ADCEVTCLR.bit.PPB1TRIPLO 0x74B2 %B16 #MASK=0x2
AdcbRegs.ADCEVTCLR.bit.PPB1ZERO 0x74B2 %B16 #MASK=0x4
AdcbRegs.ADCEVTCLR.bit.rsvd1 0x74B2 %B16 #MASK=0x8
AdcbRegs.ADCEVTCLR.bit.PPB2TRIPHI 0x74B2 %B16 #MASK=0x10
AdcbRegs.ADCEVTCLR.bit.PPB2TRIPLO 0x74B2 %B16 #MASK=0x20
AdcbRegs.ADCEVTCLR.bit.PPB2ZERO 0x74B2 %B16 #MASK=0x40
AdcbRegs.ADCEVTCLR.bit.rsvd2 0x74B2 %B16 #MASK=0x80
AdcbRegs.ADCEVTCLR.bit.PPB3TRIPHI 0x74B2 %B16 #MASK=0x100
AdcbRegs.ADCEVTCLR.bit.PPB3TRIPLO 0x74B2 %B16 #MASK=0x200
AdcbRegs.ADCEVTCLR.bit.PPB3ZERO 0x74B2 %B16 #MASK=0x400
AdcbRegs.ADCEVTCLR.bit.rsvd3 0x74B2 %B16 #MASK=0x800
AdcbRegs.ADCEVTCLR.bit.PPB4TRIPHI 0x74B2 %B16 #MASK=0x1000
AdcbRegs.ADCEVTCLR.bit.PPB4TRIPLO 0x74B2 %B16 #MASK=0x2000
AdcbRegs.ADCEVTCLR.bit.PPB4ZERO 0x74B2 %B16 #MASK=0x4000
AdcbRegs.ADCEVTCLR.bit.rsvd4 0x74B2 %B16 #MASK=0x8000
AdcbRegs.rsvd2 0x74B3 %U16 #Unsigned
AdcbRegs.ADCEVTSEL.all 0x74B4 %U16 #Unsigned
AdcbRegs.ADCEVTSEL.bit.PPB1TRIPHI 0x74B4 %B16 #MASK=0x1
AdcbRegs.ADCEVTSEL.bit.PPB1TRIPLO 0x74B4 %B16 #MASK=0x2
AdcbRegs.ADCEVTSEL.bit.PPB1ZERO 0x74B4 %B16 #MASK=0x4
AdcbRegs.ADCEVTSEL.bit.rsvd1 0x74B4 %B16 #MASK=0x8
AdcbRegs.ADCEVTSEL.bit.PPB2TRIPHI 0x74B4 %B16 #MASK=0x10
AdcbRegs.ADCEVTSEL.bit.PPB2TRIPLO 0x74B4 %B16 #MASK=0x20
AdcbRegs.ADCEVTSEL.bit.PPB2ZERO 0x74B4 %B16 #MASK=0x40
AdcbRegs.ADCEVTSEL.bit.rsvd2 0x74B4 %B16 #MASK=0x80
AdcbRegs.ADCEVTSEL.bit.PPB3TRIPHI 0x74B4 %B16 #MASK=0x100
AdcbRegs.ADCEVTSEL.bit.PPB3TRIPLO 0x74B4 %B16 #MASK=0x200
AdcbRegs.ADCEVTSEL.bit.PPB3ZERO 0x74B4 %B16 #MASK=0x400
AdcbRegs.ADCEVTSEL.bit.rsvd3 0x74B4 %B16 #MASK=0x800
AdcbRegs.ADCEVTSEL.bit.PPB4TRIPHI 0x74B4 %B16 #MASK=0x1000
AdcbRegs.ADCEVTSEL.bit.PPB4TRIPLO 0x74B4 %B16 #MASK=0x2000
AdcbRegs.ADCEVTSEL.bit.PPB4ZERO 0x74B4 %B16 #MASK=0x4000
AdcbRegs.ADCEVTSEL.bit.rsvd4 0x74B4 %B16 #MASK=0x8000
AdcbRegs.rsvd3 0x74B5 %U16 #Unsigned
AdcbRegs.ADCEVTINTSEL.all 0x74B6 %U16 #Unsigned
AdcbRegs.ADCEVTINTSEL.bit.PPB1TRIPHI 0x74B6 %B16 #MASK=0x1
AdcbRegs.ADCEVTINTSEL.bit.PPB1TRIPLO 0x74B6 %B16 #MASK=0x2
AdcbRegs.ADCEVTINTSEL.bit.PPB1ZERO 0x74B6 %B16 #MASK=0x4
AdcbRegs.ADCEVTINTSEL.bit.rsvd1 0x74B6 %B16 #MASK=0x8
AdcbRegs.ADCEVTINTSEL.bit.PPB2TRIPHI 0x74B6 %B16 #MASK=0x10
AdcbRegs.ADCEVTINTSEL.bit.PPB2TRIPLO 0x74B6 %B16 #MASK=0x20
AdcbRegs.ADCEVTINTSEL.bit.PPB2ZERO 0x74B6 %B16 #MASK=0x40
AdcbRegs.ADCEVTINTSEL.bit.rsvd2 0x74B6 %B16 #MASK=0x80
AdcbRegs.ADCEVTINTSEL.bit.PPB3TRIPHI 0x74B6 %B16 #MASK=0x100
AdcbRegs.ADCEVTINTSEL.bit.PPB3TRIPLO 0x74B6 %B16 #MASK=0x200
AdcbRegs.ADCEVTINTSEL.bit.PPB3ZERO 0x74B6 %B16 #MASK=0x400
AdcbRegs.ADCEVTINTSEL.bit.rsvd3 0x74B6 %B16 #MASK=0x800
AdcbRegs.ADCEVTINTSEL.bit.PPB4TRIPHI 0x74B6 %B16 #MASK=0x1000
AdcbRegs.ADCEVTINTSEL.bit.PPB4TRIPLO 0x74B6 %B16 #MASK=0x2000
AdcbRegs.ADCEVTINTSEL.bit.PPB4ZERO 0x74B6 %B16 #MASK=0x4000
AdcbRegs.ADCEVTINTSEL.bit.rsvd4 0x74B6 %B16 #MASK=0x8000
AdcbRegs.rsvd4 0x74B7 %U16 #Unsigned
AdcbRegs.ADCOSDETECT.all 0x74B8 %U16 #Unsigned
AdcbRegs.ADCOSDETECT.bit.DETECTCFG 0x74B8 %B16 #MASK=0x7
AdcbRegs.ADCOSDETECT.bit.rsvd1 0x74B8 %B16 #MASK=0xFFF8
AdcbRegs.ADCCOUNTER.all 0x74B9 %U16 #Unsigned
AdcbRegs.ADCCOUNTER.bit.FREECOUNT 0x74B9 %B16 #MASK=0xFFF
AdcbRegs.ADCCOUNTER.bit.rsvd1 0x74B9 %B16 #MASK=0xF000
AdcbRegs.ADCREV.all 0x74BA %U16 #Unsigned
AdcbRegs.ADCREV.bit.TYPE 0x74BA %B16 #MASK=0xFF
AdcbRegs.ADCREV.bit.REV 0x74BA %B16 #MASK=0xFF00
AdcbRegs.ADCOFFTRIM.all 0x74BB %U16 #Unsigned
AdcbRegs.ADCOFFTRIM.bit.OFFTRIM 0x74BB %B16 #MASK=0xFF
AdcbRegs.ADCOFFTRIM.bit.rsvd1 0x74BB %B16 #MASK=0xF00
AdcbRegs.ADCOFFTRIM.bit.rsvd2 0x74BB %B16 #MASK=0xF000
AdcbRegs.rsvd5[0] 0x74BC %U16 #Unsigned
AdcbRegs.rsvd5[1] 0x74BD %U16 #Unsigned
AdcbRegs.rsvd5[2] 0x74BE %U16 #Unsigned
AdcbRegs.rsvd5[3] 0x74BF %U16 #Unsigned
AdcbRegs.ADCPPB1CONFIG.all 0x74C0 %U16 #Unsigned
AdcbRegs.ADCPPB1CONFIG.bit.CONFIG 0x74C0 %B16 #MASK=0xF
AdcbRegs.ADCPPB1CONFIG.bit.TWOSCOMPEN 0x74C0 %B16 #MASK=0x10
AdcbRegs.ADCPPB1CONFIG.bit.CBCEN 0x74C0 %B16 #MASK=0x20
AdcbRegs.ADCPPB1CONFIG.bit.rsvd1 0x74C0 %B16 #MASK=0xFFC0
AdcbRegs.ADCPPB1STAMP.all 0x74C1 %U16 #Unsigned
AdcbRegs.ADCPPB1STAMP.bit.DLYSTAMP 0x74C1 %B16 #MASK=0xFFF
AdcbRegs.ADCPPB1STAMP.bit.rsvd1 0x74C1 %B16 #MASK=0xF000
AdcbRegs.ADCPPB1OFFCAL.all 0x74C2 %U16 #Unsigned
AdcbRegs.ADCPPB1OFFCAL.bit.OFFCAL 0x74C2 %B16 #MASK=0x3FF
AdcbRegs.ADCPPB1OFFCAL.bit.rsvd1 0x74C2 %B16 #MASK=0xFC00
AdcbRegs.ADCPPB1OFFREF 0x74C3 %U16 #Unsigned
AdcbRegs.ADCPPB1TRIPHI.all 0x74C4 %U32 #Unsigned
AdcbRegs.ADCPPB1TRIPHI.bit.LIMITHI 0x74C4 %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB1TRIPHI.bit.HSIGN 0x74C5 %B16 #MASK=0x1
AdcbRegs.ADCPPB1TRIPHI.bit.rsvd1 0x74C5 %B16 #MASK=0xFFFE
AdcbRegs.ADCPPB1TRIPLO.all 0x74C6 %U32 #Unsigned
AdcbRegs.ADCPPB1TRIPLO.bit.LIMITLO 0x74C6 %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB1TRIPLO.bit.LSIGN 0x74C7 %B16 #MASK=0x1
AdcbRegs.ADCPPB1TRIPLO.bit.rsvd1 0x74C7 %B16 #MASK=0xE
AdcbRegs.ADCPPB1TRIPLO.bit.REQSTAMP 0x74C7 %B16 #MASK=0xFFF0
AdcbRegs.ADCPPB2CONFIG.all 0x74C8 %U16 #Unsigned
AdcbRegs.ADCPPB2CONFIG.bit.CONFIG 0x74C8 %B16 #MASK=0xF
AdcbRegs.ADCPPB2CONFIG.bit.TWOSCOMPEN 0x74C8 %B16 #MASK=0x10
AdcbRegs.ADCPPB2CONFIG.bit.CBCEN 0x74C8 %B16 #MASK=0x20
AdcbRegs.ADCPPB2CONFIG.bit.rsvd1 0x74C8 %B16 #MASK=0xFFC0
AdcbRegs.ADCPPB2STAMP.all 0x74C9 %U16 #Unsigned
AdcbRegs.ADCPPB2STAMP.bit.DLYSTAMP 0x74C9 %B16 #MASK=0xFFF
AdcbRegs.ADCPPB2STAMP.bit.rsvd1 0x74C9 %B16 #MASK=0xF000
AdcbRegs.ADCPPB2OFFCAL.all 0x74CA %U16 #Unsigned
AdcbRegs.ADCPPB2OFFCAL.bit.OFFCAL 0x74CA %B16 #MASK=0x3FF
AdcbRegs.ADCPPB2OFFCAL.bit.rsvd1 0x74CA %B16 #MASK=0xFC00
AdcbRegs.ADCPPB2OFFREF 0x74CB %U16 #Unsigned
AdcbRegs.ADCPPB2TRIPHI.all 0x74CC %U32 #Unsigned
AdcbRegs.ADCPPB2TRIPHI.bit.LIMITHI 0x74CC %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB2TRIPHI.bit.HSIGN 0x74CD %B16 #MASK=0x1
AdcbRegs.ADCPPB2TRIPHI.bit.rsvd1 0x74CD %B16 #MASK=0xFFFE
AdcbRegs.ADCPPB2TRIPLO.all 0x74CE %U32 #Unsigned
AdcbRegs.ADCPPB2TRIPLO.bit.LIMITLO 0x74CE %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB2TRIPLO.bit.LSIGN 0x74CF %B16 #MASK=0x1
AdcbRegs.ADCPPB2TRIPLO.bit.rsvd1 0x74CF %B16 #MASK=0xE
AdcbRegs.ADCPPB2TRIPLO.bit.REQSTAMP 0x74CF %B16 #MASK=0xFFF0
AdcbRegs.ADCPPB3CONFIG.all 0x74D0 %U16 #Unsigned
AdcbRegs.ADCPPB3CONFIG.bit.CONFIG 0x74D0 %B16 #MASK=0xF
AdcbRegs.ADCPPB3CONFIG.bit.TWOSCOMPEN 0x74D0 %B16 #MASK=0x10
AdcbRegs.ADCPPB3CONFIG.bit.CBCEN 0x74D0 %B16 #MASK=0x20
AdcbRegs.ADCPPB3CONFIG.bit.rsvd1 0x74D0 %B16 #MASK=0xFFC0
AdcbRegs.ADCPPB3STAMP.all 0x74D1 %U16 #Unsigned
AdcbRegs.ADCPPB3STAMP.bit.DLYSTAMP 0x74D1 %B16 #MASK=0xFFF
AdcbRegs.ADCPPB3STAMP.bit.rsvd1 0x74D1 %B16 #MASK=0xF000
AdcbRegs.ADCPPB3OFFCAL.all 0x74D2 %U16 #Unsigned
AdcbRegs.ADCPPB3OFFCAL.bit.OFFCAL 0x74D2 %B16 #MASK=0x3FF
AdcbRegs.ADCPPB3OFFCAL.bit.rsvd1 0x74D2 %B16 #MASK=0xFC00
AdcbRegs.ADCPPB3OFFREF 0x74D3 %U16 #Unsigned
AdcbRegs.ADCPPB3TRIPHI.all 0x74D4 %U32 #Unsigned
AdcbRegs.ADCPPB3TRIPHI.bit.LIMITHI 0x74D4 %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB3TRIPHI.bit.HSIGN 0x74D5 %B16 #MASK=0x1
AdcbRegs.ADCPPB3TRIPHI.bit.rsvd1 0x74D5 %B16 #MASK=0xFFFE
AdcbRegs.ADCPPB3TRIPLO.all 0x74D6 %U32 #Unsigned
AdcbRegs.ADCPPB3TRIPLO.bit.LIMITLO 0x74D6 %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB3TRIPLO.bit.LSIGN 0x74D7 %B16 #MASK=0x1
AdcbRegs.ADCPPB3TRIPLO.bit.rsvd1 0x74D7 %B16 #MASK=0xE
AdcbRegs.ADCPPB3TRIPLO.bit.REQSTAMP 0x74D7 %B16 #MASK=0xFFF0
AdcbRegs.ADCPPB4CONFIG.all 0x74D8 %U16 #Unsigned
AdcbRegs.ADCPPB4CONFIG.bit.CONFIG 0x74D8 %B16 #MASK=0xF
AdcbRegs.ADCPPB4CONFIG.bit.TWOSCOMPEN 0x74D8 %B16 #MASK=0x10
AdcbRegs.ADCPPB4CONFIG.bit.CBCEN 0x74D8 %B16 #MASK=0x20
AdcbRegs.ADCPPB4CONFIG.bit.rsvd1 0x74D8 %B16 #MASK=0xFFC0
AdcbRegs.ADCPPB4STAMP.all 0x74D9 %U16 #Unsigned
AdcbRegs.ADCPPB4STAMP.bit.DLYSTAMP 0x74D9 %B16 #MASK=0xFFF
AdcbRegs.ADCPPB4STAMP.bit.rsvd1 0x74D9 %B16 #MASK=0xF000
AdcbRegs.ADCPPB4OFFCAL.all 0x74DA %U16 #Unsigned
AdcbRegs.ADCPPB4OFFCAL.bit.OFFCAL 0x74DA %B16 #MASK=0x3FF
AdcbRegs.ADCPPB4OFFCAL.bit.rsvd1 0x74DA %B16 #MASK=0xFC00
AdcbRegs.ADCPPB4OFFREF 0x74DB %U16 #Unsigned
AdcbRegs.ADCPPB4TRIPHI.all 0x74DC %U32 #Unsigned
AdcbRegs.ADCPPB4TRIPHI.bit.LIMITHI 0x74DC %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB4TRIPHI.bit.HSIGN 0x74DD %B16 #MASK=0x1
AdcbRegs.ADCPPB4TRIPHI.bit.rsvd1 0x74DD %B16 #MASK=0xFFFE
AdcbRegs.ADCPPB4TRIPLO.all 0x74DE %U32 #Unsigned
AdcbRegs.ADCPPB4TRIPLO.bit.LIMITLO 0x74DE %B16 #MASK=0xFFFF
AdcbRegs.ADCPPB4TRIPLO.bit.LSIGN 0x74DF %B16 #MASK=0x1
AdcbRegs.ADCPPB4TRIPLO.bit.rsvd1 0x74DF %B16 #MASK=0xE
AdcbRegs.ADCPPB4TRIPLO.bit.REQSTAMP 0x74DF %B16 #MASK=0xFFF0
AdcbRegs.rsvd6[0] 0x74E0 %U16 #Unsigned
AdcbRegs.rsvd6[1] 0x74E1 %U16 #Unsigned
AdcbRegs.rsvd6[2] 0x74E2 %U16 #Unsigned
AdcbRegs.rsvd6[3] 0x74E3 %U16 #Unsigned
AdcbRegs.rsvd6[4] 0x74E4 %U16 #Unsigned
AdcbRegs.rsvd6[5] 0x74E5 %U16 #Unsigned
AdcbRegs.rsvd6[6] 0x74E6 %U16 #Unsigned
AdcbRegs.rsvd6[7] 0x74E7 %U16 #Unsigned
AdcbRegs.rsvd6[8] 0x74E8 %U16 #Unsigned
AdcbRegs.rsvd6[9] 0x74E9 %U16 #Unsigned
AdcbRegs.rsvd6[10] 0x74EA %U16 #Unsigned
AdcbRegs.rsvd6[11] 0x74EB %U16 #Unsigned
AdcbRegs.rsvd6[12] 0x74EC %U16 #Unsigned
AdcbRegs.rsvd6[13] 0x74ED %U16 #Unsigned
AdcbRegs.rsvd6[14] 0x74EE %U16 #Unsigned
AdcbRegs.ADCINTCYCLE 0x74EF %U16 #Unsigned
AdcbRegs.ADCINLTRIM1 0x74F0 %U32 #Unsigned
AdcbRegs.ADCINLTRIM2 0x74F2 %U32 #Unsigned
AdcbRegs.ADCINLTRIM3 0x74F4 %U32 #Unsigned
AdccRegs.ADCCTL1.all 0x7500 %U16 #Unsigned
AdccRegs.ADCCTL1.bit.rsvd1 0x7500 %B16 #MASK=0x3
AdccRegs.ADCCTL1.bit.INTPULSEPOS 0x7500 %B16 #MASK=0x4
AdccRegs.ADCCTL1.bit.rsvd2 0x7500 %B16 #MASK=0x78
AdccRegs.ADCCTL1.bit.ADCPWDNZ 0x7500 %B16 #MASK=0x80
AdccRegs.ADCCTL1.bit.ADCBSYCHN 0x7500 %B16 #MASK=0xF00
AdccRegs.ADCCTL1.bit.rsvd3 0x7500 %B16 #MASK=0x1000
AdccRegs.ADCCTL1.bit.ADCBSY 0x7500 %B16 #MASK=0x2000
AdccRegs.ADCCTL1.bit.rsvd4 0x7500 %B16 #MASK=0xC000
AdccRegs.ADCCTL2.all 0x7501 %U16 #Unsigned
AdccRegs.ADCCTL2.bit.PRESCALE 0x7501 %B16 #MASK=0xF
AdccRegs.ADCCTL2.bit.rsvd1 0x7501 %B16 #MASK=0x30
AdccRegs.ADCCTL2.bit.rsvd2 0x7501 %B16 #MASK=0x40
AdccRegs.ADCCTL2.bit.rsvd3 0x7501 %B16 #MASK=0x80
AdccRegs.ADCCTL2.bit.rsvd4 0x7501 %B16 #MASK=0x1F00
AdccRegs.ADCCTL2.bit.rsvd5 0x7501 %B16 #MASK=0xE000
AdccRegs.ADCBURSTCTL.all 0x7502 %U16 #Unsigned
AdccRegs.ADCBURSTCTL.bit.BURSTTRIGSEL 0x7502 %B16 #MASK=0x3F
AdccRegs.ADCBURSTCTL.bit.rsvd1 0x7502 %B16 #MASK=0xC0
AdccRegs.ADCBURSTCTL.bit.BURSTSIZE 0x7502 %B16 #MASK=0xF00
AdccRegs.ADCBURSTCTL.bit.rsvd2 0x7502 %B16 #MASK=0x7000
AdccRegs.ADCBURSTCTL.bit.BURSTEN 0x7502 %B16 #MASK=0x8000
AdccRegs.ADCINTFLG.all 0x7503 %U16 #Unsigned
AdccRegs.ADCINTFLG.bit.ADCINT1 0x7503 %B16 #MASK=0x1
AdccRegs.ADCINTFLG.bit.ADCINT2 0x7503 %B16 #MASK=0x2
AdccRegs.ADCINTFLG.bit.ADCINT3 0x7503 %B16 #MASK=0x4
AdccRegs.ADCINTFLG.bit.ADCINT4 0x7503 %B16 #MASK=0x8
AdccRegs.ADCINTFLG.bit.rsvd1 0x7503 %B16 #MASK=0xFFF0
AdccRegs.ADCINTFLGCLR.all 0x7504 %U16 #Unsigned
AdccRegs.ADCINTFLGCLR.bit.ADCINT1 0x7504 %B16 #MASK=0x1
AdccRegs.ADCINTFLGCLR.bit.ADCINT2 0x7504 %B16 #MASK=0x2
AdccRegs.ADCINTFLGCLR.bit.ADCINT3 0x7504 %B16 #MASK=0x4
AdccRegs.ADCINTFLGCLR.bit.ADCINT4 0x7504 %B16 #MASK=0x8
AdccRegs.ADCINTFLGCLR.bit.rsvd1 0x7504 %B16 #MASK=0xFFF0
AdccRegs.ADCINTOVF.all 0x7505 %U16 #Unsigned
AdccRegs.ADCINTOVF.bit.ADCINT1 0x7505 %B16 #MASK=0x1
AdccRegs.ADCINTOVF.bit.ADCINT2 0x7505 %B16 #MASK=0x2
AdccRegs.ADCINTOVF.bit.ADCINT3 0x7505 %B16 #MASK=0x4
AdccRegs.ADCINTOVF.bit.ADCINT4 0x7505 %B16 #MASK=0x8
AdccRegs.ADCINTOVF.bit.rsvd1 0x7505 %B16 #MASK=0xFFF0
AdccRegs.ADCINTOVFCLR.all 0x7506 %U16 #Unsigned
AdccRegs.ADCINTOVFCLR.bit.ADCINT1 0x7506 %B16 #MASK=0x1
AdccRegs.ADCINTOVFCLR.bit.ADCINT2 0x7506 %B16 #MASK=0x2
AdccRegs.ADCINTOVFCLR.bit.ADCINT3 0x7506 %B16 #MASK=0x4
AdccRegs.ADCINTOVFCLR.bit.ADCINT4 0x7506 %B16 #MASK=0x8
AdccRegs.ADCINTOVFCLR.bit.rsvd1 0x7506 %B16 #MASK=0xFFF0
AdccRegs.ADCINTSEL1N2.all 0x7507 %U16 #Unsigned
AdccRegs.ADCINTSEL1N2.bit.INT1SEL 0x7507 %B16 #MASK=0xF
AdccRegs.ADCINTSEL1N2.bit.rsvd1 0x7507 %B16 #MASK=0x10
AdccRegs.ADCINTSEL1N2.bit.INT1E 0x7507 %B16 #MASK=0x20
AdccRegs.ADCINTSEL1N2.bit.INT1CONT 0x7507 %B16 #MASK=0x40
AdccRegs.ADCINTSEL1N2.bit.rsvd2 0x7507 %B16 #MASK=0x80
AdccRegs.ADCINTSEL1N2.bit.INT2SEL 0x7507 %B16 #MASK=0xF00
AdccRegs.ADCINTSEL1N2.bit.rsvd3 0x7507 %B16 #MASK=0x1000
AdccRegs.ADCINTSEL1N2.bit.INT2E 0x7507 %B16 #MASK=0x2000
AdccRegs.ADCINTSEL1N2.bit.INT2CONT 0x7507 %B16 #MASK=0x4000
AdccRegs.ADCINTSEL1N2.bit.rsvd4 0x7507 %B16 #MASK=0x8000
AdccRegs.ADCINTSEL3N4.all 0x7508 %U16 #Unsigned
AdccRegs.ADCINTSEL3N4.bit.INT3SEL 0x7508 %B16 #MASK=0xF
AdccRegs.ADCINTSEL3N4.bit.rsvd1 0x7508 %B16 #MASK=0x10
AdccRegs.ADCINTSEL3N4.bit.INT3E 0x7508 %B16 #MASK=0x20
AdccRegs.ADCINTSEL3N4.bit.INT3CONT 0x7508 %B16 #MASK=0x40
AdccRegs.ADCINTSEL3N4.bit.rsvd2 0x7508 %B16 #MASK=0x80
AdccRegs.ADCINTSEL3N4.bit.INT4SEL 0x7508 %B16 #MASK=0xF00
AdccRegs.ADCINTSEL3N4.bit.rsvd3 0x7508 %B16 #MASK=0x1000
AdccRegs.ADCINTSEL3N4.bit.INT4E 0x7508 %B16 #MASK=0x2000
AdccRegs.ADCINTSEL3N4.bit.INT4CONT 0x7508 %B16 #MASK=0x4000
AdccRegs.ADCINTSEL3N4.bit.rsvd4 0x7508 %B16 #MASK=0x8000
AdccRegs.ADCSOCPRICTL.all 0x7509 %U16 #Unsigned
AdccRegs.ADCSOCPRICTL.bit.SOCPRIORITY 0x7509 %B16 #MASK=0x1F
AdccRegs.ADCSOCPRICTL.bit.RRPOINTER 0x7509 %B16 #MASK=0x3E0
AdccRegs.ADCSOCPRICTL.bit.rsvd1 0x7509 %B16 #MASK=0xFC00
AdccRegs.ADCINTSOCSEL1.all 0x750A %U16 #Unsigned
AdccRegs.ADCINTSOCSEL1.bit.SOC0 0x750A %B16 #MASK=0x3
AdccRegs.ADCINTSOCSEL1.bit.SOC1 0x750A %B16 #MASK=0xC
AdccRegs.ADCINTSOCSEL1.bit.SOC2 0x750A %B16 #MASK=0x30
AdccRegs.ADCINTSOCSEL1.bit.SOC3 0x750A %B16 #MASK=0xC0
AdccRegs.ADCINTSOCSEL1.bit.SOC4 0x750A %B16 #MASK=0x300
AdccRegs.ADCINTSOCSEL1.bit.SOC5 0x750A %B16 #MASK=0xC00
AdccRegs.ADCINTSOCSEL1.bit.SOC6 0x750A %B16 #MASK=0x3000
AdccRegs.ADCINTSOCSEL1.bit.SOC7 0x750A %B16 #MASK=0xC000
AdccRegs.ADCINTSOCSEL2.all 0x750B %U16 #Unsigned
AdccRegs.ADCINTSOCSEL2.bit.SOC8 0x750B %B16 #MASK=0x3
AdccRegs.ADCINTSOCSEL2.bit.SOC9 0x750B %B16 #MASK=0xC
AdccRegs.ADCINTSOCSEL2.bit.SOC10 0x750B %B16 #MASK=0x30
AdccRegs.ADCINTSOCSEL2.bit.SOC11 0x750B %B16 #MASK=0xC0
AdccRegs.ADCINTSOCSEL2.bit.SOC12 0x750B %B16 #MASK=0x300
AdccRegs.ADCINTSOCSEL2.bit.SOC13 0x750B %B16 #MASK=0xC00
AdccRegs.ADCINTSOCSEL2.bit.SOC14 0x750B %B16 #MASK=0x3000
AdccRegs.ADCINTSOCSEL2.bit.SOC15 0x750B %B16 #MASK=0xC000
AdccRegs.ADCSOCFLG1.all 0x750C %U16 #Unsigned
AdccRegs.ADCSOCFLG1.bit.SOC0 0x750C %B16 #MASK=0x1
AdccRegs.ADCSOCFLG1.bit.SOC1 0x750C %B16 #MASK=0x2
AdccRegs.ADCSOCFLG1.bit.SOC2 0x750C %B16 #MASK=0x4
AdccRegs.ADCSOCFLG1.bit.SOC3 0x750C %B16 #MASK=0x8
AdccRegs.ADCSOCFLG1.bit.SOC4 0x750C %B16 #MASK=0x10
AdccRegs.ADCSOCFLG1.bit.SOC5 0x750C %B16 #MASK=0x20
AdccRegs.ADCSOCFLG1.bit.SOC6 0x750C %B16 #MASK=0x40
AdccRegs.ADCSOCFLG1.bit.SOC7 0x750C %B16 #MASK=0x80
AdccRegs.ADCSOCFLG1.bit.SOC8 0x750C %B16 #MASK=0x100
AdccRegs.ADCSOCFLG1.bit.SOC9 0x750C %B16 #MASK=0x200
AdccRegs.ADCSOCFLG1.bit.SOC10 0x750C %B16 #MASK=0x400
AdccRegs.ADCSOCFLG1.bit.SOC11 0x750C %B16 #MASK=0x800
AdccRegs.ADCSOCFLG1.bit.SOC12 0x750C %B16 #MASK=0x1000
AdccRegs.ADCSOCFLG1.bit.SOC13 0x750C %B16 #MASK=0x2000
AdccRegs.ADCSOCFLG1.bit.SOC14 0x750C %B16 #MASK=0x4000
AdccRegs.ADCSOCFLG1.bit.SOC15 0x750C %B16 #MASK=0x8000
AdccRegs.ADCSOCFRC1.all 0x750D %U16 #Unsigned
AdccRegs.ADCSOCFRC1.bit.SOC0 0x750D %B16 #MASK=0x1
AdccRegs.ADCSOCFRC1.bit.SOC1 0x750D %B16 #MASK=0x2
AdccRegs.ADCSOCFRC1.bit.SOC2 0x750D %B16 #MASK=0x4
AdccRegs.ADCSOCFRC1.bit.SOC3 0x750D %B16 #MASK=0x8
AdccRegs.ADCSOCFRC1.bit.SOC4 0x750D %B16 #MASK=0x10
AdccRegs.ADCSOCFRC1.bit.SOC5 0x750D %B16 #MASK=0x20
AdccRegs.ADCSOCFRC1.bit.SOC6 0x750D %B16 #MASK=0x40
AdccRegs.ADCSOCFRC1.bit.SOC7 0x750D %B16 #MASK=0x80
AdccRegs.ADCSOCFRC1.bit.SOC8 0x750D %B16 #MASK=0x100
AdccRegs.ADCSOCFRC1.bit.SOC9 0x750D %B16 #MASK=0x200
AdccRegs.ADCSOCFRC1.bit.SOC10 0x750D %B16 #MASK=0x400
AdccRegs.ADCSOCFRC1.bit.SOC11 0x750D %B16 #MASK=0x800
AdccRegs.ADCSOCFRC1.bit.SOC12 0x750D %B16 #MASK=0x1000
AdccRegs.ADCSOCFRC1.bit.SOC13 0x750D %B16 #MASK=0x2000
AdccRegs.ADCSOCFRC1.bit.SOC14 0x750D %B16 #MASK=0x4000
AdccRegs.ADCSOCFRC1.bit.SOC15 0x750D %B16 #MASK=0x8000
AdccRegs.ADCSOCOVF1.all 0x750E %U16 #Unsigned
AdccRegs.ADCSOCOVF1.bit.SOC0 0x750E %B16 #MASK=0x1
AdccRegs.ADCSOCOVF1.bit.SOC1 0x750E %B16 #MASK=0x2
AdccRegs.ADCSOCOVF1.bit.SOC2 0x750E %B16 #MASK=0x4
AdccRegs.ADCSOCOVF1.bit.SOC3 0x750E %B16 #MASK=0x8
AdccRegs.ADCSOCOVF1.bit.SOC4 0x750E %B16 #MASK=0x10
AdccRegs.ADCSOCOVF1.bit.SOC5 0x750E %B16 #MASK=0x20
AdccRegs.ADCSOCOVF1.bit.SOC6 0x750E %B16 #MASK=0x40
AdccRegs.ADCSOCOVF1.bit.SOC7 0x750E %B16 #MASK=0x80
AdccRegs.ADCSOCOVF1.bit.SOC8 0x750E %B16 #MASK=0x100
AdccRegs.ADCSOCOVF1.bit.SOC9 0x750E %B16 #MASK=0x200
AdccRegs.ADCSOCOVF1.bit.SOC10 0x750E %B16 #MASK=0x400
AdccRegs.ADCSOCOVF1.bit.SOC11 0x750E %B16 #MASK=0x800
AdccRegs.ADCSOCOVF1.bit.SOC12 0x750E %B16 #MASK=0x1000
AdccRegs.ADCSOCOVF1.bit.SOC13 0x750E %B16 #MASK=0x2000
AdccRegs.ADCSOCOVF1.bit.SOC14 0x750E %B16 #MASK=0x4000
AdccRegs.ADCSOCOVF1.bit.SOC15 0x750E %B16 #MASK=0x8000
AdccRegs.ADCSOCOVFCLR1.all 0x750F %U16 #Unsigned
AdccRegs.ADCSOCOVFCLR1.bit.SOC0 0x750F %B16 #MASK=0x1
AdccRegs.ADCSOCOVFCLR1.bit.SOC1 0x750F %B16 #MASK=0x2
AdccRegs.ADCSOCOVFCLR1.bit.SOC2 0x750F %B16 #MASK=0x4
AdccRegs.ADCSOCOVFCLR1.bit.SOC3 0x750F %B16 #MASK=0x8
AdccRegs.ADCSOCOVFCLR1.bit.SOC4 0x750F %B16 #MASK=0x10
AdccRegs.ADCSOCOVFCLR1.bit.SOC5 0x750F %B16 #MASK=0x20
AdccRegs.ADCSOCOVFCLR1.bit.SOC6 0x750F %B16 #MASK=0x40
AdccRegs.ADCSOCOVFCLR1.bit.SOC7 0x750F %B16 #MASK=0x80
AdccRegs.ADCSOCOVFCLR1.bit.SOC8 0x750F %B16 #MASK=0x100
AdccRegs.ADCSOCOVFCLR1.bit.SOC9 0x750F %B16 #MASK=0x200
AdccRegs.ADCSOCOVFCLR1.bit.SOC10 0x750F %B16 #MASK=0x400
AdccRegs.ADCSOCOVFCLR1.bit.SOC11 0x750F %B16 #MASK=0x800
AdccRegs.ADCSOCOVFCLR1.bit.SOC12 0x750F %B16 #MASK=0x1000
AdccRegs.ADCSOCOVFCLR1.bit.SOC13 0x750F %B16 #MASK=0x2000
AdccRegs.ADCSOCOVFCLR1.bit.SOC14 0x750F %B16 #MASK=0x4000
AdccRegs.ADCSOCOVFCLR1.bit.SOC15 0x750F %B16 #MASK=0x8000
AdccRegs.ADCSOC0CTL.all 0x7510 %U32 #Unsigned
AdccRegs.ADCSOC0CTL.bit.ACQPS 0x7510 %B16 #MASK=0x1FF
AdccRegs.ADCSOC0CTL.bit.rsvd1 0x7510 %B16 #MASK=0x7E00
AdccRegs.ADCSOC0CTL.bit.CHSEL 0x7510 %B32 #MASK=0x78000
AdccRegs.ADCSOC0CTL.bit.rsvd2 0x7511 %B16 #MASK=0x8
AdccRegs.ADCSOC0CTL.bit.TRIGSEL 0x7511 %B16 #MASK=0x1F0
AdccRegs.ADCSOC0CTL.bit.rsvd3 0x7511 %B16 #MASK=0xFE00
AdccRegs.ADCSOC1CTL.all 0x7512 %U32 #Unsigned
AdccRegs.ADCSOC1CTL.bit.ACQPS 0x7512 %B16 #MASK=0x1FF
AdccRegs.ADCSOC1CTL.bit.rsvd1 0x7512 %B16 #MASK=0x7E00
AdccRegs.ADCSOC1CTL.bit.CHSEL 0x7512 %B32 #MASK=0x78000
AdccRegs.ADCSOC1CTL.bit.rsvd2 0x7513 %B16 #MASK=0x8
AdccRegs.ADCSOC1CTL.bit.TRIGSEL 0x7513 %B16 #MASK=0x1F0
AdccRegs.ADCSOC1CTL.bit.rsvd3 0x7513 %B16 #MASK=0xFE00
AdccRegs.ADCSOC2CTL.all 0x7514 %U32 #Unsigned
AdccRegs.ADCSOC2CTL.bit.ACQPS 0x7514 %B16 #MASK=0x1FF
AdccRegs.ADCSOC2CTL.bit.rsvd1 0x7514 %B16 #MASK=0x7E00
AdccRegs.ADCSOC2CTL.bit.CHSEL 0x7514 %B32 #MASK=0x78000
AdccRegs.ADCSOC2CTL.bit.rsvd2 0x7515 %B16 #MASK=0x8
AdccRegs.ADCSOC2CTL.bit.TRIGSEL 0x7515 %B16 #MASK=0x1F0
AdccRegs.ADCSOC2CTL.bit.rsvd3 0x7515 %B16 #MASK=0xFE00
AdccRegs.ADCSOC3CTL.all 0x7516 %U32 #Unsigned
AdccRegs.ADCSOC3CTL.bit.ACQPS 0x7516 %B16 #MASK=0x1FF
AdccRegs.ADCSOC3CTL.bit.rsvd1 0x7516 %B16 #MASK=0x7E00
AdccRegs.ADCSOC3CTL.bit.CHSEL 0x7516 %B32 #MASK=0x78000
AdccRegs.ADCSOC3CTL.bit.rsvd2 0x7517 %B16 #MASK=0x8
AdccRegs.ADCSOC3CTL.bit.TRIGSEL 0x7517 %B16 #MASK=0x1F0
AdccRegs.ADCSOC3CTL.bit.rsvd3 0x7517 %B16 #MASK=0xFE00
AdccRegs.ADCSOC4CTL.all 0x7518 %U32 #Unsigned
AdccRegs.ADCSOC4CTL.bit.ACQPS 0x7518 %B16 #MASK=0x1FF
AdccRegs.ADCSOC4CTL.bit.rsvd1 0x7518 %B16 #MASK=0x7E00
AdccRegs.ADCSOC4CTL.bit.CHSEL 0x7518 %B32 #MASK=0x78000
AdccRegs.ADCSOC4CTL.bit.rsvd2 0x7519 %B16 #MASK=0x8
AdccRegs.ADCSOC4CTL.bit.TRIGSEL 0x7519 %B16 #MASK=0x1F0
AdccRegs.ADCSOC4CTL.bit.rsvd3 0x7519 %B16 #MASK=0xFE00
AdccRegs.ADCSOC5CTL.all 0x751A %U32 #Unsigned
AdccRegs.ADCSOC5CTL.bit.ACQPS 0x751A %B16 #MASK=0x1FF
AdccRegs.ADCSOC5CTL.bit.rsvd1 0x751A %B16 #MASK=0x7E00
AdccRegs.ADCSOC5CTL.bit.CHSEL 0x751A %B32 #MASK=0x78000
AdccRegs.ADCSOC5CTL.bit.rsvd2 0x751B %B16 #MASK=0x8
AdccRegs.ADCSOC5CTL.bit.TRIGSEL 0x751B %B16 #MASK=0x1F0
AdccRegs.ADCSOC5CTL.bit.rsvd3 0x751B %B16 #MASK=0xFE00
AdccRegs.ADCSOC6CTL.all 0x751C %U32 #Unsigned
AdccRegs.ADCSOC6CTL.bit.ACQPS 0x751C %B16 #MASK=0x1FF
AdccRegs.ADCSOC6CTL.bit.rsvd1 0x751C %B16 #MASK=0x7E00
AdccRegs.ADCSOC6CTL.bit.CHSEL 0x751C %B32 #MASK=0x78000
AdccRegs.ADCSOC6CTL.bit.rsvd2 0x751D %B16 #MASK=0x8
AdccRegs.ADCSOC6CTL.bit.TRIGSEL 0x751D %B16 #MASK=0x1F0
AdccRegs.ADCSOC6CTL.bit.rsvd3 0x751D %B16 #MASK=0xFE00
AdccRegs.ADCSOC7CTL.all 0x751E %U32 #Unsigned
AdccRegs.ADCSOC7CTL.bit.ACQPS 0x751E %B16 #MASK=0x1FF
AdccRegs.ADCSOC7CTL.bit.rsvd1 0x751E %B16 #MASK=0x7E00
AdccRegs.ADCSOC7CTL.bit.CHSEL 0x751E %B32 #MASK=0x78000
AdccRegs.ADCSOC7CTL.bit.rsvd2 0x751F %B16 #MASK=0x8
AdccRegs.ADCSOC7CTL.bit.TRIGSEL 0x751F %B16 #MASK=0x1F0
AdccRegs.ADCSOC7CTL.bit.rsvd3 0x751F %B16 #MASK=0xFE00
AdccRegs.ADCSOC8CTL.all 0x7520 %U32 #Unsigned
AdccRegs.ADCSOC8CTL.bit.ACQPS 0x7520 %B16 #MASK=0x1FF
AdccRegs.ADCSOC8CTL.bit.rsvd1 0x7520 %B16 #MASK=0x7E00
AdccRegs.ADCSOC8CTL.bit.CHSEL 0x7520 %B32 #MASK=0x78000
AdccRegs.ADCSOC8CTL.bit.rsvd2 0x7521 %B16 #MASK=0x8
AdccRegs.ADCSOC8CTL.bit.TRIGSEL 0x7521 %B16 #MASK=0x1F0
AdccRegs.ADCSOC8CTL.bit.rsvd3 0x7521 %B16 #MASK=0xFE00
AdccRegs.ADCSOC9CTL.all 0x7522 %U32 #Unsigned
AdccRegs.ADCSOC9CTL.bit.ACQPS 0x7522 %B16 #MASK=0x1FF
AdccRegs.ADCSOC9CTL.bit.rsvd1 0x7522 %B16 #MASK=0x7E00
AdccRegs.ADCSOC9CTL.bit.CHSEL 0x7522 %B32 #MASK=0x78000
AdccRegs.ADCSOC9CTL.bit.rsvd2 0x7523 %B16 #MASK=0x8
AdccRegs.ADCSOC9CTL.bit.TRIGSEL 0x7523 %B16 #MASK=0x1F0
AdccRegs.ADCSOC9CTL.bit.rsvd3 0x7523 %B16 #MASK=0xFE00
AdccRegs.ADCSOC10CTL.all 0x7524 %U32 #Unsigned
AdccRegs.ADCSOC10CTL.bit.ACQPS 0x7524 %B16 #MASK=0x1FF
AdccRegs.ADCSOC10CTL.bit.rsvd1 0x7524 %B16 #MASK=0x7E00
AdccRegs.ADCSOC10CTL.bit.CHSEL 0x7524 %B32 #MASK=0x78000
AdccRegs.ADCSOC10CTL.bit.rsvd2 0x7525 %B16 #MASK=0x8
AdccRegs.ADCSOC10CTL.bit.TRIGSEL 0x7525 %B16 #MASK=0x1F0
AdccRegs.ADCSOC10CTL.bit.rsvd3 0x7525 %B16 #MASK=0xFE00
AdccRegs.ADCSOC11CTL.all 0x7526 %U32 #Unsigned
AdccRegs.ADCSOC11CTL.bit.ACQPS 0x7526 %B16 #MASK=0x1FF
AdccRegs.ADCSOC11CTL.bit.rsvd1 0x7526 %B16 #MASK=0x7E00
AdccRegs.ADCSOC11CTL.bit.CHSEL 0x7526 %B32 #MASK=0x78000
AdccRegs.ADCSOC11CTL.bit.rsvd2 0x7527 %B16 #MASK=0x8
AdccRegs.ADCSOC11CTL.bit.TRIGSEL 0x7527 %B16 #MASK=0x1F0
AdccRegs.ADCSOC11CTL.bit.rsvd3 0x7527 %B16 #MASK=0xFE00
AdccRegs.ADCSOC12CTL.all 0x7528 %U32 #Unsigned
AdccRegs.ADCSOC12CTL.bit.ACQPS 0x7528 %B16 #MASK=0x1FF
AdccRegs.ADCSOC12CTL.bit.rsvd1 0x7528 %B16 #MASK=0x7E00
AdccRegs.ADCSOC12CTL.bit.CHSEL 0x7528 %B32 #MASK=0x78000
AdccRegs.ADCSOC12CTL.bit.rsvd2 0x7529 %B16 #MASK=0x8
AdccRegs.ADCSOC12CTL.bit.TRIGSEL 0x7529 %B16 #MASK=0x1F0
AdccRegs.ADCSOC12CTL.bit.rsvd3 0x7529 %B16 #MASK=0xFE00
AdccRegs.ADCSOC13CTL.all 0x752A %U32 #Unsigned
AdccRegs.ADCSOC13CTL.bit.ACQPS 0x752A %B16 #MASK=0x1FF
AdccRegs.ADCSOC13CTL.bit.rsvd1 0x752A %B16 #MASK=0x7E00
AdccRegs.ADCSOC13CTL.bit.CHSEL 0x752A %B32 #MASK=0x78000
AdccRegs.ADCSOC13CTL.bit.rsvd2 0x752B %B16 #MASK=0x8
AdccRegs.ADCSOC13CTL.bit.TRIGSEL 0x752B %B16 #MASK=0x1F0
AdccRegs.ADCSOC13CTL.bit.rsvd3 0x752B %B16 #MASK=0xFE00
AdccRegs.ADCSOC14CTL.all 0x752C %U32 #Unsigned
AdccRegs.ADCSOC14CTL.bit.ACQPS 0x752C %B16 #MASK=0x1FF
AdccRegs.ADCSOC14CTL.bit.rsvd1 0x752C %B16 #MASK=0x7E00
AdccRegs.ADCSOC14CTL.bit.CHSEL 0x752C %B32 #MASK=0x78000
AdccRegs.ADCSOC14CTL.bit.rsvd2 0x752D %B16 #MASK=0x8
AdccRegs.ADCSOC14CTL.bit.TRIGSEL 0x752D %B16 #MASK=0x1F0
AdccRegs.ADCSOC14CTL.bit.rsvd3 0x752D %B16 #MASK=0xFE00
AdccRegs.ADCSOC15CTL.all 0x752E %U32 #Unsigned
AdccRegs.ADCSOC15CTL.bit.ACQPS 0x752E %B16 #MASK=0x1FF
AdccRegs.ADCSOC15CTL.bit.rsvd1 0x752E %B16 #MASK=0x7E00
AdccRegs.ADCSOC15CTL.bit.CHSEL 0x752E %B32 #MASK=0x78000
AdccRegs.ADCSOC15CTL.bit.rsvd2 0x752F %B16 #MASK=0x8
AdccRegs.ADCSOC15CTL.bit.TRIGSEL 0x752F %B16 #MASK=0x1F0
AdccRegs.ADCSOC15CTL.bit.rsvd3 0x752F %B16 #MASK=0xFE00
AdccRegs.ADCEVTSTAT.all 0x7530 %U16 #Unsigned
AdccRegs.ADCEVTSTAT.bit.PPB1TRIPHI 0x7530 %B16 #MASK=0x1
AdccRegs.ADCEVTSTAT.bit.PPB1TRIPLO 0x7530 %B16 #MASK=0x2
AdccRegs.ADCEVTSTAT.bit.PPB1ZERO 0x7530 %B16 #MASK=0x4
AdccRegs.ADCEVTSTAT.bit.rsvd1 0x7530 %B16 #MASK=0x8
AdccRegs.ADCEVTSTAT.bit.PPB2TRIPHI 0x7530 %B16 #MASK=0x10
AdccRegs.ADCEVTSTAT.bit.PPB2TRIPLO 0x7530 %B16 #MASK=0x20
AdccRegs.ADCEVTSTAT.bit.PPB2ZERO 0x7530 %B16 #MASK=0x40
AdccRegs.ADCEVTSTAT.bit.rsvd2 0x7530 %B16 #MASK=0x80
AdccRegs.ADCEVTSTAT.bit.PPB3TRIPHI 0x7530 %B16 #MASK=0x100
AdccRegs.ADCEVTSTAT.bit.PPB3TRIPLO 0x7530 %B16 #MASK=0x200
AdccRegs.ADCEVTSTAT.bit.PPB3ZERO 0x7530 %B16 #MASK=0x400
AdccRegs.ADCEVTSTAT.bit.rsvd3 0x7530 %B16 #MASK=0x800
AdccRegs.ADCEVTSTAT.bit.PPB4TRIPHI 0x7530 %B16 #MASK=0x1000
AdccRegs.ADCEVTSTAT.bit.PPB4TRIPLO 0x7530 %B16 #MASK=0x2000
AdccRegs.ADCEVTSTAT.bit.PPB4ZERO 0x7530 %B16 #MASK=0x4000
AdccRegs.ADCEVTSTAT.bit.rsvd4 0x7530 %B16 #MASK=0x8000
AdccRegs.rsvd1 0x7531 %U16 #Unsigned
AdccRegs.ADCEVTCLR.all 0x7532 %U16 #Unsigned
AdccRegs.ADCEVTCLR.bit.PPB1TRIPHI 0x7532 %B16 #MASK=0x1
AdccRegs.ADCEVTCLR.bit.PPB1TRIPLO 0x7532 %B16 #MASK=0x2
AdccRegs.ADCEVTCLR.bit.PPB1ZERO 0x7532 %B16 #MASK=0x4
AdccRegs.ADCEVTCLR.bit.rsvd1 0x7532 %B16 #MASK=0x8
AdccRegs.ADCEVTCLR.bit.PPB2TRIPHI 0x7532 %B16 #MASK=0x10
AdccRegs.ADCEVTCLR.bit.PPB2TRIPLO 0x7532 %B16 #MASK=0x20
AdccRegs.ADCEVTCLR.bit.PPB2ZERO 0x7532 %B16 #MASK=0x40
AdccRegs.ADCEVTCLR.bit.rsvd2 0x7532 %B16 #MASK=0x80
AdccRegs.ADCEVTCLR.bit.PPB3TRIPHI 0x7532 %B16 #MASK=0x100
AdccRegs.ADCEVTCLR.bit.PPB3TRIPLO 0x7532 %B16 #MASK=0x200
AdccRegs.ADCEVTCLR.bit.PPB3ZERO 0x7532 %B16 #MASK=0x400
AdccRegs.ADCEVTCLR.bit.rsvd3 0x7532 %B16 #MASK=0x800
AdccRegs.ADCEVTCLR.bit.PPB4TRIPHI 0x7532 %B16 #MASK=0x1000
AdccRegs.ADCEVTCLR.bit.PPB4TRIPLO 0x7532 %B16 #MASK=0x2000
AdccRegs.ADCEVTCLR.bit.PPB4ZERO 0x7532 %B16 #MASK=0x4000
AdccRegs.ADCEVTCLR.bit.rsvd4 0x7532 %B16 #MASK=0x8000
AdccRegs.rsvd2 0x7533 %U16 #Unsigned
AdccRegs.ADCEVTSEL.all 0x7534 %U16 #Unsigned
AdccRegs.ADCEVTSEL.bit.PPB1TRIPHI 0x7534 %B16 #MASK=0x1
AdccRegs.ADCEVTSEL.bit.PPB1TRIPLO 0x7534 %B16 #MASK=0x2
AdccRegs.ADCEVTSEL.bit.PPB1ZERO 0x7534 %B16 #MASK=0x4
AdccRegs.ADCEVTSEL.bit.rsvd1 0x7534 %B16 #MASK=0x8
AdccRegs.ADCEVTSEL.bit.PPB2TRIPHI 0x7534 %B16 #MASK=0x10
AdccRegs.ADCEVTSEL.bit.PPB2TRIPLO 0x7534 %B16 #MASK=0x20
AdccRegs.ADCEVTSEL.bit.PPB2ZERO 0x7534 %B16 #MASK=0x40
AdccRegs.ADCEVTSEL.bit.rsvd2 0x7534 %B16 #MASK=0x80
AdccRegs.ADCEVTSEL.bit.PPB3TRIPHI 0x7534 %B16 #MASK=0x100
AdccRegs.ADCEVTSEL.bit.PPB3TRIPLO 0x7534 %B16 #MASK=0x200
AdccRegs.ADCEVTSEL.bit.PPB3ZERO 0x7534 %B16 #MASK=0x400
AdccRegs.ADCEVTSEL.bit.rsvd3 0x7534 %B16 #MASK=0x800
AdccRegs.ADCEVTSEL.bit.PPB4TRIPHI 0x7534 %B16 #MASK=0x1000
AdccRegs.ADCEVTSEL.bit.PPB4TRIPLO 0x7534 %B16 #MASK=0x2000
AdccRegs.ADCEVTSEL.bit.PPB4ZERO 0x7534 %B16 #MASK=0x4000
AdccRegs.ADCEVTSEL.bit.rsvd4 0x7534 %B16 #MASK=0x8000
AdccRegs.rsvd3 0x7535 %U16 #Unsigned
AdccRegs.ADCEVTINTSEL.all 0x7536 %U16 #Unsigned
AdccRegs.ADCEVTINTSEL.bit.PPB1TRIPHI 0x7536 %B16 #MASK=0x1
AdccRegs.ADCEVTINTSEL.bit.PPB1TRIPLO 0x7536 %B16 #MASK=0x2
AdccRegs.ADCEVTINTSEL.bit.PPB1ZERO 0x7536 %B16 #MASK=0x4
AdccRegs.ADCEVTINTSEL.bit.rsvd1 0x7536 %B16 #MASK=0x8
AdccRegs.ADCEVTINTSEL.bit.PPB2TRIPHI 0x7536 %B16 #MASK=0x10
AdccRegs.ADCEVTINTSEL.bit.PPB2TRIPLO 0x7536 %B16 #MASK=0x20
AdccRegs.ADCEVTINTSEL.bit.PPB2ZERO 0x7536 %B16 #MASK=0x40
AdccRegs.ADCEVTINTSEL.bit.rsvd2 0x7536 %B16 #MASK=0x80
AdccRegs.ADCEVTINTSEL.bit.PPB3TRIPHI 0x7536 %B16 #MASK=0x100
AdccRegs.ADCEVTINTSEL.bit.PPB3TRIPLO 0x7536 %B16 #MASK=0x200
AdccRegs.ADCEVTINTSEL.bit.PPB3ZERO 0x7536 %B16 #MASK=0x400
AdccRegs.ADCEVTINTSEL.bit.rsvd3 0x7536 %B16 #MASK=0x800
AdccRegs.ADCEVTINTSEL.bit.PPB4TRIPHI 0x7536 %B16 #MASK=0x1000
AdccRegs.ADCEVTINTSEL.bit.PPB4TRIPLO 0x7536 %B16 #MASK=0x2000
AdccRegs.ADCEVTINTSEL.bit.PPB4ZERO 0x7536 %B16 #MASK=0x4000
AdccRegs.ADCEVTINTSEL.bit.rsvd4 0x7536 %B16 #MASK=0x8000
AdccRegs.rsvd4 0x7537 %U16 #Unsigned
AdccRegs.ADCOSDETECT.all 0x7538 %U16 #Unsigned
AdccRegs.ADCOSDETECT.bit.DETECTCFG 0x7538 %B16 #MASK=0x7
AdccRegs.ADCOSDETECT.bit.rsvd1 0x7538 %B16 #MASK=0xFFF8
AdccRegs.ADCCOUNTER.all 0x7539 %U16 #Unsigned
AdccRegs.ADCCOUNTER.bit.FREECOUNT 0x7539 %B16 #MASK=0xFFF
AdccRegs.ADCCOUNTER.bit.rsvd1 0x7539 %B16 #MASK=0xF000
AdccRegs.ADCREV.all 0x753A %U16 #Unsigned
AdccRegs.ADCREV.bit.TYPE 0x753A %B16 #MASK=0xFF
AdccRegs.ADCREV.bit.REV 0x753A %B16 #MASK=0xFF00
AdccRegs.ADCOFFTRIM.all 0x753B %U16 #Unsigned
AdccRegs.ADCOFFTRIM.bit.OFFTRIM 0x753B %B16 #MASK=0xFF
AdccRegs.ADCOFFTRIM.bit.rsvd1 0x753B %B16 #MASK=0xF00
AdccRegs.ADCOFFTRIM.bit.rsvd2 0x753B %B16 #MASK=0xF000
AdccRegs.rsvd5[0] 0x753C %U16 #Unsigned
AdccRegs.rsvd5[1] 0x753D %U16 #Unsigned
AdccRegs.rsvd5[2] 0x753E %U16 #Unsigned
AdccRegs.rsvd5[3] 0x753F %U16 #Unsigned
AdccRegs.ADCPPB1CONFIG.all 0x7540 %U16 #Unsigned
AdccRegs.ADCPPB1CONFIG.bit.CONFIG 0x7540 %B16 #MASK=0xF
AdccRegs.ADCPPB1CONFIG.bit.TWOSCOMPEN 0x7540 %B16 #MASK=0x10
AdccRegs.ADCPPB1CONFIG.bit.CBCEN 0x7540 %B16 #MASK=0x20
AdccRegs.ADCPPB1CONFIG.bit.rsvd1 0x7540 %B16 #MASK=0xFFC0
AdccRegs.ADCPPB1STAMP.all 0x7541 %U16 #Unsigned
AdccRegs.ADCPPB1STAMP.bit.DLYSTAMP 0x7541 %B16 #MASK=0xFFF
AdccRegs.ADCPPB1STAMP.bit.rsvd1 0x7541 %B16 #MASK=0xF000
AdccRegs.ADCPPB1OFFCAL.all 0x7542 %U16 #Unsigned
AdccRegs.ADCPPB1OFFCAL.bit.OFFCAL 0x7542 %B16 #MASK=0x3FF
AdccRegs.ADCPPB1OFFCAL.bit.rsvd1 0x7542 %B16 #MASK=0xFC00
AdccRegs.ADCPPB1OFFREF 0x7543 %U16 #Unsigned
AdccRegs.ADCPPB1TRIPHI.all 0x7544 %U32 #Unsigned
AdccRegs.ADCPPB1TRIPHI.bit.LIMITHI 0x7544 %B16 #MASK=0xFFFF
AdccRegs.ADCPPB1TRIPHI.bit.HSIGN 0x7545 %B16 #MASK=0x1
AdccRegs.ADCPPB1TRIPHI.bit.rsvd1 0x7545 %B16 #MASK=0xFFFE
AdccRegs.ADCPPB1TRIPLO.all 0x7546 %U32 #Unsigned
AdccRegs.ADCPPB1TRIPLO.bit.LIMITLO 0x7546 %B16 #MASK=0xFFFF
AdccRegs.ADCPPB1TRIPLO.bit.LSIGN 0x7547 %B16 #MASK=0x1
AdccRegs.ADCPPB1TRIPLO.bit.rsvd1 0x7547 %B16 #MASK=0xE
AdccRegs.ADCPPB1TRIPLO.bit.REQSTAMP 0x7547 %B16 #MASK=0xFFF0
AdccRegs.ADCPPB2CONFIG.all 0x7548 %U16 #Unsigned
AdccRegs.ADCPPB2CONFIG.bit.CONFIG 0x7548 %B16 #MASK=0xF
AdccRegs.ADCPPB2CONFIG.bit.TWOSCOMPEN 0x7548 %B16 #MASK=0x10
AdccRegs.ADCPPB2CONFIG.bit.CBCEN 0x7548 %B16 #MASK=0x20
AdccRegs.ADCPPB2CONFIG.bit.rsvd1 0x7548 %B16 #MASK=0xFFC0
AdccRegs.ADCPPB2STAMP.all 0x7549 %U16 #Unsigned
AdccRegs.ADCPPB2STAMP.bit.DLYSTAMP 0x7549 %B16 #MASK=0xFFF
AdccRegs.ADCPPB2STAMP.bit.rsvd1 0x7549 %B16 #MASK=0xF000
AdccRegs.ADCPPB2OFFCAL.all 0x754A %U16 #Unsigned
AdccRegs.ADCPPB2OFFCAL.bit.OFFCAL 0x754A %B16 #MASK=0x3FF
AdccRegs.ADCPPB2OFFCAL.bit.rsvd1 0x754A %B16 #MASK=0xFC00
AdccRegs.ADCPPB2OFFREF 0x754B %U16 #Unsigned
AdccRegs.ADCPPB2TRIPHI.all 0x754C %U32 #Unsigned
AdccRegs.ADCPPB2TRIPHI.bit.LIMITHI 0x754C %B16 #MASK=0xFFFF
AdccRegs.ADCPPB2TRIPHI.bit.HSIGN 0x754D %B16 #MASK=0x1
AdccRegs.ADCPPB2TRIPHI.bit.rsvd1 0x754D %B16 #MASK=0xFFFE
AdccRegs.ADCPPB2TRIPLO.all 0x754E %U32 #Unsigned
AdccRegs.ADCPPB2TRIPLO.bit.LIMITLO 0x754E %B16 #MASK=0xFFFF
AdccRegs.ADCPPB2TRIPLO.bit.LSIGN 0x754F %B16 #MASK=0x1
AdccRegs.ADCPPB2TRIPLO.bit.rsvd1 0x754F %B16 #MASK=0xE
AdccRegs.ADCPPB2TRIPLO.bit.REQSTAMP 0x754F %B16 #MASK=0xFFF0
AdccRegs.ADCPPB3CONFIG.all 0x7550 %U16 #Unsigned
AdccRegs.ADCPPB3CONFIG.bit.CONFIG 0x7550 %B16 #MASK=0xF
AdccRegs.ADCPPB3CONFIG.bit.TWOSCOMPEN 0x7550 %B16 #MASK=0x10
AdccRegs.ADCPPB3CONFIG.bit.CBCEN 0x7550 %B16 #MASK=0x20
AdccRegs.ADCPPB3CONFIG.bit.rsvd1 0x7550 %B16 #MASK=0xFFC0
AdccRegs.ADCPPB3STAMP.all 0x7551 %U16 #Unsigned
AdccRegs.ADCPPB3STAMP.bit.DLYSTAMP 0x7551 %B16 #MASK=0xFFF
AdccRegs.ADCPPB3STAMP.bit.rsvd1 0x7551 %B16 #MASK=0xF000
AdccRegs.ADCPPB3OFFCAL.all 0x7552 %U16 #Unsigned
AdccRegs.ADCPPB3OFFCAL.bit.OFFCAL 0x7552 %B16 #MASK=0x3FF
AdccRegs.ADCPPB3OFFCAL.bit.rsvd1 0x7552 %B16 #MASK=0xFC00
AdccRegs.ADCPPB3OFFREF 0x7553 %U16 #Unsigned
AdccRegs.ADCPPB3TRIPHI.all 0x7554 %U32 #Unsigned
AdccRegs.ADCPPB3TRIPHI.bit.LIMITHI 0x7554 %B16 #MASK=0xFFFF
AdccRegs.ADCPPB3TRIPHI.bit.HSIGN 0x7555 %B16 #MASK=0x1
AdccRegs.ADCPPB3TRIPHI.bit.rsvd1 0x7555 %B16 #MASK=0xFFFE
AdccRegs.ADCPPB3TRIPLO.all 0x7556 %U32 #Unsigned
AdccRegs.ADCPPB3TRIPLO.bit.LIMITLO 0x7556 %B16 #MASK=0xFFFF
AdccRegs.ADCPPB3TRIPLO.bit.LSIGN 0x7557 %B16 #MASK=0x1
AdccRegs.ADCPPB3TRIPLO.bit.rsvd1 0x7557 %B16 #MASK=0xE
AdccRegs.ADCPPB3TRIPLO.bit.REQSTAMP 0x7557 %B16 #MASK=0xFFF0
AdccRegs.ADCPPB4CONFIG.all 0x7558 %U16 #Unsigned
AdccRegs.ADCPPB4CONFIG.bit.CONFIG 0x7558 %B16 #MASK=0xF
AdccRegs.ADCPPB4CONFIG.bit.TWOSCOMPEN 0x7558 %B16 #MASK=0x10
AdccRegs.ADCPPB4CONFIG.bit.CBCEN 0x7558 %B16 #MASK=0x20
AdccRegs.ADCPPB4CONFIG.bit.rsvd1 0x7558 %B16 #MASK=0xFFC0
AdccRegs.ADCPPB4STAMP.all 0x7559 %U16 #Unsigned
AdccRegs.ADCPPB4STAMP.bit.DLYSTAMP 0x7559 %B16 #MASK=0xFFF
AdccRegs.ADCPPB4STAMP.bit.rsvd1 0x7559 %B16 #MASK=0xF000
AdccRegs.ADCPPB4OFFCAL.all 0x755A %U16 #Unsigned
AdccRegs.ADCPPB4OFFCAL.bit.OFFCAL 0x755A %B16 #MASK=0x3FF
AdccRegs.ADCPPB4OFFCAL.bit.rsvd1 0x755A %B16 #MASK=0xFC00
AdccRegs.ADCPPB4OFFREF 0x755B %U16 #Unsigned
AdccRegs.ADCPPB4TRIPHI.all 0x755C %U32 #Unsigned
AdccRegs.ADCPPB4TRIPHI.bit.LIMITHI 0x755C %B16 #MASK=0xFFFF
AdccRegs.ADCPPB4TRIPHI.bit.HSIGN 0x755D %B16 #MASK=0x1
AdccRegs.ADCPPB4TRIPHI.bit.rsvd1 0x755D %B16 #MASK=0xFFFE
AdccRegs.ADCPPB4TRIPLO.all 0x755E %U32 #Unsigned
AdccRegs.ADCPPB4TRIPLO.bit.LIMITLO 0x755E %B16 #MASK=0xFFFF
AdccRegs.ADCPPB4TRIPLO.bit.LSIGN 0x755F %B16 #MASK=0x1
AdccRegs.ADCPPB4TRIPLO.bit.rsvd1 0x755F %B16 #MASK=0xE
AdccRegs.ADCPPB4TRIPLO.bit.REQSTAMP 0x755F %B16 #MASK=0xFFF0
AdccRegs.rsvd6[0] 0x7560 %U16 #Unsigned
AdccRegs.rsvd6[1] 0x7561 %U16 #Unsigned
AdccRegs.rsvd6[2] 0x7562 %U16 #Unsigned
AdccRegs.rsvd6[3] 0x7563 %U16 #Unsigned
AdccRegs.rsvd6[4] 0x7564 %U16 #Unsigned
AdccRegs.rsvd6[5] 0x7565 %U16 #Unsigned
AdccRegs.rsvd6[6] 0x7566 %U16 #Unsigned
AdccRegs.rsvd6[7] 0x7567 %U16 #Unsigned
AdccRegs.rsvd6[8] 0x7568 %U16 #Unsigned
AdccRegs.rsvd6[9] 0x7569 %U16 #Unsigned
AdccRegs.rsvd6[10] 0x756A %U16 #Unsigned
AdccRegs.rsvd6[11] 0x756B %U16 #Unsigned
AdccRegs.rsvd6[12] 0x756C %U16 #Unsigned
AdccRegs.rsvd6[13] 0x756D %U16 #Unsigned
AdccRegs.rsvd6[14] 0x756E %U16 #Unsigned
AdccRegs.ADCINTCYCLE 0x756F %U16 #Unsigned
AdccRegs.ADCINLTRIM1 0x7570 %U32 #Unsigned
AdccRegs.ADCINLTRIM2 0x7572 %U32 #Unsigned
AdccRegs.ADCINLTRIM3 0x7574 %U32 #Unsigned
McanRegs.MCAN_CREL.all 0x5C600 %U32 #Unsigned
McanRegs.MCAN_CREL.bit.DAY 0x5C600 %B16 #MASK=0xFF
McanRegs.MCAN_CREL.bit.MON 0x5C600 %B16 #MASK=0xFF00
McanRegs.MCAN_CREL.bit.YEAR 0x5C601 %B16 #MASK=0xF
McanRegs.MCAN_CREL.bit.SUBSTEP 0x5C601 %B16 #MASK=0xF0
McanRegs.MCAN_CREL.bit.STEP 0x5C601 %B16 #MASK=0xF00
McanRegs.MCAN_CREL.bit.REL 0x5C601 %B16 #MASK=0xF000
McanRegs.MCAN_ENDN 0x5C602 %U32 #Unsigned
McanRegs.rsvd1[0] 0x5C604 %U16 #Unsigned
McanRegs.rsvd1[1] 0x5C605 %U16 #Unsigned
McanRegs.MCAN_DBTP.all 0x5C606 %U32 #Unsigned
McanRegs.MCAN_DBTP.bit.DSJW 0x5C606 %B16 #MASK=0xF
McanRegs.MCAN_DBTP.bit.DTSEG2 0x5C606 %B16 #MASK=0xF0
McanRegs.MCAN_DBTP.bit.DTSEG1 0x5C606 %B16 #MASK=0x1F00
McanRegs.MCAN_DBTP.bit.rsvd1 0x5C606 %B16 #MASK=0xE000
McanRegs.MCAN_DBTP.bit.DBRP 0x5C607 %B16 #MASK=0x1F
McanRegs.MCAN_DBTP.bit.rsvd2 0x5C607 %B16 #MASK=0x60
McanRegs.MCAN_DBTP.bit.TDC 0x5C607 %B16 #MASK=0x80
McanRegs.MCAN_DBTP.bit.rsvd3 0x5C607 %B16 #MASK=0xFF00
McanRegs.MCAN_TEST.all 0x5C608 %U32 #Unsigned
McanRegs.MCAN_TEST.bit.rsvd1 0x5C608 %B16 #MASK=0xF
McanRegs.MCAN_TEST.bit.LBCK 0x5C608 %B16 #MASK=0x10
McanRegs.MCAN_TEST.bit.TX 0x5C608 %B16 #MASK=0x60
McanRegs.MCAN_TEST.bit.RX 0x5C608 %B16 #MASK=0x80
McanRegs.MCAN_TEST.bit.rsvd2 0x5C608 %B16 #MASK=0xFF00
McanRegs.MCAN_TEST.bit.rsvd3 0x5C609 %B16 #MASK=0xFFFF
McanRegs.MCAN_RWD.all 0x5C60A %U32 #Unsigned
McanRegs.MCAN_RWD.bit.WDC 0x5C60A %B16 #MASK=0xFF
McanRegs.MCAN_RWD.bit.WDV 0x5C60A %B16 #MASK=0xFF00
McanRegs.MCAN_RWD.bit.rsvd1 0x5C60B %B16 #MASK=0xFFFF
McanRegs.MCAN_CCCR.all 0x5C60C %U32 #Unsigned
McanRegs.MCAN_CCCR.bit.INIT 0x5C60C %B16 #MASK=0x1
McanRegs.MCAN_CCCR.bit.CCE 0x5C60C %B16 #MASK=0x2
McanRegs.MCAN_CCCR.bit.ASM 0x5C60C %B16 #MASK=0x4
McanRegs.MCAN_CCCR.bit.CSA 0x5C60C %B16 #MASK=0x8
McanRegs.MCAN_CCCR.bit.CSR 0x5C60C %B16 #MASK=0x10
McanRegs.MCAN_CCCR.bit.MON 0x5C60C %B16 #MASK=0x20
McanRegs.MCAN_CCCR.bit.DAR 0x5C60C %B16 #MASK=0x40
McanRegs.MCAN_CCCR.bit.TEST 0x5C60C %B16 #MASK=0x80
McanRegs.MCAN_CCCR.bit.FDOE 0x5C60C %B16 #MASK=0x100
McanRegs.MCAN_CCCR.bit.BRSE 0x5C60C %B16 #MASK=0x200
McanRegs.MCAN_CCCR.bit.rsvd1 0x5C60C %B16 #MASK=0xC00
McanRegs.MCAN_CCCR.bit.PXHD 0x5C60C %B16 #MASK=0x1000
McanRegs.MCAN_CCCR.bit.EFBI 0x5C60C %B16 #MASK=0x2000
McanRegs.MCAN_CCCR.bit.TXP 0x5C60C %B16 #MASK=0x4000
McanRegs.MCAN_CCCR.bit.NISO 0x5C60C %B16 #MASK=0x8000
McanRegs.MCAN_CCCR.bit.rsvd2 0x5C60D %B16 #MASK=0xFFFF
McanRegs.MCAN_NBTP.all 0x5C60E %U32 #Unsigned
McanRegs.MCAN_NBTP.bit.NTSEG2 0x5C60E %B16 #MASK=0x7F
McanRegs.MCAN_NBTP.bit.rsvd1 0x5C60E %B16 #MASK=0x80
McanRegs.MCAN_NBTP.bit.NTSEG1 0x5C60E %B16 #MASK=0xFF00
McanRegs.MCAN_NBTP.bit.NBRP 0x5C60F %B16 #MASK=0x1FF
McanRegs.MCAN_NBTP.bit.NSJW 0x5C60F %B16 #MASK=0xFE00
McanRegs.MCAN_TSCC.all 0x5C610 %U32 #Unsigned
McanRegs.MCAN_TSCC.bit.TSS 0x5C610 %B16 #MASK=0x3
McanRegs.MCAN_TSCC.bit.rsvd1 0x5C610 %B16 #MASK=0xFFFC
McanRegs.MCAN_TSCC.bit.TCP 0x5C611 %B16 #MASK=0xF
McanRegs.MCAN_TSCC.bit.rsvd2 0x5C611 %B16 #MASK=0xFFF0
McanRegs.MCAN_TSCV.all 0x5C612 %U32 #Unsigned
McanRegs.MCAN_TSCV.bit.TSC 0x5C612 %B16 #MASK=0xFFFF
McanRegs.MCAN_TSCV.bit.rsvd1 0x5C613 %B16 #MASK=0xFFFF
McanRegs.MCAN_TOCC.all 0x5C614 %U32 #Unsigned
McanRegs.MCAN_TOCC.bit.ETOC 0x5C614 %B16 #MASK=0x1
McanRegs.MCAN_TOCC.bit.TOS 0x5C614 %B16 #MASK=0x6
McanRegs.MCAN_TOCC.bit.rsvd1 0x5C614 %B16 #MASK=0xFFF8
McanRegs.MCAN_TOCC.bit.TOP 0x5C615 %B16 #MASK=0xFFFF
McanRegs.MCAN_TOCV.all 0x5C616 %U32 #Unsigned
McanRegs.MCAN_TOCV.bit.TOC 0x5C616 %B16 #MASK=0xFFFF
McanRegs.MCAN_TOCV.bit.rsvd1 0x5C617 %B16 #MASK=0xFFFF
McanRegs.rsvd2[0] 0x5C618 %U16 #Unsigned
McanRegs.rsvd2[1] 0x5C619 %U16 #Unsigned
McanRegs.rsvd2[2] 0x5C61A %U16 #Unsigned
McanRegs.rsvd2[3] 0x5C61B %U16 #Unsigned
McanRegs.rsvd2[4] 0x5C61C %U16 #Unsigned
McanRegs.rsvd2[5] 0x5C61D %U16 #Unsigned
McanRegs.rsvd2[6] 0x5C61E %U16 #Unsigned
McanRegs.rsvd2[7] 0x5C61F %U16 #Unsigned
McanRegs.MCAN_ECR.all 0x5C620 %U32 #Unsigned
McanRegs.MCAN_ECR.bit.TEC 0x5C620 %B16 #MASK=0xFF
McanRegs.MCAN_ECR.bit.REC 0x5C620 %B16 #MASK=0x7F00
McanRegs.MCAN_ECR.bit.RP 0x5C620 %B16 #MASK=0x8000
McanRegs.MCAN_ECR.bit.CEL 0x5C621 %B16 #MASK=0xFF
McanRegs.MCAN_ECR.bit.rsvd1 0x5C621 %B16 #MASK=0xFF00
McanRegs.MCAN_PSR.all 0x5C622 %U32 #Unsigned
McanRegs.MCAN_PSR.bit.LEC 0x5C622 %B16 #MASK=0x7
McanRegs.MCAN_PSR.bit.ACT 0x5C622 %B16 #MASK=0x18
McanRegs.MCAN_PSR.bit.EP 0x5C622 %B16 #MASK=0x20
McanRegs.MCAN_PSR.bit.EW 0x5C622 %B16 #MASK=0x40
McanRegs.MCAN_PSR.bit.BO 0x5C622 %B16 #MASK=0x80
McanRegs.MCAN_PSR.bit.DLEC 0x5C622 %B16 #MASK=0x700
McanRegs.MCAN_PSR.bit.RESI 0x5C622 %B16 #MASK=0x800
McanRegs.MCAN_PSR.bit.RBRS 0x5C622 %B16 #MASK=0x1000
McanRegs.MCAN_PSR.bit.RFDF 0x5C622 %B16 #MASK=0x2000
McanRegs.MCAN_PSR.bit.PXE 0x5C622 %B16 #MASK=0x4000
McanRegs.MCAN_PSR.bit.rsvd1 0x5C622 %B16 #MASK=0x8000
McanRegs.MCAN_PSR.bit.TDCV 0x5C623 %B16 #MASK=0x7F
McanRegs.MCAN_PSR.bit.rsvd2 0x5C623 %B16 #MASK=0xFF80
McanRegs.MCAN_TDCR.all 0x5C624 %U32 #Unsigned
McanRegs.MCAN_TDCR.bit.TDCF 0x5C624 %B16 #MASK=0x7F
McanRegs.MCAN_TDCR.bit.rsvd1 0x5C624 %B16 #MASK=0x80
McanRegs.MCAN_TDCR.bit.TDCO 0x5C624 %B16 #MASK=0x7F00
McanRegs.MCAN_TDCR.bit.rsvd2 0x5C624 %B16 #MASK=0x8000
McanRegs.MCAN_TDCR.bit.rsvd3 0x5C625 %B16 #MASK=0xFFFF
McanRegs.rsvd3[0] 0x5C626 %U16 #Unsigned
McanRegs.rsvd3[1] 0x5C627 %U16 #Unsigned
McanRegs.MCAN_IR.all 0x5C628 %U32 #Unsigned
McanRegs.MCAN_IR.bit.RF0N 0x5C628 %B16 #MASK=0x1
McanRegs.MCAN_IR.bit.RF0W 0x5C628 %B16 #MASK=0x2
McanRegs.MCAN_IR.bit.RF0F 0x5C628 %B16 #MASK=0x4
McanRegs.MCAN_IR.bit.RF0L 0x5C628 %B16 #MASK=0x8
McanRegs.MCAN_IR.bit.RF1N 0x5C628 %B16 #MASK=0x10
McanRegs.MCAN_IR.bit.RF1W 0x5C628 %B16 #MASK=0x20
McanRegs.MCAN_IR.bit.RF1F 0x5C628 %B16 #MASK=0x40
McanRegs.MCAN_IR.bit.RF1L 0x5C628 %B16 #MASK=0x80
McanRegs.MCAN_IR.bit.HPM 0x5C628 %B16 #MASK=0x100
McanRegs.MCAN_IR.bit.TC 0x5C628 %B16 #MASK=0x200
McanRegs.MCAN_IR.bit.TCF 0x5C628 %B16 #MASK=0x400
McanRegs.MCAN_IR.bit.TFE 0x5C628 %B16 #MASK=0x800
McanRegs.MCAN_IR.bit.TEFN 0x5C628 %B16 #MASK=0x1000
McanRegs.MCAN_IR.bit.TEFW 0x5C628 %B16 #MASK=0x2000
McanRegs.MCAN_IR.bit.TEFF 0x5C628 %B16 #MASK=0x4000
McanRegs.MCAN_IR.bit.TEFL 0x5C628 %B16 #MASK=0x8000
McanRegs.MCAN_IR.bit.TSW 0x5C629 %B16 #MASK=0x1
McanRegs.MCAN_IR.bit.MRAF 0x5C629 %B16 #MASK=0x2
McanRegs.MCAN_IR.bit.TOO 0x5C629 %B16 #MASK=0x4
McanRegs.MCAN_IR.bit.DRX 0x5C629 %B16 #MASK=0x8
McanRegs.MCAN_IR.bit.rsvd1 0x5C629 %B16 #MASK=0x10
McanRegs.MCAN_IR.bit.BEU 0x5C629 %B16 #MASK=0x20
McanRegs.MCAN_IR.bit.ELO 0x5C629 %B16 #MASK=0x40
McanRegs.MCAN_IR.bit.EP 0x5C629 %B16 #MASK=0x80
McanRegs.MCAN_IR.bit.EW 0x5C629 %B16 #MASK=0x100
McanRegs.MCAN_IR.bit.BO 0x5C629 %B16 #MASK=0x200
McanRegs.MCAN_IR.bit.WDI 0x5C629 %B16 #MASK=0x400
McanRegs.MCAN_IR.bit.PEA 0x5C629 %B16 #MASK=0x800
McanRegs.MCAN_IR.bit.PED 0x5C629 %B16 #MASK=0x1000
McanRegs.MCAN_IR.bit.ARA 0x5C629 %B16 #MASK=0x2000
McanRegs.MCAN_IR.bit.rsvd2 0x5C629 %B16 #MASK=0x4000
McanRegs.MCAN_IR.bit.rsvd3 0x5C629 %B16 #MASK=0x8000
McanRegs.MCAN_IE.all 0x5C62A %U32 #Unsigned
McanRegs.MCAN_IE.bit.RF0NE 0x5C62A %B16 #MASK=0x1
McanRegs.MCAN_IE.bit.RF0WE 0x5C62A %B16 #MASK=0x2
McanRegs.MCAN_IE.bit.RF0FE 0x5C62A %B16 #MASK=0x4
McanRegs.MCAN_IE.bit.RF0LE 0x5C62A %B16 #MASK=0x8
McanRegs.MCAN_IE.bit.RF1NE 0x5C62A %B16 #MASK=0x10
McanRegs.MCAN_IE.bit.RF1WE 0x5C62A %B16 #MASK=0x20
McanRegs.MCAN_IE.bit.RF1FE 0x5C62A %B16 #MASK=0x40
McanRegs.MCAN_IE.bit.RF1LE 0x5C62A %B16 #MASK=0x80
McanRegs.MCAN_IE.bit.HPME 0x5C62A %B16 #MASK=0x100
McanRegs.MCAN_IE.bit.TCE 0x5C62A %B16 #MASK=0x200
McanRegs.MCAN_IE.bit.TCFE 0x5C62A %B16 #MASK=0x400
McanRegs.MCAN_IE.bit.TFEE 0x5C62A %B16 #MASK=0x800
McanRegs.MCAN_IE.bit.TEFNE 0x5C62A %B16 #MASK=0x1000
McanRegs.MCAN_IE.bit.TEFWE 0x5C62A %B16 #MASK=0x2000
McanRegs.MCAN_IE.bit.TEFFE 0x5C62A %B16 #MASK=0x4000
McanRegs.MCAN_IE.bit.TEFLE 0x5C62A %B16 #MASK=0x8000
McanRegs.MCAN_IE.bit.TSWE 0x5C62B %B16 #MASK=0x1
McanRegs.MCAN_IE.bit.MRAFE 0x5C62B %B16 #MASK=0x2
McanRegs.MCAN_IE.bit.TOOE 0x5C62B %B16 #MASK=0x4
McanRegs.MCAN_IE.bit.DRXE 0x5C62B %B16 #MASK=0x8
McanRegs.MCAN_IE.bit.BECE 0x5C62B %B16 #MASK=0x10
McanRegs.MCAN_IE.bit.BEUE 0x5C62B %B16 #MASK=0x20
McanRegs.MCAN_IE.bit.ELOE 0x5C62B %B16 #MASK=0x40
McanRegs.MCAN_IE.bit.EPE 0x5C62B %B16 #MASK=0x80
McanRegs.MCAN_IE.bit.EWE 0x5C62B %B16 #MASK=0x100
McanRegs.MCAN_IE.bit.BOE 0x5C62B %B16 #MASK=0x200
McanRegs.MCAN_IE.bit.WDIE 0x5C62B %B16 #MASK=0x400
McanRegs.MCAN_IE.bit.PEAE 0x5C62B %B16 #MASK=0x800
McanRegs.MCAN_IE.bit.PEDE 0x5C62B %B16 #MASK=0x1000
McanRegs.MCAN_IE.bit.ARAE 0x5C62B %B16 #MASK=0x2000
McanRegs.MCAN_IE.bit.rsvd1 0x5C62B %B16 #MASK=0xC000
McanRegs.MCAN_ILS.all 0x5C62C %U32 #Unsigned
McanRegs.MCAN_ILS.bit.RF0NL 0x5C62C %B16 #MASK=0x1
McanRegs.MCAN_ILS.bit.RF0WL 0x5C62C %B16 #MASK=0x2
McanRegs.MCAN_ILS.bit.RF0FL 0x5C62C %B16 #MASK=0x4
McanRegs.MCAN_ILS.bit.RF0LL 0x5C62C %B16 #MASK=0x8
McanRegs.MCAN_ILS.bit.RF1NL 0x5C62C %B16 #MASK=0x10
McanRegs.MCAN_ILS.bit.RF1WL 0x5C62C %B16 #MASK=0x20
McanRegs.MCAN_ILS.bit.RF1FL 0x5C62C %B16 #MASK=0x40
McanRegs.MCAN_ILS.bit.RF1LL 0x5C62C %B16 #MASK=0x80
McanRegs.MCAN_ILS.bit.HPML 0x5C62C %B16 #MASK=0x100
McanRegs.MCAN_ILS.bit.TCL 0x5C62C %B16 #MASK=0x200
McanRegs.MCAN_ILS.bit.TCFL 0x5C62C %B16 #MASK=0x400
McanRegs.MCAN_ILS.bit.TFEL 0x5C62C %B16 #MASK=0x800
McanRegs.MCAN_ILS.bit.TEFNL 0x5C62C %B16 #MASK=0x1000
McanRegs.MCAN_ILS.bit.TEFWL 0x5C62C %B16 #MASK=0x2000
McanRegs.MCAN_ILS.bit.TEFFL 0x5C62C %B16 #MASK=0x4000
McanRegs.MCAN_ILS.bit.TEFLL 0x5C62C %B16 #MASK=0x8000
McanRegs.MCAN_ILS.bit.TSWL 0x5C62D %B16 #MASK=0x1
McanRegs.MCAN_ILS.bit.MRAFL 0x5C62D %B16 #MASK=0x2
McanRegs.MCAN_ILS.bit.TOOL 0x5C62D %B16 #MASK=0x4
McanRegs.MCAN_ILS.bit.DRXL 0x5C62D %B16 #MASK=0x8
McanRegs.MCAN_ILS.bit.BECL 0x5C62D %B16 #MASK=0x10
McanRegs.MCAN_ILS.bit.BEUL 0x5C62D %B16 #MASK=0x20
McanRegs.MCAN_ILS.bit.ELOL 0x5C62D %B16 #MASK=0x40
McanRegs.MCAN_ILS.bit.EPL 0x5C62D %B16 #MASK=0x80
McanRegs.MCAN_ILS.bit.EWL 0x5C62D %B16 #MASK=0x100
McanRegs.MCAN_ILS.bit.BOL 0x5C62D %B16 #MASK=0x200
McanRegs.MCAN_ILS.bit.WDIL 0x5C62D %B16 #MASK=0x400
McanRegs.MCAN_ILS.bit.PEAL 0x5C62D %B16 #MASK=0x800
McanRegs.MCAN_ILS.bit.PEDL 0x5C62D %B16 #MASK=0x1000
McanRegs.MCAN_ILS.bit.ARAL 0x5C62D %B16 #MASK=0x2000
McanRegs.MCAN_ILS.bit.rsvd1 0x5C62D %B16 #MASK=0xC000
McanRegs.MCAN_ILE.all 0x5C62E %U32 #Unsigned
McanRegs.MCAN_ILE.bit.EINT0 0x5C62E %B16 #MASK=0x1
McanRegs.MCAN_ILE.bit.EINT1 0x5C62E %B16 #MASK=0x2
McanRegs.MCAN_ILE.bit.rsvd1 0x5C62E %B16 #MASK=0xFFFC
McanRegs.MCAN_ILE.bit.rsvd2 0x5C62F %B16 #MASK=0xFFFF
McanRegs.rsvd4[0] 0x5C630 %U16 #Unsigned
McanRegs.rsvd4[1] 0x5C631 %U16 #Unsigned
McanRegs.rsvd4[2] 0x5C632 %U16 #Unsigned
McanRegs.rsvd4[3] 0x5C633 %U16 #Unsigned
McanRegs.rsvd4[4] 0x5C634 %U16 #Unsigned
McanRegs.rsvd4[5] 0x5C635 %U16 #Unsigned
McanRegs.rsvd4[6] 0x5C636 %U16 #Unsigned
McanRegs.rsvd4[7] 0x5C637 %U16 #Unsigned
McanRegs.rsvd4[8] 0x5C638 %U16 #Unsigned
McanRegs.rsvd4[9] 0x5C639 %U16 #Unsigned
McanRegs.rsvd4[10] 0x5C63A %U16 #Unsigned
McanRegs.rsvd4[11] 0x5C63B %U16 #Unsigned
McanRegs.rsvd4[12] 0x5C63C %U16 #Unsigned
McanRegs.rsvd4[13] 0x5C63D %U16 #Unsigned
McanRegs.rsvd4[14] 0x5C63E %U16 #Unsigned
McanRegs.rsvd4[15] 0x5C63F %U16 #Unsigned
McanRegs.MCAN_GFC.all 0x5C640 %U32 #Unsigned
McanRegs.MCAN_GFC.bit.RRFE 0x5C640 %B16 #MASK=0x1
McanRegs.MCAN_GFC.bit.RRFS 0x5C640 %B16 #MASK=0x2
McanRegs.MCAN_GFC.bit.ANFE 0x5C640 %B16 #MASK=0xC
McanRegs.MCAN_GFC.bit.ANFS 0x5C640 %B16 #MASK=0x30
McanRegs.MCAN_GFC.bit.rsvd1 0x5C640 %B16 #MASK=0xFFC0
McanRegs.MCAN_GFC.bit.rsvd2 0x5C641 %B16 #MASK=0xFFFF
McanRegs.MCAN_SIDFC.all 0x5C642 %U32 #Unsigned
McanRegs.MCAN_SIDFC.bit.rsvd1 0x5C642 %B16 #MASK=0x3
McanRegs.MCAN_SIDFC.bit.FLSSA 0x5C642 %B16 #MASK=0xFFFC
McanRegs.MCAN_SIDFC.bit.LSS 0x5C643 %B16 #MASK=0xFF
McanRegs.MCAN_SIDFC.bit.rsvd2 0x5C643 %B16 #MASK=0xFF00
McanRegs.MCAN_XIDFC.all 0x5C644 %U32 #Unsigned
McanRegs.MCAN_XIDFC.bit.rsvd1 0x5C644 %B16 #MASK=0x3
McanRegs.MCAN_XIDFC.bit.FLESA 0x5C644 %B16 #MASK=0xFFFC
McanRegs.MCAN_XIDFC.bit.LSE 0x5C645 %B16 #MASK=0x7F
McanRegs.MCAN_XIDFC.bit.rsvd2 0x5C645 %B16 #MASK=0xFF80
McanRegs.rsvd5[0] 0x5C646 %U16 #Unsigned
McanRegs.rsvd5[1] 0x5C647 %U16 #Unsigned
McanRegs.MCAN_XIDAM.all 0x5C648 %U32 #Unsigned
McanRegs.MCAN_XIDAM.bit.EIDM 0x5C648 %B32 #MASK=0x1FFFFFFF
McanRegs.MCAN_XIDAM.bit.rsvd1 0x5C649 %B16 #MASK=0xE000
McanRegs.MCAN_HPMS.all 0x5C64A %U32 #Unsigned
McanRegs.MCAN_HPMS.bit.BIDX 0x5C64A %B16 #MASK=0x3F
McanRegs.MCAN_HPMS.bit.MSI 0x5C64A %B16 #MASK=0xC0
McanRegs.MCAN_HPMS.bit.FIDX 0x5C64A %B16 #MASK=0x7F00
McanRegs.MCAN_HPMS.bit.FLST 0x5C64A %B16 #MASK=0x8000
McanRegs.MCAN_HPMS.bit.rsvd1 0x5C64B %B16 #MASK=0xFFFF
McanRegs.MCAN_NDAT1.all 0x5C64C %U32 #Unsigned
McanRegs.MCAN_NDAT1.bit.ND0 0x5C64C %B16 #MASK=0x1
McanRegs.MCAN_NDAT1.bit.ND1 0x5C64C %B16 #MASK=0x2
McanRegs.MCAN_NDAT1.bit.ND2 0x5C64C %B16 #MASK=0x4
McanRegs.MCAN_NDAT1.bit.ND3 0x5C64C %B16 #MASK=0x8
McanRegs.MCAN_NDAT1.bit.ND4 0x5C64C %B16 #MASK=0x10
McanRegs.MCAN_NDAT1.bit.ND5 0x5C64C %B16 #MASK=0x20
McanRegs.MCAN_NDAT1.bit.ND6 0x5C64C %B16 #MASK=0x40
McanRegs.MCAN_NDAT1.bit.ND7 0x5C64C %B16 #MASK=0x80
McanRegs.MCAN_NDAT1.bit.ND8 0x5C64C %B16 #MASK=0x100
McanRegs.MCAN_NDAT1.bit.ND9 0x5C64C %B16 #MASK=0x200
McanRegs.MCAN_NDAT1.bit.ND10 0x5C64C %B16 #MASK=0x400
McanRegs.MCAN_NDAT1.bit.ND11 0x5C64C %B16 #MASK=0x800
McanRegs.MCAN_NDAT1.bit.ND12 0x5C64C %B16 #MASK=0x1000
McanRegs.MCAN_NDAT1.bit.ND13 0x5C64C %B16 #MASK=0x2000
McanRegs.MCAN_NDAT1.bit.ND14 0x5C64C %B16 #MASK=0x4000
McanRegs.MCAN_NDAT1.bit.ND15 0x5C64C %B16 #MASK=0x8000
McanRegs.MCAN_NDAT1.bit.ND16 0x5C64D %B16 #MASK=0x1
McanRegs.MCAN_NDAT1.bit.ND17 0x5C64D %B16 #MASK=0x2
McanRegs.MCAN_NDAT1.bit.ND18 0x5C64D %B16 #MASK=0x4
McanRegs.MCAN_NDAT1.bit.ND19 0x5C64D %B16 #MASK=0x8
McanRegs.MCAN_NDAT1.bit.ND20 0x5C64D %B16 #MASK=0x10
McanRegs.MCAN_NDAT1.bit.ND21 0x5C64D %B16 #MASK=0x20
McanRegs.MCAN_NDAT1.bit.ND22 0x5C64D %B16 #MASK=0x40
McanRegs.MCAN_NDAT1.bit.ND23 0x5C64D %B16 #MASK=0x80
McanRegs.MCAN_NDAT1.bit.ND24 0x5C64D %B16 #MASK=0x100
McanRegs.MCAN_NDAT1.bit.ND25 0x5C64D %B16 #MASK=0x200
McanRegs.MCAN_NDAT1.bit.ND26 0x5C64D %B16 #MASK=0x400
McanRegs.MCAN_NDAT1.bit.ND27 0x5C64D %B16 #MASK=0x800
McanRegs.MCAN_NDAT1.bit.ND28 0x5C64D %B16 #MASK=0x1000
McanRegs.MCAN_NDAT1.bit.ND29 0x5C64D %B16 #MASK=0x2000
McanRegs.MCAN_NDAT1.bit.ND30 0x5C64D %B16 #MASK=0x4000
McanRegs.MCAN_NDAT1.bit.ND31 0x5C64D %B16 #MASK=0x8000
McanRegs.MCAN_NDAT2.all 0x5C64E %U32 #Unsigned
McanRegs.MCAN_NDAT2.bit.ND32 0x5C64E %B16 #MASK=0x1
McanRegs.MCAN_NDAT2.bit.ND33 0x5C64E %B16 #MASK=0x2
McanRegs.MCAN_NDAT2.bit.ND34 0x5C64E %B16 #MASK=0x4
McanRegs.MCAN_NDAT2.bit.ND35 0x5C64E %B16 #MASK=0x8
McanRegs.MCAN_NDAT2.bit.ND36 0x5C64E %B16 #MASK=0x10
McanRegs.MCAN_NDAT2.bit.ND37 0x5C64E %B16 #MASK=0x20
McanRegs.MCAN_NDAT2.bit.ND38 0x5C64E %B16 #MASK=0x40
McanRegs.MCAN_NDAT2.bit.ND39 0x5C64E %B16 #MASK=0x80
McanRegs.MCAN_NDAT2.bit.ND40 0x5C64E %B16 #MASK=0x100
McanRegs.MCAN_NDAT2.bit.ND41 0x5C64E %B16 #MASK=0x200
McanRegs.MCAN_NDAT2.bit.ND42 0x5C64E %B16 #MASK=0x400
McanRegs.MCAN_NDAT2.bit.ND43 0x5C64E %B16 #MASK=0x800
McanRegs.MCAN_NDAT2.bit.ND44 0x5C64E %B16 #MASK=0x1000
McanRegs.MCAN_NDAT2.bit.ND45 0x5C64E %B16 #MASK=0x2000
McanRegs.MCAN_NDAT2.bit.ND46 0x5C64E %B16 #MASK=0x4000
McanRegs.MCAN_NDAT2.bit.ND47 0x5C64E %B16 #MASK=0x8000
McanRegs.MCAN_NDAT2.bit.ND48 0x5C64F %B16 #MASK=0x1
McanRegs.MCAN_NDAT2.bit.ND49 0x5C64F %B16 #MASK=0x2
McanRegs.MCAN_NDAT2.bit.ND50 0x5C64F %B16 #MASK=0x4
McanRegs.MCAN_NDAT2.bit.ND51 0x5C64F %B16 #MASK=0x8
McanRegs.MCAN_NDAT2.bit.ND52 0x5C64F %B16 #MASK=0x10
McanRegs.MCAN_NDAT2.bit.ND53 0x5C64F %B16 #MASK=0x20
McanRegs.MCAN_NDAT2.bit.ND54 0x5C64F %B16 #MASK=0x40
McanRegs.MCAN_NDAT2.bit.ND55 0x5C64F %B16 #MASK=0x80
McanRegs.MCAN_NDAT2.bit.ND56 0x5C64F %B16 #MASK=0x100
McanRegs.MCAN_NDAT2.bit.ND57 0x5C64F %B16 #MASK=0x200
McanRegs.MCAN_NDAT2.bit.ND58 0x5C64F %B16 #MASK=0x400
McanRegs.MCAN_NDAT2.bit.ND59 0x5C64F %B16 #MASK=0x800
McanRegs.MCAN_NDAT2.bit.ND60 0x5C64F %B16 #MASK=0x1000
McanRegs.MCAN_NDAT2.bit.ND61 0x5C64F %B16 #MASK=0x2000
McanRegs.MCAN_NDAT2.bit.ND62 0x5C64F %B16 #MASK=0x4000
McanRegs.MCAN_NDAT2.bit.ND63 0x5C64F %B16 #MASK=0x8000
McanRegs.MCAN_RXF0C.all 0x5C650 %U32 #Unsigned
McanRegs.MCAN_RXF0C.bit.rsvd1 0x5C650 %B16 #MASK=0x3
McanRegs.MCAN_RXF0C.bit.F0SA 0x5C650 %B16 #MASK=0xFFFC
McanRegs.MCAN_RXF0C.bit.F0S 0x5C651 %B16 #MASK=0x7F
McanRegs.MCAN_RXF0C.bit.rsvd2 0x5C651 %B16 #MASK=0x80
McanRegs.MCAN_RXF0C.bit.F0WM 0x5C651 %B16 #MASK=0x7F00
McanRegs.MCAN_RXF0C.bit.F0OM 0x5C651 %B16 #MASK=0x8000
McanRegs.MCAN_RXF0S.all 0x5C652 %U32 #Unsigned
McanRegs.MCAN_RXF0S.bit.F0FL 0x5C652 %B16 #MASK=0x7F
McanRegs.MCAN_RXF0S.bit.rsvd1 0x5C652 %B16 #MASK=0x80
McanRegs.MCAN_RXF0S.bit.F0GI 0x5C652 %B16 #MASK=0x3F00
McanRegs.MCAN_RXF0S.bit.rsvd2 0x5C652 %B16 #MASK=0xC000
McanRegs.MCAN_RXF0S.bit.F0PI 0x5C653 %B16 #MASK=0x3F
McanRegs.MCAN_RXF0S.bit.rsvd3 0x5C653 %B16 #MASK=0xC0
McanRegs.MCAN_RXF0S.bit.F0F 0x5C653 %B16 #MASK=0x100
McanRegs.MCAN_RXF0S.bit.RF0L 0x5C653 %B16 #MASK=0x200
McanRegs.MCAN_RXF0S.bit.rsvd4 0x5C653 %B16 #MASK=0xFC00
McanRegs.MCAN_RXF0A.all 0x5C654 %U32 #Unsigned
McanRegs.MCAN_RXF0A.bit.F0AI 0x5C654 %B16 #MASK=0x3F
McanRegs.MCAN_RXF0A.bit.rsvd1 0x5C654 %B16 #MASK=0xFFC0
McanRegs.MCAN_RXF0A.bit.rsvd2 0x5C655 %B16 #MASK=0xFFFF
McanRegs.MCAN_RXBC.all 0x5C656 %U32 #Unsigned
McanRegs.MCAN_RXBC.bit.rsvd1 0x5C656 %B16 #MASK=0x3
McanRegs.MCAN_RXBC.bit.RBSA 0x5C656 %B16 #MASK=0xFFFC
McanRegs.MCAN_RXBC.bit.rsvd2 0x5C657 %B16 #MASK=0xFFFF
McanRegs.MCAN_RXF1C.all 0x5C658 %U32 #Unsigned
McanRegs.MCAN_RXF1C.bit.rsvd1 0x5C658 %B16 #MASK=0x3
McanRegs.MCAN_RXF1C.bit.F1SA 0x5C658 %B16 #MASK=0xFFFC
McanRegs.MCAN_RXF1C.bit.F1S 0x5C659 %B16 #MASK=0x7F
McanRegs.MCAN_RXF1C.bit.rsvd2 0x5C659 %B16 #MASK=0x80
McanRegs.MCAN_RXF1C.bit.F1WM 0x5C659 %B16 #MASK=0x7F00
McanRegs.MCAN_RXF1C.bit.F1OM 0x5C659 %B16 #MASK=0x8000
McanRegs.MCAN_RXF1S.all 0x5C65A %U32 #Unsigned
McanRegs.MCAN_RXF1S.bit.F1FL 0x5C65A %B16 #MASK=0x7F
McanRegs.MCAN_RXF1S.bit.rsvd1 0x5C65A %B16 #MASK=0x80
McanRegs.MCAN_RXF1S.bit.F1GI 0x5C65A %B16 #MASK=0x3F00
McanRegs.MCAN_RXF1S.bit.rsvd2 0x5C65A %B16 #MASK=0xC000
McanRegs.MCAN_RXF1S.bit.F1PI 0x5C65B %B16 #MASK=0x3F
McanRegs.MCAN_RXF1S.bit.rsvd3 0x5C65B %B16 #MASK=0xC0
McanRegs.MCAN_RXF1S.bit.F1F 0x5C65B %B16 #MASK=0x100
McanRegs.MCAN_RXF1S.bit.RF1L 0x5C65B %B16 #MASK=0x200
McanRegs.MCAN_RXF1S.bit.rsvd4 0x5C65B %B16 #MASK=0x3C00
McanRegs.MCAN_RXF1S.bit.DMS 0x5C65B %B16 #MASK=0xC000
McanRegs.MCAN_RXF1A.all 0x5C65C %U32 #Unsigned
McanRegs.MCAN_RXF1A.bit.F1AI 0x5C65C %B16 #MASK=0x3F
McanRegs.MCAN_RXF1A.bit.rsvd1 0x5C65C %B16 #MASK=0xFFC0
McanRegs.MCAN_RXF1A.bit.rsvd2 0x5C65D %B16 #MASK=0xFFFF
McanRegs.MCAN_RXESC.all 0x5C65E %U32 #Unsigned
McanRegs.MCAN_RXESC.bit.F0DS 0x5C65E %B16 #MASK=0x7
McanRegs.MCAN_RXESC.bit.rsvd1 0x5C65E %B16 #MASK=0x8
McanRegs.MCAN_RXESC.bit.F1DS 0x5C65E %B16 #MASK=0x70
McanRegs.MCAN_RXESC.bit.rsvd2 0x5C65E %B16 #MASK=0x80
McanRegs.MCAN_RXESC.bit.RBDS 0x5C65E %B16 #MASK=0x700
McanRegs.MCAN_RXESC.bit.rsvd3 0x5C65E %B16 #MASK=0xF800
McanRegs.MCAN_RXESC.bit.rsvd4 0x5C65F %B16 #MASK=0xFFFF
McanRegs.MCAN_TXBC.all 0x5C660 %U32 #Unsigned
McanRegs.MCAN_TXBC.bit.rsvd1 0x5C660 %B16 #MASK=0x3
McanRegs.MCAN_TXBC.bit.TBSA 0x5C660 %B16 #MASK=0xFFFC
McanRegs.MCAN_TXBC.bit.NDTB 0x5C661 %B16 #MASK=0x3F
McanRegs.MCAN_TXBC.bit.rsvd2 0x5C661 %B16 #MASK=0xC0
McanRegs.MCAN_TXBC.bit.TFQS 0x5C661 %B16 #MASK=0x3F00
McanRegs.MCAN_TXBC.bit.TFQM 0x5C661 %B16 #MASK=0x4000
McanRegs.MCAN_TXBC.bit.rsvd3 0x5C661 %B16 #MASK=0x8000
McanRegs.MCAN_TXFQS.all 0x5C662 %U32 #Unsigned
McanRegs.MCAN_TXFQS.bit.TFFL 0x5C662 %B16 #MASK=0x3F
McanRegs.MCAN_TXFQS.bit.rsvd1 0x5C662 %B16 #MASK=0xC0
McanRegs.MCAN_TXFQS.bit.TFGI 0x5C662 %B16 #MASK=0x1F00
McanRegs.MCAN_TXFQS.bit.rsvd2 0x5C662 %B16 #MASK=0xE000
McanRegs.MCAN_TXFQS.bit.TFQP 0x5C663 %B16 #MASK=0x1F
McanRegs.MCAN_TXFQS.bit.TFQF 0x5C663 %B16 #MASK=0x20
McanRegs.MCAN_TXFQS.bit.rsvd3 0x5C663 %B16 #MASK=0xFFC0
McanRegs.MCAN_TXESC.all 0x5C664 %U32 #Unsigned
McanRegs.MCAN_TXESC.bit.TBDS 0x5C664 %B16 #MASK=0x7
McanRegs.MCAN_TXESC.bit.rsvd1 0x5C664 %B16 #MASK=0xFFF8
McanRegs.MCAN_TXESC.bit.rsvd2 0x5C665 %B16 #MASK=0xFFFF
McanRegs.MCAN_TXBRP.all 0x5C666 %U32 #Unsigned
McanRegs.MCAN_TXBRP.bit.TRP0 0x5C666 %B16 #MASK=0x1
McanRegs.MCAN_TXBRP.bit.TRP1 0x5C666 %B16 #MASK=0x2
McanRegs.MCAN_TXBRP.bit.TRP2 0x5C666 %B16 #MASK=0x4
McanRegs.MCAN_TXBRP.bit.TRP3 0x5C666 %B16 #MASK=0x8
McanRegs.MCAN_TXBRP.bit.TRP4 0x5C666 %B16 #MASK=0x10
McanRegs.MCAN_TXBRP.bit.TRP5 0x5C666 %B16 #MASK=0x20
McanRegs.MCAN_TXBRP.bit.TRP6 0x5C666 %B16 #MASK=0x40
McanRegs.MCAN_TXBRP.bit.TRP7 0x5C666 %B16 #MASK=0x80
McanRegs.MCAN_TXBRP.bit.TRP8 0x5C666 %B16 #MASK=0x100
McanRegs.MCAN_TXBRP.bit.TRP9 0x5C666 %B16 #MASK=0x200
McanRegs.MCAN_TXBRP.bit.TRP10 0x5C666 %B16 #MASK=0x400
McanRegs.MCAN_TXBRP.bit.TRP11 0x5C666 %B16 #MASK=0x800
McanRegs.MCAN_TXBRP.bit.TRP12 0x5C666 %B16 #MASK=0x1000
McanRegs.MCAN_TXBRP.bit.TRP13 0x5C666 %B16 #MASK=0x2000
McanRegs.MCAN_TXBRP.bit.TRP14 0x5C666 %B16 #MASK=0x4000
McanRegs.MCAN_TXBRP.bit.TRP15 0x5C666 %B16 #MASK=0x8000
McanRegs.MCAN_TXBRP.bit.TRP16 0x5C667 %B16 #MASK=0x1
McanRegs.MCAN_TXBRP.bit.TRP17 0x5C667 %B16 #MASK=0x2
McanRegs.MCAN_TXBRP.bit.TRP18 0x5C667 %B16 #MASK=0x4
McanRegs.MCAN_TXBRP.bit.TRP19 0x5C667 %B16 #MASK=0x8
McanRegs.MCAN_TXBRP.bit.TRP20 0x5C667 %B16 #MASK=0x10
McanRegs.MCAN_TXBRP.bit.TRP21 0x5C667 %B16 #MASK=0x20
McanRegs.MCAN_TXBRP.bit.TRP22 0x5C667 %B16 #MASK=0x40
McanRegs.MCAN_TXBRP.bit.TRP23 0x5C667 %B16 #MASK=0x80
McanRegs.MCAN_TXBRP.bit.TRP24 0x5C667 %B16 #MASK=0x100
McanRegs.MCAN_TXBRP.bit.TRP25 0x5C667 %B16 #MASK=0x200
McanRegs.MCAN_TXBRP.bit.TRP26 0x5C667 %B16 #MASK=0x400
McanRegs.MCAN_TXBRP.bit.TRP27 0x5C667 %B16 #MASK=0x800
McanRegs.MCAN_TXBRP.bit.TRP28 0x5C667 %B16 #MASK=0x1000
McanRegs.MCAN_TXBRP.bit.TRP29 0x5C667 %B16 #MASK=0x2000
McanRegs.MCAN_TXBRP.bit.TRP30 0x5C667 %B16 #MASK=0x4000
McanRegs.MCAN_TXBRP.bit.TRP31 0x5C667 %B16 #MASK=0x8000
McanRegs.MCAN_TXBAR.all 0x5C668 %U32 #Unsigned
McanRegs.MCAN_TXBAR.bit._AR0 0x5C668 %B16 #MASK=0x1
McanRegs.MCAN_TXBAR.bit._AR1 0x5C668 %B16 #MASK=0x2
McanRegs.MCAN_TXBAR.bit._AR2 0x5C668 %B16 #MASK=0x4
McanRegs.MCAN_TXBAR.bit._AR3 0x5C668 %B16 #MASK=0x8
McanRegs.MCAN_TXBAR.bit._AR4 0x5C668 %B16 #MASK=0x10
McanRegs.MCAN_TXBAR.bit._AR5 0x5C668 %B16 #MASK=0x20
McanRegs.MCAN_TXBAR.bit._AR6 0x5C668 %B16 #MASK=0x40
McanRegs.MCAN_TXBAR.bit._AR7 0x5C668 %B16 #MASK=0x80
McanRegs.MCAN_TXBAR.bit._AR8 0x5C668 %B16 #MASK=0x100
McanRegs.MCAN_TXBAR.bit._AR9 0x5C668 %B16 #MASK=0x200
McanRegs.MCAN_TXBAR.bit._AR10 0x5C668 %B16 #MASK=0x400
McanRegs.MCAN_TXBAR.bit._AR11 0x5C668 %B16 #MASK=0x800
McanRegs.MCAN_TXBAR.bit._AR12 0x5C668 %B16 #MASK=0x1000
McanRegs.MCAN_TXBAR.bit._AR13 0x5C668 %B16 #MASK=0x2000
McanRegs.MCAN_TXBAR.bit._AR14 0x5C668 %B16 #MASK=0x4000
McanRegs.MCAN_TXBAR.bit._AR15 0x5C668 %B16 #MASK=0x8000
McanRegs.MCAN_TXBAR.bit._AR16 0x5C669 %B16 #MASK=0x1
McanRegs.MCAN_TXBAR.bit._AR17 0x5C669 %B16 #MASK=0x2
McanRegs.MCAN_TXBAR.bit._AR18 0x5C669 %B16 #MASK=0x4
McanRegs.MCAN_TXBAR.bit._AR19 0x5C669 %B16 #MASK=0x8
McanRegs.MCAN_TXBAR.bit._AR20 0x5C669 %B16 #MASK=0x10
McanRegs.MCAN_TXBAR.bit._AR21 0x5C669 %B16 #MASK=0x20
McanRegs.MCAN_TXBAR.bit._AR22 0x5C669 %B16 #MASK=0x40
McanRegs.MCAN_TXBAR.bit._AR23 0x5C669 %B16 #MASK=0x80
McanRegs.MCAN_TXBAR.bit._AR24 0x5C669 %B16 #MASK=0x100
McanRegs.MCAN_TXBAR.bit._AR25 0x5C669 %B16 #MASK=0x200
McanRegs.MCAN_TXBAR.bit._AR26 0x5C669 %B16 #MASK=0x400
McanRegs.MCAN_TXBAR.bit._AR27 0x5C669 %B16 #MASK=0x800
McanRegs.MCAN_TXBAR.bit._AR28 0x5C669 %B16 #MASK=0x1000
McanRegs.MCAN_TXBAR.bit._AR29 0x5C669 %B16 #MASK=0x2000
McanRegs.MCAN_TXBAR.bit._AR30 0x5C669 %B16 #MASK=0x4000
McanRegs.MCAN_TXBAR.bit._AR31 0x5C669 %B16 #MASK=0x8000
McanRegs.MCAN_TXBCR.all 0x5C66A %U32 #Unsigned
McanRegs.MCAN_TXBCR.bit.CR0 0x5C66A %B16 #MASK=0x1
McanRegs.MCAN_TXBCR.bit.CR1 0x5C66A %B16 #MASK=0x2
McanRegs.MCAN_TXBCR.bit.CR2 0x5C66A %B16 #MASK=0x4
McanRegs.MCAN_TXBCR.bit.CR3 0x5C66A %B16 #MASK=0x8
McanRegs.MCAN_TXBCR.bit.CR4 0x5C66A %B16 #MASK=0x10
McanRegs.MCAN_TXBCR.bit.CR5 0x5C66A %B16 #MASK=0x20
McanRegs.MCAN_TXBCR.bit.CR6 0x5C66A %B16 #MASK=0x40
McanRegs.MCAN_TXBCR.bit.CR7 0x5C66A %B16 #MASK=0x80
McanRegs.MCAN_TXBCR.bit.CR8 0x5C66A %B16 #MASK=0x100
McanRegs.MCAN_TXBCR.bit.CR9 0x5C66A %B16 #MASK=0x200
McanRegs.MCAN_TXBCR.bit.CR10 0x5C66A %B16 #MASK=0x400
McanRegs.MCAN_TXBCR.bit.CR11 0x5C66A %B16 #MASK=0x800
McanRegs.MCAN_TXBCR.bit.CR12 0x5C66A %B16 #MASK=0x1000
McanRegs.MCAN_TXBCR.bit.CR13 0x5C66A %B16 #MASK=0x2000
McanRegs.MCAN_TXBCR.bit.CR14 0x5C66A %B16 #MASK=0x4000
McanRegs.MCAN_TXBCR.bit.CR15 0x5C66A %B16 #MASK=0x8000
McanRegs.MCAN_TXBCR.bit.CR16 0x5C66B %B16 #MASK=0x1
McanRegs.MCAN_TXBCR.bit.CR17 0x5C66B %B16 #MASK=0x2
McanRegs.MCAN_TXBCR.bit.CR18 0x5C66B %B16 #MASK=0x4
McanRegs.MCAN_TXBCR.bit.CR19 0x5C66B %B16 #MASK=0x8
McanRegs.MCAN_TXBCR.bit.CR20 0x5C66B %B16 #MASK=0x10
McanRegs.MCAN_TXBCR.bit.CR21 0x5C66B %B16 #MASK=0x20
McanRegs.MCAN_TXBCR.bit.CR22 0x5C66B %B16 #MASK=0x40
McanRegs.MCAN_TXBCR.bit.CR23 0x5C66B %B16 #MASK=0x80
McanRegs.MCAN_TXBCR.bit.CR24 0x5C66B %B16 #MASK=0x100
McanRegs.MCAN_TXBCR.bit.CR25 0x5C66B %B16 #MASK=0x200
McanRegs.MCAN_TXBCR.bit.CR26 0x5C66B %B16 #MASK=0x400
McanRegs.MCAN_TXBCR.bit.CR27 0x5C66B %B16 #MASK=0x800
McanRegs.MCAN_TXBCR.bit.CR28 0x5C66B %B16 #MASK=0x1000
McanRegs.MCAN_TXBCR.bit.CR29 0x5C66B %B16 #MASK=0x2000
McanRegs.MCAN_TXBCR.bit.CR30 0x5C66B %B16 #MASK=0x4000
McanRegs.MCAN_TXBCR.bit.CR31 0x5C66B %B16 #MASK=0x8000
McanRegs.MCAN_TXBTO.all 0x5C66C %U32 #Unsigned
McanRegs.MCAN_TXBTO.bit.TO0 0x5C66C %B16 #MASK=0x1
McanRegs.MCAN_TXBTO.bit.TO1 0x5C66C %B16 #MASK=0x2
McanRegs.MCAN_TXBTO.bit.TO2 0x5C66C %B16 #MASK=0x4
McanRegs.MCAN_TXBTO.bit.TO3 0x5C66C %B16 #MASK=0x8
McanRegs.MCAN_TXBTO.bit.TO4 0x5C66C %B16 #MASK=0x10
McanRegs.MCAN_TXBTO.bit.TO5 0x5C66C %B16 #MASK=0x20
McanRegs.MCAN_TXBTO.bit.TO6 0x5C66C %B16 #MASK=0x40
McanRegs.MCAN_TXBTO.bit.TO7 0x5C66C %B16 #MASK=0x80
McanRegs.MCAN_TXBTO.bit.TO8 0x5C66C %B16 #MASK=0x100
McanRegs.MCAN_TXBTO.bit.TO9 0x5C66C %B16 #MASK=0x200
McanRegs.MCAN_TXBTO.bit.TO10 0x5C66C %B16 #MASK=0x400
McanRegs.MCAN_TXBTO.bit.TO11 0x5C66C %B16 #MASK=0x800
McanRegs.MCAN_TXBTO.bit.TO12 0x5C66C %B16 #MASK=0x1000
McanRegs.MCAN_TXBTO.bit.TO13 0x5C66C %B16 #MASK=0x2000
McanRegs.MCAN_TXBTO.bit.TO14 0x5C66C %B16 #MASK=0x4000
McanRegs.MCAN_TXBTO.bit.TO15 0x5C66C %B16 #MASK=0x8000
McanRegs.MCAN_TXBTO.bit.TO16 0x5C66D %B16 #MASK=0x1
McanRegs.MCAN_TXBTO.bit.TO17 0x5C66D %B16 #MASK=0x2
McanRegs.MCAN_TXBTO.bit.TO18 0x5C66D %B16 #MASK=0x4
McanRegs.MCAN_TXBTO.bit.TO19 0x5C66D %B16 #MASK=0x8
McanRegs.MCAN_TXBTO.bit.TO20 0x5C66D %B16 #MASK=0x10
McanRegs.MCAN_TXBTO.bit.TO21 0x5C66D %B16 #MASK=0x20
McanRegs.MCAN_TXBTO.bit.TO22 0x5C66D %B16 #MASK=0x40
McanRegs.MCAN_TXBTO.bit.TO23 0x5C66D %B16 #MASK=0x80
McanRegs.MCAN_TXBTO.bit.TO24 0x5C66D %B16 #MASK=0x100
McanRegs.MCAN_TXBTO.bit.TO25 0x5C66D %B16 #MASK=0x200
McanRegs.MCAN_TXBTO.bit.TO26 0x5C66D %B16 #MASK=0x400
McanRegs.MCAN_TXBTO.bit.TO27 0x5C66D %B16 #MASK=0x800
McanRegs.MCAN_TXBTO.bit.TO28 0x5C66D %B16 #MASK=0x1000
McanRegs.MCAN_TXBTO.bit.TO29 0x5C66D %B16 #MASK=0x2000
McanRegs.MCAN_TXBTO.bit.TO30 0x5C66D %B16 #MASK=0x4000
McanRegs.MCAN_TXBTO.bit.TO31 0x5C66D %B16 #MASK=0x8000
McanRegs.MCAN_TXBCF.all 0x5C66E %U32 #Unsigned
McanRegs.MCAN_TXBCF.bit.CF0 0x5C66E %B16 #MASK=0x1
McanRegs.MCAN_TXBCF.bit.CF1 0x5C66E %B16 #MASK=0x2
McanRegs.MCAN_TXBCF.bit.CF2 0x5C66E %B16 #MASK=0x4
McanRegs.MCAN_TXBCF.bit.CF3 0x5C66E %B16 #MASK=0x8
McanRegs.MCAN_TXBCF.bit.CF4 0x5C66E %B16 #MASK=0x10
McanRegs.MCAN_TXBCF.bit.CF5 0x5C66E %B16 #MASK=0x20
McanRegs.MCAN_TXBCF.bit.CF6 0x5C66E %B16 #MASK=0x40
McanRegs.MCAN_TXBCF.bit.CF7 0x5C66E %B16 #MASK=0x80
McanRegs.MCAN_TXBCF.bit.CF8 0x5C66E %B16 #MASK=0x100
McanRegs.MCAN_TXBCF.bit.CF9 0x5C66E %B16 #MASK=0x200
McanRegs.MCAN_TXBCF.bit.CF10 0x5C66E %B16 #MASK=0x400
McanRegs.MCAN_TXBCF.bit.CF11 0x5C66E %B16 #MASK=0x800
McanRegs.MCAN_TXBCF.bit.CF12 0x5C66E %B16 #MASK=0x1000
McanRegs.MCAN_TXBCF.bit.CF13 0x5C66E %B16 #MASK=0x2000
McanRegs.MCAN_TXBCF.bit.CF14 0x5C66E %B16 #MASK=0x4000
McanRegs.MCAN_TXBCF.bit.CF15 0x5C66E %B16 #MASK=0x8000
McanRegs.MCAN_TXBCF.bit.CF16 0x5C66F %B16 #MASK=0x1
McanRegs.MCAN_TXBCF.bit.CF17 0x5C66F %B16 #MASK=0x2
McanRegs.MCAN_TXBCF.bit.CF18 0x5C66F %B16 #MASK=0x4
McanRegs.MCAN_TXBCF.bit.CF19 0x5C66F %B16 #MASK=0x8
McanRegs.MCAN_TXBCF.bit.CF20 0x5C66F %B16 #MASK=0x10
McanRegs.MCAN_TXBCF.bit.CF21 0x5C66F %B16 #MASK=0x20
McanRegs.MCAN_TXBCF.bit.CF22 0x5C66F %B16 #MASK=0x40
McanRegs.MCAN_TXBCF.bit.CF23 0x5C66F %B16 #MASK=0x80
McanRegs.MCAN_TXBCF.bit.CF24 0x5C66F %B16 #MASK=0x100
McanRegs.MCAN_TXBCF.bit.CF25 0x5C66F %B16 #MASK=0x200
McanRegs.MCAN_TXBCF.bit.CF26 0x5C66F %B16 #MASK=0x400
McanRegs.MCAN_TXBCF.bit.CF27 0x5C66F %B16 #MASK=0x800
McanRegs.MCAN_TXBCF.bit.CF28 0x5C66F %B16 #MASK=0x1000
McanRegs.MCAN_TXBCF.bit.CF29 0x5C66F %B16 #MASK=0x2000
McanRegs.MCAN_TXBCF.bit.CF30 0x5C66F %B16 #MASK=0x4000
McanRegs.MCAN_TXBCF.bit.CF31 0x5C66F %B16 #MASK=0x8000
McanRegs.MCAN_TXBTIE.all 0x5C670 %U32 #Unsigned
McanRegs.MCAN_TXBTIE.bit.TIE0 0x5C670 %B16 #MASK=0x1
McanRegs.MCAN_TXBTIE.bit.TIE1 0x5C670 %B16 #MASK=0x2
McanRegs.MCAN_TXBTIE.bit.TIE2 0x5C670 %B16 #MASK=0x4
McanRegs.MCAN_TXBTIE.bit.TIE3 0x5C670 %B16 #MASK=0x8
McanRegs.MCAN_TXBTIE.bit.TIE4 0x5C670 %B16 #MASK=0x10
McanRegs.MCAN_TXBTIE.bit.TIE5 0x5C670 %B16 #MASK=0x20
McanRegs.MCAN_TXBTIE.bit.TIE6 0x5C670 %B16 #MASK=0x40
McanRegs.MCAN_TXBTIE.bit.TIE7 0x5C670 %B16 #MASK=0x80
McanRegs.MCAN_TXBTIE.bit.TIE8 0x5C670 %B16 #MASK=0x100
McanRegs.MCAN_TXBTIE.bit.TIE9 0x5C670 %B16 #MASK=0x200
McanRegs.MCAN_TXBTIE.bit.TIE10 0x5C670 %B16 #MASK=0x400
McanRegs.MCAN_TXBTIE.bit.TIE11 0x5C670 %B16 #MASK=0x800
McanRegs.MCAN_TXBTIE.bit.TIE12 0x5C670 %B16 #MASK=0x1000
McanRegs.MCAN_TXBTIE.bit.TIE13 0x5C670 %B16 #MASK=0x2000
McanRegs.MCAN_TXBTIE.bit.TIE14 0x5C670 %B16 #MASK=0x4000
McanRegs.MCAN_TXBTIE.bit.TIE15 0x5C670 %B16 #MASK=0x8000
McanRegs.MCAN_TXBTIE.bit.TIE16 0x5C671 %B16 #MASK=0x1
McanRegs.MCAN_TXBTIE.bit.TIE17 0x5C671 %B16 #MASK=0x2
McanRegs.MCAN_TXBTIE.bit.TIE18 0x5C671 %B16 #MASK=0x4
McanRegs.MCAN_TXBTIE.bit.TIE19 0x5C671 %B16 #MASK=0x8
McanRegs.MCAN_TXBTIE.bit.TIE20 0x5C671 %B16 #MASK=0x10
McanRegs.MCAN_TXBTIE.bit.TIE21 0x5C671 %B16 #MASK=0x20
McanRegs.MCAN_TXBTIE.bit.TIE22 0x5C671 %B16 #MASK=0x40
McanRegs.MCAN_TXBTIE.bit.TIE23 0x5C671 %B16 #MASK=0x80
McanRegs.MCAN_TXBTIE.bit.TIE24 0x5C671 %B16 #MASK=0x100
McanRegs.MCAN_TXBTIE.bit.TIE25 0x5C671 %B16 #MASK=0x200
McanRegs.MCAN_TXBTIE.bit.TIE26 0x5C671 %B16 #MASK=0x400
McanRegs.MCAN_TXBTIE.bit.TIE27 0x5C671 %B16 #MASK=0x800
McanRegs.MCAN_TXBTIE.bit.TIE28 0x5C671 %B16 #MASK=0x1000
McanRegs.MCAN_TXBTIE.bit.TIE29 0x5C671 %B16 #MASK=0x2000
McanRegs.MCAN_TXBTIE.bit.TIE30 0x5C671 %B16 #MASK=0x4000
McanRegs.MCAN_TXBTIE.bit.TIE31 0x5C671 %B16 #MASK=0x8000
McanRegs.MCAN_TXBCIE.all 0x5C672 %U32 #Unsigned
McanRegs.MCAN_TXBCIE.bit.CFIE0 0x5C672 %B16 #MASK=0x1
McanRegs.MCAN_TXBCIE.bit.CFIE1 0x5C672 %B16 #MASK=0x2
McanRegs.MCAN_TXBCIE.bit.CFIE2 0x5C672 %B16 #MASK=0x4
McanRegs.MCAN_TXBCIE.bit.CFIE3 0x5C672 %B16 #MASK=0x8
McanRegs.MCAN_TXBCIE.bit.CFIE4 0x5C672 %B16 #MASK=0x10
McanRegs.MCAN_TXBCIE.bit.CFIE5 0x5C672 %B16 #MASK=0x20
McanRegs.MCAN_TXBCIE.bit.CFIE6 0x5C672 %B16 #MASK=0x40
McanRegs.MCAN_TXBCIE.bit.CFIE7 0x5C672 %B16 #MASK=0x80
McanRegs.MCAN_TXBCIE.bit.CFIE8 0x5C672 %B16 #MASK=0x100
McanRegs.MCAN_TXBCIE.bit.CFIE9 0x5C672 %B16 #MASK=0x200
McanRegs.MCAN_TXBCIE.bit.CFIE10 0x5C672 %B16 #MASK=0x400
McanRegs.MCAN_TXBCIE.bit.CFIE11 0x5C672 %B16 #MASK=0x800
McanRegs.MCAN_TXBCIE.bit.CFIE12 0x5C672 %B16 #MASK=0x1000
McanRegs.MCAN_TXBCIE.bit.CFIE13 0x5C672 %B16 #MASK=0x2000
McanRegs.MCAN_TXBCIE.bit.CFIE14 0x5C672 %B16 #MASK=0x4000
McanRegs.MCAN_TXBCIE.bit.CFIE15 0x5C672 %B16 #MASK=0x8000
McanRegs.MCAN_TXBCIE.bit.CFIE16 0x5C673 %B16 #MASK=0x1
McanRegs.MCAN_TXBCIE.bit.CFIE17 0x5C673 %B16 #MASK=0x2
McanRegs.MCAN_TXBCIE.bit.CFIE18 0x5C673 %B16 #MASK=0x4
McanRegs.MCAN_TXBCIE.bit.CFIE19 0x5C673 %B16 #MASK=0x8
McanRegs.MCAN_TXBCIE.bit.CFIE20 0x5C673 %B16 #MASK=0x10
McanRegs.MCAN_TXBCIE.bit.CFIE21 0x5C673 %B16 #MASK=0x20
McanRegs.MCAN_TXBCIE.bit.CFIE22 0x5C673 %B16 #MASK=0x40
McanRegs.MCAN_TXBCIE.bit.CFIE23 0x5C673 %B16 #MASK=0x80
McanRegs.MCAN_TXBCIE.bit.CFIE24 0x5C673 %B16 #MASK=0x100
McanRegs.MCAN_TXBCIE.bit.CFIE25 0x5C673 %B16 #MASK=0x200
McanRegs.MCAN_TXBCIE.bit.CFIE26 0x5C673 %B16 #MASK=0x400
McanRegs.MCAN_TXBCIE.bit.CFIE27 0x5C673 %B16 #MASK=0x800
McanRegs.MCAN_TXBCIE.bit.CFIE28 0x5C673 %B16 #MASK=0x1000
McanRegs.MCAN_TXBCIE.bit.CFIE29 0x5C673 %B16 #MASK=0x2000
McanRegs.MCAN_TXBCIE.bit.CFIE30 0x5C673 %B16 #MASK=0x4000
McanRegs.MCAN_TXBCIE.bit.CFIE31 0x5C673 %B16 #MASK=0x8000
McanRegs.rsvd6[0] 0x5C674 %U16 #Unsigned
McanRegs.rsvd6[1] 0x5C675 %U16 #Unsigned
McanRegs.rsvd6[2] 0x5C676 %U16 #Unsigned
McanRegs.rsvd6[3] 0x5C677 %U16 #Unsigned
McanRegs.MCAN_TXEFC.all 0x5C678 %U32 #Unsigned
McanRegs.MCAN_TXEFC.bit.rsvd1 0x5C678 %B16 #MASK=0x3
McanRegs.MCAN_TXEFC.bit.EFSA 0x5C678 %B16 #MASK=0xFFFC
McanRegs.MCAN_TXEFC.bit.EFS 0x5C679 %B16 #MASK=0x3F
McanRegs.MCAN_TXEFC.bit.rsvd2 0x5C679 %B16 #MASK=0xC0
McanRegs.MCAN_TXEFC.bit.EFWM 0x5C679 %B16 #MASK=0x3F00
McanRegs.MCAN_TXEFC.bit.rsvd3 0x5C679 %B16 #MASK=0xC000
McanRegs.MCAN_TXEFS.all 0x5C67A %U32 #Unsigned
McanRegs.MCAN_TXEFS.bit.EFFL 0x5C67A %B16 #MASK=0x3F
McanRegs.MCAN_TXEFS.bit.rsvd1 0x5C67A %B16 #MASK=0xC0
McanRegs.MCAN_TXEFS.bit.EFGI 0x5C67A %B16 #MASK=0x1F00
McanRegs.MCAN_TXEFS.bit.rsvd2 0x5C67A %B16 #MASK=0xE000
McanRegs.MCAN_TXEFS.bit.EFPI 0x5C67B %B16 #MASK=0x1F
McanRegs.MCAN_TXEFS.bit.rsvd3 0x5C67B %B16 #MASK=0xE0
McanRegs.MCAN_TXEFS.bit.EFF 0x5C67B %B16 #MASK=0x100
McanRegs.MCAN_TXEFS.bit.TEFL 0x5C67B %B16 #MASK=0x200
McanRegs.MCAN_TXEFS.bit.rsvd4 0x5C67B %B16 #MASK=0xFC00
McanRegs.MCAN_TXEFA.all 0x5C67C %U32 #Unsigned
McanRegs.MCAN_TXEFA.bit.EFAI 0x5C67C %B16 #MASK=0x1F
McanRegs.MCAN_TXEFA.bit.rsvd1 0x5C67C %B16 #MASK=0xFFE0
McanRegs.MCAN_TXEFA.bit.rsvd2 0x5C67D %B16 #MASK=0xFFFF
HicRegs.HICREV.all 0x6500 %U32 #Unsigned
HicRegs.HICREV.bit.MINOR 0x6500 %B16 #MASK=0x3F
HicRegs.HICREV.bit.CUSTOM 0x6500 %B16 #MASK=0xC0
HicRegs.HICREV.bit.MAJOR 0x6500 %B16 #MASK=0x700
HicRegs.HICREV.bit.RTL 0x6500 %B16 #MASK=0xF800
HicRegs.HICREV.bit.FUNC 0x6501 %B16 #MASK=0xFFF
HicRegs.HICREV.bit.rsvd1 0x6501 %B16 #MASK=0x3000
HicRegs.HICREV.bit.SCHEME 0x6501 %B16 #MASK=0xC000
HicRegs.HICGCR.all 0x6502 %U32 #Unsigned
HicRegs.HICGCR.bit.HICEN 0x6502 %B16 #MASK=0xF
HicRegs.HICGCR.bit.rsvd1 0x6502 %B16 #MASK=0xFFF0
HicRegs.HICGCR.bit.rsvd2 0x6503 %B16 #MASK=0xFFFF
HicRegs.HICLOCK.all 0x6504 %U32 #Unsigned
HicRegs.HICLOCK.bit.LOCK 0x6504 %B16 #MASK=0x1
HicRegs.HICLOCK.bit.rsvd1 0x6504 %B16 #MASK=0xFFFE
HicRegs.HICLOCK.bit.WRITE_ENABLE_KEY 0x6505 %B16 #MASK=0xFFFF
HicRegs.HICMODECR.all 0x6506 %U32 #Unsigned
HicRegs.HICMODECR.bit.DW_MODE 0x6506 %B16 #MASK=0x3
HicRegs.HICMODECR.bit.rsvd1 0x6506 %B16 #MASK=0xC
HicRegs.HICMODECR.bit.RW_MODE 0x6506 %B16 #MASK=0x10
HicRegs.HICMODECR.bit.BEN_PRESENT 0x6506 %B16 #MASK=0x20
HicRegs.HICMODECR.bit.RDY_PRESENT 0x6506 %B16 #MASK=0x40
HicRegs.HICMODECR.bit.rsvd2 0x6506 %B16 #MASK=0x80
HicRegs.HICMODECR.bit.H2DBUF_DEVWREN 0x6506 %B16 #MASK=0x100
HicRegs.HICMODECR.bit.D2HBUF_HOSTWREN 0x6506 %B16 #MASK=0x200
HicRegs.HICMODECR.bit.EN_DEVACC 0x6506 %B16 #MASK=0x400
HicRegs.HICMODECR.bit.EN_HOSTWREALLOW 0x6506 %B16 #MASK=0x800
HicRegs.HICMODECR.bit.rsvd3 0x6506 %B16 #MASK=0xF000
HicRegs.HICMODECR.bit.rsvd4 0x6507 %B16 #MASK=0xFFFF
HicRegs.HICPINPOLCR.all 0x6508 %U32 #Unsigned
HicRegs.HICPINPOLCR.bit.CS_POL 0x6508 %B16 #MASK=0x1
HicRegs.HICPINPOLCR.bit.BEN_POL 0x6508 %B16 #MASK=0x2
HicRegs.HICPINPOLCR.bit.OE_POL 0x6508 %B16 #MASK=0x4
HicRegs.HICPINPOLCR.bit.WE_POL 0x6508 %B16 #MASK=0x8
HicRegs.HICPINPOLCR.bit.RDY_POL 0x6508 %B16 #MASK=0x10
HicRegs.HICPINPOLCR.bit.rsvd1 0x6508 %B16 #MASK=0xFFE0
HicRegs.HICPINPOLCR.bit.rsvd2 0x6509 %B16 #MASK=0xFFFF
HicRegs.HICBASESEL.all 0x650A %U32 #Unsigned
HicRegs.HICBASESEL.bit.BASE_SELECT 0x650A %B16 #MASK=0x7
HicRegs.HICBASESEL.bit.rsvd1 0x650A %B16 #MASK=0xFFF8
HicRegs.HICBASESEL.bit.rsvd2 0x650B %B16 #MASK=0xFFFF
HicRegs.HICHOSTCR.all 0x650C %U32 #Unsigned
HicRegs.HICHOSTCR.bit.EALLOW_EN 0x650C %B16 #MASK=0x1
HicRegs.HICHOSTCR.bit.ACCSIZE 0x650C %B16 #MASK=0x2
HicRegs.HICHOSTCR.bit.PAGESEL 0x650C %B16 #MASK=0x4
HicRegs.HICHOSTCR.bit.rsvd1 0x650C %B16 #MASK=0xF8
HicRegs.HICHOSTCR.bit.HKEY 0x650C %B16 #MASK=0xFF00
HicRegs.HICHOSTCR.bit.rsvd2 0x650D %B16 #MASK=0xFFFF
HicRegs.HICERRADDR.all 0x650E %U32 #Unsigned
HicRegs.HICERRADDR.bit.H2D_ERR_ADDR 0x650E %B16 #MASK=0xFF
HicRegs.HICERRADDR.bit.rsvd1 0x650E %B16 #MASK=0xF00
HicRegs.HICERRADDR.bit.H2D_BASE_SEL 0x650E %B16 #MASK=0x7000
HicRegs.HICERRADDR.bit.rsvd2 0x650E %B16 #MASK=0x8000
HicRegs.HICERRADDR.bit.D2H_ERR_ADDR 0x650F %B16 #MASK=0xFF
HicRegs.HICERRADDR.bit.rsvd3 0x650F %B16 #MASK=0xF00
HicRegs.HICERRADDR.bit.D2H_BASE_SEL 0x650F %B16 #MASK=0x7000
HicRegs.HICERRADDR.bit.rsvd4 0x650F %B16 #MASK=0x8000
HicRegs.HICH2DTOKEN 0x6510 %U32 #Unsigned
HicRegs.HICD2HTOKEN 0x6512 %U32 #Unsigned
HicRegs.HICDBADDR0.all 0x6514 %U32 #Unsigned
HicRegs.HICDBADDR0.bit.rsvd1 0x6514 %B16 #MASK=0x7F
HicRegs.HICDBADDR0.bit.BASE_ADDR 0x6514 %B32 #MASK=0xFFFFFF80
HicRegs.HICDBADDR1.all 0x6516 %U32 #Unsigned
HicRegs.HICDBADDR1.bit.rsvd1 0x6516 %B16 #MASK=0x7F
HicRegs.HICDBADDR1.bit.BASE_ADDR 0x6516 %B32 #MASK=0xFFFFFF80
HicRegs.HICDBADDR2.all 0x6518 %U32 #Unsigned
HicRegs.HICDBADDR2.bit.rsvd1 0x6518 %B16 #MASK=0x7F
HicRegs.HICDBADDR2.bit.BASE_ADDR 0x6518 %B32 #MASK=0xFFFFFF80
HicRegs.HICDBADDR3.all 0x651A %U32 #Unsigned
HicRegs.HICDBADDR3.bit.rsvd1 0x651A %B16 #MASK=0x7F
HicRegs.HICDBADDR3.bit.BASE_ADDR 0x651A %B32 #MASK=0xFFFFFF80
HicRegs.HICDBADDR4.all 0x651C %U32 #Unsigned
HicRegs.HICDBADDR4.bit.rsvd1 0x651C %B16 #MASK=0x7F
HicRegs.HICDBADDR4.bit.BASE_ADDR 0x651C %B32 #MASK=0xFFFFFF80
HicRegs.HICDBADDR5.all 0x651E %U32 #Unsigned
HicRegs.HICDBADDR5.bit.rsvd1 0x651E %B16 #MASK=0x7F
HicRegs.HICDBADDR5.bit.BASE_ADDR 0x651E %B32 #MASK=0xFFFFFF80
HicRegs.HICDBADDR6.all 0x6520 %U32 #Unsigned
HicRegs.HICDBADDR6.bit.rsvd1 0x6520 %B16 #MASK=0x7F
HicRegs.HICDBADDR6.bit.BASE_ADDR 0x6520 %B32 #MASK=0xFFFFFF80
HicRegs.HICDBADDR7.all 0x6522 %U32 #Unsigned
HicRegs.HICDBADDR7.bit.rsvd1 0x6522 %B16 #MASK=0x7F
HicRegs.HICDBADDR7.bit.BASE_ADDR 0x6522 %B32 #MASK=0xFFFFFF80
HicRegs.rsvd1[0] 0x6524 %U16 #Unsigned
HicRegs.rsvd1[1] 0x6525 %U16 #Unsigned
HicRegs.rsvd1[2] 0x6526 %U16 #Unsigned
HicRegs.rsvd1[3] 0x6527 %U16 #Unsigned
HicRegs.HICH2DINTEN.all 0x6528 %U32 #Unsigned
HicRegs.HICH2DINTEN.bit.H2D_INTEN 0x6528 %B16 #MASK=0x1
HicRegs.HICH2DINTEN.bit.BUSERR_INTEN 0x6528 %B16 #MASK=0x2
HicRegs.HICH2DINTEN.bit.ILLWR_INTEN 0x6528 %B16 #MASK=0x4
HicRegs.HICH2DINTEN.bit.ILLRD_INTEN 0x6528 %B16 #MASK=0x8
HicRegs.HICH2DINTEN.bit.rsvd1 0x6528 %B16 #MASK=0xFFF0
HicRegs.HICH2DINTEN.bit.rsvd2 0x6529 %B16 #MASK=0xFFFF
HicRegs.HICH2DINTFLG.all 0x652A %U32 #Unsigned
HicRegs.HICH2DINTFLG.bit.H2D_FLG 0x652A %B16 #MASK=0x1
HicRegs.HICH2DINTFLG.bit.BUSERR_FLG 0x652A %B16 #MASK=0x2
HicRegs.HICH2DINTFLG.bit.ILLWR_FLG 0x652A %B16 #MASK=0x4
HicRegs.HICH2DINTFLG.bit.ILLRD_FLG 0x652A %B16 #MASK=0x8
HicRegs.HICH2DINTFLG.bit.rsvd1 0x652A %B16 #MASK=0xFFF0
HicRegs.HICH2DINTFLG.bit.rsvd2 0x652B %B16 #MASK=0xFFFF
HicRegs.HICH2DINTCLR.all 0x652C %U32 #Unsigned
HicRegs.HICH2DINTCLR.bit.H2D_CLR 0x652C %B16 #MASK=0x1
HicRegs.HICH2DINTCLR.bit.BUSERR_CLR 0x652C %B16 #MASK=0x2
HicRegs.HICH2DINTCLR.bit.ILLWR_CLR 0x652C %B16 #MASK=0x4
HicRegs.HICH2DINTCLR.bit.ILLRD_CLR 0x652C %B16 #MASK=0x8
HicRegs.HICH2DINTCLR.bit.rsvd1 0x652C %B16 #MASK=0xFFF0
HicRegs.HICH2DINTCLR.bit.rsvd2 0x652D %B16 #MASK=0xFFFF
HicRegs.HICH2DINTFRC.all 0x652E %U32 #Unsigned
HicRegs.HICH2DINTFRC.bit.H2D_INTFRC 0x652E %B16 #MASK=0x1
HicRegs.HICH2DINTFRC.bit.BUSERR_INTFRC 0x652E %B16 #MASK=0x2
HicRegs.HICH2DINTFRC.bit.ILLWR_INTFRC 0x652E %B16 #MASK=0x4
HicRegs.HICH2DINTFRC.bit.ILLRD_INTFRC 0x652E %B16 #MASK=0x8
HicRegs.HICH2DINTFRC.bit.rsvd1 0x652E %B16 #MASK=0xFFF0
HicRegs.HICH2DINTFRC.bit.rsvd2 0x652F %B16 #MASK=0xFFFF
HicRegs.HICD2HINTEN.all 0x6530 %U32 #Unsigned
HicRegs.HICD2HINTEN.bit.D2H_INTEN 0x6530 %B16 #MASK=0x1
HicRegs.HICD2HINTEN.bit.BUSERR_INTEN 0x6530 %B16 #MASK=0x2
HicRegs.HICD2HINTEN.bit.ILLWR_INTEN 0x6530 %B16 #MASK=0x4
HicRegs.HICD2HINTEN.bit.ILLRD_INTEN 0x6530 %B16 #MASK=0x8
HicRegs.HICD2HINTEN.bit.ACCVIO_INTEN 0x6530 %B16 #MASK=0x10
HicRegs.HICD2HINTEN.bit.rsvd1 0x6530 %B16 #MASK=0xFFE0
HicRegs.HICD2HINTEN.bit.EVTRIG_INTEN 0x6531 %B16 #MASK=0xFFFF
HicRegs.HICD2HINTFLG.all 0x6532 %U32 #Unsigned
HicRegs.HICD2HINTFLG.bit.D2H_FLG 0x6532 %B16 #MASK=0x1
HicRegs.HICD2HINTFLG.bit.BUSERR_FLG 0x6532 %B16 #MASK=0x2
HicRegs.HICD2HINTFLG.bit.ILLWR_FLG 0x6532 %B16 #MASK=0x4
HicRegs.HICD2HINTFLG.bit.ILLRD_FLG 0x6532 %B16 #MASK=0x8
HicRegs.HICD2HINTFLG.bit.ACCVIO_FLG 0x6532 %B16 #MASK=0x10
HicRegs.HICD2HINTFLG.bit.rsvd1 0x6532 %B16 #MASK=0xFFE0
HicRegs.HICD2HINTFLG.bit.EVTRIG_FLG 0x6533 %B16 #MASK=0xFFFF
HicRegs.HICD2HINTCLR.all 0x6534 %U32 #Unsigned
HicRegs.HICD2HINTCLR.bit.D2H_CLR 0x6534 %B16 #MASK=0x1
HicRegs.HICD2HINTCLR.bit.BUSERR_CLR 0x6534 %B16 #MASK=0x2
HicRegs.HICD2HINTCLR.bit.ILLWR_CLR 0x6534 %B16 #MASK=0x4
HicRegs.HICD2HINTCLR.bit.ILLRD_CLR 0x6534 %B16 #MASK=0x8
HicRegs.HICD2HINTCLR.bit.ACCVIO_CLR 0x6534 %B16 #MASK=0x10
HicRegs.HICD2HINTCLR.bit.rsvd1 0x6534 %B16 #MASK=0xFFE0
HicRegs.HICD2HINTCLR.bit.EVTRIG_CLR 0x6535 %B16 #MASK=0xFFFF
HicRegs.HICD2HINTFRC.all 0x6536 %U32 #Unsigned
HicRegs.HICD2HINTFRC.bit.D2H_INTFRC 0x6536 %B16 #MASK=0x1
HicRegs.HICD2HINTFRC.bit.BUSERR_INTFRC 0x6536 %B16 #MASK=0x2
HicRegs.HICD2HINTFRC.bit.ILLWR_INTFRC 0x6536 %B16 #MASK=0x4
HicRegs.HICD2HINTFRC.bit.ILLRD_INTFRC 0x6536 %B16 #MASK=0x8
HicRegs.HICD2HINTFRC.bit.ACCVIO_INTFRC 0x6536 %B16 #MASK=0x10
HicRegs.HICD2HINTFRC.bit.rsvd1 0x6536 %B16 #MASK=0xFFE0
HicRegs.HICD2HINTFRC.bit.EVTRIG_INTFRC 0x6537 %B16 #MASK=0xFFFF
HicRegs.HICACCVIOADDR 0x6538 %U32 #Unsigned
HicRegs.HICCOMMIT.all 0x653A %U32 #Unsigned
HicRegs.HICCOMMIT.bit.COMMIT 0x653A %B16 #MASK=0x1
HicRegs.HICCOMMIT.bit.rsvd1 0x653A %B16 #MASK=0xFFFE
HicRegs.HICCOMMIT.bit.WRITE_ENABLE_KEY 0x653B %B16 #MASK=0xFFFF
HicRegs.rsvd2[0] 0x653C %U16 #Unsigned
HicRegs.rsvd2[1] 0x653D %U16 #Unsigned
HicRegs.rsvd2[2] 0x653E %U16 #Unsigned
HicRegs.rsvd2[3] 0x653F %U16 #Unsigned
HicRegs.H2D_BUF0 0x6540 %U32 #Unsigned
HicRegs.H2D_BUF1 0x6542 %U32 #Unsigned
HicRegs.H2D_BUF2 0x6544 %U32 #Unsigned
HicRegs.H2D_BUF3 0x6546 %U32 #Unsigned
HicRegs.H2D_BUF4 0x6548 %U32 #Unsigned
HicRegs.H2D_BUF5 0x654A %U32 #Unsigned
HicRegs.H2D_BUF6 0x654C %U32 #Unsigned
HicRegs.H2D_BUF7 0x654E %U32 #Unsigned
HicRegs.H2D_BUF8 0x6550 %U32 #Unsigned
HicRegs.H2D_BUF9 0x6552 %U32 #Unsigned
HicRegs.H2D_BUF10 0x6554 %U32 #Unsigned
HicRegs.H2D_BUF11 0x6556 %U32 #Unsigned
HicRegs.H2D_BUF12 0x6558 %U32 #Unsigned
HicRegs.H2D_BUF13 0x655A %U32 #Unsigned
HicRegs.H2D_BUF14 0x655C %U32 #Unsigned
HicRegs.H2D_BUF15 0x655E %U32 #Unsigned
HicRegs.D2H_BUF0 0x6560 %U32 #Unsigned
HicRegs.D2H_BUF1 0x6562 %U32 #Unsigned
HicRegs.D2H_BUF2 0x6564 %U32 #Unsigned
HicRegs.D2H_BUF3 0x6566 %U32 #Unsigned
HicRegs.D2H_BUF4 0x6568 %U32 #Unsigned
HicRegs.D2H_BUF5 0x656A %U32 #Unsigned
HicRegs.D2H_BUF6 0x656C %U32 #Unsigned
HicRegs.D2H_BUF7 0x656E %U32 #Unsigned
HicRegs.D2H_BUF8 0x6570 %U32 #Unsigned
HicRegs.D2H_BUF9 0x6572 %U32 #Unsigned
HicRegs.D2H_BUF10 0x6574 %U32 #Unsigned
HicRegs.D2H_BUF11 0x6576 %U32 #Unsigned
HicRegs.D2H_BUF12 0x6578 %U32 #Unsigned
HicRegs.D2H_BUF13 0x657A %U32 #Unsigned
HicRegs.D2H_BUF14 0x657C %U32 #Unsigned
HicRegs.D2H_BUF15 0x657E %U32 #Unsigned
Sdfm1Regs.SDIFLG.all 0x5E00 %U32 #Unsigned
Sdfm1Regs.SDIFLG.bit.FLT1_FLG_CEVT1 0x5E00 %B16 #MASK=0x1
Sdfm1Regs.SDIFLG.bit.FLT1_FLG_CEVT2 0x5E00 %B16 #MASK=0x2
Sdfm1Regs.SDIFLG.bit.FLT2_FLG_CEVT1 0x5E00 %B16 #MASK=0x4
Sdfm1Regs.SDIFLG.bit.FLT2_FLG_CEVT2 0x5E00 %B16 #MASK=0x8
Sdfm1Regs.SDIFLG.bit.FLT3_FLG_CEVT1 0x5E00 %B16 #MASK=0x10
Sdfm1Regs.SDIFLG.bit.FLT3_FLG_CEVT2 0x5E00 %B16 #MASK=0x20
Sdfm1Regs.SDIFLG.bit.FLT4_FLG_CEVT1 0x5E00 %B16 #MASK=0x40
Sdfm1Regs.SDIFLG.bit.FLT4_FLG_CEVT2 0x5E00 %B16 #MASK=0x80
Sdfm1Regs.SDIFLG.bit.MF1 0x5E00 %B16 #MASK=0x100
Sdfm1Regs.SDIFLG.bit.MF2 0x5E00 %B16 #MASK=0x200
Sdfm1Regs.SDIFLG.bit.MF3 0x5E00 %B16 #MASK=0x400
Sdfm1Regs.SDIFLG.bit.MF4 0x5E00 %B16 #MASK=0x800
Sdfm1Regs.SDIFLG.bit.AF1 0x5E00 %B16 #MASK=0x1000
Sdfm1Regs.SDIFLG.bit.AF2 0x5E00 %B16 #MASK=0x2000
Sdfm1Regs.SDIFLG.bit.AF3 0x5E00 %B16 #MASK=0x4000
Sdfm1Regs.SDIFLG.bit.AF4 0x5E00 %B16 #MASK=0x8000
Sdfm1Regs.SDIFLG.bit.SDFFOVF1 0x5E01 %B16 #MASK=0x1
Sdfm1Regs.SDIFLG.bit.SDFFOVF2 0x5E01 %B16 #MASK=0x2
Sdfm1Regs.SDIFLG.bit.SDFFOVF3 0x5E01 %B16 #MASK=0x4
Sdfm1Regs.SDIFLG.bit.SDFFOVF4 0x5E01 %B16 #MASK=0x8
Sdfm1Regs.SDIFLG.bit.SDFFINT1 0x5E01 %B16 #MASK=0x10
Sdfm1Regs.SDIFLG.bit.SDFFINT2 0x5E01 %B16 #MASK=0x20
Sdfm1Regs.SDIFLG.bit.SDFFINT3 0x5E01 %B16 #MASK=0x40
Sdfm1Regs.SDIFLG.bit.SDFFINT4 0x5E01 %B16 #MASK=0x80
Sdfm1Regs.SDIFLG.bit.rsvd1 0x5E01 %B16 #MASK=0x7F00
Sdfm1Regs.SDIFLG.bit.MIF 0x5E01 %B16 #MASK=0x8000
Sdfm1Regs.SDIFLGCLR.all 0x5E02 %U32 #Unsigned
Sdfm1Regs.SDIFLGCLR.bit.FLT1_FLG_CEVT1 0x5E02 %B16 #MASK=0x1
Sdfm1Regs.SDIFLGCLR.bit.FLT1_FLG_CEVT2 0x5E02 %B16 #MASK=0x2
Sdfm1Regs.SDIFLGCLR.bit.FLT2_FLG_CEVT1 0x5E02 %B16 #MASK=0x4
Sdfm1Regs.SDIFLGCLR.bit.FLT2_FLG_CEVT2 0x5E02 %B16 #MASK=0x8
Sdfm1Regs.SDIFLGCLR.bit.FLT3_FLG_CEVT1 0x5E02 %B16 #MASK=0x10
Sdfm1Regs.SDIFLGCLR.bit.FLT3_FLG_CEVT2 0x5E02 %B16 #MASK=0x20
Sdfm1Regs.SDIFLGCLR.bit.FLT4_FLG_CEVT1 0x5E02 %B16 #MASK=0x40
Sdfm1Regs.SDIFLGCLR.bit.FLT4_FLG_CEVT2 0x5E02 %B16 #MASK=0x80
Sdfm1Regs.SDIFLGCLR.bit.MF1 0x5E02 %B16 #MASK=0x100
Sdfm1Regs.SDIFLGCLR.bit.MF2 0x5E02 %B16 #MASK=0x200
Sdfm1Regs.SDIFLGCLR.bit.MF3 0x5E02 %B16 #MASK=0x400
Sdfm1Regs.SDIFLGCLR.bit.MF4 0x5E02 %B16 #MASK=0x800
Sdfm1Regs.SDIFLGCLR.bit.AF1 0x5E02 %B16 #MASK=0x1000
Sdfm1Regs.SDIFLGCLR.bit.AF2 0x5E02 %B16 #MASK=0x2000
Sdfm1Regs.SDIFLGCLR.bit.AF3 0x5E02 %B16 #MASK=0x4000
Sdfm1Regs.SDIFLGCLR.bit.AF4 0x5E02 %B16 #MASK=0x8000
Sdfm1Regs.SDIFLGCLR.bit.SDFFOVF1 0x5E03 %B16 #MASK=0x1
Sdfm1Regs.SDIFLGCLR.bit.SDFFOVF2 0x5E03 %B16 #MASK=0x2
Sdfm1Regs.SDIFLGCLR.bit.SDFFOVF3 0x5E03 %B16 #MASK=0x4
Sdfm1Regs.SDIFLGCLR.bit.SDFFOVF4 0x5E03 %B16 #MASK=0x8
Sdfm1Regs.SDIFLGCLR.bit.SDFFINT1 0x5E03 %B16 #MASK=0x10
Sdfm1Regs.SDIFLGCLR.bit.SDFFINT2 0x5E03 %B16 #MASK=0x20
Sdfm1Regs.SDIFLGCLR.bit.SDFFINT3 0x5E03 %B16 #MASK=0x40
Sdfm1Regs.SDIFLGCLR.bit.SDFFINT4 0x5E03 %B16 #MASK=0x80
Sdfm1Regs.SDIFLGCLR.bit.rsvd1 0x5E03 %B16 #MASK=0x7F00
Sdfm1Regs.SDIFLGCLR.bit.MIF 0x5E03 %B16 #MASK=0x8000
Sdfm1Regs.SDCTL.all 0x5E04 %U16 #Unsigned
Sdfm1Regs.SDCTL.bit.HZ1 0x5E04 %B16 #MASK=0x1
Sdfm1Regs.SDCTL.bit.HZ2 0x5E04 %B16 #MASK=0x2
Sdfm1Regs.SDCTL.bit.HZ3 0x5E04 %B16 #MASK=0x4
Sdfm1Regs.SDCTL.bit.HZ4 0x5E04 %B16 #MASK=0x8
Sdfm1Regs.SDCTL.bit.rsvd1 0x5E04 %B16 #MASK=0x1FF0
Sdfm1Regs.SDCTL.bit.MIE 0x5E04 %B16 #MASK=0x2000
Sdfm1Regs.SDCTL.bit.rsvd2 0x5E04 %B16 #MASK=0x4000
Sdfm1Regs.SDCTL.bit.rsvd3 0x5E04 %B16 #MASK=0x8000
Sdfm1Regs.rsvd1 0x5E05 %U16 #Unsigned
Sdfm1Regs.SDMFILEN.all 0x5E06 %U16 #Unsigned
Sdfm1Regs.SDMFILEN.bit.rsvd1 0x5E06 %B16 #MASK=0xF
Sdfm1Regs.SDMFILEN.bit.rsvd2 0x5E06 %B16 #MASK=0x70
Sdfm1Regs.SDMFILEN.bit.rsvd3 0x5E06 %B16 #MASK=0x180
Sdfm1Regs.SDMFILEN.bit.rsvd4 0x5E06 %B16 #MASK=0x200
Sdfm1Regs.SDMFILEN.bit.rsvd5 0x5E06 %B16 #MASK=0x400
Sdfm1Regs.SDMFILEN.bit.MFE 0x5E06 %B16 #MASK=0x800
Sdfm1Regs.SDMFILEN.bit.rsvd6 0x5E06 %B16 #MASK=0x1000
Sdfm1Regs.SDMFILEN.bit.rsvd7 0x5E06 %B16 #MASK=0xE000
Sdfm1Regs.SDSTATUS.all 0x5E07 %U16 #Unsigned
Sdfm1Regs.SDSTATUS.bit.HZ1 0x5E07 %B16 #MASK=0x1
Sdfm1Regs.SDSTATUS.bit.HZ2 0x5E07 %B16 #MASK=0x2
Sdfm1Regs.SDSTATUS.bit.HZ3 0x5E07 %B16 #MASK=0x4
Sdfm1Regs.SDSTATUS.bit.HZ4 0x5E07 %B16 #MASK=0x8
Sdfm1Regs.SDSTATUS.bit.rsvd1 0x5E07 %B16 #MASK=0xF0
Sdfm1Regs.SDSTATUS.bit.rsvd2 0x5E07 %B16 #MASK=0x100
Sdfm1Regs.SDSTATUS.bit.rsvd3 0x5E07 %B16 #MASK=0x200
Sdfm1Regs.SDSTATUS.bit.rsvd4 0x5E07 %B16 #MASK=0x400
Sdfm1Regs.SDSTATUS.bit.rsvd5 0x5E07 %B16 #MASK=0x800
Sdfm1Regs.SDSTATUS.bit.rsvd6 0x5E07 %B16 #MASK=0x1000
Sdfm1Regs.SDSTATUS.bit.rsvd7 0x5E07 %B16 #MASK=0x2000
Sdfm1Regs.SDSTATUS.bit.rsvd8 0x5E07 %B16 #MASK=0x4000
Sdfm1Regs.SDSTATUS.bit.rsvd9 0x5E07 %B16 #MASK=0x8000
Sdfm1Regs.rsvd2[0] 0x5E08 %U16 #Unsigned
Sdfm1Regs.rsvd2[1] 0x5E09 %U16 #Unsigned
Sdfm1Regs.rsvd2[2] 0x5E0A %U16 #Unsigned
Sdfm1Regs.rsvd2[3] 0x5E0B %U16 #Unsigned
Sdfm1Regs.rsvd2[4] 0x5E0C %U16 #Unsigned
Sdfm1Regs.rsvd2[5] 0x5E0D %U16 #Unsigned
Sdfm1Regs.rsvd2[6] 0x5E0E %U16 #Unsigned
Sdfm1Regs.rsvd2[7] 0x5E0F %U16 #Unsigned
Sdfm1Regs.SDCTLPARM1.all 0x5E10 %U16 #Unsigned
Sdfm1Regs.SDCTLPARM1.bit.MOD 0x5E10 %B16 #MASK=0x3
Sdfm1Regs.SDCTLPARM1.bit.rsvd1 0x5E10 %B16 #MASK=0x4
Sdfm1Regs.SDCTLPARM1.bit.SDCLKSEL 0x5E10 %B16 #MASK=0x8
Sdfm1Regs.SDCTLPARM1.bit.SDCLKSYNC 0x5E10 %B16 #MASK=0x10
Sdfm1Regs.SDCTLPARM1.bit.rsvd2 0x5E10 %B16 #MASK=0x20
Sdfm1Regs.SDCTLPARM1.bit.SDDATASYNC 0x5E10 %B16 #MASK=0x40
Sdfm1Regs.SDCTLPARM1.bit.rsvd3 0x5E10 %B16 #MASK=0x80
Sdfm1Regs.SDCTLPARM1.bit.rsvd4 0x5E10 %B16 #MASK=0xFF00
Sdfm1Regs.SDDFPARM1.all 0x5E11 %U16 #Unsigned
Sdfm1Regs.SDDFPARM1.bit.DOSR 0x5E11 %B16 #MASK=0xFF
Sdfm1Regs.SDDFPARM1.bit.FEN 0x5E11 %B16 #MASK=0x100
Sdfm1Regs.SDDFPARM1.bit.AE 0x5E11 %B16 #MASK=0x200
Sdfm1Regs.SDDFPARM1.bit.SST 0x5E11 %B16 #MASK=0xC00
Sdfm1Regs.SDDFPARM1.bit.SDSYNCEN 0x5E11 %B16 #MASK=0x1000
Sdfm1Regs.SDDFPARM1.bit.rsvd1 0x5E11 %B16 #MASK=0xE000
Sdfm1Regs.SDDPARM1.all 0x5E12 %U16 #Unsigned
Sdfm1Regs.SDDPARM1.bit.rsvd1 0x5E12 %B16 #MASK=0x3FF
Sdfm1Regs.SDDPARM1.bit.DR 0x5E12 %B16 #MASK=0x400
Sdfm1Regs.SDDPARM1.bit.SH 0x5E12 %B16 #MASK=0xF800
Sdfm1Regs.SDFLT1CMPH1.all 0x5E13 %U16 #Unsigned
Sdfm1Regs.SDFLT1CMPH1.bit.HLT 0x5E13 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT1CMPH1.bit.rsvd1 0x5E13 %B16 #MASK=0x8000
Sdfm1Regs.SDFLT1CMPL1.all 0x5E14 %U16 #Unsigned
Sdfm1Regs.SDFLT1CMPL1.bit.LLT 0x5E14 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT1CMPL1.bit.rsvd1 0x5E14 %B16 #MASK=0x8000
Sdfm1Regs.SDCPARM1.all 0x5E15 %U16 #Unsigned
Sdfm1Regs.SDCPARM1.bit.COSR 0x5E15 %B16 #MASK=0x1F
Sdfm1Regs.SDCPARM1.bit.EN_CEVT1 0x5E15 %B16 #MASK=0x20
Sdfm1Regs.SDCPARM1.bit.EN_CEVT2 0x5E15 %B16 #MASK=0x40
Sdfm1Regs.SDCPARM1.bit.CS1_CS0 0x5E15 %B16 #MASK=0x180
Sdfm1Regs.SDCPARM1.bit.MFIE 0x5E15 %B16 #MASK=0x200
Sdfm1Regs.SDCPARM1.bit.HZEN 0x5E15 %B16 #MASK=0x400
Sdfm1Regs.SDCPARM1.bit.CEVT1SEL 0x5E15 %B16 #MASK=0x1800
Sdfm1Regs.SDCPARM1.bit.CEN 0x5E15 %B16 #MASK=0x2000
Sdfm1Regs.SDCPARM1.bit.CEVT2SEL 0x5E15 %B16 #MASK=0xC000
Sdfm1Regs.SDDATA1.all 0x5E16 %U32 #Unsigned
Sdfm1Regs.SDDATA1.bit.DATA16 0x5E16 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATA1.bit.DATA32HI 0x5E17 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO1.all 0x5E18 %U32 #Unsigned
Sdfm1Regs.SDDATFIFO1.bit.DATA16 0x5E18 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO1.bit.DATA32HI 0x5E19 %B16 #MASK=0xFFFF
Sdfm1Regs.SDCDATA1 0x5E1A %U16 #Unsigned
Sdfm1Regs.SDFLT1CMPH2.all 0x5E1B %U16 #Unsigned
Sdfm1Regs.SDFLT1CMPH2.bit.HLT2 0x5E1B %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT1CMPH2.bit.rsvd1 0x5E1B %B16 #MASK=0x8000
Sdfm1Regs.SDFLT1CMPHZ.all 0x5E1C %U16 #Unsigned
Sdfm1Regs.SDFLT1CMPHZ.bit.HLTZ 0x5E1C %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT1CMPHZ.bit.rsvd1 0x5E1C %B16 #MASK=0x8000
Sdfm1Regs.SDFIFOCTL1.all 0x5E1D %U16 #Unsigned
Sdfm1Regs.SDFIFOCTL1.bit.SDFFIL 0x5E1D %B16 #MASK=0x1F
Sdfm1Regs.SDFIFOCTL1.bit.rsvd1 0x5E1D %B16 #MASK=0x20
Sdfm1Regs.SDFIFOCTL1.bit.SDFFST 0x5E1D %B16 #MASK=0x7C0
Sdfm1Regs.SDFIFOCTL1.bit.rsvd2 0x5E1D %B16 #MASK=0x800
Sdfm1Regs.SDFIFOCTL1.bit.FFIEN 0x5E1D %B16 #MASK=0x1000
Sdfm1Regs.SDFIFOCTL1.bit.FFEN 0x5E1D %B16 #MASK=0x2000
Sdfm1Regs.SDFIFOCTL1.bit.DRINTSEL 0x5E1D %B16 #MASK=0x4000
Sdfm1Regs.SDFIFOCTL1.bit.OVFIEN 0x5E1D %B16 #MASK=0x8000
Sdfm1Regs.SDSYNC1.all 0x5E1E %U16 #Unsigned
Sdfm1Regs.SDSYNC1.bit.SYNCSEL 0x5E1E %B16 #MASK=0x3F
Sdfm1Regs.SDSYNC1.bit.WTSYNCEN 0x5E1E %B16 #MASK=0x40
Sdfm1Regs.SDSYNC1.bit.WTSYNFLG 0x5E1E %B16 #MASK=0x80
Sdfm1Regs.SDSYNC1.bit.WTSYNCLR 0x5E1E %B16 #MASK=0x100
Sdfm1Regs.SDSYNC1.bit.FFSYNCCLREN 0x5E1E %B16 #MASK=0x200
Sdfm1Regs.SDSYNC1.bit.WTSCLREN 0x5E1E %B16 #MASK=0x400
Sdfm1Regs.SDSYNC1.bit.rsvd1 0x5E1E %B16 #MASK=0xF800
Sdfm1Regs.SDFLT1CMPL2.all 0x5E1F %U16 #Unsigned
Sdfm1Regs.SDFLT1CMPL2.bit.LLT2 0x5E1F %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT1CMPL2.bit.rsvd1 0x5E1F %B16 #MASK=0x8000
Sdfm1Regs.SDCTLPARM2.all 0x5E20 %U16 #Unsigned
Sdfm1Regs.SDCTLPARM2.bit.MOD 0x5E20 %B16 #MASK=0x3
Sdfm1Regs.SDCTLPARM2.bit.rsvd1 0x5E20 %B16 #MASK=0x4
Sdfm1Regs.SDCTLPARM2.bit.SDCLKSEL 0x5E20 %B16 #MASK=0x8
Sdfm1Regs.SDCTLPARM2.bit.SDCLKSYNC 0x5E20 %B16 #MASK=0x10
Sdfm1Regs.SDCTLPARM2.bit.rsvd2 0x5E20 %B16 #MASK=0x20
Sdfm1Regs.SDCTLPARM2.bit.SDDATASYNC 0x5E20 %B16 #MASK=0x40
Sdfm1Regs.SDCTLPARM2.bit.rsvd3 0x5E20 %B16 #MASK=0x80
Sdfm1Regs.SDCTLPARM2.bit.rsvd4 0x5E20 %B16 #MASK=0xFF00
Sdfm1Regs.SDDFPARM2.all 0x5E21 %U16 #Unsigned
Sdfm1Regs.SDDFPARM2.bit.DOSR 0x5E21 %B16 #MASK=0xFF
Sdfm1Regs.SDDFPARM2.bit.FEN 0x5E21 %B16 #MASK=0x100
Sdfm1Regs.SDDFPARM2.bit.AE 0x5E21 %B16 #MASK=0x200
Sdfm1Regs.SDDFPARM2.bit.SST 0x5E21 %B16 #MASK=0xC00
Sdfm1Regs.SDDFPARM2.bit.SDSYNCEN 0x5E21 %B16 #MASK=0x1000
Sdfm1Regs.SDDFPARM2.bit.rsvd1 0x5E21 %B16 #MASK=0xE000
Sdfm1Regs.SDDPARM2.all 0x5E22 %U16 #Unsigned
Sdfm1Regs.SDDPARM2.bit.rsvd1 0x5E22 %B16 #MASK=0x3FF
Sdfm1Regs.SDDPARM2.bit.DR 0x5E22 %B16 #MASK=0x400
Sdfm1Regs.SDDPARM2.bit.SH 0x5E22 %B16 #MASK=0xF800
Sdfm1Regs.SDFLT2CMPH1.all 0x5E23 %U16 #Unsigned
Sdfm1Regs.SDFLT2CMPH1.bit.HLT 0x5E23 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT2CMPH1.bit.rsvd1 0x5E23 %B16 #MASK=0x8000
Sdfm1Regs.SDFLT2CMPL1.all 0x5E24 %U16 #Unsigned
Sdfm1Regs.SDFLT2CMPL1.bit.LLT 0x5E24 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT2CMPL1.bit.rsvd1 0x5E24 %B16 #MASK=0x8000
Sdfm1Regs.SDCPARM2.all 0x5E25 %U16 #Unsigned
Sdfm1Regs.SDCPARM2.bit.COSR 0x5E25 %B16 #MASK=0x1F
Sdfm1Regs.SDCPARM2.bit.EN_CEVT1 0x5E25 %B16 #MASK=0x20
Sdfm1Regs.SDCPARM2.bit.EN_CEVT2 0x5E25 %B16 #MASK=0x40
Sdfm1Regs.SDCPARM2.bit.CS1_CS0 0x5E25 %B16 #MASK=0x180
Sdfm1Regs.SDCPARM2.bit.MFIE 0x5E25 %B16 #MASK=0x200
Sdfm1Regs.SDCPARM2.bit.HZEN 0x5E25 %B16 #MASK=0x400
Sdfm1Regs.SDCPARM2.bit.CEVT1SEL 0x5E25 %B16 #MASK=0x1800
Sdfm1Regs.SDCPARM2.bit.CEN 0x5E25 %B16 #MASK=0x2000
Sdfm1Regs.SDCPARM2.bit.CEVT2SEL 0x5E25 %B16 #MASK=0xC000
Sdfm1Regs.SDDATA2.all 0x5E26 %U32 #Unsigned
Sdfm1Regs.SDDATA2.bit.DATA16 0x5E26 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATA2.bit.DATA32HI 0x5E27 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO2.all 0x5E28 %U32 #Unsigned
Sdfm1Regs.SDDATFIFO2.bit.DATA16 0x5E28 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO2.bit.DATA32HI 0x5E29 %B16 #MASK=0xFFFF
Sdfm1Regs.SDCDATA2 0x5E2A %U16 #Unsigned
Sdfm1Regs.SDFLT2CMPH2.all 0x5E2B %U16 #Unsigned
Sdfm1Regs.SDFLT2CMPH2.bit.HLT2 0x5E2B %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT2CMPH2.bit.rsvd1 0x5E2B %B16 #MASK=0x8000
Sdfm1Regs.SDFLT2CMPHZ.all 0x5E2C %U16 #Unsigned
Sdfm1Regs.SDFLT2CMPHZ.bit.HLTZ 0x5E2C %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT2CMPHZ.bit.rsvd1 0x5E2C %B16 #MASK=0x8000
Sdfm1Regs.SDFIFOCTL2.all 0x5E2D %U16 #Unsigned
Sdfm1Regs.SDFIFOCTL2.bit.SDFFIL 0x5E2D %B16 #MASK=0x1F
Sdfm1Regs.SDFIFOCTL2.bit.rsvd1 0x5E2D %B16 #MASK=0x20
Sdfm1Regs.SDFIFOCTL2.bit.SDFFST 0x5E2D %B16 #MASK=0x7C0
Sdfm1Regs.SDFIFOCTL2.bit.rsvd2 0x5E2D %B16 #MASK=0x800
Sdfm1Regs.SDFIFOCTL2.bit.FFIEN 0x5E2D %B16 #MASK=0x1000
Sdfm1Regs.SDFIFOCTL2.bit.FFEN 0x5E2D %B16 #MASK=0x2000
Sdfm1Regs.SDFIFOCTL2.bit.DRINTSEL 0x5E2D %B16 #MASK=0x4000
Sdfm1Regs.SDFIFOCTL2.bit.OVFIEN 0x5E2D %B16 #MASK=0x8000
Sdfm1Regs.SDSYNC2.all 0x5E2E %U16 #Unsigned
Sdfm1Regs.SDSYNC2.bit.SYNCSEL 0x5E2E %B16 #MASK=0x3F
Sdfm1Regs.SDSYNC2.bit.WTSYNCEN 0x5E2E %B16 #MASK=0x40
Sdfm1Regs.SDSYNC2.bit.WTSYNFLG 0x5E2E %B16 #MASK=0x80
Sdfm1Regs.SDSYNC2.bit.WTSYNCLR 0x5E2E %B16 #MASK=0x100
Sdfm1Regs.SDSYNC2.bit.FFSYNCCLREN 0x5E2E %B16 #MASK=0x200
Sdfm1Regs.SDSYNC2.bit.WTSCLREN 0x5E2E %B16 #MASK=0x400
Sdfm1Regs.SDSYNC2.bit.rsvd1 0x5E2E %B16 #MASK=0xF800
Sdfm1Regs.SDFLT2CMPL2.all 0x5E2F %U16 #Unsigned
Sdfm1Regs.SDFLT2CMPL2.bit.LLT2 0x5E2F %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT2CMPL2.bit.rsvd1 0x5E2F %B16 #MASK=0x8000
Sdfm1Regs.SDCTLPARM3.all 0x5E30 %U16 #Unsigned
Sdfm1Regs.SDCTLPARM3.bit.MOD 0x5E30 %B16 #MASK=0x3
Sdfm1Regs.SDCTLPARM3.bit.rsvd1 0x5E30 %B16 #MASK=0x4
Sdfm1Regs.SDCTLPARM3.bit.SDCLKSEL 0x5E30 %B16 #MASK=0x8
Sdfm1Regs.SDCTLPARM3.bit.SDCLKSYNC 0x5E30 %B16 #MASK=0x10
Sdfm1Regs.SDCTLPARM3.bit.rsvd2 0x5E30 %B16 #MASK=0x20
Sdfm1Regs.SDCTLPARM3.bit.SDDATASYNC 0x5E30 %B16 #MASK=0x40
Sdfm1Regs.SDCTLPARM3.bit.rsvd3 0x5E30 %B16 #MASK=0x80
Sdfm1Regs.SDCTLPARM3.bit.rsvd4 0x5E30 %B16 #MASK=0xFF00
Sdfm1Regs.SDDFPARM3.all 0x5E31 %U16 #Unsigned
Sdfm1Regs.SDDFPARM3.bit.DOSR 0x5E31 %B16 #MASK=0xFF
Sdfm1Regs.SDDFPARM3.bit.FEN 0x5E31 %B16 #MASK=0x100
Sdfm1Regs.SDDFPARM3.bit.AE 0x5E31 %B16 #MASK=0x200
Sdfm1Regs.SDDFPARM3.bit.SST 0x5E31 %B16 #MASK=0xC00
Sdfm1Regs.SDDFPARM3.bit.SDSYNCEN 0x5E31 %B16 #MASK=0x1000
Sdfm1Regs.SDDFPARM3.bit.rsvd1 0x5E31 %B16 #MASK=0xE000
Sdfm1Regs.SDDPARM3.all 0x5E32 %U16 #Unsigned
Sdfm1Regs.SDDPARM3.bit.rsvd1 0x5E32 %B16 #MASK=0x3FF
Sdfm1Regs.SDDPARM3.bit.DR 0x5E32 %B16 #MASK=0x400
Sdfm1Regs.SDDPARM3.bit.SH 0x5E32 %B16 #MASK=0xF800
Sdfm1Regs.SDFLT3CMPH1.all 0x5E33 %U16 #Unsigned
Sdfm1Regs.SDFLT3CMPH1.bit.HLT 0x5E33 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT3CMPH1.bit.rsvd1 0x5E33 %B16 #MASK=0x8000
Sdfm1Regs.SDFLT3CMPL1.all 0x5E34 %U16 #Unsigned
Sdfm1Regs.SDFLT3CMPL1.bit.LLT 0x5E34 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT3CMPL1.bit.rsvd1 0x5E34 %B16 #MASK=0x8000
Sdfm1Regs.SDCPARM3.all 0x5E35 %U16 #Unsigned
Sdfm1Regs.SDCPARM3.bit.COSR 0x5E35 %B16 #MASK=0x1F
Sdfm1Regs.SDCPARM3.bit.EN_CEVT1 0x5E35 %B16 #MASK=0x20
Sdfm1Regs.SDCPARM3.bit.EN_CEVT2 0x5E35 %B16 #MASK=0x40
Sdfm1Regs.SDCPARM3.bit.CS1_CS0 0x5E35 %B16 #MASK=0x180
Sdfm1Regs.SDCPARM3.bit.MFIE 0x5E35 %B16 #MASK=0x200
Sdfm1Regs.SDCPARM3.bit.HZEN 0x5E35 %B16 #MASK=0x400
Sdfm1Regs.SDCPARM3.bit.CEVT1SEL 0x5E35 %B16 #MASK=0x1800
Sdfm1Regs.SDCPARM3.bit.CEN 0x5E35 %B16 #MASK=0x2000
Sdfm1Regs.SDCPARM3.bit.CEVT2SEL 0x5E35 %B16 #MASK=0xC000
Sdfm1Regs.SDDATA3.all 0x5E36 %U32 #Unsigned
Sdfm1Regs.SDDATA3.bit.DATA16 0x5E36 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATA3.bit.DATA32HI 0x5E37 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO3.all 0x5E38 %U32 #Unsigned
Sdfm1Regs.SDDATFIFO3.bit.DATA16 0x5E38 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO3.bit.DATA32HI 0x5E39 %B16 #MASK=0xFFFF
Sdfm1Regs.SDCDATA3 0x5E3A %U16 #Unsigned
Sdfm1Regs.SDFLT3CMPH2.all 0x5E3B %U16 #Unsigned
Sdfm1Regs.SDFLT3CMPH2.bit.HLT2 0x5E3B %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT3CMPH2.bit.rsvd1 0x5E3B %B16 #MASK=0x8000
Sdfm1Regs.SDFLT3CMPHZ.all 0x5E3C %U16 #Unsigned
Sdfm1Regs.SDFLT3CMPHZ.bit.HLTZ 0x5E3C %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT3CMPHZ.bit.rsvd1 0x5E3C %B16 #MASK=0x8000
Sdfm1Regs.SDFIFOCTL3.all 0x5E3D %U16 #Unsigned
Sdfm1Regs.SDFIFOCTL3.bit.SDFFIL 0x5E3D %B16 #MASK=0x1F
Sdfm1Regs.SDFIFOCTL3.bit.rsvd1 0x5E3D %B16 #MASK=0x20
Sdfm1Regs.SDFIFOCTL3.bit.SDFFST 0x5E3D %B16 #MASK=0x7C0
Sdfm1Regs.SDFIFOCTL3.bit.rsvd2 0x5E3D %B16 #MASK=0x800
Sdfm1Regs.SDFIFOCTL3.bit.FFIEN 0x5E3D %B16 #MASK=0x1000
Sdfm1Regs.SDFIFOCTL3.bit.FFEN 0x5E3D %B16 #MASK=0x2000
Sdfm1Regs.SDFIFOCTL3.bit.DRINTSEL 0x5E3D %B16 #MASK=0x4000
Sdfm1Regs.SDFIFOCTL3.bit.OVFIEN 0x5E3D %B16 #MASK=0x8000
Sdfm1Regs.SDSYNC3.all 0x5E3E %U16 #Unsigned
Sdfm1Regs.SDSYNC3.bit.SYNCSEL 0x5E3E %B16 #MASK=0x3F
Sdfm1Regs.SDSYNC3.bit.WTSYNCEN 0x5E3E %B16 #MASK=0x40
Sdfm1Regs.SDSYNC3.bit.WTSYNFLG 0x5E3E %B16 #MASK=0x80
Sdfm1Regs.SDSYNC3.bit.WTSYNCLR 0x5E3E %B16 #MASK=0x100
Sdfm1Regs.SDSYNC3.bit.FFSYNCCLREN 0x5E3E %B16 #MASK=0x200
Sdfm1Regs.SDSYNC3.bit.WTSCLREN 0x5E3E %B16 #MASK=0x400
Sdfm1Regs.SDSYNC3.bit.rsvd1 0x5E3E %B16 #MASK=0xF800
Sdfm1Regs.SDFLT3CMPL2.all 0x5E3F %U16 #Unsigned
Sdfm1Regs.SDFLT3CMPL2.bit.LLT2 0x5E3F %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT3CMPL2.bit.rsvd1 0x5E3F %B16 #MASK=0x8000
Sdfm1Regs.SDCTLPARM4.all 0x5E40 %U16 #Unsigned
Sdfm1Regs.SDCTLPARM4.bit.MOD 0x5E40 %B16 #MASK=0x3
Sdfm1Regs.SDCTLPARM4.bit.rsvd1 0x5E40 %B16 #MASK=0x4
Sdfm1Regs.SDCTLPARM4.bit.SDCLKSEL 0x5E40 %B16 #MASK=0x8
Sdfm1Regs.SDCTLPARM4.bit.SDCLKSYNC 0x5E40 %B16 #MASK=0x10
Sdfm1Regs.SDCTLPARM4.bit.rsvd2 0x5E40 %B16 #MASK=0x20
Sdfm1Regs.SDCTLPARM4.bit.SDDATASYNC 0x5E40 %B16 #MASK=0x40
Sdfm1Regs.SDCTLPARM4.bit.rsvd3 0x5E40 %B16 #MASK=0x80
Sdfm1Regs.SDCTLPARM4.bit.rsvd4 0x5E40 %B16 #MASK=0xFF00
Sdfm1Regs.SDDFPARM4.all 0x5E41 %U16 #Unsigned
Sdfm1Regs.SDDFPARM4.bit.DOSR 0x5E41 %B16 #MASK=0xFF
Sdfm1Regs.SDDFPARM4.bit.FEN 0x5E41 %B16 #MASK=0x100
Sdfm1Regs.SDDFPARM4.bit.AE 0x5E41 %B16 #MASK=0x200
Sdfm1Regs.SDDFPARM4.bit.SST 0x5E41 %B16 #MASK=0xC00
Sdfm1Regs.SDDFPARM4.bit.SDSYNCEN 0x5E41 %B16 #MASK=0x1000
Sdfm1Regs.SDDFPARM4.bit.rsvd1 0x5E41 %B16 #MASK=0xE000
Sdfm1Regs.SDDPARM4.all 0x5E42 %U16 #Unsigned
Sdfm1Regs.SDDPARM4.bit.rsvd1 0x5E42 %B16 #MASK=0x3FF
Sdfm1Regs.SDDPARM4.bit.DR 0x5E42 %B16 #MASK=0x400
Sdfm1Regs.SDDPARM4.bit.SH 0x5E42 %B16 #MASK=0xF800
Sdfm1Regs.SDFLT4CMPH1.all 0x5E43 %U16 #Unsigned
Sdfm1Regs.SDFLT4CMPH1.bit.HLT 0x5E43 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT4CMPH1.bit.rsvd1 0x5E43 %B16 #MASK=0x8000
Sdfm1Regs.SDFLT4CMPL1.all 0x5E44 %U16 #Unsigned
Sdfm1Regs.SDFLT4CMPL1.bit.LLT 0x5E44 %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT4CMPL1.bit.rsvd1 0x5E44 %B16 #MASK=0x8000
Sdfm1Regs.SDCPARM4.all 0x5E45 %U16 #Unsigned
Sdfm1Regs.SDCPARM4.bit.COSR 0x5E45 %B16 #MASK=0x1F
Sdfm1Regs.SDCPARM4.bit.EN_CEVT1 0x5E45 %B16 #MASK=0x20
Sdfm1Regs.SDCPARM4.bit.EN_CEVT2 0x5E45 %B16 #MASK=0x40
Sdfm1Regs.SDCPARM4.bit.CS1_CS0 0x5E45 %B16 #MASK=0x180
Sdfm1Regs.SDCPARM4.bit.MFIE 0x5E45 %B16 #MASK=0x200
Sdfm1Regs.SDCPARM4.bit.HZEN 0x5E45 %B16 #MASK=0x400
Sdfm1Regs.SDCPARM4.bit.CEVT1SEL 0x5E45 %B16 #MASK=0x1800
Sdfm1Regs.SDCPARM4.bit.CEN 0x5E45 %B16 #MASK=0x2000
Sdfm1Regs.SDCPARM4.bit.CEVT2SEL 0x5E45 %B16 #MASK=0xC000
Sdfm1Regs.SDDATA4.all 0x5E46 %U32 #Unsigned
Sdfm1Regs.SDDATA4.bit.DATA16 0x5E46 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATA4.bit.DATA32HI 0x5E47 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO4.all 0x5E48 %U32 #Unsigned
Sdfm1Regs.SDDATFIFO4.bit.DATA16 0x5E48 %B16 #MASK=0xFFFF
Sdfm1Regs.SDDATFIFO4.bit.DATA32HI 0x5E49 %B16 #MASK=0xFFFF
Sdfm1Regs.SDCDATA4 0x5E4A %U16 #Unsigned
Sdfm1Regs.SDFLT4CMPH2.all 0x5E4B %U16 #Unsigned
Sdfm1Regs.SDFLT4CMPH2.bit.HLT2 0x5E4B %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT4CMPH2.bit.rsvd1 0x5E4B %B16 #MASK=0x8000
Sdfm1Regs.SDFLT4CMPHZ.all 0x5E4C %U16 #Unsigned
Sdfm1Regs.SDFLT4CMPHZ.bit.HLTZ 0x5E4C %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT4CMPHZ.bit.rsvd1 0x5E4C %B16 #MASK=0x8000
Sdfm1Regs.SDFIFOCTL4.all 0x5E4D %U16 #Unsigned
Sdfm1Regs.SDFIFOCTL4.bit.SDFFIL 0x5E4D %B16 #MASK=0x1F
Sdfm1Regs.SDFIFOCTL4.bit.rsvd1 0x5E4D %B16 #MASK=0x20
Sdfm1Regs.SDFIFOCTL4.bit.SDFFST 0x5E4D %B16 #MASK=0x7C0
Sdfm1Regs.SDFIFOCTL4.bit.rsvd2 0x5E4D %B16 #MASK=0x800
Sdfm1Regs.SDFIFOCTL4.bit.FFIEN 0x5E4D %B16 #MASK=0x1000
Sdfm1Regs.SDFIFOCTL4.bit.FFEN 0x5E4D %B16 #MASK=0x2000
Sdfm1Regs.SDFIFOCTL4.bit.DRINTSEL 0x5E4D %B16 #MASK=0x4000
Sdfm1Regs.SDFIFOCTL4.bit.OVFIEN 0x5E4D %B16 #MASK=0x8000
Sdfm1Regs.SDSYNC4.all 0x5E4E %U16 #Unsigned
Sdfm1Regs.SDSYNC4.bit.SYNCSEL 0x5E4E %B16 #MASK=0x3F
Sdfm1Regs.SDSYNC4.bit.WTSYNCEN 0x5E4E %B16 #MASK=0x40
Sdfm1Regs.SDSYNC4.bit.WTSYNFLG 0x5E4E %B16 #MASK=0x80
Sdfm1Regs.SDSYNC4.bit.WTSYNCLR 0x5E4E %B16 #MASK=0x100
Sdfm1Regs.SDSYNC4.bit.FFSYNCCLREN 0x5E4E %B16 #MASK=0x200
Sdfm1Regs.SDSYNC4.bit.WTSCLREN 0x5E4E %B16 #MASK=0x400
Sdfm1Regs.SDSYNC4.bit.rsvd1 0x5E4E %B16 #MASK=0xF800
Sdfm1Regs.SDFLT4CMPL2.all 0x5E4F %U16 #Unsigned
Sdfm1Regs.SDFLT4CMPL2.bit.LLT2 0x5E4F %B16 #MASK=0x7FFF
Sdfm1Regs.SDFLT4CMPL2.bit.rsvd1 0x5E4F %B16 #MASK=0x8000
Sdfm1Regs.rsvd3[0] 0x5E50 %U16 #Unsigned
Sdfm1Regs.rsvd3[1] 0x5E51 %U16 #Unsigned
Sdfm1Regs.rsvd3[2] 0x5E52 %U16 #Unsigned
Sdfm1Regs.rsvd3[3] 0x5E53 %U16 #Unsigned
Sdfm1Regs.rsvd3[4] 0x5E54 %U16 #Unsigned
Sdfm1Regs.rsvd3[5] 0x5E55 %U16 #Unsigned
Sdfm1Regs.rsvd3[6] 0x5E56 %U16 #Unsigned
Sdfm1Regs.rsvd3[7] 0x5E57 %U16 #Unsigned
Sdfm1Regs.rsvd3[8] 0x5E58 %U16 #Unsigned
Sdfm1Regs.rsvd3[9] 0x5E59 %U16 #Unsigned
Sdfm1Regs.rsvd3[10] 0x5E5A %U16 #Unsigned
Sdfm1Regs.rsvd3[11] 0x5E5B %U16 #Unsigned
Sdfm1Regs.rsvd3[12] 0x5E5C %U16 #Unsigned
Sdfm1Regs.rsvd3[13] 0x5E5D %U16 #Unsigned
Sdfm1Regs.rsvd3[14] 0x5E5E %U16 #Unsigned
Sdfm1Regs.rsvd3[15] 0x5E5F %U16 #Unsigned
Sdfm1Regs.SDCOMP1CTL.all 0x5E60 %U16 #Unsigned
Sdfm1Regs.SDCOMP1CTL.bit.rsvd1 0x5E60 %B16 #MASK=0x1
Sdfm1Regs.SDCOMP1CTL.bit.rsvd2 0x5E60 %B16 #MASK=0x2
Sdfm1Regs.SDCOMP1CTL.bit.CEVT1DIGFILTSEL 0x5E60 %B16 #MASK=0xC
Sdfm1Regs.SDCOMP1CTL.bit.rsvd3 0x5E60 %B16 #MASK=0x30
Sdfm1Regs.SDCOMP1CTL.bit.rsvd4 0x5E60 %B16 #MASK=0x40
Sdfm1Regs.SDCOMP1CTL.bit.rsvd5 0x5E60 %B16 #MASK=0x80
Sdfm1Regs.SDCOMP1CTL.bit.rsvd6 0x5E60 %B16 #MASK=0x100
Sdfm1Regs.SDCOMP1CTL.bit.rsvd7 0x5E60 %B16 #MASK=0x200
Sdfm1Regs.SDCOMP1CTL.bit.CEVT2DIGFILTSEL 0x5E60 %B16 #MASK=0xC00
Sdfm1Regs.SDCOMP1CTL.bit.rsvd8 0x5E60 %B16 #MASK=0x3000
Sdfm1Regs.SDCOMP1CTL.bit.rsvd9 0x5E60 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP1CTL.bit.rsvd10 0x5E60 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP1EVT2FLTCTL.all 0x5E61 %U16 #Unsigned
Sdfm1Regs.SDCOMP1EVT2FLTCTL.bit.rsvd1 0x5E61 %B16 #MASK=0xF
Sdfm1Regs.SDCOMP1EVT2FLTCTL.bit.SAMPWIN 0x5E61 %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP1EVT2FLTCTL.bit.THRESH 0x5E61 %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP1EVT2FLTCTL.bit.rsvd2 0x5E61 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP1EVT2FLTCTL.bit.FILINIT 0x5E61 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP1EVT2FLTCLKCTL.all 0x5E62 %U16 #Unsigned
Sdfm1Regs.SDCOMP1EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5E62 %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP1EVT2FLTCLKCTL.bit.rsvd1 0x5E62 %B16 #MASK=0xFC00
Sdfm1Regs.SDCOMP1EVT1FLTCTL.all 0x5E63 %U16 #Unsigned
Sdfm1Regs.SDCOMP1EVT1FLTCTL.bit.rsvd1 0x5E63 %B16 #MASK=0xF
Sdfm1Regs.SDCOMP1EVT1FLTCTL.bit.SAMPWIN 0x5E63 %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP1EVT1FLTCTL.bit.THRESH 0x5E63 %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP1EVT1FLTCTL.bit.rsvd2 0x5E63 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP1EVT1FLTCTL.bit.FILINIT 0x5E63 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP1EVT1FLTCLKCTL.all 0x5E64 %U16 #Unsigned
Sdfm1Regs.SDCOMP1EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5E64 %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP1EVT1FLTCLKCTL.bit.rsvd1 0x5E64 %B16 #MASK=0xFC00
Sdfm1Regs.rsvd4[0] 0x5E65 %U16 #Unsigned
Sdfm1Regs.rsvd4[1] 0x5E66 %U16 #Unsigned
Sdfm1Regs.SDCOMP1LOCK.all 0x5E67 %U16 #Unsigned
Sdfm1Regs.SDCOMP1LOCK.bit.SDCOMP1CTL 0x5E67 %B16 #MASK=0x1
Sdfm1Regs.SDCOMP1LOCK.bit.rsvd1 0x5E67 %B16 #MASK=0x2
Sdfm1Regs.SDCOMP1LOCK.bit.rsvd2 0x5E67 %B16 #MASK=0x4
Sdfm1Regs.SDCOMP1LOCK.bit.COMP 0x5E67 %B16 #MASK=0x8
Sdfm1Regs.SDCOMP1LOCK.bit.rsvd3 0x5E67 %B16 #MASK=0x10
Sdfm1Regs.SDCOMP1LOCK.bit.rsvd4 0x5E67 %B16 #MASK=0xFFE0
Sdfm1Regs.SDCOMP2CTL.all 0x5E68 %U16 #Unsigned
Sdfm1Regs.SDCOMP2CTL.bit.rsvd1 0x5E68 %B16 #MASK=0x1
Sdfm1Regs.SDCOMP2CTL.bit.rsvd2 0x5E68 %B16 #MASK=0x2
Sdfm1Regs.SDCOMP2CTL.bit.CEVT1DIGFILTSEL 0x5E68 %B16 #MASK=0xC
Sdfm1Regs.SDCOMP2CTL.bit.rsvd3 0x5E68 %B16 #MASK=0x30
Sdfm1Regs.SDCOMP2CTL.bit.rsvd4 0x5E68 %B16 #MASK=0x40
Sdfm1Regs.SDCOMP2CTL.bit.rsvd5 0x5E68 %B16 #MASK=0x80
Sdfm1Regs.SDCOMP2CTL.bit.rsvd6 0x5E68 %B16 #MASK=0x100
Sdfm1Regs.SDCOMP2CTL.bit.rsvd7 0x5E68 %B16 #MASK=0x200
Sdfm1Regs.SDCOMP2CTL.bit.CEVT2DIGFILTSEL 0x5E68 %B16 #MASK=0xC00
Sdfm1Regs.SDCOMP2CTL.bit.rsvd8 0x5E68 %B16 #MASK=0x3000
Sdfm1Regs.SDCOMP2CTL.bit.rsvd9 0x5E68 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP2CTL.bit.rsvd10 0x5E68 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP2EVT2FLTCTL.all 0x5E69 %U16 #Unsigned
Sdfm1Regs.SDCOMP2EVT2FLTCTL.bit.rsvd1 0x5E69 %B16 #MASK=0xF
Sdfm1Regs.SDCOMP2EVT2FLTCTL.bit.SAMPWIN 0x5E69 %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP2EVT2FLTCTL.bit.THRESH 0x5E69 %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP2EVT2FLTCTL.bit.rsvd2 0x5E69 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP2EVT2FLTCTL.bit.FILINIT 0x5E69 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP2EVT2FLTCLKCTL.all 0x5E6A %U16 #Unsigned
Sdfm1Regs.SDCOMP2EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5E6A %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP2EVT2FLTCLKCTL.bit.rsvd1 0x5E6A %B16 #MASK=0xFC00
Sdfm1Regs.SDCOMP2EVT1FLTCTL.all 0x5E6B %U16 #Unsigned
Sdfm1Regs.SDCOMP2EVT1FLTCTL.bit.rsvd1 0x5E6B %B16 #MASK=0xF
Sdfm1Regs.SDCOMP2EVT1FLTCTL.bit.SAMPWIN 0x5E6B %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP2EVT1FLTCTL.bit.THRESH 0x5E6B %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP2EVT1FLTCTL.bit.rsvd2 0x5E6B %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP2EVT1FLTCTL.bit.FILINIT 0x5E6B %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP2EVT1FLTCLKCTL.all 0x5E6C %U16 #Unsigned
Sdfm1Regs.SDCOMP2EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5E6C %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP2EVT1FLTCLKCTL.bit.rsvd1 0x5E6C %B16 #MASK=0xFC00
Sdfm1Regs.rsvd5[0] 0x5E6D %U16 #Unsigned
Sdfm1Regs.rsvd5[1] 0x5E6E %U16 #Unsigned
Sdfm1Regs.SDCOMP2LOCK.all 0x5E6F %U16 #Unsigned
Sdfm1Regs.SDCOMP2LOCK.bit.SDCOMP2CTL 0x5E6F %B16 #MASK=0x1
Sdfm1Regs.SDCOMP2LOCK.bit.rsvd1 0x5E6F %B16 #MASK=0x2
Sdfm1Regs.SDCOMP2LOCK.bit.rsvd2 0x5E6F %B16 #MASK=0x4
Sdfm1Regs.SDCOMP2LOCK.bit.COMP 0x5E6F %B16 #MASK=0x8
Sdfm1Regs.SDCOMP2LOCK.bit.rsvd3 0x5E6F %B16 #MASK=0x10
Sdfm1Regs.SDCOMP2LOCK.bit.rsvd4 0x5E6F %B16 #MASK=0xFFE0
Sdfm1Regs.SDCOMP3CTL.all 0x5E70 %U16 #Unsigned
Sdfm1Regs.SDCOMP3CTL.bit.rsvd1 0x5E70 %B16 #MASK=0x1
Sdfm1Regs.SDCOMP3CTL.bit.rsvd2 0x5E70 %B16 #MASK=0x2
Sdfm1Regs.SDCOMP3CTL.bit.CEVT1DIGFILTSEL 0x5E70 %B16 #MASK=0xC
Sdfm1Regs.SDCOMP3CTL.bit.rsvd3 0x5E70 %B16 #MASK=0x30
Sdfm1Regs.SDCOMP3CTL.bit.rsvd4 0x5E70 %B16 #MASK=0x40
Sdfm1Regs.SDCOMP3CTL.bit.rsvd5 0x5E70 %B16 #MASK=0x80
Sdfm1Regs.SDCOMP3CTL.bit.rsvd6 0x5E70 %B16 #MASK=0x100
Sdfm1Regs.SDCOMP3CTL.bit.rsvd7 0x5E70 %B16 #MASK=0x200
Sdfm1Regs.SDCOMP3CTL.bit.CEVT2DIGFILTSEL 0x5E70 %B16 #MASK=0xC00
Sdfm1Regs.SDCOMP3CTL.bit.rsvd8 0x5E70 %B16 #MASK=0x3000
Sdfm1Regs.SDCOMP3CTL.bit.rsvd9 0x5E70 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP3CTL.bit.rsvd10 0x5E70 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP3EVT2FLTCTL.all 0x5E71 %U16 #Unsigned
Sdfm1Regs.SDCOMP3EVT2FLTCTL.bit.rsvd1 0x5E71 %B16 #MASK=0xF
Sdfm1Regs.SDCOMP3EVT2FLTCTL.bit.SAMPWIN 0x5E71 %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP3EVT2FLTCTL.bit.THRESH 0x5E71 %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP3EVT2FLTCTL.bit.rsvd2 0x5E71 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP3EVT2FLTCTL.bit.FILINIT 0x5E71 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP3EVT2FLTCLKCTL.all 0x5E72 %U16 #Unsigned
Sdfm1Regs.SDCOMP3EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5E72 %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP3EVT2FLTCLKCTL.bit.rsvd1 0x5E72 %B16 #MASK=0xFC00
Sdfm1Regs.SDCOMP3EVT1FLTCTL.all 0x5E73 %U16 #Unsigned
Sdfm1Regs.SDCOMP3EVT1FLTCTL.bit.rsvd1 0x5E73 %B16 #MASK=0xF
Sdfm1Regs.SDCOMP3EVT1FLTCTL.bit.SAMPWIN 0x5E73 %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP3EVT1FLTCTL.bit.THRESH 0x5E73 %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP3EVT1FLTCTL.bit.rsvd2 0x5E73 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP3EVT1FLTCTL.bit.FILINIT 0x5E73 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP3EVT1FLTCLKCTL.all 0x5E74 %U16 #Unsigned
Sdfm1Regs.SDCOMP3EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5E74 %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP3EVT1FLTCLKCTL.bit.rsvd1 0x5E74 %B16 #MASK=0xFC00
Sdfm1Regs.rsvd6[0] 0x5E75 %U16 #Unsigned
Sdfm1Regs.rsvd6[1] 0x5E76 %U16 #Unsigned
Sdfm1Regs.SDCOMP3LOCK.all 0x5E77 %U16 #Unsigned
Sdfm1Regs.SDCOMP3LOCK.bit.SDCOMP3CTL 0x5E77 %B16 #MASK=0x1
Sdfm1Regs.SDCOMP3LOCK.bit.rsvd1 0x5E77 %B16 #MASK=0x2
Sdfm1Regs.SDCOMP3LOCK.bit.rsvd2 0x5E77 %B16 #MASK=0x4
Sdfm1Regs.SDCOMP3LOCK.bit.COMP 0x5E77 %B16 #MASK=0x8
Sdfm1Regs.SDCOMP3LOCK.bit.rsvd3 0x5E77 %B16 #MASK=0x10
Sdfm1Regs.SDCOMP3LOCK.bit.rsvd4 0x5E77 %B16 #MASK=0xFFE0
Sdfm1Regs.SDCOMP4CTL.all 0x5E78 %U16 #Unsigned
Sdfm1Regs.SDCOMP4CTL.bit.rsvd1 0x5E78 %B16 #MASK=0x1
Sdfm1Regs.SDCOMP4CTL.bit.rsvd2 0x5E78 %B16 #MASK=0x2
Sdfm1Regs.SDCOMP4CTL.bit.CEVT1DIGFILTSEL 0x5E78 %B16 #MASK=0xC
Sdfm1Regs.SDCOMP4CTL.bit.rsvd3 0x5E78 %B16 #MASK=0x30
Sdfm1Regs.SDCOMP4CTL.bit.rsvd4 0x5E78 %B16 #MASK=0x40
Sdfm1Regs.SDCOMP4CTL.bit.rsvd5 0x5E78 %B16 #MASK=0x80
Sdfm1Regs.SDCOMP4CTL.bit.rsvd6 0x5E78 %B16 #MASK=0x100
Sdfm1Regs.SDCOMP4CTL.bit.rsvd7 0x5E78 %B16 #MASK=0x200
Sdfm1Regs.SDCOMP4CTL.bit.CEVT2DIGFILTSEL 0x5E78 %B16 #MASK=0xC00
Sdfm1Regs.SDCOMP4CTL.bit.rsvd8 0x5E78 %B16 #MASK=0x3000
Sdfm1Regs.SDCOMP4CTL.bit.rsvd9 0x5E78 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP4CTL.bit.rsvd10 0x5E78 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP4EVT2FLTCTL.all 0x5E79 %U16 #Unsigned
Sdfm1Regs.SDCOMP4EVT2FLTCTL.bit.rsvd1 0x5E79 %B16 #MASK=0xF
Sdfm1Regs.SDCOMP4EVT2FLTCTL.bit.SAMPWIN 0x5E79 %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP4EVT2FLTCTL.bit.THRESH 0x5E79 %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP4EVT2FLTCTL.bit.rsvd2 0x5E79 %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP4EVT2FLTCTL.bit.FILINIT 0x5E79 %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP4EVT2FLTCLKCTL.all 0x5E7A %U16 #Unsigned
Sdfm1Regs.SDCOMP4EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5E7A %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP4EVT2FLTCLKCTL.bit.rsvd1 0x5E7A %B16 #MASK=0xFC00
Sdfm1Regs.SDCOMP4EVT1FLTCTL.all 0x5E7B %U16 #Unsigned
Sdfm1Regs.SDCOMP4EVT1FLTCTL.bit.rsvd1 0x5E7B %B16 #MASK=0xF
Sdfm1Regs.SDCOMP4EVT1FLTCTL.bit.SAMPWIN 0x5E7B %B16 #MASK=0x1F0
Sdfm1Regs.SDCOMP4EVT1FLTCTL.bit.THRESH 0x5E7B %B16 #MASK=0x3E00
Sdfm1Regs.SDCOMP4EVT1FLTCTL.bit.rsvd2 0x5E7B %B16 #MASK=0x4000
Sdfm1Regs.SDCOMP4EVT1FLTCTL.bit.FILINIT 0x5E7B %B16 #MASK=0x8000
Sdfm1Regs.SDCOMP4EVT1FLTCLKCTL.all 0x5E7C %U16 #Unsigned
Sdfm1Regs.SDCOMP4EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5E7C %B16 #MASK=0x3FF
Sdfm1Regs.SDCOMP4EVT1FLTCLKCTL.bit.rsvd1 0x5E7C %B16 #MASK=0xFC00
Sdfm1Regs.rsvd7[0] 0x5E7D %U16 #Unsigned
Sdfm1Regs.rsvd7[1] 0x5E7E %U16 #Unsigned
Sdfm1Regs.SDCOMP4LOCK.all 0x5E7F %U16 #Unsigned
Sdfm1Regs.SDCOMP4LOCK.bit.SDCOMP4CTL 0x5E7F %B16 #MASK=0x1
Sdfm1Regs.SDCOMP4LOCK.bit.rsvd1 0x5E7F %B16 #MASK=0x2
Sdfm1Regs.SDCOMP4LOCK.bit.rsvd2 0x5E7F %B16 #MASK=0x4
Sdfm1Regs.SDCOMP4LOCK.bit.COMP 0x5E7F %B16 #MASK=0x8
Sdfm1Regs.SDCOMP4LOCK.bit.rsvd3 0x5E7F %B16 #MASK=0x10
Sdfm1Regs.SDCOMP4LOCK.bit.rsvd4 0x5E7F %B16 #MASK=0xFFE0
Sdfm2Regs.SDIFLG.all 0x5E80 %U32 #Unsigned
Sdfm2Regs.SDIFLG.bit.FLT1_FLG_CEVT1 0x5E80 %B16 #MASK=0x1
Sdfm2Regs.SDIFLG.bit.FLT1_FLG_CEVT2 0x5E80 %B16 #MASK=0x2
Sdfm2Regs.SDIFLG.bit.FLT2_FLG_CEVT1 0x5E80 %B16 #MASK=0x4
Sdfm2Regs.SDIFLG.bit.FLT2_FLG_CEVT2 0x5E80 %B16 #MASK=0x8
Sdfm2Regs.SDIFLG.bit.FLT3_FLG_CEVT1 0x5E80 %B16 #MASK=0x10
Sdfm2Regs.SDIFLG.bit.FLT3_FLG_CEVT2 0x5E80 %B16 #MASK=0x20
Sdfm2Regs.SDIFLG.bit.FLT4_FLG_CEVT1 0x5E80 %B16 #MASK=0x40
Sdfm2Regs.SDIFLG.bit.FLT4_FLG_CEVT2 0x5E80 %B16 #MASK=0x80
Sdfm2Regs.SDIFLG.bit.MF1 0x5E80 %B16 #MASK=0x100
Sdfm2Regs.SDIFLG.bit.MF2 0x5E80 %B16 #MASK=0x200
Sdfm2Regs.SDIFLG.bit.MF3 0x5E80 %B16 #MASK=0x400
Sdfm2Regs.SDIFLG.bit.MF4 0x5E80 %B16 #MASK=0x800
Sdfm2Regs.SDIFLG.bit.AF1 0x5E80 %B16 #MASK=0x1000
Sdfm2Regs.SDIFLG.bit.AF2 0x5E80 %B16 #MASK=0x2000
Sdfm2Regs.SDIFLG.bit.AF3 0x5E80 %B16 #MASK=0x4000
Sdfm2Regs.SDIFLG.bit.AF4 0x5E80 %B16 #MASK=0x8000
Sdfm2Regs.SDIFLG.bit.SDFFOVF1 0x5E81 %B16 #MASK=0x1
Sdfm2Regs.SDIFLG.bit.SDFFOVF2 0x5E81 %B16 #MASK=0x2
Sdfm2Regs.SDIFLG.bit.SDFFOVF3 0x5E81 %B16 #MASK=0x4
Sdfm2Regs.SDIFLG.bit.SDFFOVF4 0x5E81 %B16 #MASK=0x8
Sdfm2Regs.SDIFLG.bit.SDFFINT1 0x5E81 %B16 #MASK=0x10
Sdfm2Regs.SDIFLG.bit.SDFFINT2 0x5E81 %B16 #MASK=0x20
Sdfm2Regs.SDIFLG.bit.SDFFINT3 0x5E81 %B16 #MASK=0x40
Sdfm2Regs.SDIFLG.bit.SDFFINT4 0x5E81 %B16 #MASK=0x80
Sdfm2Regs.SDIFLG.bit.rsvd1 0x5E81 %B16 #MASK=0x7F00
Sdfm2Regs.SDIFLG.bit.MIF 0x5E81 %B16 #MASK=0x8000
Sdfm2Regs.SDIFLGCLR.all 0x5E82 %U32 #Unsigned
Sdfm2Regs.SDIFLGCLR.bit.FLT1_FLG_CEVT1 0x5E82 %B16 #MASK=0x1
Sdfm2Regs.SDIFLGCLR.bit.FLT1_FLG_CEVT2 0x5E82 %B16 #MASK=0x2
Sdfm2Regs.SDIFLGCLR.bit.FLT2_FLG_CEVT1 0x5E82 %B16 #MASK=0x4
Sdfm2Regs.SDIFLGCLR.bit.FLT2_FLG_CEVT2 0x5E82 %B16 #MASK=0x8
Sdfm2Regs.SDIFLGCLR.bit.FLT3_FLG_CEVT1 0x5E82 %B16 #MASK=0x10
Sdfm2Regs.SDIFLGCLR.bit.FLT3_FLG_CEVT2 0x5E82 %B16 #MASK=0x20
Sdfm2Regs.SDIFLGCLR.bit.FLT4_FLG_CEVT1 0x5E82 %B16 #MASK=0x40
Sdfm2Regs.SDIFLGCLR.bit.FLT4_FLG_CEVT2 0x5E82 %B16 #MASK=0x80
Sdfm2Regs.SDIFLGCLR.bit.MF1 0x5E82 %B16 #MASK=0x100
Sdfm2Regs.SDIFLGCLR.bit.MF2 0x5E82 %B16 #MASK=0x200
Sdfm2Regs.SDIFLGCLR.bit.MF3 0x5E82 %B16 #MASK=0x400
Sdfm2Regs.SDIFLGCLR.bit.MF4 0x5E82 %B16 #MASK=0x800
Sdfm2Regs.SDIFLGCLR.bit.AF1 0x5E82 %B16 #MASK=0x1000
Sdfm2Regs.SDIFLGCLR.bit.AF2 0x5E82 %B16 #MASK=0x2000
Sdfm2Regs.SDIFLGCLR.bit.AF3 0x5E82 %B16 #MASK=0x4000
Sdfm2Regs.SDIFLGCLR.bit.AF4 0x5E82 %B16 #MASK=0x8000
Sdfm2Regs.SDIFLGCLR.bit.SDFFOVF1 0x5E83 %B16 #MASK=0x1
Sdfm2Regs.SDIFLGCLR.bit.SDFFOVF2 0x5E83 %B16 #MASK=0x2
Sdfm2Regs.SDIFLGCLR.bit.SDFFOVF3 0x5E83 %B16 #MASK=0x4
Sdfm2Regs.SDIFLGCLR.bit.SDFFOVF4 0x5E83 %B16 #MASK=0x8
Sdfm2Regs.SDIFLGCLR.bit.SDFFINT1 0x5E83 %B16 #MASK=0x10
Sdfm2Regs.SDIFLGCLR.bit.SDFFINT2 0x5E83 %B16 #MASK=0x20
Sdfm2Regs.SDIFLGCLR.bit.SDFFINT3 0x5E83 %B16 #MASK=0x40
Sdfm2Regs.SDIFLGCLR.bit.SDFFINT4 0x5E83 %B16 #MASK=0x80
Sdfm2Regs.SDIFLGCLR.bit.rsvd1 0x5E83 %B16 #MASK=0x7F00
Sdfm2Regs.SDIFLGCLR.bit.MIF 0x5E83 %B16 #MASK=0x8000
Sdfm2Regs.SDCTL.all 0x5E84 %U16 #Unsigned
Sdfm2Regs.SDCTL.bit.HZ1 0x5E84 %B16 #MASK=0x1
Sdfm2Regs.SDCTL.bit.HZ2 0x5E84 %B16 #MASK=0x2
Sdfm2Regs.SDCTL.bit.HZ3 0x5E84 %B16 #MASK=0x4
Sdfm2Regs.SDCTL.bit.HZ4 0x5E84 %B16 #MASK=0x8
Sdfm2Regs.SDCTL.bit.rsvd1 0x5E84 %B16 #MASK=0x1FF0
Sdfm2Regs.SDCTL.bit.MIE 0x5E84 %B16 #MASK=0x2000
Sdfm2Regs.SDCTL.bit.rsvd2 0x5E84 %B16 #MASK=0x4000
Sdfm2Regs.SDCTL.bit.rsvd3 0x5E84 %B16 #MASK=0x8000
Sdfm2Regs.rsvd1 0x5E85 %U16 #Unsigned
Sdfm2Regs.SDMFILEN.all 0x5E86 %U16 #Unsigned
Sdfm2Regs.SDMFILEN.bit.rsvd1 0x5E86 %B16 #MASK=0xF
Sdfm2Regs.SDMFILEN.bit.rsvd2 0x5E86 %B16 #MASK=0x70
Sdfm2Regs.SDMFILEN.bit.rsvd3 0x5E86 %B16 #MASK=0x180
Sdfm2Regs.SDMFILEN.bit.rsvd4 0x5E86 %B16 #MASK=0x200
Sdfm2Regs.SDMFILEN.bit.rsvd5 0x5E86 %B16 #MASK=0x400
Sdfm2Regs.SDMFILEN.bit.MFE 0x5E86 %B16 #MASK=0x800
Sdfm2Regs.SDMFILEN.bit.rsvd6 0x5E86 %B16 #MASK=0x1000
Sdfm2Regs.SDMFILEN.bit.rsvd7 0x5E86 %B16 #MASK=0xE000
Sdfm2Regs.SDSTATUS.all 0x5E87 %U16 #Unsigned
Sdfm2Regs.SDSTATUS.bit.HZ1 0x5E87 %B16 #MASK=0x1
Sdfm2Regs.SDSTATUS.bit.HZ2 0x5E87 %B16 #MASK=0x2
Sdfm2Regs.SDSTATUS.bit.HZ3 0x5E87 %B16 #MASK=0x4
Sdfm2Regs.SDSTATUS.bit.HZ4 0x5E87 %B16 #MASK=0x8
Sdfm2Regs.SDSTATUS.bit.rsvd1 0x5E87 %B16 #MASK=0xF0
Sdfm2Regs.SDSTATUS.bit.rsvd2 0x5E87 %B16 #MASK=0x100
Sdfm2Regs.SDSTATUS.bit.rsvd3 0x5E87 %B16 #MASK=0x200
Sdfm2Regs.SDSTATUS.bit.rsvd4 0x5E87 %B16 #MASK=0x400
Sdfm2Regs.SDSTATUS.bit.rsvd5 0x5E87 %B16 #MASK=0x800
Sdfm2Regs.SDSTATUS.bit.rsvd6 0x5E87 %B16 #MASK=0x1000
Sdfm2Regs.SDSTATUS.bit.rsvd7 0x5E87 %B16 #MASK=0x2000
Sdfm2Regs.SDSTATUS.bit.rsvd8 0x5E87 %B16 #MASK=0x4000
Sdfm2Regs.SDSTATUS.bit.rsvd9 0x5E87 %B16 #MASK=0x8000
Sdfm2Regs.rsvd2[0] 0x5E88 %U16 #Unsigned
Sdfm2Regs.rsvd2[1] 0x5E89 %U16 #Unsigned
Sdfm2Regs.rsvd2[2] 0x5E8A %U16 #Unsigned
Sdfm2Regs.rsvd2[3] 0x5E8B %U16 #Unsigned
Sdfm2Regs.rsvd2[4] 0x5E8C %U16 #Unsigned
Sdfm2Regs.rsvd2[5] 0x5E8D %U16 #Unsigned
Sdfm2Regs.rsvd2[6] 0x5E8E %U16 #Unsigned
Sdfm2Regs.rsvd2[7] 0x5E8F %U16 #Unsigned
Sdfm2Regs.SDCTLPARM1.all 0x5E90 %U16 #Unsigned
Sdfm2Regs.SDCTLPARM1.bit.MOD 0x5E90 %B16 #MASK=0x3
Sdfm2Regs.SDCTLPARM1.bit.rsvd1 0x5E90 %B16 #MASK=0x4
Sdfm2Regs.SDCTLPARM1.bit.SDCLKSEL 0x5E90 %B16 #MASK=0x8
Sdfm2Regs.SDCTLPARM1.bit.SDCLKSYNC 0x5E90 %B16 #MASK=0x10
Sdfm2Regs.SDCTLPARM1.bit.rsvd2 0x5E90 %B16 #MASK=0x20
Sdfm2Regs.SDCTLPARM1.bit.SDDATASYNC 0x5E90 %B16 #MASK=0x40
Sdfm2Regs.SDCTLPARM1.bit.rsvd3 0x5E90 %B16 #MASK=0x80
Sdfm2Regs.SDCTLPARM1.bit.rsvd4 0x5E90 %B16 #MASK=0xFF00
Sdfm2Regs.SDDFPARM1.all 0x5E91 %U16 #Unsigned
Sdfm2Regs.SDDFPARM1.bit.DOSR 0x5E91 %B16 #MASK=0xFF
Sdfm2Regs.SDDFPARM1.bit.FEN 0x5E91 %B16 #MASK=0x100
Sdfm2Regs.SDDFPARM1.bit.AE 0x5E91 %B16 #MASK=0x200
Sdfm2Regs.SDDFPARM1.bit.SST 0x5E91 %B16 #MASK=0xC00
Sdfm2Regs.SDDFPARM1.bit.SDSYNCEN 0x5E91 %B16 #MASK=0x1000
Sdfm2Regs.SDDFPARM1.bit.rsvd1 0x5E91 %B16 #MASK=0xE000
Sdfm2Regs.SDDPARM1.all 0x5E92 %U16 #Unsigned
Sdfm2Regs.SDDPARM1.bit.rsvd1 0x5E92 %B16 #MASK=0x3FF
Sdfm2Regs.SDDPARM1.bit.DR 0x5E92 %B16 #MASK=0x400
Sdfm2Regs.SDDPARM1.bit.SH 0x5E92 %B16 #MASK=0xF800
Sdfm2Regs.SDFLT1CMPH1.all 0x5E93 %U16 #Unsigned
Sdfm2Regs.SDFLT1CMPH1.bit.HLT 0x5E93 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT1CMPH1.bit.rsvd1 0x5E93 %B16 #MASK=0x8000
Sdfm2Regs.SDFLT1CMPL1.all 0x5E94 %U16 #Unsigned
Sdfm2Regs.SDFLT1CMPL1.bit.LLT 0x5E94 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT1CMPL1.bit.rsvd1 0x5E94 %B16 #MASK=0x8000
Sdfm2Regs.SDCPARM1.all 0x5E95 %U16 #Unsigned
Sdfm2Regs.SDCPARM1.bit.COSR 0x5E95 %B16 #MASK=0x1F
Sdfm2Regs.SDCPARM1.bit.EN_CEVT1 0x5E95 %B16 #MASK=0x20
Sdfm2Regs.SDCPARM1.bit.EN_CEVT2 0x5E95 %B16 #MASK=0x40
Sdfm2Regs.SDCPARM1.bit.CS1_CS0 0x5E95 %B16 #MASK=0x180
Sdfm2Regs.SDCPARM1.bit.MFIE 0x5E95 %B16 #MASK=0x200
Sdfm2Regs.SDCPARM1.bit.HZEN 0x5E95 %B16 #MASK=0x400
Sdfm2Regs.SDCPARM1.bit.CEVT1SEL 0x5E95 %B16 #MASK=0x1800
Sdfm2Regs.SDCPARM1.bit.CEN 0x5E95 %B16 #MASK=0x2000
Sdfm2Regs.SDCPARM1.bit.CEVT2SEL 0x5E95 %B16 #MASK=0xC000
Sdfm2Regs.SDDATA1.all 0x5E96 %U32 #Unsigned
Sdfm2Regs.SDDATA1.bit.DATA16 0x5E96 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATA1.bit.DATA32HI 0x5E97 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO1.all 0x5E98 %U32 #Unsigned
Sdfm2Regs.SDDATFIFO1.bit.DATA16 0x5E98 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO1.bit.DATA32HI 0x5E99 %B16 #MASK=0xFFFF
Sdfm2Regs.SDCDATA1 0x5E9A %U16 #Unsigned
Sdfm2Regs.SDFLT1CMPH2.all 0x5E9B %U16 #Unsigned
Sdfm2Regs.SDFLT1CMPH2.bit.HLT2 0x5E9B %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT1CMPH2.bit.rsvd1 0x5E9B %B16 #MASK=0x8000
Sdfm2Regs.SDFLT1CMPHZ.all 0x5E9C %U16 #Unsigned
Sdfm2Regs.SDFLT1CMPHZ.bit.HLTZ 0x5E9C %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT1CMPHZ.bit.rsvd1 0x5E9C %B16 #MASK=0x8000
Sdfm2Regs.SDFIFOCTL1.all 0x5E9D %U16 #Unsigned
Sdfm2Regs.SDFIFOCTL1.bit.SDFFIL 0x5E9D %B16 #MASK=0x1F
Sdfm2Regs.SDFIFOCTL1.bit.rsvd1 0x5E9D %B16 #MASK=0x20
Sdfm2Regs.SDFIFOCTL1.bit.SDFFST 0x5E9D %B16 #MASK=0x7C0
Sdfm2Regs.SDFIFOCTL1.bit.rsvd2 0x5E9D %B16 #MASK=0x800
Sdfm2Regs.SDFIFOCTL1.bit.FFIEN 0x5E9D %B16 #MASK=0x1000
Sdfm2Regs.SDFIFOCTL1.bit.FFEN 0x5E9D %B16 #MASK=0x2000
Sdfm2Regs.SDFIFOCTL1.bit.DRINTSEL 0x5E9D %B16 #MASK=0x4000
Sdfm2Regs.SDFIFOCTL1.bit.OVFIEN 0x5E9D %B16 #MASK=0x8000
Sdfm2Regs.SDSYNC1.all 0x5E9E %U16 #Unsigned
Sdfm2Regs.SDSYNC1.bit.SYNCSEL 0x5E9E %B16 #MASK=0x3F
Sdfm2Regs.SDSYNC1.bit.WTSYNCEN 0x5E9E %B16 #MASK=0x40
Sdfm2Regs.SDSYNC1.bit.WTSYNFLG 0x5E9E %B16 #MASK=0x80
Sdfm2Regs.SDSYNC1.bit.WTSYNCLR 0x5E9E %B16 #MASK=0x100
Sdfm2Regs.SDSYNC1.bit.FFSYNCCLREN 0x5E9E %B16 #MASK=0x200
Sdfm2Regs.SDSYNC1.bit.WTSCLREN 0x5E9E %B16 #MASK=0x400
Sdfm2Regs.SDSYNC1.bit.rsvd1 0x5E9E %B16 #MASK=0xF800
Sdfm2Regs.SDFLT1CMPL2.all 0x5E9F %U16 #Unsigned
Sdfm2Regs.SDFLT1CMPL2.bit.LLT2 0x5E9F %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT1CMPL2.bit.rsvd1 0x5E9F %B16 #MASK=0x8000
Sdfm2Regs.SDCTLPARM2.all 0x5EA0 %U16 #Unsigned
Sdfm2Regs.SDCTLPARM2.bit.MOD 0x5EA0 %B16 #MASK=0x3
Sdfm2Regs.SDCTLPARM2.bit.rsvd1 0x5EA0 %B16 #MASK=0x4
Sdfm2Regs.SDCTLPARM2.bit.SDCLKSEL 0x5EA0 %B16 #MASK=0x8
Sdfm2Regs.SDCTLPARM2.bit.SDCLKSYNC 0x5EA0 %B16 #MASK=0x10
Sdfm2Regs.SDCTLPARM2.bit.rsvd2 0x5EA0 %B16 #MASK=0x20
Sdfm2Regs.SDCTLPARM2.bit.SDDATASYNC 0x5EA0 %B16 #MASK=0x40
Sdfm2Regs.SDCTLPARM2.bit.rsvd3 0x5EA0 %B16 #MASK=0x80
Sdfm2Regs.SDCTLPARM2.bit.rsvd4 0x5EA0 %B16 #MASK=0xFF00
Sdfm2Regs.SDDFPARM2.all 0x5EA1 %U16 #Unsigned
Sdfm2Regs.SDDFPARM2.bit.DOSR 0x5EA1 %B16 #MASK=0xFF
Sdfm2Regs.SDDFPARM2.bit.FEN 0x5EA1 %B16 #MASK=0x100
Sdfm2Regs.SDDFPARM2.bit.AE 0x5EA1 %B16 #MASK=0x200
Sdfm2Regs.SDDFPARM2.bit.SST 0x5EA1 %B16 #MASK=0xC00
Sdfm2Regs.SDDFPARM2.bit.SDSYNCEN 0x5EA1 %B16 #MASK=0x1000
Sdfm2Regs.SDDFPARM2.bit.rsvd1 0x5EA1 %B16 #MASK=0xE000
Sdfm2Regs.SDDPARM2.all 0x5EA2 %U16 #Unsigned
Sdfm2Regs.SDDPARM2.bit.rsvd1 0x5EA2 %B16 #MASK=0x3FF
Sdfm2Regs.SDDPARM2.bit.DR 0x5EA2 %B16 #MASK=0x400
Sdfm2Regs.SDDPARM2.bit.SH 0x5EA2 %B16 #MASK=0xF800
Sdfm2Regs.SDFLT2CMPH1.all 0x5EA3 %U16 #Unsigned
Sdfm2Regs.SDFLT2CMPH1.bit.HLT 0x5EA3 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT2CMPH1.bit.rsvd1 0x5EA3 %B16 #MASK=0x8000
Sdfm2Regs.SDFLT2CMPL1.all 0x5EA4 %U16 #Unsigned
Sdfm2Regs.SDFLT2CMPL1.bit.LLT 0x5EA4 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT2CMPL1.bit.rsvd1 0x5EA4 %B16 #MASK=0x8000
Sdfm2Regs.SDCPARM2.all 0x5EA5 %U16 #Unsigned
Sdfm2Regs.SDCPARM2.bit.COSR 0x5EA5 %B16 #MASK=0x1F
Sdfm2Regs.SDCPARM2.bit.EN_CEVT1 0x5EA5 %B16 #MASK=0x20
Sdfm2Regs.SDCPARM2.bit.EN_CEVT2 0x5EA5 %B16 #MASK=0x40
Sdfm2Regs.SDCPARM2.bit.CS1_CS0 0x5EA5 %B16 #MASK=0x180
Sdfm2Regs.SDCPARM2.bit.MFIE 0x5EA5 %B16 #MASK=0x200
Sdfm2Regs.SDCPARM2.bit.HZEN 0x5EA5 %B16 #MASK=0x400
Sdfm2Regs.SDCPARM2.bit.CEVT1SEL 0x5EA5 %B16 #MASK=0x1800
Sdfm2Regs.SDCPARM2.bit.CEN 0x5EA5 %B16 #MASK=0x2000
Sdfm2Regs.SDCPARM2.bit.CEVT2SEL 0x5EA5 %B16 #MASK=0xC000
Sdfm2Regs.SDDATA2.all 0x5EA6 %U32 #Unsigned
Sdfm2Regs.SDDATA2.bit.DATA16 0x5EA6 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATA2.bit.DATA32HI 0x5EA7 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO2.all 0x5EA8 %U32 #Unsigned
Sdfm2Regs.SDDATFIFO2.bit.DATA16 0x5EA8 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO2.bit.DATA32HI 0x5EA9 %B16 #MASK=0xFFFF
Sdfm2Regs.SDCDATA2 0x5EAA %U16 #Unsigned
Sdfm2Regs.SDFLT2CMPH2.all 0x5EAB %U16 #Unsigned
Sdfm2Regs.SDFLT2CMPH2.bit.HLT2 0x5EAB %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT2CMPH2.bit.rsvd1 0x5EAB %B16 #MASK=0x8000
Sdfm2Regs.SDFLT2CMPHZ.all 0x5EAC %U16 #Unsigned
Sdfm2Regs.SDFLT2CMPHZ.bit.HLTZ 0x5EAC %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT2CMPHZ.bit.rsvd1 0x5EAC %B16 #MASK=0x8000
Sdfm2Regs.SDFIFOCTL2.all 0x5EAD %U16 #Unsigned
Sdfm2Regs.SDFIFOCTL2.bit.SDFFIL 0x5EAD %B16 #MASK=0x1F
Sdfm2Regs.SDFIFOCTL2.bit.rsvd1 0x5EAD %B16 #MASK=0x20
Sdfm2Regs.SDFIFOCTL2.bit.SDFFST 0x5EAD %B16 #MASK=0x7C0
Sdfm2Regs.SDFIFOCTL2.bit.rsvd2 0x5EAD %B16 #MASK=0x800
Sdfm2Regs.SDFIFOCTL2.bit.FFIEN 0x5EAD %B16 #MASK=0x1000
Sdfm2Regs.SDFIFOCTL2.bit.FFEN 0x5EAD %B16 #MASK=0x2000
Sdfm2Regs.SDFIFOCTL2.bit.DRINTSEL 0x5EAD %B16 #MASK=0x4000
Sdfm2Regs.SDFIFOCTL2.bit.OVFIEN 0x5EAD %B16 #MASK=0x8000
Sdfm2Regs.SDSYNC2.all 0x5EAE %U16 #Unsigned
Sdfm2Regs.SDSYNC2.bit.SYNCSEL 0x5EAE %B16 #MASK=0x3F
Sdfm2Regs.SDSYNC2.bit.WTSYNCEN 0x5EAE %B16 #MASK=0x40
Sdfm2Regs.SDSYNC2.bit.WTSYNFLG 0x5EAE %B16 #MASK=0x80
Sdfm2Regs.SDSYNC2.bit.WTSYNCLR 0x5EAE %B16 #MASK=0x100
Sdfm2Regs.SDSYNC2.bit.FFSYNCCLREN 0x5EAE %B16 #MASK=0x200
Sdfm2Regs.SDSYNC2.bit.WTSCLREN 0x5EAE %B16 #MASK=0x400
Sdfm2Regs.SDSYNC2.bit.rsvd1 0x5EAE %B16 #MASK=0xF800
Sdfm2Regs.SDFLT2CMPL2.all 0x5EAF %U16 #Unsigned
Sdfm2Regs.SDFLT2CMPL2.bit.LLT2 0x5EAF %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT2CMPL2.bit.rsvd1 0x5EAF %B16 #MASK=0x8000
Sdfm2Regs.SDCTLPARM3.all 0x5EB0 %U16 #Unsigned
Sdfm2Regs.SDCTLPARM3.bit.MOD 0x5EB0 %B16 #MASK=0x3
Sdfm2Regs.SDCTLPARM3.bit.rsvd1 0x5EB0 %B16 #MASK=0x4
Sdfm2Regs.SDCTLPARM3.bit.SDCLKSEL 0x5EB0 %B16 #MASK=0x8
Sdfm2Regs.SDCTLPARM3.bit.SDCLKSYNC 0x5EB0 %B16 #MASK=0x10
Sdfm2Regs.SDCTLPARM3.bit.rsvd2 0x5EB0 %B16 #MASK=0x20
Sdfm2Regs.SDCTLPARM3.bit.SDDATASYNC 0x5EB0 %B16 #MASK=0x40
Sdfm2Regs.SDCTLPARM3.bit.rsvd3 0x5EB0 %B16 #MASK=0x80
Sdfm2Regs.SDCTLPARM3.bit.rsvd4 0x5EB0 %B16 #MASK=0xFF00
Sdfm2Regs.SDDFPARM3.all 0x5EB1 %U16 #Unsigned
Sdfm2Regs.SDDFPARM3.bit.DOSR 0x5EB1 %B16 #MASK=0xFF
Sdfm2Regs.SDDFPARM3.bit.FEN 0x5EB1 %B16 #MASK=0x100
Sdfm2Regs.SDDFPARM3.bit.AE 0x5EB1 %B16 #MASK=0x200
Sdfm2Regs.SDDFPARM3.bit.SST 0x5EB1 %B16 #MASK=0xC00
Sdfm2Regs.SDDFPARM3.bit.SDSYNCEN 0x5EB1 %B16 #MASK=0x1000
Sdfm2Regs.SDDFPARM3.bit.rsvd1 0x5EB1 %B16 #MASK=0xE000
Sdfm2Regs.SDDPARM3.all 0x5EB2 %U16 #Unsigned
Sdfm2Regs.SDDPARM3.bit.rsvd1 0x5EB2 %B16 #MASK=0x3FF
Sdfm2Regs.SDDPARM3.bit.DR 0x5EB2 %B16 #MASK=0x400
Sdfm2Regs.SDDPARM3.bit.SH 0x5EB2 %B16 #MASK=0xF800
Sdfm2Regs.SDFLT3CMPH1.all 0x5EB3 %U16 #Unsigned
Sdfm2Regs.SDFLT3CMPH1.bit.HLT 0x5EB3 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT3CMPH1.bit.rsvd1 0x5EB3 %B16 #MASK=0x8000
Sdfm2Regs.SDFLT3CMPL1.all 0x5EB4 %U16 #Unsigned
Sdfm2Regs.SDFLT3CMPL1.bit.LLT 0x5EB4 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT3CMPL1.bit.rsvd1 0x5EB4 %B16 #MASK=0x8000
Sdfm2Regs.SDCPARM3.all 0x5EB5 %U16 #Unsigned
Sdfm2Regs.SDCPARM3.bit.COSR 0x5EB5 %B16 #MASK=0x1F
Sdfm2Regs.SDCPARM3.bit.EN_CEVT1 0x5EB5 %B16 #MASK=0x20
Sdfm2Regs.SDCPARM3.bit.EN_CEVT2 0x5EB5 %B16 #MASK=0x40
Sdfm2Regs.SDCPARM3.bit.CS1_CS0 0x5EB5 %B16 #MASK=0x180
Sdfm2Regs.SDCPARM3.bit.MFIE 0x5EB5 %B16 #MASK=0x200
Sdfm2Regs.SDCPARM3.bit.HZEN 0x5EB5 %B16 #MASK=0x400
Sdfm2Regs.SDCPARM3.bit.CEVT1SEL 0x5EB5 %B16 #MASK=0x1800
Sdfm2Regs.SDCPARM3.bit.CEN 0x5EB5 %B16 #MASK=0x2000
Sdfm2Regs.SDCPARM3.bit.CEVT2SEL 0x5EB5 %B16 #MASK=0xC000
Sdfm2Regs.SDDATA3.all 0x5EB6 %U32 #Unsigned
Sdfm2Regs.SDDATA3.bit.DATA16 0x5EB6 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATA3.bit.DATA32HI 0x5EB7 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO3.all 0x5EB8 %U32 #Unsigned
Sdfm2Regs.SDDATFIFO3.bit.DATA16 0x5EB8 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO3.bit.DATA32HI 0x5EB9 %B16 #MASK=0xFFFF
Sdfm2Regs.SDCDATA3 0x5EBA %U16 #Unsigned
Sdfm2Regs.SDFLT3CMPH2.all 0x5EBB %U16 #Unsigned
Sdfm2Regs.SDFLT3CMPH2.bit.HLT2 0x5EBB %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT3CMPH2.bit.rsvd1 0x5EBB %B16 #MASK=0x8000
Sdfm2Regs.SDFLT3CMPHZ.all 0x5EBC %U16 #Unsigned
Sdfm2Regs.SDFLT3CMPHZ.bit.HLTZ 0x5EBC %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT3CMPHZ.bit.rsvd1 0x5EBC %B16 #MASK=0x8000
Sdfm2Regs.SDFIFOCTL3.all 0x5EBD %U16 #Unsigned
Sdfm2Regs.SDFIFOCTL3.bit.SDFFIL 0x5EBD %B16 #MASK=0x1F
Sdfm2Regs.SDFIFOCTL3.bit.rsvd1 0x5EBD %B16 #MASK=0x20
Sdfm2Regs.SDFIFOCTL3.bit.SDFFST 0x5EBD %B16 #MASK=0x7C0
Sdfm2Regs.SDFIFOCTL3.bit.rsvd2 0x5EBD %B16 #MASK=0x800
Sdfm2Regs.SDFIFOCTL3.bit.FFIEN 0x5EBD %B16 #MASK=0x1000
Sdfm2Regs.SDFIFOCTL3.bit.FFEN 0x5EBD %B16 #MASK=0x2000
Sdfm2Regs.SDFIFOCTL3.bit.DRINTSEL 0x5EBD %B16 #MASK=0x4000
Sdfm2Regs.SDFIFOCTL3.bit.OVFIEN 0x5EBD %B16 #MASK=0x8000
Sdfm2Regs.SDSYNC3.all 0x5EBE %U16 #Unsigned
Sdfm2Regs.SDSYNC3.bit.SYNCSEL 0x5EBE %B16 #MASK=0x3F
Sdfm2Regs.SDSYNC3.bit.WTSYNCEN 0x5EBE %B16 #MASK=0x40
Sdfm2Regs.SDSYNC3.bit.WTSYNFLG 0x5EBE %B16 #MASK=0x80
Sdfm2Regs.SDSYNC3.bit.WTSYNCLR 0x5EBE %B16 #MASK=0x100
Sdfm2Regs.SDSYNC3.bit.FFSYNCCLREN 0x5EBE %B16 #MASK=0x200
Sdfm2Regs.SDSYNC3.bit.WTSCLREN 0x5EBE %B16 #MASK=0x400
Sdfm2Regs.SDSYNC3.bit.rsvd1 0x5EBE %B16 #MASK=0xF800
Sdfm2Regs.SDFLT3CMPL2.all 0x5EBF %U16 #Unsigned
Sdfm2Regs.SDFLT3CMPL2.bit.LLT2 0x5EBF %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT3CMPL2.bit.rsvd1 0x5EBF %B16 #MASK=0x8000
Sdfm2Regs.SDCTLPARM4.all 0x5EC0 %U16 #Unsigned
Sdfm2Regs.SDCTLPARM4.bit.MOD 0x5EC0 %B16 #MASK=0x3
Sdfm2Regs.SDCTLPARM4.bit.rsvd1 0x5EC0 %B16 #MASK=0x4
Sdfm2Regs.SDCTLPARM4.bit.SDCLKSEL 0x5EC0 %B16 #MASK=0x8
Sdfm2Regs.SDCTLPARM4.bit.SDCLKSYNC 0x5EC0 %B16 #MASK=0x10
Sdfm2Regs.SDCTLPARM4.bit.rsvd2 0x5EC0 %B16 #MASK=0x20
Sdfm2Regs.SDCTLPARM4.bit.SDDATASYNC 0x5EC0 %B16 #MASK=0x40
Sdfm2Regs.SDCTLPARM4.bit.rsvd3 0x5EC0 %B16 #MASK=0x80
Sdfm2Regs.SDCTLPARM4.bit.rsvd4 0x5EC0 %B16 #MASK=0xFF00
Sdfm2Regs.SDDFPARM4.all 0x5EC1 %U16 #Unsigned
Sdfm2Regs.SDDFPARM4.bit.DOSR 0x5EC1 %B16 #MASK=0xFF
Sdfm2Regs.SDDFPARM4.bit.FEN 0x5EC1 %B16 #MASK=0x100
Sdfm2Regs.SDDFPARM4.bit.AE 0x5EC1 %B16 #MASK=0x200
Sdfm2Regs.SDDFPARM4.bit.SST 0x5EC1 %B16 #MASK=0xC00
Sdfm2Regs.SDDFPARM4.bit.SDSYNCEN 0x5EC1 %B16 #MASK=0x1000
Sdfm2Regs.SDDFPARM4.bit.rsvd1 0x5EC1 %B16 #MASK=0xE000
Sdfm2Regs.SDDPARM4.all 0x5EC2 %U16 #Unsigned
Sdfm2Regs.SDDPARM4.bit.rsvd1 0x5EC2 %B16 #MASK=0x3FF
Sdfm2Regs.SDDPARM4.bit.DR 0x5EC2 %B16 #MASK=0x400
Sdfm2Regs.SDDPARM4.bit.SH 0x5EC2 %B16 #MASK=0xF800
Sdfm2Regs.SDFLT4CMPH1.all 0x5EC3 %U16 #Unsigned
Sdfm2Regs.SDFLT4CMPH1.bit.HLT 0x5EC3 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT4CMPH1.bit.rsvd1 0x5EC3 %B16 #MASK=0x8000
Sdfm2Regs.SDFLT4CMPL1.all 0x5EC4 %U16 #Unsigned
Sdfm2Regs.SDFLT4CMPL1.bit.LLT 0x5EC4 %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT4CMPL1.bit.rsvd1 0x5EC4 %B16 #MASK=0x8000
Sdfm2Regs.SDCPARM4.all 0x5EC5 %U16 #Unsigned
Sdfm2Regs.SDCPARM4.bit.COSR 0x5EC5 %B16 #MASK=0x1F
Sdfm2Regs.SDCPARM4.bit.EN_CEVT1 0x5EC5 %B16 #MASK=0x20
Sdfm2Regs.SDCPARM4.bit.EN_CEVT2 0x5EC5 %B16 #MASK=0x40
Sdfm2Regs.SDCPARM4.bit.CS1_CS0 0x5EC5 %B16 #MASK=0x180
Sdfm2Regs.SDCPARM4.bit.MFIE 0x5EC5 %B16 #MASK=0x200
Sdfm2Regs.SDCPARM4.bit.HZEN 0x5EC5 %B16 #MASK=0x400
Sdfm2Regs.SDCPARM4.bit.CEVT1SEL 0x5EC5 %B16 #MASK=0x1800
Sdfm2Regs.SDCPARM4.bit.CEN 0x5EC5 %B16 #MASK=0x2000
Sdfm2Regs.SDCPARM4.bit.CEVT2SEL 0x5EC5 %B16 #MASK=0xC000
Sdfm2Regs.SDDATA4.all 0x5EC6 %U32 #Unsigned
Sdfm2Regs.SDDATA4.bit.DATA16 0x5EC6 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATA4.bit.DATA32HI 0x5EC7 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO4.all 0x5EC8 %U32 #Unsigned
Sdfm2Regs.SDDATFIFO4.bit.DATA16 0x5EC8 %B16 #MASK=0xFFFF
Sdfm2Regs.SDDATFIFO4.bit.DATA32HI 0x5EC9 %B16 #MASK=0xFFFF
Sdfm2Regs.SDCDATA4 0x5ECA %U16 #Unsigned
Sdfm2Regs.SDFLT4CMPH2.all 0x5ECB %U16 #Unsigned
Sdfm2Regs.SDFLT4CMPH2.bit.HLT2 0x5ECB %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT4CMPH2.bit.rsvd1 0x5ECB %B16 #MASK=0x8000
Sdfm2Regs.SDFLT4CMPHZ.all 0x5ECC %U16 #Unsigned
Sdfm2Regs.SDFLT4CMPHZ.bit.HLTZ 0x5ECC %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT4CMPHZ.bit.rsvd1 0x5ECC %B16 #MASK=0x8000
Sdfm2Regs.SDFIFOCTL4.all 0x5ECD %U16 #Unsigned
Sdfm2Regs.SDFIFOCTL4.bit.SDFFIL 0x5ECD %B16 #MASK=0x1F
Sdfm2Regs.SDFIFOCTL4.bit.rsvd1 0x5ECD %B16 #MASK=0x20
Sdfm2Regs.SDFIFOCTL4.bit.SDFFST 0x5ECD %B16 #MASK=0x7C0
Sdfm2Regs.SDFIFOCTL4.bit.rsvd2 0x5ECD %B16 #MASK=0x800
Sdfm2Regs.SDFIFOCTL4.bit.FFIEN 0x5ECD %B16 #MASK=0x1000
Sdfm2Regs.SDFIFOCTL4.bit.FFEN 0x5ECD %B16 #MASK=0x2000
Sdfm2Regs.SDFIFOCTL4.bit.DRINTSEL 0x5ECD %B16 #MASK=0x4000
Sdfm2Regs.SDFIFOCTL4.bit.OVFIEN 0x5ECD %B16 #MASK=0x8000
Sdfm2Regs.SDSYNC4.all 0x5ECE %U16 #Unsigned
Sdfm2Regs.SDSYNC4.bit.SYNCSEL 0x5ECE %B16 #MASK=0x3F
Sdfm2Regs.SDSYNC4.bit.WTSYNCEN 0x5ECE %B16 #MASK=0x40
Sdfm2Regs.SDSYNC4.bit.WTSYNFLG 0x5ECE %B16 #MASK=0x80
Sdfm2Regs.SDSYNC4.bit.WTSYNCLR 0x5ECE %B16 #MASK=0x100
Sdfm2Regs.SDSYNC4.bit.FFSYNCCLREN 0x5ECE %B16 #MASK=0x200
Sdfm2Regs.SDSYNC4.bit.WTSCLREN 0x5ECE %B16 #MASK=0x400
Sdfm2Regs.SDSYNC4.bit.rsvd1 0x5ECE %B16 #MASK=0xF800
Sdfm2Regs.SDFLT4CMPL2.all 0x5ECF %U16 #Unsigned
Sdfm2Regs.SDFLT4CMPL2.bit.LLT2 0x5ECF %B16 #MASK=0x7FFF
Sdfm2Regs.SDFLT4CMPL2.bit.rsvd1 0x5ECF %B16 #MASK=0x8000
Sdfm2Regs.rsvd3[0] 0x5ED0 %U16 #Unsigned
Sdfm2Regs.rsvd3[1] 0x5ED1 %U16 #Unsigned
Sdfm2Regs.rsvd3[2] 0x5ED2 %U16 #Unsigned
Sdfm2Regs.rsvd3[3] 0x5ED3 %U16 #Unsigned
Sdfm2Regs.rsvd3[4] 0x5ED4 %U16 #Unsigned
Sdfm2Regs.rsvd3[5] 0x5ED5 %U16 #Unsigned
Sdfm2Regs.rsvd3[6] 0x5ED6 %U16 #Unsigned
Sdfm2Regs.rsvd3[7] 0x5ED7 %U16 #Unsigned
Sdfm2Regs.rsvd3[8] 0x5ED8 %U16 #Unsigned
Sdfm2Regs.rsvd3[9] 0x5ED9 %U16 #Unsigned
Sdfm2Regs.rsvd3[10] 0x5EDA %U16 #Unsigned
Sdfm2Regs.rsvd3[11] 0x5EDB %U16 #Unsigned
Sdfm2Regs.rsvd3[12] 0x5EDC %U16 #Unsigned
Sdfm2Regs.rsvd3[13] 0x5EDD %U16 #Unsigned
Sdfm2Regs.rsvd3[14] 0x5EDE %U16 #Unsigned
Sdfm2Regs.rsvd3[15] 0x5EDF %U16 #Unsigned
Sdfm2Regs.SDCOMP1CTL.all 0x5EE0 %U16 #Unsigned
Sdfm2Regs.SDCOMP1CTL.bit.rsvd1 0x5EE0 %B16 #MASK=0x1
Sdfm2Regs.SDCOMP1CTL.bit.rsvd2 0x5EE0 %B16 #MASK=0x2
Sdfm2Regs.SDCOMP1CTL.bit.CEVT1DIGFILTSEL 0x5EE0 %B16 #MASK=0xC
Sdfm2Regs.SDCOMP1CTL.bit.rsvd3 0x5EE0 %B16 #MASK=0x30
Sdfm2Regs.SDCOMP1CTL.bit.rsvd4 0x5EE0 %B16 #MASK=0x40
Sdfm2Regs.SDCOMP1CTL.bit.rsvd5 0x5EE0 %B16 #MASK=0x80
Sdfm2Regs.SDCOMP1CTL.bit.rsvd6 0x5EE0 %B16 #MASK=0x100
Sdfm2Regs.SDCOMP1CTL.bit.rsvd7 0x5EE0 %B16 #MASK=0x200
Sdfm2Regs.SDCOMP1CTL.bit.CEVT2DIGFILTSEL 0x5EE0 %B16 #MASK=0xC00
Sdfm2Regs.SDCOMP1CTL.bit.rsvd8 0x5EE0 %B16 #MASK=0x3000
Sdfm2Regs.SDCOMP1CTL.bit.rsvd9 0x5EE0 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP1CTL.bit.rsvd10 0x5EE0 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP1EVT2FLTCTL.all 0x5EE1 %U16 #Unsigned
Sdfm2Regs.SDCOMP1EVT2FLTCTL.bit.rsvd1 0x5EE1 %B16 #MASK=0xF
Sdfm2Regs.SDCOMP1EVT2FLTCTL.bit.SAMPWIN 0x5EE1 %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP1EVT2FLTCTL.bit.THRESH 0x5EE1 %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP1EVT2FLTCTL.bit.rsvd2 0x5EE1 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP1EVT2FLTCTL.bit.FILINIT 0x5EE1 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP1EVT2FLTCLKCTL.all 0x5EE2 %U16 #Unsigned
Sdfm2Regs.SDCOMP1EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5EE2 %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP1EVT2FLTCLKCTL.bit.rsvd1 0x5EE2 %B16 #MASK=0xFC00
Sdfm2Regs.SDCOMP1EVT1FLTCTL.all 0x5EE3 %U16 #Unsigned
Sdfm2Regs.SDCOMP1EVT1FLTCTL.bit.rsvd1 0x5EE3 %B16 #MASK=0xF
Sdfm2Regs.SDCOMP1EVT1FLTCTL.bit.SAMPWIN 0x5EE3 %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP1EVT1FLTCTL.bit.THRESH 0x5EE3 %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP1EVT1FLTCTL.bit.rsvd2 0x5EE3 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP1EVT1FLTCTL.bit.FILINIT 0x5EE3 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP1EVT1FLTCLKCTL.all 0x5EE4 %U16 #Unsigned
Sdfm2Regs.SDCOMP1EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5EE4 %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP1EVT1FLTCLKCTL.bit.rsvd1 0x5EE4 %B16 #MASK=0xFC00
Sdfm2Regs.rsvd4[0] 0x5EE5 %U16 #Unsigned
Sdfm2Regs.rsvd4[1] 0x5EE6 %U16 #Unsigned
Sdfm2Regs.SDCOMP1LOCK.all 0x5EE7 %U16 #Unsigned
Sdfm2Regs.SDCOMP1LOCK.bit.SDCOMP1CTL 0x5EE7 %B16 #MASK=0x1
Sdfm2Regs.SDCOMP1LOCK.bit.rsvd1 0x5EE7 %B16 #MASK=0x2
Sdfm2Regs.SDCOMP1LOCK.bit.rsvd2 0x5EE7 %B16 #MASK=0x4
Sdfm2Regs.SDCOMP1LOCK.bit.COMP 0x5EE7 %B16 #MASK=0x8
Sdfm2Regs.SDCOMP1LOCK.bit.rsvd3 0x5EE7 %B16 #MASK=0x10
Sdfm2Regs.SDCOMP1LOCK.bit.rsvd4 0x5EE7 %B16 #MASK=0xFFE0
Sdfm2Regs.SDCOMP2CTL.all 0x5EE8 %U16 #Unsigned
Sdfm2Regs.SDCOMP2CTL.bit.rsvd1 0x5EE8 %B16 #MASK=0x1
Sdfm2Regs.SDCOMP2CTL.bit.rsvd2 0x5EE8 %B16 #MASK=0x2
Sdfm2Regs.SDCOMP2CTL.bit.CEVT1DIGFILTSEL 0x5EE8 %B16 #MASK=0xC
Sdfm2Regs.SDCOMP2CTL.bit.rsvd3 0x5EE8 %B16 #MASK=0x30
Sdfm2Regs.SDCOMP2CTL.bit.rsvd4 0x5EE8 %B16 #MASK=0x40
Sdfm2Regs.SDCOMP2CTL.bit.rsvd5 0x5EE8 %B16 #MASK=0x80
Sdfm2Regs.SDCOMP2CTL.bit.rsvd6 0x5EE8 %B16 #MASK=0x100
Sdfm2Regs.SDCOMP2CTL.bit.rsvd7 0x5EE8 %B16 #MASK=0x200
Sdfm2Regs.SDCOMP2CTL.bit.CEVT2DIGFILTSEL 0x5EE8 %B16 #MASK=0xC00
Sdfm2Regs.SDCOMP2CTL.bit.rsvd8 0x5EE8 %B16 #MASK=0x3000
Sdfm2Regs.SDCOMP2CTL.bit.rsvd9 0x5EE8 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP2CTL.bit.rsvd10 0x5EE8 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP2EVT2FLTCTL.all 0x5EE9 %U16 #Unsigned
Sdfm2Regs.SDCOMP2EVT2FLTCTL.bit.rsvd1 0x5EE9 %B16 #MASK=0xF
Sdfm2Regs.SDCOMP2EVT2FLTCTL.bit.SAMPWIN 0x5EE9 %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP2EVT2FLTCTL.bit.THRESH 0x5EE9 %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP2EVT2FLTCTL.bit.rsvd2 0x5EE9 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP2EVT2FLTCTL.bit.FILINIT 0x5EE9 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP2EVT2FLTCLKCTL.all 0x5EEA %U16 #Unsigned
Sdfm2Regs.SDCOMP2EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5EEA %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP2EVT2FLTCLKCTL.bit.rsvd1 0x5EEA %B16 #MASK=0xFC00
Sdfm2Regs.SDCOMP2EVT1FLTCTL.all 0x5EEB %U16 #Unsigned
Sdfm2Regs.SDCOMP2EVT1FLTCTL.bit.rsvd1 0x5EEB %B16 #MASK=0xF
Sdfm2Regs.SDCOMP2EVT1FLTCTL.bit.SAMPWIN 0x5EEB %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP2EVT1FLTCTL.bit.THRESH 0x5EEB %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP2EVT1FLTCTL.bit.rsvd2 0x5EEB %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP2EVT1FLTCTL.bit.FILINIT 0x5EEB %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP2EVT1FLTCLKCTL.all 0x5EEC %U16 #Unsigned
Sdfm2Regs.SDCOMP2EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5EEC %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP2EVT1FLTCLKCTL.bit.rsvd1 0x5EEC %B16 #MASK=0xFC00
Sdfm2Regs.rsvd5[0] 0x5EED %U16 #Unsigned
Sdfm2Regs.rsvd5[1] 0x5EEE %U16 #Unsigned
Sdfm2Regs.SDCOMP2LOCK.all 0x5EEF %U16 #Unsigned
Sdfm2Regs.SDCOMP2LOCK.bit.SDCOMP2CTL 0x5EEF %B16 #MASK=0x1
Sdfm2Regs.SDCOMP2LOCK.bit.rsvd1 0x5EEF %B16 #MASK=0x2
Sdfm2Regs.SDCOMP2LOCK.bit.rsvd2 0x5EEF %B16 #MASK=0x4
Sdfm2Regs.SDCOMP2LOCK.bit.COMP 0x5EEF %B16 #MASK=0x8
Sdfm2Regs.SDCOMP2LOCK.bit.rsvd3 0x5EEF %B16 #MASK=0x10
Sdfm2Regs.SDCOMP2LOCK.bit.rsvd4 0x5EEF %B16 #MASK=0xFFE0
Sdfm2Regs.SDCOMP3CTL.all 0x5EF0 %U16 #Unsigned
Sdfm2Regs.SDCOMP3CTL.bit.rsvd1 0x5EF0 %B16 #MASK=0x1
Sdfm2Regs.SDCOMP3CTL.bit.rsvd2 0x5EF0 %B16 #MASK=0x2
Sdfm2Regs.SDCOMP3CTL.bit.CEVT1DIGFILTSEL 0x5EF0 %B16 #MASK=0xC
Sdfm2Regs.SDCOMP3CTL.bit.rsvd3 0x5EF0 %B16 #MASK=0x30
Sdfm2Regs.SDCOMP3CTL.bit.rsvd4 0x5EF0 %B16 #MASK=0x40
Sdfm2Regs.SDCOMP3CTL.bit.rsvd5 0x5EF0 %B16 #MASK=0x80
Sdfm2Regs.SDCOMP3CTL.bit.rsvd6 0x5EF0 %B16 #MASK=0x100
Sdfm2Regs.SDCOMP3CTL.bit.rsvd7 0x5EF0 %B16 #MASK=0x200
Sdfm2Regs.SDCOMP3CTL.bit.CEVT2DIGFILTSEL 0x5EF0 %B16 #MASK=0xC00
Sdfm2Regs.SDCOMP3CTL.bit.rsvd8 0x5EF0 %B16 #MASK=0x3000
Sdfm2Regs.SDCOMP3CTL.bit.rsvd9 0x5EF0 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP3CTL.bit.rsvd10 0x5EF0 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP3EVT2FLTCTL.all 0x5EF1 %U16 #Unsigned
Sdfm2Regs.SDCOMP3EVT2FLTCTL.bit.rsvd1 0x5EF1 %B16 #MASK=0xF
Sdfm2Regs.SDCOMP3EVT2FLTCTL.bit.SAMPWIN 0x5EF1 %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP3EVT2FLTCTL.bit.THRESH 0x5EF1 %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP3EVT2FLTCTL.bit.rsvd2 0x5EF1 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP3EVT2FLTCTL.bit.FILINIT 0x5EF1 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP3EVT2FLTCLKCTL.all 0x5EF2 %U16 #Unsigned
Sdfm2Regs.SDCOMP3EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5EF2 %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP3EVT2FLTCLKCTL.bit.rsvd1 0x5EF2 %B16 #MASK=0xFC00
Sdfm2Regs.SDCOMP3EVT1FLTCTL.all 0x5EF3 %U16 #Unsigned
Sdfm2Regs.SDCOMP3EVT1FLTCTL.bit.rsvd1 0x5EF3 %B16 #MASK=0xF
Sdfm2Regs.SDCOMP3EVT1FLTCTL.bit.SAMPWIN 0x5EF3 %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP3EVT1FLTCTL.bit.THRESH 0x5EF3 %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP3EVT1FLTCTL.bit.rsvd2 0x5EF3 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP3EVT1FLTCTL.bit.FILINIT 0x5EF3 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP3EVT1FLTCLKCTL.all 0x5EF4 %U16 #Unsigned
Sdfm2Regs.SDCOMP3EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5EF4 %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP3EVT1FLTCLKCTL.bit.rsvd1 0x5EF4 %B16 #MASK=0xFC00
Sdfm2Regs.rsvd6[0] 0x5EF5 %U16 #Unsigned
Sdfm2Regs.rsvd6[1] 0x5EF6 %U16 #Unsigned
Sdfm2Regs.SDCOMP3LOCK.all 0x5EF7 %U16 #Unsigned
Sdfm2Regs.SDCOMP3LOCK.bit.SDCOMP3CTL 0x5EF7 %B16 #MASK=0x1
Sdfm2Regs.SDCOMP3LOCK.bit.rsvd1 0x5EF7 %B16 #MASK=0x2
Sdfm2Regs.SDCOMP3LOCK.bit.rsvd2 0x5EF7 %B16 #MASK=0x4
Sdfm2Regs.SDCOMP3LOCK.bit.COMP 0x5EF7 %B16 #MASK=0x8
Sdfm2Regs.SDCOMP3LOCK.bit.rsvd3 0x5EF7 %B16 #MASK=0x10
Sdfm2Regs.SDCOMP3LOCK.bit.rsvd4 0x5EF7 %B16 #MASK=0xFFE0
Sdfm2Regs.SDCOMP4CTL.all 0x5EF8 %U16 #Unsigned
Sdfm2Regs.SDCOMP4CTL.bit.rsvd1 0x5EF8 %B16 #MASK=0x1
Sdfm2Regs.SDCOMP4CTL.bit.rsvd2 0x5EF8 %B16 #MASK=0x2
Sdfm2Regs.SDCOMP4CTL.bit.CEVT1DIGFILTSEL 0x5EF8 %B16 #MASK=0xC
Sdfm2Regs.SDCOMP4CTL.bit.rsvd3 0x5EF8 %B16 #MASK=0x30
Sdfm2Regs.SDCOMP4CTL.bit.rsvd4 0x5EF8 %B16 #MASK=0x40
Sdfm2Regs.SDCOMP4CTL.bit.rsvd5 0x5EF8 %B16 #MASK=0x80
Sdfm2Regs.SDCOMP4CTL.bit.rsvd6 0x5EF8 %B16 #MASK=0x100
Sdfm2Regs.SDCOMP4CTL.bit.rsvd7 0x5EF8 %B16 #MASK=0x200
Sdfm2Regs.SDCOMP4CTL.bit.CEVT2DIGFILTSEL 0x5EF8 %B16 #MASK=0xC00
Sdfm2Regs.SDCOMP4CTL.bit.rsvd8 0x5EF8 %B16 #MASK=0x3000
Sdfm2Regs.SDCOMP4CTL.bit.rsvd9 0x5EF8 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP4CTL.bit.rsvd10 0x5EF8 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP4EVT2FLTCTL.all 0x5EF9 %U16 #Unsigned
Sdfm2Regs.SDCOMP4EVT2FLTCTL.bit.rsvd1 0x5EF9 %B16 #MASK=0xF
Sdfm2Regs.SDCOMP4EVT2FLTCTL.bit.SAMPWIN 0x5EF9 %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP4EVT2FLTCTL.bit.THRESH 0x5EF9 %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP4EVT2FLTCTL.bit.rsvd2 0x5EF9 %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP4EVT2FLTCTL.bit.FILINIT 0x5EF9 %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP4EVT2FLTCLKCTL.all 0x5EFA %U16 #Unsigned
Sdfm2Regs.SDCOMP4EVT2FLTCLKCTL.bit.CLKPRESCALE 0x5EFA %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP4EVT2FLTCLKCTL.bit.rsvd1 0x5EFA %B16 #MASK=0xFC00
Sdfm2Regs.SDCOMP4EVT1FLTCTL.all 0x5EFB %U16 #Unsigned
Sdfm2Regs.SDCOMP4EVT1FLTCTL.bit.rsvd1 0x5EFB %B16 #MASK=0xF
Sdfm2Regs.SDCOMP4EVT1FLTCTL.bit.SAMPWIN 0x5EFB %B16 #MASK=0x1F0
Sdfm2Regs.SDCOMP4EVT1FLTCTL.bit.THRESH 0x5EFB %B16 #MASK=0x3E00
Sdfm2Regs.SDCOMP4EVT1FLTCTL.bit.rsvd2 0x5EFB %B16 #MASK=0x4000
Sdfm2Regs.SDCOMP4EVT1FLTCTL.bit.FILINIT 0x5EFB %B16 #MASK=0x8000
Sdfm2Regs.SDCOMP4EVT1FLTCLKCTL.all 0x5EFC %U16 #Unsigned
Sdfm2Regs.SDCOMP4EVT1FLTCLKCTL.bit.CLKPRESCALE 0x5EFC %B16 #MASK=0x3FF
Sdfm2Regs.SDCOMP4EVT1FLTCLKCTL.bit.rsvd1 0x5EFC %B16 #MASK=0xFC00
Sdfm2Regs.rsvd7[0] 0x5EFD %U16 #Unsigned
Sdfm2Regs.rsvd7[1] 0x5EFE %U16 #Unsigned
Sdfm2Regs.SDCOMP4LOCK.all 0x5EFF %U16 #Unsigned
Sdfm2Regs.SDCOMP4LOCK.bit.SDCOMP4CTL 0x5EFF %B16 #MASK=0x1
Sdfm2Regs.SDCOMP4LOCK.bit.rsvd1 0x5EFF %B16 #MASK=0x2
Sdfm2Regs.SDCOMP4LOCK.bit.rsvd2 0x5EFF %B16 #MASK=0x4
Sdfm2Regs.SDCOMP4LOCK.bit.COMP 0x5EFF %B16 #MASK=0x8
Sdfm2Regs.SDCOMP4LOCK.bit.rsvd3 0x5EFF %B16 #MASK=0x10
Sdfm2Regs.SDCOMP4LOCK.bit.rsvd4 0x5EFF %B16 #MASK=0xFFE0
CpuSysRegs.CPUSYSLOCK1.all 0x5D300 %U32 #Unsigned
CpuSysRegs.CPUSYSLOCK1.bit.rsvd1 0x5D300 %B16 #MASK=0x1
CpuSysRegs.CPUSYSLOCK1.bit.rsvd2 0x5D300 %B16 #MASK=0x2
CpuSysRegs.CPUSYSLOCK1.bit.PIEVERRADDR 0x5D300 %B16 #MASK=0x4
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR0 0x5D300 %B16 #MASK=0x8
CpuSysRegs.CPUSYSLOCK1.bit.rsvd3 0x5D300 %B16 #MASK=0x10
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR2 0x5D300 %B16 #MASK=0x20
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR3 0x5D300 %B16 #MASK=0x40
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR4 0x5D300 %B16 #MASK=0x80
CpuSysRegs.CPUSYSLOCK1.bit.rsvd4 0x5D300 %B16 #MASK=0x100
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR6 0x5D300 %B16 #MASK=0x200
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR7 0x5D300 %B16 #MASK=0x400
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR8 0x5D300 %B16 #MASK=0x800
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR9 0x5D300 %B16 #MASK=0x1000
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR10 0x5D300 %B16 #MASK=0x2000
CpuSysRegs.CPUSYSLOCK1.bit.rsvd5 0x5D300 %B16 #MASK=0x4000
CpuSysRegs.CPUSYSLOCK1.bit.rsvd6 0x5D300 %B16 #MASK=0x8000
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR13 0x5D301 %B16 #MASK=0x1
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR14 0x5D301 %B16 #MASK=0x2
CpuSysRegs.CPUSYSLOCK1.bit.rsvd7 0x5D301 %B16 #MASK=0x4
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR16 0x5D301 %B16 #MASK=0x8
CpuSysRegs.CPUSYSLOCK1.bit.rsvd8 0x5D301 %B16 #MASK=0x10
CpuSysRegs.CPUSYSLOCK1.bit.LPMCR 0x5D301 %B16 #MASK=0x20
CpuSysRegs.CPUSYSLOCK1.bit.GPIOLPMSEL0 0x5D301 %B16 #MASK=0x40
CpuSysRegs.CPUSYSLOCK1.bit.GPIOLPMSEL1 0x5D301 %B16 #MASK=0x80
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR17 0x5D301 %B16 #MASK=0x100
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR18 0x5D301 %B16 #MASK=0x200
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR19 0x5D301 %B16 #MASK=0x400
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR20 0x5D301 %B16 #MASK=0x800
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR21 0x5D301 %B16 #MASK=0x1000
CpuSysRegs.CPUSYSLOCK1.bit.PCLKCR22 0x5D301 %B16 #MASK=0x2000
CpuSysRegs.CPUSYSLOCK1.bit.rsvd9 0x5D301 %B16 #MASK=0x4000
CpuSysRegs.CPUSYSLOCK1.bit.rsvd10 0x5D301 %B16 #MASK=0x8000
CpuSysRegs.CPUSYSLOCK2.all 0x5D302 %U32 #Unsigned
CpuSysRegs.CPUSYSLOCK2.bit.rsvd1 0x5D302 %B16 #MASK=0x1
CpuSysRegs.CPUSYSLOCK2.bit.PCLKCR25 0x5D302 %B16 #MASK=0x2
CpuSysRegs.CPUSYSLOCK2.bit.PCLKCR26 0x5D302 %B16 #MASK=0x4
CpuSysRegs.CPUSYSLOCK2.bit.PCLKCR27 0x5D302 %B16 #MASK=0x8
CpuSysRegs.CPUSYSLOCK2.bit.rsvd2 0x5D302 %B16 #MASK=0xFFF0
CpuSysRegs.CPUSYSLOCK2.bit.rsvd3 0x5D303 %B16 #MASK=0xFFFF
CpuSysRegs.rsvd1[0] 0x5D304 %U16 #Unsigned
CpuSysRegs.rsvd1[1] 0x5D305 %U16 #Unsigned
CpuSysRegs.rsvd1[2] 0x5D306 %U16 #Unsigned
CpuSysRegs.rsvd1[3] 0x5D307 %U16 #Unsigned
CpuSysRegs.rsvd1[4] 0x5D308 %U16 #Unsigned
CpuSysRegs.rsvd1[5] 0x5D309 %U16 #Unsigned
CpuSysRegs.PIEVERRADDR.all 0x5D30A %U32 #Unsigned
CpuSysRegs.PIEVERRADDR.bit.ADDR 0x5D30A %B32 #MASK=0x3FFFFF
CpuSysRegs.PIEVERRADDR.bit.rsvd1 0x5D30B %B16 #MASK=0xFFC0
CpuSysRegs.rsvd2[0] 0x5D30C %U16 #Unsigned
CpuSysRegs.rsvd2[1] 0x5D30D %U16 #Unsigned
CpuSysRegs.rsvd2[2] 0x5D30E %U16 #Unsigned
CpuSysRegs.rsvd2[3] 0x5D30F %U16 #Unsigned
CpuSysRegs.rsvd2[4] 0x5D310 %U16 #Unsigned
CpuSysRegs.rsvd2[5] 0x5D311 %U16 #Unsigned
CpuSysRegs.rsvd2[6] 0x5D312 %U16 #Unsigned
CpuSysRegs.rsvd2[7] 0x5D313 %U16 #Unsigned
CpuSysRegs.rsvd2[8] 0x5D314 %U16 #Unsigned
CpuSysRegs.rsvd2[9] 0x5D315 %U16 #Unsigned
CpuSysRegs.rsvd2[10] 0x5D316 %U16 #Unsigned
CpuSysRegs.rsvd2[11] 0x5D317 %U16 #Unsigned
CpuSysRegs.rsvd2[12] 0x5D318 %U16 #Unsigned
CpuSysRegs.rsvd2[13] 0x5D319 %U16 #Unsigned
CpuSysRegs.rsvd2[14] 0x5D31A %U16 #Unsigned
CpuSysRegs.rsvd2[15] 0x5D31B %U16 #Unsigned
CpuSysRegs.rsvd2[16] 0x5D31C %U16 #Unsigned
CpuSysRegs.rsvd2[17] 0x5D31D %U16 #Unsigned
CpuSysRegs.rsvd2[18] 0x5D31E %U16 #Unsigned
CpuSysRegs.rsvd2[19] 0x5D31F %U16 #Unsigned
CpuSysRegs.rsvd2[20] 0x5D320 %U16 #Unsigned
CpuSysRegs.rsvd2[21] 0x5D321 %U16 #Unsigned
CpuSysRegs.PCLKCR0.all 0x5D322 %U32 #Unsigned
CpuSysRegs.PCLKCR0.bit.CLA1 0x5D322 %B16 #MASK=0x1
CpuSysRegs.PCLKCR0.bit.rsvd1 0x5D322 %B16 #MASK=0x2
CpuSysRegs.PCLKCR0.bit.DMA 0x5D322 %B16 #MASK=0x4
CpuSysRegs.PCLKCR0.bit.CPUTIMER0 0x5D322 %B16 #MASK=0x8
CpuSysRegs.PCLKCR0.bit.CPUTIMER1 0x5D322 %B16 #MASK=0x10
CpuSysRegs.PCLKCR0.bit.CPUTIMER2 0x5D322 %B16 #MASK=0x20
CpuSysRegs.PCLKCR0.bit.rsvd2 0x5D322 %B16 #MASK=0x1FC0
CpuSysRegs.PCLKCR0.bit.CPUBGCRC 0x5D322 %B16 #MASK=0x2000
CpuSysRegs.PCLKCR0.bit.CLA1BGCRC 0x5D322 %B16 #MASK=0x4000
CpuSysRegs.PCLKCR0.bit.rsvd3 0x5D322 %B16 #MASK=0x8000
CpuSysRegs.PCLKCR0.bit.HRCAL 0x5D323 %B16 #MASK=0x1
CpuSysRegs.PCLKCR0.bit.rsvd4 0x5D323 %B16 #MASK=0x2
CpuSysRegs.PCLKCR0.bit.TBCLKSYNC 0x5D323 %B16 #MASK=0x4
CpuSysRegs.PCLKCR0.bit.rsvd5 0x5D323 %B16 #MASK=0x8
CpuSysRegs.PCLKCR0.bit.rsvd6 0x5D323 %B16 #MASK=0xF0
CpuSysRegs.PCLKCR0.bit.ERAD 0x5D323 %B16 #MASK=0x100
CpuSysRegs.PCLKCR0.bit.rsvd7 0x5D323 %B16 #MASK=0xFE00
CpuSysRegs.rsvd3[0] 0x5D324 %U16 #Unsigned
CpuSysRegs.rsvd3[1] 0x5D325 %U16 #Unsigned
CpuSysRegs.PCLKCR2.all 0x5D326 %U32 #Unsigned
CpuSysRegs.PCLKCR2.bit.EPWM1 0x5D326 %B16 #MASK=0x1
CpuSysRegs.PCLKCR2.bit.EPWM2 0x5D326 %B16 #MASK=0x2
CpuSysRegs.PCLKCR2.bit.EPWM3 0x5D326 %B16 #MASK=0x4
CpuSysRegs.PCLKCR2.bit.EPWM4 0x5D326 %B16 #MASK=0x8
CpuSysRegs.PCLKCR2.bit.EPWM5 0x5D326 %B16 #MASK=0x10
CpuSysRegs.PCLKCR2.bit.EPWM6 0x5D326 %B16 #MASK=0x20
CpuSysRegs.PCLKCR2.bit.EPWM7 0x5D326 %B16 #MASK=0x40
CpuSysRegs.PCLKCR2.bit.EPWM8 0x5D326 %B16 #MASK=0x80
CpuSysRegs.PCLKCR2.bit.rsvd1 0x5D326 %B16 #MASK=0x100
CpuSysRegs.PCLKCR2.bit.rsvd2 0x5D326 %B16 #MASK=0x200
CpuSysRegs.PCLKCR2.bit.rsvd3 0x5D326 %B16 #MASK=0x400
CpuSysRegs.PCLKCR2.bit.rsvd4 0x5D326 %B16 #MASK=0x800
CpuSysRegs.PCLKCR2.bit.rsvd5 0x5D326 %B16 #MASK=0x1000
CpuSysRegs.PCLKCR2.bit.rsvd6 0x5D326 %B16 #MASK=0x2000
CpuSysRegs.PCLKCR2.bit.rsvd7 0x5D326 %B16 #MASK=0x4000
CpuSysRegs.PCLKCR2.bit.rsvd8 0x5D326 %B16 #MASK=0x8000
CpuSysRegs.PCLKCR2.bit.rsvd9 0x5D327 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR3.all 0x5D328 %U32 #Unsigned
CpuSysRegs.PCLKCR3.bit.ECAP1 0x5D328 %B16 #MASK=0x1
CpuSysRegs.PCLKCR3.bit.ECAP2 0x5D328 %B16 #MASK=0x2
CpuSysRegs.PCLKCR3.bit.ECAP3 0x5D328 %B16 #MASK=0x4
CpuSysRegs.PCLKCR3.bit.rsvd1 0x5D328 %B16 #MASK=0x8
CpuSysRegs.PCLKCR3.bit.rsvd2 0x5D328 %B16 #MASK=0x10
CpuSysRegs.PCLKCR3.bit.rsvd3 0x5D328 %B16 #MASK=0x20
CpuSysRegs.PCLKCR3.bit.rsvd4 0x5D328 %B16 #MASK=0x40
CpuSysRegs.PCLKCR3.bit.rsvd5 0x5D328 %B16 #MASK=0x80
CpuSysRegs.PCLKCR3.bit.rsvd6 0x5D328 %B16 #MASK=0xFF00
CpuSysRegs.PCLKCR3.bit.rsvd7 0x5D329 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR4.all 0x5D32A %U32 #Unsigned
CpuSysRegs.PCLKCR4.bit.EQEP1 0x5D32A %B16 #MASK=0x1
CpuSysRegs.PCLKCR4.bit.EQEP2 0x5D32A %B16 #MASK=0x2
CpuSysRegs.PCLKCR4.bit.rsvd1 0x5D32A %B16 #MASK=0x4
CpuSysRegs.PCLKCR4.bit.rsvd2 0x5D32A %B16 #MASK=0x8
CpuSysRegs.PCLKCR4.bit.rsvd3 0x5D32A %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR4.bit.rsvd4 0x5D32B %B16 #MASK=0xFFFF
CpuSysRegs.rsvd4[0] 0x5D32C %U16 #Unsigned
CpuSysRegs.rsvd4[1] 0x5D32D %U16 #Unsigned
CpuSysRegs.PCLKCR6.all 0x5D32E %U32 #Unsigned
CpuSysRegs.PCLKCR6.bit.SD1 0x5D32E %B16 #MASK=0x1
CpuSysRegs.PCLKCR6.bit.SD2 0x5D32E %B16 #MASK=0x2
CpuSysRegs.PCLKCR6.bit.rsvd1 0x5D32E %B16 #MASK=0x4
CpuSysRegs.PCLKCR6.bit.rsvd2 0x5D32E %B16 #MASK=0x8
CpuSysRegs.PCLKCR6.bit.rsvd3 0x5D32E %B16 #MASK=0x10
CpuSysRegs.PCLKCR6.bit.rsvd4 0x5D32E %B16 #MASK=0x20
CpuSysRegs.PCLKCR6.bit.rsvd5 0x5D32E %B16 #MASK=0x40
CpuSysRegs.PCLKCR6.bit.rsvd6 0x5D32E %B16 #MASK=0x80
CpuSysRegs.PCLKCR6.bit.rsvd7 0x5D32E %B16 #MASK=0xFF00
CpuSysRegs.PCLKCR6.bit.rsvd8 0x5D32F %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR7.all 0x5D330 %U32 #Unsigned
CpuSysRegs.PCLKCR7.bit.SCI_A 0x5D330 %B16 #MASK=0x1
CpuSysRegs.PCLKCR7.bit.SCI_B 0x5D330 %B16 #MASK=0x2
CpuSysRegs.PCLKCR7.bit.rsvd1 0x5D330 %B16 #MASK=0x4
CpuSysRegs.PCLKCR7.bit.rsvd2 0x5D330 %B16 #MASK=0x8
CpuSysRegs.PCLKCR7.bit.rsvd3 0x5D330 %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR7.bit.rsvd4 0x5D331 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR8.all 0x5D332 %U32 #Unsigned
CpuSysRegs.PCLKCR8.bit.SPI_A 0x5D332 %B16 #MASK=0x1
CpuSysRegs.PCLKCR8.bit.SPI_B 0x5D332 %B16 #MASK=0x2
CpuSysRegs.PCLKCR8.bit.rsvd1 0x5D332 %B16 #MASK=0x4
CpuSysRegs.PCLKCR8.bit.rsvd2 0x5D332 %B16 #MASK=0x8
CpuSysRegs.PCLKCR8.bit.rsvd3 0x5D332 %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR8.bit.rsvd4 0x5D333 %B16 #MASK=0x1
CpuSysRegs.PCLKCR8.bit.rsvd5 0x5D333 %B16 #MASK=0x2
CpuSysRegs.PCLKCR8.bit.rsvd6 0x5D333 %B16 #MASK=0xFFFC
CpuSysRegs.PCLKCR9.all 0x5D334 %U32 #Unsigned
CpuSysRegs.PCLKCR9.bit.I2C_A 0x5D334 %B16 #MASK=0x1
CpuSysRegs.PCLKCR9.bit.I2C_B 0x5D334 %B16 #MASK=0x2
CpuSysRegs.PCLKCR9.bit.rsvd1 0x5D334 %B16 #MASK=0xFFFC
CpuSysRegs.PCLKCR9.bit.rsvd2 0x5D335 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR10.all 0x5D336 %U32 #Unsigned
CpuSysRegs.PCLKCR10.bit.CAN_A 0x5D336 %B16 #MASK=0x1
CpuSysRegs.PCLKCR10.bit.rsvd1 0x5D336 %B16 #MASK=0x2
CpuSysRegs.PCLKCR10.bit.rsvd2 0x5D336 %B16 #MASK=0x4
CpuSysRegs.PCLKCR10.bit.rsvd3 0x5D336 %B16 #MASK=0x8
CpuSysRegs.PCLKCR10.bit.MCAN_A 0x5D336 %B16 #MASK=0x10
CpuSysRegs.PCLKCR10.bit.rsvd4 0x5D336 %B16 #MASK=0x20
CpuSysRegs.PCLKCR10.bit.rsvd5 0x5D336 %B16 #MASK=0x40
CpuSysRegs.PCLKCR10.bit.rsvd6 0x5D336 %B16 #MASK=0x80
CpuSysRegs.PCLKCR10.bit.rsvd7 0x5D336 %B16 #MASK=0xFF00
CpuSysRegs.PCLKCR10.bit.rsvd8 0x5D337 %B16 #MASK=0xFFFF
CpuSysRegs.rsvd5[0] 0x5D338 %U16 #Unsigned
CpuSysRegs.rsvd5[1] 0x5D339 %U16 #Unsigned
CpuSysRegs.rsvd5[2] 0x5D33A %U16 #Unsigned
CpuSysRegs.rsvd5[3] 0x5D33B %U16 #Unsigned
CpuSysRegs.PCLKCR13.all 0x5D33C %U32 #Unsigned
CpuSysRegs.PCLKCR13.bit.ADC_A 0x5D33C %B16 #MASK=0x1
CpuSysRegs.PCLKCR13.bit.ADC_B 0x5D33C %B16 #MASK=0x2
CpuSysRegs.PCLKCR13.bit.ADC_C 0x5D33C %B16 #MASK=0x4
CpuSysRegs.PCLKCR13.bit.rsvd1 0x5D33C %B16 #MASK=0x8
CpuSysRegs.PCLKCR13.bit.rsvd2 0x5D33C %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR13.bit.rsvd3 0x5D33D %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR14.all 0x5D33E %U32 #Unsigned
CpuSysRegs.PCLKCR14.bit.CMPSS1 0x5D33E %B16 #MASK=0x1
CpuSysRegs.PCLKCR14.bit.CMPSS2 0x5D33E %B16 #MASK=0x2
CpuSysRegs.PCLKCR14.bit.CMPSS3 0x5D33E %B16 #MASK=0x4
CpuSysRegs.PCLKCR14.bit.CMPSS4 0x5D33E %B16 #MASK=0x8
CpuSysRegs.PCLKCR14.bit.rsvd1 0x5D33E %B16 #MASK=0x10
CpuSysRegs.PCLKCR14.bit.rsvd2 0x5D33E %B16 #MASK=0x20
CpuSysRegs.PCLKCR14.bit.rsvd3 0x5D33E %B16 #MASK=0x40
CpuSysRegs.PCLKCR14.bit.rsvd4 0x5D33E %B16 #MASK=0x80
CpuSysRegs.PCLKCR14.bit.rsvd5 0x5D33E %B16 #MASK=0xFF00
CpuSysRegs.PCLKCR14.bit.rsvd6 0x5D33F %B16 #MASK=0xFFFF
CpuSysRegs.rsvd6[0] 0x5D340 %U16 #Unsigned
CpuSysRegs.rsvd6[1] 0x5D341 %U16 #Unsigned
CpuSysRegs.PCLKCR16.all 0x5D342 %U32 #Unsigned
CpuSysRegs.PCLKCR16.bit.rsvd1 0x5D342 %B16 #MASK=0x1
CpuSysRegs.PCLKCR16.bit.rsvd2 0x5D342 %B16 #MASK=0x2
CpuSysRegs.PCLKCR16.bit.rsvd3 0x5D342 %B16 #MASK=0x4
CpuSysRegs.PCLKCR16.bit.rsvd4 0x5D342 %B16 #MASK=0x8
CpuSysRegs.PCLKCR16.bit.rsvd5 0x5D342 %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR16.bit.DAC_A 0x5D343 %B16 #MASK=0x1
CpuSysRegs.PCLKCR16.bit.DAC_B 0x5D343 %B16 #MASK=0x2
CpuSysRegs.PCLKCR16.bit.rsvd6 0x5D343 %B16 #MASK=0x4
CpuSysRegs.PCLKCR16.bit.rsvd7 0x5D343 %B16 #MASK=0x8
CpuSysRegs.PCLKCR16.bit.rsvd8 0x5D343 %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR17.all 0x5D344 %U32 #Unsigned
CpuSysRegs.PCLKCR17.bit.CLB1 0x5D344 %B16 #MASK=0x1
CpuSysRegs.PCLKCR17.bit.CLB2 0x5D344 %B16 #MASK=0x2
CpuSysRegs.PCLKCR17.bit.CLB3 0x5D344 %B16 #MASK=0x4
CpuSysRegs.PCLKCR17.bit.CLB4 0x5D344 %B16 #MASK=0x8
CpuSysRegs.PCLKCR17.bit.rsvd1 0x5D344 %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR17.bit.rsvd2 0x5D345 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR18.all 0x5D346 %U32 #Unsigned
CpuSysRegs.PCLKCR18.bit.FSITX_A 0x5D346 %B16 #MASK=0x1
CpuSysRegs.PCLKCR18.bit.FSIRX_A 0x5D346 %B16 #MASK=0x2
CpuSysRegs.PCLKCR18.bit.rsvd1 0x5D346 %B16 #MASK=0x4
CpuSysRegs.PCLKCR18.bit.rsvd2 0x5D346 %B16 #MASK=0x8
CpuSysRegs.PCLKCR18.bit.rsvd3 0x5D346 %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR18.bit.rsvd4 0x5D347 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR19.all 0x5D348 %U32 #Unsigned
CpuSysRegs.PCLKCR19.bit.LIN_A 0x5D348 %B16 #MASK=0x1
CpuSysRegs.PCLKCR19.bit.LIN_B 0x5D348 %B16 #MASK=0x2
CpuSysRegs.PCLKCR19.bit.rsvd1 0x5D348 %B16 #MASK=0x4
CpuSysRegs.PCLKCR19.bit.rsvd2 0x5D348 %B16 #MASK=0x8
CpuSysRegs.PCLKCR19.bit.rsvd3 0x5D348 %B16 #MASK=0xFFF0
CpuSysRegs.PCLKCR19.bit.rsvd4 0x5D349 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR20.all 0x5D34A %U32 #Unsigned
CpuSysRegs.PCLKCR20.bit.PMBUS_A 0x5D34A %B16 #MASK=0x1
CpuSysRegs.PCLKCR20.bit.rsvd1 0x5D34A %B16 #MASK=0x2
CpuSysRegs.PCLKCR20.bit.rsvd2 0x5D34A %B16 #MASK=0xFFFC
CpuSysRegs.PCLKCR20.bit.rsvd3 0x5D34B %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR21.all 0x5D34C %U32 #Unsigned
CpuSysRegs.PCLKCR21.bit.DCC0 0x5D34C %B16 #MASK=0x1
CpuSysRegs.PCLKCR21.bit.DCC1 0x5D34C %B16 #MASK=0x2
CpuSysRegs.PCLKCR21.bit.rsvd1 0x5D34C %B16 #MASK=0xFFFC
CpuSysRegs.PCLKCR21.bit.rsvd2 0x5D34D %B16 #MASK=0xFFFF
CpuSysRegs.rsvd7[0] 0x5D34E %U16 #Unsigned
CpuSysRegs.rsvd7[1] 0x5D34F %U16 #Unsigned
CpuSysRegs.rsvd7[2] 0x5D350 %U16 #Unsigned
CpuSysRegs.rsvd7[3] 0x5D351 %U16 #Unsigned
CpuSysRegs.rsvd7[4] 0x5D352 %U16 #Unsigned
CpuSysRegs.rsvd7[5] 0x5D353 %U16 #Unsigned
CpuSysRegs.PCLKCR25.all 0x5D354 %U32 #Unsigned
CpuSysRegs.PCLKCR25.bit.HICA 0x5D354 %B16 #MASK=0x1
CpuSysRegs.PCLKCR25.bit.rsvd1 0x5D354 %B16 #MASK=0xFFFE
CpuSysRegs.PCLKCR25.bit.rsvd2 0x5D355 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR26.all 0x5D356 %U32 #Unsigned
CpuSysRegs.PCLKCR26.bit.AESA 0x5D356 %B16 #MASK=0x1
CpuSysRegs.PCLKCR26.bit.rsvd1 0x5D356 %B16 #MASK=0xFFFE
CpuSysRegs.PCLKCR26.bit.rsvd2 0x5D357 %B16 #MASK=0xFFFF
CpuSysRegs.PCLKCR27.all 0x5D358 %U32 #Unsigned
CpuSysRegs.PCLKCR27.bit.EPG1 0x5D358 %B16 #MASK=0x1
CpuSysRegs.PCLKCR27.bit.rsvd1 0x5D358 %B16 #MASK=0xFFFE
CpuSysRegs.PCLKCR27.bit.rsvd2 0x5D359 %B16 #MASK=0xFFFF
CpuSysRegs.rsvd8[0] 0x5D35A %U16 #Unsigned
CpuSysRegs.rsvd8[1] 0x5D35B %U16 #Unsigned
CpuSysRegs.rsvd8[2] 0x5D35C %U16 #Unsigned
CpuSysRegs.rsvd8[3] 0x5D35D %U16 #Unsigned
CpuSysRegs.rsvd8[4] 0x5D35E %U16 #Unsigned
CpuSysRegs.rsvd8[5] 0x5D35F %U16 #Unsigned
CpuSysRegs.rsvd8[6] 0x5D360 %U16 #Unsigned
CpuSysRegs.rsvd8[7] 0x5D361 %U16 #Unsigned
CpuSysRegs.rsvd8[8] 0x5D362 %U16 #Unsigned
CpuSysRegs.rsvd8[9] 0x5D363 %U16 #Unsigned
CpuSysRegs.rsvd8[10] 0x5D364 %U16 #Unsigned
CpuSysRegs.rsvd8[11] 0x5D365 %U16 #Unsigned
CpuSysRegs.rsvd8[12] 0x5D366 %U16 #Unsigned
CpuSysRegs.rsvd8[13] 0x5D367 %U16 #Unsigned
CpuSysRegs.rsvd8[14] 0x5D368 %U16 #Unsigned
CpuSysRegs.rsvd8[15] 0x5D369 %U16 #Unsigned
CpuSysRegs.rsvd8[16] 0x5D36A %U16 #Unsigned
CpuSysRegs.rsvd8[17] 0x5D36B %U16 #Unsigned
CpuSysRegs.rsvd8[18] 0x5D36C %U16 #Unsigned
CpuSysRegs.rsvd8[19] 0x5D36D %U16 #Unsigned
CpuSysRegs.rsvd8[20] 0x5D36E %U16 #Unsigned
CpuSysRegs.rsvd8[21] 0x5D36F %U16 #Unsigned
CpuSysRegs.SIMRESET.all 0x5D370 %U32 #Unsigned
CpuSysRegs.SIMRESET.bit.CPU1RSn 0x5D370 %B16 #MASK=0x1
CpuSysRegs.SIMRESET.bit.XRSn 0x5D370 %B16 #MASK=0x2
CpuSysRegs.SIMRESET.bit.rsvd1 0x5D370 %B16 #MASK=0xFFFC
CpuSysRegs.SIMRESET.bit.KEY 0x5D371 %B16 #MASK=0xFFFF
CpuSysRegs.rsvd9[0] 0x5D372 %U16 #Unsigned
CpuSysRegs.rsvd9[1] 0x5D373 %U16 #Unsigned
CpuSysRegs.rsvd9[2] 0x5D374 %U16 #Unsigned
CpuSysRegs.rsvd9[3] 0x5D375 %U16 #Unsigned
CpuSysRegs.LPMCR.all 0x5D376 %U32 #Unsigned
CpuSysRegs.LPMCR.bit.LPM 0x5D376 %B16 #MASK=0x3
CpuSysRegs.LPMCR.bit.QUALSTDBY 0x5D376 %B16 #MASK=0xFC
CpuSysRegs.LPMCR.bit.rsvd1 0x5D376 %B16 #MASK=0x7F00
CpuSysRegs.LPMCR.bit.WDINTE 0x5D376 %B16 #MASK=0x8000
CpuSysRegs.LPMCR.bit.rsvd2 0x5D377 %B16 #MASK=0x3
CpuSysRegs.LPMCR.bit.rsvd3 0x5D377 %B16 #MASK=0x7FFC
CpuSysRegs.LPMCR.bit.rsvd4 0x5D377 %B16 #MASK=0x8000
CpuSysRegs.GPIOLPMSEL0.all 0x5D378 %U32 #Unsigned
CpuSysRegs.GPIOLPMSEL0.bit.GPIO0 0x5D378 %B16 #MASK=0x1
CpuSysRegs.GPIOLPMSEL0.bit.GPIO1 0x5D378 %B16 #MASK=0x2
CpuSysRegs.GPIOLPMSEL0.bit.GPIO2 0x5D378 %B16 #MASK=0x4
CpuSysRegs.GPIOLPMSEL0.bit.GPIO3 0x5D378 %B16 #MASK=0x8
CpuSysRegs.GPIOLPMSEL0.bit.GPIO4 0x5D378 %B16 #MASK=0x10
CpuSysRegs.GPIOLPMSEL0.bit.GPIO5 0x5D378 %B16 #MASK=0x20
CpuSysRegs.GPIOLPMSEL0.bit.GPIO6 0x5D378 %B16 #MASK=0x40
CpuSysRegs.GPIOLPMSEL0.bit.GPIO7 0x5D378 %B16 #MASK=0x80
CpuSysRegs.GPIOLPMSEL0.bit.GPIO8 0x5D378 %B16 #MASK=0x100
CpuSysRegs.GPIOLPMSEL0.bit.GPIO9 0x5D378 %B16 #MASK=0x200
CpuSysRegs.GPIOLPMSEL0.bit.GPIO10 0x5D378 %B16 #MASK=0x400
CpuSysRegs.GPIOLPMSEL0.bit.GPIO11 0x5D378 %B16 #MASK=0x800
CpuSysRegs.GPIOLPMSEL0.bit.GPIO12 0x5D378 %B16 #MASK=0x1000
CpuSysRegs.GPIOLPMSEL0.bit.GPIO13 0x5D378 %B16 #MASK=0x2000
CpuSysRegs.GPIOLPMSEL0.bit.GPIO14 0x5D378 %B16 #MASK=0x4000
CpuSysRegs.GPIOLPMSEL0.bit.GPIO15 0x5D378 %B16 #MASK=0x8000
CpuSysRegs.GPIOLPMSEL0.bit.GPIO16 0x5D379 %B16 #MASK=0x1
CpuSysRegs.GPIOLPMSEL0.bit.GPIO17 0x5D379 %B16 #MASK=0x2
CpuSysRegs.GPIOLPMSEL0.bit.GPIO18 0x5D379 %B16 #MASK=0x4
CpuSysRegs.GPIOLPMSEL0.bit.GPIO19 0x5D379 %B16 #MASK=0x8
CpuSysRegs.GPIOLPMSEL0.bit.GPIO20 0x5D379 %B16 #MASK=0x10
CpuSysRegs.GPIOLPMSEL0.bit.GPIO21 0x5D379 %B16 #MASK=0x20
CpuSysRegs.GPIOLPMSEL0.bit.GPIO22 0x5D379 %B16 #MASK=0x40
CpuSysRegs.GPIOLPMSEL0.bit.GPIO23 0x5D379 %B16 #MASK=0x80
CpuSysRegs.GPIOLPMSEL0.bit.GPIO24 0x5D379 %B16 #MASK=0x100
CpuSysRegs.GPIOLPMSEL0.bit.GPIO25 0x5D379 %B16 #MASK=0x200
CpuSysRegs.GPIOLPMSEL0.bit.GPIO26 0x5D379 %B16 #MASK=0x400
CpuSysRegs.GPIOLPMSEL0.bit.GPIO27 0x5D379 %B16 #MASK=0x800
CpuSysRegs.GPIOLPMSEL0.bit.GPIO28 0x5D379 %B16 #MASK=0x1000
CpuSysRegs.GPIOLPMSEL0.bit.GPIO29 0x5D379 %B16 #MASK=0x2000
CpuSysRegs.GPIOLPMSEL0.bit.GPIO30 0x5D379 %B16 #MASK=0x4000
CpuSysRegs.GPIOLPMSEL0.bit.GPIO31 0x5D379 %B16 #MASK=0x8000
CpuSysRegs.GPIOLPMSEL1.all 0x5D37A %U32 #Unsigned
CpuSysRegs.GPIOLPMSEL1.bit.GPIO32 0x5D37A %B16 #MASK=0x1
CpuSysRegs.GPIOLPMSEL1.bit.GPIO33 0x5D37A %B16 #MASK=0x2
CpuSysRegs.GPIOLPMSEL1.bit.GPIO34 0x5D37A %B16 #MASK=0x4
CpuSysRegs.GPIOLPMSEL1.bit.GPIO35 0x5D37A %B16 #MASK=0x8
CpuSysRegs.GPIOLPMSEL1.bit.rsvd1 0x5D37A %B16 #MASK=0x10
CpuSysRegs.GPIOLPMSEL1.bit.GPIO37 0x5D37A %B16 #MASK=0x20
CpuSysRegs.GPIOLPMSEL1.bit.rsvd2 0x5D37A %B16 #MASK=0x40
CpuSysRegs.GPIOLPMSEL1.bit.GPIO39 0x5D37A %B16 #MASK=0x80
CpuSysRegs.GPIOLPMSEL1.bit.GPIO40 0x5D37A %B16 #MASK=0x100
CpuSysRegs.GPIOLPMSEL1.bit.GPIO41 0x5D37A %B16 #MASK=0x200
CpuSysRegs.GPIOLPMSEL1.bit.GPIO42 0x5D37A %B16 #MASK=0x400
CpuSysRegs.GPIOLPMSEL1.bit.GPIO43 0x5D37A %B16 #MASK=0x800
CpuSysRegs.GPIOLPMSEL1.bit.GPIO44 0x5D37A %B16 #MASK=0x1000
CpuSysRegs.GPIOLPMSEL1.bit.GPIO45 0x5D37A %B16 #MASK=0x2000
CpuSysRegs.GPIOLPMSEL1.bit.GPIO46 0x5D37A %B16 #MASK=0x4000
CpuSysRegs.GPIOLPMSEL1.bit.GPIO47 0x5D37A %B16 #MASK=0x8000
CpuSysRegs.GPIOLPMSEL1.bit.GPIO48 0x5D37B %B16 #MASK=0x1
CpuSysRegs.GPIOLPMSEL1.bit.GPIO49 0x5D37B %B16 #MASK=0x2
CpuSysRegs.GPIOLPMSEL1.bit.GPIO50 0x5D37B %B16 #MASK=0x4
CpuSysRegs.GPIOLPMSEL1.bit.GPIO51 0x5D37B %B16 #MASK=0x8
CpuSysRegs.GPIOLPMSEL1.bit.GPIO52 0x5D37B %B16 #MASK=0x10
CpuSysRegs.GPIOLPMSEL1.bit.GPIO53 0x5D37B %B16 #MASK=0x20
CpuSysRegs.GPIOLPMSEL1.bit.GPIO54 0x5D37B %B16 #MASK=0x40
CpuSysRegs.GPIOLPMSEL1.bit.GPIO55 0x5D37B %B16 #MASK=0x80
CpuSysRegs.GPIOLPMSEL1.bit.GPIO56 0x5D37B %B16 #MASK=0x100
CpuSysRegs.GPIOLPMSEL1.bit.GPIO57 0x5D37B %B16 #MASK=0x200
CpuSysRegs.GPIOLPMSEL1.bit.GPIO58 0x5D37B %B16 #MASK=0x400
CpuSysRegs.GPIOLPMSEL1.bit.GPIO59 0x5D37B %B16 #MASK=0x800
CpuSysRegs.GPIOLPMSEL1.bit.GPIO60 0x5D37B %B16 #MASK=0x1000
CpuSysRegs.GPIOLPMSEL1.bit.rsvd3 0x5D37B %B16 #MASK=0x2000
CpuSysRegs.GPIOLPMSEL1.bit.rsvd4 0x5D37B %B16 #MASK=0x4000
CpuSysRegs.GPIOLPMSEL1.bit.rsvd5 0x5D37B %B16 #MASK=0x8000
CpuSysRegs.TMR2CLKCTL.all 0x5D37C %U32 #Unsigned
CpuSysRegs.TMR2CLKCTL.bit.TMR2CLKSRCSEL 0x5D37C %B16 #MASK=0x7
CpuSysRegs.TMR2CLKCTL.bit.TMR2CLKPRESCALE 0x5D37C %B16 #MASK=0x38
CpuSysRegs.TMR2CLKCTL.bit.rsvd1 0x5D37C %B16 #MASK=0xFFC0
CpuSysRegs.TMR2CLKCTL.bit.rsvd2 0x5D37D %B16 #MASK=0xFFFF
CpuSysRegs.RESCCLR.all 0x5D37E %U32 #Unsigned
CpuSysRegs.RESCCLR.bit.POR 0x5D37E %B16 #MASK=0x1
CpuSysRegs.RESCCLR.bit.XRSn 0x5D37E %B16 #MASK=0x2
CpuSysRegs.RESCCLR.bit.WDRSn 0x5D37E %B16 #MASK=0x4
CpuSysRegs.RESCCLR.bit.NMIWDRSn 0x5D37E %B16 #MASK=0x8
CpuSysRegs.RESCCLR.bit.rsvd1 0x5D37E %B16 #MASK=0x10
CpuSysRegs.RESCCLR.bit.HWBISTn 0x5D37E %B16 #MASK=0x20
CpuSysRegs.RESCCLR.bit.rsvd2 0x5D37E %B16 #MASK=0x40
CpuSysRegs.RESCCLR.bit.rsvd3 0x5D37E %B16 #MASK=0x80
CpuSysRegs.RESCCLR.bit.SCCRESETn 0x5D37E %B16 #MASK=0x100
CpuSysRegs.RESCCLR.bit.rsvd4 0x5D37E %B16 #MASK=0x200
CpuSysRegs.RESCCLR.bit.SIMRESET_CPU1RSn 0x5D37E %B16 #MASK=0x400
CpuSysRegs.RESCCLR.bit.SIMRESET_XRSn 0x5D37E %B16 #MASK=0x800
CpuSysRegs.RESCCLR.bit.rsvd5 0x5D37E %B16 #MASK=0xF000
CpuSysRegs.RESCCLR.bit.rsvd6 0x5D37F %B16 #MASK=0xFFFF
CpuSysRegs.RESC.all 0x5D380 %U32 #Unsigned
CpuSysRegs.RESC.bit.POR 0x5D380 %B16 #MASK=0x1
CpuSysRegs.RESC.bit.XRSn 0x5D380 %B16 #MASK=0x2
CpuSysRegs.RESC.bit.WDRSn 0x5D380 %B16 #MASK=0x4
CpuSysRegs.RESC.bit.NMIWDRSn 0x5D380 %B16 #MASK=0x8
CpuSysRegs.RESC.bit.rsvd1 0x5D380 %B16 #MASK=0x10
CpuSysRegs.RESC.bit.HWBISTn 0x5D380 %B16 #MASK=0x20
CpuSysRegs.RESC.bit.rsvd2 0x5D380 %B16 #MASK=0x40
CpuSysRegs.RESC.bit.rsvd3 0x5D380 %B16 #MASK=0x80
CpuSysRegs.RESC.bit.SCCRESETn 0x5D380 %B16 #MASK=0x100
CpuSysRegs.RESC.bit.rsvd4 0x5D380 %B16 #MASK=0x200
CpuSysRegs.RESC.bit.SIMRESET_CPU1RSn 0x5D380 %B16 #MASK=0x400
CpuSysRegs.RESC.bit.SIMRESET_XRSn 0x5D380 %B16 #MASK=0x800
CpuSysRegs.RESC.bit.rsvd5 0x5D380 %B16 #MASK=0xF000
CpuSysRegs.RESC.bit.rsvd6 0x5D381 %B16 #MASK=0x3FFF
CpuSysRegs.RESC.bit.XRSn_pin_status 0x5D381 %B16 #MASK=0x4000
CpuSysRegs.RESC.bit.DCON 0x5D381 %B16 #MASK=0x8000
CpuSysRegs.rsvd10[0] 0x5D382 %U16 #Unsigned
CpuSysRegs.rsvd10[1] 0x5D383 %U16 #Unsigned
CpuSysRegs.rsvd10[2] 0x5D384 %U16 #Unsigned
CpuSysRegs.rsvd10[3] 0x5D385 %U16 #Unsigned
CpuSysRegs.rsvd10[4] 0x5D386 %U16 #Unsigned
CpuSysRegs.rsvd10[5] 0x5D387 %U16 #Unsigned
CpuSysRegs.rsvd10[6] 0x5D388 %U16 #Unsigned
CpuSysRegs.rsvd10[7] 0x5D389 %U16 #Unsigned
CpuSysRegs.rsvd10[8] 0x5D38A %U16 #Unsigned
CpuSysRegs.rsvd10[9] 0x5D38B %U16 #Unsigned
CpuSysRegs.rsvd10[10] 0x5D38C %U16 #Unsigned
CpuSysRegs.rsvd10[11] 0x5D38D %U16 #Unsigned
CpuSysRegs.rsvd10[12] 0x5D38E %U16 #Unsigned
CpuSysRegs.rsvd10[13] 0x5D38F %U16 #Unsigned
CpuSysRegs.rsvd10[14] 0x5D390 %U16 #Unsigned
CpuSysRegs.rsvd10[15] 0x5D391 %U16 #Unsigned
CpuSysRegs.rsvd10[16] 0x5D392 %U16 #Unsigned
CpuSysRegs.rsvd10[17] 0x5D393 %U16 #Unsigned
CpuSysRegs.rsvd10[18] 0x5D394 %U16 #Unsigned
CpuSysRegs.rsvd10[19] 0x5D395 %U16 #Unsigned
CpuSysRegs.rsvd10[20] 0x5D396 %U16 #Unsigned
CpuSysRegs.rsvd10[21] 0x5D397 %U16 #Unsigned
CpuSysRegs.MCANWAKESTATUS.all 0x5D398 %U32 #Unsigned
CpuSysRegs.MCANWAKESTATUS.bit.WAKE 0x5D398 %B16 #MASK=0x1
CpuSysRegs.MCANWAKESTATUS.bit.rsvd1 0x5D398 %B16 #MASK=0xFFFE
CpuSysRegs.MCANWAKESTATUS.bit.rsvd2 0x5D399 %B16 #MASK=0xFFFF
CpuSysRegs.MCANWAKESTATUSCLR.all 0x5D39A %U32 #Unsigned
CpuSysRegs.MCANWAKESTATUSCLR.bit.WAKE 0x5D39A %B16 #MASK=0x1
CpuSysRegs.MCANWAKESTATUSCLR.bit.rsvd1 0x5D39A %B16 #MASK=0xFFFE
CpuSysRegs.MCANWAKESTATUSCLR.bit.rsvd2 0x5D39B %B16 #MASK=0xFFFF
CpuSysRegs.CLKSTOPREQ.all 0x5D39C %U32 #Unsigned
CpuSysRegs.CLKSTOPREQ.bit.rsvd1 0x5D39C %B16 #MASK=0x1
CpuSysRegs.CLKSTOPREQ.bit.rsvd2 0x5D39C %B16 #MASK=0x2
CpuSysRegs.CLKSTOPREQ.bit.rsvd3 0x5D39C %B16 #MASK=0x4
CpuSysRegs.CLKSTOPREQ.bit.rsvd4 0x5D39C %B16 #MASK=0x8
CpuSysRegs.CLKSTOPREQ.bit.rsvd5 0x5D39C %B16 #MASK=0x10
CpuSysRegs.CLKSTOPREQ.bit.rsvd6 0x5D39C %B16 #MASK=0x20
CpuSysRegs.CLKSTOPREQ.bit.rsvd7 0x5D39C %B16 #MASK=0xC0
CpuSysRegs.CLKSTOPREQ.bit.MCAN_A 0x5D39C %B16 #MASK=0x100
CpuSysRegs.CLKSTOPREQ.bit.rsvd8 0x5D39C %B16 #MASK=0xE00
CpuSysRegs.CLKSTOPREQ.bit.rsvd9 0x5D39C %B16 #MASK=0xF000
CpuSysRegs.CLKSTOPREQ.bit.KEY 0x5D39D %B16 #MASK=0xFFFF
CpuSysRegs.CLKSTOPACK.all 0x5D39E %U32 #Unsigned
CpuSysRegs.CLKSTOPACK.bit.rsvd1 0x5D39E %B16 #MASK=0x1
CpuSysRegs.CLKSTOPACK.bit.rsvd2 0x5D39E %B16 #MASK=0x2
CpuSysRegs.CLKSTOPACK.bit.rsvd3 0x5D39E %B16 #MASK=0x4
CpuSysRegs.CLKSTOPACK.bit.rsvd4 0x5D39E %B16 #MASK=0x8
CpuSysRegs.CLKSTOPACK.bit.rsvd5 0x5D39E %B16 #MASK=0x10
CpuSysRegs.CLKSTOPACK.bit.rsvd6 0x5D39E %B16 #MASK=0x20
CpuSysRegs.CLKSTOPACK.bit.rsvd7 0x5D39E %B16 #MASK=0xC0
CpuSysRegs.CLKSTOPACK.bit.MCAN_A 0x5D39E %B16 #MASK=0x100
CpuSysRegs.CLKSTOPACK.bit.rsvd8 0x5D39E %B16 #MASK=0xFE00
CpuSysRegs.CLKSTOPACK.bit.rsvd9 0x5D39F %B16 #MASK=0xFFFF
MemCfgRegs.DxLOCK.all 0x5F400 %U32 #Unsigned
MemCfgRegs.DxLOCK.bit.LOCK_M0 0x5F400 %B16 #MASK=0x1
MemCfgRegs.DxLOCK.bit.LOCK_M1 0x5F400 %B16 #MASK=0x2
MemCfgRegs.DxLOCK.bit.rsvd1 0x5F400 %B16 #MASK=0x4
MemCfgRegs.DxLOCK.bit.rsvd2 0x5F400 %B16 #MASK=0x8
MemCfgRegs.DxLOCK.bit.rsvd3 0x5F400 %B16 #MASK=0xFFF0
MemCfgRegs.DxLOCK.bit.rsvd4 0x5F401 %B16 #MASK=0xFFFF
MemCfgRegs.DxCOMMIT.all 0x5F402 %U32 #Unsigned
MemCfgRegs.DxCOMMIT.bit.COMMIT_M0 0x5F402 %B16 #MASK=0x1
MemCfgRegs.DxCOMMIT.bit.COMMIT_M1 0x5F402 %B16 #MASK=0x2
MemCfgRegs.DxCOMMIT.bit.rsvd1 0x5F402 %B16 #MASK=0x4
MemCfgRegs.DxCOMMIT.bit.rsvd2 0x5F402 %B16 #MASK=0x8
MemCfgRegs.DxCOMMIT.bit.rsvd3 0x5F402 %B16 #MASK=0xFFF0
MemCfgRegs.DxCOMMIT.bit.rsvd4 0x5F403 %B16 #MASK=0xFFFF
MemCfgRegs.rsvd1[0] 0x5F404 %U16 #Unsigned
MemCfgRegs.rsvd1[1] 0x5F405 %U16 #Unsigned
MemCfgRegs.rsvd1[2] 0x5F406 %U16 #Unsigned
MemCfgRegs.rsvd1[3] 0x5F407 %U16 #Unsigned
MemCfgRegs.DxACCPROT0.all 0x5F408 %U32 #Unsigned
MemCfgRegs.DxACCPROT0.bit.FETCHPROT_M0 0x5F408 %B16 #MASK=0x1
MemCfgRegs.DxACCPROT0.bit.CPUWRPROT_M0 0x5F408 %B16 #MASK=0x2
MemCfgRegs.DxACCPROT0.bit.rsvd1 0x5F408 %B16 #MASK=0xFC
MemCfgRegs.DxACCPROT0.bit.FETCHPROT_M1 0x5F408 %B16 #MASK=0x100
MemCfgRegs.DxACCPROT0.bit.CPUWRPROT_M1 0x5F408 %B16 #MASK=0x200
MemCfgRegs.DxACCPROT0.bit.rsvd2 0x5F408 %B16 #MASK=0xFC00
MemCfgRegs.DxACCPROT0.bit.rsvd3 0x5F409 %B16 #MASK=0x1
MemCfgRegs.DxACCPROT0.bit.rsvd4 0x5F409 %B16 #MASK=0x2
MemCfgRegs.DxACCPROT0.bit.rsvd5 0x5F409 %B16 #MASK=0xFC
MemCfgRegs.DxACCPROT0.bit.rsvd6 0x5F409 %B16 #MASK=0x100
MemCfgRegs.DxACCPROT0.bit.rsvd7 0x5F409 %B16 #MASK=0x200
MemCfgRegs.DxACCPROT0.bit.rsvd8 0x5F409 %B16 #MASK=0xFC00
MemCfgRegs.rsvd2[0] 0x5F40A %U16 #Unsigned
MemCfgRegs.rsvd2[1] 0x5F40B %U16 #Unsigned
MemCfgRegs.rsvd2[2] 0x5F40C %U16 #Unsigned
MemCfgRegs.rsvd2[3] 0x5F40D %U16 #Unsigned
MemCfgRegs.rsvd2[4] 0x5F40E %U16 #Unsigned
MemCfgRegs.rsvd2[5] 0x5F40F %U16 #Unsigned
MemCfgRegs.DxTEST.all 0x5F410 %U32 #Unsigned
MemCfgRegs.DxTEST.bit.TEST_M0 0x5F410 %B16 #MASK=0x3
MemCfgRegs.DxTEST.bit.TEST_M1 0x5F410 %B16 #MASK=0xC
MemCfgRegs.DxTEST.bit.rsvd1 0x5F410 %B16 #MASK=0x30
MemCfgRegs.DxTEST.bit.rsvd2 0x5F410 %B16 #MASK=0xC0
MemCfgRegs.DxTEST.bit.rsvd3 0x5F410 %B16 #MASK=0xFF00
MemCfgRegs.DxTEST.bit.rsvd4 0x5F411 %B16 #MASK=0xFFFF
MemCfgRegs.DxINIT.all 0x5F412 %U32 #Unsigned
MemCfgRegs.DxINIT.bit.INIT_M0 0x5F412 %B16 #MASK=0x1
MemCfgRegs.DxINIT.bit.INIT_M1 0x5F412 %B16 #MASK=0x2
MemCfgRegs.DxINIT.bit.rsvd1 0x5F412 %B16 #MASK=0x4
MemCfgRegs.DxINIT.bit.rsvd2 0x5F412 %B16 #MASK=0x8
MemCfgRegs.DxINIT.bit.rsvd3 0x5F412 %B16 #MASK=0xFFF0
MemCfgRegs.DxINIT.bit.rsvd4 0x5F413 %B16 #MASK=0xFFFF
MemCfgRegs.DxINITDONE.all 0x5F414 %U32 #Unsigned
MemCfgRegs.DxINITDONE.bit.INITDONE_M0 0x5F414 %B16 #MASK=0x1
MemCfgRegs.DxINITDONE.bit.INITDONE_M1 0x5F414 %B16 #MASK=0x2
MemCfgRegs.DxINITDONE.bit.rsvd1 0x5F414 %B16 #MASK=0x4
MemCfgRegs.DxINITDONE.bit.rsvd2 0x5F414 %B16 #MASK=0x8
MemCfgRegs.DxINITDONE.bit.rsvd3 0x5F414 %B16 #MASK=0xFFF0
MemCfgRegs.DxINITDONE.bit.rsvd4 0x5F415 %B16 #MASK=0xFFFF
MemCfgRegs.DxRAMTEST_LOCK.all 0x5F416 %U32 #Unsigned
MemCfgRegs.DxRAMTEST_LOCK.bit.M0 0x5F416 %B16 #MASK=0x1
MemCfgRegs.DxRAMTEST_LOCK.bit.M1 0x5F416 %B16 #MASK=0x2
MemCfgRegs.DxRAMTEST_LOCK.bit.rsvd1 0x5F416 %B16 #MASK=0x4
MemCfgRegs.DxRAMTEST_LOCK.bit.rsvd2 0x5F416 %B16 #MASK=0x8
MemCfgRegs.DxRAMTEST_LOCK.bit.rsvd3 0x5F416 %B16 #MASK=0xFFF0
MemCfgRegs.DxRAMTEST_LOCK.bit.KEY 0x5F417 %B16 #MASK=0xFFFF
MemCfgRegs.rsvd3[0] 0x5F418 %U16 #Unsigned
MemCfgRegs.rsvd3[1] 0x5F419 %U16 #Unsigned
MemCfgRegs.rsvd3[2] 0x5F41A %U16 #Unsigned
MemCfgRegs.rsvd3[3] 0x5F41B %U16 #Unsigned
MemCfgRegs.rsvd3[4] 0x5F41C %U16 #Unsigned
MemCfgRegs.rsvd3[5] 0x5F41D %U16 #Unsigned
MemCfgRegs.rsvd3[6] 0x5F41E %U16 #Unsigned
MemCfgRegs.rsvd3[7] 0x5F41F %U16 #Unsigned
MemCfgRegs.LSxLOCK.all 0x5F420 %U32 #Unsigned
MemCfgRegs.LSxLOCK.bit.LOCK_LS0 0x5F420 %B16 #MASK=0x1
MemCfgRegs.LSxLOCK.bit.LOCK_LS1 0x5F420 %B16 #MASK=0x2
MemCfgRegs.LSxLOCK.bit.LOCK_LS2 0x5F420 %B16 #MASK=0x4
MemCfgRegs.LSxLOCK.bit.LOCK_LS3 0x5F420 %B16 #MASK=0x8
MemCfgRegs.LSxLOCK.bit.LOCK_LS4 0x5F420 %B16 #MASK=0x10
MemCfgRegs.LSxLOCK.bit.LOCK_LS5 0x5F420 %B16 #MASK=0x20
MemCfgRegs.LSxLOCK.bit.LOCK_LS6 0x5F420 %B16 #MASK=0x40
MemCfgRegs.LSxLOCK.bit.LOCK_LS7 0x5F420 %B16 #MASK=0x80
MemCfgRegs.LSxLOCK.bit.rsvd1 0x5F420 %B16 #MASK=0xFF00
MemCfgRegs.LSxLOCK.bit.rsvd2 0x5F421 %B16 #MASK=0xFFFF
MemCfgRegs.LSxCOMMIT.all 0x5F422 %U32 #Unsigned
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS0 0x5F422 %B16 #MASK=0x1
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS1 0x5F422 %B16 #MASK=0x2
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS2 0x5F422 %B16 #MASK=0x4
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS3 0x5F422 %B16 #MASK=0x8
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS4 0x5F422 %B16 #MASK=0x10
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS5 0x5F422 %B16 #MASK=0x20
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS6 0x5F422 %B16 #MASK=0x40
MemCfgRegs.LSxCOMMIT.bit.COMMIT_LS7 0x5F422 %B16 #MASK=0x80
MemCfgRegs.LSxCOMMIT.bit.rsvd1 0x5F422 %B16 #MASK=0xFF00
MemCfgRegs.LSxCOMMIT.bit.rsvd2 0x5F423 %B16 #MASK=0xFFFF
MemCfgRegs.LSxMSEL.all 0x5F424 %U32 #Unsigned
MemCfgRegs.LSxMSEL.bit.MSEL_LS0 0x5F424 %B16 #MASK=0x3
MemCfgRegs.LSxMSEL.bit.MSEL_LS1 0x5F424 %B16 #MASK=0xC
MemCfgRegs.LSxMSEL.bit.MSEL_LS2 0x5F424 %B16 #MASK=0x30
MemCfgRegs.LSxMSEL.bit.MSEL_LS3 0x5F424 %B16 #MASK=0xC0
MemCfgRegs.LSxMSEL.bit.MSEL_LS4 0x5F424 %B16 #MASK=0x300
MemCfgRegs.LSxMSEL.bit.MSEL_LS5 0x5F424 %B16 #MASK=0xC00
MemCfgRegs.LSxMSEL.bit.MSEL_LS6 0x5F424 %B16 #MASK=0x3000
MemCfgRegs.LSxMSEL.bit.MSEL_LS7 0x5F424 %B16 #MASK=0xC000
MemCfgRegs.LSxMSEL.bit.rsvd1 0x5F425 %B16 #MASK=0xFFFF
MemCfgRegs.LSxCLAPGM.all 0x5F426 %U32 #Unsigned
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS0 0x5F426 %B16 #MASK=0x1
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS1 0x5F426 %B16 #MASK=0x2
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS2 0x5F426 %B16 #MASK=0x4
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS3 0x5F426 %B16 #MASK=0x8
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS4 0x5F426 %B16 #MASK=0x10
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS5 0x5F426 %B16 #MASK=0x20
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS6 0x5F426 %B16 #MASK=0x40
MemCfgRegs.LSxCLAPGM.bit.CLAPGM_LS7 0x5F426 %B16 #MASK=0x80
MemCfgRegs.LSxCLAPGM.bit.rsvd1 0x5F426 %B16 #MASK=0xFF00
MemCfgRegs.LSxCLAPGM.bit.rsvd2 0x5F427 %B16 #MASK=0xFFFF
MemCfgRegs.LSxACCPROT0.all 0x5F428 %U32 #Unsigned
MemCfgRegs.LSxACCPROT0.bit.FETCHPROT_LS0 0x5F428 %B16 #MASK=0x1
MemCfgRegs.LSxACCPROT0.bit.CPUWRPROT_LS0 0x5F428 %B16 #MASK=0x2
MemCfgRegs.LSxACCPROT0.bit.rsvd1 0x5F428 %B16 #MASK=0xFC
MemCfgRegs.LSxACCPROT0.bit.FETCHPROT_LS1 0x5F428 %B16 #MASK=0x100
MemCfgRegs.LSxACCPROT0.bit.CPUWRPROT_LS1 0x5F428 %B16 #MASK=0x200
MemCfgRegs.LSxACCPROT0.bit.rsvd2 0x5F428 %B16 #MASK=0xFC00
MemCfgRegs.LSxACCPROT0.bit.FETCHPROT_LS2 0x5F429 %B16 #MASK=0x1
MemCfgRegs.LSxACCPROT0.bit.CPUWRPROT_LS2 0x5F429 %B16 #MASK=0x2
MemCfgRegs.LSxACCPROT0.bit.rsvd3 0x5F429 %B16 #MASK=0xFC
MemCfgRegs.LSxACCPROT0.bit.FETCHPROT_LS3 0x5F429 %B16 #MASK=0x100
MemCfgRegs.LSxACCPROT0.bit.CPUWRPROT_LS3 0x5F429 %B16 #MASK=0x200
MemCfgRegs.LSxACCPROT0.bit.rsvd4 0x5F429 %B16 #MASK=0xFC00
MemCfgRegs.LSxACCPROT1.all 0x5F42A %U32 #Unsigned
MemCfgRegs.LSxACCPROT1.bit.FETCHPROT_LS4 0x5F42A %B16 #MASK=0x1
MemCfgRegs.LSxACCPROT1.bit.CPUWRPROT_LS4 0x5F42A %B16 #MASK=0x2
MemCfgRegs.LSxACCPROT1.bit.rsvd1 0x5F42A %B16 #MASK=0xFC
MemCfgRegs.LSxACCPROT1.bit.FETCHPROT_LS5 0x5F42A %B16 #MASK=0x100
MemCfgRegs.LSxACCPROT1.bit.CPUWRPROT_LS5 0x5F42A %B16 #MASK=0x200
MemCfgRegs.LSxACCPROT1.bit.rsvd2 0x5F42A %B16 #MASK=0xFC00
MemCfgRegs.LSxACCPROT1.bit.FETCHPROT_LS6 0x5F42B %B16 #MASK=0x1
MemCfgRegs.LSxACCPROT1.bit.CPUWRPROT_LS6 0x5F42B %B16 #MASK=0x2
MemCfgRegs.LSxACCPROT1.bit.rsvd3 0x5F42B %B16 #MASK=0xFC
MemCfgRegs.LSxACCPROT1.bit.FETCHPROT_LS7 0x5F42B %B16 #MASK=0x100
MemCfgRegs.LSxACCPROT1.bit.CPUWRPROT_LS7 0x5F42B %B16 #MASK=0x200
MemCfgRegs.LSxACCPROT1.bit.rsvd4 0x5F42B %B16 #MASK=0xFC00
MemCfgRegs.rsvd4[0] 0x5F42C %U16 #Unsigned
MemCfgRegs.rsvd4[1] 0x5F42D %U16 #Unsigned
MemCfgRegs.rsvd4[2] 0x5F42E %U16 #Unsigned
MemCfgRegs.rsvd4[3] 0x5F42F %U16 #Unsigned
MemCfgRegs.LSxTEST.all 0x5F430 %U32 #Unsigned
MemCfgRegs.LSxTEST.bit.TEST_LS0 0x5F430 %B16 #MASK=0x3
MemCfgRegs.LSxTEST.bit.TEST_LS1 0x5F430 %B16 #MASK=0xC
MemCfgRegs.LSxTEST.bit.TEST_LS2 0x5F430 %B16 #MASK=0x30
MemCfgRegs.LSxTEST.bit.TEST_LS3 0x5F430 %B16 #MASK=0xC0
MemCfgRegs.LSxTEST.bit.TEST_LS4 0x5F430 %B16 #MASK=0x300
MemCfgRegs.LSxTEST.bit.TEST_LS5 0x5F430 %B16 #MASK=0xC00
MemCfgRegs.LSxTEST.bit.TEST_LS6 0x5F430 %B16 #MASK=0x3000
MemCfgRegs.LSxTEST.bit.TEST_LS7 0x5F430 %B16 #MASK=0xC000
MemCfgRegs.LSxTEST.bit.rsvd1 0x5F431 %B16 #MASK=0xFFFF
MemCfgRegs.LSxINIT.all 0x5F432 %U32 #Unsigned
MemCfgRegs.LSxINIT.bit.INIT_LS0 0x5F432 %B16 #MASK=0x1
MemCfgRegs.LSxINIT.bit.INIT_LS1 0x5F432 %B16 #MASK=0x2
MemCfgRegs.LSxINIT.bit.INIT_LS2 0x5F432 %B16 #MASK=0x4
MemCfgRegs.LSxINIT.bit.INIT_LS3 0x5F432 %B16 #MASK=0x8
MemCfgRegs.LSxINIT.bit.INIT_LS4 0x5F432 %B16 #MASK=0x10
MemCfgRegs.LSxINIT.bit.INIT_LS5 0x5F432 %B16 #MASK=0x20
MemCfgRegs.LSxINIT.bit.INIT_LS6 0x5F432 %B16 #MASK=0x40
MemCfgRegs.LSxINIT.bit.INIT_LS7 0x5F432 %B16 #MASK=0x80
MemCfgRegs.LSxINIT.bit.rsvd1 0x5F432 %B16 #MASK=0xFF00
MemCfgRegs.LSxINIT.bit.rsvd2 0x5F433 %B16 #MASK=0xFFFF
MemCfgRegs.LSxINITDONE.all 0x5F434 %U32 #Unsigned
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS0 0x5F434 %B16 #MASK=0x1
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS1 0x5F434 %B16 #MASK=0x2
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS2 0x5F434 %B16 #MASK=0x4
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS3 0x5F434 %B16 #MASK=0x8
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS4 0x5F434 %B16 #MASK=0x10
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS5 0x5F434 %B16 #MASK=0x20
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS6 0x5F434 %B16 #MASK=0x40
MemCfgRegs.LSxINITDONE.bit.INITDONE_LS7 0x5F434 %B16 #MASK=0x80
MemCfgRegs.LSxINITDONE.bit.rsvd1 0x5F434 %B16 #MASK=0xFF00
MemCfgRegs.LSxINITDONE.bit.rsvd2 0x5F435 %B16 #MASK=0xFFFF
MemCfgRegs.LSxRAMTEST_LOCK.all 0x5F436 %U32 #Unsigned
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS0 0x5F436 %B16 #MASK=0x1
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS1 0x5F436 %B16 #MASK=0x2
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS2 0x5F436 %B16 #MASK=0x4
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS3 0x5F436 %B16 #MASK=0x8
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS4 0x5F436 %B16 #MASK=0x10
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS5 0x5F436 %B16 #MASK=0x20
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS6 0x5F436 %B16 #MASK=0x40
MemCfgRegs.LSxRAMTEST_LOCK.bit.LS7 0x5F436 %B16 #MASK=0x80
MemCfgRegs.LSxRAMTEST_LOCK.bit.rsvd1 0x5F436 %B16 #MASK=0xFF00
MemCfgRegs.LSxRAMTEST_LOCK.bit.KEY 0x5F437 %B16 #MASK=0xFFFF
MemCfgRegs.rsvd5[0] 0x5F438 %U16 #Unsigned
MemCfgRegs.rsvd5[1] 0x5F439 %U16 #Unsigned
MemCfgRegs.rsvd5[2] 0x5F43A %U16 #Unsigned
MemCfgRegs.rsvd5[3] 0x5F43B %U16 #Unsigned
MemCfgRegs.rsvd5[4] 0x5F43C %U16 #Unsigned
MemCfgRegs.rsvd5[5] 0x5F43D %U16 #Unsigned
MemCfgRegs.rsvd5[6] 0x5F43E %U16 #Unsigned
MemCfgRegs.rsvd5[7] 0x5F43F %U16 #Unsigned
MemCfgRegs.GSxLOCK.all 0x5F440 %U32 #Unsigned
MemCfgRegs.GSxLOCK.bit.LOCK_GS0 0x5F440 %B16 #MASK=0x1
MemCfgRegs.GSxLOCK.bit.LOCK_GS1 0x5F440 %B16 #MASK=0x2
MemCfgRegs.GSxLOCK.bit.LOCK_GS2 0x5F440 %B16 #MASK=0x4
MemCfgRegs.GSxLOCK.bit.LOCK_GS3 0x5F440 %B16 #MASK=0x8
MemCfgRegs.GSxLOCK.bit.rsvd1 0x5F440 %B16 #MASK=0x10
MemCfgRegs.GSxLOCK.bit.rsvd2 0x5F440 %B16 #MASK=0x20
MemCfgRegs.GSxLOCK.bit.rsvd3 0x5F440 %B16 #MASK=0x40
MemCfgRegs.GSxLOCK.bit.rsvd4 0x5F440 %B16 #MASK=0x80
MemCfgRegs.GSxLOCK.bit.rsvd5 0x5F440 %B16 #MASK=0x100
MemCfgRegs.GSxLOCK.bit.rsvd6 0x5F440 %B16 #MASK=0x200
MemCfgRegs.GSxLOCK.bit.rsvd7 0x5F440 %B16 #MASK=0x400
MemCfgRegs.GSxLOCK.bit.rsvd8 0x5F440 %B16 #MASK=0x800
MemCfgRegs.GSxLOCK.bit.rsvd9 0x5F440 %B16 #MASK=0x1000
MemCfgRegs.GSxLOCK.bit.rsvd10 0x5F440 %B16 #MASK=0x2000
MemCfgRegs.GSxLOCK.bit.rsvd11 0x5F440 %B16 #MASK=0x4000
MemCfgRegs.GSxLOCK.bit.rsvd12 0x5F440 %B16 #MASK=0x8000
MemCfgRegs.GSxLOCK.bit.rsvd13 0x5F441 %B16 #MASK=0xFFFF
MemCfgRegs.GSxCOMMIT.all 0x5F442 %U32 #Unsigned
MemCfgRegs.GSxCOMMIT.bit.COMMIT_GS0 0x5F442 %B16 #MASK=0x1
MemCfgRegs.GSxCOMMIT.bit.COMMIT_GS1 0x5F442 %B16 #MASK=0x2
MemCfgRegs.GSxCOMMIT.bit.COMMIT_GS2 0x5F442 %B16 #MASK=0x4
MemCfgRegs.GSxCOMMIT.bit.COMMIT_GS3 0x5F442 %B16 #MASK=0x8
MemCfgRegs.GSxCOMMIT.bit.rsvd1 0x5F442 %B16 #MASK=0x10
MemCfgRegs.GSxCOMMIT.bit.rsvd2 0x5F442 %B16 #MASK=0x20
MemCfgRegs.GSxCOMMIT.bit.rsvd3 0x5F442 %B16 #MASK=0x40
MemCfgRegs.GSxCOMMIT.bit.rsvd4 0x5F442 %B16 #MASK=0x80
MemCfgRegs.GSxCOMMIT.bit.rsvd5 0x5F442 %B16 #MASK=0x100
MemCfgRegs.GSxCOMMIT.bit.rsvd6 0x5F442 %B16 #MASK=0x200
MemCfgRegs.GSxCOMMIT.bit.rsvd7 0x5F442 %B16 #MASK=0x400
MemCfgRegs.GSxCOMMIT.bit.rsvd8 0x5F442 %B16 #MASK=0x800
MemCfgRegs.GSxCOMMIT.bit.rsvd9 0x5F442 %B16 #MASK=0x1000
MemCfgRegs.GSxCOMMIT.bit.rsvd10 0x5F442 %B16 #MASK=0x2000
MemCfgRegs.GSxCOMMIT.bit.rsvd11 0x5F442 %B16 #MASK=0x4000
MemCfgRegs.GSxCOMMIT.bit.rsvd12 0x5F442 %B16 #MASK=0x8000
MemCfgRegs.GSxCOMMIT.bit.rsvd13 0x5F443 %B16 #MASK=0xFFFF
MemCfgRegs.rsvd6[0] 0x5F444 %U16 #Unsigned
MemCfgRegs.rsvd6[1] 0x5F445 %U16 #Unsigned
MemCfgRegs.rsvd6[2] 0x5F446 %U16 #Unsigned
MemCfgRegs.rsvd6[3] 0x5F447 %U16 #Unsigned
MemCfgRegs.GSxACCPROT0.all 0x5F448 %U32 #Unsigned
MemCfgRegs.GSxACCPROT0.bit.FETCHPROT_GS0 0x5F448 %B16 #MASK=0x1
MemCfgRegs.GSxACCPROT0.bit.CPUWRPROT_GS0 0x5F448 %B16 #MASK=0x2
MemCfgRegs.GSxACCPROT0.bit.DMAWRPROT_GS0 0x5F448 %B16 #MASK=0x4
MemCfgRegs.GSxACCPROT0.bit.HICWRPROT_GS0 0x5F448 %B16 #MASK=0x8
MemCfgRegs.GSxACCPROT0.bit.rsvd1 0x5F448 %B16 #MASK=0xF0
MemCfgRegs.GSxACCPROT0.bit.FETCHPROT_GS1 0x5F448 %B16 #MASK=0x100
MemCfgRegs.GSxACCPROT0.bit.CPUWRPROT_GS1 0x5F448 %B16 #MASK=0x200
MemCfgRegs.GSxACCPROT0.bit.DMAWRPROT_GS1 0x5F448 %B16 #MASK=0x400
MemCfgRegs.GSxACCPROT0.bit.HICWRPROT_GS1 0x5F448 %B16 #MASK=0x800
MemCfgRegs.GSxACCPROT0.bit.rsvd2 0x5F448 %B16 #MASK=0xF000
MemCfgRegs.GSxACCPROT0.bit.FETCHPROT_GS2 0x5F449 %B16 #MASK=0x1
MemCfgRegs.GSxACCPROT0.bit.CPUWRPROT_GS2 0x5F449 %B16 #MASK=0x2
MemCfgRegs.GSxACCPROT0.bit.DMAWRPROT_GS2 0x5F449 %B16 #MASK=0x4
MemCfgRegs.GSxACCPROT0.bit.HICWRPROT_GS2 0x5F449 %B16 #MASK=0x8
MemCfgRegs.GSxACCPROT0.bit.rsvd3 0x5F449 %B16 #MASK=0xF0
MemCfgRegs.GSxACCPROT0.bit.FETCHPROT_GS3 0x5F449 %B16 #MASK=0x100
MemCfgRegs.GSxACCPROT0.bit.CPUWRPROT_GS3 0x5F449 %B16 #MASK=0x200
MemCfgRegs.GSxACCPROT0.bit.DMAWRPROT_GS3 0x5F449 %B16 #MASK=0x400
MemCfgRegs.GSxACCPROT0.bit.HICWRPROT_GS3 0x5F449 %B16 #MASK=0x800
MemCfgRegs.GSxACCPROT0.bit.rsvd4 0x5F449 %B16 #MASK=0xF000
MemCfgRegs.rsvd7[0] 0x5F44A %U16 #Unsigned
MemCfgRegs.rsvd7[1] 0x5F44B %U16 #Unsigned
MemCfgRegs.rsvd7[2] 0x5F44C %U16 #Unsigned
MemCfgRegs.rsvd7[3] 0x5F44D %U16 #Unsigned
MemCfgRegs.rsvd7[4] 0x5F44E %U16 #Unsigned
MemCfgRegs.rsvd7[5] 0x5F44F %U16 #Unsigned
MemCfgRegs.GSxTEST.all 0x5F450 %U32 #Unsigned
MemCfgRegs.GSxTEST.bit.TEST_GS0 0x5F450 %B16 #MASK=0x3
MemCfgRegs.GSxTEST.bit.TEST_GS1 0x5F450 %B16 #MASK=0xC
MemCfgRegs.GSxTEST.bit.TEST_GS2 0x5F450 %B16 #MASK=0x30
MemCfgRegs.GSxTEST.bit.TEST_GS3 0x5F450 %B16 #MASK=0xC0
MemCfgRegs.GSxTEST.bit.rsvd1 0x5F450 %B16 #MASK=0x300
MemCfgRegs.GSxTEST.bit.rsvd2 0x5F450 %B16 #MASK=0xC00
MemCfgRegs.GSxTEST.bit.rsvd3 0x5F450 %B16 #MASK=0x3000
MemCfgRegs.GSxTEST.bit.rsvd4 0x5F450 %B16 #MASK=0xC000
MemCfgRegs.GSxTEST.bit.rsvd5 0x5F451 %B16 #MASK=0x3
MemCfgRegs.GSxTEST.bit.rsvd6 0x5F451 %B16 #MASK=0xC
MemCfgRegs.GSxTEST.bit.rsvd7 0x5F451 %B16 #MASK=0x30
MemCfgRegs.GSxTEST.bit.rsvd8 0x5F451 %B16 #MASK=0xC0
MemCfgRegs.GSxTEST.bit.rsvd9 0x5F451 %B16 #MASK=0x300
MemCfgRegs.GSxTEST.bit.rsvd10 0x5F451 %B16 #MASK=0xC00
MemCfgRegs.GSxTEST.bit.rsvd11 0x5F451 %B16 #MASK=0x3000
MemCfgRegs.GSxTEST.bit.rsvd12 0x5F451 %B16 #MASK=0xC000
MemCfgRegs.GSxINIT.all 0x5F452 %U32 #Unsigned
MemCfgRegs.GSxINIT.bit.INIT_GS0 0x5F452 %B16 #MASK=0x1
MemCfgRegs.GSxINIT.bit.INIT_GS1 0x5F452 %B16 #MASK=0x2
MemCfgRegs.GSxINIT.bit.INIT_GS2 0x5F452 %B16 #MASK=0x4
MemCfgRegs.GSxINIT.bit.INIT_GS3 0x5F452 %B16 #MASK=0x8
MemCfgRegs.GSxINIT.bit.rsvd1 0x5F452 %B16 #MASK=0x10
MemCfgRegs.GSxINIT.bit.rsvd2 0x5F452 %B16 #MASK=0x20
MemCfgRegs.GSxINIT.bit.rsvd3 0x5F452 %B16 #MASK=0x40
MemCfgRegs.GSxINIT.bit.rsvd4 0x5F452 %B16 #MASK=0x80
MemCfgRegs.GSxINIT.bit.rsvd5 0x5F452 %B16 #MASK=0x100
MemCfgRegs.GSxINIT.bit.rsvd6 0x5F452 %B16 #MASK=0x200
MemCfgRegs.GSxINIT.bit.rsvd7 0x5F452 %B16 #MASK=0x400
MemCfgRegs.GSxINIT.bit.rsvd8 0x5F452 %B16 #MASK=0x800
MemCfgRegs.GSxINIT.bit.rsvd9 0x5F452 %B16 #MASK=0x1000
MemCfgRegs.GSxINIT.bit.rsvd10 0x5F452 %B16 #MASK=0x2000
MemCfgRegs.GSxINIT.bit.rsvd11 0x5F452 %B16 #MASK=0x4000
MemCfgRegs.GSxINIT.bit.rsvd12 0x5F452 %B16 #MASK=0x8000
MemCfgRegs.GSxINIT.bit.rsvd13 0x5F453 %B16 #MASK=0xFFFF
MemCfgRegs.GSxINITDONE.all 0x5F454 %U32 #Unsigned
MemCfgRegs.GSxINITDONE.bit.INITDONE_GS0 0x5F454 %B16 #MASK=0x1
MemCfgRegs.GSxINITDONE.bit.INITDONE_GS1 0x5F454 %B16 #MASK=0x2
MemCfgRegs.GSxINITDONE.bit.INITDONE_GS2 0x5F454 %B16 #MASK=0x4
MemCfgRegs.GSxINITDONE.bit.INITDONE_GS3 0x5F454 %B16 #MASK=0x8
MemCfgRegs.GSxINITDONE.bit.rsvd1 0x5F454 %B16 #MASK=0x10
MemCfgRegs.GSxINITDONE.bit.rsvd2 0x5F454 %B16 #MASK=0x20
MemCfgRegs.GSxINITDONE.bit.rsvd3 0x5F454 %B16 #MASK=0x40
MemCfgRegs.GSxINITDONE.bit.rsvd4 0x5F454 %B16 #MASK=0x80
MemCfgRegs.GSxINITDONE.bit.rsvd5 0x5F454 %B16 #MASK=0x100
MemCfgRegs.GSxINITDONE.bit.rsvd6 0x5F454 %B16 #MASK=0x200
MemCfgRegs.GSxINITDONE.bit.rsvd7 0x5F454 %B16 #MASK=0x400
MemCfgRegs.GSxINITDONE.bit.rsvd8 0x5F454 %B16 #MASK=0x800
MemCfgRegs.GSxINITDONE.bit.rsvd9 0x5F454 %B16 #MASK=0x1000
MemCfgRegs.GSxINITDONE.bit.rsvd10 0x5F454 %B16 #MASK=0x2000
MemCfgRegs.GSxINITDONE.bit.rsvd11 0x5F454 %B16 #MASK=0x4000
MemCfgRegs.GSxINITDONE.bit.rsvd12 0x5F454 %B16 #MASK=0x8000
MemCfgRegs.GSxINITDONE.bit.rsvd13 0x5F455 %B16 #MASK=0xFFFF
MemCfgRegs.GSxRAMTEST_LOCK.all 0x5F456 %U32 #Unsigned
MemCfgRegs.GSxRAMTEST_LOCK.bit.GS0 0x5F456 %B16 #MASK=0x1
MemCfgRegs.GSxRAMTEST_LOCK.bit.GS1 0x5F456 %B16 #MASK=0x2
MemCfgRegs.GSxRAMTEST_LOCK.bit.GS2 0x5F456 %B16 #MASK=0x4
MemCfgRegs.GSxRAMTEST_LOCK.bit.GS3 0x5F456 %B16 #MASK=0x8
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd1 0x5F456 %B16 #MASK=0x10
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd2 0x5F456 %B16 #MASK=0x20
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd3 0x5F456 %B16 #MASK=0x40
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd4 0x5F456 %B16 #MASK=0x80
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd5 0x5F456 %B16 #MASK=0x100
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd6 0x5F456 %B16 #MASK=0x200
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd7 0x5F456 %B16 #MASK=0x400
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd8 0x5F456 %B16 #MASK=0x800
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd9 0x5F456 %B16 #MASK=0x1000
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd10 0x5F456 %B16 #MASK=0x2000
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd11 0x5F456 %B16 #MASK=0x4000
MemCfgRegs.GSxRAMTEST_LOCK.bit.rsvd12 0x5F456 %B16 #MASK=0x8000
MemCfgRegs.GSxRAMTEST_LOCK.bit.KEY 0x5F457 %B16 #MASK=0xFFFF
MemCfgRegs.rsvd8[0] 0x5F458 %U16 #Unsigned
MemCfgRegs.rsvd8[1] 0x5F459 %U16 #Unsigned
MemCfgRegs.rsvd8[2] 0x5F45A %U16 #Unsigned
MemCfgRegs.rsvd8[3] 0x5F45B %U16 #Unsigned
MemCfgRegs.rsvd8[4] 0x5F45C %U16 #Unsigned
MemCfgRegs.rsvd8[5] 0x5F45D %U16 #Unsigned
MemCfgRegs.rsvd8[6] 0x5F45E %U16 #Unsigned
MemCfgRegs.rsvd8[7] 0x5F45F %U16 #Unsigned
MemCfgRegs.MSGxLOCK.all 0x5F460 %U32 #Unsigned
MemCfgRegs.MSGxLOCK.bit.rsvd1 0x5F460 %B16 #MASK=0x1
MemCfgRegs.MSGxLOCK.bit.LOCK_CPUTOCLA1 0x5F460 %B16 #MASK=0x2
MemCfgRegs.MSGxLOCK.bit.LOCK_CLA1TOCPU 0x5F460 %B16 #MASK=0x4
MemCfgRegs.MSGxLOCK.bit.rsvd2 0x5F460 %B16 #MASK=0x8
MemCfgRegs.MSGxLOCK.bit.rsvd3 0x5F460 %B16 #MASK=0x10
MemCfgRegs.MSGxLOCK.bit.LOCK_CLA1TODMA 0x5F460 %B16 #MASK=0x20
MemCfgRegs.MSGxLOCK.bit.LOCK_DMATOCLA1 0x5F460 %B16 #MASK=0x40
MemCfgRegs.MSGxLOCK.bit.rsvd4 0x5F460 %B16 #MASK=0x80
MemCfgRegs.MSGxLOCK.bit.rsvd5 0x5F460 %B16 #MASK=0x100
MemCfgRegs.MSGxLOCK.bit.rsvd6 0x5F460 %B16 #MASK=0x200
MemCfgRegs.MSGxLOCK.bit.rsvd7 0x5F460 %B16 #MASK=0x400
MemCfgRegs.MSGxLOCK.bit.rsvd8 0x5F460 %B16 #MASK=0x800
MemCfgRegs.MSGxLOCK.bit.rsvd9 0x5F460 %B16 #MASK=0xF000
MemCfgRegs.MSGxLOCK.bit.rsvd10 0x5F461 %B16 #MASK=0xFFFF
MemCfgRegs.MSGxCOMMIT.all 0x5F462 %U32 #Unsigned
MemCfgRegs.MSGxCOMMIT.bit.rsvd1 0x5F462 %B16 #MASK=0x1
MemCfgRegs.MSGxCOMMIT.bit.COMMIT_CPUTOCLA1 0x5F462 %B16 #MASK=0x2
MemCfgRegs.MSGxCOMMIT.bit.COMMIT_CLA1TOCPU 0x5F462 %B16 #MASK=0x4
MemCfgRegs.MSGxCOMMIT.bit.rsvd2 0x5F462 %B16 #MASK=0x8
MemCfgRegs.MSGxCOMMIT.bit.rsvd3 0x5F462 %B16 #MASK=0x10
MemCfgRegs.MSGxCOMMIT.bit.COMMIT_CLA1TODMA 0x5F462 %B16 #MASK=0x20
MemCfgRegs.MSGxCOMMIT.bit.COMMIT_DMATOCLA1 0x5F462 %B16 #MASK=0x40
MemCfgRegs.MSGxCOMMIT.bit.rsvd4 0x5F462 %B16 #MASK=0x80
MemCfgRegs.MSGxCOMMIT.bit.rsvd5 0x5F462 %B16 #MASK=0x100
MemCfgRegs.MSGxCOMMIT.bit.rsvd6 0x5F462 %B16 #MASK=0x200
MemCfgRegs.MSGxCOMMIT.bit.rsvd7 0x5F462 %B16 #MASK=0x400
MemCfgRegs.MSGxCOMMIT.bit.rsvd8 0x5F462 %B16 #MASK=0x800
MemCfgRegs.MSGxCOMMIT.bit.rsvd9 0x5F462 %B16 #MASK=0xF000
MemCfgRegs.MSGxCOMMIT.bit.rsvd10 0x5F463 %B16 #MASK=0xFFFF
MemCfgRegs.rsvd9[0] 0x5F464 %U16 #Unsigned
MemCfgRegs.rsvd9[1] 0x5F465 %U16 #Unsigned
MemCfgRegs.rsvd9[2] 0x5F466 %U16 #Unsigned
MemCfgRegs.rsvd9[3] 0x5F467 %U16 #Unsigned
MemCfgRegs.rsvd9[4] 0x5F468 %U16 #Unsigned
MemCfgRegs.rsvd9[5] 0x5F469 %U16 #Unsigned
MemCfgRegs.rsvd9[6] 0x5F46A %U16 #Unsigned
MemCfgRegs.rsvd9[7] 0x5F46B %U16 #Unsigned
MemCfgRegs.rsvd9[8] 0x5F46C %U16 #Unsigned
MemCfgRegs.rsvd9[9] 0x5F46D %U16 #Unsigned
MemCfgRegs.rsvd9[10] 0x5F46E %U16 #Unsigned
MemCfgRegs.rsvd9[11] 0x5F46F %U16 #Unsigned
MemCfgRegs.MSGxTEST.all 0x5F470 %U32 #Unsigned
MemCfgRegs.MSGxTEST.bit.rsvd1 0x5F470 %B16 #MASK=0x3
MemCfgRegs.MSGxTEST.bit.TEST_CPUTOCLA1 0x5F470 %B16 #MASK=0xC
MemCfgRegs.MSGxTEST.bit.TEST_CLA1TOCPU 0x5F470 %B16 #MASK=0x30
MemCfgRegs.MSGxTEST.bit.rsvd2 0x5F470 %B16 #MASK=0xC0
MemCfgRegs.MSGxTEST.bit.rsvd3 0x5F470 %B16 #MASK=0x300
MemCfgRegs.MSGxTEST.bit.TEST_CLA1TODMA 0x5F470 %B16 #MASK=0xC00
MemCfgRegs.MSGxTEST.bit.TEST_DMATOCLA1 0x5F470 %B16 #MASK=0x3000
MemCfgRegs.MSGxTEST.bit.rsvd4 0x5F470 %B16 #MASK=0xC000
MemCfgRegs.MSGxTEST.bit.rsvd5 0x5F471 %B16 #MASK=0x3
MemCfgRegs.MSGxTEST.bit.rsvd6 0x5F471 %B16 #MASK=0xC
MemCfgRegs.MSGxTEST.bit.rsvd7 0x5F471 %B16 #MASK=0x30
MemCfgRegs.MSGxTEST.bit.rsvd8 0x5F471 %B16 #MASK=0xC0
MemCfgRegs.MSGxTEST.bit.rsvd9 0x5F471 %B16 #MASK=0xFF00
MemCfgRegs.MSGxINIT.all 0x5F472 %U32 #Unsigned
MemCfgRegs.MSGxINIT.bit.rsvd1 0x5F472 %B16 #MASK=0x1
MemCfgRegs.MSGxINIT.bit.INIT_CPUTOCLA1 0x5F472 %B16 #MASK=0x2
MemCfgRegs.MSGxINIT.bit.INIT_CLA1TOCPU 0x5F472 %B16 #MASK=0x4
MemCfgRegs.MSGxINIT.bit.rsvd2 0x5F472 %B16 #MASK=0x8
MemCfgRegs.MSGxINIT.bit.rsvd3 0x5F472 %B16 #MASK=0x10
MemCfgRegs.MSGxINIT.bit.INIT_CLA1TODMA 0x5F472 %B16 #MASK=0x20
MemCfgRegs.MSGxINIT.bit.INIT_DMATOCLA1 0x5F472 %B16 #MASK=0x40
MemCfgRegs.MSGxINIT.bit.rsvd4 0x5F472 %B16 #MASK=0x80
MemCfgRegs.MSGxINIT.bit.rsvd5 0x5F472 %B16 #MASK=0x100
MemCfgRegs.MSGxINIT.bit.rsvd6 0x5F472 %B16 #MASK=0x200
MemCfgRegs.MSGxINIT.bit.rsvd7 0x5F472 %B16 #MASK=0x400
MemCfgRegs.MSGxINIT.bit.rsvd8 0x5F472 %B16 #MASK=0x800
MemCfgRegs.MSGxINIT.bit.rsvd9 0x5F472 %B16 #MASK=0xF000
MemCfgRegs.MSGxINIT.bit.rsvd10 0x5F473 %B16 #MASK=0xFFFF
MemCfgRegs.MSGxINITDONE.all 0x5F474 %U32 #Unsigned
MemCfgRegs.MSGxINITDONE.bit.rsvd1 0x5F474 %B16 #MASK=0x1
MemCfgRegs.MSGxINITDONE.bit.INITDONE_CPUTOCLA1 0x5F474 %B16 #MASK=0x2
MemCfgRegs.MSGxINITDONE.bit.INITDONE_CLA1TOCPU 0x5F474 %B16 #MASK=0x4
MemCfgRegs.MSGxINITDONE.bit.rsvd2 0x5F474 %B16 #MASK=0x8
MemCfgRegs.MSGxINITDONE.bit.rsvd3 0x5F474 %B16 #MASK=0x10
MemCfgRegs.MSGxINITDONE.bit.INITDONE_CLA1TODMA 0x5F474 %B16 #MASK=0x20
MemCfgRegs.MSGxINITDONE.bit.INITDONE_DMATOCLA1 0x5F474 %B16 #MASK=0x40
MemCfgRegs.MSGxINITDONE.bit.rsvd4 0x5F474 %B16 #MASK=0x80
MemCfgRegs.MSGxINITDONE.bit.rsvd5 0x5F474 %B16 #MASK=0x100
MemCfgRegs.MSGxINITDONE.bit.rsvd6 0x5F474 %B16 #MASK=0x200
MemCfgRegs.MSGxINITDONE.bit.rsvd7 0x5F474 %B16 #MASK=0x400
MemCfgRegs.MSGxINITDONE.bit.rsvd8 0x5F474 %B16 #MASK=0x800
MemCfgRegs.MSGxINITDONE.bit.rsvd9 0x5F474 %B16 #MASK=0xF000
MemCfgRegs.MSGxINITDONE.bit.rsvd10 0x5F475 %B16 #MASK=0xFFFF
MemCfgRegs.MSGxRAMTEST_LOCK.all 0x5F476 %U32 #Unsigned
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd1 0x5F476 %B16 #MASK=0x1
MemCfgRegs.MSGxRAMTEST_LOCK.bit.CPUTOCLA1 0x5F476 %B16 #MASK=0x2
MemCfgRegs.MSGxRAMTEST_LOCK.bit.CLA1TOCPU 0x5F476 %B16 #MASK=0x4
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd2 0x5F476 %B16 #MASK=0x8
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd3 0x5F476 %B16 #MASK=0x10
MemCfgRegs.MSGxRAMTEST_LOCK.bit.CLA1TODMA 0x5F476 %B16 #MASK=0x20
MemCfgRegs.MSGxRAMTEST_LOCK.bit.DMATOCLA1 0x5F476 %B16 #MASK=0x40
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd4 0x5F476 %B16 #MASK=0x80
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd5 0x5F476 %B16 #MASK=0x100
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd6 0x5F476 %B16 #MASK=0x200
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd7 0x5F476 %B16 #MASK=0x400
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd8 0x5F476 %B16 #MASK=0x800
MemCfgRegs.MSGxRAMTEST_LOCK.bit.rsvd9 0x5F476 %B16 #MASK=0xF000
MemCfgRegs.MSGxRAMTEST_LOCK.bit.KEY 0x5F477 %B16 #MASK=0xFFFF
MemCfgRegs.rsvd10[0] 0x5F478 %U16 #Unsigned
MemCfgRegs.rsvd10[1] 0x5F479 %U16 #Unsigned
MemCfgRegs.rsvd10[2] 0x5F47A %U16 #Unsigned
MemCfgRegs.rsvd10[3] 0x5F47B %U16 #Unsigned
MemCfgRegs.rsvd10[4] 0x5F47C %U16 #Unsigned
MemCfgRegs.rsvd10[5] 0x5F47D %U16 #Unsigned
MemCfgRegs.rsvd10[6] 0x5F47E %U16 #Unsigned
MemCfgRegs.rsvd10[7] 0x5F47F %U16 #Unsigned
MemCfgRegs.rsvd10[8] 0x5F480 %U16 #Unsigned
MemCfgRegs.rsvd10[9] 0x5F481 %U16 #Unsigned
MemCfgRegs.rsvd10[10] 0x5F482 %U16 #Unsigned
MemCfgRegs.rsvd10[11] 0x5F483 %U16 #Unsigned
MemCfgRegs.rsvd10[12] 0x5F484 %U16 #Unsigned
MemCfgRegs.rsvd10[13] 0x5F485 %U16 #Unsigned
MemCfgRegs.rsvd10[14] 0x5F486 %U16 #Unsigned
MemCfgRegs.rsvd10[15] 0x5F487 %U16 #Unsigned
MemCfgRegs.rsvd10[16] 0x5F488 %U16 #Unsigned
MemCfgRegs.rsvd10[17] 0x5F489 %U16 #Unsigned
MemCfgRegs.rsvd10[18] 0x5F48A %U16 #Unsigned
MemCfgRegs.rsvd10[19] 0x5F48B %U16 #Unsigned
MemCfgRegs.rsvd10[20] 0x5F48C %U16 #Unsigned
MemCfgRegs.rsvd10[21] 0x5F48D %U16 #Unsigned
MemCfgRegs.rsvd10[22] 0x5F48E %U16 #Unsigned
MemCfgRegs.rsvd10[23] 0x5F48F %U16 #Unsigned
MemCfgRegs.rsvd10[24] 0x5F490 %U16 #Unsigned
MemCfgRegs.rsvd10[25] 0x5F491 %U16 #Unsigned
MemCfgRegs.rsvd10[26] 0x5F492 %U16 #Unsigned
MemCfgRegs.rsvd10[27] 0x5F493 %U16 #Unsigned
MemCfgRegs.rsvd10[28] 0x5F494 %U16 #Unsigned
MemCfgRegs.rsvd10[29] 0x5F495 %U16 #Unsigned
MemCfgRegs.rsvd10[30] 0x5F496 %U16 #Unsigned
MemCfgRegs.rsvd10[31] 0x5F497 %U16 #Unsigned
MemCfgRegs.rsvd10[32] 0x5F498 %U16 #Unsigned
MemCfgRegs.rsvd10[33] 0x5F499 %U16 #Unsigned
MemCfgRegs.rsvd10[34] 0x5F49A %U16 #Unsigned
MemCfgRegs.rsvd10[35] 0x5F49B %U16 #Unsigned
MemCfgRegs.rsvd10[36] 0x5F49C %U16 #Unsigned
MemCfgRegs.rsvd10[37] 0x5F49D %U16 #Unsigned
MemCfgRegs.rsvd10[38] 0x5F49E %U16 #Unsigned
MemCfgRegs.rsvd10[39] 0x5F49F %U16 #Unsigned
MemCfgRegs.ROM_LOCK.all 0x5F4A0 %U32 #Unsigned
MemCfgRegs.ROM_LOCK.bit.LOCK_BOOTROM 0x5F4A0 %B16 #MASK=0x1
MemCfgRegs.ROM_LOCK.bit.LOCK_SECUREROM 0x5F4A0 %B16 #MASK=0x2
MemCfgRegs.ROM_LOCK.bit.LOCK_CLADATAROM 0x5F4A0 %B16 #MASK=0x4
MemCfgRegs.ROM_LOCK.bit.LOCK_CLAPROGROM 0x5F4A0 %B16 #MASK=0x8
MemCfgRegs.ROM_LOCK.bit.rsvd1 0x5F4A0 %B16 #MASK=0xFFF0
MemCfgRegs.ROM_LOCK.bit.KEY 0x5F4A1 %B16 #MASK=0xFFFF
MemCfgRegs.ROM_TEST.all 0x5F4A2 %U32 #Unsigned
MemCfgRegs.ROM_TEST.bit.TEST_BOOTROM 0x5F4A2 %B16 #MASK=0x3
MemCfgRegs.ROM_TEST.bit.TEST_SECUREROM 0x5F4A2 %B16 #MASK=0xC
MemCfgRegs.ROM_TEST.bit.TEST_CLADATAROM 0x5F4A2 %B16 #MASK=0x30
MemCfgRegs.ROM_TEST.bit.TEST_CLAPROGROM 0x5F4A2 %B16 #MASK=0xC0
MemCfgRegs.ROM_TEST.bit.rsvd1 0x5F4A2 %B16 #MASK=0xFF00
MemCfgRegs.ROM_TEST.bit.rsvd2 0x5F4A3 %B16 #MASK=0xFFFF
MemCfgRegs.ROM_FORCE_ERROR.all 0x5F4A4 %U32 #Unsigned
MemCfgRegs.ROM_FORCE_ERROR.bit.FORCE_BOOTROM_ERROR 0x5F4A4 %B16 #MASK=0x1
MemCfgRegs.ROM_FORCE_ERROR.bit.FORCE_SECUREROM_ERROR 0x5F4A4 %B16 #MASK=0x2
MemCfgRegs.ROM_FORCE_ERROR.bit.FORCE_CLADATAROM_ERROR 0x5F4A4 %B16 #MASK=0x4
MemCfgRegs.ROM_FORCE_ERROR.bit.FORCE_CLAPROGROM_ERROR 0x5F4A4 %B16 #MASK=0x8
MemCfgRegs.ROM_FORCE_ERROR.bit.rsvd1 0x5F4A4 %B16 #MASK=0xFFF0
MemCfgRegs.ROM_FORCE_ERROR.bit.rsvd2 0x5F4A5 %B16 #MASK=0xFFFF
DmaRegs.DMACTRL.all 0x1000 %U16 #Unsigned
DmaRegs.DMACTRL.bit.HARDRESET 0x1000 %B16 #MASK=0x1
DmaRegs.DMACTRL.bit.PRIORITYRESET 0x1000 %B16 #MASK=0x2
DmaRegs.DMACTRL.bit.rsvd1 0x1000 %B16 #MASK=0xFFFC
DmaRegs.DEBUGCTRL.all 0x1001 %U16 #Unsigned
DmaRegs.DEBUGCTRL.bit.rsvd1 0x1001 %B16 #MASK=0x7FFF
DmaRegs.DEBUGCTRL.bit.FREE 0x1001 %B16 #MASK=0x8000
DmaRegs.rsvd1[0] 0x1002 %U16 #Unsigned
DmaRegs.rsvd1[1] 0x1003 %U16 #Unsigned
DmaRegs.PRIORITYCTRL1.all 0x1004 %U16 #Unsigned
DmaRegs.PRIORITYCTRL1.bit.CH1PRIORITY 0x1004 %B16 #MASK=0x1
DmaRegs.PRIORITYCTRL1.bit.rsvd1 0x1004 %B16 #MASK=0xFFFE
DmaRegs.rsvd2 0x1005 %U16 #Unsigned
DmaRegs.PRIORITYSTAT.all 0x1006 %U16 #Unsigned
DmaRegs.PRIORITYSTAT.bit.ACTIVESTS 0x1006 %B16 #MASK=0x7
DmaRegs.PRIORITYSTAT.bit.rsvd1 0x1006 %B16 #MASK=0x8
DmaRegs.PRIORITYSTAT.bit.ACTIVESTS_SHADOW 0x1006 %B16 #MASK=0x70
DmaRegs.PRIORITYSTAT.bit.rsvd2 0x1006 %B16 #MASK=0xFF80
DmaRegs.rsvd3[0] 0x1007 %U16 #Unsigned
DmaRegs.rsvd3[1] 0x1008 %U16 #Unsigned
DmaRegs.rsvd3[2] 0x1009 %U16 #Unsigned
DmaRegs.rsvd3[3] 0x100A %U16 #Unsigned
DmaRegs.rsvd3[4] 0x100B %U16 #Unsigned
DmaRegs.rsvd3[5] 0x100C %U16 #Unsigned
DmaRegs.rsvd3[6] 0x100D %U16 #Unsigned
DmaRegs.rsvd3[7] 0x100E %U16 #Unsigned
DmaRegs.rsvd3[8] 0x100F %U16 #Unsigned
DmaRegs.rsvd3[9] 0x1010 %U16 #Unsigned
DmaRegs.rsvd3[10] 0x1011 %U16 #Unsigned
DmaRegs.rsvd3[11] 0x1012 %U16 #Unsigned
DmaRegs.rsvd3[12] 0x1013 %U16 #Unsigned
DmaRegs.rsvd3[13] 0x1014 %U16 #Unsigned
DmaRegs.rsvd3[14] 0x1015 %U16 #Unsigned
DmaRegs.rsvd3[15] 0x1016 %U16 #Unsigned
DmaRegs.rsvd3[16] 0x1017 %U16 #Unsigned
DmaRegs.rsvd3[17] 0x1018 %U16 #Unsigned
DmaRegs.rsvd3[18] 0x1019 %U16 #Unsigned
DmaRegs.rsvd3[19] 0x101A %U16 #Unsigned
DmaRegs.rsvd3[20] 0x101B %U16 #Unsigned
DmaRegs.rsvd3[21] 0x101C %U16 #Unsigned
DmaRegs.rsvd3[22] 0x101D %U16 #Unsigned
DmaRegs.rsvd3[23] 0x101E %U16 #Unsigned
DmaRegs.rsvd3[24] 0x101F %U16 #Unsigned
DmaRegs.CH1.MODE.all 0x1020 %U16 #Unsigned
DmaRegs.CH1.MODE.bit.PERINTSEL 0x1020 %B16 #MASK=0x1F
DmaRegs.CH1.MODE.bit.rsvd1 0x1020 %B16 #MASK=0x60
DmaRegs.CH1.MODE.bit.OVRINTE 0x1020 %B16 #MASK=0x80
DmaRegs.CH1.MODE.bit.PERINTE 0x1020 %B16 #MASK=0x100
DmaRegs.CH1.MODE.bit.CHINTMODE 0x1020 %B16 #MASK=0x200
DmaRegs.CH1.MODE.bit.ONESHOT 0x1020 %B16 #MASK=0x400
DmaRegs.CH1.MODE.bit.CONTINUOUS 0x1020 %B16 #MASK=0x800
DmaRegs.CH1.MODE.bit.rsvd2 0x1020 %B16 #MASK=0x1000
DmaRegs.CH1.MODE.bit.rsvd3 0x1020 %B16 #MASK=0x2000
DmaRegs.CH1.MODE.bit.DATASIZE 0x1020 %B16 #MASK=0x4000
DmaRegs.CH1.MODE.bit.CHINTE 0x1020 %B16 #MASK=0x8000
DmaRegs.CH1.CONTROL.all 0x1021 %U16 #Unsigned
DmaRegs.CH1.CONTROL.bit.RUN 0x1021 %B16 #MASK=0x1
DmaRegs.CH1.CONTROL.bit.HALT 0x1021 %B16 #MASK=0x2
DmaRegs.CH1.CONTROL.bit.SOFTRESET 0x1021 %B16 #MASK=0x4
DmaRegs.CH1.CONTROL.bit.PERINTFRC 0x1021 %B16 #MASK=0x8
DmaRegs.CH1.CONTROL.bit.PERINTCLR 0x1021 %B16 #MASK=0x10
DmaRegs.CH1.CONTROL.bit.rsvd1 0x1021 %B16 #MASK=0x20
DmaRegs.CH1.CONTROL.bit.rsvd2 0x1021 %B16 #MASK=0x40
DmaRegs.CH1.CONTROL.bit.ERRCLR 0x1021 %B16 #MASK=0x80
DmaRegs.CH1.CONTROL.bit.PERINTFLG 0x1021 %B16 #MASK=0x100
DmaRegs.CH1.CONTROL.bit.rsvd3 0x1021 %B16 #MASK=0x200
DmaRegs.CH1.CONTROL.bit.rsvd4 0x1021 %B16 #MASK=0x400
DmaRegs.CH1.CONTROL.bit.TRANSFERSTS 0x1021 %B16 #MASK=0x800
DmaRegs.CH1.CONTROL.bit.BURSTSTS 0x1021 %B16 #MASK=0x1000
DmaRegs.CH1.CONTROL.bit.RUNSTS 0x1021 %B16 #MASK=0x2000
DmaRegs.CH1.CONTROL.bit.OVRFLG 0x1021 %B16 #MASK=0x4000
DmaRegs.CH1.CONTROL.bit.rsvd5 0x1021 %B16 #MASK=0x8000
DmaRegs.CH1.BURST_SIZE.all 0x1022 %U16 #Unsigned
DmaRegs.CH1.BURST_SIZE.bit.BURSTSIZE 0x1022 %B16 #MASK=0x1F
DmaRegs.CH1.BURST_SIZE.bit.rsvd1 0x1022 %B16 #MASK=0xFFE0
DmaRegs.CH1.BURST_COUNT.all 0x1023 %U16 #Unsigned
DmaRegs.CH1.BURST_COUNT.bit.BURSTCOUNT 0x1023 %B16 #MASK=0x1F
DmaRegs.CH1.BURST_COUNT.bit.rsvd1 0x1023 %B16 #MASK=0xFFE0
DmaRegs.CH1.SRC_BURST_STEP 0x1024 %S16 #Signed
DmaRegs.CH1.DST_BURST_STEP 0x1025 %S16 #Signed
DmaRegs.CH1.TRANSFER_SIZE 0x1026 %U16 #Unsigned
DmaRegs.CH1.TRANSFER_COUNT 0x1027 %U16 #Unsigned
DmaRegs.CH1.SRC_TRANSFER_STEP 0x1028 %S16 #Signed
DmaRegs.CH1.DST_TRANSFER_STEP 0x1029 %S16 #Signed
DmaRegs.CH1.SRC_WRAP_SIZE 0x102A %U16 #Unsigned
DmaRegs.CH1.SRC_WRAP_COUNT 0x102B %U16 #Unsigned
DmaRegs.CH1.SRC_WRAP_STEP 0x102C %S16 #Signed
DmaRegs.CH1.DST_WRAP_SIZE 0x102D %U16 #Unsigned
DmaRegs.CH1.DST_WRAP_COUNT 0x102E %U16 #Unsigned
DmaRegs.CH1.DST_WRAP_STEP 0x102F %S16 #Signed
DmaRegs.CH1.SRC_BEG_ADDR_SHADOW 0x1030 %U32 #Unsigned
DmaRegs.CH1.SRC_ADDR_SHADOW 0x1032 %U32 #Unsigned
DmaRegs.CH1.SRC_BEG_ADDR_ACTIVE 0x1034 %U32 #Unsigned
DmaRegs.CH1.SRC_ADDR_ACTIVE 0x1036 %U32 #Unsigned
DmaRegs.CH1.DST_BEG_ADDR_SHADOW 0x1038 %U32 #Unsigned
DmaRegs.CH1.DST_ADDR_SHADOW 0x103A %U32 #Unsigned
DmaRegs.CH1.DST_BEG_ADDR_ACTIVE 0x103C %U32 #Unsigned
DmaRegs.CH1.DST_ADDR_ACTIVE 0x103E %U32 #Unsigned
DmaRegs.CH2.MODE.all 0x1040 %U16 #Unsigned
DmaRegs.CH2.MODE.bit.PERINTSEL 0x1040 %B16 #MASK=0x1F
DmaRegs.CH2.MODE.bit.rsvd1 0x1040 %B16 #MASK=0x60
DmaRegs.CH2.MODE.bit.OVRINTE 0x1040 %B16 #MASK=0x80
DmaRegs.CH2.MODE.bit.PERINTE 0x1040 %B16 #MASK=0x100
DmaRegs.CH2.MODE.bit.CHINTMODE 0x1040 %B16 #MASK=0x200
DmaRegs.CH2.MODE.bit.ONESHOT 0x1040 %B16 #MASK=0x400
DmaRegs.CH2.MODE.bit.CONTINUOUS 0x1040 %B16 #MASK=0x800
DmaRegs.CH2.MODE.bit.rsvd2 0x1040 %B16 #MASK=0x1000
DmaRegs.CH2.MODE.bit.rsvd3 0x1040 %B16 #MASK=0x2000
DmaRegs.CH2.MODE.bit.DATASIZE 0x1040 %B16 #MASK=0x4000
DmaRegs.CH2.MODE.bit.CHINTE 0x1040 %B16 #MASK=0x8000
DmaRegs.CH2.CONTROL.all 0x1041 %U16 #Unsigned
DmaRegs.CH2.CONTROL.bit.RUN 0x1041 %B16 #MASK=0x1
DmaRegs.CH2.CONTROL.bit.HALT 0x1041 %B16 #MASK=0x2
DmaRegs.CH2.CONTROL.bit.SOFTRESET 0x1041 %B16 #MASK=0x4
DmaRegs.CH2.CONTROL.bit.PERINTFRC 0x1041 %B16 #MASK=0x8
DmaRegs.CH2.CONTROL.bit.PERINTCLR 0x1041 %B16 #MASK=0x10
DmaRegs.CH2.CONTROL.bit.rsvd1 0x1041 %B16 #MASK=0x20
DmaRegs.CH2.CONTROL.bit.rsvd2 0x1041 %B16 #MASK=0x40
DmaRegs.CH2.CONTROL.bit.ERRCLR 0x1041 %B16 #MASK=0x80
DmaRegs.CH2.CONTROL.bit.PERINTFLG 0x1041 %B16 #MASK=0x100
DmaRegs.CH2.CONTROL.bit.rsvd3 0x1041 %B16 #MASK=0x200
DmaRegs.CH2.CONTROL.bit.rsvd4 0x1041 %B16 #MASK=0x400
DmaRegs.CH2.CONTROL.bit.TRANSFERSTS 0x1041 %B16 #MASK=0x800
DmaRegs.CH2.CONTROL.bit.BURSTSTS 0x1041 %B16 #MASK=0x1000
DmaRegs.CH2.CONTROL.bit.RUNSTS 0x1041 %B16 #MASK=0x2000
DmaRegs.CH2.CONTROL.bit.OVRFLG 0x1041 %B16 #MASK=0x4000
DmaRegs.CH2.CONTROL.bit.rsvd5 0x1041 %B16 #MASK=0x8000
DmaRegs.CH2.BURST_SIZE.all 0x1042 %U16 #Unsigned
DmaRegs.CH2.BURST_SIZE.bit.BURSTSIZE 0x1042 %B16 #MASK=0x1F
DmaRegs.CH2.BURST_SIZE.bit.rsvd1 0x1042 %B16 #MASK=0xFFE0
DmaRegs.CH2.BURST_COUNT.all 0x1043 %U16 #Unsigned
DmaRegs.CH2.BURST_COUNT.bit.BURSTCOUNT 0x1043 %B16 #MASK=0x1F
DmaRegs.CH2.BURST_COUNT.bit.rsvd1 0x1043 %B16 #MASK=0xFFE0
DmaRegs.CH2.SRC_BURST_STEP 0x1044 %S16 #Signed
DmaRegs.CH2.DST_BURST_STEP 0x1045 %S16 #Signed
DmaRegs.CH2.TRANSFER_SIZE 0x1046 %U16 #Unsigned
DmaRegs.CH2.TRANSFER_COUNT 0x1047 %U16 #Unsigned
DmaRegs.CH2.SRC_TRANSFER_STEP 0x1048 %S16 #Signed
DmaRegs.CH2.DST_TRANSFER_STEP 0x1049 %S16 #Signed
DmaRegs.CH2.SRC_WRAP_SIZE 0x104A %U16 #Unsigned
DmaRegs.CH2.SRC_WRAP_COUNT 0x104B %U16 #Unsigned
DmaRegs.CH2.SRC_WRAP_STEP 0x104C %S16 #Signed
DmaRegs.CH2.DST_WRAP_SIZE 0x104D %U16 #Unsigned
DmaRegs.CH2.DST_WRAP_COUNT 0x104E %U16 #Unsigned
DmaRegs.CH2.DST_WRAP_STEP 0x104F %S16 #Signed
DmaRegs.CH2.SRC_BEG_ADDR_SHADOW 0x1050 %U32 #Unsigned
DmaRegs.CH2.SRC_ADDR_SHADOW 0x1052 %U32 #Unsigned
DmaRegs.CH2.SRC_BEG_ADDR_ACTIVE 0x1054 %U32 #Unsigned
DmaRegs.CH2.SRC_ADDR_ACTIVE 0x1056 %U32 #Unsigned
DmaRegs.CH2.DST_BEG_ADDR_SHADOW 0x1058 %U32 #Unsigned
DmaRegs.CH2.DST_ADDR_SHADOW 0x105A %U32 #Unsigned
DmaRegs.CH2.DST_BEG_ADDR_ACTIVE 0x105C %U32 #Unsigned
DmaRegs.CH2.DST_ADDR_ACTIVE 0x105E %U32 #Unsigned
DmaRegs.CH3.MODE.all 0x1060 %U16 #Unsigned
DmaRegs.CH3.MODE.bit.PERINTSEL 0x1060 %B16 #MASK=0x1F
DmaRegs.CH3.MODE.bit.rsvd1 0x1060 %B16 #MASK=0x60
DmaRegs.CH3.MODE.bit.OVRINTE 0x1060 %B16 #MASK=0x80
DmaRegs.CH3.MODE.bit.PERINTE 0x1060 %B16 #MASK=0x100
DmaRegs.CH3.MODE.bit.CHINTMODE 0x1060 %B16 #MASK=0x200
DmaRegs.CH3.MODE.bit.ONESHOT 0x1060 %B16 #MASK=0x400
DmaRegs.CH3.MODE.bit.CONTINUOUS 0x1060 %B16 #MASK=0x800
DmaRegs.CH3.MODE.bit.rsvd2 0x1060 %B16 #MASK=0x1000
DmaRegs.CH3.MODE.bit.rsvd3 0x1060 %B16 #MASK=0x2000
DmaRegs.CH3.MODE.bit.DATASIZE 0x1060 %B16 #MASK=0x4000
DmaRegs.CH3.MODE.bit.CHINTE 0x1060 %B16 #MASK=0x8000
DmaRegs.CH3.CONTROL.all 0x1061 %U16 #Unsigned
DmaRegs.CH3.CONTROL.bit.RUN 0x1061 %B16 #MASK=0x1
DmaRegs.CH3.CONTROL.bit.HALT 0x1061 %B16 #MASK=0x2
DmaRegs.CH3.CONTROL.bit.SOFTRESET 0x1061 %B16 #MASK=0x4
DmaRegs.CH3.CONTROL.bit.PERINTFRC 0x1061 %B16 #MASK=0x8
DmaRegs.CH3.CONTROL.bit.PERINTCLR 0x1061 %B16 #MASK=0x10
DmaRegs.CH3.CONTROL.bit.rsvd1 0x1061 %B16 #MASK=0x20
DmaRegs.CH3.CONTROL.bit.rsvd2 0x1061 %B16 #MASK=0x40
DmaRegs.CH3.CONTROL.bit.ERRCLR 0x1061 %B16 #MASK=0x80
DmaRegs.CH3.CONTROL.bit.PERINTFLG 0x1061 %B16 #MASK=0x100
DmaRegs.CH3.CONTROL.bit.rsvd3 0x1061 %B16 #MASK=0x200
DmaRegs.CH3.CONTROL.bit.rsvd4 0x1061 %B16 #MASK=0x400
DmaRegs.CH3.CONTROL.bit.TRANSFERSTS 0x1061 %B16 #MASK=0x800
DmaRegs.CH3.CONTROL.bit.BURSTSTS 0x1061 %B16 #MASK=0x1000
DmaRegs.CH3.CONTROL.bit.RUNSTS 0x1061 %B16 #MASK=0x2000
DmaRegs.CH3.CONTROL.bit.OVRFLG 0x1061 %B16 #MASK=0x4000
DmaRegs.CH3.CONTROL.bit.rsvd5 0x1061 %B16 #MASK=0x8000
DmaRegs.CH3.BURST_SIZE.all 0x1062 %U16 #Unsigned
DmaRegs.CH3.BURST_SIZE.bit.BURSTSIZE 0x1062 %B16 #MASK=0x1F
DmaRegs.CH3.BURST_SIZE.bit.rsvd1 0x1062 %B16 #MASK=0xFFE0
DmaRegs.CH3.BURST_COUNT.all 0x1063 %U16 #Unsigned
DmaRegs.CH3.BURST_COUNT.bit.BURSTCOUNT 0x1063 %B16 #MASK=0x1F
DmaRegs.CH3.BURST_COUNT.bit.rsvd1 0x1063 %B16 #MASK=0xFFE0
DmaRegs.CH3.SRC_BURST_STEP 0x1064 %S16 #Signed
DmaRegs.CH3.DST_BURST_STEP 0x1065 %S16 #Signed
DmaRegs.CH3.TRANSFER_SIZE 0x1066 %U16 #Unsigned
DmaRegs.CH3.TRANSFER_COUNT 0x1067 %U16 #Unsigned
DmaRegs.CH3.SRC_TRANSFER_STEP 0x1068 %S16 #Signed
DmaRegs.CH3.DST_TRANSFER_STEP 0x1069 %S16 #Signed
DmaRegs.CH3.SRC_WRAP_SIZE 0x106A %U16 #Unsigned
DmaRegs.CH3.SRC_WRAP_COUNT 0x106B %U16 #Unsigned
DmaRegs.CH3.SRC_WRAP_STEP 0x106C %S16 #Signed
DmaRegs.CH3.DST_WRAP_SIZE 0x106D %U16 #Unsigned
DmaRegs.CH3.DST_WRAP_COUNT 0x106E %U16 #Unsigned
DmaRegs.CH3.DST_WRAP_STEP 0x106F %S16 #Signed
DmaRegs.CH3.SRC_BEG_ADDR_SHADOW 0x1070 %U32 #Unsigned
DmaRegs.CH3.SRC_ADDR_SHADOW 0x1072 %U32 #Unsigned
DmaRegs.CH3.SRC_BEG_ADDR_ACTIVE 0x1074 %U32 #Unsigned
DmaRegs.CH3.SRC_ADDR_ACTIVE 0x1076 %U32 #Unsigned
DmaRegs.CH3.DST_BEG_ADDR_SHADOW 0x1078 %U32 #Unsigned
DmaRegs.CH3.DST_ADDR_SHADOW 0x107A %U32 #Unsigned
DmaRegs.CH3.DST_BEG_ADDR_ACTIVE 0x107C %U32 #Unsigned
DmaRegs.CH3.DST_ADDR_ACTIVE 0x107E %U32 #Unsigned
DmaRegs.CH4.MODE.all 0x1080 %U16 #Unsigned
DmaRegs.CH4.MODE.bit.PERINTSEL 0x1080 %B16 #MASK=0x1F
DmaRegs.CH4.MODE.bit.rsvd1 0x1080 %B16 #MASK=0x60
DmaRegs.CH4.MODE.bit.OVRINTE 0x1080 %B16 #MASK=0x80
DmaRegs.CH4.MODE.bit.PERINTE 0x1080 %B16 #MASK=0x100
DmaRegs.CH4.MODE.bit.CHINTMODE 0x1080 %B16 #MASK=0x200
DmaRegs.CH4.MODE.bit.ONESHOT 0x1080 %B16 #MASK=0x400
DmaRegs.CH4.MODE.bit.CONTINUOUS 0x1080 %B16 #MASK=0x800
DmaRegs.CH4.MODE.bit.rsvd2 0x1080 %B16 #MASK=0x1000
DmaRegs.CH4.MODE.bit.rsvd3 0x1080 %B16 #MASK=0x2000
DmaRegs.CH4.MODE.bit.DATASIZE 0x1080 %B16 #MASK=0x4000
DmaRegs.CH4.MODE.bit.CHINTE 0x1080 %B16 #MASK=0x8000
DmaRegs.CH4.CONTROL.all 0x1081 %U16 #Unsigned
DmaRegs.CH4.CONTROL.bit.RUN 0x1081 %B16 #MASK=0x1
DmaRegs.CH4.CONTROL.bit.HALT 0x1081 %B16 #MASK=0x2
DmaRegs.CH4.CONTROL.bit.SOFTRESET 0x1081 %B16 #MASK=0x4
DmaRegs.CH4.CONTROL.bit.PERINTFRC 0x1081 %B16 #MASK=0x8
DmaRegs.CH4.CONTROL.bit.PERINTCLR 0x1081 %B16 #MASK=0x10
DmaRegs.CH4.CONTROL.bit.rsvd1 0x1081 %B16 #MASK=0x20
DmaRegs.CH4.CONTROL.bit.rsvd2 0x1081 %B16 #MASK=0x40
DmaRegs.CH4.CONTROL.bit.ERRCLR 0x1081 %B16 #MASK=0x80
DmaRegs.CH4.CONTROL.bit.PERINTFLG 0x1081 %B16 #MASK=0x100
DmaRegs.CH4.CONTROL.bit.rsvd3 0x1081 %B16 #MASK=0x200
DmaRegs.CH4.CONTROL.bit.rsvd4 0x1081 %B16 #MASK=0x400
DmaRegs.CH4.CONTROL.bit.TRANSFERSTS 0x1081 %B16 #MASK=0x800
DmaRegs.CH4.CONTROL.bit.BURSTSTS 0x1081 %B16 #MASK=0x1000
DmaRegs.CH4.CONTROL.bit.RUNSTS 0x1081 %B16 #MASK=0x2000
DmaRegs.CH4.CONTROL.bit.OVRFLG 0x1081 %B16 #MASK=0x4000
DmaRegs.CH4.CONTROL.bit.rsvd5 0x1081 %B16 #MASK=0x8000
DmaRegs.CH4.BURST_SIZE.all 0x1082 %U16 #Unsigned
DmaRegs.CH4.BURST_SIZE.bit.BURSTSIZE 0x1082 %B16 #MASK=0x1F
DmaRegs.CH4.BURST_SIZE.bit.rsvd1 0x1082 %B16 #MASK=0xFFE0
DmaRegs.CH4.BURST_COUNT.all 0x1083 %U16 #Unsigned
DmaRegs.CH4.BURST_COUNT.bit.BURSTCOUNT 0x1083 %B16 #MASK=0x1F
DmaRegs.CH4.BURST_COUNT.bit.rsvd1 0x1083 %B16 #MASK=0xFFE0
DmaRegs.CH4.SRC_BURST_STEP 0x1084 %S16 #Signed
DmaRegs.CH4.DST_BURST_STEP 0x1085 %S16 #Signed
DmaRegs.CH4.TRANSFER_SIZE 0x1086 %U16 #Unsigned
DmaRegs.CH4.TRANSFER_COUNT 0x1087 %U16 #Unsigned
DmaRegs.CH4.SRC_TRANSFER_STEP 0x1088 %S16 #Signed
DmaRegs.CH4.DST_TRANSFER_STEP 0x1089 %S16 #Signed
DmaRegs.CH4.SRC_WRAP_SIZE 0x108A %U16 #Unsigned
DmaRegs.CH4.SRC_WRAP_COUNT 0x108B %U16 #Unsigned
DmaRegs.CH4.SRC_WRAP_STEP 0x108C %S16 #Signed
DmaRegs.CH4.DST_WRAP_SIZE 0x108D %U16 #Unsigned
DmaRegs.CH4.DST_WRAP_COUNT 0x108E %U16 #Unsigned
DmaRegs.CH4.DST_WRAP_STEP 0x108F %S16 #Signed
DmaRegs.CH4.SRC_BEG_ADDR_SHADOW 0x1090 %U32 #Unsigned
DmaRegs.CH4.SRC_ADDR_SHADOW 0x1092 %U32 #Unsigned
DmaRegs.CH4.SRC_BEG_ADDR_ACTIVE 0x1094 %U32 #Unsigned
DmaRegs.CH4.SRC_ADDR_ACTIVE 0x1096 %U32 #Unsigned
DmaRegs.CH4.DST_BEG_ADDR_SHADOW 0x1098 %U32 #Unsigned
DmaRegs.CH4.DST_ADDR_SHADOW 0x109A %U32 #Unsigned
DmaRegs.CH4.DST_BEG_ADDR_ACTIVE 0x109C %U32 #Unsigned
DmaRegs.CH4.DST_ADDR_ACTIVE 0x109E %U32 #Unsigned
DmaRegs.CH5.MODE.all 0x10A0 %U16 #Unsigned
DmaRegs.CH5.MODE.bit.PERINTSEL 0x10A0 %B16 #MASK=0x1F
DmaRegs.CH5.MODE.bit.rsvd1 0x10A0 %B16 #MASK=0x60
DmaRegs.CH5.MODE.bit.OVRINTE 0x10A0 %B16 #MASK=0x80
DmaRegs.CH5.MODE.bit.PERINTE 0x10A0 %B16 #MASK=0x100
DmaRegs.CH5.MODE.bit.CHINTMODE 0x10A0 %B16 #MASK=0x200
DmaRegs.CH5.MODE.bit.ONESHOT 0x10A0 %B16 #MASK=0x400
DmaRegs.CH5.MODE.bit.CONTINUOUS 0x10A0 %B16 #MASK=0x800
DmaRegs.CH5.MODE.bit.rsvd2 0x10A0 %B16 #MASK=0x1000
DmaRegs.CH5.MODE.bit.rsvd3 0x10A0 %B16 #MASK=0x2000
DmaRegs.CH5.MODE.bit.DATASIZE 0x10A0 %B16 #MASK=0x4000
DmaRegs.CH5.MODE.bit.CHINTE 0x10A0 %B16 #MASK=0x8000
DmaRegs.CH5.CONTROL.all 0x10A1 %U16 #Unsigned
DmaRegs.CH5.CONTROL.bit.RUN 0x10A1 %B16 #MASK=0x1
DmaRegs.CH5.CONTROL.bit.HALT 0x10A1 %B16 #MASK=0x2
DmaRegs.CH5.CONTROL.bit.SOFTRESET 0x10A1 %B16 #MASK=0x4
DmaRegs.CH5.CONTROL.bit.PERINTFRC 0x10A1 %B16 #MASK=0x8
DmaRegs.CH5.CONTROL.bit.PERINTCLR 0x10A1 %B16 #MASK=0x10
DmaRegs.CH5.CONTROL.bit.rsvd1 0x10A1 %B16 #MASK=0x20
DmaRegs.CH5.CONTROL.bit.rsvd2 0x10A1 %B16 #MASK=0x40
DmaRegs.CH5.CONTROL.bit.ERRCLR 0x10A1 %B16 #MASK=0x80
DmaRegs.CH5.CONTROL.bit.PERINTFLG 0x10A1 %B16 #MASK=0x100
DmaRegs.CH5.CONTROL.bit.rsvd3 0x10A1 %B16 #MASK=0x200
DmaRegs.CH5.CONTROL.bit.rsvd4 0x10A1 %B16 #MASK=0x400
DmaRegs.CH5.CONTROL.bit.TRANSFERSTS 0x10A1 %B16 #MASK=0x800
DmaRegs.CH5.CONTROL.bit.BURSTSTS 0x10A1 %B16 #MASK=0x1000
DmaRegs.CH5.CONTROL.bit.RUNSTS 0x10A1 %B16 #MASK=0x2000
DmaRegs.CH5.CONTROL.bit.OVRFLG 0x10A1 %B16 #MASK=0x4000
DmaRegs.CH5.CONTROL.bit.rsvd5 0x10A1 %B16 #MASK=0x8000
DmaRegs.CH5.BURST_SIZE.all 0x10A2 %U16 #Unsigned
DmaRegs.CH5.BURST_SIZE.bit.BURSTSIZE 0x10A2 %B16 #MASK=0x1F
DmaRegs.CH5.BURST_SIZE.bit.rsvd1 0x10A2 %B16 #MASK=0xFFE0
DmaRegs.CH5.BURST_COUNT.all 0x10A3 %U16 #Unsigned
DmaRegs.CH5.BURST_COUNT.bit.BURSTCOUNT 0x10A3 %B16 #MASK=0x1F
DmaRegs.CH5.BURST_COUNT.bit.rsvd1 0x10A3 %B16 #MASK=0xFFE0
DmaRegs.CH5.SRC_BURST_STEP 0x10A4 %S16 #Signed
DmaRegs.CH5.DST_BURST_STEP 0x10A5 %S16 #Signed
DmaRegs.CH5.TRANSFER_SIZE 0x10A6 %U16 #Unsigned
DmaRegs.CH5.TRANSFER_COUNT 0x10A7 %U16 #Unsigned
DmaRegs.CH5.SRC_TRANSFER_STEP 0x10A8 %S16 #Signed
DmaRegs.CH5.DST_TRANSFER_STEP 0x10A9 %S16 #Signed
DmaRegs.CH5.SRC_WRAP_SIZE 0x10AA %U16 #Unsigned
DmaRegs.CH5.SRC_WRAP_COUNT 0x10AB %U16 #Unsigned
DmaRegs.CH5.SRC_WRAP_STEP 0x10AC %S16 #Signed
DmaRegs.CH5.DST_WRAP_SIZE 0x10AD %U16 #Unsigned
DmaRegs.CH5.DST_WRAP_COUNT 0x10AE %U16 #Unsigned
DmaRegs.CH5.DST_WRAP_STEP 0x10AF %S16 #Signed
DmaRegs.CH5.SRC_BEG_ADDR_SHADOW 0x10B0 %U32 #Unsigned
DmaRegs.CH5.SRC_ADDR_SHADOW 0x10B2 %U32 #Unsigned
DmaRegs.CH5.SRC_BEG_ADDR_ACTIVE 0x10B4 %U32 #Unsigned
DmaRegs.CH5.SRC_ADDR_ACTIVE 0x10B6 %U32 #Unsigned
DmaRegs.CH5.DST_BEG_ADDR_SHADOW 0x10B8 %U32 #Unsigned
DmaRegs.CH5.DST_ADDR_SHADOW 0x10BA %U32 #Unsigned
DmaRegs.CH5.DST_BEG_ADDR_ACTIVE 0x10BC %U32 #Unsigned
DmaRegs.CH5.DST_ADDR_ACTIVE 0x10BE %U32 #Unsigned
DmaRegs.CH6.MODE.all 0x10C0 %U16 #Unsigned
DmaRegs.CH6.MODE.bit.PERINTSEL 0x10C0 %B16 #MASK=0x1F
DmaRegs.CH6.MODE.bit.rsvd1 0x10C0 %B16 #MASK=0x60
DmaRegs.CH6.MODE.bit.OVRINTE 0x10C0 %B16 #MASK=0x80
DmaRegs.CH6.MODE.bit.PERINTE 0x10C0 %B16 #MASK=0x100
DmaRegs.CH6.MODE.bit.CHINTMODE 0x10C0 %B16 #MASK=0x200
DmaRegs.CH6.MODE.bit.ONESHOT 0x10C0 %B16 #MASK=0x400
DmaRegs.CH6.MODE.bit.CONTINUOUS 0x10C0 %B16 #MASK=0x800
DmaRegs.CH6.MODE.bit.rsvd2 0x10C0 %B16 #MASK=0x1000
DmaRegs.CH6.MODE.bit.rsvd3 0x10C0 %B16 #MASK=0x2000
DmaRegs.CH6.MODE.bit.DATASIZE 0x10C0 %B16 #MASK=0x4000
DmaRegs.CH6.MODE.bit.CHINTE 0x10C0 %B16 #MASK=0x8000
DmaRegs.CH6.CONTROL.all 0x10C1 %U16 #Unsigned
DmaRegs.CH6.CONTROL.bit.RUN 0x10C1 %B16 #MASK=0x1
DmaRegs.CH6.CONTROL.bit.HALT 0x10C1 %B16 #MASK=0x2
DmaRegs.CH6.CONTROL.bit.SOFTRESET 0x10C1 %B16 #MASK=0x4
DmaRegs.CH6.CONTROL.bit.PERINTFRC 0x10C1 %B16 #MASK=0x8
DmaRegs.CH6.CONTROL.bit.PERINTCLR 0x10C1 %B16 #MASK=0x10
DmaRegs.CH6.CONTROL.bit.rsvd1 0x10C1 %B16 #MASK=0x20
DmaRegs.CH6.CONTROL.bit.rsvd2 0x10C1 %B16 #MASK=0x40
DmaRegs.CH6.CONTROL.bit.ERRCLR 0x10C1 %B16 #MASK=0x80
DmaRegs.CH6.CONTROL.bit.PERINTFLG 0x10C1 %B16 #MASK=0x100
DmaRegs.CH6.CONTROL.bit.rsvd3 0x10C1 %B16 #MASK=0x200
DmaRegs.CH6.CONTROL.bit.rsvd4 0x10C1 %B16 #MASK=0x400
DmaRegs.CH6.CONTROL.bit.TRANSFERSTS 0x10C1 %B16 #MASK=0x800
DmaRegs.CH6.CONTROL.bit.BURSTSTS 0x10C1 %B16 #MASK=0x1000
DmaRegs.CH6.CONTROL.bit.RUNSTS 0x10C1 %B16 #MASK=0x2000
DmaRegs.CH6.CONTROL.bit.OVRFLG 0x10C1 %B16 #MASK=0x4000
DmaRegs.CH6.CONTROL.bit.rsvd5 0x10C1 %B16 #MASK=0x8000
DmaRegs.CH6.BURST_SIZE.all 0x10C2 %U16 #Unsigned
DmaRegs.CH6.BURST_SIZE.bit.BURSTSIZE 0x10C2 %B16 #MASK=0x1F
DmaRegs.CH6.BURST_SIZE.bit.rsvd1 0x10C2 %B16 #MASK=0xFFE0
DmaRegs.CH6.BURST_COUNT.all 0x10C3 %U16 #Unsigned
DmaRegs.CH6.BURST_COUNT.bit.BURSTCOUNT 0x10C3 %B16 #MASK=0x1F
DmaRegs.CH6.BURST_COUNT.bit.rsvd1 0x10C3 %B16 #MASK=0xFFE0
DmaRegs.CH6.SRC_BURST_STEP 0x10C4 %S16 #Signed
DmaRegs.CH6.DST_BURST_STEP 0x10C5 %S16 #Signed
DmaRegs.CH6.TRANSFER_SIZE 0x10C6 %U16 #Unsigned
DmaRegs.CH6.TRANSFER_COUNT 0x10C7 %U16 #Unsigned
DmaRegs.CH6.SRC_TRANSFER_STEP 0x10C8 %S16 #Signed
DmaRegs.CH6.DST_TRANSFER_STEP 0x10C9 %S16 #Signed
DmaRegs.CH6.SRC_WRAP_SIZE 0x10CA %U16 #Unsigned
DmaRegs.CH6.SRC_WRAP_COUNT 0x10CB %U16 #Unsigned
DmaRegs.CH6.SRC_WRAP_STEP 0x10CC %S16 #Signed
DmaRegs.CH6.DST_WRAP_SIZE 0x10CD %U16 #Unsigned
DmaRegs.CH6.DST_WRAP_COUNT 0x10CE %U16 #Unsigned
DmaRegs.CH6.DST_WRAP_STEP 0x10CF %S16 #Signed
DmaRegs.CH6.SRC_BEG_ADDR_SHADOW 0x10D0 %U32 #Unsigned
DmaRegs.CH6.SRC_ADDR_SHADOW 0x10D2 %U32 #Unsigned
DmaRegs.CH6.SRC_BEG_ADDR_ACTIVE 0x10D4 %U32 #Unsigned
DmaRegs.CH6.SRC_ADDR_ACTIVE 0x10D6 %U32 #Unsigned
DmaRegs.CH6.DST_BEG_ADDR_SHADOW 0x10D8 %U32 #Unsigned
DmaRegs.CH6.DST_ADDR_SHADOW 0x10DA %U32 #Unsigned
DmaRegs.CH6.DST_BEG_ADDR_ACTIVE 0x10DC %U32 #Unsigned
DmaRegs.CH6.DST_ADDR_ACTIVE 0x10DE %U32 #Unsigned
LinaRegs.SCIGCR0.all 0x6A00 %U32 #Unsigned
LinaRegs.SCIGCR1.all 0x6A04 %U32 #Unsigned
LinaRegs.SCIGCR2.all 0x6A08 %U32 #Unsigned
LinaRegs.SCISETINT.all 0x6A0C %U32 #Unsigned
LinaRegs.SCICLEARINT.all 0x6A10 %U32 #Unsigned
LinaRegs.SCISETINTLVL.all 0x6A14 %U32 #Unsigned
LinaRegs.SCICLEARINTLVL.all 0x6A18 %U32 #Unsigned
LinaRegs.SCIFLR.all 0x6A1C %U32 #Unsigned
LinaRegs.SCIINTVECT0.all 0x6A20 %U32 #Unsigned
LinaRegs.SCIINTVECT1.all 0x6A24 %U32 #Unsigned
LinaRegs.SCIFORMAT.all 0x6A28 %U32 #Unsigned
LinaRegs.BRSR.all 0x6A2C %U32 #Unsigned
LinaRegs.SCIED.all 0x6A30 %U32 #Unsigned
LinaRegs.SCIRD.all 0x6A34 %U32 #Unsigned
LinaRegs.SCITD.all 0x6A38 %U32 #Unsigned
LinaRegs.SCIPIO0.all 0x6A3C %U32 #Unsigned
LinaRegs.rsvd1[0] 0x6A40 %U32 #Unsigned
LinaRegs.rsvd1[1] 0x6A42 %U32 #Unsigned
LinaRegs.SCIPIO2.all 0x6A44 %U32 #Unsigned
LinaRegs.rsvd2[0] 0x6A48 %U32 #Unsigned
LinaRegs.rsvd2[1] 0x6A4A %U32 #Unsigned
LinaRegs.rsvd2[2] 0x6A4C %U32 #Unsigned
LinaRegs.rsvd2[3] 0x6A4E %U32 #Unsigned
LinaRegs.rsvd2[4] 0x6A50 %U32 #Unsigned
LinaRegs.rsvd2[5] 0x6A52 %U32 #Unsigned
LinaRegs.rsvd2[6] 0x6A54 %U32 #Unsigned
LinaRegs.rsvd2[7] 0x6A56 %U32 #Unsigned
LinaRegs.rsvd2[8] 0x6A58 %U32 #Unsigned
LinaRegs.rsvd2[9] 0x6A5A %U32 #Unsigned
LinaRegs.rsvd2[10] 0x6A5C %U32 #Unsigned
LinaRegs.rsvd2[11] 0x6A5E %U32 #Unsigned
LinaRegs.LINCOMP.all 0x6A60 %U32 #Unsigned
LinaRegs.LINRD0.all 0x6A64 %U32 #Unsigned
LinaRegs.LINRD1.all 0x6A68 %U32 #Unsigned
LinaRegs.LINMASK.all 0x6A6C %U32 #Unsigned
LinaRegs.LINID.all 0x6A70 %U32 #Unsigned
LinaRegs.LINTD0.all 0x6A74 %U32 #Unsigned
LinaRegs.LINTD1.all 0x6A78 %U32 #Unsigned
LinaRegs.MBRSR.all 0x6A7C %U32 #Unsigned
LinaRegs.rsvd3[0] 0x6A80 %U32 #Unsigned
LinaRegs.rsvd3[1] 0x6A82 %U32 #Unsigned
LinaRegs.rsvd3[2] 0x6A84 %U32 #Unsigned
LinaRegs.rsvd3[3] 0x6A86 %U32 #Unsigned
LinaRegs.rsvd3[4] 0x6A88 %U32 #Unsigned
LinaRegs.rsvd3[5] 0x6A8A %U32 #Unsigned
LinaRegs.rsvd3[6] 0x6A8C %U32 #Unsigned
LinaRegs.rsvd3[7] 0x6A8E %U32 #Unsigned
LinaRegs.IODFTCTRL.all 0x6A90 %U32 #Unsigned
LinaRegs.rsvd4[0] 0x6A94 %U32 #Unsigned
LinaRegs.rsvd4[1] 0x6A96 %U32 #Unsigned
LinaRegs.rsvd4[2] 0x6A98 %U32 #Unsigned
LinaRegs.rsvd4[3] 0x6A9A %U32 #Unsigned
LinaRegs.rsvd4[4] 0x6A9C %U32 #Unsigned
LinaRegs.rsvd4[5] 0x6A9E %U32 #Unsigned
LinaRegs.rsvd4[6] 0x6AA0 %U32 #Unsigned
LinaRegs.rsvd4[7] 0x6AA2 %U32 #Unsigned
LinaRegs.rsvd4[8] 0x6AA4 %U32 #Unsigned
LinaRegs.rsvd4[9] 0x6AA6 %U32 #Unsigned
LinaRegs.rsvd4[10] 0x6AA8 %U32 #Unsigned
LinaRegs.rsvd4[11] 0x6AAA %U32 #Unsigned
LinaRegs.rsvd4[12] 0x6AAC %U32 #Unsigned
LinaRegs.rsvd4[13] 0x6AAE %U32 #Unsigned
LinaRegs.rsvd4[14] 0x6AB0 %U32 #Unsigned
LinaRegs.rsvd4[15] 0x6AB2 %U32 #Unsigned
LinaRegs.rsvd4[16] 0x6AB4 %U32 #Unsigned
LinaRegs.rsvd4[17] 0x6AB6 %U32 #Unsigned
LinaRegs.rsvd4[18] 0x6AB8 %U32 #Unsigned
LinaRegs.rsvd4[19] 0x6ABA %U32 #Unsigned
LinaRegs.rsvd4[20] 0x6ABC %U32 #Unsigned
LinaRegs.rsvd4[21] 0x6ABE %U32 #Unsigned
LinaRegs.rsvd4[22] 0x6AC0 %U32 #Unsigned
LinaRegs.rsvd4[23] 0x6AC2 %U32 #Unsigned
LinaRegs.rsvd4[24] 0x6AC4 %U32 #Unsigned
LinaRegs.rsvd4[25] 0x6AC6 %U32 #Unsigned
LinaRegs.rsvd4[26] 0x6AC8 %U32 #Unsigned
LinaRegs.rsvd4[27] 0x6ACA %U32 #Unsigned
LinaRegs.rsvd4[28] 0x6ACC %U32 #Unsigned
LinaRegs.rsvd4[29] 0x6ACE %U32 #Unsigned
LinaRegs.rsvd4[30] 0x6AD0 %U32 #Unsigned
LinaRegs.rsvd4[31] 0x6AD2 %U32 #Unsigned
LinaRegs.rsvd4[32] 0x6AD4 %U32 #Unsigned
LinaRegs.rsvd4[33] 0x6AD6 %U32 #Unsigned
LinaRegs.rsvd4[34] 0x6AD8 %U32 #Unsigned
LinaRegs.rsvd4[35] 0x6ADA %U32 #Unsigned
LinaRegs.rsvd4[36] 0x6ADC %U32 #Unsigned
LinaRegs.rsvd4[37] 0x6ADE %U32 #Unsigned
LinaRegs.LIN_GLB_INT_EN.all 0x6AE0 %U32 #Unsigned
LinaRegs.LIN_GLB_INT_FLG.all 0x6AE4 %U32 #Unsigned
LinaRegs.LIN_GLB_INT_CLR.all 0x6AE8 %U32 #Unsigned
LinbRegs.SCIGCR0.all 0x6B00 %U32 #Unsigned
LinbRegs.SCIGCR1.all 0x6B04 %U32 #Unsigned
LinbRegs.SCIGCR2.all 0x6B08 %U32 #Unsigned
LinbRegs.SCISETINT.all 0x6B0C %U32 #Unsigned
LinbRegs.SCICLEARINT.all 0x6B10 %U32 #Unsigned
LinbRegs.SCISETINTLVL.all 0x6B14 %U32 #Unsigned
LinbRegs.SCICLEARINTLVL.all 0x6B18 %U32 #Unsigned
LinbRegs.SCIFLR.all 0x6B1C %U32 #Unsigned
LinbRegs.SCIINTVECT0.all 0x6B20 %U32 #Unsigned
LinbRegs.SCIINTVECT1.all 0x6B24 %U32 #Unsigned
LinbRegs.SCIFORMAT.all 0x6B28 %U32 #Unsigned
LinbRegs.BRSR.all 0x6B2C %U32 #Unsigned
LinbRegs.SCIED.all 0x6B30 %U32 #Unsigned
LinbRegs.SCIRD.all 0x6B34 %U32 #Unsigned
LinbRegs.SCITD.all 0x6B38 %U32 #Unsigned
LinbRegs.SCIPIO0.all 0x6B3C %U32 #Unsigned
LinbRegs.rsvd1[0] 0x6B40 %U32 #Unsigned
LinbRegs.rsvd1[1] 0x6B42 %U32 #Unsigned
LinbRegs.SCIPIO2.all 0x6B44 %U32 #Unsigned
LinbRegs.rsvd2[0] 0x6B48 %U32 #Unsigned
LinbRegs.rsvd2[1] 0x6B4A %U32 #Unsigned
LinbRegs.rsvd2[2] 0x6B4C %U32 #Unsigned
LinbRegs.rsvd2[3] 0x6B4E %U32 #Unsigned
LinbRegs.rsvd2[4] 0x6B50 %U32 #Unsigned
LinbRegs.rsvd2[5] 0x6B52 %U32 #Unsigned
LinbRegs.rsvd2[6] 0x6B54 %U32 #Unsigned
LinbRegs.rsvd2[7] 0x6B56 %U32 #Unsigned
LinbRegs.rsvd2[8] 0x6B58 %U32 #Unsigned
LinbRegs.rsvd2[9] 0x6B5A %U32 #Unsigned
LinbRegs.rsvd2[10] 0x6B5C %U32 #Unsigned
LinbRegs.rsvd2[11] 0x6B5E %U32 #Unsigned
LinbRegs.LINCOMP.all 0x6B60 %U32 #Unsigned
LinbRegs.LINRD0.all 0x6B64 %U32 #Unsigned
LinbRegs.LINRD1.all 0x6B68 %U32 #Unsigned
LinbRegs.LINMASK.all 0x6B6C %U32 #Unsigned
LinbRegs.LINID.all 0x6B70 %U32 #Unsigned
LinbRegs.LINTD0.all 0x6B74 %U32 #Unsigned
LinbRegs.LINTD1.all 0x6B78 %U32 #Unsigned
LinbRegs.MBRSR.all 0x6B7C %U32 #Unsigned
LinbRegs.rsvd3[0] 0x6B80 %U32 #Unsigned
LinbRegs.rsvd3[1] 0x6B82 %U32 #Unsigned
LinbRegs.rsvd3[2] 0x6B84 %U32 #Unsigned
LinbRegs.rsvd3[3] 0x6B86 %U32 #Unsigned
LinbRegs.rsvd3[4] 0x6B88 %U32 #Unsigned
LinbRegs.rsvd3[5] 0x6B8A %U32 #Unsigned
LinbRegs.rsvd3[6] 0x6B8C %U32 #Unsigned
LinbRegs.rsvd3[7] 0x6B8E %U32 #Unsigned
LinbRegs.IODFTCTRL.all 0x6B90 %U32 #Unsigned
LinbRegs.rsvd4[0] 0x6B94 %U32 #Unsigned
LinbRegs.rsvd4[1] 0x6B96 %U32 #Unsigned
LinbRegs.rsvd4[2] 0x6B98 %U32 #Unsigned
LinbRegs.rsvd4[3] 0x6B9A %U32 #Unsigned
LinbRegs.rsvd4[4] 0x6B9C %U32 #Unsigned
LinbRegs.rsvd4[5] 0x6B9E %U32 #Unsigned
LinbRegs.rsvd4[6] 0x6BA0 %U32 #Unsigned
LinbRegs.rsvd4[7] 0x6BA2 %U32 #Unsigned
LinbRegs.rsvd4[8] 0x6BA4 %U32 #Unsigned
LinbRegs.rsvd4[9] 0x6BA6 %U32 #Unsigned
LinbRegs.rsvd4[10] 0x6BA8 %U32 #Unsigned
LinbRegs.rsvd4[11] 0x6BAA %U32 #Unsigned
LinbRegs.rsvd4[12] 0x6BAC %U32 #Unsigned
LinbRegs.rsvd4[13] 0x6BAE %U32 #Unsigned
LinbRegs.rsvd4[14] 0x6BB0 %U32 #Unsigned
LinbRegs.rsvd4[15] 0x6BB2 %U32 #Unsigned
LinbRegs.rsvd4[16] 0x6BB4 %U32 #Unsigned
LinbRegs.rsvd4[17] 0x6BB6 %U32 #Unsigned
LinbRegs.rsvd4[18] 0x6BB8 %U32 #Unsigned
LinbRegs.rsvd4[19] 0x6BBA %U32 #Unsigned
LinbRegs.rsvd4[20] 0x6BBC %U32 #Unsigned
LinbRegs.rsvd4[21] 0x6BBE %U32 #Unsigned
LinbRegs.rsvd4[22] 0x6BC0 %U32 #Unsigned
LinbRegs.rsvd4[23] 0x6BC2 %U32 #Unsigned
LinbRegs.rsvd4[24] 0x6BC4 %U32 #Unsigned
LinbRegs.rsvd4[25] 0x6BC6 %U32 #Unsigned
LinbRegs.rsvd4[26] 0x6BC8 %U32 #Unsigned
LinbRegs.rsvd4[27] 0x6BCA %U32 #Unsigned
LinbRegs.rsvd4[28] 0x6BCC %U32 #Unsigned
LinbRegs.rsvd4[29] 0x6BCE %U32 #Unsigned
LinbRegs.rsvd4[30] 0x6BD0 %U32 #Unsigned
LinbRegs.rsvd4[31] 0x6BD2 %U32 #Unsigned
LinbRegs.rsvd4[32] 0x6BD4 %U32 #Unsigned
LinbRegs.rsvd4[33] 0x6BD6 %U32 #Unsigned
LinbRegs.rsvd4[34] 0x6BD8 %U32 #Unsigned
LinbRegs.rsvd4[35] 0x6BDA %U32 #Unsigned
LinbRegs.rsvd4[36] 0x6BDC %U32 #Unsigned
LinbRegs.rsvd4[37] 0x6BDE %U32 #Unsigned
LinbRegs.LIN_GLB_INT_EN.all 0x6BE0 %U32 #Unsigned
LinbRegs.LIN_GLB_INT_FLG.all 0x6BE4 %U32 #Unsigned
LinbRegs.LIN_GLB_INT_CLR.all 0x6BE8 %U32 #Unsigned
EPwm1Regs.TBCTL.all 0x4000 %U16 #Unsigned
EPwm1Regs.TBCTL.bit.CTRMODE 0x4000 %B16 #MASK=0x3
EPwm1Regs.TBCTL.bit.PHSEN 0x4000 %B16 #MASK=0x4
EPwm1Regs.TBCTL.bit.PRDLD 0x4000 %B16 #MASK=0x8
EPwm1Regs.TBCTL.bit.rsvd1 0x4000 %B16 #MASK=0x30
EPwm1Regs.TBCTL.bit.SWFSYNC 0x4000 %B16 #MASK=0x40
EPwm1Regs.TBCTL.bit.HSPCLKDIV 0x4000 %B16 #MASK=0x380
EPwm1Regs.TBCTL.bit.CLKDIV 0x4000 %B16 #MASK=0x1C00
EPwm1Regs.TBCTL.bit.PHSDIR 0x4000 %B16 #MASK=0x2000
EPwm1Regs.TBCTL.bit.FREE_SOFT 0x4000 %B16 #MASK=0xC000
EPwm1Regs.TBCTL2.all 0x4001 %U16 #Unsigned
EPwm1Regs.TBCTL2.bit.rsvd1 0x4001 %B16 #MASK=0x1F
EPwm1Regs.TBCTL2.bit.rsvd2 0x4001 %B16 #MASK=0x20
EPwm1Regs.TBCTL2.bit.OSHTSYNCMODE 0x4001 %B16 #MASK=0x40
EPwm1Regs.TBCTL2.bit.OSHTSYNC 0x4001 %B16 #MASK=0x80
EPwm1Regs.TBCTL2.bit.rsvd3 0x4001 %B16 #MASK=0xF00
EPwm1Regs.TBCTL2.bit.rsvd4 0x4001 %B16 #MASK=0x3000
EPwm1Regs.TBCTL2.bit.PRDLDSYNC 0x4001 %B16 #MASK=0xC000
EPwm1Regs.rsvd1 0x4002 %U16 #Unsigned
EPwm1Regs.EPWMSYNCINSEL.all 0x4003 %U16 #Unsigned
EPwm1Regs.EPWMSYNCINSEL.bit.SEL 0x4003 %B16 #MASK=0x1F
EPwm1Regs.EPWMSYNCINSEL.bit.rsvd1 0x4003 %B16 #MASK=0xFFE0
EPwm1Regs.TBCTR 0x4004 %U16 #Unsigned
EPwm1Regs.TBSTS.all 0x4005 %U16 #Unsigned
EPwm1Regs.TBSTS.bit.CTRDIR 0x4005 %B16 #MASK=0x1
EPwm1Regs.TBSTS.bit.SYNCI 0x4005 %B16 #MASK=0x2
EPwm1Regs.TBSTS.bit.CTRMAX 0x4005 %B16 #MASK=0x4
EPwm1Regs.TBSTS.bit.rsvd1 0x4005 %B16 #MASK=0xFFF8
EPwm1Regs.EPWMSYNCOUTEN.all 0x4006 %U16 #Unsigned
EPwm1Regs.EPWMSYNCOUTEN.bit.SWEN 0x4006 %B16 #MASK=0x1
EPwm1Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4006 %B16 #MASK=0x2
EPwm1Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4006 %B16 #MASK=0x4
EPwm1Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4006 %B16 #MASK=0x8
EPwm1Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4006 %B16 #MASK=0x10
EPwm1Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4006 %B16 #MASK=0x20
EPwm1Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4006 %B16 #MASK=0x40
EPwm1Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4006 %B16 #MASK=0x80
EPwm1Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4006 %B16 #MASK=0xFF00
EPwm1Regs.TBCTL3.all 0x4007 %U16 #Unsigned
EPwm1Regs.TBCTL3.bit.OSSFRCEN 0x4007 %B16 #MASK=0x1
EPwm1Regs.TBCTL3.bit.rsvd1 0x4007 %B16 #MASK=0xFFFE
EPwm1Regs.CMPCTL.all 0x4008 %U16 #Unsigned
EPwm1Regs.CMPCTL.bit.LOADAMODE 0x4008 %B16 #MASK=0x3
EPwm1Regs.CMPCTL.bit.LOADBMODE 0x4008 %B16 #MASK=0xC
EPwm1Regs.CMPCTL.bit.SHDWAMODE 0x4008 %B16 #MASK=0x10
EPwm1Regs.CMPCTL.bit.rsvd1 0x4008 %B16 #MASK=0x20
EPwm1Regs.CMPCTL.bit.SHDWBMODE 0x4008 %B16 #MASK=0x40
EPwm1Regs.CMPCTL.bit.rsvd2 0x4008 %B16 #MASK=0x80
EPwm1Regs.CMPCTL.bit.SHDWAFULL 0x4008 %B16 #MASK=0x100
EPwm1Regs.CMPCTL.bit.SHDWBFULL 0x4008 %B16 #MASK=0x200
EPwm1Regs.CMPCTL.bit.LOADASYNC 0x4008 %B16 #MASK=0xC00
EPwm1Regs.CMPCTL.bit.LOADBSYNC 0x4008 %B16 #MASK=0x3000
EPwm1Regs.CMPCTL.bit.rsvd3 0x4008 %B16 #MASK=0xC000
EPwm1Regs.CMPCTL2.all 0x4009 %U16 #Unsigned
EPwm1Regs.CMPCTL2.bit.LOADCMODE 0x4009 %B16 #MASK=0x3
EPwm1Regs.CMPCTL2.bit.LOADDMODE 0x4009 %B16 #MASK=0xC
EPwm1Regs.CMPCTL2.bit.SHDWCMODE 0x4009 %B16 #MASK=0x10
EPwm1Regs.CMPCTL2.bit.rsvd1 0x4009 %B16 #MASK=0x20
EPwm1Regs.CMPCTL2.bit.SHDWDMODE 0x4009 %B16 #MASK=0x40
EPwm1Regs.CMPCTL2.bit.rsvd2 0x4009 %B16 #MASK=0x380
EPwm1Regs.CMPCTL2.bit.LOADCSYNC 0x4009 %B16 #MASK=0xC00
EPwm1Regs.CMPCTL2.bit.LOADDSYNC 0x4009 %B16 #MASK=0x3000
EPwm1Regs.CMPCTL2.bit.rsvd3 0x4009 %B16 #MASK=0xC000
EPwm1Regs.rsvd2[0] 0x400A %U16 #Unsigned
EPwm1Regs.rsvd2[1] 0x400B %U16 #Unsigned
EPwm1Regs.DBCTL.all 0x400C %U16 #Unsigned
EPwm1Regs.DBCTL.bit.OUT_MODE 0x400C %B16 #MASK=0x3
EPwm1Regs.DBCTL.bit.POLSEL 0x400C %B16 #MASK=0xC
EPwm1Regs.DBCTL.bit.IN_MODE 0x400C %B16 #MASK=0x30
EPwm1Regs.DBCTL.bit.LOADREDMODE 0x400C %B16 #MASK=0xC0
EPwm1Regs.DBCTL.bit.LOADFEDMODE 0x400C %B16 #MASK=0x300
EPwm1Regs.DBCTL.bit.SHDWDBREDMODE 0x400C %B16 #MASK=0x400
EPwm1Regs.DBCTL.bit.SHDWDBFEDMODE 0x400C %B16 #MASK=0x800
EPwm1Regs.DBCTL.bit.OUTSWAP 0x400C %B16 #MASK=0x3000
EPwm1Regs.DBCTL.bit.DEDB_MODE 0x400C %B16 #MASK=0x4000
EPwm1Regs.DBCTL.bit.HALFCYCLE 0x400C %B16 #MASK=0x8000
EPwm1Regs.DBCTL2.all 0x400D %U16 #Unsigned
EPwm1Regs.DBCTL2.bit.LOADDBCTLMODE 0x400D %B16 #MASK=0x3
EPwm1Regs.DBCTL2.bit.SHDWDBCTLMODE 0x400D %B16 #MASK=0x4
EPwm1Regs.DBCTL2.bit.rsvd1 0x400D %B16 #MASK=0xFFF8
EPwm1Regs.rsvd3[0] 0x400E %U16 #Unsigned
EPwm1Regs.rsvd3[1] 0x400F %U16 #Unsigned
EPwm1Regs.AQCTL.all 0x4010 %U16 #Unsigned
EPwm1Regs.AQCTL.bit.LDAQAMODE 0x4010 %B16 #MASK=0x3
EPwm1Regs.AQCTL.bit.LDAQBMODE 0x4010 %B16 #MASK=0xC
EPwm1Regs.AQCTL.bit.SHDWAQAMODE 0x4010 %B16 #MASK=0x10
EPwm1Regs.AQCTL.bit.rsvd1 0x4010 %B16 #MASK=0x20
EPwm1Regs.AQCTL.bit.SHDWAQBMODE 0x4010 %B16 #MASK=0x40
EPwm1Regs.AQCTL.bit.rsvd2 0x4010 %B16 #MASK=0x80
EPwm1Regs.AQCTL.bit.LDAQASYNC 0x4010 %B16 #MASK=0x300
EPwm1Regs.AQCTL.bit.LDAQBSYNC 0x4010 %B16 #MASK=0xC00
EPwm1Regs.AQCTL.bit.rsvd3 0x4010 %B16 #MASK=0xF000
EPwm1Regs.AQTSRCSEL.all 0x4011 %U16 #Unsigned
EPwm1Regs.AQTSRCSEL.bit.T1SEL 0x4011 %B16 #MASK=0xF
EPwm1Regs.AQTSRCSEL.bit.T2SEL 0x4011 %B16 #MASK=0xF0
EPwm1Regs.AQTSRCSEL.bit.rsvd1 0x4011 %B16 #MASK=0xFF00
EPwm1Regs.rsvd4[0] 0x4012 %U16 #Unsigned
EPwm1Regs.rsvd4[1] 0x4013 %U16 #Unsigned
EPwm1Regs.PCCTL.all 0x4014 %U16 #Unsigned
EPwm1Regs.PCCTL.bit.CHPEN 0x4014 %B16 #MASK=0x1
EPwm1Regs.PCCTL.bit.OSHTWTH 0x4014 %B16 #MASK=0x1E
EPwm1Regs.PCCTL.bit.CHPFREQ 0x4014 %B16 #MASK=0xE0
EPwm1Regs.PCCTL.bit.CHPDUTY 0x4014 %B16 #MASK=0x700
EPwm1Regs.PCCTL.bit.rsvd1 0x4014 %B16 #MASK=0xF800
EPwm1Regs.rsvd5[0] 0x4015 %U16 #Unsigned
EPwm1Regs.rsvd5[1] 0x4016 %U16 #Unsigned
EPwm1Regs.rsvd5[2] 0x4017 %U16 #Unsigned
EPwm1Regs.VCAPCTL.all 0x4018 %U16 #Unsigned
EPwm1Regs.VCAPCTL.bit.VCAPE 0x4018 %B16 #MASK=0x1
EPwm1Regs.VCAPCTL.bit.VCAPSTART 0x4018 %B16 #MASK=0x2
EPwm1Regs.VCAPCTL.bit.TRIGSEL 0x4018 %B16 #MASK=0x1C
EPwm1Regs.VCAPCTL.bit.rsvd1 0x4018 %B16 #MASK=0x60
EPwm1Regs.VCAPCTL.bit.VDELAYDIV 0x4018 %B16 #MASK=0x380
EPwm1Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4018 %B16 #MASK=0x400
EPwm1Regs.VCAPCTL.bit.rsvd2 0x4018 %B16 #MASK=0xF800
EPwm1Regs.VCNTCFG.all 0x4019 %U16 #Unsigned
EPwm1Regs.VCNTCFG.bit.STARTEDGE 0x4019 %B16 #MASK=0xF
EPwm1Regs.VCNTCFG.bit.rsvd1 0x4019 %B16 #MASK=0x70
EPwm1Regs.VCNTCFG.bit.STARTEDGESTS 0x4019 %B16 #MASK=0x80
EPwm1Regs.VCNTCFG.bit.STOPEDGE 0x4019 %B16 #MASK=0xF00
EPwm1Regs.VCNTCFG.bit.rsvd2 0x4019 %B16 #MASK=0x7000
EPwm1Regs.VCNTCFG.bit.STOPEDGESTS 0x4019 %B16 #MASK=0x8000
EPwm1Regs.rsvd6[0] 0x401A %U16 #Unsigned
EPwm1Regs.rsvd6[1] 0x401B %U16 #Unsigned
EPwm1Regs.rsvd6[2] 0x401C %U16 #Unsigned
EPwm1Regs.rsvd6[3] 0x401D %U16 #Unsigned
EPwm1Regs.rsvd6[4] 0x401E %U16 #Unsigned
EPwm1Regs.rsvd6[5] 0x401F %U16 #Unsigned
EPwm1Regs.HRCNFG.all 0x4020 %U16 #Unsigned
EPwm1Regs.HRCNFG.bit.EDGMODE 0x4020 %B16 #MASK=0x3
EPwm1Regs.HRCNFG.bit.CTLMODE 0x4020 %B16 #MASK=0x4
EPwm1Regs.HRCNFG.bit.HRLOAD 0x4020 %B16 #MASK=0x18
EPwm1Regs.HRCNFG.bit.SELOUTB 0x4020 %B16 #MASK=0x20
EPwm1Regs.HRCNFG.bit.AUTOCONV 0x4020 %B16 #MASK=0x40
EPwm1Regs.HRCNFG.bit.SWAPAB 0x4020 %B16 #MASK=0x80
EPwm1Regs.HRCNFG.bit.EDGMODEB 0x4020 %B16 #MASK=0x300
EPwm1Regs.HRCNFG.bit.CTLMODEB 0x4020 %B16 #MASK=0x400
EPwm1Regs.HRCNFG.bit.HRLOADB 0x4020 %B16 #MASK=0x1800
EPwm1Regs.HRCNFG.bit.rsvd1 0x4020 %B16 #MASK=0x2000
EPwm1Regs.HRCNFG.bit.rsvd2 0x4020 %B16 #MASK=0xC000
EPwm1Regs.HRPWR.all 0x4021 %U16 #Unsigned
EPwm1Regs.HRPWR.bit.rsvd1 0x4021 %B16 #MASK=0x3
EPwm1Regs.HRPWR.bit.rsvd2 0x4021 %B16 #MASK=0x4
EPwm1Regs.HRPWR.bit.rsvd3 0x4021 %B16 #MASK=0x8
EPwm1Regs.HRPWR.bit.rsvd4 0x4021 %B16 #MASK=0x10
EPwm1Regs.HRPWR.bit.rsvd5 0x4021 %B16 #MASK=0x20
EPwm1Regs.HRPWR.bit.rsvd6 0x4021 %B16 #MASK=0x3C0
EPwm1Regs.HRPWR.bit.rsvd7 0x4021 %B16 #MASK=0x7C00
EPwm1Regs.HRPWR.bit.CALPWRON 0x4021 %B16 #MASK=0x8000
EPwm1Regs.rsvd7[0] 0x4022 %U16 #Unsigned
EPwm1Regs.rsvd7[1] 0x4023 %U16 #Unsigned
EPwm1Regs.rsvd7[2] 0x4024 %U16 #Unsigned
EPwm1Regs.rsvd7[3] 0x4025 %U16 #Unsigned
EPwm1Regs.HRMSTEP.all 0x4026 %U16 #Unsigned
EPwm1Regs.HRMSTEP.bit.HRMSTEP 0x4026 %B16 #MASK=0xFF
EPwm1Regs.HRMSTEP.bit.rsvd1 0x4026 %B16 #MASK=0xFF00
EPwm1Regs.HRCNFG2.all 0x4027 %U16 #Unsigned
EPwm1Regs.HRCNFG2.bit.EDGMODEDB 0x4027 %B16 #MASK=0x3
EPwm1Regs.HRCNFG2.bit.CTLMODEDBRED 0x4027 %B16 #MASK=0xC
EPwm1Regs.HRCNFG2.bit.CTLMODEDBFED 0x4027 %B16 #MASK=0x30
EPwm1Regs.HRCNFG2.bit.rsvd1 0x4027 %B16 #MASK=0x3FC0
EPwm1Regs.HRCNFG2.bit.rsvd2 0x4027 %B16 #MASK=0x4000
EPwm1Regs.HRCNFG2.bit.rsvd3 0x4027 %B16 #MASK=0x8000
EPwm1Regs.rsvd8[0] 0x4028 %U16 #Unsigned
EPwm1Regs.rsvd8[1] 0x4029 %U16 #Unsigned
EPwm1Regs.rsvd8[2] 0x402A %U16 #Unsigned
EPwm1Regs.rsvd8[3] 0x402B %U16 #Unsigned
EPwm1Regs.rsvd8[4] 0x402C %U16 #Unsigned
EPwm1Regs.HRPCTL.all 0x402D %U16 #Unsigned
EPwm1Regs.HRPCTL.bit.HRPE 0x402D %B16 #MASK=0x1
EPwm1Regs.HRPCTL.bit.PWMSYNCSEL 0x402D %B16 #MASK=0x2
EPwm1Regs.HRPCTL.bit.TBPHSHRLOADE 0x402D %B16 #MASK=0x4
EPwm1Regs.HRPCTL.bit.rsvd1 0x402D %B16 #MASK=0x8
EPwm1Regs.HRPCTL.bit.PWMSYNCSELX 0x402D %B16 #MASK=0x70
EPwm1Regs.HRPCTL.bit.rsvd2 0x402D %B16 #MASK=0xFF80
EPwm1Regs.TRREM.all 0x402E %U16 #Unsigned
EPwm1Regs.TRREM.bit.TRREM 0x402E %B16 #MASK=0x7FF
EPwm1Regs.TRREM.bit.rsvd1 0x402E %B16 #MASK=0xF800
EPwm1Regs.rsvd9[0] 0x402F %U16 #Unsigned
EPwm1Regs.rsvd9[1] 0x4030 %U16 #Unsigned
EPwm1Regs.rsvd9[2] 0x4031 %U16 #Unsigned
EPwm1Regs.rsvd9[3] 0x4032 %U16 #Unsigned
EPwm1Regs.rsvd9[4] 0x4033 %U16 #Unsigned
EPwm1Regs.GLDCTL.all 0x4034 %U16 #Unsigned
EPwm1Regs.GLDCTL.bit.GLD 0x4034 %B16 #MASK=0x1
EPwm1Regs.GLDCTL.bit.GLDMODE 0x4034 %B16 #MASK=0x1E
EPwm1Regs.GLDCTL.bit.OSHTMODE 0x4034 %B16 #MASK=0x20
EPwm1Regs.GLDCTL.bit.rsvd1 0x4034 %B16 #MASK=0x40
EPwm1Regs.GLDCTL.bit.GLDPRD 0x4034 %B16 #MASK=0x380
EPwm1Regs.GLDCTL.bit.GLDCNT 0x4034 %B16 #MASK=0x1C00
EPwm1Regs.GLDCTL.bit.rsvd2 0x4034 %B16 #MASK=0xE000
EPwm1Regs.GLDCFG.all 0x4035 %U16 #Unsigned
EPwm1Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4035 %B16 #MASK=0x1
EPwm1Regs.GLDCFG.bit.CMPA_CMPAHR 0x4035 %B16 #MASK=0x2
EPwm1Regs.GLDCFG.bit.CMPB_CMPBHR 0x4035 %B16 #MASK=0x4
EPwm1Regs.GLDCFG.bit.CMPC 0x4035 %B16 #MASK=0x8
EPwm1Regs.GLDCFG.bit.CMPD 0x4035 %B16 #MASK=0x10
EPwm1Regs.GLDCFG.bit.DBRED_DBREDHR 0x4035 %B16 #MASK=0x20
EPwm1Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4035 %B16 #MASK=0x40
EPwm1Regs.GLDCFG.bit.DBCTL 0x4035 %B16 #MASK=0x80
EPwm1Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4035 %B16 #MASK=0x100
EPwm1Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4035 %B16 #MASK=0x200
EPwm1Regs.GLDCFG.bit.AQCSFRC 0x4035 %B16 #MASK=0x400
EPwm1Regs.GLDCFG.bit.rsvd1 0x4035 %B16 #MASK=0xF800
EPwm1Regs.rsvd10[0] 0x4036 %U16 #Unsigned
EPwm1Regs.rsvd10[1] 0x4037 %U16 #Unsigned
EPwm1Regs.EPWMXLINK.all 0x4038 %U32 #Unsigned
EPwm1Regs.EPWMXLINK.bit.TBPRDLINK 0x4038 %B16 #MASK=0xF
EPwm1Regs.EPWMXLINK.bit.CMPALINK 0x4038 %B16 #MASK=0xF0
EPwm1Regs.EPWMXLINK.bit.CMPBLINK 0x4038 %B16 #MASK=0xF00
EPwm1Regs.EPWMXLINK.bit.CMPCLINK 0x4038 %B16 #MASK=0xF000
EPwm1Regs.EPWMXLINK.bit.CMPDLINK 0x4039 %B16 #MASK=0xF
EPwm1Regs.EPWMXLINK.bit.rsvd1 0x4039 %B16 #MASK=0xFF0
EPwm1Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4039 %B16 #MASK=0xF000
EPwm1Regs.rsvd11[0] 0x403A %U16 #Unsigned
EPwm1Regs.rsvd11[1] 0x403B %U16 #Unsigned
EPwm1Regs.rsvd11[2] 0x403C %U16 #Unsigned
EPwm1Regs.rsvd11[3] 0x403D %U16 #Unsigned
EPwm1Regs.rsvd11[4] 0x403E %U16 #Unsigned
EPwm1Regs.rsvd11[5] 0x403F %U16 #Unsigned
EPwm1Regs.AQCTLA.all 0x4040 %U16 #Unsigned
EPwm1Regs.AQCTLA.bit.ZRO 0x4040 %B16 #MASK=0x3
EPwm1Regs.AQCTLA.bit.PRD 0x4040 %B16 #MASK=0xC
EPwm1Regs.AQCTLA.bit.CAU 0x4040 %B16 #MASK=0x30
EPwm1Regs.AQCTLA.bit.CAD 0x4040 %B16 #MASK=0xC0
EPwm1Regs.AQCTLA.bit.CBU 0x4040 %B16 #MASK=0x300
EPwm1Regs.AQCTLA.bit.CBD 0x4040 %B16 #MASK=0xC00
EPwm1Regs.AQCTLA.bit.rsvd1 0x4040 %B16 #MASK=0xF000
EPwm1Regs.AQCTLA2.all 0x4041 %U16 #Unsigned
EPwm1Regs.AQCTLA2.bit.T1U 0x4041 %B16 #MASK=0x3
EPwm1Regs.AQCTLA2.bit.T1D 0x4041 %B16 #MASK=0xC
EPwm1Regs.AQCTLA2.bit.T2U 0x4041 %B16 #MASK=0x30
EPwm1Regs.AQCTLA2.bit.T2D 0x4041 %B16 #MASK=0xC0
EPwm1Regs.AQCTLA2.bit.rsvd1 0x4041 %B16 #MASK=0xFF00
EPwm1Regs.AQCTLB.all 0x4042 %U16 #Unsigned
EPwm1Regs.AQCTLB.bit.ZRO 0x4042 %B16 #MASK=0x3
EPwm1Regs.AQCTLB.bit.PRD 0x4042 %B16 #MASK=0xC
EPwm1Regs.AQCTLB.bit.CAU 0x4042 %B16 #MASK=0x30
EPwm1Regs.AQCTLB.bit.CAD 0x4042 %B16 #MASK=0xC0
EPwm1Regs.AQCTLB.bit.CBU 0x4042 %B16 #MASK=0x300
EPwm1Regs.AQCTLB.bit.CBD 0x4042 %B16 #MASK=0xC00
EPwm1Regs.AQCTLB.bit.rsvd1 0x4042 %B16 #MASK=0xF000
EPwm1Regs.AQCTLB2.all 0x4043 %U16 #Unsigned
EPwm1Regs.AQCTLB2.bit.T1U 0x4043 %B16 #MASK=0x3
EPwm1Regs.AQCTLB2.bit.T1D 0x4043 %B16 #MASK=0xC
EPwm1Regs.AQCTLB2.bit.T2U 0x4043 %B16 #MASK=0x30
EPwm1Regs.AQCTLB2.bit.T2D 0x4043 %B16 #MASK=0xC0
EPwm1Regs.AQCTLB2.bit.rsvd1 0x4043 %B16 #MASK=0xFF00
EPwm1Regs.rsvd12[0] 0x4044 %U16 #Unsigned
EPwm1Regs.rsvd12[1] 0x4045 %U16 #Unsigned
EPwm1Regs.rsvd12[2] 0x4046 %U16 #Unsigned
EPwm1Regs.AQSFRC.all 0x4047 %U16 #Unsigned
EPwm1Regs.AQSFRC.bit.ACTSFA 0x4047 %B16 #MASK=0x3
EPwm1Regs.AQSFRC.bit.OTSFA 0x4047 %B16 #MASK=0x4
EPwm1Regs.AQSFRC.bit.ACTSFB 0x4047 %B16 #MASK=0x18
EPwm1Regs.AQSFRC.bit.OTSFB 0x4047 %B16 #MASK=0x20
EPwm1Regs.AQSFRC.bit.RLDCSF 0x4047 %B16 #MASK=0xC0
EPwm1Regs.AQSFRC.bit.rsvd1 0x4047 %B16 #MASK=0xFF00
EPwm1Regs.rsvd13 0x4048 %U16 #Unsigned
EPwm1Regs.AQCSFRC.all 0x4049 %U16 #Unsigned
EPwm1Regs.AQCSFRC.bit.CSFA 0x4049 %B16 #MASK=0x3
EPwm1Regs.AQCSFRC.bit.CSFB 0x4049 %B16 #MASK=0xC
EPwm1Regs.AQCSFRC.bit.rsvd1 0x4049 %B16 #MASK=0xFFF0
EPwm1Regs.rsvd14[0] 0x404A %U16 #Unsigned
EPwm1Regs.rsvd14[1] 0x404B %U16 #Unsigned
EPwm1Regs.rsvd14[2] 0x404C %U16 #Unsigned
EPwm1Regs.rsvd14[3] 0x404D %U16 #Unsigned
EPwm1Regs.rsvd14[4] 0x404E %U16 #Unsigned
EPwm1Regs.rsvd14[5] 0x404F %U16 #Unsigned
EPwm1Regs.DBREDHR.all 0x4050 %U16 #Unsigned
EPwm1Regs.DBREDHR.bit.rsvd1 0x4050 %B16 #MASK=0x1
EPwm1Regs.DBREDHR.bit.rsvd2 0x4050 %B16 #MASK=0xFE
EPwm1Regs.DBREDHR.bit.rsvd3 0x4050 %B16 #MASK=0x100
EPwm1Regs.DBREDHR.bit.DBREDHR 0x4050 %B16 #MASK=0xFE00
EPwm1Regs.DBRED.all 0x4051 %U16 #Unsigned
EPwm1Regs.DBRED.bit.DBRED 0x4051 %B16 #MASK=0x3FFF
EPwm1Regs.DBRED.bit.rsvd1 0x4051 %B16 #MASK=0xC000
EPwm1Regs.DBFEDHR.all 0x4052 %U16 #Unsigned
EPwm1Regs.DBFEDHR.bit.rsvd1 0x4052 %B16 #MASK=0x1
EPwm1Regs.DBFEDHR.bit.rsvd2 0x4052 %B16 #MASK=0xFE
EPwm1Regs.DBFEDHR.bit.rsvd3 0x4052 %B16 #MASK=0x100
EPwm1Regs.DBFEDHR.bit.DBFEDHR 0x4052 %B16 #MASK=0xFE00
EPwm1Regs.DBFED.all 0x4053 %U16 #Unsigned
EPwm1Regs.DBFED.bit.DBFED 0x4053 %B16 #MASK=0x3FFF
EPwm1Regs.DBFED.bit.rsvd1 0x4053 %B16 #MASK=0xC000
EPwm1Regs.rsvd15[0] 0x4054 %U16 #Unsigned
EPwm1Regs.rsvd15[1] 0x4055 %U16 #Unsigned
EPwm1Regs.rsvd15[2] 0x4056 %U16 #Unsigned
EPwm1Regs.rsvd15[3] 0x4057 %U16 #Unsigned
EPwm1Regs.rsvd15[4] 0x4058 %U16 #Unsigned
EPwm1Regs.rsvd15[5] 0x4059 %U16 #Unsigned
EPwm1Regs.rsvd15[6] 0x405A %U16 #Unsigned
EPwm1Regs.rsvd15[7] 0x405B %U16 #Unsigned
EPwm1Regs.rsvd15[8] 0x405C %U16 #Unsigned
EPwm1Regs.rsvd15[9] 0x405D %U16 #Unsigned
EPwm1Regs.rsvd15[10] 0x405E %U16 #Unsigned
EPwm1Regs.rsvd15[11] 0x405F %U16 #Unsigned
EPwm1Regs.TBPHS.all 0x4060 %U32 #Unsigned
EPwm1Regs.TBPHS.bit.TBPHSHR 0x4060 %B16 #MASK=0xFFFF
EPwm1Regs.TBPHS.bit.TBPHS 0x4061 %B16 #MASK=0xFFFF
EPwm1Regs.TBPRDHR 0x4062 %U16 #Unsigned
EPwm1Regs.TBPRD 0x4063 %U16 #Unsigned
EPwm1Regs.rsvd16[0] 0x4064 %U16 #Unsigned
EPwm1Regs.rsvd16[1] 0x4065 %U16 #Unsigned
EPwm1Regs.rsvd16[2] 0x4066 %U16 #Unsigned
EPwm1Regs.rsvd16[3] 0x4067 %U16 #Unsigned
EPwm1Regs.rsvd16[4] 0x4068 %U16 #Unsigned
EPwm1Regs.rsvd16[5] 0x4069 %U16 #Unsigned
EPwm1Regs.CMPA.all 0x406A %U32 #Unsigned
EPwm1Regs.CMPA.bit.CMPAHR 0x406A %B16 #MASK=0xFFFF
EPwm1Regs.CMPA.bit.CMPA 0x406B %B16 #MASK=0xFFFF
EPwm1Regs.CMPB.all 0x406C %U32 #Unsigned
EPwm1Regs.CMPB.bit.CMPBHR 0x406C %B16 #MASK=0xFFFF
EPwm1Regs.CMPB.bit.CMPB 0x406D %B16 #MASK=0xFFFF
EPwm1Regs.rsvd17 0x406E %U16 #Unsigned
EPwm1Regs.CMPC 0x406F %U16 #Unsigned
EPwm1Regs.rsvd18 0x4070 %U16 #Unsigned
EPwm1Regs.CMPD 0x4071 %U16 #Unsigned
EPwm1Regs.rsvd19[0] 0x4072 %U16 #Unsigned
EPwm1Regs.rsvd19[1] 0x4073 %U16 #Unsigned
EPwm1Regs.GLDCTL2.all 0x4074 %U16 #Unsigned
EPwm1Regs.GLDCTL2.bit.OSHTLD 0x4074 %B16 #MASK=0x1
EPwm1Regs.GLDCTL2.bit.GFRCLD 0x4074 %B16 #MASK=0x2
EPwm1Regs.GLDCTL2.bit.rsvd1 0x4074 %B16 #MASK=0xFFFC
EPwm1Regs.rsvd20[0] 0x4075 %U16 #Unsigned
EPwm1Regs.rsvd20[1] 0x4076 %U16 #Unsigned
EPwm1Regs.SWVDELVAL 0x4077 %U16 #Unsigned
EPwm1Regs.rsvd21[0] 0x4078 %U16 #Unsigned
EPwm1Regs.rsvd21[1] 0x4079 %U16 #Unsigned
EPwm1Regs.rsvd21[2] 0x407A %U16 #Unsigned
EPwm1Regs.rsvd21[3] 0x407B %U16 #Unsigned
EPwm1Regs.rsvd21[4] 0x407C %U16 #Unsigned
EPwm1Regs.rsvd21[5] 0x407D %U16 #Unsigned
EPwm1Regs.rsvd21[6] 0x407E %U16 #Unsigned
EPwm1Regs.rsvd21[7] 0x407F %U16 #Unsigned
EPwm1Regs.TZSEL.all 0x4080 %U16 #Unsigned
EPwm1Regs.TZSEL.bit.CBC1 0x4080 %B16 #MASK=0x1
EPwm1Regs.TZSEL.bit.CBC2 0x4080 %B16 #MASK=0x2
EPwm1Regs.TZSEL.bit.CBC3 0x4080 %B16 #MASK=0x4
EPwm1Regs.TZSEL.bit.CBC4 0x4080 %B16 #MASK=0x8
EPwm1Regs.TZSEL.bit.CBC5 0x4080 %B16 #MASK=0x10
EPwm1Regs.TZSEL.bit.CBC6 0x4080 %B16 #MASK=0x20
EPwm1Regs.TZSEL.bit.DCAEVT2 0x4080 %B16 #MASK=0x40
EPwm1Regs.TZSEL.bit.DCBEVT2 0x4080 %B16 #MASK=0x80
EPwm1Regs.TZSEL.bit.OSHT1 0x4080 %B16 #MASK=0x100
EPwm1Regs.TZSEL.bit.OSHT2 0x4080 %B16 #MASK=0x200
EPwm1Regs.TZSEL.bit.OSHT3 0x4080 %B16 #MASK=0x400
EPwm1Regs.TZSEL.bit.OSHT4 0x4080 %B16 #MASK=0x800
EPwm1Regs.TZSEL.bit.OSHT5 0x4080 %B16 #MASK=0x1000
EPwm1Regs.TZSEL.bit.OSHT6 0x4080 %B16 #MASK=0x2000
EPwm1Regs.TZSEL.bit.DCAEVT1 0x4080 %B16 #MASK=0x4000
EPwm1Regs.TZSEL.bit.DCBEVT1 0x4080 %B16 #MASK=0x8000
EPwm1Regs.rsvd22 0x4081 %U16 #Unsigned
EPwm1Regs.TZDCSEL.all 0x4082 %U16 #Unsigned
EPwm1Regs.TZDCSEL.bit.DCAEVT1 0x4082 %B16 #MASK=0x7
EPwm1Regs.TZDCSEL.bit.DCAEVT2 0x4082 %B16 #MASK=0x38
EPwm1Regs.TZDCSEL.bit.DCBEVT1 0x4082 %B16 #MASK=0x1C0
EPwm1Regs.TZDCSEL.bit.DCBEVT2 0x4082 %B16 #MASK=0xE00
EPwm1Regs.TZDCSEL.bit.rsvd1 0x4082 %B16 #MASK=0xF000
EPwm1Regs.rsvd23 0x4083 %U16 #Unsigned
EPwm1Regs.TZCTL.all 0x4084 %U16 #Unsigned
EPwm1Regs.TZCTL.bit.TZA 0x4084 %B16 #MASK=0x3
EPwm1Regs.TZCTL.bit.TZB 0x4084 %B16 #MASK=0xC
EPwm1Regs.TZCTL.bit.DCAEVT1 0x4084 %B16 #MASK=0x30
EPwm1Regs.TZCTL.bit.DCAEVT2 0x4084 %B16 #MASK=0xC0
EPwm1Regs.TZCTL.bit.DCBEVT1 0x4084 %B16 #MASK=0x300
EPwm1Regs.TZCTL.bit.DCBEVT2 0x4084 %B16 #MASK=0xC00
EPwm1Regs.TZCTL.bit.rsvd1 0x4084 %B16 #MASK=0xF000
EPwm1Regs.TZCTL2.all 0x4085 %U16 #Unsigned
EPwm1Regs.TZCTL2.bit.TZAU 0x4085 %B16 #MASK=0x7
EPwm1Regs.TZCTL2.bit.TZAD 0x4085 %B16 #MASK=0x38
EPwm1Regs.TZCTL2.bit.TZBU 0x4085 %B16 #MASK=0x1C0
EPwm1Regs.TZCTL2.bit.TZBD 0x4085 %B16 #MASK=0xE00
EPwm1Regs.TZCTL2.bit.rsvd1 0x4085 %B16 #MASK=0x7000
EPwm1Regs.TZCTL2.bit.ETZE 0x4085 %B16 #MASK=0x8000
EPwm1Regs.TZCTLDCA.all 0x4086 %U16 #Unsigned
EPwm1Regs.TZCTLDCA.bit.DCAEVT1U 0x4086 %B16 #MASK=0x7
EPwm1Regs.TZCTLDCA.bit.DCAEVT1D 0x4086 %B16 #MASK=0x38
EPwm1Regs.TZCTLDCA.bit.DCAEVT2U 0x4086 %B16 #MASK=0x1C0
EPwm1Regs.TZCTLDCA.bit.DCAEVT2D 0x4086 %B16 #MASK=0xE00
EPwm1Regs.TZCTLDCA.bit.rsvd1 0x4086 %B16 #MASK=0xF000
EPwm1Regs.TZCTLDCB.all 0x4087 %U16 #Unsigned
EPwm1Regs.TZCTLDCB.bit.DCBEVT1U 0x4087 %B16 #MASK=0x7
EPwm1Regs.TZCTLDCB.bit.DCBEVT1D 0x4087 %B16 #MASK=0x38
EPwm1Regs.TZCTLDCB.bit.DCBEVT2U 0x4087 %B16 #MASK=0x1C0
EPwm1Regs.TZCTLDCB.bit.DCBEVT2D 0x4087 %B16 #MASK=0xE00
EPwm1Regs.TZCTLDCB.bit.rsvd1 0x4087 %B16 #MASK=0xF000
EPwm1Regs.rsvd24[0] 0x4088 %U16 #Unsigned
EPwm1Regs.rsvd24[1] 0x4089 %U16 #Unsigned
EPwm1Regs.rsvd24[2] 0x408A %U16 #Unsigned
EPwm1Regs.rsvd24[3] 0x408B %U16 #Unsigned
EPwm1Regs.rsvd24[4] 0x408C %U16 #Unsigned
EPwm1Regs.TZEINT.all 0x408D %U16 #Unsigned
EPwm1Regs.TZEINT.bit.rsvd1 0x408D %B16 #MASK=0x1
EPwm1Regs.TZEINT.bit.CBC 0x408D %B16 #MASK=0x2
EPwm1Regs.TZEINT.bit.OST 0x408D %B16 #MASK=0x4
EPwm1Regs.TZEINT.bit.DCAEVT1 0x408D %B16 #MASK=0x8
EPwm1Regs.TZEINT.bit.DCAEVT2 0x408D %B16 #MASK=0x10
EPwm1Regs.TZEINT.bit.DCBEVT1 0x408D %B16 #MASK=0x20
EPwm1Regs.TZEINT.bit.DCBEVT2 0x408D %B16 #MASK=0x40
EPwm1Regs.TZEINT.bit.rsvd2 0x408D %B16 #MASK=0xFF80
EPwm1Regs.rsvd25[0] 0x408E %U16 #Unsigned
EPwm1Regs.rsvd25[1] 0x408F %U16 #Unsigned
EPwm1Regs.rsvd25[2] 0x4090 %U16 #Unsigned
EPwm1Regs.rsvd25[3] 0x4091 %U16 #Unsigned
EPwm1Regs.rsvd25[4] 0x4092 %U16 #Unsigned
EPwm1Regs.TZFLG.all 0x4093 %U16 #Unsigned
EPwm1Regs.TZFLG.bit.INT 0x4093 %B16 #MASK=0x1
EPwm1Regs.TZFLG.bit.CBC 0x4093 %B16 #MASK=0x2
EPwm1Regs.TZFLG.bit.OST 0x4093 %B16 #MASK=0x4
EPwm1Regs.TZFLG.bit.DCAEVT1 0x4093 %B16 #MASK=0x8
EPwm1Regs.TZFLG.bit.DCAEVT2 0x4093 %B16 #MASK=0x10
EPwm1Regs.TZFLG.bit.DCBEVT1 0x4093 %B16 #MASK=0x20
EPwm1Regs.TZFLG.bit.DCBEVT2 0x4093 %B16 #MASK=0x40
EPwm1Regs.TZFLG.bit.rsvd1 0x4093 %B16 #MASK=0xFF80
EPwm1Regs.TZCBCFLG.all 0x4094 %U16 #Unsigned
EPwm1Regs.TZCBCFLG.bit.CBC1 0x4094 %B16 #MASK=0x1
EPwm1Regs.TZCBCFLG.bit.CBC2 0x4094 %B16 #MASK=0x2
EPwm1Regs.TZCBCFLG.bit.CBC3 0x4094 %B16 #MASK=0x4
EPwm1Regs.TZCBCFLG.bit.CBC4 0x4094 %B16 #MASK=0x8
EPwm1Regs.TZCBCFLG.bit.CBC5 0x4094 %B16 #MASK=0x10
EPwm1Regs.TZCBCFLG.bit.CBC6 0x4094 %B16 #MASK=0x20
EPwm1Regs.TZCBCFLG.bit.DCAEVT2 0x4094 %B16 #MASK=0x40
EPwm1Regs.TZCBCFLG.bit.DCBEVT2 0x4094 %B16 #MASK=0x80
EPwm1Regs.TZCBCFLG.bit.rsvd1 0x4094 %B16 #MASK=0xFF00
EPwm1Regs.TZOSTFLG.all 0x4095 %U16 #Unsigned
EPwm1Regs.TZOSTFLG.bit.OST1 0x4095 %B16 #MASK=0x1
EPwm1Regs.TZOSTFLG.bit.OST2 0x4095 %B16 #MASK=0x2
EPwm1Regs.TZOSTFLG.bit.OST3 0x4095 %B16 #MASK=0x4
EPwm1Regs.TZOSTFLG.bit.OST4 0x4095 %B16 #MASK=0x8
EPwm1Regs.TZOSTFLG.bit.OST5 0x4095 %B16 #MASK=0x10
EPwm1Regs.TZOSTFLG.bit.OST6 0x4095 %B16 #MASK=0x20
EPwm1Regs.TZOSTFLG.bit.DCAEVT1 0x4095 %B16 #MASK=0x40
EPwm1Regs.TZOSTFLG.bit.DCBEVT1 0x4095 %B16 #MASK=0x80
EPwm1Regs.TZOSTFLG.bit.rsvd1 0x4095 %B16 #MASK=0xFF00
EPwm1Regs.rsvd26 0x4096 %U16 #Unsigned
EPwm1Regs.TZCLR.all 0x4097 %U16 #Unsigned
EPwm1Regs.TZCLR.bit.INT 0x4097 %B16 #MASK=0x1
EPwm1Regs.TZCLR.bit.CBC 0x4097 %B16 #MASK=0x2
EPwm1Regs.TZCLR.bit.OST 0x4097 %B16 #MASK=0x4
EPwm1Regs.TZCLR.bit.DCAEVT1 0x4097 %B16 #MASK=0x8
EPwm1Regs.TZCLR.bit.DCAEVT2 0x4097 %B16 #MASK=0x10
EPwm1Regs.TZCLR.bit.DCBEVT1 0x4097 %B16 #MASK=0x20
EPwm1Regs.TZCLR.bit.DCBEVT2 0x4097 %B16 #MASK=0x40
EPwm1Regs.TZCLR.bit.rsvd1 0x4097 %B16 #MASK=0x3F80
EPwm1Regs.TZCLR.bit.CBCPULSE 0x4097 %B16 #MASK=0xC000
EPwm1Regs.TZCBCCLR.all 0x4098 %U16 #Unsigned
EPwm1Regs.TZCBCCLR.bit.CBC1 0x4098 %B16 #MASK=0x1
EPwm1Regs.TZCBCCLR.bit.CBC2 0x4098 %B16 #MASK=0x2
EPwm1Regs.TZCBCCLR.bit.CBC3 0x4098 %B16 #MASK=0x4
EPwm1Regs.TZCBCCLR.bit.CBC4 0x4098 %B16 #MASK=0x8
EPwm1Regs.TZCBCCLR.bit.CBC5 0x4098 %B16 #MASK=0x10
EPwm1Regs.TZCBCCLR.bit.CBC6 0x4098 %B16 #MASK=0x20
EPwm1Regs.TZCBCCLR.bit.DCAEVT2 0x4098 %B16 #MASK=0x40
EPwm1Regs.TZCBCCLR.bit.DCBEVT2 0x4098 %B16 #MASK=0x80
EPwm1Regs.TZCBCCLR.bit.rsvd1 0x4098 %B16 #MASK=0xFF00
EPwm1Regs.TZOSTCLR.all 0x4099 %U16 #Unsigned
EPwm1Regs.TZOSTCLR.bit.OST1 0x4099 %B16 #MASK=0x1
EPwm1Regs.TZOSTCLR.bit.OST2 0x4099 %B16 #MASK=0x2
EPwm1Regs.TZOSTCLR.bit.OST3 0x4099 %B16 #MASK=0x4
EPwm1Regs.TZOSTCLR.bit.OST4 0x4099 %B16 #MASK=0x8
EPwm1Regs.TZOSTCLR.bit.OST5 0x4099 %B16 #MASK=0x10
EPwm1Regs.TZOSTCLR.bit.OST6 0x4099 %B16 #MASK=0x20
EPwm1Regs.TZOSTCLR.bit.DCAEVT1 0x4099 %B16 #MASK=0x40
EPwm1Regs.TZOSTCLR.bit.DCBEVT1 0x4099 %B16 #MASK=0x80
EPwm1Regs.TZOSTCLR.bit.rsvd1 0x4099 %B16 #MASK=0xFF00
EPwm1Regs.rsvd27 0x409A %U16 #Unsigned
EPwm1Regs.TZFRC.all 0x409B %U16 #Unsigned
EPwm1Regs.TZFRC.bit.rsvd1 0x409B %B16 #MASK=0x1
EPwm1Regs.TZFRC.bit.CBC 0x409B %B16 #MASK=0x2
EPwm1Regs.TZFRC.bit.OST 0x409B %B16 #MASK=0x4
EPwm1Regs.TZFRC.bit.DCAEVT1 0x409B %B16 #MASK=0x8
EPwm1Regs.TZFRC.bit.DCAEVT2 0x409B %B16 #MASK=0x10
EPwm1Regs.TZFRC.bit.DCBEVT1 0x409B %B16 #MASK=0x20
EPwm1Regs.TZFRC.bit.DCBEVT2 0x409B %B16 #MASK=0x40
EPwm1Regs.TZFRC.bit.rsvd2 0x409B %B16 #MASK=0xFF80
EPwm1Regs.rsvd28[0] 0x409C %U16 #Unsigned
EPwm1Regs.rsvd28[1] 0x409D %U16 #Unsigned
EPwm1Regs.rsvd28[2] 0x409E %U16 #Unsigned
EPwm1Regs.rsvd28[3] 0x409F %U16 #Unsigned
EPwm1Regs.rsvd28[4] 0x40A0 %U16 #Unsigned
EPwm1Regs.rsvd28[5] 0x40A1 %U16 #Unsigned
EPwm1Regs.rsvd28[6] 0x40A2 %U16 #Unsigned
EPwm1Regs.rsvd28[7] 0x40A3 %U16 #Unsigned
EPwm1Regs.ETSEL.all 0x40A4 %U16 #Unsigned
EPwm1Regs.ETSEL.bit.INTSEL 0x40A4 %B16 #MASK=0x7
EPwm1Regs.ETSEL.bit.INTEN 0x40A4 %B16 #MASK=0x8
EPwm1Regs.ETSEL.bit.SOCASELCMP 0x40A4 %B16 #MASK=0x10
EPwm1Regs.ETSEL.bit.SOCBSELCMP 0x40A4 %B16 #MASK=0x20
EPwm1Regs.ETSEL.bit.INTSELCMP 0x40A4 %B16 #MASK=0x40
EPwm1Regs.ETSEL.bit.rsvd1 0x40A4 %B16 #MASK=0x80
EPwm1Regs.ETSEL.bit.SOCASEL 0x40A4 %B16 #MASK=0x700
EPwm1Regs.ETSEL.bit.SOCAEN 0x40A4 %B16 #MASK=0x800
EPwm1Regs.ETSEL.bit.SOCBSEL 0x40A4 %B16 #MASK=0x7000
EPwm1Regs.ETSEL.bit.SOCBEN 0x40A4 %B16 #MASK=0x8000
EPwm1Regs.rsvd29 0x40A5 %U16 #Unsigned
EPwm1Regs.ETPS.all 0x40A6 %U16 #Unsigned
EPwm1Regs.ETPS.bit.INTPRD 0x40A6 %B16 #MASK=0x3
EPwm1Regs.ETPS.bit.INTCNT 0x40A6 %B16 #MASK=0xC
EPwm1Regs.ETPS.bit.INTPSSEL 0x40A6 %B16 #MASK=0x10
EPwm1Regs.ETPS.bit.SOCPSSEL 0x40A6 %B16 #MASK=0x20
EPwm1Regs.ETPS.bit.rsvd1 0x40A6 %B16 #MASK=0xC0
EPwm1Regs.ETPS.bit.SOCAPRD 0x40A6 %B16 #MASK=0x300
EPwm1Regs.ETPS.bit.SOCACNT 0x40A6 %B16 #MASK=0xC00
EPwm1Regs.ETPS.bit.SOCBPRD 0x40A6 %B16 #MASK=0x3000
EPwm1Regs.ETPS.bit.SOCBCNT 0x40A6 %B16 #MASK=0xC000
EPwm1Regs.rsvd30 0x40A7 %U16 #Unsigned
EPwm1Regs.ETFLG.all 0x40A8 %U16 #Unsigned
EPwm1Regs.ETFLG.bit.INT 0x40A8 %B16 #MASK=0x1
EPwm1Regs.ETFLG.bit.rsvd1 0x40A8 %B16 #MASK=0x2
EPwm1Regs.ETFLG.bit.SOCA 0x40A8 %B16 #MASK=0x4
EPwm1Regs.ETFLG.bit.SOCB 0x40A8 %B16 #MASK=0x8
EPwm1Regs.ETFLG.bit.rsvd2 0x40A8 %B16 #MASK=0xFFF0
EPwm1Regs.rsvd31 0x40A9 %U16 #Unsigned
EPwm1Regs.ETCLR.all 0x40AA %U16 #Unsigned
EPwm1Regs.ETCLR.bit.INT 0x40AA %B16 #MASK=0x1
EPwm1Regs.ETCLR.bit.rsvd1 0x40AA %B16 #MASK=0x2
EPwm1Regs.ETCLR.bit.SOCA 0x40AA %B16 #MASK=0x4
EPwm1Regs.ETCLR.bit.SOCB 0x40AA %B16 #MASK=0x8
EPwm1Regs.ETCLR.bit.rsvd2 0x40AA %B16 #MASK=0xFFF0
EPwm1Regs.rsvd32 0x40AB %U16 #Unsigned
EPwm1Regs.ETFRC.all 0x40AC %U16 #Unsigned
EPwm1Regs.ETFRC.bit.INT 0x40AC %B16 #MASK=0x1
EPwm1Regs.ETFRC.bit.rsvd1 0x40AC %B16 #MASK=0x2
EPwm1Regs.ETFRC.bit.SOCA 0x40AC %B16 #MASK=0x4
EPwm1Regs.ETFRC.bit.SOCB 0x40AC %B16 #MASK=0x8
EPwm1Regs.ETFRC.bit.rsvd2 0x40AC %B16 #MASK=0xFFF0
EPwm1Regs.rsvd33 0x40AD %U16 #Unsigned
EPwm1Regs.ETINTPS.all 0x40AE %U16 #Unsigned
EPwm1Regs.ETINTPS.bit.INTPRD2 0x40AE %B16 #MASK=0xF
EPwm1Regs.ETINTPS.bit.INTCNT2 0x40AE %B16 #MASK=0xF0
EPwm1Regs.ETINTPS.bit.rsvd1 0x40AE %B16 #MASK=0xFF00
EPwm1Regs.rsvd34 0x40AF %U16 #Unsigned
EPwm1Regs.ETSOCPS.all 0x40B0 %U16 #Unsigned
EPwm1Regs.ETSOCPS.bit.SOCAPRD2 0x40B0 %B16 #MASK=0xF
EPwm1Regs.ETSOCPS.bit.SOCACNT2 0x40B0 %B16 #MASK=0xF0
EPwm1Regs.ETSOCPS.bit.SOCBPRD2 0x40B0 %B16 #MASK=0xF00
EPwm1Regs.ETSOCPS.bit.SOCBCNT2 0x40B0 %B16 #MASK=0xF000
EPwm1Regs.rsvd35 0x40B1 %U16 #Unsigned
EPwm1Regs.ETCNTINITCTL.all 0x40B2 %U16 #Unsigned
EPwm1Regs.ETCNTINITCTL.bit.rsvd1 0x40B2 %B16 #MASK=0x3FF
EPwm1Regs.ETCNTINITCTL.bit.INTINITFRC 0x40B2 %B16 #MASK=0x400
EPwm1Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x40B2 %B16 #MASK=0x800
EPwm1Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x40B2 %B16 #MASK=0x1000
EPwm1Regs.ETCNTINITCTL.bit.INTINITEN 0x40B2 %B16 #MASK=0x2000
EPwm1Regs.ETCNTINITCTL.bit.SOCAINITEN 0x40B2 %B16 #MASK=0x4000
EPwm1Regs.ETCNTINITCTL.bit.SOCBINITEN 0x40B2 %B16 #MASK=0x8000
EPwm1Regs.rsvd36 0x40B3 %U16 #Unsigned
EPwm1Regs.ETCNTINIT.all 0x40B4 %U16 #Unsigned
EPwm1Regs.ETCNTINIT.bit.INTINIT 0x40B4 %B16 #MASK=0xF
EPwm1Regs.ETCNTINIT.bit.SOCAINIT 0x40B4 %B16 #MASK=0xF0
EPwm1Regs.ETCNTINIT.bit.SOCBINIT 0x40B4 %B16 #MASK=0xF00
EPwm1Regs.ETCNTINIT.bit.rsvd1 0x40B4 %B16 #MASK=0xF000
EPwm1Regs.rsvd37[0] 0x40B5 %U16 #Unsigned
EPwm1Regs.rsvd37[1] 0x40B6 %U16 #Unsigned
EPwm1Regs.rsvd37[2] 0x40B7 %U16 #Unsigned
EPwm1Regs.rsvd37[3] 0x40B8 %U16 #Unsigned
EPwm1Regs.rsvd37[4] 0x40B9 %U16 #Unsigned
EPwm1Regs.rsvd37[5] 0x40BA %U16 #Unsigned
EPwm1Regs.rsvd37[6] 0x40BB %U16 #Unsigned
EPwm1Regs.rsvd37[7] 0x40BC %U16 #Unsigned
EPwm1Regs.rsvd37[8] 0x40BD %U16 #Unsigned
EPwm1Regs.rsvd37[9] 0x40BE %U16 #Unsigned
EPwm1Regs.rsvd37[10] 0x40BF %U16 #Unsigned
EPwm1Regs.DCTRIPSEL.all 0x40C0 %U16 #Unsigned
EPwm1Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x40C0 %B16 #MASK=0xF
EPwm1Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x40C0 %B16 #MASK=0xF0
EPwm1Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x40C0 %B16 #MASK=0xF00
EPwm1Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x40C0 %B16 #MASK=0xF000
EPwm1Regs.rsvd38[0] 0x40C1 %U16 #Unsigned
EPwm1Regs.rsvd38[1] 0x40C2 %U16 #Unsigned
EPwm1Regs.DCACTL.all 0x40C3 %U16 #Unsigned
EPwm1Regs.DCACTL.bit.EVT1SRCSEL 0x40C3 %B16 #MASK=0x1
EPwm1Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x40C3 %B16 #MASK=0x2
EPwm1Regs.DCACTL.bit.EVT1SOCE 0x40C3 %B16 #MASK=0x4
EPwm1Regs.DCACTL.bit.EVT1SYNCE 0x40C3 %B16 #MASK=0x8
EPwm1Regs.DCACTL.bit.EVT1LATSEL 0x40C3 %B16 #MASK=0x10
EPwm1Regs.DCACTL.bit.EVT1LATCLRSEL 0x40C3 %B16 #MASK=0x60
EPwm1Regs.DCACTL.bit.EVT1LAT 0x40C3 %B16 #MASK=0x80
EPwm1Regs.DCACTL.bit.EVT2SRCSEL 0x40C3 %B16 #MASK=0x100
EPwm1Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x40C3 %B16 #MASK=0x200
EPwm1Regs.DCACTL.bit.rsvd1 0x40C3 %B16 #MASK=0xC00
EPwm1Regs.DCACTL.bit.EVT2LATSEL 0x40C3 %B16 #MASK=0x1000
EPwm1Regs.DCACTL.bit.EVT2LATCLRSEL 0x40C3 %B16 #MASK=0x6000
EPwm1Regs.DCACTL.bit.EVT2LAT 0x40C3 %B16 #MASK=0x8000
EPwm1Regs.DCBCTL.all 0x40C4 %U16 #Unsigned
EPwm1Regs.DCBCTL.bit.EVT1SRCSEL 0x40C4 %B16 #MASK=0x1
EPwm1Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x40C4 %B16 #MASK=0x2
EPwm1Regs.DCBCTL.bit.EVT1SOCE 0x40C4 %B16 #MASK=0x4
EPwm1Regs.DCBCTL.bit.EVT1SYNCE 0x40C4 %B16 #MASK=0x8
EPwm1Regs.DCBCTL.bit.EVT1LATSEL 0x40C4 %B16 #MASK=0x10
EPwm1Regs.DCBCTL.bit.EVT1LATCLRSEL 0x40C4 %B16 #MASK=0x60
EPwm1Regs.DCBCTL.bit.EVT1LAT 0x40C4 %B16 #MASK=0x80
EPwm1Regs.DCBCTL.bit.EVT2SRCSEL 0x40C4 %B16 #MASK=0x100
EPwm1Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x40C4 %B16 #MASK=0x200
EPwm1Regs.DCBCTL.bit.rsvd1 0x40C4 %B16 #MASK=0xC00
EPwm1Regs.DCBCTL.bit.EVT2LATSEL 0x40C4 %B16 #MASK=0x1000
EPwm1Regs.DCBCTL.bit.EVT2LATCLRSEL 0x40C4 %B16 #MASK=0x6000
EPwm1Regs.DCBCTL.bit.EVT2LAT 0x40C4 %B16 #MASK=0x8000
EPwm1Regs.rsvd39[0] 0x40C5 %U16 #Unsigned
EPwm1Regs.rsvd39[1] 0x40C6 %U16 #Unsigned
EPwm1Regs.DCFCTL.all 0x40C7 %U16 #Unsigned
EPwm1Regs.DCFCTL.bit.SRCSEL 0x40C7 %B16 #MASK=0x3
EPwm1Regs.DCFCTL.bit.BLANKE 0x40C7 %B16 #MASK=0x4
EPwm1Regs.DCFCTL.bit.BLANKINV 0x40C7 %B16 #MASK=0x8
EPwm1Regs.DCFCTL.bit.PULSESEL 0x40C7 %B16 #MASK=0x30
EPwm1Regs.DCFCTL.bit.EDGEFILTSEL 0x40C7 %B16 #MASK=0x40
EPwm1Regs.DCFCTL.bit.rsvd1 0x40C7 %B16 #MASK=0x80
EPwm1Regs.DCFCTL.bit.EDGEMODE 0x40C7 %B16 #MASK=0x300
EPwm1Regs.DCFCTL.bit.EDGECOUNT 0x40C7 %B16 #MASK=0x1C00
EPwm1Regs.DCFCTL.bit.EDGESTATUS 0x40C7 %B16 #MASK=0xE000
EPwm1Regs.DCCAPCTL.all 0x40C8 %U16 #Unsigned
EPwm1Regs.DCCAPCTL.bit.CAPE 0x40C8 %B16 #MASK=0x1
EPwm1Regs.DCCAPCTL.bit.SHDWMODE 0x40C8 %B16 #MASK=0x2
EPwm1Regs.DCCAPCTL.bit.rsvd1 0x40C8 %B16 #MASK=0x1FFC
EPwm1Regs.DCCAPCTL.bit.CAPSTS 0x40C8 %B16 #MASK=0x2000
EPwm1Regs.DCCAPCTL.bit.CAPCLR 0x40C8 %B16 #MASK=0x4000
EPwm1Regs.DCCAPCTL.bit.CAPMODE 0x40C8 %B16 #MASK=0x8000
EPwm1Regs.DCFOFFSET 0x40C9 %U16 #Unsigned
EPwm1Regs.DCFOFFSETCNT 0x40CA %U16 #Unsigned
EPwm1Regs.DCFWINDOW 0x40CB %U16 #Unsigned
EPwm1Regs.DCFWINDOWCNT 0x40CC %U16 #Unsigned
EPwm1Regs.BLANKPULSEMIXSEL.all 0x40CD %U16 #Unsigned
EPwm1Regs.BLANKPULSEMIXSEL.bit.ZRO 0x40CD %B16 #MASK=0x1
EPwm1Regs.BLANKPULSEMIXSEL.bit.PRD 0x40CD %B16 #MASK=0x2
EPwm1Regs.BLANKPULSEMIXSEL.bit.CAU 0x40CD %B16 #MASK=0x4
EPwm1Regs.BLANKPULSEMIXSEL.bit.CAD 0x40CD %B16 #MASK=0x8
EPwm1Regs.BLANKPULSEMIXSEL.bit.CBU 0x40CD %B16 #MASK=0x10
EPwm1Regs.BLANKPULSEMIXSEL.bit.CBD 0x40CD %B16 #MASK=0x20
EPwm1Regs.BLANKPULSEMIXSEL.bit.CCU 0x40CD %B16 #MASK=0x40
EPwm1Regs.BLANKPULSEMIXSEL.bit.CCD 0x40CD %B16 #MASK=0x80
EPwm1Regs.BLANKPULSEMIXSEL.bit.CDU 0x40CD %B16 #MASK=0x100
EPwm1Regs.BLANKPULSEMIXSEL.bit.CDD 0x40CD %B16 #MASK=0x200
EPwm1Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x40CD %B16 #MASK=0xFC00
EPwm1Regs.rsvd40 0x40CE %U16 #Unsigned
EPwm1Regs.DCCAP 0x40CF %U16 #Unsigned
EPwm1Regs.rsvd41[0] 0x40D0 %U16 #Unsigned
EPwm1Regs.rsvd41[1] 0x40D1 %U16 #Unsigned
EPwm1Regs.DCAHTRIPSEL.all 0x40D2 %U16 #Unsigned
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x40D2 %B16 #MASK=0x1
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x40D2 %B16 #MASK=0x2
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x40D2 %B16 #MASK=0x4
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x40D2 %B16 #MASK=0x8
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x40D2 %B16 #MASK=0x10
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x40D2 %B16 #MASK=0x20
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x40D2 %B16 #MASK=0x40
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x40D2 %B16 #MASK=0x80
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x40D2 %B16 #MASK=0x100
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x40D2 %B16 #MASK=0x200
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x40D2 %B16 #MASK=0x400
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x40D2 %B16 #MASK=0x800
EPwm1Regs.DCAHTRIPSEL.bit.rsvd1 0x40D2 %B16 #MASK=0x1000
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x40D2 %B16 #MASK=0x2000
EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x40D2 %B16 #MASK=0x4000
EPwm1Regs.DCAHTRIPSEL.bit.rsvd2 0x40D2 %B16 #MASK=0x8000
EPwm1Regs.DCALTRIPSEL.all 0x40D3 %U16 #Unsigned
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x40D3 %B16 #MASK=0x1
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x40D3 %B16 #MASK=0x2
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x40D3 %B16 #MASK=0x4
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x40D3 %B16 #MASK=0x8
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x40D3 %B16 #MASK=0x10
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x40D3 %B16 #MASK=0x20
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x40D3 %B16 #MASK=0x40
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x40D3 %B16 #MASK=0x80
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x40D3 %B16 #MASK=0x100
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x40D3 %B16 #MASK=0x200
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x40D3 %B16 #MASK=0x400
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x40D3 %B16 #MASK=0x800
EPwm1Regs.DCALTRIPSEL.bit.rsvd1 0x40D3 %B16 #MASK=0x1000
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x40D3 %B16 #MASK=0x2000
EPwm1Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x40D3 %B16 #MASK=0x4000
EPwm1Regs.DCALTRIPSEL.bit.rsvd2 0x40D3 %B16 #MASK=0x8000
EPwm1Regs.DCBHTRIPSEL.all 0x40D4 %U16 #Unsigned
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x40D4 %B16 #MASK=0x1
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x40D4 %B16 #MASK=0x2
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x40D4 %B16 #MASK=0x4
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x40D4 %B16 #MASK=0x8
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x40D4 %B16 #MASK=0x10
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x40D4 %B16 #MASK=0x20
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x40D4 %B16 #MASK=0x40
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x40D4 %B16 #MASK=0x80
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x40D4 %B16 #MASK=0x100
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x40D4 %B16 #MASK=0x200
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x40D4 %B16 #MASK=0x400
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x40D4 %B16 #MASK=0x800
EPwm1Regs.DCBHTRIPSEL.bit.rsvd1 0x40D4 %B16 #MASK=0x1000
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x40D4 %B16 #MASK=0x2000
EPwm1Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x40D4 %B16 #MASK=0x4000
EPwm1Regs.DCBHTRIPSEL.bit.rsvd2 0x40D4 %B16 #MASK=0x8000
EPwm1Regs.DCBLTRIPSEL.all 0x40D5 %U16 #Unsigned
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x40D5 %B16 #MASK=0x1
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x40D5 %B16 #MASK=0x2
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x40D5 %B16 #MASK=0x4
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x40D5 %B16 #MASK=0x8
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x40D5 %B16 #MASK=0x10
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x40D5 %B16 #MASK=0x20
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x40D5 %B16 #MASK=0x40
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x40D5 %B16 #MASK=0x80
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x40D5 %B16 #MASK=0x100
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x40D5 %B16 #MASK=0x200
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x40D5 %B16 #MASK=0x400
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x40D5 %B16 #MASK=0x800
EPwm1Regs.DCBLTRIPSEL.bit.rsvd1 0x40D5 %B16 #MASK=0x1000
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x40D5 %B16 #MASK=0x2000
EPwm1Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x40D5 %B16 #MASK=0x4000
EPwm1Regs.DCBLTRIPSEL.bit.rsvd2 0x40D5 %B16 #MASK=0x8000
EPwm1Regs.rsvd42[0] 0x40D6 %U16 #Unsigned
EPwm1Regs.rsvd42[1] 0x40D7 %U16 #Unsigned
EPwm1Regs.rsvd42[2] 0x40D8 %U16 #Unsigned
EPwm1Regs.rsvd42[3] 0x40D9 %U16 #Unsigned
EPwm1Regs.rsvd42[4] 0x40DA %U16 #Unsigned
EPwm1Regs.rsvd42[5] 0x40DB %U16 #Unsigned
EPwm1Regs.rsvd42[6] 0x40DC %U16 #Unsigned
EPwm1Regs.rsvd42[7] 0x40DD %U16 #Unsigned
EPwm1Regs.rsvd42[8] 0x40DE %U16 #Unsigned
EPwm1Regs.rsvd42[9] 0x40DF %U16 #Unsigned
EPwm1Regs.rsvd42[10] 0x40E0 %U16 #Unsigned
EPwm1Regs.rsvd42[11] 0x40E1 %U16 #Unsigned
EPwm1Regs.rsvd42[12] 0x40E2 %U16 #Unsigned
EPwm1Regs.rsvd42[13] 0x40E3 %U16 #Unsigned
EPwm1Regs.rsvd42[14] 0x40E4 %U16 #Unsigned
EPwm1Regs.rsvd42[15] 0x40E5 %U16 #Unsigned
EPwm1Regs.rsvd42[16] 0x40E6 %U16 #Unsigned
EPwm1Regs.rsvd42[17] 0x40E7 %U16 #Unsigned
EPwm1Regs.rsvd42[18] 0x40E8 %U16 #Unsigned
EPwm1Regs.rsvd42[19] 0x40E9 %U16 #Unsigned
EPwm1Regs.rsvd42[20] 0x40EA %U16 #Unsigned
EPwm1Regs.rsvd42[21] 0x40EB %U16 #Unsigned
EPwm1Regs.rsvd42[22] 0x40EC %U16 #Unsigned
EPwm1Regs.rsvd42[23] 0x40ED %U16 #Unsigned
EPwm1Regs.rsvd42[24] 0x40EE %U16 #Unsigned
EPwm1Regs.rsvd42[25] 0x40EF %U16 #Unsigned
EPwm1Regs.rsvd42[26] 0x40F0 %U16 #Unsigned
EPwm1Regs.rsvd42[27] 0x40F1 %U16 #Unsigned
EPwm1Regs.rsvd42[28] 0x40F2 %U16 #Unsigned
EPwm1Regs.rsvd42[29] 0x40F3 %U16 #Unsigned
EPwm1Regs.rsvd42[30] 0x40F4 %U16 #Unsigned
EPwm1Regs.rsvd42[31] 0x40F5 %U16 #Unsigned
EPwm1Regs.rsvd42[32] 0x40F6 %U16 #Unsigned
EPwm1Regs.rsvd42[33] 0x40F7 %U16 #Unsigned
EPwm1Regs.rsvd42[34] 0x40F8 %U16 #Unsigned
EPwm1Regs.rsvd42[35] 0x40F9 %U16 #Unsigned
EPwm1Regs.EPWMLOCK.all 0x40FA %U32 #Unsigned
EPwm1Regs.EPWMLOCK.bit.HRLOCK 0x40FA %B16 #MASK=0x1
EPwm1Regs.EPWMLOCK.bit.GLLOCK 0x40FA %B16 #MASK=0x2
EPwm1Regs.EPWMLOCK.bit.TZCFGLOCK 0x40FA %B16 #MASK=0x4
EPwm1Regs.EPWMLOCK.bit.TZCLRLOCK 0x40FA %B16 #MASK=0x8
EPwm1Regs.EPWMLOCK.bit.DCLOCK 0x40FA %B16 #MASK=0x10
EPwm1Regs.EPWMLOCK.bit.rsvd1 0x40FA %B16 #MASK=0xFFE0
EPwm1Regs.EPWMLOCK.bit.KEY 0x40FB %B16 #MASK=0xFFFF
EPwm1Regs.rsvd43 0x40FC %U16 #Unsigned
EPwm1Regs.HWVDELVAL 0x40FD %U16 #Unsigned
EPwm1Regs.VCNTVAL 0x40FE %U16 #Unsigned
EPwm2Regs.TBCTL.all 0x4100 %U16 #Unsigned
EPwm2Regs.TBCTL.bit.CTRMODE 0x4100 %B16 #MASK=0x3
EPwm2Regs.TBCTL.bit.PHSEN 0x4100 %B16 #MASK=0x4
EPwm2Regs.TBCTL.bit.PRDLD 0x4100 %B16 #MASK=0x8
EPwm2Regs.TBCTL.bit.rsvd1 0x4100 %B16 #MASK=0x30
EPwm2Regs.TBCTL.bit.SWFSYNC 0x4100 %B16 #MASK=0x40
EPwm2Regs.TBCTL.bit.HSPCLKDIV 0x4100 %B16 #MASK=0x380
EPwm2Regs.TBCTL.bit.CLKDIV 0x4100 %B16 #MASK=0x1C00
EPwm2Regs.TBCTL.bit.PHSDIR 0x4100 %B16 #MASK=0x2000
EPwm2Regs.TBCTL.bit.FREE_SOFT 0x4100 %B16 #MASK=0xC000
EPwm2Regs.TBCTL2.all 0x4101 %U16 #Unsigned
EPwm2Regs.TBCTL2.bit.rsvd1 0x4101 %B16 #MASK=0x1F
EPwm2Regs.TBCTL2.bit.rsvd2 0x4101 %B16 #MASK=0x20
EPwm2Regs.TBCTL2.bit.OSHTSYNCMODE 0x4101 %B16 #MASK=0x40
EPwm2Regs.TBCTL2.bit.OSHTSYNC 0x4101 %B16 #MASK=0x80
EPwm2Regs.TBCTL2.bit.rsvd3 0x4101 %B16 #MASK=0xF00
EPwm2Regs.TBCTL2.bit.rsvd4 0x4101 %B16 #MASK=0x3000
EPwm2Regs.TBCTL2.bit.PRDLDSYNC 0x4101 %B16 #MASK=0xC000
EPwm2Regs.rsvd1 0x4102 %U16 #Unsigned
EPwm2Regs.EPWMSYNCINSEL.all 0x4103 %U16 #Unsigned
EPwm2Regs.EPWMSYNCINSEL.bit.SEL 0x4103 %B16 #MASK=0x1F
EPwm2Regs.EPWMSYNCINSEL.bit.rsvd1 0x4103 %B16 #MASK=0xFFE0
EPwm2Regs.TBCTR 0x4104 %U16 #Unsigned
EPwm2Regs.TBSTS.all 0x4105 %U16 #Unsigned
EPwm2Regs.TBSTS.bit.CTRDIR 0x4105 %B16 #MASK=0x1
EPwm2Regs.TBSTS.bit.SYNCI 0x4105 %B16 #MASK=0x2
EPwm2Regs.TBSTS.bit.CTRMAX 0x4105 %B16 #MASK=0x4
EPwm2Regs.TBSTS.bit.rsvd1 0x4105 %B16 #MASK=0xFFF8
EPwm2Regs.EPWMSYNCOUTEN.all 0x4106 %U16 #Unsigned
EPwm2Regs.EPWMSYNCOUTEN.bit.SWEN 0x4106 %B16 #MASK=0x1
EPwm2Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4106 %B16 #MASK=0x2
EPwm2Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4106 %B16 #MASK=0x4
EPwm2Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4106 %B16 #MASK=0x8
EPwm2Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4106 %B16 #MASK=0x10
EPwm2Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4106 %B16 #MASK=0x20
EPwm2Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4106 %B16 #MASK=0x40
EPwm2Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4106 %B16 #MASK=0x80
EPwm2Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4106 %B16 #MASK=0xFF00
EPwm2Regs.TBCTL3.all 0x4107 %U16 #Unsigned
EPwm2Regs.TBCTL3.bit.OSSFRCEN 0x4107 %B16 #MASK=0x1
EPwm2Regs.TBCTL3.bit.rsvd1 0x4107 %B16 #MASK=0xFFFE
EPwm2Regs.CMPCTL.all 0x4108 %U16 #Unsigned
EPwm2Regs.CMPCTL.bit.LOADAMODE 0x4108 %B16 #MASK=0x3
EPwm2Regs.CMPCTL.bit.LOADBMODE 0x4108 %B16 #MASK=0xC
EPwm2Regs.CMPCTL.bit.SHDWAMODE 0x4108 %B16 #MASK=0x10
EPwm2Regs.CMPCTL.bit.rsvd1 0x4108 %B16 #MASK=0x20
EPwm2Regs.CMPCTL.bit.SHDWBMODE 0x4108 %B16 #MASK=0x40
EPwm2Regs.CMPCTL.bit.rsvd2 0x4108 %B16 #MASK=0x80
EPwm2Regs.CMPCTL.bit.SHDWAFULL 0x4108 %B16 #MASK=0x100
EPwm2Regs.CMPCTL.bit.SHDWBFULL 0x4108 %B16 #MASK=0x200
EPwm2Regs.CMPCTL.bit.LOADASYNC 0x4108 %B16 #MASK=0xC00
EPwm2Regs.CMPCTL.bit.LOADBSYNC 0x4108 %B16 #MASK=0x3000
EPwm2Regs.CMPCTL.bit.rsvd3 0x4108 %B16 #MASK=0xC000
EPwm2Regs.CMPCTL2.all 0x4109 %U16 #Unsigned
EPwm2Regs.CMPCTL2.bit.LOADCMODE 0x4109 %B16 #MASK=0x3
EPwm2Regs.CMPCTL2.bit.LOADDMODE 0x4109 %B16 #MASK=0xC
EPwm2Regs.CMPCTL2.bit.SHDWCMODE 0x4109 %B16 #MASK=0x10
EPwm2Regs.CMPCTL2.bit.rsvd1 0x4109 %B16 #MASK=0x20
EPwm2Regs.CMPCTL2.bit.SHDWDMODE 0x4109 %B16 #MASK=0x40
EPwm2Regs.CMPCTL2.bit.rsvd2 0x4109 %B16 #MASK=0x380
EPwm2Regs.CMPCTL2.bit.LOADCSYNC 0x4109 %B16 #MASK=0xC00
EPwm2Regs.CMPCTL2.bit.LOADDSYNC 0x4109 %B16 #MASK=0x3000
EPwm2Regs.CMPCTL2.bit.rsvd3 0x4109 %B16 #MASK=0xC000
EPwm2Regs.rsvd2[0] 0x410A %U16 #Unsigned
EPwm2Regs.rsvd2[1] 0x410B %U16 #Unsigned
EPwm2Regs.DBCTL.all 0x410C %U16 #Unsigned
EPwm2Regs.DBCTL.bit.OUT_MODE 0x410C %B16 #MASK=0x3
EPwm2Regs.DBCTL.bit.POLSEL 0x410C %B16 #MASK=0xC
EPwm2Regs.DBCTL.bit.IN_MODE 0x410C %B16 #MASK=0x30
EPwm2Regs.DBCTL.bit.LOADREDMODE 0x410C %B16 #MASK=0xC0
EPwm2Regs.DBCTL.bit.LOADFEDMODE 0x410C %B16 #MASK=0x300
EPwm2Regs.DBCTL.bit.SHDWDBREDMODE 0x410C %B16 #MASK=0x400
EPwm2Regs.DBCTL.bit.SHDWDBFEDMODE 0x410C %B16 #MASK=0x800
EPwm2Regs.DBCTL.bit.OUTSWAP 0x410C %B16 #MASK=0x3000
EPwm2Regs.DBCTL.bit.DEDB_MODE 0x410C %B16 #MASK=0x4000
EPwm2Regs.DBCTL.bit.HALFCYCLE 0x410C %B16 #MASK=0x8000
EPwm2Regs.DBCTL2.all 0x410D %U16 #Unsigned
EPwm2Regs.DBCTL2.bit.LOADDBCTLMODE 0x410D %B16 #MASK=0x3
EPwm2Regs.DBCTL2.bit.SHDWDBCTLMODE 0x410D %B16 #MASK=0x4
EPwm2Regs.DBCTL2.bit.rsvd1 0x410D %B16 #MASK=0xFFF8
EPwm2Regs.rsvd3[0] 0x410E %U16 #Unsigned
EPwm2Regs.rsvd3[1] 0x410F %U16 #Unsigned
EPwm2Regs.AQCTL.all 0x4110 %U16 #Unsigned
EPwm2Regs.AQCTL.bit.LDAQAMODE 0x4110 %B16 #MASK=0x3
EPwm2Regs.AQCTL.bit.LDAQBMODE 0x4110 %B16 #MASK=0xC
EPwm2Regs.AQCTL.bit.SHDWAQAMODE 0x4110 %B16 #MASK=0x10
EPwm2Regs.AQCTL.bit.rsvd1 0x4110 %B16 #MASK=0x20
EPwm2Regs.AQCTL.bit.SHDWAQBMODE 0x4110 %B16 #MASK=0x40
EPwm2Regs.AQCTL.bit.rsvd2 0x4110 %B16 #MASK=0x80
EPwm2Regs.AQCTL.bit.LDAQASYNC 0x4110 %B16 #MASK=0x300
EPwm2Regs.AQCTL.bit.LDAQBSYNC 0x4110 %B16 #MASK=0xC00
EPwm2Regs.AQCTL.bit.rsvd3 0x4110 %B16 #MASK=0xF000
EPwm2Regs.AQTSRCSEL.all 0x4111 %U16 #Unsigned
EPwm2Regs.AQTSRCSEL.bit.T1SEL 0x4111 %B16 #MASK=0xF
EPwm2Regs.AQTSRCSEL.bit.T2SEL 0x4111 %B16 #MASK=0xF0
EPwm2Regs.AQTSRCSEL.bit.rsvd1 0x4111 %B16 #MASK=0xFF00
EPwm2Regs.rsvd4[0] 0x4112 %U16 #Unsigned
EPwm2Regs.rsvd4[1] 0x4113 %U16 #Unsigned
EPwm2Regs.PCCTL.all 0x4114 %U16 #Unsigned
EPwm2Regs.PCCTL.bit.CHPEN 0x4114 %B16 #MASK=0x1
EPwm2Regs.PCCTL.bit.OSHTWTH 0x4114 %B16 #MASK=0x1E
EPwm2Regs.PCCTL.bit.CHPFREQ 0x4114 %B16 #MASK=0xE0
EPwm2Regs.PCCTL.bit.CHPDUTY 0x4114 %B16 #MASK=0x700
EPwm2Regs.PCCTL.bit.rsvd1 0x4114 %B16 #MASK=0xF800
EPwm2Regs.rsvd5[0] 0x4115 %U16 #Unsigned
EPwm2Regs.rsvd5[1] 0x4116 %U16 #Unsigned
EPwm2Regs.rsvd5[2] 0x4117 %U16 #Unsigned
EPwm2Regs.VCAPCTL.all 0x4118 %U16 #Unsigned
EPwm2Regs.VCAPCTL.bit.VCAPE 0x4118 %B16 #MASK=0x1
EPwm2Regs.VCAPCTL.bit.VCAPSTART 0x4118 %B16 #MASK=0x2
EPwm2Regs.VCAPCTL.bit.TRIGSEL 0x4118 %B16 #MASK=0x1C
EPwm2Regs.VCAPCTL.bit.rsvd1 0x4118 %B16 #MASK=0x60
EPwm2Regs.VCAPCTL.bit.VDELAYDIV 0x4118 %B16 #MASK=0x380
EPwm2Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4118 %B16 #MASK=0x400
EPwm2Regs.VCAPCTL.bit.rsvd2 0x4118 %B16 #MASK=0xF800
EPwm2Regs.VCNTCFG.all 0x4119 %U16 #Unsigned
EPwm2Regs.VCNTCFG.bit.STARTEDGE 0x4119 %B16 #MASK=0xF
EPwm2Regs.VCNTCFG.bit.rsvd1 0x4119 %B16 #MASK=0x70
EPwm2Regs.VCNTCFG.bit.STARTEDGESTS 0x4119 %B16 #MASK=0x80
EPwm2Regs.VCNTCFG.bit.STOPEDGE 0x4119 %B16 #MASK=0xF00
EPwm2Regs.VCNTCFG.bit.rsvd2 0x4119 %B16 #MASK=0x7000
EPwm2Regs.VCNTCFG.bit.STOPEDGESTS 0x4119 %B16 #MASK=0x8000
EPwm2Regs.rsvd6[0] 0x411A %U16 #Unsigned
EPwm2Regs.rsvd6[1] 0x411B %U16 #Unsigned
EPwm2Regs.rsvd6[2] 0x411C %U16 #Unsigned
EPwm2Regs.rsvd6[3] 0x411D %U16 #Unsigned
EPwm2Regs.rsvd6[4] 0x411E %U16 #Unsigned
EPwm2Regs.rsvd6[5] 0x411F %U16 #Unsigned
EPwm2Regs.HRCNFG.all 0x4120 %U16 #Unsigned
EPwm2Regs.HRCNFG.bit.EDGMODE 0x4120 %B16 #MASK=0x3
EPwm2Regs.HRCNFG.bit.CTLMODE 0x4120 %B16 #MASK=0x4
EPwm2Regs.HRCNFG.bit.HRLOAD 0x4120 %B16 #MASK=0x18
EPwm2Regs.HRCNFG.bit.SELOUTB 0x4120 %B16 #MASK=0x20
EPwm2Regs.HRCNFG.bit.AUTOCONV 0x4120 %B16 #MASK=0x40
EPwm2Regs.HRCNFG.bit.SWAPAB 0x4120 %B16 #MASK=0x80
EPwm2Regs.HRCNFG.bit.EDGMODEB 0x4120 %B16 #MASK=0x300
EPwm2Regs.HRCNFG.bit.CTLMODEB 0x4120 %B16 #MASK=0x400
EPwm2Regs.HRCNFG.bit.HRLOADB 0x4120 %B16 #MASK=0x1800
EPwm2Regs.HRCNFG.bit.rsvd1 0x4120 %B16 #MASK=0x2000
EPwm2Regs.HRCNFG.bit.rsvd2 0x4120 %B16 #MASK=0xC000
EPwm2Regs.HRPWR.all 0x4121 %U16 #Unsigned
EPwm2Regs.HRPWR.bit.rsvd1 0x4121 %B16 #MASK=0x3
EPwm2Regs.HRPWR.bit.rsvd2 0x4121 %B16 #MASK=0x4
EPwm2Regs.HRPWR.bit.rsvd3 0x4121 %B16 #MASK=0x8
EPwm2Regs.HRPWR.bit.rsvd4 0x4121 %B16 #MASK=0x10
EPwm2Regs.HRPWR.bit.rsvd5 0x4121 %B16 #MASK=0x20
EPwm2Regs.HRPWR.bit.rsvd6 0x4121 %B16 #MASK=0x3C0
EPwm2Regs.HRPWR.bit.rsvd7 0x4121 %B16 #MASK=0x7C00
EPwm2Regs.HRPWR.bit.CALPWRON 0x4121 %B16 #MASK=0x8000
EPwm2Regs.rsvd7[0] 0x4122 %U16 #Unsigned
EPwm2Regs.rsvd7[1] 0x4123 %U16 #Unsigned
EPwm2Regs.rsvd7[2] 0x4124 %U16 #Unsigned
EPwm2Regs.rsvd7[3] 0x4125 %U16 #Unsigned
EPwm2Regs.HRMSTEP.all 0x4126 %U16 #Unsigned
EPwm2Regs.HRMSTEP.bit.HRMSTEP 0x4126 %B16 #MASK=0xFF
EPwm2Regs.HRMSTEP.bit.rsvd1 0x4126 %B16 #MASK=0xFF00
EPwm2Regs.HRCNFG2.all 0x4127 %U16 #Unsigned
EPwm2Regs.HRCNFG2.bit.EDGMODEDB 0x4127 %B16 #MASK=0x3
EPwm2Regs.HRCNFG2.bit.CTLMODEDBRED 0x4127 %B16 #MASK=0xC
EPwm2Regs.HRCNFG2.bit.CTLMODEDBFED 0x4127 %B16 #MASK=0x30
EPwm2Regs.HRCNFG2.bit.rsvd1 0x4127 %B16 #MASK=0x3FC0
EPwm2Regs.HRCNFG2.bit.rsvd2 0x4127 %B16 #MASK=0x4000
EPwm2Regs.HRCNFG2.bit.rsvd3 0x4127 %B16 #MASK=0x8000
EPwm2Regs.rsvd8[0] 0x4128 %U16 #Unsigned
EPwm2Regs.rsvd8[1] 0x4129 %U16 #Unsigned
EPwm2Regs.rsvd8[2] 0x412A %U16 #Unsigned
EPwm2Regs.rsvd8[3] 0x412B %U16 #Unsigned
EPwm2Regs.rsvd8[4] 0x412C %U16 #Unsigned
EPwm2Regs.HRPCTL.all 0x412D %U16 #Unsigned
EPwm2Regs.HRPCTL.bit.HRPE 0x412D %B16 #MASK=0x1
EPwm2Regs.HRPCTL.bit.PWMSYNCSEL 0x412D %B16 #MASK=0x2
EPwm2Regs.HRPCTL.bit.TBPHSHRLOADE 0x412D %B16 #MASK=0x4
EPwm2Regs.HRPCTL.bit.rsvd1 0x412D %B16 #MASK=0x8
EPwm2Regs.HRPCTL.bit.PWMSYNCSELX 0x412D %B16 #MASK=0x70
EPwm2Regs.HRPCTL.bit.rsvd2 0x412D %B16 #MASK=0xFF80
EPwm2Regs.TRREM.all 0x412E %U16 #Unsigned
EPwm2Regs.TRREM.bit.TRREM 0x412E %B16 #MASK=0x7FF
EPwm2Regs.TRREM.bit.rsvd1 0x412E %B16 #MASK=0xF800
EPwm2Regs.rsvd9[0] 0x412F %U16 #Unsigned
EPwm2Regs.rsvd9[1] 0x4130 %U16 #Unsigned
EPwm2Regs.rsvd9[2] 0x4131 %U16 #Unsigned
EPwm2Regs.rsvd9[3] 0x4132 %U16 #Unsigned
EPwm2Regs.rsvd9[4] 0x4133 %U16 #Unsigned
EPwm2Regs.GLDCTL.all 0x4134 %U16 #Unsigned
EPwm2Regs.GLDCTL.bit.GLD 0x4134 %B16 #MASK=0x1
EPwm2Regs.GLDCTL.bit.GLDMODE 0x4134 %B16 #MASK=0x1E
EPwm2Regs.GLDCTL.bit.OSHTMODE 0x4134 %B16 #MASK=0x20
EPwm2Regs.GLDCTL.bit.rsvd1 0x4134 %B16 #MASK=0x40
EPwm2Regs.GLDCTL.bit.GLDPRD 0x4134 %B16 #MASK=0x380
EPwm2Regs.GLDCTL.bit.GLDCNT 0x4134 %B16 #MASK=0x1C00
EPwm2Regs.GLDCTL.bit.rsvd2 0x4134 %B16 #MASK=0xE000
EPwm2Regs.GLDCFG.all 0x4135 %U16 #Unsigned
EPwm2Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4135 %B16 #MASK=0x1
EPwm2Regs.GLDCFG.bit.CMPA_CMPAHR 0x4135 %B16 #MASK=0x2
EPwm2Regs.GLDCFG.bit.CMPB_CMPBHR 0x4135 %B16 #MASK=0x4
EPwm2Regs.GLDCFG.bit.CMPC 0x4135 %B16 #MASK=0x8
EPwm2Regs.GLDCFG.bit.CMPD 0x4135 %B16 #MASK=0x10
EPwm2Regs.GLDCFG.bit.DBRED_DBREDHR 0x4135 %B16 #MASK=0x20
EPwm2Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4135 %B16 #MASK=0x40
EPwm2Regs.GLDCFG.bit.DBCTL 0x4135 %B16 #MASK=0x80
EPwm2Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4135 %B16 #MASK=0x100
EPwm2Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4135 %B16 #MASK=0x200
EPwm2Regs.GLDCFG.bit.AQCSFRC 0x4135 %B16 #MASK=0x400
EPwm2Regs.GLDCFG.bit.rsvd1 0x4135 %B16 #MASK=0xF800
EPwm2Regs.rsvd10[0] 0x4136 %U16 #Unsigned
EPwm2Regs.rsvd10[1] 0x4137 %U16 #Unsigned
EPwm2Regs.EPWMXLINK.all 0x4138 %U32 #Unsigned
EPwm2Regs.EPWMXLINK.bit.TBPRDLINK 0x4138 %B16 #MASK=0xF
EPwm2Regs.EPWMXLINK.bit.CMPALINK 0x4138 %B16 #MASK=0xF0
EPwm2Regs.EPWMXLINK.bit.CMPBLINK 0x4138 %B16 #MASK=0xF00
EPwm2Regs.EPWMXLINK.bit.CMPCLINK 0x4138 %B16 #MASK=0xF000
EPwm2Regs.EPWMXLINK.bit.CMPDLINK 0x4139 %B16 #MASK=0xF
EPwm2Regs.EPWMXLINK.bit.rsvd1 0x4139 %B16 #MASK=0xFF0
EPwm2Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4139 %B16 #MASK=0xF000
EPwm2Regs.rsvd11[0] 0x413A %U16 #Unsigned
EPwm2Regs.rsvd11[1] 0x413B %U16 #Unsigned
EPwm2Regs.rsvd11[2] 0x413C %U16 #Unsigned
EPwm2Regs.rsvd11[3] 0x413D %U16 #Unsigned
EPwm2Regs.rsvd11[4] 0x413E %U16 #Unsigned
EPwm2Regs.rsvd11[5] 0x413F %U16 #Unsigned
EPwm2Regs.AQCTLA.all 0x4140 %U16 #Unsigned
EPwm2Regs.AQCTLA.bit.ZRO 0x4140 %B16 #MASK=0x3
EPwm2Regs.AQCTLA.bit.PRD 0x4140 %B16 #MASK=0xC
EPwm2Regs.AQCTLA.bit.CAU 0x4140 %B16 #MASK=0x30
EPwm2Regs.AQCTLA.bit.CAD 0x4140 %B16 #MASK=0xC0
EPwm2Regs.AQCTLA.bit.CBU 0x4140 %B16 #MASK=0x300
EPwm2Regs.AQCTLA.bit.CBD 0x4140 %B16 #MASK=0xC00
EPwm2Regs.AQCTLA.bit.rsvd1 0x4140 %B16 #MASK=0xF000
EPwm2Regs.AQCTLA2.all 0x4141 %U16 #Unsigned
EPwm2Regs.AQCTLA2.bit.T1U 0x4141 %B16 #MASK=0x3
EPwm2Regs.AQCTLA2.bit.T1D 0x4141 %B16 #MASK=0xC
EPwm2Regs.AQCTLA2.bit.T2U 0x4141 %B16 #MASK=0x30
EPwm2Regs.AQCTLA2.bit.T2D 0x4141 %B16 #MASK=0xC0
EPwm2Regs.AQCTLA2.bit.rsvd1 0x4141 %B16 #MASK=0xFF00
EPwm2Regs.AQCTLB.all 0x4142 %U16 #Unsigned
EPwm2Regs.AQCTLB.bit.ZRO 0x4142 %B16 #MASK=0x3
EPwm2Regs.AQCTLB.bit.PRD 0x4142 %B16 #MASK=0xC
EPwm2Regs.AQCTLB.bit.CAU 0x4142 %B16 #MASK=0x30
EPwm2Regs.AQCTLB.bit.CAD 0x4142 %B16 #MASK=0xC0
EPwm2Regs.AQCTLB.bit.CBU 0x4142 %B16 #MASK=0x300
EPwm2Regs.AQCTLB.bit.CBD 0x4142 %B16 #MASK=0xC00
EPwm2Regs.AQCTLB.bit.rsvd1 0x4142 %B16 #MASK=0xF000
EPwm2Regs.AQCTLB2.all 0x4143 %U16 #Unsigned
EPwm2Regs.AQCTLB2.bit.T1U 0x4143 %B16 #MASK=0x3
EPwm2Regs.AQCTLB2.bit.T1D 0x4143 %B16 #MASK=0xC
EPwm2Regs.AQCTLB2.bit.T2U 0x4143 %B16 #MASK=0x30
EPwm2Regs.AQCTLB2.bit.T2D 0x4143 %B16 #MASK=0xC0
EPwm2Regs.AQCTLB2.bit.rsvd1 0x4143 %B16 #MASK=0xFF00
EPwm2Regs.rsvd12[0] 0x4144 %U16 #Unsigned
EPwm2Regs.rsvd12[1] 0x4145 %U16 #Unsigned
EPwm2Regs.rsvd12[2] 0x4146 %U16 #Unsigned
EPwm2Regs.AQSFRC.all 0x4147 %U16 #Unsigned
EPwm2Regs.AQSFRC.bit.ACTSFA 0x4147 %B16 #MASK=0x3
EPwm2Regs.AQSFRC.bit.OTSFA 0x4147 %B16 #MASK=0x4
EPwm2Regs.AQSFRC.bit.ACTSFB 0x4147 %B16 #MASK=0x18
EPwm2Regs.AQSFRC.bit.OTSFB 0x4147 %B16 #MASK=0x20
EPwm2Regs.AQSFRC.bit.RLDCSF 0x4147 %B16 #MASK=0xC0
EPwm2Regs.AQSFRC.bit.rsvd1 0x4147 %B16 #MASK=0xFF00
EPwm2Regs.rsvd13 0x4148 %U16 #Unsigned
EPwm2Regs.AQCSFRC.all 0x4149 %U16 #Unsigned
EPwm2Regs.AQCSFRC.bit.CSFA 0x4149 %B16 #MASK=0x3
EPwm2Regs.AQCSFRC.bit.CSFB 0x4149 %B16 #MASK=0xC
EPwm2Regs.AQCSFRC.bit.rsvd1 0x4149 %B16 #MASK=0xFFF0
EPwm2Regs.rsvd14[0] 0x414A %U16 #Unsigned
EPwm2Regs.rsvd14[1] 0x414B %U16 #Unsigned
EPwm2Regs.rsvd14[2] 0x414C %U16 #Unsigned
EPwm2Regs.rsvd14[3] 0x414D %U16 #Unsigned
EPwm2Regs.rsvd14[4] 0x414E %U16 #Unsigned
EPwm2Regs.rsvd14[5] 0x414F %U16 #Unsigned
EPwm2Regs.DBREDHR.all 0x4150 %U16 #Unsigned
EPwm2Regs.DBREDHR.bit.rsvd1 0x4150 %B16 #MASK=0x1
EPwm2Regs.DBREDHR.bit.rsvd2 0x4150 %B16 #MASK=0xFE
EPwm2Regs.DBREDHR.bit.rsvd3 0x4150 %B16 #MASK=0x100
EPwm2Regs.DBREDHR.bit.DBREDHR 0x4150 %B16 #MASK=0xFE00
EPwm2Regs.DBRED.all 0x4151 %U16 #Unsigned
EPwm2Regs.DBRED.bit.DBRED 0x4151 %B16 #MASK=0x3FFF
EPwm2Regs.DBRED.bit.rsvd1 0x4151 %B16 #MASK=0xC000
EPwm2Regs.DBFEDHR.all 0x4152 %U16 #Unsigned
EPwm2Regs.DBFEDHR.bit.rsvd1 0x4152 %B16 #MASK=0x1
EPwm2Regs.DBFEDHR.bit.rsvd2 0x4152 %B16 #MASK=0xFE
EPwm2Regs.DBFEDHR.bit.rsvd3 0x4152 %B16 #MASK=0x100
EPwm2Regs.DBFEDHR.bit.DBFEDHR 0x4152 %B16 #MASK=0xFE00
EPwm2Regs.DBFED.all 0x4153 %U16 #Unsigned
EPwm2Regs.DBFED.bit.DBFED 0x4153 %B16 #MASK=0x3FFF
EPwm2Regs.DBFED.bit.rsvd1 0x4153 %B16 #MASK=0xC000
EPwm2Regs.rsvd15[0] 0x4154 %U16 #Unsigned
EPwm2Regs.rsvd15[1] 0x4155 %U16 #Unsigned
EPwm2Regs.rsvd15[2] 0x4156 %U16 #Unsigned
EPwm2Regs.rsvd15[3] 0x4157 %U16 #Unsigned
EPwm2Regs.rsvd15[4] 0x4158 %U16 #Unsigned
EPwm2Regs.rsvd15[5] 0x4159 %U16 #Unsigned
EPwm2Regs.rsvd15[6] 0x415A %U16 #Unsigned
EPwm2Regs.rsvd15[7] 0x415B %U16 #Unsigned
EPwm2Regs.rsvd15[8] 0x415C %U16 #Unsigned
EPwm2Regs.rsvd15[9] 0x415D %U16 #Unsigned
EPwm2Regs.rsvd15[10] 0x415E %U16 #Unsigned
EPwm2Regs.rsvd15[11] 0x415F %U16 #Unsigned
EPwm2Regs.TBPHS.all 0x4160 %U32 #Unsigned
EPwm2Regs.TBPHS.bit.TBPHSHR 0x4160 %B16 #MASK=0xFFFF
EPwm2Regs.TBPHS.bit.TBPHS 0x4161 %B16 #MASK=0xFFFF
EPwm2Regs.TBPRDHR 0x4162 %U16 #Unsigned
EPwm2Regs.TBPRD 0x4163 %U16 #Unsigned
EPwm2Regs.rsvd16[0] 0x4164 %U16 #Unsigned
EPwm2Regs.rsvd16[1] 0x4165 %U16 #Unsigned
EPwm2Regs.rsvd16[2] 0x4166 %U16 #Unsigned
EPwm2Regs.rsvd16[3] 0x4167 %U16 #Unsigned
EPwm2Regs.rsvd16[4] 0x4168 %U16 #Unsigned
EPwm2Regs.rsvd16[5] 0x4169 %U16 #Unsigned
EPwm2Regs.CMPA.all 0x416A %U32 #Unsigned
EPwm2Regs.CMPA.bit.CMPAHR 0x416A %B16 #MASK=0xFFFF
EPwm2Regs.CMPA.bit.CMPA 0x416B %B16 #MASK=0xFFFF
EPwm2Regs.CMPB.all 0x416C %U32 #Unsigned
EPwm2Regs.CMPB.bit.CMPBHR 0x416C %B16 #MASK=0xFFFF
EPwm2Regs.CMPB.bit.CMPB 0x416D %B16 #MASK=0xFFFF
EPwm2Regs.rsvd17 0x416E %U16 #Unsigned
EPwm2Regs.CMPC 0x416F %U16 #Unsigned
EPwm2Regs.rsvd18 0x4170 %U16 #Unsigned
EPwm2Regs.CMPD 0x4171 %U16 #Unsigned
EPwm2Regs.rsvd19[0] 0x4172 %U16 #Unsigned
EPwm2Regs.rsvd19[1] 0x4173 %U16 #Unsigned
EPwm2Regs.GLDCTL2.all 0x4174 %U16 #Unsigned
EPwm2Regs.GLDCTL2.bit.OSHTLD 0x4174 %B16 #MASK=0x1
EPwm2Regs.GLDCTL2.bit.GFRCLD 0x4174 %B16 #MASK=0x2
EPwm2Regs.GLDCTL2.bit.rsvd1 0x4174 %B16 #MASK=0xFFFC
EPwm2Regs.rsvd20[0] 0x4175 %U16 #Unsigned
EPwm2Regs.rsvd20[1] 0x4176 %U16 #Unsigned
EPwm2Regs.SWVDELVAL 0x4177 %U16 #Unsigned
EPwm2Regs.rsvd21[0] 0x4178 %U16 #Unsigned
EPwm2Regs.rsvd21[1] 0x4179 %U16 #Unsigned
EPwm2Regs.rsvd21[2] 0x417A %U16 #Unsigned
EPwm2Regs.rsvd21[3] 0x417B %U16 #Unsigned
EPwm2Regs.rsvd21[4] 0x417C %U16 #Unsigned
EPwm2Regs.rsvd21[5] 0x417D %U16 #Unsigned
EPwm2Regs.rsvd21[6] 0x417E %U16 #Unsigned
EPwm2Regs.rsvd21[7] 0x417F %U16 #Unsigned
EPwm2Regs.TZSEL.all 0x4180 %U16 #Unsigned
EPwm2Regs.TZSEL.bit.CBC1 0x4180 %B16 #MASK=0x1
EPwm2Regs.TZSEL.bit.CBC2 0x4180 %B16 #MASK=0x2
EPwm2Regs.TZSEL.bit.CBC3 0x4180 %B16 #MASK=0x4
EPwm2Regs.TZSEL.bit.CBC4 0x4180 %B16 #MASK=0x8
EPwm2Regs.TZSEL.bit.CBC5 0x4180 %B16 #MASK=0x10
EPwm2Regs.TZSEL.bit.CBC6 0x4180 %B16 #MASK=0x20
EPwm2Regs.TZSEL.bit.DCAEVT2 0x4180 %B16 #MASK=0x40
EPwm2Regs.TZSEL.bit.DCBEVT2 0x4180 %B16 #MASK=0x80
EPwm2Regs.TZSEL.bit.OSHT1 0x4180 %B16 #MASK=0x100
EPwm2Regs.TZSEL.bit.OSHT2 0x4180 %B16 #MASK=0x200
EPwm2Regs.TZSEL.bit.OSHT3 0x4180 %B16 #MASK=0x400
EPwm2Regs.TZSEL.bit.OSHT4 0x4180 %B16 #MASK=0x800
EPwm2Regs.TZSEL.bit.OSHT5 0x4180 %B16 #MASK=0x1000
EPwm2Regs.TZSEL.bit.OSHT6 0x4180 %B16 #MASK=0x2000
EPwm2Regs.TZSEL.bit.DCAEVT1 0x4180 %B16 #MASK=0x4000
EPwm2Regs.TZSEL.bit.DCBEVT1 0x4180 %B16 #MASK=0x8000
EPwm2Regs.rsvd22 0x4181 %U16 #Unsigned
EPwm2Regs.TZDCSEL.all 0x4182 %U16 #Unsigned
EPwm2Regs.TZDCSEL.bit.DCAEVT1 0x4182 %B16 #MASK=0x7
EPwm2Regs.TZDCSEL.bit.DCAEVT2 0x4182 %B16 #MASK=0x38
EPwm2Regs.TZDCSEL.bit.DCBEVT1 0x4182 %B16 #MASK=0x1C0
EPwm2Regs.TZDCSEL.bit.DCBEVT2 0x4182 %B16 #MASK=0xE00
EPwm2Regs.TZDCSEL.bit.rsvd1 0x4182 %B16 #MASK=0xF000
EPwm2Regs.rsvd23 0x4183 %U16 #Unsigned
EPwm2Regs.TZCTL.all 0x4184 %U16 #Unsigned
EPwm2Regs.TZCTL.bit.TZA 0x4184 %B16 #MASK=0x3
EPwm2Regs.TZCTL.bit.TZB 0x4184 %B16 #MASK=0xC
EPwm2Regs.TZCTL.bit.DCAEVT1 0x4184 %B16 #MASK=0x30
EPwm2Regs.TZCTL.bit.DCAEVT2 0x4184 %B16 #MASK=0xC0
EPwm2Regs.TZCTL.bit.DCBEVT1 0x4184 %B16 #MASK=0x300
EPwm2Regs.TZCTL.bit.DCBEVT2 0x4184 %B16 #MASK=0xC00
EPwm2Regs.TZCTL.bit.rsvd1 0x4184 %B16 #MASK=0xF000
EPwm2Regs.TZCTL2.all 0x4185 %U16 #Unsigned
EPwm2Regs.TZCTL2.bit.TZAU 0x4185 %B16 #MASK=0x7
EPwm2Regs.TZCTL2.bit.TZAD 0x4185 %B16 #MASK=0x38
EPwm2Regs.TZCTL2.bit.TZBU 0x4185 %B16 #MASK=0x1C0
EPwm2Regs.TZCTL2.bit.TZBD 0x4185 %B16 #MASK=0xE00
EPwm2Regs.TZCTL2.bit.rsvd1 0x4185 %B16 #MASK=0x7000
EPwm2Regs.TZCTL2.bit.ETZE 0x4185 %B16 #MASK=0x8000
EPwm2Regs.TZCTLDCA.all 0x4186 %U16 #Unsigned
EPwm2Regs.TZCTLDCA.bit.DCAEVT1U 0x4186 %B16 #MASK=0x7
EPwm2Regs.TZCTLDCA.bit.DCAEVT1D 0x4186 %B16 #MASK=0x38
EPwm2Regs.TZCTLDCA.bit.DCAEVT2U 0x4186 %B16 #MASK=0x1C0
EPwm2Regs.TZCTLDCA.bit.DCAEVT2D 0x4186 %B16 #MASK=0xE00
EPwm2Regs.TZCTLDCA.bit.rsvd1 0x4186 %B16 #MASK=0xF000
EPwm2Regs.TZCTLDCB.all 0x4187 %U16 #Unsigned
EPwm2Regs.TZCTLDCB.bit.DCBEVT1U 0x4187 %B16 #MASK=0x7
EPwm2Regs.TZCTLDCB.bit.DCBEVT1D 0x4187 %B16 #MASK=0x38
EPwm2Regs.TZCTLDCB.bit.DCBEVT2U 0x4187 %B16 #MASK=0x1C0
EPwm2Regs.TZCTLDCB.bit.DCBEVT2D 0x4187 %B16 #MASK=0xE00
EPwm2Regs.TZCTLDCB.bit.rsvd1 0x4187 %B16 #MASK=0xF000
EPwm2Regs.rsvd24[0] 0x4188 %U16 #Unsigned
EPwm2Regs.rsvd24[1] 0x4189 %U16 #Unsigned
EPwm2Regs.rsvd24[2] 0x418A %U16 #Unsigned
EPwm2Regs.rsvd24[3] 0x418B %U16 #Unsigned
EPwm2Regs.rsvd24[4] 0x418C %U16 #Unsigned
EPwm2Regs.TZEINT.all 0x418D %U16 #Unsigned
EPwm2Regs.TZEINT.bit.rsvd1 0x418D %B16 #MASK=0x1
EPwm2Regs.TZEINT.bit.CBC 0x418D %B16 #MASK=0x2
EPwm2Regs.TZEINT.bit.OST 0x418D %B16 #MASK=0x4
EPwm2Regs.TZEINT.bit.DCAEVT1 0x418D %B16 #MASK=0x8
EPwm2Regs.TZEINT.bit.DCAEVT2 0x418D %B16 #MASK=0x10
EPwm2Regs.TZEINT.bit.DCBEVT1 0x418D %B16 #MASK=0x20
EPwm2Regs.TZEINT.bit.DCBEVT2 0x418D %B16 #MASK=0x40
EPwm2Regs.TZEINT.bit.rsvd2 0x418D %B16 #MASK=0xFF80
EPwm2Regs.rsvd25[0] 0x418E %U16 #Unsigned
EPwm2Regs.rsvd25[1] 0x418F %U16 #Unsigned
EPwm2Regs.rsvd25[2] 0x4190 %U16 #Unsigned
EPwm2Regs.rsvd25[3] 0x4191 %U16 #Unsigned
EPwm2Regs.rsvd25[4] 0x4192 %U16 #Unsigned
EPwm2Regs.TZFLG.all 0x4193 %U16 #Unsigned
EPwm2Regs.TZFLG.bit.INT 0x4193 %B16 #MASK=0x1
EPwm2Regs.TZFLG.bit.CBC 0x4193 %B16 #MASK=0x2
EPwm2Regs.TZFLG.bit.OST 0x4193 %B16 #MASK=0x4
EPwm2Regs.TZFLG.bit.DCAEVT1 0x4193 %B16 #MASK=0x8
EPwm2Regs.TZFLG.bit.DCAEVT2 0x4193 %B16 #MASK=0x10
EPwm2Regs.TZFLG.bit.DCBEVT1 0x4193 %B16 #MASK=0x20
EPwm2Regs.TZFLG.bit.DCBEVT2 0x4193 %B16 #MASK=0x40
EPwm2Regs.TZFLG.bit.rsvd1 0x4193 %B16 #MASK=0xFF80
EPwm2Regs.TZCBCFLG.all 0x4194 %U16 #Unsigned
EPwm2Regs.TZCBCFLG.bit.CBC1 0x4194 %B16 #MASK=0x1
EPwm2Regs.TZCBCFLG.bit.CBC2 0x4194 %B16 #MASK=0x2
EPwm2Regs.TZCBCFLG.bit.CBC3 0x4194 %B16 #MASK=0x4
EPwm2Regs.TZCBCFLG.bit.CBC4 0x4194 %B16 #MASK=0x8
EPwm2Regs.TZCBCFLG.bit.CBC5 0x4194 %B16 #MASK=0x10
EPwm2Regs.TZCBCFLG.bit.CBC6 0x4194 %B16 #MASK=0x20
EPwm2Regs.TZCBCFLG.bit.DCAEVT2 0x4194 %B16 #MASK=0x40
EPwm2Regs.TZCBCFLG.bit.DCBEVT2 0x4194 %B16 #MASK=0x80
EPwm2Regs.TZCBCFLG.bit.rsvd1 0x4194 %B16 #MASK=0xFF00
EPwm2Regs.TZOSTFLG.all 0x4195 %U16 #Unsigned
EPwm2Regs.TZOSTFLG.bit.OST1 0x4195 %B16 #MASK=0x1
EPwm2Regs.TZOSTFLG.bit.OST2 0x4195 %B16 #MASK=0x2
EPwm2Regs.TZOSTFLG.bit.OST3 0x4195 %B16 #MASK=0x4
EPwm2Regs.TZOSTFLG.bit.OST4 0x4195 %B16 #MASK=0x8
EPwm2Regs.TZOSTFLG.bit.OST5 0x4195 %B16 #MASK=0x10
EPwm2Regs.TZOSTFLG.bit.OST6 0x4195 %B16 #MASK=0x20
EPwm2Regs.TZOSTFLG.bit.DCAEVT1 0x4195 %B16 #MASK=0x40
EPwm2Regs.TZOSTFLG.bit.DCBEVT1 0x4195 %B16 #MASK=0x80
EPwm2Regs.TZOSTFLG.bit.rsvd1 0x4195 %B16 #MASK=0xFF00
EPwm2Regs.rsvd26 0x4196 %U16 #Unsigned
EPwm2Regs.TZCLR.all 0x4197 %U16 #Unsigned
EPwm2Regs.TZCLR.bit.INT 0x4197 %B16 #MASK=0x1
EPwm2Regs.TZCLR.bit.CBC 0x4197 %B16 #MASK=0x2
EPwm2Regs.TZCLR.bit.OST 0x4197 %B16 #MASK=0x4
EPwm2Regs.TZCLR.bit.DCAEVT1 0x4197 %B16 #MASK=0x8
EPwm2Regs.TZCLR.bit.DCAEVT2 0x4197 %B16 #MASK=0x10
EPwm2Regs.TZCLR.bit.DCBEVT1 0x4197 %B16 #MASK=0x20
EPwm2Regs.TZCLR.bit.DCBEVT2 0x4197 %B16 #MASK=0x40
EPwm2Regs.TZCLR.bit.rsvd1 0x4197 %B16 #MASK=0x3F80
EPwm2Regs.TZCLR.bit.CBCPULSE 0x4197 %B16 #MASK=0xC000
EPwm2Regs.TZCBCCLR.all 0x4198 %U16 #Unsigned
EPwm2Regs.TZCBCCLR.bit.CBC1 0x4198 %B16 #MASK=0x1
EPwm2Regs.TZCBCCLR.bit.CBC2 0x4198 %B16 #MASK=0x2
EPwm2Regs.TZCBCCLR.bit.CBC3 0x4198 %B16 #MASK=0x4
EPwm2Regs.TZCBCCLR.bit.CBC4 0x4198 %B16 #MASK=0x8
EPwm2Regs.TZCBCCLR.bit.CBC5 0x4198 %B16 #MASK=0x10
EPwm2Regs.TZCBCCLR.bit.CBC6 0x4198 %B16 #MASK=0x20
EPwm2Regs.TZCBCCLR.bit.DCAEVT2 0x4198 %B16 #MASK=0x40
EPwm2Regs.TZCBCCLR.bit.DCBEVT2 0x4198 %B16 #MASK=0x80
EPwm2Regs.TZCBCCLR.bit.rsvd1 0x4198 %B16 #MASK=0xFF00
EPwm2Regs.TZOSTCLR.all 0x4199 %U16 #Unsigned
EPwm2Regs.TZOSTCLR.bit.OST1 0x4199 %B16 #MASK=0x1
EPwm2Regs.TZOSTCLR.bit.OST2 0x4199 %B16 #MASK=0x2
EPwm2Regs.TZOSTCLR.bit.OST3 0x4199 %B16 #MASK=0x4
EPwm2Regs.TZOSTCLR.bit.OST4 0x4199 %B16 #MASK=0x8
EPwm2Regs.TZOSTCLR.bit.OST5 0x4199 %B16 #MASK=0x10
EPwm2Regs.TZOSTCLR.bit.OST6 0x4199 %B16 #MASK=0x20
EPwm2Regs.TZOSTCLR.bit.DCAEVT1 0x4199 %B16 #MASK=0x40
EPwm2Regs.TZOSTCLR.bit.DCBEVT1 0x4199 %B16 #MASK=0x80
EPwm2Regs.TZOSTCLR.bit.rsvd1 0x4199 %B16 #MASK=0xFF00
EPwm2Regs.rsvd27 0x419A %U16 #Unsigned
EPwm2Regs.TZFRC.all 0x419B %U16 #Unsigned
EPwm2Regs.TZFRC.bit.rsvd1 0x419B %B16 #MASK=0x1
EPwm2Regs.TZFRC.bit.CBC 0x419B %B16 #MASK=0x2
EPwm2Regs.TZFRC.bit.OST 0x419B %B16 #MASK=0x4
EPwm2Regs.TZFRC.bit.DCAEVT1 0x419B %B16 #MASK=0x8
EPwm2Regs.TZFRC.bit.DCAEVT2 0x419B %B16 #MASK=0x10
EPwm2Regs.TZFRC.bit.DCBEVT1 0x419B %B16 #MASK=0x20
EPwm2Regs.TZFRC.bit.DCBEVT2 0x419B %B16 #MASK=0x40
EPwm2Regs.TZFRC.bit.rsvd2 0x419B %B16 #MASK=0xFF80
EPwm2Regs.rsvd28[0] 0x419C %U16 #Unsigned
EPwm2Regs.rsvd28[1] 0x419D %U16 #Unsigned
EPwm2Regs.rsvd28[2] 0x419E %U16 #Unsigned
EPwm2Regs.rsvd28[3] 0x419F %U16 #Unsigned
EPwm2Regs.rsvd28[4] 0x41A0 %U16 #Unsigned
EPwm2Regs.rsvd28[5] 0x41A1 %U16 #Unsigned
EPwm2Regs.rsvd28[6] 0x41A2 %U16 #Unsigned
EPwm2Regs.rsvd28[7] 0x41A3 %U16 #Unsigned
EPwm2Regs.ETSEL.all 0x41A4 %U16 #Unsigned
EPwm2Regs.ETSEL.bit.INTSEL 0x41A4 %B16 #MASK=0x7
EPwm2Regs.ETSEL.bit.INTEN 0x41A4 %B16 #MASK=0x8
EPwm2Regs.ETSEL.bit.SOCASELCMP 0x41A4 %B16 #MASK=0x10
EPwm2Regs.ETSEL.bit.SOCBSELCMP 0x41A4 %B16 #MASK=0x20
EPwm2Regs.ETSEL.bit.INTSELCMP 0x41A4 %B16 #MASK=0x40
EPwm2Regs.ETSEL.bit.rsvd1 0x41A4 %B16 #MASK=0x80
EPwm2Regs.ETSEL.bit.SOCASEL 0x41A4 %B16 #MASK=0x700
EPwm2Regs.ETSEL.bit.SOCAEN 0x41A4 %B16 #MASK=0x800
EPwm2Regs.ETSEL.bit.SOCBSEL 0x41A4 %B16 #MASK=0x7000
EPwm2Regs.ETSEL.bit.SOCBEN 0x41A4 %B16 #MASK=0x8000
EPwm2Regs.rsvd29 0x41A5 %U16 #Unsigned
EPwm2Regs.ETPS.all 0x41A6 %U16 #Unsigned
EPwm2Regs.ETPS.bit.INTPRD 0x41A6 %B16 #MASK=0x3
EPwm2Regs.ETPS.bit.INTCNT 0x41A6 %B16 #MASK=0xC
EPwm2Regs.ETPS.bit.INTPSSEL 0x41A6 %B16 #MASK=0x10
EPwm2Regs.ETPS.bit.SOCPSSEL 0x41A6 %B16 #MASK=0x20
EPwm2Regs.ETPS.bit.rsvd1 0x41A6 %B16 #MASK=0xC0
EPwm2Regs.ETPS.bit.SOCAPRD 0x41A6 %B16 #MASK=0x300
EPwm2Regs.ETPS.bit.SOCACNT 0x41A6 %B16 #MASK=0xC00
EPwm2Regs.ETPS.bit.SOCBPRD 0x41A6 %B16 #MASK=0x3000
EPwm2Regs.ETPS.bit.SOCBCNT 0x41A6 %B16 #MASK=0xC000
EPwm2Regs.rsvd30 0x41A7 %U16 #Unsigned
EPwm2Regs.ETFLG.all 0x41A8 %U16 #Unsigned
EPwm2Regs.ETFLG.bit.INT 0x41A8 %B16 #MASK=0x1
EPwm2Regs.ETFLG.bit.rsvd1 0x41A8 %B16 #MASK=0x2
EPwm2Regs.ETFLG.bit.SOCA 0x41A8 %B16 #MASK=0x4
EPwm2Regs.ETFLG.bit.SOCB 0x41A8 %B16 #MASK=0x8
EPwm2Regs.ETFLG.bit.rsvd2 0x41A8 %B16 #MASK=0xFFF0
EPwm2Regs.rsvd31 0x41A9 %U16 #Unsigned
EPwm2Regs.ETCLR.all 0x41AA %U16 #Unsigned
EPwm2Regs.ETCLR.bit.INT 0x41AA %B16 #MASK=0x1
EPwm2Regs.ETCLR.bit.rsvd1 0x41AA %B16 #MASK=0x2
EPwm2Regs.ETCLR.bit.SOCA 0x41AA %B16 #MASK=0x4
EPwm2Regs.ETCLR.bit.SOCB 0x41AA %B16 #MASK=0x8
EPwm2Regs.ETCLR.bit.rsvd2 0x41AA %B16 #MASK=0xFFF0
EPwm2Regs.rsvd32 0x41AB %U16 #Unsigned
EPwm2Regs.ETFRC.all 0x41AC %U16 #Unsigned
EPwm2Regs.ETFRC.bit.INT 0x41AC %B16 #MASK=0x1
EPwm2Regs.ETFRC.bit.rsvd1 0x41AC %B16 #MASK=0x2
EPwm2Regs.ETFRC.bit.SOCA 0x41AC %B16 #MASK=0x4
EPwm2Regs.ETFRC.bit.SOCB 0x41AC %B16 #MASK=0x8
EPwm2Regs.ETFRC.bit.rsvd2 0x41AC %B16 #MASK=0xFFF0
EPwm2Regs.rsvd33 0x41AD %U16 #Unsigned
EPwm2Regs.ETINTPS.all 0x41AE %U16 #Unsigned
EPwm2Regs.ETINTPS.bit.INTPRD2 0x41AE %B16 #MASK=0xF
EPwm2Regs.ETINTPS.bit.INTCNT2 0x41AE %B16 #MASK=0xF0
EPwm2Regs.ETINTPS.bit.rsvd1 0x41AE %B16 #MASK=0xFF00
EPwm2Regs.rsvd34 0x41AF %U16 #Unsigned
EPwm2Regs.ETSOCPS.all 0x41B0 %U16 #Unsigned
EPwm2Regs.ETSOCPS.bit.SOCAPRD2 0x41B0 %B16 #MASK=0xF
EPwm2Regs.ETSOCPS.bit.SOCACNT2 0x41B0 %B16 #MASK=0xF0
EPwm2Regs.ETSOCPS.bit.SOCBPRD2 0x41B0 %B16 #MASK=0xF00
EPwm2Regs.ETSOCPS.bit.SOCBCNT2 0x41B0 %B16 #MASK=0xF000
EPwm2Regs.rsvd35 0x41B1 %U16 #Unsigned
EPwm2Regs.ETCNTINITCTL.all 0x41B2 %U16 #Unsigned
EPwm2Regs.ETCNTINITCTL.bit.rsvd1 0x41B2 %B16 #MASK=0x3FF
EPwm2Regs.ETCNTINITCTL.bit.INTINITFRC 0x41B2 %B16 #MASK=0x400
EPwm2Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x41B2 %B16 #MASK=0x800
EPwm2Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x41B2 %B16 #MASK=0x1000
EPwm2Regs.ETCNTINITCTL.bit.INTINITEN 0x41B2 %B16 #MASK=0x2000
EPwm2Regs.ETCNTINITCTL.bit.SOCAINITEN 0x41B2 %B16 #MASK=0x4000
EPwm2Regs.ETCNTINITCTL.bit.SOCBINITEN 0x41B2 %B16 #MASK=0x8000
EPwm2Regs.rsvd36 0x41B3 %U16 #Unsigned
EPwm2Regs.ETCNTINIT.all 0x41B4 %U16 #Unsigned
EPwm2Regs.ETCNTINIT.bit.INTINIT 0x41B4 %B16 #MASK=0xF
EPwm2Regs.ETCNTINIT.bit.SOCAINIT 0x41B4 %B16 #MASK=0xF0
EPwm2Regs.ETCNTINIT.bit.SOCBINIT 0x41B4 %B16 #MASK=0xF00
EPwm2Regs.ETCNTINIT.bit.rsvd1 0x41B4 %B16 #MASK=0xF000
EPwm2Regs.rsvd37[0] 0x41B5 %U16 #Unsigned
EPwm2Regs.rsvd37[1] 0x41B6 %U16 #Unsigned
EPwm2Regs.rsvd37[2] 0x41B7 %U16 #Unsigned
EPwm2Regs.rsvd37[3] 0x41B8 %U16 #Unsigned
EPwm2Regs.rsvd37[4] 0x41B9 %U16 #Unsigned
EPwm2Regs.rsvd37[5] 0x41BA %U16 #Unsigned
EPwm2Regs.rsvd37[6] 0x41BB %U16 #Unsigned
EPwm2Regs.rsvd37[7] 0x41BC %U16 #Unsigned
EPwm2Regs.rsvd37[8] 0x41BD %U16 #Unsigned
EPwm2Regs.rsvd37[9] 0x41BE %U16 #Unsigned
EPwm2Regs.rsvd37[10] 0x41BF %U16 #Unsigned
EPwm2Regs.DCTRIPSEL.all 0x41C0 %U16 #Unsigned
EPwm2Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x41C0 %B16 #MASK=0xF
EPwm2Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x41C0 %B16 #MASK=0xF0
EPwm2Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x41C0 %B16 #MASK=0xF00
EPwm2Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x41C0 %B16 #MASK=0xF000
EPwm2Regs.rsvd38[0] 0x41C1 %U16 #Unsigned
EPwm2Regs.rsvd38[1] 0x41C2 %U16 #Unsigned
EPwm2Regs.DCACTL.all 0x41C3 %U16 #Unsigned
EPwm2Regs.DCACTL.bit.EVT1SRCSEL 0x41C3 %B16 #MASK=0x1
EPwm2Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x41C3 %B16 #MASK=0x2
EPwm2Regs.DCACTL.bit.EVT1SOCE 0x41C3 %B16 #MASK=0x4
EPwm2Regs.DCACTL.bit.EVT1SYNCE 0x41C3 %B16 #MASK=0x8
EPwm2Regs.DCACTL.bit.EVT1LATSEL 0x41C3 %B16 #MASK=0x10
EPwm2Regs.DCACTL.bit.EVT1LATCLRSEL 0x41C3 %B16 #MASK=0x60
EPwm2Regs.DCACTL.bit.EVT1LAT 0x41C3 %B16 #MASK=0x80
EPwm2Regs.DCACTL.bit.EVT2SRCSEL 0x41C3 %B16 #MASK=0x100
EPwm2Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x41C3 %B16 #MASK=0x200
EPwm2Regs.DCACTL.bit.rsvd1 0x41C3 %B16 #MASK=0xC00
EPwm2Regs.DCACTL.bit.EVT2LATSEL 0x41C3 %B16 #MASK=0x1000
EPwm2Regs.DCACTL.bit.EVT2LATCLRSEL 0x41C3 %B16 #MASK=0x6000
EPwm2Regs.DCACTL.bit.EVT2LAT 0x41C3 %B16 #MASK=0x8000
EPwm2Regs.DCBCTL.all 0x41C4 %U16 #Unsigned
EPwm2Regs.DCBCTL.bit.EVT1SRCSEL 0x41C4 %B16 #MASK=0x1
EPwm2Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x41C4 %B16 #MASK=0x2
EPwm2Regs.DCBCTL.bit.EVT1SOCE 0x41C4 %B16 #MASK=0x4
EPwm2Regs.DCBCTL.bit.EVT1SYNCE 0x41C4 %B16 #MASK=0x8
EPwm2Regs.DCBCTL.bit.EVT1LATSEL 0x41C4 %B16 #MASK=0x10
EPwm2Regs.DCBCTL.bit.EVT1LATCLRSEL 0x41C4 %B16 #MASK=0x60
EPwm2Regs.DCBCTL.bit.EVT1LAT 0x41C4 %B16 #MASK=0x80
EPwm2Regs.DCBCTL.bit.EVT2SRCSEL 0x41C4 %B16 #MASK=0x100
EPwm2Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x41C4 %B16 #MASK=0x200
EPwm2Regs.DCBCTL.bit.rsvd1 0x41C4 %B16 #MASK=0xC00
EPwm2Regs.DCBCTL.bit.EVT2LATSEL 0x41C4 %B16 #MASK=0x1000
EPwm2Regs.DCBCTL.bit.EVT2LATCLRSEL 0x41C4 %B16 #MASK=0x6000
EPwm2Regs.DCBCTL.bit.EVT2LAT 0x41C4 %B16 #MASK=0x8000
EPwm2Regs.rsvd39[0] 0x41C5 %U16 #Unsigned
EPwm2Regs.rsvd39[1] 0x41C6 %U16 #Unsigned
EPwm2Regs.DCFCTL.all 0x41C7 %U16 #Unsigned
EPwm2Regs.DCFCTL.bit.SRCSEL 0x41C7 %B16 #MASK=0x3
EPwm2Regs.DCFCTL.bit.BLANKE 0x41C7 %B16 #MASK=0x4
EPwm2Regs.DCFCTL.bit.BLANKINV 0x41C7 %B16 #MASK=0x8
EPwm2Regs.DCFCTL.bit.PULSESEL 0x41C7 %B16 #MASK=0x30
EPwm2Regs.DCFCTL.bit.EDGEFILTSEL 0x41C7 %B16 #MASK=0x40
EPwm2Regs.DCFCTL.bit.rsvd1 0x41C7 %B16 #MASK=0x80
EPwm2Regs.DCFCTL.bit.EDGEMODE 0x41C7 %B16 #MASK=0x300
EPwm2Regs.DCFCTL.bit.EDGECOUNT 0x41C7 %B16 #MASK=0x1C00
EPwm2Regs.DCFCTL.bit.EDGESTATUS 0x41C7 %B16 #MASK=0xE000
EPwm2Regs.DCCAPCTL.all 0x41C8 %U16 #Unsigned
EPwm2Regs.DCCAPCTL.bit.CAPE 0x41C8 %B16 #MASK=0x1
EPwm2Regs.DCCAPCTL.bit.SHDWMODE 0x41C8 %B16 #MASK=0x2
EPwm2Regs.DCCAPCTL.bit.rsvd1 0x41C8 %B16 #MASK=0x1FFC
EPwm2Regs.DCCAPCTL.bit.CAPSTS 0x41C8 %B16 #MASK=0x2000
EPwm2Regs.DCCAPCTL.bit.CAPCLR 0x41C8 %B16 #MASK=0x4000
EPwm2Regs.DCCAPCTL.bit.CAPMODE 0x41C8 %B16 #MASK=0x8000
EPwm2Regs.DCFOFFSET 0x41C9 %U16 #Unsigned
EPwm2Regs.DCFOFFSETCNT 0x41CA %U16 #Unsigned
EPwm2Regs.DCFWINDOW 0x41CB %U16 #Unsigned
EPwm2Regs.DCFWINDOWCNT 0x41CC %U16 #Unsigned
EPwm2Regs.BLANKPULSEMIXSEL.all 0x41CD %U16 #Unsigned
EPwm2Regs.BLANKPULSEMIXSEL.bit.ZRO 0x41CD %B16 #MASK=0x1
EPwm2Regs.BLANKPULSEMIXSEL.bit.PRD 0x41CD %B16 #MASK=0x2
EPwm2Regs.BLANKPULSEMIXSEL.bit.CAU 0x41CD %B16 #MASK=0x4
EPwm2Regs.BLANKPULSEMIXSEL.bit.CAD 0x41CD %B16 #MASK=0x8
EPwm2Regs.BLANKPULSEMIXSEL.bit.CBU 0x41CD %B16 #MASK=0x10
EPwm2Regs.BLANKPULSEMIXSEL.bit.CBD 0x41CD %B16 #MASK=0x20
EPwm2Regs.BLANKPULSEMIXSEL.bit.CCU 0x41CD %B16 #MASK=0x40
EPwm2Regs.BLANKPULSEMIXSEL.bit.CCD 0x41CD %B16 #MASK=0x80
EPwm2Regs.BLANKPULSEMIXSEL.bit.CDU 0x41CD %B16 #MASK=0x100
EPwm2Regs.BLANKPULSEMIXSEL.bit.CDD 0x41CD %B16 #MASK=0x200
EPwm2Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x41CD %B16 #MASK=0xFC00
EPwm2Regs.rsvd40 0x41CE %U16 #Unsigned
EPwm2Regs.DCCAP 0x41CF %U16 #Unsigned
EPwm2Regs.rsvd41[0] 0x41D0 %U16 #Unsigned
EPwm2Regs.rsvd41[1] 0x41D1 %U16 #Unsigned
EPwm2Regs.DCAHTRIPSEL.all 0x41D2 %U16 #Unsigned
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x41D2 %B16 #MASK=0x1
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x41D2 %B16 #MASK=0x2
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x41D2 %B16 #MASK=0x4
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x41D2 %B16 #MASK=0x8
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x41D2 %B16 #MASK=0x10
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x41D2 %B16 #MASK=0x20
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x41D2 %B16 #MASK=0x40
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x41D2 %B16 #MASK=0x80
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x41D2 %B16 #MASK=0x100
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x41D2 %B16 #MASK=0x200
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x41D2 %B16 #MASK=0x400
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x41D2 %B16 #MASK=0x800
EPwm2Regs.DCAHTRIPSEL.bit.rsvd1 0x41D2 %B16 #MASK=0x1000
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x41D2 %B16 #MASK=0x2000
EPwm2Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x41D2 %B16 #MASK=0x4000
EPwm2Regs.DCAHTRIPSEL.bit.rsvd2 0x41D2 %B16 #MASK=0x8000
EPwm2Regs.DCALTRIPSEL.all 0x41D3 %U16 #Unsigned
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x41D3 %B16 #MASK=0x1
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x41D3 %B16 #MASK=0x2
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x41D3 %B16 #MASK=0x4
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x41D3 %B16 #MASK=0x8
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x41D3 %B16 #MASK=0x10
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x41D3 %B16 #MASK=0x20
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x41D3 %B16 #MASK=0x40
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x41D3 %B16 #MASK=0x80
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x41D3 %B16 #MASK=0x100
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x41D3 %B16 #MASK=0x200
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x41D3 %B16 #MASK=0x400
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x41D3 %B16 #MASK=0x800
EPwm2Regs.DCALTRIPSEL.bit.rsvd1 0x41D3 %B16 #MASK=0x1000
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x41D3 %B16 #MASK=0x2000
EPwm2Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x41D3 %B16 #MASK=0x4000
EPwm2Regs.DCALTRIPSEL.bit.rsvd2 0x41D3 %B16 #MASK=0x8000
EPwm2Regs.DCBHTRIPSEL.all 0x41D4 %U16 #Unsigned
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x41D4 %B16 #MASK=0x1
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x41D4 %B16 #MASK=0x2
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x41D4 %B16 #MASK=0x4
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x41D4 %B16 #MASK=0x8
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x41D4 %B16 #MASK=0x10
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x41D4 %B16 #MASK=0x20
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x41D4 %B16 #MASK=0x40
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x41D4 %B16 #MASK=0x80
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x41D4 %B16 #MASK=0x100
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x41D4 %B16 #MASK=0x200
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x41D4 %B16 #MASK=0x400
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x41D4 %B16 #MASK=0x800
EPwm2Regs.DCBHTRIPSEL.bit.rsvd1 0x41D4 %B16 #MASK=0x1000
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x41D4 %B16 #MASK=0x2000
EPwm2Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x41D4 %B16 #MASK=0x4000
EPwm2Regs.DCBHTRIPSEL.bit.rsvd2 0x41D4 %B16 #MASK=0x8000
EPwm2Regs.DCBLTRIPSEL.all 0x41D5 %U16 #Unsigned
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x41D5 %B16 #MASK=0x1
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x41D5 %B16 #MASK=0x2
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x41D5 %B16 #MASK=0x4
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x41D5 %B16 #MASK=0x8
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x41D5 %B16 #MASK=0x10
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x41D5 %B16 #MASK=0x20
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x41D5 %B16 #MASK=0x40
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x41D5 %B16 #MASK=0x80
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x41D5 %B16 #MASK=0x100
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x41D5 %B16 #MASK=0x200
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x41D5 %B16 #MASK=0x400
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x41D5 %B16 #MASK=0x800
EPwm2Regs.DCBLTRIPSEL.bit.rsvd1 0x41D5 %B16 #MASK=0x1000
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x41D5 %B16 #MASK=0x2000
EPwm2Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x41D5 %B16 #MASK=0x4000
EPwm2Regs.DCBLTRIPSEL.bit.rsvd2 0x41D5 %B16 #MASK=0x8000
EPwm2Regs.rsvd42[0] 0x41D6 %U16 #Unsigned
EPwm2Regs.rsvd42[1] 0x41D7 %U16 #Unsigned
EPwm2Regs.rsvd42[2] 0x41D8 %U16 #Unsigned
EPwm2Regs.rsvd42[3] 0x41D9 %U16 #Unsigned
EPwm2Regs.rsvd42[4] 0x41DA %U16 #Unsigned
EPwm2Regs.rsvd42[5] 0x41DB %U16 #Unsigned
EPwm2Regs.rsvd42[6] 0x41DC %U16 #Unsigned
EPwm2Regs.rsvd42[7] 0x41DD %U16 #Unsigned
EPwm2Regs.rsvd42[8] 0x41DE %U16 #Unsigned
EPwm2Regs.rsvd42[9] 0x41DF %U16 #Unsigned
EPwm2Regs.rsvd42[10] 0x41E0 %U16 #Unsigned
EPwm2Regs.rsvd42[11] 0x41E1 %U16 #Unsigned
EPwm2Regs.rsvd42[12] 0x41E2 %U16 #Unsigned
EPwm2Regs.rsvd42[13] 0x41E3 %U16 #Unsigned
EPwm2Regs.rsvd42[14] 0x41E4 %U16 #Unsigned
EPwm2Regs.rsvd42[15] 0x41E5 %U16 #Unsigned
EPwm2Regs.rsvd42[16] 0x41E6 %U16 #Unsigned
EPwm2Regs.rsvd42[17] 0x41E7 %U16 #Unsigned
EPwm2Regs.rsvd42[18] 0x41E8 %U16 #Unsigned
EPwm2Regs.rsvd42[19] 0x41E9 %U16 #Unsigned
EPwm2Regs.rsvd42[20] 0x41EA %U16 #Unsigned
EPwm2Regs.rsvd42[21] 0x41EB %U16 #Unsigned
EPwm2Regs.rsvd42[22] 0x41EC %U16 #Unsigned
EPwm2Regs.rsvd42[23] 0x41ED %U16 #Unsigned
EPwm2Regs.rsvd42[24] 0x41EE %U16 #Unsigned
EPwm2Regs.rsvd42[25] 0x41EF %U16 #Unsigned
EPwm2Regs.rsvd42[26] 0x41F0 %U16 #Unsigned
EPwm2Regs.rsvd42[27] 0x41F1 %U16 #Unsigned
EPwm2Regs.rsvd42[28] 0x41F2 %U16 #Unsigned
EPwm2Regs.rsvd42[29] 0x41F3 %U16 #Unsigned
EPwm2Regs.rsvd42[30] 0x41F4 %U16 #Unsigned
EPwm2Regs.rsvd42[31] 0x41F5 %U16 #Unsigned
EPwm2Regs.rsvd42[32] 0x41F6 %U16 #Unsigned
EPwm2Regs.rsvd42[33] 0x41F7 %U16 #Unsigned
EPwm2Regs.rsvd42[34] 0x41F8 %U16 #Unsigned
EPwm2Regs.rsvd42[35] 0x41F9 %U16 #Unsigned
EPwm2Regs.EPWMLOCK.all 0x41FA %U32 #Unsigned
EPwm2Regs.EPWMLOCK.bit.HRLOCK 0x41FA %B16 #MASK=0x1
EPwm2Regs.EPWMLOCK.bit.GLLOCK 0x41FA %B16 #MASK=0x2
EPwm2Regs.EPWMLOCK.bit.TZCFGLOCK 0x41FA %B16 #MASK=0x4
EPwm2Regs.EPWMLOCK.bit.TZCLRLOCK 0x41FA %B16 #MASK=0x8
EPwm2Regs.EPWMLOCK.bit.DCLOCK 0x41FA %B16 #MASK=0x10
EPwm2Regs.EPWMLOCK.bit.rsvd1 0x41FA %B16 #MASK=0xFFE0
EPwm2Regs.EPWMLOCK.bit.KEY 0x41FB %B16 #MASK=0xFFFF
EPwm2Regs.rsvd43 0x41FC %U16 #Unsigned
EPwm2Regs.HWVDELVAL 0x41FD %U16 #Unsigned
EPwm2Regs.VCNTVAL 0x41FE %U16 #Unsigned
EPwm3Regs.TBCTL.all 0x4200 %U16 #Unsigned
EPwm3Regs.TBCTL.bit.CTRMODE 0x4200 %B16 #MASK=0x3
EPwm3Regs.TBCTL.bit.PHSEN 0x4200 %B16 #MASK=0x4
EPwm3Regs.TBCTL.bit.PRDLD 0x4200 %B16 #MASK=0x8
EPwm3Regs.TBCTL.bit.rsvd1 0x4200 %B16 #MASK=0x30
EPwm3Regs.TBCTL.bit.SWFSYNC 0x4200 %B16 #MASK=0x40
EPwm3Regs.TBCTL.bit.HSPCLKDIV 0x4200 %B16 #MASK=0x380
EPwm3Regs.TBCTL.bit.CLKDIV 0x4200 %B16 #MASK=0x1C00
EPwm3Regs.TBCTL.bit.PHSDIR 0x4200 %B16 #MASK=0x2000
EPwm3Regs.TBCTL.bit.FREE_SOFT 0x4200 %B16 #MASK=0xC000
EPwm3Regs.TBCTL2.all 0x4201 %U16 #Unsigned
EPwm3Regs.TBCTL2.bit.rsvd1 0x4201 %B16 #MASK=0x1F
EPwm3Regs.TBCTL2.bit.rsvd2 0x4201 %B16 #MASK=0x20
EPwm3Regs.TBCTL2.bit.OSHTSYNCMODE 0x4201 %B16 #MASK=0x40
EPwm3Regs.TBCTL2.bit.OSHTSYNC 0x4201 %B16 #MASK=0x80
EPwm3Regs.TBCTL2.bit.rsvd3 0x4201 %B16 #MASK=0xF00
EPwm3Regs.TBCTL2.bit.rsvd4 0x4201 %B16 #MASK=0x3000
EPwm3Regs.TBCTL2.bit.PRDLDSYNC 0x4201 %B16 #MASK=0xC000
EPwm3Regs.rsvd1 0x4202 %U16 #Unsigned
EPwm3Regs.EPWMSYNCINSEL.all 0x4203 %U16 #Unsigned
EPwm3Regs.EPWMSYNCINSEL.bit.SEL 0x4203 %B16 #MASK=0x1F
EPwm3Regs.EPWMSYNCINSEL.bit.rsvd1 0x4203 %B16 #MASK=0xFFE0
EPwm3Regs.TBCTR 0x4204 %U16 #Unsigned
EPwm3Regs.TBSTS.all 0x4205 %U16 #Unsigned
EPwm3Regs.TBSTS.bit.CTRDIR 0x4205 %B16 #MASK=0x1
EPwm3Regs.TBSTS.bit.SYNCI 0x4205 %B16 #MASK=0x2
EPwm3Regs.TBSTS.bit.CTRMAX 0x4205 %B16 #MASK=0x4
EPwm3Regs.TBSTS.bit.rsvd1 0x4205 %B16 #MASK=0xFFF8
EPwm3Regs.EPWMSYNCOUTEN.all 0x4206 %U16 #Unsigned
EPwm3Regs.EPWMSYNCOUTEN.bit.SWEN 0x4206 %B16 #MASK=0x1
EPwm3Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4206 %B16 #MASK=0x2
EPwm3Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4206 %B16 #MASK=0x4
EPwm3Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4206 %B16 #MASK=0x8
EPwm3Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4206 %B16 #MASK=0x10
EPwm3Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4206 %B16 #MASK=0x20
EPwm3Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4206 %B16 #MASK=0x40
EPwm3Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4206 %B16 #MASK=0x80
EPwm3Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4206 %B16 #MASK=0xFF00
EPwm3Regs.TBCTL3.all 0x4207 %U16 #Unsigned
EPwm3Regs.TBCTL3.bit.OSSFRCEN 0x4207 %B16 #MASK=0x1
EPwm3Regs.TBCTL3.bit.rsvd1 0x4207 %B16 #MASK=0xFFFE
EPwm3Regs.CMPCTL.all 0x4208 %U16 #Unsigned
EPwm3Regs.CMPCTL.bit.LOADAMODE 0x4208 %B16 #MASK=0x3
EPwm3Regs.CMPCTL.bit.LOADBMODE 0x4208 %B16 #MASK=0xC
EPwm3Regs.CMPCTL.bit.SHDWAMODE 0x4208 %B16 #MASK=0x10
EPwm3Regs.CMPCTL.bit.rsvd1 0x4208 %B16 #MASK=0x20
EPwm3Regs.CMPCTL.bit.SHDWBMODE 0x4208 %B16 #MASK=0x40
EPwm3Regs.CMPCTL.bit.rsvd2 0x4208 %B16 #MASK=0x80
EPwm3Regs.CMPCTL.bit.SHDWAFULL 0x4208 %B16 #MASK=0x100
EPwm3Regs.CMPCTL.bit.SHDWBFULL 0x4208 %B16 #MASK=0x200
EPwm3Regs.CMPCTL.bit.LOADASYNC 0x4208 %B16 #MASK=0xC00
EPwm3Regs.CMPCTL.bit.LOADBSYNC 0x4208 %B16 #MASK=0x3000
EPwm3Regs.CMPCTL.bit.rsvd3 0x4208 %B16 #MASK=0xC000
EPwm3Regs.CMPCTL2.all 0x4209 %U16 #Unsigned
EPwm3Regs.CMPCTL2.bit.LOADCMODE 0x4209 %B16 #MASK=0x3
EPwm3Regs.CMPCTL2.bit.LOADDMODE 0x4209 %B16 #MASK=0xC
EPwm3Regs.CMPCTL2.bit.SHDWCMODE 0x4209 %B16 #MASK=0x10
EPwm3Regs.CMPCTL2.bit.rsvd1 0x4209 %B16 #MASK=0x20
EPwm3Regs.CMPCTL2.bit.SHDWDMODE 0x4209 %B16 #MASK=0x40
EPwm3Regs.CMPCTL2.bit.rsvd2 0x4209 %B16 #MASK=0x380
EPwm3Regs.CMPCTL2.bit.LOADCSYNC 0x4209 %B16 #MASK=0xC00
EPwm3Regs.CMPCTL2.bit.LOADDSYNC 0x4209 %B16 #MASK=0x3000
EPwm3Regs.CMPCTL2.bit.rsvd3 0x4209 %B16 #MASK=0xC000
EPwm3Regs.rsvd2[0] 0x420A %U16 #Unsigned
EPwm3Regs.rsvd2[1] 0x420B %U16 #Unsigned
EPwm3Regs.DBCTL.all 0x420C %U16 #Unsigned
EPwm3Regs.DBCTL.bit.OUT_MODE 0x420C %B16 #MASK=0x3
EPwm3Regs.DBCTL.bit.POLSEL 0x420C %B16 #MASK=0xC
EPwm3Regs.DBCTL.bit.IN_MODE 0x420C %B16 #MASK=0x30
EPwm3Regs.DBCTL.bit.LOADREDMODE 0x420C %B16 #MASK=0xC0
EPwm3Regs.DBCTL.bit.LOADFEDMODE 0x420C %B16 #MASK=0x300
EPwm3Regs.DBCTL.bit.SHDWDBREDMODE 0x420C %B16 #MASK=0x400
EPwm3Regs.DBCTL.bit.SHDWDBFEDMODE 0x420C %B16 #MASK=0x800
EPwm3Regs.DBCTL.bit.OUTSWAP 0x420C %B16 #MASK=0x3000
EPwm3Regs.DBCTL.bit.DEDB_MODE 0x420C %B16 #MASK=0x4000
EPwm3Regs.DBCTL.bit.HALFCYCLE 0x420C %B16 #MASK=0x8000
EPwm3Regs.DBCTL2.all 0x420D %U16 #Unsigned
EPwm3Regs.DBCTL2.bit.LOADDBCTLMODE 0x420D %B16 #MASK=0x3
EPwm3Regs.DBCTL2.bit.SHDWDBCTLMODE 0x420D %B16 #MASK=0x4
EPwm3Regs.DBCTL2.bit.rsvd1 0x420D %B16 #MASK=0xFFF8
EPwm3Regs.rsvd3[0] 0x420E %U16 #Unsigned
EPwm3Regs.rsvd3[1] 0x420F %U16 #Unsigned
EPwm3Regs.AQCTL.all 0x4210 %U16 #Unsigned
EPwm3Regs.AQCTL.bit.LDAQAMODE 0x4210 %B16 #MASK=0x3
EPwm3Regs.AQCTL.bit.LDAQBMODE 0x4210 %B16 #MASK=0xC
EPwm3Regs.AQCTL.bit.SHDWAQAMODE 0x4210 %B16 #MASK=0x10
EPwm3Regs.AQCTL.bit.rsvd1 0x4210 %B16 #MASK=0x20
EPwm3Regs.AQCTL.bit.SHDWAQBMODE 0x4210 %B16 #MASK=0x40
EPwm3Regs.AQCTL.bit.rsvd2 0x4210 %B16 #MASK=0x80
EPwm3Regs.AQCTL.bit.LDAQASYNC 0x4210 %B16 #MASK=0x300
EPwm3Regs.AQCTL.bit.LDAQBSYNC 0x4210 %B16 #MASK=0xC00
EPwm3Regs.AQCTL.bit.rsvd3 0x4210 %B16 #MASK=0xF000
EPwm3Regs.AQTSRCSEL.all 0x4211 %U16 #Unsigned
EPwm3Regs.AQTSRCSEL.bit.T1SEL 0x4211 %B16 #MASK=0xF
EPwm3Regs.AQTSRCSEL.bit.T2SEL 0x4211 %B16 #MASK=0xF0
EPwm3Regs.AQTSRCSEL.bit.rsvd1 0x4211 %B16 #MASK=0xFF00
EPwm3Regs.rsvd4[0] 0x4212 %U16 #Unsigned
EPwm3Regs.rsvd4[1] 0x4213 %U16 #Unsigned
EPwm3Regs.PCCTL.all 0x4214 %U16 #Unsigned
EPwm3Regs.PCCTL.bit.CHPEN 0x4214 %B16 #MASK=0x1
EPwm3Regs.PCCTL.bit.OSHTWTH 0x4214 %B16 #MASK=0x1E
EPwm3Regs.PCCTL.bit.CHPFREQ 0x4214 %B16 #MASK=0xE0
EPwm3Regs.PCCTL.bit.CHPDUTY 0x4214 %B16 #MASK=0x700
EPwm3Regs.PCCTL.bit.rsvd1 0x4214 %B16 #MASK=0xF800
EPwm3Regs.rsvd5[0] 0x4215 %U16 #Unsigned
EPwm3Regs.rsvd5[1] 0x4216 %U16 #Unsigned
EPwm3Regs.rsvd5[2] 0x4217 %U16 #Unsigned
EPwm3Regs.VCAPCTL.all 0x4218 %U16 #Unsigned
EPwm3Regs.VCAPCTL.bit.VCAPE 0x4218 %B16 #MASK=0x1
EPwm3Regs.VCAPCTL.bit.VCAPSTART 0x4218 %B16 #MASK=0x2
EPwm3Regs.VCAPCTL.bit.TRIGSEL 0x4218 %B16 #MASK=0x1C
EPwm3Regs.VCAPCTL.bit.rsvd1 0x4218 %B16 #MASK=0x60
EPwm3Regs.VCAPCTL.bit.VDELAYDIV 0x4218 %B16 #MASK=0x380
EPwm3Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4218 %B16 #MASK=0x400
EPwm3Regs.VCAPCTL.bit.rsvd2 0x4218 %B16 #MASK=0xF800
EPwm3Regs.VCNTCFG.all 0x4219 %U16 #Unsigned
EPwm3Regs.VCNTCFG.bit.STARTEDGE 0x4219 %B16 #MASK=0xF
EPwm3Regs.VCNTCFG.bit.rsvd1 0x4219 %B16 #MASK=0x70
EPwm3Regs.VCNTCFG.bit.STARTEDGESTS 0x4219 %B16 #MASK=0x80
EPwm3Regs.VCNTCFG.bit.STOPEDGE 0x4219 %B16 #MASK=0xF00
EPwm3Regs.VCNTCFG.bit.rsvd2 0x4219 %B16 #MASK=0x7000
EPwm3Regs.VCNTCFG.bit.STOPEDGESTS 0x4219 %B16 #MASK=0x8000
EPwm3Regs.rsvd6[0] 0x421A %U16 #Unsigned
EPwm3Regs.rsvd6[1] 0x421B %U16 #Unsigned
EPwm3Regs.rsvd6[2] 0x421C %U16 #Unsigned
EPwm3Regs.rsvd6[3] 0x421D %U16 #Unsigned
EPwm3Regs.rsvd6[4] 0x421E %U16 #Unsigned
EPwm3Regs.rsvd6[5] 0x421F %U16 #Unsigned
EPwm3Regs.HRCNFG.all 0x4220 %U16 #Unsigned
EPwm3Regs.HRCNFG.bit.EDGMODE 0x4220 %B16 #MASK=0x3
EPwm3Regs.HRCNFG.bit.CTLMODE 0x4220 %B16 #MASK=0x4
EPwm3Regs.HRCNFG.bit.HRLOAD 0x4220 %B16 #MASK=0x18
EPwm3Regs.HRCNFG.bit.SELOUTB 0x4220 %B16 #MASK=0x20
EPwm3Regs.HRCNFG.bit.AUTOCONV 0x4220 %B16 #MASK=0x40
EPwm3Regs.HRCNFG.bit.SWAPAB 0x4220 %B16 #MASK=0x80
EPwm3Regs.HRCNFG.bit.EDGMODEB 0x4220 %B16 #MASK=0x300
EPwm3Regs.HRCNFG.bit.CTLMODEB 0x4220 %B16 #MASK=0x400
EPwm3Regs.HRCNFG.bit.HRLOADB 0x4220 %B16 #MASK=0x1800
EPwm3Regs.HRCNFG.bit.rsvd1 0x4220 %B16 #MASK=0x2000
EPwm3Regs.HRCNFG.bit.rsvd2 0x4220 %B16 #MASK=0xC000
EPwm3Regs.HRPWR.all 0x4221 %U16 #Unsigned
EPwm3Regs.HRPWR.bit.rsvd1 0x4221 %B16 #MASK=0x3
EPwm3Regs.HRPWR.bit.rsvd2 0x4221 %B16 #MASK=0x4
EPwm3Regs.HRPWR.bit.rsvd3 0x4221 %B16 #MASK=0x8
EPwm3Regs.HRPWR.bit.rsvd4 0x4221 %B16 #MASK=0x10
EPwm3Regs.HRPWR.bit.rsvd5 0x4221 %B16 #MASK=0x20
EPwm3Regs.HRPWR.bit.rsvd6 0x4221 %B16 #MASK=0x3C0
EPwm3Regs.HRPWR.bit.rsvd7 0x4221 %B16 #MASK=0x7C00
EPwm3Regs.HRPWR.bit.CALPWRON 0x4221 %B16 #MASK=0x8000
EPwm3Regs.rsvd7[0] 0x4222 %U16 #Unsigned
EPwm3Regs.rsvd7[1] 0x4223 %U16 #Unsigned
EPwm3Regs.rsvd7[2] 0x4224 %U16 #Unsigned
EPwm3Regs.rsvd7[3] 0x4225 %U16 #Unsigned
EPwm3Regs.HRMSTEP.all 0x4226 %U16 #Unsigned
EPwm3Regs.HRMSTEP.bit.HRMSTEP 0x4226 %B16 #MASK=0xFF
EPwm3Regs.HRMSTEP.bit.rsvd1 0x4226 %B16 #MASK=0xFF00
EPwm3Regs.HRCNFG2.all 0x4227 %U16 #Unsigned
EPwm3Regs.HRCNFG2.bit.EDGMODEDB 0x4227 %B16 #MASK=0x3
EPwm3Regs.HRCNFG2.bit.CTLMODEDBRED 0x4227 %B16 #MASK=0xC
EPwm3Regs.HRCNFG2.bit.CTLMODEDBFED 0x4227 %B16 #MASK=0x30
EPwm3Regs.HRCNFG2.bit.rsvd1 0x4227 %B16 #MASK=0x3FC0
EPwm3Regs.HRCNFG2.bit.rsvd2 0x4227 %B16 #MASK=0x4000
EPwm3Regs.HRCNFG2.bit.rsvd3 0x4227 %B16 #MASK=0x8000
EPwm3Regs.rsvd8[0] 0x4228 %U16 #Unsigned
EPwm3Regs.rsvd8[1] 0x4229 %U16 #Unsigned
EPwm3Regs.rsvd8[2] 0x422A %U16 #Unsigned
EPwm3Regs.rsvd8[3] 0x422B %U16 #Unsigned
EPwm3Regs.rsvd8[4] 0x422C %U16 #Unsigned
EPwm3Regs.HRPCTL.all 0x422D %U16 #Unsigned
EPwm3Regs.HRPCTL.bit.HRPE 0x422D %B16 #MASK=0x1
EPwm3Regs.HRPCTL.bit.PWMSYNCSEL 0x422D %B16 #MASK=0x2
EPwm3Regs.HRPCTL.bit.TBPHSHRLOADE 0x422D %B16 #MASK=0x4
EPwm3Regs.HRPCTL.bit.rsvd1 0x422D %B16 #MASK=0x8
EPwm3Regs.HRPCTL.bit.PWMSYNCSELX 0x422D %B16 #MASK=0x70
EPwm3Regs.HRPCTL.bit.rsvd2 0x422D %B16 #MASK=0xFF80
EPwm3Regs.TRREM.all 0x422E %U16 #Unsigned
EPwm3Regs.TRREM.bit.TRREM 0x422E %B16 #MASK=0x7FF
EPwm3Regs.TRREM.bit.rsvd1 0x422E %B16 #MASK=0xF800
EPwm3Regs.rsvd9[0] 0x422F %U16 #Unsigned
EPwm3Regs.rsvd9[1] 0x4230 %U16 #Unsigned
EPwm3Regs.rsvd9[2] 0x4231 %U16 #Unsigned
EPwm3Regs.rsvd9[3] 0x4232 %U16 #Unsigned
EPwm3Regs.rsvd9[4] 0x4233 %U16 #Unsigned
EPwm3Regs.GLDCTL.all 0x4234 %U16 #Unsigned
EPwm3Regs.GLDCTL.bit.GLD 0x4234 %B16 #MASK=0x1
EPwm3Regs.GLDCTL.bit.GLDMODE 0x4234 %B16 #MASK=0x1E
EPwm3Regs.GLDCTL.bit.OSHTMODE 0x4234 %B16 #MASK=0x20
EPwm3Regs.GLDCTL.bit.rsvd1 0x4234 %B16 #MASK=0x40
EPwm3Regs.GLDCTL.bit.GLDPRD 0x4234 %B16 #MASK=0x380
EPwm3Regs.GLDCTL.bit.GLDCNT 0x4234 %B16 #MASK=0x1C00
EPwm3Regs.GLDCTL.bit.rsvd2 0x4234 %B16 #MASK=0xE000
EPwm3Regs.GLDCFG.all 0x4235 %U16 #Unsigned
EPwm3Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4235 %B16 #MASK=0x1
EPwm3Regs.GLDCFG.bit.CMPA_CMPAHR 0x4235 %B16 #MASK=0x2
EPwm3Regs.GLDCFG.bit.CMPB_CMPBHR 0x4235 %B16 #MASK=0x4
EPwm3Regs.GLDCFG.bit.CMPC 0x4235 %B16 #MASK=0x8
EPwm3Regs.GLDCFG.bit.CMPD 0x4235 %B16 #MASK=0x10
EPwm3Regs.GLDCFG.bit.DBRED_DBREDHR 0x4235 %B16 #MASK=0x20
EPwm3Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4235 %B16 #MASK=0x40
EPwm3Regs.GLDCFG.bit.DBCTL 0x4235 %B16 #MASK=0x80
EPwm3Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4235 %B16 #MASK=0x100
EPwm3Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4235 %B16 #MASK=0x200
EPwm3Regs.GLDCFG.bit.AQCSFRC 0x4235 %B16 #MASK=0x400
EPwm3Regs.GLDCFG.bit.rsvd1 0x4235 %B16 #MASK=0xF800
EPwm3Regs.rsvd10[0] 0x4236 %U16 #Unsigned
EPwm3Regs.rsvd10[1] 0x4237 %U16 #Unsigned
EPwm3Regs.EPWMXLINK.all 0x4238 %U32 #Unsigned
EPwm3Regs.EPWMXLINK.bit.TBPRDLINK 0x4238 %B16 #MASK=0xF
EPwm3Regs.EPWMXLINK.bit.CMPALINK 0x4238 %B16 #MASK=0xF0
EPwm3Regs.EPWMXLINK.bit.CMPBLINK 0x4238 %B16 #MASK=0xF00
EPwm3Regs.EPWMXLINK.bit.CMPCLINK 0x4238 %B16 #MASK=0xF000
EPwm3Regs.EPWMXLINK.bit.CMPDLINK 0x4239 %B16 #MASK=0xF
EPwm3Regs.EPWMXLINK.bit.rsvd1 0x4239 %B16 #MASK=0xFF0
EPwm3Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4239 %B16 #MASK=0xF000
EPwm3Regs.rsvd11[0] 0x423A %U16 #Unsigned
EPwm3Regs.rsvd11[1] 0x423B %U16 #Unsigned
EPwm3Regs.rsvd11[2] 0x423C %U16 #Unsigned
EPwm3Regs.rsvd11[3] 0x423D %U16 #Unsigned
EPwm3Regs.rsvd11[4] 0x423E %U16 #Unsigned
EPwm3Regs.rsvd11[5] 0x423F %U16 #Unsigned
EPwm3Regs.AQCTLA.all 0x4240 %U16 #Unsigned
EPwm3Regs.AQCTLA.bit.ZRO 0x4240 %B16 #MASK=0x3
EPwm3Regs.AQCTLA.bit.PRD 0x4240 %B16 #MASK=0xC
EPwm3Regs.AQCTLA.bit.CAU 0x4240 %B16 #MASK=0x30
EPwm3Regs.AQCTLA.bit.CAD 0x4240 %B16 #MASK=0xC0
EPwm3Regs.AQCTLA.bit.CBU 0x4240 %B16 #MASK=0x300
EPwm3Regs.AQCTLA.bit.CBD 0x4240 %B16 #MASK=0xC00
EPwm3Regs.AQCTLA.bit.rsvd1 0x4240 %B16 #MASK=0xF000
EPwm3Regs.AQCTLA2.all 0x4241 %U16 #Unsigned
EPwm3Regs.AQCTLA2.bit.T1U 0x4241 %B16 #MASK=0x3
EPwm3Regs.AQCTLA2.bit.T1D 0x4241 %B16 #MASK=0xC
EPwm3Regs.AQCTLA2.bit.T2U 0x4241 %B16 #MASK=0x30
EPwm3Regs.AQCTLA2.bit.T2D 0x4241 %B16 #MASK=0xC0
EPwm3Regs.AQCTLA2.bit.rsvd1 0x4241 %B16 #MASK=0xFF00
EPwm3Regs.AQCTLB.all 0x4242 %U16 #Unsigned
EPwm3Regs.AQCTLB.bit.ZRO 0x4242 %B16 #MASK=0x3
EPwm3Regs.AQCTLB.bit.PRD 0x4242 %B16 #MASK=0xC
EPwm3Regs.AQCTLB.bit.CAU 0x4242 %B16 #MASK=0x30
EPwm3Regs.AQCTLB.bit.CAD 0x4242 %B16 #MASK=0xC0
EPwm3Regs.AQCTLB.bit.CBU 0x4242 %B16 #MASK=0x300
EPwm3Regs.AQCTLB.bit.CBD 0x4242 %B16 #MASK=0xC00
EPwm3Regs.AQCTLB.bit.rsvd1 0x4242 %B16 #MASK=0xF000
EPwm3Regs.AQCTLB2.all 0x4243 %U16 #Unsigned
EPwm3Regs.AQCTLB2.bit.T1U 0x4243 %B16 #MASK=0x3
EPwm3Regs.AQCTLB2.bit.T1D 0x4243 %B16 #MASK=0xC
EPwm3Regs.AQCTLB2.bit.T2U 0x4243 %B16 #MASK=0x30
EPwm3Regs.AQCTLB2.bit.T2D 0x4243 %B16 #MASK=0xC0
EPwm3Regs.AQCTLB2.bit.rsvd1 0x4243 %B16 #MASK=0xFF00
EPwm3Regs.rsvd12[0] 0x4244 %U16 #Unsigned
EPwm3Regs.rsvd12[1] 0x4245 %U16 #Unsigned
EPwm3Regs.rsvd12[2] 0x4246 %U16 #Unsigned
EPwm3Regs.AQSFRC.all 0x4247 %U16 #Unsigned
EPwm3Regs.AQSFRC.bit.ACTSFA 0x4247 %B16 #MASK=0x3
EPwm3Regs.AQSFRC.bit.OTSFA 0x4247 %B16 #MASK=0x4
EPwm3Regs.AQSFRC.bit.ACTSFB 0x4247 %B16 #MASK=0x18
EPwm3Regs.AQSFRC.bit.OTSFB 0x4247 %B16 #MASK=0x20
EPwm3Regs.AQSFRC.bit.RLDCSF 0x4247 %B16 #MASK=0xC0
EPwm3Regs.AQSFRC.bit.rsvd1 0x4247 %B16 #MASK=0xFF00
EPwm3Regs.rsvd13 0x4248 %U16 #Unsigned
EPwm3Regs.AQCSFRC.all 0x4249 %U16 #Unsigned
EPwm3Regs.AQCSFRC.bit.CSFA 0x4249 %B16 #MASK=0x3
EPwm3Regs.AQCSFRC.bit.CSFB 0x4249 %B16 #MASK=0xC
EPwm3Regs.AQCSFRC.bit.rsvd1 0x4249 %B16 #MASK=0xFFF0
EPwm3Regs.rsvd14[0] 0x424A %U16 #Unsigned
EPwm3Regs.rsvd14[1] 0x424B %U16 #Unsigned
EPwm3Regs.rsvd14[2] 0x424C %U16 #Unsigned
EPwm3Regs.rsvd14[3] 0x424D %U16 #Unsigned
EPwm3Regs.rsvd14[4] 0x424E %U16 #Unsigned
EPwm3Regs.rsvd14[5] 0x424F %U16 #Unsigned
EPwm3Regs.DBREDHR.all 0x4250 %U16 #Unsigned
EPwm3Regs.DBREDHR.bit.rsvd1 0x4250 %B16 #MASK=0x1
EPwm3Regs.DBREDHR.bit.rsvd2 0x4250 %B16 #MASK=0xFE
EPwm3Regs.DBREDHR.bit.rsvd3 0x4250 %B16 #MASK=0x100
EPwm3Regs.DBREDHR.bit.DBREDHR 0x4250 %B16 #MASK=0xFE00
EPwm3Regs.DBRED.all 0x4251 %U16 #Unsigned
EPwm3Regs.DBRED.bit.DBRED 0x4251 %B16 #MASK=0x3FFF
EPwm3Regs.DBRED.bit.rsvd1 0x4251 %B16 #MASK=0xC000
EPwm3Regs.DBFEDHR.all 0x4252 %U16 #Unsigned
EPwm3Regs.DBFEDHR.bit.rsvd1 0x4252 %B16 #MASK=0x1
EPwm3Regs.DBFEDHR.bit.rsvd2 0x4252 %B16 #MASK=0xFE
EPwm3Regs.DBFEDHR.bit.rsvd3 0x4252 %B16 #MASK=0x100
EPwm3Regs.DBFEDHR.bit.DBFEDHR 0x4252 %B16 #MASK=0xFE00
EPwm3Regs.DBFED.all 0x4253 %U16 #Unsigned
EPwm3Regs.DBFED.bit.DBFED 0x4253 %B16 #MASK=0x3FFF
EPwm3Regs.DBFED.bit.rsvd1 0x4253 %B16 #MASK=0xC000
EPwm3Regs.rsvd15[0] 0x4254 %U16 #Unsigned
EPwm3Regs.rsvd15[1] 0x4255 %U16 #Unsigned
EPwm3Regs.rsvd15[2] 0x4256 %U16 #Unsigned
EPwm3Regs.rsvd15[3] 0x4257 %U16 #Unsigned
EPwm3Regs.rsvd15[4] 0x4258 %U16 #Unsigned
EPwm3Regs.rsvd15[5] 0x4259 %U16 #Unsigned
EPwm3Regs.rsvd15[6] 0x425A %U16 #Unsigned
EPwm3Regs.rsvd15[7] 0x425B %U16 #Unsigned
EPwm3Regs.rsvd15[8] 0x425C %U16 #Unsigned
EPwm3Regs.rsvd15[9] 0x425D %U16 #Unsigned
EPwm3Regs.rsvd15[10] 0x425E %U16 #Unsigned
EPwm3Regs.rsvd15[11] 0x425F %U16 #Unsigned
EPwm3Regs.TBPHS.all 0x4260 %U32 #Unsigned
EPwm3Regs.TBPHS.bit.TBPHSHR 0x4260 %B16 #MASK=0xFFFF
EPwm3Regs.TBPHS.bit.TBPHS 0x4261 %B16 #MASK=0xFFFF
EPwm3Regs.TBPRDHR 0x4262 %U16 #Unsigned
EPwm3Regs.TBPRD 0x4263 %U16 #Unsigned
EPwm3Regs.rsvd16[0] 0x4264 %U16 #Unsigned
EPwm3Regs.rsvd16[1] 0x4265 %U16 #Unsigned
EPwm3Regs.rsvd16[2] 0x4266 %U16 #Unsigned
EPwm3Regs.rsvd16[3] 0x4267 %U16 #Unsigned
EPwm3Regs.rsvd16[4] 0x4268 %U16 #Unsigned
EPwm3Regs.rsvd16[5] 0x4269 %U16 #Unsigned
EPwm3Regs.CMPA.all 0x426A %U32 #Unsigned
EPwm3Regs.CMPA.bit.CMPAHR 0x426A %B16 #MASK=0xFFFF
EPwm3Regs.CMPA.bit.CMPA 0x426B %B16 #MASK=0xFFFF
EPwm3Regs.CMPB.all 0x426C %U32 #Unsigned
EPwm3Regs.CMPB.bit.CMPBHR 0x426C %B16 #MASK=0xFFFF
EPwm3Regs.CMPB.bit.CMPB 0x426D %B16 #MASK=0xFFFF
EPwm3Regs.rsvd17 0x426E %U16 #Unsigned
EPwm3Regs.CMPC 0x426F %U16 #Unsigned
EPwm3Regs.rsvd18 0x4270 %U16 #Unsigned
EPwm3Regs.CMPD 0x4271 %U16 #Unsigned
EPwm3Regs.rsvd19[0] 0x4272 %U16 #Unsigned
EPwm3Regs.rsvd19[1] 0x4273 %U16 #Unsigned
EPwm3Regs.GLDCTL2.all 0x4274 %U16 #Unsigned
EPwm3Regs.GLDCTL2.bit.OSHTLD 0x4274 %B16 #MASK=0x1
EPwm3Regs.GLDCTL2.bit.GFRCLD 0x4274 %B16 #MASK=0x2
EPwm3Regs.GLDCTL2.bit.rsvd1 0x4274 %B16 #MASK=0xFFFC
EPwm3Regs.rsvd20[0] 0x4275 %U16 #Unsigned
EPwm3Regs.rsvd20[1] 0x4276 %U16 #Unsigned
EPwm3Regs.SWVDELVAL 0x4277 %U16 #Unsigned
EPwm3Regs.rsvd21[0] 0x4278 %U16 #Unsigned
EPwm3Regs.rsvd21[1] 0x4279 %U16 #Unsigned
EPwm3Regs.rsvd21[2] 0x427A %U16 #Unsigned
EPwm3Regs.rsvd21[3] 0x427B %U16 #Unsigned
EPwm3Regs.rsvd21[4] 0x427C %U16 #Unsigned
EPwm3Regs.rsvd21[5] 0x427D %U16 #Unsigned
EPwm3Regs.rsvd21[6] 0x427E %U16 #Unsigned
EPwm3Regs.rsvd21[7] 0x427F %U16 #Unsigned
EPwm3Regs.TZSEL.all 0x4280 %U16 #Unsigned
EPwm3Regs.TZSEL.bit.CBC1 0x4280 %B16 #MASK=0x1
EPwm3Regs.TZSEL.bit.CBC2 0x4280 %B16 #MASK=0x2
EPwm3Regs.TZSEL.bit.CBC3 0x4280 %B16 #MASK=0x4
EPwm3Regs.TZSEL.bit.CBC4 0x4280 %B16 #MASK=0x8
EPwm3Regs.TZSEL.bit.CBC5 0x4280 %B16 #MASK=0x10
EPwm3Regs.TZSEL.bit.CBC6 0x4280 %B16 #MASK=0x20
EPwm3Regs.TZSEL.bit.DCAEVT2 0x4280 %B16 #MASK=0x40
EPwm3Regs.TZSEL.bit.DCBEVT2 0x4280 %B16 #MASK=0x80
EPwm3Regs.TZSEL.bit.OSHT1 0x4280 %B16 #MASK=0x100
EPwm3Regs.TZSEL.bit.OSHT2 0x4280 %B16 #MASK=0x200
EPwm3Regs.TZSEL.bit.OSHT3 0x4280 %B16 #MASK=0x400
EPwm3Regs.TZSEL.bit.OSHT4 0x4280 %B16 #MASK=0x800
EPwm3Regs.TZSEL.bit.OSHT5 0x4280 %B16 #MASK=0x1000
EPwm3Regs.TZSEL.bit.OSHT6 0x4280 %B16 #MASK=0x2000
EPwm3Regs.TZSEL.bit.DCAEVT1 0x4280 %B16 #MASK=0x4000
EPwm3Regs.TZSEL.bit.DCBEVT1 0x4280 %B16 #MASK=0x8000
EPwm3Regs.rsvd22 0x4281 %U16 #Unsigned
EPwm3Regs.TZDCSEL.all 0x4282 %U16 #Unsigned
EPwm3Regs.TZDCSEL.bit.DCAEVT1 0x4282 %B16 #MASK=0x7
EPwm3Regs.TZDCSEL.bit.DCAEVT2 0x4282 %B16 #MASK=0x38
EPwm3Regs.TZDCSEL.bit.DCBEVT1 0x4282 %B16 #MASK=0x1C0
EPwm3Regs.TZDCSEL.bit.DCBEVT2 0x4282 %B16 #MASK=0xE00
EPwm3Regs.TZDCSEL.bit.rsvd1 0x4282 %B16 #MASK=0xF000
EPwm3Regs.rsvd23 0x4283 %U16 #Unsigned
EPwm3Regs.TZCTL.all 0x4284 %U16 #Unsigned
EPwm3Regs.TZCTL.bit.TZA 0x4284 %B16 #MASK=0x3
EPwm3Regs.TZCTL.bit.TZB 0x4284 %B16 #MASK=0xC
EPwm3Regs.TZCTL.bit.DCAEVT1 0x4284 %B16 #MASK=0x30
EPwm3Regs.TZCTL.bit.DCAEVT2 0x4284 %B16 #MASK=0xC0
EPwm3Regs.TZCTL.bit.DCBEVT1 0x4284 %B16 #MASK=0x300
EPwm3Regs.TZCTL.bit.DCBEVT2 0x4284 %B16 #MASK=0xC00
EPwm3Regs.TZCTL.bit.rsvd1 0x4284 %B16 #MASK=0xF000
EPwm3Regs.TZCTL2.all 0x4285 %U16 #Unsigned
EPwm3Regs.TZCTL2.bit.TZAU 0x4285 %B16 #MASK=0x7
EPwm3Regs.TZCTL2.bit.TZAD 0x4285 %B16 #MASK=0x38
EPwm3Regs.TZCTL2.bit.TZBU 0x4285 %B16 #MASK=0x1C0
EPwm3Regs.TZCTL2.bit.TZBD 0x4285 %B16 #MASK=0xE00
EPwm3Regs.TZCTL2.bit.rsvd1 0x4285 %B16 #MASK=0x7000
EPwm3Regs.TZCTL2.bit.ETZE 0x4285 %B16 #MASK=0x8000
EPwm3Regs.TZCTLDCA.all 0x4286 %U16 #Unsigned
EPwm3Regs.TZCTLDCA.bit.DCAEVT1U 0x4286 %B16 #MASK=0x7
EPwm3Regs.TZCTLDCA.bit.DCAEVT1D 0x4286 %B16 #MASK=0x38
EPwm3Regs.TZCTLDCA.bit.DCAEVT2U 0x4286 %B16 #MASK=0x1C0
EPwm3Regs.TZCTLDCA.bit.DCAEVT2D 0x4286 %B16 #MASK=0xE00
EPwm3Regs.TZCTLDCA.bit.rsvd1 0x4286 %B16 #MASK=0xF000
EPwm3Regs.TZCTLDCB.all 0x4287 %U16 #Unsigned
EPwm3Regs.TZCTLDCB.bit.DCBEVT1U 0x4287 %B16 #MASK=0x7
EPwm3Regs.TZCTLDCB.bit.DCBEVT1D 0x4287 %B16 #MASK=0x38
EPwm3Regs.TZCTLDCB.bit.DCBEVT2U 0x4287 %B16 #MASK=0x1C0
EPwm3Regs.TZCTLDCB.bit.DCBEVT2D 0x4287 %B16 #MASK=0xE00
EPwm3Regs.TZCTLDCB.bit.rsvd1 0x4287 %B16 #MASK=0xF000
EPwm3Regs.rsvd24[0] 0x4288 %U16 #Unsigned
EPwm3Regs.rsvd24[1] 0x4289 %U16 #Unsigned
EPwm3Regs.rsvd24[2] 0x428A %U16 #Unsigned
EPwm3Regs.rsvd24[3] 0x428B %U16 #Unsigned
EPwm3Regs.rsvd24[4] 0x428C %U16 #Unsigned
EPwm3Regs.TZEINT.all 0x428D %U16 #Unsigned
EPwm3Regs.TZEINT.bit.rsvd1 0x428D %B16 #MASK=0x1
EPwm3Regs.TZEINT.bit.CBC 0x428D %B16 #MASK=0x2
EPwm3Regs.TZEINT.bit.OST 0x428D %B16 #MASK=0x4
EPwm3Regs.TZEINT.bit.DCAEVT1 0x428D %B16 #MASK=0x8
EPwm3Regs.TZEINT.bit.DCAEVT2 0x428D %B16 #MASK=0x10
EPwm3Regs.TZEINT.bit.DCBEVT1 0x428D %B16 #MASK=0x20
EPwm3Regs.TZEINT.bit.DCBEVT2 0x428D %B16 #MASK=0x40
EPwm3Regs.TZEINT.bit.rsvd2 0x428D %B16 #MASK=0xFF80
EPwm3Regs.rsvd25[0] 0x428E %U16 #Unsigned
EPwm3Regs.rsvd25[1] 0x428F %U16 #Unsigned
EPwm3Regs.rsvd25[2] 0x4290 %U16 #Unsigned
EPwm3Regs.rsvd25[3] 0x4291 %U16 #Unsigned
EPwm3Regs.rsvd25[4] 0x4292 %U16 #Unsigned
EPwm3Regs.TZFLG.all 0x4293 %U16 #Unsigned
EPwm3Regs.TZFLG.bit.INT 0x4293 %B16 #MASK=0x1
EPwm3Regs.TZFLG.bit.CBC 0x4293 %B16 #MASK=0x2
EPwm3Regs.TZFLG.bit.OST 0x4293 %B16 #MASK=0x4
EPwm3Regs.TZFLG.bit.DCAEVT1 0x4293 %B16 #MASK=0x8
EPwm3Regs.TZFLG.bit.DCAEVT2 0x4293 %B16 #MASK=0x10
EPwm3Regs.TZFLG.bit.DCBEVT1 0x4293 %B16 #MASK=0x20
EPwm3Regs.TZFLG.bit.DCBEVT2 0x4293 %B16 #MASK=0x40
EPwm3Regs.TZFLG.bit.rsvd1 0x4293 %B16 #MASK=0xFF80
EPwm3Regs.TZCBCFLG.all 0x4294 %U16 #Unsigned
EPwm3Regs.TZCBCFLG.bit.CBC1 0x4294 %B16 #MASK=0x1
EPwm3Regs.TZCBCFLG.bit.CBC2 0x4294 %B16 #MASK=0x2
EPwm3Regs.TZCBCFLG.bit.CBC3 0x4294 %B16 #MASK=0x4
EPwm3Regs.TZCBCFLG.bit.CBC4 0x4294 %B16 #MASK=0x8
EPwm3Regs.TZCBCFLG.bit.CBC5 0x4294 %B16 #MASK=0x10
EPwm3Regs.TZCBCFLG.bit.CBC6 0x4294 %B16 #MASK=0x20
EPwm3Regs.TZCBCFLG.bit.DCAEVT2 0x4294 %B16 #MASK=0x40
EPwm3Regs.TZCBCFLG.bit.DCBEVT2 0x4294 %B16 #MASK=0x80
EPwm3Regs.TZCBCFLG.bit.rsvd1 0x4294 %B16 #MASK=0xFF00
EPwm3Regs.TZOSTFLG.all 0x4295 %U16 #Unsigned
EPwm3Regs.TZOSTFLG.bit.OST1 0x4295 %B16 #MASK=0x1
EPwm3Regs.TZOSTFLG.bit.OST2 0x4295 %B16 #MASK=0x2
EPwm3Regs.TZOSTFLG.bit.OST3 0x4295 %B16 #MASK=0x4
EPwm3Regs.TZOSTFLG.bit.OST4 0x4295 %B16 #MASK=0x8
EPwm3Regs.TZOSTFLG.bit.OST5 0x4295 %B16 #MASK=0x10
EPwm3Regs.TZOSTFLG.bit.OST6 0x4295 %B16 #MASK=0x20
EPwm3Regs.TZOSTFLG.bit.DCAEVT1 0x4295 %B16 #MASK=0x40
EPwm3Regs.TZOSTFLG.bit.DCBEVT1 0x4295 %B16 #MASK=0x80
EPwm3Regs.TZOSTFLG.bit.rsvd1 0x4295 %B16 #MASK=0xFF00
EPwm3Regs.rsvd26 0x4296 %U16 #Unsigned
EPwm3Regs.TZCLR.all 0x4297 %U16 #Unsigned
EPwm3Regs.TZCLR.bit.INT 0x4297 %B16 #MASK=0x1
EPwm3Regs.TZCLR.bit.CBC 0x4297 %B16 #MASK=0x2
EPwm3Regs.TZCLR.bit.OST 0x4297 %B16 #MASK=0x4
EPwm3Regs.TZCLR.bit.DCAEVT1 0x4297 %B16 #MASK=0x8
EPwm3Regs.TZCLR.bit.DCAEVT2 0x4297 %B16 #MASK=0x10
EPwm3Regs.TZCLR.bit.DCBEVT1 0x4297 %B16 #MASK=0x20
EPwm3Regs.TZCLR.bit.DCBEVT2 0x4297 %B16 #MASK=0x40
EPwm3Regs.TZCLR.bit.rsvd1 0x4297 %B16 #MASK=0x3F80
EPwm3Regs.TZCLR.bit.CBCPULSE 0x4297 %B16 #MASK=0xC000
EPwm3Regs.TZCBCCLR.all 0x4298 %U16 #Unsigned
EPwm3Regs.TZCBCCLR.bit.CBC1 0x4298 %B16 #MASK=0x1
EPwm3Regs.TZCBCCLR.bit.CBC2 0x4298 %B16 #MASK=0x2
EPwm3Regs.TZCBCCLR.bit.CBC3 0x4298 %B16 #MASK=0x4
EPwm3Regs.TZCBCCLR.bit.CBC4 0x4298 %B16 #MASK=0x8
EPwm3Regs.TZCBCCLR.bit.CBC5 0x4298 %B16 #MASK=0x10
EPwm3Regs.TZCBCCLR.bit.CBC6 0x4298 %B16 #MASK=0x20
EPwm3Regs.TZCBCCLR.bit.DCAEVT2 0x4298 %B16 #MASK=0x40
EPwm3Regs.TZCBCCLR.bit.DCBEVT2 0x4298 %B16 #MASK=0x80
EPwm3Regs.TZCBCCLR.bit.rsvd1 0x4298 %B16 #MASK=0xFF00
EPwm3Regs.TZOSTCLR.all 0x4299 %U16 #Unsigned
EPwm3Regs.TZOSTCLR.bit.OST1 0x4299 %B16 #MASK=0x1
EPwm3Regs.TZOSTCLR.bit.OST2 0x4299 %B16 #MASK=0x2
EPwm3Regs.TZOSTCLR.bit.OST3 0x4299 %B16 #MASK=0x4
EPwm3Regs.TZOSTCLR.bit.OST4 0x4299 %B16 #MASK=0x8
EPwm3Regs.TZOSTCLR.bit.OST5 0x4299 %B16 #MASK=0x10
EPwm3Regs.TZOSTCLR.bit.OST6 0x4299 %B16 #MASK=0x20
EPwm3Regs.TZOSTCLR.bit.DCAEVT1 0x4299 %B16 #MASK=0x40
EPwm3Regs.TZOSTCLR.bit.DCBEVT1 0x4299 %B16 #MASK=0x80
EPwm3Regs.TZOSTCLR.bit.rsvd1 0x4299 %B16 #MASK=0xFF00
EPwm3Regs.rsvd27 0x429A %U16 #Unsigned
EPwm3Regs.TZFRC.all 0x429B %U16 #Unsigned
EPwm3Regs.TZFRC.bit.rsvd1 0x429B %B16 #MASK=0x1
EPwm3Regs.TZFRC.bit.CBC 0x429B %B16 #MASK=0x2
EPwm3Regs.TZFRC.bit.OST 0x429B %B16 #MASK=0x4
EPwm3Regs.TZFRC.bit.DCAEVT1 0x429B %B16 #MASK=0x8
EPwm3Regs.TZFRC.bit.DCAEVT2 0x429B %B16 #MASK=0x10
EPwm3Regs.TZFRC.bit.DCBEVT1 0x429B %B16 #MASK=0x20
EPwm3Regs.TZFRC.bit.DCBEVT2 0x429B %B16 #MASK=0x40
EPwm3Regs.TZFRC.bit.rsvd2 0x429B %B16 #MASK=0xFF80
EPwm3Regs.rsvd28[0] 0x429C %U16 #Unsigned
EPwm3Regs.rsvd28[1] 0x429D %U16 #Unsigned
EPwm3Regs.rsvd28[2] 0x429E %U16 #Unsigned
EPwm3Regs.rsvd28[3] 0x429F %U16 #Unsigned
EPwm3Regs.rsvd28[4] 0x42A0 %U16 #Unsigned
EPwm3Regs.rsvd28[5] 0x42A1 %U16 #Unsigned
EPwm3Regs.rsvd28[6] 0x42A2 %U16 #Unsigned
EPwm3Regs.rsvd28[7] 0x42A3 %U16 #Unsigned
EPwm3Regs.ETSEL.all 0x42A4 %U16 #Unsigned
EPwm3Regs.ETSEL.bit.INTSEL 0x42A4 %B16 #MASK=0x7
EPwm3Regs.ETSEL.bit.INTEN 0x42A4 %B16 #MASK=0x8
EPwm3Regs.ETSEL.bit.SOCASELCMP 0x42A4 %B16 #MASK=0x10
EPwm3Regs.ETSEL.bit.SOCBSELCMP 0x42A4 %B16 #MASK=0x20
EPwm3Regs.ETSEL.bit.INTSELCMP 0x42A4 %B16 #MASK=0x40
EPwm3Regs.ETSEL.bit.rsvd1 0x42A4 %B16 #MASK=0x80
EPwm3Regs.ETSEL.bit.SOCASEL 0x42A4 %B16 #MASK=0x700
EPwm3Regs.ETSEL.bit.SOCAEN 0x42A4 %B16 #MASK=0x800
EPwm3Regs.ETSEL.bit.SOCBSEL 0x42A4 %B16 #MASK=0x7000
EPwm3Regs.ETSEL.bit.SOCBEN 0x42A4 %B16 #MASK=0x8000
EPwm3Regs.rsvd29 0x42A5 %U16 #Unsigned
EPwm3Regs.ETPS.all 0x42A6 %U16 #Unsigned
EPwm3Regs.ETPS.bit.INTPRD 0x42A6 %B16 #MASK=0x3
EPwm3Regs.ETPS.bit.INTCNT 0x42A6 %B16 #MASK=0xC
EPwm3Regs.ETPS.bit.INTPSSEL 0x42A6 %B16 #MASK=0x10
EPwm3Regs.ETPS.bit.SOCPSSEL 0x42A6 %B16 #MASK=0x20
EPwm3Regs.ETPS.bit.rsvd1 0x42A6 %B16 #MASK=0xC0
EPwm3Regs.ETPS.bit.SOCAPRD 0x42A6 %B16 #MASK=0x300
EPwm3Regs.ETPS.bit.SOCACNT 0x42A6 %B16 #MASK=0xC00
EPwm3Regs.ETPS.bit.SOCBPRD 0x42A6 %B16 #MASK=0x3000
EPwm3Regs.ETPS.bit.SOCBCNT 0x42A6 %B16 #MASK=0xC000
EPwm3Regs.rsvd30 0x42A7 %U16 #Unsigned
EPwm3Regs.ETFLG.all 0x42A8 %U16 #Unsigned
EPwm3Regs.ETFLG.bit.INT 0x42A8 %B16 #MASK=0x1
EPwm3Regs.ETFLG.bit.rsvd1 0x42A8 %B16 #MASK=0x2
EPwm3Regs.ETFLG.bit.SOCA 0x42A8 %B16 #MASK=0x4
EPwm3Regs.ETFLG.bit.SOCB 0x42A8 %B16 #MASK=0x8
EPwm3Regs.ETFLG.bit.rsvd2 0x42A8 %B16 #MASK=0xFFF0
EPwm3Regs.rsvd31 0x42A9 %U16 #Unsigned
EPwm3Regs.ETCLR.all 0x42AA %U16 #Unsigned
EPwm3Regs.ETCLR.bit.INT 0x42AA %B16 #MASK=0x1
EPwm3Regs.ETCLR.bit.rsvd1 0x42AA %B16 #MASK=0x2
EPwm3Regs.ETCLR.bit.SOCA 0x42AA %B16 #MASK=0x4
EPwm3Regs.ETCLR.bit.SOCB 0x42AA %B16 #MASK=0x8
EPwm3Regs.ETCLR.bit.rsvd2 0x42AA %B16 #MASK=0xFFF0
EPwm3Regs.rsvd32 0x42AB %U16 #Unsigned
EPwm3Regs.ETFRC.all 0x42AC %U16 #Unsigned
EPwm3Regs.ETFRC.bit.INT 0x42AC %B16 #MASK=0x1
EPwm3Regs.ETFRC.bit.rsvd1 0x42AC %B16 #MASK=0x2
EPwm3Regs.ETFRC.bit.SOCA 0x42AC %B16 #MASK=0x4
EPwm3Regs.ETFRC.bit.SOCB 0x42AC %B16 #MASK=0x8
EPwm3Regs.ETFRC.bit.rsvd2 0x42AC %B16 #MASK=0xFFF0
EPwm3Regs.rsvd33 0x42AD %U16 #Unsigned
EPwm3Regs.ETINTPS.all 0x42AE %U16 #Unsigned
EPwm3Regs.ETINTPS.bit.INTPRD2 0x42AE %B16 #MASK=0xF
EPwm3Regs.ETINTPS.bit.INTCNT2 0x42AE %B16 #MASK=0xF0
EPwm3Regs.ETINTPS.bit.rsvd1 0x42AE %B16 #MASK=0xFF00
EPwm3Regs.rsvd34 0x42AF %U16 #Unsigned
EPwm3Regs.ETSOCPS.all 0x42B0 %U16 #Unsigned
EPwm3Regs.ETSOCPS.bit.SOCAPRD2 0x42B0 %B16 #MASK=0xF
EPwm3Regs.ETSOCPS.bit.SOCACNT2 0x42B0 %B16 #MASK=0xF0
EPwm3Regs.ETSOCPS.bit.SOCBPRD2 0x42B0 %B16 #MASK=0xF00
EPwm3Regs.ETSOCPS.bit.SOCBCNT2 0x42B0 %B16 #MASK=0xF000
EPwm3Regs.rsvd35 0x42B1 %U16 #Unsigned
EPwm3Regs.ETCNTINITCTL.all 0x42B2 %U16 #Unsigned
EPwm3Regs.ETCNTINITCTL.bit.rsvd1 0x42B2 %B16 #MASK=0x3FF
EPwm3Regs.ETCNTINITCTL.bit.INTINITFRC 0x42B2 %B16 #MASK=0x400
EPwm3Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x42B2 %B16 #MASK=0x800
EPwm3Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x42B2 %B16 #MASK=0x1000
EPwm3Regs.ETCNTINITCTL.bit.INTINITEN 0x42B2 %B16 #MASK=0x2000
EPwm3Regs.ETCNTINITCTL.bit.SOCAINITEN 0x42B2 %B16 #MASK=0x4000
EPwm3Regs.ETCNTINITCTL.bit.SOCBINITEN 0x42B2 %B16 #MASK=0x8000
EPwm3Regs.rsvd36 0x42B3 %U16 #Unsigned
EPwm3Regs.ETCNTINIT.all 0x42B4 %U16 #Unsigned
EPwm3Regs.ETCNTINIT.bit.INTINIT 0x42B4 %B16 #MASK=0xF
EPwm3Regs.ETCNTINIT.bit.SOCAINIT 0x42B4 %B16 #MASK=0xF0
EPwm3Regs.ETCNTINIT.bit.SOCBINIT 0x42B4 %B16 #MASK=0xF00
EPwm3Regs.ETCNTINIT.bit.rsvd1 0x42B4 %B16 #MASK=0xF000
EPwm3Regs.rsvd37[0] 0x42B5 %U16 #Unsigned
EPwm3Regs.rsvd37[1] 0x42B6 %U16 #Unsigned
EPwm3Regs.rsvd37[2] 0x42B7 %U16 #Unsigned
EPwm3Regs.rsvd37[3] 0x42B8 %U16 #Unsigned
EPwm3Regs.rsvd37[4] 0x42B9 %U16 #Unsigned
EPwm3Regs.rsvd37[5] 0x42BA %U16 #Unsigned
EPwm3Regs.rsvd37[6] 0x42BB %U16 #Unsigned
EPwm3Regs.rsvd37[7] 0x42BC %U16 #Unsigned
EPwm3Regs.rsvd37[8] 0x42BD %U16 #Unsigned
EPwm3Regs.rsvd37[9] 0x42BE %U16 #Unsigned
EPwm3Regs.rsvd37[10] 0x42BF %U16 #Unsigned
EPwm3Regs.DCTRIPSEL.all 0x42C0 %U16 #Unsigned
EPwm3Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x42C0 %B16 #MASK=0xF
EPwm3Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x42C0 %B16 #MASK=0xF0
EPwm3Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x42C0 %B16 #MASK=0xF00
EPwm3Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x42C0 %B16 #MASK=0xF000
EPwm3Regs.rsvd38[0] 0x42C1 %U16 #Unsigned
EPwm3Regs.rsvd38[1] 0x42C2 %U16 #Unsigned
EPwm3Regs.DCACTL.all 0x42C3 %U16 #Unsigned
EPwm3Regs.DCACTL.bit.EVT1SRCSEL 0x42C3 %B16 #MASK=0x1
EPwm3Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x42C3 %B16 #MASK=0x2
EPwm3Regs.DCACTL.bit.EVT1SOCE 0x42C3 %B16 #MASK=0x4
EPwm3Regs.DCACTL.bit.EVT1SYNCE 0x42C3 %B16 #MASK=0x8
EPwm3Regs.DCACTL.bit.EVT1LATSEL 0x42C3 %B16 #MASK=0x10
EPwm3Regs.DCACTL.bit.EVT1LATCLRSEL 0x42C3 %B16 #MASK=0x60
EPwm3Regs.DCACTL.bit.EVT1LAT 0x42C3 %B16 #MASK=0x80
EPwm3Regs.DCACTL.bit.EVT2SRCSEL 0x42C3 %B16 #MASK=0x100
EPwm3Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x42C3 %B16 #MASK=0x200
EPwm3Regs.DCACTL.bit.rsvd1 0x42C3 %B16 #MASK=0xC00
EPwm3Regs.DCACTL.bit.EVT2LATSEL 0x42C3 %B16 #MASK=0x1000
EPwm3Regs.DCACTL.bit.EVT2LATCLRSEL 0x42C3 %B16 #MASK=0x6000
EPwm3Regs.DCACTL.bit.EVT2LAT 0x42C3 %B16 #MASK=0x8000
EPwm3Regs.DCBCTL.all 0x42C4 %U16 #Unsigned
EPwm3Regs.DCBCTL.bit.EVT1SRCSEL 0x42C4 %B16 #MASK=0x1
EPwm3Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x42C4 %B16 #MASK=0x2
EPwm3Regs.DCBCTL.bit.EVT1SOCE 0x42C4 %B16 #MASK=0x4
EPwm3Regs.DCBCTL.bit.EVT1SYNCE 0x42C4 %B16 #MASK=0x8
EPwm3Regs.DCBCTL.bit.EVT1LATSEL 0x42C4 %B16 #MASK=0x10
EPwm3Regs.DCBCTL.bit.EVT1LATCLRSEL 0x42C4 %B16 #MASK=0x60
EPwm3Regs.DCBCTL.bit.EVT1LAT 0x42C4 %B16 #MASK=0x80
EPwm3Regs.DCBCTL.bit.EVT2SRCSEL 0x42C4 %B16 #MASK=0x100
EPwm3Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x42C4 %B16 #MASK=0x200
EPwm3Regs.DCBCTL.bit.rsvd1 0x42C4 %B16 #MASK=0xC00
EPwm3Regs.DCBCTL.bit.EVT2LATSEL 0x42C4 %B16 #MASK=0x1000
EPwm3Regs.DCBCTL.bit.EVT2LATCLRSEL 0x42C4 %B16 #MASK=0x6000
EPwm3Regs.DCBCTL.bit.EVT2LAT 0x42C4 %B16 #MASK=0x8000
EPwm3Regs.rsvd39[0] 0x42C5 %U16 #Unsigned
EPwm3Regs.rsvd39[1] 0x42C6 %U16 #Unsigned
EPwm3Regs.DCFCTL.all 0x42C7 %U16 #Unsigned
EPwm3Regs.DCFCTL.bit.SRCSEL 0x42C7 %B16 #MASK=0x3
EPwm3Regs.DCFCTL.bit.BLANKE 0x42C7 %B16 #MASK=0x4
EPwm3Regs.DCFCTL.bit.BLANKINV 0x42C7 %B16 #MASK=0x8
EPwm3Regs.DCFCTL.bit.PULSESEL 0x42C7 %B16 #MASK=0x30
EPwm3Regs.DCFCTL.bit.EDGEFILTSEL 0x42C7 %B16 #MASK=0x40
EPwm3Regs.DCFCTL.bit.rsvd1 0x42C7 %B16 #MASK=0x80
EPwm3Regs.DCFCTL.bit.EDGEMODE 0x42C7 %B16 #MASK=0x300
EPwm3Regs.DCFCTL.bit.EDGECOUNT 0x42C7 %B16 #MASK=0x1C00
EPwm3Regs.DCFCTL.bit.EDGESTATUS 0x42C7 %B16 #MASK=0xE000
EPwm3Regs.DCCAPCTL.all 0x42C8 %U16 #Unsigned
EPwm3Regs.DCCAPCTL.bit.CAPE 0x42C8 %B16 #MASK=0x1
EPwm3Regs.DCCAPCTL.bit.SHDWMODE 0x42C8 %B16 #MASK=0x2
EPwm3Regs.DCCAPCTL.bit.rsvd1 0x42C8 %B16 #MASK=0x1FFC
EPwm3Regs.DCCAPCTL.bit.CAPSTS 0x42C8 %B16 #MASK=0x2000
EPwm3Regs.DCCAPCTL.bit.CAPCLR 0x42C8 %B16 #MASK=0x4000
EPwm3Regs.DCCAPCTL.bit.CAPMODE 0x42C8 %B16 #MASK=0x8000
EPwm3Regs.DCFOFFSET 0x42C9 %U16 #Unsigned
EPwm3Regs.DCFOFFSETCNT 0x42CA %U16 #Unsigned
EPwm3Regs.DCFWINDOW 0x42CB %U16 #Unsigned
EPwm3Regs.DCFWINDOWCNT 0x42CC %U16 #Unsigned
EPwm3Regs.BLANKPULSEMIXSEL.all 0x42CD %U16 #Unsigned
EPwm3Regs.BLANKPULSEMIXSEL.bit.ZRO 0x42CD %B16 #MASK=0x1
EPwm3Regs.BLANKPULSEMIXSEL.bit.PRD 0x42CD %B16 #MASK=0x2
EPwm3Regs.BLANKPULSEMIXSEL.bit.CAU 0x42CD %B16 #MASK=0x4
EPwm3Regs.BLANKPULSEMIXSEL.bit.CAD 0x42CD %B16 #MASK=0x8
EPwm3Regs.BLANKPULSEMIXSEL.bit.CBU 0x42CD %B16 #MASK=0x10
EPwm3Regs.BLANKPULSEMIXSEL.bit.CBD 0x42CD %B16 #MASK=0x20
EPwm3Regs.BLANKPULSEMIXSEL.bit.CCU 0x42CD %B16 #MASK=0x40
EPwm3Regs.BLANKPULSEMIXSEL.bit.CCD 0x42CD %B16 #MASK=0x80
EPwm3Regs.BLANKPULSEMIXSEL.bit.CDU 0x42CD %B16 #MASK=0x100
EPwm3Regs.BLANKPULSEMIXSEL.bit.CDD 0x42CD %B16 #MASK=0x200
EPwm3Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x42CD %B16 #MASK=0xFC00
EPwm3Regs.rsvd40 0x42CE %U16 #Unsigned
EPwm3Regs.DCCAP 0x42CF %U16 #Unsigned
EPwm3Regs.rsvd41[0] 0x42D0 %U16 #Unsigned
EPwm3Regs.rsvd41[1] 0x42D1 %U16 #Unsigned
EPwm3Regs.DCAHTRIPSEL.all 0x42D2 %U16 #Unsigned
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x42D2 %B16 #MASK=0x1
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x42D2 %B16 #MASK=0x2
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x42D2 %B16 #MASK=0x4
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x42D2 %B16 #MASK=0x8
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x42D2 %B16 #MASK=0x10
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x42D2 %B16 #MASK=0x20
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x42D2 %B16 #MASK=0x40
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x42D2 %B16 #MASK=0x80
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x42D2 %B16 #MASK=0x100
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x42D2 %B16 #MASK=0x200
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x42D2 %B16 #MASK=0x400
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x42D2 %B16 #MASK=0x800
EPwm3Regs.DCAHTRIPSEL.bit.rsvd1 0x42D2 %B16 #MASK=0x1000
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x42D2 %B16 #MASK=0x2000
EPwm3Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x42D2 %B16 #MASK=0x4000
EPwm3Regs.DCAHTRIPSEL.bit.rsvd2 0x42D2 %B16 #MASK=0x8000
EPwm3Regs.DCALTRIPSEL.all 0x42D3 %U16 #Unsigned
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x42D3 %B16 #MASK=0x1
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x42D3 %B16 #MASK=0x2
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x42D3 %B16 #MASK=0x4
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x42D3 %B16 #MASK=0x8
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x42D3 %B16 #MASK=0x10
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x42D3 %B16 #MASK=0x20
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x42D3 %B16 #MASK=0x40
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x42D3 %B16 #MASK=0x80
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x42D3 %B16 #MASK=0x100
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x42D3 %B16 #MASK=0x200
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x42D3 %B16 #MASK=0x400
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x42D3 %B16 #MASK=0x800
EPwm3Regs.DCALTRIPSEL.bit.rsvd1 0x42D3 %B16 #MASK=0x1000
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x42D3 %B16 #MASK=0x2000
EPwm3Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x42D3 %B16 #MASK=0x4000
EPwm3Regs.DCALTRIPSEL.bit.rsvd2 0x42D3 %B16 #MASK=0x8000
EPwm3Regs.DCBHTRIPSEL.all 0x42D4 %U16 #Unsigned
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x42D4 %B16 #MASK=0x1
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x42D4 %B16 #MASK=0x2
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x42D4 %B16 #MASK=0x4
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x42D4 %B16 #MASK=0x8
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x42D4 %B16 #MASK=0x10
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x42D4 %B16 #MASK=0x20
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x42D4 %B16 #MASK=0x40
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x42D4 %B16 #MASK=0x80
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x42D4 %B16 #MASK=0x100
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x42D4 %B16 #MASK=0x200
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x42D4 %B16 #MASK=0x400
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x42D4 %B16 #MASK=0x800
EPwm3Regs.DCBHTRIPSEL.bit.rsvd1 0x42D4 %B16 #MASK=0x1000
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x42D4 %B16 #MASK=0x2000
EPwm3Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x42D4 %B16 #MASK=0x4000
EPwm3Regs.DCBHTRIPSEL.bit.rsvd2 0x42D4 %B16 #MASK=0x8000
EPwm3Regs.DCBLTRIPSEL.all 0x42D5 %U16 #Unsigned
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x42D5 %B16 #MASK=0x1
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x42D5 %B16 #MASK=0x2
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x42D5 %B16 #MASK=0x4
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x42D5 %B16 #MASK=0x8
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x42D5 %B16 #MASK=0x10
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x42D5 %B16 #MASK=0x20
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x42D5 %B16 #MASK=0x40
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x42D5 %B16 #MASK=0x80
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x42D5 %B16 #MASK=0x100
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x42D5 %B16 #MASK=0x200
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x42D5 %B16 #MASK=0x400
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x42D5 %B16 #MASK=0x800
EPwm3Regs.DCBLTRIPSEL.bit.rsvd1 0x42D5 %B16 #MASK=0x1000
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x42D5 %B16 #MASK=0x2000
EPwm3Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x42D5 %B16 #MASK=0x4000
EPwm3Regs.DCBLTRIPSEL.bit.rsvd2 0x42D5 %B16 #MASK=0x8000
EPwm3Regs.rsvd42[0] 0x42D6 %U16 #Unsigned
EPwm3Regs.rsvd42[1] 0x42D7 %U16 #Unsigned
EPwm3Regs.rsvd42[2] 0x42D8 %U16 #Unsigned
EPwm3Regs.rsvd42[3] 0x42D9 %U16 #Unsigned
EPwm3Regs.rsvd42[4] 0x42DA %U16 #Unsigned
EPwm3Regs.rsvd42[5] 0x42DB %U16 #Unsigned
EPwm3Regs.rsvd42[6] 0x42DC %U16 #Unsigned
EPwm3Regs.rsvd42[7] 0x42DD %U16 #Unsigned
EPwm3Regs.rsvd42[8] 0x42DE %U16 #Unsigned
EPwm3Regs.rsvd42[9] 0x42DF %U16 #Unsigned
EPwm3Regs.rsvd42[10] 0x42E0 %U16 #Unsigned
EPwm3Regs.rsvd42[11] 0x42E1 %U16 #Unsigned
EPwm3Regs.rsvd42[12] 0x42E2 %U16 #Unsigned
EPwm3Regs.rsvd42[13] 0x42E3 %U16 #Unsigned
EPwm3Regs.rsvd42[14] 0x42E4 %U16 #Unsigned
EPwm3Regs.rsvd42[15] 0x42E5 %U16 #Unsigned
EPwm3Regs.rsvd42[16] 0x42E6 %U16 #Unsigned
EPwm3Regs.rsvd42[17] 0x42E7 %U16 #Unsigned
EPwm3Regs.rsvd42[18] 0x42E8 %U16 #Unsigned
EPwm3Regs.rsvd42[19] 0x42E9 %U16 #Unsigned
EPwm3Regs.rsvd42[20] 0x42EA %U16 #Unsigned
EPwm3Regs.rsvd42[21] 0x42EB %U16 #Unsigned
EPwm3Regs.rsvd42[22] 0x42EC %U16 #Unsigned
EPwm3Regs.rsvd42[23] 0x42ED %U16 #Unsigned
EPwm3Regs.rsvd42[24] 0x42EE %U16 #Unsigned
EPwm3Regs.rsvd42[25] 0x42EF %U16 #Unsigned
EPwm3Regs.rsvd42[26] 0x42F0 %U16 #Unsigned
EPwm3Regs.rsvd42[27] 0x42F1 %U16 #Unsigned
EPwm3Regs.rsvd42[28] 0x42F2 %U16 #Unsigned
EPwm3Regs.rsvd42[29] 0x42F3 %U16 #Unsigned
EPwm3Regs.rsvd42[30] 0x42F4 %U16 #Unsigned
EPwm3Regs.rsvd42[31] 0x42F5 %U16 #Unsigned
EPwm3Regs.rsvd42[32] 0x42F6 %U16 #Unsigned
EPwm3Regs.rsvd42[33] 0x42F7 %U16 #Unsigned
EPwm3Regs.rsvd42[34] 0x42F8 %U16 #Unsigned
EPwm3Regs.rsvd42[35] 0x42F9 %U16 #Unsigned
EPwm3Regs.EPWMLOCK.all 0x42FA %U32 #Unsigned
EPwm3Regs.EPWMLOCK.bit.HRLOCK 0x42FA %B16 #MASK=0x1
EPwm3Regs.EPWMLOCK.bit.GLLOCK 0x42FA %B16 #MASK=0x2
EPwm3Regs.EPWMLOCK.bit.TZCFGLOCK 0x42FA %B16 #MASK=0x4
EPwm3Regs.EPWMLOCK.bit.TZCLRLOCK 0x42FA %B16 #MASK=0x8
EPwm3Regs.EPWMLOCK.bit.DCLOCK 0x42FA %B16 #MASK=0x10
EPwm3Regs.EPWMLOCK.bit.rsvd1 0x42FA %B16 #MASK=0xFFE0
EPwm3Regs.EPWMLOCK.bit.KEY 0x42FB %B16 #MASK=0xFFFF
EPwm3Regs.rsvd43 0x42FC %U16 #Unsigned
EPwm3Regs.HWVDELVAL 0x42FD %U16 #Unsigned
EPwm3Regs.VCNTVAL 0x42FE %U16 #Unsigned
EPwm4Regs.TBCTL.all 0x4300 %U16 #Unsigned
EPwm4Regs.TBCTL.bit.CTRMODE 0x4300 %B16 #MASK=0x3
EPwm4Regs.TBCTL.bit.PHSEN 0x4300 %B16 #MASK=0x4
EPwm4Regs.TBCTL.bit.PRDLD 0x4300 %B16 #MASK=0x8
EPwm4Regs.TBCTL.bit.rsvd1 0x4300 %B16 #MASK=0x30
EPwm4Regs.TBCTL.bit.SWFSYNC 0x4300 %B16 #MASK=0x40
EPwm4Regs.TBCTL.bit.HSPCLKDIV 0x4300 %B16 #MASK=0x380
EPwm4Regs.TBCTL.bit.CLKDIV 0x4300 %B16 #MASK=0x1C00
EPwm4Regs.TBCTL.bit.PHSDIR 0x4300 %B16 #MASK=0x2000
EPwm4Regs.TBCTL.bit.FREE_SOFT 0x4300 %B16 #MASK=0xC000
EPwm4Regs.TBCTL2.all 0x4301 %U16 #Unsigned
EPwm4Regs.TBCTL2.bit.rsvd1 0x4301 %B16 #MASK=0x1F
EPwm4Regs.TBCTL2.bit.rsvd2 0x4301 %B16 #MASK=0x20
EPwm4Regs.TBCTL2.bit.OSHTSYNCMODE 0x4301 %B16 #MASK=0x40
EPwm4Regs.TBCTL2.bit.OSHTSYNC 0x4301 %B16 #MASK=0x80
EPwm4Regs.TBCTL2.bit.rsvd3 0x4301 %B16 #MASK=0xF00
EPwm4Regs.TBCTL2.bit.rsvd4 0x4301 %B16 #MASK=0x3000
EPwm4Regs.TBCTL2.bit.PRDLDSYNC 0x4301 %B16 #MASK=0xC000
EPwm4Regs.rsvd1 0x4302 %U16 #Unsigned
EPwm4Regs.EPWMSYNCINSEL.all 0x4303 %U16 #Unsigned
EPwm4Regs.EPWMSYNCINSEL.bit.SEL 0x4303 %B16 #MASK=0x1F
EPwm4Regs.EPWMSYNCINSEL.bit.rsvd1 0x4303 %B16 #MASK=0xFFE0
EPwm4Regs.TBCTR 0x4304 %U16 #Unsigned
EPwm4Regs.TBSTS.all 0x4305 %U16 #Unsigned
EPwm4Regs.TBSTS.bit.CTRDIR 0x4305 %B16 #MASK=0x1
EPwm4Regs.TBSTS.bit.SYNCI 0x4305 %B16 #MASK=0x2
EPwm4Regs.TBSTS.bit.CTRMAX 0x4305 %B16 #MASK=0x4
EPwm4Regs.TBSTS.bit.rsvd1 0x4305 %B16 #MASK=0xFFF8
EPwm4Regs.EPWMSYNCOUTEN.all 0x4306 %U16 #Unsigned
EPwm4Regs.EPWMSYNCOUTEN.bit.SWEN 0x4306 %B16 #MASK=0x1
EPwm4Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4306 %B16 #MASK=0x2
EPwm4Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4306 %B16 #MASK=0x4
EPwm4Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4306 %B16 #MASK=0x8
EPwm4Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4306 %B16 #MASK=0x10
EPwm4Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4306 %B16 #MASK=0x20
EPwm4Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4306 %B16 #MASK=0x40
EPwm4Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4306 %B16 #MASK=0x80
EPwm4Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4306 %B16 #MASK=0xFF00
EPwm4Regs.TBCTL3.all 0x4307 %U16 #Unsigned
EPwm4Regs.TBCTL3.bit.OSSFRCEN 0x4307 %B16 #MASK=0x1
EPwm4Regs.TBCTL3.bit.rsvd1 0x4307 %B16 #MASK=0xFFFE
EPwm4Regs.CMPCTL.all 0x4308 %U16 #Unsigned
EPwm4Regs.CMPCTL.bit.LOADAMODE 0x4308 %B16 #MASK=0x3
EPwm4Regs.CMPCTL.bit.LOADBMODE 0x4308 %B16 #MASK=0xC
EPwm4Regs.CMPCTL.bit.SHDWAMODE 0x4308 %B16 #MASK=0x10
EPwm4Regs.CMPCTL.bit.rsvd1 0x4308 %B16 #MASK=0x20
EPwm4Regs.CMPCTL.bit.SHDWBMODE 0x4308 %B16 #MASK=0x40
EPwm4Regs.CMPCTL.bit.rsvd2 0x4308 %B16 #MASK=0x80
EPwm4Regs.CMPCTL.bit.SHDWAFULL 0x4308 %B16 #MASK=0x100
EPwm4Regs.CMPCTL.bit.SHDWBFULL 0x4308 %B16 #MASK=0x200
EPwm4Regs.CMPCTL.bit.LOADASYNC 0x4308 %B16 #MASK=0xC00
EPwm4Regs.CMPCTL.bit.LOADBSYNC 0x4308 %B16 #MASK=0x3000
EPwm4Regs.CMPCTL.bit.rsvd3 0x4308 %B16 #MASK=0xC000
EPwm4Regs.CMPCTL2.all 0x4309 %U16 #Unsigned
EPwm4Regs.CMPCTL2.bit.LOADCMODE 0x4309 %B16 #MASK=0x3
EPwm4Regs.CMPCTL2.bit.LOADDMODE 0x4309 %B16 #MASK=0xC
EPwm4Regs.CMPCTL2.bit.SHDWCMODE 0x4309 %B16 #MASK=0x10
EPwm4Regs.CMPCTL2.bit.rsvd1 0x4309 %B16 #MASK=0x20
EPwm4Regs.CMPCTL2.bit.SHDWDMODE 0x4309 %B16 #MASK=0x40
EPwm4Regs.CMPCTL2.bit.rsvd2 0x4309 %B16 #MASK=0x380
EPwm4Regs.CMPCTL2.bit.LOADCSYNC 0x4309 %B16 #MASK=0xC00
EPwm4Regs.CMPCTL2.bit.LOADDSYNC 0x4309 %B16 #MASK=0x3000
EPwm4Regs.CMPCTL2.bit.rsvd3 0x4309 %B16 #MASK=0xC000
EPwm4Regs.rsvd2[0] 0x430A %U16 #Unsigned
EPwm4Regs.rsvd2[1] 0x430B %U16 #Unsigned
EPwm4Regs.DBCTL.all 0x430C %U16 #Unsigned
EPwm4Regs.DBCTL.bit.OUT_MODE 0x430C %B16 #MASK=0x3
EPwm4Regs.DBCTL.bit.POLSEL 0x430C %B16 #MASK=0xC
EPwm4Regs.DBCTL.bit.IN_MODE 0x430C %B16 #MASK=0x30
EPwm4Regs.DBCTL.bit.LOADREDMODE 0x430C %B16 #MASK=0xC0
EPwm4Regs.DBCTL.bit.LOADFEDMODE 0x430C %B16 #MASK=0x300
EPwm4Regs.DBCTL.bit.SHDWDBREDMODE 0x430C %B16 #MASK=0x400
EPwm4Regs.DBCTL.bit.SHDWDBFEDMODE 0x430C %B16 #MASK=0x800
EPwm4Regs.DBCTL.bit.OUTSWAP 0x430C %B16 #MASK=0x3000
EPwm4Regs.DBCTL.bit.DEDB_MODE 0x430C %B16 #MASK=0x4000
EPwm4Regs.DBCTL.bit.HALFCYCLE 0x430C %B16 #MASK=0x8000
EPwm4Regs.DBCTL2.all 0x430D %U16 #Unsigned
EPwm4Regs.DBCTL2.bit.LOADDBCTLMODE 0x430D %B16 #MASK=0x3
EPwm4Regs.DBCTL2.bit.SHDWDBCTLMODE 0x430D %B16 #MASK=0x4
EPwm4Regs.DBCTL2.bit.rsvd1 0x430D %B16 #MASK=0xFFF8
EPwm4Regs.rsvd3[0] 0x430E %U16 #Unsigned
EPwm4Regs.rsvd3[1] 0x430F %U16 #Unsigned
EPwm4Regs.AQCTL.all 0x4310 %U16 #Unsigned
EPwm4Regs.AQCTL.bit.LDAQAMODE 0x4310 %B16 #MASK=0x3
EPwm4Regs.AQCTL.bit.LDAQBMODE 0x4310 %B16 #MASK=0xC
EPwm4Regs.AQCTL.bit.SHDWAQAMODE 0x4310 %B16 #MASK=0x10
EPwm4Regs.AQCTL.bit.rsvd1 0x4310 %B16 #MASK=0x20
EPwm4Regs.AQCTL.bit.SHDWAQBMODE 0x4310 %B16 #MASK=0x40
EPwm4Regs.AQCTL.bit.rsvd2 0x4310 %B16 #MASK=0x80
EPwm4Regs.AQCTL.bit.LDAQASYNC 0x4310 %B16 #MASK=0x300
EPwm4Regs.AQCTL.bit.LDAQBSYNC 0x4310 %B16 #MASK=0xC00
EPwm4Regs.AQCTL.bit.rsvd3 0x4310 %B16 #MASK=0xF000
EPwm4Regs.AQTSRCSEL.all 0x4311 %U16 #Unsigned
EPwm4Regs.AQTSRCSEL.bit.T1SEL 0x4311 %B16 #MASK=0xF
EPwm4Regs.AQTSRCSEL.bit.T2SEL 0x4311 %B16 #MASK=0xF0
EPwm4Regs.AQTSRCSEL.bit.rsvd1 0x4311 %B16 #MASK=0xFF00
EPwm4Regs.rsvd4[0] 0x4312 %U16 #Unsigned
EPwm4Regs.rsvd4[1] 0x4313 %U16 #Unsigned
EPwm4Regs.PCCTL.all 0x4314 %U16 #Unsigned
EPwm4Regs.PCCTL.bit.CHPEN 0x4314 %B16 #MASK=0x1
EPwm4Regs.PCCTL.bit.OSHTWTH 0x4314 %B16 #MASK=0x1E
EPwm4Regs.PCCTL.bit.CHPFREQ 0x4314 %B16 #MASK=0xE0
EPwm4Regs.PCCTL.bit.CHPDUTY 0x4314 %B16 #MASK=0x700
EPwm4Regs.PCCTL.bit.rsvd1 0x4314 %B16 #MASK=0xF800
EPwm4Regs.rsvd5[0] 0x4315 %U16 #Unsigned
EPwm4Regs.rsvd5[1] 0x4316 %U16 #Unsigned
EPwm4Regs.rsvd5[2] 0x4317 %U16 #Unsigned
EPwm4Regs.VCAPCTL.all 0x4318 %U16 #Unsigned
EPwm4Regs.VCAPCTL.bit.VCAPE 0x4318 %B16 #MASK=0x1
EPwm4Regs.VCAPCTL.bit.VCAPSTART 0x4318 %B16 #MASK=0x2
EPwm4Regs.VCAPCTL.bit.TRIGSEL 0x4318 %B16 #MASK=0x1C
EPwm4Regs.VCAPCTL.bit.rsvd1 0x4318 %B16 #MASK=0x60
EPwm4Regs.VCAPCTL.bit.VDELAYDIV 0x4318 %B16 #MASK=0x380
EPwm4Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4318 %B16 #MASK=0x400
EPwm4Regs.VCAPCTL.bit.rsvd2 0x4318 %B16 #MASK=0xF800
EPwm4Regs.VCNTCFG.all 0x4319 %U16 #Unsigned
EPwm4Regs.VCNTCFG.bit.STARTEDGE 0x4319 %B16 #MASK=0xF
EPwm4Regs.VCNTCFG.bit.rsvd1 0x4319 %B16 #MASK=0x70
EPwm4Regs.VCNTCFG.bit.STARTEDGESTS 0x4319 %B16 #MASK=0x80
EPwm4Regs.VCNTCFG.bit.STOPEDGE 0x4319 %B16 #MASK=0xF00
EPwm4Regs.VCNTCFG.bit.rsvd2 0x4319 %B16 #MASK=0x7000
EPwm4Regs.VCNTCFG.bit.STOPEDGESTS 0x4319 %B16 #MASK=0x8000
EPwm4Regs.rsvd6[0] 0x431A %U16 #Unsigned
EPwm4Regs.rsvd6[1] 0x431B %U16 #Unsigned
EPwm4Regs.rsvd6[2] 0x431C %U16 #Unsigned
EPwm4Regs.rsvd6[3] 0x431D %U16 #Unsigned
EPwm4Regs.rsvd6[4] 0x431E %U16 #Unsigned
EPwm4Regs.rsvd6[5] 0x431F %U16 #Unsigned
EPwm4Regs.HRCNFG.all 0x4320 %U16 #Unsigned
EPwm4Regs.HRCNFG.bit.EDGMODE 0x4320 %B16 #MASK=0x3
EPwm4Regs.HRCNFG.bit.CTLMODE 0x4320 %B16 #MASK=0x4
EPwm4Regs.HRCNFG.bit.HRLOAD 0x4320 %B16 #MASK=0x18
EPwm4Regs.HRCNFG.bit.SELOUTB 0x4320 %B16 #MASK=0x20
EPwm4Regs.HRCNFG.bit.AUTOCONV 0x4320 %B16 #MASK=0x40
EPwm4Regs.HRCNFG.bit.SWAPAB 0x4320 %B16 #MASK=0x80
EPwm4Regs.HRCNFG.bit.EDGMODEB 0x4320 %B16 #MASK=0x300
EPwm4Regs.HRCNFG.bit.CTLMODEB 0x4320 %B16 #MASK=0x400
EPwm4Regs.HRCNFG.bit.HRLOADB 0x4320 %B16 #MASK=0x1800
EPwm4Regs.HRCNFG.bit.rsvd1 0x4320 %B16 #MASK=0x2000
EPwm4Regs.HRCNFG.bit.rsvd2 0x4320 %B16 #MASK=0xC000
EPwm4Regs.HRPWR.all 0x4321 %U16 #Unsigned
EPwm4Regs.HRPWR.bit.rsvd1 0x4321 %B16 #MASK=0x3
EPwm4Regs.HRPWR.bit.rsvd2 0x4321 %B16 #MASK=0x4
EPwm4Regs.HRPWR.bit.rsvd3 0x4321 %B16 #MASK=0x8
EPwm4Regs.HRPWR.bit.rsvd4 0x4321 %B16 #MASK=0x10
EPwm4Regs.HRPWR.bit.rsvd5 0x4321 %B16 #MASK=0x20
EPwm4Regs.HRPWR.bit.rsvd6 0x4321 %B16 #MASK=0x3C0
EPwm4Regs.HRPWR.bit.rsvd7 0x4321 %B16 #MASK=0x7C00
EPwm4Regs.HRPWR.bit.CALPWRON 0x4321 %B16 #MASK=0x8000
EPwm4Regs.rsvd7[0] 0x4322 %U16 #Unsigned
EPwm4Regs.rsvd7[1] 0x4323 %U16 #Unsigned
EPwm4Regs.rsvd7[2] 0x4324 %U16 #Unsigned
EPwm4Regs.rsvd7[3] 0x4325 %U16 #Unsigned
EPwm4Regs.HRMSTEP.all 0x4326 %U16 #Unsigned
EPwm4Regs.HRMSTEP.bit.HRMSTEP 0x4326 %B16 #MASK=0xFF
EPwm4Regs.HRMSTEP.bit.rsvd1 0x4326 %B16 #MASK=0xFF00
EPwm4Regs.HRCNFG2.all 0x4327 %U16 #Unsigned
EPwm4Regs.HRCNFG2.bit.EDGMODEDB 0x4327 %B16 #MASK=0x3
EPwm4Regs.HRCNFG2.bit.CTLMODEDBRED 0x4327 %B16 #MASK=0xC
EPwm4Regs.HRCNFG2.bit.CTLMODEDBFED 0x4327 %B16 #MASK=0x30
EPwm4Regs.HRCNFG2.bit.rsvd1 0x4327 %B16 #MASK=0x3FC0
EPwm4Regs.HRCNFG2.bit.rsvd2 0x4327 %B16 #MASK=0x4000
EPwm4Regs.HRCNFG2.bit.rsvd3 0x4327 %B16 #MASK=0x8000
EPwm4Regs.rsvd8[0] 0x4328 %U16 #Unsigned
EPwm4Regs.rsvd8[1] 0x4329 %U16 #Unsigned
EPwm4Regs.rsvd8[2] 0x432A %U16 #Unsigned
EPwm4Regs.rsvd8[3] 0x432B %U16 #Unsigned
EPwm4Regs.rsvd8[4] 0x432C %U16 #Unsigned
EPwm4Regs.HRPCTL.all 0x432D %U16 #Unsigned
EPwm4Regs.HRPCTL.bit.HRPE 0x432D %B16 #MASK=0x1
EPwm4Regs.HRPCTL.bit.PWMSYNCSEL 0x432D %B16 #MASK=0x2
EPwm4Regs.HRPCTL.bit.TBPHSHRLOADE 0x432D %B16 #MASK=0x4
EPwm4Regs.HRPCTL.bit.rsvd1 0x432D %B16 #MASK=0x8
EPwm4Regs.HRPCTL.bit.PWMSYNCSELX 0x432D %B16 #MASK=0x70
EPwm4Regs.HRPCTL.bit.rsvd2 0x432D %B16 #MASK=0xFF80
EPwm4Regs.TRREM.all 0x432E %U16 #Unsigned
EPwm4Regs.TRREM.bit.TRREM 0x432E %B16 #MASK=0x7FF
EPwm4Regs.TRREM.bit.rsvd1 0x432E %B16 #MASK=0xF800
EPwm4Regs.rsvd9[0] 0x432F %U16 #Unsigned
EPwm4Regs.rsvd9[1] 0x4330 %U16 #Unsigned
EPwm4Regs.rsvd9[2] 0x4331 %U16 #Unsigned
EPwm4Regs.rsvd9[3] 0x4332 %U16 #Unsigned
EPwm4Regs.rsvd9[4] 0x4333 %U16 #Unsigned
EPwm4Regs.GLDCTL.all 0x4334 %U16 #Unsigned
EPwm4Regs.GLDCTL.bit.GLD 0x4334 %B16 #MASK=0x1
EPwm4Regs.GLDCTL.bit.GLDMODE 0x4334 %B16 #MASK=0x1E
EPwm4Regs.GLDCTL.bit.OSHTMODE 0x4334 %B16 #MASK=0x20
EPwm4Regs.GLDCTL.bit.rsvd1 0x4334 %B16 #MASK=0x40
EPwm4Regs.GLDCTL.bit.GLDPRD 0x4334 %B16 #MASK=0x380
EPwm4Regs.GLDCTL.bit.GLDCNT 0x4334 %B16 #MASK=0x1C00
EPwm4Regs.GLDCTL.bit.rsvd2 0x4334 %B16 #MASK=0xE000
EPwm4Regs.GLDCFG.all 0x4335 %U16 #Unsigned
EPwm4Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4335 %B16 #MASK=0x1
EPwm4Regs.GLDCFG.bit.CMPA_CMPAHR 0x4335 %B16 #MASK=0x2
EPwm4Regs.GLDCFG.bit.CMPB_CMPBHR 0x4335 %B16 #MASK=0x4
EPwm4Regs.GLDCFG.bit.CMPC 0x4335 %B16 #MASK=0x8
EPwm4Regs.GLDCFG.bit.CMPD 0x4335 %B16 #MASK=0x10
EPwm4Regs.GLDCFG.bit.DBRED_DBREDHR 0x4335 %B16 #MASK=0x20
EPwm4Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4335 %B16 #MASK=0x40
EPwm4Regs.GLDCFG.bit.DBCTL 0x4335 %B16 #MASK=0x80
EPwm4Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4335 %B16 #MASK=0x100
EPwm4Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4335 %B16 #MASK=0x200
EPwm4Regs.GLDCFG.bit.AQCSFRC 0x4335 %B16 #MASK=0x400
EPwm4Regs.GLDCFG.bit.rsvd1 0x4335 %B16 #MASK=0xF800
EPwm4Regs.rsvd10[0] 0x4336 %U16 #Unsigned
EPwm4Regs.rsvd10[1] 0x4337 %U16 #Unsigned
EPwm4Regs.EPWMXLINK.all 0x4338 %U32 #Unsigned
EPwm4Regs.EPWMXLINK.bit.TBPRDLINK 0x4338 %B16 #MASK=0xF
EPwm4Regs.EPWMXLINK.bit.CMPALINK 0x4338 %B16 #MASK=0xF0
EPwm4Regs.EPWMXLINK.bit.CMPBLINK 0x4338 %B16 #MASK=0xF00
EPwm4Regs.EPWMXLINK.bit.CMPCLINK 0x4338 %B16 #MASK=0xF000
EPwm4Regs.EPWMXLINK.bit.CMPDLINK 0x4339 %B16 #MASK=0xF
EPwm4Regs.EPWMXLINK.bit.rsvd1 0x4339 %B16 #MASK=0xFF0
EPwm4Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4339 %B16 #MASK=0xF000
EPwm4Regs.rsvd11[0] 0x433A %U16 #Unsigned
EPwm4Regs.rsvd11[1] 0x433B %U16 #Unsigned
EPwm4Regs.rsvd11[2] 0x433C %U16 #Unsigned
EPwm4Regs.rsvd11[3] 0x433D %U16 #Unsigned
EPwm4Regs.rsvd11[4] 0x433E %U16 #Unsigned
EPwm4Regs.rsvd11[5] 0x433F %U16 #Unsigned
EPwm4Regs.AQCTLA.all 0x4340 %U16 #Unsigned
EPwm4Regs.AQCTLA.bit.ZRO 0x4340 %B16 #MASK=0x3
EPwm4Regs.AQCTLA.bit.PRD 0x4340 %B16 #MASK=0xC
EPwm4Regs.AQCTLA.bit.CAU 0x4340 %B16 #MASK=0x30
EPwm4Regs.AQCTLA.bit.CAD 0x4340 %B16 #MASK=0xC0
EPwm4Regs.AQCTLA.bit.CBU 0x4340 %B16 #MASK=0x300
EPwm4Regs.AQCTLA.bit.CBD 0x4340 %B16 #MASK=0xC00
EPwm4Regs.AQCTLA.bit.rsvd1 0x4340 %B16 #MASK=0xF000
EPwm4Regs.AQCTLA2.all 0x4341 %U16 #Unsigned
EPwm4Regs.AQCTLA2.bit.T1U 0x4341 %B16 #MASK=0x3
EPwm4Regs.AQCTLA2.bit.T1D 0x4341 %B16 #MASK=0xC
EPwm4Regs.AQCTLA2.bit.T2U 0x4341 %B16 #MASK=0x30
EPwm4Regs.AQCTLA2.bit.T2D 0x4341 %B16 #MASK=0xC0
EPwm4Regs.AQCTLA2.bit.rsvd1 0x4341 %B16 #MASK=0xFF00
EPwm4Regs.AQCTLB.all 0x4342 %U16 #Unsigned
EPwm4Regs.AQCTLB.bit.ZRO 0x4342 %B16 #MASK=0x3
EPwm4Regs.AQCTLB.bit.PRD 0x4342 %B16 #MASK=0xC
EPwm4Regs.AQCTLB.bit.CAU 0x4342 %B16 #MASK=0x30
EPwm4Regs.AQCTLB.bit.CAD 0x4342 %B16 #MASK=0xC0
EPwm4Regs.AQCTLB.bit.CBU 0x4342 %B16 #MASK=0x300
EPwm4Regs.AQCTLB.bit.CBD 0x4342 %B16 #MASK=0xC00
EPwm4Regs.AQCTLB.bit.rsvd1 0x4342 %B16 #MASK=0xF000
EPwm4Regs.AQCTLB2.all 0x4343 %U16 #Unsigned
EPwm4Regs.AQCTLB2.bit.T1U 0x4343 %B16 #MASK=0x3
EPwm4Regs.AQCTLB2.bit.T1D 0x4343 %B16 #MASK=0xC
EPwm4Regs.AQCTLB2.bit.T2U 0x4343 %B16 #MASK=0x30
EPwm4Regs.AQCTLB2.bit.T2D 0x4343 %B16 #MASK=0xC0
EPwm4Regs.AQCTLB2.bit.rsvd1 0x4343 %B16 #MASK=0xFF00
EPwm4Regs.rsvd12[0] 0x4344 %U16 #Unsigned
EPwm4Regs.rsvd12[1] 0x4345 %U16 #Unsigned
EPwm4Regs.rsvd12[2] 0x4346 %U16 #Unsigned
EPwm4Regs.AQSFRC.all 0x4347 %U16 #Unsigned
EPwm4Regs.AQSFRC.bit.ACTSFA 0x4347 %B16 #MASK=0x3
EPwm4Regs.AQSFRC.bit.OTSFA 0x4347 %B16 #MASK=0x4
EPwm4Regs.AQSFRC.bit.ACTSFB 0x4347 %B16 #MASK=0x18
EPwm4Regs.AQSFRC.bit.OTSFB 0x4347 %B16 #MASK=0x20
EPwm4Regs.AQSFRC.bit.RLDCSF 0x4347 %B16 #MASK=0xC0
EPwm4Regs.AQSFRC.bit.rsvd1 0x4347 %B16 #MASK=0xFF00
EPwm4Regs.rsvd13 0x4348 %U16 #Unsigned
EPwm4Regs.AQCSFRC.all 0x4349 %U16 #Unsigned
EPwm4Regs.AQCSFRC.bit.CSFA 0x4349 %B16 #MASK=0x3
EPwm4Regs.AQCSFRC.bit.CSFB 0x4349 %B16 #MASK=0xC
EPwm4Regs.AQCSFRC.bit.rsvd1 0x4349 %B16 #MASK=0xFFF0
EPwm4Regs.rsvd14[0] 0x434A %U16 #Unsigned
EPwm4Regs.rsvd14[1] 0x434B %U16 #Unsigned
EPwm4Regs.rsvd14[2] 0x434C %U16 #Unsigned
EPwm4Regs.rsvd14[3] 0x434D %U16 #Unsigned
EPwm4Regs.rsvd14[4] 0x434E %U16 #Unsigned
EPwm4Regs.rsvd14[5] 0x434F %U16 #Unsigned
EPwm4Regs.DBREDHR.all 0x4350 %U16 #Unsigned
EPwm4Regs.DBREDHR.bit.rsvd1 0x4350 %B16 #MASK=0x1
EPwm4Regs.DBREDHR.bit.rsvd2 0x4350 %B16 #MASK=0xFE
EPwm4Regs.DBREDHR.bit.rsvd3 0x4350 %B16 #MASK=0x100
EPwm4Regs.DBREDHR.bit.DBREDHR 0x4350 %B16 #MASK=0xFE00
EPwm4Regs.DBRED.all 0x4351 %U16 #Unsigned
EPwm4Regs.DBRED.bit.DBRED 0x4351 %B16 #MASK=0x3FFF
EPwm4Regs.DBRED.bit.rsvd1 0x4351 %B16 #MASK=0xC000
EPwm4Regs.DBFEDHR.all 0x4352 %U16 #Unsigned
EPwm4Regs.DBFEDHR.bit.rsvd1 0x4352 %B16 #MASK=0x1
EPwm4Regs.DBFEDHR.bit.rsvd2 0x4352 %B16 #MASK=0xFE
EPwm4Regs.DBFEDHR.bit.rsvd3 0x4352 %B16 #MASK=0x100
EPwm4Regs.DBFEDHR.bit.DBFEDHR 0x4352 %B16 #MASK=0xFE00
EPwm4Regs.DBFED.all 0x4353 %U16 #Unsigned
EPwm4Regs.DBFED.bit.DBFED 0x4353 %B16 #MASK=0x3FFF
EPwm4Regs.DBFED.bit.rsvd1 0x4353 %B16 #MASK=0xC000
EPwm4Regs.rsvd15[0] 0x4354 %U16 #Unsigned
EPwm4Regs.rsvd15[1] 0x4355 %U16 #Unsigned
EPwm4Regs.rsvd15[2] 0x4356 %U16 #Unsigned
EPwm4Regs.rsvd15[3] 0x4357 %U16 #Unsigned
EPwm4Regs.rsvd15[4] 0x4358 %U16 #Unsigned
EPwm4Regs.rsvd15[5] 0x4359 %U16 #Unsigned
EPwm4Regs.rsvd15[6] 0x435A %U16 #Unsigned
EPwm4Regs.rsvd15[7] 0x435B %U16 #Unsigned
EPwm4Regs.rsvd15[8] 0x435C %U16 #Unsigned
EPwm4Regs.rsvd15[9] 0x435D %U16 #Unsigned
EPwm4Regs.rsvd15[10] 0x435E %U16 #Unsigned
EPwm4Regs.rsvd15[11] 0x435F %U16 #Unsigned
EPwm4Regs.TBPHS.all 0x4360 %U32 #Unsigned
EPwm4Regs.TBPHS.bit.TBPHSHR 0x4360 %B16 #MASK=0xFFFF
EPwm4Regs.TBPHS.bit.TBPHS 0x4361 %B16 #MASK=0xFFFF
EPwm4Regs.TBPRDHR 0x4362 %U16 #Unsigned
EPwm4Regs.TBPRD 0x4363 %U16 #Unsigned
EPwm4Regs.rsvd16[0] 0x4364 %U16 #Unsigned
EPwm4Regs.rsvd16[1] 0x4365 %U16 #Unsigned
EPwm4Regs.rsvd16[2] 0x4366 %U16 #Unsigned
EPwm4Regs.rsvd16[3] 0x4367 %U16 #Unsigned
EPwm4Regs.rsvd16[4] 0x4368 %U16 #Unsigned
EPwm4Regs.rsvd16[5] 0x4369 %U16 #Unsigned
EPwm4Regs.CMPA.all 0x436A %U32 #Unsigned
EPwm4Regs.CMPA.bit.CMPAHR 0x436A %B16 #MASK=0xFFFF
EPwm4Regs.CMPA.bit.CMPA 0x436B %B16 #MASK=0xFFFF
EPwm4Regs.CMPB.all 0x436C %U32 #Unsigned
EPwm4Regs.CMPB.bit.CMPBHR 0x436C %B16 #MASK=0xFFFF
EPwm4Regs.CMPB.bit.CMPB 0x436D %B16 #MASK=0xFFFF
EPwm4Regs.rsvd17 0x436E %U16 #Unsigned
EPwm4Regs.CMPC 0x436F %U16 #Unsigned
EPwm4Regs.rsvd18 0x4370 %U16 #Unsigned
EPwm4Regs.CMPD 0x4371 %U16 #Unsigned
EPwm4Regs.rsvd19[0] 0x4372 %U16 #Unsigned
EPwm4Regs.rsvd19[1] 0x4373 %U16 #Unsigned
EPwm4Regs.GLDCTL2.all 0x4374 %U16 #Unsigned
EPwm4Regs.GLDCTL2.bit.OSHTLD 0x4374 %B16 #MASK=0x1
EPwm4Regs.GLDCTL2.bit.GFRCLD 0x4374 %B16 #MASK=0x2
EPwm4Regs.GLDCTL2.bit.rsvd1 0x4374 %B16 #MASK=0xFFFC
EPwm4Regs.rsvd20[0] 0x4375 %U16 #Unsigned
EPwm4Regs.rsvd20[1] 0x4376 %U16 #Unsigned
EPwm4Regs.SWVDELVAL 0x4377 %U16 #Unsigned
EPwm4Regs.rsvd21[0] 0x4378 %U16 #Unsigned
EPwm4Regs.rsvd21[1] 0x4379 %U16 #Unsigned
EPwm4Regs.rsvd21[2] 0x437A %U16 #Unsigned
EPwm4Regs.rsvd21[3] 0x437B %U16 #Unsigned
EPwm4Regs.rsvd21[4] 0x437C %U16 #Unsigned
EPwm4Regs.rsvd21[5] 0x437D %U16 #Unsigned
EPwm4Regs.rsvd21[6] 0x437E %U16 #Unsigned
EPwm4Regs.rsvd21[7] 0x437F %U16 #Unsigned
EPwm4Regs.TZSEL.all 0x4380 %U16 #Unsigned
EPwm4Regs.TZSEL.bit.CBC1 0x4380 %B16 #MASK=0x1
EPwm4Regs.TZSEL.bit.CBC2 0x4380 %B16 #MASK=0x2
EPwm4Regs.TZSEL.bit.CBC3 0x4380 %B16 #MASK=0x4
EPwm4Regs.TZSEL.bit.CBC4 0x4380 %B16 #MASK=0x8
EPwm4Regs.TZSEL.bit.CBC5 0x4380 %B16 #MASK=0x10
EPwm4Regs.TZSEL.bit.CBC6 0x4380 %B16 #MASK=0x20
EPwm4Regs.TZSEL.bit.DCAEVT2 0x4380 %B16 #MASK=0x40
EPwm4Regs.TZSEL.bit.DCBEVT2 0x4380 %B16 #MASK=0x80
EPwm4Regs.TZSEL.bit.OSHT1 0x4380 %B16 #MASK=0x100
EPwm4Regs.TZSEL.bit.OSHT2 0x4380 %B16 #MASK=0x200
EPwm4Regs.TZSEL.bit.OSHT3 0x4380 %B16 #MASK=0x400
EPwm4Regs.TZSEL.bit.OSHT4 0x4380 %B16 #MASK=0x800
EPwm4Regs.TZSEL.bit.OSHT5 0x4380 %B16 #MASK=0x1000
EPwm4Regs.TZSEL.bit.OSHT6 0x4380 %B16 #MASK=0x2000
EPwm4Regs.TZSEL.bit.DCAEVT1 0x4380 %B16 #MASK=0x4000
EPwm4Regs.TZSEL.bit.DCBEVT1 0x4380 %B16 #MASK=0x8000
EPwm4Regs.rsvd22 0x4381 %U16 #Unsigned
EPwm4Regs.TZDCSEL.all 0x4382 %U16 #Unsigned
EPwm4Regs.TZDCSEL.bit.DCAEVT1 0x4382 %B16 #MASK=0x7
EPwm4Regs.TZDCSEL.bit.DCAEVT2 0x4382 %B16 #MASK=0x38
EPwm4Regs.TZDCSEL.bit.DCBEVT1 0x4382 %B16 #MASK=0x1C0
EPwm4Regs.TZDCSEL.bit.DCBEVT2 0x4382 %B16 #MASK=0xE00
EPwm4Regs.TZDCSEL.bit.rsvd1 0x4382 %B16 #MASK=0xF000
EPwm4Regs.rsvd23 0x4383 %U16 #Unsigned
EPwm4Regs.TZCTL.all 0x4384 %U16 #Unsigned
EPwm4Regs.TZCTL.bit.TZA 0x4384 %B16 #MASK=0x3
EPwm4Regs.TZCTL.bit.TZB 0x4384 %B16 #MASK=0xC
EPwm4Regs.TZCTL.bit.DCAEVT1 0x4384 %B16 #MASK=0x30
EPwm4Regs.TZCTL.bit.DCAEVT2 0x4384 %B16 #MASK=0xC0
EPwm4Regs.TZCTL.bit.DCBEVT1 0x4384 %B16 #MASK=0x300
EPwm4Regs.TZCTL.bit.DCBEVT2 0x4384 %B16 #MASK=0xC00
EPwm4Regs.TZCTL.bit.rsvd1 0x4384 %B16 #MASK=0xF000
EPwm4Regs.TZCTL2.all 0x4385 %U16 #Unsigned
EPwm4Regs.TZCTL2.bit.TZAU 0x4385 %B16 #MASK=0x7
EPwm4Regs.TZCTL2.bit.TZAD 0x4385 %B16 #MASK=0x38
EPwm4Regs.TZCTL2.bit.TZBU 0x4385 %B16 #MASK=0x1C0
EPwm4Regs.TZCTL2.bit.TZBD 0x4385 %B16 #MASK=0xE00
EPwm4Regs.TZCTL2.bit.rsvd1 0x4385 %B16 #MASK=0x7000
EPwm4Regs.TZCTL2.bit.ETZE 0x4385 %B16 #MASK=0x8000
EPwm4Regs.TZCTLDCA.all 0x4386 %U16 #Unsigned
EPwm4Regs.TZCTLDCA.bit.DCAEVT1U 0x4386 %B16 #MASK=0x7
EPwm4Regs.TZCTLDCA.bit.DCAEVT1D 0x4386 %B16 #MASK=0x38
EPwm4Regs.TZCTLDCA.bit.DCAEVT2U 0x4386 %B16 #MASK=0x1C0
EPwm4Regs.TZCTLDCA.bit.DCAEVT2D 0x4386 %B16 #MASK=0xE00
EPwm4Regs.TZCTLDCA.bit.rsvd1 0x4386 %B16 #MASK=0xF000
EPwm4Regs.TZCTLDCB.all 0x4387 %U16 #Unsigned
EPwm4Regs.TZCTLDCB.bit.DCBEVT1U 0x4387 %B16 #MASK=0x7
EPwm4Regs.TZCTLDCB.bit.DCBEVT1D 0x4387 %B16 #MASK=0x38
EPwm4Regs.TZCTLDCB.bit.DCBEVT2U 0x4387 %B16 #MASK=0x1C0
EPwm4Regs.TZCTLDCB.bit.DCBEVT2D 0x4387 %B16 #MASK=0xE00
EPwm4Regs.TZCTLDCB.bit.rsvd1 0x4387 %B16 #MASK=0xF000
EPwm4Regs.rsvd24[0] 0x4388 %U16 #Unsigned
EPwm4Regs.rsvd24[1] 0x4389 %U16 #Unsigned
EPwm4Regs.rsvd24[2] 0x438A %U16 #Unsigned
EPwm4Regs.rsvd24[3] 0x438B %U16 #Unsigned
EPwm4Regs.rsvd24[4] 0x438C %U16 #Unsigned
EPwm4Regs.TZEINT.all 0x438D %U16 #Unsigned
EPwm4Regs.TZEINT.bit.rsvd1 0x438D %B16 #MASK=0x1
EPwm4Regs.TZEINT.bit.CBC 0x438D %B16 #MASK=0x2
EPwm4Regs.TZEINT.bit.OST 0x438D %B16 #MASK=0x4
EPwm4Regs.TZEINT.bit.DCAEVT1 0x438D %B16 #MASK=0x8
EPwm4Regs.TZEINT.bit.DCAEVT2 0x438D %B16 #MASK=0x10
EPwm4Regs.TZEINT.bit.DCBEVT1 0x438D %B16 #MASK=0x20
EPwm4Regs.TZEINT.bit.DCBEVT2 0x438D %B16 #MASK=0x40
EPwm4Regs.TZEINT.bit.rsvd2 0x438D %B16 #MASK=0xFF80
EPwm4Regs.rsvd25[0] 0x438E %U16 #Unsigned
EPwm4Regs.rsvd25[1] 0x438F %U16 #Unsigned
EPwm4Regs.rsvd25[2] 0x4390 %U16 #Unsigned
EPwm4Regs.rsvd25[3] 0x4391 %U16 #Unsigned
EPwm4Regs.rsvd25[4] 0x4392 %U16 #Unsigned
EPwm4Regs.TZFLG.all 0x4393 %U16 #Unsigned
EPwm4Regs.TZFLG.bit.INT 0x4393 %B16 #MASK=0x1
EPwm4Regs.TZFLG.bit.CBC 0x4393 %B16 #MASK=0x2
EPwm4Regs.TZFLG.bit.OST 0x4393 %B16 #MASK=0x4
EPwm4Regs.TZFLG.bit.DCAEVT1 0x4393 %B16 #MASK=0x8
EPwm4Regs.TZFLG.bit.DCAEVT2 0x4393 %B16 #MASK=0x10
EPwm4Regs.TZFLG.bit.DCBEVT1 0x4393 %B16 #MASK=0x20
EPwm4Regs.TZFLG.bit.DCBEVT2 0x4393 %B16 #MASK=0x40
EPwm4Regs.TZFLG.bit.rsvd1 0x4393 %B16 #MASK=0xFF80
EPwm4Regs.TZCBCFLG.all 0x4394 %U16 #Unsigned
EPwm4Regs.TZCBCFLG.bit.CBC1 0x4394 %B16 #MASK=0x1
EPwm4Regs.TZCBCFLG.bit.CBC2 0x4394 %B16 #MASK=0x2
EPwm4Regs.TZCBCFLG.bit.CBC3 0x4394 %B16 #MASK=0x4
EPwm4Regs.TZCBCFLG.bit.CBC4 0x4394 %B16 #MASK=0x8
EPwm4Regs.TZCBCFLG.bit.CBC5 0x4394 %B16 #MASK=0x10
EPwm4Regs.TZCBCFLG.bit.CBC6 0x4394 %B16 #MASK=0x20
EPwm4Regs.TZCBCFLG.bit.DCAEVT2 0x4394 %B16 #MASK=0x40
EPwm4Regs.TZCBCFLG.bit.DCBEVT2 0x4394 %B16 #MASK=0x80
EPwm4Regs.TZCBCFLG.bit.rsvd1 0x4394 %B16 #MASK=0xFF00
EPwm4Regs.TZOSTFLG.all 0x4395 %U16 #Unsigned
EPwm4Regs.TZOSTFLG.bit.OST1 0x4395 %B16 #MASK=0x1
EPwm4Regs.TZOSTFLG.bit.OST2 0x4395 %B16 #MASK=0x2
EPwm4Regs.TZOSTFLG.bit.OST3 0x4395 %B16 #MASK=0x4
EPwm4Regs.TZOSTFLG.bit.OST4 0x4395 %B16 #MASK=0x8
EPwm4Regs.TZOSTFLG.bit.OST5 0x4395 %B16 #MASK=0x10
EPwm4Regs.TZOSTFLG.bit.OST6 0x4395 %B16 #MASK=0x20
EPwm4Regs.TZOSTFLG.bit.DCAEVT1 0x4395 %B16 #MASK=0x40
EPwm4Regs.TZOSTFLG.bit.DCBEVT1 0x4395 %B16 #MASK=0x80
EPwm4Regs.TZOSTFLG.bit.rsvd1 0x4395 %B16 #MASK=0xFF00
EPwm4Regs.rsvd26 0x4396 %U16 #Unsigned
EPwm4Regs.TZCLR.all 0x4397 %U16 #Unsigned
EPwm4Regs.TZCLR.bit.INT 0x4397 %B16 #MASK=0x1
EPwm4Regs.TZCLR.bit.CBC 0x4397 %B16 #MASK=0x2
EPwm4Regs.TZCLR.bit.OST 0x4397 %B16 #MASK=0x4
EPwm4Regs.TZCLR.bit.DCAEVT1 0x4397 %B16 #MASK=0x8
EPwm4Regs.TZCLR.bit.DCAEVT2 0x4397 %B16 #MASK=0x10
EPwm4Regs.TZCLR.bit.DCBEVT1 0x4397 %B16 #MASK=0x20
EPwm4Regs.TZCLR.bit.DCBEVT2 0x4397 %B16 #MASK=0x40
EPwm4Regs.TZCLR.bit.rsvd1 0x4397 %B16 #MASK=0x3F80
EPwm4Regs.TZCLR.bit.CBCPULSE 0x4397 %B16 #MASK=0xC000
EPwm4Regs.TZCBCCLR.all 0x4398 %U16 #Unsigned
EPwm4Regs.TZCBCCLR.bit.CBC1 0x4398 %B16 #MASK=0x1
EPwm4Regs.TZCBCCLR.bit.CBC2 0x4398 %B16 #MASK=0x2
EPwm4Regs.TZCBCCLR.bit.CBC3 0x4398 %B16 #MASK=0x4
EPwm4Regs.TZCBCCLR.bit.CBC4 0x4398 %B16 #MASK=0x8
EPwm4Regs.TZCBCCLR.bit.CBC5 0x4398 %B16 #MASK=0x10
EPwm4Regs.TZCBCCLR.bit.CBC6 0x4398 %B16 #MASK=0x20
EPwm4Regs.TZCBCCLR.bit.DCAEVT2 0x4398 %B16 #MASK=0x40
EPwm4Regs.TZCBCCLR.bit.DCBEVT2 0x4398 %B16 #MASK=0x80
EPwm4Regs.TZCBCCLR.bit.rsvd1 0x4398 %B16 #MASK=0xFF00
EPwm4Regs.TZOSTCLR.all 0x4399 %U16 #Unsigned
EPwm4Regs.TZOSTCLR.bit.OST1 0x4399 %B16 #MASK=0x1
EPwm4Regs.TZOSTCLR.bit.OST2 0x4399 %B16 #MASK=0x2
EPwm4Regs.TZOSTCLR.bit.OST3 0x4399 %B16 #MASK=0x4
EPwm4Regs.TZOSTCLR.bit.OST4 0x4399 %B16 #MASK=0x8
EPwm4Regs.TZOSTCLR.bit.OST5 0x4399 %B16 #MASK=0x10
EPwm4Regs.TZOSTCLR.bit.OST6 0x4399 %B16 #MASK=0x20
EPwm4Regs.TZOSTCLR.bit.DCAEVT1 0x4399 %B16 #MASK=0x40
EPwm4Regs.TZOSTCLR.bit.DCBEVT1 0x4399 %B16 #MASK=0x80
EPwm4Regs.TZOSTCLR.bit.rsvd1 0x4399 %B16 #MASK=0xFF00
EPwm4Regs.rsvd27 0x439A %U16 #Unsigned
EPwm4Regs.TZFRC.all 0x439B %U16 #Unsigned
EPwm4Regs.TZFRC.bit.rsvd1 0x439B %B16 #MASK=0x1
EPwm4Regs.TZFRC.bit.CBC 0x439B %B16 #MASK=0x2
EPwm4Regs.TZFRC.bit.OST 0x439B %B16 #MASK=0x4
EPwm4Regs.TZFRC.bit.DCAEVT1 0x439B %B16 #MASK=0x8
EPwm4Regs.TZFRC.bit.DCAEVT2 0x439B %B16 #MASK=0x10
EPwm4Regs.TZFRC.bit.DCBEVT1 0x439B %B16 #MASK=0x20
EPwm4Regs.TZFRC.bit.DCBEVT2 0x439B %B16 #MASK=0x40
EPwm4Regs.TZFRC.bit.rsvd2 0x439B %B16 #MASK=0xFF80
EPwm4Regs.rsvd28[0] 0x439C %U16 #Unsigned
EPwm4Regs.rsvd28[1] 0x439D %U16 #Unsigned
EPwm4Regs.rsvd28[2] 0x439E %U16 #Unsigned
EPwm4Regs.rsvd28[3] 0x439F %U16 #Unsigned
EPwm4Regs.rsvd28[4] 0x43A0 %U16 #Unsigned
EPwm4Regs.rsvd28[5] 0x43A1 %U16 #Unsigned
EPwm4Regs.rsvd28[6] 0x43A2 %U16 #Unsigned
EPwm4Regs.rsvd28[7] 0x43A3 %U16 #Unsigned
EPwm4Regs.ETSEL.all 0x43A4 %U16 #Unsigned
EPwm4Regs.ETSEL.bit.INTSEL 0x43A4 %B16 #MASK=0x7
EPwm4Regs.ETSEL.bit.INTEN 0x43A4 %B16 #MASK=0x8
EPwm4Regs.ETSEL.bit.SOCASELCMP 0x43A4 %B16 #MASK=0x10
EPwm4Regs.ETSEL.bit.SOCBSELCMP 0x43A4 %B16 #MASK=0x20
EPwm4Regs.ETSEL.bit.INTSELCMP 0x43A4 %B16 #MASK=0x40
EPwm4Regs.ETSEL.bit.rsvd1 0x43A4 %B16 #MASK=0x80
EPwm4Regs.ETSEL.bit.SOCASEL 0x43A4 %B16 #MASK=0x700
EPwm4Regs.ETSEL.bit.SOCAEN 0x43A4 %B16 #MASK=0x800
EPwm4Regs.ETSEL.bit.SOCBSEL 0x43A4 %B16 #MASK=0x7000
EPwm4Regs.ETSEL.bit.SOCBEN 0x43A4 %B16 #MASK=0x8000
EPwm4Regs.rsvd29 0x43A5 %U16 #Unsigned
EPwm4Regs.ETPS.all 0x43A6 %U16 #Unsigned
EPwm4Regs.ETPS.bit.INTPRD 0x43A6 %B16 #MASK=0x3
EPwm4Regs.ETPS.bit.INTCNT 0x43A6 %B16 #MASK=0xC
EPwm4Regs.ETPS.bit.INTPSSEL 0x43A6 %B16 #MASK=0x10
EPwm4Regs.ETPS.bit.SOCPSSEL 0x43A6 %B16 #MASK=0x20
EPwm4Regs.ETPS.bit.rsvd1 0x43A6 %B16 #MASK=0xC0
EPwm4Regs.ETPS.bit.SOCAPRD 0x43A6 %B16 #MASK=0x300
EPwm4Regs.ETPS.bit.SOCACNT 0x43A6 %B16 #MASK=0xC00
EPwm4Regs.ETPS.bit.SOCBPRD 0x43A6 %B16 #MASK=0x3000
EPwm4Regs.ETPS.bit.SOCBCNT 0x43A6 %B16 #MASK=0xC000
EPwm4Regs.rsvd30 0x43A7 %U16 #Unsigned
EPwm4Regs.ETFLG.all 0x43A8 %U16 #Unsigned
EPwm4Regs.ETFLG.bit.INT 0x43A8 %B16 #MASK=0x1
EPwm4Regs.ETFLG.bit.rsvd1 0x43A8 %B16 #MASK=0x2
EPwm4Regs.ETFLG.bit.SOCA 0x43A8 %B16 #MASK=0x4
EPwm4Regs.ETFLG.bit.SOCB 0x43A8 %B16 #MASK=0x8
EPwm4Regs.ETFLG.bit.rsvd2 0x43A8 %B16 #MASK=0xFFF0
EPwm4Regs.rsvd31 0x43A9 %U16 #Unsigned
EPwm4Regs.ETCLR.all 0x43AA %U16 #Unsigned
EPwm4Regs.ETCLR.bit.INT 0x43AA %B16 #MASK=0x1
EPwm4Regs.ETCLR.bit.rsvd1 0x43AA %B16 #MASK=0x2
EPwm4Regs.ETCLR.bit.SOCA 0x43AA %B16 #MASK=0x4
EPwm4Regs.ETCLR.bit.SOCB 0x43AA %B16 #MASK=0x8
EPwm4Regs.ETCLR.bit.rsvd2 0x43AA %B16 #MASK=0xFFF0
EPwm4Regs.rsvd32 0x43AB %U16 #Unsigned
EPwm4Regs.ETFRC.all 0x43AC %U16 #Unsigned
EPwm4Regs.ETFRC.bit.INT 0x43AC %B16 #MASK=0x1
EPwm4Regs.ETFRC.bit.rsvd1 0x43AC %B16 #MASK=0x2
EPwm4Regs.ETFRC.bit.SOCA 0x43AC %B16 #MASK=0x4
EPwm4Regs.ETFRC.bit.SOCB 0x43AC %B16 #MASK=0x8
EPwm4Regs.ETFRC.bit.rsvd2 0x43AC %B16 #MASK=0xFFF0
EPwm4Regs.rsvd33 0x43AD %U16 #Unsigned
EPwm4Regs.ETINTPS.all 0x43AE %U16 #Unsigned
EPwm4Regs.ETINTPS.bit.INTPRD2 0x43AE %B16 #MASK=0xF
EPwm4Regs.ETINTPS.bit.INTCNT2 0x43AE %B16 #MASK=0xF0
EPwm4Regs.ETINTPS.bit.rsvd1 0x43AE %B16 #MASK=0xFF00
EPwm4Regs.rsvd34 0x43AF %U16 #Unsigned
EPwm4Regs.ETSOCPS.all 0x43B0 %U16 #Unsigned
EPwm4Regs.ETSOCPS.bit.SOCAPRD2 0x43B0 %B16 #MASK=0xF
EPwm4Regs.ETSOCPS.bit.SOCACNT2 0x43B0 %B16 #MASK=0xF0
EPwm4Regs.ETSOCPS.bit.SOCBPRD2 0x43B0 %B16 #MASK=0xF00
EPwm4Regs.ETSOCPS.bit.SOCBCNT2 0x43B0 %B16 #MASK=0xF000
EPwm4Regs.rsvd35 0x43B1 %U16 #Unsigned
EPwm4Regs.ETCNTINITCTL.all 0x43B2 %U16 #Unsigned
EPwm4Regs.ETCNTINITCTL.bit.rsvd1 0x43B2 %B16 #MASK=0x3FF
EPwm4Regs.ETCNTINITCTL.bit.INTINITFRC 0x43B2 %B16 #MASK=0x400
EPwm4Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x43B2 %B16 #MASK=0x800
EPwm4Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x43B2 %B16 #MASK=0x1000
EPwm4Regs.ETCNTINITCTL.bit.INTINITEN 0x43B2 %B16 #MASK=0x2000
EPwm4Regs.ETCNTINITCTL.bit.SOCAINITEN 0x43B2 %B16 #MASK=0x4000
EPwm4Regs.ETCNTINITCTL.bit.SOCBINITEN 0x43B2 %B16 #MASK=0x8000
EPwm4Regs.rsvd36 0x43B3 %U16 #Unsigned
EPwm4Regs.ETCNTINIT.all 0x43B4 %U16 #Unsigned
EPwm4Regs.ETCNTINIT.bit.INTINIT 0x43B4 %B16 #MASK=0xF
EPwm4Regs.ETCNTINIT.bit.SOCAINIT 0x43B4 %B16 #MASK=0xF0
EPwm4Regs.ETCNTINIT.bit.SOCBINIT 0x43B4 %B16 #MASK=0xF00
EPwm4Regs.ETCNTINIT.bit.rsvd1 0x43B4 %B16 #MASK=0xF000
EPwm4Regs.rsvd37[0] 0x43B5 %U16 #Unsigned
EPwm4Regs.rsvd37[1] 0x43B6 %U16 #Unsigned
EPwm4Regs.rsvd37[2] 0x43B7 %U16 #Unsigned
EPwm4Regs.rsvd37[3] 0x43B8 %U16 #Unsigned
EPwm4Regs.rsvd37[4] 0x43B9 %U16 #Unsigned
EPwm4Regs.rsvd37[5] 0x43BA %U16 #Unsigned
EPwm4Regs.rsvd37[6] 0x43BB %U16 #Unsigned
EPwm4Regs.rsvd37[7] 0x43BC %U16 #Unsigned
EPwm4Regs.rsvd37[8] 0x43BD %U16 #Unsigned
EPwm4Regs.rsvd37[9] 0x43BE %U16 #Unsigned
EPwm4Regs.rsvd37[10] 0x43BF %U16 #Unsigned
EPwm4Regs.DCTRIPSEL.all 0x43C0 %U16 #Unsigned
EPwm4Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x43C0 %B16 #MASK=0xF
EPwm4Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x43C0 %B16 #MASK=0xF0
EPwm4Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x43C0 %B16 #MASK=0xF00
EPwm4Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x43C0 %B16 #MASK=0xF000
EPwm4Regs.rsvd38[0] 0x43C1 %U16 #Unsigned
EPwm4Regs.rsvd38[1] 0x43C2 %U16 #Unsigned
EPwm4Regs.DCACTL.all 0x43C3 %U16 #Unsigned
EPwm4Regs.DCACTL.bit.EVT1SRCSEL 0x43C3 %B16 #MASK=0x1
EPwm4Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x43C3 %B16 #MASK=0x2
EPwm4Regs.DCACTL.bit.EVT1SOCE 0x43C3 %B16 #MASK=0x4
EPwm4Regs.DCACTL.bit.EVT1SYNCE 0x43C3 %B16 #MASK=0x8
EPwm4Regs.DCACTL.bit.EVT1LATSEL 0x43C3 %B16 #MASK=0x10
EPwm4Regs.DCACTL.bit.EVT1LATCLRSEL 0x43C3 %B16 #MASK=0x60
EPwm4Regs.DCACTL.bit.EVT1LAT 0x43C3 %B16 #MASK=0x80
EPwm4Regs.DCACTL.bit.EVT2SRCSEL 0x43C3 %B16 #MASK=0x100
EPwm4Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x43C3 %B16 #MASK=0x200
EPwm4Regs.DCACTL.bit.rsvd1 0x43C3 %B16 #MASK=0xC00
EPwm4Regs.DCACTL.bit.EVT2LATSEL 0x43C3 %B16 #MASK=0x1000
EPwm4Regs.DCACTL.bit.EVT2LATCLRSEL 0x43C3 %B16 #MASK=0x6000
EPwm4Regs.DCACTL.bit.EVT2LAT 0x43C3 %B16 #MASK=0x8000
EPwm4Regs.DCBCTL.all 0x43C4 %U16 #Unsigned
EPwm4Regs.DCBCTL.bit.EVT1SRCSEL 0x43C4 %B16 #MASK=0x1
EPwm4Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x43C4 %B16 #MASK=0x2
EPwm4Regs.DCBCTL.bit.EVT1SOCE 0x43C4 %B16 #MASK=0x4
EPwm4Regs.DCBCTL.bit.EVT1SYNCE 0x43C4 %B16 #MASK=0x8
EPwm4Regs.DCBCTL.bit.EVT1LATSEL 0x43C4 %B16 #MASK=0x10
EPwm4Regs.DCBCTL.bit.EVT1LATCLRSEL 0x43C4 %B16 #MASK=0x60
EPwm4Regs.DCBCTL.bit.EVT1LAT 0x43C4 %B16 #MASK=0x80
EPwm4Regs.DCBCTL.bit.EVT2SRCSEL 0x43C4 %B16 #MASK=0x100
EPwm4Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x43C4 %B16 #MASK=0x200
EPwm4Regs.DCBCTL.bit.rsvd1 0x43C4 %B16 #MASK=0xC00
EPwm4Regs.DCBCTL.bit.EVT2LATSEL 0x43C4 %B16 #MASK=0x1000
EPwm4Regs.DCBCTL.bit.EVT2LATCLRSEL 0x43C4 %B16 #MASK=0x6000
EPwm4Regs.DCBCTL.bit.EVT2LAT 0x43C4 %B16 #MASK=0x8000
EPwm4Regs.rsvd39[0] 0x43C5 %U16 #Unsigned
EPwm4Regs.rsvd39[1] 0x43C6 %U16 #Unsigned
EPwm4Regs.DCFCTL.all 0x43C7 %U16 #Unsigned
EPwm4Regs.DCFCTL.bit.SRCSEL 0x43C7 %B16 #MASK=0x3
EPwm4Regs.DCFCTL.bit.BLANKE 0x43C7 %B16 #MASK=0x4
EPwm4Regs.DCFCTL.bit.BLANKINV 0x43C7 %B16 #MASK=0x8
EPwm4Regs.DCFCTL.bit.PULSESEL 0x43C7 %B16 #MASK=0x30
EPwm4Regs.DCFCTL.bit.EDGEFILTSEL 0x43C7 %B16 #MASK=0x40
EPwm4Regs.DCFCTL.bit.rsvd1 0x43C7 %B16 #MASK=0x80
EPwm4Regs.DCFCTL.bit.EDGEMODE 0x43C7 %B16 #MASK=0x300
EPwm4Regs.DCFCTL.bit.EDGECOUNT 0x43C7 %B16 #MASK=0x1C00
EPwm4Regs.DCFCTL.bit.EDGESTATUS 0x43C7 %B16 #MASK=0xE000
EPwm4Regs.DCCAPCTL.all 0x43C8 %U16 #Unsigned
EPwm4Regs.DCCAPCTL.bit.CAPE 0x43C8 %B16 #MASK=0x1
EPwm4Regs.DCCAPCTL.bit.SHDWMODE 0x43C8 %B16 #MASK=0x2
EPwm4Regs.DCCAPCTL.bit.rsvd1 0x43C8 %B16 #MASK=0x1FFC
EPwm4Regs.DCCAPCTL.bit.CAPSTS 0x43C8 %B16 #MASK=0x2000
EPwm4Regs.DCCAPCTL.bit.CAPCLR 0x43C8 %B16 #MASK=0x4000
EPwm4Regs.DCCAPCTL.bit.CAPMODE 0x43C8 %B16 #MASK=0x8000
EPwm4Regs.DCFOFFSET 0x43C9 %U16 #Unsigned
EPwm4Regs.DCFOFFSETCNT 0x43CA %U16 #Unsigned
EPwm4Regs.DCFWINDOW 0x43CB %U16 #Unsigned
EPwm4Regs.DCFWINDOWCNT 0x43CC %U16 #Unsigned
EPwm4Regs.BLANKPULSEMIXSEL.all 0x43CD %U16 #Unsigned
EPwm4Regs.BLANKPULSEMIXSEL.bit.ZRO 0x43CD %B16 #MASK=0x1
EPwm4Regs.BLANKPULSEMIXSEL.bit.PRD 0x43CD %B16 #MASK=0x2
EPwm4Regs.BLANKPULSEMIXSEL.bit.CAU 0x43CD %B16 #MASK=0x4
EPwm4Regs.BLANKPULSEMIXSEL.bit.CAD 0x43CD %B16 #MASK=0x8
EPwm4Regs.BLANKPULSEMIXSEL.bit.CBU 0x43CD %B16 #MASK=0x10
EPwm4Regs.BLANKPULSEMIXSEL.bit.CBD 0x43CD %B16 #MASK=0x20
EPwm4Regs.BLANKPULSEMIXSEL.bit.CCU 0x43CD %B16 #MASK=0x40
EPwm4Regs.BLANKPULSEMIXSEL.bit.CCD 0x43CD %B16 #MASK=0x80
EPwm4Regs.BLANKPULSEMIXSEL.bit.CDU 0x43CD %B16 #MASK=0x100
EPwm4Regs.BLANKPULSEMIXSEL.bit.CDD 0x43CD %B16 #MASK=0x200
EPwm4Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x43CD %B16 #MASK=0xFC00
EPwm4Regs.rsvd40 0x43CE %U16 #Unsigned
EPwm4Regs.DCCAP 0x43CF %U16 #Unsigned
EPwm4Regs.rsvd41[0] 0x43D0 %U16 #Unsigned
EPwm4Regs.rsvd41[1] 0x43D1 %U16 #Unsigned
EPwm4Regs.DCAHTRIPSEL.all 0x43D2 %U16 #Unsigned
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x43D2 %B16 #MASK=0x1
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x43D2 %B16 #MASK=0x2
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x43D2 %B16 #MASK=0x4
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x43D2 %B16 #MASK=0x8
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x43D2 %B16 #MASK=0x10
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x43D2 %B16 #MASK=0x20
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x43D2 %B16 #MASK=0x40
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x43D2 %B16 #MASK=0x80
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x43D2 %B16 #MASK=0x100
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x43D2 %B16 #MASK=0x200
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x43D2 %B16 #MASK=0x400
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x43D2 %B16 #MASK=0x800
EPwm4Regs.DCAHTRIPSEL.bit.rsvd1 0x43D2 %B16 #MASK=0x1000
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x43D2 %B16 #MASK=0x2000
EPwm4Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x43D2 %B16 #MASK=0x4000
EPwm4Regs.DCAHTRIPSEL.bit.rsvd2 0x43D2 %B16 #MASK=0x8000
EPwm4Regs.DCALTRIPSEL.all 0x43D3 %U16 #Unsigned
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x43D3 %B16 #MASK=0x1
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x43D3 %B16 #MASK=0x2
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x43D3 %B16 #MASK=0x4
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x43D3 %B16 #MASK=0x8
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x43D3 %B16 #MASK=0x10
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x43D3 %B16 #MASK=0x20
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x43D3 %B16 #MASK=0x40
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x43D3 %B16 #MASK=0x80
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x43D3 %B16 #MASK=0x100
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x43D3 %B16 #MASK=0x200
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x43D3 %B16 #MASK=0x400
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x43D3 %B16 #MASK=0x800
EPwm4Regs.DCALTRIPSEL.bit.rsvd1 0x43D3 %B16 #MASK=0x1000
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x43D3 %B16 #MASK=0x2000
EPwm4Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x43D3 %B16 #MASK=0x4000
EPwm4Regs.DCALTRIPSEL.bit.rsvd2 0x43D3 %B16 #MASK=0x8000
EPwm4Regs.DCBHTRIPSEL.all 0x43D4 %U16 #Unsigned
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x43D4 %B16 #MASK=0x1
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x43D4 %B16 #MASK=0x2
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x43D4 %B16 #MASK=0x4
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x43D4 %B16 #MASK=0x8
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x43D4 %B16 #MASK=0x10
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x43D4 %B16 #MASK=0x20
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x43D4 %B16 #MASK=0x40
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x43D4 %B16 #MASK=0x80
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x43D4 %B16 #MASK=0x100
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x43D4 %B16 #MASK=0x200
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x43D4 %B16 #MASK=0x400
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x43D4 %B16 #MASK=0x800
EPwm4Regs.DCBHTRIPSEL.bit.rsvd1 0x43D4 %B16 #MASK=0x1000
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x43D4 %B16 #MASK=0x2000
EPwm4Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x43D4 %B16 #MASK=0x4000
EPwm4Regs.DCBHTRIPSEL.bit.rsvd2 0x43D4 %B16 #MASK=0x8000
EPwm4Regs.DCBLTRIPSEL.all 0x43D5 %U16 #Unsigned
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x43D5 %B16 #MASK=0x1
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x43D5 %B16 #MASK=0x2
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x43D5 %B16 #MASK=0x4
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x43D5 %B16 #MASK=0x8
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x43D5 %B16 #MASK=0x10
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x43D5 %B16 #MASK=0x20
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x43D5 %B16 #MASK=0x40
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x43D5 %B16 #MASK=0x80
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x43D5 %B16 #MASK=0x100
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x43D5 %B16 #MASK=0x200
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x43D5 %B16 #MASK=0x400
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x43D5 %B16 #MASK=0x800
EPwm4Regs.DCBLTRIPSEL.bit.rsvd1 0x43D5 %B16 #MASK=0x1000
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x43D5 %B16 #MASK=0x2000
EPwm4Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x43D5 %B16 #MASK=0x4000
EPwm4Regs.DCBLTRIPSEL.bit.rsvd2 0x43D5 %B16 #MASK=0x8000
EPwm4Regs.rsvd42[0] 0x43D6 %U16 #Unsigned
EPwm4Regs.rsvd42[1] 0x43D7 %U16 #Unsigned
EPwm4Regs.rsvd42[2] 0x43D8 %U16 #Unsigned
EPwm4Regs.rsvd42[3] 0x43D9 %U16 #Unsigned
EPwm4Regs.rsvd42[4] 0x43DA %U16 #Unsigned
EPwm4Regs.rsvd42[5] 0x43DB %U16 #Unsigned
EPwm4Regs.rsvd42[6] 0x43DC %U16 #Unsigned
EPwm4Regs.rsvd42[7] 0x43DD %U16 #Unsigned
EPwm4Regs.rsvd42[8] 0x43DE %U16 #Unsigned
EPwm4Regs.rsvd42[9] 0x43DF %U16 #Unsigned
EPwm4Regs.rsvd42[10] 0x43E0 %U16 #Unsigned
EPwm4Regs.rsvd42[11] 0x43E1 %U16 #Unsigned
EPwm4Regs.rsvd42[12] 0x43E2 %U16 #Unsigned
EPwm4Regs.rsvd42[13] 0x43E3 %U16 #Unsigned
EPwm4Regs.rsvd42[14] 0x43E4 %U16 #Unsigned
EPwm4Regs.rsvd42[15] 0x43E5 %U16 #Unsigned
EPwm4Regs.rsvd42[16] 0x43E6 %U16 #Unsigned
EPwm4Regs.rsvd42[17] 0x43E7 %U16 #Unsigned
EPwm4Regs.rsvd42[18] 0x43E8 %U16 #Unsigned
EPwm4Regs.rsvd42[19] 0x43E9 %U16 #Unsigned
EPwm4Regs.rsvd42[20] 0x43EA %U16 #Unsigned
EPwm4Regs.rsvd42[21] 0x43EB %U16 #Unsigned
EPwm4Regs.rsvd42[22] 0x43EC %U16 #Unsigned
EPwm4Regs.rsvd42[23] 0x43ED %U16 #Unsigned
EPwm4Regs.rsvd42[24] 0x43EE %U16 #Unsigned
EPwm4Regs.rsvd42[25] 0x43EF %U16 #Unsigned
EPwm4Regs.rsvd42[26] 0x43F0 %U16 #Unsigned
EPwm4Regs.rsvd42[27] 0x43F1 %U16 #Unsigned
EPwm4Regs.rsvd42[28] 0x43F2 %U16 #Unsigned
EPwm4Regs.rsvd42[29] 0x43F3 %U16 #Unsigned
EPwm4Regs.rsvd42[30] 0x43F4 %U16 #Unsigned
EPwm4Regs.rsvd42[31] 0x43F5 %U16 #Unsigned
EPwm4Regs.rsvd42[32] 0x43F6 %U16 #Unsigned
EPwm4Regs.rsvd42[33] 0x43F7 %U16 #Unsigned
EPwm4Regs.rsvd42[34] 0x43F8 %U16 #Unsigned
EPwm4Regs.rsvd42[35] 0x43F9 %U16 #Unsigned
EPwm4Regs.EPWMLOCK.all 0x43FA %U32 #Unsigned
EPwm4Regs.EPWMLOCK.bit.HRLOCK 0x43FA %B16 #MASK=0x1
EPwm4Regs.EPWMLOCK.bit.GLLOCK 0x43FA %B16 #MASK=0x2
EPwm4Regs.EPWMLOCK.bit.TZCFGLOCK 0x43FA %B16 #MASK=0x4
EPwm4Regs.EPWMLOCK.bit.TZCLRLOCK 0x43FA %B16 #MASK=0x8
EPwm4Regs.EPWMLOCK.bit.DCLOCK 0x43FA %B16 #MASK=0x10
EPwm4Regs.EPWMLOCK.bit.rsvd1 0x43FA %B16 #MASK=0xFFE0
EPwm4Regs.EPWMLOCK.bit.KEY 0x43FB %B16 #MASK=0xFFFF
EPwm4Regs.rsvd43 0x43FC %U16 #Unsigned
EPwm4Regs.HWVDELVAL 0x43FD %U16 #Unsigned
EPwm4Regs.VCNTVAL 0x43FE %U16 #Unsigned
EPwm5Regs.TBCTL.all 0x4400 %U16 #Unsigned
EPwm5Regs.TBCTL.bit.CTRMODE 0x4400 %B16 #MASK=0x3
EPwm5Regs.TBCTL.bit.PHSEN 0x4400 %B16 #MASK=0x4
EPwm5Regs.TBCTL.bit.PRDLD 0x4400 %B16 #MASK=0x8
EPwm5Regs.TBCTL.bit.rsvd1 0x4400 %B16 #MASK=0x30
EPwm5Regs.TBCTL.bit.SWFSYNC 0x4400 %B16 #MASK=0x40
EPwm5Regs.TBCTL.bit.HSPCLKDIV 0x4400 %B16 #MASK=0x380
EPwm5Regs.TBCTL.bit.CLKDIV 0x4400 %B16 #MASK=0x1C00
EPwm5Regs.TBCTL.bit.PHSDIR 0x4400 %B16 #MASK=0x2000
EPwm5Regs.TBCTL.bit.FREE_SOFT 0x4400 %B16 #MASK=0xC000
EPwm5Regs.TBCTL2.all 0x4401 %U16 #Unsigned
EPwm5Regs.TBCTL2.bit.rsvd1 0x4401 %B16 #MASK=0x1F
EPwm5Regs.TBCTL2.bit.rsvd2 0x4401 %B16 #MASK=0x20
EPwm5Regs.TBCTL2.bit.OSHTSYNCMODE 0x4401 %B16 #MASK=0x40
EPwm5Regs.TBCTL2.bit.OSHTSYNC 0x4401 %B16 #MASK=0x80
EPwm5Regs.TBCTL2.bit.rsvd3 0x4401 %B16 #MASK=0xF00
EPwm5Regs.TBCTL2.bit.rsvd4 0x4401 %B16 #MASK=0x3000
EPwm5Regs.TBCTL2.bit.PRDLDSYNC 0x4401 %B16 #MASK=0xC000
EPwm5Regs.rsvd1 0x4402 %U16 #Unsigned
EPwm5Regs.EPWMSYNCINSEL.all 0x4403 %U16 #Unsigned
EPwm5Regs.EPWMSYNCINSEL.bit.SEL 0x4403 %B16 #MASK=0x1F
EPwm5Regs.EPWMSYNCINSEL.bit.rsvd1 0x4403 %B16 #MASK=0xFFE0
EPwm5Regs.TBCTR 0x4404 %U16 #Unsigned
EPwm5Regs.TBSTS.all 0x4405 %U16 #Unsigned
EPwm5Regs.TBSTS.bit.CTRDIR 0x4405 %B16 #MASK=0x1
EPwm5Regs.TBSTS.bit.SYNCI 0x4405 %B16 #MASK=0x2
EPwm5Regs.TBSTS.bit.CTRMAX 0x4405 %B16 #MASK=0x4
EPwm5Regs.TBSTS.bit.rsvd1 0x4405 %B16 #MASK=0xFFF8
EPwm5Regs.EPWMSYNCOUTEN.all 0x4406 %U16 #Unsigned
EPwm5Regs.EPWMSYNCOUTEN.bit.SWEN 0x4406 %B16 #MASK=0x1
EPwm5Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4406 %B16 #MASK=0x2
EPwm5Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4406 %B16 #MASK=0x4
EPwm5Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4406 %B16 #MASK=0x8
EPwm5Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4406 %B16 #MASK=0x10
EPwm5Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4406 %B16 #MASK=0x20
EPwm5Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4406 %B16 #MASK=0x40
EPwm5Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4406 %B16 #MASK=0x80
EPwm5Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4406 %B16 #MASK=0xFF00
EPwm5Regs.TBCTL3.all 0x4407 %U16 #Unsigned
EPwm5Regs.TBCTL3.bit.OSSFRCEN 0x4407 %B16 #MASK=0x1
EPwm5Regs.TBCTL3.bit.rsvd1 0x4407 %B16 #MASK=0xFFFE
EPwm5Regs.CMPCTL.all 0x4408 %U16 #Unsigned
EPwm5Regs.CMPCTL.bit.LOADAMODE 0x4408 %B16 #MASK=0x3
EPwm5Regs.CMPCTL.bit.LOADBMODE 0x4408 %B16 #MASK=0xC
EPwm5Regs.CMPCTL.bit.SHDWAMODE 0x4408 %B16 #MASK=0x10
EPwm5Regs.CMPCTL.bit.rsvd1 0x4408 %B16 #MASK=0x20
EPwm5Regs.CMPCTL.bit.SHDWBMODE 0x4408 %B16 #MASK=0x40
EPwm5Regs.CMPCTL.bit.rsvd2 0x4408 %B16 #MASK=0x80
EPwm5Regs.CMPCTL.bit.SHDWAFULL 0x4408 %B16 #MASK=0x100
EPwm5Regs.CMPCTL.bit.SHDWBFULL 0x4408 %B16 #MASK=0x200
EPwm5Regs.CMPCTL.bit.LOADASYNC 0x4408 %B16 #MASK=0xC00
EPwm5Regs.CMPCTL.bit.LOADBSYNC 0x4408 %B16 #MASK=0x3000
EPwm5Regs.CMPCTL.bit.rsvd3 0x4408 %B16 #MASK=0xC000
EPwm5Regs.CMPCTL2.all 0x4409 %U16 #Unsigned
EPwm5Regs.CMPCTL2.bit.LOADCMODE 0x4409 %B16 #MASK=0x3
EPwm5Regs.CMPCTL2.bit.LOADDMODE 0x4409 %B16 #MASK=0xC
EPwm5Regs.CMPCTL2.bit.SHDWCMODE 0x4409 %B16 #MASK=0x10
EPwm5Regs.CMPCTL2.bit.rsvd1 0x4409 %B16 #MASK=0x20
EPwm5Regs.CMPCTL2.bit.SHDWDMODE 0x4409 %B16 #MASK=0x40
EPwm5Regs.CMPCTL2.bit.rsvd2 0x4409 %B16 #MASK=0x380
EPwm5Regs.CMPCTL2.bit.LOADCSYNC 0x4409 %B16 #MASK=0xC00
EPwm5Regs.CMPCTL2.bit.LOADDSYNC 0x4409 %B16 #MASK=0x3000
EPwm5Regs.CMPCTL2.bit.rsvd3 0x4409 %B16 #MASK=0xC000
EPwm5Regs.rsvd2[0] 0x440A %U16 #Unsigned
EPwm5Regs.rsvd2[1] 0x440B %U16 #Unsigned
EPwm5Regs.DBCTL.all 0x440C %U16 #Unsigned
EPwm5Regs.DBCTL.bit.OUT_MODE 0x440C %B16 #MASK=0x3
EPwm5Regs.DBCTL.bit.POLSEL 0x440C %B16 #MASK=0xC
EPwm5Regs.DBCTL.bit.IN_MODE 0x440C %B16 #MASK=0x30
EPwm5Regs.DBCTL.bit.LOADREDMODE 0x440C %B16 #MASK=0xC0
EPwm5Regs.DBCTL.bit.LOADFEDMODE 0x440C %B16 #MASK=0x300
EPwm5Regs.DBCTL.bit.SHDWDBREDMODE 0x440C %B16 #MASK=0x400
EPwm5Regs.DBCTL.bit.SHDWDBFEDMODE 0x440C %B16 #MASK=0x800
EPwm5Regs.DBCTL.bit.OUTSWAP 0x440C %B16 #MASK=0x3000
EPwm5Regs.DBCTL.bit.DEDB_MODE 0x440C %B16 #MASK=0x4000
EPwm5Regs.DBCTL.bit.HALFCYCLE 0x440C %B16 #MASK=0x8000
EPwm5Regs.DBCTL2.all 0x440D %U16 #Unsigned
EPwm5Regs.DBCTL2.bit.LOADDBCTLMODE 0x440D %B16 #MASK=0x3
EPwm5Regs.DBCTL2.bit.SHDWDBCTLMODE 0x440D %B16 #MASK=0x4
EPwm5Regs.DBCTL2.bit.rsvd1 0x440D %B16 #MASK=0xFFF8
EPwm5Regs.rsvd3[0] 0x440E %U16 #Unsigned
EPwm5Regs.rsvd3[1] 0x440F %U16 #Unsigned
EPwm5Regs.AQCTL.all 0x4410 %U16 #Unsigned
EPwm5Regs.AQCTL.bit.LDAQAMODE 0x4410 %B16 #MASK=0x3
EPwm5Regs.AQCTL.bit.LDAQBMODE 0x4410 %B16 #MASK=0xC
EPwm5Regs.AQCTL.bit.SHDWAQAMODE 0x4410 %B16 #MASK=0x10
EPwm5Regs.AQCTL.bit.rsvd1 0x4410 %B16 #MASK=0x20
EPwm5Regs.AQCTL.bit.SHDWAQBMODE 0x4410 %B16 #MASK=0x40
EPwm5Regs.AQCTL.bit.rsvd2 0x4410 %B16 #MASK=0x80
EPwm5Regs.AQCTL.bit.LDAQASYNC 0x4410 %B16 #MASK=0x300
EPwm5Regs.AQCTL.bit.LDAQBSYNC 0x4410 %B16 #MASK=0xC00
EPwm5Regs.AQCTL.bit.rsvd3 0x4410 %B16 #MASK=0xF000
EPwm5Regs.AQTSRCSEL.all 0x4411 %U16 #Unsigned
EPwm5Regs.AQTSRCSEL.bit.T1SEL 0x4411 %B16 #MASK=0xF
EPwm5Regs.AQTSRCSEL.bit.T2SEL 0x4411 %B16 #MASK=0xF0
EPwm5Regs.AQTSRCSEL.bit.rsvd1 0x4411 %B16 #MASK=0xFF00
EPwm5Regs.rsvd4[0] 0x4412 %U16 #Unsigned
EPwm5Regs.rsvd4[1] 0x4413 %U16 #Unsigned
EPwm5Regs.PCCTL.all 0x4414 %U16 #Unsigned
EPwm5Regs.PCCTL.bit.CHPEN 0x4414 %B16 #MASK=0x1
EPwm5Regs.PCCTL.bit.OSHTWTH 0x4414 %B16 #MASK=0x1E
EPwm5Regs.PCCTL.bit.CHPFREQ 0x4414 %B16 #MASK=0xE0
EPwm5Regs.PCCTL.bit.CHPDUTY 0x4414 %B16 #MASK=0x700
EPwm5Regs.PCCTL.bit.rsvd1 0x4414 %B16 #MASK=0xF800
EPwm5Regs.rsvd5[0] 0x4415 %U16 #Unsigned
EPwm5Regs.rsvd5[1] 0x4416 %U16 #Unsigned
EPwm5Regs.rsvd5[2] 0x4417 %U16 #Unsigned
EPwm5Regs.VCAPCTL.all 0x4418 %U16 #Unsigned
EPwm5Regs.VCAPCTL.bit.VCAPE 0x4418 %B16 #MASK=0x1
EPwm5Regs.VCAPCTL.bit.VCAPSTART 0x4418 %B16 #MASK=0x2
EPwm5Regs.VCAPCTL.bit.TRIGSEL 0x4418 %B16 #MASK=0x1C
EPwm5Regs.VCAPCTL.bit.rsvd1 0x4418 %B16 #MASK=0x60
EPwm5Regs.VCAPCTL.bit.VDELAYDIV 0x4418 %B16 #MASK=0x380
EPwm5Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4418 %B16 #MASK=0x400
EPwm5Regs.VCAPCTL.bit.rsvd2 0x4418 %B16 #MASK=0xF800
EPwm5Regs.VCNTCFG.all 0x4419 %U16 #Unsigned
EPwm5Regs.VCNTCFG.bit.STARTEDGE 0x4419 %B16 #MASK=0xF
EPwm5Regs.VCNTCFG.bit.rsvd1 0x4419 %B16 #MASK=0x70
EPwm5Regs.VCNTCFG.bit.STARTEDGESTS 0x4419 %B16 #MASK=0x80
EPwm5Regs.VCNTCFG.bit.STOPEDGE 0x4419 %B16 #MASK=0xF00
EPwm5Regs.VCNTCFG.bit.rsvd2 0x4419 %B16 #MASK=0x7000
EPwm5Regs.VCNTCFG.bit.STOPEDGESTS 0x4419 %B16 #MASK=0x8000
EPwm5Regs.rsvd6[0] 0x441A %U16 #Unsigned
EPwm5Regs.rsvd6[1] 0x441B %U16 #Unsigned
EPwm5Regs.rsvd6[2] 0x441C %U16 #Unsigned
EPwm5Regs.rsvd6[3] 0x441D %U16 #Unsigned
EPwm5Regs.rsvd6[4] 0x441E %U16 #Unsigned
EPwm5Regs.rsvd6[5] 0x441F %U16 #Unsigned
EPwm5Regs.HRCNFG.all 0x4420 %U16 #Unsigned
EPwm5Regs.HRCNFG.bit.EDGMODE 0x4420 %B16 #MASK=0x3
EPwm5Regs.HRCNFG.bit.CTLMODE 0x4420 %B16 #MASK=0x4
EPwm5Regs.HRCNFG.bit.HRLOAD 0x4420 %B16 #MASK=0x18
EPwm5Regs.HRCNFG.bit.SELOUTB 0x4420 %B16 #MASK=0x20
EPwm5Regs.HRCNFG.bit.AUTOCONV 0x4420 %B16 #MASK=0x40
EPwm5Regs.HRCNFG.bit.SWAPAB 0x4420 %B16 #MASK=0x80
EPwm5Regs.HRCNFG.bit.EDGMODEB 0x4420 %B16 #MASK=0x300
EPwm5Regs.HRCNFG.bit.CTLMODEB 0x4420 %B16 #MASK=0x400
EPwm5Regs.HRCNFG.bit.HRLOADB 0x4420 %B16 #MASK=0x1800
EPwm5Regs.HRCNFG.bit.rsvd1 0x4420 %B16 #MASK=0x2000
EPwm5Regs.HRCNFG.bit.rsvd2 0x4420 %B16 #MASK=0xC000
EPwm5Regs.HRPWR.all 0x4421 %U16 #Unsigned
EPwm5Regs.HRPWR.bit.rsvd1 0x4421 %B16 #MASK=0x3
EPwm5Regs.HRPWR.bit.rsvd2 0x4421 %B16 #MASK=0x4
EPwm5Regs.HRPWR.bit.rsvd3 0x4421 %B16 #MASK=0x8
EPwm5Regs.HRPWR.bit.rsvd4 0x4421 %B16 #MASK=0x10
EPwm5Regs.HRPWR.bit.rsvd5 0x4421 %B16 #MASK=0x20
EPwm5Regs.HRPWR.bit.rsvd6 0x4421 %B16 #MASK=0x3C0
EPwm5Regs.HRPWR.bit.rsvd7 0x4421 %B16 #MASK=0x7C00
EPwm5Regs.HRPWR.bit.CALPWRON 0x4421 %B16 #MASK=0x8000
EPwm5Regs.rsvd7[0] 0x4422 %U16 #Unsigned
EPwm5Regs.rsvd7[1] 0x4423 %U16 #Unsigned
EPwm5Regs.rsvd7[2] 0x4424 %U16 #Unsigned
EPwm5Regs.rsvd7[3] 0x4425 %U16 #Unsigned
EPwm5Regs.HRMSTEP.all 0x4426 %U16 #Unsigned
EPwm5Regs.HRMSTEP.bit.HRMSTEP 0x4426 %B16 #MASK=0xFF
EPwm5Regs.HRMSTEP.bit.rsvd1 0x4426 %B16 #MASK=0xFF00
EPwm5Regs.HRCNFG2.all 0x4427 %U16 #Unsigned
EPwm5Regs.HRCNFG2.bit.EDGMODEDB 0x4427 %B16 #MASK=0x3
EPwm5Regs.HRCNFG2.bit.CTLMODEDBRED 0x4427 %B16 #MASK=0xC
EPwm5Regs.HRCNFG2.bit.CTLMODEDBFED 0x4427 %B16 #MASK=0x30
EPwm5Regs.HRCNFG2.bit.rsvd1 0x4427 %B16 #MASK=0x3FC0
EPwm5Regs.HRCNFG2.bit.rsvd2 0x4427 %B16 #MASK=0x4000
EPwm5Regs.HRCNFG2.bit.rsvd3 0x4427 %B16 #MASK=0x8000
EPwm5Regs.rsvd8[0] 0x4428 %U16 #Unsigned
EPwm5Regs.rsvd8[1] 0x4429 %U16 #Unsigned
EPwm5Regs.rsvd8[2] 0x442A %U16 #Unsigned
EPwm5Regs.rsvd8[3] 0x442B %U16 #Unsigned
EPwm5Regs.rsvd8[4] 0x442C %U16 #Unsigned
EPwm5Regs.HRPCTL.all 0x442D %U16 #Unsigned
EPwm5Regs.HRPCTL.bit.HRPE 0x442D %B16 #MASK=0x1
EPwm5Regs.HRPCTL.bit.PWMSYNCSEL 0x442D %B16 #MASK=0x2
EPwm5Regs.HRPCTL.bit.TBPHSHRLOADE 0x442D %B16 #MASK=0x4
EPwm5Regs.HRPCTL.bit.rsvd1 0x442D %B16 #MASK=0x8
EPwm5Regs.HRPCTL.bit.PWMSYNCSELX 0x442D %B16 #MASK=0x70
EPwm5Regs.HRPCTL.bit.rsvd2 0x442D %B16 #MASK=0xFF80
EPwm5Regs.TRREM.all 0x442E %U16 #Unsigned
EPwm5Regs.TRREM.bit.TRREM 0x442E %B16 #MASK=0x7FF
EPwm5Regs.TRREM.bit.rsvd1 0x442E %B16 #MASK=0xF800
EPwm5Regs.rsvd9[0] 0x442F %U16 #Unsigned
EPwm5Regs.rsvd9[1] 0x4430 %U16 #Unsigned
EPwm5Regs.rsvd9[2] 0x4431 %U16 #Unsigned
EPwm5Regs.rsvd9[3] 0x4432 %U16 #Unsigned
EPwm5Regs.rsvd9[4] 0x4433 %U16 #Unsigned
EPwm5Regs.GLDCTL.all 0x4434 %U16 #Unsigned
EPwm5Regs.GLDCTL.bit.GLD 0x4434 %B16 #MASK=0x1
EPwm5Regs.GLDCTL.bit.GLDMODE 0x4434 %B16 #MASK=0x1E
EPwm5Regs.GLDCTL.bit.OSHTMODE 0x4434 %B16 #MASK=0x20
EPwm5Regs.GLDCTL.bit.rsvd1 0x4434 %B16 #MASK=0x40
EPwm5Regs.GLDCTL.bit.GLDPRD 0x4434 %B16 #MASK=0x380
EPwm5Regs.GLDCTL.bit.GLDCNT 0x4434 %B16 #MASK=0x1C00
EPwm5Regs.GLDCTL.bit.rsvd2 0x4434 %B16 #MASK=0xE000
EPwm5Regs.GLDCFG.all 0x4435 %U16 #Unsigned
EPwm5Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4435 %B16 #MASK=0x1
EPwm5Regs.GLDCFG.bit.CMPA_CMPAHR 0x4435 %B16 #MASK=0x2
EPwm5Regs.GLDCFG.bit.CMPB_CMPBHR 0x4435 %B16 #MASK=0x4
EPwm5Regs.GLDCFG.bit.CMPC 0x4435 %B16 #MASK=0x8
EPwm5Regs.GLDCFG.bit.CMPD 0x4435 %B16 #MASK=0x10
EPwm5Regs.GLDCFG.bit.DBRED_DBREDHR 0x4435 %B16 #MASK=0x20
EPwm5Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4435 %B16 #MASK=0x40
EPwm5Regs.GLDCFG.bit.DBCTL 0x4435 %B16 #MASK=0x80
EPwm5Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4435 %B16 #MASK=0x100
EPwm5Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4435 %B16 #MASK=0x200
EPwm5Regs.GLDCFG.bit.AQCSFRC 0x4435 %B16 #MASK=0x400
EPwm5Regs.GLDCFG.bit.rsvd1 0x4435 %B16 #MASK=0xF800
EPwm5Regs.rsvd10[0] 0x4436 %U16 #Unsigned
EPwm5Regs.rsvd10[1] 0x4437 %U16 #Unsigned
EPwm5Regs.EPWMXLINK.all 0x4438 %U32 #Unsigned
EPwm5Regs.EPWMXLINK.bit.TBPRDLINK 0x4438 %B16 #MASK=0xF
EPwm5Regs.EPWMXLINK.bit.CMPALINK 0x4438 %B16 #MASK=0xF0
EPwm5Regs.EPWMXLINK.bit.CMPBLINK 0x4438 %B16 #MASK=0xF00
EPwm5Regs.EPWMXLINK.bit.CMPCLINK 0x4438 %B16 #MASK=0xF000
EPwm5Regs.EPWMXLINK.bit.CMPDLINK 0x4439 %B16 #MASK=0xF
EPwm5Regs.EPWMXLINK.bit.rsvd1 0x4439 %B16 #MASK=0xFF0
EPwm5Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4439 %B16 #MASK=0xF000
EPwm5Regs.rsvd11[0] 0x443A %U16 #Unsigned
EPwm5Regs.rsvd11[1] 0x443B %U16 #Unsigned
EPwm5Regs.rsvd11[2] 0x443C %U16 #Unsigned
EPwm5Regs.rsvd11[3] 0x443D %U16 #Unsigned
EPwm5Regs.rsvd11[4] 0x443E %U16 #Unsigned
EPwm5Regs.rsvd11[5] 0x443F %U16 #Unsigned
EPwm5Regs.AQCTLA.all 0x4440 %U16 #Unsigned
EPwm5Regs.AQCTLA.bit.ZRO 0x4440 %B16 #MASK=0x3
EPwm5Regs.AQCTLA.bit.PRD 0x4440 %B16 #MASK=0xC
EPwm5Regs.AQCTLA.bit.CAU 0x4440 %B16 #MASK=0x30
EPwm5Regs.AQCTLA.bit.CAD 0x4440 %B16 #MASK=0xC0
EPwm5Regs.AQCTLA.bit.CBU 0x4440 %B16 #MASK=0x300
EPwm5Regs.AQCTLA.bit.CBD 0x4440 %B16 #MASK=0xC00
EPwm5Regs.AQCTLA.bit.rsvd1 0x4440 %B16 #MASK=0xF000
EPwm5Regs.AQCTLA2.all 0x4441 %U16 #Unsigned
EPwm5Regs.AQCTLA2.bit.T1U 0x4441 %B16 #MASK=0x3
EPwm5Regs.AQCTLA2.bit.T1D 0x4441 %B16 #MASK=0xC
EPwm5Regs.AQCTLA2.bit.T2U 0x4441 %B16 #MASK=0x30
EPwm5Regs.AQCTLA2.bit.T2D 0x4441 %B16 #MASK=0xC0
EPwm5Regs.AQCTLA2.bit.rsvd1 0x4441 %B16 #MASK=0xFF00
EPwm5Regs.AQCTLB.all 0x4442 %U16 #Unsigned
EPwm5Regs.AQCTLB.bit.ZRO 0x4442 %B16 #MASK=0x3
EPwm5Regs.AQCTLB.bit.PRD 0x4442 %B16 #MASK=0xC
EPwm5Regs.AQCTLB.bit.CAU 0x4442 %B16 #MASK=0x30
EPwm5Regs.AQCTLB.bit.CAD 0x4442 %B16 #MASK=0xC0
EPwm5Regs.AQCTLB.bit.CBU 0x4442 %B16 #MASK=0x300
EPwm5Regs.AQCTLB.bit.CBD 0x4442 %B16 #MASK=0xC00
EPwm5Regs.AQCTLB.bit.rsvd1 0x4442 %B16 #MASK=0xF000
EPwm5Regs.AQCTLB2.all 0x4443 %U16 #Unsigned
EPwm5Regs.AQCTLB2.bit.T1U 0x4443 %B16 #MASK=0x3
EPwm5Regs.AQCTLB2.bit.T1D 0x4443 %B16 #MASK=0xC
EPwm5Regs.AQCTLB2.bit.T2U 0x4443 %B16 #MASK=0x30
EPwm5Regs.AQCTLB2.bit.T2D 0x4443 %B16 #MASK=0xC0
EPwm5Regs.AQCTLB2.bit.rsvd1 0x4443 %B16 #MASK=0xFF00
EPwm5Regs.rsvd12[0] 0x4444 %U16 #Unsigned
EPwm5Regs.rsvd12[1] 0x4445 %U16 #Unsigned
EPwm5Regs.rsvd12[2] 0x4446 %U16 #Unsigned
EPwm5Regs.AQSFRC.all 0x4447 %U16 #Unsigned
EPwm5Regs.AQSFRC.bit.ACTSFA 0x4447 %B16 #MASK=0x3
EPwm5Regs.AQSFRC.bit.OTSFA 0x4447 %B16 #MASK=0x4
EPwm5Regs.AQSFRC.bit.ACTSFB 0x4447 %B16 #MASK=0x18
EPwm5Regs.AQSFRC.bit.OTSFB 0x4447 %B16 #MASK=0x20
EPwm5Regs.AQSFRC.bit.RLDCSF 0x4447 %B16 #MASK=0xC0
EPwm5Regs.AQSFRC.bit.rsvd1 0x4447 %B16 #MASK=0xFF00
EPwm5Regs.rsvd13 0x4448 %U16 #Unsigned
EPwm5Regs.AQCSFRC.all 0x4449 %U16 #Unsigned
EPwm5Regs.AQCSFRC.bit.CSFA 0x4449 %B16 #MASK=0x3
EPwm5Regs.AQCSFRC.bit.CSFB 0x4449 %B16 #MASK=0xC
EPwm5Regs.AQCSFRC.bit.rsvd1 0x4449 %B16 #MASK=0xFFF0
EPwm5Regs.rsvd14[0] 0x444A %U16 #Unsigned
EPwm5Regs.rsvd14[1] 0x444B %U16 #Unsigned
EPwm5Regs.rsvd14[2] 0x444C %U16 #Unsigned
EPwm5Regs.rsvd14[3] 0x444D %U16 #Unsigned
EPwm5Regs.rsvd14[4] 0x444E %U16 #Unsigned
EPwm5Regs.rsvd14[5] 0x444F %U16 #Unsigned
EPwm5Regs.DBREDHR.all 0x4450 %U16 #Unsigned
EPwm5Regs.DBREDHR.bit.rsvd1 0x4450 %B16 #MASK=0x1
EPwm5Regs.DBREDHR.bit.rsvd2 0x4450 %B16 #MASK=0xFE
EPwm5Regs.DBREDHR.bit.rsvd3 0x4450 %B16 #MASK=0x100
EPwm5Regs.DBREDHR.bit.DBREDHR 0x4450 %B16 #MASK=0xFE00
EPwm5Regs.DBRED.all 0x4451 %U16 #Unsigned
EPwm5Regs.DBRED.bit.DBRED 0x4451 %B16 #MASK=0x3FFF
EPwm5Regs.DBRED.bit.rsvd1 0x4451 %B16 #MASK=0xC000
EPwm5Regs.DBFEDHR.all 0x4452 %U16 #Unsigned
EPwm5Regs.DBFEDHR.bit.rsvd1 0x4452 %B16 #MASK=0x1
EPwm5Regs.DBFEDHR.bit.rsvd2 0x4452 %B16 #MASK=0xFE
EPwm5Regs.DBFEDHR.bit.rsvd3 0x4452 %B16 #MASK=0x100
EPwm5Regs.DBFEDHR.bit.DBFEDHR 0x4452 %B16 #MASK=0xFE00
EPwm5Regs.DBFED.all 0x4453 %U16 #Unsigned
EPwm5Regs.DBFED.bit.DBFED 0x4453 %B16 #MASK=0x3FFF
EPwm5Regs.DBFED.bit.rsvd1 0x4453 %B16 #MASK=0xC000
EPwm5Regs.rsvd15[0] 0x4454 %U16 #Unsigned
EPwm5Regs.rsvd15[1] 0x4455 %U16 #Unsigned
EPwm5Regs.rsvd15[2] 0x4456 %U16 #Unsigned
EPwm5Regs.rsvd15[3] 0x4457 %U16 #Unsigned
EPwm5Regs.rsvd15[4] 0x4458 %U16 #Unsigned
EPwm5Regs.rsvd15[5] 0x4459 %U16 #Unsigned
EPwm5Regs.rsvd15[6] 0x445A %U16 #Unsigned
EPwm5Regs.rsvd15[7] 0x445B %U16 #Unsigned
EPwm5Regs.rsvd15[8] 0x445C %U16 #Unsigned
EPwm5Regs.rsvd15[9] 0x445D %U16 #Unsigned
EPwm5Regs.rsvd15[10] 0x445E %U16 #Unsigned
EPwm5Regs.rsvd15[11] 0x445F %U16 #Unsigned
EPwm5Regs.TBPHS.all 0x4460 %U32 #Unsigned
EPwm5Regs.TBPHS.bit.TBPHSHR 0x4460 %B16 #MASK=0xFFFF
EPwm5Regs.TBPHS.bit.TBPHS 0x4461 %B16 #MASK=0xFFFF
EPwm5Regs.TBPRDHR 0x4462 %U16 #Unsigned
EPwm5Regs.TBPRD 0x4463 %U16 #Unsigned
EPwm5Regs.rsvd16[0] 0x4464 %U16 #Unsigned
EPwm5Regs.rsvd16[1] 0x4465 %U16 #Unsigned
EPwm5Regs.rsvd16[2] 0x4466 %U16 #Unsigned
EPwm5Regs.rsvd16[3] 0x4467 %U16 #Unsigned
EPwm5Regs.rsvd16[4] 0x4468 %U16 #Unsigned
EPwm5Regs.rsvd16[5] 0x4469 %U16 #Unsigned
EPwm5Regs.CMPA.all 0x446A %U32 #Unsigned
EPwm5Regs.CMPA.bit.CMPAHR 0x446A %B16 #MASK=0xFFFF
EPwm5Regs.CMPA.bit.CMPA 0x446B %B16 #MASK=0xFFFF
EPwm5Regs.CMPB.all 0x446C %U32 #Unsigned
EPwm5Regs.CMPB.bit.CMPBHR 0x446C %B16 #MASK=0xFFFF
EPwm5Regs.CMPB.bit.CMPB 0x446D %B16 #MASK=0xFFFF
EPwm5Regs.rsvd17 0x446E %U16 #Unsigned
EPwm5Regs.CMPC 0x446F %U16 #Unsigned
EPwm5Regs.rsvd18 0x4470 %U16 #Unsigned
EPwm5Regs.CMPD 0x4471 %U16 #Unsigned
EPwm5Regs.rsvd19[0] 0x4472 %U16 #Unsigned
EPwm5Regs.rsvd19[1] 0x4473 %U16 #Unsigned
EPwm5Regs.GLDCTL2.all 0x4474 %U16 #Unsigned
EPwm5Regs.GLDCTL2.bit.OSHTLD 0x4474 %B16 #MASK=0x1
EPwm5Regs.GLDCTL2.bit.GFRCLD 0x4474 %B16 #MASK=0x2
EPwm5Regs.GLDCTL2.bit.rsvd1 0x4474 %B16 #MASK=0xFFFC
EPwm5Regs.rsvd20[0] 0x4475 %U16 #Unsigned
EPwm5Regs.rsvd20[1] 0x4476 %U16 #Unsigned
EPwm5Regs.SWVDELVAL 0x4477 %U16 #Unsigned
EPwm5Regs.rsvd21[0] 0x4478 %U16 #Unsigned
EPwm5Regs.rsvd21[1] 0x4479 %U16 #Unsigned
EPwm5Regs.rsvd21[2] 0x447A %U16 #Unsigned
EPwm5Regs.rsvd21[3] 0x447B %U16 #Unsigned
EPwm5Regs.rsvd21[4] 0x447C %U16 #Unsigned
EPwm5Regs.rsvd21[5] 0x447D %U16 #Unsigned
EPwm5Regs.rsvd21[6] 0x447E %U16 #Unsigned
EPwm5Regs.rsvd21[7] 0x447F %U16 #Unsigned
EPwm5Regs.TZSEL.all 0x4480 %U16 #Unsigned
EPwm5Regs.TZSEL.bit.CBC1 0x4480 %B16 #MASK=0x1
EPwm5Regs.TZSEL.bit.CBC2 0x4480 %B16 #MASK=0x2
EPwm5Regs.TZSEL.bit.CBC3 0x4480 %B16 #MASK=0x4
EPwm5Regs.TZSEL.bit.CBC4 0x4480 %B16 #MASK=0x8
EPwm5Regs.TZSEL.bit.CBC5 0x4480 %B16 #MASK=0x10
EPwm5Regs.TZSEL.bit.CBC6 0x4480 %B16 #MASK=0x20
EPwm5Regs.TZSEL.bit.DCAEVT2 0x4480 %B16 #MASK=0x40
EPwm5Regs.TZSEL.bit.DCBEVT2 0x4480 %B16 #MASK=0x80
EPwm5Regs.TZSEL.bit.OSHT1 0x4480 %B16 #MASK=0x100
EPwm5Regs.TZSEL.bit.OSHT2 0x4480 %B16 #MASK=0x200
EPwm5Regs.TZSEL.bit.OSHT3 0x4480 %B16 #MASK=0x400
EPwm5Regs.TZSEL.bit.OSHT4 0x4480 %B16 #MASK=0x800
EPwm5Regs.TZSEL.bit.OSHT5 0x4480 %B16 #MASK=0x1000
EPwm5Regs.TZSEL.bit.OSHT6 0x4480 %B16 #MASK=0x2000
EPwm5Regs.TZSEL.bit.DCAEVT1 0x4480 %B16 #MASK=0x4000
EPwm5Regs.TZSEL.bit.DCBEVT1 0x4480 %B16 #MASK=0x8000
EPwm5Regs.rsvd22 0x4481 %U16 #Unsigned
EPwm5Regs.TZDCSEL.all 0x4482 %U16 #Unsigned
EPwm5Regs.TZDCSEL.bit.DCAEVT1 0x4482 %B16 #MASK=0x7
EPwm5Regs.TZDCSEL.bit.DCAEVT2 0x4482 %B16 #MASK=0x38
EPwm5Regs.TZDCSEL.bit.DCBEVT1 0x4482 %B16 #MASK=0x1C0
EPwm5Regs.TZDCSEL.bit.DCBEVT2 0x4482 %B16 #MASK=0xE00
EPwm5Regs.TZDCSEL.bit.rsvd1 0x4482 %B16 #MASK=0xF000
EPwm5Regs.rsvd23 0x4483 %U16 #Unsigned
EPwm5Regs.TZCTL.all 0x4484 %U16 #Unsigned
EPwm5Regs.TZCTL.bit.TZA 0x4484 %B16 #MASK=0x3
EPwm5Regs.TZCTL.bit.TZB 0x4484 %B16 #MASK=0xC
EPwm5Regs.TZCTL.bit.DCAEVT1 0x4484 %B16 #MASK=0x30
EPwm5Regs.TZCTL.bit.DCAEVT2 0x4484 %B16 #MASK=0xC0
EPwm5Regs.TZCTL.bit.DCBEVT1 0x4484 %B16 #MASK=0x300
EPwm5Regs.TZCTL.bit.DCBEVT2 0x4484 %B16 #MASK=0xC00
EPwm5Regs.TZCTL.bit.rsvd1 0x4484 %B16 #MASK=0xF000
EPwm5Regs.TZCTL2.all 0x4485 %U16 #Unsigned
EPwm5Regs.TZCTL2.bit.TZAU 0x4485 %B16 #MASK=0x7
EPwm5Regs.TZCTL2.bit.TZAD 0x4485 %B16 #MASK=0x38
EPwm5Regs.TZCTL2.bit.TZBU 0x4485 %B16 #MASK=0x1C0
EPwm5Regs.TZCTL2.bit.TZBD 0x4485 %B16 #MASK=0xE00
EPwm5Regs.TZCTL2.bit.rsvd1 0x4485 %B16 #MASK=0x7000
EPwm5Regs.TZCTL2.bit.ETZE 0x4485 %B16 #MASK=0x8000
EPwm5Regs.TZCTLDCA.all 0x4486 %U16 #Unsigned
EPwm5Regs.TZCTLDCA.bit.DCAEVT1U 0x4486 %B16 #MASK=0x7
EPwm5Regs.TZCTLDCA.bit.DCAEVT1D 0x4486 %B16 #MASK=0x38
EPwm5Regs.TZCTLDCA.bit.DCAEVT2U 0x4486 %B16 #MASK=0x1C0
EPwm5Regs.TZCTLDCA.bit.DCAEVT2D 0x4486 %B16 #MASK=0xE00
EPwm5Regs.TZCTLDCA.bit.rsvd1 0x4486 %B16 #MASK=0xF000
EPwm5Regs.TZCTLDCB.all 0x4487 %U16 #Unsigned
EPwm5Regs.TZCTLDCB.bit.DCBEVT1U 0x4487 %B16 #MASK=0x7
EPwm5Regs.TZCTLDCB.bit.DCBEVT1D 0x4487 %B16 #MASK=0x38
EPwm5Regs.TZCTLDCB.bit.DCBEVT2U 0x4487 %B16 #MASK=0x1C0
EPwm5Regs.TZCTLDCB.bit.DCBEVT2D 0x4487 %B16 #MASK=0xE00
EPwm5Regs.TZCTLDCB.bit.rsvd1 0x4487 %B16 #MASK=0xF000
EPwm5Regs.rsvd24[0] 0x4488 %U16 #Unsigned
EPwm5Regs.rsvd24[1] 0x4489 %U16 #Unsigned
EPwm5Regs.rsvd24[2] 0x448A %U16 #Unsigned
EPwm5Regs.rsvd24[3] 0x448B %U16 #Unsigned
EPwm5Regs.rsvd24[4] 0x448C %U16 #Unsigned
EPwm5Regs.TZEINT.all 0x448D %U16 #Unsigned
EPwm5Regs.TZEINT.bit.rsvd1 0x448D %B16 #MASK=0x1
EPwm5Regs.TZEINT.bit.CBC 0x448D %B16 #MASK=0x2
EPwm5Regs.TZEINT.bit.OST 0x448D %B16 #MASK=0x4
EPwm5Regs.TZEINT.bit.DCAEVT1 0x448D %B16 #MASK=0x8
EPwm5Regs.TZEINT.bit.DCAEVT2 0x448D %B16 #MASK=0x10
EPwm5Regs.TZEINT.bit.DCBEVT1 0x448D %B16 #MASK=0x20
EPwm5Regs.TZEINT.bit.DCBEVT2 0x448D %B16 #MASK=0x40
EPwm5Regs.TZEINT.bit.rsvd2 0x448D %B16 #MASK=0xFF80
EPwm5Regs.rsvd25[0] 0x448E %U16 #Unsigned
EPwm5Regs.rsvd25[1] 0x448F %U16 #Unsigned
EPwm5Regs.rsvd25[2] 0x4490 %U16 #Unsigned
EPwm5Regs.rsvd25[3] 0x4491 %U16 #Unsigned
EPwm5Regs.rsvd25[4] 0x4492 %U16 #Unsigned
EPwm5Regs.TZFLG.all 0x4493 %U16 #Unsigned
EPwm5Regs.TZFLG.bit.INT 0x4493 %B16 #MASK=0x1
EPwm5Regs.TZFLG.bit.CBC 0x4493 %B16 #MASK=0x2
EPwm5Regs.TZFLG.bit.OST 0x4493 %B16 #MASK=0x4
EPwm5Regs.TZFLG.bit.DCAEVT1 0x4493 %B16 #MASK=0x8
EPwm5Regs.TZFLG.bit.DCAEVT2 0x4493 %B16 #MASK=0x10
EPwm5Regs.TZFLG.bit.DCBEVT1 0x4493 %B16 #MASK=0x20
EPwm5Regs.TZFLG.bit.DCBEVT2 0x4493 %B16 #MASK=0x40
EPwm5Regs.TZFLG.bit.rsvd1 0x4493 %B16 #MASK=0xFF80
EPwm5Regs.TZCBCFLG.all 0x4494 %U16 #Unsigned
EPwm5Regs.TZCBCFLG.bit.CBC1 0x4494 %B16 #MASK=0x1
EPwm5Regs.TZCBCFLG.bit.CBC2 0x4494 %B16 #MASK=0x2
EPwm5Regs.TZCBCFLG.bit.CBC3 0x4494 %B16 #MASK=0x4
EPwm5Regs.TZCBCFLG.bit.CBC4 0x4494 %B16 #MASK=0x8
EPwm5Regs.TZCBCFLG.bit.CBC5 0x4494 %B16 #MASK=0x10
EPwm5Regs.TZCBCFLG.bit.CBC6 0x4494 %B16 #MASK=0x20
EPwm5Regs.TZCBCFLG.bit.DCAEVT2 0x4494 %B16 #MASK=0x40
EPwm5Regs.TZCBCFLG.bit.DCBEVT2 0x4494 %B16 #MASK=0x80
EPwm5Regs.TZCBCFLG.bit.rsvd1 0x4494 %B16 #MASK=0xFF00
EPwm5Regs.TZOSTFLG.all 0x4495 %U16 #Unsigned
EPwm5Regs.TZOSTFLG.bit.OST1 0x4495 %B16 #MASK=0x1
EPwm5Regs.TZOSTFLG.bit.OST2 0x4495 %B16 #MASK=0x2
EPwm5Regs.TZOSTFLG.bit.OST3 0x4495 %B16 #MASK=0x4
EPwm5Regs.TZOSTFLG.bit.OST4 0x4495 %B16 #MASK=0x8
EPwm5Regs.TZOSTFLG.bit.OST5 0x4495 %B16 #MASK=0x10
EPwm5Regs.TZOSTFLG.bit.OST6 0x4495 %B16 #MASK=0x20
EPwm5Regs.TZOSTFLG.bit.DCAEVT1 0x4495 %B16 #MASK=0x40
EPwm5Regs.TZOSTFLG.bit.DCBEVT1 0x4495 %B16 #MASK=0x80
EPwm5Regs.TZOSTFLG.bit.rsvd1 0x4495 %B16 #MASK=0xFF00
EPwm5Regs.rsvd26 0x4496 %U16 #Unsigned
EPwm5Regs.TZCLR.all 0x4497 %U16 #Unsigned
EPwm5Regs.TZCLR.bit.INT 0x4497 %B16 #MASK=0x1
EPwm5Regs.TZCLR.bit.CBC 0x4497 %B16 #MASK=0x2
EPwm5Regs.TZCLR.bit.OST 0x4497 %B16 #MASK=0x4
EPwm5Regs.TZCLR.bit.DCAEVT1 0x4497 %B16 #MASK=0x8
EPwm5Regs.TZCLR.bit.DCAEVT2 0x4497 %B16 #MASK=0x10
EPwm5Regs.TZCLR.bit.DCBEVT1 0x4497 %B16 #MASK=0x20
EPwm5Regs.TZCLR.bit.DCBEVT2 0x4497 %B16 #MASK=0x40
EPwm5Regs.TZCLR.bit.rsvd1 0x4497 %B16 #MASK=0x3F80
EPwm5Regs.TZCLR.bit.CBCPULSE 0x4497 %B16 #MASK=0xC000
EPwm5Regs.TZCBCCLR.all 0x4498 %U16 #Unsigned
EPwm5Regs.TZCBCCLR.bit.CBC1 0x4498 %B16 #MASK=0x1
EPwm5Regs.TZCBCCLR.bit.CBC2 0x4498 %B16 #MASK=0x2
EPwm5Regs.TZCBCCLR.bit.CBC3 0x4498 %B16 #MASK=0x4
EPwm5Regs.TZCBCCLR.bit.CBC4 0x4498 %B16 #MASK=0x8
EPwm5Regs.TZCBCCLR.bit.CBC5 0x4498 %B16 #MASK=0x10
EPwm5Regs.TZCBCCLR.bit.CBC6 0x4498 %B16 #MASK=0x20
EPwm5Regs.TZCBCCLR.bit.DCAEVT2 0x4498 %B16 #MASK=0x40
EPwm5Regs.TZCBCCLR.bit.DCBEVT2 0x4498 %B16 #MASK=0x80
EPwm5Regs.TZCBCCLR.bit.rsvd1 0x4498 %B16 #MASK=0xFF00
EPwm5Regs.TZOSTCLR.all 0x4499 %U16 #Unsigned
EPwm5Regs.TZOSTCLR.bit.OST1 0x4499 %B16 #MASK=0x1
EPwm5Regs.TZOSTCLR.bit.OST2 0x4499 %B16 #MASK=0x2
EPwm5Regs.TZOSTCLR.bit.OST3 0x4499 %B16 #MASK=0x4
EPwm5Regs.TZOSTCLR.bit.OST4 0x4499 %B16 #MASK=0x8
EPwm5Regs.TZOSTCLR.bit.OST5 0x4499 %B16 #MASK=0x10
EPwm5Regs.TZOSTCLR.bit.OST6 0x4499 %B16 #MASK=0x20
EPwm5Regs.TZOSTCLR.bit.DCAEVT1 0x4499 %B16 #MASK=0x40
EPwm5Regs.TZOSTCLR.bit.DCBEVT1 0x4499 %B16 #MASK=0x80
EPwm5Regs.TZOSTCLR.bit.rsvd1 0x4499 %B16 #MASK=0xFF00
EPwm5Regs.rsvd27 0x449A %U16 #Unsigned
EPwm5Regs.TZFRC.all 0x449B %U16 #Unsigned
EPwm5Regs.TZFRC.bit.rsvd1 0x449B %B16 #MASK=0x1
EPwm5Regs.TZFRC.bit.CBC 0x449B %B16 #MASK=0x2
EPwm5Regs.TZFRC.bit.OST 0x449B %B16 #MASK=0x4
EPwm5Regs.TZFRC.bit.DCAEVT1 0x449B %B16 #MASK=0x8
EPwm5Regs.TZFRC.bit.DCAEVT2 0x449B %B16 #MASK=0x10
EPwm5Regs.TZFRC.bit.DCBEVT1 0x449B %B16 #MASK=0x20
EPwm5Regs.TZFRC.bit.DCBEVT2 0x449B %B16 #MASK=0x40
EPwm5Regs.TZFRC.bit.rsvd2 0x449B %B16 #MASK=0xFF80
EPwm5Regs.rsvd28[0] 0x449C %U16 #Unsigned
EPwm5Regs.rsvd28[1] 0x449D %U16 #Unsigned
EPwm5Regs.rsvd28[2] 0x449E %U16 #Unsigned
EPwm5Regs.rsvd28[3] 0x449F %U16 #Unsigned
EPwm5Regs.rsvd28[4] 0x44A0 %U16 #Unsigned
EPwm5Regs.rsvd28[5] 0x44A1 %U16 #Unsigned
EPwm5Regs.rsvd28[6] 0x44A2 %U16 #Unsigned
EPwm5Regs.rsvd28[7] 0x44A3 %U16 #Unsigned
EPwm5Regs.ETSEL.all 0x44A4 %U16 #Unsigned
EPwm5Regs.ETSEL.bit.INTSEL 0x44A4 %B16 #MASK=0x7
EPwm5Regs.ETSEL.bit.INTEN 0x44A4 %B16 #MASK=0x8
EPwm5Regs.ETSEL.bit.SOCASELCMP 0x44A4 %B16 #MASK=0x10
EPwm5Regs.ETSEL.bit.SOCBSELCMP 0x44A4 %B16 #MASK=0x20
EPwm5Regs.ETSEL.bit.INTSELCMP 0x44A4 %B16 #MASK=0x40
EPwm5Regs.ETSEL.bit.rsvd1 0x44A4 %B16 #MASK=0x80
EPwm5Regs.ETSEL.bit.SOCASEL 0x44A4 %B16 #MASK=0x700
EPwm5Regs.ETSEL.bit.SOCAEN 0x44A4 %B16 #MASK=0x800
EPwm5Regs.ETSEL.bit.SOCBSEL 0x44A4 %B16 #MASK=0x7000
EPwm5Regs.ETSEL.bit.SOCBEN 0x44A4 %B16 #MASK=0x8000
EPwm5Regs.rsvd29 0x44A5 %U16 #Unsigned
EPwm5Regs.ETPS.all 0x44A6 %U16 #Unsigned
EPwm5Regs.ETPS.bit.INTPRD 0x44A6 %B16 #MASK=0x3
EPwm5Regs.ETPS.bit.INTCNT 0x44A6 %B16 #MASK=0xC
EPwm5Regs.ETPS.bit.INTPSSEL 0x44A6 %B16 #MASK=0x10
EPwm5Regs.ETPS.bit.SOCPSSEL 0x44A6 %B16 #MASK=0x20
EPwm5Regs.ETPS.bit.rsvd1 0x44A6 %B16 #MASK=0xC0
EPwm5Regs.ETPS.bit.SOCAPRD 0x44A6 %B16 #MASK=0x300
EPwm5Regs.ETPS.bit.SOCACNT 0x44A6 %B16 #MASK=0xC00
EPwm5Regs.ETPS.bit.SOCBPRD 0x44A6 %B16 #MASK=0x3000
EPwm5Regs.ETPS.bit.SOCBCNT 0x44A6 %B16 #MASK=0xC000
EPwm5Regs.rsvd30 0x44A7 %U16 #Unsigned
EPwm5Regs.ETFLG.all 0x44A8 %U16 #Unsigned
EPwm5Regs.ETFLG.bit.INT 0x44A8 %B16 #MASK=0x1
EPwm5Regs.ETFLG.bit.rsvd1 0x44A8 %B16 #MASK=0x2
EPwm5Regs.ETFLG.bit.SOCA 0x44A8 %B16 #MASK=0x4
EPwm5Regs.ETFLG.bit.SOCB 0x44A8 %B16 #MASK=0x8
EPwm5Regs.ETFLG.bit.rsvd2 0x44A8 %B16 #MASK=0xFFF0
EPwm5Regs.rsvd31 0x44A9 %U16 #Unsigned
EPwm5Regs.ETCLR.all 0x44AA %U16 #Unsigned
EPwm5Regs.ETCLR.bit.INT 0x44AA %B16 #MASK=0x1
EPwm5Regs.ETCLR.bit.rsvd1 0x44AA %B16 #MASK=0x2
EPwm5Regs.ETCLR.bit.SOCA 0x44AA %B16 #MASK=0x4
EPwm5Regs.ETCLR.bit.SOCB 0x44AA %B16 #MASK=0x8
EPwm5Regs.ETCLR.bit.rsvd2 0x44AA %B16 #MASK=0xFFF0
EPwm5Regs.rsvd32 0x44AB %U16 #Unsigned
EPwm5Regs.ETFRC.all 0x44AC %U16 #Unsigned
EPwm5Regs.ETFRC.bit.INT 0x44AC %B16 #MASK=0x1
EPwm5Regs.ETFRC.bit.rsvd1 0x44AC %B16 #MASK=0x2
EPwm5Regs.ETFRC.bit.SOCA 0x44AC %B16 #MASK=0x4
EPwm5Regs.ETFRC.bit.SOCB 0x44AC %B16 #MASK=0x8
EPwm5Regs.ETFRC.bit.rsvd2 0x44AC %B16 #MASK=0xFFF0
EPwm5Regs.rsvd33 0x44AD %U16 #Unsigned
EPwm5Regs.ETINTPS.all 0x44AE %U16 #Unsigned
EPwm5Regs.ETINTPS.bit.INTPRD2 0x44AE %B16 #MASK=0xF
EPwm5Regs.ETINTPS.bit.INTCNT2 0x44AE %B16 #MASK=0xF0
EPwm5Regs.ETINTPS.bit.rsvd1 0x44AE %B16 #MASK=0xFF00
EPwm5Regs.rsvd34 0x44AF %U16 #Unsigned
EPwm5Regs.ETSOCPS.all 0x44B0 %U16 #Unsigned
EPwm5Regs.ETSOCPS.bit.SOCAPRD2 0x44B0 %B16 #MASK=0xF
EPwm5Regs.ETSOCPS.bit.SOCACNT2 0x44B0 %B16 #MASK=0xF0
EPwm5Regs.ETSOCPS.bit.SOCBPRD2 0x44B0 %B16 #MASK=0xF00
EPwm5Regs.ETSOCPS.bit.SOCBCNT2 0x44B0 %B16 #MASK=0xF000
EPwm5Regs.rsvd35 0x44B1 %U16 #Unsigned
EPwm5Regs.ETCNTINITCTL.all 0x44B2 %U16 #Unsigned
EPwm5Regs.ETCNTINITCTL.bit.rsvd1 0x44B2 %B16 #MASK=0x3FF
EPwm5Regs.ETCNTINITCTL.bit.INTINITFRC 0x44B2 %B16 #MASK=0x400
EPwm5Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x44B2 %B16 #MASK=0x800
EPwm5Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x44B2 %B16 #MASK=0x1000
EPwm5Regs.ETCNTINITCTL.bit.INTINITEN 0x44B2 %B16 #MASK=0x2000
EPwm5Regs.ETCNTINITCTL.bit.SOCAINITEN 0x44B2 %B16 #MASK=0x4000
EPwm5Regs.ETCNTINITCTL.bit.SOCBINITEN 0x44B2 %B16 #MASK=0x8000
EPwm5Regs.rsvd36 0x44B3 %U16 #Unsigned
EPwm5Regs.ETCNTINIT.all 0x44B4 %U16 #Unsigned
EPwm5Regs.ETCNTINIT.bit.INTINIT 0x44B4 %B16 #MASK=0xF
EPwm5Regs.ETCNTINIT.bit.SOCAINIT 0x44B4 %B16 #MASK=0xF0
EPwm5Regs.ETCNTINIT.bit.SOCBINIT 0x44B4 %B16 #MASK=0xF00
EPwm5Regs.ETCNTINIT.bit.rsvd1 0x44B4 %B16 #MASK=0xF000
EPwm5Regs.rsvd37[0] 0x44B5 %U16 #Unsigned
EPwm5Regs.rsvd37[1] 0x44B6 %U16 #Unsigned
EPwm5Regs.rsvd37[2] 0x44B7 %U16 #Unsigned
EPwm5Regs.rsvd37[3] 0x44B8 %U16 #Unsigned
EPwm5Regs.rsvd37[4] 0x44B9 %U16 #Unsigned
EPwm5Regs.rsvd37[5] 0x44BA %U16 #Unsigned
EPwm5Regs.rsvd37[6] 0x44BB %U16 #Unsigned
EPwm5Regs.rsvd37[7] 0x44BC %U16 #Unsigned
EPwm5Regs.rsvd37[8] 0x44BD %U16 #Unsigned
EPwm5Regs.rsvd37[9] 0x44BE %U16 #Unsigned
EPwm5Regs.rsvd37[10] 0x44BF %U16 #Unsigned
EPwm5Regs.DCTRIPSEL.all 0x44C0 %U16 #Unsigned
EPwm5Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x44C0 %B16 #MASK=0xF
EPwm5Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x44C0 %B16 #MASK=0xF0
EPwm5Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x44C0 %B16 #MASK=0xF00
EPwm5Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x44C0 %B16 #MASK=0xF000
EPwm5Regs.rsvd38[0] 0x44C1 %U16 #Unsigned
EPwm5Regs.rsvd38[1] 0x44C2 %U16 #Unsigned
EPwm5Regs.DCACTL.all 0x44C3 %U16 #Unsigned
EPwm5Regs.DCACTL.bit.EVT1SRCSEL 0x44C3 %B16 #MASK=0x1
EPwm5Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x44C3 %B16 #MASK=0x2
EPwm5Regs.DCACTL.bit.EVT1SOCE 0x44C3 %B16 #MASK=0x4
EPwm5Regs.DCACTL.bit.EVT1SYNCE 0x44C3 %B16 #MASK=0x8
EPwm5Regs.DCACTL.bit.EVT1LATSEL 0x44C3 %B16 #MASK=0x10
EPwm5Regs.DCACTL.bit.EVT1LATCLRSEL 0x44C3 %B16 #MASK=0x60
EPwm5Regs.DCACTL.bit.EVT1LAT 0x44C3 %B16 #MASK=0x80
EPwm5Regs.DCACTL.bit.EVT2SRCSEL 0x44C3 %B16 #MASK=0x100
EPwm5Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x44C3 %B16 #MASK=0x200
EPwm5Regs.DCACTL.bit.rsvd1 0x44C3 %B16 #MASK=0xC00
EPwm5Regs.DCACTL.bit.EVT2LATSEL 0x44C3 %B16 #MASK=0x1000
EPwm5Regs.DCACTL.bit.EVT2LATCLRSEL 0x44C3 %B16 #MASK=0x6000
EPwm5Regs.DCACTL.bit.EVT2LAT 0x44C3 %B16 #MASK=0x8000
EPwm5Regs.DCBCTL.all 0x44C4 %U16 #Unsigned
EPwm5Regs.DCBCTL.bit.EVT1SRCSEL 0x44C4 %B16 #MASK=0x1
EPwm5Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x44C4 %B16 #MASK=0x2
EPwm5Regs.DCBCTL.bit.EVT1SOCE 0x44C4 %B16 #MASK=0x4
EPwm5Regs.DCBCTL.bit.EVT1SYNCE 0x44C4 %B16 #MASK=0x8
EPwm5Regs.DCBCTL.bit.EVT1LATSEL 0x44C4 %B16 #MASK=0x10
EPwm5Regs.DCBCTL.bit.EVT1LATCLRSEL 0x44C4 %B16 #MASK=0x60
EPwm5Regs.DCBCTL.bit.EVT1LAT 0x44C4 %B16 #MASK=0x80
EPwm5Regs.DCBCTL.bit.EVT2SRCSEL 0x44C4 %B16 #MASK=0x100
EPwm5Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x44C4 %B16 #MASK=0x200
EPwm5Regs.DCBCTL.bit.rsvd1 0x44C4 %B16 #MASK=0xC00
EPwm5Regs.DCBCTL.bit.EVT2LATSEL 0x44C4 %B16 #MASK=0x1000
EPwm5Regs.DCBCTL.bit.EVT2LATCLRSEL 0x44C4 %B16 #MASK=0x6000
EPwm5Regs.DCBCTL.bit.EVT2LAT 0x44C4 %B16 #MASK=0x8000
EPwm5Regs.rsvd39[0] 0x44C5 %U16 #Unsigned
EPwm5Regs.rsvd39[1] 0x44C6 %U16 #Unsigned
EPwm5Regs.DCFCTL.all 0x44C7 %U16 #Unsigned
EPwm5Regs.DCFCTL.bit.SRCSEL 0x44C7 %B16 #MASK=0x3
EPwm5Regs.DCFCTL.bit.BLANKE 0x44C7 %B16 #MASK=0x4
EPwm5Regs.DCFCTL.bit.BLANKINV 0x44C7 %B16 #MASK=0x8
EPwm5Regs.DCFCTL.bit.PULSESEL 0x44C7 %B16 #MASK=0x30
EPwm5Regs.DCFCTL.bit.EDGEFILTSEL 0x44C7 %B16 #MASK=0x40
EPwm5Regs.DCFCTL.bit.rsvd1 0x44C7 %B16 #MASK=0x80
EPwm5Regs.DCFCTL.bit.EDGEMODE 0x44C7 %B16 #MASK=0x300
EPwm5Regs.DCFCTL.bit.EDGECOUNT 0x44C7 %B16 #MASK=0x1C00
EPwm5Regs.DCFCTL.bit.EDGESTATUS 0x44C7 %B16 #MASK=0xE000
EPwm5Regs.DCCAPCTL.all 0x44C8 %U16 #Unsigned
EPwm5Regs.DCCAPCTL.bit.CAPE 0x44C8 %B16 #MASK=0x1
EPwm5Regs.DCCAPCTL.bit.SHDWMODE 0x44C8 %B16 #MASK=0x2
EPwm5Regs.DCCAPCTL.bit.rsvd1 0x44C8 %B16 #MASK=0x1FFC
EPwm5Regs.DCCAPCTL.bit.CAPSTS 0x44C8 %B16 #MASK=0x2000
EPwm5Regs.DCCAPCTL.bit.CAPCLR 0x44C8 %B16 #MASK=0x4000
EPwm5Regs.DCCAPCTL.bit.CAPMODE 0x44C8 %B16 #MASK=0x8000
EPwm5Regs.DCFOFFSET 0x44C9 %U16 #Unsigned
EPwm5Regs.DCFOFFSETCNT 0x44CA %U16 #Unsigned
EPwm5Regs.DCFWINDOW 0x44CB %U16 #Unsigned
EPwm5Regs.DCFWINDOWCNT 0x44CC %U16 #Unsigned
EPwm5Regs.BLANKPULSEMIXSEL.all 0x44CD %U16 #Unsigned
EPwm5Regs.BLANKPULSEMIXSEL.bit.ZRO 0x44CD %B16 #MASK=0x1
EPwm5Regs.BLANKPULSEMIXSEL.bit.PRD 0x44CD %B16 #MASK=0x2
EPwm5Regs.BLANKPULSEMIXSEL.bit.CAU 0x44CD %B16 #MASK=0x4
EPwm5Regs.BLANKPULSEMIXSEL.bit.CAD 0x44CD %B16 #MASK=0x8
EPwm5Regs.BLANKPULSEMIXSEL.bit.CBU 0x44CD %B16 #MASK=0x10
EPwm5Regs.BLANKPULSEMIXSEL.bit.CBD 0x44CD %B16 #MASK=0x20
EPwm5Regs.BLANKPULSEMIXSEL.bit.CCU 0x44CD %B16 #MASK=0x40
EPwm5Regs.BLANKPULSEMIXSEL.bit.CCD 0x44CD %B16 #MASK=0x80
EPwm5Regs.BLANKPULSEMIXSEL.bit.CDU 0x44CD %B16 #MASK=0x100
EPwm5Regs.BLANKPULSEMIXSEL.bit.CDD 0x44CD %B16 #MASK=0x200
EPwm5Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x44CD %B16 #MASK=0xFC00
EPwm5Regs.rsvd40 0x44CE %U16 #Unsigned
EPwm5Regs.DCCAP 0x44CF %U16 #Unsigned
EPwm5Regs.rsvd41[0] 0x44D0 %U16 #Unsigned
EPwm5Regs.rsvd41[1] 0x44D1 %U16 #Unsigned
EPwm5Regs.DCAHTRIPSEL.all 0x44D2 %U16 #Unsigned
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x44D2 %B16 #MASK=0x1
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x44D2 %B16 #MASK=0x2
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x44D2 %B16 #MASK=0x4
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x44D2 %B16 #MASK=0x8
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x44D2 %B16 #MASK=0x10
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x44D2 %B16 #MASK=0x20
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x44D2 %B16 #MASK=0x40
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x44D2 %B16 #MASK=0x80
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x44D2 %B16 #MASK=0x100
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x44D2 %B16 #MASK=0x200
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x44D2 %B16 #MASK=0x400
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x44D2 %B16 #MASK=0x800
EPwm5Regs.DCAHTRIPSEL.bit.rsvd1 0x44D2 %B16 #MASK=0x1000
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x44D2 %B16 #MASK=0x2000
EPwm5Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x44D2 %B16 #MASK=0x4000
EPwm5Regs.DCAHTRIPSEL.bit.rsvd2 0x44D2 %B16 #MASK=0x8000
EPwm5Regs.DCALTRIPSEL.all 0x44D3 %U16 #Unsigned
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x44D3 %B16 #MASK=0x1
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x44D3 %B16 #MASK=0x2
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x44D3 %B16 #MASK=0x4
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x44D3 %B16 #MASK=0x8
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x44D3 %B16 #MASK=0x10
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x44D3 %B16 #MASK=0x20
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x44D3 %B16 #MASK=0x40
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x44D3 %B16 #MASK=0x80
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x44D3 %B16 #MASK=0x100
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x44D3 %B16 #MASK=0x200
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x44D3 %B16 #MASK=0x400
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x44D3 %B16 #MASK=0x800
EPwm5Regs.DCALTRIPSEL.bit.rsvd1 0x44D3 %B16 #MASK=0x1000
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x44D3 %B16 #MASK=0x2000
EPwm5Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x44D3 %B16 #MASK=0x4000
EPwm5Regs.DCALTRIPSEL.bit.rsvd2 0x44D3 %B16 #MASK=0x8000
EPwm5Regs.DCBHTRIPSEL.all 0x44D4 %U16 #Unsigned
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x44D4 %B16 #MASK=0x1
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x44D4 %B16 #MASK=0x2
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x44D4 %B16 #MASK=0x4
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x44D4 %B16 #MASK=0x8
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x44D4 %B16 #MASK=0x10
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x44D4 %B16 #MASK=0x20
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x44D4 %B16 #MASK=0x40
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x44D4 %B16 #MASK=0x80
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x44D4 %B16 #MASK=0x100
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x44D4 %B16 #MASK=0x200
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x44D4 %B16 #MASK=0x400
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x44D4 %B16 #MASK=0x800
EPwm5Regs.DCBHTRIPSEL.bit.rsvd1 0x44D4 %B16 #MASK=0x1000
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x44D4 %B16 #MASK=0x2000
EPwm5Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x44D4 %B16 #MASK=0x4000
EPwm5Regs.DCBHTRIPSEL.bit.rsvd2 0x44D4 %B16 #MASK=0x8000
EPwm5Regs.DCBLTRIPSEL.all 0x44D5 %U16 #Unsigned
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x44D5 %B16 #MASK=0x1
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x44D5 %B16 #MASK=0x2
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x44D5 %B16 #MASK=0x4
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x44D5 %B16 #MASK=0x8
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x44D5 %B16 #MASK=0x10
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x44D5 %B16 #MASK=0x20
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x44D5 %B16 #MASK=0x40
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x44D5 %B16 #MASK=0x80
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x44D5 %B16 #MASK=0x100
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x44D5 %B16 #MASK=0x200
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x44D5 %B16 #MASK=0x400
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x44D5 %B16 #MASK=0x800
EPwm5Regs.DCBLTRIPSEL.bit.rsvd1 0x44D5 %B16 #MASK=0x1000
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x44D5 %B16 #MASK=0x2000
EPwm5Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x44D5 %B16 #MASK=0x4000
EPwm5Regs.DCBLTRIPSEL.bit.rsvd2 0x44D5 %B16 #MASK=0x8000
EPwm5Regs.rsvd42[0] 0x44D6 %U16 #Unsigned
EPwm5Regs.rsvd42[1] 0x44D7 %U16 #Unsigned
EPwm5Regs.rsvd42[2] 0x44D8 %U16 #Unsigned
EPwm5Regs.rsvd42[3] 0x44D9 %U16 #Unsigned
EPwm5Regs.rsvd42[4] 0x44DA %U16 #Unsigned
EPwm5Regs.rsvd42[5] 0x44DB %U16 #Unsigned
EPwm5Regs.rsvd42[6] 0x44DC %U16 #Unsigned
EPwm5Regs.rsvd42[7] 0x44DD %U16 #Unsigned
EPwm5Regs.rsvd42[8] 0x44DE %U16 #Unsigned
EPwm5Regs.rsvd42[9] 0x44DF %U16 #Unsigned
EPwm5Regs.rsvd42[10] 0x44E0 %U16 #Unsigned
EPwm5Regs.rsvd42[11] 0x44E1 %U16 #Unsigned
EPwm5Regs.rsvd42[12] 0x44E2 %U16 #Unsigned
EPwm5Regs.rsvd42[13] 0x44E3 %U16 #Unsigned
EPwm5Regs.rsvd42[14] 0x44E4 %U16 #Unsigned
EPwm5Regs.rsvd42[15] 0x44E5 %U16 #Unsigned
EPwm5Regs.rsvd42[16] 0x44E6 %U16 #Unsigned
EPwm5Regs.rsvd42[17] 0x44E7 %U16 #Unsigned
EPwm5Regs.rsvd42[18] 0x44E8 %U16 #Unsigned
EPwm5Regs.rsvd42[19] 0x44E9 %U16 #Unsigned
EPwm5Regs.rsvd42[20] 0x44EA %U16 #Unsigned
EPwm5Regs.rsvd42[21] 0x44EB %U16 #Unsigned
EPwm5Regs.rsvd42[22] 0x44EC %U16 #Unsigned
EPwm5Regs.rsvd42[23] 0x44ED %U16 #Unsigned
EPwm5Regs.rsvd42[24] 0x44EE %U16 #Unsigned
EPwm5Regs.rsvd42[25] 0x44EF %U16 #Unsigned
EPwm5Regs.rsvd42[26] 0x44F0 %U16 #Unsigned
EPwm5Regs.rsvd42[27] 0x44F1 %U16 #Unsigned
EPwm5Regs.rsvd42[28] 0x44F2 %U16 #Unsigned
EPwm5Regs.rsvd42[29] 0x44F3 %U16 #Unsigned
EPwm5Regs.rsvd42[30] 0x44F4 %U16 #Unsigned
EPwm5Regs.rsvd42[31] 0x44F5 %U16 #Unsigned
EPwm5Regs.rsvd42[32] 0x44F6 %U16 #Unsigned
EPwm5Regs.rsvd42[33] 0x44F7 %U16 #Unsigned
EPwm5Regs.rsvd42[34] 0x44F8 %U16 #Unsigned
EPwm5Regs.rsvd42[35] 0x44F9 %U16 #Unsigned
EPwm5Regs.EPWMLOCK.all 0x44FA %U32 #Unsigned
EPwm5Regs.EPWMLOCK.bit.HRLOCK 0x44FA %B16 #MASK=0x1
EPwm5Regs.EPWMLOCK.bit.GLLOCK 0x44FA %B16 #MASK=0x2
EPwm5Regs.EPWMLOCK.bit.TZCFGLOCK 0x44FA %B16 #MASK=0x4
EPwm5Regs.EPWMLOCK.bit.TZCLRLOCK 0x44FA %B16 #MASK=0x8
EPwm5Regs.EPWMLOCK.bit.DCLOCK 0x44FA %B16 #MASK=0x10
EPwm5Regs.EPWMLOCK.bit.rsvd1 0x44FA %B16 #MASK=0xFFE0
EPwm5Regs.EPWMLOCK.bit.KEY 0x44FB %B16 #MASK=0xFFFF
EPwm5Regs.rsvd43 0x44FC %U16 #Unsigned
EPwm5Regs.HWVDELVAL 0x44FD %U16 #Unsigned
EPwm5Regs.VCNTVAL 0x44FE %U16 #Unsigned
EPwm6Regs.TBCTL.all 0x4500 %U16 #Unsigned
EPwm6Regs.TBCTL.bit.CTRMODE 0x4500 %B16 #MASK=0x3
EPwm6Regs.TBCTL.bit.PHSEN 0x4500 %B16 #MASK=0x4
EPwm6Regs.TBCTL.bit.PRDLD 0x4500 %B16 #MASK=0x8
EPwm6Regs.TBCTL.bit.rsvd1 0x4500 %B16 #MASK=0x30
EPwm6Regs.TBCTL.bit.SWFSYNC 0x4500 %B16 #MASK=0x40
EPwm6Regs.TBCTL.bit.HSPCLKDIV 0x4500 %B16 #MASK=0x380
EPwm6Regs.TBCTL.bit.CLKDIV 0x4500 %B16 #MASK=0x1C00
EPwm6Regs.TBCTL.bit.PHSDIR 0x4500 %B16 #MASK=0x2000
EPwm6Regs.TBCTL.bit.FREE_SOFT 0x4500 %B16 #MASK=0xC000
EPwm6Regs.TBCTL2.all 0x4501 %U16 #Unsigned
EPwm6Regs.TBCTL2.bit.rsvd1 0x4501 %B16 #MASK=0x1F
EPwm6Regs.TBCTL2.bit.rsvd2 0x4501 %B16 #MASK=0x20
EPwm6Regs.TBCTL2.bit.OSHTSYNCMODE 0x4501 %B16 #MASK=0x40
EPwm6Regs.TBCTL2.bit.OSHTSYNC 0x4501 %B16 #MASK=0x80
EPwm6Regs.TBCTL2.bit.rsvd3 0x4501 %B16 #MASK=0xF00
EPwm6Regs.TBCTL2.bit.rsvd4 0x4501 %B16 #MASK=0x3000
EPwm6Regs.TBCTL2.bit.PRDLDSYNC 0x4501 %B16 #MASK=0xC000
EPwm6Regs.rsvd1 0x4502 %U16 #Unsigned
EPwm6Regs.EPWMSYNCINSEL.all 0x4503 %U16 #Unsigned
EPwm6Regs.EPWMSYNCINSEL.bit.SEL 0x4503 %B16 #MASK=0x1F
EPwm6Regs.EPWMSYNCINSEL.bit.rsvd1 0x4503 %B16 #MASK=0xFFE0
EPwm6Regs.TBCTR 0x4504 %U16 #Unsigned
EPwm6Regs.TBSTS.all 0x4505 %U16 #Unsigned
EPwm6Regs.TBSTS.bit.CTRDIR 0x4505 %B16 #MASK=0x1
EPwm6Regs.TBSTS.bit.SYNCI 0x4505 %B16 #MASK=0x2
EPwm6Regs.TBSTS.bit.CTRMAX 0x4505 %B16 #MASK=0x4
EPwm6Regs.TBSTS.bit.rsvd1 0x4505 %B16 #MASK=0xFFF8
EPwm6Regs.EPWMSYNCOUTEN.all 0x4506 %U16 #Unsigned
EPwm6Regs.EPWMSYNCOUTEN.bit.SWEN 0x4506 %B16 #MASK=0x1
EPwm6Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4506 %B16 #MASK=0x2
EPwm6Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4506 %B16 #MASK=0x4
EPwm6Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4506 %B16 #MASK=0x8
EPwm6Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4506 %B16 #MASK=0x10
EPwm6Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4506 %B16 #MASK=0x20
EPwm6Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4506 %B16 #MASK=0x40
EPwm6Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4506 %B16 #MASK=0x80
EPwm6Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4506 %B16 #MASK=0xFF00
EPwm6Regs.TBCTL3.all 0x4507 %U16 #Unsigned
EPwm6Regs.TBCTL3.bit.OSSFRCEN 0x4507 %B16 #MASK=0x1
EPwm6Regs.TBCTL3.bit.rsvd1 0x4507 %B16 #MASK=0xFFFE
EPwm6Regs.CMPCTL.all 0x4508 %U16 #Unsigned
EPwm6Regs.CMPCTL.bit.LOADAMODE 0x4508 %B16 #MASK=0x3
EPwm6Regs.CMPCTL.bit.LOADBMODE 0x4508 %B16 #MASK=0xC
EPwm6Regs.CMPCTL.bit.SHDWAMODE 0x4508 %B16 #MASK=0x10
EPwm6Regs.CMPCTL.bit.rsvd1 0x4508 %B16 #MASK=0x20
EPwm6Regs.CMPCTL.bit.SHDWBMODE 0x4508 %B16 #MASK=0x40
EPwm6Regs.CMPCTL.bit.rsvd2 0x4508 %B16 #MASK=0x80
EPwm6Regs.CMPCTL.bit.SHDWAFULL 0x4508 %B16 #MASK=0x100
EPwm6Regs.CMPCTL.bit.SHDWBFULL 0x4508 %B16 #MASK=0x200
EPwm6Regs.CMPCTL.bit.LOADASYNC 0x4508 %B16 #MASK=0xC00
EPwm6Regs.CMPCTL.bit.LOADBSYNC 0x4508 %B16 #MASK=0x3000
EPwm6Regs.CMPCTL.bit.rsvd3 0x4508 %B16 #MASK=0xC000
EPwm6Regs.CMPCTL2.all 0x4509 %U16 #Unsigned
EPwm6Regs.CMPCTL2.bit.LOADCMODE 0x4509 %B16 #MASK=0x3
EPwm6Regs.CMPCTL2.bit.LOADDMODE 0x4509 %B16 #MASK=0xC
EPwm6Regs.CMPCTL2.bit.SHDWCMODE 0x4509 %B16 #MASK=0x10
EPwm6Regs.CMPCTL2.bit.rsvd1 0x4509 %B16 #MASK=0x20
EPwm6Regs.CMPCTL2.bit.SHDWDMODE 0x4509 %B16 #MASK=0x40
EPwm6Regs.CMPCTL2.bit.rsvd2 0x4509 %B16 #MASK=0x380
EPwm6Regs.CMPCTL2.bit.LOADCSYNC 0x4509 %B16 #MASK=0xC00
EPwm6Regs.CMPCTL2.bit.LOADDSYNC 0x4509 %B16 #MASK=0x3000
EPwm6Regs.CMPCTL2.bit.rsvd3 0x4509 %B16 #MASK=0xC000
EPwm6Regs.rsvd2[0] 0x450A %U16 #Unsigned
EPwm6Regs.rsvd2[1] 0x450B %U16 #Unsigned
EPwm6Regs.DBCTL.all 0x450C %U16 #Unsigned
EPwm6Regs.DBCTL.bit.OUT_MODE 0x450C %B16 #MASK=0x3
EPwm6Regs.DBCTL.bit.POLSEL 0x450C %B16 #MASK=0xC
EPwm6Regs.DBCTL.bit.IN_MODE 0x450C %B16 #MASK=0x30
EPwm6Regs.DBCTL.bit.LOADREDMODE 0x450C %B16 #MASK=0xC0
EPwm6Regs.DBCTL.bit.LOADFEDMODE 0x450C %B16 #MASK=0x300
EPwm6Regs.DBCTL.bit.SHDWDBREDMODE 0x450C %B16 #MASK=0x400
EPwm6Regs.DBCTL.bit.SHDWDBFEDMODE 0x450C %B16 #MASK=0x800
EPwm6Regs.DBCTL.bit.OUTSWAP 0x450C %B16 #MASK=0x3000
EPwm6Regs.DBCTL.bit.DEDB_MODE 0x450C %B16 #MASK=0x4000
EPwm6Regs.DBCTL.bit.HALFCYCLE 0x450C %B16 #MASK=0x8000
EPwm6Regs.DBCTL2.all 0x450D %U16 #Unsigned
EPwm6Regs.DBCTL2.bit.LOADDBCTLMODE 0x450D %B16 #MASK=0x3
EPwm6Regs.DBCTL2.bit.SHDWDBCTLMODE 0x450D %B16 #MASK=0x4
EPwm6Regs.DBCTL2.bit.rsvd1 0x450D %B16 #MASK=0xFFF8
EPwm6Regs.rsvd3[0] 0x450E %U16 #Unsigned
EPwm6Regs.rsvd3[1] 0x450F %U16 #Unsigned
EPwm6Regs.AQCTL.all 0x4510 %U16 #Unsigned
EPwm6Regs.AQCTL.bit.LDAQAMODE 0x4510 %B16 #MASK=0x3
EPwm6Regs.AQCTL.bit.LDAQBMODE 0x4510 %B16 #MASK=0xC
EPwm6Regs.AQCTL.bit.SHDWAQAMODE 0x4510 %B16 #MASK=0x10
EPwm6Regs.AQCTL.bit.rsvd1 0x4510 %B16 #MASK=0x20
EPwm6Regs.AQCTL.bit.SHDWAQBMODE 0x4510 %B16 #MASK=0x40
EPwm6Regs.AQCTL.bit.rsvd2 0x4510 %B16 #MASK=0x80
EPwm6Regs.AQCTL.bit.LDAQASYNC 0x4510 %B16 #MASK=0x300
EPwm6Regs.AQCTL.bit.LDAQBSYNC 0x4510 %B16 #MASK=0xC00
EPwm6Regs.AQCTL.bit.rsvd3 0x4510 %B16 #MASK=0xF000
EPwm6Regs.AQTSRCSEL.all 0x4511 %U16 #Unsigned
EPwm6Regs.AQTSRCSEL.bit.T1SEL 0x4511 %B16 #MASK=0xF
EPwm6Regs.AQTSRCSEL.bit.T2SEL 0x4511 %B16 #MASK=0xF0
EPwm6Regs.AQTSRCSEL.bit.rsvd1 0x4511 %B16 #MASK=0xFF00
EPwm6Regs.rsvd4[0] 0x4512 %U16 #Unsigned
EPwm6Regs.rsvd4[1] 0x4513 %U16 #Unsigned
EPwm6Regs.PCCTL.all 0x4514 %U16 #Unsigned
EPwm6Regs.PCCTL.bit.CHPEN 0x4514 %B16 #MASK=0x1
EPwm6Regs.PCCTL.bit.OSHTWTH 0x4514 %B16 #MASK=0x1E
EPwm6Regs.PCCTL.bit.CHPFREQ 0x4514 %B16 #MASK=0xE0
EPwm6Regs.PCCTL.bit.CHPDUTY 0x4514 %B16 #MASK=0x700
EPwm6Regs.PCCTL.bit.rsvd1 0x4514 %B16 #MASK=0xF800
EPwm6Regs.rsvd5[0] 0x4515 %U16 #Unsigned
EPwm6Regs.rsvd5[1] 0x4516 %U16 #Unsigned
EPwm6Regs.rsvd5[2] 0x4517 %U16 #Unsigned
EPwm6Regs.VCAPCTL.all 0x4518 %U16 #Unsigned
EPwm6Regs.VCAPCTL.bit.VCAPE 0x4518 %B16 #MASK=0x1
EPwm6Regs.VCAPCTL.bit.VCAPSTART 0x4518 %B16 #MASK=0x2
EPwm6Regs.VCAPCTL.bit.TRIGSEL 0x4518 %B16 #MASK=0x1C
EPwm6Regs.VCAPCTL.bit.rsvd1 0x4518 %B16 #MASK=0x60
EPwm6Regs.VCAPCTL.bit.VDELAYDIV 0x4518 %B16 #MASK=0x380
EPwm6Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4518 %B16 #MASK=0x400
EPwm6Regs.VCAPCTL.bit.rsvd2 0x4518 %B16 #MASK=0xF800
EPwm6Regs.VCNTCFG.all 0x4519 %U16 #Unsigned
EPwm6Regs.VCNTCFG.bit.STARTEDGE 0x4519 %B16 #MASK=0xF
EPwm6Regs.VCNTCFG.bit.rsvd1 0x4519 %B16 #MASK=0x70
EPwm6Regs.VCNTCFG.bit.STARTEDGESTS 0x4519 %B16 #MASK=0x80
EPwm6Regs.VCNTCFG.bit.STOPEDGE 0x4519 %B16 #MASK=0xF00
EPwm6Regs.VCNTCFG.bit.rsvd2 0x4519 %B16 #MASK=0x7000
EPwm6Regs.VCNTCFG.bit.STOPEDGESTS 0x4519 %B16 #MASK=0x8000
EPwm6Regs.rsvd6[0] 0x451A %U16 #Unsigned
EPwm6Regs.rsvd6[1] 0x451B %U16 #Unsigned
EPwm6Regs.rsvd6[2] 0x451C %U16 #Unsigned
EPwm6Regs.rsvd6[3] 0x451D %U16 #Unsigned
EPwm6Regs.rsvd6[4] 0x451E %U16 #Unsigned
EPwm6Regs.rsvd6[5] 0x451F %U16 #Unsigned
EPwm6Regs.HRCNFG.all 0x4520 %U16 #Unsigned
EPwm6Regs.HRCNFG.bit.EDGMODE 0x4520 %B16 #MASK=0x3
EPwm6Regs.HRCNFG.bit.CTLMODE 0x4520 %B16 #MASK=0x4
EPwm6Regs.HRCNFG.bit.HRLOAD 0x4520 %B16 #MASK=0x18
EPwm6Regs.HRCNFG.bit.SELOUTB 0x4520 %B16 #MASK=0x20
EPwm6Regs.HRCNFG.bit.AUTOCONV 0x4520 %B16 #MASK=0x40
EPwm6Regs.HRCNFG.bit.SWAPAB 0x4520 %B16 #MASK=0x80
EPwm6Regs.HRCNFG.bit.EDGMODEB 0x4520 %B16 #MASK=0x300
EPwm6Regs.HRCNFG.bit.CTLMODEB 0x4520 %B16 #MASK=0x400
EPwm6Regs.HRCNFG.bit.HRLOADB 0x4520 %B16 #MASK=0x1800
EPwm6Regs.HRCNFG.bit.rsvd1 0x4520 %B16 #MASK=0x2000
EPwm6Regs.HRCNFG.bit.rsvd2 0x4520 %B16 #MASK=0xC000
EPwm6Regs.HRPWR.all 0x4521 %U16 #Unsigned
EPwm6Regs.HRPWR.bit.rsvd1 0x4521 %B16 #MASK=0x3
EPwm6Regs.HRPWR.bit.rsvd2 0x4521 %B16 #MASK=0x4
EPwm6Regs.HRPWR.bit.rsvd3 0x4521 %B16 #MASK=0x8
EPwm6Regs.HRPWR.bit.rsvd4 0x4521 %B16 #MASK=0x10
EPwm6Regs.HRPWR.bit.rsvd5 0x4521 %B16 #MASK=0x20
EPwm6Regs.HRPWR.bit.rsvd6 0x4521 %B16 #MASK=0x3C0
EPwm6Regs.HRPWR.bit.rsvd7 0x4521 %B16 #MASK=0x7C00
EPwm6Regs.HRPWR.bit.CALPWRON 0x4521 %B16 #MASK=0x8000
EPwm6Regs.rsvd7[0] 0x4522 %U16 #Unsigned
EPwm6Regs.rsvd7[1] 0x4523 %U16 #Unsigned
EPwm6Regs.rsvd7[2] 0x4524 %U16 #Unsigned
EPwm6Regs.rsvd7[3] 0x4525 %U16 #Unsigned
EPwm6Regs.HRMSTEP.all 0x4526 %U16 #Unsigned
EPwm6Regs.HRMSTEP.bit.HRMSTEP 0x4526 %B16 #MASK=0xFF
EPwm6Regs.HRMSTEP.bit.rsvd1 0x4526 %B16 #MASK=0xFF00
EPwm6Regs.HRCNFG2.all 0x4527 %U16 #Unsigned
EPwm6Regs.HRCNFG2.bit.EDGMODEDB 0x4527 %B16 #MASK=0x3
EPwm6Regs.HRCNFG2.bit.CTLMODEDBRED 0x4527 %B16 #MASK=0xC
EPwm6Regs.HRCNFG2.bit.CTLMODEDBFED 0x4527 %B16 #MASK=0x30
EPwm6Regs.HRCNFG2.bit.rsvd1 0x4527 %B16 #MASK=0x3FC0
EPwm6Regs.HRCNFG2.bit.rsvd2 0x4527 %B16 #MASK=0x4000
EPwm6Regs.HRCNFG2.bit.rsvd3 0x4527 %B16 #MASK=0x8000
EPwm6Regs.rsvd8[0] 0x4528 %U16 #Unsigned
EPwm6Regs.rsvd8[1] 0x4529 %U16 #Unsigned
EPwm6Regs.rsvd8[2] 0x452A %U16 #Unsigned
EPwm6Regs.rsvd8[3] 0x452B %U16 #Unsigned
EPwm6Regs.rsvd8[4] 0x452C %U16 #Unsigned
EPwm6Regs.HRPCTL.all 0x452D %U16 #Unsigned
EPwm6Regs.HRPCTL.bit.HRPE 0x452D %B16 #MASK=0x1
EPwm6Regs.HRPCTL.bit.PWMSYNCSEL 0x452D %B16 #MASK=0x2
EPwm6Regs.HRPCTL.bit.TBPHSHRLOADE 0x452D %B16 #MASK=0x4
EPwm6Regs.HRPCTL.bit.rsvd1 0x452D %B16 #MASK=0x8
EPwm6Regs.HRPCTL.bit.PWMSYNCSELX 0x452D %B16 #MASK=0x70
EPwm6Regs.HRPCTL.bit.rsvd2 0x452D %B16 #MASK=0xFF80
EPwm6Regs.TRREM.all 0x452E %U16 #Unsigned
EPwm6Regs.TRREM.bit.TRREM 0x452E %B16 #MASK=0x7FF
EPwm6Regs.TRREM.bit.rsvd1 0x452E %B16 #MASK=0xF800
EPwm6Regs.rsvd9[0] 0x452F %U16 #Unsigned
EPwm6Regs.rsvd9[1] 0x4530 %U16 #Unsigned
EPwm6Regs.rsvd9[2] 0x4531 %U16 #Unsigned
EPwm6Regs.rsvd9[3] 0x4532 %U16 #Unsigned
EPwm6Regs.rsvd9[4] 0x4533 %U16 #Unsigned
EPwm6Regs.GLDCTL.all 0x4534 %U16 #Unsigned
EPwm6Regs.GLDCTL.bit.GLD 0x4534 %B16 #MASK=0x1
EPwm6Regs.GLDCTL.bit.GLDMODE 0x4534 %B16 #MASK=0x1E
EPwm6Regs.GLDCTL.bit.OSHTMODE 0x4534 %B16 #MASK=0x20
EPwm6Regs.GLDCTL.bit.rsvd1 0x4534 %B16 #MASK=0x40
EPwm6Regs.GLDCTL.bit.GLDPRD 0x4534 %B16 #MASK=0x380
EPwm6Regs.GLDCTL.bit.GLDCNT 0x4534 %B16 #MASK=0x1C00
EPwm6Regs.GLDCTL.bit.rsvd2 0x4534 %B16 #MASK=0xE000
EPwm6Regs.GLDCFG.all 0x4535 %U16 #Unsigned
EPwm6Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4535 %B16 #MASK=0x1
EPwm6Regs.GLDCFG.bit.CMPA_CMPAHR 0x4535 %B16 #MASK=0x2
EPwm6Regs.GLDCFG.bit.CMPB_CMPBHR 0x4535 %B16 #MASK=0x4
EPwm6Regs.GLDCFG.bit.CMPC 0x4535 %B16 #MASK=0x8
EPwm6Regs.GLDCFG.bit.CMPD 0x4535 %B16 #MASK=0x10
EPwm6Regs.GLDCFG.bit.DBRED_DBREDHR 0x4535 %B16 #MASK=0x20
EPwm6Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4535 %B16 #MASK=0x40
EPwm6Regs.GLDCFG.bit.DBCTL 0x4535 %B16 #MASK=0x80
EPwm6Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4535 %B16 #MASK=0x100
EPwm6Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4535 %B16 #MASK=0x200
EPwm6Regs.GLDCFG.bit.AQCSFRC 0x4535 %B16 #MASK=0x400
EPwm6Regs.GLDCFG.bit.rsvd1 0x4535 %B16 #MASK=0xF800
EPwm6Regs.rsvd10[0] 0x4536 %U16 #Unsigned
EPwm6Regs.rsvd10[1] 0x4537 %U16 #Unsigned
EPwm6Regs.EPWMXLINK.all 0x4538 %U32 #Unsigned
EPwm6Regs.EPWMXLINK.bit.TBPRDLINK 0x4538 %B16 #MASK=0xF
EPwm6Regs.EPWMXLINK.bit.CMPALINK 0x4538 %B16 #MASK=0xF0
EPwm6Regs.EPWMXLINK.bit.CMPBLINK 0x4538 %B16 #MASK=0xF00
EPwm6Regs.EPWMXLINK.bit.CMPCLINK 0x4538 %B16 #MASK=0xF000
EPwm6Regs.EPWMXLINK.bit.CMPDLINK 0x4539 %B16 #MASK=0xF
EPwm6Regs.EPWMXLINK.bit.rsvd1 0x4539 %B16 #MASK=0xFF0
EPwm6Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4539 %B16 #MASK=0xF000
EPwm6Regs.rsvd11[0] 0x453A %U16 #Unsigned
EPwm6Regs.rsvd11[1] 0x453B %U16 #Unsigned
EPwm6Regs.rsvd11[2] 0x453C %U16 #Unsigned
EPwm6Regs.rsvd11[3] 0x453D %U16 #Unsigned
EPwm6Regs.rsvd11[4] 0x453E %U16 #Unsigned
EPwm6Regs.rsvd11[5] 0x453F %U16 #Unsigned
EPwm6Regs.AQCTLA.all 0x4540 %U16 #Unsigned
EPwm6Regs.AQCTLA.bit.ZRO 0x4540 %B16 #MASK=0x3
EPwm6Regs.AQCTLA.bit.PRD 0x4540 %B16 #MASK=0xC
EPwm6Regs.AQCTLA.bit.CAU 0x4540 %B16 #MASK=0x30
EPwm6Regs.AQCTLA.bit.CAD 0x4540 %B16 #MASK=0xC0
EPwm6Regs.AQCTLA.bit.CBU 0x4540 %B16 #MASK=0x300
EPwm6Regs.AQCTLA.bit.CBD 0x4540 %B16 #MASK=0xC00
EPwm6Regs.AQCTLA.bit.rsvd1 0x4540 %B16 #MASK=0xF000
EPwm6Regs.AQCTLA2.all 0x4541 %U16 #Unsigned
EPwm6Regs.AQCTLA2.bit.T1U 0x4541 %B16 #MASK=0x3
EPwm6Regs.AQCTLA2.bit.T1D 0x4541 %B16 #MASK=0xC
EPwm6Regs.AQCTLA2.bit.T2U 0x4541 %B16 #MASK=0x30
EPwm6Regs.AQCTLA2.bit.T2D 0x4541 %B16 #MASK=0xC0
EPwm6Regs.AQCTLA2.bit.rsvd1 0x4541 %B16 #MASK=0xFF00
EPwm6Regs.AQCTLB.all 0x4542 %U16 #Unsigned
EPwm6Regs.AQCTLB.bit.ZRO 0x4542 %B16 #MASK=0x3
EPwm6Regs.AQCTLB.bit.PRD 0x4542 %B16 #MASK=0xC
EPwm6Regs.AQCTLB.bit.CAU 0x4542 %B16 #MASK=0x30
EPwm6Regs.AQCTLB.bit.CAD 0x4542 %B16 #MASK=0xC0
EPwm6Regs.AQCTLB.bit.CBU 0x4542 %B16 #MASK=0x300
EPwm6Regs.AQCTLB.bit.CBD 0x4542 %B16 #MASK=0xC00
EPwm6Regs.AQCTLB.bit.rsvd1 0x4542 %B16 #MASK=0xF000
EPwm6Regs.AQCTLB2.all 0x4543 %U16 #Unsigned
EPwm6Regs.AQCTLB2.bit.T1U 0x4543 %B16 #MASK=0x3
EPwm6Regs.AQCTLB2.bit.T1D 0x4543 %B16 #MASK=0xC
EPwm6Regs.AQCTLB2.bit.T2U 0x4543 %B16 #MASK=0x30
EPwm6Regs.AQCTLB2.bit.T2D 0x4543 %B16 #MASK=0xC0
EPwm6Regs.AQCTLB2.bit.rsvd1 0x4543 %B16 #MASK=0xFF00
EPwm6Regs.rsvd12[0] 0x4544 %U16 #Unsigned
EPwm6Regs.rsvd12[1] 0x4545 %U16 #Unsigned
EPwm6Regs.rsvd12[2] 0x4546 %U16 #Unsigned
EPwm6Regs.AQSFRC.all 0x4547 %U16 #Unsigned
EPwm6Regs.AQSFRC.bit.ACTSFA 0x4547 %B16 #MASK=0x3
EPwm6Regs.AQSFRC.bit.OTSFA 0x4547 %B16 #MASK=0x4
EPwm6Regs.AQSFRC.bit.ACTSFB 0x4547 %B16 #MASK=0x18
EPwm6Regs.AQSFRC.bit.OTSFB 0x4547 %B16 #MASK=0x20
EPwm6Regs.AQSFRC.bit.RLDCSF 0x4547 %B16 #MASK=0xC0
EPwm6Regs.AQSFRC.bit.rsvd1 0x4547 %B16 #MASK=0xFF00
EPwm6Regs.rsvd13 0x4548 %U16 #Unsigned
EPwm6Regs.AQCSFRC.all 0x4549 %U16 #Unsigned
EPwm6Regs.AQCSFRC.bit.CSFA 0x4549 %B16 #MASK=0x3
EPwm6Regs.AQCSFRC.bit.CSFB 0x4549 %B16 #MASK=0xC
EPwm6Regs.AQCSFRC.bit.rsvd1 0x4549 %B16 #MASK=0xFFF0
EPwm6Regs.rsvd14[0] 0x454A %U16 #Unsigned
EPwm6Regs.rsvd14[1] 0x454B %U16 #Unsigned
EPwm6Regs.rsvd14[2] 0x454C %U16 #Unsigned
EPwm6Regs.rsvd14[3] 0x454D %U16 #Unsigned
EPwm6Regs.rsvd14[4] 0x454E %U16 #Unsigned
EPwm6Regs.rsvd14[5] 0x454F %U16 #Unsigned
EPwm6Regs.DBREDHR.all 0x4550 %U16 #Unsigned
EPwm6Regs.DBREDHR.bit.rsvd1 0x4550 %B16 #MASK=0x1
EPwm6Regs.DBREDHR.bit.rsvd2 0x4550 %B16 #MASK=0xFE
EPwm6Regs.DBREDHR.bit.rsvd3 0x4550 %B16 #MASK=0x100
EPwm6Regs.DBREDHR.bit.DBREDHR 0x4550 %B16 #MASK=0xFE00
EPwm6Regs.DBRED.all 0x4551 %U16 #Unsigned
EPwm6Regs.DBRED.bit.DBRED 0x4551 %B16 #MASK=0x3FFF
EPwm6Regs.DBRED.bit.rsvd1 0x4551 %B16 #MASK=0xC000
EPwm6Regs.DBFEDHR.all 0x4552 %U16 #Unsigned
EPwm6Regs.DBFEDHR.bit.rsvd1 0x4552 %B16 #MASK=0x1
EPwm6Regs.DBFEDHR.bit.rsvd2 0x4552 %B16 #MASK=0xFE
EPwm6Regs.DBFEDHR.bit.rsvd3 0x4552 %B16 #MASK=0x100
EPwm6Regs.DBFEDHR.bit.DBFEDHR 0x4552 %B16 #MASK=0xFE00
EPwm6Regs.DBFED.all 0x4553 %U16 #Unsigned
EPwm6Regs.DBFED.bit.DBFED 0x4553 %B16 #MASK=0x3FFF
EPwm6Regs.DBFED.bit.rsvd1 0x4553 %B16 #MASK=0xC000
EPwm6Regs.rsvd15[0] 0x4554 %U16 #Unsigned
EPwm6Regs.rsvd15[1] 0x4555 %U16 #Unsigned
EPwm6Regs.rsvd15[2] 0x4556 %U16 #Unsigned
EPwm6Regs.rsvd15[3] 0x4557 %U16 #Unsigned
EPwm6Regs.rsvd15[4] 0x4558 %U16 #Unsigned
EPwm6Regs.rsvd15[5] 0x4559 %U16 #Unsigned
EPwm6Regs.rsvd15[6] 0x455A %U16 #Unsigned
EPwm6Regs.rsvd15[7] 0x455B %U16 #Unsigned
EPwm6Regs.rsvd15[8] 0x455C %U16 #Unsigned
EPwm6Regs.rsvd15[9] 0x455D %U16 #Unsigned
EPwm6Regs.rsvd15[10] 0x455E %U16 #Unsigned
EPwm6Regs.rsvd15[11] 0x455F %U16 #Unsigned
EPwm6Regs.TBPHS.all 0x4560 %U32 #Unsigned
EPwm6Regs.TBPHS.bit.TBPHSHR 0x4560 %B16 #MASK=0xFFFF
EPwm6Regs.TBPHS.bit.TBPHS 0x4561 %B16 #MASK=0xFFFF
EPwm6Regs.TBPRDHR 0x4562 %U16 #Unsigned
EPwm6Regs.TBPRD 0x4563 %U16 #Unsigned
EPwm6Regs.rsvd16[0] 0x4564 %U16 #Unsigned
EPwm6Regs.rsvd16[1] 0x4565 %U16 #Unsigned
EPwm6Regs.rsvd16[2] 0x4566 %U16 #Unsigned
EPwm6Regs.rsvd16[3] 0x4567 %U16 #Unsigned
EPwm6Regs.rsvd16[4] 0x4568 %U16 #Unsigned
EPwm6Regs.rsvd16[5] 0x4569 %U16 #Unsigned
EPwm6Regs.CMPA.all 0x456A %U32 #Unsigned
EPwm6Regs.CMPA.bit.CMPAHR 0x456A %B16 #MASK=0xFFFF
EPwm6Regs.CMPA.bit.CMPA 0x456B %B16 #MASK=0xFFFF
EPwm6Regs.CMPB.all 0x456C %U32 #Unsigned
EPwm6Regs.CMPB.bit.CMPBHR 0x456C %B16 #MASK=0xFFFF
EPwm6Regs.CMPB.bit.CMPB 0x456D %B16 #MASK=0xFFFF
EPwm6Regs.rsvd17 0x456E %U16 #Unsigned
EPwm6Regs.CMPC 0x456F %U16 #Unsigned
EPwm6Regs.rsvd18 0x4570 %U16 #Unsigned
EPwm6Regs.CMPD 0x4571 %U16 #Unsigned
EPwm6Regs.rsvd19[0] 0x4572 %U16 #Unsigned
EPwm6Regs.rsvd19[1] 0x4573 %U16 #Unsigned
EPwm6Regs.GLDCTL2.all 0x4574 %U16 #Unsigned
EPwm6Regs.GLDCTL2.bit.OSHTLD 0x4574 %B16 #MASK=0x1
EPwm6Regs.GLDCTL2.bit.GFRCLD 0x4574 %B16 #MASK=0x2
EPwm6Regs.GLDCTL2.bit.rsvd1 0x4574 %B16 #MASK=0xFFFC
EPwm6Regs.rsvd20[0] 0x4575 %U16 #Unsigned
EPwm6Regs.rsvd20[1] 0x4576 %U16 #Unsigned
EPwm6Regs.SWVDELVAL 0x4577 %U16 #Unsigned
EPwm6Regs.rsvd21[0] 0x4578 %U16 #Unsigned
EPwm6Regs.rsvd21[1] 0x4579 %U16 #Unsigned
EPwm6Regs.rsvd21[2] 0x457A %U16 #Unsigned
EPwm6Regs.rsvd21[3] 0x457B %U16 #Unsigned
EPwm6Regs.rsvd21[4] 0x457C %U16 #Unsigned
EPwm6Regs.rsvd21[5] 0x457D %U16 #Unsigned
EPwm6Regs.rsvd21[6] 0x457E %U16 #Unsigned
EPwm6Regs.rsvd21[7] 0x457F %U16 #Unsigned
EPwm6Regs.TZSEL.all 0x4580 %U16 #Unsigned
EPwm6Regs.TZSEL.bit.CBC1 0x4580 %B16 #MASK=0x1
EPwm6Regs.TZSEL.bit.CBC2 0x4580 %B16 #MASK=0x2
EPwm6Regs.TZSEL.bit.CBC3 0x4580 %B16 #MASK=0x4
EPwm6Regs.TZSEL.bit.CBC4 0x4580 %B16 #MASK=0x8
EPwm6Regs.TZSEL.bit.CBC5 0x4580 %B16 #MASK=0x10
EPwm6Regs.TZSEL.bit.CBC6 0x4580 %B16 #MASK=0x20
EPwm6Regs.TZSEL.bit.DCAEVT2 0x4580 %B16 #MASK=0x40
EPwm6Regs.TZSEL.bit.DCBEVT2 0x4580 %B16 #MASK=0x80
EPwm6Regs.TZSEL.bit.OSHT1 0x4580 %B16 #MASK=0x100
EPwm6Regs.TZSEL.bit.OSHT2 0x4580 %B16 #MASK=0x200
EPwm6Regs.TZSEL.bit.OSHT3 0x4580 %B16 #MASK=0x400
EPwm6Regs.TZSEL.bit.OSHT4 0x4580 %B16 #MASK=0x800
EPwm6Regs.TZSEL.bit.OSHT5 0x4580 %B16 #MASK=0x1000
EPwm6Regs.TZSEL.bit.OSHT6 0x4580 %B16 #MASK=0x2000
EPwm6Regs.TZSEL.bit.DCAEVT1 0x4580 %B16 #MASK=0x4000
EPwm6Regs.TZSEL.bit.DCBEVT1 0x4580 %B16 #MASK=0x8000
EPwm6Regs.rsvd22 0x4581 %U16 #Unsigned
EPwm6Regs.TZDCSEL.all 0x4582 %U16 #Unsigned
EPwm6Regs.TZDCSEL.bit.DCAEVT1 0x4582 %B16 #MASK=0x7
EPwm6Regs.TZDCSEL.bit.DCAEVT2 0x4582 %B16 #MASK=0x38
EPwm6Regs.TZDCSEL.bit.DCBEVT1 0x4582 %B16 #MASK=0x1C0
EPwm6Regs.TZDCSEL.bit.DCBEVT2 0x4582 %B16 #MASK=0xE00
EPwm6Regs.TZDCSEL.bit.rsvd1 0x4582 %B16 #MASK=0xF000
EPwm6Regs.rsvd23 0x4583 %U16 #Unsigned
EPwm6Regs.TZCTL.all 0x4584 %U16 #Unsigned
EPwm6Regs.TZCTL.bit.TZA 0x4584 %B16 #MASK=0x3
EPwm6Regs.TZCTL.bit.TZB 0x4584 %B16 #MASK=0xC
EPwm6Regs.TZCTL.bit.DCAEVT1 0x4584 %B16 #MASK=0x30
EPwm6Regs.TZCTL.bit.DCAEVT2 0x4584 %B16 #MASK=0xC0
EPwm6Regs.TZCTL.bit.DCBEVT1 0x4584 %B16 #MASK=0x300
EPwm6Regs.TZCTL.bit.DCBEVT2 0x4584 %B16 #MASK=0xC00
EPwm6Regs.TZCTL.bit.rsvd1 0x4584 %B16 #MASK=0xF000
EPwm6Regs.TZCTL2.all 0x4585 %U16 #Unsigned
EPwm6Regs.TZCTL2.bit.TZAU 0x4585 %B16 #MASK=0x7
EPwm6Regs.TZCTL2.bit.TZAD 0x4585 %B16 #MASK=0x38
EPwm6Regs.TZCTL2.bit.TZBU 0x4585 %B16 #MASK=0x1C0
EPwm6Regs.TZCTL2.bit.TZBD 0x4585 %B16 #MASK=0xE00
EPwm6Regs.TZCTL2.bit.rsvd1 0x4585 %B16 #MASK=0x7000
EPwm6Regs.TZCTL2.bit.ETZE 0x4585 %B16 #MASK=0x8000
EPwm6Regs.TZCTLDCA.all 0x4586 %U16 #Unsigned
EPwm6Regs.TZCTLDCA.bit.DCAEVT1U 0x4586 %B16 #MASK=0x7
EPwm6Regs.TZCTLDCA.bit.DCAEVT1D 0x4586 %B16 #MASK=0x38
EPwm6Regs.TZCTLDCA.bit.DCAEVT2U 0x4586 %B16 #MASK=0x1C0
EPwm6Regs.TZCTLDCA.bit.DCAEVT2D 0x4586 %B16 #MASK=0xE00
EPwm6Regs.TZCTLDCA.bit.rsvd1 0x4586 %B16 #MASK=0xF000
EPwm6Regs.TZCTLDCB.all 0x4587 %U16 #Unsigned
EPwm6Regs.TZCTLDCB.bit.DCBEVT1U 0x4587 %B16 #MASK=0x7
EPwm6Regs.TZCTLDCB.bit.DCBEVT1D 0x4587 %B16 #MASK=0x38
EPwm6Regs.TZCTLDCB.bit.DCBEVT2U 0x4587 %B16 #MASK=0x1C0
EPwm6Regs.TZCTLDCB.bit.DCBEVT2D 0x4587 %B16 #MASK=0xE00
EPwm6Regs.TZCTLDCB.bit.rsvd1 0x4587 %B16 #MASK=0xF000
EPwm6Regs.rsvd24[0] 0x4588 %U16 #Unsigned
EPwm6Regs.rsvd24[1] 0x4589 %U16 #Unsigned
EPwm6Regs.rsvd24[2] 0x458A %U16 #Unsigned
EPwm6Regs.rsvd24[3] 0x458B %U16 #Unsigned
EPwm6Regs.rsvd24[4] 0x458C %U16 #Unsigned
EPwm6Regs.TZEINT.all 0x458D %U16 #Unsigned
EPwm6Regs.TZEINT.bit.rsvd1 0x458D %B16 #MASK=0x1
EPwm6Regs.TZEINT.bit.CBC 0x458D %B16 #MASK=0x2
EPwm6Regs.TZEINT.bit.OST 0x458D %B16 #MASK=0x4
EPwm6Regs.TZEINT.bit.DCAEVT1 0x458D %B16 #MASK=0x8
EPwm6Regs.TZEINT.bit.DCAEVT2 0x458D %B16 #MASK=0x10
EPwm6Regs.TZEINT.bit.DCBEVT1 0x458D %B16 #MASK=0x20
EPwm6Regs.TZEINT.bit.DCBEVT2 0x458D %B16 #MASK=0x40
EPwm6Regs.TZEINT.bit.rsvd2 0x458D %B16 #MASK=0xFF80
EPwm6Regs.rsvd25[0] 0x458E %U16 #Unsigned
EPwm6Regs.rsvd25[1] 0x458F %U16 #Unsigned
EPwm6Regs.rsvd25[2] 0x4590 %U16 #Unsigned
EPwm6Regs.rsvd25[3] 0x4591 %U16 #Unsigned
EPwm6Regs.rsvd25[4] 0x4592 %U16 #Unsigned
EPwm6Regs.TZFLG.all 0x4593 %U16 #Unsigned
EPwm6Regs.TZFLG.bit.INT 0x4593 %B16 #MASK=0x1
EPwm6Regs.TZFLG.bit.CBC 0x4593 %B16 #MASK=0x2
EPwm6Regs.TZFLG.bit.OST 0x4593 %B16 #MASK=0x4
EPwm6Regs.TZFLG.bit.DCAEVT1 0x4593 %B16 #MASK=0x8
EPwm6Regs.TZFLG.bit.DCAEVT2 0x4593 %B16 #MASK=0x10
EPwm6Regs.TZFLG.bit.DCBEVT1 0x4593 %B16 #MASK=0x20
EPwm6Regs.TZFLG.bit.DCBEVT2 0x4593 %B16 #MASK=0x40
EPwm6Regs.TZFLG.bit.rsvd1 0x4593 %B16 #MASK=0xFF80
EPwm6Regs.TZCBCFLG.all 0x4594 %U16 #Unsigned
EPwm6Regs.TZCBCFLG.bit.CBC1 0x4594 %B16 #MASK=0x1
EPwm6Regs.TZCBCFLG.bit.CBC2 0x4594 %B16 #MASK=0x2
EPwm6Regs.TZCBCFLG.bit.CBC3 0x4594 %B16 #MASK=0x4
EPwm6Regs.TZCBCFLG.bit.CBC4 0x4594 %B16 #MASK=0x8
EPwm6Regs.TZCBCFLG.bit.CBC5 0x4594 %B16 #MASK=0x10
EPwm6Regs.TZCBCFLG.bit.CBC6 0x4594 %B16 #MASK=0x20
EPwm6Regs.TZCBCFLG.bit.DCAEVT2 0x4594 %B16 #MASK=0x40
EPwm6Regs.TZCBCFLG.bit.DCBEVT2 0x4594 %B16 #MASK=0x80
EPwm6Regs.TZCBCFLG.bit.rsvd1 0x4594 %B16 #MASK=0xFF00
EPwm6Regs.TZOSTFLG.all 0x4595 %U16 #Unsigned
EPwm6Regs.TZOSTFLG.bit.OST1 0x4595 %B16 #MASK=0x1
EPwm6Regs.TZOSTFLG.bit.OST2 0x4595 %B16 #MASK=0x2
EPwm6Regs.TZOSTFLG.bit.OST3 0x4595 %B16 #MASK=0x4
EPwm6Regs.TZOSTFLG.bit.OST4 0x4595 %B16 #MASK=0x8
EPwm6Regs.TZOSTFLG.bit.OST5 0x4595 %B16 #MASK=0x10
EPwm6Regs.TZOSTFLG.bit.OST6 0x4595 %B16 #MASK=0x20
EPwm6Regs.TZOSTFLG.bit.DCAEVT1 0x4595 %B16 #MASK=0x40
EPwm6Regs.TZOSTFLG.bit.DCBEVT1 0x4595 %B16 #MASK=0x80
EPwm6Regs.TZOSTFLG.bit.rsvd1 0x4595 %B16 #MASK=0xFF00
EPwm6Regs.rsvd26 0x4596 %U16 #Unsigned
EPwm6Regs.TZCLR.all 0x4597 %U16 #Unsigned
EPwm6Regs.TZCLR.bit.INT 0x4597 %B16 #MASK=0x1
EPwm6Regs.TZCLR.bit.CBC 0x4597 %B16 #MASK=0x2
EPwm6Regs.TZCLR.bit.OST 0x4597 %B16 #MASK=0x4
EPwm6Regs.TZCLR.bit.DCAEVT1 0x4597 %B16 #MASK=0x8
EPwm6Regs.TZCLR.bit.DCAEVT2 0x4597 %B16 #MASK=0x10
EPwm6Regs.TZCLR.bit.DCBEVT1 0x4597 %B16 #MASK=0x20
EPwm6Regs.TZCLR.bit.DCBEVT2 0x4597 %B16 #MASK=0x40
EPwm6Regs.TZCLR.bit.rsvd1 0x4597 %B16 #MASK=0x3F80
EPwm6Regs.TZCLR.bit.CBCPULSE 0x4597 %B16 #MASK=0xC000
EPwm6Regs.TZCBCCLR.all 0x4598 %U16 #Unsigned
EPwm6Regs.TZCBCCLR.bit.CBC1 0x4598 %B16 #MASK=0x1
EPwm6Regs.TZCBCCLR.bit.CBC2 0x4598 %B16 #MASK=0x2
EPwm6Regs.TZCBCCLR.bit.CBC3 0x4598 %B16 #MASK=0x4
EPwm6Regs.TZCBCCLR.bit.CBC4 0x4598 %B16 #MASK=0x8
EPwm6Regs.TZCBCCLR.bit.CBC5 0x4598 %B16 #MASK=0x10
EPwm6Regs.TZCBCCLR.bit.CBC6 0x4598 %B16 #MASK=0x20
EPwm6Regs.TZCBCCLR.bit.DCAEVT2 0x4598 %B16 #MASK=0x40
EPwm6Regs.TZCBCCLR.bit.DCBEVT2 0x4598 %B16 #MASK=0x80
EPwm6Regs.TZCBCCLR.bit.rsvd1 0x4598 %B16 #MASK=0xFF00
EPwm6Regs.TZOSTCLR.all 0x4599 %U16 #Unsigned
EPwm6Regs.TZOSTCLR.bit.OST1 0x4599 %B16 #MASK=0x1
EPwm6Regs.TZOSTCLR.bit.OST2 0x4599 %B16 #MASK=0x2
EPwm6Regs.TZOSTCLR.bit.OST3 0x4599 %B16 #MASK=0x4
EPwm6Regs.TZOSTCLR.bit.OST4 0x4599 %B16 #MASK=0x8
EPwm6Regs.TZOSTCLR.bit.OST5 0x4599 %B16 #MASK=0x10
EPwm6Regs.TZOSTCLR.bit.OST6 0x4599 %B16 #MASK=0x20
EPwm6Regs.TZOSTCLR.bit.DCAEVT1 0x4599 %B16 #MASK=0x40
EPwm6Regs.TZOSTCLR.bit.DCBEVT1 0x4599 %B16 #MASK=0x80
EPwm6Regs.TZOSTCLR.bit.rsvd1 0x4599 %B16 #MASK=0xFF00
EPwm6Regs.rsvd27 0x459A %U16 #Unsigned
EPwm6Regs.TZFRC.all 0x459B %U16 #Unsigned
EPwm6Regs.TZFRC.bit.rsvd1 0x459B %B16 #MASK=0x1
EPwm6Regs.TZFRC.bit.CBC 0x459B %B16 #MASK=0x2
EPwm6Regs.TZFRC.bit.OST 0x459B %B16 #MASK=0x4
EPwm6Regs.TZFRC.bit.DCAEVT1 0x459B %B16 #MASK=0x8
EPwm6Regs.TZFRC.bit.DCAEVT2 0x459B %B16 #MASK=0x10
EPwm6Regs.TZFRC.bit.DCBEVT1 0x459B %B16 #MASK=0x20
EPwm6Regs.TZFRC.bit.DCBEVT2 0x459B %B16 #MASK=0x40
EPwm6Regs.TZFRC.bit.rsvd2 0x459B %B16 #MASK=0xFF80
EPwm6Regs.rsvd28[0] 0x459C %U16 #Unsigned
EPwm6Regs.rsvd28[1] 0x459D %U16 #Unsigned
EPwm6Regs.rsvd28[2] 0x459E %U16 #Unsigned
EPwm6Regs.rsvd28[3] 0x459F %U16 #Unsigned
EPwm6Regs.rsvd28[4] 0x45A0 %U16 #Unsigned
EPwm6Regs.rsvd28[5] 0x45A1 %U16 #Unsigned
EPwm6Regs.rsvd28[6] 0x45A2 %U16 #Unsigned
EPwm6Regs.rsvd28[7] 0x45A3 %U16 #Unsigned
EPwm6Regs.ETSEL.all 0x45A4 %U16 #Unsigned
EPwm6Regs.ETSEL.bit.INTSEL 0x45A4 %B16 #MASK=0x7
EPwm6Regs.ETSEL.bit.INTEN 0x45A4 %B16 #MASK=0x8
EPwm6Regs.ETSEL.bit.SOCASELCMP 0x45A4 %B16 #MASK=0x10
EPwm6Regs.ETSEL.bit.SOCBSELCMP 0x45A4 %B16 #MASK=0x20
EPwm6Regs.ETSEL.bit.INTSELCMP 0x45A4 %B16 #MASK=0x40
EPwm6Regs.ETSEL.bit.rsvd1 0x45A4 %B16 #MASK=0x80
EPwm6Regs.ETSEL.bit.SOCASEL 0x45A4 %B16 #MASK=0x700
EPwm6Regs.ETSEL.bit.SOCAEN 0x45A4 %B16 #MASK=0x800
EPwm6Regs.ETSEL.bit.SOCBSEL 0x45A4 %B16 #MASK=0x7000
EPwm6Regs.ETSEL.bit.SOCBEN 0x45A4 %B16 #MASK=0x8000
EPwm6Regs.rsvd29 0x45A5 %U16 #Unsigned
EPwm6Regs.ETPS.all 0x45A6 %U16 #Unsigned
EPwm6Regs.ETPS.bit.INTPRD 0x45A6 %B16 #MASK=0x3
EPwm6Regs.ETPS.bit.INTCNT 0x45A6 %B16 #MASK=0xC
EPwm6Regs.ETPS.bit.INTPSSEL 0x45A6 %B16 #MASK=0x10
EPwm6Regs.ETPS.bit.SOCPSSEL 0x45A6 %B16 #MASK=0x20
EPwm6Regs.ETPS.bit.rsvd1 0x45A6 %B16 #MASK=0xC0
EPwm6Regs.ETPS.bit.SOCAPRD 0x45A6 %B16 #MASK=0x300
EPwm6Regs.ETPS.bit.SOCACNT 0x45A6 %B16 #MASK=0xC00
EPwm6Regs.ETPS.bit.SOCBPRD 0x45A6 %B16 #MASK=0x3000
EPwm6Regs.ETPS.bit.SOCBCNT 0x45A6 %B16 #MASK=0xC000
EPwm6Regs.rsvd30 0x45A7 %U16 #Unsigned
EPwm6Regs.ETFLG.all 0x45A8 %U16 #Unsigned
EPwm6Regs.ETFLG.bit.INT 0x45A8 %B16 #MASK=0x1
EPwm6Regs.ETFLG.bit.rsvd1 0x45A8 %B16 #MASK=0x2
EPwm6Regs.ETFLG.bit.SOCA 0x45A8 %B16 #MASK=0x4
EPwm6Regs.ETFLG.bit.SOCB 0x45A8 %B16 #MASK=0x8
EPwm6Regs.ETFLG.bit.rsvd2 0x45A8 %B16 #MASK=0xFFF0
EPwm6Regs.rsvd31 0x45A9 %U16 #Unsigned
EPwm6Regs.ETCLR.all 0x45AA %U16 #Unsigned
EPwm6Regs.ETCLR.bit.INT 0x45AA %B16 #MASK=0x1
EPwm6Regs.ETCLR.bit.rsvd1 0x45AA %B16 #MASK=0x2
EPwm6Regs.ETCLR.bit.SOCA 0x45AA %B16 #MASK=0x4
EPwm6Regs.ETCLR.bit.SOCB 0x45AA %B16 #MASK=0x8
EPwm6Regs.ETCLR.bit.rsvd2 0x45AA %B16 #MASK=0xFFF0
EPwm6Regs.rsvd32 0x45AB %U16 #Unsigned
EPwm6Regs.ETFRC.all 0x45AC %U16 #Unsigned
EPwm6Regs.ETFRC.bit.INT 0x45AC %B16 #MASK=0x1
EPwm6Regs.ETFRC.bit.rsvd1 0x45AC %B16 #MASK=0x2
EPwm6Regs.ETFRC.bit.SOCA 0x45AC %B16 #MASK=0x4
EPwm6Regs.ETFRC.bit.SOCB 0x45AC %B16 #MASK=0x8
EPwm6Regs.ETFRC.bit.rsvd2 0x45AC %B16 #MASK=0xFFF0
EPwm6Regs.rsvd33 0x45AD %U16 #Unsigned
EPwm6Regs.ETINTPS.all 0x45AE %U16 #Unsigned
EPwm6Regs.ETINTPS.bit.INTPRD2 0x45AE %B16 #MASK=0xF
EPwm6Regs.ETINTPS.bit.INTCNT2 0x45AE %B16 #MASK=0xF0
EPwm6Regs.ETINTPS.bit.rsvd1 0x45AE %B16 #MASK=0xFF00
EPwm6Regs.rsvd34 0x45AF %U16 #Unsigned
EPwm6Regs.ETSOCPS.all 0x45B0 %U16 #Unsigned
EPwm6Regs.ETSOCPS.bit.SOCAPRD2 0x45B0 %B16 #MASK=0xF
EPwm6Regs.ETSOCPS.bit.SOCACNT2 0x45B0 %B16 #MASK=0xF0
EPwm6Regs.ETSOCPS.bit.SOCBPRD2 0x45B0 %B16 #MASK=0xF00
EPwm6Regs.ETSOCPS.bit.SOCBCNT2 0x45B0 %B16 #MASK=0xF000
EPwm6Regs.rsvd35 0x45B1 %U16 #Unsigned
EPwm6Regs.ETCNTINITCTL.all 0x45B2 %U16 #Unsigned
EPwm6Regs.ETCNTINITCTL.bit.rsvd1 0x45B2 %B16 #MASK=0x3FF
EPwm6Regs.ETCNTINITCTL.bit.INTINITFRC 0x45B2 %B16 #MASK=0x400
EPwm6Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x45B2 %B16 #MASK=0x800
EPwm6Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x45B2 %B16 #MASK=0x1000
EPwm6Regs.ETCNTINITCTL.bit.INTINITEN 0x45B2 %B16 #MASK=0x2000
EPwm6Regs.ETCNTINITCTL.bit.SOCAINITEN 0x45B2 %B16 #MASK=0x4000
EPwm6Regs.ETCNTINITCTL.bit.SOCBINITEN 0x45B2 %B16 #MASK=0x8000
EPwm6Regs.rsvd36 0x45B3 %U16 #Unsigned
EPwm6Regs.ETCNTINIT.all 0x45B4 %U16 #Unsigned
EPwm6Regs.ETCNTINIT.bit.INTINIT 0x45B4 %B16 #MASK=0xF
EPwm6Regs.ETCNTINIT.bit.SOCAINIT 0x45B4 %B16 #MASK=0xF0
EPwm6Regs.ETCNTINIT.bit.SOCBINIT 0x45B4 %B16 #MASK=0xF00
EPwm6Regs.ETCNTINIT.bit.rsvd1 0x45B4 %B16 #MASK=0xF000
EPwm6Regs.rsvd37[0] 0x45B5 %U16 #Unsigned
EPwm6Regs.rsvd37[1] 0x45B6 %U16 #Unsigned
EPwm6Regs.rsvd37[2] 0x45B7 %U16 #Unsigned
EPwm6Regs.rsvd37[3] 0x45B8 %U16 #Unsigned
EPwm6Regs.rsvd37[4] 0x45B9 %U16 #Unsigned
EPwm6Regs.rsvd37[5] 0x45BA %U16 #Unsigned
EPwm6Regs.rsvd37[6] 0x45BB %U16 #Unsigned
EPwm6Regs.rsvd37[7] 0x45BC %U16 #Unsigned
EPwm6Regs.rsvd37[8] 0x45BD %U16 #Unsigned
EPwm6Regs.rsvd37[9] 0x45BE %U16 #Unsigned
EPwm6Regs.rsvd37[10] 0x45BF %U16 #Unsigned
EPwm6Regs.DCTRIPSEL.all 0x45C0 %U16 #Unsigned
EPwm6Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x45C0 %B16 #MASK=0xF
EPwm6Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x45C0 %B16 #MASK=0xF0
EPwm6Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x45C0 %B16 #MASK=0xF00
EPwm6Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x45C0 %B16 #MASK=0xF000
EPwm6Regs.rsvd38[0] 0x45C1 %U16 #Unsigned
EPwm6Regs.rsvd38[1] 0x45C2 %U16 #Unsigned
EPwm6Regs.DCACTL.all 0x45C3 %U16 #Unsigned
EPwm6Regs.DCACTL.bit.EVT1SRCSEL 0x45C3 %B16 #MASK=0x1
EPwm6Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x45C3 %B16 #MASK=0x2
EPwm6Regs.DCACTL.bit.EVT1SOCE 0x45C3 %B16 #MASK=0x4
EPwm6Regs.DCACTL.bit.EVT1SYNCE 0x45C3 %B16 #MASK=0x8
EPwm6Regs.DCACTL.bit.EVT1LATSEL 0x45C3 %B16 #MASK=0x10
EPwm6Regs.DCACTL.bit.EVT1LATCLRSEL 0x45C3 %B16 #MASK=0x60
EPwm6Regs.DCACTL.bit.EVT1LAT 0x45C3 %B16 #MASK=0x80
EPwm6Regs.DCACTL.bit.EVT2SRCSEL 0x45C3 %B16 #MASK=0x100
EPwm6Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x45C3 %B16 #MASK=0x200
EPwm6Regs.DCACTL.bit.rsvd1 0x45C3 %B16 #MASK=0xC00
EPwm6Regs.DCACTL.bit.EVT2LATSEL 0x45C3 %B16 #MASK=0x1000
EPwm6Regs.DCACTL.bit.EVT2LATCLRSEL 0x45C3 %B16 #MASK=0x6000
EPwm6Regs.DCACTL.bit.EVT2LAT 0x45C3 %B16 #MASK=0x8000
EPwm6Regs.DCBCTL.all 0x45C4 %U16 #Unsigned
EPwm6Regs.DCBCTL.bit.EVT1SRCSEL 0x45C4 %B16 #MASK=0x1
EPwm6Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x45C4 %B16 #MASK=0x2
EPwm6Regs.DCBCTL.bit.EVT1SOCE 0x45C4 %B16 #MASK=0x4
EPwm6Regs.DCBCTL.bit.EVT1SYNCE 0x45C4 %B16 #MASK=0x8
EPwm6Regs.DCBCTL.bit.EVT1LATSEL 0x45C4 %B16 #MASK=0x10
EPwm6Regs.DCBCTL.bit.EVT1LATCLRSEL 0x45C4 %B16 #MASK=0x60
EPwm6Regs.DCBCTL.bit.EVT1LAT 0x45C4 %B16 #MASK=0x80
EPwm6Regs.DCBCTL.bit.EVT2SRCSEL 0x45C4 %B16 #MASK=0x100
EPwm6Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x45C4 %B16 #MASK=0x200
EPwm6Regs.DCBCTL.bit.rsvd1 0x45C4 %B16 #MASK=0xC00
EPwm6Regs.DCBCTL.bit.EVT2LATSEL 0x45C4 %B16 #MASK=0x1000
EPwm6Regs.DCBCTL.bit.EVT2LATCLRSEL 0x45C4 %B16 #MASK=0x6000
EPwm6Regs.DCBCTL.bit.EVT2LAT 0x45C4 %B16 #MASK=0x8000
EPwm6Regs.rsvd39[0] 0x45C5 %U16 #Unsigned
EPwm6Regs.rsvd39[1] 0x45C6 %U16 #Unsigned
EPwm6Regs.DCFCTL.all 0x45C7 %U16 #Unsigned
EPwm6Regs.DCFCTL.bit.SRCSEL 0x45C7 %B16 #MASK=0x3
EPwm6Regs.DCFCTL.bit.BLANKE 0x45C7 %B16 #MASK=0x4
EPwm6Regs.DCFCTL.bit.BLANKINV 0x45C7 %B16 #MASK=0x8
EPwm6Regs.DCFCTL.bit.PULSESEL 0x45C7 %B16 #MASK=0x30
EPwm6Regs.DCFCTL.bit.EDGEFILTSEL 0x45C7 %B16 #MASK=0x40
EPwm6Regs.DCFCTL.bit.rsvd1 0x45C7 %B16 #MASK=0x80
EPwm6Regs.DCFCTL.bit.EDGEMODE 0x45C7 %B16 #MASK=0x300
EPwm6Regs.DCFCTL.bit.EDGECOUNT 0x45C7 %B16 #MASK=0x1C00
EPwm6Regs.DCFCTL.bit.EDGESTATUS 0x45C7 %B16 #MASK=0xE000
EPwm6Regs.DCCAPCTL.all 0x45C8 %U16 #Unsigned
EPwm6Regs.DCCAPCTL.bit.CAPE 0x45C8 %B16 #MASK=0x1
EPwm6Regs.DCCAPCTL.bit.SHDWMODE 0x45C8 %B16 #MASK=0x2
EPwm6Regs.DCCAPCTL.bit.rsvd1 0x45C8 %B16 #MASK=0x1FFC
EPwm6Regs.DCCAPCTL.bit.CAPSTS 0x45C8 %B16 #MASK=0x2000
EPwm6Regs.DCCAPCTL.bit.CAPCLR 0x45C8 %B16 #MASK=0x4000
EPwm6Regs.DCCAPCTL.bit.CAPMODE 0x45C8 %B16 #MASK=0x8000
EPwm6Regs.DCFOFFSET 0x45C9 %U16 #Unsigned
EPwm6Regs.DCFOFFSETCNT 0x45CA %U16 #Unsigned
EPwm6Regs.DCFWINDOW 0x45CB %U16 #Unsigned
EPwm6Regs.DCFWINDOWCNT 0x45CC %U16 #Unsigned
EPwm6Regs.BLANKPULSEMIXSEL.all 0x45CD %U16 #Unsigned
EPwm6Regs.BLANKPULSEMIXSEL.bit.ZRO 0x45CD %B16 #MASK=0x1
EPwm6Regs.BLANKPULSEMIXSEL.bit.PRD 0x45CD %B16 #MASK=0x2
EPwm6Regs.BLANKPULSEMIXSEL.bit.CAU 0x45CD %B16 #MASK=0x4
EPwm6Regs.BLANKPULSEMIXSEL.bit.CAD 0x45CD %B16 #MASK=0x8
EPwm6Regs.BLANKPULSEMIXSEL.bit.CBU 0x45CD %B16 #MASK=0x10
EPwm6Regs.BLANKPULSEMIXSEL.bit.CBD 0x45CD %B16 #MASK=0x20
EPwm6Regs.BLANKPULSEMIXSEL.bit.CCU 0x45CD %B16 #MASK=0x40
EPwm6Regs.BLANKPULSEMIXSEL.bit.CCD 0x45CD %B16 #MASK=0x80
EPwm6Regs.BLANKPULSEMIXSEL.bit.CDU 0x45CD %B16 #MASK=0x100
EPwm6Regs.BLANKPULSEMIXSEL.bit.CDD 0x45CD %B16 #MASK=0x200
EPwm6Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x45CD %B16 #MASK=0xFC00
EPwm6Regs.rsvd40 0x45CE %U16 #Unsigned
EPwm6Regs.DCCAP 0x45CF %U16 #Unsigned
EPwm6Regs.rsvd41[0] 0x45D0 %U16 #Unsigned
EPwm6Regs.rsvd41[1] 0x45D1 %U16 #Unsigned
EPwm6Regs.DCAHTRIPSEL.all 0x45D2 %U16 #Unsigned
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x45D2 %B16 #MASK=0x1
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x45D2 %B16 #MASK=0x2
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x45D2 %B16 #MASK=0x4
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x45D2 %B16 #MASK=0x8
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x45D2 %B16 #MASK=0x10
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x45D2 %B16 #MASK=0x20
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x45D2 %B16 #MASK=0x40
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x45D2 %B16 #MASK=0x80
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x45D2 %B16 #MASK=0x100
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x45D2 %B16 #MASK=0x200
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x45D2 %B16 #MASK=0x400
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x45D2 %B16 #MASK=0x800
EPwm6Regs.DCAHTRIPSEL.bit.rsvd1 0x45D2 %B16 #MASK=0x1000
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x45D2 %B16 #MASK=0x2000
EPwm6Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x45D2 %B16 #MASK=0x4000
EPwm6Regs.DCAHTRIPSEL.bit.rsvd2 0x45D2 %B16 #MASK=0x8000
EPwm6Regs.DCALTRIPSEL.all 0x45D3 %U16 #Unsigned
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x45D3 %B16 #MASK=0x1
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x45D3 %B16 #MASK=0x2
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x45D3 %B16 #MASK=0x4
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x45D3 %B16 #MASK=0x8
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x45D3 %B16 #MASK=0x10
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x45D3 %B16 #MASK=0x20
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x45D3 %B16 #MASK=0x40
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x45D3 %B16 #MASK=0x80
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x45D3 %B16 #MASK=0x100
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x45D3 %B16 #MASK=0x200
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x45D3 %B16 #MASK=0x400
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x45D3 %B16 #MASK=0x800
EPwm6Regs.DCALTRIPSEL.bit.rsvd1 0x45D3 %B16 #MASK=0x1000
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x45D3 %B16 #MASK=0x2000
EPwm6Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x45D3 %B16 #MASK=0x4000
EPwm6Regs.DCALTRIPSEL.bit.rsvd2 0x45D3 %B16 #MASK=0x8000
EPwm6Regs.DCBHTRIPSEL.all 0x45D4 %U16 #Unsigned
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x45D4 %B16 #MASK=0x1
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x45D4 %B16 #MASK=0x2
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x45D4 %B16 #MASK=0x4
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x45D4 %B16 #MASK=0x8
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x45D4 %B16 #MASK=0x10
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x45D4 %B16 #MASK=0x20
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x45D4 %B16 #MASK=0x40
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x45D4 %B16 #MASK=0x80
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x45D4 %B16 #MASK=0x100
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x45D4 %B16 #MASK=0x200
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x45D4 %B16 #MASK=0x400
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x45D4 %B16 #MASK=0x800
EPwm6Regs.DCBHTRIPSEL.bit.rsvd1 0x45D4 %B16 #MASK=0x1000
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x45D4 %B16 #MASK=0x2000
EPwm6Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x45D4 %B16 #MASK=0x4000
EPwm6Regs.DCBHTRIPSEL.bit.rsvd2 0x45D4 %B16 #MASK=0x8000
EPwm6Regs.DCBLTRIPSEL.all 0x45D5 %U16 #Unsigned
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x45D5 %B16 #MASK=0x1
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x45D5 %B16 #MASK=0x2
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x45D5 %B16 #MASK=0x4
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x45D5 %B16 #MASK=0x8
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x45D5 %B16 #MASK=0x10
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x45D5 %B16 #MASK=0x20
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x45D5 %B16 #MASK=0x40
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x45D5 %B16 #MASK=0x80
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x45D5 %B16 #MASK=0x100
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x45D5 %B16 #MASK=0x200
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x45D5 %B16 #MASK=0x400
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x45D5 %B16 #MASK=0x800
EPwm6Regs.DCBLTRIPSEL.bit.rsvd1 0x45D5 %B16 #MASK=0x1000
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x45D5 %B16 #MASK=0x2000
EPwm6Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x45D5 %B16 #MASK=0x4000
EPwm6Regs.DCBLTRIPSEL.bit.rsvd2 0x45D5 %B16 #MASK=0x8000
EPwm6Regs.rsvd42[0] 0x45D6 %U16 #Unsigned
EPwm6Regs.rsvd42[1] 0x45D7 %U16 #Unsigned
EPwm6Regs.rsvd42[2] 0x45D8 %U16 #Unsigned
EPwm6Regs.rsvd42[3] 0x45D9 %U16 #Unsigned
EPwm6Regs.rsvd42[4] 0x45DA %U16 #Unsigned
EPwm6Regs.rsvd42[5] 0x45DB %U16 #Unsigned
EPwm6Regs.rsvd42[6] 0x45DC %U16 #Unsigned
EPwm6Regs.rsvd42[7] 0x45DD %U16 #Unsigned
EPwm6Regs.rsvd42[8] 0x45DE %U16 #Unsigned
EPwm6Regs.rsvd42[9] 0x45DF %U16 #Unsigned
EPwm6Regs.rsvd42[10] 0x45E0 %U16 #Unsigned
EPwm6Regs.rsvd42[11] 0x45E1 %U16 #Unsigned
EPwm6Regs.rsvd42[12] 0x45E2 %U16 #Unsigned
EPwm6Regs.rsvd42[13] 0x45E3 %U16 #Unsigned
EPwm6Regs.rsvd42[14] 0x45E4 %U16 #Unsigned
EPwm6Regs.rsvd42[15] 0x45E5 %U16 #Unsigned
EPwm6Regs.rsvd42[16] 0x45E6 %U16 #Unsigned
EPwm6Regs.rsvd42[17] 0x45E7 %U16 #Unsigned
EPwm6Regs.rsvd42[18] 0x45E8 %U16 #Unsigned
EPwm6Regs.rsvd42[19] 0x45E9 %U16 #Unsigned
EPwm6Regs.rsvd42[20] 0x45EA %U16 #Unsigned
EPwm6Regs.rsvd42[21] 0x45EB %U16 #Unsigned
EPwm6Regs.rsvd42[22] 0x45EC %U16 #Unsigned
EPwm6Regs.rsvd42[23] 0x45ED %U16 #Unsigned
EPwm6Regs.rsvd42[24] 0x45EE %U16 #Unsigned
EPwm6Regs.rsvd42[25] 0x45EF %U16 #Unsigned
EPwm6Regs.rsvd42[26] 0x45F0 %U16 #Unsigned
EPwm6Regs.rsvd42[27] 0x45F1 %U16 #Unsigned
EPwm6Regs.rsvd42[28] 0x45F2 %U16 #Unsigned
EPwm6Regs.rsvd42[29] 0x45F3 %U16 #Unsigned
EPwm6Regs.rsvd42[30] 0x45F4 %U16 #Unsigned
EPwm6Regs.rsvd42[31] 0x45F5 %U16 #Unsigned
EPwm6Regs.rsvd42[32] 0x45F6 %U16 #Unsigned
EPwm6Regs.rsvd42[33] 0x45F7 %U16 #Unsigned
EPwm6Regs.rsvd42[34] 0x45F8 %U16 #Unsigned
EPwm6Regs.rsvd42[35] 0x45F9 %U16 #Unsigned
EPwm6Regs.EPWMLOCK.all 0x45FA %U32 #Unsigned
EPwm6Regs.EPWMLOCK.bit.HRLOCK 0x45FA %B16 #MASK=0x1
EPwm6Regs.EPWMLOCK.bit.GLLOCK 0x45FA %B16 #MASK=0x2
EPwm6Regs.EPWMLOCK.bit.TZCFGLOCK 0x45FA %B16 #MASK=0x4
EPwm6Regs.EPWMLOCK.bit.TZCLRLOCK 0x45FA %B16 #MASK=0x8
EPwm6Regs.EPWMLOCK.bit.DCLOCK 0x45FA %B16 #MASK=0x10
EPwm6Regs.EPWMLOCK.bit.rsvd1 0x45FA %B16 #MASK=0xFFE0
EPwm6Regs.EPWMLOCK.bit.KEY 0x45FB %B16 #MASK=0xFFFF
EPwm6Regs.rsvd43 0x45FC %U16 #Unsigned
EPwm6Regs.HWVDELVAL 0x45FD %U16 #Unsigned
EPwm6Regs.VCNTVAL 0x45FE %U16 #Unsigned
EPwm7Regs.TBCTL.all 0x4600 %U16 #Unsigned
EPwm7Regs.TBCTL.bit.CTRMODE 0x4600 %B16 #MASK=0x3
EPwm7Regs.TBCTL.bit.PHSEN 0x4600 %B16 #MASK=0x4
EPwm7Regs.TBCTL.bit.PRDLD 0x4600 %B16 #MASK=0x8
EPwm7Regs.TBCTL.bit.rsvd1 0x4600 %B16 #MASK=0x30
EPwm7Regs.TBCTL.bit.SWFSYNC 0x4600 %B16 #MASK=0x40
EPwm7Regs.TBCTL.bit.HSPCLKDIV 0x4600 %B16 #MASK=0x380
EPwm7Regs.TBCTL.bit.CLKDIV 0x4600 %B16 #MASK=0x1C00
EPwm7Regs.TBCTL.bit.PHSDIR 0x4600 %B16 #MASK=0x2000
EPwm7Regs.TBCTL.bit.FREE_SOFT 0x4600 %B16 #MASK=0xC000
EPwm7Regs.TBCTL2.all 0x4601 %U16 #Unsigned
EPwm7Regs.TBCTL2.bit.rsvd1 0x4601 %B16 #MASK=0x1F
EPwm7Regs.TBCTL2.bit.rsvd2 0x4601 %B16 #MASK=0x20
EPwm7Regs.TBCTL2.bit.OSHTSYNCMODE 0x4601 %B16 #MASK=0x40
EPwm7Regs.TBCTL2.bit.OSHTSYNC 0x4601 %B16 #MASK=0x80
EPwm7Regs.TBCTL2.bit.rsvd3 0x4601 %B16 #MASK=0xF00
EPwm7Regs.TBCTL2.bit.rsvd4 0x4601 %B16 #MASK=0x3000
EPwm7Regs.TBCTL2.bit.PRDLDSYNC 0x4601 %B16 #MASK=0xC000
EPwm7Regs.rsvd1 0x4602 %U16 #Unsigned
EPwm7Regs.EPWMSYNCINSEL.all 0x4603 %U16 #Unsigned
EPwm7Regs.EPWMSYNCINSEL.bit.SEL 0x4603 %B16 #MASK=0x1F
EPwm7Regs.EPWMSYNCINSEL.bit.rsvd1 0x4603 %B16 #MASK=0xFFE0
EPwm7Regs.TBCTR 0x4604 %U16 #Unsigned
EPwm7Regs.TBSTS.all 0x4605 %U16 #Unsigned
EPwm7Regs.TBSTS.bit.CTRDIR 0x4605 %B16 #MASK=0x1
EPwm7Regs.TBSTS.bit.SYNCI 0x4605 %B16 #MASK=0x2
EPwm7Regs.TBSTS.bit.CTRMAX 0x4605 %B16 #MASK=0x4
EPwm7Regs.TBSTS.bit.rsvd1 0x4605 %B16 #MASK=0xFFF8
EPwm7Regs.EPWMSYNCOUTEN.all 0x4606 %U16 #Unsigned
EPwm7Regs.EPWMSYNCOUTEN.bit.SWEN 0x4606 %B16 #MASK=0x1
EPwm7Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4606 %B16 #MASK=0x2
EPwm7Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4606 %B16 #MASK=0x4
EPwm7Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4606 %B16 #MASK=0x8
EPwm7Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4606 %B16 #MASK=0x10
EPwm7Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4606 %B16 #MASK=0x20
EPwm7Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4606 %B16 #MASK=0x40
EPwm7Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4606 %B16 #MASK=0x80
EPwm7Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4606 %B16 #MASK=0xFF00
EPwm7Regs.TBCTL3.all 0x4607 %U16 #Unsigned
EPwm7Regs.TBCTL3.bit.OSSFRCEN 0x4607 %B16 #MASK=0x1
EPwm7Regs.TBCTL3.bit.rsvd1 0x4607 %B16 #MASK=0xFFFE
EPwm7Regs.CMPCTL.all 0x4608 %U16 #Unsigned
EPwm7Regs.CMPCTL.bit.LOADAMODE 0x4608 %B16 #MASK=0x3
EPwm7Regs.CMPCTL.bit.LOADBMODE 0x4608 %B16 #MASK=0xC
EPwm7Regs.CMPCTL.bit.SHDWAMODE 0x4608 %B16 #MASK=0x10
EPwm7Regs.CMPCTL.bit.rsvd1 0x4608 %B16 #MASK=0x20
EPwm7Regs.CMPCTL.bit.SHDWBMODE 0x4608 %B16 #MASK=0x40
EPwm7Regs.CMPCTL.bit.rsvd2 0x4608 %B16 #MASK=0x80
EPwm7Regs.CMPCTL.bit.SHDWAFULL 0x4608 %B16 #MASK=0x100
EPwm7Regs.CMPCTL.bit.SHDWBFULL 0x4608 %B16 #MASK=0x200
EPwm7Regs.CMPCTL.bit.LOADASYNC 0x4608 %B16 #MASK=0xC00
EPwm7Regs.CMPCTL.bit.LOADBSYNC 0x4608 %B16 #MASK=0x3000
EPwm7Regs.CMPCTL.bit.rsvd3 0x4608 %B16 #MASK=0xC000
EPwm7Regs.CMPCTL2.all 0x4609 %U16 #Unsigned
EPwm7Regs.CMPCTL2.bit.LOADCMODE 0x4609 %B16 #MASK=0x3
EPwm7Regs.CMPCTL2.bit.LOADDMODE 0x4609 %B16 #MASK=0xC
EPwm7Regs.CMPCTL2.bit.SHDWCMODE 0x4609 %B16 #MASK=0x10
EPwm7Regs.CMPCTL2.bit.rsvd1 0x4609 %B16 #MASK=0x20
EPwm7Regs.CMPCTL2.bit.SHDWDMODE 0x4609 %B16 #MASK=0x40
EPwm7Regs.CMPCTL2.bit.rsvd2 0x4609 %B16 #MASK=0x380
EPwm7Regs.CMPCTL2.bit.LOADCSYNC 0x4609 %B16 #MASK=0xC00
EPwm7Regs.CMPCTL2.bit.LOADDSYNC 0x4609 %B16 #MASK=0x3000
EPwm7Regs.CMPCTL2.bit.rsvd3 0x4609 %B16 #MASK=0xC000
EPwm7Regs.rsvd2[0] 0x460A %U16 #Unsigned
EPwm7Regs.rsvd2[1] 0x460B %U16 #Unsigned
EPwm7Regs.DBCTL.all 0x460C %U16 #Unsigned
EPwm7Regs.DBCTL.bit.OUT_MODE 0x460C %B16 #MASK=0x3
EPwm7Regs.DBCTL.bit.POLSEL 0x460C %B16 #MASK=0xC
EPwm7Regs.DBCTL.bit.IN_MODE 0x460C %B16 #MASK=0x30
EPwm7Regs.DBCTL.bit.LOADREDMODE 0x460C %B16 #MASK=0xC0
EPwm7Regs.DBCTL.bit.LOADFEDMODE 0x460C %B16 #MASK=0x300
EPwm7Regs.DBCTL.bit.SHDWDBREDMODE 0x460C %B16 #MASK=0x400
EPwm7Regs.DBCTL.bit.SHDWDBFEDMODE 0x460C %B16 #MASK=0x800
EPwm7Regs.DBCTL.bit.OUTSWAP 0x460C %B16 #MASK=0x3000
EPwm7Regs.DBCTL.bit.DEDB_MODE 0x460C %B16 #MASK=0x4000
EPwm7Regs.DBCTL.bit.HALFCYCLE 0x460C %B16 #MASK=0x8000
EPwm7Regs.DBCTL2.all 0x460D %U16 #Unsigned
EPwm7Regs.DBCTL2.bit.LOADDBCTLMODE 0x460D %B16 #MASK=0x3
EPwm7Regs.DBCTL2.bit.SHDWDBCTLMODE 0x460D %B16 #MASK=0x4
EPwm7Regs.DBCTL2.bit.rsvd1 0x460D %B16 #MASK=0xFFF8
EPwm7Regs.rsvd3[0] 0x460E %U16 #Unsigned
EPwm7Regs.rsvd3[1] 0x460F %U16 #Unsigned
EPwm7Regs.AQCTL.all 0x4610 %U16 #Unsigned
EPwm7Regs.AQCTL.bit.LDAQAMODE 0x4610 %B16 #MASK=0x3
EPwm7Regs.AQCTL.bit.LDAQBMODE 0x4610 %B16 #MASK=0xC
EPwm7Regs.AQCTL.bit.SHDWAQAMODE 0x4610 %B16 #MASK=0x10
EPwm7Regs.AQCTL.bit.rsvd1 0x4610 %B16 #MASK=0x20
EPwm7Regs.AQCTL.bit.SHDWAQBMODE 0x4610 %B16 #MASK=0x40
EPwm7Regs.AQCTL.bit.rsvd2 0x4610 %B16 #MASK=0x80
EPwm7Regs.AQCTL.bit.LDAQASYNC 0x4610 %B16 #MASK=0x300
EPwm7Regs.AQCTL.bit.LDAQBSYNC 0x4610 %B16 #MASK=0xC00
EPwm7Regs.AQCTL.bit.rsvd3 0x4610 %B16 #MASK=0xF000
EPwm7Regs.AQTSRCSEL.all 0x4611 %U16 #Unsigned
EPwm7Regs.AQTSRCSEL.bit.T1SEL 0x4611 %B16 #MASK=0xF
EPwm7Regs.AQTSRCSEL.bit.T2SEL 0x4611 %B16 #MASK=0xF0
EPwm7Regs.AQTSRCSEL.bit.rsvd1 0x4611 %B16 #MASK=0xFF00
EPwm7Regs.rsvd4[0] 0x4612 %U16 #Unsigned
EPwm7Regs.rsvd4[1] 0x4613 %U16 #Unsigned
EPwm7Regs.PCCTL.all 0x4614 %U16 #Unsigned
EPwm7Regs.PCCTL.bit.CHPEN 0x4614 %B16 #MASK=0x1
EPwm7Regs.PCCTL.bit.OSHTWTH 0x4614 %B16 #MASK=0x1E
EPwm7Regs.PCCTL.bit.CHPFREQ 0x4614 %B16 #MASK=0xE0
EPwm7Regs.PCCTL.bit.CHPDUTY 0x4614 %B16 #MASK=0x700
EPwm7Regs.PCCTL.bit.rsvd1 0x4614 %B16 #MASK=0xF800
EPwm7Regs.rsvd5[0] 0x4615 %U16 #Unsigned
EPwm7Regs.rsvd5[1] 0x4616 %U16 #Unsigned
EPwm7Regs.rsvd5[2] 0x4617 %U16 #Unsigned
EPwm7Regs.VCAPCTL.all 0x4618 %U16 #Unsigned
EPwm7Regs.VCAPCTL.bit.VCAPE 0x4618 %B16 #MASK=0x1
EPwm7Regs.VCAPCTL.bit.VCAPSTART 0x4618 %B16 #MASK=0x2
EPwm7Regs.VCAPCTL.bit.TRIGSEL 0x4618 %B16 #MASK=0x1C
EPwm7Regs.VCAPCTL.bit.rsvd1 0x4618 %B16 #MASK=0x60
EPwm7Regs.VCAPCTL.bit.VDELAYDIV 0x4618 %B16 #MASK=0x380
EPwm7Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4618 %B16 #MASK=0x400
EPwm7Regs.VCAPCTL.bit.rsvd2 0x4618 %B16 #MASK=0xF800
EPwm7Regs.VCNTCFG.all 0x4619 %U16 #Unsigned
EPwm7Regs.VCNTCFG.bit.STARTEDGE 0x4619 %B16 #MASK=0xF
EPwm7Regs.VCNTCFG.bit.rsvd1 0x4619 %B16 #MASK=0x70
EPwm7Regs.VCNTCFG.bit.STARTEDGESTS 0x4619 %B16 #MASK=0x80
EPwm7Regs.VCNTCFG.bit.STOPEDGE 0x4619 %B16 #MASK=0xF00
EPwm7Regs.VCNTCFG.bit.rsvd2 0x4619 %B16 #MASK=0x7000
EPwm7Regs.VCNTCFG.bit.STOPEDGESTS 0x4619 %B16 #MASK=0x8000
EPwm7Regs.rsvd6[0] 0x461A %U16 #Unsigned
EPwm7Regs.rsvd6[1] 0x461B %U16 #Unsigned
EPwm7Regs.rsvd6[2] 0x461C %U16 #Unsigned
EPwm7Regs.rsvd6[3] 0x461D %U16 #Unsigned
EPwm7Regs.rsvd6[4] 0x461E %U16 #Unsigned
EPwm7Regs.rsvd6[5] 0x461F %U16 #Unsigned
EPwm7Regs.HRCNFG.all 0x4620 %U16 #Unsigned
EPwm7Regs.HRCNFG.bit.EDGMODE 0x4620 %B16 #MASK=0x3
EPwm7Regs.HRCNFG.bit.CTLMODE 0x4620 %B16 #MASK=0x4
EPwm7Regs.HRCNFG.bit.HRLOAD 0x4620 %B16 #MASK=0x18
EPwm7Regs.HRCNFG.bit.SELOUTB 0x4620 %B16 #MASK=0x20
EPwm7Regs.HRCNFG.bit.AUTOCONV 0x4620 %B16 #MASK=0x40
EPwm7Regs.HRCNFG.bit.SWAPAB 0x4620 %B16 #MASK=0x80
EPwm7Regs.HRCNFG.bit.EDGMODEB 0x4620 %B16 #MASK=0x300
EPwm7Regs.HRCNFG.bit.CTLMODEB 0x4620 %B16 #MASK=0x400
EPwm7Regs.HRCNFG.bit.HRLOADB 0x4620 %B16 #MASK=0x1800
EPwm7Regs.HRCNFG.bit.rsvd1 0x4620 %B16 #MASK=0x2000
EPwm7Regs.HRCNFG.bit.rsvd2 0x4620 %B16 #MASK=0xC000
EPwm7Regs.HRPWR.all 0x4621 %U16 #Unsigned
EPwm7Regs.HRPWR.bit.rsvd1 0x4621 %B16 #MASK=0x3
EPwm7Regs.HRPWR.bit.rsvd2 0x4621 %B16 #MASK=0x4
EPwm7Regs.HRPWR.bit.rsvd3 0x4621 %B16 #MASK=0x8
EPwm7Regs.HRPWR.bit.rsvd4 0x4621 %B16 #MASK=0x10
EPwm7Regs.HRPWR.bit.rsvd5 0x4621 %B16 #MASK=0x20
EPwm7Regs.HRPWR.bit.rsvd6 0x4621 %B16 #MASK=0x3C0
EPwm7Regs.HRPWR.bit.rsvd7 0x4621 %B16 #MASK=0x7C00
EPwm7Regs.HRPWR.bit.CALPWRON 0x4621 %B16 #MASK=0x8000
EPwm7Regs.rsvd7[0] 0x4622 %U16 #Unsigned
EPwm7Regs.rsvd7[1] 0x4623 %U16 #Unsigned
EPwm7Regs.rsvd7[2] 0x4624 %U16 #Unsigned
EPwm7Regs.rsvd7[3] 0x4625 %U16 #Unsigned
EPwm7Regs.HRMSTEP.all 0x4626 %U16 #Unsigned
EPwm7Regs.HRMSTEP.bit.HRMSTEP 0x4626 %B16 #MASK=0xFF
EPwm7Regs.HRMSTEP.bit.rsvd1 0x4626 %B16 #MASK=0xFF00
EPwm7Regs.HRCNFG2.all 0x4627 %U16 #Unsigned
EPwm7Regs.HRCNFG2.bit.EDGMODEDB 0x4627 %B16 #MASK=0x3
EPwm7Regs.HRCNFG2.bit.CTLMODEDBRED 0x4627 %B16 #MASK=0xC
EPwm7Regs.HRCNFG2.bit.CTLMODEDBFED 0x4627 %B16 #MASK=0x30
EPwm7Regs.HRCNFG2.bit.rsvd1 0x4627 %B16 #MASK=0x3FC0
EPwm7Regs.HRCNFG2.bit.rsvd2 0x4627 %B16 #MASK=0x4000
EPwm7Regs.HRCNFG2.bit.rsvd3 0x4627 %B16 #MASK=0x8000
EPwm7Regs.rsvd8[0] 0x4628 %U16 #Unsigned
EPwm7Regs.rsvd8[1] 0x4629 %U16 #Unsigned
EPwm7Regs.rsvd8[2] 0x462A %U16 #Unsigned
EPwm7Regs.rsvd8[3] 0x462B %U16 #Unsigned
EPwm7Regs.rsvd8[4] 0x462C %U16 #Unsigned
EPwm7Regs.HRPCTL.all 0x462D %U16 #Unsigned
EPwm7Regs.HRPCTL.bit.HRPE 0x462D %B16 #MASK=0x1
EPwm7Regs.HRPCTL.bit.PWMSYNCSEL 0x462D %B16 #MASK=0x2
EPwm7Regs.HRPCTL.bit.TBPHSHRLOADE 0x462D %B16 #MASK=0x4
EPwm7Regs.HRPCTL.bit.rsvd1 0x462D %B16 #MASK=0x8
EPwm7Regs.HRPCTL.bit.PWMSYNCSELX 0x462D %B16 #MASK=0x70
EPwm7Regs.HRPCTL.bit.rsvd2 0x462D %B16 #MASK=0xFF80
EPwm7Regs.TRREM.all 0x462E %U16 #Unsigned
EPwm7Regs.TRREM.bit.TRREM 0x462E %B16 #MASK=0x7FF
EPwm7Regs.TRREM.bit.rsvd1 0x462E %B16 #MASK=0xF800
EPwm7Regs.rsvd9[0] 0x462F %U16 #Unsigned
EPwm7Regs.rsvd9[1] 0x4630 %U16 #Unsigned
EPwm7Regs.rsvd9[2] 0x4631 %U16 #Unsigned
EPwm7Regs.rsvd9[3] 0x4632 %U16 #Unsigned
EPwm7Regs.rsvd9[4] 0x4633 %U16 #Unsigned
EPwm7Regs.GLDCTL.all 0x4634 %U16 #Unsigned
EPwm7Regs.GLDCTL.bit.GLD 0x4634 %B16 #MASK=0x1
EPwm7Regs.GLDCTL.bit.GLDMODE 0x4634 %B16 #MASK=0x1E
EPwm7Regs.GLDCTL.bit.OSHTMODE 0x4634 %B16 #MASK=0x20
EPwm7Regs.GLDCTL.bit.rsvd1 0x4634 %B16 #MASK=0x40
EPwm7Regs.GLDCTL.bit.GLDPRD 0x4634 %B16 #MASK=0x380
EPwm7Regs.GLDCTL.bit.GLDCNT 0x4634 %B16 #MASK=0x1C00
EPwm7Regs.GLDCTL.bit.rsvd2 0x4634 %B16 #MASK=0xE000
EPwm7Regs.GLDCFG.all 0x4635 %U16 #Unsigned
EPwm7Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4635 %B16 #MASK=0x1
EPwm7Regs.GLDCFG.bit.CMPA_CMPAHR 0x4635 %B16 #MASK=0x2
EPwm7Regs.GLDCFG.bit.CMPB_CMPBHR 0x4635 %B16 #MASK=0x4
EPwm7Regs.GLDCFG.bit.CMPC 0x4635 %B16 #MASK=0x8
EPwm7Regs.GLDCFG.bit.CMPD 0x4635 %B16 #MASK=0x10
EPwm7Regs.GLDCFG.bit.DBRED_DBREDHR 0x4635 %B16 #MASK=0x20
EPwm7Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4635 %B16 #MASK=0x40
EPwm7Regs.GLDCFG.bit.DBCTL 0x4635 %B16 #MASK=0x80
EPwm7Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4635 %B16 #MASK=0x100
EPwm7Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4635 %B16 #MASK=0x200
EPwm7Regs.GLDCFG.bit.AQCSFRC 0x4635 %B16 #MASK=0x400
EPwm7Regs.GLDCFG.bit.rsvd1 0x4635 %B16 #MASK=0xF800
EPwm7Regs.rsvd10[0] 0x4636 %U16 #Unsigned
EPwm7Regs.rsvd10[1] 0x4637 %U16 #Unsigned
EPwm7Regs.EPWMXLINK.all 0x4638 %U32 #Unsigned
EPwm7Regs.EPWMXLINK.bit.TBPRDLINK 0x4638 %B16 #MASK=0xF
EPwm7Regs.EPWMXLINK.bit.CMPALINK 0x4638 %B16 #MASK=0xF0
EPwm7Regs.EPWMXLINK.bit.CMPBLINK 0x4638 %B16 #MASK=0xF00
EPwm7Regs.EPWMXLINK.bit.CMPCLINK 0x4638 %B16 #MASK=0xF000
EPwm7Regs.EPWMXLINK.bit.CMPDLINK 0x4639 %B16 #MASK=0xF
EPwm7Regs.EPWMXLINK.bit.rsvd1 0x4639 %B16 #MASK=0xFF0
EPwm7Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4639 %B16 #MASK=0xF000
EPwm7Regs.rsvd11[0] 0x463A %U16 #Unsigned
EPwm7Regs.rsvd11[1] 0x463B %U16 #Unsigned
EPwm7Regs.rsvd11[2] 0x463C %U16 #Unsigned
EPwm7Regs.rsvd11[3] 0x463D %U16 #Unsigned
EPwm7Regs.rsvd11[4] 0x463E %U16 #Unsigned
EPwm7Regs.rsvd11[5] 0x463F %U16 #Unsigned
EPwm7Regs.AQCTLA.all 0x4640 %U16 #Unsigned
EPwm7Regs.AQCTLA.bit.ZRO 0x4640 %B16 #MASK=0x3
EPwm7Regs.AQCTLA.bit.PRD 0x4640 %B16 #MASK=0xC
EPwm7Regs.AQCTLA.bit.CAU 0x4640 %B16 #MASK=0x30
EPwm7Regs.AQCTLA.bit.CAD 0x4640 %B16 #MASK=0xC0
EPwm7Regs.AQCTLA.bit.CBU 0x4640 %B16 #MASK=0x300
EPwm7Regs.AQCTLA.bit.CBD 0x4640 %B16 #MASK=0xC00
EPwm7Regs.AQCTLA.bit.rsvd1 0x4640 %B16 #MASK=0xF000
EPwm7Regs.AQCTLA2.all 0x4641 %U16 #Unsigned
EPwm7Regs.AQCTLA2.bit.T1U 0x4641 %B16 #MASK=0x3
EPwm7Regs.AQCTLA2.bit.T1D 0x4641 %B16 #MASK=0xC
EPwm7Regs.AQCTLA2.bit.T2U 0x4641 %B16 #MASK=0x30
EPwm7Regs.AQCTLA2.bit.T2D 0x4641 %B16 #MASK=0xC0
EPwm7Regs.AQCTLA2.bit.rsvd1 0x4641 %B16 #MASK=0xFF00
EPwm7Regs.AQCTLB.all 0x4642 %U16 #Unsigned
EPwm7Regs.AQCTLB.bit.ZRO 0x4642 %B16 #MASK=0x3
EPwm7Regs.AQCTLB.bit.PRD 0x4642 %B16 #MASK=0xC
EPwm7Regs.AQCTLB.bit.CAU 0x4642 %B16 #MASK=0x30
EPwm7Regs.AQCTLB.bit.CAD 0x4642 %B16 #MASK=0xC0
EPwm7Regs.AQCTLB.bit.CBU 0x4642 %B16 #MASK=0x300
EPwm7Regs.AQCTLB.bit.CBD 0x4642 %B16 #MASK=0xC00
EPwm7Regs.AQCTLB.bit.rsvd1 0x4642 %B16 #MASK=0xF000
EPwm7Regs.AQCTLB2.all 0x4643 %U16 #Unsigned
EPwm7Regs.AQCTLB2.bit.T1U 0x4643 %B16 #MASK=0x3
EPwm7Regs.AQCTLB2.bit.T1D 0x4643 %B16 #MASK=0xC
EPwm7Regs.AQCTLB2.bit.T2U 0x4643 %B16 #MASK=0x30
EPwm7Regs.AQCTLB2.bit.T2D 0x4643 %B16 #MASK=0xC0
EPwm7Regs.AQCTLB2.bit.rsvd1 0x4643 %B16 #MASK=0xFF00
EPwm7Regs.rsvd12[0] 0x4644 %U16 #Unsigned
EPwm7Regs.rsvd12[1] 0x4645 %U16 #Unsigned
EPwm7Regs.rsvd12[2] 0x4646 %U16 #Unsigned
EPwm7Regs.AQSFRC.all 0x4647 %U16 #Unsigned
EPwm7Regs.AQSFRC.bit.ACTSFA 0x4647 %B16 #MASK=0x3
EPwm7Regs.AQSFRC.bit.OTSFA 0x4647 %B16 #MASK=0x4
EPwm7Regs.AQSFRC.bit.ACTSFB 0x4647 %B16 #MASK=0x18
EPwm7Regs.AQSFRC.bit.OTSFB 0x4647 %B16 #MASK=0x20
EPwm7Regs.AQSFRC.bit.RLDCSF 0x4647 %B16 #MASK=0xC0
EPwm7Regs.AQSFRC.bit.rsvd1 0x4647 %B16 #MASK=0xFF00
EPwm7Regs.rsvd13 0x4648 %U16 #Unsigned
EPwm7Regs.AQCSFRC.all 0x4649 %U16 #Unsigned
EPwm7Regs.AQCSFRC.bit.CSFA 0x4649 %B16 #MASK=0x3
EPwm7Regs.AQCSFRC.bit.CSFB 0x4649 %B16 #MASK=0xC
EPwm7Regs.AQCSFRC.bit.rsvd1 0x4649 %B16 #MASK=0xFFF0
EPwm7Regs.rsvd14[0] 0x464A %U16 #Unsigned
EPwm7Regs.rsvd14[1] 0x464B %U16 #Unsigned
EPwm7Regs.rsvd14[2] 0x464C %U16 #Unsigned
EPwm7Regs.rsvd14[3] 0x464D %U16 #Unsigned
EPwm7Regs.rsvd14[4] 0x464E %U16 #Unsigned
EPwm7Regs.rsvd14[5] 0x464F %U16 #Unsigned
EPwm7Regs.DBREDHR.all 0x4650 %U16 #Unsigned
EPwm7Regs.DBREDHR.bit.rsvd1 0x4650 %B16 #MASK=0x1
EPwm7Regs.DBREDHR.bit.rsvd2 0x4650 %B16 #MASK=0xFE
EPwm7Regs.DBREDHR.bit.rsvd3 0x4650 %B16 #MASK=0x100
EPwm7Regs.DBREDHR.bit.DBREDHR 0x4650 %B16 #MASK=0xFE00
EPwm7Regs.DBRED.all 0x4651 %U16 #Unsigned
EPwm7Regs.DBRED.bit.DBRED 0x4651 %B16 #MASK=0x3FFF
EPwm7Regs.DBRED.bit.rsvd1 0x4651 %B16 #MASK=0xC000
EPwm7Regs.DBFEDHR.all 0x4652 %U16 #Unsigned
EPwm7Regs.DBFEDHR.bit.rsvd1 0x4652 %B16 #MASK=0x1
EPwm7Regs.DBFEDHR.bit.rsvd2 0x4652 %B16 #MASK=0xFE
EPwm7Regs.DBFEDHR.bit.rsvd3 0x4652 %B16 #MASK=0x100
EPwm7Regs.DBFEDHR.bit.DBFEDHR 0x4652 %B16 #MASK=0xFE00
EPwm7Regs.DBFED.all 0x4653 %U16 #Unsigned
EPwm7Regs.DBFED.bit.DBFED 0x4653 %B16 #MASK=0x3FFF
EPwm7Regs.DBFED.bit.rsvd1 0x4653 %B16 #MASK=0xC000
EPwm7Regs.rsvd15[0] 0x4654 %U16 #Unsigned
EPwm7Regs.rsvd15[1] 0x4655 %U16 #Unsigned
EPwm7Regs.rsvd15[2] 0x4656 %U16 #Unsigned
EPwm7Regs.rsvd15[3] 0x4657 %U16 #Unsigned
EPwm7Regs.rsvd15[4] 0x4658 %U16 #Unsigned
EPwm7Regs.rsvd15[5] 0x4659 %U16 #Unsigned
EPwm7Regs.rsvd15[6] 0x465A %U16 #Unsigned
EPwm7Regs.rsvd15[7] 0x465B %U16 #Unsigned
EPwm7Regs.rsvd15[8] 0x465C %U16 #Unsigned
EPwm7Regs.rsvd15[9] 0x465D %U16 #Unsigned
EPwm7Regs.rsvd15[10] 0x465E %U16 #Unsigned
EPwm7Regs.rsvd15[11] 0x465F %U16 #Unsigned
EPwm7Regs.TBPHS.all 0x4660 %U32 #Unsigned
EPwm7Regs.TBPHS.bit.TBPHSHR 0x4660 %B16 #MASK=0xFFFF
EPwm7Regs.TBPHS.bit.TBPHS 0x4661 %B16 #MASK=0xFFFF
EPwm7Regs.TBPRDHR 0x4662 %U16 #Unsigned
EPwm7Regs.TBPRD 0x4663 %U16 #Unsigned
EPwm7Regs.rsvd16[0] 0x4664 %U16 #Unsigned
EPwm7Regs.rsvd16[1] 0x4665 %U16 #Unsigned
EPwm7Regs.rsvd16[2] 0x4666 %U16 #Unsigned
EPwm7Regs.rsvd16[3] 0x4667 %U16 #Unsigned
EPwm7Regs.rsvd16[4] 0x4668 %U16 #Unsigned
EPwm7Regs.rsvd16[5] 0x4669 %U16 #Unsigned
EPwm7Regs.CMPA.all 0x466A %U32 #Unsigned
EPwm7Regs.CMPA.bit.CMPAHR 0x466A %B16 #MASK=0xFFFF
EPwm7Regs.CMPA.bit.CMPA 0x466B %B16 #MASK=0xFFFF
EPwm7Regs.CMPB.all 0x466C %U32 #Unsigned
EPwm7Regs.CMPB.bit.CMPBHR 0x466C %B16 #MASK=0xFFFF
EPwm7Regs.CMPB.bit.CMPB 0x466D %B16 #MASK=0xFFFF
EPwm7Regs.rsvd17 0x466E %U16 #Unsigned
EPwm7Regs.CMPC 0x466F %U16 #Unsigned
EPwm7Regs.rsvd18 0x4670 %U16 #Unsigned
EPwm7Regs.CMPD 0x4671 %U16 #Unsigned
EPwm7Regs.rsvd19[0] 0x4672 %U16 #Unsigned
EPwm7Regs.rsvd19[1] 0x4673 %U16 #Unsigned
EPwm7Regs.GLDCTL2.all 0x4674 %U16 #Unsigned
EPwm7Regs.GLDCTL2.bit.OSHTLD 0x4674 %B16 #MASK=0x1
EPwm7Regs.GLDCTL2.bit.GFRCLD 0x4674 %B16 #MASK=0x2
EPwm7Regs.GLDCTL2.bit.rsvd1 0x4674 %B16 #MASK=0xFFFC
EPwm7Regs.rsvd20[0] 0x4675 %U16 #Unsigned
EPwm7Regs.rsvd20[1] 0x4676 %U16 #Unsigned
EPwm7Regs.SWVDELVAL 0x4677 %U16 #Unsigned
EPwm7Regs.rsvd21[0] 0x4678 %U16 #Unsigned
EPwm7Regs.rsvd21[1] 0x4679 %U16 #Unsigned
EPwm7Regs.rsvd21[2] 0x467A %U16 #Unsigned
EPwm7Regs.rsvd21[3] 0x467B %U16 #Unsigned
EPwm7Regs.rsvd21[4] 0x467C %U16 #Unsigned
EPwm7Regs.rsvd21[5] 0x467D %U16 #Unsigned
EPwm7Regs.rsvd21[6] 0x467E %U16 #Unsigned
EPwm7Regs.rsvd21[7] 0x467F %U16 #Unsigned
EPwm7Regs.TZSEL.all 0x4680 %U16 #Unsigned
EPwm7Regs.TZSEL.bit.CBC1 0x4680 %B16 #MASK=0x1
EPwm7Regs.TZSEL.bit.CBC2 0x4680 %B16 #MASK=0x2
EPwm7Regs.TZSEL.bit.CBC3 0x4680 %B16 #MASK=0x4
EPwm7Regs.TZSEL.bit.CBC4 0x4680 %B16 #MASK=0x8
EPwm7Regs.TZSEL.bit.CBC5 0x4680 %B16 #MASK=0x10
EPwm7Regs.TZSEL.bit.CBC6 0x4680 %B16 #MASK=0x20
EPwm7Regs.TZSEL.bit.DCAEVT2 0x4680 %B16 #MASK=0x40
EPwm7Regs.TZSEL.bit.DCBEVT2 0x4680 %B16 #MASK=0x80
EPwm7Regs.TZSEL.bit.OSHT1 0x4680 %B16 #MASK=0x100
EPwm7Regs.TZSEL.bit.OSHT2 0x4680 %B16 #MASK=0x200
EPwm7Regs.TZSEL.bit.OSHT3 0x4680 %B16 #MASK=0x400
EPwm7Regs.TZSEL.bit.OSHT4 0x4680 %B16 #MASK=0x800
EPwm7Regs.TZSEL.bit.OSHT5 0x4680 %B16 #MASK=0x1000
EPwm7Regs.TZSEL.bit.OSHT6 0x4680 %B16 #MASK=0x2000
EPwm7Regs.TZSEL.bit.DCAEVT1 0x4680 %B16 #MASK=0x4000
EPwm7Regs.TZSEL.bit.DCBEVT1 0x4680 %B16 #MASK=0x8000
EPwm7Regs.rsvd22 0x4681 %U16 #Unsigned
EPwm7Regs.TZDCSEL.all 0x4682 %U16 #Unsigned
EPwm7Regs.TZDCSEL.bit.DCAEVT1 0x4682 %B16 #MASK=0x7
EPwm7Regs.TZDCSEL.bit.DCAEVT2 0x4682 %B16 #MASK=0x38
EPwm7Regs.TZDCSEL.bit.DCBEVT1 0x4682 %B16 #MASK=0x1C0
EPwm7Regs.TZDCSEL.bit.DCBEVT2 0x4682 %B16 #MASK=0xE00
EPwm7Regs.TZDCSEL.bit.rsvd1 0x4682 %B16 #MASK=0xF000
EPwm7Regs.rsvd23 0x4683 %U16 #Unsigned
EPwm7Regs.TZCTL.all 0x4684 %U16 #Unsigned
EPwm7Regs.TZCTL.bit.TZA 0x4684 %B16 #MASK=0x3
EPwm7Regs.TZCTL.bit.TZB 0x4684 %B16 #MASK=0xC
EPwm7Regs.TZCTL.bit.DCAEVT1 0x4684 %B16 #MASK=0x30
EPwm7Regs.TZCTL.bit.DCAEVT2 0x4684 %B16 #MASK=0xC0
EPwm7Regs.TZCTL.bit.DCBEVT1 0x4684 %B16 #MASK=0x300
EPwm7Regs.TZCTL.bit.DCBEVT2 0x4684 %B16 #MASK=0xC00
EPwm7Regs.TZCTL.bit.rsvd1 0x4684 %B16 #MASK=0xF000
EPwm7Regs.TZCTL2.all 0x4685 %U16 #Unsigned
EPwm7Regs.TZCTL2.bit.TZAU 0x4685 %B16 #MASK=0x7
EPwm7Regs.TZCTL2.bit.TZAD 0x4685 %B16 #MASK=0x38
EPwm7Regs.TZCTL2.bit.TZBU 0x4685 %B16 #MASK=0x1C0
EPwm7Regs.TZCTL2.bit.TZBD 0x4685 %B16 #MASK=0xE00
EPwm7Regs.TZCTL2.bit.rsvd1 0x4685 %B16 #MASK=0x7000
EPwm7Regs.TZCTL2.bit.ETZE 0x4685 %B16 #MASK=0x8000
EPwm7Regs.TZCTLDCA.all 0x4686 %U16 #Unsigned
EPwm7Regs.TZCTLDCA.bit.DCAEVT1U 0x4686 %B16 #MASK=0x7
EPwm7Regs.TZCTLDCA.bit.DCAEVT1D 0x4686 %B16 #MASK=0x38
EPwm7Regs.TZCTLDCA.bit.DCAEVT2U 0x4686 %B16 #MASK=0x1C0
EPwm7Regs.TZCTLDCA.bit.DCAEVT2D 0x4686 %B16 #MASK=0xE00
EPwm7Regs.TZCTLDCA.bit.rsvd1 0x4686 %B16 #MASK=0xF000
EPwm7Regs.TZCTLDCB.all 0x4687 %U16 #Unsigned
EPwm7Regs.TZCTLDCB.bit.DCBEVT1U 0x4687 %B16 #MASK=0x7
EPwm7Regs.TZCTLDCB.bit.DCBEVT1D 0x4687 %B16 #MASK=0x38
EPwm7Regs.TZCTLDCB.bit.DCBEVT2U 0x4687 %B16 #MASK=0x1C0
EPwm7Regs.TZCTLDCB.bit.DCBEVT2D 0x4687 %B16 #MASK=0xE00
EPwm7Regs.TZCTLDCB.bit.rsvd1 0x4687 %B16 #MASK=0xF000
EPwm7Regs.rsvd24[0] 0x4688 %U16 #Unsigned
EPwm7Regs.rsvd24[1] 0x4689 %U16 #Unsigned
EPwm7Regs.rsvd24[2] 0x468A %U16 #Unsigned
EPwm7Regs.rsvd24[3] 0x468B %U16 #Unsigned
EPwm7Regs.rsvd24[4] 0x468C %U16 #Unsigned
EPwm7Regs.TZEINT.all 0x468D %U16 #Unsigned
EPwm7Regs.TZEINT.bit.rsvd1 0x468D %B16 #MASK=0x1
EPwm7Regs.TZEINT.bit.CBC 0x468D %B16 #MASK=0x2
EPwm7Regs.TZEINT.bit.OST 0x468D %B16 #MASK=0x4
EPwm7Regs.TZEINT.bit.DCAEVT1 0x468D %B16 #MASK=0x8
EPwm7Regs.TZEINT.bit.DCAEVT2 0x468D %B16 #MASK=0x10
EPwm7Regs.TZEINT.bit.DCBEVT1 0x468D %B16 #MASK=0x20
EPwm7Regs.TZEINT.bit.DCBEVT2 0x468D %B16 #MASK=0x40
EPwm7Regs.TZEINT.bit.rsvd2 0x468D %B16 #MASK=0xFF80
EPwm7Regs.rsvd25[0] 0x468E %U16 #Unsigned
EPwm7Regs.rsvd25[1] 0x468F %U16 #Unsigned
EPwm7Regs.rsvd25[2] 0x4690 %U16 #Unsigned
EPwm7Regs.rsvd25[3] 0x4691 %U16 #Unsigned
EPwm7Regs.rsvd25[4] 0x4692 %U16 #Unsigned
EPwm7Regs.TZFLG.all 0x4693 %U16 #Unsigned
EPwm7Regs.TZFLG.bit.INT 0x4693 %B16 #MASK=0x1
EPwm7Regs.TZFLG.bit.CBC 0x4693 %B16 #MASK=0x2
EPwm7Regs.TZFLG.bit.OST 0x4693 %B16 #MASK=0x4
EPwm7Regs.TZFLG.bit.DCAEVT1 0x4693 %B16 #MASK=0x8
EPwm7Regs.TZFLG.bit.DCAEVT2 0x4693 %B16 #MASK=0x10
EPwm7Regs.TZFLG.bit.DCBEVT1 0x4693 %B16 #MASK=0x20
EPwm7Regs.TZFLG.bit.DCBEVT2 0x4693 %B16 #MASK=0x40
EPwm7Regs.TZFLG.bit.rsvd1 0x4693 %B16 #MASK=0xFF80
EPwm7Regs.TZCBCFLG.all 0x4694 %U16 #Unsigned
EPwm7Regs.TZCBCFLG.bit.CBC1 0x4694 %B16 #MASK=0x1
EPwm7Regs.TZCBCFLG.bit.CBC2 0x4694 %B16 #MASK=0x2
EPwm7Regs.TZCBCFLG.bit.CBC3 0x4694 %B16 #MASK=0x4
EPwm7Regs.TZCBCFLG.bit.CBC4 0x4694 %B16 #MASK=0x8
EPwm7Regs.TZCBCFLG.bit.CBC5 0x4694 %B16 #MASK=0x10
EPwm7Regs.TZCBCFLG.bit.CBC6 0x4694 %B16 #MASK=0x20
EPwm7Regs.TZCBCFLG.bit.DCAEVT2 0x4694 %B16 #MASK=0x40
EPwm7Regs.TZCBCFLG.bit.DCBEVT2 0x4694 %B16 #MASK=0x80
EPwm7Regs.TZCBCFLG.bit.rsvd1 0x4694 %B16 #MASK=0xFF00
EPwm7Regs.TZOSTFLG.all 0x4695 %U16 #Unsigned
EPwm7Regs.TZOSTFLG.bit.OST1 0x4695 %B16 #MASK=0x1
EPwm7Regs.TZOSTFLG.bit.OST2 0x4695 %B16 #MASK=0x2
EPwm7Regs.TZOSTFLG.bit.OST3 0x4695 %B16 #MASK=0x4
EPwm7Regs.TZOSTFLG.bit.OST4 0x4695 %B16 #MASK=0x8
EPwm7Regs.TZOSTFLG.bit.OST5 0x4695 %B16 #MASK=0x10
EPwm7Regs.TZOSTFLG.bit.OST6 0x4695 %B16 #MASK=0x20
EPwm7Regs.TZOSTFLG.bit.DCAEVT1 0x4695 %B16 #MASK=0x40
EPwm7Regs.TZOSTFLG.bit.DCBEVT1 0x4695 %B16 #MASK=0x80
EPwm7Regs.TZOSTFLG.bit.rsvd1 0x4695 %B16 #MASK=0xFF00
EPwm7Regs.rsvd26 0x4696 %U16 #Unsigned
EPwm7Regs.TZCLR.all 0x4697 %U16 #Unsigned
EPwm7Regs.TZCLR.bit.INT 0x4697 %B16 #MASK=0x1
EPwm7Regs.TZCLR.bit.CBC 0x4697 %B16 #MASK=0x2
EPwm7Regs.TZCLR.bit.OST 0x4697 %B16 #MASK=0x4
EPwm7Regs.TZCLR.bit.DCAEVT1 0x4697 %B16 #MASK=0x8
EPwm7Regs.TZCLR.bit.DCAEVT2 0x4697 %B16 #MASK=0x10
EPwm7Regs.TZCLR.bit.DCBEVT1 0x4697 %B16 #MASK=0x20
EPwm7Regs.TZCLR.bit.DCBEVT2 0x4697 %B16 #MASK=0x40
EPwm7Regs.TZCLR.bit.rsvd1 0x4697 %B16 #MASK=0x3F80
EPwm7Regs.TZCLR.bit.CBCPULSE 0x4697 %B16 #MASK=0xC000
EPwm7Regs.TZCBCCLR.all 0x4698 %U16 #Unsigned
EPwm7Regs.TZCBCCLR.bit.CBC1 0x4698 %B16 #MASK=0x1
EPwm7Regs.TZCBCCLR.bit.CBC2 0x4698 %B16 #MASK=0x2
EPwm7Regs.TZCBCCLR.bit.CBC3 0x4698 %B16 #MASK=0x4
EPwm7Regs.TZCBCCLR.bit.CBC4 0x4698 %B16 #MASK=0x8
EPwm7Regs.TZCBCCLR.bit.CBC5 0x4698 %B16 #MASK=0x10
EPwm7Regs.TZCBCCLR.bit.CBC6 0x4698 %B16 #MASK=0x20
EPwm7Regs.TZCBCCLR.bit.DCAEVT2 0x4698 %B16 #MASK=0x40
EPwm7Regs.TZCBCCLR.bit.DCBEVT2 0x4698 %B16 #MASK=0x80
EPwm7Regs.TZCBCCLR.bit.rsvd1 0x4698 %B16 #MASK=0xFF00
EPwm7Regs.TZOSTCLR.all 0x4699 %U16 #Unsigned
EPwm7Regs.TZOSTCLR.bit.OST1 0x4699 %B16 #MASK=0x1
EPwm7Regs.TZOSTCLR.bit.OST2 0x4699 %B16 #MASK=0x2
EPwm7Regs.TZOSTCLR.bit.OST3 0x4699 %B16 #MASK=0x4
EPwm7Regs.TZOSTCLR.bit.OST4 0x4699 %B16 #MASK=0x8
EPwm7Regs.TZOSTCLR.bit.OST5 0x4699 %B16 #MASK=0x10
EPwm7Regs.TZOSTCLR.bit.OST6 0x4699 %B16 #MASK=0x20
EPwm7Regs.TZOSTCLR.bit.DCAEVT1 0x4699 %B16 #MASK=0x40
EPwm7Regs.TZOSTCLR.bit.DCBEVT1 0x4699 %B16 #MASK=0x80
EPwm7Regs.TZOSTCLR.bit.rsvd1 0x4699 %B16 #MASK=0xFF00
EPwm7Regs.rsvd27 0x469A %U16 #Unsigned
EPwm7Regs.TZFRC.all 0x469B %U16 #Unsigned
EPwm7Regs.TZFRC.bit.rsvd1 0x469B %B16 #MASK=0x1
EPwm7Regs.TZFRC.bit.CBC 0x469B %B16 #MASK=0x2
EPwm7Regs.TZFRC.bit.OST 0x469B %B16 #MASK=0x4
EPwm7Regs.TZFRC.bit.DCAEVT1 0x469B %B16 #MASK=0x8
EPwm7Regs.TZFRC.bit.DCAEVT2 0x469B %B16 #MASK=0x10
EPwm7Regs.TZFRC.bit.DCBEVT1 0x469B %B16 #MASK=0x20
EPwm7Regs.TZFRC.bit.DCBEVT2 0x469B %B16 #MASK=0x40
EPwm7Regs.TZFRC.bit.rsvd2 0x469B %B16 #MASK=0xFF80
EPwm7Regs.rsvd28[0] 0x469C %U16 #Unsigned
EPwm7Regs.rsvd28[1] 0x469D %U16 #Unsigned
EPwm7Regs.rsvd28[2] 0x469E %U16 #Unsigned
EPwm7Regs.rsvd28[3] 0x469F %U16 #Unsigned
EPwm7Regs.rsvd28[4] 0x46A0 %U16 #Unsigned
EPwm7Regs.rsvd28[5] 0x46A1 %U16 #Unsigned
EPwm7Regs.rsvd28[6] 0x46A2 %U16 #Unsigned
EPwm7Regs.rsvd28[7] 0x46A3 %U16 #Unsigned
EPwm7Regs.ETSEL.all 0x46A4 %U16 #Unsigned
EPwm7Regs.ETSEL.bit.INTSEL 0x46A4 %B16 #MASK=0x7
EPwm7Regs.ETSEL.bit.INTEN 0x46A4 %B16 #MASK=0x8
EPwm7Regs.ETSEL.bit.SOCASELCMP 0x46A4 %B16 #MASK=0x10
EPwm7Regs.ETSEL.bit.SOCBSELCMP 0x46A4 %B16 #MASK=0x20
EPwm7Regs.ETSEL.bit.INTSELCMP 0x46A4 %B16 #MASK=0x40
EPwm7Regs.ETSEL.bit.rsvd1 0x46A4 %B16 #MASK=0x80
EPwm7Regs.ETSEL.bit.SOCASEL 0x46A4 %B16 #MASK=0x700
EPwm7Regs.ETSEL.bit.SOCAEN 0x46A4 %B16 #MASK=0x800
EPwm7Regs.ETSEL.bit.SOCBSEL 0x46A4 %B16 #MASK=0x7000
EPwm7Regs.ETSEL.bit.SOCBEN 0x46A4 %B16 #MASK=0x8000
EPwm7Regs.rsvd29 0x46A5 %U16 #Unsigned
EPwm7Regs.ETPS.all 0x46A6 %U16 #Unsigned
EPwm7Regs.ETPS.bit.INTPRD 0x46A6 %B16 #MASK=0x3
EPwm7Regs.ETPS.bit.INTCNT 0x46A6 %B16 #MASK=0xC
EPwm7Regs.ETPS.bit.INTPSSEL 0x46A6 %B16 #MASK=0x10
EPwm7Regs.ETPS.bit.SOCPSSEL 0x46A6 %B16 #MASK=0x20
EPwm7Regs.ETPS.bit.rsvd1 0x46A6 %B16 #MASK=0xC0
EPwm7Regs.ETPS.bit.SOCAPRD 0x46A6 %B16 #MASK=0x300
EPwm7Regs.ETPS.bit.SOCACNT 0x46A6 %B16 #MASK=0xC00
EPwm7Regs.ETPS.bit.SOCBPRD 0x46A6 %B16 #MASK=0x3000
EPwm7Regs.ETPS.bit.SOCBCNT 0x46A6 %B16 #MASK=0xC000
EPwm7Regs.rsvd30 0x46A7 %U16 #Unsigned
EPwm7Regs.ETFLG.all 0x46A8 %U16 #Unsigned
EPwm7Regs.ETFLG.bit.INT 0x46A8 %B16 #MASK=0x1
EPwm7Regs.ETFLG.bit.rsvd1 0x46A8 %B16 #MASK=0x2
EPwm7Regs.ETFLG.bit.SOCA 0x46A8 %B16 #MASK=0x4
EPwm7Regs.ETFLG.bit.SOCB 0x46A8 %B16 #MASK=0x8
EPwm7Regs.ETFLG.bit.rsvd2 0x46A8 %B16 #MASK=0xFFF0
EPwm7Regs.rsvd31 0x46A9 %U16 #Unsigned
EPwm7Regs.ETCLR.all 0x46AA %U16 #Unsigned
EPwm7Regs.ETCLR.bit.INT 0x46AA %B16 #MASK=0x1
EPwm7Regs.ETCLR.bit.rsvd1 0x46AA %B16 #MASK=0x2
EPwm7Regs.ETCLR.bit.SOCA 0x46AA %B16 #MASK=0x4
EPwm7Regs.ETCLR.bit.SOCB 0x46AA %B16 #MASK=0x8
EPwm7Regs.ETCLR.bit.rsvd2 0x46AA %B16 #MASK=0xFFF0
EPwm7Regs.rsvd32 0x46AB %U16 #Unsigned
EPwm7Regs.ETFRC.all 0x46AC %U16 #Unsigned
EPwm7Regs.ETFRC.bit.INT 0x46AC %B16 #MASK=0x1
EPwm7Regs.ETFRC.bit.rsvd1 0x46AC %B16 #MASK=0x2
EPwm7Regs.ETFRC.bit.SOCA 0x46AC %B16 #MASK=0x4
EPwm7Regs.ETFRC.bit.SOCB 0x46AC %B16 #MASK=0x8
EPwm7Regs.ETFRC.bit.rsvd2 0x46AC %B16 #MASK=0xFFF0
EPwm7Regs.rsvd33 0x46AD %U16 #Unsigned
EPwm7Regs.ETINTPS.all 0x46AE %U16 #Unsigned
EPwm7Regs.ETINTPS.bit.INTPRD2 0x46AE %B16 #MASK=0xF
EPwm7Regs.ETINTPS.bit.INTCNT2 0x46AE %B16 #MASK=0xF0
EPwm7Regs.ETINTPS.bit.rsvd1 0x46AE %B16 #MASK=0xFF00
EPwm7Regs.rsvd34 0x46AF %U16 #Unsigned
EPwm7Regs.ETSOCPS.all 0x46B0 %U16 #Unsigned
EPwm7Regs.ETSOCPS.bit.SOCAPRD2 0x46B0 %B16 #MASK=0xF
EPwm7Regs.ETSOCPS.bit.SOCACNT2 0x46B0 %B16 #MASK=0xF0
EPwm7Regs.ETSOCPS.bit.SOCBPRD2 0x46B0 %B16 #MASK=0xF00
EPwm7Regs.ETSOCPS.bit.SOCBCNT2 0x46B0 %B16 #MASK=0xF000
EPwm7Regs.rsvd35 0x46B1 %U16 #Unsigned
EPwm7Regs.ETCNTINITCTL.all 0x46B2 %U16 #Unsigned
EPwm7Regs.ETCNTINITCTL.bit.rsvd1 0x46B2 %B16 #MASK=0x3FF
EPwm7Regs.ETCNTINITCTL.bit.INTINITFRC 0x46B2 %B16 #MASK=0x400
EPwm7Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x46B2 %B16 #MASK=0x800
EPwm7Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x46B2 %B16 #MASK=0x1000
EPwm7Regs.ETCNTINITCTL.bit.INTINITEN 0x46B2 %B16 #MASK=0x2000
EPwm7Regs.ETCNTINITCTL.bit.SOCAINITEN 0x46B2 %B16 #MASK=0x4000
EPwm7Regs.ETCNTINITCTL.bit.SOCBINITEN 0x46B2 %B16 #MASK=0x8000
EPwm7Regs.rsvd36 0x46B3 %U16 #Unsigned
EPwm7Regs.ETCNTINIT.all 0x46B4 %U16 #Unsigned
EPwm7Regs.ETCNTINIT.bit.INTINIT 0x46B4 %B16 #MASK=0xF
EPwm7Regs.ETCNTINIT.bit.SOCAINIT 0x46B4 %B16 #MASK=0xF0
EPwm7Regs.ETCNTINIT.bit.SOCBINIT 0x46B4 %B16 #MASK=0xF00
EPwm7Regs.ETCNTINIT.bit.rsvd1 0x46B4 %B16 #MASK=0xF000
EPwm7Regs.rsvd37[0] 0x46B5 %U16 #Unsigned
EPwm7Regs.rsvd37[1] 0x46B6 %U16 #Unsigned
EPwm7Regs.rsvd37[2] 0x46B7 %U16 #Unsigned
EPwm7Regs.rsvd37[3] 0x46B8 %U16 #Unsigned
EPwm7Regs.rsvd37[4] 0x46B9 %U16 #Unsigned
EPwm7Regs.rsvd37[5] 0x46BA %U16 #Unsigned
EPwm7Regs.rsvd37[6] 0x46BB %U16 #Unsigned
EPwm7Regs.rsvd37[7] 0x46BC %U16 #Unsigned
EPwm7Regs.rsvd37[8] 0x46BD %U16 #Unsigned
EPwm7Regs.rsvd37[9] 0x46BE %U16 #Unsigned
EPwm7Regs.rsvd37[10] 0x46BF %U16 #Unsigned
EPwm7Regs.DCTRIPSEL.all 0x46C0 %U16 #Unsigned
EPwm7Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x46C0 %B16 #MASK=0xF
EPwm7Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x46C0 %B16 #MASK=0xF0
EPwm7Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x46C0 %B16 #MASK=0xF00
EPwm7Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x46C0 %B16 #MASK=0xF000
EPwm7Regs.rsvd38[0] 0x46C1 %U16 #Unsigned
EPwm7Regs.rsvd38[1] 0x46C2 %U16 #Unsigned
EPwm7Regs.DCACTL.all 0x46C3 %U16 #Unsigned
EPwm7Regs.DCACTL.bit.EVT1SRCSEL 0x46C3 %B16 #MASK=0x1
EPwm7Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x46C3 %B16 #MASK=0x2
EPwm7Regs.DCACTL.bit.EVT1SOCE 0x46C3 %B16 #MASK=0x4
EPwm7Regs.DCACTL.bit.EVT1SYNCE 0x46C3 %B16 #MASK=0x8
EPwm7Regs.DCACTL.bit.EVT1LATSEL 0x46C3 %B16 #MASK=0x10
EPwm7Regs.DCACTL.bit.EVT1LATCLRSEL 0x46C3 %B16 #MASK=0x60
EPwm7Regs.DCACTL.bit.EVT1LAT 0x46C3 %B16 #MASK=0x80
EPwm7Regs.DCACTL.bit.EVT2SRCSEL 0x46C3 %B16 #MASK=0x100
EPwm7Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x46C3 %B16 #MASK=0x200
EPwm7Regs.DCACTL.bit.rsvd1 0x46C3 %B16 #MASK=0xC00
EPwm7Regs.DCACTL.bit.EVT2LATSEL 0x46C3 %B16 #MASK=0x1000
EPwm7Regs.DCACTL.bit.EVT2LATCLRSEL 0x46C3 %B16 #MASK=0x6000
EPwm7Regs.DCACTL.bit.EVT2LAT 0x46C3 %B16 #MASK=0x8000
EPwm7Regs.DCBCTL.all 0x46C4 %U16 #Unsigned
EPwm7Regs.DCBCTL.bit.EVT1SRCSEL 0x46C4 %B16 #MASK=0x1
EPwm7Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x46C4 %B16 #MASK=0x2
EPwm7Regs.DCBCTL.bit.EVT1SOCE 0x46C4 %B16 #MASK=0x4
EPwm7Regs.DCBCTL.bit.EVT1SYNCE 0x46C4 %B16 #MASK=0x8
EPwm7Regs.DCBCTL.bit.EVT1LATSEL 0x46C4 %B16 #MASK=0x10
EPwm7Regs.DCBCTL.bit.EVT1LATCLRSEL 0x46C4 %B16 #MASK=0x60
EPwm7Regs.DCBCTL.bit.EVT1LAT 0x46C4 %B16 #MASK=0x80
EPwm7Regs.DCBCTL.bit.EVT2SRCSEL 0x46C4 %B16 #MASK=0x100
EPwm7Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x46C4 %B16 #MASK=0x200
EPwm7Regs.DCBCTL.bit.rsvd1 0x46C4 %B16 #MASK=0xC00
EPwm7Regs.DCBCTL.bit.EVT2LATSEL 0x46C4 %B16 #MASK=0x1000
EPwm7Regs.DCBCTL.bit.EVT2LATCLRSEL 0x46C4 %B16 #MASK=0x6000
EPwm7Regs.DCBCTL.bit.EVT2LAT 0x46C4 %B16 #MASK=0x8000
EPwm7Regs.rsvd39[0] 0x46C5 %U16 #Unsigned
EPwm7Regs.rsvd39[1] 0x46C6 %U16 #Unsigned
EPwm7Regs.DCFCTL.all 0x46C7 %U16 #Unsigned
EPwm7Regs.DCFCTL.bit.SRCSEL 0x46C7 %B16 #MASK=0x3
EPwm7Regs.DCFCTL.bit.BLANKE 0x46C7 %B16 #MASK=0x4
EPwm7Regs.DCFCTL.bit.BLANKINV 0x46C7 %B16 #MASK=0x8
EPwm7Regs.DCFCTL.bit.PULSESEL 0x46C7 %B16 #MASK=0x30
EPwm7Regs.DCFCTL.bit.EDGEFILTSEL 0x46C7 %B16 #MASK=0x40
EPwm7Regs.DCFCTL.bit.rsvd1 0x46C7 %B16 #MASK=0x80
EPwm7Regs.DCFCTL.bit.EDGEMODE 0x46C7 %B16 #MASK=0x300
EPwm7Regs.DCFCTL.bit.EDGECOUNT 0x46C7 %B16 #MASK=0x1C00
EPwm7Regs.DCFCTL.bit.EDGESTATUS 0x46C7 %B16 #MASK=0xE000
EPwm7Regs.DCCAPCTL.all 0x46C8 %U16 #Unsigned
EPwm7Regs.DCCAPCTL.bit.CAPE 0x46C8 %B16 #MASK=0x1
EPwm7Regs.DCCAPCTL.bit.SHDWMODE 0x46C8 %B16 #MASK=0x2
EPwm7Regs.DCCAPCTL.bit.rsvd1 0x46C8 %B16 #MASK=0x1FFC
EPwm7Regs.DCCAPCTL.bit.CAPSTS 0x46C8 %B16 #MASK=0x2000
EPwm7Regs.DCCAPCTL.bit.CAPCLR 0x46C8 %B16 #MASK=0x4000
EPwm7Regs.DCCAPCTL.bit.CAPMODE 0x46C8 %B16 #MASK=0x8000
EPwm7Regs.DCFOFFSET 0x46C9 %U16 #Unsigned
EPwm7Regs.DCFOFFSETCNT 0x46CA %U16 #Unsigned
EPwm7Regs.DCFWINDOW 0x46CB %U16 #Unsigned
EPwm7Regs.DCFWINDOWCNT 0x46CC %U16 #Unsigned
EPwm7Regs.BLANKPULSEMIXSEL.all 0x46CD %U16 #Unsigned
EPwm7Regs.BLANKPULSEMIXSEL.bit.ZRO 0x46CD %B16 #MASK=0x1
EPwm7Regs.BLANKPULSEMIXSEL.bit.PRD 0x46CD %B16 #MASK=0x2
EPwm7Regs.BLANKPULSEMIXSEL.bit.CAU 0x46CD %B16 #MASK=0x4
EPwm7Regs.BLANKPULSEMIXSEL.bit.CAD 0x46CD %B16 #MASK=0x8
EPwm7Regs.BLANKPULSEMIXSEL.bit.CBU 0x46CD %B16 #MASK=0x10
EPwm7Regs.BLANKPULSEMIXSEL.bit.CBD 0x46CD %B16 #MASK=0x20
EPwm7Regs.BLANKPULSEMIXSEL.bit.CCU 0x46CD %B16 #MASK=0x40
EPwm7Regs.BLANKPULSEMIXSEL.bit.CCD 0x46CD %B16 #MASK=0x80
EPwm7Regs.BLANKPULSEMIXSEL.bit.CDU 0x46CD %B16 #MASK=0x100
EPwm7Regs.BLANKPULSEMIXSEL.bit.CDD 0x46CD %B16 #MASK=0x200
EPwm7Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x46CD %B16 #MASK=0xFC00
EPwm7Regs.rsvd40 0x46CE %U16 #Unsigned
EPwm7Regs.DCCAP 0x46CF %U16 #Unsigned
EPwm7Regs.rsvd41[0] 0x46D0 %U16 #Unsigned
EPwm7Regs.rsvd41[1] 0x46D1 %U16 #Unsigned
EPwm7Regs.DCAHTRIPSEL.all 0x46D2 %U16 #Unsigned
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x46D2 %B16 #MASK=0x1
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x46D2 %B16 #MASK=0x2
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x46D2 %B16 #MASK=0x4
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x46D2 %B16 #MASK=0x8
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x46D2 %B16 #MASK=0x10
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x46D2 %B16 #MASK=0x20
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x46D2 %B16 #MASK=0x40
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x46D2 %B16 #MASK=0x80
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x46D2 %B16 #MASK=0x100
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x46D2 %B16 #MASK=0x200
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x46D2 %B16 #MASK=0x400
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x46D2 %B16 #MASK=0x800
EPwm7Regs.DCAHTRIPSEL.bit.rsvd1 0x46D2 %B16 #MASK=0x1000
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x46D2 %B16 #MASK=0x2000
EPwm7Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x46D2 %B16 #MASK=0x4000
EPwm7Regs.DCAHTRIPSEL.bit.rsvd2 0x46D2 %B16 #MASK=0x8000
EPwm7Regs.DCALTRIPSEL.all 0x46D3 %U16 #Unsigned
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x46D3 %B16 #MASK=0x1
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x46D3 %B16 #MASK=0x2
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x46D3 %B16 #MASK=0x4
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x46D3 %B16 #MASK=0x8
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x46D3 %B16 #MASK=0x10
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x46D3 %B16 #MASK=0x20
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x46D3 %B16 #MASK=0x40
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x46D3 %B16 #MASK=0x80
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x46D3 %B16 #MASK=0x100
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x46D3 %B16 #MASK=0x200
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x46D3 %B16 #MASK=0x400
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x46D3 %B16 #MASK=0x800
EPwm7Regs.DCALTRIPSEL.bit.rsvd1 0x46D3 %B16 #MASK=0x1000
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x46D3 %B16 #MASK=0x2000
EPwm7Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x46D3 %B16 #MASK=0x4000
EPwm7Regs.DCALTRIPSEL.bit.rsvd2 0x46D3 %B16 #MASK=0x8000
EPwm7Regs.DCBHTRIPSEL.all 0x46D4 %U16 #Unsigned
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x46D4 %B16 #MASK=0x1
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x46D4 %B16 #MASK=0x2
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x46D4 %B16 #MASK=0x4
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x46D4 %B16 #MASK=0x8
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x46D4 %B16 #MASK=0x10
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x46D4 %B16 #MASK=0x20
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x46D4 %B16 #MASK=0x40
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x46D4 %B16 #MASK=0x80
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x46D4 %B16 #MASK=0x100
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x46D4 %B16 #MASK=0x200
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x46D4 %B16 #MASK=0x400
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x46D4 %B16 #MASK=0x800
EPwm7Regs.DCBHTRIPSEL.bit.rsvd1 0x46D4 %B16 #MASK=0x1000
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x46D4 %B16 #MASK=0x2000
EPwm7Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x46D4 %B16 #MASK=0x4000
EPwm7Regs.DCBHTRIPSEL.bit.rsvd2 0x46D4 %B16 #MASK=0x8000
EPwm7Regs.DCBLTRIPSEL.all 0x46D5 %U16 #Unsigned
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x46D5 %B16 #MASK=0x1
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x46D5 %B16 #MASK=0x2
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x46D5 %B16 #MASK=0x4
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x46D5 %B16 #MASK=0x8
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x46D5 %B16 #MASK=0x10
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x46D5 %B16 #MASK=0x20
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x46D5 %B16 #MASK=0x40
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x46D5 %B16 #MASK=0x80
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x46D5 %B16 #MASK=0x100
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x46D5 %B16 #MASK=0x200
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x46D5 %B16 #MASK=0x400
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x46D5 %B16 #MASK=0x800
EPwm7Regs.DCBLTRIPSEL.bit.rsvd1 0x46D5 %B16 #MASK=0x1000
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x46D5 %B16 #MASK=0x2000
EPwm7Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x46D5 %B16 #MASK=0x4000
EPwm7Regs.DCBLTRIPSEL.bit.rsvd2 0x46D5 %B16 #MASK=0x8000
EPwm7Regs.rsvd42[0] 0x46D6 %U16 #Unsigned
EPwm7Regs.rsvd42[1] 0x46D7 %U16 #Unsigned
EPwm7Regs.rsvd42[2] 0x46D8 %U16 #Unsigned
EPwm7Regs.rsvd42[3] 0x46D9 %U16 #Unsigned
EPwm7Regs.rsvd42[4] 0x46DA %U16 #Unsigned
EPwm7Regs.rsvd42[5] 0x46DB %U16 #Unsigned
EPwm7Regs.rsvd42[6] 0x46DC %U16 #Unsigned
EPwm7Regs.rsvd42[7] 0x46DD %U16 #Unsigned
EPwm7Regs.rsvd42[8] 0x46DE %U16 #Unsigned
EPwm7Regs.rsvd42[9] 0x46DF %U16 #Unsigned
EPwm7Regs.rsvd42[10] 0x46E0 %U16 #Unsigned
EPwm7Regs.rsvd42[11] 0x46E1 %U16 #Unsigned
EPwm7Regs.rsvd42[12] 0x46E2 %U16 #Unsigned
EPwm7Regs.rsvd42[13] 0x46E3 %U16 #Unsigned
EPwm7Regs.rsvd42[14] 0x46E4 %U16 #Unsigned
EPwm7Regs.rsvd42[15] 0x46E5 %U16 #Unsigned
EPwm7Regs.rsvd42[16] 0x46E6 %U16 #Unsigned
EPwm7Regs.rsvd42[17] 0x46E7 %U16 #Unsigned
EPwm7Regs.rsvd42[18] 0x46E8 %U16 #Unsigned
EPwm7Regs.rsvd42[19] 0x46E9 %U16 #Unsigned
EPwm7Regs.rsvd42[20] 0x46EA %U16 #Unsigned
EPwm7Regs.rsvd42[21] 0x46EB %U16 #Unsigned
EPwm7Regs.rsvd42[22] 0x46EC %U16 #Unsigned
EPwm7Regs.rsvd42[23] 0x46ED %U16 #Unsigned
EPwm7Regs.rsvd42[24] 0x46EE %U16 #Unsigned
EPwm7Regs.rsvd42[25] 0x46EF %U16 #Unsigned
EPwm7Regs.rsvd42[26] 0x46F0 %U16 #Unsigned
EPwm7Regs.rsvd42[27] 0x46F1 %U16 #Unsigned
EPwm7Regs.rsvd42[28] 0x46F2 %U16 #Unsigned
EPwm7Regs.rsvd42[29] 0x46F3 %U16 #Unsigned
EPwm7Regs.rsvd42[30] 0x46F4 %U16 #Unsigned
EPwm7Regs.rsvd42[31] 0x46F5 %U16 #Unsigned
EPwm7Regs.rsvd42[32] 0x46F6 %U16 #Unsigned
EPwm7Regs.rsvd42[33] 0x46F7 %U16 #Unsigned
EPwm7Regs.rsvd42[34] 0x46F8 %U16 #Unsigned
EPwm7Regs.rsvd42[35] 0x46F9 %U16 #Unsigned
EPwm7Regs.EPWMLOCK.all 0x46FA %U32 #Unsigned
EPwm7Regs.EPWMLOCK.bit.HRLOCK 0x46FA %B16 #MASK=0x1
EPwm7Regs.EPWMLOCK.bit.GLLOCK 0x46FA %B16 #MASK=0x2
EPwm7Regs.EPWMLOCK.bit.TZCFGLOCK 0x46FA %B16 #MASK=0x4
EPwm7Regs.EPWMLOCK.bit.TZCLRLOCK 0x46FA %B16 #MASK=0x8
EPwm7Regs.EPWMLOCK.bit.DCLOCK 0x46FA %B16 #MASK=0x10
EPwm7Regs.EPWMLOCK.bit.rsvd1 0x46FA %B16 #MASK=0xFFE0
EPwm7Regs.EPWMLOCK.bit.KEY 0x46FB %B16 #MASK=0xFFFF
EPwm7Regs.rsvd43 0x46FC %U16 #Unsigned
EPwm7Regs.HWVDELVAL 0x46FD %U16 #Unsigned
EPwm7Regs.VCNTVAL 0x46FE %U16 #Unsigned
EPwm8Regs.TBCTL.all 0x4700 %U16 #Unsigned
EPwm8Regs.TBCTL.bit.CTRMODE 0x4700 %B16 #MASK=0x3
EPwm8Regs.TBCTL.bit.PHSEN 0x4700 %B16 #MASK=0x4
EPwm8Regs.TBCTL.bit.PRDLD 0x4700 %B16 #MASK=0x8
EPwm8Regs.TBCTL.bit.rsvd1 0x4700 %B16 #MASK=0x30
EPwm8Regs.TBCTL.bit.SWFSYNC 0x4700 %B16 #MASK=0x40
EPwm8Regs.TBCTL.bit.HSPCLKDIV 0x4700 %B16 #MASK=0x380
EPwm8Regs.TBCTL.bit.CLKDIV 0x4700 %B16 #MASK=0x1C00
EPwm8Regs.TBCTL.bit.PHSDIR 0x4700 %B16 #MASK=0x2000
EPwm8Regs.TBCTL.bit.FREE_SOFT 0x4700 %B16 #MASK=0xC000
EPwm8Regs.TBCTL2.all 0x4701 %U16 #Unsigned
EPwm8Regs.TBCTL2.bit.rsvd1 0x4701 %B16 #MASK=0x1F
EPwm8Regs.TBCTL2.bit.rsvd2 0x4701 %B16 #MASK=0x20
EPwm8Regs.TBCTL2.bit.OSHTSYNCMODE 0x4701 %B16 #MASK=0x40
EPwm8Regs.TBCTL2.bit.OSHTSYNC 0x4701 %B16 #MASK=0x80
EPwm8Regs.TBCTL2.bit.rsvd3 0x4701 %B16 #MASK=0xF00
EPwm8Regs.TBCTL2.bit.rsvd4 0x4701 %B16 #MASK=0x3000
EPwm8Regs.TBCTL2.bit.PRDLDSYNC 0x4701 %B16 #MASK=0xC000
EPwm8Regs.rsvd1 0x4702 %U16 #Unsigned
EPwm8Regs.EPWMSYNCINSEL.all 0x4703 %U16 #Unsigned
EPwm8Regs.EPWMSYNCINSEL.bit.SEL 0x4703 %B16 #MASK=0x1F
EPwm8Regs.EPWMSYNCINSEL.bit.rsvd1 0x4703 %B16 #MASK=0xFFE0
EPwm8Regs.TBCTR 0x4704 %U16 #Unsigned
EPwm8Regs.TBSTS.all 0x4705 %U16 #Unsigned
EPwm8Regs.TBSTS.bit.CTRDIR 0x4705 %B16 #MASK=0x1
EPwm8Regs.TBSTS.bit.SYNCI 0x4705 %B16 #MASK=0x2
EPwm8Regs.TBSTS.bit.CTRMAX 0x4705 %B16 #MASK=0x4
EPwm8Regs.TBSTS.bit.rsvd1 0x4705 %B16 #MASK=0xFFF8
EPwm8Regs.EPWMSYNCOUTEN.all 0x4706 %U16 #Unsigned
EPwm8Regs.EPWMSYNCOUTEN.bit.SWEN 0x4706 %B16 #MASK=0x1
EPwm8Regs.EPWMSYNCOUTEN.bit.ZEROEN 0x4706 %B16 #MASK=0x2
EPwm8Regs.EPWMSYNCOUTEN.bit.CMPBEN 0x4706 %B16 #MASK=0x4
EPwm8Regs.EPWMSYNCOUTEN.bit.CMPCEN 0x4706 %B16 #MASK=0x8
EPwm8Regs.EPWMSYNCOUTEN.bit.CMPDEN 0x4706 %B16 #MASK=0x10
EPwm8Regs.EPWMSYNCOUTEN.bit.DCAEVT1EN 0x4706 %B16 #MASK=0x20
EPwm8Regs.EPWMSYNCOUTEN.bit.DCBEVT1EN 0x4706 %B16 #MASK=0x40
EPwm8Regs.EPWMSYNCOUTEN.bit.rsvd1 0x4706 %B16 #MASK=0x80
EPwm8Regs.EPWMSYNCOUTEN.bit.rsvd2 0x4706 %B16 #MASK=0xFF00
EPwm8Regs.TBCTL3.all 0x4707 %U16 #Unsigned
EPwm8Regs.TBCTL3.bit.OSSFRCEN 0x4707 %B16 #MASK=0x1
EPwm8Regs.TBCTL3.bit.rsvd1 0x4707 %B16 #MASK=0xFFFE
EPwm8Regs.CMPCTL.all 0x4708 %U16 #Unsigned
EPwm8Regs.CMPCTL.bit.LOADAMODE 0x4708 %B16 #MASK=0x3
EPwm8Regs.CMPCTL.bit.LOADBMODE 0x4708 %B16 #MASK=0xC
EPwm8Regs.CMPCTL.bit.SHDWAMODE 0x4708 %B16 #MASK=0x10
EPwm8Regs.CMPCTL.bit.rsvd1 0x4708 %B16 #MASK=0x20
EPwm8Regs.CMPCTL.bit.SHDWBMODE 0x4708 %B16 #MASK=0x40
EPwm8Regs.CMPCTL.bit.rsvd2 0x4708 %B16 #MASK=0x80
EPwm8Regs.CMPCTL.bit.SHDWAFULL 0x4708 %B16 #MASK=0x100
EPwm8Regs.CMPCTL.bit.SHDWBFULL 0x4708 %B16 #MASK=0x200
EPwm8Regs.CMPCTL.bit.LOADASYNC 0x4708 %B16 #MASK=0xC00
EPwm8Regs.CMPCTL.bit.LOADBSYNC 0x4708 %B16 #MASK=0x3000
EPwm8Regs.CMPCTL.bit.rsvd3 0x4708 %B16 #MASK=0xC000
EPwm8Regs.CMPCTL2.all 0x4709 %U16 #Unsigned
EPwm8Regs.CMPCTL2.bit.LOADCMODE 0x4709 %B16 #MASK=0x3
EPwm8Regs.CMPCTL2.bit.LOADDMODE 0x4709 %B16 #MASK=0xC
EPwm8Regs.CMPCTL2.bit.SHDWCMODE 0x4709 %B16 #MASK=0x10
EPwm8Regs.CMPCTL2.bit.rsvd1 0x4709 %B16 #MASK=0x20
EPwm8Regs.CMPCTL2.bit.SHDWDMODE 0x4709 %B16 #MASK=0x40
EPwm8Regs.CMPCTL2.bit.rsvd2 0x4709 %B16 #MASK=0x380
EPwm8Regs.CMPCTL2.bit.LOADCSYNC 0x4709 %B16 #MASK=0xC00
EPwm8Regs.CMPCTL2.bit.LOADDSYNC 0x4709 %B16 #MASK=0x3000
EPwm8Regs.CMPCTL2.bit.rsvd3 0x4709 %B16 #MASK=0xC000
EPwm8Regs.rsvd2[0] 0x470A %U16 #Unsigned
EPwm8Regs.rsvd2[1] 0x470B %U16 #Unsigned
EPwm8Regs.DBCTL.all 0x470C %U16 #Unsigned
EPwm8Regs.DBCTL.bit.OUT_MODE 0x470C %B16 #MASK=0x3
EPwm8Regs.DBCTL.bit.POLSEL 0x470C %B16 #MASK=0xC
EPwm8Regs.DBCTL.bit.IN_MODE 0x470C %B16 #MASK=0x30
EPwm8Regs.DBCTL.bit.LOADREDMODE 0x470C %B16 #MASK=0xC0
EPwm8Regs.DBCTL.bit.LOADFEDMODE 0x470C %B16 #MASK=0x300
EPwm8Regs.DBCTL.bit.SHDWDBREDMODE 0x470C %B16 #MASK=0x400
EPwm8Regs.DBCTL.bit.SHDWDBFEDMODE 0x470C %B16 #MASK=0x800
EPwm8Regs.DBCTL.bit.OUTSWAP 0x470C %B16 #MASK=0x3000
EPwm8Regs.DBCTL.bit.DEDB_MODE 0x470C %B16 #MASK=0x4000
EPwm8Regs.DBCTL.bit.HALFCYCLE 0x470C %B16 #MASK=0x8000
EPwm8Regs.DBCTL2.all 0x470D %U16 #Unsigned
EPwm8Regs.DBCTL2.bit.LOADDBCTLMODE 0x470D %B16 #MASK=0x3
EPwm8Regs.DBCTL2.bit.SHDWDBCTLMODE 0x470D %B16 #MASK=0x4
EPwm8Regs.DBCTL2.bit.rsvd1 0x470D %B16 #MASK=0xFFF8
EPwm8Regs.rsvd3[0] 0x470E %U16 #Unsigned
EPwm8Regs.rsvd3[1] 0x470F %U16 #Unsigned
EPwm8Regs.AQCTL.all 0x4710 %U16 #Unsigned
EPwm8Regs.AQCTL.bit.LDAQAMODE 0x4710 %B16 #MASK=0x3
EPwm8Regs.AQCTL.bit.LDAQBMODE 0x4710 %B16 #MASK=0xC
EPwm8Regs.AQCTL.bit.SHDWAQAMODE 0x4710 %B16 #MASK=0x10
EPwm8Regs.AQCTL.bit.rsvd1 0x4710 %B16 #MASK=0x20
EPwm8Regs.AQCTL.bit.SHDWAQBMODE 0x4710 %B16 #MASK=0x40
EPwm8Regs.AQCTL.bit.rsvd2 0x4710 %B16 #MASK=0x80
EPwm8Regs.AQCTL.bit.LDAQASYNC 0x4710 %B16 #MASK=0x300
EPwm8Regs.AQCTL.bit.LDAQBSYNC 0x4710 %B16 #MASK=0xC00
EPwm8Regs.AQCTL.bit.rsvd3 0x4710 %B16 #MASK=0xF000
EPwm8Regs.AQTSRCSEL.all 0x4711 %U16 #Unsigned
EPwm8Regs.AQTSRCSEL.bit.T1SEL 0x4711 %B16 #MASK=0xF
EPwm8Regs.AQTSRCSEL.bit.T2SEL 0x4711 %B16 #MASK=0xF0
EPwm8Regs.AQTSRCSEL.bit.rsvd1 0x4711 %B16 #MASK=0xFF00
EPwm8Regs.rsvd4[0] 0x4712 %U16 #Unsigned
EPwm8Regs.rsvd4[1] 0x4713 %U16 #Unsigned
EPwm8Regs.PCCTL.all 0x4714 %U16 #Unsigned
EPwm8Regs.PCCTL.bit.CHPEN 0x4714 %B16 #MASK=0x1
EPwm8Regs.PCCTL.bit.OSHTWTH 0x4714 %B16 #MASK=0x1E
EPwm8Regs.PCCTL.bit.CHPFREQ 0x4714 %B16 #MASK=0xE0
EPwm8Regs.PCCTL.bit.CHPDUTY 0x4714 %B16 #MASK=0x700
EPwm8Regs.PCCTL.bit.rsvd1 0x4714 %B16 #MASK=0xF800
EPwm8Regs.rsvd5[0] 0x4715 %U16 #Unsigned
EPwm8Regs.rsvd5[1] 0x4716 %U16 #Unsigned
EPwm8Regs.rsvd5[2] 0x4717 %U16 #Unsigned
EPwm8Regs.VCAPCTL.all 0x4718 %U16 #Unsigned
EPwm8Regs.VCAPCTL.bit.VCAPE 0x4718 %B16 #MASK=0x1
EPwm8Regs.VCAPCTL.bit.VCAPSTART 0x4718 %B16 #MASK=0x2
EPwm8Regs.VCAPCTL.bit.TRIGSEL 0x4718 %B16 #MASK=0x1C
EPwm8Regs.VCAPCTL.bit.rsvd1 0x4718 %B16 #MASK=0x60
EPwm8Regs.VCAPCTL.bit.VDELAYDIV 0x4718 %B16 #MASK=0x380
EPwm8Regs.VCAPCTL.bit.EDGEFILTDLYSEL 0x4718 %B16 #MASK=0x400
EPwm8Regs.VCAPCTL.bit.rsvd2 0x4718 %B16 #MASK=0xF800
EPwm8Regs.VCNTCFG.all 0x4719 %U16 #Unsigned
EPwm8Regs.VCNTCFG.bit.STARTEDGE 0x4719 %B16 #MASK=0xF
EPwm8Regs.VCNTCFG.bit.rsvd1 0x4719 %B16 #MASK=0x70
EPwm8Regs.VCNTCFG.bit.STARTEDGESTS 0x4719 %B16 #MASK=0x80
EPwm8Regs.VCNTCFG.bit.STOPEDGE 0x4719 %B16 #MASK=0xF00
EPwm8Regs.VCNTCFG.bit.rsvd2 0x4719 %B16 #MASK=0x7000
EPwm8Regs.VCNTCFG.bit.STOPEDGESTS 0x4719 %B16 #MASK=0x8000
EPwm8Regs.rsvd6[0] 0x471A %U16 #Unsigned
EPwm8Regs.rsvd6[1] 0x471B %U16 #Unsigned
EPwm8Regs.rsvd6[2] 0x471C %U16 #Unsigned
EPwm8Regs.rsvd6[3] 0x471D %U16 #Unsigned
EPwm8Regs.rsvd6[4] 0x471E %U16 #Unsigned
EPwm8Regs.rsvd6[5] 0x471F %U16 #Unsigned
EPwm8Regs.HRCNFG.all 0x4720 %U16 #Unsigned
EPwm8Regs.HRCNFG.bit.EDGMODE 0x4720 %B16 #MASK=0x3
EPwm8Regs.HRCNFG.bit.CTLMODE 0x4720 %B16 #MASK=0x4
EPwm8Regs.HRCNFG.bit.HRLOAD 0x4720 %B16 #MASK=0x18
EPwm8Regs.HRCNFG.bit.SELOUTB 0x4720 %B16 #MASK=0x20
EPwm8Regs.HRCNFG.bit.AUTOCONV 0x4720 %B16 #MASK=0x40
EPwm8Regs.HRCNFG.bit.SWAPAB 0x4720 %B16 #MASK=0x80
EPwm8Regs.HRCNFG.bit.EDGMODEB 0x4720 %B16 #MASK=0x300
EPwm8Regs.HRCNFG.bit.CTLMODEB 0x4720 %B16 #MASK=0x400
EPwm8Regs.HRCNFG.bit.HRLOADB 0x4720 %B16 #MASK=0x1800
EPwm8Regs.HRCNFG.bit.rsvd1 0x4720 %B16 #MASK=0x2000
EPwm8Regs.HRCNFG.bit.rsvd2 0x4720 %B16 #MASK=0xC000
EPwm8Regs.HRPWR.all 0x4721 %U16 #Unsigned
EPwm8Regs.HRPWR.bit.rsvd1 0x4721 %B16 #MASK=0x3
EPwm8Regs.HRPWR.bit.rsvd2 0x4721 %B16 #MASK=0x4
EPwm8Regs.HRPWR.bit.rsvd3 0x4721 %B16 #MASK=0x8
EPwm8Regs.HRPWR.bit.rsvd4 0x4721 %B16 #MASK=0x10
EPwm8Regs.HRPWR.bit.rsvd5 0x4721 %B16 #MASK=0x20
EPwm8Regs.HRPWR.bit.rsvd6 0x4721 %B16 #MASK=0x3C0
EPwm8Regs.HRPWR.bit.rsvd7 0x4721 %B16 #MASK=0x7C00
EPwm8Regs.HRPWR.bit.CALPWRON 0x4721 %B16 #MASK=0x8000
EPwm8Regs.rsvd7[0] 0x4722 %U16 #Unsigned
EPwm8Regs.rsvd7[1] 0x4723 %U16 #Unsigned
EPwm8Regs.rsvd7[2] 0x4724 %U16 #Unsigned
EPwm8Regs.rsvd7[3] 0x4725 %U16 #Unsigned
EPwm8Regs.HRMSTEP.all 0x4726 %U16 #Unsigned
EPwm8Regs.HRMSTEP.bit.HRMSTEP 0x4726 %B16 #MASK=0xFF
EPwm8Regs.HRMSTEP.bit.rsvd1 0x4726 %B16 #MASK=0xFF00
EPwm8Regs.HRCNFG2.all 0x4727 %U16 #Unsigned
EPwm8Regs.HRCNFG2.bit.EDGMODEDB 0x4727 %B16 #MASK=0x3
EPwm8Regs.HRCNFG2.bit.CTLMODEDBRED 0x4727 %B16 #MASK=0xC
EPwm8Regs.HRCNFG2.bit.CTLMODEDBFED 0x4727 %B16 #MASK=0x30
EPwm8Regs.HRCNFG2.bit.rsvd1 0x4727 %B16 #MASK=0x3FC0
EPwm8Regs.HRCNFG2.bit.rsvd2 0x4727 %B16 #MASK=0x4000
EPwm8Regs.HRCNFG2.bit.rsvd3 0x4727 %B16 #MASK=0x8000
EPwm8Regs.rsvd8[0] 0x4728 %U16 #Unsigned
EPwm8Regs.rsvd8[1] 0x4729 %U16 #Unsigned
EPwm8Regs.rsvd8[2] 0x472A %U16 #Unsigned
EPwm8Regs.rsvd8[3] 0x472B %U16 #Unsigned
EPwm8Regs.rsvd8[4] 0x472C %U16 #Unsigned
EPwm8Regs.HRPCTL.all 0x472D %U16 #Unsigned
EPwm8Regs.HRPCTL.bit.HRPE 0x472D %B16 #MASK=0x1
EPwm8Regs.HRPCTL.bit.PWMSYNCSEL 0x472D %B16 #MASK=0x2
EPwm8Regs.HRPCTL.bit.TBPHSHRLOADE 0x472D %B16 #MASK=0x4
EPwm8Regs.HRPCTL.bit.rsvd1 0x472D %B16 #MASK=0x8
EPwm8Regs.HRPCTL.bit.PWMSYNCSELX 0x472D %B16 #MASK=0x70
EPwm8Regs.HRPCTL.bit.rsvd2 0x472D %B16 #MASK=0xFF80
EPwm8Regs.TRREM.all 0x472E %U16 #Unsigned
EPwm8Regs.TRREM.bit.TRREM 0x472E %B16 #MASK=0x7FF
EPwm8Regs.TRREM.bit.rsvd1 0x472E %B16 #MASK=0xF800
EPwm8Regs.rsvd9[0] 0x472F %U16 #Unsigned
EPwm8Regs.rsvd9[1] 0x4730 %U16 #Unsigned
EPwm8Regs.rsvd9[2] 0x4731 %U16 #Unsigned
EPwm8Regs.rsvd9[3] 0x4732 %U16 #Unsigned
EPwm8Regs.rsvd9[4] 0x4733 %U16 #Unsigned
EPwm8Regs.GLDCTL.all 0x4734 %U16 #Unsigned
EPwm8Regs.GLDCTL.bit.GLD 0x4734 %B16 #MASK=0x1
EPwm8Regs.GLDCTL.bit.GLDMODE 0x4734 %B16 #MASK=0x1E
EPwm8Regs.GLDCTL.bit.OSHTMODE 0x4734 %B16 #MASK=0x20
EPwm8Regs.GLDCTL.bit.rsvd1 0x4734 %B16 #MASK=0x40
EPwm8Regs.GLDCTL.bit.GLDPRD 0x4734 %B16 #MASK=0x380
EPwm8Regs.GLDCTL.bit.GLDCNT 0x4734 %B16 #MASK=0x1C00
EPwm8Regs.GLDCTL.bit.rsvd2 0x4734 %B16 #MASK=0xE000
EPwm8Regs.GLDCFG.all 0x4735 %U16 #Unsigned
EPwm8Regs.GLDCFG.bit.TBPRD_TBPRDHR 0x4735 %B16 #MASK=0x1
EPwm8Regs.GLDCFG.bit.CMPA_CMPAHR 0x4735 %B16 #MASK=0x2
EPwm8Regs.GLDCFG.bit.CMPB_CMPBHR 0x4735 %B16 #MASK=0x4
EPwm8Regs.GLDCFG.bit.CMPC 0x4735 %B16 #MASK=0x8
EPwm8Regs.GLDCFG.bit.CMPD 0x4735 %B16 #MASK=0x10
EPwm8Regs.GLDCFG.bit.DBRED_DBREDHR 0x4735 %B16 #MASK=0x20
EPwm8Regs.GLDCFG.bit.DBFED_DBFEDHR 0x4735 %B16 #MASK=0x40
EPwm8Regs.GLDCFG.bit.DBCTL 0x4735 %B16 #MASK=0x80
EPwm8Regs.GLDCFG.bit.AQCTLA_AQCTLA2 0x4735 %B16 #MASK=0x100
EPwm8Regs.GLDCFG.bit.AQCTLB_AQCTLB2 0x4735 %B16 #MASK=0x200
EPwm8Regs.GLDCFG.bit.AQCSFRC 0x4735 %B16 #MASK=0x400
EPwm8Regs.GLDCFG.bit.rsvd1 0x4735 %B16 #MASK=0xF800
EPwm8Regs.rsvd10[0] 0x4736 %U16 #Unsigned
EPwm8Regs.rsvd10[1] 0x4737 %U16 #Unsigned
EPwm8Regs.EPWMXLINK.all 0x4738 %U32 #Unsigned
EPwm8Regs.EPWMXLINK.bit.TBPRDLINK 0x4738 %B16 #MASK=0xF
EPwm8Regs.EPWMXLINK.bit.CMPALINK 0x4738 %B16 #MASK=0xF0
EPwm8Regs.EPWMXLINK.bit.CMPBLINK 0x4738 %B16 #MASK=0xF00
EPwm8Regs.EPWMXLINK.bit.CMPCLINK 0x4738 %B16 #MASK=0xF000
EPwm8Regs.EPWMXLINK.bit.CMPDLINK 0x4739 %B16 #MASK=0xF
EPwm8Regs.EPWMXLINK.bit.rsvd1 0x4739 %B16 #MASK=0xFF0
EPwm8Regs.EPWMXLINK.bit.GLDCTL2LINK 0x4739 %B16 #MASK=0xF000
EPwm8Regs.rsvd11[0] 0x473A %U16 #Unsigned
EPwm8Regs.rsvd11[1] 0x473B %U16 #Unsigned
EPwm8Regs.rsvd11[2] 0x473C %U16 #Unsigned
EPwm8Regs.rsvd11[3] 0x473D %U16 #Unsigned
EPwm8Regs.rsvd11[4] 0x473E %U16 #Unsigned
EPwm8Regs.rsvd11[5] 0x473F %U16 #Unsigned
EPwm8Regs.AQCTLA.all 0x4740 %U16 #Unsigned
EPwm8Regs.AQCTLA.bit.ZRO 0x4740 %B16 #MASK=0x3
EPwm8Regs.AQCTLA.bit.PRD 0x4740 %B16 #MASK=0xC
EPwm8Regs.AQCTLA.bit.CAU 0x4740 %B16 #MASK=0x30
EPwm8Regs.AQCTLA.bit.CAD 0x4740 %B16 #MASK=0xC0
EPwm8Regs.AQCTLA.bit.CBU 0x4740 %B16 #MASK=0x300
EPwm8Regs.AQCTLA.bit.CBD 0x4740 %B16 #MASK=0xC00
EPwm8Regs.AQCTLA.bit.rsvd1 0x4740 %B16 #MASK=0xF000
EPwm8Regs.AQCTLA2.all 0x4741 %U16 #Unsigned
EPwm8Regs.AQCTLA2.bit.T1U 0x4741 %B16 #MASK=0x3
EPwm8Regs.AQCTLA2.bit.T1D 0x4741 %B16 #MASK=0xC
EPwm8Regs.AQCTLA2.bit.T2U 0x4741 %B16 #MASK=0x30
EPwm8Regs.AQCTLA2.bit.T2D 0x4741 %B16 #MASK=0xC0
EPwm8Regs.AQCTLA2.bit.rsvd1 0x4741 %B16 #MASK=0xFF00
EPwm8Regs.AQCTLB.all 0x4742 %U16 #Unsigned
EPwm8Regs.AQCTLB.bit.ZRO 0x4742 %B16 #MASK=0x3
EPwm8Regs.AQCTLB.bit.PRD 0x4742 %B16 #MASK=0xC
EPwm8Regs.AQCTLB.bit.CAU 0x4742 %B16 #MASK=0x30
EPwm8Regs.AQCTLB.bit.CAD 0x4742 %B16 #MASK=0xC0
EPwm8Regs.AQCTLB.bit.CBU 0x4742 %B16 #MASK=0x300
EPwm8Regs.AQCTLB.bit.CBD 0x4742 %B16 #MASK=0xC00
EPwm8Regs.AQCTLB.bit.rsvd1 0x4742 %B16 #MASK=0xF000
EPwm8Regs.AQCTLB2.all 0x4743 %U16 #Unsigned
EPwm8Regs.AQCTLB2.bit.T1U 0x4743 %B16 #MASK=0x3
EPwm8Regs.AQCTLB2.bit.T1D 0x4743 %B16 #MASK=0xC
EPwm8Regs.AQCTLB2.bit.T2U 0x4743 %B16 #MASK=0x30
EPwm8Regs.AQCTLB2.bit.T2D 0x4743 %B16 #MASK=0xC0
EPwm8Regs.AQCTLB2.bit.rsvd1 0x4743 %B16 #MASK=0xFF00
EPwm8Regs.rsvd12[0] 0x4744 %U16 #Unsigned
EPwm8Regs.rsvd12[1] 0x4745 %U16 #Unsigned
EPwm8Regs.rsvd12[2] 0x4746 %U16 #Unsigned
EPwm8Regs.AQSFRC.all 0x4747 %U16 #Unsigned
EPwm8Regs.AQSFRC.bit.ACTSFA 0x4747 %B16 #MASK=0x3
EPwm8Regs.AQSFRC.bit.OTSFA 0x4747 %B16 #MASK=0x4
EPwm8Regs.AQSFRC.bit.ACTSFB 0x4747 %B16 #MASK=0x18
EPwm8Regs.AQSFRC.bit.OTSFB 0x4747 %B16 #MASK=0x20
EPwm8Regs.AQSFRC.bit.RLDCSF 0x4747 %B16 #MASK=0xC0
EPwm8Regs.AQSFRC.bit.rsvd1 0x4747 %B16 #MASK=0xFF00
EPwm8Regs.rsvd13 0x4748 %U16 #Unsigned
EPwm8Regs.AQCSFRC.all 0x4749 %U16 #Unsigned
EPwm8Regs.AQCSFRC.bit.CSFA 0x4749 %B16 #MASK=0x3
EPwm8Regs.AQCSFRC.bit.CSFB 0x4749 %B16 #MASK=0xC
EPwm8Regs.AQCSFRC.bit.rsvd1 0x4749 %B16 #MASK=0xFFF0
EPwm8Regs.rsvd14[0] 0x474A %U16 #Unsigned
EPwm8Regs.rsvd14[1] 0x474B %U16 #Unsigned
EPwm8Regs.rsvd14[2] 0x474C %U16 #Unsigned
EPwm8Regs.rsvd14[3] 0x474D %U16 #Unsigned
EPwm8Regs.rsvd14[4] 0x474E %U16 #Unsigned
EPwm8Regs.rsvd14[5] 0x474F %U16 #Unsigned
EPwm8Regs.DBREDHR.all 0x4750 %U16 #Unsigned
EPwm8Regs.DBREDHR.bit.rsvd1 0x4750 %B16 #MASK=0x1
EPwm8Regs.DBREDHR.bit.rsvd2 0x4750 %B16 #MASK=0xFE
EPwm8Regs.DBREDHR.bit.rsvd3 0x4750 %B16 #MASK=0x100
EPwm8Regs.DBREDHR.bit.DBREDHR 0x4750 %B16 #MASK=0xFE00
EPwm8Regs.DBRED.all 0x4751 %U16 #Unsigned
EPwm8Regs.DBRED.bit.DBRED 0x4751 %B16 #MASK=0x3FFF
EPwm8Regs.DBRED.bit.rsvd1 0x4751 %B16 #MASK=0xC000
EPwm8Regs.DBFEDHR.all 0x4752 %U16 #Unsigned
EPwm8Regs.DBFEDHR.bit.rsvd1 0x4752 %B16 #MASK=0x1
EPwm8Regs.DBFEDHR.bit.rsvd2 0x4752 %B16 #MASK=0xFE
EPwm8Regs.DBFEDHR.bit.rsvd3 0x4752 %B16 #MASK=0x100
EPwm8Regs.DBFEDHR.bit.DBFEDHR 0x4752 %B16 #MASK=0xFE00
EPwm8Regs.DBFED.all 0x4753 %U16 #Unsigned
EPwm8Regs.DBFED.bit.DBFED 0x4753 %B16 #MASK=0x3FFF
EPwm8Regs.DBFED.bit.rsvd1 0x4753 %B16 #MASK=0xC000
EPwm8Regs.rsvd15[0] 0x4754 %U16 #Unsigned
EPwm8Regs.rsvd15[1] 0x4755 %U16 #Unsigned
EPwm8Regs.rsvd15[2] 0x4756 %U16 #Unsigned
EPwm8Regs.rsvd15[3] 0x4757 %U16 #Unsigned
EPwm8Regs.rsvd15[4] 0x4758 %U16 #Unsigned
EPwm8Regs.rsvd15[5] 0x4759 %U16 #Unsigned
EPwm8Regs.rsvd15[6] 0x475A %U16 #Unsigned
EPwm8Regs.rsvd15[7] 0x475B %U16 #Unsigned
EPwm8Regs.rsvd15[8] 0x475C %U16 #Unsigned
EPwm8Regs.rsvd15[9] 0x475D %U16 #Unsigned
EPwm8Regs.rsvd15[10] 0x475E %U16 #Unsigned
EPwm8Regs.rsvd15[11] 0x475F %U16 #Unsigned
EPwm8Regs.TBPHS.all 0x4760 %U32 #Unsigned
EPwm8Regs.TBPHS.bit.TBPHSHR 0x4760 %B16 #MASK=0xFFFF
EPwm8Regs.TBPHS.bit.TBPHS 0x4761 %B16 #MASK=0xFFFF
EPwm8Regs.TBPRDHR 0x4762 %U16 #Unsigned
EPwm8Regs.TBPRD 0x4763 %U16 #Unsigned
EPwm8Regs.rsvd16[0] 0x4764 %U16 #Unsigned
EPwm8Regs.rsvd16[1] 0x4765 %U16 #Unsigned
EPwm8Regs.rsvd16[2] 0x4766 %U16 #Unsigned
EPwm8Regs.rsvd16[3] 0x4767 %U16 #Unsigned
EPwm8Regs.rsvd16[4] 0x4768 %U16 #Unsigned
EPwm8Regs.rsvd16[5] 0x4769 %U16 #Unsigned
EPwm8Regs.CMPA.all 0x476A %U32 #Unsigned
EPwm8Regs.CMPA.bit.CMPAHR 0x476A %B16 #MASK=0xFFFF
EPwm8Regs.CMPA.bit.CMPA 0x476B %B16 #MASK=0xFFFF
EPwm8Regs.CMPB.all 0x476C %U32 #Unsigned
EPwm8Regs.CMPB.bit.CMPBHR 0x476C %B16 #MASK=0xFFFF
EPwm8Regs.CMPB.bit.CMPB 0x476D %B16 #MASK=0xFFFF
EPwm8Regs.rsvd17 0x476E %U16 #Unsigned
EPwm8Regs.CMPC 0x476F %U16 #Unsigned
EPwm8Regs.rsvd18 0x4770 %U16 #Unsigned
EPwm8Regs.CMPD 0x4771 %U16 #Unsigned
EPwm8Regs.rsvd19[0] 0x4772 %U16 #Unsigned
EPwm8Regs.rsvd19[1] 0x4773 %U16 #Unsigned
EPwm8Regs.GLDCTL2.all 0x4774 %U16 #Unsigned
EPwm8Regs.GLDCTL2.bit.OSHTLD 0x4774 %B16 #MASK=0x1
EPwm8Regs.GLDCTL2.bit.GFRCLD 0x4774 %B16 #MASK=0x2
EPwm8Regs.GLDCTL2.bit.rsvd1 0x4774 %B16 #MASK=0xFFFC
EPwm8Regs.rsvd20[0] 0x4775 %U16 #Unsigned
EPwm8Regs.rsvd20[1] 0x4776 %U16 #Unsigned
EPwm8Regs.SWVDELVAL 0x4777 %U16 #Unsigned
EPwm8Regs.rsvd21[0] 0x4778 %U16 #Unsigned
EPwm8Regs.rsvd21[1] 0x4779 %U16 #Unsigned
EPwm8Regs.rsvd21[2] 0x477A %U16 #Unsigned
EPwm8Regs.rsvd21[3] 0x477B %U16 #Unsigned
EPwm8Regs.rsvd21[4] 0x477C %U16 #Unsigned
EPwm8Regs.rsvd21[5] 0x477D %U16 #Unsigned
EPwm8Regs.rsvd21[6] 0x477E %U16 #Unsigned
EPwm8Regs.rsvd21[7] 0x477F %U16 #Unsigned
EPwm8Regs.TZSEL.all 0x4780 %U16 #Unsigned
EPwm8Regs.TZSEL.bit.CBC1 0x4780 %B16 #MASK=0x1
EPwm8Regs.TZSEL.bit.CBC2 0x4780 %B16 #MASK=0x2
EPwm8Regs.TZSEL.bit.CBC3 0x4780 %B16 #MASK=0x4
EPwm8Regs.TZSEL.bit.CBC4 0x4780 %B16 #MASK=0x8
EPwm8Regs.TZSEL.bit.CBC5 0x4780 %B16 #MASK=0x10
EPwm8Regs.TZSEL.bit.CBC6 0x4780 %B16 #MASK=0x20
EPwm8Regs.TZSEL.bit.DCAEVT2 0x4780 %B16 #MASK=0x40
EPwm8Regs.TZSEL.bit.DCBEVT2 0x4780 %B16 #MASK=0x80
EPwm8Regs.TZSEL.bit.OSHT1 0x4780 %B16 #MASK=0x100
EPwm8Regs.TZSEL.bit.OSHT2 0x4780 %B16 #MASK=0x200
EPwm8Regs.TZSEL.bit.OSHT3 0x4780 %B16 #MASK=0x400
EPwm8Regs.TZSEL.bit.OSHT4 0x4780 %B16 #MASK=0x800
EPwm8Regs.TZSEL.bit.OSHT5 0x4780 %B16 #MASK=0x1000
EPwm8Regs.TZSEL.bit.OSHT6 0x4780 %B16 #MASK=0x2000
EPwm8Regs.TZSEL.bit.DCAEVT1 0x4780 %B16 #MASK=0x4000
EPwm8Regs.TZSEL.bit.DCBEVT1 0x4780 %B16 #MASK=0x8000
EPwm8Regs.rsvd22 0x4781 %U16 #Unsigned
EPwm8Regs.TZDCSEL.all 0x4782 %U16 #Unsigned
EPwm8Regs.TZDCSEL.bit.DCAEVT1 0x4782 %B16 #MASK=0x7
EPwm8Regs.TZDCSEL.bit.DCAEVT2 0x4782 %B16 #MASK=0x38
EPwm8Regs.TZDCSEL.bit.DCBEVT1 0x4782 %B16 #MASK=0x1C0
EPwm8Regs.TZDCSEL.bit.DCBEVT2 0x4782 %B16 #MASK=0xE00
EPwm8Regs.TZDCSEL.bit.rsvd1 0x4782 %B16 #MASK=0xF000
EPwm8Regs.rsvd23 0x4783 %U16 #Unsigned
EPwm8Regs.TZCTL.all 0x4784 %U16 #Unsigned
EPwm8Regs.TZCTL.bit.TZA 0x4784 %B16 #MASK=0x3
EPwm8Regs.TZCTL.bit.TZB 0x4784 %B16 #MASK=0xC
EPwm8Regs.TZCTL.bit.DCAEVT1 0x4784 %B16 #MASK=0x30
EPwm8Regs.TZCTL.bit.DCAEVT2 0x4784 %B16 #MASK=0xC0
EPwm8Regs.TZCTL.bit.DCBEVT1 0x4784 %B16 #MASK=0x300
EPwm8Regs.TZCTL.bit.DCBEVT2 0x4784 %B16 #MASK=0xC00
EPwm8Regs.TZCTL.bit.rsvd1 0x4784 %B16 #MASK=0xF000
EPwm8Regs.TZCTL2.all 0x4785 %U16 #Unsigned
EPwm8Regs.TZCTL2.bit.TZAU 0x4785 %B16 #MASK=0x7
EPwm8Regs.TZCTL2.bit.TZAD 0x4785 %B16 #MASK=0x38
EPwm8Regs.TZCTL2.bit.TZBU 0x4785 %B16 #MASK=0x1C0
EPwm8Regs.TZCTL2.bit.TZBD 0x4785 %B16 #MASK=0xE00
EPwm8Regs.TZCTL2.bit.rsvd1 0x4785 %B16 #MASK=0x7000
EPwm8Regs.TZCTL2.bit.ETZE 0x4785 %B16 #MASK=0x8000
EPwm8Regs.TZCTLDCA.all 0x4786 %U16 #Unsigned
EPwm8Regs.TZCTLDCA.bit.DCAEVT1U 0x4786 %B16 #MASK=0x7
EPwm8Regs.TZCTLDCA.bit.DCAEVT1D 0x4786 %B16 #MASK=0x38
EPwm8Regs.TZCTLDCA.bit.DCAEVT2U 0x4786 %B16 #MASK=0x1C0
EPwm8Regs.TZCTLDCA.bit.DCAEVT2D 0x4786 %B16 #MASK=0xE00
EPwm8Regs.TZCTLDCA.bit.rsvd1 0x4786 %B16 #MASK=0xF000
EPwm8Regs.TZCTLDCB.all 0x4787 %U16 #Unsigned
EPwm8Regs.TZCTLDCB.bit.DCBEVT1U 0x4787 %B16 #MASK=0x7
EPwm8Regs.TZCTLDCB.bit.DCBEVT1D 0x4787 %B16 #MASK=0x38
EPwm8Regs.TZCTLDCB.bit.DCBEVT2U 0x4787 %B16 #MASK=0x1C0
EPwm8Regs.TZCTLDCB.bit.DCBEVT2D 0x4787 %B16 #MASK=0xE00
EPwm8Regs.TZCTLDCB.bit.rsvd1 0x4787 %B16 #MASK=0xF000
EPwm8Regs.rsvd24[0] 0x4788 %U16 #Unsigned
EPwm8Regs.rsvd24[1] 0x4789 %U16 #Unsigned
EPwm8Regs.rsvd24[2] 0x478A %U16 #Unsigned
EPwm8Regs.rsvd24[3] 0x478B %U16 #Unsigned
EPwm8Regs.rsvd24[4] 0x478C %U16 #Unsigned
EPwm8Regs.TZEINT.all 0x478D %U16 #Unsigned
EPwm8Regs.TZEINT.bit.rsvd1 0x478D %B16 #MASK=0x1
EPwm8Regs.TZEINT.bit.CBC 0x478D %B16 #MASK=0x2
EPwm8Regs.TZEINT.bit.OST 0x478D %B16 #MASK=0x4
EPwm8Regs.TZEINT.bit.DCAEVT1 0x478D %B16 #MASK=0x8
EPwm8Regs.TZEINT.bit.DCAEVT2 0x478D %B16 #MASK=0x10
EPwm8Regs.TZEINT.bit.DCBEVT1 0x478D %B16 #MASK=0x20
EPwm8Regs.TZEINT.bit.DCBEVT2 0x478D %B16 #MASK=0x40
EPwm8Regs.TZEINT.bit.rsvd2 0x478D %B16 #MASK=0xFF80
EPwm8Regs.rsvd25[0] 0x478E %U16 #Unsigned
EPwm8Regs.rsvd25[1] 0x478F %U16 #Unsigned
EPwm8Regs.rsvd25[2] 0x4790 %U16 #Unsigned
EPwm8Regs.rsvd25[3] 0x4791 %U16 #Unsigned
EPwm8Regs.rsvd25[4] 0x4792 %U16 #Unsigned
EPwm8Regs.TZFLG.all 0x4793 %U16 #Unsigned
EPwm8Regs.TZFLG.bit.INT 0x4793 %B16 #MASK=0x1
EPwm8Regs.TZFLG.bit.CBC 0x4793 %B16 #MASK=0x2
EPwm8Regs.TZFLG.bit.OST 0x4793 %B16 #MASK=0x4
EPwm8Regs.TZFLG.bit.DCAEVT1 0x4793 %B16 #MASK=0x8
EPwm8Regs.TZFLG.bit.DCAEVT2 0x4793 %B16 #MASK=0x10
EPwm8Regs.TZFLG.bit.DCBEVT1 0x4793 %B16 #MASK=0x20
EPwm8Regs.TZFLG.bit.DCBEVT2 0x4793 %B16 #MASK=0x40
EPwm8Regs.TZFLG.bit.rsvd1 0x4793 %B16 #MASK=0xFF80
EPwm8Regs.TZCBCFLG.all 0x4794 %U16 #Unsigned
EPwm8Regs.TZCBCFLG.bit.CBC1 0x4794 %B16 #MASK=0x1
EPwm8Regs.TZCBCFLG.bit.CBC2 0x4794 %B16 #MASK=0x2
EPwm8Regs.TZCBCFLG.bit.CBC3 0x4794 %B16 #MASK=0x4
EPwm8Regs.TZCBCFLG.bit.CBC4 0x4794 %B16 #MASK=0x8
EPwm8Regs.TZCBCFLG.bit.CBC5 0x4794 %B16 #MASK=0x10
EPwm8Regs.TZCBCFLG.bit.CBC6 0x4794 %B16 #MASK=0x20
EPwm8Regs.TZCBCFLG.bit.DCAEVT2 0x4794 %B16 #MASK=0x40
EPwm8Regs.TZCBCFLG.bit.DCBEVT2 0x4794 %B16 #MASK=0x80
EPwm8Regs.TZCBCFLG.bit.rsvd1 0x4794 %B16 #MASK=0xFF00
EPwm8Regs.TZOSTFLG.all 0x4795 %U16 #Unsigned
EPwm8Regs.TZOSTFLG.bit.OST1 0x4795 %B16 #MASK=0x1
EPwm8Regs.TZOSTFLG.bit.OST2 0x4795 %B16 #MASK=0x2
EPwm8Regs.TZOSTFLG.bit.OST3 0x4795 %B16 #MASK=0x4
EPwm8Regs.TZOSTFLG.bit.OST4 0x4795 %B16 #MASK=0x8
EPwm8Regs.TZOSTFLG.bit.OST5 0x4795 %B16 #MASK=0x10
EPwm8Regs.TZOSTFLG.bit.OST6 0x4795 %B16 #MASK=0x20
EPwm8Regs.TZOSTFLG.bit.DCAEVT1 0x4795 %B16 #MASK=0x40
EPwm8Regs.TZOSTFLG.bit.DCBEVT1 0x4795 %B16 #MASK=0x80
EPwm8Regs.TZOSTFLG.bit.rsvd1 0x4795 %B16 #MASK=0xFF00
EPwm8Regs.rsvd26 0x4796 %U16 #Unsigned
EPwm8Regs.TZCLR.all 0x4797 %U16 #Unsigned
EPwm8Regs.TZCLR.bit.INT 0x4797 %B16 #MASK=0x1
EPwm8Regs.TZCLR.bit.CBC 0x4797 %B16 #MASK=0x2
EPwm8Regs.TZCLR.bit.OST 0x4797 %B16 #MASK=0x4
EPwm8Regs.TZCLR.bit.DCAEVT1 0x4797 %B16 #MASK=0x8
EPwm8Regs.TZCLR.bit.DCAEVT2 0x4797 %B16 #MASK=0x10
EPwm8Regs.TZCLR.bit.DCBEVT1 0x4797 %B16 #MASK=0x20
EPwm8Regs.TZCLR.bit.DCBEVT2 0x4797 %B16 #MASK=0x40
EPwm8Regs.TZCLR.bit.rsvd1 0x4797 %B16 #MASK=0x3F80
EPwm8Regs.TZCLR.bit.CBCPULSE 0x4797 %B16 #MASK=0xC000
EPwm8Regs.TZCBCCLR.all 0x4798 %U16 #Unsigned
EPwm8Regs.TZCBCCLR.bit.CBC1 0x4798 %B16 #MASK=0x1
EPwm8Regs.TZCBCCLR.bit.CBC2 0x4798 %B16 #MASK=0x2
EPwm8Regs.TZCBCCLR.bit.CBC3 0x4798 %B16 #MASK=0x4
EPwm8Regs.TZCBCCLR.bit.CBC4 0x4798 %B16 #MASK=0x8
EPwm8Regs.TZCBCCLR.bit.CBC5 0x4798 %B16 #MASK=0x10
EPwm8Regs.TZCBCCLR.bit.CBC6 0x4798 %B16 #MASK=0x20
EPwm8Regs.TZCBCCLR.bit.DCAEVT2 0x4798 %B16 #MASK=0x40
EPwm8Regs.TZCBCCLR.bit.DCBEVT2 0x4798 %B16 #MASK=0x80
EPwm8Regs.TZCBCCLR.bit.rsvd1 0x4798 %B16 #MASK=0xFF00
EPwm8Regs.TZOSTCLR.all 0x4799 %U16 #Unsigned
EPwm8Regs.TZOSTCLR.bit.OST1 0x4799 %B16 #MASK=0x1
EPwm8Regs.TZOSTCLR.bit.OST2 0x4799 %B16 #MASK=0x2
EPwm8Regs.TZOSTCLR.bit.OST3 0x4799 %B16 #MASK=0x4
EPwm8Regs.TZOSTCLR.bit.OST4 0x4799 %B16 #MASK=0x8
EPwm8Regs.TZOSTCLR.bit.OST5 0x4799 %B16 #MASK=0x10
EPwm8Regs.TZOSTCLR.bit.OST6 0x4799 %B16 #MASK=0x20
EPwm8Regs.TZOSTCLR.bit.DCAEVT1 0x4799 %B16 #MASK=0x40
EPwm8Regs.TZOSTCLR.bit.DCBEVT1 0x4799 %B16 #MASK=0x80
EPwm8Regs.TZOSTCLR.bit.rsvd1 0x4799 %B16 #MASK=0xFF00
EPwm8Regs.rsvd27 0x479A %U16 #Unsigned
EPwm8Regs.TZFRC.all 0x479B %U16 #Unsigned
EPwm8Regs.TZFRC.bit.rsvd1 0x479B %B16 #MASK=0x1
EPwm8Regs.TZFRC.bit.CBC 0x479B %B16 #MASK=0x2
EPwm8Regs.TZFRC.bit.OST 0x479B %B16 #MASK=0x4
EPwm8Regs.TZFRC.bit.DCAEVT1 0x479B %B16 #MASK=0x8
EPwm8Regs.TZFRC.bit.DCAEVT2 0x479B %B16 #MASK=0x10
EPwm8Regs.TZFRC.bit.DCBEVT1 0x479B %B16 #MASK=0x20
EPwm8Regs.TZFRC.bit.DCBEVT2 0x479B %B16 #MASK=0x40
EPwm8Regs.TZFRC.bit.rsvd2 0x479B %B16 #MASK=0xFF80
EPwm8Regs.rsvd28[0] 0x479C %U16 #Unsigned
EPwm8Regs.rsvd28[1] 0x479D %U16 #Unsigned
EPwm8Regs.rsvd28[2] 0x479E %U16 #Unsigned
EPwm8Regs.rsvd28[3] 0x479F %U16 #Unsigned
EPwm8Regs.rsvd28[4] 0x47A0 %U16 #Unsigned
EPwm8Regs.rsvd28[5] 0x47A1 %U16 #Unsigned
EPwm8Regs.rsvd28[6] 0x47A2 %U16 #Unsigned
EPwm8Regs.rsvd28[7] 0x47A3 %U16 #Unsigned
EPwm8Regs.ETSEL.all 0x47A4 %U16 #Unsigned
EPwm8Regs.ETSEL.bit.INTSEL 0x47A4 %B16 #MASK=0x7
EPwm8Regs.ETSEL.bit.INTEN 0x47A4 %B16 #MASK=0x8
EPwm8Regs.ETSEL.bit.SOCASELCMP 0x47A4 %B16 #MASK=0x10
EPwm8Regs.ETSEL.bit.SOCBSELCMP 0x47A4 %B16 #MASK=0x20
EPwm8Regs.ETSEL.bit.INTSELCMP 0x47A4 %B16 #MASK=0x40
EPwm8Regs.ETSEL.bit.rsvd1 0x47A4 %B16 #MASK=0x80
EPwm8Regs.ETSEL.bit.SOCASEL 0x47A4 %B16 #MASK=0x700
EPwm8Regs.ETSEL.bit.SOCAEN 0x47A4 %B16 #MASK=0x800
EPwm8Regs.ETSEL.bit.SOCBSEL 0x47A4 %B16 #MASK=0x7000
EPwm8Regs.ETSEL.bit.SOCBEN 0x47A4 %B16 #MASK=0x8000
EPwm8Regs.rsvd29 0x47A5 %U16 #Unsigned
EPwm8Regs.ETPS.all 0x47A6 %U16 #Unsigned
EPwm8Regs.ETPS.bit.INTPRD 0x47A6 %B16 #MASK=0x3
EPwm8Regs.ETPS.bit.INTCNT 0x47A6 %B16 #MASK=0xC
EPwm8Regs.ETPS.bit.INTPSSEL 0x47A6 %B16 #MASK=0x10
EPwm8Regs.ETPS.bit.SOCPSSEL 0x47A6 %B16 #MASK=0x20
EPwm8Regs.ETPS.bit.rsvd1 0x47A6 %B16 #MASK=0xC0
EPwm8Regs.ETPS.bit.SOCAPRD 0x47A6 %B16 #MASK=0x300
EPwm8Regs.ETPS.bit.SOCACNT 0x47A6 %B16 #MASK=0xC00
EPwm8Regs.ETPS.bit.SOCBPRD 0x47A6 %B16 #MASK=0x3000
EPwm8Regs.ETPS.bit.SOCBCNT 0x47A6 %B16 #MASK=0xC000
EPwm8Regs.rsvd30 0x47A7 %U16 #Unsigned
EPwm8Regs.ETFLG.all 0x47A8 %U16 #Unsigned
EPwm8Regs.ETFLG.bit.INT 0x47A8 %B16 #MASK=0x1
EPwm8Regs.ETFLG.bit.rsvd1 0x47A8 %B16 #MASK=0x2
EPwm8Regs.ETFLG.bit.SOCA 0x47A8 %B16 #MASK=0x4
EPwm8Regs.ETFLG.bit.SOCB 0x47A8 %B16 #MASK=0x8
EPwm8Regs.ETFLG.bit.rsvd2 0x47A8 %B16 #MASK=0xFFF0
EPwm8Regs.rsvd31 0x47A9 %U16 #Unsigned
EPwm8Regs.ETCLR.all 0x47AA %U16 #Unsigned
EPwm8Regs.ETCLR.bit.INT 0x47AA %B16 #MASK=0x1
EPwm8Regs.ETCLR.bit.rsvd1 0x47AA %B16 #MASK=0x2
EPwm8Regs.ETCLR.bit.SOCA 0x47AA %B16 #MASK=0x4
EPwm8Regs.ETCLR.bit.SOCB 0x47AA %B16 #MASK=0x8
EPwm8Regs.ETCLR.bit.rsvd2 0x47AA %B16 #MASK=0xFFF0
EPwm8Regs.rsvd32 0x47AB %U16 #Unsigned
EPwm8Regs.ETFRC.all 0x47AC %U16 #Unsigned
EPwm8Regs.ETFRC.bit.INT 0x47AC %B16 #MASK=0x1
EPwm8Regs.ETFRC.bit.rsvd1 0x47AC %B16 #MASK=0x2
EPwm8Regs.ETFRC.bit.SOCA 0x47AC %B16 #MASK=0x4
EPwm8Regs.ETFRC.bit.SOCB 0x47AC %B16 #MASK=0x8
EPwm8Regs.ETFRC.bit.rsvd2 0x47AC %B16 #MASK=0xFFF0
EPwm8Regs.rsvd33 0x47AD %U16 #Unsigned
EPwm8Regs.ETINTPS.all 0x47AE %U16 #Unsigned
EPwm8Regs.ETINTPS.bit.INTPRD2 0x47AE %B16 #MASK=0xF
EPwm8Regs.ETINTPS.bit.INTCNT2 0x47AE %B16 #MASK=0xF0
EPwm8Regs.ETINTPS.bit.rsvd1 0x47AE %B16 #MASK=0xFF00
EPwm8Regs.rsvd34 0x47AF %U16 #Unsigned
EPwm8Regs.ETSOCPS.all 0x47B0 %U16 #Unsigned
EPwm8Regs.ETSOCPS.bit.SOCAPRD2 0x47B0 %B16 #MASK=0xF
EPwm8Regs.ETSOCPS.bit.SOCACNT2 0x47B0 %B16 #MASK=0xF0
EPwm8Regs.ETSOCPS.bit.SOCBPRD2 0x47B0 %B16 #MASK=0xF00
EPwm8Regs.ETSOCPS.bit.SOCBCNT2 0x47B0 %B16 #MASK=0xF000
EPwm8Regs.rsvd35 0x47B1 %U16 #Unsigned
EPwm8Regs.ETCNTINITCTL.all 0x47B2 %U16 #Unsigned
EPwm8Regs.ETCNTINITCTL.bit.rsvd1 0x47B2 %B16 #MASK=0x3FF
EPwm8Regs.ETCNTINITCTL.bit.INTINITFRC 0x47B2 %B16 #MASK=0x400
EPwm8Regs.ETCNTINITCTL.bit.SOCAINITFRC 0x47B2 %B16 #MASK=0x800
EPwm8Regs.ETCNTINITCTL.bit.SOCBINITFRC 0x47B2 %B16 #MASK=0x1000
EPwm8Regs.ETCNTINITCTL.bit.INTINITEN 0x47B2 %B16 #MASK=0x2000
EPwm8Regs.ETCNTINITCTL.bit.SOCAINITEN 0x47B2 %B16 #MASK=0x4000
EPwm8Regs.ETCNTINITCTL.bit.SOCBINITEN 0x47B2 %B16 #MASK=0x8000
EPwm8Regs.rsvd36 0x47B3 %U16 #Unsigned
EPwm8Regs.ETCNTINIT.all 0x47B4 %U16 #Unsigned
EPwm8Regs.ETCNTINIT.bit.INTINIT 0x47B4 %B16 #MASK=0xF
EPwm8Regs.ETCNTINIT.bit.SOCAINIT 0x47B4 %B16 #MASK=0xF0
EPwm8Regs.ETCNTINIT.bit.SOCBINIT 0x47B4 %B16 #MASK=0xF00
EPwm8Regs.ETCNTINIT.bit.rsvd1 0x47B4 %B16 #MASK=0xF000
EPwm8Regs.rsvd37[0] 0x47B5 %U16 #Unsigned
EPwm8Regs.rsvd37[1] 0x47B6 %U16 #Unsigned
EPwm8Regs.rsvd37[2] 0x47B7 %U16 #Unsigned
EPwm8Regs.rsvd37[3] 0x47B8 %U16 #Unsigned
EPwm8Regs.rsvd37[4] 0x47B9 %U16 #Unsigned
EPwm8Regs.rsvd37[5] 0x47BA %U16 #Unsigned
EPwm8Regs.rsvd37[6] 0x47BB %U16 #Unsigned
EPwm8Regs.rsvd37[7] 0x47BC %U16 #Unsigned
EPwm8Regs.rsvd37[8] 0x47BD %U16 #Unsigned
EPwm8Regs.rsvd37[9] 0x47BE %U16 #Unsigned
EPwm8Regs.rsvd37[10] 0x47BF %U16 #Unsigned
EPwm8Regs.DCTRIPSEL.all 0x47C0 %U16 #Unsigned
EPwm8Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x47C0 %B16 #MASK=0xF
EPwm8Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x47C0 %B16 #MASK=0xF0
EPwm8Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x47C0 %B16 #MASK=0xF00
EPwm8Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x47C0 %B16 #MASK=0xF000
EPwm8Regs.rsvd38[0] 0x47C1 %U16 #Unsigned
EPwm8Regs.rsvd38[1] 0x47C2 %U16 #Unsigned
EPwm8Regs.DCACTL.all 0x47C3 %U16 #Unsigned
EPwm8Regs.DCACTL.bit.EVT1SRCSEL 0x47C3 %B16 #MASK=0x1
EPwm8Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x47C3 %B16 #MASK=0x2
EPwm8Regs.DCACTL.bit.EVT1SOCE 0x47C3 %B16 #MASK=0x4
EPwm8Regs.DCACTL.bit.EVT1SYNCE 0x47C3 %B16 #MASK=0x8
EPwm8Regs.DCACTL.bit.EVT1LATSEL 0x47C3 %B16 #MASK=0x10
EPwm8Regs.DCACTL.bit.EVT1LATCLRSEL 0x47C3 %B16 #MASK=0x60
EPwm8Regs.DCACTL.bit.EVT1LAT 0x47C3 %B16 #MASK=0x80
EPwm8Regs.DCACTL.bit.EVT2SRCSEL 0x47C3 %B16 #MASK=0x100
EPwm8Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x47C3 %B16 #MASK=0x200
EPwm8Regs.DCACTL.bit.rsvd1 0x47C3 %B16 #MASK=0xC00
EPwm8Regs.DCACTL.bit.EVT2LATSEL 0x47C3 %B16 #MASK=0x1000
EPwm8Regs.DCACTL.bit.EVT2LATCLRSEL 0x47C3 %B16 #MASK=0x6000
EPwm8Regs.DCACTL.bit.EVT2LAT 0x47C3 %B16 #MASK=0x8000
EPwm8Regs.DCBCTL.all 0x47C4 %U16 #Unsigned
EPwm8Regs.DCBCTL.bit.EVT1SRCSEL 0x47C4 %B16 #MASK=0x1
EPwm8Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x47C4 %B16 #MASK=0x2
EPwm8Regs.DCBCTL.bit.EVT1SOCE 0x47C4 %B16 #MASK=0x4
EPwm8Regs.DCBCTL.bit.EVT1SYNCE 0x47C4 %B16 #MASK=0x8
EPwm8Regs.DCBCTL.bit.EVT1LATSEL 0x47C4 %B16 #MASK=0x10
EPwm8Regs.DCBCTL.bit.EVT1LATCLRSEL 0x47C4 %B16 #MASK=0x60
EPwm8Regs.DCBCTL.bit.EVT1LAT 0x47C4 %B16 #MASK=0x80
EPwm8Regs.DCBCTL.bit.EVT2SRCSEL 0x47C4 %B16 #MASK=0x100
EPwm8Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x47C4 %B16 #MASK=0x200
EPwm8Regs.DCBCTL.bit.rsvd1 0x47C4 %B16 #MASK=0xC00
EPwm8Regs.DCBCTL.bit.EVT2LATSEL 0x47C4 %B16 #MASK=0x1000
EPwm8Regs.DCBCTL.bit.EVT2LATCLRSEL 0x47C4 %B16 #MASK=0x6000
EPwm8Regs.DCBCTL.bit.EVT2LAT 0x47C4 %B16 #MASK=0x8000
EPwm8Regs.rsvd39[0] 0x47C5 %U16 #Unsigned
EPwm8Regs.rsvd39[1] 0x47C6 %U16 #Unsigned
EPwm8Regs.DCFCTL.all 0x47C7 %U16 #Unsigned
EPwm8Regs.DCFCTL.bit.SRCSEL 0x47C7 %B16 #MASK=0x3
EPwm8Regs.DCFCTL.bit.BLANKE 0x47C7 %B16 #MASK=0x4
EPwm8Regs.DCFCTL.bit.BLANKINV 0x47C7 %B16 #MASK=0x8
EPwm8Regs.DCFCTL.bit.PULSESEL 0x47C7 %B16 #MASK=0x30
EPwm8Regs.DCFCTL.bit.EDGEFILTSEL 0x47C7 %B16 #MASK=0x40
EPwm8Regs.DCFCTL.bit.rsvd1 0x47C7 %B16 #MASK=0x80
EPwm8Regs.DCFCTL.bit.EDGEMODE 0x47C7 %B16 #MASK=0x300
EPwm8Regs.DCFCTL.bit.EDGECOUNT 0x47C7 %B16 #MASK=0x1C00
EPwm8Regs.DCFCTL.bit.EDGESTATUS 0x47C7 %B16 #MASK=0xE000
EPwm8Regs.DCCAPCTL.all 0x47C8 %U16 #Unsigned
EPwm8Regs.DCCAPCTL.bit.CAPE 0x47C8 %B16 #MASK=0x1
EPwm8Regs.DCCAPCTL.bit.SHDWMODE 0x47C8 %B16 #MASK=0x2
EPwm8Regs.DCCAPCTL.bit.rsvd1 0x47C8 %B16 #MASK=0x1FFC
EPwm8Regs.DCCAPCTL.bit.CAPSTS 0x47C8 %B16 #MASK=0x2000
EPwm8Regs.DCCAPCTL.bit.CAPCLR 0x47C8 %B16 #MASK=0x4000
EPwm8Regs.DCCAPCTL.bit.CAPMODE 0x47C8 %B16 #MASK=0x8000
EPwm8Regs.DCFOFFSET 0x47C9 %U16 #Unsigned
EPwm8Regs.DCFOFFSETCNT 0x47CA %U16 #Unsigned
EPwm8Regs.DCFWINDOW 0x47CB %U16 #Unsigned
EPwm8Regs.DCFWINDOWCNT 0x47CC %U16 #Unsigned
EPwm8Regs.BLANKPULSEMIXSEL.all 0x47CD %U16 #Unsigned
EPwm8Regs.BLANKPULSEMIXSEL.bit.ZRO 0x47CD %B16 #MASK=0x1
EPwm8Regs.BLANKPULSEMIXSEL.bit.PRD 0x47CD %B16 #MASK=0x2
EPwm8Regs.BLANKPULSEMIXSEL.bit.CAU 0x47CD %B16 #MASK=0x4
EPwm8Regs.BLANKPULSEMIXSEL.bit.CAD 0x47CD %B16 #MASK=0x8
EPwm8Regs.BLANKPULSEMIXSEL.bit.CBU 0x47CD %B16 #MASK=0x10
EPwm8Regs.BLANKPULSEMIXSEL.bit.CBD 0x47CD %B16 #MASK=0x20
EPwm8Regs.BLANKPULSEMIXSEL.bit.CCU 0x47CD %B16 #MASK=0x40
EPwm8Regs.BLANKPULSEMIXSEL.bit.CCD 0x47CD %B16 #MASK=0x80
EPwm8Regs.BLANKPULSEMIXSEL.bit.CDU 0x47CD %B16 #MASK=0x100
EPwm8Regs.BLANKPULSEMIXSEL.bit.CDD 0x47CD %B16 #MASK=0x200
EPwm8Regs.BLANKPULSEMIXSEL.bit.rsvd1 0x47CD %B16 #MASK=0xFC00
EPwm8Regs.rsvd40 0x47CE %U16 #Unsigned
EPwm8Regs.DCCAP 0x47CF %U16 #Unsigned
EPwm8Regs.rsvd41[0] 0x47D0 %U16 #Unsigned
EPwm8Regs.rsvd41[1] 0x47D1 %U16 #Unsigned
EPwm8Regs.DCAHTRIPSEL.all 0x47D2 %U16 #Unsigned
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT1 0x47D2 %B16 #MASK=0x1
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT2 0x47D2 %B16 #MASK=0x2
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT3 0x47D2 %B16 #MASK=0x4
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT4 0x47D2 %B16 #MASK=0x8
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT5 0x47D2 %B16 #MASK=0x10
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT6 0x47D2 %B16 #MASK=0x20
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT7 0x47D2 %B16 #MASK=0x40
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT8 0x47D2 %B16 #MASK=0x80
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT9 0x47D2 %B16 #MASK=0x100
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT10 0x47D2 %B16 #MASK=0x200
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT11 0x47D2 %B16 #MASK=0x400
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT12 0x47D2 %B16 #MASK=0x800
EPwm8Regs.DCAHTRIPSEL.bit.rsvd1 0x47D2 %B16 #MASK=0x1000
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT14 0x47D2 %B16 #MASK=0x2000
EPwm8Regs.DCAHTRIPSEL.bit.TRIPINPUT15 0x47D2 %B16 #MASK=0x4000
EPwm8Regs.DCAHTRIPSEL.bit.rsvd2 0x47D2 %B16 #MASK=0x8000
EPwm8Regs.DCALTRIPSEL.all 0x47D3 %U16 #Unsigned
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT1 0x47D3 %B16 #MASK=0x1
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT2 0x47D3 %B16 #MASK=0x2
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT3 0x47D3 %B16 #MASK=0x4
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT4 0x47D3 %B16 #MASK=0x8
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT5 0x47D3 %B16 #MASK=0x10
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT6 0x47D3 %B16 #MASK=0x20
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT7 0x47D3 %B16 #MASK=0x40
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT8 0x47D3 %B16 #MASK=0x80
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT9 0x47D3 %B16 #MASK=0x100
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT10 0x47D3 %B16 #MASK=0x200
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT11 0x47D3 %B16 #MASK=0x400
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT12 0x47D3 %B16 #MASK=0x800
EPwm8Regs.DCALTRIPSEL.bit.rsvd1 0x47D3 %B16 #MASK=0x1000
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT14 0x47D3 %B16 #MASK=0x2000
EPwm8Regs.DCALTRIPSEL.bit.TRIPINPUT15 0x47D3 %B16 #MASK=0x4000
EPwm8Regs.DCALTRIPSEL.bit.rsvd2 0x47D3 %B16 #MASK=0x8000
EPwm8Regs.DCBHTRIPSEL.all 0x47D4 %U16 #Unsigned
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT1 0x47D4 %B16 #MASK=0x1
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT2 0x47D4 %B16 #MASK=0x2
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT3 0x47D4 %B16 #MASK=0x4
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT4 0x47D4 %B16 #MASK=0x8
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT5 0x47D4 %B16 #MASK=0x10
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT6 0x47D4 %B16 #MASK=0x20
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT7 0x47D4 %B16 #MASK=0x40
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT8 0x47D4 %B16 #MASK=0x80
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT9 0x47D4 %B16 #MASK=0x100
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT10 0x47D4 %B16 #MASK=0x200
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT11 0x47D4 %B16 #MASK=0x400
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT12 0x47D4 %B16 #MASK=0x800
EPwm8Regs.DCBHTRIPSEL.bit.rsvd1 0x47D4 %B16 #MASK=0x1000
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT14 0x47D4 %B16 #MASK=0x2000
EPwm8Regs.DCBHTRIPSEL.bit.TRIPINPUT15 0x47D4 %B16 #MASK=0x4000
EPwm8Regs.DCBHTRIPSEL.bit.rsvd2 0x47D4 %B16 #MASK=0x8000
EPwm8Regs.DCBLTRIPSEL.all 0x47D5 %U16 #Unsigned
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT1 0x47D5 %B16 #MASK=0x1
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT2 0x47D5 %B16 #MASK=0x2
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT3 0x47D5 %B16 #MASK=0x4
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT4 0x47D5 %B16 #MASK=0x8
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT5 0x47D5 %B16 #MASK=0x10
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT6 0x47D5 %B16 #MASK=0x20
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT7 0x47D5 %B16 #MASK=0x40
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT8 0x47D5 %B16 #MASK=0x80
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT9 0x47D5 %B16 #MASK=0x100
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT10 0x47D5 %B16 #MASK=0x200
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT11 0x47D5 %B16 #MASK=0x400
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT12 0x47D5 %B16 #MASK=0x800
EPwm8Regs.DCBLTRIPSEL.bit.rsvd1 0x47D5 %B16 #MASK=0x1000
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT14 0x47D5 %B16 #MASK=0x2000
EPwm8Regs.DCBLTRIPSEL.bit.TRIPINPUT15 0x47D5 %B16 #MASK=0x4000
EPwm8Regs.DCBLTRIPSEL.bit.rsvd2 0x47D5 %B16 #MASK=0x8000
EPwm8Regs.rsvd42[0] 0x47D6 %U16 #Unsigned
EPwm8Regs.rsvd42[1] 0x47D7 %U16 #Unsigned
EPwm8Regs.rsvd42[2] 0x47D8 %U16 #Unsigned
EPwm8Regs.rsvd42[3] 0x47D9 %U16 #Unsigned
EPwm8Regs.rsvd42[4] 0x47DA %U16 #Unsigned
EPwm8Regs.rsvd42[5] 0x47DB %U16 #Unsigned
EPwm8Regs.rsvd42[6] 0x47DC %U16 #Unsigned
EPwm8Regs.rsvd42[7] 0x47DD %U16 #Unsigned
EPwm8Regs.rsvd42[8] 0x47DE %U16 #Unsigned
EPwm8Regs.rsvd42[9] 0x47DF %U16 #Unsigned
EPwm8Regs.rsvd42[10] 0x47E0 %U16 #Unsigned
EPwm8Regs.rsvd42[11] 0x47E1 %U16 #Unsigned
EPwm8Regs.rsvd42[12] 0x47E2 %U16 #Unsigned
EPwm8Regs.rsvd42[13] 0x47E3 %U16 #Unsigned
EPwm8Regs.rsvd42[14] 0x47E4 %U16 #Unsigned
EPwm8Regs.rsvd42[15] 0x47E5 %U16 #Unsigned
EPwm8Regs.rsvd42[16] 0x47E6 %U16 #Unsigned
EPwm8Regs.rsvd42[17] 0x47E7 %U16 #Unsigned
EPwm8Regs.rsvd42[18] 0x47E8 %U16 #Unsigned
EPwm8Regs.rsvd42[19] 0x47E9 %U16 #Unsigned
EPwm8Regs.rsvd42[20] 0x47EA %U16 #Unsigned
EPwm8Regs.rsvd42[21] 0x47EB %U16 #Unsigned
EPwm8Regs.rsvd42[22] 0x47EC %U16 #Unsigned
EPwm8Regs.rsvd42[23] 0x47ED %U16 #Unsigned
EPwm8Regs.rsvd42[24] 0x47EE %U16 #Unsigned
EPwm8Regs.rsvd42[25] 0x47EF %U16 #Unsigned
EPwm8Regs.rsvd42[26] 0x47F0 %U16 #Unsigned
EPwm8Regs.rsvd42[27] 0x47F1 %U16 #Unsigned
EPwm8Regs.rsvd42[28] 0x47F2 %U16 #Unsigned
EPwm8Regs.rsvd42[29] 0x47F3 %U16 #Unsigned
EPwm8Regs.rsvd42[30] 0x47F4 %U16 #Unsigned
EPwm8Regs.rsvd42[31] 0x47F5 %U16 #Unsigned
EPwm8Regs.rsvd42[32] 0x47F6 %U16 #Unsigned
EPwm8Regs.rsvd42[33] 0x47F7 %U16 #Unsigned
EPwm8Regs.rsvd42[34] 0x47F8 %U16 #Unsigned
EPwm8Regs.rsvd42[35] 0x47F9 %U16 #Unsigned
EPwm8Regs.EPWMLOCK.all 0x47FA %U32 #Unsigned
EPwm8Regs.EPWMLOCK.bit.HRLOCK 0x47FA %B16 #MASK=0x1
EPwm8Regs.EPWMLOCK.bit.GLLOCK 0x47FA %B16 #MASK=0x2
EPwm8Regs.EPWMLOCK.bit.TZCFGLOCK 0x47FA %B16 #MASK=0x4
EPwm8Regs.EPWMLOCK.bit.TZCLRLOCK 0x47FA %B16 #MASK=0x8
EPwm8Regs.EPWMLOCK.bit.DCLOCK 0x47FA %B16 #MASK=0x10
EPwm8Regs.EPWMLOCK.bit.rsvd1 0x47FA %B16 #MASK=0xFFE0
EPwm8Regs.EPWMLOCK.bit.KEY 0x47FB %B16 #MASK=0xFFFF
EPwm8Regs.rsvd43 0x47FC %U16 #Unsigned
EPwm8Regs.HWVDELVAL 0x47FD %U16 #Unsigned
EPwm8Regs.VCNTVAL 0x47FE %U16 #Unsigned
AnalogSubsysRegs.rsvd1[0] 0x5D700 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[1] 0x5D701 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[2] 0x5D702 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[3] 0x5D703 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[4] 0x5D704 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[5] 0x5D705 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[6] 0x5D706 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[7] 0x5D707 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[8] 0x5D708 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[9] 0x5D709 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[10] 0x5D70A %U16 #Unsigned
AnalogSubsysRegs.rsvd1[11] 0x5D70B %U16 #Unsigned
AnalogSubsysRegs.rsvd1[12] 0x5D70C %U16 #Unsigned
AnalogSubsysRegs.rsvd1[13] 0x5D70D %U16 #Unsigned
AnalogSubsysRegs.rsvd1[14] 0x5D70E %U16 #Unsigned
AnalogSubsysRegs.rsvd1[15] 0x5D70F %U16 #Unsigned
AnalogSubsysRegs.rsvd1[16] 0x5D710 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[17] 0x5D711 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[18] 0x5D712 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[19] 0x5D713 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[20] 0x5D714 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[21] 0x5D715 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[22] 0x5D716 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[23] 0x5D717 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[24] 0x5D718 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[25] 0x5D719 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[26] 0x5D71A %U16 #Unsigned
AnalogSubsysRegs.rsvd1[27] 0x5D71B %U16 #Unsigned
AnalogSubsysRegs.rsvd1[28] 0x5D71C %U16 #Unsigned
AnalogSubsysRegs.rsvd1[29] 0x5D71D %U16 #Unsigned
AnalogSubsysRegs.rsvd1[30] 0x5D71E %U16 #Unsigned
AnalogSubsysRegs.rsvd1[31] 0x5D71F %U16 #Unsigned
AnalogSubsysRegs.rsvd1[32] 0x5D720 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[33] 0x5D721 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[34] 0x5D722 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[35] 0x5D723 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[36] 0x5D724 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[37] 0x5D725 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[38] 0x5D726 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[39] 0x5D727 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[40] 0x5D728 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[41] 0x5D729 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[42] 0x5D72A %U16 #Unsigned
AnalogSubsysRegs.rsvd1[43] 0x5D72B %U16 #Unsigned
AnalogSubsysRegs.rsvd1[44] 0x5D72C %U16 #Unsigned
AnalogSubsysRegs.rsvd1[45] 0x5D72D %U16 #Unsigned
AnalogSubsysRegs.rsvd1[46] 0x5D72E %U16 #Unsigned
AnalogSubsysRegs.rsvd1[47] 0x5D72F %U16 #Unsigned
AnalogSubsysRegs.rsvd1[48] 0x5D730 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[49] 0x5D731 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[50] 0x5D732 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[51] 0x5D733 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[52] 0x5D734 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[53] 0x5D735 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[54] 0x5D736 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[55] 0x5D737 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[56] 0x5D738 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[57] 0x5D739 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[58] 0x5D73A %U16 #Unsigned
AnalogSubsysRegs.rsvd1[59] 0x5D73B %U16 #Unsigned
AnalogSubsysRegs.rsvd1[60] 0x5D73C %U16 #Unsigned
AnalogSubsysRegs.rsvd1[61] 0x5D73D %U16 #Unsigned
AnalogSubsysRegs.rsvd1[62] 0x5D73E %U16 #Unsigned
AnalogSubsysRegs.rsvd1[63] 0x5D73F %U16 #Unsigned
AnalogSubsysRegs.rsvd1[64] 0x5D740 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[65] 0x5D741 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[66] 0x5D742 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[67] 0x5D743 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[68] 0x5D744 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[69] 0x5D745 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[70] 0x5D746 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[71] 0x5D747 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[72] 0x5D748 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[73] 0x5D749 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[74] 0x5D74A %U16 #Unsigned
AnalogSubsysRegs.rsvd1[75] 0x5D74B %U16 #Unsigned
AnalogSubsysRegs.rsvd1[76] 0x5D74C %U16 #Unsigned
AnalogSubsysRegs.rsvd1[77] 0x5D74D %U16 #Unsigned
AnalogSubsysRegs.rsvd1[78] 0x5D74E %U16 #Unsigned
AnalogSubsysRegs.rsvd1[79] 0x5D74F %U16 #Unsigned
AnalogSubsysRegs.rsvd1[80] 0x5D750 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[81] 0x5D751 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[82] 0x5D752 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[83] 0x5D753 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[84] 0x5D754 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[85] 0x5D755 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[86] 0x5D756 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[87] 0x5D757 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[88] 0x5D758 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[89] 0x5D759 %U16 #Unsigned
AnalogSubsysRegs.rsvd1[90] 0x5D75A %U16 #Unsigned
AnalogSubsysRegs.rsvd1[91] 0x5D75B %U16 #Unsigned
AnalogSubsysRegs.rsvd1[92] 0x5D75C %U16 #Unsigned
AnalogSubsysRegs.rsvd1[93] 0x5D75D %U16 #Unsigned
AnalogSubsysRegs.CONFIGLOCK.all 0x5D75E %U32 #Unsigned
AnalogSubsysRegs.CONFIGLOCK.bit.rsvd1 0x5D75E %B16 #MASK=0x1
AnalogSubsysRegs.CONFIGLOCK.bit.rsvd2 0x5D75E %B16 #MASK=0x2
AnalogSubsysRegs.CONFIGLOCK.bit.rsvd3 0x5D75E %B16 #MASK=0x4
AnalogSubsysRegs.CONFIGLOCK.bit.AGPIOCTRL 0x5D75E %B16 #MASK=0x8
AnalogSubsysRegs.CONFIGLOCK.bit.rsvd4 0x5D75E %B16 #MASK=0x10
AnalogSubsysRegs.CONFIGLOCK.bit.rsvd5 0x5D75E %B16 #MASK=0xFFE0
AnalogSubsysRegs.CONFIGLOCK.bit.rsvd6 0x5D75F %B16 #MASK=0xFFFF
AnalogSubsysRegs.TSNSCTL.all 0x5D760 %U16 #Unsigned
AnalogSubsysRegs.TSNSCTL.bit.ENABLE 0x5D760 %B16 #MASK=0x1
AnalogSubsysRegs.TSNSCTL.bit.rsvd1 0x5D760 %B16 #MASK=0xFFFE
AnalogSubsysRegs.rsvd2[0] 0x5D761 %U16 #Unsigned
AnalogSubsysRegs.rsvd2[1] 0x5D762 %U16 #Unsigned
AnalogSubsysRegs.rsvd2[2] 0x5D763 %U16 #Unsigned
AnalogSubsysRegs.rsvd2[3] 0x5D764 %U16 #Unsigned
AnalogSubsysRegs.rsvd2[4] 0x5D765 %U16 #Unsigned
AnalogSubsysRegs.rsvd2[5] 0x5D766 %U16 #Unsigned
AnalogSubsysRegs.rsvd2[6] 0x5D767 %U16 #Unsigned
AnalogSubsysRegs.ANAREFCTL.all 0x5D768 %U16 #Unsigned
AnalogSubsysRegs.ANAREFCTL.bit.ANAREFSEL 0x5D768 %B16 #MASK=0x1
AnalogSubsysRegs.ANAREFCTL.bit.rsvd1 0x5D768 %B16 #MASK=0x2
AnalogSubsysRegs.ANAREFCTL.bit.rsvd2 0x5D768 %B16 #MASK=0x4
AnalogSubsysRegs.ANAREFCTL.bit.rsvd3 0x5D768 %B16 #MASK=0xF8
AnalogSubsysRegs.ANAREFCTL.bit.ANAREF2P5SEL 0x5D768 %B16 #MASK=0x100
AnalogSubsysRegs.ANAREFCTL.bit.rsvd4 0x5D768 %B16 #MASK=0x200
AnalogSubsysRegs.ANAREFCTL.bit.rsvd5 0x5D768 %B16 #MASK=0x400
AnalogSubsysRegs.ANAREFCTL.bit.rsvd6 0x5D768 %B16 #MASK=0xF800
AnalogSubsysRegs.rsvd3[0] 0x5D769 %U16 #Unsigned
AnalogSubsysRegs.rsvd3[1] 0x5D76A %U16 #Unsigned
AnalogSubsysRegs.rsvd3[2] 0x5D76B %U16 #Unsigned
AnalogSubsysRegs.rsvd3[3] 0x5D76C %U16 #Unsigned
AnalogSubsysRegs.rsvd3[4] 0x5D76D %U16 #Unsigned
AnalogSubsysRegs.rsvd3[5] 0x5D76E %U16 #Unsigned
AnalogSubsysRegs.rsvd3[6] 0x5D76F %U16 #Unsigned
AnalogSubsysRegs.VMONCTL.all 0x5D770 %U16 #Unsigned
AnalogSubsysRegs.VMONCTL.bit.rsvd1 0x5D770 %B16 #MASK=0x1
AnalogSubsysRegs.VMONCTL.bit.rsvd2 0x5D770 %B16 #MASK=0x2
AnalogSubsysRegs.VMONCTL.bit.rsvd3 0x5D770 %B16 #MASK=0xFC
AnalogSubsysRegs.VMONCTL.bit.BORLVMONDIS 0x5D770 %B16 #MASK=0x100
AnalogSubsysRegs.VMONCTL.bit.rsvd4 0x5D770 %B16 #MASK=0xFE00
AnalogSubsysRegs.rsvd4[0] 0x5D771 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[1] 0x5D772 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[2] 0x5D773 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[3] 0x5D774 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[4] 0x5D775 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[5] 0x5D776 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[6] 0x5D777 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[7] 0x5D778 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[8] 0x5D779 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[9] 0x5D77A %U16 #Unsigned
AnalogSubsysRegs.rsvd4[10] 0x5D77B %U16 #Unsigned
AnalogSubsysRegs.rsvd4[11] 0x5D77C %U16 #Unsigned
AnalogSubsysRegs.rsvd4[12] 0x5D77D %U16 #Unsigned
AnalogSubsysRegs.rsvd4[13] 0x5D77E %U16 #Unsigned
AnalogSubsysRegs.rsvd4[14] 0x5D77F %U16 #Unsigned
AnalogSubsysRegs.rsvd4[15] 0x5D780 %U16 #Unsigned
AnalogSubsysRegs.rsvd4[16] 0x5D781 %U16 #Unsigned
AnalogSubsysRegs.CMPHPMXSEL.all 0x5D782 %U32 #Unsigned
AnalogSubsysRegs.CMPHPMXSEL.bit.CMP1HPMXSEL 0x5D782 %B16 #MASK=0x7
AnalogSubsysRegs.CMPHPMXSEL.bit.CMP2HPMXSEL 0x5D782 %B16 #MASK=0x38
AnalogSubsysRegs.CMPHPMXSEL.bit.CMP3HPMXSEL 0x5D782 %B16 #MASK=0x1C0
AnalogSubsysRegs.CMPHPMXSEL.bit.CMP4HPMXSEL 0x5D782 %B16 #MASK=0xE00
AnalogSubsysRegs.CMPHPMXSEL.bit.rsvd1 0x5D782 %B16 #MASK=0x7000
AnalogSubsysRegs.CMPHPMXSEL.bit.rsvd2 0x5D782 %B16 #MASK=0x8000
AnalogSubsysRegs.CMPHPMXSEL.bit.rsvd3 0x5D783 %B16 #MASK=0x7
AnalogSubsysRegs.CMPHPMXSEL.bit.rsvd4 0x5D783 %B16 #MASK=0x38
AnalogSubsysRegs.CMPHPMXSEL.bit.rsvd5 0x5D783 %B16 #MASK=0xFFC0
AnalogSubsysRegs.CMPLPMXSEL.all 0x5D784 %U32 #Unsigned
AnalogSubsysRegs.CMPLPMXSEL.bit.CMP1LPMXSEL 0x5D784 %B16 #MASK=0x7
AnalogSubsysRegs.CMPLPMXSEL.bit.CMP2LPMXSEL 0x5D784 %B16 #MASK=0x38
AnalogSubsysRegs.CMPLPMXSEL.bit.CMP3LPMXSEL 0x5D784 %B16 #MASK=0x1C0
AnalogSubsysRegs.CMPLPMXSEL.bit.CMP4LPMXSEL 0x5D784 %B16 #MASK=0xE00
AnalogSubsysRegs.CMPLPMXSEL.bit.rsvd1 0x5D784 %B16 #MASK=0x7000
AnalogSubsysRegs.CMPLPMXSEL.bit.rsvd2 0x5D784 %B16 #MASK=0x8000
AnalogSubsysRegs.CMPLPMXSEL.bit.rsvd3 0x5D785 %B16 #MASK=0x7
AnalogSubsysRegs.CMPLPMXSEL.bit.rsvd4 0x5D785 %B16 #MASK=0x38
AnalogSubsysRegs.CMPLPMXSEL.bit.rsvd5 0x5D785 %B16 #MASK=0xFFC0
AnalogSubsysRegs.CMPHNMXSEL.all 0x5D786 %U16 #Unsigned
AnalogSubsysRegs.CMPHNMXSEL.bit.CMP1HNMXSEL 0x5D786 %B16 #MASK=0x1
AnalogSubsysRegs.CMPHNMXSEL.bit.CMP2HNMXSEL 0x5D786 %B16 #MASK=0x2
AnalogSubsysRegs.CMPHNMXSEL.bit.CMP3HNMXSEL 0x5D786 %B16 #MASK=0x4
AnalogSubsysRegs.CMPHNMXSEL.bit.CMP4HNMXSEL 0x5D786 %B16 #MASK=0x8
AnalogSubsysRegs.CMPHNMXSEL.bit.rsvd1 0x5D786 %B16 #MASK=0x10
AnalogSubsysRegs.CMPHNMXSEL.bit.rsvd2 0x5D786 %B16 #MASK=0x20
AnalogSubsysRegs.CMPHNMXSEL.bit.rsvd3 0x5D786 %B16 #MASK=0x40
AnalogSubsysRegs.CMPHNMXSEL.bit.rsvd4 0x5D786 %B16 #MASK=0xFF80
AnalogSubsysRegs.CMPLNMXSEL.all 0x5D787 %U16 #Unsigned
AnalogSubsysRegs.CMPLNMXSEL.bit.CMP1LNMXSEL 0x5D787 %B16 #MASK=0x1
AnalogSubsysRegs.CMPLNMXSEL.bit.CMP2LNMXSEL 0x5D787 %B16 #MASK=0x2
AnalogSubsysRegs.CMPLNMXSEL.bit.CMP3LNMXSEL 0x5D787 %B16 #MASK=0x4
AnalogSubsysRegs.CMPLNMXSEL.bit.CMP4LNMXSEL 0x5D787 %B16 #MASK=0x8
AnalogSubsysRegs.CMPLNMXSEL.bit.rsvd1 0x5D787 %B16 #MASK=0x10
AnalogSubsysRegs.CMPLNMXSEL.bit.rsvd2 0x5D787 %B16 #MASK=0x20
AnalogSubsysRegs.CMPLNMXSEL.bit.rsvd3 0x5D787 %B16 #MASK=0x40
AnalogSubsysRegs.CMPLNMXSEL.bit.rsvd4 0x5D787 %B16 #MASK=0xFF80
AnalogSubsysRegs.ADCDACLOOPBACK.all 0x5D788 %U32 #Unsigned
AnalogSubsysRegs.ADCDACLOOPBACK.bit.ENLB2ADCA 0x5D788 %B16 #MASK=0x1
AnalogSubsysRegs.ADCDACLOOPBACK.bit.ENLB2ADCB 0x5D788 %B16 #MASK=0x2
AnalogSubsysRegs.ADCDACLOOPBACK.bit.ENLB2ADCC 0x5D788 %B16 #MASK=0x4
AnalogSubsysRegs.ADCDACLOOPBACK.bit.rsvd1 0x5D788 %B16 #MASK=0xFFF8
AnalogSubsysRegs.ADCDACLOOPBACK.bit.KEY 0x5D789 %B16 #MASK=0xFFFF
AnalogSubsysRegs.rsvd5[0] 0x5D78A %U16 #Unsigned
AnalogSubsysRegs.rsvd5[1] 0x5D78B %U16 #Unsigned
AnalogSubsysRegs.rsvd5[2] 0x5D78C %U16 #Unsigned
AnalogSubsysRegs.rsvd5[3] 0x5D78D %U16 #Unsigned
AnalogSubsysRegs.LOCK.all 0x5D78E %U32 #Unsigned
AnalogSubsysRegs.LOCK.bit.TSNSCTL 0x5D78E %B16 #MASK=0x1
AnalogSubsysRegs.LOCK.bit.ANAREFCTL 0x5D78E %B16 #MASK=0x2
AnalogSubsysRegs.LOCK.bit.VMONCTL 0x5D78E %B16 #MASK=0x4
AnalogSubsysRegs.LOCK.bit.rsvd1 0x5D78E %B16 #MASK=0x8
AnalogSubsysRegs.LOCK.bit.rsvd2 0x5D78E %B16 #MASK=0x10
AnalogSubsysRegs.LOCK.bit.CMPHPMXSEL 0x5D78E %B16 #MASK=0x20
AnalogSubsysRegs.LOCK.bit.CMPLPMXSEL 0x5D78E %B16 #MASK=0x40
AnalogSubsysRegs.LOCK.bit.CMPHNMXSEL 0x5D78E %B16 #MASK=0x80
AnalogSubsysRegs.LOCK.bit.CMPLNMXSEL 0x5D78E %B16 #MASK=0x100
AnalogSubsysRegs.LOCK.bit.VREGCTL 0x5D78E %B16 #MASK=0x200
AnalogSubsysRegs.LOCK.bit.rsvd3 0x5D78E %B16 #MASK=0xFC00
AnalogSubsysRegs.LOCK.bit.rsvd4 0x5D78F %B16 #MASK=0xFFFF
AnalogSubsysRegs.rsvd6[0] 0x5D790 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[1] 0x5D791 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[2] 0x5D792 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[3] 0x5D793 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[4] 0x5D794 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[5] 0x5D795 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[6] 0x5D796 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[7] 0x5D797 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[8] 0x5D798 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[9] 0x5D799 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[10] 0x5D79A %U16 #Unsigned
AnalogSubsysRegs.rsvd6[11] 0x5D79B %U16 #Unsigned
AnalogSubsysRegs.rsvd6[12] 0x5D79C %U16 #Unsigned
AnalogSubsysRegs.rsvd6[13] 0x5D79D %U16 #Unsigned
AnalogSubsysRegs.rsvd6[14] 0x5D79E %U16 #Unsigned
AnalogSubsysRegs.rsvd6[15] 0x5D79F %U16 #Unsigned
AnalogSubsysRegs.rsvd6[16] 0x5D7A0 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[17] 0x5D7A1 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[18] 0x5D7A2 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[19] 0x5D7A3 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[20] 0x5D7A4 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[21] 0x5D7A5 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[22] 0x5D7A6 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[23] 0x5D7A7 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[24] 0x5D7A8 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[25] 0x5D7A9 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[26] 0x5D7AA %U16 #Unsigned
AnalogSubsysRegs.rsvd6[27] 0x5D7AB %U16 #Unsigned
AnalogSubsysRegs.rsvd6[28] 0x5D7AC %U16 #Unsigned
AnalogSubsysRegs.rsvd6[29] 0x5D7AD %U16 #Unsigned
AnalogSubsysRegs.rsvd6[30] 0x5D7AE %U16 #Unsigned
AnalogSubsysRegs.rsvd6[31] 0x5D7AF %U16 #Unsigned
AnalogSubsysRegs.rsvd6[32] 0x5D7B0 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[33] 0x5D7B1 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[34] 0x5D7B2 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[35] 0x5D7B3 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[36] 0x5D7B4 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[37] 0x5D7B5 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[38] 0x5D7B6 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[39] 0x5D7B7 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[40] 0x5D7B8 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[41] 0x5D7B9 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[42] 0x5D7BA %U16 #Unsigned
AnalogSubsysRegs.rsvd6[43] 0x5D7BB %U16 #Unsigned
AnalogSubsysRegs.rsvd6[44] 0x5D7BC %U16 #Unsigned
AnalogSubsysRegs.rsvd6[45] 0x5D7BD %U16 #Unsigned
AnalogSubsysRegs.rsvd6[46] 0x5D7BE %U16 #Unsigned
AnalogSubsysRegs.rsvd6[47] 0x5D7BF %U16 #Unsigned
AnalogSubsysRegs.rsvd6[48] 0x5D7C0 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[49] 0x5D7C1 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[50] 0x5D7C2 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[51] 0x5D7C3 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[52] 0x5D7C4 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[53] 0x5D7C5 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[54] 0x5D7C6 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[55] 0x5D7C7 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[56] 0x5D7C8 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[57] 0x5D7C9 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[58] 0x5D7CA %U16 #Unsigned
AnalogSubsysRegs.rsvd6[59] 0x5D7CB %U16 #Unsigned
AnalogSubsysRegs.rsvd6[60] 0x5D7CC %U16 #Unsigned
AnalogSubsysRegs.rsvd6[61] 0x5D7CD %U16 #Unsigned
AnalogSubsysRegs.rsvd6[62] 0x5D7CE %U16 #Unsigned
AnalogSubsysRegs.rsvd6[63] 0x5D7CF %U16 #Unsigned
AnalogSubsysRegs.rsvd6[64] 0x5D7D0 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[65] 0x5D7D1 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[66] 0x5D7D2 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[67] 0x5D7D3 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[68] 0x5D7D4 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[69] 0x5D7D5 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[70] 0x5D7D6 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[71] 0x5D7D7 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[72] 0x5D7D8 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[73] 0x5D7D9 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[74] 0x5D7DA %U16 #Unsigned
AnalogSubsysRegs.rsvd6[75] 0x5D7DB %U16 #Unsigned
AnalogSubsysRegs.rsvd6[76] 0x5D7DC %U16 #Unsigned
AnalogSubsysRegs.rsvd6[77] 0x5D7DD %U16 #Unsigned
AnalogSubsysRegs.rsvd6[78] 0x5D7DE %U16 #Unsigned
AnalogSubsysRegs.rsvd6[79] 0x5D7DF %U16 #Unsigned
AnalogSubsysRegs.rsvd6[80] 0x5D7E0 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[81] 0x5D7E1 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[82] 0x5D7E2 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[83] 0x5D7E3 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[84] 0x5D7E4 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[85] 0x5D7E5 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[86] 0x5D7E6 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[87] 0x5D7E7 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[88] 0x5D7E8 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[89] 0x5D7E9 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[90] 0x5D7EA %U16 #Unsigned
AnalogSubsysRegs.rsvd6[91] 0x5D7EB %U16 #Unsigned
AnalogSubsysRegs.rsvd6[92] 0x5D7EC %U16 #Unsigned
AnalogSubsysRegs.rsvd6[93] 0x5D7ED %U16 #Unsigned
AnalogSubsysRegs.rsvd6[94] 0x5D7EE %U16 #Unsigned
AnalogSubsysRegs.rsvd6[95] 0x5D7EF %U16 #Unsigned
AnalogSubsysRegs.rsvd6[96] 0x5D7F0 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[97] 0x5D7F1 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[98] 0x5D7F2 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[99] 0x5D7F3 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[100] 0x5D7F4 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[101] 0x5D7F5 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[102] 0x5D7F6 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[103] 0x5D7F7 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[104] 0x5D7F8 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[105] 0x5D7F9 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[106] 0x5D7FA %U16 #Unsigned
AnalogSubsysRegs.rsvd6[107] 0x5D7FB %U16 #Unsigned
AnalogSubsysRegs.rsvd6[108] 0x5D7FC %U16 #Unsigned
AnalogSubsysRegs.rsvd6[109] 0x5D7FD %U16 #Unsigned
AnalogSubsysRegs.rsvd6[110] 0x5D7FE %U16 #Unsigned
AnalogSubsysRegs.rsvd6[111] 0x5D7FF %U16 #Unsigned
AnalogSubsysRegs.rsvd6[112] 0x5D800 %U16 #Unsigned
AnalogSubsysRegs.rsvd6[113] 0x5D801 %U16 #Unsigned
AnalogSubsysRegs.AGPIOCTRLA.all 0x5D802 %U32 #Unsigned
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd1 0x5D802 %B16 #MASK=0x1
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd2 0x5D802 %B16 #MASK=0x2
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd3 0x5D802 %B16 #MASK=0x4
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd4 0x5D802 %B16 #MASK=0x8
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd5 0x5D802 %B16 #MASK=0x10
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd6 0x5D802 %B16 #MASK=0x20
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd7 0x5D802 %B16 #MASK=0x40
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd8 0x5D802 %B16 #MASK=0x80
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd9 0x5D802 %B16 #MASK=0x100
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd10 0x5D802 %B16 #MASK=0x200
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd11 0x5D802 %B16 #MASK=0x400
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd12 0x5D802 %B16 #MASK=0x800
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd13 0x5D802 %B16 #MASK=0x1000
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd14 0x5D802 %B16 #MASK=0x2000
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd15 0x5D802 %B16 #MASK=0x4000
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd16 0x5D802 %B16 #MASK=0x8000
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd17 0x5D803 %B16 #MASK=0x1
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd18 0x5D803 %B16 #MASK=0x2
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd19 0x5D803 %B16 #MASK=0x4
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd20 0x5D803 %B16 #MASK=0x8
AnalogSubsysRegs.AGPIOCTRLA.bit.GPIO20 0x5D803 %B16 #MASK=0x10
AnalogSubsysRegs.AGPIOCTRLA.bit.GPIO21 0x5D803 %B16 #MASK=0x20
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd21 0x5D803 %B16 #MASK=0x40
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd22 0x5D803 %B16 #MASK=0x80
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd23 0x5D803 %B16 #MASK=0x100
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd24 0x5D803 %B16 #MASK=0x200
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd25 0x5D803 %B16 #MASK=0x400
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd26 0x5D803 %B16 #MASK=0x800
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd27 0x5D803 %B16 #MASK=0x1000
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd28 0x5D803 %B16 #MASK=0x2000
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd29 0x5D803 %B16 #MASK=0x4000
AnalogSubsysRegs.AGPIOCTRLA.bit.rsvd30 0x5D803 %B16 #MASK=0x8000
McanErrorRegs.MCANERR_REV.all 0x5C800 %U32 #Unsigned
McanErrorRegs.MCANERR_REV.bit.REVMIN 0x5C800 %B16 #MASK=0x3F
McanErrorRegs.MCANERR_REV.bit.rsvd1 0x5C800 %B16 #MASK=0xC0
McanErrorRegs.MCANERR_REV.bit.REVMAJ 0x5C800 %B16 #MASK=0x700
McanErrorRegs.MCANERR_REV.bit.rsvd2 0x5C800 %B16 #MASK=0xF800
McanErrorRegs.MCANERR_REV.bit.MODULE_ID 0x5C801 %B16 #MASK=0xFFF
McanErrorRegs.MCANERR_REV.bit.rsvd3 0x5C801 %B16 #MASK=0x3000
McanErrorRegs.MCANERR_REV.bit.SCHEME 0x5C801 %B16 #MASK=0xC000
McanErrorRegs.rsvd1[0] 0x5C802 %U16 #Unsigned
McanErrorRegs.rsvd1[1] 0x5C803 %U16 #Unsigned
McanErrorRegs.MCANERR_VECTOR.all 0x5C804 %U32 #Unsigned
McanErrorRegs.MCANERR_VECTOR.bit.ECC_VECTOR 0x5C804 %B16 #MASK=0x7FF
McanErrorRegs.MCANERR_VECTOR.bit.rsvd1 0x5C804 %B16 #MASK=0x7800
McanErrorRegs.MCANERR_VECTOR.bit.RD_SVBUS 0x5C804 %B16 #MASK=0x8000
McanErrorRegs.MCANERR_VECTOR.bit.RD_SVBUS_ADDRESS 0x5C805 %B16 #MASK=0xFF
McanErrorRegs.MCANERR_VECTOR.bit.RD_SVBUS_DONE 0x5C805 %B16 #MASK=0x100
McanErrorRegs.MCANERR_VECTOR.bit.rsvd2 0x5C805 %B16 #MASK=0xFE00
McanErrorRegs.MCANERR_STAT.all 0x5C806 %U32 #Unsigned
McanErrorRegs.MCANERR_STAT.bit.NUM_RAMS 0x5C806 %B16 #MASK=0x7FF
McanErrorRegs.MCANERR_STAT.bit.rsvd1 0x5C806 %B16 #MASK=0xF800
McanErrorRegs.MCANERR_STAT.bit.rsvd2 0x5C807 %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_WRAP_REV.all 0x5C808 %U32 #Unsigned
McanErrorRegs.MCANERR_WRAP_REV.bit.REVMIN 0x5C808 %B16 #MASK=0x3F
McanErrorRegs.MCANERR_WRAP_REV.bit.rsvd1 0x5C808 %B16 #MASK=0xC0
McanErrorRegs.MCANERR_WRAP_REV.bit.REVMAJ 0x5C808 %B16 #MASK=0x700
McanErrorRegs.MCANERR_WRAP_REV.bit.rsvd2 0x5C808 %B16 #MASK=0xF800
McanErrorRegs.MCANERR_WRAP_REV.bit.MODULE_ID 0x5C809 %B16 #MASK=0xFFF
McanErrorRegs.MCANERR_WRAP_REV.bit.rsvd3 0x5C809 %B16 #MASK=0x3000
McanErrorRegs.MCANERR_WRAP_REV.bit.SCHEME 0x5C809 %B16 #MASK=0xC000
McanErrorRegs.MCANERR_CTRL.all 0x5C80A %U32 #Unsigned
McanErrorRegs.MCANERR_CTRL.bit.ECC_ENABLE 0x5C80A %B16 #MASK=0x1
McanErrorRegs.MCANERR_CTRL.bit.ECC_CHECK 0x5C80A %B16 #MASK=0x2
McanErrorRegs.MCANERR_CTRL.bit.ENABLE_RMW 0x5C80A %B16 #MASK=0x4
McanErrorRegs.MCANERR_CTRL.bit.FORCE_SEC 0x5C80A %B16 #MASK=0x8
McanErrorRegs.MCANERR_CTRL.bit.FORCE_DED 0x5C80A %B16 #MASK=0x10
McanErrorRegs.MCANERR_CTRL.bit.FORCE_N_ROW 0x5C80A %B16 #MASK=0x20
McanErrorRegs.MCANERR_CTRL.bit.ERROR_ONCE 0x5C80A %B16 #MASK=0x40
McanErrorRegs.MCANERR_CTRL.bit.rsvd1 0x5C80A %B16 #MASK=0x80
McanErrorRegs.MCANERR_CTRL.bit.CHECK_SVBUS_TIMEOUT 0x5C80A %B16 #MASK=0x100
McanErrorRegs.MCANERR_CTRL.bit.rsvd2 0x5C80A %B16 #MASK=0xFE00
McanErrorRegs.MCANERR_CTRL.bit.rsvd3 0x5C80B %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_ERR_CTRL1 0x5C80C %U32 #Unsigned
McanErrorRegs.MCANERR_ERR_CTRL2.all 0x5C80E %U32 #Unsigned
McanErrorRegs.MCANERR_ERR_CTRL2.bit.ECC_BIT1 0x5C80E %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_ERR_CTRL2.bit.ECC_BIT2 0x5C80F %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_ERR_STAT1.all 0x5C810 %U32 #Unsigned
McanErrorRegs.MCANERR_ERR_STAT1.bit.ECC_SEC 0x5C810 %B16 #MASK=0x3
McanErrorRegs.MCANERR_ERR_STAT1.bit.ECC_DED 0x5C810 %B16 #MASK=0xC
McanErrorRegs.MCANERR_ERR_STAT1.bit.ECC_OTHER 0x5C810 %B16 #MASK=0x10
McanErrorRegs.MCANERR_ERR_STAT1.bit.rsvd1 0x5C810 %B16 #MASK=0x60
McanErrorRegs.MCANERR_ERR_STAT1.bit.CTRL_REG_ERROR 0x5C810 %B16 #MASK=0x80
McanErrorRegs.MCANERR_ERR_STAT1.bit.CLR_ECC_SEC 0x5C810 %B16 #MASK=0x300
McanErrorRegs.MCANERR_ERR_STAT1.bit.CLR_ECC_DED 0x5C810 %B16 #MASK=0xC00
McanErrorRegs.MCANERR_ERR_STAT1.bit.CLR_ECC_OTHER 0x5C810 %B16 #MASK=0x1000
McanErrorRegs.MCANERR_ERR_STAT1.bit.rsvd2 0x5C810 %B16 #MASK=0x6000
McanErrorRegs.MCANERR_ERR_STAT1.bit.CLR_CTRL_REG_ERROR 0x5C810 %B16 #MASK=0x8000
McanErrorRegs.MCANERR_ERR_STAT1.bit.ECC_BIT1 0x5C811 %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_ERR_STAT2 0x5C812 %U32 #Unsigned
McanErrorRegs.MCANERR_ERR_STAT3.all 0x5C814 %U32 #Unsigned
McanErrorRegs.MCANERR_ERR_STAT3.bit.WB_PEND 0x5C814 %B16 #MASK=0x1
McanErrorRegs.MCANERR_ERR_STAT3.bit.SVBUS_TIMEOUT 0x5C814 %B16 #MASK=0x2
McanErrorRegs.MCANERR_ERR_STAT3.bit.rsvd1 0x5C814 %B16 #MASK=0x1FC
McanErrorRegs.MCANERR_ERR_STAT3.bit.CLR_SVBUS_TIMEOUT 0x5C814 %B16 #MASK=0x200
McanErrorRegs.MCANERR_ERR_STAT3.bit.rsvd2 0x5C814 %B16 #MASK=0xFC00
McanErrorRegs.MCANERR_ERR_STAT3.bit.rsvd3 0x5C815 %B16 #MASK=0xFFFF
McanErrorRegs.rsvd2[0] 0x5C816 %U16 #Unsigned
McanErrorRegs.rsvd2[1] 0x5C817 %U16 #Unsigned
McanErrorRegs.rsvd2[2] 0x5C818 %U16 #Unsigned
McanErrorRegs.rsvd2[3] 0x5C819 %U16 #Unsigned
McanErrorRegs.rsvd2[4] 0x5C81A %U16 #Unsigned
McanErrorRegs.rsvd2[5] 0x5C81B %U16 #Unsigned
McanErrorRegs.rsvd2[6] 0x5C81C %U16 #Unsigned
McanErrorRegs.rsvd2[7] 0x5C81D %U16 #Unsigned
McanErrorRegs.MCANERR_SEC_EOI.all 0x5C81E %U32 #Unsigned
McanErrorRegs.MCANERR_SEC_EOI.bit.EOI_WR 0x5C81E %B16 #MASK=0x1
McanErrorRegs.MCANERR_SEC_EOI.bit.rsvd1 0x5C81E %B16 #MASK=0xFFFE
McanErrorRegs.MCANERR_SEC_EOI.bit.rsvd2 0x5C81F %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_SEC_STATUS.all 0x5C820 %U32 #Unsigned
McanErrorRegs.MCANERR_SEC_STATUS.bit.MSGMEM_PEND 0x5C820 %B16 #MASK=0x1
McanErrorRegs.MCANERR_SEC_STATUS.bit.rsvd1 0x5C820 %B16 #MASK=0x2
McanErrorRegs.MCANERR_SEC_STATUS.bit.rsvd2 0x5C820 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_SEC_STATUS.bit.rsvd3 0x5C821 %B16 #MASK=0xFFFF
McanErrorRegs.rsvd3[0] 0x5C822 %U16 #Unsigned
McanErrorRegs.rsvd3[1] 0x5C823 %U16 #Unsigned
McanErrorRegs.rsvd3[2] 0x5C824 %U16 #Unsigned
McanErrorRegs.rsvd3[3] 0x5C825 %U16 #Unsigned
McanErrorRegs.rsvd3[4] 0x5C826 %U16 #Unsigned
McanErrorRegs.rsvd3[5] 0x5C827 %U16 #Unsigned
McanErrorRegs.rsvd3[6] 0x5C828 %U16 #Unsigned
McanErrorRegs.rsvd3[7] 0x5C829 %U16 #Unsigned
McanErrorRegs.rsvd3[8] 0x5C82A %U16 #Unsigned
McanErrorRegs.rsvd3[9] 0x5C82B %U16 #Unsigned
McanErrorRegs.rsvd3[10] 0x5C82C %U16 #Unsigned
McanErrorRegs.rsvd3[11] 0x5C82D %U16 #Unsigned
McanErrorRegs.rsvd3[12] 0x5C82E %U16 #Unsigned
McanErrorRegs.rsvd3[13] 0x5C82F %U16 #Unsigned
McanErrorRegs.rsvd3[14] 0x5C830 %U16 #Unsigned
McanErrorRegs.rsvd3[15] 0x5C831 %U16 #Unsigned
McanErrorRegs.rsvd3[16] 0x5C832 %U16 #Unsigned
McanErrorRegs.rsvd3[17] 0x5C833 %U16 #Unsigned
McanErrorRegs.rsvd3[18] 0x5C834 %U16 #Unsigned
McanErrorRegs.rsvd3[19] 0x5C835 %U16 #Unsigned
McanErrorRegs.rsvd3[20] 0x5C836 %U16 #Unsigned
McanErrorRegs.rsvd3[21] 0x5C837 %U16 #Unsigned
McanErrorRegs.rsvd3[22] 0x5C838 %U16 #Unsigned
McanErrorRegs.rsvd3[23] 0x5C839 %U16 #Unsigned
McanErrorRegs.rsvd3[24] 0x5C83A %U16 #Unsigned
McanErrorRegs.rsvd3[25] 0x5C83B %U16 #Unsigned
McanErrorRegs.rsvd3[26] 0x5C83C %U16 #Unsigned
McanErrorRegs.rsvd3[27] 0x5C83D %U16 #Unsigned
McanErrorRegs.rsvd3[28] 0x5C83E %U16 #Unsigned
McanErrorRegs.rsvd3[29] 0x5C83F %U16 #Unsigned
McanErrorRegs.MCANERR_SEC_ENABLE_SET.all 0x5C840 %U32 #Unsigned
McanErrorRegs.MCANERR_SEC_ENABLE_SET.bit.MSGMEM_ENABLE_SET 0x5C840 %B16 #MASK=0x1
McanErrorRegs.MCANERR_SEC_ENABLE_SET.bit.rsvd1 0x5C840 %B16 #MASK=0x2
McanErrorRegs.MCANERR_SEC_ENABLE_SET.bit.rsvd2 0x5C840 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_SEC_ENABLE_SET.bit.rsvd3 0x5C841 %B16 #MASK=0xFFFF
McanErrorRegs.rsvd4[0] 0x5C842 %U16 #Unsigned
McanErrorRegs.rsvd4[1] 0x5C843 %U16 #Unsigned
McanErrorRegs.rsvd4[2] 0x5C844 %U16 #Unsigned
McanErrorRegs.rsvd4[3] 0x5C845 %U16 #Unsigned
McanErrorRegs.rsvd4[4] 0x5C846 %U16 #Unsigned
McanErrorRegs.rsvd4[5] 0x5C847 %U16 #Unsigned
McanErrorRegs.rsvd4[6] 0x5C848 %U16 #Unsigned
McanErrorRegs.rsvd4[7] 0x5C849 %U16 #Unsigned
McanErrorRegs.rsvd4[8] 0x5C84A %U16 #Unsigned
McanErrorRegs.rsvd4[9] 0x5C84B %U16 #Unsigned
McanErrorRegs.rsvd4[10] 0x5C84C %U16 #Unsigned
McanErrorRegs.rsvd4[11] 0x5C84D %U16 #Unsigned
McanErrorRegs.rsvd4[12] 0x5C84E %U16 #Unsigned
McanErrorRegs.rsvd4[13] 0x5C84F %U16 #Unsigned
McanErrorRegs.rsvd4[14] 0x5C850 %U16 #Unsigned
McanErrorRegs.rsvd4[15] 0x5C851 %U16 #Unsigned
McanErrorRegs.rsvd4[16] 0x5C852 %U16 #Unsigned
McanErrorRegs.rsvd4[17] 0x5C853 %U16 #Unsigned
McanErrorRegs.rsvd4[18] 0x5C854 %U16 #Unsigned
McanErrorRegs.rsvd4[19] 0x5C855 %U16 #Unsigned
McanErrorRegs.rsvd4[20] 0x5C856 %U16 #Unsigned
McanErrorRegs.rsvd4[21] 0x5C857 %U16 #Unsigned
McanErrorRegs.rsvd4[22] 0x5C858 %U16 #Unsigned
McanErrorRegs.rsvd4[23] 0x5C859 %U16 #Unsigned
McanErrorRegs.rsvd4[24] 0x5C85A %U16 #Unsigned
McanErrorRegs.rsvd4[25] 0x5C85B %U16 #Unsigned
McanErrorRegs.rsvd4[26] 0x5C85C %U16 #Unsigned
McanErrorRegs.rsvd4[27] 0x5C85D %U16 #Unsigned
McanErrorRegs.rsvd4[28] 0x5C85E %U16 #Unsigned
McanErrorRegs.rsvd4[29] 0x5C85F %U16 #Unsigned
McanErrorRegs.MCANERR_SEC_ENABLE_CLR.all 0x5C860 %U32 #Unsigned
McanErrorRegs.MCANERR_SEC_ENABLE_CLR.bit.MSGMEM_ENABLE_CLR 0x5C860 %B16 #MASK=0x1
McanErrorRegs.MCANERR_SEC_ENABLE_CLR.bit.rsvd1 0x5C860 %B16 #MASK=0x2
McanErrorRegs.MCANERR_SEC_ENABLE_CLR.bit.rsvd2 0x5C860 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_SEC_ENABLE_CLR.bit.rsvd3 0x5C861 %B16 #MASK=0xFFFF
McanErrorRegs.rsvd5[0] 0x5C862 %U16 #Unsigned
McanErrorRegs.rsvd5[1] 0x5C863 %U16 #Unsigned
McanErrorRegs.rsvd5[2] 0x5C864 %U16 #Unsigned
McanErrorRegs.rsvd5[3] 0x5C865 %U16 #Unsigned
McanErrorRegs.rsvd5[4] 0x5C866 %U16 #Unsigned
McanErrorRegs.rsvd5[5] 0x5C867 %U16 #Unsigned
McanErrorRegs.rsvd5[6] 0x5C868 %U16 #Unsigned
McanErrorRegs.rsvd5[7] 0x5C869 %U16 #Unsigned
McanErrorRegs.rsvd5[8] 0x5C86A %U16 #Unsigned
McanErrorRegs.rsvd5[9] 0x5C86B %U16 #Unsigned
McanErrorRegs.rsvd5[10] 0x5C86C %U16 #Unsigned
McanErrorRegs.rsvd5[11] 0x5C86D %U16 #Unsigned
McanErrorRegs.rsvd5[12] 0x5C86E %U16 #Unsigned
McanErrorRegs.rsvd5[13] 0x5C86F %U16 #Unsigned
McanErrorRegs.rsvd5[14] 0x5C870 %U16 #Unsigned
McanErrorRegs.rsvd5[15] 0x5C871 %U16 #Unsigned
McanErrorRegs.rsvd5[16] 0x5C872 %U16 #Unsigned
McanErrorRegs.rsvd5[17] 0x5C873 %U16 #Unsigned
McanErrorRegs.rsvd5[18] 0x5C874 %U16 #Unsigned
McanErrorRegs.rsvd5[19] 0x5C875 %U16 #Unsigned
McanErrorRegs.rsvd5[20] 0x5C876 %U16 #Unsigned
McanErrorRegs.rsvd5[21] 0x5C877 %U16 #Unsigned
McanErrorRegs.rsvd5[22] 0x5C878 %U16 #Unsigned
McanErrorRegs.rsvd5[23] 0x5C879 %U16 #Unsigned
McanErrorRegs.rsvd5[24] 0x5C87A %U16 #Unsigned
McanErrorRegs.rsvd5[25] 0x5C87B %U16 #Unsigned
McanErrorRegs.rsvd5[26] 0x5C87C %U16 #Unsigned
McanErrorRegs.rsvd5[27] 0x5C87D %U16 #Unsigned
McanErrorRegs.rsvd5[28] 0x5C87E %U16 #Unsigned
McanErrorRegs.rsvd5[29] 0x5C87F %U16 #Unsigned
McanErrorRegs.rsvd5[30] 0x5C880 %U16 #Unsigned
McanErrorRegs.rsvd5[31] 0x5C881 %U16 #Unsigned
McanErrorRegs.rsvd5[32] 0x5C882 %U16 #Unsigned
McanErrorRegs.rsvd5[33] 0x5C883 %U16 #Unsigned
McanErrorRegs.rsvd5[34] 0x5C884 %U16 #Unsigned
McanErrorRegs.rsvd5[35] 0x5C885 %U16 #Unsigned
McanErrorRegs.rsvd5[36] 0x5C886 %U16 #Unsigned
McanErrorRegs.rsvd5[37] 0x5C887 %U16 #Unsigned
McanErrorRegs.rsvd5[38] 0x5C888 %U16 #Unsigned
McanErrorRegs.rsvd5[39] 0x5C889 %U16 #Unsigned
McanErrorRegs.rsvd5[40] 0x5C88A %U16 #Unsigned
McanErrorRegs.rsvd5[41] 0x5C88B %U16 #Unsigned
McanErrorRegs.rsvd5[42] 0x5C88C %U16 #Unsigned
McanErrorRegs.rsvd5[43] 0x5C88D %U16 #Unsigned
McanErrorRegs.rsvd5[44] 0x5C88E %U16 #Unsigned
McanErrorRegs.rsvd5[45] 0x5C88F %U16 #Unsigned
McanErrorRegs.rsvd5[46] 0x5C890 %U16 #Unsigned
McanErrorRegs.rsvd5[47] 0x5C891 %U16 #Unsigned
McanErrorRegs.rsvd5[48] 0x5C892 %U16 #Unsigned
McanErrorRegs.rsvd5[49] 0x5C893 %U16 #Unsigned
McanErrorRegs.rsvd5[50] 0x5C894 %U16 #Unsigned
McanErrorRegs.rsvd5[51] 0x5C895 %U16 #Unsigned
McanErrorRegs.rsvd5[52] 0x5C896 %U16 #Unsigned
McanErrorRegs.rsvd5[53] 0x5C897 %U16 #Unsigned
McanErrorRegs.rsvd5[54] 0x5C898 %U16 #Unsigned
McanErrorRegs.rsvd5[55] 0x5C899 %U16 #Unsigned
McanErrorRegs.rsvd5[56] 0x5C89A %U16 #Unsigned
McanErrorRegs.rsvd5[57] 0x5C89B %U16 #Unsigned
McanErrorRegs.rsvd5[58] 0x5C89C %U16 #Unsigned
McanErrorRegs.rsvd5[59] 0x5C89D %U16 #Unsigned
McanErrorRegs.MCANERR_DED_EOI.all 0x5C89E %U32 #Unsigned
McanErrorRegs.MCANERR_DED_EOI.bit.EOI_WR 0x5C89E %B16 #MASK=0x1
McanErrorRegs.MCANERR_DED_EOI.bit.rsvd1 0x5C89E %B16 #MASK=0xFFFE
McanErrorRegs.MCANERR_DED_EOI.bit.rsvd2 0x5C89F %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_DED_STATUS.all 0x5C8A0 %U32 #Unsigned
McanErrorRegs.MCANERR_DED_STATUS.bit.MSGMEM_PEND 0x5C8A0 %B16 #MASK=0x1
McanErrorRegs.MCANERR_DED_STATUS.bit.rsvd1 0x5C8A0 %B16 #MASK=0x2
McanErrorRegs.MCANERR_DED_STATUS.bit.rsvd2 0x5C8A0 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_DED_STATUS.bit.rsvd3 0x5C8A1 %B16 #MASK=0xFFFF
McanErrorRegs.rsvd6[0] 0x5C8A2 %U16 #Unsigned
McanErrorRegs.rsvd6[1] 0x5C8A3 %U16 #Unsigned
McanErrorRegs.rsvd6[2] 0x5C8A4 %U16 #Unsigned
McanErrorRegs.rsvd6[3] 0x5C8A5 %U16 #Unsigned
McanErrorRegs.rsvd6[4] 0x5C8A6 %U16 #Unsigned
McanErrorRegs.rsvd6[5] 0x5C8A7 %U16 #Unsigned
McanErrorRegs.rsvd6[6] 0x5C8A8 %U16 #Unsigned
McanErrorRegs.rsvd6[7] 0x5C8A9 %U16 #Unsigned
McanErrorRegs.rsvd6[8] 0x5C8AA %U16 #Unsigned
McanErrorRegs.rsvd6[9] 0x5C8AB %U16 #Unsigned
McanErrorRegs.rsvd6[10] 0x5C8AC %U16 #Unsigned
McanErrorRegs.rsvd6[11] 0x5C8AD %U16 #Unsigned
McanErrorRegs.rsvd6[12] 0x5C8AE %U16 #Unsigned
McanErrorRegs.rsvd6[13] 0x5C8AF %U16 #Unsigned
McanErrorRegs.rsvd6[14] 0x5C8B0 %U16 #Unsigned
McanErrorRegs.rsvd6[15] 0x5C8B1 %U16 #Unsigned
McanErrorRegs.rsvd6[16] 0x5C8B2 %U16 #Unsigned
McanErrorRegs.rsvd6[17] 0x5C8B3 %U16 #Unsigned
McanErrorRegs.rsvd6[18] 0x5C8B4 %U16 #Unsigned
McanErrorRegs.rsvd6[19] 0x5C8B5 %U16 #Unsigned
McanErrorRegs.rsvd6[20] 0x5C8B6 %U16 #Unsigned
McanErrorRegs.rsvd6[21] 0x5C8B7 %U16 #Unsigned
McanErrorRegs.rsvd6[22] 0x5C8B8 %U16 #Unsigned
McanErrorRegs.rsvd6[23] 0x5C8B9 %U16 #Unsigned
McanErrorRegs.rsvd6[24] 0x5C8BA %U16 #Unsigned
McanErrorRegs.rsvd6[25] 0x5C8BB %U16 #Unsigned
McanErrorRegs.rsvd6[26] 0x5C8BC %U16 #Unsigned
McanErrorRegs.rsvd6[27] 0x5C8BD %U16 #Unsigned
McanErrorRegs.rsvd6[28] 0x5C8BE %U16 #Unsigned
McanErrorRegs.rsvd6[29] 0x5C8BF %U16 #Unsigned
McanErrorRegs.MCANERR_DED_ENABLE_SET.all 0x5C8C0 %U32 #Unsigned
McanErrorRegs.MCANERR_DED_ENABLE_SET.bit.MSGMEM_ENABLE_SET 0x5C8C0 %B16 #MASK=0x1
McanErrorRegs.MCANERR_DED_ENABLE_SET.bit.rsvd1 0x5C8C0 %B16 #MASK=0x2
McanErrorRegs.MCANERR_DED_ENABLE_SET.bit.rsvd2 0x5C8C0 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_DED_ENABLE_SET.bit.rsvd3 0x5C8C1 %B16 #MASK=0xFFFF
McanErrorRegs.rsvd7[0] 0x5C8C2 %U16 #Unsigned
McanErrorRegs.rsvd7[1] 0x5C8C3 %U16 #Unsigned
McanErrorRegs.rsvd7[2] 0x5C8C4 %U16 #Unsigned
McanErrorRegs.rsvd7[3] 0x5C8C5 %U16 #Unsigned
McanErrorRegs.rsvd7[4] 0x5C8C6 %U16 #Unsigned
McanErrorRegs.rsvd7[5] 0x5C8C7 %U16 #Unsigned
McanErrorRegs.rsvd7[6] 0x5C8C8 %U16 #Unsigned
McanErrorRegs.rsvd7[7] 0x5C8C9 %U16 #Unsigned
McanErrorRegs.rsvd7[8] 0x5C8CA %U16 #Unsigned
McanErrorRegs.rsvd7[9] 0x5C8CB %U16 #Unsigned
McanErrorRegs.rsvd7[10] 0x5C8CC %U16 #Unsigned
McanErrorRegs.rsvd7[11] 0x5C8CD %U16 #Unsigned
McanErrorRegs.rsvd7[12] 0x5C8CE %U16 #Unsigned
McanErrorRegs.rsvd7[13] 0x5C8CF %U16 #Unsigned
McanErrorRegs.rsvd7[14] 0x5C8D0 %U16 #Unsigned
McanErrorRegs.rsvd7[15] 0x5C8D1 %U16 #Unsigned
McanErrorRegs.rsvd7[16] 0x5C8D2 %U16 #Unsigned
McanErrorRegs.rsvd7[17] 0x5C8D3 %U16 #Unsigned
McanErrorRegs.rsvd7[18] 0x5C8D4 %U16 #Unsigned
McanErrorRegs.rsvd7[19] 0x5C8D5 %U16 #Unsigned
McanErrorRegs.rsvd7[20] 0x5C8D6 %U16 #Unsigned
McanErrorRegs.rsvd7[21] 0x5C8D7 %U16 #Unsigned
McanErrorRegs.rsvd7[22] 0x5C8D8 %U16 #Unsigned
McanErrorRegs.rsvd7[23] 0x5C8D9 %U16 #Unsigned
McanErrorRegs.rsvd7[24] 0x5C8DA %U16 #Unsigned
McanErrorRegs.rsvd7[25] 0x5C8DB %U16 #Unsigned
McanErrorRegs.rsvd7[26] 0x5C8DC %U16 #Unsigned
McanErrorRegs.rsvd7[27] 0x5C8DD %U16 #Unsigned
McanErrorRegs.rsvd7[28] 0x5C8DE %U16 #Unsigned
McanErrorRegs.rsvd7[29] 0x5C8DF %U16 #Unsigned
McanErrorRegs.MCANERR_DED_ENABLE_CLR.all 0x5C8E0 %U32 #Unsigned
McanErrorRegs.MCANERR_DED_ENABLE_CLR.bit.MSGMEM_ENABLE_CLR 0x5C8E0 %B16 #MASK=0x1
McanErrorRegs.MCANERR_DED_ENABLE_CLR.bit.rsvd1 0x5C8E0 %B16 #MASK=0x2
McanErrorRegs.MCANERR_DED_ENABLE_CLR.bit.rsvd2 0x5C8E0 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_DED_ENABLE_CLR.bit.rsvd3 0x5C8E1 %B16 #MASK=0xFFFF
McanErrorRegs.rsvd8[0] 0x5C8E2 %U16 #Unsigned
McanErrorRegs.rsvd8[1] 0x5C8E3 %U16 #Unsigned
McanErrorRegs.rsvd8[2] 0x5C8E4 %U16 #Unsigned
McanErrorRegs.rsvd8[3] 0x5C8E5 %U16 #Unsigned
McanErrorRegs.rsvd8[4] 0x5C8E6 %U16 #Unsigned
McanErrorRegs.rsvd8[5] 0x5C8E7 %U16 #Unsigned
McanErrorRegs.rsvd8[6] 0x5C8E8 %U16 #Unsigned
McanErrorRegs.rsvd8[7] 0x5C8E9 %U16 #Unsigned
McanErrorRegs.rsvd8[8] 0x5C8EA %U16 #Unsigned
McanErrorRegs.rsvd8[9] 0x5C8EB %U16 #Unsigned
McanErrorRegs.rsvd8[10] 0x5C8EC %U16 #Unsigned
McanErrorRegs.rsvd8[11] 0x5C8ED %U16 #Unsigned
McanErrorRegs.rsvd8[12] 0x5C8EE %U16 #Unsigned
McanErrorRegs.rsvd8[13] 0x5C8EF %U16 #Unsigned
McanErrorRegs.rsvd8[14] 0x5C8F0 %U16 #Unsigned
McanErrorRegs.rsvd8[15] 0x5C8F1 %U16 #Unsigned
McanErrorRegs.rsvd8[16] 0x5C8F2 %U16 #Unsigned
McanErrorRegs.rsvd8[17] 0x5C8F3 %U16 #Unsigned
McanErrorRegs.rsvd8[18] 0x5C8F4 %U16 #Unsigned
McanErrorRegs.rsvd8[19] 0x5C8F5 %U16 #Unsigned
McanErrorRegs.rsvd8[20] 0x5C8F6 %U16 #Unsigned
McanErrorRegs.rsvd8[21] 0x5C8F7 %U16 #Unsigned
McanErrorRegs.rsvd8[22] 0x5C8F8 %U16 #Unsigned
McanErrorRegs.rsvd8[23] 0x5C8F9 %U16 #Unsigned
McanErrorRegs.rsvd8[24] 0x5C8FA %U16 #Unsigned
McanErrorRegs.rsvd8[25] 0x5C8FB %U16 #Unsigned
McanErrorRegs.rsvd8[26] 0x5C8FC %U16 #Unsigned
McanErrorRegs.rsvd8[27] 0x5C8FD %U16 #Unsigned
McanErrorRegs.rsvd8[28] 0x5C8FE %U16 #Unsigned
McanErrorRegs.rsvd8[29] 0x5C8FF %U16 #Unsigned
McanErrorRegs.MCANERR_AGGR_ENABLE_SET.all 0x5C900 %U32 #Unsigned
McanErrorRegs.MCANERR_AGGR_ENABLE_SET.bit.ENABLE_PARITY_SET 0x5C900 %B16 #MASK=0x1
McanErrorRegs.MCANERR_AGGR_ENABLE_SET.bit.ENABLE_TIMEOUT_SET 0x5C900 %B16 #MASK=0x2
McanErrorRegs.MCANERR_AGGR_ENABLE_SET.bit.rsvd1 0x5C900 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_AGGR_ENABLE_SET.bit.rsvd2 0x5C901 %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_AGGR_ENABLE_CLR.all 0x5C902 %U32 #Unsigned
McanErrorRegs.MCANERR_AGGR_ENABLE_CLR.bit.ENABLE_PARITY_CLR 0x5C902 %B16 #MASK=0x1
McanErrorRegs.MCANERR_AGGR_ENABLE_CLR.bit.ENABLE_TIMEOUT_CLR 0x5C902 %B16 #MASK=0x2
McanErrorRegs.MCANERR_AGGR_ENABLE_CLR.bit.rsvd1 0x5C902 %B16 #MASK=0xFFFC
McanErrorRegs.MCANERR_AGGR_ENABLE_CLR.bit.rsvd2 0x5C903 %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_AGGR_STATUS_SET.all 0x5C904 %U32 #Unsigned
McanErrorRegs.MCANERR_AGGR_STATUS_SET.bit.AGGR_PARITY_ERR 0x5C904 %B16 #MASK=0x3
McanErrorRegs.MCANERR_AGGR_STATUS_SET.bit.SVBUS_TIMEOUT 0x5C904 %B16 #MASK=0xC
McanErrorRegs.MCANERR_AGGR_STATUS_SET.bit.rsvd1 0x5C904 %B16 #MASK=0xFFF0
McanErrorRegs.MCANERR_AGGR_STATUS_SET.bit.rsvd2 0x5C905 %B16 #MASK=0xFFFF
McanErrorRegs.MCANERR_AGGR_STATUS_CLR.all 0x5C906 %U32 #Unsigned
McanErrorRegs.MCANERR_AGGR_STATUS_CLR.bit.AGGR_PARITY_ERR 0x5C906 %B16 #MASK=0x3
McanErrorRegs.MCANERR_AGGR_STATUS_CLR.bit.SVBUS_TIMEOUT 0x5C906 %B16 #MASK=0xC
McanErrorRegs.MCANERR_AGGR_STATUS_CLR.bit.rsvd1 0x5C906 %B16 #MASK=0xFFF0
McanErrorRegs.MCANERR_AGGR_STATUS_CLR.bit.rsvd2 0x5C907 %B16 #MASK=0xFFFF
CanaRegs.CAN_CTL.all 0x48000 %U32 #Unsigned
CanaRegs.CAN_ES.all 0x48004 %U32 #Unsigned
CanaRegs.CAN_ERRC.all 0x48008 %U32 #Unsigned
CanaRegs.CAN_BTR.all 0x4800C %U32 #Unsigned
CanaRegs.CAN_INT.all 0x48010 %U32 #Unsigned
CanaRegs.CAN_TEST.all 0x48014 %U32 #Unsigned
CanaRegs.rsvd1[0] 0x48018 %U32 #Unsigned
CanaRegs.rsvd1[1] 0x4801A %U32 #Unsigned
CanaRegs.CAN_PERR.all 0x4801C %U32 #Unsigned
CanaRegs.rsvd2[0] 0x48020 %U32 #Unsigned
CanaRegs.rsvd2[1] 0x48022 %U32 #Unsigned
CanaRegs.rsvd2[2] 0x48024 %U32 #Unsigned
CanaRegs.rsvd2[3] 0x48026 %U32 #Unsigned
CanaRegs.rsvd2[4] 0x48028 %U32 #Unsigned
CanaRegs.rsvd2[5] 0x4802A %U32 #Unsigned
CanaRegs.rsvd2[6] 0x4802C %U32 #Unsigned
CanaRegs.rsvd2[7] 0x4802E %U32 #Unsigned
CanaRegs.rsvd2[8] 0x48030 %U32 #Unsigned
CanaRegs.rsvd2[9] 0x48032 %U32 #Unsigned
CanaRegs.rsvd2[10] 0x48034 %U32 #Unsigned
CanaRegs.rsvd2[11] 0x48036 %U32 #Unsigned
CanaRegs.rsvd2[12] 0x48038 %U32 #Unsigned
CanaRegs.rsvd2[13] 0x4803A %U32 #Unsigned
CanaRegs.rsvd2[14] 0x4803C %U32 #Unsigned
CanaRegs.rsvd2[15] 0x4803E %U32 #Unsigned
CanaRegs.CAN_RAM_INIT.all 0x48040 %U32 #Unsigned
CanaRegs.rsvd3[0] 0x48044 %U32 #Unsigned
CanaRegs.rsvd3[1] 0x48046 %U32 #Unsigned
CanaRegs.rsvd3[2] 0x48048 %U32 #Unsigned
CanaRegs.rsvd3[3] 0x4804A %U32 #Unsigned
CanaRegs.rsvd3[4] 0x4804C %U32 #Unsigned
CanaRegs.rsvd3[5] 0x4804E %U32 #Unsigned
CanaRegs.CAN_GLB_INT_EN.all 0x48050 %U32 #Unsigned
CanaRegs.CAN_GLB_INT_FLG.all 0x48054 %U32 #Unsigned
CanaRegs.CAN_GLB_INT_CLR.all 0x48058 %U32 #Unsigned
CanaRegs.rsvd4[0] 0x4805C %U32 #Unsigned
CanaRegs.rsvd4[1] 0x4805E %U32 #Unsigned
CanaRegs.rsvd4[2] 0x48060 %U32 #Unsigned
CanaRegs.rsvd4[3] 0x48062 %U32 #Unsigned
CanaRegs.rsvd4[4] 0x48064 %U32 #Unsigned
CanaRegs.rsvd4[5] 0x48066 %U32 #Unsigned
CanaRegs.rsvd4[6] 0x48068 %U32 #Unsigned
CanaRegs.rsvd4[7] 0x4806A %U32 #Unsigned
CanaRegs.rsvd4[8] 0x4806C %U32 #Unsigned
CanaRegs.rsvd4[9] 0x4806E %U32 #Unsigned
CanaRegs.rsvd4[10] 0x48070 %U32 #Unsigned
CanaRegs.rsvd4[11] 0x48072 %U32 #Unsigned
CanaRegs.rsvd4[12] 0x48074 %U32 #Unsigned
CanaRegs.rsvd4[13] 0x48076 %U32 #Unsigned
CanaRegs.rsvd4[14] 0x48078 %U32 #Unsigned
CanaRegs.rsvd4[15] 0x4807A %U32 #Unsigned
CanaRegs.rsvd4[16] 0x4807C %U32 #Unsigned
CanaRegs.rsvd4[17] 0x4807E %U32 #Unsigned
CanaRegs.CAN_ABOTR 0x48080 %U32 #Unsigned
CanaRegs.CAN_TXRQ_X.all 0x48084 %U32 #Unsigned
CanaRegs.CAN_TXRQ_21 0x48088 %U32 #Unsigned
CanaRegs.rsvd5[0] 0x4808A %U32 #Unsigned
CanaRegs.rsvd5[1] 0x4808C %U32 #Unsigned
CanaRegs.rsvd5[2] 0x4808E %U32 #Unsigned
CanaRegs.rsvd5[3] 0x48090 %U32 #Unsigned
CanaRegs.rsvd5[4] 0x48092 %U32 #Unsigned
CanaRegs.rsvd5[5] 0x48094 %U32 #Unsigned
CanaRegs.CAN_NDAT_X.all 0x48098 %U32 #Unsigned
CanaRegs.CAN_NDAT_21 0x4809C %U32 #Unsigned
CanaRegs.rsvd6[0] 0x4809E %U32 #Unsigned
CanaRegs.rsvd6[1] 0x480A0 %U32 #Unsigned
CanaRegs.rsvd6[2] 0x480A2 %U32 #Unsigned
CanaRegs.rsvd6[3] 0x480A4 %U32 #Unsigned
CanaRegs.rsvd6[4] 0x480A6 %U32 #Unsigned
CanaRegs.rsvd6[5] 0x480A8 %U32 #Unsigned
CanaRegs.CAN_IPEN_X.all 0x480AC %U32 #Unsigned
CanaRegs.CAN_IPEN_21 0x480B0 %U32 #Unsigned
CanaRegs.rsvd7[0] 0x480B2 %U32 #Unsigned
CanaRegs.rsvd7[1] 0x480B4 %U32 #Unsigned
CanaRegs.rsvd7[2] 0x480B6 %U32 #Unsigned
CanaRegs.rsvd7[3] 0x480B8 %U32 #Unsigned
CanaRegs.rsvd7[4] 0x480BA %U32 #Unsigned
CanaRegs.rsvd7[5] 0x480BC %U32 #Unsigned
CanaRegs.CAN_MVAL_X.all 0x480C0 %U32 #Unsigned
CanaRegs.CAN_MVAL_21 0x480C4 %U32 #Unsigned
CanaRegs.rsvd8[0] 0x480C6 %U32 #Unsigned
CanaRegs.rsvd8[1] 0x480C8 %U32 #Unsigned
CanaRegs.rsvd8[2] 0x480CA %U32 #Unsigned
CanaRegs.rsvd8[3] 0x480CC %U32 #Unsigned
CanaRegs.rsvd8[4] 0x480CE %U32 #Unsigned
CanaRegs.rsvd8[5] 0x480D0 %U32 #Unsigned
CanaRegs.rsvd8[6] 0x480D2 %U32 #Unsigned
CanaRegs.rsvd8[7] 0x480D4 %U32 #Unsigned
CanaRegs.CAN_IP_MUX21 0x480D8 %U32 #Unsigned
CanaRegs.rsvd9[0] 0x480DA %U32 #Unsigned
CanaRegs.rsvd9[1] 0x480DC %U32 #Unsigned
CanaRegs.rsvd9[2] 0x480DE %U32 #Unsigned
CanaRegs.rsvd9[3] 0x480E0 %U32 #Unsigned
CanaRegs.rsvd9[4] 0x480E2 %U32 #Unsigned
CanaRegs.rsvd9[5] 0x480E4 %U32 #Unsigned
CanaRegs.rsvd9[6] 0x480E6 %U32 #Unsigned
CanaRegs.rsvd9[7] 0x480E8 %U32 #Unsigned
CanaRegs.rsvd9[8] 0x480EA %U32 #Unsigned
CanaRegs.rsvd9[9] 0x480EC %U32 #Unsigned
CanaRegs.rsvd9[10] 0x480EE %U32 #Unsigned
CanaRegs.rsvd9[11] 0x480F0 %U32 #Unsigned
CanaRegs.rsvd9[12] 0x480F2 %U32 #Unsigned
CanaRegs.rsvd9[13] 0x480F4 %U32 #Unsigned
CanaRegs.rsvd9[14] 0x480F6 %U32 #Unsigned
CanaRegs.rsvd9[15] 0x480F8 %U32 #Unsigned
CanaRegs.rsvd9[16] 0x480FA %U32 #Unsigned
CanaRegs.rsvd9[17] 0x480FC %U32 #Unsigned
CanaRegs.CAN_IF1CMD.all 0x48100 %U32 #Unsigned
CanaRegs.CAN_IF1MSK.all 0x48104 %U32 #Unsigned
CanaRegs.CAN_IF1ARB.all 0x48108 %U32 #Unsigned
CanaRegs.CAN_IF1MCTL.all 0x4810C %U32 #Unsigned
CanaRegs.CAN_IF1DATA.all 0x48110 %U32 #Unsigned
CanaRegs.CAN_IF1DATB.all 0x48114 %U32 #Unsigned
CanaRegs.rsvd10[0] 0x48118 %U32 #Unsigned
CanaRegs.rsvd10[1] 0x4811A %U32 #Unsigned
CanaRegs.rsvd10[2] 0x4811C %U32 #Unsigned
CanaRegs.rsvd10[3] 0x4811E %U32 #Unsigned
CanaRegs.CAN_IF2CMD.all 0x48120 %U32 #Unsigned
CanaRegs.CAN_IF2MSK.all 0x48124 %U32 #Unsigned
CanaRegs.CAN_IF2ARB.all 0x48128 %U32 #Unsigned
CanaRegs.CAN_IF2MCTL.all 0x4812C %U32 #Unsigned
CanaRegs.CAN_IF2DATA.all 0x48130 %U32 #Unsigned
CanaRegs.CAN_IF2DATB.all 0x48134 %U32 #Unsigned
CanaRegs.rsvd11[0] 0x48138 %U32 #Unsigned
CanaRegs.rsvd11[1] 0x4813A %U32 #Unsigned
CanaRegs.rsvd11[2] 0x4813C %U32 #Unsigned
CanaRegs.rsvd11[3] 0x4813E %U32 #Unsigned
CanaRegs.CAN_IF3OBS.all 0x48140 %U32 #Unsigned
CanaRegs.CAN_IF3MSK.all 0x48144 %U32 #Unsigned
CanaRegs.CAN_IF3ARB.all 0x48148 %U32 #Unsigned
CanaRegs.CAN_IF3MCTL.all 0x4814C %U32 #Unsigned
CanaRegs.CAN_IF3DATA.all 0x48150 %U32 #Unsigned
CanaRegs.CAN_IF3DATB.all 0x48154 %U32 #Unsigned
CanaRegs.rsvd12[0] 0x48158 %U32 #Unsigned
CanaRegs.rsvd12[1] 0x4815A %U32 #Unsigned
CanaRegs.rsvd12[2] 0x4815C %U32 #Unsigned
CanaRegs.rsvd12[3] 0x4815E %U32 #Unsigned
CanaRegs.CAN_IF3UPD 0x48160 %U32 #Unsigned
Flash0CtrlRegs.FRDCNTL.all 0x5F800 %U32 #Unsigned
Flash0CtrlRegs.FRDCNTL.bit.rsvd1 0x5F800 %B16 #MASK=0xFF
Flash0CtrlRegs.FRDCNTL.bit.RWAIT 0x5F800 %B16 #MASK=0xF00
Flash0CtrlRegs.FRDCNTL.bit.rsvd2 0x5F800 %B16 #MASK=0xF000
Flash0CtrlRegs.FRDCNTL.bit.rsvd3 0x5F801 %B16 #MASK=0xFFFF
Flash0CtrlRegs.rsvd1[0] 0x5F802 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[1] 0x5F803 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[2] 0x5F804 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[3] 0x5F805 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[4] 0x5F806 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[5] 0x5F807 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[6] 0x5F808 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[7] 0x5F809 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[8] 0x5F80A %U16 #Unsigned
Flash0CtrlRegs.rsvd1[9] 0x5F80B %U16 #Unsigned
Flash0CtrlRegs.rsvd1[10] 0x5F80C %U16 #Unsigned
Flash0CtrlRegs.rsvd1[11] 0x5F80D %U16 #Unsigned
Flash0CtrlRegs.rsvd1[12] 0x5F80E %U16 #Unsigned
Flash0CtrlRegs.rsvd1[13] 0x5F80F %U16 #Unsigned
Flash0CtrlRegs.rsvd1[14] 0x5F810 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[15] 0x5F811 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[16] 0x5F812 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[17] 0x5F813 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[18] 0x5F814 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[19] 0x5F815 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[20] 0x5F816 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[21] 0x5F817 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[22] 0x5F818 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[23] 0x5F819 %U16 #Unsigned
Flash0CtrlRegs.rsvd1[24] 0x5F81A %U16 #Unsigned
Flash0CtrlRegs.rsvd1[25] 0x5F81B %U16 #Unsigned
Flash0CtrlRegs.rsvd1[26] 0x5F81C %U16 #Unsigned
Flash0CtrlRegs.rsvd1[27] 0x5F81D %U16 #Unsigned
Flash0CtrlRegs.FBAC.all 0x5F81E %U32 #Unsigned
Flash0CtrlRegs.FBAC.bit.rsvd1 0x5F81E %B16 #MASK=0xFF
Flash0CtrlRegs.FBAC.bit.BAGP 0x5F81E %B16 #MASK=0xFF00
Flash0CtrlRegs.FBAC.bit.rsvd2 0x5F81F %B16 #MASK=0xFFFF
Flash0CtrlRegs.FBFALLBACK.all 0x5F820 %U32 #Unsigned
Flash0CtrlRegs.FBFALLBACK.bit.BNKPWR0 0x5F820 %B16 #MASK=0x3
Flash0CtrlRegs.FBFALLBACK.bit.BNKPWR1 0x5F820 %B16 #MASK=0xC
Flash0CtrlRegs.FBFALLBACK.bit.BNKPWR2 0x5F820 %B16 #MASK=0x30
Flash0CtrlRegs.FBFALLBACK.bit.rsvd1 0x5F820 %B16 #MASK=0xFFC0
Flash0CtrlRegs.FBFALLBACK.bit.rsvd2 0x5F821 %B16 #MASK=0xFFFF
Flash0CtrlRegs.FBPRDY.all 0x5F822 %U32 #Unsigned
Flash0CtrlRegs.FBPRDY.bit.BANK0RDY 0x5F822 %B16 #MASK=0x1
Flash0CtrlRegs.FBPRDY.bit.BANK1RDY 0x5F822 %B16 #MASK=0x2
Flash0CtrlRegs.FBPRDY.bit.BANK2RDY 0x5F822 %B16 #MASK=0x4
Flash0CtrlRegs.FBPRDY.bit.rsvd1 0x5F822 %B16 #MASK=0x7FF8
Flash0CtrlRegs.FBPRDY.bit.PUMPRDY 0x5F822 %B16 #MASK=0x8000
Flash0CtrlRegs.FBPRDY.bit.rsvd2 0x5F823 %B16 #MASK=0xFFFF
Flash0CtrlRegs.FPAC1.all 0x5F824 %U32 #Unsigned
Flash0CtrlRegs.FPAC1.bit.PMPPWR 0x5F824 %B16 #MASK=0x1
Flash0CtrlRegs.FPAC1.bit.rsvd1 0x5F824 %B16 #MASK=0xFFFE
Flash0CtrlRegs.FPAC1.bit.PSLEEP 0x5F825 %B16 #MASK=0xFFF
Flash0CtrlRegs.FPAC1.bit.rsvd2 0x5F825 %B16 #MASK=0xF000
Flash0CtrlRegs.FPAC2.all 0x5F826 %U32 #Unsigned
Flash0CtrlRegs.FPAC2.bit.PAGP 0x5F826 %B16 #MASK=0xFFFF
Flash0CtrlRegs.FPAC2.bit.rsvd1 0x5F827 %B16 #MASK=0xFFFF
Flash0CtrlRegs.rsvd2[0] 0x5F828 %U16 #Unsigned
Flash0CtrlRegs.rsvd2[1] 0x5F829 %U16 #Unsigned
Flash0CtrlRegs.FMSTAT.all 0x5F82A %U32 #Unsigned
Flash0CtrlRegs.FMSTAT.bit.rsvd1 0x5F82A %B16 #MASK=0x1
Flash0CtrlRegs.FMSTAT.bit.PSUSP 0x5F82A %B16 #MASK=0x2
Flash0CtrlRegs.FMSTAT.bit.ESUSP 0x5F82A %B16 #MASK=0x4
Flash0CtrlRegs.FMSTAT.bit.VOLTSTAT 0x5F82A %B16 #MASK=0x8
Flash0CtrlRegs.FMSTAT.bit.CSTAT 0x5F82A %B16 #MASK=0x10
Flash0CtrlRegs.FMSTAT.bit.INVDAT 0x5F82A %B16 #MASK=0x20
Flash0CtrlRegs.FMSTAT.bit.PGM 0x5F82A %B16 #MASK=0x40
Flash0CtrlRegs.FMSTAT.bit.ERS 0x5F82A %B16 #MASK=0x80
Flash0CtrlRegs.FMSTAT.bit.BUSY 0x5F82A %B16 #MASK=0x100
Flash0CtrlRegs.FMSTAT.bit.rsvd2 0x5F82A %B16 #MASK=0x200
Flash0CtrlRegs.FMSTAT.bit.EV 0x5F82A %B16 #MASK=0x400
Flash0CtrlRegs.FMSTAT.bit.rsvd3 0x5F82A %B16 #MASK=0x800
Flash0CtrlRegs.FMSTAT.bit.PGV 0x5F82A %B16 #MASK=0x1000
Flash0CtrlRegs.FMSTAT.bit.rsvd4 0x5F82A %B16 #MASK=0x2000
Flash0CtrlRegs.FMSTAT.bit.rsvd5 0x5F82A %B16 #MASK=0x4000
Flash0CtrlRegs.FMSTAT.bit.rsvd6 0x5F82A %B16 #MASK=0x8000
Flash0CtrlRegs.FMSTAT.bit.rsvd7 0x5F82B %B16 #MASK=0x1
Flash0CtrlRegs.FMSTAT.bit.rsvd8 0x5F82B %B16 #MASK=0x2
Flash0CtrlRegs.FMSTAT.bit.rsvd9 0x5F82B %B16 #MASK=0xFFFC
Flash0CtrlRegs.rsvd3[0] 0x5F82C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[1] 0x5F82D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[2] 0x5F82E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[3] 0x5F82F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[4] 0x5F830 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[5] 0x5F831 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[6] 0x5F832 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[7] 0x5F833 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[8] 0x5F834 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[9] 0x5F835 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[10] 0x5F836 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[11] 0x5F837 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[12] 0x5F838 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[13] 0x5F839 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[14] 0x5F83A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[15] 0x5F83B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[16] 0x5F83C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[17] 0x5F83D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[18] 0x5F83E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[19] 0x5F83F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[20] 0x5F840 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[21] 0x5F841 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[22] 0x5F842 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[23] 0x5F843 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[24] 0x5F844 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[25] 0x5F845 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[26] 0x5F846 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[27] 0x5F847 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[28] 0x5F848 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[29] 0x5F849 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[30] 0x5F84A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[31] 0x5F84B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[32] 0x5F84C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[33] 0x5F84D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[34] 0x5F84E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[35] 0x5F84F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[36] 0x5F850 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[37] 0x5F851 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[38] 0x5F852 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[39] 0x5F853 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[40] 0x5F854 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[41] 0x5F855 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[42] 0x5F856 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[43] 0x5F857 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[44] 0x5F858 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[45] 0x5F859 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[46] 0x5F85A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[47] 0x5F85B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[48] 0x5F85C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[49] 0x5F85D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[50] 0x5F85E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[51] 0x5F85F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[52] 0x5F860 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[53] 0x5F861 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[54] 0x5F862 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[55] 0x5F863 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[56] 0x5F864 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[57] 0x5F865 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[58] 0x5F866 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[59] 0x5F867 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[60] 0x5F868 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[61] 0x5F869 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[62] 0x5F86A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[63] 0x5F86B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[64] 0x5F86C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[65] 0x5F86D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[66] 0x5F86E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[67] 0x5F86F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[68] 0x5F870 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[69] 0x5F871 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[70] 0x5F872 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[71] 0x5F873 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[72] 0x5F874 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[73] 0x5F875 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[74] 0x5F876 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[75] 0x5F877 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[76] 0x5F878 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[77] 0x5F879 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[78] 0x5F87A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[79] 0x5F87B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[80] 0x5F87C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[81] 0x5F87D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[82] 0x5F87E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[83] 0x5F87F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[84] 0x5F880 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[85] 0x5F881 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[86] 0x5F882 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[87] 0x5F883 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[88] 0x5F884 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[89] 0x5F885 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[90] 0x5F886 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[91] 0x5F887 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[92] 0x5F888 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[93] 0x5F889 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[94] 0x5F88A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[95] 0x5F88B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[96] 0x5F88C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[97] 0x5F88D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[98] 0x5F88E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[99] 0x5F88F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[100] 0x5F890 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[101] 0x5F891 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[102] 0x5F892 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[103] 0x5F893 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[104] 0x5F894 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[105] 0x5F895 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[106] 0x5F896 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[107] 0x5F897 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[108] 0x5F898 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[109] 0x5F899 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[110] 0x5F89A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[111] 0x5F89B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[112] 0x5F89C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[113] 0x5F89D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[114] 0x5F89E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[115] 0x5F89F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[116] 0x5F8A0 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[117] 0x5F8A1 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[118] 0x5F8A2 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[119] 0x5F8A3 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[120] 0x5F8A4 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[121] 0x5F8A5 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[122] 0x5F8A6 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[123] 0x5F8A7 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[124] 0x5F8A8 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[125] 0x5F8A9 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[126] 0x5F8AA %U16 #Unsigned
Flash0CtrlRegs.rsvd3[127] 0x5F8AB %U16 #Unsigned
Flash0CtrlRegs.rsvd3[128] 0x5F8AC %U16 #Unsigned
Flash0CtrlRegs.rsvd3[129] 0x5F8AD %U16 #Unsigned
Flash0CtrlRegs.rsvd3[130] 0x5F8AE %U16 #Unsigned
Flash0CtrlRegs.rsvd3[131] 0x5F8AF %U16 #Unsigned
Flash0CtrlRegs.rsvd3[132] 0x5F8B0 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[133] 0x5F8B1 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[134] 0x5F8B2 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[135] 0x5F8B3 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[136] 0x5F8B4 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[137] 0x5F8B5 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[138] 0x5F8B6 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[139] 0x5F8B7 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[140] 0x5F8B8 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[141] 0x5F8B9 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[142] 0x5F8BA %U16 #Unsigned
Flash0CtrlRegs.rsvd3[143] 0x5F8BB %U16 #Unsigned
Flash0CtrlRegs.rsvd3[144] 0x5F8BC %U16 #Unsigned
Flash0CtrlRegs.rsvd3[145] 0x5F8BD %U16 #Unsigned
Flash0CtrlRegs.rsvd3[146] 0x5F8BE %U16 #Unsigned
Flash0CtrlRegs.rsvd3[147] 0x5F8BF %U16 #Unsigned
Flash0CtrlRegs.rsvd3[148] 0x5F8C0 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[149] 0x5F8C1 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[150] 0x5F8C2 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[151] 0x5F8C3 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[152] 0x5F8C4 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[153] 0x5F8C5 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[154] 0x5F8C6 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[155] 0x5F8C7 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[156] 0x5F8C8 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[157] 0x5F8C9 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[158] 0x5F8CA %U16 #Unsigned
Flash0CtrlRegs.rsvd3[159] 0x5F8CB %U16 #Unsigned
Flash0CtrlRegs.rsvd3[160] 0x5F8CC %U16 #Unsigned
Flash0CtrlRegs.rsvd3[161] 0x5F8CD %U16 #Unsigned
Flash0CtrlRegs.rsvd3[162] 0x5F8CE %U16 #Unsigned
Flash0CtrlRegs.rsvd3[163] 0x5F8CF %U16 #Unsigned
Flash0CtrlRegs.rsvd3[164] 0x5F8D0 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[165] 0x5F8D1 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[166] 0x5F8D2 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[167] 0x5F8D3 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[168] 0x5F8D4 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[169] 0x5F8D5 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[170] 0x5F8D6 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[171] 0x5F8D7 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[172] 0x5F8D8 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[173] 0x5F8D9 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[174] 0x5F8DA %U16 #Unsigned
Flash0CtrlRegs.rsvd3[175] 0x5F8DB %U16 #Unsigned
Flash0CtrlRegs.rsvd3[176] 0x5F8DC %U16 #Unsigned
Flash0CtrlRegs.rsvd3[177] 0x5F8DD %U16 #Unsigned
Flash0CtrlRegs.rsvd3[178] 0x5F8DE %U16 #Unsigned
Flash0CtrlRegs.rsvd3[179] 0x5F8DF %U16 #Unsigned
Flash0CtrlRegs.rsvd3[180] 0x5F8E0 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[181] 0x5F8E1 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[182] 0x5F8E2 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[183] 0x5F8E3 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[184] 0x5F8E4 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[185] 0x5F8E5 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[186] 0x5F8E6 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[187] 0x5F8E7 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[188] 0x5F8E8 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[189] 0x5F8E9 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[190] 0x5F8EA %U16 #Unsigned
Flash0CtrlRegs.rsvd3[191] 0x5F8EB %U16 #Unsigned
Flash0CtrlRegs.rsvd3[192] 0x5F8EC %U16 #Unsigned
Flash0CtrlRegs.rsvd3[193] 0x5F8ED %U16 #Unsigned
Flash0CtrlRegs.rsvd3[194] 0x5F8EE %U16 #Unsigned
Flash0CtrlRegs.rsvd3[195] 0x5F8EF %U16 #Unsigned
Flash0CtrlRegs.rsvd3[196] 0x5F8F0 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[197] 0x5F8F1 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[198] 0x5F8F2 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[199] 0x5F8F3 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[200] 0x5F8F4 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[201] 0x5F8F5 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[202] 0x5F8F6 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[203] 0x5F8F7 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[204] 0x5F8F8 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[205] 0x5F8F9 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[206] 0x5F8FA %U16 #Unsigned
Flash0CtrlRegs.rsvd3[207] 0x5F8FB %U16 #Unsigned
Flash0CtrlRegs.rsvd3[208] 0x5F8FC %U16 #Unsigned
Flash0CtrlRegs.rsvd3[209] 0x5F8FD %U16 #Unsigned
Flash0CtrlRegs.rsvd3[210] 0x5F8FE %U16 #Unsigned
Flash0CtrlRegs.rsvd3[211] 0x5F8FF %U16 #Unsigned
Flash0CtrlRegs.rsvd3[212] 0x5F900 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[213] 0x5F901 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[214] 0x5F902 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[215] 0x5F903 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[216] 0x5F904 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[217] 0x5F905 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[218] 0x5F906 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[219] 0x5F907 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[220] 0x5F908 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[221] 0x5F909 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[222] 0x5F90A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[223] 0x5F90B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[224] 0x5F90C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[225] 0x5F90D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[226] 0x5F90E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[227] 0x5F90F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[228] 0x5F910 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[229] 0x5F911 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[230] 0x5F912 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[231] 0x5F913 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[232] 0x5F914 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[233] 0x5F915 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[234] 0x5F916 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[235] 0x5F917 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[236] 0x5F918 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[237] 0x5F919 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[238] 0x5F91A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[239] 0x5F91B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[240] 0x5F91C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[241] 0x5F91D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[242] 0x5F91E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[243] 0x5F91F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[244] 0x5F920 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[245] 0x5F921 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[246] 0x5F922 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[247] 0x5F923 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[248] 0x5F924 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[249] 0x5F925 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[250] 0x5F926 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[251] 0x5F927 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[252] 0x5F928 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[253] 0x5F929 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[254] 0x5F92A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[255] 0x5F92B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[256] 0x5F92C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[257] 0x5F92D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[258] 0x5F92E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[259] 0x5F92F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[260] 0x5F930 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[261] 0x5F931 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[262] 0x5F932 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[263] 0x5F933 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[264] 0x5F934 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[265] 0x5F935 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[266] 0x5F936 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[267] 0x5F937 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[268] 0x5F938 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[269] 0x5F939 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[270] 0x5F93A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[271] 0x5F93B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[272] 0x5F93C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[273] 0x5F93D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[274] 0x5F93E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[275] 0x5F93F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[276] 0x5F940 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[277] 0x5F941 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[278] 0x5F942 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[279] 0x5F943 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[280] 0x5F944 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[281] 0x5F945 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[282] 0x5F946 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[283] 0x5F947 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[284] 0x5F948 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[285] 0x5F949 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[286] 0x5F94A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[287] 0x5F94B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[288] 0x5F94C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[289] 0x5F94D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[290] 0x5F94E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[291] 0x5F94F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[292] 0x5F950 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[293] 0x5F951 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[294] 0x5F952 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[295] 0x5F953 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[296] 0x5F954 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[297] 0x5F955 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[298] 0x5F956 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[299] 0x5F957 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[300] 0x5F958 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[301] 0x5F959 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[302] 0x5F95A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[303] 0x5F95B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[304] 0x5F95C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[305] 0x5F95D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[306] 0x5F95E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[307] 0x5F95F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[308] 0x5F960 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[309] 0x5F961 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[310] 0x5F962 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[311] 0x5F963 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[312] 0x5F964 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[313] 0x5F965 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[314] 0x5F966 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[315] 0x5F967 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[316] 0x5F968 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[317] 0x5F969 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[318] 0x5F96A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[319] 0x5F96B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[320] 0x5F96C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[321] 0x5F96D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[322] 0x5F96E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[323] 0x5F96F %U16 #Unsigned
Flash0CtrlRegs.rsvd3[324] 0x5F970 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[325] 0x5F971 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[326] 0x5F972 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[327] 0x5F973 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[328] 0x5F974 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[329] 0x5F975 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[330] 0x5F976 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[331] 0x5F977 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[332] 0x5F978 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[333] 0x5F979 %U16 #Unsigned
Flash0CtrlRegs.rsvd3[334] 0x5F97A %U16 #Unsigned
Flash0CtrlRegs.rsvd3[335] 0x5F97B %U16 #Unsigned
Flash0CtrlRegs.rsvd3[336] 0x5F97C %U16 #Unsigned
Flash0CtrlRegs.rsvd3[337] 0x5F97D %U16 #Unsigned
Flash0CtrlRegs.rsvd3[338] 0x5F97E %U16 #Unsigned
Flash0CtrlRegs.rsvd3[339] 0x5F97F %U16 #Unsigned
Flash0CtrlRegs.FRD_INTF_CTRL.all 0x5F980 %U32 #Unsigned
Flash0CtrlRegs.FRD_INTF_CTRL.bit.PREFETCH_EN 0x5F980 %B16 #MASK=0x1
Flash0CtrlRegs.FRD_INTF_CTRL.bit.DATA_CACHE_EN 0x5F980 %B16 #MASK=0x2
Flash0CtrlRegs.FRD_INTF_CTRL.bit.rsvd1 0x5F980 %B16 #MASK=0xFFFC
Flash0CtrlRegs.FRD_INTF_CTRL.bit.rsvd2 0x5F981 %B16 #MASK=0xFFFF
DevCfgRegs.rsvd1[0] 0x5D000 %U16 #Unsigned
DevCfgRegs.rsvd1[1] 0x5D001 %U16 #Unsigned
DevCfgRegs.rsvd1[2] 0x5D002 %U16 #Unsigned
DevCfgRegs.rsvd1[3] 0x5D003 %U16 #Unsigned
DevCfgRegs.rsvd1[4] 0x5D004 %U16 #Unsigned
DevCfgRegs.rsvd1[5] 0x5D005 %U16 #Unsigned
DevCfgRegs.rsvd1[6] 0x5D006 %U16 #Unsigned
DevCfgRegs.rsvd1[7] 0x5D007 %U16 #Unsigned
DevCfgRegs.PARTIDL.all 0x5D008 %U32 #Unsigned
DevCfgRegs.PARTIDL.bit.rsvd1 0x5D008 %B16 #MASK=0x7
DevCfgRegs.PARTIDL.bit.rsvd2 0x5D008 %B16 #MASK=0x18
DevCfgRegs.PARTIDL.bit.rsvd3 0x5D008 %B16 #MASK=0x20
DevCfgRegs.PARTIDL.bit.QUAL 0x5D008 %B16 #MASK=0xC0
DevCfgRegs.PARTIDL.bit.PIN_COUNT 0x5D008 %B16 #MASK=0x700
DevCfgRegs.PARTIDL.bit.rsvd4 0x5D008 %B16 #MASK=0x800
DevCfgRegs.PARTIDL.bit.rsvd5 0x5D008 %B16 #MASK=0x1000
DevCfgRegs.PARTIDL.bit.INSTASPIN 0x5D008 %B16 #MASK=0x6000
DevCfgRegs.PARTIDL.bit.rsvd6 0x5D008 %B16 #MASK=0x8000
DevCfgRegs.PARTIDL.bit.FLASH_SIZE 0x5D009 %B16 #MASK=0xFF
DevCfgRegs.PARTIDL.bit.rsvd7 0x5D009 %B16 #MASK=0xF00
DevCfgRegs.PARTIDL.bit.rsvd8 0x5D009 %B16 #MASK=0xF000
DevCfgRegs.PARTIDH.all 0x5D00A %U32 #Unsigned
DevCfgRegs.PARTIDH.bit.rsvd1 0x5D00A %B16 #MASK=0xF
DevCfgRegs.PARTIDH.bit.rsvd2 0x5D00A %B16 #MASK=0xF0
DevCfgRegs.PARTIDH.bit.FAMILY 0x5D00A %B16 #MASK=0xFF00
DevCfgRegs.PARTIDH.bit.PARTNO 0x5D00B %B16 #MASK=0xFF
DevCfgRegs.PARTIDH.bit.DEVICE_CLASS_ID 0x5D00B %B16 #MASK=0xFF00
DevCfgRegs.REVID.all 0x5D00C %U32 #Unsigned
DevCfgRegs.REVID.bit.REVID 0x5D00C %B16 #MASK=0xFFFF
DevCfgRegs.REVID.bit.rsvd1 0x5D00D %B16 #MASK=0xFFFF
DevCfgRegs.rsvd2[0] 0x5D00E %U16 #Unsigned
DevCfgRegs.rsvd2[1] 0x5D00F %U16 #Unsigned
DevCfgRegs.rsvd2[2] 0x5D010 %U16 #Unsigned
DevCfgRegs.rsvd2[3] 0x5D011 %U16 #Unsigned
DevCfgRegs.rsvd2[4] 0x5D012 %U16 #Unsigned
DevCfgRegs.rsvd2[5] 0x5D013 %U16 #Unsigned
DevCfgRegs.rsvd2[6] 0x5D014 %U16 #Unsigned
DevCfgRegs.rsvd2[7] 0x5D015 %U16 #Unsigned
DevCfgRegs.rsvd2[8] 0x5D016 %U16 #Unsigned
DevCfgRegs.rsvd2[9] 0x5D017 %U16 #Unsigned
DevCfgRegs.rsvd2[10] 0x5D018 %U16 #Unsigned
DevCfgRegs.rsvd2[11] 0x5D019 %U16 #Unsigned
DevCfgRegs.rsvd2[12] 0x5D01A %U16 #Unsigned
DevCfgRegs.rsvd2[13] 0x5D01B %U16 #Unsigned
DevCfgRegs.rsvd2[14] 0x5D01C %U16 #Unsigned
DevCfgRegs.rsvd2[15] 0x5D01D %U16 #Unsigned
DevCfgRegs.rsvd2[16] 0x5D01E %U16 #Unsigned
DevCfgRegs.rsvd2[17] 0x5D01F %U16 #Unsigned
DevCfgRegs.rsvd2[18] 0x5D020 %U16 #Unsigned
DevCfgRegs.rsvd2[19] 0x5D021 %U16 #Unsigned
DevCfgRegs.rsvd2[20] 0x5D022 %U16 #Unsigned
DevCfgRegs.rsvd2[21] 0x5D023 %U16 #Unsigned
DevCfgRegs.rsvd2[22] 0x5D024 %U16 #Unsigned
DevCfgRegs.rsvd2[23] 0x5D025 %U16 #Unsigned
DevCfgRegs.rsvd2[24] 0x5D026 %U16 #Unsigned
DevCfgRegs.rsvd2[25] 0x5D027 %U16 #Unsigned
DevCfgRegs.rsvd2[26] 0x5D028 %U16 #Unsigned
DevCfgRegs.rsvd2[27] 0x5D029 %U16 #Unsigned
DevCfgRegs.rsvd2[28] 0x5D02A %U16 #Unsigned
DevCfgRegs.rsvd2[29] 0x5D02B %U16 #Unsigned
DevCfgRegs.rsvd2[30] 0x5D02C %U16 #Unsigned
DevCfgRegs.rsvd2[31] 0x5D02D %U16 #Unsigned
DevCfgRegs.rsvd2[32] 0x5D02E %U16 #Unsigned
DevCfgRegs.rsvd2[33] 0x5D02F %U16 #Unsigned
DevCfgRegs.rsvd2[34] 0x5D030 %U16 #Unsigned
DevCfgRegs.rsvd2[35] 0x5D031 %U16 #Unsigned
DevCfgRegs.rsvd2[36] 0x5D032 %U16 #Unsigned
DevCfgRegs.rsvd2[37] 0x5D033 %U16 #Unsigned
DevCfgRegs.rsvd2[38] 0x5D034 %U16 #Unsigned
DevCfgRegs.rsvd2[39] 0x5D035 %U16 #Unsigned
DevCfgRegs.rsvd2[40] 0x5D036 %U16 #Unsigned
DevCfgRegs.rsvd2[41] 0x5D037 %U16 #Unsigned
DevCfgRegs.rsvd2[42] 0x5D038 %U16 #Unsigned
DevCfgRegs.rsvd2[43] 0x5D039 %U16 #Unsigned
DevCfgRegs.rsvd2[44] 0x5D03A %U16 #Unsigned
DevCfgRegs.rsvd2[45] 0x5D03B %U16 #Unsigned
DevCfgRegs.rsvd2[46] 0x5D03C %U16 #Unsigned
DevCfgRegs.rsvd2[47] 0x5D03D %U16 #Unsigned
DevCfgRegs.rsvd2[48] 0x5D03E %U16 #Unsigned
DevCfgRegs.rsvd2[49] 0x5D03F %U16 #Unsigned
DevCfgRegs.rsvd2[50] 0x5D040 %U16 #Unsigned
DevCfgRegs.rsvd2[51] 0x5D041 %U16 #Unsigned
DevCfgRegs.rsvd2[52] 0x5D042 %U16 #Unsigned
DevCfgRegs.rsvd2[53] 0x5D043 %U16 #Unsigned
DevCfgRegs.rsvd2[54] 0x5D044 %U16 #Unsigned
DevCfgRegs.rsvd2[55] 0x5D045 %U16 #Unsigned
DevCfgRegs.rsvd2[56] 0x5D046 %U16 #Unsigned
DevCfgRegs.rsvd2[57] 0x5D047 %U16 #Unsigned
DevCfgRegs.rsvd2[58] 0x5D048 %U16 #Unsigned
DevCfgRegs.rsvd2[59] 0x5D049 %U16 #Unsigned
DevCfgRegs.rsvd2[60] 0x5D04A %U16 #Unsigned
DevCfgRegs.rsvd2[61] 0x5D04B %U16 #Unsigned
DevCfgRegs.rsvd2[62] 0x5D04C %U16 #Unsigned
DevCfgRegs.rsvd2[63] 0x5D04D %U16 #Unsigned
DevCfgRegs.rsvd2[64] 0x5D04E %U16 #Unsigned
DevCfgRegs.rsvd2[65] 0x5D04F %U16 #Unsigned
DevCfgRegs.rsvd2[66] 0x5D050 %U16 #Unsigned
DevCfgRegs.rsvd2[67] 0x5D051 %U16 #Unsigned
DevCfgRegs.rsvd2[68] 0x5D052 %U16 #Unsigned
DevCfgRegs.rsvd2[69] 0x5D053 %U16 #Unsigned
DevCfgRegs.rsvd2[70] 0x5D054 %U16 #Unsigned
DevCfgRegs.rsvd2[71] 0x5D055 %U16 #Unsigned
DevCfgRegs.rsvd2[72] 0x5D056 %U16 #Unsigned
DevCfgRegs.rsvd2[73] 0x5D057 %U16 #Unsigned
DevCfgRegs.rsvd2[74] 0x5D058 %U16 #Unsigned
DevCfgRegs.rsvd2[75] 0x5D059 %U16 #Unsigned
DevCfgRegs.rsvd2[76] 0x5D05A %U16 #Unsigned
DevCfgRegs.rsvd2[77] 0x5D05B %U16 #Unsigned
DevCfgRegs.rsvd2[78] 0x5D05C %U16 #Unsigned
DevCfgRegs.rsvd2[79] 0x5D05D %U16 #Unsigned
DevCfgRegs.rsvd2[80] 0x5D05E %U16 #Unsigned
DevCfgRegs.rsvd2[81] 0x5D05F %U16 #Unsigned
DevCfgRegs.rsvd2[82] 0x5D060 %U16 #Unsigned
DevCfgRegs.rsvd2[83] 0x5D061 %U16 #Unsigned
DevCfgRegs.rsvd2[84] 0x5D062 %U16 #Unsigned
DevCfgRegs.rsvd2[85] 0x5D063 %U16 #Unsigned
DevCfgRegs.rsvd2[86] 0x5D064 %U16 #Unsigned
DevCfgRegs.rsvd2[87] 0x5D065 %U16 #Unsigned
DevCfgRegs.rsvd2[88] 0x5D066 %U16 #Unsigned
DevCfgRegs.rsvd2[89] 0x5D067 %U16 #Unsigned
DevCfgRegs.rsvd2[90] 0x5D068 %U16 #Unsigned
DevCfgRegs.rsvd2[91] 0x5D069 %U16 #Unsigned
DevCfgRegs.rsvd2[92] 0x5D06A %U16 #Unsigned
DevCfgRegs.rsvd2[93] 0x5D06B %U16 #Unsigned
DevCfgRegs.rsvd2[94] 0x5D06C %U16 #Unsigned
DevCfgRegs.rsvd2[95] 0x5D06D %U16 #Unsigned
DevCfgRegs.rsvd2[96] 0x5D06E %U16 #Unsigned
DevCfgRegs.rsvd2[97] 0x5D06F %U16 #Unsigned
DevCfgRegs.rsvd2[98] 0x5D070 %U16 #Unsigned
DevCfgRegs.rsvd2[99] 0x5D071 %U16 #Unsigned
DevCfgRegs.rsvd2[100] 0x5D072 %U16 #Unsigned
DevCfgRegs.rsvd2[101] 0x5D073 %U16 #Unsigned
DevCfgRegs.FUSEERR.all 0x5D074 %U32 #Unsigned
DevCfgRegs.FUSEERR.bit.ALERR 0x5D074 %B16 #MASK=0x1F
DevCfgRegs.FUSEERR.bit.ERR 0x5D074 %B16 #MASK=0x20
DevCfgRegs.FUSEERR.bit.rsvd1 0x5D074 %B16 #MASK=0xFFC0
DevCfgRegs.FUSEERR.bit.rsvd2 0x5D075 %B16 #MASK=0xFFFF
DevCfgRegs.rsvd3[0] 0x5D076 %U16 #Unsigned
DevCfgRegs.rsvd3[1] 0x5D077 %U16 #Unsigned
DevCfgRegs.rsvd3[2] 0x5D078 %U16 #Unsigned
DevCfgRegs.rsvd3[3] 0x5D079 %U16 #Unsigned
DevCfgRegs.rsvd3[4] 0x5D07A %U16 #Unsigned
DevCfgRegs.rsvd3[5] 0x5D07B %U16 #Unsigned
DevCfgRegs.rsvd3[6] 0x5D07C %U16 #Unsigned
DevCfgRegs.rsvd3[7] 0x5D07D %U16 #Unsigned
DevCfgRegs.rsvd3[8] 0x5D07E %U16 #Unsigned
DevCfgRegs.rsvd3[9] 0x5D07F %U16 #Unsigned
DevCfgRegs.rsvd3[10] 0x5D080 %U16 #Unsigned
DevCfgRegs.rsvd3[11] 0x5D081 %U16 #Unsigned
DevCfgRegs.SOFTPRES0.all 0x5D082 %U32 #Unsigned
DevCfgRegs.SOFTPRES0.bit.CPU1_CLA1 0x5D082 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES0.bit.rsvd1 0x5D082 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES0.bit.rsvd2 0x5D082 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES0.bit.rsvd3 0x5D082 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES0.bit.rsvd4 0x5D082 %B16 #MASK=0x1FF0
DevCfgRegs.SOFTPRES0.bit.CPU1_CPUBGCRC 0x5D082 %B16 #MASK=0x2000
DevCfgRegs.SOFTPRES0.bit.CPU1_CLA1BGCRC 0x5D082 %B16 #MASK=0x4000
DevCfgRegs.SOFTPRES0.bit.rsvd5 0x5D082 %B16 #MASK=0x8000
DevCfgRegs.SOFTPRES0.bit.rsvd6 0x5D083 %B16 #MASK=0xFF
DevCfgRegs.SOFTPRES0.bit.CPU1_ERAD 0x5D083 %B16 #MASK=0x100
DevCfgRegs.SOFTPRES0.bit.rsvd7 0x5D083 %B16 #MASK=0xFE00
DevCfgRegs.rsvd4[0] 0x5D084 %U16 #Unsigned
DevCfgRegs.rsvd4[1] 0x5D085 %U16 #Unsigned
DevCfgRegs.SOFTPRES2.all 0x5D086 %U32 #Unsigned
DevCfgRegs.SOFTPRES2.bit.EPWM1 0x5D086 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES2.bit.EPWM2 0x5D086 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES2.bit.EPWM3 0x5D086 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES2.bit.EPWM4 0x5D086 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES2.bit.EPWM5 0x5D086 %B16 #MASK=0x10
DevCfgRegs.SOFTPRES2.bit.EPWM6 0x5D086 %B16 #MASK=0x20
DevCfgRegs.SOFTPRES2.bit.EPWM7 0x5D086 %B16 #MASK=0x40
DevCfgRegs.SOFTPRES2.bit.EPWM8 0x5D086 %B16 #MASK=0x80
DevCfgRegs.SOFTPRES2.bit.rsvd1 0x5D086 %B16 #MASK=0x100
DevCfgRegs.SOFTPRES2.bit.rsvd2 0x5D086 %B16 #MASK=0x200
DevCfgRegs.SOFTPRES2.bit.rsvd3 0x5D086 %B16 #MASK=0x400
DevCfgRegs.SOFTPRES2.bit.rsvd4 0x5D086 %B16 #MASK=0x800
DevCfgRegs.SOFTPRES2.bit.rsvd5 0x5D086 %B16 #MASK=0x1000
DevCfgRegs.SOFTPRES2.bit.rsvd6 0x5D086 %B16 #MASK=0x2000
DevCfgRegs.SOFTPRES2.bit.rsvd7 0x5D086 %B16 #MASK=0x4000
DevCfgRegs.SOFTPRES2.bit.rsvd8 0x5D086 %B16 #MASK=0x8000
DevCfgRegs.SOFTPRES2.bit.rsvd9 0x5D087 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES3.all 0x5D088 %U32 #Unsigned
DevCfgRegs.SOFTPRES3.bit.ECAP1 0x5D088 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES3.bit.ECAP2 0x5D088 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES3.bit.ECAP3 0x5D088 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES3.bit.rsvd1 0x5D088 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES3.bit.rsvd2 0x5D088 %B16 #MASK=0x10
DevCfgRegs.SOFTPRES3.bit.rsvd3 0x5D088 %B16 #MASK=0x20
DevCfgRegs.SOFTPRES3.bit.rsvd4 0x5D088 %B16 #MASK=0x40
DevCfgRegs.SOFTPRES3.bit.rsvd5 0x5D088 %B16 #MASK=0x80
DevCfgRegs.SOFTPRES3.bit.rsvd6 0x5D088 %B16 #MASK=0xFF00
DevCfgRegs.SOFTPRES3.bit.rsvd7 0x5D089 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES4.all 0x5D08A %U32 #Unsigned
DevCfgRegs.SOFTPRES4.bit.EQEP1 0x5D08A %B16 #MASK=0x1
DevCfgRegs.SOFTPRES4.bit.EQEP2 0x5D08A %B16 #MASK=0x2
DevCfgRegs.SOFTPRES4.bit.rsvd1 0x5D08A %B16 #MASK=0x4
DevCfgRegs.SOFTPRES4.bit.rsvd2 0x5D08A %B16 #MASK=0x8
DevCfgRegs.SOFTPRES4.bit.rsvd3 0x5D08A %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES4.bit.rsvd4 0x5D08B %B16 #MASK=0xFFFF
DevCfgRegs.rsvd5[0] 0x5D08C %U16 #Unsigned
DevCfgRegs.rsvd5[1] 0x5D08D %U16 #Unsigned
DevCfgRegs.SOFTPRES6.all 0x5D08E %U32 #Unsigned
DevCfgRegs.SOFTPRES6.bit.SD1 0x5D08E %B16 #MASK=0x1
DevCfgRegs.SOFTPRES6.bit.SD2 0x5D08E %B16 #MASK=0x2
DevCfgRegs.SOFTPRES6.bit.rsvd1 0x5D08E %B16 #MASK=0x4
DevCfgRegs.SOFTPRES6.bit.rsvd2 0x5D08E %B16 #MASK=0x8
DevCfgRegs.SOFTPRES6.bit.rsvd3 0x5D08E %B16 #MASK=0x10
DevCfgRegs.SOFTPRES6.bit.rsvd4 0x5D08E %B16 #MASK=0x20
DevCfgRegs.SOFTPRES6.bit.rsvd5 0x5D08E %B16 #MASK=0x40
DevCfgRegs.SOFTPRES6.bit.rsvd6 0x5D08E %B16 #MASK=0x80
DevCfgRegs.SOFTPRES6.bit.rsvd7 0x5D08E %B16 #MASK=0xFF00
DevCfgRegs.SOFTPRES6.bit.rsvd8 0x5D08F %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES7.all 0x5D090 %U32 #Unsigned
DevCfgRegs.SOFTPRES7.bit.SCI_A 0x5D090 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES7.bit.SCI_B 0x5D090 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES7.bit.rsvd1 0x5D090 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES7.bit.rsvd2 0x5D090 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES7.bit.rsvd3 0x5D090 %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES7.bit.rsvd4 0x5D091 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES8.all 0x5D092 %U32 #Unsigned
DevCfgRegs.SOFTPRES8.bit.SPI_A 0x5D092 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES8.bit.SPI_B 0x5D092 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES8.bit.rsvd1 0x5D092 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES8.bit.rsvd2 0x5D092 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES8.bit.rsvd3 0x5D092 %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES8.bit.rsvd4 0x5D093 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES8.bit.rsvd5 0x5D093 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES8.bit.rsvd6 0x5D093 %B16 #MASK=0xFFFC
DevCfgRegs.SOFTPRES9.all 0x5D094 %U32 #Unsigned
DevCfgRegs.SOFTPRES9.bit.I2C_A 0x5D094 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES9.bit.I2C_B 0x5D094 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES9.bit.rsvd1 0x5D094 %B16 #MASK=0xFFFC
DevCfgRegs.SOFTPRES9.bit.rsvd2 0x5D095 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES10.all 0x5D096 %U32 #Unsigned
DevCfgRegs.SOFTPRES10.bit.CAN_A 0x5D096 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES10.bit.rsvd1 0x5D096 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES10.bit.rsvd2 0x5D096 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES10.bit.rsvd3 0x5D096 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES10.bit.MCAN_A 0x5D096 %B16 #MASK=0x10
DevCfgRegs.SOFTPRES10.bit.rsvd4 0x5D096 %B16 #MASK=0x20
DevCfgRegs.SOFTPRES10.bit.rsvd5 0x5D096 %B16 #MASK=0x40
DevCfgRegs.SOFTPRES10.bit.rsvd6 0x5D096 %B16 #MASK=0x80
DevCfgRegs.SOFTPRES10.bit.rsvd7 0x5D096 %B16 #MASK=0xFF00
DevCfgRegs.SOFTPRES10.bit.rsvd8 0x5D097 %B16 #MASK=0xFFFF
DevCfgRegs.rsvd6[0] 0x5D098 %U16 #Unsigned
DevCfgRegs.rsvd6[1] 0x5D099 %U16 #Unsigned
DevCfgRegs.rsvd6[2] 0x5D09A %U16 #Unsigned
DevCfgRegs.rsvd6[3] 0x5D09B %U16 #Unsigned
DevCfgRegs.SOFTPRES13.all 0x5D09C %U32 #Unsigned
DevCfgRegs.SOFTPRES13.bit.ADC_A 0x5D09C %B16 #MASK=0x1
DevCfgRegs.SOFTPRES13.bit.ADC_B 0x5D09C %B16 #MASK=0x2
DevCfgRegs.SOFTPRES13.bit.ADC_C 0x5D09C %B16 #MASK=0x4
DevCfgRegs.SOFTPRES13.bit.rsvd1 0x5D09C %B16 #MASK=0x8
DevCfgRegs.SOFTPRES13.bit.rsvd2 0x5D09C %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES13.bit.rsvd3 0x5D09D %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES14.all 0x5D09E %U32 #Unsigned
DevCfgRegs.SOFTPRES14.bit.CMPSS1 0x5D09E %B16 #MASK=0x1
DevCfgRegs.SOFTPRES14.bit.CMPSS2 0x5D09E %B16 #MASK=0x2
DevCfgRegs.SOFTPRES14.bit.CMPSS3 0x5D09E %B16 #MASK=0x4
DevCfgRegs.SOFTPRES14.bit.CMPSS4 0x5D09E %B16 #MASK=0x8
DevCfgRegs.SOFTPRES14.bit.rsvd1 0x5D09E %B16 #MASK=0x10
DevCfgRegs.SOFTPRES14.bit.rsvd2 0x5D09E %B16 #MASK=0x20
DevCfgRegs.SOFTPRES14.bit.rsvd3 0x5D09E %B16 #MASK=0x40
DevCfgRegs.SOFTPRES14.bit.rsvd4 0x5D09E %B16 #MASK=0x80
DevCfgRegs.SOFTPRES14.bit.rsvd5 0x5D09E %B16 #MASK=0xFF00
DevCfgRegs.SOFTPRES14.bit.rsvd6 0x5D09F %B16 #MASK=0xFFFF
DevCfgRegs.rsvd7[0] 0x5D0A0 %U16 #Unsigned
DevCfgRegs.rsvd7[1] 0x5D0A1 %U16 #Unsigned
DevCfgRegs.SOFTPRES16.all 0x5D0A2 %U32 #Unsigned
DevCfgRegs.SOFTPRES16.bit.rsvd1 0x5D0A2 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES16.bit.rsvd2 0x5D0A2 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES16.bit.rsvd3 0x5D0A2 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES16.bit.rsvd4 0x5D0A2 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES16.bit.rsvd5 0x5D0A2 %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES16.bit.DAC_A 0x5D0A3 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES16.bit.DAC_B 0x5D0A3 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES16.bit.rsvd6 0x5D0A3 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES16.bit.rsvd7 0x5D0A3 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES16.bit.rsvd8 0x5D0A3 %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES17.all 0x5D0A4 %U32 #Unsigned
DevCfgRegs.SOFTPRES17.bit.CLB1 0x5D0A4 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES17.bit.CLB2 0x5D0A4 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES17.bit.CLB3 0x5D0A4 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES17.bit.CLB4 0x5D0A4 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES17.bit.rsvd1 0x5D0A4 %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES17.bit.rsvd2 0x5D0A5 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES18.all 0x5D0A6 %U32 #Unsigned
DevCfgRegs.SOFTPRES18.bit.FSITX_A 0x5D0A6 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES18.bit.FSIRX_A 0x5D0A6 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES18.bit.rsvd1 0x5D0A6 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES18.bit.rsvd2 0x5D0A6 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES18.bit.rsvd3 0x5D0A6 %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES18.bit.rsvd4 0x5D0A7 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES19.all 0x5D0A8 %U32 #Unsigned
DevCfgRegs.SOFTPRES19.bit.LIN_A 0x5D0A8 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES19.bit.LIN_B 0x5D0A8 %B16 #MASK=0x2
DevCfgRegs.SOFTPRES19.bit.rsvd1 0x5D0A8 %B16 #MASK=0x4
DevCfgRegs.SOFTPRES19.bit.rsvd2 0x5D0A8 %B16 #MASK=0x8
DevCfgRegs.SOFTPRES19.bit.rsvd3 0x5D0A8 %B16 #MASK=0xFFF0
DevCfgRegs.SOFTPRES19.bit.rsvd4 0x5D0A9 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES20.all 0x5D0AA %U32 #Unsigned
DevCfgRegs.SOFTPRES20.bit.PMBUS_A 0x5D0AA %B16 #MASK=0x1
DevCfgRegs.SOFTPRES20.bit.rsvd1 0x5D0AA %B16 #MASK=0x2
DevCfgRegs.SOFTPRES20.bit.rsvd2 0x5D0AA %B16 #MASK=0xFFFC
DevCfgRegs.SOFTPRES20.bit.rsvd3 0x5D0AB %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES21.all 0x5D0AC %U32 #Unsigned
DevCfgRegs.SOFTPRES21.bit.DCC0 0x5D0AC %B16 #MASK=0x1
DevCfgRegs.SOFTPRES21.bit.DCC1 0x5D0AC %B16 #MASK=0x2
DevCfgRegs.SOFTPRES21.bit.rsvd1 0x5D0AC %B16 #MASK=0xFFFC
DevCfgRegs.SOFTPRES21.bit.rsvd2 0x5D0AD %B16 #MASK=0xFFFF
DevCfgRegs.rsvd8[0] 0x5D0AE %U16 #Unsigned
DevCfgRegs.rsvd8[1] 0x5D0AF %U16 #Unsigned
DevCfgRegs.rsvd8[2] 0x5D0B0 %U16 #Unsigned
DevCfgRegs.rsvd8[3] 0x5D0B1 %U16 #Unsigned
DevCfgRegs.rsvd8[4] 0x5D0B2 %U16 #Unsigned
DevCfgRegs.rsvd8[5] 0x5D0B3 %U16 #Unsigned
DevCfgRegs.SOFTPRES25.all 0x5D0B4 %U32 #Unsigned
DevCfgRegs.SOFTPRES25.bit.HIC_A 0x5D0B4 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES25.bit.rsvd1 0x5D0B4 %B16 #MASK=0xFFFE
DevCfgRegs.SOFTPRES25.bit.rsvd2 0x5D0B5 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES26.all 0x5D0B6 %U32 #Unsigned
DevCfgRegs.SOFTPRES26.bit.AESA 0x5D0B6 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES26.bit.rsvd1 0x5D0B6 %B16 #MASK=0xFFFE
DevCfgRegs.SOFTPRES26.bit.rsvd2 0x5D0B7 %B16 #MASK=0xFFFF
DevCfgRegs.SOFTPRES27.all 0x5D0B8 %U32 #Unsigned
DevCfgRegs.SOFTPRES27.bit.EPG1 0x5D0B8 %B16 #MASK=0x1
DevCfgRegs.SOFTPRES27.bit.rsvd1 0x5D0B8 %B16 #MASK=0xFFFE
DevCfgRegs.SOFTPRES27.bit.rsvd2 0x5D0B9 %B16 #MASK=0xFFFF
DevCfgRegs.rsvd9[0] 0x5D0BA %U16 #Unsigned
DevCfgRegs.rsvd9[1] 0x5D0BB %U16 #Unsigned
DevCfgRegs.rsvd9[2] 0x5D0BC %U16 #Unsigned
DevCfgRegs.rsvd9[3] 0x5D0BD %U16 #Unsigned
DevCfgRegs.rsvd9[4] 0x5D0BE %U16 #Unsigned
DevCfgRegs.rsvd9[5] 0x5D0BF %U16 #Unsigned
DevCfgRegs.rsvd9[6] 0x5D0C0 %U16 #Unsigned
DevCfgRegs.rsvd9[7] 0x5D0C1 %U16 #Unsigned
DevCfgRegs.rsvd9[8] 0x5D0C2 %U16 #Unsigned
DevCfgRegs.rsvd9[9] 0x5D0C3 %U16 #Unsigned
DevCfgRegs.rsvd9[10] 0x5D0C4 %U16 #Unsigned
DevCfgRegs.rsvd9[11] 0x5D0C5 %U16 #Unsigned
DevCfgRegs.rsvd9[12] 0x5D0C6 %U16 #Unsigned
DevCfgRegs.rsvd9[13] 0x5D0C7 %U16 #Unsigned
DevCfgRegs.rsvd9[14] 0x5D0C8 %U16 #Unsigned
DevCfgRegs.rsvd9[15] 0x5D0C9 %U16 #Unsigned
DevCfgRegs.rsvd9[16] 0x5D0CA %U16 #Unsigned
DevCfgRegs.rsvd9[17] 0x5D0CB %U16 #Unsigned
DevCfgRegs.rsvd9[18] 0x5D0CC %U16 #Unsigned
DevCfgRegs.rsvd9[19] 0x5D0CD %U16 #Unsigned
DevCfgRegs.rsvd9[20] 0x5D0CE %U16 #Unsigned
DevCfgRegs.rsvd9[21] 0x5D0CF %U16 #Unsigned
DevCfgRegs.rsvd9[22] 0x5D0D0 %U16 #Unsigned
DevCfgRegs.rsvd9[23] 0x5D0D1 %U16 #Unsigned
DevCfgRegs.rsvd9[24] 0x5D0D2 %U16 #Unsigned
DevCfgRegs.rsvd9[25] 0x5D0D3 %U16 #Unsigned
DevCfgRegs.rsvd9[26] 0x5D0D4 %U16 #Unsigned
DevCfgRegs.rsvd9[27] 0x5D0D5 %U16 #Unsigned
DevCfgRegs.rsvd9[28] 0x5D0D6 %U16 #Unsigned
DevCfgRegs.rsvd9[29] 0x5D0D7 %U16 #Unsigned
DevCfgRegs.rsvd9[30] 0x5D0D8 %U16 #Unsigned
DevCfgRegs.rsvd9[31] 0x5D0D9 %U16 #Unsigned
DevCfgRegs.rsvd9[32] 0x5D0DA %U16 #Unsigned
DevCfgRegs.rsvd9[33] 0x5D0DB %U16 #Unsigned
DevCfgRegs.rsvd9[34] 0x5D0DC %U16 #Unsigned
DevCfgRegs.rsvd9[35] 0x5D0DD %U16 #Unsigned
DevCfgRegs.rsvd9[36] 0x5D0DE %U16 #Unsigned
DevCfgRegs.rsvd9[37] 0x5D0DF %U16 #Unsigned
DevCfgRegs.rsvd9[38] 0x5D0E0 %U16 #Unsigned
DevCfgRegs.rsvd9[39] 0x5D0E1 %U16 #Unsigned
DevCfgRegs.rsvd9[40] 0x5D0E2 %U16 #Unsigned
DevCfgRegs.rsvd9[41] 0x5D0E3 %U16 #Unsigned
DevCfgRegs.rsvd9[42] 0x5D0E4 %U16 #Unsigned
DevCfgRegs.rsvd9[43] 0x5D0E5 %U16 #Unsigned
DevCfgRegs.rsvd9[44] 0x5D0E6 %U16 #Unsigned
DevCfgRegs.rsvd9[45] 0x5D0E7 %U16 #Unsigned
DevCfgRegs.rsvd9[46] 0x5D0E8 %U16 #Unsigned
DevCfgRegs.rsvd9[47] 0x5D0E9 %U16 #Unsigned
DevCfgRegs.rsvd9[48] 0x5D0EA %U16 #Unsigned
DevCfgRegs.rsvd9[49] 0x5D0EB %U16 #Unsigned
DevCfgRegs.rsvd9[50] 0x5D0EC %U16 #Unsigned
DevCfgRegs.rsvd9[51] 0x5D0ED %U16 #Unsigned
DevCfgRegs.rsvd9[52] 0x5D0EE %U16 #Unsigned
DevCfgRegs.rsvd9[53] 0x5D0EF %U16 #Unsigned
DevCfgRegs.rsvd9[54] 0x5D0F0 %U16 #Unsigned
DevCfgRegs.rsvd9[55] 0x5D0F1 %U16 #Unsigned
DevCfgRegs.rsvd9[56] 0x5D0F2 %U16 #Unsigned
DevCfgRegs.rsvd9[57] 0x5D0F3 %U16 #Unsigned
DevCfgRegs.rsvd9[58] 0x5D0F4 %U16 #Unsigned
DevCfgRegs.rsvd9[59] 0x5D0F5 %U16 #Unsigned
DevCfgRegs.rsvd9[60] 0x5D0F6 %U16 #Unsigned
DevCfgRegs.rsvd9[61] 0x5D0F7 %U16 #Unsigned
DevCfgRegs.rsvd9[62] 0x5D0F8 %U16 #Unsigned
DevCfgRegs.rsvd9[63] 0x5D0F9 %U16 #Unsigned
DevCfgRegs.rsvd9[64] 0x5D0FA %U16 #Unsigned
DevCfgRegs.rsvd9[65] 0x5D0FB %U16 #Unsigned
DevCfgRegs.rsvd9[66] 0x5D0FC %U16 #Unsigned
DevCfgRegs.rsvd9[67] 0x5D0FD %U16 #Unsigned
DevCfgRegs.rsvd9[68] 0x5D0FE %U16 #Unsigned
DevCfgRegs.rsvd9[69] 0x5D0FF %U16 #Unsigned
DevCfgRegs.rsvd9[70] 0x5D100 %U16 #Unsigned
DevCfgRegs.rsvd9[71] 0x5D101 %U16 #Unsigned
DevCfgRegs.rsvd9[72] 0x5D102 %U16 #Unsigned
DevCfgRegs.rsvd9[73] 0x5D103 %U16 #Unsigned
DevCfgRegs.rsvd9[74] 0x5D104 %U16 #Unsigned
DevCfgRegs.rsvd9[75] 0x5D105 %U16 #Unsigned
DevCfgRegs.rsvd9[76] 0x5D106 %U16 #Unsigned
DevCfgRegs.rsvd9[77] 0x5D107 %U16 #Unsigned
DevCfgRegs.rsvd9[78] 0x5D108 %U16 #Unsigned
DevCfgRegs.rsvd9[79] 0x5D109 %U16 #Unsigned
DevCfgRegs.rsvd9[80] 0x5D10A %U16 #Unsigned
DevCfgRegs.rsvd9[81] 0x5D10B %U16 #Unsigned
DevCfgRegs.rsvd9[82] 0x5D10C %U16 #Unsigned
DevCfgRegs.rsvd9[83] 0x5D10D %U16 #Unsigned
DevCfgRegs.rsvd9[84] 0x5D10E %U16 #Unsigned
DevCfgRegs.rsvd9[85] 0x5D10F %U16 #Unsigned
DevCfgRegs.rsvd9[86] 0x5D110 %U16 #Unsigned
DevCfgRegs.rsvd9[87] 0x5D111 %U16 #Unsigned
DevCfgRegs.rsvd9[88] 0x5D112 %U16 #Unsigned
DevCfgRegs.rsvd9[89] 0x5D113 %U16 #Unsigned
DevCfgRegs.rsvd9[90] 0x5D114 %U16 #Unsigned
DevCfgRegs.rsvd9[91] 0x5D115 %U16 #Unsigned
DevCfgRegs.rsvd9[92] 0x5D116 %U16 #Unsigned
DevCfgRegs.rsvd9[93] 0x5D117 %U16 #Unsigned
DevCfgRegs.rsvd9[94] 0x5D118 %U16 #Unsigned
DevCfgRegs.rsvd9[95] 0x5D119 %U16 #Unsigned
DevCfgRegs.rsvd9[96] 0x5D11A %U16 #Unsigned
DevCfgRegs.rsvd9[97] 0x5D11B %U16 #Unsigned
DevCfgRegs.rsvd9[98] 0x5D11C %U16 #Unsigned
DevCfgRegs.rsvd9[99] 0x5D11D %U16 #Unsigned
DevCfgRegs.rsvd9[100] 0x5D11E %U16 #Unsigned
DevCfgRegs.rsvd9[101] 0x5D11F %U16 #Unsigned
DevCfgRegs.rsvd9[102] 0x5D120 %U16 #Unsigned
DevCfgRegs.rsvd9[103] 0x5D121 %U16 #Unsigned
DevCfgRegs.rsvd9[104] 0x5D122 %U16 #Unsigned
DevCfgRegs.rsvd9[105] 0x5D123 %U16 #Unsigned
DevCfgRegs.rsvd9[106] 0x5D124 %U16 #Unsigned
DevCfgRegs.rsvd9[107] 0x5D125 %U16 #Unsigned
DevCfgRegs.rsvd9[108] 0x5D126 %U16 #Unsigned
DevCfgRegs.rsvd9[109] 0x5D127 %U16 #Unsigned
DevCfgRegs.rsvd9[110] 0x5D128 %U16 #Unsigned
DevCfgRegs.rsvd9[111] 0x5D129 %U16 #Unsigned
DevCfgRegs.rsvd9[112] 0x5D12A %U16 #Unsigned
DevCfgRegs.rsvd9[113] 0x5D12B %U16 #Unsigned
DevCfgRegs.rsvd9[114] 0x5D12C %U16 #Unsigned
DevCfgRegs.rsvd9[115] 0x5D12D %U16 #Unsigned
DevCfgRegs.rsvd9[116] 0x5D12E %U16 #Unsigned
DevCfgRegs.rsvd9[117] 0x5D12F %U16 #Unsigned
DevCfgRegs.TAP_STATUS.all 0x5D130 %U32 #Unsigned
DevCfgRegs.TAP_STATUS.bit.TAP_STATE 0x5D130 %B16 #MASK=0xFFFF
DevCfgRegs.TAP_STATUS.bit.rsvd1 0x5D131 %B16 #MASK=0x7FFF
DevCfgRegs.TAP_STATUS.bit.DCON 0x5D131 %B16 #MASK=0x8000
DevCfgRegs.rsvd10[0] 0x5D132 %U16 #Unsigned
DevCfgRegs.rsvd10[1] 0x5D133 %U16 #Unsigned
DevCfgRegs.rsvd10[2] 0x5D134 %U16 #Unsigned
DevCfgRegs.rsvd10[3] 0x5D135 %U16 #Unsigned
DevCfgRegs.rsvd10[4] 0x5D136 %U16 #Unsigned
DevCfgRegs.rsvd10[5] 0x5D137 %U16 #Unsigned
DevCfgRegs.rsvd10[6] 0x5D138 %U16 #Unsigned
DevCfgRegs.rsvd10[7] 0x5D139 %U16 #Unsigned
DevCfgRegs.rsvd10[8] 0x5D13A %U16 #Unsigned
DevCfgRegs.rsvd10[9] 0x5D13B %U16 #Unsigned
DevCfgRegs.rsvd10[10] 0x5D13C %U16 #Unsigned
DevCfgRegs.rsvd10[11] 0x5D13D %U16 #Unsigned
DevCfgRegs.rsvd10[12] 0x5D13E %U16 #Unsigned
DevCfgRegs.rsvd10[13] 0x5D13F %U16 #Unsigned
DevCfgRegs.rsvd10[14] 0x5D140 %U16 #Unsigned
DevCfgRegs.rsvd10[15] 0x5D141 %U16 #Unsigned
DevCfgRegs.rsvd10[16] 0x5D142 %U16 #Unsigned
DevCfgRegs.rsvd10[17] 0x5D143 %U16 #Unsigned
DevCfgRegs.rsvd10[18] 0x5D144 %U16 #Unsigned
DevCfgRegs.rsvd10[19] 0x5D145 %U16 #Unsigned
DevCfgRegs.rsvd10[20] 0x5D146 %U16 #Unsigned
DevCfgRegs.rsvd10[21] 0x5D147 %U16 #Unsigned
DevCfgRegs.rsvd10[22] 0x5D148 %U16 #Unsigned
DevCfgRegs.rsvd10[23] 0x5D149 %U16 #Unsigned
DevCfgRegs.rsvd10[24] 0x5D14A %U16 #Unsigned
DevCfgRegs.rsvd10[25] 0x5D14B %U16 #Unsigned
DevCfgRegs.rsvd10[26] 0x5D14C %U16 #Unsigned
DevCfgRegs.rsvd10[27] 0x5D14D %U16 #Unsigned
DevCfgRegs.rsvd10[28] 0x5D14E %U16 #Unsigned
DevCfgRegs.rsvd10[29] 0x5D14F %U16 #Unsigned
DevCfgRegs.rsvd10[30] 0x5D150 %U16 #Unsigned
DevCfgRegs.rsvd10[31] 0x5D151 %U16 #Unsigned
DevCfgRegs.rsvd10[32] 0x5D152 %U16 #Unsigned
DevCfgRegs.rsvd10[33] 0x5D153 %U16 #Unsigned
DevCfgRegs.rsvd10[34] 0x5D154 %U16 #Unsigned
DevCfgRegs.rsvd10[35] 0x5D155 %U16 #Unsigned
DevCfgRegs.rsvd10[36] 0x5D156 %U16 #Unsigned
DevCfgRegs.rsvd10[37] 0x5D157 %U16 #Unsigned
DevCfgRegs.rsvd10[38] 0x5D158 %U16 #Unsigned
DevCfgRegs.rsvd10[39] 0x5D159 %U16 #Unsigned
DevCfgRegs.rsvd10[40] 0x5D15A %U16 #Unsigned
DevCfgRegs.rsvd10[41] 0x5D15B %U16 #Unsigned
DevCfgRegs.rsvd10[42] 0x5D15C %U16 #Unsigned
DevCfgRegs.rsvd10[43] 0x5D15D %U16 #Unsigned
DevCfgRegs.rsvd10[44] 0x5D15E %U16 #Unsigned
DevCfgRegs.rsvd10[45] 0x5D15F %U16 #Unsigned
DevCfgRegs.rsvd10[46] 0x5D160 %U16 #Unsigned
DevCfgRegs.rsvd10[47] 0x5D161 %U16 #Unsigned
DevCfgRegs.rsvd10[48] 0x5D162 %U16 #Unsigned
DevCfgRegs.rsvd10[49] 0x5D163 %U16 #Unsigned
DevCfgRegs.rsvd10[50] 0x5D164 %U16 #Unsigned
DevCfgRegs.rsvd10[51] 0x5D165 %U16 #Unsigned
DevCfgRegs.rsvd10[52] 0x5D166 %U16 #Unsigned
DevCfgRegs.rsvd10[53] 0x5D167 %U16 #Unsigned
DevCfgRegs.rsvd10[54] 0x5D168 %U16 #Unsigned
DevCfgRegs.rsvd10[55] 0x5D169 %U16 #Unsigned
DevCfgRegs.rsvd10[56] 0x5D16A %U16 #Unsigned
DevCfgRegs.rsvd10[57] 0x5D16B %U16 #Unsigned
DevCfgRegs.rsvd10[58] 0x5D16C %U16 #Unsigned
DevCfgRegs.rsvd10[59] 0x5D16D %U16 #Unsigned
DevCfgRegs.rsvd10[60] 0x5D16E %U16 #Unsigned
DevCfgRegs.rsvd10[61] 0x5D16F %U16 #Unsigned
DevCfgRegs.rsvd10[62] 0x5D170 %U16 #Unsigned
DevCfgRegs.rsvd10[63] 0x5D171 %U16 #Unsigned
DevCfgRegs.rsvd10[64] 0x5D172 %U16 #Unsigned
DevCfgRegs.rsvd10[65] 0x5D173 %U16 #Unsigned
DevCfgRegs.rsvd10[66] 0x5D174 %U16 #Unsigned
DevCfgRegs.rsvd10[67] 0x5D175 %U16 #Unsigned
DevCfgRegs.rsvd10[68] 0x5D176 %U16 #Unsigned
DevCfgRegs.rsvd10[69] 0x5D177 %U16 #Unsigned
DevCfgRegs.rsvd10[70] 0x5D178 %U16 #Unsigned
DevCfgRegs.rsvd10[71] 0x5D179 %U16 #Unsigned
DevCfgRegs.rsvd10[72] 0x5D17A %U16 #Unsigned
DevCfgRegs.rsvd10[73] 0x5D17B %U16 #Unsigned
DevCfgRegs.rsvd10[74] 0x5D17C %U16 #Unsigned
DevCfgRegs.rsvd10[75] 0x5D17D %U16 #Unsigned
DevCfgRegs.rsvd10[76] 0x5D17E %U16 #Unsigned
DevCfgRegs.rsvd10[77] 0x5D17F %U16 #Unsigned
DevCfgRegs.rsvd10[78] 0x5D180 %U16 #Unsigned
DevCfgRegs.rsvd10[79] 0x5D181 %U16 #Unsigned
DevCfgRegs.rsvd10[80] 0x5D182 %U16 #Unsigned
DevCfgRegs.rsvd10[81] 0x5D183 %U16 #Unsigned
DevCfgRegs.rsvd10[82] 0x5D184 %U16 #Unsigned
DevCfgRegs.rsvd10[83] 0x5D185 %U16 #Unsigned
DevCfgRegs.rsvd10[84] 0x5D186 %U16 #Unsigned
DevCfgRegs.rsvd10[85] 0x5D187 %U16 #Unsigned
DevCfgRegs.rsvd10[86] 0x5D188 %U16 #Unsigned
DevCfgRegs.rsvd10[87] 0x5D189 %U16 #Unsigned
DevCfgRegs.rsvd10[88] 0x5D18A %U16 #Unsigned
DevCfgRegs.rsvd10[89] 0x5D18B %U16 #Unsigned
DevCfgRegs.rsvd10[90] 0x5D18C %U16 #Unsigned
DevCfgRegs.rsvd10[91] 0x5D18D %U16 #Unsigned
DevCfgRegs.rsvd10[92] 0x5D18E %U16 #Unsigned
DevCfgRegs.rsvd10[93] 0x5D18F %U16 #Unsigned
DevCfgRegs.rsvd10[94] 0x5D190 %U16 #Unsigned
DevCfgRegs.rsvd10[95] 0x5D191 %U16 #Unsigned
DevCfgRegs.rsvd10[96] 0x5D192 %U16 #Unsigned
DevCfgRegs.rsvd10[97] 0x5D193 %U16 #Unsigned
DevCfgRegs.rsvd10[98] 0x5D194 %U16 #Unsigned
DevCfgRegs.rsvd10[99] 0x5D195 %U16 #Unsigned
DevCfgRegs.rsvd10[100] 0x5D196 %U16 #Unsigned
DevCfgRegs.rsvd10[101] 0x5D197 %U16 #Unsigned
DevCfgRegs.rsvd10[102] 0x5D198 %U16 #Unsigned
DevCfgRegs.rsvd10[103] 0x5D199 %U16 #Unsigned
DevCfgRegs.rsvd10[104] 0x5D19A %U16 #Unsigned
DevCfgRegs.ECAPTYPE.all 0x5D19B %U16 #Unsigned
DevCfgRegs.ECAPTYPE.bit.TYPE 0x5D19B %B16 #MASK=0x3
DevCfgRegs.ECAPTYPE.bit.rsvd1 0x5D19B %B16 #MASK=0x7FFC
DevCfgRegs.ECAPTYPE.bit.LOCK 0x5D19B %B16 #MASK=0x8000
DevCfgRegs.SDFMTYPE.all 0x5D19C %U16 #Unsigned
DevCfgRegs.SDFMTYPE.bit.TYPE 0x5D19C %B16 #MASK=0x3
DevCfgRegs.SDFMTYPE.bit.rsvd1 0x5D19C %B16 #MASK=0x7FFC
DevCfgRegs.SDFMTYPE.bit.LOCK 0x5D19C %B16 #MASK=0x8000
GpioCtrlRegs.GPACTRL.all 0x7C00 %U32 #Unsigned
GpioCtrlRegs.GPACTRL.bit.QUALPRD0 0x7C00 %B16 #MASK=0xFF
GpioCtrlRegs.GPACTRL.bit.QUALPRD1 0x7C00 %B16 #MASK=0xFF00
GpioCtrlRegs.GPACTRL.bit.QUALPRD2 0x7C01 %B16 #MASK=0xFF
GpioCtrlRegs.GPACTRL.bit.QUALPRD3 0x7C01 %B16 #MASK=0xFF00
GpioCtrlRegs.GPAQSEL1.all 0x7C02 %U32 #Unsigned
GpioCtrlRegs.GPAQSEL1.bit.GPIO0 0x7C02 %B16 #MASK=0x3
GpioCtrlRegs.GPAQSEL1.bit.GPIO1 0x7C02 %B16 #MASK=0xC
GpioCtrlRegs.GPAQSEL1.bit.GPIO2 0x7C02 %B16 #MASK=0x30
GpioCtrlRegs.GPAQSEL1.bit.GPIO3 0x7C02 %B16 #MASK=0xC0
GpioCtrlRegs.GPAQSEL1.bit.GPIO4 0x7C02 %B16 #MASK=0x300
GpioCtrlRegs.GPAQSEL1.bit.GPIO5 0x7C02 %B16 #MASK=0xC00
GpioCtrlRegs.GPAQSEL1.bit.GPIO6 0x7C02 %B16 #MASK=0x3000
GpioCtrlRegs.GPAQSEL1.bit.GPIO7 0x7C02 %B16 #MASK=0xC000
GpioCtrlRegs.GPAQSEL1.bit.GPIO8 0x7C03 %B16 #MASK=0x3
GpioCtrlRegs.GPAQSEL1.bit.GPIO9 0x7C03 %B16 #MASK=0xC
GpioCtrlRegs.GPAQSEL1.bit.GPIO10 0x7C03 %B16 #MASK=0x30
GpioCtrlRegs.GPAQSEL1.bit.GPIO11 0x7C03 %B16 #MASK=0xC0
GpioCtrlRegs.GPAQSEL1.bit.GPIO12 0x7C03 %B16 #MASK=0x300
GpioCtrlRegs.GPAQSEL1.bit.GPIO13 0x7C03 %B16 #MASK=0xC00
GpioCtrlRegs.GPAQSEL1.bit.GPIO14 0x7C03 %B16 #MASK=0x3000
GpioCtrlRegs.GPAQSEL1.bit.GPIO15 0x7C03 %B16 #MASK=0xC000
GpioCtrlRegs.GPAQSEL2.all 0x7C04 %U32 #Unsigned
GpioCtrlRegs.GPAQSEL2.bit.GPIO16 0x7C04 %B16 #MASK=0x3
GpioCtrlRegs.GPAQSEL2.bit.GPIO17 0x7C04 %B16 #MASK=0xC
GpioCtrlRegs.GPAQSEL2.bit.GPIO18 0x7C04 %B16 #MASK=0x30
GpioCtrlRegs.GPAQSEL2.bit.GPIO19 0x7C04 %B16 #MASK=0xC0
GpioCtrlRegs.GPAQSEL2.bit.GPIO20 0x7C04 %B16 #MASK=0x300
GpioCtrlRegs.GPAQSEL2.bit.GPIO21 0x7C04 %B16 #MASK=0xC00
GpioCtrlRegs.GPAQSEL2.bit.GPIO22 0x7C04 %B16 #MASK=0x3000
GpioCtrlRegs.GPAQSEL2.bit.GPIO23 0x7C04 %B16 #MASK=0xC000
GpioCtrlRegs.GPAQSEL2.bit.GPIO24 0x7C05 %B16 #MASK=0x3
GpioCtrlRegs.GPAQSEL2.bit.GPIO25 0x7C05 %B16 #MASK=0xC
GpioCtrlRegs.GPAQSEL2.bit.GPIO26 0x7C05 %B16 #MASK=0x30
GpioCtrlRegs.GPAQSEL2.bit.GPIO27 0x7C05 %B16 #MASK=0xC0
GpioCtrlRegs.GPAQSEL2.bit.GPIO28 0x7C05 %B16 #MASK=0x300
GpioCtrlRegs.GPAQSEL2.bit.GPIO29 0x7C05 %B16 #MASK=0xC00
GpioCtrlRegs.GPAQSEL2.bit.GPIO30 0x7C05 %B16 #MASK=0x3000
GpioCtrlRegs.GPAQSEL2.bit.GPIO31 0x7C05 %B16 #MASK=0xC000
GpioCtrlRegs.GPAMUX1.all 0x7C06 %U32 #Unsigned
GpioCtrlRegs.GPAMUX1.bit.GPIO0 0x7C06 %B16 #MASK=0x3
GpioCtrlRegs.GPAMUX1.bit.GPIO1 0x7C06 %B16 #MASK=0xC
GpioCtrlRegs.GPAMUX1.bit.GPIO2 0x7C06 %B16 #MASK=0x30
GpioCtrlRegs.GPAMUX1.bit.GPIO3 0x7C06 %B16 #MASK=0xC0
GpioCtrlRegs.GPAMUX1.bit.GPIO4 0x7C06 %B16 #MASK=0x300
GpioCtrlRegs.GPAMUX1.bit.GPIO5 0x7C06 %B16 #MASK=0xC00
GpioCtrlRegs.GPAMUX1.bit.GPIO6 0x7C06 %B16 #MASK=0x3000
GpioCtrlRegs.GPAMUX1.bit.GPIO7 0x7C06 %B16 #MASK=0xC000
GpioCtrlRegs.GPAMUX1.bit.GPIO8 0x7C07 %B16 #MASK=0x3
GpioCtrlRegs.GPAMUX1.bit.GPIO9 0x7C07 %B16 #MASK=0xC
GpioCtrlRegs.GPAMUX1.bit.GPIO10 0x7C07 %B16 #MASK=0x30
GpioCtrlRegs.GPAMUX1.bit.GPIO11 0x7C07 %B16 #MASK=0xC0
GpioCtrlRegs.GPAMUX1.bit.GPIO12 0x7C07 %B16 #MASK=0x300
GpioCtrlRegs.GPAMUX1.bit.GPIO13 0x7C07 %B16 #MASK=0xC00
GpioCtrlRegs.GPAMUX1.bit.GPIO14 0x7C07 %B16 #MASK=0x3000
GpioCtrlRegs.GPAMUX1.bit.GPIO15 0x7C07 %B16 #MASK=0xC000
GpioCtrlRegs.GPAMUX2.all 0x7C08 %U32 #Unsigned
GpioCtrlRegs.GPAMUX2.bit.GPIO16 0x7C08 %B16 #MASK=0x3
GpioCtrlRegs.GPAMUX2.bit.GPIO17 0x7C08 %B16 #MASK=0xC
GpioCtrlRegs.GPAMUX2.bit.GPIO18 0x7C08 %B16 #MASK=0x30
GpioCtrlRegs.GPAMUX2.bit.GPIO19 0x7C08 %B16 #MASK=0xC0
GpioCtrlRegs.GPAMUX2.bit.GPIO20 0x7C08 %B16 #MASK=0x300
GpioCtrlRegs.GPAMUX2.bit.GPIO21 0x7C08 %B16 #MASK=0xC00
GpioCtrlRegs.GPAMUX2.bit.GPIO22 0x7C08 %B16 #MASK=0x3000
GpioCtrlRegs.GPAMUX2.bit.GPIO23 0x7C08 %B16 #MASK=0xC000
GpioCtrlRegs.GPAMUX2.bit.GPIO24 0x7C09 %B16 #MASK=0x3
GpioCtrlRegs.GPAMUX2.bit.GPIO25 0x7C09 %B16 #MASK=0xC
GpioCtrlRegs.GPAMUX2.bit.GPIO26 0x7C09 %B16 #MASK=0x30
GpioCtrlRegs.GPAMUX2.bit.GPIO27 0x7C09 %B16 #MASK=0xC0
GpioCtrlRegs.GPAMUX2.bit.GPIO28 0x7C09 %B16 #MASK=0x300
GpioCtrlRegs.GPAMUX2.bit.GPIO29 0x7C09 %B16 #MASK=0xC00
GpioCtrlRegs.GPAMUX2.bit.GPIO30 0x7C09 %B16 #MASK=0x3000
GpioCtrlRegs.GPAMUX2.bit.GPIO31 0x7C09 %B16 #MASK=0xC000
GpioCtrlRegs.GPADIR.all 0x7C0A %U32 #Unsigned
GpioCtrlRegs.GPADIR.bit.GPIO0 0x7C0A %B16 #MASK=0x1
GpioCtrlRegs.GPADIR.bit.GPIO1 0x7C0A %B16 #MASK=0x2
GpioCtrlRegs.GPADIR.bit.GPIO2 0x7C0A %B16 #MASK=0x4
GpioCtrlRegs.GPADIR.bit.GPIO3 0x7C0A %B16 #MASK=0x8
GpioCtrlRegs.GPADIR.bit.GPIO4 0x7C0A %B16 #MASK=0x10
GpioCtrlRegs.GPADIR.bit.GPIO5 0x7C0A %B16 #MASK=0x20
GpioCtrlRegs.GPADIR.bit.GPIO6 0x7C0A %B16 #MASK=0x40
GpioCtrlRegs.GPADIR.bit.GPIO7 0x7C0A %B16 #MASK=0x80
GpioCtrlRegs.GPADIR.bit.GPIO8 0x7C0A %B16 #MASK=0x100
GpioCtrlRegs.GPADIR.bit.GPIO9 0x7C0A %B16 #MASK=0x200
GpioCtrlRegs.GPADIR.bit.GPIO10 0x7C0A %B16 #MASK=0x400
GpioCtrlRegs.GPADIR.bit.GPIO11 0x7C0A %B16 #MASK=0x800
GpioCtrlRegs.GPADIR.bit.GPIO12 0x7C0A %B16 #MASK=0x1000
GpioCtrlRegs.GPADIR.bit.GPIO13 0x7C0A %B16 #MASK=0x2000
GpioCtrlRegs.GPADIR.bit.GPIO14 0x7C0A %B16 #MASK=0x4000
GpioCtrlRegs.GPADIR.bit.GPIO15 0x7C0A %B16 #MASK=0x8000
GpioCtrlRegs.GPADIR.bit.GPIO16 0x7C0B %B16 #MASK=0x1
GpioCtrlRegs.GPADIR.bit.GPIO17 0x7C0B %B16 #MASK=0x2
GpioCtrlRegs.GPADIR.bit.GPIO18 0x7C0B %B16 #MASK=0x4
GpioCtrlRegs.GPADIR.bit.GPIO19 0x7C0B %B16 #MASK=0x8
GpioCtrlRegs.GPADIR.bit.GPIO20 0x7C0B %B16 #MASK=0x10
GpioCtrlRegs.GPADIR.bit.GPIO21 0x7C0B %B16 #MASK=0x20
GpioCtrlRegs.GPADIR.bit.GPIO22 0x7C0B %B16 #MASK=0x40
GpioCtrlRegs.GPADIR.bit.GPIO23 0x7C0B %B16 #MASK=0x80
GpioCtrlRegs.GPADIR.bit.GPIO24 0x7C0B %B16 #MASK=0x100
GpioCtrlRegs.GPADIR.bit.GPIO25 0x7C0B %B16 #MASK=0x200
GpioCtrlRegs.GPADIR.bit.GPIO26 0x7C0B %B16 #MASK=0x400
GpioCtrlRegs.GPADIR.bit.GPIO27 0x7C0B %B16 #MASK=0x800
GpioCtrlRegs.GPADIR.bit.GPIO28 0x7C0B %B16 #MASK=0x1000
GpioCtrlRegs.GPADIR.bit.GPIO29 0x7C0B %B16 #MASK=0x2000
GpioCtrlRegs.GPADIR.bit.GPIO30 0x7C0B %B16 #MASK=0x4000
GpioCtrlRegs.GPADIR.bit.GPIO31 0x7C0B %B16 #MASK=0x8000
GpioCtrlRegs.GPAPUD.all 0x7C0C %U32 #Unsigned
GpioCtrlRegs.GPAPUD.bit.GPIO0 0x7C0C %B16 #MASK=0x1
GpioCtrlRegs.GPAPUD.bit.GPIO1 0x7C0C %B16 #MASK=0x2
GpioCtrlRegs.GPAPUD.bit.GPIO2 0x7C0C %B16 #MASK=0x4
GpioCtrlRegs.GPAPUD.bit.GPIO3 0x7C0C %B16 #MASK=0x8
GpioCtrlRegs.GPAPUD.bit.GPIO4 0x7C0C %B16 #MASK=0x10
GpioCtrlRegs.GPAPUD.bit.GPIO5 0x7C0C %B16 #MASK=0x20
GpioCtrlRegs.GPAPUD.bit.GPIO6 0x7C0C %B16 #MASK=0x40
GpioCtrlRegs.GPAPUD.bit.GPIO7 0x7C0C %B16 #MASK=0x80
GpioCtrlRegs.GPAPUD.bit.GPIO8 0x7C0C %B16 #MASK=0x100
GpioCtrlRegs.GPAPUD.bit.GPIO9 0x7C0C %B16 #MASK=0x200
GpioCtrlRegs.GPAPUD.bit.GPIO10 0x7C0C %B16 #MASK=0x400
GpioCtrlRegs.GPAPUD.bit.GPIO11 0x7C0C %B16 #MASK=0x800
GpioCtrlRegs.GPAPUD.bit.GPIO12 0x7C0C %B16 #MASK=0x1000
GpioCtrlRegs.GPAPUD.bit.GPIO13 0x7C0C %B16 #MASK=0x2000
GpioCtrlRegs.GPAPUD.bit.GPIO14 0x7C0C %B16 #MASK=0x4000
GpioCtrlRegs.GPAPUD.bit.GPIO15 0x7C0C %B16 #MASK=0x8000
GpioCtrlRegs.GPAPUD.bit.GPIO16 0x7C0D %B16 #MASK=0x1
GpioCtrlRegs.GPAPUD.bit.GPIO17 0x7C0D %B16 #MASK=0x2
GpioCtrlRegs.GPAPUD.bit.GPIO18 0x7C0D %B16 #MASK=0x4
GpioCtrlRegs.GPAPUD.bit.GPIO19 0x7C0D %B16 #MASK=0x8
GpioCtrlRegs.GPAPUD.bit.GPIO20 0x7C0D %B16 #MASK=0x10
GpioCtrlRegs.GPAPUD.bit.GPIO21 0x7C0D %B16 #MASK=0x20
GpioCtrlRegs.GPAPUD.bit.GPIO22 0x7C0D %B16 #MASK=0x40
GpioCtrlRegs.GPAPUD.bit.GPIO23 0x7C0D %B16 #MASK=0x80
GpioCtrlRegs.GPAPUD.bit.GPIO24 0x7C0D %B16 #MASK=0x100
GpioCtrlRegs.GPAPUD.bit.GPIO25 0x7C0D %B16 #MASK=0x200
GpioCtrlRegs.GPAPUD.bit.GPIO26 0x7C0D %B16 #MASK=0x400
GpioCtrlRegs.GPAPUD.bit.GPIO27 0x7C0D %B16 #MASK=0x800
GpioCtrlRegs.GPAPUD.bit.GPIO28 0x7C0D %B16 #MASK=0x1000
GpioCtrlRegs.GPAPUD.bit.GPIO29 0x7C0D %B16 #MASK=0x2000
GpioCtrlRegs.GPAPUD.bit.GPIO30 0x7C0D %B16 #MASK=0x4000
GpioCtrlRegs.GPAPUD.bit.GPIO31 0x7C0D %B16 #MASK=0x8000
GpioCtrlRegs.rsvd1[0] 0x7C0E %U16 #Unsigned
GpioCtrlRegs.rsvd1[1] 0x7C0F %U16 #Unsigned
GpioCtrlRegs.GPAINV.all 0x7C10 %U32 #Unsigned
GpioCtrlRegs.GPAINV.bit.GPIO0 0x7C10 %B16 #MASK=0x1
GpioCtrlRegs.GPAINV.bit.GPIO1 0x7C10 %B16 #MASK=0x2
GpioCtrlRegs.GPAINV.bit.GPIO2 0x7C10 %B16 #MASK=0x4
GpioCtrlRegs.GPAINV.bit.GPIO3 0x7C10 %B16 #MASK=0x8
GpioCtrlRegs.GPAINV.bit.GPIO4 0x7C10 %B16 #MASK=0x10
GpioCtrlRegs.GPAINV.bit.GPIO5 0x7C10 %B16 #MASK=0x20
GpioCtrlRegs.GPAINV.bit.GPIO6 0x7C10 %B16 #MASK=0x40
GpioCtrlRegs.GPAINV.bit.GPIO7 0x7C10 %B16 #MASK=0x80
GpioCtrlRegs.GPAINV.bit.GPIO8 0x7C10 %B16 #MASK=0x100
GpioCtrlRegs.GPAINV.bit.GPIO9 0x7C10 %B16 #MASK=0x200
GpioCtrlRegs.GPAINV.bit.GPIO10 0x7C10 %B16 #MASK=0x400
GpioCtrlRegs.GPAINV.bit.GPIO11 0x7C10 %B16 #MASK=0x800
GpioCtrlRegs.GPAINV.bit.GPIO12 0x7C10 %B16 #MASK=0x1000
GpioCtrlRegs.GPAINV.bit.GPIO13 0x7C10 %B16 #MASK=0x2000
GpioCtrlRegs.GPAINV.bit.GPIO14 0x7C10 %B16 #MASK=0x4000
GpioCtrlRegs.GPAINV.bit.GPIO15 0x7C10 %B16 #MASK=0x8000
GpioCtrlRegs.GPAINV.bit.GPIO16 0x7C11 %B16 #MASK=0x1
GpioCtrlRegs.GPAINV.bit.GPIO17 0x7C11 %B16 #MASK=0x2
GpioCtrlRegs.GPAINV.bit.GPIO18 0x7C11 %B16 #MASK=0x4
GpioCtrlRegs.GPAINV.bit.GPIO19 0x7C11 %B16 #MASK=0x8
GpioCtrlRegs.GPAINV.bit.GPIO20 0x7C11 %B16 #MASK=0x10
GpioCtrlRegs.GPAINV.bit.GPIO21 0x7C11 %B16 #MASK=0x20
GpioCtrlRegs.GPAINV.bit.GPIO22 0x7C11 %B16 #MASK=0x40
GpioCtrlRegs.GPAINV.bit.GPIO23 0x7C11 %B16 #MASK=0x80
GpioCtrlRegs.GPAINV.bit.GPIO24 0x7C11 %B16 #MASK=0x100
GpioCtrlRegs.GPAINV.bit.GPIO25 0x7C11 %B16 #MASK=0x200
GpioCtrlRegs.GPAINV.bit.GPIO26 0x7C11 %B16 #MASK=0x400
GpioCtrlRegs.GPAINV.bit.GPIO27 0x7C11 %B16 #MASK=0x800
GpioCtrlRegs.GPAINV.bit.GPIO28 0x7C11 %B16 #MASK=0x1000
GpioCtrlRegs.GPAINV.bit.GPIO29 0x7C11 %B16 #MASK=0x2000
GpioCtrlRegs.GPAINV.bit.GPIO30 0x7C11 %B16 #MASK=0x4000
GpioCtrlRegs.GPAINV.bit.GPIO31 0x7C11 %B16 #MASK=0x8000
GpioCtrlRegs.GPAODR.all 0x7C12 %U32 #Unsigned
GpioCtrlRegs.GPAODR.bit.GPIO0 0x7C12 %B16 #MASK=0x1
GpioCtrlRegs.GPAODR.bit.GPIO1 0x7C12 %B16 #MASK=0x2
GpioCtrlRegs.GPAODR.bit.GPIO2 0x7C12 %B16 #MASK=0x4
GpioCtrlRegs.GPAODR.bit.GPIO3 0x7C12 %B16 #MASK=0x8
GpioCtrlRegs.GPAODR.bit.GPIO4 0x7C12 %B16 #MASK=0x10
GpioCtrlRegs.GPAODR.bit.GPIO5 0x7C12 %B16 #MASK=0x20
GpioCtrlRegs.GPAODR.bit.GPIO6 0x7C12 %B16 #MASK=0x40
GpioCtrlRegs.GPAODR.bit.GPIO7 0x7C12 %B16 #MASK=0x80
GpioCtrlRegs.GPAODR.bit.GPIO8 0x7C12 %B16 #MASK=0x100
GpioCtrlRegs.GPAODR.bit.GPIO9 0x7C12 %B16 #MASK=0x200
GpioCtrlRegs.GPAODR.bit.GPIO10 0x7C12 %B16 #MASK=0x400
GpioCtrlRegs.GPAODR.bit.GPIO11 0x7C12 %B16 #MASK=0x800
GpioCtrlRegs.GPAODR.bit.GPIO12 0x7C12 %B16 #MASK=0x1000
GpioCtrlRegs.GPAODR.bit.GPIO13 0x7C12 %B16 #MASK=0x2000
GpioCtrlRegs.GPAODR.bit.GPIO14 0x7C12 %B16 #MASK=0x4000
GpioCtrlRegs.GPAODR.bit.GPIO15 0x7C12 %B16 #MASK=0x8000
GpioCtrlRegs.GPAODR.bit.GPIO16 0x7C13 %B16 #MASK=0x1
GpioCtrlRegs.GPAODR.bit.GPIO17 0x7C13 %B16 #MASK=0x2
GpioCtrlRegs.GPAODR.bit.GPIO18 0x7C13 %B16 #MASK=0x4
GpioCtrlRegs.GPAODR.bit.GPIO19 0x7C13 %B16 #MASK=0x8
GpioCtrlRegs.GPAODR.bit.GPIO20 0x7C13 %B16 #MASK=0x10
GpioCtrlRegs.GPAODR.bit.GPIO21 0x7C13 %B16 #MASK=0x20
GpioCtrlRegs.GPAODR.bit.GPIO22 0x7C13 %B16 #MASK=0x40
GpioCtrlRegs.GPAODR.bit.GPIO23 0x7C13 %B16 #MASK=0x80
GpioCtrlRegs.GPAODR.bit.GPIO24 0x7C13 %B16 #MASK=0x100
GpioCtrlRegs.GPAODR.bit.GPIO25 0x7C13 %B16 #MASK=0x200
GpioCtrlRegs.GPAODR.bit.GPIO26 0x7C13 %B16 #MASK=0x400
GpioCtrlRegs.GPAODR.bit.GPIO27 0x7C13 %B16 #MASK=0x800
GpioCtrlRegs.GPAODR.bit.GPIO28 0x7C13 %B16 #MASK=0x1000
GpioCtrlRegs.GPAODR.bit.GPIO29 0x7C13 %B16 #MASK=0x2000
GpioCtrlRegs.GPAODR.bit.GPIO30 0x7C13 %B16 #MASK=0x4000
GpioCtrlRegs.GPAODR.bit.GPIO31 0x7C13 %B16 #MASK=0x8000
GpioCtrlRegs.GPAAMSEL.all 0x7C14 %U32 #Unsigned
GpioCtrlRegs.GPAAMSEL.bit.rsvd1 0x7C14 %B16 #MASK=0x1
GpioCtrlRegs.GPAAMSEL.bit.rsvd2 0x7C14 %B16 #MASK=0x2
GpioCtrlRegs.GPAAMSEL.bit.rsvd3 0x7C14 %B16 #MASK=0x4
GpioCtrlRegs.GPAAMSEL.bit.rsvd4 0x7C14 %B16 #MASK=0x8
GpioCtrlRegs.GPAAMSEL.bit.rsvd5 0x7C14 %B16 #MASK=0x10
GpioCtrlRegs.GPAAMSEL.bit.rsvd6 0x7C14 %B16 #MASK=0x20
GpioCtrlRegs.GPAAMSEL.bit.rsvd7 0x7C14 %B16 #MASK=0x40
GpioCtrlRegs.GPAAMSEL.bit.rsvd8 0x7C14 %B16 #MASK=0x80
GpioCtrlRegs.GPAAMSEL.bit.rsvd9 0x7C14 %B16 #MASK=0x100
GpioCtrlRegs.GPAAMSEL.bit.rsvd10 0x7C14 %B16 #MASK=0x200
GpioCtrlRegs.GPAAMSEL.bit.rsvd11 0x7C14 %B16 #MASK=0x400
GpioCtrlRegs.GPAAMSEL.bit.rsvd12 0x7C14 %B16 #MASK=0x800
GpioCtrlRegs.GPAAMSEL.bit.rsvd13 0x7C14 %B16 #MASK=0x1000
GpioCtrlRegs.GPAAMSEL.bit.rsvd14 0x7C14 %B16 #MASK=0x2000
GpioCtrlRegs.GPAAMSEL.bit.rsvd15 0x7C14 %B16 #MASK=0x4000
GpioCtrlRegs.GPAAMSEL.bit.rsvd16 0x7C14 %B16 #MASK=0x8000
GpioCtrlRegs.GPAAMSEL.bit.rsvd17 0x7C15 %B16 #MASK=0x1
GpioCtrlRegs.GPAAMSEL.bit.rsvd18 0x7C15 %B16 #MASK=0x2
GpioCtrlRegs.GPAAMSEL.bit.rsvd19 0x7C15 %B16 #MASK=0x4
GpioCtrlRegs.GPAAMSEL.bit.rsvd20 0x7C15 %B16 #MASK=0x8
GpioCtrlRegs.GPAAMSEL.bit.GPIO20 0x7C15 %B16 #MASK=0x10
GpioCtrlRegs.GPAAMSEL.bit.GPIO21 0x7C15 %B16 #MASK=0x20
GpioCtrlRegs.GPAAMSEL.bit.rsvd21 0x7C15 %B16 #MASK=0x40
GpioCtrlRegs.GPAAMSEL.bit.rsvd22 0x7C15 %B16 #MASK=0x80
GpioCtrlRegs.GPAAMSEL.bit.rsvd23 0x7C15 %B16 #MASK=0x100
GpioCtrlRegs.GPAAMSEL.bit.rsvd24 0x7C15 %B16 #MASK=0x200
GpioCtrlRegs.GPAAMSEL.bit.rsvd25 0x7C15 %B16 #MASK=0x400
GpioCtrlRegs.GPAAMSEL.bit.rsvd26 0x7C15 %B16 #MASK=0x800
GpioCtrlRegs.GPAAMSEL.bit.rsvd27 0x7C15 %B16 #MASK=0x1000
GpioCtrlRegs.GPAAMSEL.bit.rsvd28 0x7C15 %B16 #MASK=0x2000
GpioCtrlRegs.GPAAMSEL.bit.rsvd29 0x7C15 %B16 #MASK=0x4000
GpioCtrlRegs.GPAAMSEL.bit.rsvd30 0x7C15 %B16 #MASK=0x8000
GpioCtrlRegs.rsvd2[0] 0x7C16 %U16 #Unsigned
GpioCtrlRegs.rsvd2[1] 0x7C17 %U16 #Unsigned
GpioCtrlRegs.rsvd2[2] 0x7C18 %U16 #Unsigned
GpioCtrlRegs.rsvd2[3] 0x7C19 %U16 #Unsigned
GpioCtrlRegs.rsvd2[4] 0x7C1A %U16 #Unsigned
GpioCtrlRegs.rsvd2[5] 0x7C1B %U16 #Unsigned
GpioCtrlRegs.rsvd2[6] 0x7C1C %U16 #Unsigned
GpioCtrlRegs.rsvd2[7] 0x7C1D %U16 #Unsigned
GpioCtrlRegs.rsvd2[8] 0x7C1E %U16 #Unsigned
GpioCtrlRegs.rsvd2[9] 0x7C1F %U16 #Unsigned
GpioCtrlRegs.GPAGMUX1.all 0x7C20 %U32 #Unsigned
GpioCtrlRegs.GPAGMUX1.bit.GPIO0 0x7C20 %B16 #MASK=0x3
GpioCtrlRegs.GPAGMUX1.bit.GPIO1 0x7C20 %B16 #MASK=0xC
GpioCtrlRegs.GPAGMUX1.bit.GPIO2 0x7C20 %B16 #MASK=0x30
GpioCtrlRegs.GPAGMUX1.bit.GPIO3 0x7C20 %B16 #MASK=0xC0
GpioCtrlRegs.GPAGMUX1.bit.GPIO4 0x7C20 %B16 #MASK=0x300
GpioCtrlRegs.GPAGMUX1.bit.GPIO5 0x7C20 %B16 #MASK=0xC00
GpioCtrlRegs.GPAGMUX1.bit.GPIO6 0x7C20 %B16 #MASK=0x3000
GpioCtrlRegs.GPAGMUX1.bit.GPIO7 0x7C20 %B16 #MASK=0xC000
GpioCtrlRegs.GPAGMUX1.bit.GPIO8 0x7C21 %B16 #MASK=0x3
GpioCtrlRegs.GPAGMUX1.bit.GPIO9 0x7C21 %B16 #MASK=0xC
GpioCtrlRegs.GPAGMUX1.bit.GPIO10 0x7C21 %B16 #MASK=0x30
GpioCtrlRegs.GPAGMUX1.bit.GPIO11 0x7C21 %B16 #MASK=0xC0
GpioCtrlRegs.GPAGMUX1.bit.GPIO12 0x7C21 %B16 #MASK=0x300
GpioCtrlRegs.GPAGMUX1.bit.GPIO13 0x7C21 %B16 #MASK=0xC00
GpioCtrlRegs.GPAGMUX1.bit.GPIO14 0x7C21 %B16 #MASK=0x3000
GpioCtrlRegs.GPAGMUX1.bit.GPIO15 0x7C21 %B16 #MASK=0xC000
GpioCtrlRegs.GPAGMUX2.all 0x7C22 %U32 #Unsigned
GpioCtrlRegs.GPAGMUX2.bit.GPIO16 0x7C22 %B16 #MASK=0x3
GpioCtrlRegs.GPAGMUX2.bit.GPIO17 0x7C22 %B16 #MASK=0xC
GpioCtrlRegs.GPAGMUX2.bit.GPIO18 0x7C22 %B16 #MASK=0x30
GpioCtrlRegs.GPAGMUX2.bit.GPIO19 0x7C22 %B16 #MASK=0xC0
GpioCtrlRegs.GPAGMUX2.bit.GPIO20 0x7C22 %B16 #MASK=0x300
GpioCtrlRegs.GPAGMUX2.bit.GPIO21 0x7C22 %B16 #MASK=0xC00
GpioCtrlRegs.GPAGMUX2.bit.GPIO22 0x7C22 %B16 #MASK=0x3000
GpioCtrlRegs.GPAGMUX2.bit.GPIO23 0x7C22 %B16 #MASK=0xC000
GpioCtrlRegs.GPAGMUX2.bit.GPIO24 0x7C23 %B16 #MASK=0x3
GpioCtrlRegs.GPAGMUX2.bit.GPIO25 0x7C23 %B16 #MASK=0xC
GpioCtrlRegs.GPAGMUX2.bit.GPIO26 0x7C23 %B16 #MASK=0x30
GpioCtrlRegs.GPAGMUX2.bit.GPIO27 0x7C23 %B16 #MASK=0xC0
GpioCtrlRegs.GPAGMUX2.bit.GPIO28 0x7C23 %B16 #MASK=0x300
GpioCtrlRegs.GPAGMUX2.bit.GPIO29 0x7C23 %B16 #MASK=0xC00
GpioCtrlRegs.GPAGMUX2.bit.GPIO30 0x7C23 %B16 #MASK=0x3000
GpioCtrlRegs.GPAGMUX2.bit.GPIO31 0x7C23 %B16 #MASK=0xC000
GpioCtrlRegs.rsvd3[0] 0x7C24 %U16 #Unsigned
GpioCtrlRegs.rsvd3[1] 0x7C25 %U16 #Unsigned
GpioCtrlRegs.rsvd3[2] 0x7C26 %U16 #Unsigned
GpioCtrlRegs.rsvd3[3] 0x7C27 %U16 #Unsigned
GpioCtrlRegs.GPACSEL1.all 0x7C28 %U32 #Unsigned
GpioCtrlRegs.GPACSEL1.bit.GPIO0 0x7C28 %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL1.bit.GPIO1 0x7C28 %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL1.bit.GPIO2 0x7C28 %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL1.bit.GPIO3 0x7C28 %B16 #MASK=0xF000
GpioCtrlRegs.GPACSEL1.bit.GPIO4 0x7C29 %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL1.bit.GPIO5 0x7C29 %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL1.bit.GPIO6 0x7C29 %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL1.bit.GPIO7 0x7C29 %B16 #MASK=0xF000
GpioCtrlRegs.GPACSEL2.all 0x7C2A %U32 #Unsigned
GpioCtrlRegs.GPACSEL2.bit.GPIO8 0x7C2A %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL2.bit.GPIO9 0x7C2A %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL2.bit.GPIO10 0x7C2A %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL2.bit.GPIO11 0x7C2A %B16 #MASK=0xF000
GpioCtrlRegs.GPACSEL2.bit.GPIO12 0x7C2B %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL2.bit.GPIO13 0x7C2B %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL2.bit.GPIO14 0x7C2B %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL2.bit.GPIO15 0x7C2B %B16 #MASK=0xF000
GpioCtrlRegs.GPACSEL3.all 0x7C2C %U32 #Unsigned
GpioCtrlRegs.GPACSEL3.bit.GPIO16 0x7C2C %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL3.bit.GPIO17 0x7C2C %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL3.bit.GPIO18 0x7C2C %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL3.bit.GPIO19 0x7C2C %B16 #MASK=0xF000
GpioCtrlRegs.GPACSEL3.bit.GPIO20 0x7C2D %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL3.bit.GPIO21 0x7C2D %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL3.bit.GPIO22 0x7C2D %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL3.bit.GPIO23 0x7C2D %B16 #MASK=0xF000
GpioCtrlRegs.GPACSEL4.all 0x7C2E %U32 #Unsigned
GpioCtrlRegs.GPACSEL4.bit.GPIO24 0x7C2E %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL4.bit.GPIO25 0x7C2E %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL4.bit.GPIO26 0x7C2E %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL4.bit.GPIO27 0x7C2E %B16 #MASK=0xF000
GpioCtrlRegs.GPACSEL4.bit.GPIO28 0x7C2F %B16 #MASK=0xF
GpioCtrlRegs.GPACSEL4.bit.GPIO29 0x7C2F %B16 #MASK=0xF0
GpioCtrlRegs.GPACSEL4.bit.GPIO30 0x7C2F %B16 #MASK=0xF00
GpioCtrlRegs.GPACSEL4.bit.GPIO31 0x7C2F %B16 #MASK=0xF000
GpioCtrlRegs.rsvd4[0] 0x7C30 %U16 #Unsigned
GpioCtrlRegs.rsvd4[1] 0x7C31 %U16 #Unsigned
GpioCtrlRegs.rsvd4[2] 0x7C32 %U16 #Unsigned
GpioCtrlRegs.rsvd4[3] 0x7C33 %U16 #Unsigned
GpioCtrlRegs.rsvd4[4] 0x7C34 %U16 #Unsigned
GpioCtrlRegs.rsvd4[5] 0x7C35 %U16 #Unsigned
GpioCtrlRegs.rsvd4[6] 0x7C36 %U16 #Unsigned
GpioCtrlRegs.rsvd4[7] 0x7C37 %U16 #Unsigned
GpioCtrlRegs.rsvd4[8] 0x7C38 %U16 #Unsigned
GpioCtrlRegs.rsvd4[9] 0x7C39 %U16 #Unsigned
GpioCtrlRegs.rsvd4[10] 0x7C3A %U16 #Unsigned
GpioCtrlRegs.rsvd4[11] 0x7C3B %U16 #Unsigned
GpioCtrlRegs.GPALOCK.all 0x7C3C %U32 #Unsigned
GpioCtrlRegs.GPALOCK.bit.GPIO0 0x7C3C %B16 #MASK=0x1
GpioCtrlRegs.GPALOCK.bit.GPIO1 0x7C3C %B16 #MASK=0x2
GpioCtrlRegs.GPALOCK.bit.GPIO2 0x7C3C %B16 #MASK=0x4
GpioCtrlRegs.GPALOCK.bit.GPIO3 0x7C3C %B16 #MASK=0x8
GpioCtrlRegs.GPALOCK.bit.GPIO4 0x7C3C %B16 #MASK=0x10
GpioCtrlRegs.GPALOCK.bit.GPIO5 0x7C3C %B16 #MASK=0x20
GpioCtrlRegs.GPALOCK.bit.GPIO6 0x7C3C %B16 #MASK=0x40
GpioCtrlRegs.GPALOCK.bit.GPIO7 0x7C3C %B16 #MASK=0x80
GpioCtrlRegs.GPALOCK.bit.GPIO8 0x7C3C %B16 #MASK=0x100
GpioCtrlRegs.GPALOCK.bit.GPIO9 0x7C3C %B16 #MASK=0x200
GpioCtrlRegs.GPALOCK.bit.GPIO10 0x7C3C %B16 #MASK=0x400
GpioCtrlRegs.GPALOCK.bit.GPIO11 0x7C3C %B16 #MASK=0x800
GpioCtrlRegs.GPALOCK.bit.GPIO12 0x7C3C %B16 #MASK=0x1000
GpioCtrlRegs.GPALOCK.bit.GPIO13 0x7C3C %B16 #MASK=0x2000
GpioCtrlRegs.GPALOCK.bit.GPIO14 0x7C3C %B16 #MASK=0x4000
GpioCtrlRegs.GPALOCK.bit.GPIO15 0x7C3C %B16 #MASK=0x8000
GpioCtrlRegs.GPALOCK.bit.GPIO16 0x7C3D %B16 #MASK=0x1
GpioCtrlRegs.GPALOCK.bit.GPIO17 0x7C3D %B16 #MASK=0x2
GpioCtrlRegs.GPALOCK.bit.GPIO18 0x7C3D %B16 #MASK=0x4
GpioCtrlRegs.GPALOCK.bit.GPIO19 0x7C3D %B16 #MASK=0x8
GpioCtrlRegs.GPALOCK.bit.GPIO20 0x7C3D %B16 #MASK=0x10
GpioCtrlRegs.GPALOCK.bit.GPIO21 0x7C3D %B16 #MASK=0x20
GpioCtrlRegs.GPALOCK.bit.GPIO22 0x7C3D %B16 #MASK=0x40
GpioCtrlRegs.GPALOCK.bit.GPIO23 0x7C3D %B16 #MASK=0x80
GpioCtrlRegs.GPALOCK.bit.GPIO24 0x7C3D %B16 #MASK=0x100
GpioCtrlRegs.GPALOCK.bit.GPIO25 0x7C3D %B16 #MASK=0x200
GpioCtrlRegs.GPALOCK.bit.GPIO26 0x7C3D %B16 #MASK=0x400
GpioCtrlRegs.GPALOCK.bit.GPIO27 0x7C3D %B16 #MASK=0x800
GpioCtrlRegs.GPALOCK.bit.GPIO28 0x7C3D %B16 #MASK=0x1000
GpioCtrlRegs.GPALOCK.bit.GPIO29 0x7C3D %B16 #MASK=0x2000
GpioCtrlRegs.GPALOCK.bit.GPIO30 0x7C3D %B16 #MASK=0x4000
GpioCtrlRegs.GPALOCK.bit.GPIO31 0x7C3D %B16 #MASK=0x8000
GpioCtrlRegs.GPACR.all 0x7C3E %U32 #Unsigned
GpioCtrlRegs.GPACR.bit.GPIO0 0x7C3E %B16 #MASK=0x1
GpioCtrlRegs.GPACR.bit.GPIO1 0x7C3E %B16 #MASK=0x2
GpioCtrlRegs.GPACR.bit.GPIO2 0x7C3E %B16 #MASK=0x4
GpioCtrlRegs.GPACR.bit.GPIO3 0x7C3E %B16 #MASK=0x8
GpioCtrlRegs.GPACR.bit.GPIO4 0x7C3E %B16 #MASK=0x10
GpioCtrlRegs.GPACR.bit.GPIO5 0x7C3E %B16 #MASK=0x20
GpioCtrlRegs.GPACR.bit.GPIO6 0x7C3E %B16 #MASK=0x40
GpioCtrlRegs.GPACR.bit.GPIO7 0x7C3E %B16 #MASK=0x80
GpioCtrlRegs.GPACR.bit.GPIO8 0x7C3E %B16 #MASK=0x100
GpioCtrlRegs.GPACR.bit.GPIO9 0x7C3E %B16 #MASK=0x200
GpioCtrlRegs.GPACR.bit.GPIO10 0x7C3E %B16 #MASK=0x400
GpioCtrlRegs.GPACR.bit.GPIO11 0x7C3E %B16 #MASK=0x800
GpioCtrlRegs.GPACR.bit.GPIO12 0x7C3E %B16 #MASK=0x1000
GpioCtrlRegs.GPACR.bit.GPIO13 0x7C3E %B16 #MASK=0x2000
GpioCtrlRegs.GPACR.bit.GPIO14 0x7C3E %B16 #MASK=0x4000
GpioCtrlRegs.GPACR.bit.GPIO15 0x7C3E %B16 #MASK=0x8000
GpioCtrlRegs.GPACR.bit.GPIO16 0x7C3F %B16 #MASK=0x1
GpioCtrlRegs.GPACR.bit.GPIO17 0x7C3F %B16 #MASK=0x2
GpioCtrlRegs.GPACR.bit.GPIO18 0x7C3F %B16 #MASK=0x4
GpioCtrlRegs.GPACR.bit.GPIO19 0x7C3F %B16 #MASK=0x8
GpioCtrlRegs.GPACR.bit.GPIO20 0x7C3F %B16 #MASK=0x10
GpioCtrlRegs.GPACR.bit.GPIO21 0x7C3F %B16 #MASK=0x20
GpioCtrlRegs.GPACR.bit.GPIO22 0x7C3F %B16 #MASK=0x40
GpioCtrlRegs.GPACR.bit.GPIO23 0x7C3F %B16 #MASK=0x80
GpioCtrlRegs.GPACR.bit.GPIO24 0x7C3F %B16 #MASK=0x100
GpioCtrlRegs.GPACR.bit.GPIO25 0x7C3F %B16 #MASK=0x200
GpioCtrlRegs.GPACR.bit.GPIO26 0x7C3F %B16 #MASK=0x400
GpioCtrlRegs.GPACR.bit.GPIO27 0x7C3F %B16 #MASK=0x800
GpioCtrlRegs.GPACR.bit.GPIO28 0x7C3F %B16 #MASK=0x1000
GpioCtrlRegs.GPACR.bit.GPIO29 0x7C3F %B16 #MASK=0x2000
GpioCtrlRegs.GPACR.bit.GPIO30 0x7C3F %B16 #MASK=0x4000
GpioCtrlRegs.GPACR.bit.GPIO31 0x7C3F %B16 #MASK=0x8000
GpioCtrlRegs.GPBCTRL.all 0x7C40 %U32 #Unsigned
GpioCtrlRegs.GPBCTRL.bit.QUALPRD0 0x7C40 %B16 #MASK=0xFF
GpioCtrlRegs.GPBCTRL.bit.QUALPRD1 0x7C40 %B16 #MASK=0xFF00
GpioCtrlRegs.GPBCTRL.bit.QUALPRD2 0x7C41 %B16 #MASK=0xFF
GpioCtrlRegs.GPBCTRL.bit.QUALPRD3 0x7C41 %B16 #MASK=0xFF00
GpioCtrlRegs.GPBQSEL1.all 0x7C42 %U32 #Unsigned
GpioCtrlRegs.GPBQSEL1.bit.GPIO32 0x7C42 %B16 #MASK=0x3
GpioCtrlRegs.GPBQSEL1.bit.GPIO33 0x7C42 %B16 #MASK=0xC
GpioCtrlRegs.GPBQSEL1.bit.GPIO34 0x7C42 %B16 #MASK=0x30
GpioCtrlRegs.GPBQSEL1.bit.GPIO35 0x7C42 %B16 #MASK=0xC0
GpioCtrlRegs.GPBQSEL1.bit.rsvd1 0x7C42 %B16 #MASK=0x300
GpioCtrlRegs.GPBQSEL1.bit.GPIO37 0x7C42 %B16 #MASK=0xC00
GpioCtrlRegs.GPBQSEL1.bit.rsvd2 0x7C42 %B16 #MASK=0x3000
GpioCtrlRegs.GPBQSEL1.bit.GPIO39 0x7C42 %B16 #MASK=0xC000
GpioCtrlRegs.GPBQSEL1.bit.GPIO40 0x7C43 %B16 #MASK=0x3
GpioCtrlRegs.GPBQSEL1.bit.GPIO41 0x7C43 %B16 #MASK=0xC
GpioCtrlRegs.GPBQSEL1.bit.GPIO42 0x7C43 %B16 #MASK=0x30
GpioCtrlRegs.GPBQSEL1.bit.GPIO43 0x7C43 %B16 #MASK=0xC0
GpioCtrlRegs.GPBQSEL1.bit.GPIO44 0x7C43 %B16 #MASK=0x300
GpioCtrlRegs.GPBQSEL1.bit.GPIO45 0x7C43 %B16 #MASK=0xC00
GpioCtrlRegs.GPBQSEL1.bit.GPIO46 0x7C43 %B16 #MASK=0x3000
GpioCtrlRegs.GPBQSEL1.bit.GPIO47 0x7C43 %B16 #MASK=0xC000
GpioCtrlRegs.GPBQSEL2.all 0x7C44 %U32 #Unsigned
GpioCtrlRegs.GPBQSEL2.bit.GPIO48 0x7C44 %B16 #MASK=0x3
GpioCtrlRegs.GPBQSEL2.bit.GPIO49 0x7C44 %B16 #MASK=0xC
GpioCtrlRegs.GPBQSEL2.bit.GPIO50 0x7C44 %B16 #MASK=0x30
GpioCtrlRegs.GPBQSEL2.bit.GPIO51 0x7C44 %B16 #MASK=0xC0
GpioCtrlRegs.GPBQSEL2.bit.GPIO52 0x7C44 %B16 #MASK=0x300
GpioCtrlRegs.GPBQSEL2.bit.GPIO53 0x7C44 %B16 #MASK=0xC00
GpioCtrlRegs.GPBQSEL2.bit.GPIO54 0x7C44 %B16 #MASK=0x3000
GpioCtrlRegs.GPBQSEL2.bit.GPIO55 0x7C44 %B16 #MASK=0xC000
GpioCtrlRegs.GPBQSEL2.bit.GPIO56 0x7C45 %B16 #MASK=0x3
GpioCtrlRegs.GPBQSEL2.bit.GPIO57 0x7C45 %B16 #MASK=0xC
GpioCtrlRegs.GPBQSEL2.bit.GPIO58 0x7C45 %B16 #MASK=0x30
GpioCtrlRegs.GPBQSEL2.bit.GPIO59 0x7C45 %B16 #MASK=0xC0
GpioCtrlRegs.GPBQSEL2.bit.GPIO60 0x7C45 %B16 #MASK=0x300
GpioCtrlRegs.GPBQSEL2.bit.GPIO61 0x7C45 %B16 #MASK=0xC00
GpioCtrlRegs.GPBQSEL2.bit.rsvd1 0x7C45 %B16 #MASK=0x3000
GpioCtrlRegs.GPBQSEL2.bit.rsvd2 0x7C45 %B16 #MASK=0xC000
GpioCtrlRegs.GPBMUX1.all 0x7C46 %U32 #Unsigned
GpioCtrlRegs.GPBMUX1.bit.GPIO32 0x7C46 %B16 #MASK=0x3
GpioCtrlRegs.GPBMUX1.bit.GPIO33 0x7C46 %B16 #MASK=0xC
GpioCtrlRegs.GPBMUX1.bit.GPIO34 0x7C46 %B16 #MASK=0x30
GpioCtrlRegs.GPBMUX1.bit.GPIO35 0x7C46 %B16 #MASK=0xC0
GpioCtrlRegs.GPBMUX1.bit.rsvd1 0x7C46 %B16 #MASK=0x300
GpioCtrlRegs.GPBMUX1.bit.GPIO37 0x7C46 %B16 #MASK=0xC00
GpioCtrlRegs.GPBMUX1.bit.rsvd2 0x7C46 %B16 #MASK=0x3000
GpioCtrlRegs.GPBMUX1.bit.GPIO39 0x7C46 %B16 #MASK=0xC000
GpioCtrlRegs.GPBMUX1.bit.GPIO40 0x7C47 %B16 #MASK=0x3
GpioCtrlRegs.GPBMUX1.bit.GPIO41 0x7C47 %B16 #MASK=0xC
GpioCtrlRegs.GPBMUX1.bit.GPIO42 0x7C47 %B16 #MASK=0x30
GpioCtrlRegs.GPBMUX1.bit.GPIO43 0x7C47 %B16 #MASK=0xC0
GpioCtrlRegs.GPBMUX1.bit.GPIO44 0x7C47 %B16 #MASK=0x300
GpioCtrlRegs.GPBMUX1.bit.GPIO45 0x7C47 %B16 #MASK=0xC00
GpioCtrlRegs.GPBMUX1.bit.GPIO46 0x7C47 %B16 #MASK=0x3000
GpioCtrlRegs.GPBMUX1.bit.GPIO47 0x7C47 %B16 #MASK=0xC000
GpioCtrlRegs.GPBMUX2.all 0x7C48 %U32 #Unsigned
GpioCtrlRegs.GPBMUX2.bit.GPIO48 0x7C48 %B16 #MASK=0x3
GpioCtrlRegs.GPBMUX2.bit.GPIO49 0x7C48 %B16 #MASK=0xC
GpioCtrlRegs.GPBMUX2.bit.GPIO50 0x7C48 %B16 #MASK=0x30
GpioCtrlRegs.GPBMUX2.bit.GPIO51 0x7C48 %B16 #MASK=0xC0
GpioCtrlRegs.GPBMUX2.bit.GPIO52 0x7C48 %B16 #MASK=0x300
GpioCtrlRegs.GPBMUX2.bit.GPIO53 0x7C48 %B16 #MASK=0xC00
GpioCtrlRegs.GPBMUX2.bit.GPIO54 0x7C48 %B16 #MASK=0x3000
GpioCtrlRegs.GPBMUX2.bit.GPIO55 0x7C48 %B16 #MASK=0xC000
GpioCtrlRegs.GPBMUX2.bit.GPIO56 0x7C49 %B16 #MASK=0x3
GpioCtrlRegs.GPBMUX2.bit.GPIO57 0x7C49 %B16 #MASK=0xC
GpioCtrlRegs.GPBMUX2.bit.GPIO58 0x7C49 %B16 #MASK=0x30
GpioCtrlRegs.GPBMUX2.bit.GPIO59 0x7C49 %B16 #MASK=0xC0
GpioCtrlRegs.GPBMUX2.bit.GPIO60 0x7C49 %B16 #MASK=0x300
GpioCtrlRegs.GPBMUX2.bit.GPIO61 0x7C49 %B16 #MASK=0xC00
GpioCtrlRegs.GPBMUX2.bit.rsvd1 0x7C49 %B16 #MASK=0x3000
GpioCtrlRegs.GPBMUX2.bit.rsvd2 0x7C49 %B16 #MASK=0xC000
GpioCtrlRegs.GPBDIR.all 0x7C4A %U32 #Unsigned
GpioCtrlRegs.GPBDIR.bit.GPIO32 0x7C4A %B16 #MASK=0x1
GpioCtrlRegs.GPBDIR.bit.GPIO33 0x7C4A %B16 #MASK=0x2
GpioCtrlRegs.GPBDIR.bit.GPIO34 0x7C4A %B16 #MASK=0x4
GpioCtrlRegs.GPBDIR.bit.GPIO35 0x7C4A %B16 #MASK=0x8
GpioCtrlRegs.GPBDIR.bit.rsvd1 0x7C4A %B16 #MASK=0x10
GpioCtrlRegs.GPBDIR.bit.GPIO37 0x7C4A %B16 #MASK=0x20
GpioCtrlRegs.GPBDIR.bit.rsvd2 0x7C4A %B16 #MASK=0x40
GpioCtrlRegs.GPBDIR.bit.GPIO39 0x7C4A %B16 #MASK=0x80
GpioCtrlRegs.GPBDIR.bit.GPIO40 0x7C4A %B16 #MASK=0x100
GpioCtrlRegs.GPBDIR.bit.GPIO41 0x7C4A %B16 #MASK=0x200
GpioCtrlRegs.GPBDIR.bit.GPIO42 0x7C4A %B16 #MASK=0x400
GpioCtrlRegs.GPBDIR.bit.GPIO43 0x7C4A %B16 #MASK=0x800
GpioCtrlRegs.GPBDIR.bit.GPIO44 0x7C4A %B16 #MASK=0x1000
GpioCtrlRegs.GPBDIR.bit.GPIO45 0x7C4A %B16 #MASK=0x2000
GpioCtrlRegs.GPBDIR.bit.GPIO46 0x7C4A %B16 #MASK=0x4000
GpioCtrlRegs.GPBDIR.bit.GPIO47 0x7C4A %B16 #MASK=0x8000
GpioCtrlRegs.GPBDIR.bit.GPIO48 0x7C4B %B16 #MASK=0x1
GpioCtrlRegs.GPBDIR.bit.GPIO49 0x7C4B %B16 #MASK=0x2
GpioCtrlRegs.GPBDIR.bit.GPIO50 0x7C4B %B16 #MASK=0x4
GpioCtrlRegs.GPBDIR.bit.GPIO51 0x7C4B %B16 #MASK=0x8
GpioCtrlRegs.GPBDIR.bit.GPIO52 0x7C4B %B16 #MASK=0x10
GpioCtrlRegs.GPBDIR.bit.GPIO53 0x7C4B %B16 #MASK=0x20
GpioCtrlRegs.GPBDIR.bit.GPIO54 0x7C4B %B16 #MASK=0x40
GpioCtrlRegs.GPBDIR.bit.GPIO55 0x7C4B %B16 #MASK=0x80
GpioCtrlRegs.GPBDIR.bit.GPIO56 0x7C4B %B16 #MASK=0x100
GpioCtrlRegs.GPBDIR.bit.GPIO57 0x7C4B %B16 #MASK=0x200
GpioCtrlRegs.GPBDIR.bit.GPIO58 0x7C4B %B16 #MASK=0x400
GpioCtrlRegs.GPBDIR.bit.GPIO59 0x7C4B %B16 #MASK=0x800
GpioCtrlRegs.GPBDIR.bit.GPIO60 0x7C4B %B16 #MASK=0x1000
GpioCtrlRegs.GPBDIR.bit.GPIO61 0x7C4B %B16 #MASK=0x2000
GpioCtrlRegs.GPBDIR.bit.rsvd3 0x7C4B %B16 #MASK=0x4000
GpioCtrlRegs.GPBDIR.bit.rsvd4 0x7C4B %B16 #MASK=0x8000
GpioCtrlRegs.GPBPUD.all 0x7C4C %U32 #Unsigned
GpioCtrlRegs.GPBPUD.bit.GPIO32 0x7C4C %B16 #MASK=0x1
GpioCtrlRegs.GPBPUD.bit.GPIO33 0x7C4C %B16 #MASK=0x2
GpioCtrlRegs.GPBPUD.bit.GPIO34 0x7C4C %B16 #MASK=0x4
GpioCtrlRegs.GPBPUD.bit.GPIO35 0x7C4C %B16 #MASK=0x8
GpioCtrlRegs.GPBPUD.bit.rsvd1 0x7C4C %B16 #MASK=0x10
GpioCtrlRegs.GPBPUD.bit.GPIO37 0x7C4C %B16 #MASK=0x20
GpioCtrlRegs.GPBPUD.bit.rsvd2 0x7C4C %B16 #MASK=0x40
GpioCtrlRegs.GPBPUD.bit.GPIO39 0x7C4C %B16 #MASK=0x80
GpioCtrlRegs.GPBPUD.bit.GPIO40 0x7C4C %B16 #MASK=0x100
GpioCtrlRegs.GPBPUD.bit.GPIO41 0x7C4C %B16 #MASK=0x200
GpioCtrlRegs.GPBPUD.bit.GPIO42 0x7C4C %B16 #MASK=0x400
GpioCtrlRegs.GPBPUD.bit.GPIO43 0x7C4C %B16 #MASK=0x800
GpioCtrlRegs.GPBPUD.bit.GPIO44 0x7C4C %B16 #MASK=0x1000
GpioCtrlRegs.GPBPUD.bit.GPIO45 0x7C4C %B16 #MASK=0x2000
GpioCtrlRegs.GPBPUD.bit.GPIO46 0x7C4C %B16 #MASK=0x4000
GpioCtrlRegs.GPBPUD.bit.GPIO47 0x7C4C %B16 #MASK=0x8000
GpioCtrlRegs.GPBPUD.bit.GPIO48 0x7C4D %B16 #MASK=0x1
GpioCtrlRegs.GPBPUD.bit.GPIO49 0x7C4D %B16 #MASK=0x2
GpioCtrlRegs.GPBPUD.bit.GPIO50 0x7C4D %B16 #MASK=0x4
GpioCtrlRegs.GPBPUD.bit.GPIO51 0x7C4D %B16 #MASK=0x8
GpioCtrlRegs.GPBPUD.bit.GPIO52 0x7C4D %B16 #MASK=0x10
GpioCtrlRegs.GPBPUD.bit.GPIO53 0x7C4D %B16 #MASK=0x20
GpioCtrlRegs.GPBPUD.bit.GPIO54 0x7C4D %B16 #MASK=0x40
GpioCtrlRegs.GPBPUD.bit.GPIO55 0x7C4D %B16 #MASK=0x80
GpioCtrlRegs.GPBPUD.bit.GPIO56 0x7C4D %B16 #MASK=0x100
GpioCtrlRegs.GPBPUD.bit.GPIO57 0x7C4D %B16 #MASK=0x200
GpioCtrlRegs.GPBPUD.bit.GPIO58 0x7C4D %B16 #MASK=0x400
GpioCtrlRegs.GPBPUD.bit.GPIO59 0x7C4D %B16 #MASK=0x800
GpioCtrlRegs.GPBPUD.bit.GPIO60 0x7C4D %B16 #MASK=0x1000
GpioCtrlRegs.GPBPUD.bit.GPIO61 0x7C4D %B16 #MASK=0x2000
GpioCtrlRegs.GPBPUD.bit.rsvd3 0x7C4D %B16 #MASK=0x4000
GpioCtrlRegs.GPBPUD.bit.rsvd4 0x7C4D %B16 #MASK=0x8000
GpioCtrlRegs.rsvd5[0] 0x7C4E %U16 #Unsigned
GpioCtrlRegs.rsvd5[1] 0x7C4F %U16 #Unsigned
GpioCtrlRegs.GPBINV.all 0x7C50 %U32 #Unsigned
GpioCtrlRegs.GPBINV.bit.GPIO32 0x7C50 %B16 #MASK=0x1
GpioCtrlRegs.GPBINV.bit.GPIO33 0x7C50 %B16 #MASK=0x2
GpioCtrlRegs.GPBINV.bit.GPIO34 0x7C50 %B16 #MASK=0x4
GpioCtrlRegs.GPBINV.bit.GPIO35 0x7C50 %B16 #MASK=0x8
GpioCtrlRegs.GPBINV.bit.rsvd1 0x7C50 %B16 #MASK=0x10
GpioCtrlRegs.GPBINV.bit.GPIO37 0x7C50 %B16 #MASK=0x20
GpioCtrlRegs.GPBINV.bit.rsvd2 0x7C50 %B16 #MASK=0x40
GpioCtrlRegs.GPBINV.bit.GPIO39 0x7C50 %B16 #MASK=0x80
GpioCtrlRegs.GPBINV.bit.GPIO40 0x7C50 %B16 #MASK=0x100
GpioCtrlRegs.GPBINV.bit.GPIO41 0x7C50 %B16 #MASK=0x200
GpioCtrlRegs.GPBINV.bit.GPIO42 0x7C50 %B16 #MASK=0x400
GpioCtrlRegs.GPBINV.bit.GPIO43 0x7C50 %B16 #MASK=0x800
GpioCtrlRegs.GPBINV.bit.GPIO44 0x7C50 %B16 #MASK=0x1000
GpioCtrlRegs.GPBINV.bit.GPIO45 0x7C50 %B16 #MASK=0x2000
GpioCtrlRegs.GPBINV.bit.GPIO46 0x7C50 %B16 #MASK=0x4000
GpioCtrlRegs.GPBINV.bit.GPIO47 0x7C50 %B16 #MASK=0x8000
GpioCtrlRegs.GPBINV.bit.GPIO48 0x7C51 %B16 #MASK=0x1
GpioCtrlRegs.GPBINV.bit.GPIO49 0x7C51 %B16 #MASK=0x2
GpioCtrlRegs.GPBINV.bit.GPIO50 0x7C51 %B16 #MASK=0x4
GpioCtrlRegs.GPBINV.bit.GPIO51 0x7C51 %B16 #MASK=0x8
GpioCtrlRegs.GPBINV.bit.GPIO52 0x7C51 %B16 #MASK=0x10
GpioCtrlRegs.GPBINV.bit.GPIO53 0x7C51 %B16 #MASK=0x20
GpioCtrlRegs.GPBINV.bit.GPIO54 0x7C51 %B16 #MASK=0x40
GpioCtrlRegs.GPBINV.bit.GPIO55 0x7C51 %B16 #MASK=0x80
GpioCtrlRegs.GPBINV.bit.GPIO56 0x7C51 %B16 #MASK=0x100
GpioCtrlRegs.GPBINV.bit.GPIO57 0x7C51 %B16 #MASK=0x200
GpioCtrlRegs.GPBINV.bit.GPIO58 0x7C51 %B16 #MASK=0x400
GpioCtrlRegs.GPBINV.bit.GPIO59 0x7C51 %B16 #MASK=0x800
GpioCtrlRegs.GPBINV.bit.GPIO60 0x7C51 %B16 #MASK=0x1000
GpioCtrlRegs.GPBINV.bit.GPIO61 0x7C51 %B16 #MASK=0x2000
GpioCtrlRegs.GPBINV.bit.rsvd3 0x7C51 %B16 #MASK=0x4000
GpioCtrlRegs.GPBINV.bit.rsvd4 0x7C51 %B16 #MASK=0x8000
GpioCtrlRegs.GPBODR.all 0x7C52 %U32 #Unsigned
GpioCtrlRegs.GPBODR.bit.GPIO32 0x7C52 %B16 #MASK=0x1
GpioCtrlRegs.GPBODR.bit.GPIO33 0x7C52 %B16 #MASK=0x2
GpioCtrlRegs.GPBODR.bit.GPIO34 0x7C52 %B16 #MASK=0x4
GpioCtrlRegs.GPBODR.bit.GPIO35 0x7C52 %B16 #MASK=0x8
GpioCtrlRegs.GPBODR.bit.rsvd1 0x7C52 %B16 #MASK=0x10
GpioCtrlRegs.GPBODR.bit.GPIO37 0x7C52 %B16 #MASK=0x20
GpioCtrlRegs.GPBODR.bit.rsvd2 0x7C52 %B16 #MASK=0x40
GpioCtrlRegs.GPBODR.bit.GPIO39 0x7C52 %B16 #MASK=0x80
GpioCtrlRegs.GPBODR.bit.GPIO40 0x7C52 %B16 #MASK=0x100
GpioCtrlRegs.GPBODR.bit.GPIO41 0x7C52 %B16 #MASK=0x200
GpioCtrlRegs.GPBODR.bit.GPIO42 0x7C52 %B16 #MASK=0x400
GpioCtrlRegs.GPBODR.bit.GPIO43 0x7C52 %B16 #MASK=0x800
GpioCtrlRegs.GPBODR.bit.GPIO44 0x7C52 %B16 #MASK=0x1000
GpioCtrlRegs.GPBODR.bit.GPIO45 0x7C52 %B16 #MASK=0x2000
GpioCtrlRegs.GPBODR.bit.GPIO46 0x7C52 %B16 #MASK=0x4000
GpioCtrlRegs.GPBODR.bit.GPIO47 0x7C52 %B16 #MASK=0x8000
GpioCtrlRegs.GPBODR.bit.GPIO48 0x7C53 %B16 #MASK=0x1
GpioCtrlRegs.GPBODR.bit.GPIO49 0x7C53 %B16 #MASK=0x2
GpioCtrlRegs.GPBODR.bit.GPIO50 0x7C53 %B16 #MASK=0x4
GpioCtrlRegs.GPBODR.bit.GPIO51 0x7C53 %B16 #MASK=0x8
GpioCtrlRegs.GPBODR.bit.GPIO52 0x7C53 %B16 #MASK=0x10
GpioCtrlRegs.GPBODR.bit.GPIO53 0x7C53 %B16 #MASK=0x20
GpioCtrlRegs.GPBODR.bit.GPIO54 0x7C53 %B16 #MASK=0x40
GpioCtrlRegs.GPBODR.bit.GPIO55 0x7C53 %B16 #MASK=0x80
GpioCtrlRegs.GPBODR.bit.GPIO56 0x7C53 %B16 #MASK=0x100
GpioCtrlRegs.GPBODR.bit.GPIO57 0x7C53 %B16 #MASK=0x200
GpioCtrlRegs.GPBODR.bit.GPIO58 0x7C53 %B16 #MASK=0x400
GpioCtrlRegs.GPBODR.bit.GPIO59 0x7C53 %B16 #MASK=0x800
GpioCtrlRegs.GPBODR.bit.GPIO60 0x7C53 %B16 #MASK=0x1000
GpioCtrlRegs.GPBODR.bit.GPIO61 0x7C53 %B16 #MASK=0x2000
GpioCtrlRegs.GPBODR.bit.rsvd3 0x7C53 %B16 #MASK=0x4000
GpioCtrlRegs.GPBODR.bit.rsvd4 0x7C53 %B16 #MASK=0x8000
GpioCtrlRegs.rsvd6[0] 0x7C54 %U16 #Unsigned
GpioCtrlRegs.rsvd6[1] 0x7C55 %U16 #Unsigned
GpioCtrlRegs.rsvd6[2] 0x7C56 %U16 #Unsigned
GpioCtrlRegs.rsvd6[3] 0x7C57 %U16 #Unsigned
GpioCtrlRegs.rsvd6[4] 0x7C58 %U16 #Unsigned
GpioCtrlRegs.rsvd6[5] 0x7C59 %U16 #Unsigned
GpioCtrlRegs.rsvd6[6] 0x7C5A %U16 #Unsigned
GpioCtrlRegs.rsvd6[7] 0x7C5B %U16 #Unsigned
GpioCtrlRegs.rsvd6[8] 0x7C5C %U16 #Unsigned
GpioCtrlRegs.rsvd6[9] 0x7C5D %U16 #Unsigned
GpioCtrlRegs.rsvd6[10] 0x7C5E %U16 #Unsigned
GpioCtrlRegs.rsvd6[11] 0x7C5F %U16 #Unsigned
GpioCtrlRegs.GPBGMUX1.all 0x7C60 %U32 #Unsigned
GpioCtrlRegs.GPBGMUX1.bit.GPIO32 0x7C60 %B16 #MASK=0x3
GpioCtrlRegs.GPBGMUX1.bit.GPIO33 0x7C60 %B16 #MASK=0xC
GpioCtrlRegs.GPBGMUX1.bit.GPIO34 0x7C60 %B16 #MASK=0x30
GpioCtrlRegs.GPBGMUX1.bit.GPIO35 0x7C60 %B16 #MASK=0xC0
GpioCtrlRegs.GPBGMUX1.bit.rsvd1 0x7C60 %B16 #MASK=0x300
GpioCtrlRegs.GPBGMUX1.bit.GPIO37 0x7C60 %B16 #MASK=0xC00
GpioCtrlRegs.GPBGMUX1.bit.rsvd2 0x7C60 %B16 #MASK=0x3000
GpioCtrlRegs.GPBGMUX1.bit.GPIO39 0x7C60 %B16 #MASK=0xC000
GpioCtrlRegs.GPBGMUX1.bit.GPIO40 0x7C61 %B16 #MASK=0x3
GpioCtrlRegs.GPBGMUX1.bit.GPIO41 0x7C61 %B16 #MASK=0xC
GpioCtrlRegs.GPBGMUX1.bit.GPIO42 0x7C61 %B16 #MASK=0x30
GpioCtrlRegs.GPBGMUX1.bit.GPIO43 0x7C61 %B16 #MASK=0xC0
GpioCtrlRegs.GPBGMUX1.bit.GPIO44 0x7C61 %B16 #MASK=0x300
GpioCtrlRegs.GPBGMUX1.bit.GPIO45 0x7C61 %B16 #MASK=0xC00
GpioCtrlRegs.GPBGMUX1.bit.GPIO46 0x7C61 %B16 #MASK=0x3000
GpioCtrlRegs.GPBGMUX1.bit.GPIO47 0x7C61 %B16 #MASK=0xC000
GpioCtrlRegs.GPBGMUX2.all 0x7C62 %U32 #Unsigned
GpioCtrlRegs.GPBGMUX2.bit.GPIO48 0x7C62 %B16 #MASK=0x3
GpioCtrlRegs.GPBGMUX2.bit.GPIO49 0x7C62 %B16 #MASK=0xC
GpioCtrlRegs.GPBGMUX2.bit.GPIO50 0x7C62 %B16 #MASK=0x30
GpioCtrlRegs.GPBGMUX2.bit.GPIO51 0x7C62 %B16 #MASK=0xC0
GpioCtrlRegs.GPBGMUX2.bit.GPIO52 0x7C62 %B16 #MASK=0x300
GpioCtrlRegs.GPBGMUX2.bit.GPIO53 0x7C62 %B16 #MASK=0xC00
GpioCtrlRegs.GPBGMUX2.bit.GPIO54 0x7C62 %B16 #MASK=0x3000
GpioCtrlRegs.GPBGMUX2.bit.GPIO55 0x7C62 %B16 #MASK=0xC000
GpioCtrlRegs.GPBGMUX2.bit.GPIO56 0x7C63 %B16 #MASK=0x3
GpioCtrlRegs.GPBGMUX2.bit.GPIO57 0x7C63 %B16 #MASK=0xC
GpioCtrlRegs.GPBGMUX2.bit.GPIO58 0x7C63 %B16 #MASK=0x30
GpioCtrlRegs.GPBGMUX2.bit.GPIO59 0x7C63 %B16 #MASK=0xC0
GpioCtrlRegs.GPBGMUX2.bit.GPIO60 0x7C63 %B16 #MASK=0x300
GpioCtrlRegs.GPBGMUX2.bit.GPIO61 0x7C63 %B16 #MASK=0xC00
GpioCtrlRegs.GPBGMUX2.bit.rsvd1 0x7C63 %B16 #MASK=0x3000
GpioCtrlRegs.GPBGMUX2.bit.rsvd2 0x7C63 %B16 #MASK=0xC000
GpioCtrlRegs.rsvd7[0] 0x7C64 %U16 #Unsigned
GpioCtrlRegs.rsvd7[1] 0x7C65 %U16 #Unsigned
GpioCtrlRegs.rsvd7[2] 0x7C66 %U16 #Unsigned
GpioCtrlRegs.rsvd7[3] 0x7C67 %U16 #Unsigned
GpioCtrlRegs.GPBCSEL1.all 0x7C68 %U32 #Unsigned
GpioCtrlRegs.GPBCSEL1.bit.GPIO32 0x7C68 %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL1.bit.GPIO33 0x7C68 %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL1.bit.GPIO34 0x7C68 %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL1.bit.GPIO35 0x7C68 %B16 #MASK=0xF000
GpioCtrlRegs.GPBCSEL1.bit.rsvd1 0x7C69 %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL1.bit.GPIO37 0x7C69 %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL1.bit.rsvd2 0x7C69 %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL1.bit.GPIO39 0x7C69 %B16 #MASK=0xF000
GpioCtrlRegs.GPBCSEL2.all 0x7C6A %U32 #Unsigned
GpioCtrlRegs.GPBCSEL2.bit.GPIO40 0x7C6A %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL2.bit.GPIO41 0x7C6A %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL2.bit.GPIO42 0x7C6A %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL2.bit.GPIO43 0x7C6A %B16 #MASK=0xF000
GpioCtrlRegs.GPBCSEL2.bit.GPIO44 0x7C6B %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL2.bit.GPIO45 0x7C6B %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL2.bit.GPIO46 0x7C6B %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL2.bit.GPIO47 0x7C6B %B16 #MASK=0xF000
GpioCtrlRegs.GPBCSEL3.all 0x7C6C %U32 #Unsigned
GpioCtrlRegs.GPBCSEL3.bit.GPIO48 0x7C6C %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL3.bit.GPIO49 0x7C6C %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL3.bit.GPIO50 0x7C6C %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL3.bit.GPIO51 0x7C6C %B16 #MASK=0xF000
GpioCtrlRegs.GPBCSEL3.bit.GPIO52 0x7C6D %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL3.bit.GPIO53 0x7C6D %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL3.bit.GPIO54 0x7C6D %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL3.bit.GPIO55 0x7C6D %B16 #MASK=0xF000
GpioCtrlRegs.GPBCSEL4.all 0x7C6E %U32 #Unsigned
GpioCtrlRegs.GPBCSEL4.bit.GPIO56 0x7C6E %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL4.bit.GPIO57 0x7C6E %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL4.bit.GPIO58 0x7C6E %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL4.bit.GPIO59 0x7C6E %B16 #MASK=0xF000
GpioCtrlRegs.GPBCSEL4.bit.GPIO60 0x7C6F %B16 #MASK=0xF
GpioCtrlRegs.GPBCSEL4.bit.GPIO61 0x7C6F %B16 #MASK=0xF0
GpioCtrlRegs.GPBCSEL4.bit.rsvd1 0x7C6F %B16 #MASK=0xF00
GpioCtrlRegs.GPBCSEL4.bit.rsvd2 0x7C6F %B16 #MASK=0xF000
GpioCtrlRegs.rsvd8[0] 0x7C70 %U16 #Unsigned
GpioCtrlRegs.rsvd8[1] 0x7C71 %U16 #Unsigned
GpioCtrlRegs.rsvd8[2] 0x7C72 %U16 #Unsigned
GpioCtrlRegs.rsvd8[3] 0x7C73 %U16 #Unsigned
GpioCtrlRegs.rsvd8[4] 0x7C74 %U16 #Unsigned
GpioCtrlRegs.rsvd8[5] 0x7C75 %U16 #Unsigned
GpioCtrlRegs.rsvd8[6] 0x7C76 %U16 #Unsigned
GpioCtrlRegs.rsvd8[7] 0x7C77 %U16 #Unsigned
GpioCtrlRegs.rsvd8[8] 0x7C78 %U16 #Unsigned
GpioCtrlRegs.rsvd8[9] 0x7C79 %U16 #Unsigned
GpioCtrlRegs.rsvd8[10] 0x7C7A %U16 #Unsigned
GpioCtrlRegs.rsvd8[11] 0x7C7B %U16 #Unsigned
GpioCtrlRegs.GPBLOCK.all 0x7C7C %U32 #Unsigned
GpioCtrlRegs.GPBLOCK.bit.GPIO32 0x7C7C %B16 #MASK=0x1
GpioCtrlRegs.GPBLOCK.bit.GPIO33 0x7C7C %B16 #MASK=0x2
GpioCtrlRegs.GPBLOCK.bit.GPIO34 0x7C7C %B16 #MASK=0x4
GpioCtrlRegs.GPBLOCK.bit.GPIO35 0x7C7C %B16 #MASK=0x8
GpioCtrlRegs.GPBLOCK.bit.rsvd1 0x7C7C %B16 #MASK=0x10
GpioCtrlRegs.GPBLOCK.bit.GPIO37 0x7C7C %B16 #MASK=0x20
GpioCtrlRegs.GPBLOCK.bit.rsvd2 0x7C7C %B16 #MASK=0x40
GpioCtrlRegs.GPBLOCK.bit.GPIO39 0x7C7C %B16 #MASK=0x80
GpioCtrlRegs.GPBLOCK.bit.GPIO40 0x7C7C %B16 #MASK=0x100
GpioCtrlRegs.GPBLOCK.bit.GPIO41 0x7C7C %B16 #MASK=0x200
GpioCtrlRegs.GPBLOCK.bit.GPIO42 0x7C7C %B16 #MASK=0x400
GpioCtrlRegs.GPBLOCK.bit.GPIO43 0x7C7C %B16 #MASK=0x800
GpioCtrlRegs.GPBLOCK.bit.GPIO44 0x7C7C %B16 #MASK=0x1000
GpioCtrlRegs.GPBLOCK.bit.GPIO45 0x7C7C %B16 #MASK=0x2000
GpioCtrlRegs.GPBLOCK.bit.GPIO46 0x7C7C %B16 #MASK=0x4000
GpioCtrlRegs.GPBLOCK.bit.GPIO47 0x7C7C %B16 #MASK=0x8000
GpioCtrlRegs.GPBLOCK.bit.GPIO48 0x7C7D %B16 #MASK=0x1
GpioCtrlRegs.GPBLOCK.bit.GPIO49 0x7C7D %B16 #MASK=0x2
GpioCtrlRegs.GPBLOCK.bit.GPIO50 0x7C7D %B16 #MASK=0x4
GpioCtrlRegs.GPBLOCK.bit.GPIO51 0x7C7D %B16 #MASK=0x8
GpioCtrlRegs.GPBLOCK.bit.GPIO52 0x7C7D %B16 #MASK=0x10
GpioCtrlRegs.GPBLOCK.bit.GPIO53 0x7C7D %B16 #MASK=0x20
GpioCtrlRegs.GPBLOCK.bit.GPIO54 0x7C7D %B16 #MASK=0x40
GpioCtrlRegs.GPBLOCK.bit.GPIO55 0x7C7D %B16 #MASK=0x80
GpioCtrlRegs.GPBLOCK.bit.GPIO56 0x7C7D %B16 #MASK=0x100
GpioCtrlRegs.GPBLOCK.bit.GPIO57 0x7C7D %B16 #MASK=0x200
GpioCtrlRegs.GPBLOCK.bit.GPIO58 0x7C7D %B16 #MASK=0x400
GpioCtrlRegs.GPBLOCK.bit.GPIO59 0x7C7D %B16 #MASK=0x800
GpioCtrlRegs.GPBLOCK.bit.GPIO60 0x7C7D %B16 #MASK=0x1000
GpioCtrlRegs.GPBLOCK.bit.GPIO61 0x7C7D %B16 #MASK=0x2000
GpioCtrlRegs.GPBLOCK.bit.rsvd3 0x7C7D %B16 #MASK=0x4000
GpioCtrlRegs.GPBLOCK.bit.rsvd4 0x7C7D %B16 #MASK=0x8000
GpioCtrlRegs.GPBCR.all 0x7C7E %U32 #Unsigned
GpioCtrlRegs.GPBCR.bit.GPIO32 0x7C7E %B16 #MASK=0x1
GpioCtrlRegs.GPBCR.bit.GPIO33 0x7C7E %B16 #MASK=0x2
GpioCtrlRegs.GPBCR.bit.GPIO34 0x7C7E %B16 #MASK=0x4
GpioCtrlRegs.GPBCR.bit.GPIO35 0x7C7E %B16 #MASK=0x8
GpioCtrlRegs.GPBCR.bit.rsvd1 0x7C7E %B16 #MASK=0x10
GpioCtrlRegs.GPBCR.bit.GPIO37 0x7C7E %B16 #MASK=0x20
GpioCtrlRegs.GPBCR.bit.rsvd2 0x7C7E %B16 #MASK=0x40
GpioCtrlRegs.GPBCR.bit.GPIO39 0x7C7E %B16 #MASK=0x80
GpioCtrlRegs.GPBCR.bit.GPIO40 0x7C7E %B16 #MASK=0x100
GpioCtrlRegs.GPBCR.bit.GPIO41 0x7C7E %B16 #MASK=0x200
GpioCtrlRegs.GPBCR.bit.GPIO42 0x7C7E %B16 #MASK=0x400
GpioCtrlRegs.GPBCR.bit.GPIO43 0x7C7E %B16 #MASK=0x800
GpioCtrlRegs.GPBCR.bit.GPIO44 0x7C7E %B16 #MASK=0x1000
GpioCtrlRegs.GPBCR.bit.GPIO45 0x7C7E %B16 #MASK=0x2000
GpioCtrlRegs.GPBCR.bit.GPIO46 0x7C7E %B16 #MASK=0x4000
GpioCtrlRegs.GPBCR.bit.GPIO47 0x7C7E %B16 #MASK=0x8000
GpioCtrlRegs.GPBCR.bit.GPIO48 0x7C7F %B16 #MASK=0x1
GpioCtrlRegs.GPBCR.bit.GPIO49 0x7C7F %B16 #MASK=0x2
GpioCtrlRegs.GPBCR.bit.GPIO50 0x7C7F %B16 #MASK=0x4
GpioCtrlRegs.GPBCR.bit.GPIO51 0x7C7F %B16 #MASK=0x8
GpioCtrlRegs.GPBCR.bit.GPIO52 0x7C7F %B16 #MASK=0x10
GpioCtrlRegs.GPBCR.bit.GPIO53 0x7C7F %B16 #MASK=0x20
GpioCtrlRegs.GPBCR.bit.GPIO54 0x7C7F %B16 #MASK=0x40
GpioCtrlRegs.GPBCR.bit.GPIO55 0x7C7F %B16 #MASK=0x80
GpioCtrlRegs.GPBCR.bit.GPIO56 0x7C7F %B16 #MASK=0x100
GpioCtrlRegs.GPBCR.bit.GPIO57 0x7C7F %B16 #MASK=0x200
GpioCtrlRegs.GPBCR.bit.GPIO58 0x7C7F %B16 #MASK=0x400
GpioCtrlRegs.GPBCR.bit.GPIO59 0x7C7F %B16 #MASK=0x800
GpioCtrlRegs.GPBCR.bit.GPIO60 0x7C7F %B16 #MASK=0x1000
GpioCtrlRegs.GPBCR.bit.GPIO61 0x7C7F %B16 #MASK=0x2000
GpioCtrlRegs.GPBCR.bit.rsvd3 0x7C7F %B16 #MASK=0x4000
GpioCtrlRegs.GPBCR.bit.rsvd4 0x7C7F %B16 #MASK=0x8000
GpioCtrlRegs.rsvd9[0] 0x7C80 %U16 #Unsigned
GpioCtrlRegs.rsvd9[1] 0x7C81 %U16 #Unsigned
GpioCtrlRegs.rsvd9[2] 0x7C82 %U16 #Unsigned
GpioCtrlRegs.rsvd9[3] 0x7C83 %U16 #Unsigned
GpioCtrlRegs.rsvd9[4] 0x7C84 %U16 #Unsigned
GpioCtrlRegs.rsvd9[5] 0x7C85 %U16 #Unsigned
GpioCtrlRegs.rsvd9[6] 0x7C86 %U16 #Unsigned
GpioCtrlRegs.rsvd9[7] 0x7C87 %U16 #Unsigned
GpioCtrlRegs.rsvd9[8] 0x7C88 %U16 #Unsigned
GpioCtrlRegs.rsvd9[9] 0x7C89 %U16 #Unsigned
GpioCtrlRegs.rsvd9[10] 0x7C8A %U16 #Unsigned
GpioCtrlRegs.rsvd9[11] 0x7C8B %U16 #Unsigned
GpioCtrlRegs.rsvd9[12] 0x7C8C %U16 #Unsigned
GpioCtrlRegs.rsvd9[13] 0x7C8D %U16 #Unsigned
GpioCtrlRegs.rsvd9[14] 0x7C8E %U16 #Unsigned
GpioCtrlRegs.rsvd9[15] 0x7C8F %U16 #Unsigned
GpioCtrlRegs.rsvd9[16] 0x7C90 %U16 #Unsigned
GpioCtrlRegs.rsvd9[17] 0x7C91 %U16 #Unsigned
GpioCtrlRegs.rsvd9[18] 0x7C92 %U16 #Unsigned
GpioCtrlRegs.rsvd9[19] 0x7C93 %U16 #Unsigned
GpioCtrlRegs.rsvd9[20] 0x7C94 %U16 #Unsigned
GpioCtrlRegs.rsvd9[21] 0x7C95 %U16 #Unsigned
GpioCtrlRegs.rsvd9[22] 0x7C96 %U16 #Unsigned
GpioCtrlRegs.rsvd9[23] 0x7C97 %U16 #Unsigned
GpioCtrlRegs.rsvd9[24] 0x7C98 %U16 #Unsigned
GpioCtrlRegs.rsvd9[25] 0x7C99 %U16 #Unsigned
GpioCtrlRegs.rsvd9[26] 0x7C9A %U16 #Unsigned
GpioCtrlRegs.rsvd9[27] 0x7C9B %U16 #Unsigned
GpioCtrlRegs.rsvd9[28] 0x7C9C %U16 #Unsigned
GpioCtrlRegs.rsvd9[29] 0x7C9D %U16 #Unsigned
GpioCtrlRegs.rsvd9[30] 0x7C9E %U16 #Unsigned
GpioCtrlRegs.rsvd9[31] 0x7C9F %U16 #Unsigned
GpioCtrlRegs.rsvd9[32] 0x7CA0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[33] 0x7CA1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[34] 0x7CA2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[35] 0x7CA3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[36] 0x7CA4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[37] 0x7CA5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[38] 0x7CA6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[39] 0x7CA7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[40] 0x7CA8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[41] 0x7CA9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[42] 0x7CAA %U16 #Unsigned
GpioCtrlRegs.rsvd9[43] 0x7CAB %U16 #Unsigned
GpioCtrlRegs.rsvd9[44] 0x7CAC %U16 #Unsigned
GpioCtrlRegs.rsvd9[45] 0x7CAD %U16 #Unsigned
GpioCtrlRegs.rsvd9[46] 0x7CAE %U16 #Unsigned
GpioCtrlRegs.rsvd9[47] 0x7CAF %U16 #Unsigned
GpioCtrlRegs.rsvd9[48] 0x7CB0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[49] 0x7CB1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[50] 0x7CB2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[51] 0x7CB3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[52] 0x7CB4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[53] 0x7CB5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[54] 0x7CB6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[55] 0x7CB7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[56] 0x7CB8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[57] 0x7CB9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[58] 0x7CBA %U16 #Unsigned
GpioCtrlRegs.rsvd9[59] 0x7CBB %U16 #Unsigned
GpioCtrlRegs.rsvd9[60] 0x7CBC %U16 #Unsigned
GpioCtrlRegs.rsvd9[61] 0x7CBD %U16 #Unsigned
GpioCtrlRegs.rsvd9[62] 0x7CBE %U16 #Unsigned
GpioCtrlRegs.rsvd9[63] 0x7CBF %U16 #Unsigned
GpioCtrlRegs.rsvd9[64] 0x7CC0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[65] 0x7CC1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[66] 0x7CC2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[67] 0x7CC3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[68] 0x7CC4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[69] 0x7CC5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[70] 0x7CC6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[71] 0x7CC7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[72] 0x7CC8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[73] 0x7CC9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[74] 0x7CCA %U16 #Unsigned
GpioCtrlRegs.rsvd9[75] 0x7CCB %U16 #Unsigned
GpioCtrlRegs.rsvd9[76] 0x7CCC %U16 #Unsigned
GpioCtrlRegs.rsvd9[77] 0x7CCD %U16 #Unsigned
GpioCtrlRegs.rsvd9[78] 0x7CCE %U16 #Unsigned
GpioCtrlRegs.rsvd9[79] 0x7CCF %U16 #Unsigned
GpioCtrlRegs.rsvd9[80] 0x7CD0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[81] 0x7CD1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[82] 0x7CD2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[83] 0x7CD3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[84] 0x7CD4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[85] 0x7CD5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[86] 0x7CD6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[87] 0x7CD7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[88] 0x7CD8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[89] 0x7CD9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[90] 0x7CDA %U16 #Unsigned
GpioCtrlRegs.rsvd9[91] 0x7CDB %U16 #Unsigned
GpioCtrlRegs.rsvd9[92] 0x7CDC %U16 #Unsigned
GpioCtrlRegs.rsvd9[93] 0x7CDD %U16 #Unsigned
GpioCtrlRegs.rsvd9[94] 0x7CDE %U16 #Unsigned
GpioCtrlRegs.rsvd9[95] 0x7CDF %U16 #Unsigned
GpioCtrlRegs.rsvd9[96] 0x7CE0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[97] 0x7CE1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[98] 0x7CE2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[99] 0x7CE3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[100] 0x7CE4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[101] 0x7CE5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[102] 0x7CE6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[103] 0x7CE7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[104] 0x7CE8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[105] 0x7CE9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[106] 0x7CEA %U16 #Unsigned
GpioCtrlRegs.rsvd9[107] 0x7CEB %U16 #Unsigned
GpioCtrlRegs.rsvd9[108] 0x7CEC %U16 #Unsigned
GpioCtrlRegs.rsvd9[109] 0x7CED %U16 #Unsigned
GpioCtrlRegs.rsvd9[110] 0x7CEE %U16 #Unsigned
GpioCtrlRegs.rsvd9[111] 0x7CEF %U16 #Unsigned
GpioCtrlRegs.rsvd9[112] 0x7CF0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[113] 0x7CF1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[114] 0x7CF2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[115] 0x7CF3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[116] 0x7CF4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[117] 0x7CF5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[118] 0x7CF6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[119] 0x7CF7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[120] 0x7CF8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[121] 0x7CF9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[122] 0x7CFA %U16 #Unsigned
GpioCtrlRegs.rsvd9[123] 0x7CFB %U16 #Unsigned
GpioCtrlRegs.rsvd9[124] 0x7CFC %U16 #Unsigned
GpioCtrlRegs.rsvd9[125] 0x7CFD %U16 #Unsigned
GpioCtrlRegs.rsvd9[126] 0x7CFE %U16 #Unsigned
GpioCtrlRegs.rsvd9[127] 0x7CFF %U16 #Unsigned
GpioCtrlRegs.rsvd9[128] 0x7D00 %U16 #Unsigned
GpioCtrlRegs.rsvd9[129] 0x7D01 %U16 #Unsigned
GpioCtrlRegs.rsvd9[130] 0x7D02 %U16 #Unsigned
GpioCtrlRegs.rsvd9[131] 0x7D03 %U16 #Unsigned
GpioCtrlRegs.rsvd9[132] 0x7D04 %U16 #Unsigned
GpioCtrlRegs.rsvd9[133] 0x7D05 %U16 #Unsigned
GpioCtrlRegs.rsvd9[134] 0x7D06 %U16 #Unsigned
GpioCtrlRegs.rsvd9[135] 0x7D07 %U16 #Unsigned
GpioCtrlRegs.rsvd9[136] 0x7D08 %U16 #Unsigned
GpioCtrlRegs.rsvd9[137] 0x7D09 %U16 #Unsigned
GpioCtrlRegs.rsvd9[138] 0x7D0A %U16 #Unsigned
GpioCtrlRegs.rsvd9[139] 0x7D0B %U16 #Unsigned
GpioCtrlRegs.rsvd9[140] 0x7D0C %U16 #Unsigned
GpioCtrlRegs.rsvd9[141] 0x7D0D %U16 #Unsigned
GpioCtrlRegs.rsvd9[142] 0x7D0E %U16 #Unsigned
GpioCtrlRegs.rsvd9[143] 0x7D0F %U16 #Unsigned
GpioCtrlRegs.rsvd9[144] 0x7D10 %U16 #Unsigned
GpioCtrlRegs.rsvd9[145] 0x7D11 %U16 #Unsigned
GpioCtrlRegs.rsvd9[146] 0x7D12 %U16 #Unsigned
GpioCtrlRegs.rsvd9[147] 0x7D13 %U16 #Unsigned
GpioCtrlRegs.rsvd9[148] 0x7D14 %U16 #Unsigned
GpioCtrlRegs.rsvd9[149] 0x7D15 %U16 #Unsigned
GpioCtrlRegs.rsvd9[150] 0x7D16 %U16 #Unsigned
GpioCtrlRegs.rsvd9[151] 0x7D17 %U16 #Unsigned
GpioCtrlRegs.rsvd9[152] 0x7D18 %U16 #Unsigned
GpioCtrlRegs.rsvd9[153] 0x7D19 %U16 #Unsigned
GpioCtrlRegs.rsvd9[154] 0x7D1A %U16 #Unsigned
GpioCtrlRegs.rsvd9[155] 0x7D1B %U16 #Unsigned
GpioCtrlRegs.rsvd9[156] 0x7D1C %U16 #Unsigned
GpioCtrlRegs.rsvd9[157] 0x7D1D %U16 #Unsigned
GpioCtrlRegs.rsvd9[158] 0x7D1E %U16 #Unsigned
GpioCtrlRegs.rsvd9[159] 0x7D1F %U16 #Unsigned
GpioCtrlRegs.rsvd9[160] 0x7D20 %U16 #Unsigned
GpioCtrlRegs.rsvd9[161] 0x7D21 %U16 #Unsigned
GpioCtrlRegs.rsvd9[162] 0x7D22 %U16 #Unsigned
GpioCtrlRegs.rsvd9[163] 0x7D23 %U16 #Unsigned
GpioCtrlRegs.rsvd9[164] 0x7D24 %U16 #Unsigned
GpioCtrlRegs.rsvd9[165] 0x7D25 %U16 #Unsigned
GpioCtrlRegs.rsvd9[166] 0x7D26 %U16 #Unsigned
GpioCtrlRegs.rsvd9[167] 0x7D27 %U16 #Unsigned
GpioCtrlRegs.rsvd9[168] 0x7D28 %U16 #Unsigned
GpioCtrlRegs.rsvd9[169] 0x7D29 %U16 #Unsigned
GpioCtrlRegs.rsvd9[170] 0x7D2A %U16 #Unsigned
GpioCtrlRegs.rsvd9[171] 0x7D2B %U16 #Unsigned
GpioCtrlRegs.rsvd9[172] 0x7D2C %U16 #Unsigned
GpioCtrlRegs.rsvd9[173] 0x7D2D %U16 #Unsigned
GpioCtrlRegs.rsvd9[174] 0x7D2E %U16 #Unsigned
GpioCtrlRegs.rsvd9[175] 0x7D2F %U16 #Unsigned
GpioCtrlRegs.rsvd9[176] 0x7D30 %U16 #Unsigned
GpioCtrlRegs.rsvd9[177] 0x7D31 %U16 #Unsigned
GpioCtrlRegs.rsvd9[178] 0x7D32 %U16 #Unsigned
GpioCtrlRegs.rsvd9[179] 0x7D33 %U16 #Unsigned
GpioCtrlRegs.rsvd9[180] 0x7D34 %U16 #Unsigned
GpioCtrlRegs.rsvd9[181] 0x7D35 %U16 #Unsigned
GpioCtrlRegs.rsvd9[182] 0x7D36 %U16 #Unsigned
GpioCtrlRegs.rsvd9[183] 0x7D37 %U16 #Unsigned
GpioCtrlRegs.rsvd9[184] 0x7D38 %U16 #Unsigned
GpioCtrlRegs.rsvd9[185] 0x7D39 %U16 #Unsigned
GpioCtrlRegs.rsvd9[186] 0x7D3A %U16 #Unsigned
GpioCtrlRegs.rsvd9[187] 0x7D3B %U16 #Unsigned
GpioCtrlRegs.rsvd9[188] 0x7D3C %U16 #Unsigned
GpioCtrlRegs.rsvd9[189] 0x7D3D %U16 #Unsigned
GpioCtrlRegs.rsvd9[190] 0x7D3E %U16 #Unsigned
GpioCtrlRegs.rsvd9[191] 0x7D3F %U16 #Unsigned
GpioCtrlRegs.rsvd9[192] 0x7D40 %U16 #Unsigned
GpioCtrlRegs.rsvd9[193] 0x7D41 %U16 #Unsigned
GpioCtrlRegs.rsvd9[194] 0x7D42 %U16 #Unsigned
GpioCtrlRegs.rsvd9[195] 0x7D43 %U16 #Unsigned
GpioCtrlRegs.rsvd9[196] 0x7D44 %U16 #Unsigned
GpioCtrlRegs.rsvd9[197] 0x7D45 %U16 #Unsigned
GpioCtrlRegs.rsvd9[198] 0x7D46 %U16 #Unsigned
GpioCtrlRegs.rsvd9[199] 0x7D47 %U16 #Unsigned
GpioCtrlRegs.rsvd9[200] 0x7D48 %U16 #Unsigned
GpioCtrlRegs.rsvd9[201] 0x7D49 %U16 #Unsigned
GpioCtrlRegs.rsvd9[202] 0x7D4A %U16 #Unsigned
GpioCtrlRegs.rsvd9[203] 0x7D4B %U16 #Unsigned
GpioCtrlRegs.rsvd9[204] 0x7D4C %U16 #Unsigned
GpioCtrlRegs.rsvd9[205] 0x7D4D %U16 #Unsigned
GpioCtrlRegs.rsvd9[206] 0x7D4E %U16 #Unsigned
GpioCtrlRegs.rsvd9[207] 0x7D4F %U16 #Unsigned
GpioCtrlRegs.rsvd9[208] 0x7D50 %U16 #Unsigned
GpioCtrlRegs.rsvd9[209] 0x7D51 %U16 #Unsigned
GpioCtrlRegs.rsvd9[210] 0x7D52 %U16 #Unsigned
GpioCtrlRegs.rsvd9[211] 0x7D53 %U16 #Unsigned
GpioCtrlRegs.rsvd9[212] 0x7D54 %U16 #Unsigned
GpioCtrlRegs.rsvd9[213] 0x7D55 %U16 #Unsigned
GpioCtrlRegs.rsvd9[214] 0x7D56 %U16 #Unsigned
GpioCtrlRegs.rsvd9[215] 0x7D57 %U16 #Unsigned
GpioCtrlRegs.rsvd9[216] 0x7D58 %U16 #Unsigned
GpioCtrlRegs.rsvd9[217] 0x7D59 %U16 #Unsigned
GpioCtrlRegs.rsvd9[218] 0x7D5A %U16 #Unsigned
GpioCtrlRegs.rsvd9[219] 0x7D5B %U16 #Unsigned
GpioCtrlRegs.rsvd9[220] 0x7D5C %U16 #Unsigned
GpioCtrlRegs.rsvd9[221] 0x7D5D %U16 #Unsigned
GpioCtrlRegs.rsvd9[222] 0x7D5E %U16 #Unsigned
GpioCtrlRegs.rsvd9[223] 0x7D5F %U16 #Unsigned
GpioCtrlRegs.rsvd9[224] 0x7D60 %U16 #Unsigned
GpioCtrlRegs.rsvd9[225] 0x7D61 %U16 #Unsigned
GpioCtrlRegs.rsvd9[226] 0x7D62 %U16 #Unsigned
GpioCtrlRegs.rsvd9[227] 0x7D63 %U16 #Unsigned
GpioCtrlRegs.rsvd9[228] 0x7D64 %U16 #Unsigned
GpioCtrlRegs.rsvd9[229] 0x7D65 %U16 #Unsigned
GpioCtrlRegs.rsvd9[230] 0x7D66 %U16 #Unsigned
GpioCtrlRegs.rsvd9[231] 0x7D67 %U16 #Unsigned
GpioCtrlRegs.rsvd9[232] 0x7D68 %U16 #Unsigned
GpioCtrlRegs.rsvd9[233] 0x7D69 %U16 #Unsigned
GpioCtrlRegs.rsvd9[234] 0x7D6A %U16 #Unsigned
GpioCtrlRegs.rsvd9[235] 0x7D6B %U16 #Unsigned
GpioCtrlRegs.rsvd9[236] 0x7D6C %U16 #Unsigned
GpioCtrlRegs.rsvd9[237] 0x7D6D %U16 #Unsigned
GpioCtrlRegs.rsvd9[238] 0x7D6E %U16 #Unsigned
GpioCtrlRegs.rsvd9[239] 0x7D6F %U16 #Unsigned
GpioCtrlRegs.rsvd9[240] 0x7D70 %U16 #Unsigned
GpioCtrlRegs.rsvd9[241] 0x7D71 %U16 #Unsigned
GpioCtrlRegs.rsvd9[242] 0x7D72 %U16 #Unsigned
GpioCtrlRegs.rsvd9[243] 0x7D73 %U16 #Unsigned
GpioCtrlRegs.rsvd9[244] 0x7D74 %U16 #Unsigned
GpioCtrlRegs.rsvd9[245] 0x7D75 %U16 #Unsigned
GpioCtrlRegs.rsvd9[246] 0x7D76 %U16 #Unsigned
GpioCtrlRegs.rsvd9[247] 0x7D77 %U16 #Unsigned
GpioCtrlRegs.rsvd9[248] 0x7D78 %U16 #Unsigned
GpioCtrlRegs.rsvd9[249] 0x7D79 %U16 #Unsigned
GpioCtrlRegs.rsvd9[250] 0x7D7A %U16 #Unsigned
GpioCtrlRegs.rsvd9[251] 0x7D7B %U16 #Unsigned
GpioCtrlRegs.rsvd9[252] 0x7D7C %U16 #Unsigned
GpioCtrlRegs.rsvd9[253] 0x7D7D %U16 #Unsigned
GpioCtrlRegs.rsvd9[254] 0x7D7E %U16 #Unsigned
GpioCtrlRegs.rsvd9[255] 0x7D7F %U16 #Unsigned
GpioCtrlRegs.rsvd9[256] 0x7D80 %U16 #Unsigned
GpioCtrlRegs.rsvd9[257] 0x7D81 %U16 #Unsigned
GpioCtrlRegs.rsvd9[258] 0x7D82 %U16 #Unsigned
GpioCtrlRegs.rsvd9[259] 0x7D83 %U16 #Unsigned
GpioCtrlRegs.rsvd9[260] 0x7D84 %U16 #Unsigned
GpioCtrlRegs.rsvd9[261] 0x7D85 %U16 #Unsigned
GpioCtrlRegs.rsvd9[262] 0x7D86 %U16 #Unsigned
GpioCtrlRegs.rsvd9[263] 0x7D87 %U16 #Unsigned
GpioCtrlRegs.rsvd9[264] 0x7D88 %U16 #Unsigned
GpioCtrlRegs.rsvd9[265] 0x7D89 %U16 #Unsigned
GpioCtrlRegs.rsvd9[266] 0x7D8A %U16 #Unsigned
GpioCtrlRegs.rsvd9[267] 0x7D8B %U16 #Unsigned
GpioCtrlRegs.rsvd9[268] 0x7D8C %U16 #Unsigned
GpioCtrlRegs.rsvd9[269] 0x7D8D %U16 #Unsigned
GpioCtrlRegs.rsvd9[270] 0x7D8E %U16 #Unsigned
GpioCtrlRegs.rsvd9[271] 0x7D8F %U16 #Unsigned
GpioCtrlRegs.rsvd9[272] 0x7D90 %U16 #Unsigned
GpioCtrlRegs.rsvd9[273] 0x7D91 %U16 #Unsigned
GpioCtrlRegs.rsvd9[274] 0x7D92 %U16 #Unsigned
GpioCtrlRegs.rsvd9[275] 0x7D93 %U16 #Unsigned
GpioCtrlRegs.rsvd9[276] 0x7D94 %U16 #Unsigned
GpioCtrlRegs.rsvd9[277] 0x7D95 %U16 #Unsigned
GpioCtrlRegs.rsvd9[278] 0x7D96 %U16 #Unsigned
GpioCtrlRegs.rsvd9[279] 0x7D97 %U16 #Unsigned
GpioCtrlRegs.rsvd9[280] 0x7D98 %U16 #Unsigned
GpioCtrlRegs.rsvd9[281] 0x7D99 %U16 #Unsigned
GpioCtrlRegs.rsvd9[282] 0x7D9A %U16 #Unsigned
GpioCtrlRegs.rsvd9[283] 0x7D9B %U16 #Unsigned
GpioCtrlRegs.rsvd9[284] 0x7D9C %U16 #Unsigned
GpioCtrlRegs.rsvd9[285] 0x7D9D %U16 #Unsigned
GpioCtrlRegs.rsvd9[286] 0x7D9E %U16 #Unsigned
GpioCtrlRegs.rsvd9[287] 0x7D9F %U16 #Unsigned
GpioCtrlRegs.rsvd9[288] 0x7DA0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[289] 0x7DA1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[290] 0x7DA2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[291] 0x7DA3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[292] 0x7DA4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[293] 0x7DA5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[294] 0x7DA6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[295] 0x7DA7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[296] 0x7DA8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[297] 0x7DA9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[298] 0x7DAA %U16 #Unsigned
GpioCtrlRegs.rsvd9[299] 0x7DAB %U16 #Unsigned
GpioCtrlRegs.rsvd9[300] 0x7DAC %U16 #Unsigned
GpioCtrlRegs.rsvd9[301] 0x7DAD %U16 #Unsigned
GpioCtrlRegs.rsvd9[302] 0x7DAE %U16 #Unsigned
GpioCtrlRegs.rsvd9[303] 0x7DAF %U16 #Unsigned
GpioCtrlRegs.rsvd9[304] 0x7DB0 %U16 #Unsigned
GpioCtrlRegs.rsvd9[305] 0x7DB1 %U16 #Unsigned
GpioCtrlRegs.rsvd9[306] 0x7DB2 %U16 #Unsigned
GpioCtrlRegs.rsvd9[307] 0x7DB3 %U16 #Unsigned
GpioCtrlRegs.rsvd9[308] 0x7DB4 %U16 #Unsigned
GpioCtrlRegs.rsvd9[309] 0x7DB5 %U16 #Unsigned
GpioCtrlRegs.rsvd9[310] 0x7DB6 %U16 #Unsigned
GpioCtrlRegs.rsvd9[311] 0x7DB7 %U16 #Unsigned
GpioCtrlRegs.rsvd9[312] 0x7DB8 %U16 #Unsigned
GpioCtrlRegs.rsvd9[313] 0x7DB9 %U16 #Unsigned
GpioCtrlRegs.rsvd9[314] 0x7DBA %U16 #Unsigned
GpioCtrlRegs.rsvd9[315] 0x7DBB %U16 #Unsigned
GpioCtrlRegs.rsvd9[316] 0x7DBC %U16 #Unsigned
GpioCtrlRegs.rsvd9[317] 0x7DBD %U16 #Unsigned
GpioCtrlRegs.rsvd9[318] 0x7DBE %U16 #Unsigned
GpioCtrlRegs.rsvd9[319] 0x7DBF %U16 #Unsigned
GpioCtrlRegs.GPHCTRL.all 0x7DC0 %U32 #Unsigned
GpioCtrlRegs.GPHCTRL.bit.QUALPRD0 0x7DC0 %B16 #MASK=0xFF
GpioCtrlRegs.GPHCTRL.bit.QUALPRD1 0x7DC0 %B16 #MASK=0xFF00
GpioCtrlRegs.GPHCTRL.bit.QUALPRD2 0x7DC1 %B16 #MASK=0xFF
GpioCtrlRegs.GPHCTRL.bit.QUALPRD3 0x7DC1 %B16 #MASK=0xFF00
GpioCtrlRegs.GPHQSEL1.all 0x7DC2 %U32 #Unsigned
GpioCtrlRegs.GPHQSEL1.bit.GPIO224 0x7DC2 %B16 #MASK=0x3
GpioCtrlRegs.GPHQSEL1.bit.GPIO225 0x7DC2 %B16 #MASK=0xC
GpioCtrlRegs.GPHQSEL1.bit.GPIO226 0x7DC2 %B16 #MASK=0x30
GpioCtrlRegs.GPHQSEL1.bit.GPIO227 0x7DC2 %B16 #MASK=0xC0
GpioCtrlRegs.GPHQSEL1.bit.GPIO228 0x7DC2 %B16 #MASK=0x300
GpioCtrlRegs.GPHQSEL1.bit.GPIO229 0x7DC2 %B16 #MASK=0xC00
GpioCtrlRegs.GPHQSEL1.bit.GPIO230 0x7DC2 %B16 #MASK=0x3000
GpioCtrlRegs.GPHQSEL1.bit.GPIO231 0x7DC2 %B16 #MASK=0xC000
GpioCtrlRegs.GPHQSEL1.bit.GPIO232 0x7DC3 %B16 #MASK=0x3
GpioCtrlRegs.GPHQSEL1.bit.GPIO233 0x7DC3 %B16 #MASK=0xC
GpioCtrlRegs.GPHQSEL1.bit.rsvd1 0x7DC3 %B16 #MASK=0x30
GpioCtrlRegs.GPHQSEL1.bit.rsvd2 0x7DC3 %B16 #MASK=0xC0
GpioCtrlRegs.GPHQSEL1.bit.GPIO236 0x7DC3 %B16 #MASK=0x300
GpioCtrlRegs.GPHQSEL1.bit.GPIO237 0x7DC3 %B16 #MASK=0xC00
GpioCtrlRegs.GPHQSEL1.bit.GPIO238 0x7DC3 %B16 #MASK=0x3000
GpioCtrlRegs.GPHQSEL1.bit.GPIO239 0x7DC3 %B16 #MASK=0xC000
GpioCtrlRegs.GPHQSEL2.all 0x7DC4 %U32 #Unsigned
GpioCtrlRegs.GPHQSEL2.bit.GPIO240 0x7DC4 %B16 #MASK=0x3
GpioCtrlRegs.GPHQSEL2.bit.GPIO241 0x7DC4 %B16 #MASK=0xC
GpioCtrlRegs.GPHQSEL2.bit.GPIO242 0x7DC4 %B16 #MASK=0x30
GpioCtrlRegs.GPHQSEL2.bit.rsvd1 0x7DC4 %B16 #MASK=0xC0
GpioCtrlRegs.GPHQSEL2.bit.GPIO244 0x7DC4 %B16 #MASK=0x300
GpioCtrlRegs.GPHQSEL2.bit.GPIO245 0x7DC4 %B16 #MASK=0xC00
GpioCtrlRegs.GPHQSEL2.bit.rsvd2 0x7DC4 %B16 #MASK=0x3000
GpioCtrlRegs.GPHQSEL2.bit.GPIO247 0x7DC4 %B16 #MASK=0xC000
GpioCtrlRegs.GPHQSEL2.bit.GPIO248 0x7DC5 %B16 #MASK=0x3
GpioCtrlRegs.GPHQSEL2.bit.GPIO249 0x7DC5 %B16 #MASK=0xC
GpioCtrlRegs.GPHQSEL2.bit.rsvd3 0x7DC5 %B16 #MASK=0x30
GpioCtrlRegs.GPHQSEL2.bit.GPIO251 0x7DC5 %B16 #MASK=0xC0
GpioCtrlRegs.GPHQSEL2.bit.GPIO252 0x7DC5 %B16 #MASK=0x300
GpioCtrlRegs.GPHQSEL2.bit.GPIO253 0x7DC5 %B16 #MASK=0xC00
GpioCtrlRegs.GPHQSEL2.bit.rsvd4 0x7DC5 %B16 #MASK=0x3000
GpioCtrlRegs.GPHQSEL2.bit.rsvd5 0x7DC5 %B16 #MASK=0xC000
GpioCtrlRegs.GPHMUX1.all 0x7DC6 %U32 #Unsigned
GpioCtrlRegs.GPHMUX1.bit.GPIO224 0x7DC6 %B16 #MASK=0x3
GpioCtrlRegs.GPHMUX1.bit.GPIO225 0x7DC6 %B16 #MASK=0xC
GpioCtrlRegs.GPHMUX1.bit.GPIO226 0x7DC6 %B16 #MASK=0x30
GpioCtrlRegs.GPHMUX1.bit.GPIO227 0x7DC6 %B16 #MASK=0xC0
GpioCtrlRegs.GPHMUX1.bit.GPIO228 0x7DC6 %B16 #MASK=0x300
GpioCtrlRegs.GPHMUX1.bit.rsvd1 0x7DC6 %B16 #MASK=0xC00
GpioCtrlRegs.GPHMUX1.bit.GPIO230 0x7DC6 %B16 #MASK=0x3000
GpioCtrlRegs.GPHMUX1.bit.GPIO231 0x7DC6 %B16 #MASK=0xC000
GpioCtrlRegs.GPHMUX1.bit.GPIO232 0x7DC7 %B16 #MASK=0x3
GpioCtrlRegs.GPHMUX1.bit.GPIO233 0x7DC7 %B16 #MASK=0xC
GpioCtrlRegs.GPHMUX1.bit.rsvd2 0x7DC7 %B16 #MASK=0x30
GpioCtrlRegs.GPHMUX1.bit.rsvd3 0x7DC7 %B16 #MASK=0xC0
GpioCtrlRegs.GPHMUX1.bit.rsvd4 0x7DC7 %B16 #MASK=0x300
GpioCtrlRegs.GPHMUX1.bit.GPIO237 0x7DC7 %B16 #MASK=0xC00
GpioCtrlRegs.GPHMUX1.bit.GPIO238 0x7DC7 %B16 #MASK=0x3000
GpioCtrlRegs.GPHMUX1.bit.GPIO239 0x7DC7 %B16 #MASK=0xC000
GpioCtrlRegs.GPHMUX2.all 0x7DC8 %U32 #Unsigned
GpioCtrlRegs.GPHMUX2.bit.GPIO240 0x7DC8 %B16 #MASK=0x3
GpioCtrlRegs.GPHMUX2.bit.GPIO241 0x7DC8 %B16 #MASK=0xC
GpioCtrlRegs.GPHMUX2.bit.GPIO242 0x7DC8 %B16 #MASK=0x30
GpioCtrlRegs.GPHMUX2.bit.rsvd1 0x7DC8 %B16 #MASK=0xC0
GpioCtrlRegs.GPHMUX2.bit.GPIO244 0x7DC8 %B16 #MASK=0x300
GpioCtrlRegs.GPHMUX2.bit.GPIO245 0x7DC8 %B16 #MASK=0xC00
GpioCtrlRegs.GPHMUX2.bit.rsvd2 0x7DC8 %B16 #MASK=0x3000
GpioCtrlRegs.GPHMUX2.bit.rsvd3 0x7DC8 %B16 #MASK=0xC000
GpioCtrlRegs.GPHMUX2.bit.rsvd4 0x7DC9 %B16 #MASK=0x3
GpioCtrlRegs.GPHMUX2.bit.rsvd5 0x7DC9 %B16 #MASK=0xC
GpioCtrlRegs.GPHMUX2.bit.rsvd6 0x7DC9 %B16 #MASK=0x30
GpioCtrlRegs.GPHMUX2.bit.rsvd7 0x7DC9 %B16 #MASK=0xC0
GpioCtrlRegs.GPHMUX2.bit.GPIO252 0x7DC9 %B16 #MASK=0x300
GpioCtrlRegs.GPHMUX2.bit.rsvd8 0x7DC9 %B16 #MASK=0xC00
GpioCtrlRegs.GPHMUX2.bit.rsvd9 0x7DC9 %B16 #MASK=0x3000
GpioCtrlRegs.GPHMUX2.bit.rsvd10 0x7DC9 %B16 #MASK=0xC000
GpioCtrlRegs.rsvd10[0] 0x7DCA %U16 #Unsigned
GpioCtrlRegs.rsvd10[1] 0x7DCB %U16 #Unsigned
GpioCtrlRegs.rsvd10[2] 0x7DCC %U16 #Unsigned
GpioCtrlRegs.rsvd10[3] 0x7DCD %U16 #Unsigned
GpioCtrlRegs.rsvd10[4] 0x7DCE %U16 #Unsigned
GpioCtrlRegs.rsvd10[5] 0x7DCF %U16 #Unsigned
GpioCtrlRegs.GPHINV.all 0x7DD0 %U32 #Unsigned
GpioCtrlRegs.GPHINV.bit.GPIO224 0x7DD0 %B16 #MASK=0x1
GpioCtrlRegs.GPHINV.bit.GPIO225 0x7DD0 %B16 #MASK=0x2
GpioCtrlRegs.GPHINV.bit.GPIO226 0x7DD0 %B16 #MASK=0x4
GpioCtrlRegs.GPHINV.bit.GPIO227 0x7DD0 %B16 #MASK=0x8
GpioCtrlRegs.GPHINV.bit.GPIO228 0x7DD0 %B16 #MASK=0x10
GpioCtrlRegs.GPHINV.bit.GPIO229 0x7DD0 %B16 #MASK=0x20
GpioCtrlRegs.GPHINV.bit.GPIO230 0x7DD0 %B16 #MASK=0x40
GpioCtrlRegs.GPHINV.bit.GPIO231 0x7DD0 %B16 #MASK=0x80
GpioCtrlRegs.GPHINV.bit.GPIO232 0x7DD0 %B16 #MASK=0x100
GpioCtrlRegs.GPHINV.bit.GPIO233 0x7DD0 %B16 #MASK=0x200
GpioCtrlRegs.GPHINV.bit.rsvd1 0x7DD0 %B16 #MASK=0x400
GpioCtrlRegs.GPHINV.bit.rsvd2 0x7DD0 %B16 #MASK=0x800
GpioCtrlRegs.GPHINV.bit.GPIO236 0x7DD0 %B16 #MASK=0x1000
GpioCtrlRegs.GPHINV.bit.GPIO237 0x7DD0 %B16 #MASK=0x2000
GpioCtrlRegs.GPHINV.bit.GPIO238 0x7DD0 %B16 #MASK=0x4000
GpioCtrlRegs.GPHINV.bit.GPIO239 0x7DD0 %B16 #MASK=0x8000
GpioCtrlRegs.GPHINV.bit.GPIO240 0x7DD1 %B16 #MASK=0x1
GpioCtrlRegs.GPHINV.bit.GPIO241 0x7DD1 %B16 #MASK=0x2
GpioCtrlRegs.GPHINV.bit.GPIO242 0x7DD1 %B16 #MASK=0x4
GpioCtrlRegs.GPHINV.bit.rsvd3 0x7DD1 %B16 #MASK=0x8
GpioCtrlRegs.GPHINV.bit.GPIO244 0x7DD1 %B16 #MASK=0x10
GpioCtrlRegs.GPHINV.bit.GPIO245 0x7DD1 %B16 #MASK=0x20
GpioCtrlRegs.GPHINV.bit.rsvd4 0x7DD1 %B16 #MASK=0x40
GpioCtrlRegs.GPHINV.bit.GPIO247 0x7DD1 %B16 #MASK=0x80
GpioCtrlRegs.GPHINV.bit.GPIO248 0x7DD1 %B16 #MASK=0x100
GpioCtrlRegs.GPHINV.bit.GPIO249 0x7DD1 %B16 #MASK=0x200
GpioCtrlRegs.GPHINV.bit.rsvd5 0x7DD1 %B16 #MASK=0x400
GpioCtrlRegs.GPHINV.bit.GPIO251 0x7DD1 %B16 #MASK=0x800
GpioCtrlRegs.GPHINV.bit.GPIO252 0x7DD1 %B16 #MASK=0x1000
GpioCtrlRegs.GPHINV.bit.GPIO253 0x7DD1 %B16 #MASK=0x2000
GpioCtrlRegs.GPHINV.bit.rsvd6 0x7DD1 %B16 #MASK=0x4000
GpioCtrlRegs.GPHINV.bit.rsvd7 0x7DD1 %B16 #MASK=0x8000
GpioCtrlRegs.rsvd11[0] 0x7DD2 %U16 #Unsigned
GpioCtrlRegs.rsvd11[1] 0x7DD3 %U16 #Unsigned
GpioCtrlRegs.GPHAMSEL.all 0x7DD4 %U32 #Unsigned
GpioCtrlRegs.GPHAMSEL.bit.GPIO224 0x7DD4 %B16 #MASK=0x1
GpioCtrlRegs.GPHAMSEL.bit.GPIO225 0x7DD4 %B16 #MASK=0x2
GpioCtrlRegs.GPHAMSEL.bit.GPIO226 0x7DD4 %B16 #MASK=0x4
GpioCtrlRegs.GPHAMSEL.bit.GPIO227 0x7DD4 %B16 #MASK=0x8
GpioCtrlRegs.GPHAMSEL.bit.GPIO228 0x7DD4 %B16 #MASK=0x10
GpioCtrlRegs.GPHAMSEL.bit.GPIO229 0x7DD4 %B16 #MASK=0x20
GpioCtrlRegs.GPHAMSEL.bit.GPIO230 0x7DD4 %B16 #MASK=0x40
GpioCtrlRegs.GPHAMSEL.bit.GPIO231 0x7DD4 %B16 #MASK=0x80
GpioCtrlRegs.GPHAMSEL.bit.GPIO232 0x7DD4 %B16 #MASK=0x100
GpioCtrlRegs.GPHAMSEL.bit.GPIO233 0x7DD4 %B16 #MASK=0x200
GpioCtrlRegs.GPHAMSEL.bit.rsvd1 0x7DD4 %B16 #MASK=0x400
GpioCtrlRegs.GPHAMSEL.bit.rsvd2 0x7DD4 %B16 #MASK=0x800
GpioCtrlRegs.GPHAMSEL.bit.GPIO236 0x7DD4 %B16 #MASK=0x1000
GpioCtrlRegs.GPHAMSEL.bit.GPIO237 0x7DD4 %B16 #MASK=0x2000
GpioCtrlRegs.GPHAMSEL.bit.GPIO238 0x7DD4 %B16 #MASK=0x4000
GpioCtrlRegs.GPHAMSEL.bit.GPIO239 0x7DD4 %B16 #MASK=0x8000
GpioCtrlRegs.GPHAMSEL.bit.GPIO240 0x7DD5 %B16 #MASK=0x1
GpioCtrlRegs.GPHAMSEL.bit.GPIO241 0x7DD5 %B16 #MASK=0x2
GpioCtrlRegs.GPHAMSEL.bit.GPIO242 0x7DD5 %B16 #MASK=0x4
GpioCtrlRegs.GPHAMSEL.bit.rsvd3 0x7DD5 %B16 #MASK=0x8
GpioCtrlRegs.GPHAMSEL.bit.GPIO244 0x7DD5 %B16 #MASK=0x10
GpioCtrlRegs.GPHAMSEL.bit.GPIO245 0x7DD5 %B16 #MASK=0x20
GpioCtrlRegs.GPHAMSEL.bit.rsvd4 0x7DD5 %B16 #MASK=0x40
GpioCtrlRegs.GPHAMSEL.bit.GPIO247 0x7DD5 %B16 #MASK=0x80
GpioCtrlRegs.GPHAMSEL.bit.GPIO248 0x7DD5 %B16 #MASK=0x100
GpioCtrlRegs.GPHAMSEL.bit.GPIO249 0x7DD5 %B16 #MASK=0x200
GpioCtrlRegs.GPHAMSEL.bit.rsvd5 0x7DD5 %B16 #MASK=0x400
GpioCtrlRegs.GPHAMSEL.bit.GPIO251 0x7DD5 %B16 #MASK=0x800
GpioCtrlRegs.GPHAMSEL.bit.GPIO252 0x7DD5 %B16 #MASK=0x1000
GpioCtrlRegs.GPHAMSEL.bit.GPIO253 0x7DD5 %B16 #MASK=0x2000
GpioCtrlRegs.GPHAMSEL.bit.rsvd6 0x7DD5 %B16 #MASK=0x4000
GpioCtrlRegs.GPHAMSEL.bit.rsvd7 0x7DD5 %B16 #MASK=0x8000
GpioCtrlRegs.rsvd12[0] 0x7DD6 %U16 #Unsigned
GpioCtrlRegs.rsvd12[1] 0x7DD7 %U16 #Unsigned
GpioCtrlRegs.rsvd12[2] 0x7DD8 %U16 #Unsigned
GpioCtrlRegs.rsvd12[3] 0x7DD9 %U16 #Unsigned
GpioCtrlRegs.rsvd12[4] 0x7DDA %U16 #Unsigned
GpioCtrlRegs.rsvd12[5] 0x7DDB %U16 #Unsigned
GpioCtrlRegs.rsvd12[6] 0x7DDC %U16 #Unsigned
GpioCtrlRegs.rsvd12[7] 0x7DDD %U16 #Unsigned
GpioCtrlRegs.rsvd12[8] 0x7DDE %U16 #Unsigned
GpioCtrlRegs.rsvd12[9] 0x7DDF %U16 #Unsigned
GpioCtrlRegs.GPHGMUX1.all 0x7DE0 %U32 #Unsigned
GpioCtrlRegs.GPHGMUX1.bit.GPIO224 0x7DE0 %B16 #MASK=0x3
GpioCtrlRegs.GPHGMUX1.bit.GPIO225 0x7DE0 %B16 #MASK=0xC
GpioCtrlRegs.GPHGMUX1.bit.GPIO226 0x7DE0 %B16 #MASK=0x30
GpioCtrlRegs.GPHGMUX1.bit.GPIO227 0x7DE0 %B16 #MASK=0xC0
GpioCtrlRegs.GPHGMUX1.bit.GPIO228 0x7DE0 %B16 #MASK=0x300
GpioCtrlRegs.GPHGMUX1.bit.rsvd1 0x7DE0 %B16 #MASK=0xC00
GpioCtrlRegs.GPHGMUX1.bit.GPIO230 0x7DE0 %B16 #MASK=0x3000
GpioCtrlRegs.GPHGMUX1.bit.GPIO231 0x7DE0 %B16 #MASK=0xC000
GpioCtrlRegs.GPHGMUX1.bit.GPIO232 0x7DE1 %B16 #MASK=0x3
GpioCtrlRegs.GPHGMUX1.bit.GPIO233 0x7DE1 %B16 #MASK=0xC
GpioCtrlRegs.GPHGMUX1.bit.rsvd2 0x7DE1 %B16 #MASK=0x30
GpioCtrlRegs.GPHGMUX1.bit.rsvd3 0x7DE1 %B16 #MASK=0xC0
GpioCtrlRegs.GPHGMUX1.bit.rsvd4 0x7DE1 %B16 #MASK=0x300
GpioCtrlRegs.GPHGMUX1.bit.GPIO237 0x7DE1 %B16 #MASK=0xC00
GpioCtrlRegs.GPHGMUX1.bit.GPIO238 0x7DE1 %B16 #MASK=0x3000
GpioCtrlRegs.GPHGMUX1.bit.GPIO239 0x7DE1 %B16 #MASK=0xC000
GpioCtrlRegs.GPHGMUX2.all 0x7DE2 %U32 #Unsigned
GpioCtrlRegs.GPHGMUX2.bit.GPIO240 0x7DE2 %B16 #MASK=0x3
GpioCtrlRegs.GPHGMUX2.bit.GPIO241 0x7DE2 %B16 #MASK=0xC
GpioCtrlRegs.GPHGMUX2.bit.GPIO242 0x7DE2 %B16 #MASK=0x30
GpioCtrlRegs.GPHGMUX2.bit.rsvd1 0x7DE2 %B16 #MASK=0xC0
GpioCtrlRegs.GPHGMUX2.bit.GPIO244 0x7DE2 %B16 #MASK=0x300
GpioCtrlRegs.GPHGMUX2.bit.GPIO245 0x7DE2 %B16 #MASK=0xC00
GpioCtrlRegs.GPHGMUX2.bit.rsvd2 0x7DE2 %B16 #MASK=0x3000
GpioCtrlRegs.GPHGMUX2.bit.rsvd3 0x7DE2 %B16 #MASK=0xC000
GpioCtrlRegs.GPHGMUX2.bit.rsvd4 0x7DE3 %B16 #MASK=0x3
GpioCtrlRegs.GPHGMUX2.bit.rsvd5 0x7DE3 %B16 #MASK=0xC
GpioCtrlRegs.GPHGMUX2.bit.rsvd6 0x7DE3 %B16 #MASK=0x30
GpioCtrlRegs.GPHGMUX2.bit.rsvd7 0x7DE3 %B16 #MASK=0xC0
GpioCtrlRegs.GPHGMUX2.bit.GPIO252 0x7DE3 %B16 #MASK=0x300
GpioCtrlRegs.GPHGMUX2.bit.rsvd8 0x7DE3 %B16 #MASK=0xC00
GpioCtrlRegs.GPHGMUX2.bit.rsvd9 0x7DE3 %B16 #MASK=0x3000
GpioCtrlRegs.GPHGMUX2.bit.rsvd10 0x7DE3 %B16 #MASK=0xC000
GpioCtrlRegs.rsvd13[0] 0x7DE4 %U16 #Unsigned
GpioCtrlRegs.rsvd13[1] 0x7DE5 %U16 #Unsigned
GpioCtrlRegs.rsvd13[2] 0x7DE6 %U16 #Unsigned
GpioCtrlRegs.rsvd13[3] 0x7DE7 %U16 #Unsigned
GpioCtrlRegs.GPHCSEL1.all 0x7DE8 %U32 #Unsigned
GpioCtrlRegs.GPHCSEL1.bit.GPIO224 0x7DE8 %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL1.bit.GPIO225 0x7DE8 %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL1.bit.GPIO226 0x7DE8 %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL1.bit.GPIO227 0x7DE8 %B16 #MASK=0xF000
GpioCtrlRegs.GPHCSEL1.bit.GPIO228 0x7DE9 %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL1.bit.GPIO229 0x7DE9 %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL1.bit.GPIO230 0x7DE9 %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL1.bit.GPIO231 0x7DE9 %B16 #MASK=0xF000
GpioCtrlRegs.GPHCSEL2.all 0x7DEA %U32 #Unsigned
GpioCtrlRegs.GPHCSEL2.bit.GPIO232 0x7DEA %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL2.bit.GPIO233 0x7DEA %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL2.bit.rsvd1 0x7DEA %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL2.bit.rsvd2 0x7DEA %B16 #MASK=0xF000
GpioCtrlRegs.GPHCSEL2.bit.GPIO236 0x7DEB %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL2.bit.GPIO237 0x7DEB %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL2.bit.GPIO238 0x7DEB %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL2.bit.GPIO239 0x7DEB %B16 #MASK=0xF000
GpioCtrlRegs.GPHCSEL3.all 0x7DEC %U32 #Unsigned
GpioCtrlRegs.GPHCSEL3.bit.GPIO240 0x7DEC %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL3.bit.GPIO241 0x7DEC %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL3.bit.GPIO242 0x7DEC %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL3.bit.rsvd1 0x7DEC %B16 #MASK=0xF000
GpioCtrlRegs.GPHCSEL3.bit.GPIO244 0x7DED %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL3.bit.GPIO245 0x7DED %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL3.bit.rsvd2 0x7DED %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL3.bit.GPIO247 0x7DED %B16 #MASK=0xF000
GpioCtrlRegs.GPHCSEL4.all 0x7DEE %U32 #Unsigned
GpioCtrlRegs.GPHCSEL4.bit.GPIO248 0x7DEE %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL4.bit.GPIO249 0x7DEE %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL4.bit.rsvd1 0x7DEE %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL4.bit.GPIO251 0x7DEE %B16 #MASK=0xF000
GpioCtrlRegs.GPHCSEL4.bit.GPIO252 0x7DEF %B16 #MASK=0xF
GpioCtrlRegs.GPHCSEL4.bit.GPIO253 0x7DEF %B16 #MASK=0xF0
GpioCtrlRegs.GPHCSEL4.bit.rsvd2 0x7DEF %B16 #MASK=0xF00
GpioCtrlRegs.GPHCSEL4.bit.rsvd3 0x7DEF %B16 #MASK=0xF000
GpioCtrlRegs.rsvd14[0] 0x7DF0 %U16 #Unsigned
GpioCtrlRegs.rsvd14[1] 0x7DF1 %U16 #Unsigned
GpioCtrlRegs.rsvd14[2] 0x7DF2 %U16 #Unsigned
GpioCtrlRegs.rsvd14[3] 0x7DF3 %U16 #Unsigned
GpioCtrlRegs.rsvd14[4] 0x7DF4 %U16 #Unsigned
GpioCtrlRegs.rsvd14[5] 0x7DF5 %U16 #Unsigned
GpioCtrlRegs.rsvd14[6] 0x7DF6 %U16 #Unsigned
GpioCtrlRegs.rsvd14[7] 0x7DF7 %U16 #Unsigned
GpioCtrlRegs.rsvd14[8] 0x7DF8 %U16 #Unsigned
GpioCtrlRegs.rsvd14[9] 0x7DF9 %U16 #Unsigned
GpioCtrlRegs.rsvd14[10] 0x7DFA %U16 #Unsigned
GpioCtrlRegs.rsvd14[11] 0x7DFB %U16 #Unsigned
GpioCtrlRegs.GPHLOCK.all 0x7DFC %U32 #Unsigned
GpioCtrlRegs.GPHLOCK.bit.GPIO224 0x7DFC %B16 #MASK=0x1
GpioCtrlRegs.GPHLOCK.bit.GPIO225 0x7DFC %B16 #MASK=0x2
GpioCtrlRegs.GPHLOCK.bit.GPIO226 0x7DFC %B16 #MASK=0x4
GpioCtrlRegs.GPHLOCK.bit.GPIO227 0x7DFC %B16 #MASK=0x8
GpioCtrlRegs.GPHLOCK.bit.GPIO228 0x7DFC %B16 #MASK=0x10
GpioCtrlRegs.GPHLOCK.bit.GPIO229 0x7DFC %B16 #MASK=0x20
GpioCtrlRegs.GPHLOCK.bit.GPIO230 0x7DFC %B16 #MASK=0x40
GpioCtrlRegs.GPHLOCK.bit.GPIO231 0x7DFC %B16 #MASK=0x80
GpioCtrlRegs.GPHLOCK.bit.GPIO232 0x7DFC %B16 #MASK=0x100
GpioCtrlRegs.GPHLOCK.bit.GPIO233 0x7DFC %B16 #MASK=0x200
GpioCtrlRegs.GPHLOCK.bit.rsvd1 0x7DFC %B16 #MASK=0x400
GpioCtrlRegs.GPHLOCK.bit.rsvd2 0x7DFC %B16 #MASK=0x800
GpioCtrlRegs.GPHLOCK.bit.GPIO236 0x7DFC %B16 #MASK=0x1000
GpioCtrlRegs.GPHLOCK.bit.GPIO237 0x7DFC %B16 #MASK=0x2000
GpioCtrlRegs.GPHLOCK.bit.GPIO238 0x7DFC %B16 #MASK=0x4000
GpioCtrlRegs.GPHLOCK.bit.GPIO239 0x7DFC %B16 #MASK=0x8000
GpioCtrlRegs.GPHLOCK.bit.GPIO240 0x7DFD %B16 #MASK=0x1
GpioCtrlRegs.GPHLOCK.bit.GPIO241 0x7DFD %B16 #MASK=0x2
GpioCtrlRegs.GPHLOCK.bit.GPIO242 0x7DFD %B16 #MASK=0x4
GpioCtrlRegs.GPHLOCK.bit.rsvd3 0x7DFD %B16 #MASK=0x8
GpioCtrlRegs.GPHLOCK.bit.GPIO244 0x7DFD %B16 #MASK=0x10
GpioCtrlRegs.GPHLOCK.bit.GPIO245 0x7DFD %B16 #MASK=0x20
GpioCtrlRegs.GPHLOCK.bit.rsvd4 0x7DFD %B16 #MASK=0x40
GpioCtrlRegs.GPHLOCK.bit.GPIO247 0x7DFD %B16 #MASK=0x80
GpioCtrlRegs.GPHLOCK.bit.GPIO248 0x7DFD %B16 #MASK=0x100
GpioCtrlRegs.GPHLOCK.bit.GPIO249 0x7DFD %B16 #MASK=0x200
GpioCtrlRegs.GPHLOCK.bit.rsvd5 0x7DFD %B16 #MASK=0x400
GpioCtrlRegs.GPHLOCK.bit.GPIO251 0x7DFD %B16 #MASK=0x800
GpioCtrlRegs.GPHLOCK.bit.GPIO252 0x7DFD %B16 #MASK=0x1000
GpioCtrlRegs.GPHLOCK.bit.GPIO253 0x7DFD %B16 #MASK=0x2000
GpioCtrlRegs.GPHLOCK.bit.rsvd6 0x7DFD %B16 #MASK=0x4000
GpioCtrlRegs.GPHLOCK.bit.rsvd7 0x7DFD %B16 #MASK=0x8000
GpioCtrlRegs.GPHCR.all 0x7DFE %U32 #Unsigned
GpioCtrlRegs.GPHCR.bit.GPIO224 0x7DFE %B16 #MASK=0x1
GpioCtrlRegs.GPHCR.bit.GPIO225 0x7DFE %B16 #MASK=0x2
GpioCtrlRegs.GPHCR.bit.GPIO226 0x7DFE %B16 #MASK=0x4
GpioCtrlRegs.GPHCR.bit.GPIO227 0x7DFE %B16 #MASK=0x8
GpioCtrlRegs.GPHCR.bit.GPIO228 0x7DFE %B16 #MASK=0x10
GpioCtrlRegs.GPHCR.bit.GPIO229 0x7DFE %B16 #MASK=0x20
GpioCtrlRegs.GPHCR.bit.GPIO230 0x7DFE %B16 #MASK=0x40
GpioCtrlRegs.GPHCR.bit.GPIO231 0x7DFE %B16 #MASK=0x80
GpioCtrlRegs.GPHCR.bit.GPIO232 0x7DFE %B16 #MASK=0x100
GpioCtrlRegs.GPHCR.bit.GPIO233 0x7DFE %B16 #MASK=0x200
GpioCtrlRegs.GPHCR.bit.rsvd1 0x7DFE %B16 #MASK=0x400
GpioCtrlRegs.GPHCR.bit.rsvd2 0x7DFE %B16 #MASK=0x800
GpioCtrlRegs.GPHCR.bit.GPIO236 0x7DFE %B16 #MASK=0x1000
GpioCtrlRegs.GPHCR.bit.GPIO237 0x7DFE %B16 #MASK=0x2000
GpioCtrlRegs.GPHCR.bit.GPIO238 0x7DFE %B16 #MASK=0x4000
GpioCtrlRegs.GPHCR.bit.GPIO239 0x7DFE %B16 #MASK=0x8000
GpioCtrlRegs.GPHCR.bit.GPIO240 0x7DFF %B16 #MASK=0x1
GpioCtrlRegs.GPHCR.bit.GPIO241 0x7DFF %B16 #MASK=0x2
GpioCtrlRegs.GPHCR.bit.GPIO242 0x7DFF %B16 #MASK=0x4
GpioCtrlRegs.GPHCR.bit.rsvd3 0x7DFF %B16 #MASK=0x8
GpioCtrlRegs.GPHCR.bit.GPIO244 0x7DFF %B16 #MASK=0x10
GpioCtrlRegs.GPHCR.bit.GPIO245 0x7DFF %B16 #MASK=0x20
GpioCtrlRegs.GPHCR.bit.rsvd4 0x7DFF %B16 #MASK=0x40
GpioCtrlRegs.GPHCR.bit.GPIO247 0x7DFF %B16 #MASK=0x80
GpioCtrlRegs.GPHCR.bit.GPIO248 0x7DFF %B16 #MASK=0x100
GpioCtrlRegs.GPHCR.bit.GPIO249 0x7DFF %B16 #MASK=0x200
GpioCtrlRegs.GPHCR.bit.rsvd5 0x7DFF %B16 #MASK=0x400
GpioCtrlRegs.GPHCR.bit.GPIO251 0x7DFF %B16 #MASK=0x800
GpioCtrlRegs.GPHCR.bit.GPIO252 0x7DFF %B16 #MASK=0x1000
GpioCtrlRegs.GPHCR.bit.GPIO253 0x7DFF %B16 #MASK=0x2000
GpioCtrlRegs.GPHCR.bit.rsvd6 0x7DFF %B16 #MASK=0x4000
GpioCtrlRegs.GPHCR.bit.rsvd7 0x7DFF %B16 #MASK=0x8000
PeriphAcRegs.ADCA_AC.all 0x5D500 %U32 #Unsigned
PeriphAcRegs.ADCA_AC.bit.CPU1_ACC 0x5D500 %B16 #MASK=0x3
PeriphAcRegs.ADCA_AC.bit.CLA1_ACC 0x5D500 %B16 #MASK=0xC
PeriphAcRegs.ADCA_AC.bit.rsvd1 0x5D500 %B16 #MASK=0x30
PeriphAcRegs.ADCA_AC.bit.rsvd2 0x5D500 %B16 #MASK=0xC0
PeriphAcRegs.ADCA_AC.bit.rsvd3 0x5D500 %B16 #MASK=0xFF00
PeriphAcRegs.ADCA_AC.bit.rsvd4 0x5D501 %B16 #MASK=0xFFFF
PeriphAcRegs.ADCB_AC.all 0x5D502 %U32 #Unsigned
PeriphAcRegs.ADCB_AC.bit.CPU1_ACC 0x5D502 %B16 #MASK=0x3
PeriphAcRegs.ADCB_AC.bit.CLA1_ACC 0x5D502 %B16 #MASK=0xC
PeriphAcRegs.ADCB_AC.bit.rsvd1 0x5D502 %B16 #MASK=0x30
PeriphAcRegs.ADCB_AC.bit.rsvd2 0x5D502 %B16 #MASK=0xC0
PeriphAcRegs.ADCB_AC.bit.rsvd3 0x5D502 %B16 #MASK=0xFF00
PeriphAcRegs.ADCB_AC.bit.rsvd4 0x5D503 %B16 #MASK=0xFFFF
PeriphAcRegs.ADCC_AC.all 0x5D504 %U32 #Unsigned
PeriphAcRegs.ADCC_AC.bit.CPU1_ACC 0x5D504 %B16 #MASK=0x3
PeriphAcRegs.ADCC_AC.bit.CLA1_ACC 0x5D504 %B16 #MASK=0xC
PeriphAcRegs.ADCC_AC.bit.rsvd1 0x5D504 %B16 #MASK=0x30
PeriphAcRegs.ADCC_AC.bit.rsvd2 0x5D504 %B16 #MASK=0xC0
PeriphAcRegs.ADCC_AC.bit.rsvd3 0x5D504 %B16 #MASK=0xFF00
PeriphAcRegs.ADCC_AC.bit.rsvd4 0x5D505 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd1[0] 0x5D506 %U16 #Unsigned
PeriphAcRegs.rsvd1[1] 0x5D507 %U16 #Unsigned
PeriphAcRegs.rsvd1[2] 0x5D508 %U16 #Unsigned
PeriphAcRegs.rsvd1[3] 0x5D509 %U16 #Unsigned
PeriphAcRegs.rsvd1[4] 0x5D50A %U16 #Unsigned
PeriphAcRegs.rsvd1[5] 0x5D50B %U16 #Unsigned
PeriphAcRegs.rsvd1[6] 0x5D50C %U16 #Unsigned
PeriphAcRegs.rsvd1[7] 0x5D50D %U16 #Unsigned
PeriphAcRegs.rsvd1[8] 0x5D50E %U16 #Unsigned
PeriphAcRegs.rsvd1[9] 0x5D50F %U16 #Unsigned
PeriphAcRegs.CMPSS1_AC.all 0x5D510 %U32 #Unsigned
PeriphAcRegs.CMPSS1_AC.bit.CPU1_ACC 0x5D510 %B16 #MASK=0x3
PeriphAcRegs.CMPSS1_AC.bit.CLA1_ACC 0x5D510 %B16 #MASK=0xC
PeriphAcRegs.CMPSS1_AC.bit.DMA1_ACC 0x5D510 %B16 #MASK=0x30
PeriphAcRegs.CMPSS1_AC.bit.HICA_ACC 0x5D510 %B16 #MASK=0xC0
PeriphAcRegs.CMPSS1_AC.bit.rsvd1 0x5D510 %B16 #MASK=0xFF00
PeriphAcRegs.CMPSS1_AC.bit.rsvd2 0x5D511 %B16 #MASK=0xFFFF
PeriphAcRegs.CMPSS2_AC.all 0x5D512 %U32 #Unsigned
PeriphAcRegs.CMPSS2_AC.bit.CPU1_ACC 0x5D512 %B16 #MASK=0x3
PeriphAcRegs.CMPSS2_AC.bit.CLA1_ACC 0x5D512 %B16 #MASK=0xC
PeriphAcRegs.CMPSS2_AC.bit.DMA1_ACC 0x5D512 %B16 #MASK=0x30
PeriphAcRegs.CMPSS2_AC.bit.HICA_ACC 0x5D512 %B16 #MASK=0xC0
PeriphAcRegs.CMPSS2_AC.bit.rsvd1 0x5D512 %B16 #MASK=0xFF00
PeriphAcRegs.CMPSS2_AC.bit.rsvd2 0x5D513 %B16 #MASK=0xFFFF
PeriphAcRegs.CMPSS3_AC.all 0x5D514 %U32 #Unsigned
PeriphAcRegs.CMPSS3_AC.bit.CPU1_ACC 0x5D514 %B16 #MASK=0x3
PeriphAcRegs.CMPSS3_AC.bit.CLA1_ACC 0x5D514 %B16 #MASK=0xC
PeriphAcRegs.CMPSS3_AC.bit.DMA1_ACC 0x5D514 %B16 #MASK=0x30
PeriphAcRegs.CMPSS3_AC.bit.HICA_ACC 0x5D514 %B16 #MASK=0xC0
PeriphAcRegs.CMPSS3_AC.bit.rsvd1 0x5D514 %B16 #MASK=0xFF00
PeriphAcRegs.CMPSS3_AC.bit.rsvd2 0x5D515 %B16 #MASK=0xFFFF
PeriphAcRegs.CMPSS4_AC.all 0x5D516 %U32 #Unsigned
PeriphAcRegs.CMPSS4_AC.bit.CPU1_ACC 0x5D516 %B16 #MASK=0x3
PeriphAcRegs.CMPSS4_AC.bit.CLA1_ACC 0x5D516 %B16 #MASK=0xC
PeriphAcRegs.CMPSS4_AC.bit.DMA1_ACC 0x5D516 %B16 #MASK=0x30
PeriphAcRegs.CMPSS4_AC.bit.HICA_ACC 0x5D516 %B16 #MASK=0xC0
PeriphAcRegs.CMPSS4_AC.bit.rsvd1 0x5D516 %B16 #MASK=0xFF00
PeriphAcRegs.CMPSS4_AC.bit.rsvd2 0x5D517 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd2[0] 0x5D518 %U16 #Unsigned
PeriphAcRegs.rsvd2[1] 0x5D519 %U16 #Unsigned
PeriphAcRegs.rsvd2[2] 0x5D51A %U16 #Unsigned
PeriphAcRegs.rsvd2[3] 0x5D51B %U16 #Unsigned
PeriphAcRegs.rsvd2[4] 0x5D51C %U16 #Unsigned
PeriphAcRegs.rsvd2[5] 0x5D51D %U16 #Unsigned
PeriphAcRegs.rsvd2[6] 0x5D51E %U16 #Unsigned
PeriphAcRegs.rsvd2[7] 0x5D51F %U16 #Unsigned
PeriphAcRegs.rsvd2[8] 0x5D520 %U16 #Unsigned
PeriphAcRegs.rsvd2[9] 0x5D521 %U16 #Unsigned
PeriphAcRegs.rsvd2[10] 0x5D522 %U16 #Unsigned
PeriphAcRegs.rsvd2[11] 0x5D523 %U16 #Unsigned
PeriphAcRegs.rsvd2[12] 0x5D524 %U16 #Unsigned
PeriphAcRegs.rsvd2[13] 0x5D525 %U16 #Unsigned
PeriphAcRegs.rsvd2[14] 0x5D526 %U16 #Unsigned
PeriphAcRegs.rsvd2[15] 0x5D527 %U16 #Unsigned
PeriphAcRegs.DACA_AC.all 0x5D528 %U32 #Unsigned
PeriphAcRegs.DACA_AC.bit.CPU1_ACC 0x5D528 %B16 #MASK=0x3
PeriphAcRegs.DACA_AC.bit.CLA1_ACC 0x5D528 %B16 #MASK=0xC
PeriphAcRegs.DACA_AC.bit.DMA1_ACC 0x5D528 %B16 #MASK=0x30
PeriphAcRegs.DACA_AC.bit.HICA_ACC 0x5D528 %B16 #MASK=0xC0
PeriphAcRegs.DACA_AC.bit.rsvd1 0x5D528 %B16 #MASK=0xFF00
PeriphAcRegs.DACA_AC.bit.rsvd2 0x5D529 %B16 #MASK=0xFFFF
PeriphAcRegs.DACB_AC.all 0x5D52A %U32 #Unsigned
PeriphAcRegs.DACB_AC.bit.CPU1_ACC 0x5D52A %B16 #MASK=0x3
PeriphAcRegs.DACB_AC.bit.CLA1_ACC 0x5D52A %B16 #MASK=0xC
PeriphAcRegs.DACB_AC.bit.DMA1_ACC 0x5D52A %B16 #MASK=0x30
PeriphAcRegs.DACB_AC.bit.HICA_ACC 0x5D52A %B16 #MASK=0xC0
PeriphAcRegs.DACB_AC.bit.rsvd1 0x5D52A %B16 #MASK=0xFF00
PeriphAcRegs.DACB_AC.bit.rsvd2 0x5D52B %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd3[0] 0x5D52C %U16 #Unsigned
PeriphAcRegs.rsvd3[1] 0x5D52D %U16 #Unsigned
PeriphAcRegs.rsvd3[2] 0x5D52E %U16 #Unsigned
PeriphAcRegs.rsvd3[3] 0x5D52F %U16 #Unsigned
PeriphAcRegs.rsvd3[4] 0x5D530 %U16 #Unsigned
PeriphAcRegs.rsvd3[5] 0x5D531 %U16 #Unsigned
PeriphAcRegs.rsvd3[6] 0x5D532 %U16 #Unsigned
PeriphAcRegs.rsvd3[7] 0x5D533 %U16 #Unsigned
PeriphAcRegs.rsvd3[8] 0x5D534 %U16 #Unsigned
PeriphAcRegs.rsvd3[9] 0x5D535 %U16 #Unsigned
PeriphAcRegs.rsvd3[10] 0x5D536 %U16 #Unsigned
PeriphAcRegs.rsvd3[11] 0x5D537 %U16 #Unsigned
PeriphAcRegs.rsvd3[12] 0x5D538 %U16 #Unsigned
PeriphAcRegs.rsvd3[13] 0x5D539 %U16 #Unsigned
PeriphAcRegs.rsvd3[14] 0x5D53A %U16 #Unsigned
PeriphAcRegs.rsvd3[15] 0x5D53B %U16 #Unsigned
PeriphAcRegs.rsvd3[16] 0x5D53C %U16 #Unsigned
PeriphAcRegs.rsvd3[17] 0x5D53D %U16 #Unsigned
PeriphAcRegs.rsvd3[18] 0x5D53E %U16 #Unsigned
PeriphAcRegs.rsvd3[19] 0x5D53F %U16 #Unsigned
PeriphAcRegs.rsvd3[20] 0x5D540 %U16 #Unsigned
PeriphAcRegs.rsvd3[21] 0x5D541 %U16 #Unsigned
PeriphAcRegs.rsvd3[22] 0x5D542 %U16 #Unsigned
PeriphAcRegs.rsvd3[23] 0x5D543 %U16 #Unsigned
PeriphAcRegs.rsvd3[24] 0x5D544 %U16 #Unsigned
PeriphAcRegs.rsvd3[25] 0x5D545 %U16 #Unsigned
PeriphAcRegs.rsvd3[26] 0x5D546 %U16 #Unsigned
PeriphAcRegs.rsvd3[27] 0x5D547 %U16 #Unsigned
PeriphAcRegs.EPWM1_AC.all 0x5D548 %U32 #Unsigned
PeriphAcRegs.EPWM1_AC.bit.CPU1_ACC 0x5D548 %B16 #MASK=0x3
PeriphAcRegs.EPWM1_AC.bit.CLA1_ACC 0x5D548 %B16 #MASK=0xC
PeriphAcRegs.EPWM1_AC.bit.DMA1_ACC 0x5D548 %B16 #MASK=0x30
PeriphAcRegs.EPWM1_AC.bit.HICA_ACC 0x5D548 %B16 #MASK=0xC0
PeriphAcRegs.EPWM1_AC.bit.rsvd1 0x5D548 %B16 #MASK=0xFF00
PeriphAcRegs.EPWM1_AC.bit.rsvd2 0x5D549 %B16 #MASK=0xFFFF
PeriphAcRegs.EPWM2_AC.all 0x5D54A %U32 #Unsigned
PeriphAcRegs.EPWM2_AC.bit.CPU1_ACC 0x5D54A %B16 #MASK=0x3
PeriphAcRegs.EPWM2_AC.bit.CLA1_ACC 0x5D54A %B16 #MASK=0xC
PeriphAcRegs.EPWM2_AC.bit.DMA1_ACC 0x5D54A %B16 #MASK=0x30
PeriphAcRegs.EPWM2_AC.bit.HICA_ACC 0x5D54A %B16 #MASK=0xC0
PeriphAcRegs.EPWM2_AC.bit.rsvd1 0x5D54A %B16 #MASK=0xFF00
PeriphAcRegs.EPWM2_AC.bit.rsvd2 0x5D54B %B16 #MASK=0xFFFF
PeriphAcRegs.EPWM3_AC.all 0x5D54C %U32 #Unsigned
PeriphAcRegs.EPWM3_AC.bit.CPU1_ACC 0x5D54C %B16 #MASK=0x3
PeriphAcRegs.EPWM3_AC.bit.CLA1_ACC 0x5D54C %B16 #MASK=0xC
PeriphAcRegs.EPWM3_AC.bit.DMA1_ACC 0x5D54C %B16 #MASK=0x30
PeriphAcRegs.EPWM3_AC.bit.HICA_ACC 0x5D54C %B16 #MASK=0xC0
PeriphAcRegs.EPWM3_AC.bit.rsvd1 0x5D54C %B16 #MASK=0xFF00
PeriphAcRegs.EPWM3_AC.bit.rsvd2 0x5D54D %B16 #MASK=0xFFFF
PeriphAcRegs.EPWM4_AC.all 0x5D54E %U32 #Unsigned
PeriphAcRegs.EPWM4_AC.bit.CPU1_ACC 0x5D54E %B16 #MASK=0x3
PeriphAcRegs.EPWM4_AC.bit.CLA1_ACC 0x5D54E %B16 #MASK=0xC
PeriphAcRegs.EPWM4_AC.bit.DMA1_ACC 0x5D54E %B16 #MASK=0x30
PeriphAcRegs.EPWM4_AC.bit.HICA_ACC 0x5D54E %B16 #MASK=0xC0
PeriphAcRegs.EPWM4_AC.bit.rsvd1 0x5D54E %B16 #MASK=0xFF00
PeriphAcRegs.EPWM4_AC.bit.rsvd2 0x5D54F %B16 #MASK=0xFFFF
PeriphAcRegs.EPWM5_AC.all 0x5D550 %U32 #Unsigned
PeriphAcRegs.EPWM5_AC.bit.CPU1_ACC 0x5D550 %B16 #MASK=0x3
PeriphAcRegs.EPWM5_AC.bit.CLA1_ACC 0x5D550 %B16 #MASK=0xC
PeriphAcRegs.EPWM5_AC.bit.DMA1_ACC 0x5D550 %B16 #MASK=0x30
PeriphAcRegs.EPWM5_AC.bit.HICA_ACC 0x5D550 %B16 #MASK=0xC0
PeriphAcRegs.EPWM5_AC.bit.rsvd1 0x5D550 %B16 #MASK=0xFF00
PeriphAcRegs.EPWM5_AC.bit.rsvd2 0x5D551 %B16 #MASK=0xFFFF
PeriphAcRegs.EPWM6_AC.all 0x5D552 %U32 #Unsigned
PeriphAcRegs.EPWM6_AC.bit.CPU1_ACC 0x5D552 %B16 #MASK=0x3
PeriphAcRegs.EPWM6_AC.bit.CLA1_ACC 0x5D552 %B16 #MASK=0xC
PeriphAcRegs.EPWM6_AC.bit.DMA1_ACC 0x5D552 %B16 #MASK=0x30
PeriphAcRegs.EPWM6_AC.bit.HICA_ACC 0x5D552 %B16 #MASK=0xC0
PeriphAcRegs.EPWM6_AC.bit.rsvd1 0x5D552 %B16 #MASK=0xFF00
PeriphAcRegs.EPWM6_AC.bit.rsvd2 0x5D553 %B16 #MASK=0xFFFF
PeriphAcRegs.EPWM7_AC.all 0x5D554 %U32 #Unsigned
PeriphAcRegs.EPWM7_AC.bit.CPU1_ACC 0x5D554 %B16 #MASK=0x3
PeriphAcRegs.EPWM7_AC.bit.CLA1_ACC 0x5D554 %B16 #MASK=0xC
PeriphAcRegs.EPWM7_AC.bit.DMA1_ACC 0x5D554 %B16 #MASK=0x30
PeriphAcRegs.EPWM7_AC.bit.HICA_ACC 0x5D554 %B16 #MASK=0xC0
PeriphAcRegs.EPWM7_AC.bit.rsvd1 0x5D554 %B16 #MASK=0xFF00
PeriphAcRegs.EPWM7_AC.bit.rsvd2 0x5D555 %B16 #MASK=0xFFFF
PeriphAcRegs.EPWM8_AC.all 0x5D556 %U32 #Unsigned
PeriphAcRegs.EPWM8_AC.bit.CPU1_ACC 0x5D556 %B16 #MASK=0x3
PeriphAcRegs.EPWM8_AC.bit.CLA1_ACC 0x5D556 %B16 #MASK=0xC
PeriphAcRegs.EPWM8_AC.bit.DMA1_ACC 0x5D556 %B16 #MASK=0x30
PeriphAcRegs.EPWM8_AC.bit.HICA_ACC 0x5D556 %B16 #MASK=0xC0
PeriphAcRegs.EPWM8_AC.bit.rsvd1 0x5D556 %B16 #MASK=0xFF00
PeriphAcRegs.EPWM8_AC.bit.rsvd2 0x5D557 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd4[0] 0x5D558 %U16 #Unsigned
PeriphAcRegs.rsvd4[1] 0x5D559 %U16 #Unsigned
PeriphAcRegs.rsvd4[2] 0x5D55A %U16 #Unsigned
PeriphAcRegs.rsvd4[3] 0x5D55B %U16 #Unsigned
PeriphAcRegs.rsvd4[4] 0x5D55C %U16 #Unsigned
PeriphAcRegs.rsvd4[5] 0x5D55D %U16 #Unsigned
PeriphAcRegs.rsvd4[6] 0x5D55E %U16 #Unsigned
PeriphAcRegs.rsvd4[7] 0x5D55F %U16 #Unsigned
PeriphAcRegs.rsvd4[8] 0x5D560 %U16 #Unsigned
PeriphAcRegs.rsvd4[9] 0x5D561 %U16 #Unsigned
PeriphAcRegs.rsvd4[10] 0x5D562 %U16 #Unsigned
PeriphAcRegs.rsvd4[11] 0x5D563 %U16 #Unsigned
PeriphAcRegs.rsvd4[12] 0x5D564 %U16 #Unsigned
PeriphAcRegs.rsvd4[13] 0x5D565 %U16 #Unsigned
PeriphAcRegs.rsvd4[14] 0x5D566 %U16 #Unsigned
PeriphAcRegs.rsvd4[15] 0x5D567 %U16 #Unsigned
PeriphAcRegs.rsvd4[16] 0x5D568 %U16 #Unsigned
PeriphAcRegs.rsvd4[17] 0x5D569 %U16 #Unsigned
PeriphAcRegs.rsvd4[18] 0x5D56A %U16 #Unsigned
PeriphAcRegs.rsvd4[19] 0x5D56B %U16 #Unsigned
PeriphAcRegs.rsvd4[20] 0x5D56C %U16 #Unsigned
PeriphAcRegs.rsvd4[21] 0x5D56D %U16 #Unsigned
PeriphAcRegs.rsvd4[22] 0x5D56E %U16 #Unsigned
PeriphAcRegs.rsvd4[23] 0x5D56F %U16 #Unsigned
PeriphAcRegs.EQEP1_AC.all 0x5D570 %U32 #Unsigned
PeriphAcRegs.EQEP1_AC.bit.CPU1_ACC 0x5D570 %B16 #MASK=0x3
PeriphAcRegs.EQEP1_AC.bit.CLA1_ACC 0x5D570 %B16 #MASK=0xC
PeriphAcRegs.EQEP1_AC.bit.DMA1_ACC 0x5D570 %B16 #MASK=0x30
PeriphAcRegs.EQEP1_AC.bit.HICA_ACC 0x5D570 %B16 #MASK=0xC0
PeriphAcRegs.EQEP1_AC.bit.rsvd1 0x5D570 %B16 #MASK=0xFF00
PeriphAcRegs.EQEP1_AC.bit.rsvd2 0x5D571 %B16 #MASK=0xFFFF
PeriphAcRegs.EQEP2_AC.all 0x5D572 %U32 #Unsigned
PeriphAcRegs.EQEP2_AC.bit.CPU1_ACC 0x5D572 %B16 #MASK=0x3
PeriphAcRegs.EQEP2_AC.bit.CLA1_ACC 0x5D572 %B16 #MASK=0xC
PeriphAcRegs.EQEP2_AC.bit.DMA1_ACC 0x5D572 %B16 #MASK=0x30
PeriphAcRegs.EQEP2_AC.bit.HICA_ACC 0x5D572 %B16 #MASK=0xC0
PeriphAcRegs.EQEP2_AC.bit.rsvd1 0x5D572 %B16 #MASK=0xFF00
PeriphAcRegs.EQEP2_AC.bit.rsvd2 0x5D573 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd5[0] 0x5D574 %U16 #Unsigned
PeriphAcRegs.rsvd5[1] 0x5D575 %U16 #Unsigned
PeriphAcRegs.rsvd5[2] 0x5D576 %U16 #Unsigned
PeriphAcRegs.rsvd5[3] 0x5D577 %U16 #Unsigned
PeriphAcRegs.rsvd5[4] 0x5D578 %U16 #Unsigned
PeriphAcRegs.rsvd5[5] 0x5D579 %U16 #Unsigned
PeriphAcRegs.rsvd5[6] 0x5D57A %U16 #Unsigned
PeriphAcRegs.rsvd5[7] 0x5D57B %U16 #Unsigned
PeriphAcRegs.rsvd5[8] 0x5D57C %U16 #Unsigned
PeriphAcRegs.rsvd5[9] 0x5D57D %U16 #Unsigned
PeriphAcRegs.rsvd5[10] 0x5D57E %U16 #Unsigned
PeriphAcRegs.rsvd5[11] 0x5D57F %U16 #Unsigned
PeriphAcRegs.ECAP1_AC.all 0x5D580 %U32 #Unsigned
PeriphAcRegs.ECAP1_AC.bit.CPU1_ACC 0x5D580 %B16 #MASK=0x3
PeriphAcRegs.ECAP1_AC.bit.CLA1_ACC 0x5D580 %B16 #MASK=0xC
PeriphAcRegs.ECAP1_AC.bit.DMA1_ACC 0x5D580 %B16 #MASK=0x30
PeriphAcRegs.ECAP1_AC.bit.HICA_ACC 0x5D580 %B16 #MASK=0xC0
PeriphAcRegs.ECAP1_AC.bit.rsvd1 0x5D580 %B16 #MASK=0xFF00
PeriphAcRegs.ECAP1_AC.bit.rsvd2 0x5D581 %B16 #MASK=0xFFFF
PeriphAcRegs.ECAP2_AC.all 0x5D582 %U32 #Unsigned
PeriphAcRegs.ECAP2_AC.bit.CPU1_ACC 0x5D582 %B16 #MASK=0x3
PeriphAcRegs.ECAP2_AC.bit.CLA1_ACC 0x5D582 %B16 #MASK=0xC
PeriphAcRegs.ECAP2_AC.bit.DMA1_ACC 0x5D582 %B16 #MASK=0x30
PeriphAcRegs.ECAP2_AC.bit.HICA_ACC 0x5D582 %B16 #MASK=0xC0
PeriphAcRegs.ECAP2_AC.bit.rsvd1 0x5D582 %B16 #MASK=0xFF00
PeriphAcRegs.ECAP2_AC.bit.rsvd2 0x5D583 %B16 #MASK=0xFFFF
PeriphAcRegs.ECAP3_AC.all 0x5D584 %U32 #Unsigned
PeriphAcRegs.ECAP3_AC.bit.CPU1_ACC 0x5D584 %B16 #MASK=0x3
PeriphAcRegs.ECAP3_AC.bit.CLA1_ACC 0x5D584 %B16 #MASK=0xC
PeriphAcRegs.ECAP3_AC.bit.DMA1_ACC 0x5D584 %B16 #MASK=0x30
PeriphAcRegs.ECAP3_AC.bit.HICA_ACC 0x5D584 %B16 #MASK=0xC0
PeriphAcRegs.ECAP3_AC.bit.rsvd1 0x5D584 %B16 #MASK=0xFF00
PeriphAcRegs.ECAP3_AC.bit.rsvd2 0x5D585 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd6[0] 0x5D586 %U16 #Unsigned
PeriphAcRegs.rsvd6[1] 0x5D587 %U16 #Unsigned
PeriphAcRegs.rsvd6[2] 0x5D588 %U16 #Unsigned
PeriphAcRegs.rsvd6[3] 0x5D589 %U16 #Unsigned
PeriphAcRegs.rsvd6[4] 0x5D58A %U16 #Unsigned
PeriphAcRegs.rsvd6[5] 0x5D58B %U16 #Unsigned
PeriphAcRegs.rsvd6[6] 0x5D58C %U16 #Unsigned
PeriphAcRegs.rsvd6[7] 0x5D58D %U16 #Unsigned
PeriphAcRegs.rsvd6[8] 0x5D58E %U16 #Unsigned
PeriphAcRegs.rsvd6[9] 0x5D58F %U16 #Unsigned
PeriphAcRegs.rsvd6[10] 0x5D590 %U16 #Unsigned
PeriphAcRegs.rsvd6[11] 0x5D591 %U16 #Unsigned
PeriphAcRegs.rsvd6[12] 0x5D592 %U16 #Unsigned
PeriphAcRegs.rsvd6[13] 0x5D593 %U16 #Unsigned
PeriphAcRegs.rsvd6[14] 0x5D594 %U16 #Unsigned
PeriphAcRegs.rsvd6[15] 0x5D595 %U16 #Unsigned
PeriphAcRegs.rsvd6[16] 0x5D596 %U16 #Unsigned
PeriphAcRegs.rsvd6[17] 0x5D597 %U16 #Unsigned
PeriphAcRegs.rsvd6[18] 0x5D598 %U16 #Unsigned
PeriphAcRegs.rsvd6[19] 0x5D599 %U16 #Unsigned
PeriphAcRegs.rsvd6[20] 0x5D59A %U16 #Unsigned
PeriphAcRegs.rsvd6[21] 0x5D59B %U16 #Unsigned
PeriphAcRegs.rsvd6[22] 0x5D59C %U16 #Unsigned
PeriphAcRegs.rsvd6[23] 0x5D59D %U16 #Unsigned
PeriphAcRegs.rsvd6[24] 0x5D59E %U16 #Unsigned
PeriphAcRegs.rsvd6[25] 0x5D59F %U16 #Unsigned
PeriphAcRegs.rsvd6[26] 0x5D5A0 %U16 #Unsigned
PeriphAcRegs.rsvd6[27] 0x5D5A1 %U16 #Unsigned
PeriphAcRegs.rsvd6[28] 0x5D5A2 %U16 #Unsigned
PeriphAcRegs.rsvd6[29] 0x5D5A3 %U16 #Unsigned
PeriphAcRegs.rsvd6[30] 0x5D5A4 %U16 #Unsigned
PeriphAcRegs.rsvd6[31] 0x5D5A5 %U16 #Unsigned
PeriphAcRegs.rsvd6[32] 0x5D5A6 %U16 #Unsigned
PeriphAcRegs.rsvd6[33] 0x5D5A7 %U16 #Unsigned
PeriphAcRegs.SDFM1_AC.all 0x5D5A8 %U32 #Unsigned
PeriphAcRegs.SDFM1_AC.bit.CPU1_ACC 0x5D5A8 %B16 #MASK=0x3
PeriphAcRegs.SDFM1_AC.bit.CLA1_ACC 0x5D5A8 %B16 #MASK=0xC
PeriphAcRegs.SDFM1_AC.bit.DMA1_ACC 0x5D5A8 %B16 #MASK=0x30
PeriphAcRegs.SDFM1_AC.bit.HICA_ACC 0x5D5A8 %B16 #MASK=0xC0
PeriphAcRegs.SDFM1_AC.bit.rsvd1 0x5D5A8 %B16 #MASK=0xFF00
PeriphAcRegs.SDFM1_AC.bit.rsvd2 0x5D5A9 %B16 #MASK=0xFFFF
PeriphAcRegs.SDFM2_AC.all 0x5D5AA %U32 #Unsigned
PeriphAcRegs.SDFM2_AC.bit.CPU1_ACC 0x5D5AA %B16 #MASK=0x3
PeriphAcRegs.SDFM2_AC.bit.CLA1_ACC 0x5D5AA %B16 #MASK=0xC
PeriphAcRegs.SDFM2_AC.bit.DMA1_ACC 0x5D5AA %B16 #MASK=0x30
PeriphAcRegs.SDFM2_AC.bit.HICA_ACC 0x5D5AA %B16 #MASK=0xC0
PeriphAcRegs.SDFM2_AC.bit.rsvd1 0x5D5AA %B16 #MASK=0xFF00
PeriphAcRegs.SDFM2_AC.bit.rsvd2 0x5D5AB %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd7[0] 0x5D5AC %U16 #Unsigned
PeriphAcRegs.rsvd7[1] 0x5D5AD %U16 #Unsigned
PeriphAcRegs.rsvd7[2] 0x5D5AE %U16 #Unsigned
PeriphAcRegs.rsvd7[3] 0x5D5AF %U16 #Unsigned
PeriphAcRegs.CLB1_AC.all 0x5D5B0 %U32 #Unsigned
PeriphAcRegs.CLB1_AC.bit.CPU1_ACC 0x5D5B0 %B16 #MASK=0x3
PeriphAcRegs.CLB1_AC.bit.CLA1_ACC 0x5D5B0 %B16 #MASK=0xC
PeriphAcRegs.CLB1_AC.bit.rsvd1 0x5D5B0 %B16 #MASK=0x30
PeriphAcRegs.CLB1_AC.bit.HICA_ACC 0x5D5B0 %B16 #MASK=0xC0
PeriphAcRegs.CLB1_AC.bit.rsvd2 0x5D5B0 %B16 #MASK=0xFF00
PeriphAcRegs.CLB1_AC.bit.rsvd3 0x5D5B1 %B16 #MASK=0xFFFF
PeriphAcRegs.CLB2_AC.all 0x5D5B2 %U32 #Unsigned
PeriphAcRegs.CLB2_AC.bit.CPU1_ACC 0x5D5B2 %B16 #MASK=0x3
PeriphAcRegs.CLB2_AC.bit.CLA1_ACC 0x5D5B2 %B16 #MASK=0xC
PeriphAcRegs.CLB2_AC.bit.rsvd1 0x5D5B2 %B16 #MASK=0x30
PeriphAcRegs.CLB2_AC.bit.HICA_ACC 0x5D5B2 %B16 #MASK=0xC0
PeriphAcRegs.CLB2_AC.bit.rsvd2 0x5D5B2 %B16 #MASK=0xFF00
PeriphAcRegs.CLB2_AC.bit.rsvd3 0x5D5B3 %B16 #MASK=0xFFFF
PeriphAcRegs.CLB3_AC.all 0x5D5B4 %U32 #Unsigned
PeriphAcRegs.CLB3_AC.bit.CPU1_ACC 0x5D5B4 %B16 #MASK=0x3
PeriphAcRegs.CLB3_AC.bit.CLA1_ACC 0x5D5B4 %B16 #MASK=0xC
PeriphAcRegs.CLB3_AC.bit.rsvd1 0x5D5B4 %B16 #MASK=0x30
PeriphAcRegs.CLB3_AC.bit.HICA_ACC 0x5D5B4 %B16 #MASK=0xC0
PeriphAcRegs.CLB3_AC.bit.rsvd2 0x5D5B4 %B16 #MASK=0xFF00
PeriphAcRegs.CLB3_AC.bit.rsvd3 0x5D5B5 %B16 #MASK=0xFFFF
PeriphAcRegs.CLB4_AC.all 0x5D5B6 %U32 #Unsigned
PeriphAcRegs.CLB4_AC.bit.CPU1_ACC 0x5D5B6 %B16 #MASK=0x3
PeriphAcRegs.CLB4_AC.bit.CLA1_ACC 0x5D5B6 %B16 #MASK=0xC
PeriphAcRegs.CLB4_AC.bit.rsvd1 0x5D5B6 %B16 #MASK=0x30
PeriphAcRegs.CLB4_AC.bit.HICA_ACC 0x5D5B6 %B16 #MASK=0xC0
PeriphAcRegs.CLB4_AC.bit.rsvd2 0x5D5B6 %B16 #MASK=0xFF00
PeriphAcRegs.CLB4_AC.bit.rsvd3 0x5D5B7 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd8[0] 0x5D5B8 %U16 #Unsigned
PeriphAcRegs.rsvd8[1] 0x5D5B9 %U16 #Unsigned
PeriphAcRegs.rsvd8[2] 0x5D5BA %U16 #Unsigned
PeriphAcRegs.rsvd8[3] 0x5D5BB %U16 #Unsigned
PeriphAcRegs.rsvd8[4] 0x5D5BC %U16 #Unsigned
PeriphAcRegs.rsvd8[5] 0x5D5BD %U16 #Unsigned
PeriphAcRegs.rsvd8[6] 0x5D5BE %U16 #Unsigned
PeriphAcRegs.rsvd8[7] 0x5D5BF %U16 #Unsigned
PeriphAcRegs.rsvd8[8] 0x5D5C0 %U16 #Unsigned
PeriphAcRegs.rsvd8[9] 0x5D5C1 %U16 #Unsigned
PeriphAcRegs.rsvd8[10] 0x5D5C2 %U16 #Unsigned
PeriphAcRegs.rsvd8[11] 0x5D5C3 %U16 #Unsigned
PeriphAcRegs.rsvd8[12] 0x5D5C4 %U16 #Unsigned
PeriphAcRegs.rsvd8[13] 0x5D5C5 %U16 #Unsigned
PeriphAcRegs.rsvd8[14] 0x5D5C6 %U16 #Unsigned
PeriphAcRegs.rsvd8[15] 0x5D5C7 %U16 #Unsigned
PeriphAcRegs.rsvd8[16] 0x5D5C8 %U16 #Unsigned
PeriphAcRegs.rsvd8[17] 0x5D5C9 %U16 #Unsigned
PeriphAcRegs.rsvd8[18] 0x5D5CA %U16 #Unsigned
PeriphAcRegs.rsvd8[19] 0x5D5CB %U16 #Unsigned
PeriphAcRegs.rsvd8[20] 0x5D5CC %U16 #Unsigned
PeriphAcRegs.rsvd8[21] 0x5D5CD %U16 #Unsigned
PeriphAcRegs.rsvd8[22] 0x5D5CE %U16 #Unsigned
PeriphAcRegs.rsvd8[23] 0x5D5CF %U16 #Unsigned
PeriphAcRegs.rsvd8[24] 0x5D5D0 %U16 #Unsigned
PeriphAcRegs.rsvd8[25] 0x5D5D1 %U16 #Unsigned
PeriphAcRegs.rsvd8[26] 0x5D5D2 %U16 #Unsigned
PeriphAcRegs.rsvd8[27] 0x5D5D3 %U16 #Unsigned
PeriphAcRegs.rsvd8[28] 0x5D5D4 %U16 #Unsigned
PeriphAcRegs.rsvd8[29] 0x5D5D5 %U16 #Unsigned
PeriphAcRegs.rsvd8[30] 0x5D5D6 %U16 #Unsigned
PeriphAcRegs.rsvd8[31] 0x5D5D7 %U16 #Unsigned
PeriphAcRegs.rsvd8[32] 0x5D5D8 %U16 #Unsigned
PeriphAcRegs.rsvd8[33] 0x5D5D9 %U16 #Unsigned
PeriphAcRegs.rsvd8[34] 0x5D5DA %U16 #Unsigned
PeriphAcRegs.rsvd8[35] 0x5D5DB %U16 #Unsigned
PeriphAcRegs.rsvd8[36] 0x5D5DC %U16 #Unsigned
PeriphAcRegs.rsvd8[37] 0x5D5DD %U16 #Unsigned
PeriphAcRegs.rsvd8[38] 0x5D5DE %U16 #Unsigned
PeriphAcRegs.rsvd8[39] 0x5D5DF %U16 #Unsigned
PeriphAcRegs.rsvd8[40] 0x5D5E0 %U16 #Unsigned
PeriphAcRegs.rsvd8[41] 0x5D5E1 %U16 #Unsigned
PeriphAcRegs.rsvd8[42] 0x5D5E2 %U16 #Unsigned
PeriphAcRegs.rsvd8[43] 0x5D5E3 %U16 #Unsigned
PeriphAcRegs.rsvd8[44] 0x5D5E4 %U16 #Unsigned
PeriphAcRegs.rsvd8[45] 0x5D5E5 %U16 #Unsigned
PeriphAcRegs.rsvd8[46] 0x5D5E6 %U16 #Unsigned
PeriphAcRegs.rsvd8[47] 0x5D5E7 %U16 #Unsigned
PeriphAcRegs.rsvd8[48] 0x5D5E8 %U16 #Unsigned
PeriphAcRegs.rsvd8[49] 0x5D5E9 %U16 #Unsigned
PeriphAcRegs.rsvd8[50] 0x5D5EA %U16 #Unsigned
PeriphAcRegs.rsvd8[51] 0x5D5EB %U16 #Unsigned
PeriphAcRegs.rsvd8[52] 0x5D5EC %U16 #Unsigned
PeriphAcRegs.rsvd8[53] 0x5D5ED %U16 #Unsigned
PeriphAcRegs.rsvd8[54] 0x5D5EE %U16 #Unsigned
PeriphAcRegs.rsvd8[55] 0x5D5EF %U16 #Unsigned
PeriphAcRegs.rsvd8[56] 0x5D5F0 %U16 #Unsigned
PeriphAcRegs.rsvd8[57] 0x5D5F1 %U16 #Unsigned
PeriphAcRegs.rsvd8[58] 0x5D5F2 %U16 #Unsigned
PeriphAcRegs.rsvd8[59] 0x5D5F3 %U16 #Unsigned
PeriphAcRegs.rsvd8[60] 0x5D5F4 %U16 #Unsigned
PeriphAcRegs.rsvd8[61] 0x5D5F5 %U16 #Unsigned
PeriphAcRegs.rsvd8[62] 0x5D5F6 %U16 #Unsigned
PeriphAcRegs.rsvd8[63] 0x5D5F7 %U16 #Unsigned
PeriphAcRegs.rsvd8[64] 0x5D5F8 %U16 #Unsigned
PeriphAcRegs.rsvd8[65] 0x5D5F9 %U16 #Unsigned
PeriphAcRegs.rsvd8[66] 0x5D5FA %U16 #Unsigned
PeriphAcRegs.rsvd8[67] 0x5D5FB %U16 #Unsigned
PeriphAcRegs.rsvd8[68] 0x5D5FC %U16 #Unsigned
PeriphAcRegs.rsvd8[69] 0x5D5FD %U16 #Unsigned
PeriphAcRegs.rsvd8[70] 0x5D5FE %U16 #Unsigned
PeriphAcRegs.rsvd8[71] 0x5D5FF %U16 #Unsigned
PeriphAcRegs.SCIA_AC.all 0x5D600 %U32 #Unsigned
PeriphAcRegs.SCIA_AC.bit.CPU1_ACC 0x5D600 %B16 #MASK=0x3
PeriphAcRegs.SCIA_AC.bit.rsvd1 0x5D600 %B16 #MASK=0xC
PeriphAcRegs.SCIA_AC.bit.rsvd2 0x5D600 %B16 #MASK=0x30
PeriphAcRegs.SCIA_AC.bit.HICA_ACC 0x5D600 %B16 #MASK=0xC0
PeriphAcRegs.SCIA_AC.bit.rsvd3 0x5D600 %B16 #MASK=0xFF00
PeriphAcRegs.SCIA_AC.bit.rsvd4 0x5D601 %B16 #MASK=0xFFFF
PeriphAcRegs.SCIB_AC.all 0x5D602 %U32 #Unsigned
PeriphAcRegs.SCIB_AC.bit.CPU1_ACC 0x5D602 %B16 #MASK=0x3
PeriphAcRegs.SCIB_AC.bit.rsvd1 0x5D602 %B16 #MASK=0xC
PeriphAcRegs.SCIB_AC.bit.rsvd2 0x5D602 %B16 #MASK=0x30
PeriphAcRegs.SCIB_AC.bit.HICA_ACC 0x5D602 %B16 #MASK=0xC0
PeriphAcRegs.SCIB_AC.bit.rsvd3 0x5D602 %B16 #MASK=0xFF00
PeriphAcRegs.SCIB_AC.bit.rsvd4 0x5D603 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd9[0] 0x5D604 %U16 #Unsigned
PeriphAcRegs.rsvd9[1] 0x5D605 %U16 #Unsigned
PeriphAcRegs.rsvd9[2] 0x5D606 %U16 #Unsigned
PeriphAcRegs.rsvd9[3] 0x5D607 %U16 #Unsigned
PeriphAcRegs.rsvd9[4] 0x5D608 %U16 #Unsigned
PeriphAcRegs.rsvd9[5] 0x5D609 %U16 #Unsigned
PeriphAcRegs.rsvd9[6] 0x5D60A %U16 #Unsigned
PeriphAcRegs.rsvd9[7] 0x5D60B %U16 #Unsigned
PeriphAcRegs.rsvd9[8] 0x5D60C %U16 #Unsigned
PeriphAcRegs.rsvd9[9] 0x5D60D %U16 #Unsigned
PeriphAcRegs.rsvd9[10] 0x5D60E %U16 #Unsigned
PeriphAcRegs.rsvd9[11] 0x5D60F %U16 #Unsigned
PeriphAcRegs.SPIA_AC.all 0x5D610 %U32 #Unsigned
PeriphAcRegs.SPIA_AC.bit.CPU1_ACC 0x5D610 %B16 #MASK=0x3
PeriphAcRegs.SPIA_AC.bit.CLA1_ACC 0x5D610 %B16 #MASK=0xC
PeriphAcRegs.SPIA_AC.bit.DMA1_ACC 0x5D610 %B16 #MASK=0x30
PeriphAcRegs.SPIA_AC.bit.HICA_ACC 0x5D610 %B16 #MASK=0xC0
PeriphAcRegs.SPIA_AC.bit.rsvd1 0x5D610 %B16 #MASK=0xFF00
PeriphAcRegs.SPIA_AC.bit.rsvd2 0x5D611 %B16 #MASK=0xFFFF
PeriphAcRegs.SPIB_AC.all 0x5D612 %U32 #Unsigned
PeriphAcRegs.SPIB_AC.bit.CPU1_ACC 0x5D612 %B16 #MASK=0x3
PeriphAcRegs.SPIB_AC.bit.CLA1_ACC 0x5D612 %B16 #MASK=0xC
PeriphAcRegs.SPIB_AC.bit.DMA1_ACC 0x5D612 %B16 #MASK=0x30
PeriphAcRegs.SPIB_AC.bit.HICA_ACC 0x5D612 %B16 #MASK=0xC0
PeriphAcRegs.SPIB_AC.bit.rsvd1 0x5D612 %B16 #MASK=0xFF00
PeriphAcRegs.SPIB_AC.bit.rsvd2 0x5D613 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd10[0] 0x5D614 %U16 #Unsigned
PeriphAcRegs.rsvd10[1] 0x5D615 %U16 #Unsigned
PeriphAcRegs.rsvd10[2] 0x5D616 %U16 #Unsigned
PeriphAcRegs.rsvd10[3] 0x5D617 %U16 #Unsigned
PeriphAcRegs.rsvd10[4] 0x5D618 %U16 #Unsigned
PeriphAcRegs.rsvd10[5] 0x5D619 %U16 #Unsigned
PeriphAcRegs.rsvd10[6] 0x5D61A %U16 #Unsigned
PeriphAcRegs.rsvd10[7] 0x5D61B %U16 #Unsigned
PeriphAcRegs.rsvd10[8] 0x5D61C %U16 #Unsigned
PeriphAcRegs.rsvd10[9] 0x5D61D %U16 #Unsigned
PeriphAcRegs.rsvd10[10] 0x5D61E %U16 #Unsigned
PeriphAcRegs.rsvd10[11] 0x5D61F %U16 #Unsigned
PeriphAcRegs.I2CA_AC.all 0x5D620 %U32 #Unsigned
PeriphAcRegs.I2CA_AC.bit.CPU1_ACC 0x5D620 %B16 #MASK=0x3
PeriphAcRegs.I2CA_AC.bit.rsvd1 0x5D620 %B16 #MASK=0xC
PeriphAcRegs.I2CA_AC.bit.rsvd2 0x5D620 %B16 #MASK=0x30
PeriphAcRegs.I2CA_AC.bit.HICA_ACC 0x5D620 %B16 #MASK=0xC0
PeriphAcRegs.I2CA_AC.bit.rsvd3 0x5D620 %B16 #MASK=0xFF00
PeriphAcRegs.I2CA_AC.bit.rsvd4 0x5D621 %B16 #MASK=0xFFFF
PeriphAcRegs.I2CB_AC.all 0x5D622 %U32 #Unsigned
PeriphAcRegs.I2CB_AC.bit.CPU1_ACC 0x5D622 %B16 #MASK=0x3
PeriphAcRegs.I2CB_AC.bit.rsvd1 0x5D622 %B16 #MASK=0xC
PeriphAcRegs.I2CB_AC.bit.rsvd2 0x5D622 %B16 #MASK=0x30
PeriphAcRegs.I2CB_AC.bit.HICA_ACC 0x5D622 %B16 #MASK=0xC0
PeriphAcRegs.I2CB_AC.bit.rsvd3 0x5D622 %B16 #MASK=0xFF00
PeriphAcRegs.I2CB_AC.bit.rsvd4 0x5D623 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd11[0] 0x5D624 %U16 #Unsigned
PeriphAcRegs.rsvd11[1] 0x5D625 %U16 #Unsigned
PeriphAcRegs.rsvd11[2] 0x5D626 %U16 #Unsigned
PeriphAcRegs.rsvd11[3] 0x5D627 %U16 #Unsigned
PeriphAcRegs.rsvd11[4] 0x5D628 %U16 #Unsigned
PeriphAcRegs.rsvd11[5] 0x5D629 %U16 #Unsigned
PeriphAcRegs.rsvd11[6] 0x5D62A %U16 #Unsigned
PeriphAcRegs.rsvd11[7] 0x5D62B %U16 #Unsigned
PeriphAcRegs.rsvd11[8] 0x5D62C %U16 #Unsigned
PeriphAcRegs.rsvd11[9] 0x5D62D %U16 #Unsigned
PeriphAcRegs.rsvd11[10] 0x5D62E %U16 #Unsigned
PeriphAcRegs.rsvd11[11] 0x5D62F %U16 #Unsigned
PeriphAcRegs.PMBUS_A_AC.all 0x5D630 %U32 #Unsigned
PeriphAcRegs.PMBUS_A_AC.bit.CPU1_ACC 0x5D630 %B16 #MASK=0x3
PeriphAcRegs.PMBUS_A_AC.bit.CLA1_ACC 0x5D630 %B16 #MASK=0xC
PeriphAcRegs.PMBUS_A_AC.bit.DMA1_ACC 0x5D630 %B16 #MASK=0x30
PeriphAcRegs.PMBUS_A_AC.bit.HICA_ACC 0x5D630 %B16 #MASK=0xC0
PeriphAcRegs.PMBUS_A_AC.bit.rsvd1 0x5D630 %B16 #MASK=0xFF00
PeriphAcRegs.PMBUS_A_AC.bit.rsvd2 0x5D631 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd12[0] 0x5D632 %U16 #Unsigned
PeriphAcRegs.rsvd12[1] 0x5D633 %U16 #Unsigned
PeriphAcRegs.rsvd12[2] 0x5D634 %U16 #Unsigned
PeriphAcRegs.rsvd12[3] 0x5D635 %U16 #Unsigned
PeriphAcRegs.rsvd12[4] 0x5D636 %U16 #Unsigned
PeriphAcRegs.rsvd12[5] 0x5D637 %U16 #Unsigned
PeriphAcRegs.LIN_A_AC.all 0x5D638 %U32 #Unsigned
PeriphAcRegs.LIN_A_AC.bit.CPU1_ACC 0x5D638 %B16 #MASK=0x3
PeriphAcRegs.LIN_A_AC.bit.CLA1_ACC 0x5D638 %B16 #MASK=0xC
PeriphAcRegs.LIN_A_AC.bit.DMA1_ACC 0x5D638 %B16 #MASK=0x30
PeriphAcRegs.LIN_A_AC.bit.HICA_ACC 0x5D638 %B16 #MASK=0xC0
PeriphAcRegs.LIN_A_AC.bit.rsvd1 0x5D638 %B16 #MASK=0xFF00
PeriphAcRegs.LIN_A_AC.bit.rsvd2 0x5D639 %B16 #MASK=0xFFFF
PeriphAcRegs.LIN_B_AC.all 0x5D63A %U32 #Unsigned
PeriphAcRegs.LIN_B_AC.bit.CPU1_ACC 0x5D63A %B16 #MASK=0x3
PeriphAcRegs.LIN_B_AC.bit.CLA1_ACC 0x5D63A %B16 #MASK=0xC
PeriphAcRegs.LIN_B_AC.bit.DMA1_ACC 0x5D63A %B16 #MASK=0x30
PeriphAcRegs.LIN_B_AC.bit.HICA_ACC 0x5D63A %B16 #MASK=0xC0
PeriphAcRegs.LIN_B_AC.bit.rsvd1 0x5D63A %B16 #MASK=0xFF00
PeriphAcRegs.LIN_B_AC.bit.rsvd2 0x5D63B %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd13[0] 0x5D63C %U16 #Unsigned
PeriphAcRegs.rsvd13[1] 0x5D63D %U16 #Unsigned
PeriphAcRegs.rsvd13[2] 0x5D63E %U16 #Unsigned
PeriphAcRegs.rsvd13[3] 0x5D63F %U16 #Unsigned
PeriphAcRegs.DCANA_AC.all 0x5D640 %U32 #Unsigned
PeriphAcRegs.DCANA_AC.bit.CPU1_ACC 0x5D640 %B16 #MASK=0x3
PeriphAcRegs.DCANA_AC.bit.rsvd1 0x5D640 %B16 #MASK=0xC
PeriphAcRegs.DCANA_AC.bit.DMA1_ACC 0x5D640 %B16 #MASK=0x30
PeriphAcRegs.DCANA_AC.bit.HICA_ACC 0x5D640 %B16 #MASK=0xC0
PeriphAcRegs.DCANA_AC.bit.rsvd2 0x5D640 %B16 #MASK=0xFF00
PeriphAcRegs.DCANA_AC.bit.rsvd3 0x5D641 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd14[0] 0x5D642 %U16 #Unsigned
PeriphAcRegs.rsvd14[1] 0x5D643 %U16 #Unsigned
PeriphAcRegs.rsvd14[2] 0x5D644 %U16 #Unsigned
PeriphAcRegs.rsvd14[3] 0x5D645 %U16 #Unsigned
PeriphAcRegs.rsvd14[4] 0x5D646 %U16 #Unsigned
PeriphAcRegs.rsvd14[5] 0x5D647 %U16 #Unsigned
PeriphAcRegs.MCANA_AC.all 0x5D648 %U32 #Unsigned
PeriphAcRegs.MCANA_AC.bit.CPU1_ACC 0x5D648 %B16 #MASK=0x3
PeriphAcRegs.MCANA_AC.bit.rsvd1 0x5D648 %B16 #MASK=0xC
PeriphAcRegs.MCANA_AC.bit.rsvd2 0x5D648 %B16 #MASK=0x30
PeriphAcRegs.MCANA_AC.bit.HICA_ACC 0x5D648 %B16 #MASK=0xC0
PeriphAcRegs.MCANA_AC.bit.rsvd3 0x5D648 %B16 #MASK=0xFF00
PeriphAcRegs.MCANA_AC.bit.rsvd4 0x5D649 %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd15[0] 0x5D64A %U16 #Unsigned
PeriphAcRegs.rsvd15[1] 0x5D64B %U16 #Unsigned
PeriphAcRegs.rsvd15[2] 0x5D64C %U16 #Unsigned
PeriphAcRegs.rsvd15[3] 0x5D64D %U16 #Unsigned
PeriphAcRegs.rsvd15[4] 0x5D64E %U16 #Unsigned
PeriphAcRegs.rsvd15[5] 0x5D64F %U16 #Unsigned
PeriphAcRegs.rsvd15[6] 0x5D650 %U16 #Unsigned
PeriphAcRegs.rsvd15[7] 0x5D651 %U16 #Unsigned
PeriphAcRegs.rsvd15[8] 0x5D652 %U16 #Unsigned
PeriphAcRegs.rsvd15[9] 0x5D653 %U16 #Unsigned
PeriphAcRegs.rsvd15[10] 0x5D654 %U16 #Unsigned
PeriphAcRegs.rsvd15[11] 0x5D655 %U16 #Unsigned
PeriphAcRegs.rsvd15[12] 0x5D656 %U16 #Unsigned
PeriphAcRegs.rsvd15[13] 0x5D657 %U16 #Unsigned
PeriphAcRegs.FSIATX_AC.all 0x5D658 %U32 #Unsigned
PeriphAcRegs.FSIATX_AC.bit.CPU1_ACC 0x5D658 %B16 #MASK=0x3
PeriphAcRegs.FSIATX_AC.bit.CLA1_ACC 0x5D658 %B16 #MASK=0xC
PeriphAcRegs.FSIATX_AC.bit.DMA1_ACC 0x5D658 %B16 #MASK=0x30
PeriphAcRegs.FSIATX_AC.bit.HICA_ACC 0x5D658 %B16 #MASK=0xC0
PeriphAcRegs.FSIATX_AC.bit.rsvd1 0x5D658 %B16 #MASK=0xFF00
PeriphAcRegs.FSIATX_AC.bit.rsvd2 0x5D659 %B16 #MASK=0xFFFF
PeriphAcRegs.FSIARX_AC.all 0x5D65A %U32 #Unsigned
PeriphAcRegs.FSIARX_AC.bit.CPU1_ACC 0x5D65A %B16 #MASK=0x3
PeriphAcRegs.FSIARX_AC.bit.CLA1_ACC 0x5D65A %B16 #MASK=0xC
PeriphAcRegs.FSIARX_AC.bit.DMA1_ACC 0x5D65A %B16 #MASK=0x30
PeriphAcRegs.FSIARX_AC.bit.HICA_ACC 0x5D65A %B16 #MASK=0xC0
PeriphAcRegs.FSIARX_AC.bit.rsvd1 0x5D65A %B16 #MASK=0xFF00
PeriphAcRegs.FSIARX_AC.bit.rsvd2 0x5D65B %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd16[0] 0x5D65C %U16 #Unsigned
PeriphAcRegs.rsvd16[1] 0x5D65D %U16 #Unsigned
PeriphAcRegs.rsvd16[2] 0x5D65E %U16 #Unsigned
PeriphAcRegs.rsvd16[3] 0x5D65F %U16 #Unsigned
PeriphAcRegs.rsvd16[4] 0x5D660 %U16 #Unsigned
PeriphAcRegs.rsvd16[5] 0x5D661 %U16 #Unsigned
PeriphAcRegs.rsvd16[6] 0x5D662 %U16 #Unsigned
PeriphAcRegs.rsvd16[7] 0x5D663 %U16 #Unsigned
PeriphAcRegs.rsvd16[8] 0x5D664 %U16 #Unsigned
PeriphAcRegs.rsvd16[9] 0x5D665 %U16 #Unsigned
PeriphAcRegs.rsvd16[10] 0x5D666 %U16 #Unsigned
PeriphAcRegs.rsvd16[11] 0x5D667 %U16 #Unsigned
PeriphAcRegs.rsvd16[12] 0x5D668 %U16 #Unsigned
PeriphAcRegs.rsvd16[13] 0x5D669 %U16 #Unsigned
PeriphAcRegs.rsvd16[14] 0x5D66A %U16 #Unsigned
PeriphAcRegs.rsvd16[15] 0x5D66B %U16 #Unsigned
PeriphAcRegs.rsvd16[16] 0x5D66C %U16 #Unsigned
PeriphAcRegs.rsvd16[17] 0x5D66D %U16 #Unsigned
PeriphAcRegs.rsvd16[18] 0x5D66E %U16 #Unsigned
PeriphAcRegs.rsvd16[19] 0x5D66F %U16 #Unsigned
PeriphAcRegs.rsvd16[20] 0x5D670 %U16 #Unsigned
PeriphAcRegs.rsvd16[21] 0x5D671 %U16 #Unsigned
PeriphAcRegs.rsvd16[22] 0x5D672 %U16 #Unsigned
PeriphAcRegs.rsvd16[23] 0x5D673 %U16 #Unsigned
PeriphAcRegs.rsvd16[24] 0x5D674 %U16 #Unsigned
PeriphAcRegs.rsvd16[25] 0x5D675 %U16 #Unsigned
PeriphAcRegs.rsvd16[26] 0x5D676 %U16 #Unsigned
PeriphAcRegs.rsvd16[27] 0x5D677 %U16 #Unsigned
PeriphAcRegs.rsvd16[28] 0x5D678 %U16 #Unsigned
PeriphAcRegs.rsvd16[29] 0x5D679 %U16 #Unsigned
PeriphAcRegs.rsvd16[30] 0x5D67A %U16 #Unsigned
PeriphAcRegs.rsvd16[31] 0x5D67B %U16 #Unsigned
PeriphAcRegs.rsvd16[32] 0x5D67C %U16 #Unsigned
PeriphAcRegs.rsvd16[33] 0x5D67D %U16 #Unsigned
PeriphAcRegs.rsvd16[34] 0x5D67E %U16 #Unsigned
PeriphAcRegs.rsvd16[35] 0x5D67F %U16 #Unsigned
PeriphAcRegs.rsvd16[36] 0x5D680 %U16 #Unsigned
PeriphAcRegs.rsvd16[37] 0x5D681 %U16 #Unsigned
PeriphAcRegs.rsvd16[38] 0x5D682 %U16 #Unsigned
PeriphAcRegs.rsvd16[39] 0x5D683 %U16 #Unsigned
PeriphAcRegs.rsvd16[40] 0x5D684 %U16 #Unsigned
PeriphAcRegs.rsvd16[41] 0x5D685 %U16 #Unsigned
PeriphAcRegs.rsvd16[42] 0x5D686 %U16 #Unsigned
PeriphAcRegs.rsvd16[43] 0x5D687 %U16 #Unsigned
PeriphAcRegs.rsvd16[44] 0x5D688 %U16 #Unsigned
PeriphAcRegs.rsvd16[45] 0x5D689 %U16 #Unsigned
PeriphAcRegs.rsvd16[46] 0x5D68A %U16 #Unsigned
PeriphAcRegs.rsvd16[47] 0x5D68B %U16 #Unsigned
PeriphAcRegs.rsvd16[48] 0x5D68C %U16 #Unsigned
PeriphAcRegs.rsvd16[49] 0x5D68D %U16 #Unsigned
PeriphAcRegs.rsvd16[50] 0x5D68E %U16 #Unsigned
PeriphAcRegs.rsvd16[51] 0x5D68F %U16 #Unsigned
PeriphAcRegs.rsvd16[52] 0x5D690 %U16 #Unsigned
PeriphAcRegs.rsvd16[53] 0x5D691 %U16 #Unsigned
PeriphAcRegs.rsvd16[54] 0x5D692 %U16 #Unsigned
PeriphAcRegs.rsvd16[55] 0x5D693 %U16 #Unsigned
PeriphAcRegs.rsvd16[56] 0x5D694 %U16 #Unsigned
PeriphAcRegs.rsvd16[57] 0x5D695 %U16 #Unsigned
PeriphAcRegs.rsvd16[58] 0x5D696 %U16 #Unsigned
PeriphAcRegs.rsvd16[59] 0x5D697 %U16 #Unsigned
PeriphAcRegs.rsvd16[60] 0x5D698 %U16 #Unsigned
PeriphAcRegs.rsvd16[61] 0x5D699 %U16 #Unsigned
PeriphAcRegs.rsvd16[62] 0x5D69A %U16 #Unsigned
PeriphAcRegs.rsvd16[63] 0x5D69B %U16 #Unsigned
PeriphAcRegs.rsvd16[64] 0x5D69C %U16 #Unsigned
PeriphAcRegs.rsvd16[65] 0x5D69D %U16 #Unsigned
PeriphAcRegs.rsvd16[66] 0x5D69E %U16 #Unsigned
PeriphAcRegs.rsvd16[67] 0x5D69F %U16 #Unsigned
PeriphAcRegs.rsvd16[68] 0x5D6A0 %U16 #Unsigned
PeriphAcRegs.rsvd16[69] 0x5D6A1 %U16 #Unsigned
PeriphAcRegs.rsvd16[70] 0x5D6A2 %U16 #Unsigned
PeriphAcRegs.rsvd16[71] 0x5D6A3 %U16 #Unsigned
PeriphAcRegs.rsvd16[72] 0x5D6A4 %U16 #Unsigned
PeriphAcRegs.rsvd16[73] 0x5D6A5 %U16 #Unsigned
PeriphAcRegs.rsvd16[74] 0x5D6A6 %U16 #Unsigned
PeriphAcRegs.rsvd16[75] 0x5D6A7 %U16 #Unsigned
PeriphAcRegs.rsvd16[76] 0x5D6A8 %U16 #Unsigned
PeriphAcRegs.rsvd16[77] 0x5D6A9 %U16 #Unsigned
PeriphAcRegs.HRPWM_A_AC.all 0x5D6AA %U32 #Unsigned
PeriphAcRegs.HRPWM_A_AC.bit.CPU1_ACC 0x5D6AA %B16 #MASK=0x3
PeriphAcRegs.HRPWM_A_AC.bit.CLA1_ACC 0x5D6AA %B16 #MASK=0xC
PeriphAcRegs.HRPWM_A_AC.bit.DMA1_ACC 0x5D6AA %B16 #MASK=0x30
PeriphAcRegs.HRPWM_A_AC.bit.HICA_ACC 0x5D6AA %B16 #MASK=0xC0
PeriphAcRegs.HRPWM_A_AC.bit.rsvd1 0x5D6AA %B16 #MASK=0xFF00
PeriphAcRegs.HRPWM_A_AC.bit.rsvd2 0x5D6AB %B16 #MASK=0xFFFF
PeriphAcRegs.HIC_A_AC.all 0x5D6AC %U32 #Unsigned
PeriphAcRegs.HIC_A_AC.bit.CPU1_ACC 0x5D6AC %B16 #MASK=0x3
PeriphAcRegs.HIC_A_AC.bit.rsvd1 0x5D6AC %B16 #MASK=0xC
PeriphAcRegs.HIC_A_AC.bit.DMA1_ACC 0x5D6AC %B16 #MASK=0x30
PeriphAcRegs.HIC_A_AC.bit.rsvd2 0x5D6AC %B16 #MASK=0xC0
PeriphAcRegs.HIC_A_AC.bit.rsvd3 0x5D6AC %B16 #MASK=0xFF00
PeriphAcRegs.HIC_A_AC.bit.rsvd4 0x5D6AD %B16 #MASK=0xFFFF
PeriphAcRegs.AESA_AC.all 0x5D6AE %U32 #Unsigned
PeriphAcRegs.AESA_AC.bit.CPU1_ACC 0x5D6AE %B16 #MASK=0x3
PeriphAcRegs.AESA_AC.bit.rsvd1 0x5D6AE %B16 #MASK=0xC
PeriphAcRegs.AESA_AC.bit.DMA1_ACC 0x5D6AE %B16 #MASK=0x30
PeriphAcRegs.AESA_AC.bit.rsvd2 0x5D6AE %B16 #MASK=0xC0
PeriphAcRegs.AESA_AC.bit.rsvd3 0x5D6AE %B16 #MASK=0xFF00
PeriphAcRegs.AESA_AC.bit.rsvd4 0x5D6AF %B16 #MASK=0xFFFF
PeriphAcRegs.rsvd17[0] 0x5D6B0 %U16 #Unsigned
PeriphAcRegs.rsvd17[1] 0x5D6B1 %U16 #Unsigned
PeriphAcRegs.rsvd17[2] 0x5D6B2 %U16 #Unsigned
PeriphAcRegs.rsvd17[3] 0x5D6B3 %U16 #Unsigned
PeriphAcRegs.rsvd17[4] 0x5D6B4 %U16 #Unsigned
PeriphAcRegs.rsvd17[5] 0x5D6B5 %U16 #Unsigned
PeriphAcRegs.rsvd17[6] 0x5D6B6 %U16 #Unsigned
PeriphAcRegs.rsvd17[7] 0x5D6B7 %U16 #Unsigned
PeriphAcRegs.rsvd17[8] 0x5D6B8 %U16 #Unsigned
PeriphAcRegs.rsvd17[9] 0x5D6B9 %U16 #Unsigned
PeriphAcRegs.rsvd17[10] 0x5D6BA %U16 #Unsigned
PeriphAcRegs.rsvd17[11] 0x5D6BB %U16 #Unsigned
PeriphAcRegs.rsvd17[12] 0x5D6BC %U16 #Unsigned
PeriphAcRegs.rsvd17[13] 0x5D6BD %U16 #Unsigned
PeriphAcRegs.rsvd17[14] 0x5D6BE %U16 #Unsigned
PeriphAcRegs.rsvd17[15] 0x5D6BF %U16 #Unsigned
PeriphAcRegs.rsvd17[16] 0x5D6C0 %U16 #Unsigned
PeriphAcRegs.rsvd17[17] 0x5D6C1 %U16 #Unsigned
PeriphAcRegs.rsvd17[18] 0x5D6C2 %U16 #Unsigned
PeriphAcRegs.rsvd17[19] 0x5D6C3 %U16 #Unsigned
PeriphAcRegs.rsvd17[20] 0x5D6C4 %U16 #Unsigned
PeriphAcRegs.rsvd17[21] 0x5D6C5 %U16 #Unsigned
PeriphAcRegs.rsvd17[22] 0x5D6C6 %U16 #Unsigned
PeriphAcRegs.rsvd17[23] 0x5D6C7 %U16 #Unsigned
PeriphAcRegs.rsvd17[24] 0x5D6C8 %U16 #Unsigned
PeriphAcRegs.rsvd17[25] 0x5D6C9 %U16 #Unsigned
PeriphAcRegs.rsvd17[26] 0x5D6CA %U16 #Unsigned
PeriphAcRegs.rsvd17[27] 0x5D6CB %U16 #Unsigned
PeriphAcRegs.rsvd17[28] 0x5D6CC %U16 #Unsigned
PeriphAcRegs.rsvd17[29] 0x5D6CD %U16 #Unsigned
PeriphAcRegs.rsvd17[30] 0x5D6CE %U16 #Unsigned
PeriphAcRegs.rsvd17[31] 0x5D6CF %U16 #Unsigned
PeriphAcRegs.rsvd17[32] 0x5D6D0 %U16 #Unsigned
PeriphAcRegs.rsvd17[33] 0x5D6D1 %U16 #Unsigned
PeriphAcRegs.rsvd17[34] 0x5D6D2 %U16 #Unsigned
PeriphAcRegs.rsvd17[35] 0x5D6D3 %U16 #Unsigned
PeriphAcRegs.rsvd17[36] 0x5D6D4 %U16 #Unsigned
PeriphAcRegs.rsvd17[37] 0x5D6D5 %U16 #Unsigned
PeriphAcRegs.rsvd17[38] 0x5D6D6 %U16 #Unsigned
PeriphAcRegs.rsvd17[39] 0x5D6D7 %U16 #Unsigned
PeriphAcRegs.rsvd17[40] 0x5D6D8 %U16 #Unsigned
PeriphAcRegs.rsvd17[41] 0x5D6D9 %U16 #Unsigned
PeriphAcRegs.rsvd17[42] 0x5D6DA %U16 #Unsigned
PeriphAcRegs.rsvd17[43] 0x5D6DB %U16 #Unsigned
PeriphAcRegs.rsvd17[44] 0x5D6DC %U16 #Unsigned
PeriphAcRegs.rsvd17[45] 0x5D6DD %U16 #Unsigned
PeriphAcRegs.rsvd17[46] 0x5D6DE %U16 #Unsigned
PeriphAcRegs.rsvd17[47] 0x5D6DF %U16 #Unsigned
PeriphAcRegs.rsvd17[48] 0x5D6E0 %U16 #Unsigned
PeriphAcRegs.rsvd17[49] 0x5D6E1 %U16 #Unsigned
PeriphAcRegs.rsvd17[50] 0x5D6E2 %U16 #Unsigned
PeriphAcRegs.rsvd17[51] 0x5D6E3 %U16 #Unsigned
PeriphAcRegs.rsvd17[52] 0x5D6E4 %U16 #Unsigned
PeriphAcRegs.rsvd17[53] 0x5D6E5 %U16 #Unsigned
PeriphAcRegs.rsvd17[54] 0x5D6E6 %U16 #Unsigned
PeriphAcRegs.rsvd17[55] 0x5D6E7 %U16 #Unsigned
PeriphAcRegs.rsvd17[56] 0x5D6E8 %U16 #Unsigned
PeriphAcRegs.rsvd17[57] 0x5D6E9 %U16 #Unsigned
PeriphAcRegs.rsvd17[58] 0x5D6EA %U16 #Unsigned
PeriphAcRegs.rsvd17[59] 0x5D6EB %U16 #Unsigned
PeriphAcRegs.rsvd17[60] 0x5D6EC %U16 #Unsigned
PeriphAcRegs.rsvd17[61] 0x5D6ED %U16 #Unsigned
PeriphAcRegs.rsvd17[62] 0x5D6EE %U16 #Unsigned
PeriphAcRegs.rsvd17[63] 0x5D6EF %U16 #Unsigned
PeriphAcRegs.rsvd17[64] 0x5D6F0 %U16 #Unsigned
PeriphAcRegs.rsvd17[65] 0x5D6F1 %U16 #Unsigned
PeriphAcRegs.rsvd17[66] 0x5D6F2 %U16 #Unsigned
PeriphAcRegs.rsvd17[67] 0x5D6F3 %U16 #Unsigned
PeriphAcRegs.rsvd17[68] 0x5D6F4 %U16 #Unsigned
PeriphAcRegs.rsvd17[69] 0x5D6F5 %U16 #Unsigned
PeriphAcRegs.rsvd17[70] 0x5D6F6 %U16 #Unsigned
PeriphAcRegs.rsvd17[71] 0x5D6F7 %U16 #Unsigned
PeriphAcRegs.rsvd17[72] 0x5D6F8 %U16 #Unsigned
PeriphAcRegs.rsvd17[73] 0x5D6F9 %U16 #Unsigned
PeriphAcRegs.rsvd17[74] 0x5D6FA %U16 #Unsigned
PeriphAcRegs.rsvd17[75] 0x5D6FB %U16 #Unsigned
PeriphAcRegs.rsvd17[76] 0x5D6FC %U16 #Unsigned
PeriphAcRegs.rsvd17[77] 0x5D6FD %U16 #Unsigned
PeriphAcRegs.PERIPH_AC_LOCK.all 0x5D6FE %U32 #Unsigned
PeriphAcRegs.PERIPH_AC_LOCK.bit.LOCK_AC_WR 0x5D6FE %B16 #MASK=0x1
PeriphAcRegs.PERIPH_AC_LOCK.bit.rsvd1 0x5D6FE %B16 #MASK=0xFFFE
PeriphAcRegs.PERIPH_AC_LOCK.bit.rsvd2 0x5D6FF %B16 #MASK=0xFFFF
tempSensor_tempSlope 0x9936 %S16 #Signed
tempSensor_tempOffset 0x9937 %S16 #Signed
tempSensor_scaleFactor 0x9938 %FLOAT #Signed
MUCI_Config.DeviceAddress 0x986E %S16 #Signed
MUCI_Config.ApplicationState 0x986F %U16 #Unsigned
MUCI_Counters.NotEnoughSpaceInTheBuffer 0x9870 %U16 #Unsigned
MUCI_Counters.WrongCRC 0x9871 %U16 #Unsigned
MUCI_Counters.NoETXCharacterReceived 0x9872 %U16 #Unsigned
MUCI_Counters.GoodPacketReceived 0x9873 %U16 #Unsigned
MUCI_Counters.WTF 0x9874 %U16 #Unsigned
MUCI_Counters.NotSupportedCommand 0x9875 %U16 #Unsigned
MUCI_CRCGenerator_auchCRCLo[0] 0x857FA %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[1] 0x857FB %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[2] 0x857FC %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[3] 0x857FD %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[4] 0x857FE %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[5] 0x857FF %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[6] 0x85800 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[7] 0x85801 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[8] 0x85802 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[9] 0x85803 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[10] 0x85804 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[11] 0x85805 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[12] 0x85806 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[13] 0x85807 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[14] 0x85808 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[15] 0x85809 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[16] 0x8580A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[17] 0x8580B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[18] 0x8580C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[19] 0x8580D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[20] 0x8580E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[21] 0x8580F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[22] 0x85810 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[23] 0x85811 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[24] 0x85812 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[25] 0x85813 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[26] 0x85814 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[27] 0x85815 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[28] 0x85816 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[29] 0x85817 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[30] 0x85818 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[31] 0x85819 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[32] 0x8581A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[33] 0x8581B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[34] 0x8581C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[35] 0x8581D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[36] 0x8581E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[37] 0x8581F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[38] 0x85820 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[39] 0x85821 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[40] 0x85822 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[41] 0x85823 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[42] 0x85824 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[43] 0x85825 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[44] 0x85826 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[45] 0x85827 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[46] 0x85828 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[47] 0x85829 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[48] 0x8582A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[49] 0x8582B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[50] 0x8582C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[51] 0x8582D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[52] 0x8582E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[53] 0x8582F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[54] 0x85830 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[55] 0x85831 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[56] 0x85832 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[57] 0x85833 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[58] 0x85834 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[59] 0x85835 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[60] 0x85836 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[61] 0x85837 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[62] 0x85838 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[63] 0x85839 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[64] 0x8583A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[65] 0x8583B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[66] 0x8583C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[67] 0x8583D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[68] 0x8583E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[69] 0x8583F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[70] 0x85840 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[71] 0x85841 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[72] 0x85842 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[73] 0x85843 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[74] 0x85844 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[75] 0x85845 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[76] 0x85846 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[77] 0x85847 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[78] 0x85848 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[79] 0x85849 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[80] 0x8584A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[81] 0x8584B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[82] 0x8584C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[83] 0x8584D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[84] 0x8584E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[85] 0x8584F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[86] 0x85850 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[87] 0x85851 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[88] 0x85852 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[89] 0x85853 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[90] 0x85854 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[91] 0x85855 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[92] 0x85856 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[93] 0x85857 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[94] 0x85858 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[95] 0x85859 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[96] 0x8585A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[97] 0x8585B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[98] 0x8585C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[99] 0x8585D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[100] 0x8585E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[101] 0x8585F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[102] 0x85860 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[103] 0x85861 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[104] 0x85862 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[105] 0x85863 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[106] 0x85864 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[107] 0x85865 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[108] 0x85866 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[109] 0x85867 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[110] 0x85868 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[111] 0x85869 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[112] 0x8586A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[113] 0x8586B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[114] 0x8586C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[115] 0x8586D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[116] 0x8586E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[117] 0x8586F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[118] 0x85870 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[119] 0x85871 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[120] 0x85872 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[121] 0x85873 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[122] 0x85874 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[123] 0x85875 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[124] 0x85876 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[125] 0x85877 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[126] 0x85878 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[127] 0x85879 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[128] 0x8587A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[129] 0x8587B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[130] 0x8587C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[131] 0x8587D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[132] 0x8587E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[133] 0x8587F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[134] 0x85880 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[135] 0x85881 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[136] 0x85882 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[137] 0x85883 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[138] 0x85884 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[139] 0x85885 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[140] 0x85886 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[141] 0x85887 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[142] 0x85888 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[143] 0x85889 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[144] 0x8588A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[145] 0x8588B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[146] 0x8588C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[147] 0x8588D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[148] 0x8588E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[149] 0x8588F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[150] 0x85890 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[151] 0x85891 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[152] 0x85892 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[153] 0x85893 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[154] 0x85894 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[155] 0x85895 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[156] 0x85896 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[157] 0x85897 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[158] 0x85898 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[159] 0x85899 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[160] 0x8589A %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[161] 0x8589B %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[162] 0x8589C %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[163] 0x8589D %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[164] 0x8589E %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[165] 0x8589F %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[166] 0x858A0 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[167] 0x858A1 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[168] 0x858A2 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[169] 0x858A3 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[170] 0x858A4 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[171] 0x858A5 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[172] 0x858A6 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[173] 0x858A7 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[174] 0x858A8 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[175] 0x858A9 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[176] 0x858AA %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[177] 0x858AB %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[178] 0x858AC %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[179] 0x858AD %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[180] 0x858AE %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[181] 0x858AF %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[182] 0x858B0 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[183] 0x858B1 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[184] 0x858B2 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[185] 0x858B3 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[186] 0x858B4 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[187] 0x858B5 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[188] 0x858B6 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[189] 0x858B7 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[190] 0x858B8 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[191] 0x858B9 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[192] 0x858BA %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[193] 0x858BB %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[194] 0x858BC %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[195] 0x858BD %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[196] 0x858BE %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[197] 0x858BF %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[198] 0x858C0 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[199] 0x858C1 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[200] 0x858C2 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[201] 0x858C3 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[202] 0x858C4 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[203] 0x858C5 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[204] 0x858C6 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[205] 0x858C7 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[206] 0x858C8 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[207] 0x858C9 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[208] 0x858CA %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[209] 0x858CB %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[210] 0x858CC %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[211] 0x858CD %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[212] 0x858CE %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[213] 0x858CF %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[214] 0x858D0 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[215] 0x858D1 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[216] 0x858D2 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[217] 0x858D3 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[218] 0x858D4 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[219] 0x858D5 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[220] 0x858D6 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[221] 0x858D7 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[222] 0x858D8 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[223] 0x858D9 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[224] 0x858DA %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[225] 0x858DB %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[226] 0x858DC %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[227] 0x858DD %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[228] 0x858DE %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[229] 0x858DF %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[230] 0x858E0 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[231] 0x858E1 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[232] 0x858E2 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[233] 0x858E3 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[234] 0x858E4 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[235] 0x858E5 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[236] 0x858E6 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[237] 0x858E7 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[238] 0x858E8 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[239] 0x858E9 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[240] 0x858EA %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[241] 0x858EB %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[242] 0x858EC %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[243] 0x858ED %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[244] 0x858EE %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[245] 0x858EF %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[246] 0x858F0 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[247] 0x858F1 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[248] 0x858F2 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[249] 0x858F3 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[250] 0x858F4 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[251] 0x858F5 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[252] 0x858F6 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[253] 0x858F7 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[254] 0x858F8 %S16 #Signed
MUCI_CRCGenerator_auchCRCLo[255] 0x858F9 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[0] 0x856FA %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[1] 0x856FB %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[2] 0x856FC %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[3] 0x856FD %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[4] 0x856FE %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[5] 0x856FF %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[6] 0x85700 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[7] 0x85701 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[8] 0x85702 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[9] 0x85703 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[10] 0x85704 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[11] 0x85705 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[12] 0x85706 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[13] 0x85707 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[14] 0x85708 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[15] 0x85709 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[16] 0x8570A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[17] 0x8570B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[18] 0x8570C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[19] 0x8570D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[20] 0x8570E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[21] 0x8570F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[22] 0x85710 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[23] 0x85711 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[24] 0x85712 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[25] 0x85713 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[26] 0x85714 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[27] 0x85715 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[28] 0x85716 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[29] 0x85717 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[30] 0x85718 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[31] 0x85719 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[32] 0x8571A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[33] 0x8571B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[34] 0x8571C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[35] 0x8571D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[36] 0x8571E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[37] 0x8571F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[38] 0x85720 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[39] 0x85721 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[40] 0x85722 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[41] 0x85723 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[42] 0x85724 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[43] 0x85725 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[44] 0x85726 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[45] 0x85727 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[46] 0x85728 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[47] 0x85729 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[48] 0x8572A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[49] 0x8572B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[50] 0x8572C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[51] 0x8572D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[52] 0x8572E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[53] 0x8572F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[54] 0x85730 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[55] 0x85731 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[56] 0x85732 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[57] 0x85733 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[58] 0x85734 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[59] 0x85735 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[60] 0x85736 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[61] 0x85737 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[62] 0x85738 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[63] 0x85739 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[64] 0x8573A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[65] 0x8573B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[66] 0x8573C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[67] 0x8573D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[68] 0x8573E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[69] 0x8573F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[70] 0x85740 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[71] 0x85741 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[72] 0x85742 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[73] 0x85743 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[74] 0x85744 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[75] 0x85745 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[76] 0x85746 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[77] 0x85747 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[78] 0x85748 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[79] 0x85749 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[80] 0x8574A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[81] 0x8574B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[82] 0x8574C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[83] 0x8574D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[84] 0x8574E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[85] 0x8574F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[86] 0x85750 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[87] 0x85751 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[88] 0x85752 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[89] 0x85753 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[90] 0x85754 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[91] 0x85755 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[92] 0x85756 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[93] 0x85757 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[94] 0x85758 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[95] 0x85759 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[96] 0x8575A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[97] 0x8575B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[98] 0x8575C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[99] 0x8575D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[100] 0x8575E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[101] 0x8575F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[102] 0x85760 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[103] 0x85761 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[104] 0x85762 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[105] 0x85763 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[106] 0x85764 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[107] 0x85765 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[108] 0x85766 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[109] 0x85767 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[110] 0x85768 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[111] 0x85769 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[112] 0x8576A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[113] 0x8576B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[114] 0x8576C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[115] 0x8576D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[116] 0x8576E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[117] 0x8576F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[118] 0x85770 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[119] 0x85771 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[120] 0x85772 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[121] 0x85773 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[122] 0x85774 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[123] 0x85775 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[124] 0x85776 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[125] 0x85777 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[126] 0x85778 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[127] 0x85779 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[128] 0x8577A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[129] 0x8577B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[130] 0x8577C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[131] 0x8577D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[132] 0x8577E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[133] 0x8577F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[134] 0x85780 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[135] 0x85781 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[136] 0x85782 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[137] 0x85783 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[138] 0x85784 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[139] 0x85785 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[140] 0x85786 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[141] 0x85787 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[142] 0x85788 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[143] 0x85789 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[144] 0x8578A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[145] 0x8578B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[146] 0x8578C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[147] 0x8578D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[148] 0x8578E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[149] 0x8578F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[150] 0x85790 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[151] 0x85791 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[152] 0x85792 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[153] 0x85793 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[154] 0x85794 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[155] 0x85795 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[156] 0x85796 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[157] 0x85797 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[158] 0x85798 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[159] 0x85799 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[160] 0x8579A %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[161] 0x8579B %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[162] 0x8579C %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[163] 0x8579D %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[164] 0x8579E %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[165] 0x8579F %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[166] 0x857A0 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[167] 0x857A1 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[168] 0x857A2 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[169] 0x857A3 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[170] 0x857A4 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[171] 0x857A5 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[172] 0x857A6 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[173] 0x857A7 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[174] 0x857A8 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[175] 0x857A9 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[176] 0x857AA %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[177] 0x857AB %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[178] 0x857AC %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[179] 0x857AD %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[180] 0x857AE %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[181] 0x857AF %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[182] 0x857B0 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[183] 0x857B1 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[184] 0x857B2 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[185] 0x857B3 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[186] 0x857B4 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[187] 0x857B5 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[188] 0x857B6 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[189] 0x857B7 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[190] 0x857B8 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[191] 0x857B9 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[192] 0x857BA %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[193] 0x857BB %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[194] 0x857BC %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[195] 0x857BD %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[196] 0x857BE %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[197] 0x857BF %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[198] 0x857C0 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[199] 0x857C1 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[200] 0x857C2 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[201] 0x857C3 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[202] 0x857C4 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[203] 0x857C5 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[204] 0x857C6 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[205] 0x857C7 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[206] 0x857C8 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[207] 0x857C9 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[208] 0x857CA %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[209] 0x857CB %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[210] 0x857CC %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[211] 0x857CD %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[212] 0x857CE %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[213] 0x857CF %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[214] 0x857D0 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[215] 0x857D1 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[216] 0x857D2 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[217] 0x857D3 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[218] 0x857D4 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[219] 0x857D5 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[220] 0x857D6 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[221] 0x857D7 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[222] 0x857D8 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[223] 0x857D9 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[224] 0x857DA %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[225] 0x857DB %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[226] 0x857DC %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[227] 0x857DD %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[228] 0x857DE %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[229] 0x857DF %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[230] 0x857E0 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[231] 0x857E1 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[232] 0x857E2 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[233] 0x857E3 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[234] 0x857E4 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[235] 0x857E5 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[236] 0x857E6 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[237] 0x857E7 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[238] 0x857E8 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[239] 0x857E9 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[240] 0x857EA %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[241] 0x857EB %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[242] 0x857EC %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[243] 0x857ED %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[244] 0x857EE %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[245] 0x857EF %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[246] 0x857F0 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[247] 0x857F1 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[248] 0x857F2 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[249] 0x857F3 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[250] 0x857F4 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[251] 0x857F5 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[252] 0x857F6 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[253] 0x857F7 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[254] 0x857F8 %S16 #Signed
MUCI_CRCGenerator_auchCRCHi[255] 0x857F9 %S16 #Signed
FieldWatchError 0x984A %U32 #Unsigned
MUCI_RecorderLength 0x984C %U32 #Unsigned
MUCI_RecorderParameter.val_addr[0] 0x984E %U32 #Unsigned
MUCI_RecorderParameter.val_addr[1] 0x9850 %U32 #Unsigned
MUCI_RecorderParameter.val_addr[2] 0x9852 %U32 #Unsigned
MUCI_RecorderParameter.val_addr[3] 0x9854 %U32 #Unsigned
MUCI_RecorderParameter.sampled_date 0x9856 %U32 #Unsigned
MUCI_RecorderParameter.sampled_time 0x9858 %U32 #Unsigned
MUCI_RecorderParameter.sample_time 0x985A %U32 #Unsigned
MUCI_RecorderParameter.trig_level 0x985C %S32 #Signed
MUCI_RecorderParameter.state 0x985E %U16 #Unsigned
MUCI_RecorderParameter.start_idx 0x985F %U16 #Unsigned
MUCI_RecorderParameter.trigger_ch 0x9860 %U16 #Unsigned
MUCI_RecorderParameter.pretrigger 0x9861 %U16 #Unsigned
MUCI_RecorderParameter.trig_slope 0x9862 %U16 #Unsigned
MUCI_RecorderParameter.tnow 0x9863 %U16 #Unsigned
MUCI_RecorderParameter.tlevel_type 0x9864 %U16 #Unsigned
MUCI_RecorderParameter.idx 0x9865 %U16 #Unsigned
MUCI_RecorderParameter.div 0x9866 %U32 #Unsigned
MUCI_RecorderParameter.trig_ch_val_old 0x9868 %S32 #Signed
MUCI_RecorderParameter.trig_ch_val 0x986A %S32 #Signed
MUCI_RecorderParameter.trig_delay 0x986C %U16 #Unsigned
MUCI_RecorderParameter.end_idx 0x986D %U16 #Unsigned
MUCI_RecorderData[0][0] 0x8000 %U32 #Unsigned
MUCI_RecorderData[0][1] 0x8002 %U32 #Unsigned
MUCI_RecorderData[0][2] 0x8004 %U32 #Unsigned
MUCI_RecorderData[0][3] 0x8006 %U32 #Unsigned
MUCI_RecorderData[1][0] 0x8008 %U32 #Unsigned
MUCI_RecorderData[1][1] 0x800A %U32 #Unsigned
MUCI_RecorderData[1][2] 0x800C %U32 #Unsigned
MUCI_RecorderData[1][3] 0x800E %U32 #Unsigned
MUCI_RecorderData[2][0] 0x8010 %U32 #Unsigned
MUCI_RecorderData[2][1] 0x8012 %U32 #Unsigned
MUCI_RecorderData[2][2] 0x8014 %U32 #Unsigned
MUCI_RecorderData[2][3] 0x8016 %U32 #Unsigned
MUCI_RecorderData[3][0] 0x8018 %U32 #Unsigned
MUCI_RecorderData[3][1] 0x801A %U32 #Unsigned
MUCI_RecorderData[3][2] 0x801C %U32 #Unsigned
MUCI_RecorderData[3][3] 0x801E %U32 #Unsigned
MUCI_RecorderData[4][0] 0x8020 %U32 #Unsigned
MUCI_RecorderData[4][1] 0x8022 %U32 #Unsigned
MUCI_RecorderData[4][2] 0x8024 %U32 #Unsigned
MUCI_RecorderData[4][3] 0x8026 %U32 #Unsigned
MUCI_RecorderData[5][0] 0x8028 %U32 #Unsigned
MUCI_RecorderData[5][1] 0x802A %U32 #Unsigned
MUCI_RecorderData[5][2] 0x802C %U32 #Unsigned
MUCI_RecorderData[5][3] 0x802E %U32 #Unsigned
MUCI_RecorderData[6][0] 0x8030 %U32 #Unsigned
MUCI_RecorderData[6][1] 0x8032 %U32 #Unsigned
MUCI_RecorderData[6][2] 0x8034 %U32 #Unsigned
MUCI_RecorderData[6][3] 0x8036 %U32 #Unsigned
MUCI_RecorderData[7][0] 0x8038 %U32 #Unsigned
MUCI_RecorderData[7][1] 0x803A %U32 #Unsigned
MUCI_RecorderData[7][2] 0x803C %U32 #Unsigned
MUCI_RecorderData[7][3] 0x803E %U32 #Unsigned
MUCI_RecorderData[8][0] 0x8040 %U32 #Unsigned
MUCI_RecorderData[8][1] 0x8042 %U32 #Unsigned
MUCI_RecorderData[8][2] 0x8044 %U32 #Unsigned
MUCI_RecorderData[8][3] 0x8046 %U32 #Unsigned
MUCI_RecorderData[9][0] 0x8048 %U32 #Unsigned
MUCI_RecorderData[9][1] 0x804A %U32 #Unsigned
MUCI_RecorderData[9][2] 0x804C %U32 #Unsigned
MUCI_RecorderData[9][3] 0x804E %U32 #Unsigned
MUCI_RecorderData[10][0] 0x8050 %U32 #Unsigned
MUCI_RecorderData[10][1] 0x8052 %U32 #Unsigned
MUCI_RecorderData[10][2] 0x8054 %U32 #Unsigned
MUCI_RecorderData[10][3] 0x8056 %U32 #Unsigned
MUCI_RecorderData[11][0] 0x8058 %U32 #Unsigned
MUCI_RecorderData[11][1] 0x805A %U32 #Unsigned
MUCI_RecorderData[11][2] 0x805C %U32 #Unsigned
MUCI_RecorderData[11][3] 0x805E %U32 #Unsigned
MUCI_RecorderData[12][0] 0x8060 %U32 #Unsigned
MUCI_RecorderData[12][1] 0x8062 %U32 #Unsigned
MUCI_RecorderData[12][2] 0x8064 %U32 #Unsigned
MUCI_RecorderData[12][3] 0x8066 %U32 #Unsigned
MUCI_RecorderData[13][0] 0x8068 %U32 #Unsigned
MUCI_RecorderData[13][1] 0x806A %U32 #Unsigned
MUCI_RecorderData[13][2] 0x806C %U32 #Unsigned
MUCI_RecorderData[13][3] 0x806E %U32 #Unsigned
MUCI_RecorderData[14][0] 0x8070 %U32 #Unsigned
MUCI_RecorderData[14][1] 0x8072 %U32 #Unsigned
MUCI_RecorderData[14][2] 0x8074 %U32 #Unsigned
MUCI_RecorderData[14][3] 0x8076 %U32 #Unsigned
MUCI_RecorderData[15][0] 0x8078 %U32 #Unsigned
MUCI_RecorderData[15][1] 0x807A %U32 #Unsigned
MUCI_RecorderData[15][2] 0x807C %U32 #Unsigned
MUCI_RecorderData[15][3] 0x807E %U32 #Unsigned
MUCI_RecorderData[16][0] 0x8080 %U32 #Unsigned
MUCI_RecorderData[16][1] 0x8082 %U32 #Unsigned
MUCI_RecorderData[16][2] 0x8084 %U32 #Unsigned
MUCI_RecorderData[16][3] 0x8086 %U32 #Unsigned
MUCI_RecorderData[17][0] 0x8088 %U32 #Unsigned
MUCI_RecorderData[17][1] 0x808A %U32 #Unsigned
MUCI_RecorderData[17][2] 0x808C %U32 #Unsigned
MUCI_RecorderData[17][3] 0x808E %U32 #Unsigned
MUCI_RecorderData[18][0] 0x8090 %U32 #Unsigned
MUCI_RecorderData[18][1] 0x8092 %U32 #Unsigned
MUCI_RecorderData[18][2] 0x8094 %U32 #Unsigned
MUCI_RecorderData[18][3] 0x8096 %U32 #Unsigned
MUCI_RecorderData[19][0] 0x8098 %U32 #Unsigned
MUCI_RecorderData[19][1] 0x809A %U32 #Unsigned
MUCI_RecorderData[19][2] 0x809C %U32 #Unsigned
MUCI_RecorderData[19][3] 0x809E %U32 #Unsigned
MUCI_RecorderData[20][0] 0x80A0 %U32 #Unsigned
MUCI_RecorderData[20][1] 0x80A2 %U32 #Unsigned
MUCI_RecorderData[20][2] 0x80A4 %U32 #Unsigned
MUCI_RecorderData[20][3] 0x80A6 %U32 #Unsigned
MUCI_RecorderData[21][0] 0x80A8 %U32 #Unsigned
MUCI_RecorderData[21][1] 0x80AA %U32 #Unsigned
MUCI_RecorderData[21][2] 0x80AC %U32 #Unsigned
MUCI_RecorderData[21][3] 0x80AE %U32 #Unsigned
MUCI_RecorderData[22][0] 0x80B0 %U32 #Unsigned
MUCI_RecorderData[22][1] 0x80B2 %U32 #Unsigned
MUCI_RecorderData[22][2] 0x80B4 %U32 #Unsigned
MUCI_RecorderData[22][3] 0x80B6 %U32 #Unsigned
MUCI_RecorderData[23][0] 0x80B8 %U32 #Unsigned
MUCI_RecorderData[23][1] 0x80BA %U32 #Unsigned
MUCI_RecorderData[23][2] 0x80BC %U32 #Unsigned
MUCI_RecorderData[23][3] 0x80BE %U32 #Unsigned
MUCI_RecorderData[24][0] 0x80C0 %U32 #Unsigned
MUCI_RecorderData[24][1] 0x80C2 %U32 #Unsigned
MUCI_RecorderData[24][2] 0x80C4 %U32 #Unsigned
MUCI_RecorderData[24][3] 0x80C6 %U32 #Unsigned
MUCI_RecorderData[25][0] 0x80C8 %U32 #Unsigned
MUCI_RecorderData[25][1] 0x80CA %U32 #Unsigned
MUCI_RecorderData[25][2] 0x80CC %U32 #Unsigned
MUCI_RecorderData[25][3] 0x80CE %U32 #Unsigned
MUCI_RecorderData[26][0] 0x80D0 %U32 #Unsigned
MUCI_RecorderData[26][1] 0x80D2 %U32 #Unsigned
MUCI_RecorderData[26][2] 0x80D4 %U32 #Unsigned
MUCI_RecorderData[26][3] 0x80D6 %U32 #Unsigned
MUCI_RecorderData[27][0] 0x80D8 %U32 #Unsigned
MUCI_RecorderData[27][1] 0x80DA %U32 #Unsigned
MUCI_RecorderData[27][2] 0x80DC %U32 #Unsigned
MUCI_RecorderData[27][3] 0x80DE %U32 #Unsigned
MUCI_RecorderData[28][0] 0x80E0 %U32 #Unsigned
MUCI_RecorderData[28][1] 0x80E2 %U32 #Unsigned
MUCI_RecorderData[28][2] 0x80E4 %U32 #Unsigned
MUCI_RecorderData[28][3] 0x80E6 %U32 #Unsigned
MUCI_RecorderData[29][0] 0x80E8 %U32 #Unsigned
MUCI_RecorderData[29][1] 0x80EA %U32 #Unsigned
MUCI_RecorderData[29][2] 0x80EC %U32 #Unsigned
MUCI_RecorderData[29][3] 0x80EE %U32 #Unsigned
MUCI_RecorderData[30][0] 0x80F0 %U32 #Unsigned
MUCI_RecorderData[30][1] 0x80F2 %U32 #Unsigned
MUCI_RecorderData[30][2] 0x80F4 %U32 #Unsigned
MUCI_RecorderData[30][3] 0x80F6 %U32 #Unsigned
MUCI_RecorderData[31][0] 0x80F8 %U32 #Unsigned
MUCI_RecorderData[31][1] 0x80FA %U32 #Unsigned
MUCI_RecorderData[31][2] 0x80FC %U32 #Unsigned
MUCI_RecorderData[31][3] 0x80FE %U32 #Unsigned
MUCI_RecorderData[32][0] 0x8100 %U32 #Unsigned
MUCI_RecorderData[32][1] 0x8102 %U32 #Unsigned
MUCI_RecorderData[32][2] 0x8104 %U32 #Unsigned
MUCI_RecorderData[32][3] 0x8106 %U32 #Unsigned
MUCI_RecorderData[33][0] 0x8108 %U32 #Unsigned
MUCI_RecorderData[33][1] 0x810A %U32 #Unsigned
MUCI_RecorderData[33][2] 0x810C %U32 #Unsigned
MUCI_RecorderData[33][3] 0x810E %U32 #Unsigned
MUCI_RecorderData[34][0] 0x8110 %U32 #Unsigned
MUCI_RecorderData[34][1] 0x8112 %U32 #Unsigned
MUCI_RecorderData[34][2] 0x8114 %U32 #Unsigned
MUCI_RecorderData[34][3] 0x8116 %U32 #Unsigned
MUCI_RecorderData[35][0] 0x8118 %U32 #Unsigned
MUCI_RecorderData[35][1] 0x811A %U32 #Unsigned
MUCI_RecorderData[35][2] 0x811C %U32 #Unsigned
MUCI_RecorderData[35][3] 0x811E %U32 #Unsigned
MUCI_RecorderData[36][0] 0x8120 %U32 #Unsigned
MUCI_RecorderData[36][1] 0x8122 %U32 #Unsigned
MUCI_RecorderData[36][2] 0x8124 %U32 #Unsigned
MUCI_RecorderData[36][3] 0x8126 %U32 #Unsigned
MUCI_RecorderData[37][0] 0x8128 %U32 #Unsigned
MUCI_RecorderData[37][1] 0x812A %U32 #Unsigned
MUCI_RecorderData[37][2] 0x812C %U32 #Unsigned
MUCI_RecorderData[37][3] 0x812E %U32 #Unsigned
MUCI_RecorderData[38][0] 0x8130 %U32 #Unsigned
MUCI_RecorderData[38][1] 0x8132 %U32 #Unsigned
MUCI_RecorderData[38][2] 0x8134 %U32 #Unsigned
MUCI_RecorderData[38][3] 0x8136 %U32 #Unsigned
MUCI_RecorderData[39][0] 0x8138 %U32 #Unsigned
MUCI_RecorderData[39][1] 0x813A %U32 #Unsigned
MUCI_RecorderData[39][2] 0x813C %U32 #Unsigned
MUCI_RecorderData[39][3] 0x813E %U32 #Unsigned
MUCI_RecorderData[40][0] 0x8140 %U32 #Unsigned
MUCI_RecorderData[40][1] 0x8142 %U32 #Unsigned
MUCI_RecorderData[40][2] 0x8144 %U32 #Unsigned
MUCI_RecorderData[40][3] 0x8146 %U32 #Unsigned
MUCI_RecorderData[41][0] 0x8148 %U32 #Unsigned
MUCI_RecorderData[41][1] 0x814A %U32 #Unsigned
MUCI_RecorderData[41][2] 0x814C %U32 #Unsigned
MUCI_RecorderData[41][3] 0x814E %U32 #Unsigned
MUCI_RecorderData[42][0] 0x8150 %U32 #Unsigned
MUCI_RecorderData[42][1] 0x8152 %U32 #Unsigned
MUCI_RecorderData[42][2] 0x8154 %U32 #Unsigned
MUCI_RecorderData[42][3] 0x8156 %U32 #Unsigned
MUCI_RecorderData[43][0] 0x8158 %U32 #Unsigned
MUCI_RecorderData[43][1] 0x815A %U32 #Unsigned
MUCI_RecorderData[43][2] 0x815C %U32 #Unsigned
MUCI_RecorderData[43][3] 0x815E %U32 #Unsigned
MUCI_RecorderData[44][0] 0x8160 %U32 #Unsigned
MUCI_RecorderData[44][1] 0x8162 %U32 #Unsigned
MUCI_RecorderData[44][2] 0x8164 %U32 #Unsigned
MUCI_RecorderData[44][3] 0x8166 %U32 #Unsigned
MUCI_RecorderData[45][0] 0x8168 %U32 #Unsigned
MUCI_RecorderData[45][1] 0x816A %U32 #Unsigned
MUCI_RecorderData[45][2] 0x816C %U32 #Unsigned
MUCI_RecorderData[45][3] 0x816E %U32 #Unsigned
MUCI_RecorderData[46][0] 0x8170 %U32 #Unsigned
MUCI_RecorderData[46][1] 0x8172 %U32 #Unsigned
MUCI_RecorderData[46][2] 0x8174 %U32 #Unsigned
MUCI_RecorderData[46][3] 0x8176 %U32 #Unsigned
MUCI_RecorderData[47][0] 0x8178 %U32 #Unsigned
MUCI_RecorderData[47][1] 0x817A %U32 #Unsigned
MUCI_RecorderData[47][2] 0x817C %U32 #Unsigned
MUCI_RecorderData[47][3] 0x817E %U32 #Unsigned
MUCI_RecorderData[48][0] 0x8180 %U32 #Unsigned
MUCI_RecorderData[48][1] 0x8182 %U32 #Unsigned
MUCI_RecorderData[48][2] 0x8184 %U32 #Unsigned
MUCI_RecorderData[48][3] 0x8186 %U32 #Unsigned
MUCI_RecorderData[49][0] 0x8188 %U32 #Unsigned
MUCI_RecorderData[49][1] 0x818A %U32 #Unsigned
MUCI_RecorderData[49][2] 0x818C %U32 #Unsigned
MUCI_RecorderData[49][3] 0x818E %U32 #Unsigned
MUCI_RecorderData[50][0] 0x8190 %U32 #Unsigned
MUCI_RecorderData[50][1] 0x8192 %U32 #Unsigned
MUCI_RecorderData[50][2] 0x8194 %U32 #Unsigned
MUCI_RecorderData[50][3] 0x8196 %U32 #Unsigned
MUCI_RecorderData[51][0] 0x8198 %U32 #Unsigned
MUCI_RecorderData[51][1] 0x819A %U32 #Unsigned
MUCI_RecorderData[51][2] 0x819C %U32 #Unsigned
MUCI_RecorderData[51][3] 0x819E %U32 #Unsigned
MUCI_RecorderData[52][0] 0x81A0 %U32 #Unsigned
MUCI_RecorderData[52][1] 0x81A2 %U32 #Unsigned
MUCI_RecorderData[52][2] 0x81A4 %U32 #Unsigned
MUCI_RecorderData[52][3] 0x81A6 %U32 #Unsigned
MUCI_RecorderData[53][0] 0x81A8 %U32 #Unsigned
MUCI_RecorderData[53][1] 0x81AA %U32 #Unsigned
MUCI_RecorderData[53][2] 0x81AC %U32 #Unsigned
MUCI_RecorderData[53][3] 0x81AE %U32 #Unsigned
MUCI_RecorderData[54][0] 0x81B0 %U32 #Unsigned
MUCI_RecorderData[54][1] 0x81B2 %U32 #Unsigned
MUCI_RecorderData[54][2] 0x81B4 %U32 #Unsigned
MUCI_RecorderData[54][3] 0x81B6 %U32 #Unsigned
MUCI_RecorderData[55][0] 0x81B8 %U32 #Unsigned
MUCI_RecorderData[55][1] 0x81BA %U32 #Unsigned
MUCI_RecorderData[55][2] 0x81BC %U32 #Unsigned
MUCI_RecorderData[55][3] 0x81BE %U32 #Unsigned
MUCI_RecorderData[56][0] 0x81C0 %U32 #Unsigned
MUCI_RecorderData[56][1] 0x81C2 %U32 #Unsigned
MUCI_RecorderData[56][2] 0x81C4 %U32 #Unsigned
MUCI_RecorderData[56][3] 0x81C6 %U32 #Unsigned
MUCI_RecorderData[57][0] 0x81C8 %U32 #Unsigned
MUCI_RecorderData[57][1] 0x81CA %U32 #Unsigned
MUCI_RecorderData[57][2] 0x81CC %U32 #Unsigned
MUCI_RecorderData[57][3] 0x81CE %U32 #Unsigned
MUCI_RecorderData[58][0] 0x81D0 %U32 #Unsigned
MUCI_RecorderData[58][1] 0x81D2 %U32 #Unsigned
MUCI_RecorderData[58][2] 0x81D4 %U32 #Unsigned
MUCI_RecorderData[58][3] 0x81D6 %U32 #Unsigned
MUCI_RecorderData[59][0] 0x81D8 %U32 #Unsigned
MUCI_RecorderData[59][1] 0x81DA %U32 #Unsigned
MUCI_RecorderData[59][2] 0x81DC %U32 #Unsigned
MUCI_RecorderData[59][3] 0x81DE %U32 #Unsigned
MUCI_RecorderData[60][0] 0x81E0 %U32 #Unsigned
MUCI_RecorderData[60][1] 0x81E2 %U32 #Unsigned
MUCI_RecorderData[60][2] 0x81E4 %U32 #Unsigned
MUCI_RecorderData[60][3] 0x81E6 %U32 #Unsigned
MUCI_RecorderData[61][0] 0x81E8 %U32 #Unsigned
MUCI_RecorderData[61][1] 0x81EA %U32 #Unsigned
MUCI_RecorderData[61][2] 0x81EC %U32 #Unsigned
MUCI_RecorderData[61][3] 0x81EE %U32 #Unsigned
MUCI_RecorderData[62][0] 0x81F0 %U32 #Unsigned
MUCI_RecorderData[62][1] 0x81F2 %U32 #Unsigned
MUCI_RecorderData[62][2] 0x81F4 %U32 #Unsigned
MUCI_RecorderData[62][3] 0x81F6 %U32 #Unsigned
MUCI_RecorderData[63][0] 0x81F8 %U32 #Unsigned
MUCI_RecorderData[63][1] 0x81FA %U32 #Unsigned
MUCI_RecorderData[63][2] 0x81FC %U32 #Unsigned
MUCI_RecorderData[63][3] 0x81FE %U32 #Unsigned
MUCI_RecorderData[64][0] 0x8200 %U32 #Unsigned
MUCI_RecorderData[64][1] 0x8202 %U32 #Unsigned
MUCI_RecorderData[64][2] 0x8204 %U32 #Unsigned
MUCI_RecorderData[64][3] 0x8206 %U32 #Unsigned
MUCI_RecorderData[65][0] 0x8208 %U32 #Unsigned
MUCI_RecorderData[65][1] 0x820A %U32 #Unsigned
MUCI_RecorderData[65][2] 0x820C %U32 #Unsigned
MUCI_RecorderData[65][3] 0x820E %U32 #Unsigned
MUCI_RecorderData[66][0] 0x8210 %U32 #Unsigned
MUCI_RecorderData[66][1] 0x8212 %U32 #Unsigned
MUCI_RecorderData[66][2] 0x8214 %U32 #Unsigned
MUCI_RecorderData[66][3] 0x8216 %U32 #Unsigned
MUCI_RecorderData[67][0] 0x8218 %U32 #Unsigned
MUCI_RecorderData[67][1] 0x821A %U32 #Unsigned
MUCI_RecorderData[67][2] 0x821C %U32 #Unsigned
MUCI_RecorderData[67][3] 0x821E %U32 #Unsigned
MUCI_RecorderData[68][0] 0x8220 %U32 #Unsigned
MUCI_RecorderData[68][1] 0x8222 %U32 #Unsigned
MUCI_RecorderData[68][2] 0x8224 %U32 #Unsigned
MUCI_RecorderData[68][3] 0x8226 %U32 #Unsigned
MUCI_RecorderData[69][0] 0x8228 %U32 #Unsigned
MUCI_RecorderData[69][1] 0x822A %U32 #Unsigned
MUCI_RecorderData[69][2] 0x822C %U32 #Unsigned
MUCI_RecorderData[69][3] 0x822E %U32 #Unsigned
MUCI_RecorderData[70][0] 0x8230 %U32 #Unsigned
MUCI_RecorderData[70][1] 0x8232 %U32 #Unsigned
MUCI_RecorderData[70][2] 0x8234 %U32 #Unsigned
MUCI_RecorderData[70][3] 0x8236 %U32 #Unsigned
MUCI_RecorderData[71][0] 0x8238 %U32 #Unsigned
MUCI_RecorderData[71][1] 0x823A %U32 #Unsigned
MUCI_RecorderData[71][2] 0x823C %U32 #Unsigned
MUCI_RecorderData[71][3] 0x823E %U32 #Unsigned
MUCI_RecorderData[72][0] 0x8240 %U32 #Unsigned
MUCI_RecorderData[72][1] 0x8242 %U32 #Unsigned
MUCI_RecorderData[72][2] 0x8244 %U32 #Unsigned
MUCI_RecorderData[72][3] 0x8246 %U32 #Unsigned
MUCI_RecorderData[73][0] 0x8248 %U32 #Unsigned
MUCI_RecorderData[73][1] 0x824A %U32 #Unsigned
MUCI_RecorderData[73][2] 0x824C %U32 #Unsigned
MUCI_RecorderData[73][3] 0x824E %U32 #Unsigned
MUCI_RecorderData[74][0] 0x8250 %U32 #Unsigned
MUCI_RecorderData[74][1] 0x8252 %U32 #Unsigned
MUCI_RecorderData[74][2] 0x8254 %U32 #Unsigned
MUCI_RecorderData[74][3] 0x8256 %U32 #Unsigned
MUCI_RecorderData[75][0] 0x8258 %U32 #Unsigned
MUCI_RecorderData[75][1] 0x825A %U32 #Unsigned
MUCI_RecorderData[75][2] 0x825C %U32 #Unsigned
MUCI_RecorderData[75][3] 0x825E %U32 #Unsigned
MUCI_RecorderData[76][0] 0x8260 %U32 #Unsigned
MUCI_RecorderData[76][1] 0x8262 %U32 #Unsigned
MUCI_RecorderData[76][2] 0x8264 %U32 #Unsigned
MUCI_RecorderData[76][3] 0x8266 %U32 #Unsigned
MUCI_RecorderData[77][0] 0x8268 %U32 #Unsigned
MUCI_RecorderData[77][1] 0x826A %U32 #Unsigned
MUCI_RecorderData[77][2] 0x826C %U32 #Unsigned
MUCI_RecorderData[77][3] 0x826E %U32 #Unsigned
MUCI_RecorderData[78][0] 0x8270 %U32 #Unsigned
MUCI_RecorderData[78][1] 0x8272 %U32 #Unsigned
MUCI_RecorderData[78][2] 0x8274 %U32 #Unsigned
MUCI_RecorderData[78][3] 0x8276 %U32 #Unsigned
MUCI_RecorderData[79][0] 0x8278 %U32 #Unsigned
MUCI_RecorderData[79][1] 0x827A %U32 #Unsigned
MUCI_RecorderData[79][2] 0x827C %U32 #Unsigned
MUCI_RecorderData[79][3] 0x827E %U32 #Unsigned
MUCI_RecorderData[80][0] 0x8280 %U32 #Unsigned
MUCI_RecorderData[80][1] 0x8282 %U32 #Unsigned
MUCI_RecorderData[80][2] 0x8284 %U32 #Unsigned
MUCI_RecorderData[80][3] 0x8286 %U32 #Unsigned
MUCI_RecorderData[81][0] 0x8288 %U32 #Unsigned
MUCI_RecorderData[81][1] 0x828A %U32 #Unsigned
MUCI_RecorderData[81][2] 0x828C %U32 #Unsigned
MUCI_RecorderData[81][3] 0x828E %U32 #Unsigned
MUCI_RecorderData[82][0] 0x8290 %U32 #Unsigned
MUCI_RecorderData[82][1] 0x8292 %U32 #Unsigned
MUCI_RecorderData[82][2] 0x8294 %U32 #Unsigned
MUCI_RecorderData[82][3] 0x8296 %U32 #Unsigned
MUCI_RecorderData[83][0] 0x8298 %U32 #Unsigned
MUCI_RecorderData[83][1] 0x829A %U32 #Unsigned
MUCI_RecorderData[83][2] 0x829C %U32 #Unsigned
MUCI_RecorderData[83][3] 0x829E %U32 #Unsigned
MUCI_RecorderData[84][0] 0x82A0 %U32 #Unsigned
MUCI_RecorderData[84][1] 0x82A2 %U32 #Unsigned
MUCI_RecorderData[84][2] 0x82A4 %U32 #Unsigned
MUCI_RecorderData[84][3] 0x82A6 %U32 #Unsigned
MUCI_RecorderData[85][0] 0x82A8 %U32 #Unsigned
MUCI_RecorderData[85][1] 0x82AA %U32 #Unsigned
MUCI_RecorderData[85][2] 0x82AC %U32 #Unsigned
MUCI_RecorderData[85][3] 0x82AE %U32 #Unsigned
MUCI_RecorderData[86][0] 0x82B0 %U32 #Unsigned
MUCI_RecorderData[86][1] 0x82B2 %U32 #Unsigned
MUCI_RecorderData[86][2] 0x82B4 %U32 #Unsigned
MUCI_RecorderData[86][3] 0x82B6 %U32 #Unsigned
MUCI_RecorderData[87][0] 0x82B8 %U32 #Unsigned
MUCI_RecorderData[87][1] 0x82BA %U32 #Unsigned
MUCI_RecorderData[87][2] 0x82BC %U32 #Unsigned
MUCI_RecorderData[87][3] 0x82BE %U32 #Unsigned
MUCI_RecorderData[88][0] 0x82C0 %U32 #Unsigned
MUCI_RecorderData[88][1] 0x82C2 %U32 #Unsigned
MUCI_RecorderData[88][2] 0x82C4 %U32 #Unsigned
MUCI_RecorderData[88][3] 0x82C6 %U32 #Unsigned
MUCI_RecorderData[89][0] 0x82C8 %U32 #Unsigned
MUCI_RecorderData[89][1] 0x82CA %U32 #Unsigned
MUCI_RecorderData[89][2] 0x82CC %U32 #Unsigned
MUCI_RecorderData[89][3] 0x82CE %U32 #Unsigned
MUCI_RecorderData[90][0] 0x82D0 %U32 #Unsigned
MUCI_RecorderData[90][1] 0x82D2 %U32 #Unsigned
MUCI_RecorderData[90][2] 0x82D4 %U32 #Unsigned
MUCI_RecorderData[90][3] 0x82D6 %U32 #Unsigned
MUCI_RecorderData[91][0] 0x82D8 %U32 #Unsigned
MUCI_RecorderData[91][1] 0x82DA %U32 #Unsigned
MUCI_RecorderData[91][2] 0x82DC %U32 #Unsigned
MUCI_RecorderData[91][3] 0x82DE %U32 #Unsigned
MUCI_RecorderData[92][0] 0x82E0 %U32 #Unsigned
MUCI_RecorderData[92][1] 0x82E2 %U32 #Unsigned
MUCI_RecorderData[92][2] 0x82E4 %U32 #Unsigned
MUCI_RecorderData[92][3] 0x82E6 %U32 #Unsigned
MUCI_RecorderData[93][0] 0x82E8 %U32 #Unsigned
MUCI_RecorderData[93][1] 0x82EA %U32 #Unsigned
MUCI_RecorderData[93][2] 0x82EC %U32 #Unsigned
MUCI_RecorderData[93][3] 0x82EE %U32 #Unsigned
MUCI_RecorderData[94][0] 0x82F0 %U32 #Unsigned
MUCI_RecorderData[94][1] 0x82F2 %U32 #Unsigned
MUCI_RecorderData[94][2] 0x82F4 %U32 #Unsigned
MUCI_RecorderData[94][3] 0x82F6 %U32 #Unsigned
MUCI_RecorderData[95][0] 0x82F8 %U32 #Unsigned
MUCI_RecorderData[95][1] 0x82FA %U32 #Unsigned
MUCI_RecorderData[95][2] 0x82FC %U32 #Unsigned
MUCI_RecorderData[95][3] 0x82FE %U32 #Unsigned
MUCI_RecorderData[96][0] 0x8300 %U32 #Unsigned
MUCI_RecorderData[96][1] 0x8302 %U32 #Unsigned
MUCI_RecorderData[96][2] 0x8304 %U32 #Unsigned
MUCI_RecorderData[96][3] 0x8306 %U32 #Unsigned
MUCI_RecorderData[97][0] 0x8308 %U32 #Unsigned
MUCI_RecorderData[97][1] 0x830A %U32 #Unsigned
MUCI_RecorderData[97][2] 0x830C %U32 #Unsigned
MUCI_RecorderData[97][3] 0x830E %U32 #Unsigned
MUCI_RecorderData[98][0] 0x8310 %U32 #Unsigned
MUCI_RecorderData[98][1] 0x8312 %U32 #Unsigned
MUCI_RecorderData[98][2] 0x8314 %U32 #Unsigned
MUCI_RecorderData[98][3] 0x8316 %U32 #Unsigned
MUCI_RecorderData[99][0] 0x8318 %U32 #Unsigned
MUCI_RecorderData[99][1] 0x831A %U32 #Unsigned
MUCI_RecorderData[99][2] 0x831C %U32 #Unsigned
MUCI_RecorderData[99][3] 0x831E %U32 #Unsigned
MUCI_RecorderData[100][0] 0x8320 %U32 #Unsigned
MUCI_RecorderData[100][1] 0x8322 %U32 #Unsigned
MUCI_RecorderData[100][2] 0x8324 %U32 #Unsigned
MUCI_RecorderData[100][3] 0x8326 %U32 #Unsigned
MUCI_RecorderData[101][0] 0x8328 %U32 #Unsigned
MUCI_RecorderData[101][1] 0x832A %U32 #Unsigned
MUCI_RecorderData[101][2] 0x832C %U32 #Unsigned
MUCI_RecorderData[101][3] 0x832E %U32 #Unsigned
MUCI_RecorderData[102][0] 0x8330 %U32 #Unsigned
MUCI_RecorderData[102][1] 0x8332 %U32 #Unsigned
MUCI_RecorderData[102][2] 0x8334 %U32 #Unsigned
MUCI_RecorderData[102][3] 0x8336 %U32 #Unsigned
MUCI_RecorderData[103][0] 0x8338 %U32 #Unsigned
MUCI_RecorderData[103][1] 0x833A %U32 #Unsigned
MUCI_RecorderData[103][2] 0x833C %U32 #Unsigned
MUCI_RecorderData[103][3] 0x833E %U32 #Unsigned
MUCI_RecorderData[104][0] 0x8340 %U32 #Unsigned
MUCI_RecorderData[104][1] 0x8342 %U32 #Unsigned
MUCI_RecorderData[104][2] 0x8344 %U32 #Unsigned
MUCI_RecorderData[104][3] 0x8346 %U32 #Unsigned
MUCI_RecorderData[105][0] 0x8348 %U32 #Unsigned
MUCI_RecorderData[105][1] 0x834A %U32 #Unsigned
MUCI_RecorderData[105][2] 0x834C %U32 #Unsigned
MUCI_RecorderData[105][3] 0x834E %U32 #Unsigned
MUCI_RecorderData[106][0] 0x8350 %U32 #Unsigned
MUCI_RecorderData[106][1] 0x8352 %U32 #Unsigned
MUCI_RecorderData[106][2] 0x8354 %U32 #Unsigned
MUCI_RecorderData[106][3] 0x8356 %U32 #Unsigned
MUCI_RecorderData[107][0] 0x8358 %U32 #Unsigned
MUCI_RecorderData[107][1] 0x835A %U32 #Unsigned
MUCI_RecorderData[107][2] 0x835C %U32 #Unsigned
MUCI_RecorderData[107][3] 0x835E %U32 #Unsigned
MUCI_RecorderData[108][0] 0x8360 %U32 #Unsigned
MUCI_RecorderData[108][1] 0x8362 %U32 #Unsigned
MUCI_RecorderData[108][2] 0x8364 %U32 #Unsigned
MUCI_RecorderData[108][3] 0x8366 %U32 #Unsigned
MUCI_RecorderData[109][0] 0x8368 %U32 #Unsigned
MUCI_RecorderData[109][1] 0x836A %U32 #Unsigned
MUCI_RecorderData[109][2] 0x836C %U32 #Unsigned
MUCI_RecorderData[109][3] 0x836E %U32 #Unsigned
MUCI_RecorderData[110][0] 0x8370 %U32 #Unsigned
MUCI_RecorderData[110][1] 0x8372 %U32 #Unsigned
MUCI_RecorderData[110][2] 0x8374 %U32 #Unsigned
MUCI_RecorderData[110][3] 0x8376 %U32 #Unsigned
MUCI_RecorderData[111][0] 0x8378 %U32 #Unsigned
MUCI_RecorderData[111][1] 0x837A %U32 #Unsigned
MUCI_RecorderData[111][2] 0x837C %U32 #Unsigned
MUCI_RecorderData[111][3] 0x837E %U32 #Unsigned
MUCI_RecorderData[112][0] 0x8380 %U32 #Unsigned
MUCI_RecorderData[112][1] 0x8382 %U32 #Unsigned
MUCI_RecorderData[112][2] 0x8384 %U32 #Unsigned
MUCI_RecorderData[112][3] 0x8386 %U32 #Unsigned
MUCI_RecorderData[113][0] 0x8388 %U32 #Unsigned
MUCI_RecorderData[113][1] 0x838A %U32 #Unsigned
MUCI_RecorderData[113][2] 0x838C %U32 #Unsigned
MUCI_RecorderData[113][3] 0x838E %U32 #Unsigned
MUCI_RecorderData[114][0] 0x8390 %U32 #Unsigned
MUCI_RecorderData[114][1] 0x8392 %U32 #Unsigned
MUCI_RecorderData[114][2] 0x8394 %U32 #Unsigned
MUCI_RecorderData[114][3] 0x8396 %U32 #Unsigned
MUCI_RecorderData[115][0] 0x8398 %U32 #Unsigned
MUCI_RecorderData[115][1] 0x839A %U32 #Unsigned
MUCI_RecorderData[115][2] 0x839C %U32 #Unsigned
MUCI_RecorderData[115][3] 0x839E %U32 #Unsigned
MUCI_RecorderData[116][0] 0x83A0 %U32 #Unsigned
MUCI_RecorderData[116][1] 0x83A2 %U32 #Unsigned
MUCI_RecorderData[116][2] 0x83A4 %U32 #Unsigned
MUCI_RecorderData[116][3] 0x83A6 %U32 #Unsigned
MUCI_RecorderData[117][0] 0x83A8 %U32 #Unsigned
MUCI_RecorderData[117][1] 0x83AA %U32 #Unsigned
MUCI_RecorderData[117][2] 0x83AC %U32 #Unsigned
MUCI_RecorderData[117][3] 0x83AE %U32 #Unsigned
MUCI_RecorderData[118][0] 0x83B0 %U32 #Unsigned
MUCI_RecorderData[118][1] 0x83B2 %U32 #Unsigned
MUCI_RecorderData[118][2] 0x83B4 %U32 #Unsigned
MUCI_RecorderData[118][3] 0x83B6 %U32 #Unsigned
MUCI_RecorderData[119][0] 0x83B8 %U32 #Unsigned
MUCI_RecorderData[119][1] 0x83BA %U32 #Unsigned
MUCI_RecorderData[119][2] 0x83BC %U32 #Unsigned
MUCI_RecorderData[119][3] 0x83BE %U32 #Unsigned
MUCI_RecorderData[120][0] 0x83C0 %U32 #Unsigned
MUCI_RecorderData[120][1] 0x83C2 %U32 #Unsigned
MUCI_RecorderData[120][2] 0x83C4 %U32 #Unsigned
MUCI_RecorderData[120][3] 0x83C6 %U32 #Unsigned
MUCI_RecorderData[121][0] 0x83C8 %U32 #Unsigned
MUCI_RecorderData[121][1] 0x83CA %U32 #Unsigned
MUCI_RecorderData[121][2] 0x83CC %U32 #Unsigned
MUCI_RecorderData[121][3] 0x83CE %U32 #Unsigned
MUCI_RecorderData[122][0] 0x83D0 %U32 #Unsigned
MUCI_RecorderData[122][1] 0x83D2 %U32 #Unsigned
MUCI_RecorderData[122][2] 0x83D4 %U32 #Unsigned
MUCI_RecorderData[122][3] 0x83D6 %U32 #Unsigned
MUCI_RecorderData[123][0] 0x83D8 %U32 #Unsigned
MUCI_RecorderData[123][1] 0x83DA %U32 #Unsigned
MUCI_RecorderData[123][2] 0x83DC %U32 #Unsigned
MUCI_RecorderData[123][3] 0x83DE %U32 #Unsigned
MUCI_RecorderData[124][0] 0x83E0 %U32 #Unsigned
MUCI_RecorderData[124][1] 0x83E2 %U32 #Unsigned
MUCI_RecorderData[124][2] 0x83E4 %U32 #Unsigned
MUCI_RecorderData[124][3] 0x83E6 %U32 #Unsigned
MUCI_RecorderData[125][0] 0x83E8 %U32 #Unsigned
MUCI_RecorderData[125][1] 0x83EA %U32 #Unsigned
MUCI_RecorderData[125][2] 0x83EC %U32 #Unsigned
MUCI_RecorderData[125][3] 0x83EE %U32 #Unsigned
MUCI_RecorderData[126][0] 0x83F0 %U32 #Unsigned
MUCI_RecorderData[126][1] 0x83F2 %U32 #Unsigned
MUCI_RecorderData[126][2] 0x83F4 %U32 #Unsigned
MUCI_RecorderData[126][3] 0x83F6 %U32 #Unsigned
MUCI_RecorderData[127][0] 0x83F8 %U32 #Unsigned
MUCI_RecorderData[127][1] 0x83FA %U32 #Unsigned
MUCI_RecorderData[127][2] 0x83FC %U32 #Unsigned
MUCI_RecorderData[127][3] 0x83FE %U32 #Unsigned
MUCI_RecorderData[128][0] 0x8400 %U32 #Unsigned
MUCI_RecorderData[128][1] 0x8402 %U32 #Unsigned
MUCI_RecorderData[128][2] 0x8404 %U32 #Unsigned
MUCI_RecorderData[128][3] 0x8406 %U32 #Unsigned
MUCI_RecorderData[129][0] 0x8408 %U32 #Unsigned
MUCI_RecorderData[129][1] 0x840A %U32 #Unsigned
MUCI_RecorderData[129][2] 0x840C %U32 #Unsigned
MUCI_RecorderData[129][3] 0x840E %U32 #Unsigned
MUCI_RecorderData[130][0] 0x8410 %U32 #Unsigned
MUCI_RecorderData[130][1] 0x8412 %U32 #Unsigned
MUCI_RecorderData[130][2] 0x8414 %U32 #Unsigned
MUCI_RecorderData[130][3] 0x8416 %U32 #Unsigned
MUCI_RecorderData[131][0] 0x8418 %U32 #Unsigned
MUCI_RecorderData[131][1] 0x841A %U32 #Unsigned
MUCI_RecorderData[131][2] 0x841C %U32 #Unsigned
MUCI_RecorderData[131][3] 0x841E %U32 #Unsigned
MUCI_RecorderData[132][0] 0x8420 %U32 #Unsigned
MUCI_RecorderData[132][1] 0x8422 %U32 #Unsigned
MUCI_RecorderData[132][2] 0x8424 %U32 #Unsigned
MUCI_RecorderData[132][3] 0x8426 %U32 #Unsigned
MUCI_RecorderData[133][0] 0x8428 %U32 #Unsigned
MUCI_RecorderData[133][1] 0x842A %U32 #Unsigned
MUCI_RecorderData[133][2] 0x842C %U32 #Unsigned
MUCI_RecorderData[133][3] 0x842E %U32 #Unsigned
MUCI_RecorderData[134][0] 0x8430 %U32 #Unsigned
MUCI_RecorderData[134][1] 0x8432 %U32 #Unsigned
MUCI_RecorderData[134][2] 0x8434 %U32 #Unsigned
MUCI_RecorderData[134][3] 0x8436 %U32 #Unsigned
MUCI_RecorderData[135][0] 0x8438 %U32 #Unsigned
MUCI_RecorderData[135][1] 0x843A %U32 #Unsigned
MUCI_RecorderData[135][2] 0x843C %U32 #Unsigned
MUCI_RecorderData[135][3] 0x843E %U32 #Unsigned
MUCI_RecorderData[136][0] 0x8440 %U32 #Unsigned
MUCI_RecorderData[136][1] 0x8442 %U32 #Unsigned
MUCI_RecorderData[136][2] 0x8444 %U32 #Unsigned
MUCI_RecorderData[136][3] 0x8446 %U32 #Unsigned
MUCI_RecorderData[137][0] 0x8448 %U32 #Unsigned
MUCI_RecorderData[137][1] 0x844A %U32 #Unsigned
MUCI_RecorderData[137][2] 0x844C %U32 #Unsigned
MUCI_RecorderData[137][3] 0x844E %U32 #Unsigned
MUCI_RecorderData[138][0] 0x8450 %U32 #Unsigned
MUCI_RecorderData[138][1] 0x8452 %U32 #Unsigned
MUCI_RecorderData[138][2] 0x8454 %U32 #Unsigned
MUCI_RecorderData[138][3] 0x8456 %U32 #Unsigned
MUCI_RecorderData[139][0] 0x8458 %U32 #Unsigned
MUCI_RecorderData[139][1] 0x845A %U32 #Unsigned
MUCI_RecorderData[139][2] 0x845C %U32 #Unsigned
MUCI_RecorderData[139][3] 0x845E %U32 #Unsigned
MUCI_RecorderData[140][0] 0x8460 %U32 #Unsigned
MUCI_RecorderData[140][1] 0x8462 %U32 #Unsigned
MUCI_RecorderData[140][2] 0x8464 %U32 #Unsigned
MUCI_RecorderData[140][3] 0x8466 %U32 #Unsigned
MUCI_RecorderData[141][0] 0x8468 %U32 #Unsigned
MUCI_RecorderData[141][1] 0x846A %U32 #Unsigned
MUCI_RecorderData[141][2] 0x846C %U32 #Unsigned
MUCI_RecorderData[141][3] 0x846E %U32 #Unsigned
MUCI_RecorderData[142][0] 0x8470 %U32 #Unsigned
MUCI_RecorderData[142][1] 0x8472 %U32 #Unsigned
MUCI_RecorderData[142][2] 0x8474 %U32 #Unsigned
MUCI_RecorderData[142][3] 0x8476 %U32 #Unsigned
MUCI_RecorderData[143][0] 0x8478 %U32 #Unsigned
MUCI_RecorderData[143][1] 0x847A %U32 #Unsigned
MUCI_RecorderData[143][2] 0x847C %U32 #Unsigned
MUCI_RecorderData[143][3] 0x847E %U32 #Unsigned
MUCI_RecorderData[144][0] 0x8480 %U32 #Unsigned
MUCI_RecorderData[144][1] 0x8482 %U32 #Unsigned
MUCI_RecorderData[144][2] 0x8484 %U32 #Unsigned
MUCI_RecorderData[144][3] 0x8486 %U32 #Unsigned
MUCI_RecorderData[145][0] 0x8488 %U32 #Unsigned
MUCI_RecorderData[145][1] 0x848A %U32 #Unsigned
MUCI_RecorderData[145][2] 0x848C %U32 #Unsigned
MUCI_RecorderData[145][3] 0x848E %U32 #Unsigned
MUCI_RecorderData[146][0] 0x8490 %U32 #Unsigned
MUCI_RecorderData[146][1] 0x8492 %U32 #Unsigned
MUCI_RecorderData[146][2] 0x8494 %U32 #Unsigned
MUCI_RecorderData[146][3] 0x8496 %U32 #Unsigned
MUCI_RecorderData[147][0] 0x8498 %U32 #Unsigned
MUCI_RecorderData[147][1] 0x849A %U32 #Unsigned
MUCI_RecorderData[147][2] 0x849C %U32 #Unsigned
MUCI_RecorderData[147][3] 0x849E %U32 #Unsigned
MUCI_RecorderData[148][0] 0x84A0 %U32 #Unsigned
MUCI_RecorderData[148][1] 0x84A2 %U32 #Unsigned
MUCI_RecorderData[148][2] 0x84A4 %U32 #Unsigned
MUCI_RecorderData[148][3] 0x84A6 %U32 #Unsigned
MUCI_RecorderData[149][0] 0x84A8 %U32 #Unsigned
MUCI_RecorderData[149][1] 0x84AA %U32 #Unsigned
MUCI_RecorderData[149][2] 0x84AC %U32 #Unsigned
MUCI_RecorderData[149][3] 0x84AE %U32 #Unsigned
MUCI_RecorderData[150][0] 0x84B0 %U32 #Unsigned
MUCI_RecorderData[150][1] 0x84B2 %U32 #Unsigned
MUCI_RecorderData[150][2] 0x84B4 %U32 #Unsigned
MUCI_RecorderData[150][3] 0x84B6 %U32 #Unsigned
MUCI_RecorderData[151][0] 0x84B8 %U32 #Unsigned
MUCI_RecorderData[151][1] 0x84BA %U32 #Unsigned
MUCI_RecorderData[151][2] 0x84BC %U32 #Unsigned
MUCI_RecorderData[151][3] 0x84BE %U32 #Unsigned
MUCI_RecorderData[152][0] 0x84C0 %U32 #Unsigned
MUCI_RecorderData[152][1] 0x84C2 %U32 #Unsigned
MUCI_RecorderData[152][2] 0x84C4 %U32 #Unsigned
MUCI_RecorderData[152][3] 0x84C6 %U32 #Unsigned
MUCI_RecorderData[153][0] 0x84C8 %U32 #Unsigned
MUCI_RecorderData[153][1] 0x84CA %U32 #Unsigned
MUCI_RecorderData[153][2] 0x84CC %U32 #Unsigned
MUCI_RecorderData[153][3] 0x84CE %U32 #Unsigned
MUCI_RecorderData[154][0] 0x84D0 %U32 #Unsigned
MUCI_RecorderData[154][1] 0x84D2 %U32 #Unsigned
MUCI_RecorderData[154][2] 0x84D4 %U32 #Unsigned
MUCI_RecorderData[154][3] 0x84D6 %U32 #Unsigned
MUCI_RecorderData[155][0] 0x84D8 %U32 #Unsigned
MUCI_RecorderData[155][1] 0x84DA %U32 #Unsigned
MUCI_RecorderData[155][2] 0x84DC %U32 #Unsigned
MUCI_RecorderData[155][3] 0x84DE %U32 #Unsigned
MUCI_RecorderData[156][0] 0x84E0 %U32 #Unsigned
MUCI_RecorderData[156][1] 0x84E2 %U32 #Unsigned
MUCI_RecorderData[156][2] 0x84E4 %U32 #Unsigned
MUCI_RecorderData[156][3] 0x84E6 %U32 #Unsigned
MUCI_RecorderData[157][0] 0x84E8 %U32 #Unsigned
MUCI_RecorderData[157][1] 0x84EA %U32 #Unsigned
MUCI_RecorderData[157][2] 0x84EC %U32 #Unsigned
MUCI_RecorderData[157][3] 0x84EE %U32 #Unsigned
MUCI_RecorderData[158][0] 0x84F0 %U32 #Unsigned
MUCI_RecorderData[158][1] 0x84F2 %U32 #Unsigned
MUCI_RecorderData[158][2] 0x84F4 %U32 #Unsigned
MUCI_RecorderData[158][3] 0x84F6 %U32 #Unsigned
MUCI_RecorderData[159][0] 0x84F8 %U32 #Unsigned
MUCI_RecorderData[159][1] 0x84FA %U32 #Unsigned
MUCI_RecorderData[159][2] 0x84FC %U32 #Unsigned
MUCI_RecorderData[159][3] 0x84FE %U32 #Unsigned
MUCI_RecorderData[160][0] 0x8500 %U32 #Unsigned
MUCI_RecorderData[160][1] 0x8502 %U32 #Unsigned
MUCI_RecorderData[160][2] 0x8504 %U32 #Unsigned
MUCI_RecorderData[160][3] 0x8506 %U32 #Unsigned
MUCI_RecorderData[161][0] 0x8508 %U32 #Unsigned
MUCI_RecorderData[161][1] 0x850A %U32 #Unsigned
MUCI_RecorderData[161][2] 0x850C %U32 #Unsigned
MUCI_RecorderData[161][3] 0x850E %U32 #Unsigned
MUCI_RecorderData[162][0] 0x8510 %U32 #Unsigned
MUCI_RecorderData[162][1] 0x8512 %U32 #Unsigned
MUCI_RecorderData[162][2] 0x8514 %U32 #Unsigned
MUCI_RecorderData[162][3] 0x8516 %U32 #Unsigned
MUCI_RecorderData[163][0] 0x8518 %U32 #Unsigned
MUCI_RecorderData[163][1] 0x851A %U32 #Unsigned
MUCI_RecorderData[163][2] 0x851C %U32 #Unsigned
MUCI_RecorderData[163][3] 0x851E %U32 #Unsigned
MUCI_RecorderData[164][0] 0x8520 %U32 #Unsigned
MUCI_RecorderData[164][1] 0x8522 %U32 #Unsigned
MUCI_RecorderData[164][2] 0x8524 %U32 #Unsigned
MUCI_RecorderData[164][3] 0x8526 %U32 #Unsigned
MUCI_RecorderData[165][0] 0x8528 %U32 #Unsigned
MUCI_RecorderData[165][1] 0x852A %U32 #Unsigned
MUCI_RecorderData[165][2] 0x852C %U32 #Unsigned
MUCI_RecorderData[165][3] 0x852E %U32 #Unsigned
MUCI_RecorderData[166][0] 0x8530 %U32 #Unsigned
MUCI_RecorderData[166][1] 0x8532 %U32 #Unsigned
MUCI_RecorderData[166][2] 0x8534 %U32 #Unsigned
MUCI_RecorderData[166][3] 0x8536 %U32 #Unsigned
MUCI_RecorderData[167][0] 0x8538 %U32 #Unsigned
MUCI_RecorderData[167][1] 0x853A %U32 #Unsigned
MUCI_RecorderData[167][2] 0x853C %U32 #Unsigned
MUCI_RecorderData[167][3] 0x853E %U32 #Unsigned
MUCI_RecorderData[168][0] 0x8540 %U32 #Unsigned
MUCI_RecorderData[168][1] 0x8542 %U32 #Unsigned
MUCI_RecorderData[168][2] 0x8544 %U32 #Unsigned
MUCI_RecorderData[168][3] 0x8546 %U32 #Unsigned
MUCI_RecorderData[169][0] 0x8548 %U32 #Unsigned
MUCI_RecorderData[169][1] 0x854A %U32 #Unsigned
MUCI_RecorderData[169][2] 0x854C %U32 #Unsigned
MUCI_RecorderData[169][3] 0x854E %U32 #Unsigned
MUCI_RecorderData[170][0] 0x8550 %U32 #Unsigned
MUCI_RecorderData[170][1] 0x8552 %U32 #Unsigned
MUCI_RecorderData[170][2] 0x8554 %U32 #Unsigned
MUCI_RecorderData[170][3] 0x8556 %U32 #Unsigned
MUCI_RecorderData[171][0] 0x8558 %U32 #Unsigned
MUCI_RecorderData[171][1] 0x855A %U32 #Unsigned
MUCI_RecorderData[171][2] 0x855C %U32 #Unsigned
MUCI_RecorderData[171][3] 0x855E %U32 #Unsigned
MUCI_RecorderData[172][0] 0x8560 %U32 #Unsigned
MUCI_RecorderData[172][1] 0x8562 %U32 #Unsigned
MUCI_RecorderData[172][2] 0x8564 %U32 #Unsigned
MUCI_RecorderData[172][3] 0x8566 %U32 #Unsigned
MUCI_RecorderData[173][0] 0x8568 %U32 #Unsigned
MUCI_RecorderData[173][1] 0x856A %U32 #Unsigned
MUCI_RecorderData[173][2] 0x856C %U32 #Unsigned
MUCI_RecorderData[173][3] 0x856E %U32 #Unsigned
MUCI_RecorderData[174][0] 0x8570 %U32 #Unsigned
MUCI_RecorderData[174][1] 0x8572 %U32 #Unsigned
MUCI_RecorderData[174][2] 0x8574 %U32 #Unsigned
MUCI_RecorderData[174][3] 0x8576 %U32 #Unsigned
MUCI_RecorderData[175][0] 0x8578 %U32 #Unsigned
MUCI_RecorderData[175][1] 0x857A %U32 #Unsigned
MUCI_RecorderData[175][2] 0x857C %U32 #Unsigned
MUCI_RecorderData[175][3] 0x857E %U32 #Unsigned
MUCI_RecorderData[176][0] 0x8580 %U32 #Unsigned
MUCI_RecorderData[176][1] 0x8582 %U32 #Unsigned
MUCI_RecorderData[176][2] 0x8584 %U32 #Unsigned
MUCI_RecorderData[176][3] 0x8586 %U32 #Unsigned
MUCI_RecorderData[177][0] 0x8588 %U32 #Unsigned
MUCI_RecorderData[177][1] 0x858A %U32 #Unsigned
MUCI_RecorderData[177][2] 0x858C %U32 #Unsigned
MUCI_RecorderData[177][3] 0x858E %U32 #Unsigned
MUCI_RecorderData[178][0] 0x8590 %U32 #Unsigned
MUCI_RecorderData[178][1] 0x8592 %U32 #Unsigned
MUCI_RecorderData[178][2] 0x8594 %U32 #Unsigned
MUCI_RecorderData[178][3] 0x8596 %U32 #Unsigned
MUCI_RecorderData[179][0] 0x8598 %U32 #Unsigned
MUCI_RecorderData[179][1] 0x859A %U32 #Unsigned
MUCI_RecorderData[179][2] 0x859C %U32 #Unsigned
MUCI_RecorderData[179][3] 0x859E %U32 #Unsigned
MUCI_RecorderData[180][0] 0x85A0 %U32 #Unsigned
MUCI_RecorderData[180][1] 0x85A2 %U32 #Unsigned
MUCI_RecorderData[180][2] 0x85A4 %U32 #Unsigned
MUCI_RecorderData[180][3] 0x85A6 %U32 #Unsigned
MUCI_RecorderData[181][0] 0x85A8 %U32 #Unsigned
MUCI_RecorderData[181][1] 0x85AA %U32 #Unsigned
MUCI_RecorderData[181][2] 0x85AC %U32 #Unsigned
MUCI_RecorderData[181][3] 0x85AE %U32 #Unsigned
MUCI_RecorderData[182][0] 0x85B0 %U32 #Unsigned
MUCI_RecorderData[182][1] 0x85B2 %U32 #Unsigned
MUCI_RecorderData[182][2] 0x85B4 %U32 #Unsigned
MUCI_RecorderData[182][3] 0x85B6 %U32 #Unsigned
MUCI_RecorderData[183][0] 0x85B8 %U32 #Unsigned
MUCI_RecorderData[183][1] 0x85BA %U32 #Unsigned
MUCI_RecorderData[183][2] 0x85BC %U32 #Unsigned
MUCI_RecorderData[183][3] 0x85BE %U32 #Unsigned
MUCI_RecorderData[184][0] 0x85C0 %U32 #Unsigned
MUCI_RecorderData[184][1] 0x85C2 %U32 #Unsigned
MUCI_RecorderData[184][2] 0x85C4 %U32 #Unsigned
MUCI_RecorderData[184][3] 0x85C6 %U32 #Unsigned
MUCI_RecorderData[185][0] 0x85C8 %U32 #Unsigned
MUCI_RecorderData[185][1] 0x85CA %U32 #Unsigned
MUCI_RecorderData[185][2] 0x85CC %U32 #Unsigned
MUCI_RecorderData[185][3] 0x85CE %U32 #Unsigned
MUCI_RecorderData[186][0] 0x85D0 %U32 #Unsigned
MUCI_RecorderData[186][1] 0x85D2 %U32 #Unsigned
MUCI_RecorderData[186][2] 0x85D4 %U32 #Unsigned
MUCI_RecorderData[186][3] 0x85D6 %U32 #Unsigned
MUCI_RecorderData[187][0] 0x85D8 %U32 #Unsigned
MUCI_RecorderData[187][1] 0x85DA %U32 #Unsigned
MUCI_RecorderData[187][2] 0x85DC %U32 #Unsigned
MUCI_RecorderData[187][3] 0x85DE %U32 #Unsigned
MUCI_RecorderData[188][0] 0x85E0 %U32 #Unsigned
MUCI_RecorderData[188][1] 0x85E2 %U32 #Unsigned
MUCI_RecorderData[188][2] 0x85E4 %U32 #Unsigned
MUCI_RecorderData[188][3] 0x85E6 %U32 #Unsigned
MUCI_RecorderData[189][0] 0x85E8 %U32 #Unsigned
MUCI_RecorderData[189][1] 0x85EA %U32 #Unsigned
MUCI_RecorderData[189][2] 0x85EC %U32 #Unsigned
MUCI_RecorderData[189][3] 0x85EE %U32 #Unsigned
MUCI_RecorderData[190][0] 0x85F0 %U32 #Unsigned
MUCI_RecorderData[190][1] 0x85F2 %U32 #Unsigned
MUCI_RecorderData[190][2] 0x85F4 %U32 #Unsigned
MUCI_RecorderData[190][3] 0x85F6 %U32 #Unsigned
MUCI_RecorderData[191][0] 0x85F8 %U32 #Unsigned
MUCI_RecorderData[191][1] 0x85FA %U32 #Unsigned
MUCI_RecorderData[191][2] 0x85FC %U32 #Unsigned
MUCI_RecorderData[191][3] 0x85FE %U32 #Unsigned
MUCI_RecorderData[192][0] 0x8600 %U32 #Unsigned
MUCI_RecorderData[192][1] 0x8602 %U32 #Unsigned
MUCI_RecorderData[192][2] 0x8604 %U32 #Unsigned
MUCI_RecorderData[192][3] 0x8606 %U32 #Unsigned
MUCI_RecorderData[193][0] 0x8608 %U32 #Unsigned
MUCI_RecorderData[193][1] 0x860A %U32 #Unsigned
MUCI_RecorderData[193][2] 0x860C %U32 #Unsigned
MUCI_RecorderData[193][3] 0x860E %U32 #Unsigned
MUCI_RecorderData[194][0] 0x8610 %U32 #Unsigned
MUCI_RecorderData[194][1] 0x8612 %U32 #Unsigned
MUCI_RecorderData[194][2] 0x8614 %U32 #Unsigned
MUCI_RecorderData[194][3] 0x8616 %U32 #Unsigned
MUCI_RecorderData[195][0] 0x8618 %U32 #Unsigned
MUCI_RecorderData[195][1] 0x861A %U32 #Unsigned
MUCI_RecorderData[195][2] 0x861C %U32 #Unsigned
MUCI_RecorderData[195][3] 0x861E %U32 #Unsigned
MUCI_RecorderData[196][0] 0x8620 %U32 #Unsigned
MUCI_RecorderData[196][1] 0x8622 %U32 #Unsigned
MUCI_RecorderData[196][2] 0x8624 %U32 #Unsigned
MUCI_RecorderData[196][3] 0x8626 %U32 #Unsigned
MUCI_RecorderData[197][0] 0x8628 %U32 #Unsigned
MUCI_RecorderData[197][1] 0x862A %U32 #Unsigned
MUCI_RecorderData[197][2] 0x862C %U32 #Unsigned
MUCI_RecorderData[197][3] 0x862E %U32 #Unsigned
MUCI_RecorderData[198][0] 0x8630 %U32 #Unsigned
MUCI_RecorderData[198][1] 0x8632 %U32 #Unsigned
MUCI_RecorderData[198][2] 0x8634 %U32 #Unsigned
MUCI_RecorderData[198][3] 0x8636 %U32 #Unsigned
MUCI_RecorderData[199][0] 0x8638 %U32 #Unsigned
MUCI_RecorderData[199][1] 0x863A %U32 #Unsigned
MUCI_RecorderData[199][2] 0x863C %U32 #Unsigned
MUCI_RecorderData[199][3] 0x863E %U32 #Unsigned
MUCI_RecorderData[200][0] 0x8640 %U32 #Unsigned
MUCI_RecorderData[200][1] 0x8642 %U32 #Unsigned
MUCI_RecorderData[200][2] 0x8644 %U32 #Unsigned
MUCI_RecorderData[200][3] 0x8646 %U32 #Unsigned
MUCI_RecorderData[201][0] 0x8648 %U32 #Unsigned
MUCI_RecorderData[201][1] 0x864A %U32 #Unsigned
MUCI_RecorderData[201][2] 0x864C %U32 #Unsigned
MUCI_RecorderData[201][3] 0x864E %U32 #Unsigned
MUCI_RecorderData[202][0] 0x8650 %U32 #Unsigned
MUCI_RecorderData[202][1] 0x8652 %U32 #Unsigned
MUCI_RecorderData[202][2] 0x8654 %U32 #Unsigned
MUCI_RecorderData[202][3] 0x8656 %U32 #Unsigned
MUCI_RecorderData[203][0] 0x8658 %U32 #Unsigned
MUCI_RecorderData[203][1] 0x865A %U32 #Unsigned
MUCI_RecorderData[203][2] 0x865C %U32 #Unsigned
MUCI_RecorderData[203][3] 0x865E %U32 #Unsigned
MUCI_RecorderData[204][0] 0x8660 %U32 #Unsigned
MUCI_RecorderData[204][1] 0x8662 %U32 #Unsigned
MUCI_RecorderData[204][2] 0x8664 %U32 #Unsigned
MUCI_RecorderData[204][3] 0x8666 %U32 #Unsigned
MUCI_RecorderData[205][0] 0x8668 %U32 #Unsigned
MUCI_RecorderData[205][1] 0x866A %U32 #Unsigned
MUCI_RecorderData[205][2] 0x866C %U32 #Unsigned
MUCI_RecorderData[205][3] 0x866E %U32 #Unsigned
MUCI_RecorderData[206][0] 0x8670 %U32 #Unsigned
MUCI_RecorderData[206][1] 0x8672 %U32 #Unsigned
MUCI_RecorderData[206][2] 0x8674 %U32 #Unsigned
MUCI_RecorderData[206][3] 0x8676 %U32 #Unsigned
MUCI_RecorderData[207][0] 0x8678 %U32 #Unsigned
MUCI_RecorderData[207][1] 0x867A %U32 #Unsigned
MUCI_RecorderData[207][2] 0x867C %U32 #Unsigned
MUCI_RecorderData[207][3] 0x867E %U32 #Unsigned
MUCI_RecorderData[208][0] 0x8680 %U32 #Unsigned
MUCI_RecorderData[208][1] 0x8682 %U32 #Unsigned
MUCI_RecorderData[208][2] 0x8684 %U32 #Unsigned
MUCI_RecorderData[208][3] 0x8686 %U32 #Unsigned
MUCI_RecorderData[209][0] 0x8688 %U32 #Unsigned
MUCI_RecorderData[209][1] 0x868A %U32 #Unsigned
MUCI_RecorderData[209][2] 0x868C %U32 #Unsigned
MUCI_RecorderData[209][3] 0x868E %U32 #Unsigned
MUCI_RecorderData[210][0] 0x8690 %U32 #Unsigned
MUCI_RecorderData[210][1] 0x8692 %U32 #Unsigned
MUCI_RecorderData[210][2] 0x8694 %U32 #Unsigned
MUCI_RecorderData[210][3] 0x8696 %U32 #Unsigned
MUCI_RecorderData[211][0] 0x8698 %U32 #Unsigned
MUCI_RecorderData[211][1] 0x869A %U32 #Unsigned
MUCI_RecorderData[211][2] 0x869C %U32 #Unsigned
MUCI_RecorderData[211][3] 0x869E %U32 #Unsigned
MUCI_RecorderData[212][0] 0x86A0 %U32 #Unsigned
MUCI_RecorderData[212][1] 0x86A2 %U32 #Unsigned
MUCI_RecorderData[212][2] 0x86A4 %U32 #Unsigned
MUCI_RecorderData[212][3] 0x86A6 %U32 #Unsigned
MUCI_RecorderData[213][0] 0x86A8 %U32 #Unsigned
MUCI_RecorderData[213][1] 0x86AA %U32 #Unsigned
MUCI_RecorderData[213][2] 0x86AC %U32 #Unsigned
MUCI_RecorderData[213][3] 0x86AE %U32 #Unsigned
MUCI_RecorderData[214][0] 0x86B0 %U32 #Unsigned
MUCI_RecorderData[214][1] 0x86B2 %U32 #Unsigned
MUCI_RecorderData[214][2] 0x86B4 %U32 #Unsigned
MUCI_RecorderData[214][3] 0x86B6 %U32 #Unsigned
MUCI_RecorderData[215][0] 0x86B8 %U32 #Unsigned
MUCI_RecorderData[215][1] 0x86BA %U32 #Unsigned
MUCI_RecorderData[215][2] 0x86BC %U32 #Unsigned
MUCI_RecorderData[215][3] 0x86BE %U32 #Unsigned
MUCI_RecorderData[216][0] 0x86C0 %U32 #Unsigned
MUCI_RecorderData[216][1] 0x86C2 %U32 #Unsigned
MUCI_RecorderData[216][2] 0x86C4 %U32 #Unsigned
MUCI_RecorderData[216][3] 0x86C6 %U32 #Unsigned
MUCI_RecorderData[217][0] 0x86C8 %U32 #Unsigned
MUCI_RecorderData[217][1] 0x86CA %U32 #Unsigned
MUCI_RecorderData[217][2] 0x86CC %U32 #Unsigned
MUCI_RecorderData[217][3] 0x86CE %U32 #Unsigned
MUCI_RecorderData[218][0] 0x86D0 %U32 #Unsigned
MUCI_RecorderData[218][1] 0x86D2 %U32 #Unsigned
MUCI_RecorderData[218][2] 0x86D4 %U32 #Unsigned
MUCI_RecorderData[218][3] 0x86D6 %U32 #Unsigned
MUCI_RecorderData[219][0] 0x86D8 %U32 #Unsigned
MUCI_RecorderData[219][1] 0x86DA %U32 #Unsigned
MUCI_RecorderData[219][2] 0x86DC %U32 #Unsigned
MUCI_RecorderData[219][3] 0x86DE %U32 #Unsigned
MUCI_RecorderData[220][0] 0x86E0 %U32 #Unsigned
MUCI_RecorderData[220][1] 0x86E2 %U32 #Unsigned
MUCI_RecorderData[220][2] 0x86E4 %U32 #Unsigned
MUCI_RecorderData[220][3] 0x86E6 %U32 #Unsigned
MUCI_RecorderData[221][0] 0x86E8 %U32 #Unsigned
MUCI_RecorderData[221][1] 0x86EA %U32 #Unsigned
MUCI_RecorderData[221][2] 0x86EC %U32 #Unsigned
MUCI_RecorderData[221][3] 0x86EE %U32 #Unsigned
MUCI_RecorderData[222][0] 0x86F0 %U32 #Unsigned
MUCI_RecorderData[222][1] 0x86F2 %U32 #Unsigned
MUCI_RecorderData[222][2] 0x86F4 %U32 #Unsigned
MUCI_RecorderData[222][3] 0x86F6 %U32 #Unsigned
MUCI_RecorderData[223][0] 0x86F8 %U32 #Unsigned
MUCI_RecorderData[223][1] 0x86FA %U32 #Unsigned
MUCI_RecorderData[223][2] 0x86FC %U32 #Unsigned
MUCI_RecorderData[223][3] 0x86FE %U32 #Unsigned
MUCI_RecorderData[224][0] 0x8700 %U32 #Unsigned
MUCI_RecorderData[224][1] 0x8702 %U32 #Unsigned
MUCI_RecorderData[224][2] 0x8704 %U32 #Unsigned
MUCI_RecorderData[224][3] 0x8706 %U32 #Unsigned
MUCI_RecorderData[225][0] 0x8708 %U32 #Unsigned
MUCI_RecorderData[225][1] 0x870A %U32 #Unsigned
MUCI_RecorderData[225][2] 0x870C %U32 #Unsigned
MUCI_RecorderData[225][3] 0x870E %U32 #Unsigned
MUCI_RecorderData[226][0] 0x8710 %U32 #Unsigned
MUCI_RecorderData[226][1] 0x8712 %U32 #Unsigned
MUCI_RecorderData[226][2] 0x8714 %U32 #Unsigned
MUCI_RecorderData[226][3] 0x8716 %U32 #Unsigned
MUCI_RecorderData[227][0] 0x8718 %U32 #Unsigned
MUCI_RecorderData[227][1] 0x871A %U32 #Unsigned
MUCI_RecorderData[227][2] 0x871C %U32 #Unsigned
MUCI_RecorderData[227][3] 0x871E %U32 #Unsigned
MUCI_RecorderData[228][0] 0x8720 %U32 #Unsigned
MUCI_RecorderData[228][1] 0x8722 %U32 #Unsigned
MUCI_RecorderData[228][2] 0x8724 %U32 #Unsigned
MUCI_RecorderData[228][3] 0x8726 %U32 #Unsigned
MUCI_RecorderData[229][0] 0x8728 %U32 #Unsigned
MUCI_RecorderData[229][1] 0x872A %U32 #Unsigned
MUCI_RecorderData[229][2] 0x872C %U32 #Unsigned
MUCI_RecorderData[229][3] 0x872E %U32 #Unsigned
MUCI_RecorderData[230][0] 0x8730 %U32 #Unsigned
MUCI_RecorderData[230][1] 0x8732 %U32 #Unsigned
MUCI_RecorderData[230][2] 0x8734 %U32 #Unsigned
MUCI_RecorderData[230][3] 0x8736 %U32 #Unsigned
MUCI_RecorderData[231][0] 0x8738 %U32 #Unsigned
MUCI_RecorderData[231][1] 0x873A %U32 #Unsigned
MUCI_RecorderData[231][2] 0x873C %U32 #Unsigned
MUCI_RecorderData[231][3] 0x873E %U32 #Unsigned
MUCI_RecorderData[232][0] 0x8740 %U32 #Unsigned
MUCI_RecorderData[232][1] 0x8742 %U32 #Unsigned
MUCI_RecorderData[232][2] 0x8744 %U32 #Unsigned
MUCI_RecorderData[232][3] 0x8746 %U32 #Unsigned
MUCI_RecorderData[233][0] 0x8748 %U32 #Unsigned
MUCI_RecorderData[233][1] 0x874A %U32 #Unsigned
MUCI_RecorderData[233][2] 0x874C %U32 #Unsigned
MUCI_RecorderData[233][3] 0x874E %U32 #Unsigned
MUCI_RecorderData[234][0] 0x8750 %U32 #Unsigned
MUCI_RecorderData[234][1] 0x8752 %U32 #Unsigned
MUCI_RecorderData[234][2] 0x8754 %U32 #Unsigned
MUCI_RecorderData[234][3] 0x8756 %U32 #Unsigned
MUCI_RecorderData[235][0] 0x8758 %U32 #Unsigned
MUCI_RecorderData[235][1] 0x875A %U32 #Unsigned
MUCI_RecorderData[235][2] 0x875C %U32 #Unsigned
MUCI_RecorderData[235][3] 0x875E %U32 #Unsigned
MUCI_RecorderData[236][0] 0x8760 %U32 #Unsigned
MUCI_RecorderData[236][1] 0x8762 %U32 #Unsigned
MUCI_RecorderData[236][2] 0x8764 %U32 #Unsigned
MUCI_RecorderData[236][3] 0x8766 %U32 #Unsigned
MUCI_RecorderData[237][0] 0x8768 %U32 #Unsigned
MUCI_RecorderData[237][1] 0x876A %U32 #Unsigned
MUCI_RecorderData[237][2] 0x876C %U32 #Unsigned
MUCI_RecorderData[237][3] 0x876E %U32 #Unsigned
MUCI_RecorderData[238][0] 0x8770 %U32 #Unsigned
MUCI_RecorderData[238][1] 0x8772 %U32 #Unsigned
MUCI_RecorderData[238][2] 0x8774 %U32 #Unsigned
MUCI_RecorderData[238][3] 0x8776 %U32 #Unsigned
MUCI_RecorderData[239][0] 0x8778 %U32 #Unsigned
MUCI_RecorderData[239][1] 0x877A %U32 #Unsigned
MUCI_RecorderData[239][2] 0x877C %U32 #Unsigned
MUCI_RecorderData[239][3] 0x877E %U32 #Unsigned
MUCI_RecorderData[240][0] 0x8780 %U32 #Unsigned
MUCI_RecorderData[240][1] 0x8782 %U32 #Unsigned
MUCI_RecorderData[240][2] 0x8784 %U32 #Unsigned
MUCI_RecorderData[240][3] 0x8786 %U32 #Unsigned
MUCI_RecorderData[241][0] 0x8788 %U32 #Unsigned
MUCI_RecorderData[241][1] 0x878A %U32 #Unsigned
MUCI_RecorderData[241][2] 0x878C %U32 #Unsigned
MUCI_RecorderData[241][3] 0x878E %U32 #Unsigned
MUCI_RecorderData[242][0] 0x8790 %U32 #Unsigned
MUCI_RecorderData[242][1] 0x8792 %U32 #Unsigned
MUCI_RecorderData[242][2] 0x8794 %U32 #Unsigned
MUCI_RecorderData[242][3] 0x8796 %U32 #Unsigned
MUCI_RecorderData[243][0] 0x8798 %U32 #Unsigned
MUCI_RecorderData[243][1] 0x879A %U32 #Unsigned
MUCI_RecorderData[243][2] 0x879C %U32 #Unsigned
MUCI_RecorderData[243][3] 0x879E %U32 #Unsigned
MUCI_RecorderData[244][0] 0x87A0 %U32 #Unsigned
MUCI_RecorderData[244][1] 0x87A2 %U32 #Unsigned
MUCI_RecorderData[244][2] 0x87A4 %U32 #Unsigned
MUCI_RecorderData[244][3] 0x87A6 %U32 #Unsigned
MUCI_RecorderData[245][0] 0x87A8 %U32 #Unsigned
MUCI_RecorderData[245][1] 0x87AA %U32 #Unsigned
MUCI_RecorderData[245][2] 0x87AC %U32 #Unsigned
MUCI_RecorderData[245][3] 0x87AE %U32 #Unsigned
MUCI_RecorderData[246][0] 0x87B0 %U32 #Unsigned
MUCI_RecorderData[246][1] 0x87B2 %U32 #Unsigned
MUCI_RecorderData[246][2] 0x87B4 %U32 #Unsigned
MUCI_RecorderData[246][3] 0x87B6 %U32 #Unsigned
MUCI_RecorderData[247][0] 0x87B8 %U32 #Unsigned
MUCI_RecorderData[247][1] 0x87BA %U32 #Unsigned
MUCI_RecorderData[247][2] 0x87BC %U32 #Unsigned
MUCI_RecorderData[247][3] 0x87BE %U32 #Unsigned
MUCI_RecorderData[248][0] 0x87C0 %U32 #Unsigned
MUCI_RecorderData[248][1] 0x87C2 %U32 #Unsigned
MUCI_RecorderData[248][2] 0x87C4 %U32 #Unsigned
MUCI_RecorderData[248][3] 0x87C6 %U32 #Unsigned
MUCI_RecorderData[249][0] 0x87C8 %U32 #Unsigned
MUCI_RecorderData[249][1] 0x87CA %U32 #Unsigned
MUCI_RecorderData[249][2] 0x87CC %U32 #Unsigned
MUCI_RecorderData[249][3] 0x87CE %U32 #Unsigned
MUCI_RecorderData[250][0] 0x87D0 %U32 #Unsigned
MUCI_RecorderData[250][1] 0x87D2 %U32 #Unsigned
MUCI_RecorderData[250][2] 0x87D4 %U32 #Unsigned
MUCI_RecorderData[250][3] 0x87D6 %U32 #Unsigned
MUCI_RecorderData[251][0] 0x87D8 %U32 #Unsigned
MUCI_RecorderData[251][1] 0x87DA %U32 #Unsigned
MUCI_RecorderData[251][2] 0x87DC %U32 #Unsigned
MUCI_RecorderData[251][3] 0x87DE %U32 #Unsigned
MUCI_RecorderData[252][0] 0x87E0 %U32 #Unsigned
MUCI_RecorderData[252][1] 0x87E2 %U32 #Unsigned
MUCI_RecorderData[252][2] 0x87E4 %U32 #Unsigned
MUCI_RecorderData[252][3] 0x87E6 %U32 #Unsigned
MUCI_RecorderData[253][0] 0x87E8 %U32 #Unsigned
MUCI_RecorderData[253][1] 0x87EA %U32 #Unsigned
MUCI_RecorderData[253][2] 0x87EC %U32 #Unsigned
MUCI_RecorderData[253][3] 0x87EE %U32 #Unsigned
MUCI_RecorderData[254][0] 0x87F0 %U32 #Unsigned
MUCI_RecorderData[254][1] 0x87F2 %U32 #Unsigned
MUCI_RecorderData[254][2] 0x87F4 %U32 #Unsigned
MUCI_RecorderData[254][3] 0x87F6 %U32 #Unsigned
MUCI_RecorderData[255][0] 0x87F8 %U32 #Unsigned
MUCI_RecorderData[255][1] 0x87FA %U32 #Unsigned
MUCI_RecorderData[255][2] 0x87FC %U32 #Unsigned
MUCI_RecorderData[255][3] 0x87FE %U32 #Unsigned
MUCI_RecorderData[256][0] 0x8800 %U32 #Unsigned
MUCI_RecorderData[256][1] 0x8802 %U32 #Unsigned
MUCI_RecorderData[256][2] 0x8804 %U32 #Unsigned
MUCI_RecorderData[256][3] 0x8806 %U32 #Unsigned
MUCI_RecorderData[257][0] 0x8808 %U32 #Unsigned
MUCI_RecorderData[257][1] 0x880A %U32 #Unsigned
MUCI_RecorderData[257][2] 0x880C %U32 #Unsigned
MUCI_RecorderData[257][3] 0x880E %U32 #Unsigned
MUCI_RecorderData[258][0] 0x8810 %U32 #Unsigned
MUCI_RecorderData[258][1] 0x8812 %U32 #Unsigned
MUCI_RecorderData[258][2] 0x8814 %U32 #Unsigned
MUCI_RecorderData[258][3] 0x8816 %U32 #Unsigned
MUCI_RecorderData[259][0] 0x8818 %U32 #Unsigned
MUCI_RecorderData[259][1] 0x881A %U32 #Unsigned
MUCI_RecorderData[259][2] 0x881C %U32 #Unsigned
MUCI_RecorderData[259][3] 0x881E %U32 #Unsigned
MUCI_RecorderData[260][0] 0x8820 %U32 #Unsigned
MUCI_RecorderData[260][1] 0x8822 %U32 #Unsigned
MUCI_RecorderData[260][2] 0x8824 %U32 #Unsigned
MUCI_RecorderData[260][3] 0x8826 %U32 #Unsigned
MUCI_RecorderData[261][0] 0x8828 %U32 #Unsigned
MUCI_RecorderData[261][1] 0x882A %U32 #Unsigned
MUCI_RecorderData[261][2] 0x882C %U32 #Unsigned
MUCI_RecorderData[261][3] 0x882E %U32 #Unsigned
MUCI_RecorderData[262][0] 0x8830 %U32 #Unsigned
MUCI_RecorderData[262][1] 0x8832 %U32 #Unsigned
MUCI_RecorderData[262][2] 0x8834 %U32 #Unsigned
MUCI_RecorderData[262][3] 0x8836 %U32 #Unsigned
MUCI_RecorderData[263][0] 0x8838 %U32 #Unsigned
MUCI_RecorderData[263][1] 0x883A %U32 #Unsigned
MUCI_RecorderData[263][2] 0x883C %U32 #Unsigned
MUCI_RecorderData[263][3] 0x883E %U32 #Unsigned
MUCI_RecorderData[264][0] 0x8840 %U32 #Unsigned
MUCI_RecorderData[264][1] 0x8842 %U32 #Unsigned
MUCI_RecorderData[264][2] 0x8844 %U32 #Unsigned
MUCI_RecorderData[264][3] 0x8846 %U32 #Unsigned
MUCI_RecorderData[265][0] 0x8848 %U32 #Unsigned
MUCI_RecorderData[265][1] 0x884A %U32 #Unsigned
MUCI_RecorderData[265][2] 0x884C %U32 #Unsigned
MUCI_RecorderData[265][3] 0x884E %U32 #Unsigned
MUCI_RecorderData[266][0] 0x8850 %U32 #Unsigned
MUCI_RecorderData[266][1] 0x8852 %U32 #Unsigned
MUCI_RecorderData[266][2] 0x8854 %U32 #Unsigned
MUCI_RecorderData[266][3] 0x8856 %U32 #Unsigned
MUCI_RecorderData[267][0] 0x8858 %U32 #Unsigned
MUCI_RecorderData[267][1] 0x885A %U32 #Unsigned
MUCI_RecorderData[267][2] 0x885C %U32 #Unsigned
MUCI_RecorderData[267][3] 0x885E %U32 #Unsigned
MUCI_RecorderData[268][0] 0x8860 %U32 #Unsigned
MUCI_RecorderData[268][1] 0x8862 %U32 #Unsigned
MUCI_RecorderData[268][2] 0x8864 %U32 #Unsigned
MUCI_RecorderData[268][3] 0x8866 %U32 #Unsigned
MUCI_RecorderData[269][0] 0x8868 %U32 #Unsigned
MUCI_RecorderData[269][1] 0x886A %U32 #Unsigned
MUCI_RecorderData[269][2] 0x886C %U32 #Unsigned
MUCI_RecorderData[269][3] 0x886E %U32 #Unsigned
MUCI_RecorderData[270][0] 0x8870 %U32 #Unsigned
MUCI_RecorderData[270][1] 0x8872 %U32 #Unsigned
MUCI_RecorderData[270][2] 0x8874 %U32 #Unsigned
MUCI_RecorderData[270][3] 0x8876 %U32 #Unsigned
MUCI_RecorderData[271][0] 0x8878 %U32 #Unsigned
MUCI_RecorderData[271][1] 0x887A %U32 #Unsigned
MUCI_RecorderData[271][2] 0x887C %U32 #Unsigned
MUCI_RecorderData[271][3] 0x887E %U32 #Unsigned
MUCI_RecorderData[272][0] 0x8880 %U32 #Unsigned
MUCI_RecorderData[272][1] 0x8882 %U32 #Unsigned
MUCI_RecorderData[272][2] 0x8884 %U32 #Unsigned
MUCI_RecorderData[272][3] 0x8886 %U32 #Unsigned
MUCI_RecorderData[273][0] 0x8888 %U32 #Unsigned
MUCI_RecorderData[273][1] 0x888A %U32 #Unsigned
MUCI_RecorderData[273][2] 0x888C %U32 #Unsigned
MUCI_RecorderData[273][3] 0x888E %U32 #Unsigned
MUCI_RecorderData[274][0] 0x8890 %U32 #Unsigned
MUCI_RecorderData[274][1] 0x8892 %U32 #Unsigned
MUCI_RecorderData[274][2] 0x8894 %U32 #Unsigned
MUCI_RecorderData[274][3] 0x8896 %U32 #Unsigned
MUCI_RecorderData[275][0] 0x8898 %U32 #Unsigned
MUCI_RecorderData[275][1] 0x889A %U32 #Unsigned
MUCI_RecorderData[275][2] 0x889C %U32 #Unsigned
MUCI_RecorderData[275][3] 0x889E %U32 #Unsigned
MUCI_RecorderData[276][0] 0x88A0 %U32 #Unsigned
MUCI_RecorderData[276][1] 0x88A2 %U32 #Unsigned
MUCI_RecorderData[276][2] 0x88A4 %U32 #Unsigned
MUCI_RecorderData[276][3] 0x88A6 %U32 #Unsigned
MUCI_RecorderData[277][0] 0x88A8 %U32 #Unsigned
MUCI_RecorderData[277][1] 0x88AA %U32 #Unsigned
MUCI_RecorderData[277][2] 0x88AC %U32 #Unsigned
MUCI_RecorderData[277][3] 0x88AE %U32 #Unsigned
MUCI_RecorderData[278][0] 0x88B0 %U32 #Unsigned
MUCI_RecorderData[278][1] 0x88B2 %U32 #Unsigned
MUCI_RecorderData[278][2] 0x88B4 %U32 #Unsigned
MUCI_RecorderData[278][3] 0x88B6 %U32 #Unsigned
MUCI_RecorderData[279][0] 0x88B8 %U32 #Unsigned
MUCI_RecorderData[279][1] 0x88BA %U32 #Unsigned
MUCI_RecorderData[279][2] 0x88BC %U32 #Unsigned
MUCI_RecorderData[279][3] 0x88BE %U32 #Unsigned
MUCI_RecorderData[280][0] 0x88C0 %U32 #Unsigned
MUCI_RecorderData[280][1] 0x88C2 %U32 #Unsigned
MUCI_RecorderData[280][2] 0x88C4 %U32 #Unsigned
MUCI_RecorderData[280][3] 0x88C6 %U32 #Unsigned
MUCI_RecorderData[281][0] 0x88C8 %U32 #Unsigned
MUCI_RecorderData[281][1] 0x88CA %U32 #Unsigned
MUCI_RecorderData[281][2] 0x88CC %U32 #Unsigned
MUCI_RecorderData[281][3] 0x88CE %U32 #Unsigned
MUCI_RecorderData[282][0] 0x88D0 %U32 #Unsigned
MUCI_RecorderData[282][1] 0x88D2 %U32 #Unsigned
MUCI_RecorderData[282][2] 0x88D4 %U32 #Unsigned
MUCI_RecorderData[282][3] 0x88D6 %U32 #Unsigned
MUCI_RecorderData[283][0] 0x88D8 %U32 #Unsigned
MUCI_RecorderData[283][1] 0x88DA %U32 #Unsigned
MUCI_RecorderData[283][2] 0x88DC %U32 #Unsigned
MUCI_RecorderData[283][3] 0x88DE %U32 #Unsigned
MUCI_RecorderData[284][0] 0x88E0 %U32 #Unsigned
MUCI_RecorderData[284][1] 0x88E2 %U32 #Unsigned
MUCI_RecorderData[284][2] 0x88E4 %U32 #Unsigned
MUCI_RecorderData[284][3] 0x88E6 %U32 #Unsigned
MUCI_RecorderData[285][0] 0x88E8 %U32 #Unsigned
MUCI_RecorderData[285][1] 0x88EA %U32 #Unsigned
MUCI_RecorderData[285][2] 0x88EC %U32 #Unsigned
MUCI_RecorderData[285][3] 0x88EE %U32 #Unsigned
MUCI_RecorderData[286][0] 0x88F0 %U32 #Unsigned
MUCI_RecorderData[286][1] 0x88F2 %U32 #Unsigned
MUCI_RecorderData[286][2] 0x88F4 %U32 #Unsigned
MUCI_RecorderData[286][3] 0x88F6 %U32 #Unsigned
MUCI_RecorderData[287][0] 0x88F8 %U32 #Unsigned
MUCI_RecorderData[287][1] 0x88FA %U32 #Unsigned
MUCI_RecorderData[287][2] 0x88FC %U32 #Unsigned
MUCI_RecorderData[287][3] 0x88FE %U32 #Unsigned
MUCI_RecorderData[288][0] 0x8900 %U32 #Unsigned
MUCI_RecorderData[288][1] 0x8902 %U32 #Unsigned
MUCI_RecorderData[288][2] 0x8904 %U32 #Unsigned
MUCI_RecorderData[288][3] 0x8906 %U32 #Unsigned
MUCI_RecorderData[289][0] 0x8908 %U32 #Unsigned
MUCI_RecorderData[289][1] 0x890A %U32 #Unsigned
MUCI_RecorderData[289][2] 0x890C %U32 #Unsigned
MUCI_RecorderData[289][3] 0x890E %U32 #Unsigned
MUCI_RecorderData[290][0] 0x8910 %U32 #Unsigned
MUCI_RecorderData[290][1] 0x8912 %U32 #Unsigned
MUCI_RecorderData[290][2] 0x8914 %U32 #Unsigned
MUCI_RecorderData[290][3] 0x8916 %U32 #Unsigned
MUCI_RecorderData[291][0] 0x8918 %U32 #Unsigned
MUCI_RecorderData[291][1] 0x891A %U32 #Unsigned
MUCI_RecorderData[291][2] 0x891C %U32 #Unsigned
MUCI_RecorderData[291][3] 0x891E %U32 #Unsigned
MUCI_RecorderData[292][0] 0x8920 %U32 #Unsigned
MUCI_RecorderData[292][1] 0x8922 %U32 #Unsigned
MUCI_RecorderData[292][2] 0x8924 %U32 #Unsigned
MUCI_RecorderData[292][3] 0x8926 %U32 #Unsigned
MUCI_RecorderData[293][0] 0x8928 %U32 #Unsigned
MUCI_RecorderData[293][1] 0x892A %U32 #Unsigned
MUCI_RecorderData[293][2] 0x892C %U32 #Unsigned
MUCI_RecorderData[293][3] 0x892E %U32 #Unsigned
MUCI_RecorderData[294][0] 0x8930 %U32 #Unsigned
MUCI_RecorderData[294][1] 0x8932 %U32 #Unsigned
MUCI_RecorderData[294][2] 0x8934 %U32 #Unsigned
MUCI_RecorderData[294][3] 0x8936 %U32 #Unsigned
MUCI_RecorderData[295][0] 0x8938 %U32 #Unsigned
MUCI_RecorderData[295][1] 0x893A %U32 #Unsigned
MUCI_RecorderData[295][2] 0x893C %U32 #Unsigned
MUCI_RecorderData[295][3] 0x893E %U32 #Unsigned
MUCI_RecorderData[296][0] 0x8940 %U32 #Unsigned
MUCI_RecorderData[296][1] 0x8942 %U32 #Unsigned
MUCI_RecorderData[296][2] 0x8944 %U32 #Unsigned
MUCI_RecorderData[296][3] 0x8946 %U32 #Unsigned
MUCI_RecorderData[297][0] 0x8948 %U32 #Unsigned
MUCI_RecorderData[297][1] 0x894A %U32 #Unsigned
MUCI_RecorderData[297][2] 0x894C %U32 #Unsigned
MUCI_RecorderData[297][3] 0x894E %U32 #Unsigned
MUCI_RecorderData[298][0] 0x8950 %U32 #Unsigned
MUCI_RecorderData[298][1] 0x8952 %U32 #Unsigned
MUCI_RecorderData[298][2] 0x8954 %U32 #Unsigned
MUCI_RecorderData[298][3] 0x8956 %U32 #Unsigned
MUCI_RecorderData[299][0] 0x8958 %U32 #Unsigned
MUCI_RecorderData[299][1] 0x895A %U32 #Unsigned
MUCI_RecorderData[299][2] 0x895C %U32 #Unsigned
MUCI_RecorderData[299][3] 0x895E %U32 #Unsigned
MUCI_RecorderData[300][0] 0x8960 %U32 #Unsigned
MUCI_RecorderData[300][1] 0x8962 %U32 #Unsigned
MUCI_RecorderData[300][2] 0x8964 %U32 #Unsigned
MUCI_RecorderData[300][3] 0x8966 %U32 #Unsigned
MUCI_RecorderData[301][0] 0x8968 %U32 #Unsigned
MUCI_RecorderData[301][1] 0x896A %U32 #Unsigned
MUCI_RecorderData[301][2] 0x896C %U32 #Unsigned
MUCI_RecorderData[301][3] 0x896E %U32 #Unsigned
MUCI_RecorderData[302][0] 0x8970 %U32 #Unsigned
MUCI_RecorderData[302][1] 0x8972 %U32 #Unsigned
MUCI_RecorderData[302][2] 0x8974 %U32 #Unsigned
MUCI_RecorderData[302][3] 0x8976 %U32 #Unsigned
MUCI_RecorderData[303][0] 0x8978 %U32 #Unsigned
MUCI_RecorderData[303][1] 0x897A %U32 #Unsigned
MUCI_RecorderData[303][2] 0x897C %U32 #Unsigned
MUCI_RecorderData[303][3] 0x897E %U32 #Unsigned
MUCI_RecorderData[304][0] 0x8980 %U32 #Unsigned
MUCI_RecorderData[304][1] 0x8982 %U32 #Unsigned
MUCI_RecorderData[304][2] 0x8984 %U32 #Unsigned
MUCI_RecorderData[304][3] 0x8986 %U32 #Unsigned
MUCI_RecorderData[305][0] 0x8988 %U32 #Unsigned
MUCI_RecorderData[305][1] 0x898A %U32 #Unsigned
MUCI_RecorderData[305][2] 0x898C %U32 #Unsigned
MUCI_RecorderData[305][3] 0x898E %U32 #Unsigned
MUCI_RecorderData[306][0] 0x8990 %U32 #Unsigned
MUCI_RecorderData[306][1] 0x8992 %U32 #Unsigned
MUCI_RecorderData[306][2] 0x8994 %U32 #Unsigned
MUCI_RecorderData[306][3] 0x8996 %U32 #Unsigned
MUCI_RecorderData[307][0] 0x8998 %U32 #Unsigned
MUCI_RecorderData[307][1] 0x899A %U32 #Unsigned
MUCI_RecorderData[307][2] 0x899C %U32 #Unsigned
MUCI_RecorderData[307][3] 0x899E %U32 #Unsigned
MUCI_RecorderData[308][0] 0x89A0 %U32 #Unsigned
MUCI_RecorderData[308][1] 0x89A2 %U32 #Unsigned
MUCI_RecorderData[308][2] 0x89A4 %U32 #Unsigned
MUCI_RecorderData[308][3] 0x89A6 %U32 #Unsigned
MUCI_RecorderData[309][0] 0x89A8 %U32 #Unsigned
MUCI_RecorderData[309][1] 0x89AA %U32 #Unsigned
MUCI_RecorderData[309][2] 0x89AC %U32 #Unsigned
MUCI_RecorderData[309][3] 0x89AE %U32 #Unsigned
MUCI_RecorderData[310][0] 0x89B0 %U32 #Unsigned
MUCI_RecorderData[310][1] 0x89B2 %U32 #Unsigned
MUCI_RecorderData[310][2] 0x89B4 %U32 #Unsigned
MUCI_RecorderData[310][3] 0x89B6 %U32 #Unsigned
MUCI_RecorderData[311][0] 0x89B8 %U32 #Unsigned
MUCI_RecorderData[311][1] 0x89BA %U32 #Unsigned
MUCI_RecorderData[311][2] 0x89BC %U32 #Unsigned
MUCI_RecorderData[311][3] 0x89BE %U32 #Unsigned
MUCI_RecorderData[312][0] 0x89C0 %U32 #Unsigned
MUCI_RecorderData[312][1] 0x89C2 %U32 #Unsigned
MUCI_RecorderData[312][2] 0x89C4 %U32 #Unsigned
MUCI_RecorderData[312][3] 0x89C6 %U32 #Unsigned
MUCI_RecorderData[313][0] 0x89C8 %U32 #Unsigned
MUCI_RecorderData[313][1] 0x89CA %U32 #Unsigned
MUCI_RecorderData[313][2] 0x89CC %U32 #Unsigned
MUCI_RecorderData[313][3] 0x89CE %U32 #Unsigned
MUCI_RecorderData[314][0] 0x89D0 %U32 #Unsigned
MUCI_RecorderData[314][1] 0x89D2 %U32 #Unsigned
MUCI_RecorderData[314][2] 0x89D4 %U32 #Unsigned
MUCI_RecorderData[314][3] 0x89D6 %U32 #Unsigned
MUCI_RecorderData[315][0] 0x89D8 %U32 #Unsigned
MUCI_RecorderData[315][1] 0x89DA %U32 #Unsigned
MUCI_RecorderData[315][2] 0x89DC %U32 #Unsigned
MUCI_RecorderData[315][3] 0x89DE %U32 #Unsigned
MUCI_RecorderData[316][0] 0x89E0 %U32 #Unsigned
MUCI_RecorderData[316][1] 0x89E2 %U32 #Unsigned
MUCI_RecorderData[316][2] 0x89E4 %U32 #Unsigned
MUCI_RecorderData[316][3] 0x89E6 %U32 #Unsigned
MUCI_RecorderData[317][0] 0x89E8 %U32 #Unsigned
MUCI_RecorderData[317][1] 0x89EA %U32 #Unsigned
MUCI_RecorderData[317][2] 0x89EC %U32 #Unsigned
MUCI_RecorderData[317][3] 0x89EE %U32 #Unsigned
MUCI_RecorderData[318][0] 0x89F0 %U32 #Unsigned
MUCI_RecorderData[318][1] 0x89F2 %U32 #Unsigned
MUCI_RecorderData[318][2] 0x89F4 %U32 #Unsigned
MUCI_RecorderData[318][3] 0x89F6 %U32 #Unsigned
MUCI_RecorderData[319][0] 0x89F8 %U32 #Unsigned
MUCI_RecorderData[319][1] 0x89FA %U32 #Unsigned
MUCI_RecorderData[319][2] 0x89FC %U32 #Unsigned
MUCI_RecorderData[319][3] 0x89FE %U32 #Unsigned
MUCI_RecorderData[320][0] 0x8A00 %U32 #Unsigned
MUCI_RecorderData[320][1] 0x8A02 %U32 #Unsigned
MUCI_RecorderData[320][2] 0x8A04 %U32 #Unsigned
MUCI_RecorderData[320][3] 0x8A06 %U32 #Unsigned
MUCI_RecorderData[321][0] 0x8A08 %U32 #Unsigned
MUCI_RecorderData[321][1] 0x8A0A %U32 #Unsigned
MUCI_RecorderData[321][2] 0x8A0C %U32 #Unsigned
MUCI_RecorderData[321][3] 0x8A0E %U32 #Unsigned
MUCI_RecorderData[322][0] 0x8A10 %U32 #Unsigned
MUCI_RecorderData[322][1] 0x8A12 %U32 #Unsigned
MUCI_RecorderData[322][2] 0x8A14 %U32 #Unsigned
MUCI_RecorderData[322][3] 0x8A16 %U32 #Unsigned
MUCI_RecorderData[323][0] 0x8A18 %U32 #Unsigned
MUCI_RecorderData[323][1] 0x8A1A %U32 #Unsigned
MUCI_RecorderData[323][2] 0x8A1C %U32 #Unsigned
MUCI_RecorderData[323][3] 0x8A1E %U32 #Unsigned
MUCI_RecorderData[324][0] 0x8A20 %U32 #Unsigned
MUCI_RecorderData[324][1] 0x8A22 %U32 #Unsigned
MUCI_RecorderData[324][2] 0x8A24 %U32 #Unsigned
MUCI_RecorderData[324][3] 0x8A26 %U32 #Unsigned
MUCI_RecorderData[325][0] 0x8A28 %U32 #Unsigned
MUCI_RecorderData[325][1] 0x8A2A %U32 #Unsigned
MUCI_RecorderData[325][2] 0x8A2C %U32 #Unsigned
MUCI_RecorderData[325][3] 0x8A2E %U32 #Unsigned
MUCI_RecorderData[326][0] 0x8A30 %U32 #Unsigned
MUCI_RecorderData[326][1] 0x8A32 %U32 #Unsigned
MUCI_RecorderData[326][2] 0x8A34 %U32 #Unsigned
MUCI_RecorderData[326][3] 0x8A36 %U32 #Unsigned
MUCI_RecorderData[327][0] 0x8A38 %U32 #Unsigned
MUCI_RecorderData[327][1] 0x8A3A %U32 #Unsigned
MUCI_RecorderData[327][2] 0x8A3C %U32 #Unsigned
MUCI_RecorderData[327][3] 0x8A3E %U32 #Unsigned
MUCI_RecorderData[328][0] 0x8A40 %U32 #Unsigned
MUCI_RecorderData[328][1] 0x8A42 %U32 #Unsigned
MUCI_RecorderData[328][2] 0x8A44 %U32 #Unsigned
MUCI_RecorderData[328][3] 0x8A46 %U32 #Unsigned
MUCI_RecorderData[329][0] 0x8A48 %U32 #Unsigned
MUCI_RecorderData[329][1] 0x8A4A %U32 #Unsigned
MUCI_RecorderData[329][2] 0x8A4C %U32 #Unsigned
MUCI_RecorderData[329][3] 0x8A4E %U32 #Unsigned
MUCI_RecorderData[330][0] 0x8A50 %U32 #Unsigned
MUCI_RecorderData[330][1] 0x8A52 %U32 #Unsigned
MUCI_RecorderData[330][2] 0x8A54 %U32 #Unsigned
MUCI_RecorderData[330][3] 0x8A56 %U32 #Unsigned
MUCI_RecorderData[331][0] 0x8A58 %U32 #Unsigned
MUCI_RecorderData[331][1] 0x8A5A %U32 #Unsigned
MUCI_RecorderData[331][2] 0x8A5C %U32 #Unsigned
MUCI_RecorderData[331][3] 0x8A5E %U32 #Unsigned
MUCI_RecorderData[332][0] 0x8A60 %U32 #Unsigned
MUCI_RecorderData[332][1] 0x8A62 %U32 #Unsigned
MUCI_RecorderData[332][2] 0x8A64 %U32 #Unsigned
MUCI_RecorderData[332][3] 0x8A66 %U32 #Unsigned
MUCI_RecorderData[333][0] 0x8A68 %U32 #Unsigned
MUCI_RecorderData[333][1] 0x8A6A %U32 #Unsigned
MUCI_RecorderData[333][2] 0x8A6C %U32 #Unsigned
MUCI_RecorderData[333][3] 0x8A6E %U32 #Unsigned
MUCI_RecorderData[334][0] 0x8A70 %U32 #Unsigned
MUCI_RecorderData[334][1] 0x8A72 %U32 #Unsigned
MUCI_RecorderData[334][2] 0x8A74 %U32 #Unsigned
MUCI_RecorderData[334][3] 0x8A76 %U32 #Unsigned
MUCI_RecorderData[335][0] 0x8A78 %U32 #Unsigned
MUCI_RecorderData[335][1] 0x8A7A %U32 #Unsigned
MUCI_RecorderData[335][2] 0x8A7C %U32 #Unsigned
MUCI_RecorderData[335][3] 0x8A7E %U32 #Unsigned
MUCI_RecorderData[336][0] 0x8A80 %U32 #Unsigned
MUCI_RecorderData[336][1] 0x8A82 %U32 #Unsigned
MUCI_RecorderData[336][2] 0x8A84 %U32 #Unsigned
MUCI_RecorderData[336][3] 0x8A86 %U32 #Unsigned
MUCI_RecorderData[337][0] 0x8A88 %U32 #Unsigned
MUCI_RecorderData[337][1] 0x8A8A %U32 #Unsigned
MUCI_RecorderData[337][2] 0x8A8C %U32 #Unsigned
MUCI_RecorderData[337][3] 0x8A8E %U32 #Unsigned
MUCI_RecorderData[338][0] 0x8A90 %U32 #Unsigned
MUCI_RecorderData[338][1] 0x8A92 %U32 #Unsigned
MUCI_RecorderData[338][2] 0x8A94 %U32 #Unsigned
MUCI_RecorderData[338][3] 0x8A96 %U32 #Unsigned
MUCI_RecorderData[339][0] 0x8A98 %U32 #Unsigned
MUCI_RecorderData[339][1] 0x8A9A %U32 #Unsigned
MUCI_RecorderData[339][2] 0x8A9C %U32 #Unsigned
MUCI_RecorderData[339][3] 0x8A9E %U32 #Unsigned
MUCI_RecorderData[340][0] 0x8AA0 %U32 #Unsigned
MUCI_RecorderData[340][1] 0x8AA2 %U32 #Unsigned
MUCI_RecorderData[340][2] 0x8AA4 %U32 #Unsigned
MUCI_RecorderData[340][3] 0x8AA6 %U32 #Unsigned
MUCI_RecorderData[341][0] 0x8AA8 %U32 #Unsigned
MUCI_RecorderData[341][1] 0x8AAA %U32 #Unsigned
MUCI_RecorderData[341][2] 0x8AAC %U32 #Unsigned
MUCI_RecorderData[341][3] 0x8AAE %U32 #Unsigned
MUCI_RecorderData[342][0] 0x8AB0 %U32 #Unsigned
MUCI_RecorderData[342][1] 0x8AB2 %U32 #Unsigned
MUCI_RecorderData[342][2] 0x8AB4 %U32 #Unsigned
MUCI_RecorderData[342][3] 0x8AB6 %U32 #Unsigned
MUCI_RecorderData[343][0] 0x8AB8 %U32 #Unsigned
MUCI_RecorderData[343][1] 0x8ABA %U32 #Unsigned
MUCI_RecorderData[343][2] 0x8ABC %U32 #Unsigned
MUCI_RecorderData[343][3] 0x8ABE %U32 #Unsigned
MUCI_RecorderData[344][0] 0x8AC0 %U32 #Unsigned
MUCI_RecorderData[344][1] 0x8AC2 %U32 #Unsigned
MUCI_RecorderData[344][2] 0x8AC4 %U32 #Unsigned
MUCI_RecorderData[344][3] 0x8AC6 %U32 #Unsigned
MUCI_RecorderData[345][0] 0x8AC8 %U32 #Unsigned
MUCI_RecorderData[345][1] 0x8ACA %U32 #Unsigned
MUCI_RecorderData[345][2] 0x8ACC %U32 #Unsigned
MUCI_RecorderData[345][3] 0x8ACE %U32 #Unsigned
MUCI_RecorderData[346][0] 0x8AD0 %U32 #Unsigned
MUCI_RecorderData[346][1] 0x8AD2 %U32 #Unsigned
MUCI_RecorderData[346][2] 0x8AD4 %U32 #Unsigned
MUCI_RecorderData[346][3] 0x8AD6 %U32 #Unsigned
MUCI_RecorderData[347][0] 0x8AD8 %U32 #Unsigned
MUCI_RecorderData[347][1] 0x8ADA %U32 #Unsigned
MUCI_RecorderData[347][2] 0x8ADC %U32 #Unsigned
MUCI_RecorderData[347][3] 0x8ADE %U32 #Unsigned
MUCI_RecorderData[348][0] 0x8AE0 %U32 #Unsigned
MUCI_RecorderData[348][1] 0x8AE2 %U32 #Unsigned
MUCI_RecorderData[348][2] 0x8AE4 %U32 #Unsigned
MUCI_RecorderData[348][3] 0x8AE6 %U32 #Unsigned
MUCI_RecorderData[349][0] 0x8AE8 %U32 #Unsigned
MUCI_RecorderData[349][1] 0x8AEA %U32 #Unsigned
MUCI_RecorderData[349][2] 0x8AEC %U32 #Unsigned
MUCI_RecorderData[349][3] 0x8AEE %U32 #Unsigned
MUCI_RecorderData[350][0] 0x8AF0 %U32 #Unsigned
MUCI_RecorderData[350][1] 0x8AF2 %U32 #Unsigned
MUCI_RecorderData[350][2] 0x8AF4 %U32 #Unsigned
MUCI_RecorderData[350][3] 0x8AF6 %U32 #Unsigned
MUCI_RecorderData[351][0] 0x8AF8 %U32 #Unsigned
MUCI_RecorderData[351][1] 0x8AFA %U32 #Unsigned
MUCI_RecorderData[351][2] 0x8AFC %U32 #Unsigned
MUCI_RecorderData[351][3] 0x8AFE %U32 #Unsigned
MUCI_RecorderData[352][0] 0x8B00 %U32 #Unsigned
MUCI_RecorderData[352][1] 0x8B02 %U32 #Unsigned
MUCI_RecorderData[352][2] 0x8B04 %U32 #Unsigned
MUCI_RecorderData[352][3] 0x8B06 %U32 #Unsigned
MUCI_RecorderData[353][0] 0x8B08 %U32 #Unsigned
MUCI_RecorderData[353][1] 0x8B0A %U32 #Unsigned
MUCI_RecorderData[353][2] 0x8B0C %U32 #Unsigned
MUCI_RecorderData[353][3] 0x8B0E %U32 #Unsigned
MUCI_RecorderData[354][0] 0x8B10 %U32 #Unsigned
MUCI_RecorderData[354][1] 0x8B12 %U32 #Unsigned
MUCI_RecorderData[354][2] 0x8B14 %U32 #Unsigned
MUCI_RecorderData[354][3] 0x8B16 %U32 #Unsigned
MUCI_RecorderData[355][0] 0x8B18 %U32 #Unsigned
MUCI_RecorderData[355][1] 0x8B1A %U32 #Unsigned
MUCI_RecorderData[355][2] 0x8B1C %U32 #Unsigned
MUCI_RecorderData[355][3] 0x8B1E %U32 #Unsigned
MUCI_RecorderData[356][0] 0x8B20 %U32 #Unsigned
MUCI_RecorderData[356][1] 0x8B22 %U32 #Unsigned
MUCI_RecorderData[356][2] 0x8B24 %U32 #Unsigned
MUCI_RecorderData[356][3] 0x8B26 %U32 #Unsigned
MUCI_RecorderData[357][0] 0x8B28 %U32 #Unsigned
MUCI_RecorderData[357][1] 0x8B2A %U32 #Unsigned
MUCI_RecorderData[357][2] 0x8B2C %U32 #Unsigned
MUCI_RecorderData[357][3] 0x8B2E %U32 #Unsigned
MUCI_RecorderData[358][0] 0x8B30 %U32 #Unsigned
MUCI_RecorderData[358][1] 0x8B32 %U32 #Unsigned
MUCI_RecorderData[358][2] 0x8B34 %U32 #Unsigned
MUCI_RecorderData[358][3] 0x8B36 %U32 #Unsigned
MUCI_RecorderData[359][0] 0x8B38 %U32 #Unsigned
MUCI_RecorderData[359][1] 0x8B3A %U32 #Unsigned
MUCI_RecorderData[359][2] 0x8B3C %U32 #Unsigned
MUCI_RecorderData[359][3] 0x8B3E %U32 #Unsigned
MUCI_RecorderData[360][0] 0x8B40 %U32 #Unsigned
MUCI_RecorderData[360][1] 0x8B42 %U32 #Unsigned
MUCI_RecorderData[360][2] 0x8B44 %U32 #Unsigned
MUCI_RecorderData[360][3] 0x8B46 %U32 #Unsigned
MUCI_RecorderData[361][0] 0x8B48 %U32 #Unsigned
MUCI_RecorderData[361][1] 0x8B4A %U32 #Unsigned
MUCI_RecorderData[361][2] 0x8B4C %U32 #Unsigned
MUCI_RecorderData[361][3] 0x8B4E %U32 #Unsigned
MUCI_RecorderData[362][0] 0x8B50 %U32 #Unsigned
MUCI_RecorderData[362][1] 0x8B52 %U32 #Unsigned
MUCI_RecorderData[362][2] 0x8B54 %U32 #Unsigned
MUCI_RecorderData[362][3] 0x8B56 %U32 #Unsigned
MUCI_RecorderData[363][0] 0x8B58 %U32 #Unsigned
MUCI_RecorderData[363][1] 0x8B5A %U32 #Unsigned
MUCI_RecorderData[363][2] 0x8B5C %U32 #Unsigned
MUCI_RecorderData[363][3] 0x8B5E %U32 #Unsigned
MUCI_RecorderData[364][0] 0x8B60 %U32 #Unsigned
MUCI_RecorderData[364][1] 0x8B62 %U32 #Unsigned
MUCI_RecorderData[364][2] 0x8B64 %U32 #Unsigned
MUCI_RecorderData[364][3] 0x8B66 %U32 #Unsigned
MUCI_RecorderData[365][0] 0x8B68 %U32 #Unsigned
MUCI_RecorderData[365][1] 0x8B6A %U32 #Unsigned
MUCI_RecorderData[365][2] 0x8B6C %U32 #Unsigned
MUCI_RecorderData[365][3] 0x8B6E %U32 #Unsigned
MUCI_RecorderData[366][0] 0x8B70 %U32 #Unsigned
MUCI_RecorderData[366][1] 0x8B72 %U32 #Unsigned
MUCI_RecorderData[366][2] 0x8B74 %U32 #Unsigned
MUCI_RecorderData[366][3] 0x8B76 %U32 #Unsigned
MUCI_RecorderData[367][0] 0x8B78 %U32 #Unsigned
MUCI_RecorderData[367][1] 0x8B7A %U32 #Unsigned
MUCI_RecorderData[367][2] 0x8B7C %U32 #Unsigned
MUCI_RecorderData[367][3] 0x8B7E %U32 #Unsigned
MUCI_RecorderData[368][0] 0x8B80 %U32 #Unsigned
MUCI_RecorderData[368][1] 0x8B82 %U32 #Unsigned
MUCI_RecorderData[368][2] 0x8B84 %U32 #Unsigned
MUCI_RecorderData[368][3] 0x8B86 %U32 #Unsigned
MUCI_RecorderData[369][0] 0x8B88 %U32 #Unsigned
MUCI_RecorderData[369][1] 0x8B8A %U32 #Unsigned
MUCI_RecorderData[369][2] 0x8B8C %U32 #Unsigned
MUCI_RecorderData[369][3] 0x8B8E %U32 #Unsigned
MUCI_RecorderData[370][0] 0x8B90 %U32 #Unsigned
MUCI_RecorderData[370][1] 0x8B92 %U32 #Unsigned
MUCI_RecorderData[370][2] 0x8B94 %U32 #Unsigned
MUCI_RecorderData[370][3] 0x8B96 %U32 #Unsigned
MUCI_RecorderData[371][0] 0x8B98 %U32 #Unsigned
MUCI_RecorderData[371][1] 0x8B9A %U32 #Unsigned
MUCI_RecorderData[371][2] 0x8B9C %U32 #Unsigned
MUCI_RecorderData[371][3] 0x8B9E %U32 #Unsigned
MUCI_RecorderData[372][0] 0x8BA0 %U32 #Unsigned
MUCI_RecorderData[372][1] 0x8BA2 %U32 #Unsigned
MUCI_RecorderData[372][2] 0x8BA4 %U32 #Unsigned
MUCI_RecorderData[372][3] 0x8BA6 %U32 #Unsigned
MUCI_RecorderData[373][0] 0x8BA8 %U32 #Unsigned
MUCI_RecorderData[373][1] 0x8BAA %U32 #Unsigned
MUCI_RecorderData[373][2] 0x8BAC %U32 #Unsigned
MUCI_RecorderData[373][3] 0x8BAE %U32 #Unsigned
MUCI_RecorderData[374][0] 0x8BB0 %U32 #Unsigned
MUCI_RecorderData[374][1] 0x8BB2 %U32 #Unsigned
MUCI_RecorderData[374][2] 0x8BB4 %U32 #Unsigned
MUCI_RecorderData[374][3] 0x8BB6 %U32 #Unsigned
MUCI_RecorderData[375][0] 0x8BB8 %U32 #Unsigned
MUCI_RecorderData[375][1] 0x8BBA %U32 #Unsigned
MUCI_RecorderData[375][2] 0x8BBC %U32 #Unsigned
MUCI_RecorderData[375][3] 0x8BBE %U32 #Unsigned
MUCI_RecorderData[376][0] 0x8BC0 %U32 #Unsigned
MUCI_RecorderData[376][1] 0x8BC2 %U32 #Unsigned
MUCI_RecorderData[376][2] 0x8BC4 %U32 #Unsigned
MUCI_RecorderData[376][3] 0x8BC6 %U32 #Unsigned
MUCI_RecorderData[377][0] 0x8BC8 %U32 #Unsigned
MUCI_RecorderData[377][1] 0x8BCA %U32 #Unsigned
MUCI_RecorderData[377][2] 0x8BCC %U32 #Unsigned
MUCI_RecorderData[377][3] 0x8BCE %U32 #Unsigned
MUCI_RecorderData[378][0] 0x8BD0 %U32 #Unsigned
MUCI_RecorderData[378][1] 0x8BD2 %U32 #Unsigned
MUCI_RecorderData[378][2] 0x8BD4 %U32 #Unsigned
MUCI_RecorderData[378][3] 0x8BD6 %U32 #Unsigned
MUCI_RecorderData[379][0] 0x8BD8 %U32 #Unsigned
MUCI_RecorderData[379][1] 0x8BDA %U32 #Unsigned
MUCI_RecorderData[379][2] 0x8BDC %U32 #Unsigned
MUCI_RecorderData[379][3] 0x8BDE %U32 #Unsigned
MUCI_RecorderData[380][0] 0x8BE0 %U32 #Unsigned
MUCI_RecorderData[380][1] 0x8BE2 %U32 #Unsigned
MUCI_RecorderData[380][2] 0x8BE4 %U32 #Unsigned
MUCI_RecorderData[380][3] 0x8BE6 %U32 #Unsigned
MUCI_RecorderData[381][0] 0x8BE8 %U32 #Unsigned
MUCI_RecorderData[381][1] 0x8BEA %U32 #Unsigned
MUCI_RecorderData[381][2] 0x8BEC %U32 #Unsigned
MUCI_RecorderData[381][3] 0x8BEE %U32 #Unsigned
MUCI_RecorderData[382][0] 0x8BF0 %U32 #Unsigned
MUCI_RecorderData[382][1] 0x8BF2 %U32 #Unsigned
MUCI_RecorderData[382][2] 0x8BF4 %U32 #Unsigned
MUCI_RecorderData[382][3] 0x8BF6 %U32 #Unsigned
MUCI_RecorderData[383][0] 0x8BF8 %U32 #Unsigned
MUCI_RecorderData[383][1] 0x8BFA %U32 #Unsigned
MUCI_RecorderData[383][2] 0x8BFC %U32 #Unsigned
MUCI_RecorderData[383][3] 0x8BFE %U32 #Unsigned
MUCI_RecorderData[384][0] 0x8C00 %U32 #Unsigned
MUCI_RecorderData[384][1] 0x8C02 %U32 #Unsigned
MUCI_RecorderData[384][2] 0x8C04 %U32 #Unsigned
MUCI_RecorderData[384][3] 0x8C06 %U32 #Unsigned
MUCI_RecorderData[385][0] 0x8C08 %U32 #Unsigned
MUCI_RecorderData[385][1] 0x8C0A %U32 #Unsigned
MUCI_RecorderData[385][2] 0x8C0C %U32 #Unsigned
MUCI_RecorderData[385][3] 0x8C0E %U32 #Unsigned
MUCI_RecorderData[386][0] 0x8C10 %U32 #Unsigned
MUCI_RecorderData[386][1] 0x8C12 %U32 #Unsigned
MUCI_RecorderData[386][2] 0x8C14 %U32 #Unsigned
MUCI_RecorderData[386][3] 0x8C16 %U32 #Unsigned
MUCI_RecorderData[387][0] 0x8C18 %U32 #Unsigned
MUCI_RecorderData[387][1] 0x8C1A %U32 #Unsigned
MUCI_RecorderData[387][2] 0x8C1C %U32 #Unsigned
MUCI_RecorderData[387][3] 0x8C1E %U32 #Unsigned
MUCI_RecorderData[388][0] 0x8C20 %U32 #Unsigned
MUCI_RecorderData[388][1] 0x8C22 %U32 #Unsigned
MUCI_RecorderData[388][2] 0x8C24 %U32 #Unsigned
MUCI_RecorderData[388][3] 0x8C26 %U32 #Unsigned
MUCI_RecorderData[389][0] 0x8C28 %U32 #Unsigned
MUCI_RecorderData[389][1] 0x8C2A %U32 #Unsigned
MUCI_RecorderData[389][2] 0x8C2C %U32 #Unsigned
MUCI_RecorderData[389][3] 0x8C2E %U32 #Unsigned
MUCI_RecorderData[390][0] 0x8C30 %U32 #Unsigned
MUCI_RecorderData[390][1] 0x8C32 %U32 #Unsigned
MUCI_RecorderData[390][2] 0x8C34 %U32 #Unsigned
MUCI_RecorderData[390][3] 0x8C36 %U32 #Unsigned
MUCI_RecorderData[391][0] 0x8C38 %U32 #Unsigned
MUCI_RecorderData[391][1] 0x8C3A %U32 #Unsigned
MUCI_RecorderData[391][2] 0x8C3C %U32 #Unsigned
MUCI_RecorderData[391][3] 0x8C3E %U32 #Unsigned
MUCI_RecorderData[392][0] 0x8C40 %U32 #Unsigned
MUCI_RecorderData[392][1] 0x8C42 %U32 #Unsigned
MUCI_RecorderData[392][2] 0x8C44 %U32 #Unsigned
MUCI_RecorderData[392][3] 0x8C46 %U32 #Unsigned
MUCI_RecorderData[393][0] 0x8C48 %U32 #Unsigned
MUCI_RecorderData[393][1] 0x8C4A %U32 #Unsigned
MUCI_RecorderData[393][2] 0x8C4C %U32 #Unsigned
MUCI_RecorderData[393][3] 0x8C4E %U32 #Unsigned
MUCI_RecorderData[394][0] 0x8C50 %U32 #Unsigned
MUCI_RecorderData[394][1] 0x8C52 %U32 #Unsigned
MUCI_RecorderData[394][2] 0x8C54 %U32 #Unsigned
MUCI_RecorderData[394][3] 0x8C56 %U32 #Unsigned
MUCI_RecorderData[395][0] 0x8C58 %U32 #Unsigned
MUCI_RecorderData[395][1] 0x8C5A %U32 #Unsigned
MUCI_RecorderData[395][2] 0x8C5C %U32 #Unsigned
MUCI_RecorderData[395][3] 0x8C5E %U32 #Unsigned
MUCI_RecorderData[396][0] 0x8C60 %U32 #Unsigned
MUCI_RecorderData[396][1] 0x8C62 %U32 #Unsigned
MUCI_RecorderData[396][2] 0x8C64 %U32 #Unsigned
MUCI_RecorderData[396][3] 0x8C66 %U32 #Unsigned
MUCI_RecorderData[397][0] 0x8C68 %U32 #Unsigned
MUCI_RecorderData[397][1] 0x8C6A %U32 #Unsigned
MUCI_RecorderData[397][2] 0x8C6C %U32 #Unsigned
MUCI_RecorderData[397][3] 0x8C6E %U32 #Unsigned
MUCI_RecorderData[398][0] 0x8C70 %U32 #Unsigned
MUCI_RecorderData[398][1] 0x8C72 %U32 #Unsigned
MUCI_RecorderData[398][2] 0x8C74 %U32 #Unsigned
MUCI_RecorderData[398][3] 0x8C76 %U32 #Unsigned
MUCI_RecorderData[399][0] 0x8C78 %U32 #Unsigned
MUCI_RecorderData[399][1] 0x8C7A %U32 #Unsigned
MUCI_RecorderData[399][2] 0x8C7C %U32 #Unsigned
MUCI_RecorderData[399][3] 0x8C7E %U32 #Unsigned
MUCI_RecorderData[400][0] 0x8C80 %U32 #Unsigned
MUCI_RecorderData[400][1] 0x8C82 %U32 #Unsigned
MUCI_RecorderData[400][2] 0x8C84 %U32 #Unsigned
MUCI_RecorderData[400][3] 0x8C86 %U32 #Unsigned
MUCI_RecorderData[401][0] 0x8C88 %U32 #Unsigned
MUCI_RecorderData[401][1] 0x8C8A %U32 #Unsigned
MUCI_RecorderData[401][2] 0x8C8C %U32 #Unsigned
MUCI_RecorderData[401][3] 0x8C8E %U32 #Unsigned
MUCI_RecorderData[402][0] 0x8C90 %U32 #Unsigned
MUCI_RecorderData[402][1] 0x8C92 %U32 #Unsigned
MUCI_RecorderData[402][2] 0x8C94 %U32 #Unsigned
MUCI_RecorderData[402][3] 0x8C96 %U32 #Unsigned
MUCI_RecorderData[403][0] 0x8C98 %U32 #Unsigned
MUCI_RecorderData[403][1] 0x8C9A %U32 #Unsigned
MUCI_RecorderData[403][2] 0x8C9C %U32 #Unsigned
MUCI_RecorderData[403][3] 0x8C9E %U32 #Unsigned
MUCI_RecorderData[404][0] 0x8CA0 %U32 #Unsigned
MUCI_RecorderData[404][1] 0x8CA2 %U32 #Unsigned
MUCI_RecorderData[404][2] 0x8CA4 %U32 #Unsigned
MUCI_RecorderData[404][3] 0x8CA6 %U32 #Unsigned
MUCI_RecorderData[405][0] 0x8CA8 %U32 #Unsigned
MUCI_RecorderData[405][1] 0x8CAA %U32 #Unsigned
MUCI_RecorderData[405][2] 0x8CAC %U32 #Unsigned
MUCI_RecorderData[405][3] 0x8CAE %U32 #Unsigned
MUCI_RecorderData[406][0] 0x8CB0 %U32 #Unsigned
MUCI_RecorderData[406][1] 0x8CB2 %U32 #Unsigned
MUCI_RecorderData[406][2] 0x8CB4 %U32 #Unsigned
MUCI_RecorderData[406][3] 0x8CB6 %U32 #Unsigned
MUCI_RecorderData[407][0] 0x8CB8 %U32 #Unsigned
MUCI_RecorderData[407][1] 0x8CBA %U32 #Unsigned
MUCI_RecorderData[407][2] 0x8CBC %U32 #Unsigned
MUCI_RecorderData[407][3] 0x8CBE %U32 #Unsigned
MUCI_RecorderData[408][0] 0x8CC0 %U32 #Unsigned
MUCI_RecorderData[408][1] 0x8CC2 %U32 #Unsigned
MUCI_RecorderData[408][2] 0x8CC4 %U32 #Unsigned
MUCI_RecorderData[408][3] 0x8CC6 %U32 #Unsigned
MUCI_RecorderData[409][0] 0x8CC8 %U32 #Unsigned
MUCI_RecorderData[409][1] 0x8CCA %U32 #Unsigned
MUCI_RecorderData[409][2] 0x8CCC %U32 #Unsigned
MUCI_RecorderData[409][3] 0x8CCE %U32 #Unsigned
MUCI_RecorderData[410][0] 0x8CD0 %U32 #Unsigned
MUCI_RecorderData[410][1] 0x8CD2 %U32 #Unsigned
MUCI_RecorderData[410][2] 0x8CD4 %U32 #Unsigned
MUCI_RecorderData[410][3] 0x8CD6 %U32 #Unsigned
MUCI_RecorderData[411][0] 0x8CD8 %U32 #Unsigned
MUCI_RecorderData[411][1] 0x8CDA %U32 #Unsigned
MUCI_RecorderData[411][2] 0x8CDC %U32 #Unsigned
MUCI_RecorderData[411][3] 0x8CDE %U32 #Unsigned
MUCI_RecorderData[412][0] 0x8CE0 %U32 #Unsigned
MUCI_RecorderData[412][1] 0x8CE2 %U32 #Unsigned
MUCI_RecorderData[412][2] 0x8CE4 %U32 #Unsigned
MUCI_RecorderData[412][3] 0x8CE6 %U32 #Unsigned
MUCI_RecorderData[413][0] 0x8CE8 %U32 #Unsigned
MUCI_RecorderData[413][1] 0x8CEA %U32 #Unsigned
MUCI_RecorderData[413][2] 0x8CEC %U32 #Unsigned
MUCI_RecorderData[413][3] 0x8CEE %U32 #Unsigned
MUCI_RecorderData[414][0] 0x8CF0 %U32 #Unsigned
MUCI_RecorderData[414][1] 0x8CF2 %U32 #Unsigned
MUCI_RecorderData[414][2] 0x8CF4 %U32 #Unsigned
MUCI_RecorderData[414][3] 0x8CF6 %U32 #Unsigned
MUCI_RecorderData[415][0] 0x8CF8 %U32 #Unsigned
MUCI_RecorderData[415][1] 0x8CFA %U32 #Unsigned
MUCI_RecorderData[415][2] 0x8CFC %U32 #Unsigned
MUCI_RecorderData[415][3] 0x8CFE %U32 #Unsigned
MUCI_RecorderData[416][0] 0x8D00 %U32 #Unsigned
MUCI_RecorderData[416][1] 0x8D02 %U32 #Unsigned
MUCI_RecorderData[416][2] 0x8D04 %U32 #Unsigned
MUCI_RecorderData[416][3] 0x8D06 %U32 #Unsigned
MUCI_RecorderData[417][0] 0x8D08 %U32 #Unsigned
MUCI_RecorderData[417][1] 0x8D0A %U32 #Unsigned
MUCI_RecorderData[417][2] 0x8D0C %U32 #Unsigned
MUCI_RecorderData[417][3] 0x8D0E %U32 #Unsigned
MUCI_RecorderData[418][0] 0x8D10 %U32 #Unsigned
MUCI_RecorderData[418][1] 0x8D12 %U32 #Unsigned
MUCI_RecorderData[418][2] 0x8D14 %U32 #Unsigned
MUCI_RecorderData[418][3] 0x8D16 %U32 #Unsigned
MUCI_RecorderData[419][0] 0x8D18 %U32 #Unsigned
MUCI_RecorderData[419][1] 0x8D1A %U32 #Unsigned
MUCI_RecorderData[419][2] 0x8D1C %U32 #Unsigned
MUCI_RecorderData[419][3] 0x8D1E %U32 #Unsigned
MUCI_RecorderData[420][0] 0x8D20 %U32 #Unsigned
MUCI_RecorderData[420][1] 0x8D22 %U32 #Unsigned
MUCI_RecorderData[420][2] 0x8D24 %U32 #Unsigned
MUCI_RecorderData[420][3] 0x8D26 %U32 #Unsigned
MUCI_RecorderData[421][0] 0x8D28 %U32 #Unsigned
MUCI_RecorderData[421][1] 0x8D2A %U32 #Unsigned
MUCI_RecorderData[421][2] 0x8D2C %U32 #Unsigned
MUCI_RecorderData[421][3] 0x8D2E %U32 #Unsigned
MUCI_RecorderData[422][0] 0x8D30 %U32 #Unsigned
MUCI_RecorderData[422][1] 0x8D32 %U32 #Unsigned
MUCI_RecorderData[422][2] 0x8D34 %U32 #Unsigned
MUCI_RecorderData[422][3] 0x8D36 %U32 #Unsigned
MUCI_RecorderData[423][0] 0x8D38 %U32 #Unsigned
MUCI_RecorderData[423][1] 0x8D3A %U32 #Unsigned
MUCI_RecorderData[423][2] 0x8D3C %U32 #Unsigned
MUCI_RecorderData[423][3] 0x8D3E %U32 #Unsigned
MUCI_RecorderData[424][0] 0x8D40 %U32 #Unsigned
MUCI_RecorderData[424][1] 0x8D42 %U32 #Unsigned
MUCI_RecorderData[424][2] 0x8D44 %U32 #Unsigned
MUCI_RecorderData[424][3] 0x8D46 %U32 #Unsigned
MUCI_RecorderData[425][0] 0x8D48 %U32 #Unsigned
MUCI_RecorderData[425][1] 0x8D4A %U32 #Unsigned
MUCI_RecorderData[425][2] 0x8D4C %U32 #Unsigned
MUCI_RecorderData[425][3] 0x8D4E %U32 #Unsigned
MUCI_RecorderData[426][0] 0x8D50 %U32 #Unsigned
MUCI_RecorderData[426][1] 0x8D52 %U32 #Unsigned
MUCI_RecorderData[426][2] 0x8D54 %U32 #Unsigned
MUCI_RecorderData[426][3] 0x8D56 %U32 #Unsigned
MUCI_RecorderData[427][0] 0x8D58 %U32 #Unsigned
MUCI_RecorderData[427][1] 0x8D5A %U32 #Unsigned
MUCI_RecorderData[427][2] 0x8D5C %U32 #Unsigned
MUCI_RecorderData[427][3] 0x8D5E %U32 #Unsigned
MUCI_RecorderData[428][0] 0x8D60 %U32 #Unsigned
MUCI_RecorderData[428][1] 0x8D62 %U32 #Unsigned
MUCI_RecorderData[428][2] 0x8D64 %U32 #Unsigned
MUCI_RecorderData[428][3] 0x8D66 %U32 #Unsigned
MUCI_RecorderData[429][0] 0x8D68 %U32 #Unsigned
MUCI_RecorderData[429][1] 0x8D6A %U32 #Unsigned
MUCI_RecorderData[429][2] 0x8D6C %U32 #Unsigned
MUCI_RecorderData[429][3] 0x8D6E %U32 #Unsigned
MUCI_RecorderData[430][0] 0x8D70 %U32 #Unsigned
MUCI_RecorderData[430][1] 0x8D72 %U32 #Unsigned
MUCI_RecorderData[430][2] 0x8D74 %U32 #Unsigned
MUCI_RecorderData[430][3] 0x8D76 %U32 #Unsigned
MUCI_RecorderData[431][0] 0x8D78 %U32 #Unsigned
MUCI_RecorderData[431][1] 0x8D7A %U32 #Unsigned
MUCI_RecorderData[431][2] 0x8D7C %U32 #Unsigned
MUCI_RecorderData[431][3] 0x8D7E %U32 #Unsigned
MUCI_RecorderData[432][0] 0x8D80 %U32 #Unsigned
MUCI_RecorderData[432][1] 0x8D82 %U32 #Unsigned
MUCI_RecorderData[432][2] 0x8D84 %U32 #Unsigned
MUCI_RecorderData[432][3] 0x8D86 %U32 #Unsigned
MUCI_RecorderData[433][0] 0x8D88 %U32 #Unsigned
MUCI_RecorderData[433][1] 0x8D8A %U32 #Unsigned
MUCI_RecorderData[433][2] 0x8D8C %U32 #Unsigned
MUCI_RecorderData[433][3] 0x8D8E %U32 #Unsigned
MUCI_RecorderData[434][0] 0x8D90 %U32 #Unsigned
MUCI_RecorderData[434][1] 0x8D92 %U32 #Unsigned
MUCI_RecorderData[434][2] 0x8D94 %U32 #Unsigned
MUCI_RecorderData[434][3] 0x8D96 %U32 #Unsigned
MUCI_RecorderData[435][0] 0x8D98 %U32 #Unsigned
MUCI_RecorderData[435][1] 0x8D9A %U32 #Unsigned
MUCI_RecorderData[435][2] 0x8D9C %U32 #Unsigned
MUCI_RecorderData[435][3] 0x8D9E %U32 #Unsigned
MUCI_RecorderData[436][0] 0x8DA0 %U32 #Unsigned
MUCI_RecorderData[436][1] 0x8DA2 %U32 #Unsigned
MUCI_RecorderData[436][2] 0x8DA4 %U32 #Unsigned
MUCI_RecorderData[436][3] 0x8DA6 %U32 #Unsigned
MUCI_RecorderData[437][0] 0x8DA8 %U32 #Unsigned
MUCI_RecorderData[437][1] 0x8DAA %U32 #Unsigned
MUCI_RecorderData[437][2] 0x8DAC %U32 #Unsigned
MUCI_RecorderData[437][3] 0x8DAE %U32 #Unsigned
MUCI_RecorderData[438][0] 0x8DB0 %U32 #Unsigned
MUCI_RecorderData[438][1] 0x8DB2 %U32 #Unsigned
MUCI_RecorderData[438][2] 0x8DB4 %U32 #Unsigned
MUCI_RecorderData[438][3] 0x8DB6 %U32 #Unsigned
MUCI_RecorderData[439][0] 0x8DB8 %U32 #Unsigned
MUCI_RecorderData[439][1] 0x8DBA %U32 #Unsigned
MUCI_RecorderData[439][2] 0x8DBC %U32 #Unsigned
MUCI_RecorderData[439][3] 0x8DBE %U32 #Unsigned
MUCI_RecorderData[440][0] 0x8DC0 %U32 #Unsigned
MUCI_RecorderData[440][1] 0x8DC2 %U32 #Unsigned
MUCI_RecorderData[440][2] 0x8DC4 %U32 #Unsigned
MUCI_RecorderData[440][3] 0x8DC6 %U32 #Unsigned
MUCI_RecorderData[441][0] 0x8DC8 %U32 #Unsigned
MUCI_RecorderData[441][1] 0x8DCA %U32 #Unsigned
MUCI_RecorderData[441][2] 0x8DCC %U32 #Unsigned
MUCI_RecorderData[441][3] 0x8DCE %U32 #Unsigned
MUCI_RecorderData[442][0] 0x8DD0 %U32 #Unsigned
MUCI_RecorderData[442][1] 0x8DD2 %U32 #Unsigned
MUCI_RecorderData[442][2] 0x8DD4 %U32 #Unsigned
MUCI_RecorderData[442][3] 0x8DD6 %U32 #Unsigned
MUCI_RecorderData[443][0] 0x8DD8 %U32 #Unsigned
MUCI_RecorderData[443][1] 0x8DDA %U32 #Unsigned
MUCI_RecorderData[443][2] 0x8DDC %U32 #Unsigned
MUCI_RecorderData[443][3] 0x8DDE %U32 #Unsigned
MUCI_RecorderData[444][0] 0x8DE0 %U32 #Unsigned
MUCI_RecorderData[444][1] 0x8DE2 %U32 #Unsigned
MUCI_RecorderData[444][2] 0x8DE4 %U32 #Unsigned
MUCI_RecorderData[444][3] 0x8DE6 %U32 #Unsigned
MUCI_RecorderData[445][0] 0x8DE8 %U32 #Unsigned
MUCI_RecorderData[445][1] 0x8DEA %U32 #Unsigned
MUCI_RecorderData[445][2] 0x8DEC %U32 #Unsigned
MUCI_RecorderData[445][3] 0x8DEE %U32 #Unsigned
MUCI_RecorderData[446][0] 0x8DF0 %U32 #Unsigned
MUCI_RecorderData[446][1] 0x8DF2 %U32 #Unsigned
MUCI_RecorderData[446][2] 0x8DF4 %U32 #Unsigned
MUCI_RecorderData[446][3] 0x8DF6 %U32 #Unsigned
MUCI_RecorderData[447][0] 0x8DF8 %U32 #Unsigned
MUCI_RecorderData[447][1] 0x8DFA %U32 #Unsigned
MUCI_RecorderData[447][2] 0x8DFC %U32 #Unsigned
MUCI_RecorderData[447][3] 0x8DFE %U32 #Unsigned
MUCI_RecorderData[448][0] 0x8E00 %U32 #Unsigned
MUCI_RecorderData[448][1] 0x8E02 %U32 #Unsigned
MUCI_RecorderData[448][2] 0x8E04 %U32 #Unsigned
MUCI_RecorderData[448][3] 0x8E06 %U32 #Unsigned
MUCI_RecorderData[449][0] 0x8E08 %U32 #Unsigned
MUCI_RecorderData[449][1] 0x8E0A %U32 #Unsigned
MUCI_RecorderData[449][2] 0x8E0C %U32 #Unsigned
MUCI_RecorderData[449][3] 0x8E0E %U32 #Unsigned
MUCI_RecorderData[450][0] 0x8E10 %U32 #Unsigned
MUCI_RecorderData[450][1] 0x8E12 %U32 #Unsigned
MUCI_RecorderData[450][2] 0x8E14 %U32 #Unsigned
MUCI_RecorderData[450][3] 0x8E16 %U32 #Unsigned
MUCI_RecorderData[451][0] 0x8E18 %U32 #Unsigned
MUCI_RecorderData[451][1] 0x8E1A %U32 #Unsigned
MUCI_RecorderData[451][2] 0x8E1C %U32 #Unsigned
MUCI_RecorderData[451][3] 0x8E1E %U32 #Unsigned
MUCI_RecorderData[452][0] 0x8E20 %U32 #Unsigned
MUCI_RecorderData[452][1] 0x8E22 %U32 #Unsigned
MUCI_RecorderData[452][2] 0x8E24 %U32 #Unsigned
MUCI_RecorderData[452][3] 0x8E26 %U32 #Unsigned
MUCI_RecorderData[453][0] 0x8E28 %U32 #Unsigned
MUCI_RecorderData[453][1] 0x8E2A %U32 #Unsigned
MUCI_RecorderData[453][2] 0x8E2C %U32 #Unsigned
MUCI_RecorderData[453][3] 0x8E2E %U32 #Unsigned
MUCI_RecorderData[454][0] 0x8E30 %U32 #Unsigned
MUCI_RecorderData[454][1] 0x8E32 %U32 #Unsigned
MUCI_RecorderData[454][2] 0x8E34 %U32 #Unsigned
MUCI_RecorderData[454][3] 0x8E36 %U32 #Unsigned
MUCI_RecorderData[455][0] 0x8E38 %U32 #Unsigned
MUCI_RecorderData[455][1] 0x8E3A %U32 #Unsigned
MUCI_RecorderData[455][2] 0x8E3C %U32 #Unsigned
MUCI_RecorderData[455][3] 0x8E3E %U32 #Unsigned
MUCI_RecorderData[456][0] 0x8E40 %U32 #Unsigned
MUCI_RecorderData[456][1] 0x8E42 %U32 #Unsigned
MUCI_RecorderData[456][2] 0x8E44 %U32 #Unsigned
MUCI_RecorderData[456][3] 0x8E46 %U32 #Unsigned
MUCI_RecorderData[457][0] 0x8E48 %U32 #Unsigned
MUCI_RecorderData[457][1] 0x8E4A %U32 #Unsigned
MUCI_RecorderData[457][2] 0x8E4C %U32 #Unsigned
MUCI_RecorderData[457][3] 0x8E4E %U32 #Unsigned
MUCI_RecorderData[458][0] 0x8E50 %U32 #Unsigned
MUCI_RecorderData[458][1] 0x8E52 %U32 #Unsigned
MUCI_RecorderData[458][2] 0x8E54 %U32 #Unsigned
MUCI_RecorderData[458][3] 0x8E56 %U32 #Unsigned
MUCI_RecorderData[459][0] 0x8E58 %U32 #Unsigned
MUCI_RecorderData[459][1] 0x8E5A %U32 #Unsigned
MUCI_RecorderData[459][2] 0x8E5C %U32 #Unsigned
MUCI_RecorderData[459][3] 0x8E5E %U32 #Unsigned
MUCI_RecorderData[460][0] 0x8E60 %U32 #Unsigned
MUCI_RecorderData[460][1] 0x8E62 %U32 #Unsigned
MUCI_RecorderData[460][2] 0x8E64 %U32 #Unsigned
MUCI_RecorderData[460][3] 0x8E66 %U32 #Unsigned
MUCI_RecorderData[461][0] 0x8E68 %U32 #Unsigned
MUCI_RecorderData[461][1] 0x8E6A %U32 #Unsigned
MUCI_RecorderData[461][2] 0x8E6C %U32 #Unsigned
MUCI_RecorderData[461][3] 0x8E6E %U32 #Unsigned
MUCI_RecorderData[462][0] 0x8E70 %U32 #Unsigned
MUCI_RecorderData[462][1] 0x8E72 %U32 #Unsigned
MUCI_RecorderData[462][2] 0x8E74 %U32 #Unsigned
MUCI_RecorderData[462][3] 0x8E76 %U32 #Unsigned
MUCI_RecorderData[463][0] 0x8E78 %U32 #Unsigned
MUCI_RecorderData[463][1] 0x8E7A %U32 #Unsigned
MUCI_RecorderData[463][2] 0x8E7C %U32 #Unsigned
MUCI_RecorderData[463][3] 0x8E7E %U32 #Unsigned
MUCI_RecorderData[464][0] 0x8E80 %U32 #Unsigned
MUCI_RecorderData[464][1] 0x8E82 %U32 #Unsigned
MUCI_RecorderData[464][2] 0x8E84 %U32 #Unsigned
MUCI_RecorderData[464][3] 0x8E86 %U32 #Unsigned
MUCI_RecorderData[465][0] 0x8E88 %U32 #Unsigned
MUCI_RecorderData[465][1] 0x8E8A %U32 #Unsigned
MUCI_RecorderData[465][2] 0x8E8C %U32 #Unsigned
MUCI_RecorderData[465][3] 0x8E8E %U32 #Unsigned
MUCI_RecorderData[466][0] 0x8E90 %U32 #Unsigned
MUCI_RecorderData[466][1] 0x8E92 %U32 #Unsigned
MUCI_RecorderData[466][2] 0x8E94 %U32 #Unsigned
MUCI_RecorderData[466][3] 0x8E96 %U32 #Unsigned
MUCI_RecorderData[467][0] 0x8E98 %U32 #Unsigned
MUCI_RecorderData[467][1] 0x8E9A %U32 #Unsigned
MUCI_RecorderData[467][2] 0x8E9C %U32 #Unsigned
MUCI_RecorderData[467][3] 0x8E9E %U32 #Unsigned
MUCI_RecorderData[468][0] 0x8EA0 %U32 #Unsigned
MUCI_RecorderData[468][1] 0x8EA2 %U32 #Unsigned
MUCI_RecorderData[468][2] 0x8EA4 %U32 #Unsigned
MUCI_RecorderData[468][3] 0x8EA6 %U32 #Unsigned
MUCI_RecorderData[469][0] 0x8EA8 %U32 #Unsigned
MUCI_RecorderData[469][1] 0x8EAA %U32 #Unsigned
MUCI_RecorderData[469][2] 0x8EAC %U32 #Unsigned
MUCI_RecorderData[469][3] 0x8EAE %U32 #Unsigned
MUCI_RecorderData[470][0] 0x8EB0 %U32 #Unsigned
MUCI_RecorderData[470][1] 0x8EB2 %U32 #Unsigned
MUCI_RecorderData[470][2] 0x8EB4 %U32 #Unsigned
MUCI_RecorderData[470][3] 0x8EB6 %U32 #Unsigned
MUCI_RecorderData[471][0] 0x8EB8 %U32 #Unsigned
MUCI_RecorderData[471][1] 0x8EBA %U32 #Unsigned
MUCI_RecorderData[471][2] 0x8EBC %U32 #Unsigned
MUCI_RecorderData[471][3] 0x8EBE %U32 #Unsigned
MUCI_RecorderData[472][0] 0x8EC0 %U32 #Unsigned
MUCI_RecorderData[472][1] 0x8EC2 %U32 #Unsigned
MUCI_RecorderData[472][2] 0x8EC4 %U32 #Unsigned
MUCI_RecorderData[472][3] 0x8EC6 %U32 #Unsigned
MUCI_RecorderData[473][0] 0x8EC8 %U32 #Unsigned
MUCI_RecorderData[473][1] 0x8ECA %U32 #Unsigned
MUCI_RecorderData[473][2] 0x8ECC %U32 #Unsigned
MUCI_RecorderData[473][3] 0x8ECE %U32 #Unsigned
MUCI_RecorderData[474][0] 0x8ED0 %U32 #Unsigned
MUCI_RecorderData[474][1] 0x8ED2 %U32 #Unsigned
MUCI_RecorderData[474][2] 0x8ED4 %U32 #Unsigned
MUCI_RecorderData[474][3] 0x8ED6 %U32 #Unsigned
MUCI_RecorderData[475][0] 0x8ED8 %U32 #Unsigned
MUCI_RecorderData[475][1] 0x8EDA %U32 #Unsigned
MUCI_RecorderData[475][2] 0x8EDC %U32 #Unsigned
MUCI_RecorderData[475][3] 0x8EDE %U32 #Unsigned
MUCI_RecorderData[476][0] 0x8EE0 %U32 #Unsigned
MUCI_RecorderData[476][1] 0x8EE2 %U32 #Unsigned
MUCI_RecorderData[476][2] 0x8EE4 %U32 #Unsigned
MUCI_RecorderData[476][3] 0x8EE6 %U32 #Unsigned
MUCI_RecorderData[477][0] 0x8EE8 %U32 #Unsigned
MUCI_RecorderData[477][1] 0x8EEA %U32 #Unsigned
MUCI_RecorderData[477][2] 0x8EEC %U32 #Unsigned
MUCI_RecorderData[477][3] 0x8EEE %U32 #Unsigned
MUCI_RecorderData[478][0] 0x8EF0 %U32 #Unsigned
MUCI_RecorderData[478][1] 0x8EF2 %U32 #Unsigned
MUCI_RecorderData[478][2] 0x8EF4 %U32 #Unsigned
MUCI_RecorderData[478][3] 0x8EF6 %U32 #Unsigned
MUCI_RecorderData[479][0] 0x8EF8 %U32 #Unsigned
MUCI_RecorderData[479][1] 0x8EFA %U32 #Unsigned
MUCI_RecorderData[479][2] 0x8EFC %U32 #Unsigned
MUCI_RecorderData[479][3] 0x8EFE %U32 #Unsigned
MUCI_RecorderData[480][0] 0x8F00 %U32 #Unsigned
MUCI_RecorderData[480][1] 0x8F02 %U32 #Unsigned
MUCI_RecorderData[480][2] 0x8F04 %U32 #Unsigned
MUCI_RecorderData[480][3] 0x8F06 %U32 #Unsigned
MUCI_RecorderData[481][0] 0x8F08 %U32 #Unsigned
MUCI_RecorderData[481][1] 0x8F0A %U32 #Unsigned
MUCI_RecorderData[481][2] 0x8F0C %U32 #Unsigned
MUCI_RecorderData[481][3] 0x8F0E %U32 #Unsigned
MUCI_RecorderData[482][0] 0x8F10 %U32 #Unsigned
MUCI_RecorderData[482][1] 0x8F12 %U32 #Unsigned
MUCI_RecorderData[482][2] 0x8F14 %U32 #Unsigned
MUCI_RecorderData[482][3] 0x8F16 %U32 #Unsigned
MUCI_RecorderData[483][0] 0x8F18 %U32 #Unsigned
MUCI_RecorderData[483][1] 0x8F1A %U32 #Unsigned
MUCI_RecorderData[483][2] 0x8F1C %U32 #Unsigned
MUCI_RecorderData[483][3] 0x8F1E %U32 #Unsigned
MUCI_RecorderData[484][0] 0x8F20 %U32 #Unsigned
MUCI_RecorderData[484][1] 0x8F22 %U32 #Unsigned
MUCI_RecorderData[484][2] 0x8F24 %U32 #Unsigned
MUCI_RecorderData[484][3] 0x8F26 %U32 #Unsigned
MUCI_RecorderData[485][0] 0x8F28 %U32 #Unsigned
MUCI_RecorderData[485][1] 0x8F2A %U32 #Unsigned
MUCI_RecorderData[485][2] 0x8F2C %U32 #Unsigned
MUCI_RecorderData[485][3] 0x8F2E %U32 #Unsigned
MUCI_RecorderData[486][0] 0x8F30 %U32 #Unsigned
MUCI_RecorderData[486][1] 0x8F32 %U32 #Unsigned
MUCI_RecorderData[486][2] 0x8F34 %U32 #Unsigned
MUCI_RecorderData[486][3] 0x8F36 %U32 #Unsigned
MUCI_RecorderData[487][0] 0x8F38 %U32 #Unsigned
MUCI_RecorderData[487][1] 0x8F3A %U32 #Unsigned
MUCI_RecorderData[487][2] 0x8F3C %U32 #Unsigned
MUCI_RecorderData[487][3] 0x8F3E %U32 #Unsigned
MUCI_RecorderData[488][0] 0x8F40 %U32 #Unsigned
MUCI_RecorderData[488][1] 0x8F42 %U32 #Unsigned
MUCI_RecorderData[488][2] 0x8F44 %U32 #Unsigned
MUCI_RecorderData[488][3] 0x8F46 %U32 #Unsigned
MUCI_RecorderData[489][0] 0x8F48 %U32 #Unsigned
MUCI_RecorderData[489][1] 0x8F4A %U32 #Unsigned
MUCI_RecorderData[489][2] 0x8F4C %U32 #Unsigned
MUCI_RecorderData[489][3] 0x8F4E %U32 #Unsigned
MUCI_RecorderData[490][0] 0x8F50 %U32 #Unsigned
MUCI_RecorderData[490][1] 0x8F52 %U32 #Unsigned
MUCI_RecorderData[490][2] 0x8F54 %U32 #Unsigned
MUCI_RecorderData[490][3] 0x8F56 %U32 #Unsigned
MUCI_RecorderData[491][0] 0x8F58 %U32 #Unsigned
MUCI_RecorderData[491][1] 0x8F5A %U32 #Unsigned
MUCI_RecorderData[491][2] 0x8F5C %U32 #Unsigned
MUCI_RecorderData[491][3] 0x8F5E %U32 #Unsigned
MUCI_RecorderData[492][0] 0x8F60 %U32 #Unsigned
MUCI_RecorderData[492][1] 0x8F62 %U32 #Unsigned
MUCI_RecorderData[492][2] 0x8F64 %U32 #Unsigned
MUCI_RecorderData[492][3] 0x8F66 %U32 #Unsigned
MUCI_RecorderData[493][0] 0x8F68 %U32 #Unsigned
MUCI_RecorderData[493][1] 0x8F6A %U32 #Unsigned
MUCI_RecorderData[493][2] 0x8F6C %U32 #Unsigned
MUCI_RecorderData[493][3] 0x8F6E %U32 #Unsigned
MUCI_RecorderData[494][0] 0x8F70 %U32 #Unsigned
MUCI_RecorderData[494][1] 0x8F72 %U32 #Unsigned
MUCI_RecorderData[494][2] 0x8F74 %U32 #Unsigned
MUCI_RecorderData[494][3] 0x8F76 %U32 #Unsigned
MUCI_RecorderData[495][0] 0x8F78 %U32 #Unsigned
MUCI_RecorderData[495][1] 0x8F7A %U32 #Unsigned
MUCI_RecorderData[495][2] 0x8F7C %U32 #Unsigned
MUCI_RecorderData[495][3] 0x8F7E %U32 #Unsigned
MUCI_RecorderData[496][0] 0x8F80 %U32 #Unsigned
MUCI_RecorderData[496][1] 0x8F82 %U32 #Unsigned
MUCI_RecorderData[496][2] 0x8F84 %U32 #Unsigned
MUCI_RecorderData[496][3] 0x8F86 %U32 #Unsigned
MUCI_RecorderData[497][0] 0x8F88 %U32 #Unsigned
MUCI_RecorderData[497][1] 0x8F8A %U32 #Unsigned
MUCI_RecorderData[497][2] 0x8F8C %U32 #Unsigned
MUCI_RecorderData[497][3] 0x8F8E %U32 #Unsigned
MUCI_RecorderData[498][0] 0x8F90 %U32 #Unsigned
MUCI_RecorderData[498][1] 0x8F92 %U32 #Unsigned
MUCI_RecorderData[498][2] 0x8F94 %U32 #Unsigned
MUCI_RecorderData[498][3] 0x8F96 %U32 #Unsigned
MUCI_RecorderData[499][0] 0x8F98 %U32 #Unsigned
MUCI_RecorderData[499][1] 0x8F9A %U32 #Unsigned
MUCI_RecorderData[499][2] 0x8F9C %U32 #Unsigned
MUCI_RecorderData[499][3] 0x8F9E %U32 #Unsigned
MUCI_RecorderData[500][0] 0x8FA0 %U32 #Unsigned
MUCI_RecorderData[500][1] 0x8FA2 %U32 #Unsigned
MUCI_RecorderData[500][2] 0x8FA4 %U32 #Unsigned
MUCI_RecorderData[500][3] 0x8FA6 %U32 #Unsigned
MUCI_RecorderData[501][0] 0x8FA8 %U32 #Unsigned
MUCI_RecorderData[501][1] 0x8FAA %U32 #Unsigned
MUCI_RecorderData[501][2] 0x8FAC %U32 #Unsigned
MUCI_RecorderData[501][3] 0x8FAE %U32 #Unsigned
MUCI_RecorderData[502][0] 0x8FB0 %U32 #Unsigned
MUCI_RecorderData[502][1] 0x8FB2 %U32 #Unsigned
MUCI_RecorderData[502][2] 0x8FB4 %U32 #Unsigned
MUCI_RecorderData[502][3] 0x8FB6 %U32 #Unsigned
MUCI_RecorderData[503][0] 0x8FB8 %U32 #Unsigned
MUCI_RecorderData[503][1] 0x8FBA %U32 #Unsigned
MUCI_RecorderData[503][2] 0x8FBC %U32 #Unsigned
MUCI_RecorderData[503][3] 0x8FBE %U32 #Unsigned
MUCI_RecorderData[504][0] 0x8FC0 %U32 #Unsigned
MUCI_RecorderData[504][1] 0x8FC2 %U32 #Unsigned
MUCI_RecorderData[504][2] 0x8FC4 %U32 #Unsigned
MUCI_RecorderData[504][3] 0x8FC6 %U32 #Unsigned
MUCI_RecorderData[505][0] 0x8FC8 %U32 #Unsigned
MUCI_RecorderData[505][1] 0x8FCA %U32 #Unsigned
MUCI_RecorderData[505][2] 0x8FCC %U32 #Unsigned
MUCI_RecorderData[505][3] 0x8FCE %U32 #Unsigned
MUCI_RecorderData[506][0] 0x8FD0 %U32 #Unsigned
MUCI_RecorderData[506][1] 0x8FD2 %U32 #Unsigned
MUCI_RecorderData[506][2] 0x8FD4 %U32 #Unsigned
MUCI_RecorderData[506][3] 0x8FD6 %U32 #Unsigned
MUCI_RecorderData[507][0] 0x8FD8 %U32 #Unsigned
MUCI_RecorderData[507][1] 0x8FDA %U32 #Unsigned
MUCI_RecorderData[507][2] 0x8FDC %U32 #Unsigned
MUCI_RecorderData[507][3] 0x8FDE %U32 #Unsigned
MUCI_RecorderData[508][0] 0x8FE0 %U32 #Unsigned
MUCI_RecorderData[508][1] 0x8FE2 %U32 #Unsigned
MUCI_RecorderData[508][2] 0x8FE4 %U32 #Unsigned
MUCI_RecorderData[508][3] 0x8FE6 %U32 #Unsigned
MUCI_RecorderData[509][0] 0x8FE8 %U32 #Unsigned
MUCI_RecorderData[509][1] 0x8FEA %U32 #Unsigned
MUCI_RecorderData[509][2] 0x8FEC %U32 #Unsigned
MUCI_RecorderData[509][3] 0x8FEE %U32 #Unsigned
MUCI_RecorderData[510][0] 0x8FF0 %U32 #Unsigned
MUCI_RecorderData[510][1] 0x8FF2 %U32 #Unsigned
MUCI_RecorderData[510][2] 0x8FF4 %U32 #Unsigned
MUCI_RecorderData[510][3] 0x8FF6 %U32 #Unsigned
MUCI_RecorderData[511][0] 0x8FF8 %U32 #Unsigned
MUCI_RecorderData[511][1] 0x8FFA %U32 #Unsigned
MUCI_RecorderData[511][2] 0x8FFC %U32 #Unsigned
MUCI_RecorderData[511][3] 0x8FFE %U32 #Unsigned
powerState 0x993A %U16 #Unsigned
batteryState 0x993B %U16 #Unsigned
fsm_err 0x993C %U16 #Unsigned
usbPower.maxVoltage 0x9994 %FLOAT #Signed
usbPower.nominalVoltage 0x9996 %FLOAT #Signed
usbPower.lowVoltage 0x9998 %FLOAT #Signed
usbPower.minVoltage 0x999A %FLOAT #Signed
usbPower.noVoltage 0x999C %FLOAT #Signed
battery.capacity 0x999E %FLOAT #Signed
battery.voltage 0x99A0 %FLOAT #Signed
battery.nominalVoltage 0x99A2 %FLOAT #Signed
battery.prechargeVoltage 0x99A4 %FLOAT #Signed
battery.overVoltage 0x99A6 %FLOAT #Signed
battery.underVoltage 0x99A8 %FLOAT #Signed
battery.noVoltage 0x99AA %FLOAT #Signed
battery.prechargeCurrent 0x99AC %FLOAT #Signed
battery.chargeCurrent 0x99AE %FLOAT #Signed
battery.dischargeCurrent 0x99B0 %FLOAT #Signed
battery.cutoffCurrent 0x99B2 %FLOAT #Signed
IBattFast.value 0x9880 %FLOAT #Signed
IBattFast.ref 0x9882 %FLOAT #Signed
IBattFast.error 0x9884 %FLOAT #Signed
IBattFast.error_old 0x9886 %FLOAT #Signed
IBattFast.Kp 0x9888 %FLOAT #Signed
IBattFast.Ki 0x988A %FLOAT #Signed
IBattFast.output 0x988C %FLOAT #Signed
IBattFast.min 0x988E %FLOAT #Signed
IBattFast.max 0x9890 %FLOAT #Signed
IBattSlow.value 0x9892 %FLOAT #Signed
IBattSlow.ref 0x9894 %FLOAT #Signed
IBattSlow.error 0x9896 %FLOAT #Signed
IBattSlow.error_old 0x9898 %FLOAT #Signed
IBattSlow.Kp 0x989A %FLOAT #Signed
IBattSlow.Ki 0x989C %FLOAT #Signed
IBattSlow.output 0x989E %FLOAT #Signed
IBattSlow.min 0x98A0 %FLOAT #Signed
IBattSlow.max 0x98A2 %FLOAT #Signed
IBattReg.value 0x98A4 %FLOAT #Signed
IBattReg.ref 0x98A6 %FLOAT #Signed
IBattReg.error 0x98A8 %FLOAT #Signed
IBattReg.error_old 0x98AA %FLOAT #Signed
IBattReg.Kp 0x98AC %FLOAT #Signed
IBattReg.Ki 0x98AE %FLOAT #Signed
IBattReg.output 0x98B0 %FLOAT #Signed
IBattReg.min 0x98B2 %FLOAT #Signed
IBattReg.max 0x98B4 %FLOAT #Signed
VBuckReg.value 0x98C0 %FLOAT #Signed
VBuckReg.ref 0x98C2 %FLOAT #Signed
VBuckReg.error 0x98C4 %FLOAT #Signed
VBuckReg.error_old 0x98C6 %FLOAT #Signed
VBuckReg.Kp 0x98C8 %FLOAT #Signed
VBuckReg.Ki 0x98CA %FLOAT #Signed
VBuckReg.output 0x98CC %FLOAT #Signed
VBuckReg.min 0x98CE %FLOAT #Signed
VBuckReg.max 0x98D0 %FLOAT #Signed
VBoostFast.value 0x98D2 %FLOAT #Signed
VBoostFast.ref 0x98D4 %FLOAT #Signed
VBoostFast.error 0x98D6 %FLOAT #Signed
VBoostFast.error_old 0x98D8 %FLOAT #Signed
VBoostFast.Kp 0x98DA %FLOAT #Signed
VBoostFast.Ki 0x98DC %FLOAT #Signed
VBoostFast.output 0x98DE %FLOAT #Signed
VBoostFast.min 0x98E0 %FLOAT #Signed
VBoostFast.max 0x98E2 %FLOAT #Signed
VBoostSlow.value 0x98E4 %FLOAT #Signed
VBoostSlow.ref 0x98E6 %FLOAT #Signed
VBoostSlow.error 0x98E8 %FLOAT #Signed
VBoostSlow.error_old 0x98EA %FLOAT #Signed
VBoostSlow.Kp 0x98EC %FLOAT #Signed
VBoostSlow.Ki 0x98EE %FLOAT #Signed
VBoostSlow.output 0x98F0 %FLOAT #Signed
VBoostSlow.min 0x98F2 %FLOAT #Signed
VBoostSlow.max 0x98F4 %FLOAT #Signed
VBoostReg.value 0x9900 %FLOAT #Signed
VBoostReg.ref 0x9902 %FLOAT #Signed
VBoostReg.error 0x9904 %FLOAT #Signed
VBoostReg.error_old 0x9906 %FLOAT #Signed
VBoostReg.Kp 0x9908 %FLOAT #Signed
VBoostReg.Ki 0x990A %FLOAT #Signed
VBoostReg.output 0x990C %FLOAT #Signed
VBoostReg.min 0x990E %FLOAT #Signed
VBoostReg.max 0x9910 %FLOAT #Signed
__TI_enable_exit_profile_output 0x9876 %S16 #Signed
