// Seed: 168207457
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    output wand  id_2
);
  parameter id_4 = 1;
  assign id_1 = -1;
  initial begin : LABEL_0
    #id_5 release id_2;
    wait ("");
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_4 = 32'd63,
    parameter id_6 = 32'd26
) (
    input  wor   _id_0,
    input  wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wire  _id_4
);
  logic [id_4 : 1] _id_6;
  ;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire [1 'b0 : id_0] id_7;
  genvar id_8;
  logic [id_6  -  id_0 : 1] id_9 = id_7;
endmodule
