#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Jan 30 22:58:25 2017
# Process ID: 31620
# Current directory: /home/rika/eceproject/hequ2/FPGAs-for-Accelerating-the-Phylogenetic-Likelihood-Function/verilog-solution/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/rika/eceproject/hequ2/FPGAs-for-Accelerating-the-Phylogenetic-Likelihood-Function/verilog-solution/impl/ip/vivado.log
# Journal file: /home/rika/eceproject/hequ2/FPGAs-for-Accelerating-the-Phylogenetic-Likelihood-Function/verilog-solution/impl/ip/vivado.jou
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rika/Vivado/2016.3/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'compute_ap_dadd_2_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'compute_ap_dadd_2_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'compute_ap_dadd_2_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'compute_ap_dmul_3_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'compute_ap_dmul_3_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'compute_ap_dmul_3_max_dsp_64'...
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/rika/eceproject/hequ2/FPGAs-for-Accelerating-the-Phylogenetic-Likelihood-Function/verilog-solution/impl/ip/tmp.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/rika/eceproject/hequ2/FPGAs-for-Accelerating-the-Phylogenetic-Likelihood-Function/verilog-solution/impl/ip/tmp.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Jan 30 22:58:40 2017. For additional details about this file, please refer to the WebTalk help file at /home/rika/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 30 22:58:40 2017...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rika/Vivado/2016.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 30 22:58:41 2017...
