 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:05:22 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_202 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_8 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_202/CK (DFF_X2)                      0.0000     0.0000 r
  R_202/Q (DFF_X2)                       0.6000     0.6000 f
  U912/ZN (XNOR2_X1)                     0.3706     0.9706 r
  U890/ZN (XNOR2_X1)                     0.3932     1.3639 r
  U889/ZN (XNOR2_X1)                     0.3847     1.7486 r
  U1140/ZN (NAND3_X1)                    0.1734     1.9220 f
  U1082/ZN (INV_X1)                      0.0980     2.0200 r
  U1080/ZN (NAND2_X1)                    0.0648     2.0848 f
  R_8/D (DFF_X2)                         0.0000     2.0848 f
  data arrival time                                 2.0848

  clock clk (rise edge)                  2.4350     2.4350
  clock network delay (ideal)            0.0000     2.4350
  clock uncertainty                     -0.0500     2.3850
  R_8/CK (DFF_X2)                        0.0000     2.3850 r
  library setup time                    -0.2997     2.0853
  data required time                                2.0853
  -----------------------------------------------------------
  data required time                                2.0853
  data arrival time                                -2.0848
  -----------------------------------------------------------
  slack (MET)                                       0.0005


1
