Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 10.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     176  out of   1728    10%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               260  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mick1:o                            | NONE(*)(mir_9_3)       | 37    |
mclk:q                             | NONE                   | 84    |
clk                                | IBUF                   | 1     |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
ab_8__n00011:o                     | NONE(*)(ab_5_0_1)      | 32    |
mpck1:o                            | NONE(*)(mpc_24)        | 10    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.686ns (Maximum Frequency: 93.580MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 18.114ns
   Maximum combinational path delay: 12.667ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                165 out of  1,728    9%
   Number of Slices containing
      unrelated logic:                0 out of    165    0%
   Total Number Slice Registers:    111 out of  3,456    3%
      Number used as Flip Flops:                   94
      Number used as Latches:                      17
   Total Number 4 input LUTs:       245 out of  3,456    7%
      Number used as LUTs:                        240
      Number used as a route-thru:                  5
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              38
      IOB Latches:                                 16
Total equivalent gate count for design:  3,231
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  56 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  165 out of 1728    9%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c91) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:b2632f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1192 unrouted;       REAL time: 0 secs 

Phase 2: 1110 unrouted;       REAL time: 0 secs 

Phase 3: 319 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  1.185     |  3.583      |
+----------------------------+----------+--------+------------+-------------+
|       ab_8__n0001          |   Local  |   32   |  0.875     |  3.425      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.000     |  1.597      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   37   |  1.448     |  3.604      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.127     |  2.721      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Sat Jul 03 13:53:05 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Sat Jul 03 13:53:12 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_8__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 10.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     176  out of   1728    10%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               260  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 84    |
mick1:o                            | NONE(*)(mir_9_4)       | 37    |
clk                                | IBUF                   | 1     |
ab_8__n00011:o                     | NONE(*)(ab_5_0_1)      | 32    |
mpck1:o                            | NONE(*)(mpc_24)        | 10    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.686ns (Maximum Frequency: 93.580MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 18.114ns
   Maximum combinational path delay: 12.667ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                165 out of  1,728    9%
   Number of Slices containing
      unrelated logic:                0 out of    165    0%
   Total Number Slice Registers:    111 out of  3,456    3%
      Number used as Flip Flops:                   94
      Number used as Latches:                      17
   Total Number 4 input LUTs:       245 out of  3,456    7%
      Number used as LUTs:                        240
      Number used as a route-thru:                  5
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              38
      IOB Latches:                                 16
Total equivalent gate count for design:  3,231
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  56 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  165 out of 1728    9%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c91) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:b2632f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1192 unrouted;       REAL time: 0 secs 

Phase 2: 1110 unrouted;       REAL time: 0 secs 

Phase 3: 319 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  1.185     |  3.583      |
+----------------------------+----------+--------+------------+-------------+
|       ab_8__n0001          |   Local  |   32   |  0.875     |  3.425      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.000     |  1.597      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   37   |  1.448     |  3.604      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.127     |  2.721      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Sat Jul 03 13:53:25 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Sat Jul 03 13:53:26 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_8__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <r3<0>> not replaced by logic
Sources are: r3<7>:r3<7>, r3<6>:r3<6>, r3<5>:r3<5>, r3<4>:r3<4>, r3<3>:r3<3>, r3<2>:r3<2>, r3<1>:r3<1>, r3<0>:r3<0>
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.06 / 1.19 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52604 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Architecture cpu_8_behave of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <r3<0>> not replaced by logic
Sources are: r3<7>:r3<7>, r3<6>:r3<6>, r3<5>:r3<5>, r3<4>:r3<4>, r3<3>:r3<3>, r3<2>:r3<2>, r3<1>:r3<1>, r3<0>:r3<0>
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.00 / 1.13 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52604 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Architecture cpu_8_behave of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <r3<0>> not replaced by logic
Sources are: r3<7>:r3<7>, r3<6>:r3<6>, r3<5>:r3<5>, r3<4>:r3<4>, r3<3>:r3<3>, r3<2>:r3<2>, r3<1>:r3<1>, r3<0>:r3<0>
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.01 / 1.14 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52604 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Architecture cpu_8_behave of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <r3<0>> not replaced by logic
Sources are: r3<7>:r3<7>, r3<6>:r3<6>, r3<5>:r3<5>, r3<4>:r3<4>, r3<3>:r3<3>, r3<2>:r3<2>, r3<1>:r3<1>, r3<0>:r3<0>
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.06 / 1.17 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52604 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Architecture cpu_8_behave of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <r3<0>> not replaced by logic
Sources are: r3<7>:r3<7>, r3<6>:r3<6>, r3<5>:r3<5>, r3<4>:r3<4>, r3<3>:r3<3>, r3<2>:r3<2>, r3<1>:r3<1>, r3<0>:r3<0>
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.05 / 1.16 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52604 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 10.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     176  out of   1728    10%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               260  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 84    |
mick1:o                            | NONE(*)(mir_9_4)       | 37    |
clk                                | IBUF                   | 1     |
ab_8__n00011:o                     | NONE(*)(ab_5_0_1)      | 32    |
mpck1:o                            | NONE(*)(mpc_24)        | 10    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.686ns (Maximum Frequency: 93.580MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 18.114ns
   Maximum combinational path delay: 12.667ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit adder for signal <$n0003> created at line 342.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0059>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  8-bit adder                      : 1
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 10.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     176  out of   1728    10%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               260  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 84    |
mick1:o                            | NONE(*)(mir_9_4)       | 37    |
clk                                | IBUF                   | 1     |
ab_8__n00011:o                     | NONE(*)(ab_5_0_1)      | 32    |
mpck1:o                            | NONE(*)(mpc_24)        | 10    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.686ns (Maximum Frequency: 93.580MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 18.114ns
   Maximum combinational path delay: 12.667ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                165 out of  1,728    9%
   Number of Slices containing
      unrelated logic:                0 out of    165    0%
   Total Number Slice Registers:    111 out of  3,456    3%
      Number used as Flip Flops:                   94
      Number used as Latches:                      17
   Total Number 4 input LUTs:       245 out of  3,456    7%
      Number used as LUTs:                        240
      Number used as a route-thru:                  5
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              38
      IOB Latches:                                 16
Total equivalent gate count for design:  3,231
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  56 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  165 out of 1728    9%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c91) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:b2632f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1192 unrouted;       REAL time: 0 secs 

Phase 2: 1110 unrouted;       REAL time: 0 secs 

Phase 3: 319 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  1.185     |  3.583      |
+----------------------------+----------+--------+------------+-------------+
|       ab_8__n0001          |   Local  |   32   |  0.875     |  3.425      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.000     |  1.597      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   37   |  1.448     |  3.604      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.127     |  2.721      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Sat Jul 03 15:41:05 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Sat Jul 03 15:41:15 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_8__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
ERROR:HDLParsers:837 - D:/tmp/VHDL/../8bitCPU.vhd Line 350. Index size for dimension 1 of a is not 9.
ERROR:HDLParsers:837 - D:/tmp/VHDL/../8bitCPU.vhd Line 350. Index size for dimension 1 of a is not 9.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0022> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0024>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0032>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 9-bit addsub for signal <$n0052>.
    Found 16-bit addsub for signal <$n0064>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 9.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     161  out of   1728     9%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               243  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
mick1:o                            | NONE(*)(mir_9_4)       | 37    |
mclk:q                             | NONE                   | 84    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
mpck1:o                            | NONE(*)(mpc_23)        | 10    |
ab_0__n00011:o                     | NONE(*)(ab_12_0_1)     | 32    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 9.761ns (Maximum Frequency: 102.449MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 17.038ns
   Maximum combinational path delay: 12.667ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                153 out of  1,728    8%
   Number of Slices containing
      unrelated logic:                0 out of    153    0%
   Total Number Slice Registers:    111 out of  3,456    3%
      Number used as Flip Flops:                   94
      Number used as Latches:                      17
   Total Number 4 input LUTs:       224 out of  3,456    6%
      Number used as LUTs:                        223
      Number used as a route-thru:                  1
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              38
      IOB Latches:                                 16
Total equivalent gate count for design:  3,063
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  56 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  153 out of 1728    8%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989b7d) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:ae759e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1120 unrouted;       REAL time: 0 secs 

Phase 2: 1033 unrouted;       REAL time: 0 secs 

Phase 3: 271 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  1.075     |  3.586      |
+----------------------------+----------+--------+------------+-------------+
|       ab_0__n0001          |   Local  |   32   |  0.839     |  3.294      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.000     |  1.720      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   37   |  1.909     |  3.728      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.034     |  2.653      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Sat Jul 03 15:46:32 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Sat Jul 03 15:46:33 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_0__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 266: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 270.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0058>.
    Found 16-bit addsub for signal <$n0066>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1290 - Hierarchical block <I0> is unconnected in block <Mmux_fb>.
   It will be removed from the design.

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 9.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     162  out of   1728     9%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               245  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mick1:o                            | NONE(*)(mir_10)        | 37    |
mclk:q                             | NONE                   | 84    |
clk                                | IBUF                   | 1     |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
ab_0__n00011:o                     | NONE(*)(ab_9_0)        | 32    |
mpck1:o                            | NONE(*)(mpc_17)        | 10    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.581ns (Maximum Frequency: 86.348MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 18.915ns
   Maximum combinational path delay: 12.667ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                158 out of  1,728    9%
   Number of Slices containing
      unrelated logic:                0 out of    158    0%
   Total Number Slice Registers:    111 out of  3,456    3%
      Number used as Flip Flops:                   94
      Number used as Latches:                      17
   Total Number 4 input LUTs:       233 out of  3,456    6%
      Number used as LUTs:                        232
      Number used as a route-thru:                  1
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              38
      IOB Latches:                                 16
Total equivalent gate count for design:  3,120
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  56 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  158 out of 1728    9%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989b9b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:aeb036) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1138 unrouted;       REAL time: 0 secs 

Phase 2: 1057 unrouted;       REAL time: 0 secs 

Phase 3: 286 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  2.066     |  3.965      |
+----------------------------+----------+--------+------------+-------------+
|       ab_0__n0001          |   Local  |   32   |  1.653     |  3.352      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.000     |  2.899      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   37   |  1.538     |  3.645      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.034     |  2.633      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Sat Jul 03 15:48:25 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Sat Jul 03 15:48:26 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_0__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 269: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
INFO:Xst:1304 - Contents of register <test> in unit <cpu_8> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <test> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 8-bit 8-to-1 multiplexer for signal <ci<31:24>>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 273.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0058>.
    Found 16-bit addsub for signal <$n0067>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 23 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  21 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 23
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 8
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1290 - Hierarchical block <I0> is unconnected in block <Mmux_fb>.
   It will be removed from the design.

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 9.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     147  out of   1728     8%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               251  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mick1:o                            | NONE(*)(mir_8)         | 37    |
mclk:q                             | NONE                   | 84    |
clk                                | IBUF                   | 1     |
mpck1:o                            | NONE(*)(mpc_19)        | 10    |
ab_0__n00011:o                     | NONE(*)(ab_5_0_1)      | 32    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.581ns (Maximum Frequency: 86.348MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 18.915ns
   Maximum combinational path delay: 14.840ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                153 out of  1,728    8%
   Number of Slices containing
      unrelated logic:                0 out of    153    0%
   Total Number Slice Registers:    111 out of  3,456    3%
      Number used as Flip Flops:                   94
      Number used as Latches:                      17
   Total Number 4 input LUTs:       239 out of  3,456    6%
      Number used as LUTs:                        238
      Number used as a route-thru:                  1
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              38
      IOB Latches:                                 16
Total equivalent gate count for design:  3,087
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  56 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  153 out of 1728    8%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989bad) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:af2246) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1147 unrouted;       REAL time: 0 secs 

Phase 2: 1063 unrouted;       REAL time: 0 secs 

Phase 3: 242 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  1.312     |  3.697      |
+----------------------------+----------+--------+------------+-------------+
|       ab_0__n0001          |   Local  |   32   |  0.690     |  3.123      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.000     |  1.720      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   37   |  1.909     |  3.728      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.034     |  2.633      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Sat Jul 03 15:54:10 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Programming File Generation Report".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Sat Jul 03 15:54:10 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_0__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 269: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Using one-hot encoding for signal <rs>.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 273.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0058>.
    Found 16-bit addsub for signal <$n0066>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 39 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:653 - Signal <rs<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <rs<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 31
  2-to-1 multiplexer               : 8
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_0> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1290 - Hierarchical block <I0> is unconnected in block <Mmux_fb>.
   It will be removed from the design.

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 9.
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     162  out of   1728     9%  
 Number of Slice Flip Flops:           165  out of   3456     4%  
 Number of 4 input LUTs:               245  out of   3456     7%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mick1:o                            | NONE(*)(mir_10)        | 37    |
mclk:q                             | NONE                   | 84    |
clk                                | IBUF                   | 1     |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
ab_0__n00011:o                     | NONE(*)(ab_9_0)        | 32    |
mpck1:o                            | NONE(*)(mpc_17)        | 10    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.581ns (Maximum Frequency: 86.348MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 18.915ns
   Maximum combinational path delay: 12.667ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                158 out of  1,728    9%
   Number of Slices containing
      unrelated logic:                0 out of    158    0%
   Total Number Slice Registers:    111 out of  3,456    3%
      Number used as Flip Flops:                   94
      Number used as Latches:                      17
   Total Number 4 input LUTs:       233 out of  3,456    6%
      Number used as LUTs:                        232
      Number used as a route-thru:                  1
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              38
      IOB Latches:                                 16
Total equivalent gate count for design:  3,120
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  56 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2364 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  158 out of 1728    9%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989b9b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:aeb036) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1138 unrouted;       REAL time: 0 secs 

Phase 2: 1057 unrouted;       REAL time: 0 secs 

Phase 3: 286 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  2.066     |  3.965      |
+----------------------------+----------+--------+------------+-------------+
|       ab_0__n0001          |   Local  |   32   |  1.653     |  3.352      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.000     |  2.899      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   37   |  1.538     |  3.645      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.034     |  2.633      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Sat Jul 03 15:55:58 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Sat Jul 03 15:55:59 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_0__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    d:\tmp\8bitCPU.vhd
Scanning    d:\tmp\8bitCPU.vhd
Writing 8bitCPU.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   598 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Entity <cpu_8> (Architecture <cpu_8_behave>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 271: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 275.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0066>.
    Found 16-bit addsub for signal <$n0074>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 103 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 40
  2-to-1 multiplexer               : 16
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1290 - Hierarchical block <I0> is unconnected in block <Mmux_fb>.
   It will be removed from the design.

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     216  out of   1728    12%  
 Number of Slice Flip Flops:           231  out of   3456     6%  
 Number of 4 input LUTs:               381  out of   3456    11%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mclk_1:q                           | NONE                   | 78    |
mick1:o                            | NONE(*)(mir_10)        | 38    |
ab_10__n00011:o                    | NONE(*)(ab_13_0)       | 32    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.850ns (Maximum Frequency: 72.202MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 20.204ns
   Maximum combinational path delay: 13.387ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                211 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    211    0%
   Total Number Slice Registers:    176 out of  3,456    5%
      Number used as Flip Flops:                  159
      Number used as Latches:                      17
   Total Number 4 input LUTs:       368 out of  3,456   10%
      Number used as LUTs:                        351
      Number used as a route-thru:                 17
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              39
      IOB Latches:                                 16
Total equivalent gate count for design:  4,431
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 598
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  211 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ca9) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b260f0) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1645 unrouted;       REAL time: 0 secs 

Phase 2: 1524 unrouted;       REAL time: 0 secs 

Phase 3: 450 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.138     |  3.893      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |Low-Skew  |   43   |  2.262     |  5.249      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   48   |  2.205     |  4.492      |
+----------------------------+----------+--------+------------+-------------+
|      ab_10__n0001          |   Local  |   32   |  0.874     |  3.307      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   38   |  1.755     |  3.565      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.299     |  1.226      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon May 04 10:37:06 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Mon May 04 10:37:07 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_10__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2358 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Architecture cpu_8_behave of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 271: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 275.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0066>.
    Found 16-bit addsub for signal <$n0074>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 103 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 40
  2-to-1 multiplexer               : 16
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1290 - Hierarchical block <I0> is unconnected in block <Mmux_fb>.
   It will be removed from the design.

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     216  out of   1728    12%  
 Number of Slice Flip Flops:           231  out of   3456     6%  
 Number of 4 input LUTs:               381  out of   3456    11%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mclk_1:q                           | NONE                   | 78    |
mick1:o                            | NONE(*)(mir_13)        | 38    |
ab_10__n00011:o                    | NONE(*)(ab_13_0)       | 32    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.850ns (Maximum Frequency: 72.202MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 20.204ns
   Maximum combinational path delay: 13.387ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                211 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    211    0%
   Total Number Slice Registers:    176 out of  3,456    5%
      Number used as Flip Flops:                  159
      Number used as Latches:                      17
   Total Number 4 input LUTs:       368 out of  3,456   10%
      Number used as LUTs:                        351
      Number used as a route-thru:                 17
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              39
      IOB Latches:                                 16
Total equivalent gate count for design:  4,431
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2358 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  211 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ca9) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b260f0) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1645 unrouted;       REAL time: 0 secs 

Phase 2: 1524 unrouted;       REAL time: 0 secs 

Phase 3: 448 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.138     |  3.893      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |Low-Skew  |   43   |  2.262     |  5.249      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   48   |  2.205     |  4.492      |
+----------------------------+----------+--------+------------+-------------+
|      ab_10__n0001          |   Local  |   32   |  0.874     |  3.307      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   38   |  1.755     |  3.565      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.299     |  1.226      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Fri Jul 09 11:14:46 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Fri Jul 09 11:14:47 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_10__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   2358 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/tmp/VHDL/../8bitCPU.vhd in Library work.
Architecture cpu_8_behave of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <cpu_8_behave>).
WARNING:Xst:819 - D:/tmp/VHDL/../8bitCPU.vhd line 271: The following signals are missing in the process sensitivity list:
   ff<7>, ff<6>, ff<5>, ff<4>, ff<3>, ff<2>, ff<1>, ff<0>, pc<15>, pc<14>, pc<13>, pc<12>, pc<11>, pc<10>, pc<9>, pc<8>, pc<7>, pc<6>, pc<5>, pc<4>, pc<3>, pc<2>, pc<1>, pc<0>, rout.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/tmp/VHDL/../8bitCPU.vhd.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <ab>.
WARNING:Xst:737 - Found 1-bit latch for signal <pcadd>.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0023> created at line 275.
    Found 16-bit 3-to-1 multiplexer for signal <$n0025>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 9-bit addsub for signal <$n0066>.
    Found 16-bit addsub for signal <$n0074>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 1-bit register for signal <cya>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 103 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
    Summary:
	inferred   2 Counter(s).
	inferred 155 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 50
  1-bit register                   : 35
  8-bit register                   : 14
  16-bit register                  : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Counters                         : 2
  10-bit up counter                : 1
  16-bit up counter                : 1
# Multiplexers                     : 40
  2-to-1 multiplexer               : 16
  16-bit 3-to-1 multiplexer        : 1
  1-bit 4-to-1 multiplexer         : 5
  8-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  9-bit addsub                     : 1
  16-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1290 - Hierarchical block <I0> is unconnected in block <Mmux_fb>.
   It will be removed from the design.

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)
FlipFlop mir_9 has been replicated 8 time(s) to handle iob=true attribute.
Latch ab_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch ab_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     216  out of   1728    12%  
 Number of Slice Flip Flops:           231  out of   3456     6%  
 Number of 4 input LUTs:               381  out of   3456    11%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mick1:o                            | NONE(*)(mir_10)        | 38    |
mclk_1:q                           | NONE                   | 78    |
ab_10__n00011:o                    | NONE(*)(ab_11_0_1)     | 32    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
pcadd__n00011:o                    | NONE(*)(pcadd_0)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.850ns (Maximum Frequency: 72.202MHz)
   Minimum input arrival time before clock: 5.875ns
   Maximum output required time after clock: 20.204ns
   Maximum combinational path delay: 14.107ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\tmp\vhdl/_ngo -uc ../8bitCPU.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/tmp/VHDL/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../8bitCPU.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                211 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    211    0%
   Total Number Slice Registers:    176 out of  3,456    5%
      Number used as Flip Flops:                  159
      Number used as Latches:                      17
   Total Number 4 input LUTs:       368 out of  3,456   10%
      Number used as LUTs:                        367
      Number used as a route-thru:                  1
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              39
      IOB Latches:                                 16
Total equivalent gate count for design:  4,527
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   2358 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   99 out of 99    100%

   Number of SLICEs                  211 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ca9) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:b29160) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1677 unrouted;       REAL time: 0 secs 

Phase 2: 1600 unrouted;       REAL time: 0 secs 

Phase 3: 461 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.078     |  4.247      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   48   |  1.844     |  4.566      |
+----------------------------+----------+--------+------------+-------------+
|      ab_10__n0001          |   Local  |   32   |  2.028     |  3.868      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   38   |  2.047     |  3.565      |
+----------------------------+----------+--------+------------+-------------+
|      pcadd__n0001          |   Local  |    1   |  0.000     |  0.709      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.080     |  3.000      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   43   |  2.150     |  3.936      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Fri Jul 09 12:53:47 2010
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Fri Jul 09 12:53:47 2010

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_10__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".


