// Seed: 1400116980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      1, 1
  ); module_2();
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1,
    input tri   id_2,
    input wand  id_3,
    input tri0  id_4
);
  wire id_6, id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6
  );
endmodule
module module_2 ();
  id_2(
      .id_0(1),
      .id_1(id_3(1'b0, 1, 1'b0, id_3)),
      .id_2(1),
      .id_3(1),
      .id_4(id_3),
      .id_5(1'b0),
      .id_6(1)
  );
  assign id_3 = 1;
  assign id_2 = id_1[(1'b0)];
endmodule
