// Seed: 3232122815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout reg id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output tri1 id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1;
  struct packed {logic id_12;} id_13 = id_1;
  wire id_14;
  assign id_5 = -1;
  always id_10 = 1 ? id_13 : 1;
  logic id_15;
  assign id_3 = id_15;
endmodule
module module_1 (
    output logic   id_0,
    output supply0 id_1
    , id_3
);
  assign id_3 = 1'b0;
  logic id_4;
  struct packed {logic id_5;} id_6;
  always $signed(35);
  ;
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3
  );
  always id_6 <= id_4;
  always begin : LABEL_0
    if (-1) id_0 <= #id_4 -1;
    else id_0 <= 1;
    id_0 <= id_6.id_5;
    id_0 = -1 * id_4;
    while (-1) id_4 <= {1{-1'h0 - id_6}} ? -1 * id_6 : -1'b0;
  end
endmodule
