
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007408                       # Number of seconds simulated
sim_ticks                                  7407859000                       # Number of ticks simulated
final_tick                                 7407859000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92152                       # Simulator instruction rate (inst/s)
host_op_rate                                   142073                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47408228                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   156.26                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5367                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6928858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39439196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46368053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6928858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6928858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6928858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39439196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46368053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11043                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5367                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7407747000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    451.715040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.060200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.894850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          179     23.61%     23.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     14.64%     38.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           67      8.84%     47.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      6.86%     53.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          126     16.62%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      4.09%     74.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      3.96%     78.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      3.43%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136     17.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          758                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6928857.582197501324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39439195.589440889657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27653750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    257895000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34480.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56493.98                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    184917500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               285548750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34454.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53204.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        46.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1380239.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2863140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1510410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146284320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             64189980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13500480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       462858240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       265828320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1376165940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2355049230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            317.912265                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           7231730500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29396000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      61880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5524629500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    692256250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      84644000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1015053250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2613240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1366200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16471980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43260720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4492800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       243477210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        87030720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1585784460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2052107730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            277.017655                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7301204000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8663000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      28600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6540703500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    226641000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      69327750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    533923750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325544                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325544                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2955                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289532                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1349                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289532                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270562                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18970                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1750                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4893053                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110539                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           522                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            69                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625429                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           112                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7407860                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14497243                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325544                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271911                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5722792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6262                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           284                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625388                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1117                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7372685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.034708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.537729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3783385     51.32%     51.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   367022      4.98%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    88833      1.20%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   161698      2.19%     59.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   242875      3.29%     62.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   124956      1.69%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   292474      3.97%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   498499      6.76%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1812943     24.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7372685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.043946                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.957008                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   595768                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3848964                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1669001                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1255821                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3131                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22347497                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3131                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1106211                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  123960                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2053                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2413638                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3723692                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22334123                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   759                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 287430                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3245357                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17523                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21664732                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48512821                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24899407                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701153                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   151804                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6352734                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526326                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114114                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098395                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2082880                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22309042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22382955                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               892                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          109196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151222                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7372685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.035930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.081544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              916150     12.43%     12.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              969913     13.16%     25.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1372024     18.61%     44.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1193419     16.19%     60.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1149895     15.60%     75.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              903079     12.25%     88.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              368303      5.00%     93.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              235272      3.19%     96.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              264630      3.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7372685                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43827     61.64%     61.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3474      4.89%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.02%     66.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.02%     66.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            22595     31.78%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    633      0.89%     99.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   434      0.61%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                86      0.12%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35553      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208350     32.20%     32.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1141      0.01%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196712     18.75%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  403      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  823      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1008      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 604      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                218      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097253      9.37%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097335      9.37%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62611      0.28%     70.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13451      0.06%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4569839     20.42%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097625      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22382955                       # Type of FU issued
system.cpu.iq.rate                           3.021514                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       71099                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003176                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22060472                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7452755                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7312312                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30150114                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14965746                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949145                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7330402                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15088099                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2408                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16268                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7167                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       109806                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1456                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3131                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   51958                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 64172                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22309119                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                99                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526326                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114114                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    711                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 61142                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            948                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2728                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3676                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22376313                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4630818                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6642                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6741355                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313626                       # Number of branches executed
system.cpu.iew.exec_stores                    2110537                       # Number of stores executed
system.cpu.iew.exec_rate                     3.020618                       # Inst execution rate
system.cpu.iew.wb_sent                       22262940                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22261457                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13644399                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19469764                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.005113                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.700799                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          109271                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2972                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7356475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.017739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.407816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2304122     31.32%     31.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2313778     31.45%     62.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        24035      0.33%     63.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11129      0.15%     63.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       314490      4.28%     67.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32947      0.45%     67.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       132456      1.80%     69.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       200888      2.73%     72.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2022630     27.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7356475                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2022630                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27643038                       # The number of ROB reads
system.cpu.rob.rob_writes                    44634772                       # The number of ROB writes
system.cpu.timesIdled                             491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.514457                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.514457                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.943796                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.943796                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25005135                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6954563                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688425                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851247                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1576989                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774042                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7373191                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           998.490959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6850898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.233755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   998.490959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          989                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          662                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55129270                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55129270                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4703423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4703423                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106509                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6809932                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6809932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6809932                       # number of overall hits
system.cpu.dcache.overall_hits::total         6809932                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75668                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        76106                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76106                       # number of overall misses
system.cpu.dcache.overall_misses::total         76106                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2490571000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2490571000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45776000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45776000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2536347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2536347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2536347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2536347000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886038                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886038                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015833                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015833                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000208                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011052                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32914.455252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32914.455252                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104511.415525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104511.415525                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33326.505138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33326.505138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33326.505138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33326.505138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16418                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               550                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.850909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17885                       # number of writebacks
system.cpu.dcache.writebacks::total             17885                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35135                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35140                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40533                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          433                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40966                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1427654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1427654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44495000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44495000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1472149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1472149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1472149000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1472149000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005949                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005949                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005949                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005949                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35222.016628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35222.016628                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102759.815242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102759.815242                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35935.873651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35935.873651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35935.873651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35935.873651                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21483                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           695.483846                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625098                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1991.541667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   695.483846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251592                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624282                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624282                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624282                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624282                       # number of overall hits
system.cpu.icache.overall_hits::total         1624282                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1106                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1106                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1106                       # number of overall misses
system.cpu.icache.overall_misses::total          1106                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110091999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110091999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    110091999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110091999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110091999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110091999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625388                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000680                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000680                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000680                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000680                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99540.686257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99540.686257                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99540.686257                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99540.686257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99540.686257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99540.686257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          511                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          290                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          290                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          290                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87607999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87607999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87607999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87607999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87607999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87607999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107362.743873                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107362.743873                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107362.743873                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107362.743873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107362.743873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107362.743873                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4507.048632                       # Cycle average of tags in use
system.l2.tags.total_refs                       81841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.248929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       745.779160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3761.269472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.114785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.137544                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5309                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163788                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    660095                       # Number of tag accesses
system.l2.tags.data_accesses                   660095                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        17885                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17885                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36384                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36401                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36415                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               36401                       # number of overall hits
system.l2.overall_hits::total                   36415                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 416                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4149                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4565                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data              4565                       # number of overall misses
system.l2.overall_misses::total                  5367                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42808000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84845000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84845000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    540552000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    540552000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    583360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        668205000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84845000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    583360000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       668205000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        17885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41782                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41782                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.960739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960739                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982843                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102361                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111434                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128452                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111434                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128452                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102903.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102903.846154                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105791.770574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105791.770574                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130284.887925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130284.887925                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105791.770574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127789.704272                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124502.515372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105791.770574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127789.704272                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124502.515372                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            416                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5367                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    457572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    457572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     68805000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    492060000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    560865000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68805000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    492060000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    560865000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.960739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102361                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128452                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82903.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82903.846154                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85791.770574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85791.770574                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110284.887925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110284.887925                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85791.770574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107789.704272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104502.515372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85791.770574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107789.704272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104502.515372                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4951                       # Transaction distribution
system.membus.trans_dist::ReadExReq               416                       # Transaction distribution
system.membus.trans_dist::ReadExResp              416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4951                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5367                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5367000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28305250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        40069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7407859000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       121909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3766464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3824448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41782                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000239                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41772     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41782                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          117799000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2448999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122898000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
