{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 01:41:35 2023 " "Info: Processing started: Sun Apr 30 01:41:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mul_A_vs_B_custom -c mul_A_vs_B_custom --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mul_A_vs_B_custom -c mul_A_vs_B_custom --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register REG:inst2\|Q\[0\] REG:inst2\|Q\[9\] 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"REG:inst2\|Q\[0\]\" and destination register \"REG:inst2\|Q\[9\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.578 ns + Longest register register " "Info: + Longest register to register delay is 1.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG:inst2\|Q\[0\] 1 REG LCFF_X34_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y1_N3; Fanout = 4; REG Node = 'REG:inst2\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG:inst2|Q[0] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.350 ns) 0.579 ns ADDER:inst\|Add0~2 2 COMB LCCOMB_X34_Y1_N0 2 " "Info: 2: + IC(0.229 ns) + CELL(0.350 ns) = 0.579 ns; Loc. = LCCOMB_X34_Y1_N0; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { REG:inst2|Q[0] ADDER:inst|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.614 ns ADDER:inst\|Add0~6 3 COMB LCCOMB_X34_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.614 ns; Loc. = LCCOMB_X34_Y1_N2; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~2 ADDER:inst|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.649 ns ADDER:inst\|Add0~10 4 COMB LCCOMB_X34_Y1_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.649 ns; Loc. = LCCOMB_X34_Y1_N4; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~6 ADDER:inst|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.684 ns ADDER:inst\|Add0~14 5 COMB LCCOMB_X34_Y1_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.684 ns; Loc. = LCCOMB_X34_Y1_N6; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~10 ADDER:inst|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.719 ns ADDER:inst\|Add0~18 6 COMB LCCOMB_X34_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.719 ns; Loc. = LCCOMB_X34_Y1_N8; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~14 ADDER:inst|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.754 ns ADDER:inst\|Add0~22 7 COMB LCCOMB_X34_Y1_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.754 ns; Loc. = LCCOMB_X34_Y1_N10; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~18 ADDER:inst|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.789 ns ADDER:inst\|Add0~26 8 COMB LCCOMB_X34_Y1_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.789 ns; Loc. = LCCOMB_X34_Y1_N12; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~22 ADDER:inst|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.913 ns ADDER:inst\|Add0~30 9 COMB LCCOMB_X34_Y1_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.913 ns; Loc. = LCCOMB_X34_Y1_N14; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADDER:inst|Add0~26 ADDER:inst|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.948 ns ADDER:inst\|Add0~34 10 COMB LCCOMB_X34_Y1_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.948 ns; Loc. = LCCOMB_X34_Y1_N16; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~30 ADDER:inst|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.983 ns ADDER:inst\|Add0~38 11 COMB LCCOMB_X34_Y1_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.983 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 1; COMB Node = 'ADDER:inst\|Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~34 ADDER:inst|Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.108 ns ADDER:inst\|Add0~41 12 COMB LCCOMB_X34_Y1_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 1.108 ns; Loc. = LCCOMB_X34_Y1_N20; Fanout = 1; COMB Node = 'ADDER:inst\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDER:inst|Add0~38 ADDER:inst|Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.053 ns) 1.423 ns REG:inst2\|Q\[9\]~0 13 COMB LCCOMB_X34_Y1_N26 1 " "Info: 13: + IC(0.262 ns) + CELL(0.053 ns) = 1.423 ns; Loc. = LCCOMB_X34_Y1_N26; Fanout = 1; COMB Node = 'REG:inst2\|Q\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.315 ns" { ADDER:inst|Add0~41 REG:inst2|Q[9]~0 } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.578 ns REG:inst2\|Q\[9\] 14 REG LCFF_X34_Y1_N27 5 " "Info: 14: + IC(0.000 ns) + CELL(0.155 ns) = 1.578 ns; Loc. = LCFF_X34_Y1_N27; Fanout = 5; REG Node = 'REG:inst2\|Q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { REG:inst2|Q[9]~0 REG:inst2|Q[9] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 68.88 % ) " "Info: Total cell delay = 1.087 ns ( 68.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.491 ns ( 31.12 % ) " "Info: Total interconnect delay = 0.491 ns ( 31.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { REG:inst2|Q[0] ADDER:inst|Add0~2 ADDER:inst|Add0~6 ADDER:inst|Add0~10 ADDER:inst|Add0~14 ADDER:inst|Add0~18 ADDER:inst|Add0~22 ADDER:inst|Add0~26 ADDER:inst|Add0~30 ADDER:inst|Add0~34 ADDER:inst|Add0~38 ADDER:inst|Add0~41 REG:inst2|Q[9]~0 REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.578 ns" { REG:inst2|Q[0] {} ADDER:inst|Add0~2 {} ADDER:inst|Add0~6 {} ADDER:inst|Add0~10 {} ADDER:inst|Add0~14 {} ADDER:inst|Add0~18 {} ADDER:inst|Add0~22 {} ADDER:inst|Add0~26 {} ADDER:inst|Add0~30 {} ADDER:inst|Add0~34 {} ADDER:inst|Add0~38 {} ADDER:inst|Add0~41 {} REG:inst2|Q[9]~0 {} REG:inst2|Q[9] {} } { 0.000ns 0.229ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns REG:inst2\|Q\[9\] 3 REG LCFF_X34_Y1_N27 5 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X34_Y1_N27; Fanout = 5; REG Node = 'REG:inst2\|Q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl REG:inst2|Q[9] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[9] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns REG:inst2\|Q\[0\] 3 REG LCFF_X34_Y1_N3 4 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X34_Y1_N3; Fanout = 4; REG Node = 'REG:inst2\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[9] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { REG:inst2|Q[0] ADDER:inst|Add0~2 ADDER:inst|Add0~6 ADDER:inst|Add0~10 ADDER:inst|Add0~14 ADDER:inst|Add0~18 ADDER:inst|Add0~22 ADDER:inst|Add0~26 ADDER:inst|Add0~30 ADDER:inst|Add0~34 ADDER:inst|Add0~38 ADDER:inst|Add0~41 REG:inst2|Q[9]~0 REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.578 ns" { REG:inst2|Q[0] {} ADDER:inst|Add0~2 {} ADDER:inst|Add0~6 {} ADDER:inst|Add0~10 {} ADDER:inst|Add0~14 {} ADDER:inst|Add0~18 {} ADDER:inst|Add0~22 {} ADDER:inst|Add0~26 {} ADDER:inst|Add0~30 {} ADDER:inst|Add0~34 {} ADDER:inst|Add0~38 {} ADDER:inst|Add0~41 {} REG:inst2|Q[9]~0 {} REG:inst2|Q[9] {} } { 0.000ns 0.229ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[9] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { REG:inst2|Q[9] {} } {  } {  } "" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REG:inst2\|Q\[9\] D\[1\] CLK 4.142 ns register " "Info: tsu for register \"REG:inst2\|Q\[9\]\" (data pin = \"D\[1\]\", clock pin = \"CLK\") is 4.142 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.552 ns + Longest pin register " "Info: + Longest pin to register delay is 6.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns D\[1\] 1 PIN PIN_W9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 3; PIN Node = 'D\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 512 208 376 528 "D\[9..0\]" "" } { 160 128 248 176 "D\[9..0\]" "" } { 344 448 528 360 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.244 ns) + CELL(0.545 ns) 5.588 ns ADDER:inst\|Add0~6 2 COMB LCCOMB_X34_Y1_N2 2 " "Info: 2: + IC(4.244 ns) + CELL(0.545 ns) = 5.588 ns; Loc. = LCCOMB_X34_Y1_N2; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { D[1] ADDER:inst|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.623 ns ADDER:inst\|Add0~10 3 COMB LCCOMB_X34_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.623 ns; Loc. = LCCOMB_X34_Y1_N4; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~6 ADDER:inst|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.658 ns ADDER:inst\|Add0~14 4 COMB LCCOMB_X34_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.658 ns; Loc. = LCCOMB_X34_Y1_N6; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~10 ADDER:inst|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.693 ns ADDER:inst\|Add0~18 5 COMB LCCOMB_X34_Y1_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.693 ns; Loc. = LCCOMB_X34_Y1_N8; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~14 ADDER:inst|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.728 ns ADDER:inst\|Add0~22 6 COMB LCCOMB_X34_Y1_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.728 ns; Loc. = LCCOMB_X34_Y1_N10; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~18 ADDER:inst|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.763 ns ADDER:inst\|Add0~26 7 COMB LCCOMB_X34_Y1_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.763 ns; Loc. = LCCOMB_X34_Y1_N12; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~22 ADDER:inst|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 5.887 ns ADDER:inst\|Add0~30 8 COMB LCCOMB_X34_Y1_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 5.887 ns; Loc. = LCCOMB_X34_Y1_N14; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADDER:inst|Add0~26 ADDER:inst|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.922 ns ADDER:inst\|Add0~34 9 COMB LCCOMB_X34_Y1_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.922 ns; Loc. = LCCOMB_X34_Y1_N16; Fanout = 2; COMB Node = 'ADDER:inst\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~30 ADDER:inst|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.957 ns ADDER:inst\|Add0~38 10 COMB LCCOMB_X34_Y1_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.957 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 1; COMB Node = 'ADDER:inst\|Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDER:inst|Add0~34 ADDER:inst|Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.082 ns ADDER:inst\|Add0~41 11 COMB LCCOMB_X34_Y1_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 6.082 ns; Loc. = LCCOMB_X34_Y1_N20; Fanout = 1; COMB Node = 'ADDER:inst\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDER:inst|Add0~38 ADDER:inst|Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.053 ns) 6.397 ns REG:inst2\|Q\[9\]~0 12 COMB LCCOMB_X34_Y1_N26 1 " "Info: 12: + IC(0.262 ns) + CELL(0.053 ns) = 6.397 ns; Loc. = LCCOMB_X34_Y1_N26; Fanout = 1; COMB Node = 'REG:inst2\|Q\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.315 ns" { ADDER:inst|Add0~41 REG:inst2|Q[9]~0 } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.552 ns REG:inst2\|Q\[9\] 13 REG LCFF_X34_Y1_N27 5 " "Info: 13: + IC(0.000 ns) + CELL(0.155 ns) = 6.552 ns; Loc. = LCFF_X34_Y1_N27; Fanout = 5; REG Node = 'REG:inst2\|Q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { REG:inst2|Q[9]~0 REG:inst2|Q[9] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 31.23 % ) " "Info: Total cell delay = 2.046 ns ( 31.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 68.77 % ) " "Info: Total interconnect delay = 4.506 ns ( 68.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.552 ns" { D[1] ADDER:inst|Add0~6 ADDER:inst|Add0~10 ADDER:inst|Add0~14 ADDER:inst|Add0~18 ADDER:inst|Add0~22 ADDER:inst|Add0~26 ADDER:inst|Add0~30 ADDER:inst|Add0~34 ADDER:inst|Add0~38 ADDER:inst|Add0~41 REG:inst2|Q[9]~0 REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.552 ns" { D[1] {} D[1]~combout {} ADDER:inst|Add0~6 {} ADDER:inst|Add0~10 {} ADDER:inst|Add0~14 {} ADDER:inst|Add0~18 {} ADDER:inst|Add0~22 {} ADDER:inst|Add0~26 {} ADDER:inst|Add0~30 {} ADDER:inst|Add0~34 {} ADDER:inst|Add0~38 {} ADDER:inst|Add0~41 {} REG:inst2|Q[9]~0 {} REG:inst2|Q[9] {} } { 0.000ns 0.000ns 4.244ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.000ns } { 0.000ns 0.799ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns REG:inst2\|Q\[9\] 3 REG LCFF_X34_Y1_N27 5 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X34_Y1_N27; Fanout = 5; REG Node = 'REG:inst2\|Q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl REG:inst2|Q[9] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[9] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.552 ns" { D[1] ADDER:inst|Add0~6 ADDER:inst|Add0~10 ADDER:inst|Add0~14 ADDER:inst|Add0~18 ADDER:inst|Add0~22 ADDER:inst|Add0~26 ADDER:inst|Add0~30 ADDER:inst|Add0~34 ADDER:inst|Add0~38 ADDER:inst|Add0~41 REG:inst2|Q[9]~0 REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.552 ns" { D[1] {} D[1]~combout {} ADDER:inst|Add0~6 {} ADDER:inst|Add0~10 {} ADDER:inst|Add0~14 {} ADDER:inst|Add0~18 {} ADDER:inst|Add0~22 {} ADDER:inst|Add0~26 {} ADDER:inst|Add0~30 {} ADDER:inst|Add0~34 {} ADDER:inst|Add0~38 {} ADDER:inst|Add0~41 {} REG:inst2|Q[9]~0 {} REG:inst2|Q[9] {} } { 0.000ns 0.000ns 4.244ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.000ns } { 0.000ns 0.799ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[9] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK S\[14\] REG:inst2\|Q\[6\] 7.203 ns register " "Info: tco from clock \"CLK\" to destination pin \"S\[14\]\" through register \"REG:inst2\|Q\[6\]\" is 7.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns REG:inst2\|Q\[6\] 3 REG LCFF_X34_Y1_N15 4 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X34_Y1_N15; Fanout = 4; REG Node = 'REG:inst2\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl REG:inst2|Q[6] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[6] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.609 ns + Longest register pin " "Info: + Longest register to pin delay is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG:inst2\|Q\[6\] 1 REG LCFF_X34_Y1_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y1_N15; Fanout = 4; REG Node = 'REG:inst2\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG:inst2|Q[6] } "NODE_NAME" } } { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(1.982 ns) 4.609 ns S\[14\] 2 PIN PIN_C7 0 " "Info: 2: + IC(2.627 ns) + CELL(1.982 ns) = 4.609 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'S\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { REG:inst2|Q[6] S[14] } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 520 576 752 536 "S\[17..0\]" "" } { 136 656 704 152 "S\[17..8\]" "" } { 344 648 800 360 "S\[7..0\]" "" } { 176 200 248 192 "S\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 43.00 % ) " "Info: Total cell delay = 1.982 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.627 ns ( 57.00 % ) " "Info: Total interconnect delay = 2.627 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { REG:inst2|Q[6] S[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { REG:inst2|Q[6] {} S[14] {} } { 0.000ns 2.627ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl REG:inst2|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG:inst2|Q[6] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { REG:inst2|Q[6] S[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { REG:inst2|Q[6] {} S[14] {} } { 0.000ns 2.627ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SHIFT_REG:inst3\|rg_sh\[4\] D\[4\] CLK -2.074 ns register " "Info: th for register \"SHIFT_REG:inst3\|rg_sh\[4\]\" (data pin = \"D\[4\]\", clock pin = \"CLK\") is -2.074 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.499 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 592 208 376 608 "CLK" "" } { 184 480 536 200 "CLK" "" } { 408 464 528 424 "CLK" "" } { 352 208 248 368 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.618 ns) 2.499 ns SHIFT_REG:inst3\|rg_sh\[4\] 3 REG LCFF_X33_Y1_N9 2 " "Info: 3: + IC(0.684 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X33_Y1_N9; Fanout = 2; REG Node = 'SHIFT_REG:inst3\|rg_sh\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { CLK~clkctrl SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/SHIFT_REG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.90 % ) " "Info: Total cell delay = 1.472 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 41.10 % ) " "Info: Total interconnect delay = 1.027 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { CLK CLK~clkctrl SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/SHIFT_REG.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.722 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns D\[4\] 1 PIN PIN_T9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 3; PIN Node = 'D\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 512 208 376 528 "D\[9..0\]" "" } { 160 128 248 176 "D\[9..0\]" "" } { 344 448 528 360 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.697 ns) + CELL(0.053 ns) 4.567 ns SHIFT_REG:inst3\|rg_sh~2 2 COMB LCCOMB_X33_Y1_N8 1 " "Info: 2: + IC(3.697 ns) + CELL(0.053 ns) = 4.567 ns; Loc. = LCCOMB_X33_Y1_N8; Fanout = 1; COMB Node = 'SHIFT_REG:inst3\|rg_sh~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.750 ns" { D[4] SHIFT_REG:inst3|rg_sh~2 } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/SHIFT_REG.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.722 ns SHIFT_REG:inst3\|rg_sh\[4\] 3 REG LCFF_X33_Y1_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.722 ns; Loc. = LCFF_X33_Y1_N9; Fanout = 2; REG Node = 'SHIFT_REG:inst3\|rg_sh\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { SHIFT_REG:inst3|rg_sh~2 SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/SHIFT_REG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 21.71 % ) " "Info: Total cell delay = 1.025 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 78.29 % ) " "Info: Total interconnect delay = 3.697 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { D[4] SHIFT_REG:inst3|rg_sh~2 SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { D[4] {} D[4]~combout {} SHIFT_REG:inst3|rg_sh~2 {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.000ns 3.697ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { CLK CLK~clkctrl SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { D[4] SHIFT_REG:inst3|rg_sh~2 SHIFT_REG:inst3|rg_sh[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { D[4] {} D[4]~combout {} SHIFT_REG:inst3|rg_sh~2 {} SHIFT_REG:inst3|rg_sh[4] {} } { 0.000ns 0.000ns 3.697ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 01:41:35 2023 " "Info: Processing ended: Sun Apr 30 01:41:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
