

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_output'
================================================================
* Date:           Tue Oct 12 03:34:57 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- output  |        4|        4|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|    105|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U100  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_106_p2        |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_178           |       and|   0|  0|   2|           1|           1|
    |icmp_ln175_fu_100_p2       |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln177_fu_125_p2       |      icmp|   0|  0|   8|           2|           3|
    |or_ln177_fu_130_p2         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  37|          12|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |M_AXIS_V_TDATA_blk_n              |   9|          2|    1|          2|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|    2|          4|
    |empty_reg_81                      |   9|          2|    1|          2|
    |i_fu_52                           |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |empty_reg_81                      |  1|   0|    1|          0|
    |i_2_reg_175                       |  2|   0|    2|          0|
    |i_fu_52                           |  2|   0|    2|          0|
    |icmp_ln175_reg_181                |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 10|   0|   10|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_output|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_output|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_output|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_output|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_output|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_output|  return value|
|M_AXIS_V_TREADY      |   in|    1|        axis|                    M_AXIS_V|       pointer|
|M_AXIS_V_TDATA       |  out|   64|        axis|                    M_AXIS_V|       pointer|
|M_AXIS_V_TVALID      |  out|    1|        axis|                    M_AXIS_V|       pointer|
|buffer_1_0_1_reload  |   in|   32|     ap_none|         buffer_1_0_1_reload|        scalar|
|buffer_1_1_1_reload  |   in|   32|     ap_none|         buffer_1_1_1_reload|        scalar|
|buffer_1_2_1_reload  |   in|   32|     ap_none|         buffer_1_2_1_reload|        scalar|
+---------------------+-----+-----+------------+----------------------------+--------------+

