#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001471b7ee0d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001471b7ee260 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v000001471bb70fe0_0 .var "ALUControl", 2 0;
v000001471bb71080_0 .var "a", 31 0;
v000001471bb71120_0 .var "b", 31 0;
v000001471bb711c0_0 .net "y", 31 0, v000001471b7ee490_0;  1 drivers
S_000001471bae2830 .scope autotask, "check_alu_seq" "check_alu_seq" 3 9, 3 9 0, S_000001471b7ee260;
 .timescale 0 0;
v000001471bae2fe0_0 .var "A", 31 0;
v000001471bae3370_0 .var "B", 31 0;
TD_alu_tb.check_alu_seq ;
    %load/vec4 v000001471bae2fe0_0;
    %store/vec4 v000001471bb71080_0, 0, 32;
    %load/vec4 v000001471bae3370_0;
    %store/vec4 v000001471bb71120_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001471bb70fe0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %add;
    %vpi_call/w 3 16 "$error", "ADD fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001471bb70fe0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %sub;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %sub;
    %vpi_call/w 3 22 "$error", "SUB fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_0.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001471bb70fe0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %cmp/s;
    %flag_get/vec4 5;
    %vpi_call/w 3 28 "$error", "SLT fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u1> {4 0 0};
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001471bb70fe0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %or;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %or;
    %vpi_call/w 3 34 "$error", "OR fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u32> {4 0 0};
T_0.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001471bb70fe0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %and;
    %cmp/e;
    %jmp/0xz  T_0.10, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %load/vec4 v000001471bb711c0_0;
    %load/vec4 v000001471bb71080_0;
    %load/vec4 v000001471bb71120_0;
    %and;
    %vpi_call/w 3 40 "$error", "AND fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u32> {4 0 0};
T_0.11 ;
    %end;
S_000001471bae29c0 .scope module, "dut" "alu" 3 7, 4 1 0, S_000001471b7ee260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Zero";
v000001471bb08d80_0 .net "ALUControl", 2 0, v000001471bb70fe0_0;  1 drivers
v000001471bb08e20_0 .net "Zero", 0 0, L_000001471bb11fe0;  1 drivers
L_000001471bb71268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001471bae2b50_0 .net/2u *"_ivl_0", 31 0, L_000001471bb71268;  1 drivers
v000001471bae2bf0_0 .net "a", 31 0, v000001471bb71080_0;  1 drivers
v000001471b7ee3f0_0 .net "b", 31 0, v000001471bb71120_0;  1 drivers
v000001471b7ee490_0 .var "y", 31 0;
E_000001471bb04de0 .event anyedge, v000001471bb08d80_0, v000001471bae2bf0_0, v000001471b7ee3f0_0;
L_000001471bb11fe0 .cmp/eq 32, v000001471b7ee490_0, L_000001471bb71268;
    .scope S_000001471bae29c0;
T_1 ;
Ewait_0 .event/or E_000001471bb04de0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001471bb08d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001471b7ee490_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000001471bae2bf0_0;
    %load/vec4 v000001471b7ee3f0_0;
    %add;
    %store/vec4 v000001471b7ee490_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v000001471bae2bf0_0;
    %load/vec4 v000001471b7ee3f0_0;
    %sub;
    %store/vec4 v000001471b7ee490_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001471bae2bf0_0;
    %load/vec4 v000001471b7ee3f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v000001471b7ee490_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001471bae2bf0_0;
    %load/vec4 v000001471b7ee3f0_0;
    %or;
    %store/vec4 v000001471b7ee490_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001471bae2bf0_0;
    %load/vec4 v000001471b7ee3f0_0;
    %and;
    %store/vec4 v000001471b7ee490_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001471b7ee260;
T_2 ;
    %alloc S_000001471bae2830;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000001471bae2fe0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001471bae3370_0, 0, 32;
    %fork TD_alu_tb.check_alu_seq, S_000001471bae2830;
    %join;
    %free S_000001471bae2830;
    %vpi_call/w 3 47 "$display", "All ALU sequences done." {0 0 0};
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001471b7ee260;
T_3 ;
    %vpi_call/w 3 52 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001471b7ee260 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.sv";
    "alu.sv";
