// Than write a C++ testbench. C++ is used for the bench since non
// synthesizable Verilog features would be needed to write a proper
// Verilog bench. Anoter option would be to use SystemC, but due to
// licensing issues it is very difficult to get a package for Linux
// distributions. The bench will toggle the clock and provide input
// values.

// https://www.veripool.org/projects/verilator/wiki/Manual-verilator#FAQ-FREQUENTLY-ASKED-QUESTIONS
// 
// How do I generate waveforms (traces) in C++?
// 
//     See the next question for tracing in SystemC mode.
// 
//     Add the --trace switch to Verilator, and in your top level C
//     code, call Verilated::traceEverOn(true). Then create a
//     VerilatedVcdC object, and in your main loop call
//     "trace_object->dump(time)" every time step, and finally call
//     "trace_object->close()". For an example, see below and the
//     test_c/sim_main.cpp file of the distribution.
// 
//     You also need to compile verilated_vcd_c.cpp and add it to your
//     link, preferably by adding the dependencies in
//     $(VK_GLOBAL_OBJS) to your Makefile's link rule. This is done
//     for you if using the Verilator --exe flag.
// 
//     Note you can also call ->trace on multiple Verilated objects
//     with the same trace file if you want all data to land in the
//     same output file.

// #include "Vcounter.h"
#include "Vtop_fft.h"

#include "verilated.h"
#include "verilated_vcd_c.h"

// clock.vp had this:
//;    (Name=>'CLK_PERIOD', Val=>5000, Min=>2, Step=>2,
//;    (Name=>'RST_PERIOD', Val=>1, Min=>1, Step=>1,
//;    (Name=>'MAX_CYCLES', Val=>10, Min=>1, Step=>1,
#define CLK_PERIOD 5000
#define RST_PERIOD 1

// #define MAX_CYCLES 10
// ../tst/top_fftram.vp://; my $ncy = fftgen::log2($npoints) * ($npoints/2)/$nunits;
// ../tst/top_fftram.vp://;     MAX_CYCLES=>  ($ncy+6)  # End simulation after complete cycle plus some.
#define MAX_CYCLES 1000000 // "done" signal should stop us long before!


// Called by $time in Verilog. "double" matches SystemC (do i even care?)
double main_time;
double sc_time_stamp () { return main_time; }



int main(int argc, char **argv, char **env) {
  int i;
  int clk;
  int ncy;
  Verilated::commandArgs(argc, argv);
  // init top verilog instance
  Vtop_fft* top = new Vtop_fft;
  // init trace dump
  Verilated::traceEverOn(true);
  VerilatedVcdC* tfp = new VerilatedVcdC;
  top->trace (tfp, 99);
  tfp->open ("counter.vcd");
  // initialize simulation inputs

  //  top->eval();

/* This is the old clock
  localparam CLK_PERIOD = 1000;  // E.g. 5000 = 5ns
  initial begin
    clk = 1'b0;
    reset = 1'b1;

    #(CLK_PERIOD*10) ;
    reset = 1'b0;
    #(CLK_PERIOD*4) ;
    // This is where the testing starts
    // @(posedge clk) 
  end
*/

  // clock.vp: BEGIN STUPID SIMULATION THINGY
  // clock.vp: BEGIN clk=0 
  // clock.vp: BEGIN reset=1 
  // clock.vp: Using clock period= 1 ns
  top->clk = 0;
  //  top->rst_n = 1;
  top->eval(); // establish initial values?
  ncy=0;

  // run simulation for 100 clock periods [20?]
  //  for (i=0; i<20; i++) {
  for (i=0; i<MAX_CYCLES; i++) {

      /*
      //    main_time = i; // Update the glocal clock for $time, I guess
    // top->rst = (i < 2);
    // dump variables into VCD file and toggle clock
    for (clk=0; clk<2; clk++) {
        //main_time = (CLK_PERIOD/10) * (2*i + clk); // Update the glocal clock for $time, I guess: 0, 500, 1000, ...
      main_time = 500 * (2*i + clk); // Update the glocal clock for $time, I guess: 0, 500, 1000, ...
      tfp->dump(2*i+clk);
      top->eval();
      top->clk = !top->clk;
      printf("------------------------------------------------------------------------------\n");
      printf("clock.vp: reset=%d, ncy=%3d, time=%6d ns\n", top->rst_n, i/2, i/2);
      printf("------------------------------------------------------------------------------\n");
      if (main_time == 500) {
          // $display("\nRESET!!!\n");
          printf("\nRESET!!!\n");
          top->rst_n = 0; // Wait 10 cy before pulling reset low (active)
      }
    }
      */

      // First half cycle
      clk = 0;
      top->clk = 0;

      // top_fft should do this
//       //      if (i == (RST_PERIOD)) {
//       if (i == 1) {
//           // $display("\nRESET!!!\n");
//           if (top->rst_n == 1) printf("\nRESET!!!\n");
//           top->rst_n = 0; // Wait 10 cy before pulling reset low (active)
//       }


//      printf("------------------------------------------------------------------------------\n");
//      printf("clock.vp: reset=%d, ncy=%3d, time=%6d ns\n", top->rst_n, i, i);
//      printf("------------------------------------------------------------------------------\n");
      main_time = 500 * (2*i + clk); // Update the global clock for $time, I guess: 0, 500, 1000, ...
      top->eval();
      tfp->dump(ncy+=5);

      // Second half cycle
      clk = 1;
      top->clk = 1;
      main_time = 500 * (2*i + clk); // Update the global clock for $time, I guess: 0, 500, 1000, ...
      top->eval();
      tfp->dump(ncy+=5);

    if (Verilated::gotFinish())  exit(0);
    if (top->done == 1) break;
  }
  tfp->close();
  exit(0);
}
