// Seed: 4035514178
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1
);
  initial
    #1 begin
    end
  supply0 id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  reg id_4, id_5;
  initial begin
    `define pp_6 0
    disable id_7;
    if (id_7) begin
      $display(`pp_6, 1 * id_3, id_4);
      id_7 <= #1 id_5;
    end
  end
  id_8(
      .id_0(id_3), .id_1(""), .id_2(""), .id_3(1'h0)
  );
  wire id_9;
endmodule
