Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 28 23:35:31 2024
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 340 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.714     -153.707                     16                  937        0.061        0.000                      0                  937        3.000        0.000                       0                   346  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -9.714     -153.707                     16                  937        0.136        0.000                      0                  937        4.500        0.000                       0                   342  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -9.714     -153.693                     16                  937        0.136        0.000                      0                  937        4.500        0.000                       0                   342  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -9.714     -153.707                     16                  937        0.061        0.000                      0                  937  
clk_out1_sys_clk    clk_out1_sys_clk_1       -9.714     -153.707                     16                  937        0.061        0.000                      0                  937  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :           16  Failing Endpoints,  Worst Slack       -9.714ns,  Total Violation     -153.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.714ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.636ns  (logic 7.358ns (37.472%)  route 12.278ns (62.528%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.474    19.228    divider_inst/dividend_reg[0]_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I1_O)        0.097    19.325 r  divider_inst/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    19.325    udm/udm_controller/D[0]
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.032     9.610    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 -9.714    

Slack (VIOLATED) :        -9.690ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.630ns  (logic 7.358ns (37.483%)  route 12.272ns (62.517%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.469    19.222    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.319 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.319    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -9.690    

Slack (VIOLATED) :        -9.687ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.492%)  route 12.268ns (62.508%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.217    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.314 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.314    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.030     9.627    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -19.314    
  -------------------------------------------------------------------
                         slack                                 -9.687    

Slack (VIOLATED) :        -9.686ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.491%)  route 12.268ns (62.509%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.218    divider_inst/dividend_reg[0]_0
    SLICE_X77Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.315 r  divider_inst/RD_DATA_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    19.315    udm/udm_controller/D[4]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.315    
  -------------------------------------------------------------------
                         slack                                 -9.686    

Slack (VIOLATED) :        -9.680ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 7.716ns (39.327%)  route 11.904ns (60.673%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT4=4 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.396 r  divider_inst/divword0_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.396    divider_inst/divword0_inferred__11/i__carry__0_n_0
    SLICE_X76Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.553 r  divider_inst/divword0_inferred__11/i__carry__1/O[0]
                         net (fo=1, routed)           0.546    19.100    divider_inst/divword0_inferred__11/i__carry__1_n_7
    SLICE_X77Y95         LUT5 (Prop_lut5_I0_O)        0.209    19.309 r  divider_inst/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.309    udm/udm_controller/D[1]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                 -9.680    

Slack (VIOLATED) :        -9.662ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.640ns  (logic 7.358ns (37.464%)  route 12.282ns (62.536%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.478    19.232    divider_inst/dividend_reg[0]_0
    SLICE_X76Y96         LUT4 (Prop_lut4_I1_O)        0.097    19.329 r  divider_inst/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    19.329    udm/udm_controller/D[5]
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X76Y96         FDRE (Setup_fdre_C_D)        0.070     9.667    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -19.329    
  -------------------------------------------------------------------
                         slack                                 -9.662    

Slack (VIOLATED) :        -9.622ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.655ns (39.129%)  route 11.909ns (60.871%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    18.484 r  divider_inst/divword0_inferred__11/i__carry__0/O[2]
                         net (fo=1, routed)           0.551    19.035    udm/udm_controller/RD_DATA_reg_reg[7]_1[2]
    SLICE_X77Y95         LUT6 (Prop_lut6_I5_O)        0.217    19.252 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.252    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.033     9.630    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.252    
  -------------------------------------------------------------------
                         slack                                 -9.622    

Slack (VIOLATED) :        -9.588ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 7.358ns (37.678%)  route 12.170ns (62.322%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.367    19.120    divider_inst/dividend_reg[0]_0
    SLICE_X77Y95         LUT4 (Prop_lut4_I1_O)        0.097    19.217 r  divider_inst/RD_DATA_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    19.217    udm/udm_controller/D[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.217    
  -------------------------------------------------------------------
                         slack                                 -9.588    

Slack (VIOLATED) :        -9.576ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 7.358ns (37.705%)  route 12.157ns (62.295%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.353    19.106    divider_inst/dividend_reg[0]_0
    SLICE_X75Y94         LUT4 (Prop_lut4_I1_O)        0.097    19.203 r  divider_inst/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    19.203    udm/udm_controller/D[6]
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X75Y94         FDRE (Setup_fdre_C_D)        0.030     9.627    udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                 -9.576    

Slack (VIOLATED) :        -9.573ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 7.358ns (37.707%)  route 12.156ns (62.293%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.352    19.105    divider_inst/dividend_reg[0]_0
    SLICE_X75Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.202 r  divider_inst/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    19.202    udm/udm_controller/D[3]
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X75Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.202    
  -------------------------------------------------------------------
                         slack                                 -9.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.361    udm/uart_tx/in13[3]
    SLICE_X86Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    udm/uart_tx/databuf[3]
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.092    -0.452    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.333    udm/uart_tx/in13[5]
    SLICE_X87Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/uart_tx/databuf[5]
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.092    -0.452    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.606    -0.558    udm/udm_controller/clk_out1
    SLICE_X83Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  udm/udm_controller/bus_wdata_bo_reg[28]/Q
                         net (fo=1, routed)           0.096    -0.322    udm/udm_controller/bus_wdata_bo_reg_n_0_[28]
    SLICE_X82Y93         LUT3 (Prop_lut3_I0_O)        0.049    -0.273 r  udm/udm_controller/bus_wdata_bo[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    udm/udm_controller/bus_wdata_bo[20]_i_1_n_0
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X82Y93         FDRE (Hold_fdre_C_D)         0.107    -0.438    udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.022%)  route 0.114ns (37.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.302    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X86Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.880    -0.793    udm/udm_controller/clk_out1
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.275    -0.518    
    SLICE_X86Y97         FDRE (Hold_fdre_C_D)         0.091    -0.427    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.329    udm/udm_controller/bus_wdata_bo_reg_n_0_[18]
    SLICE_X82Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.284 r  udm/udm_controller/bus_wdata_bo[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    udm/udm_controller/bus_wdata_bo[10]_i_1_n_0
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.877    -0.796    udm/udm_controller/clk_out1
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X82Y92         FDRE (Hold_fdre_C_D)         0.091    -0.455    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.602    -0.562    udm/uart_rx/clk_out1
    SLICE_X83Y86         FDRE                                         r  udm/uart_rx/clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  udm/uart_rx/clk_counter_reg[26]/Q
                         net (fo=4, routed)           0.130    -0.291    udm/uart_rx/clk_counter_reg_n_0_[26]
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.873    -0.800    udm/uart_rx/clk_out1
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.070    -0.477    udm/uart_rx/bitperiod_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.648%)  route 0.117ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.117    -0.299    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.046    -0.498    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.273%)  route 0.151ns (44.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y94         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.151    -0.266    udm/uart_tx/state__0[0]
    SLICE_X88Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  udm/uart_tx/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    udm/uart_tx/bit_counter[1]_i_1_n_0
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.121    -0.420    udm/uart_tx/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.145%)  route 0.119ns (45.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.297    udm/udm_controller/tx_sendbyte_reg_n_0_[3]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.047    -0.497    udm/udm_controller/tx_sendbyte_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.603%)  route 0.121ns (39.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y90         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.121    -0.297    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X83Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.252 r  udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tr_length[13]
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.876    -0.797    udm/udm_controller/clk_out1
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.091    -0.453    udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y90     dividend_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y82     dividend_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y83     dividend_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y84     dividend_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y83     dividend_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y83     dividend_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83     dividend_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y84     dividend_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83     dividend_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83     dividend_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81     udm/uart_tx/clk_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     udm/uart_tx/databuf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     udm/uart_tx/databuf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y95     udm/udm_controller/RD_DATA_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y90     dividend_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91     dividend_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y87     dividend_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y96     udm/udm_controller/RD_DATA_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y96     udm/udm_controller/RD_DATA_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.714ns,  Total Violation     -153.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.714ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.636ns  (logic 7.358ns (37.472%)  route 12.278ns (62.528%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.474    19.228    divider_inst/dividend_reg[0]_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I1_O)        0.097    19.325 r  divider_inst/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    19.325    udm/udm_controller/D[0]
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.579    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.032     9.611    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 -9.714    

Slack (VIOLATED) :        -9.689ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.630ns  (logic 7.358ns (37.483%)  route 12.272ns (62.517%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.469    19.222    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.319 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.319    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.630    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -9.689    

Slack (VIOLATED) :        -9.686ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.492%)  route 12.268ns (62.508%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.217    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.314 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.314    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.030     9.628    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                         -19.314    
  -------------------------------------------------------------------
                         slack                                 -9.686    

Slack (VIOLATED) :        -9.685ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.491%)  route 12.268ns (62.509%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.218    divider_inst/dividend_reg[0]_0
    SLICE_X77Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.315 r  divider_inst/RD_DATA_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    19.315    udm/udm_controller/D[4]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.630    udm/udm_controller/RD_DATA_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.315    
  -------------------------------------------------------------------
                         slack                                 -9.685    

Slack (VIOLATED) :        -9.679ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 7.716ns (39.327%)  route 11.904ns (60.673%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT4=4 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.396 r  divider_inst/divword0_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.396    divider_inst/divword0_inferred__11/i__carry__0_n_0
    SLICE_X76Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.553 r  divider_inst/divword0_inferred__11/i__carry__1/O[0]
                         net (fo=1, routed)           0.546    19.100    divider_inst/divword0_inferred__11/i__carry__1_n_7
    SLICE_X77Y95         LUT5 (Prop_lut5_I0_O)        0.209    19.309 r  divider_inst/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.309    udm/udm_controller/D[1]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.630    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                 -9.679    

Slack (VIOLATED) :        -9.661ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.640ns  (logic 7.358ns (37.464%)  route 12.282ns (62.536%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.478    19.232    divider_inst/dividend_reg[0]_0
    SLICE_X76Y96         LUT4 (Prop_lut4_I1_O)        0.097    19.329 r  divider_inst/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    19.329    udm/udm_controller/D[5]
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X76Y96         FDRE (Setup_fdre_C_D)        0.070     9.668    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                         -19.329    
  -------------------------------------------------------------------
                         slack                                 -9.661    

Slack (VIOLATED) :        -9.621ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.655ns (39.129%)  route 11.909ns (60.871%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    18.484 r  divider_inst/divword0_inferred__11/i__carry__0/O[2]
                         net (fo=1, routed)           0.551    19.035    udm/udm_controller/RD_DATA_reg_reg[7]_1[2]
    SLICE_X77Y95         LUT6 (Prop_lut6_I5_O)        0.217    19.252 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.252    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.033     9.631    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                         -19.252    
  -------------------------------------------------------------------
                         slack                                 -9.621    

Slack (VIOLATED) :        -9.587ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 7.358ns (37.678%)  route 12.170ns (62.322%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.367    19.120    divider_inst/dividend_reg[0]_0
    SLICE_X77Y95         LUT4 (Prop_lut4_I1_O)        0.097    19.217 r  divider_inst/RD_DATA_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    19.217    udm/udm_controller/D[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.630    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.217    
  -------------------------------------------------------------------
                         slack                                 -9.587    

Slack (VIOLATED) :        -9.575ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 7.358ns (37.705%)  route 12.157ns (62.295%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.353    19.106    divider_inst/dividend_reg[0]_0
    SLICE_X75Y94         LUT4 (Prop_lut4_I1_O)        0.097    19.203 r  divider_inst/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    19.203    udm/udm_controller/D[6]
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X75Y94         FDRE (Setup_fdre_C_D)        0.030     9.628    udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                 -9.575    

Slack (VIOLATED) :        -9.572ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 7.358ns (37.707%)  route 12.156ns (62.293%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.352    19.105    divider_inst/dividend_reg[0]_0
    SLICE_X75Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.202 r  divider_inst/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    19.202    udm/udm_controller/D[3]
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.598    
    SLICE_X75Y96         FDRE (Setup_fdre_C_D)        0.032     9.630    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.202    
  -------------------------------------------------------------------
                         slack                                 -9.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.361    udm/uart_tx/in13[3]
    SLICE_X86Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    udm/uart_tx/databuf[3]
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.092    -0.452    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.333    udm/uart_tx/in13[5]
    SLICE_X87Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/uart_tx/databuf[5]
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.092    -0.452    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.606    -0.558    udm/udm_controller/clk_out1
    SLICE_X83Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  udm/udm_controller/bus_wdata_bo_reg[28]/Q
                         net (fo=1, routed)           0.096    -0.322    udm/udm_controller/bus_wdata_bo_reg_n_0_[28]
    SLICE_X82Y93         LUT3 (Prop_lut3_I0_O)        0.049    -0.273 r  udm/udm_controller/bus_wdata_bo[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    udm/udm_controller/bus_wdata_bo[20]_i_1_n_0
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X82Y93         FDRE (Hold_fdre_C_D)         0.107    -0.438    udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.022%)  route 0.114ns (37.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.302    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X86Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.880    -0.793    udm/udm_controller/clk_out1
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.275    -0.518    
    SLICE_X86Y97         FDRE (Hold_fdre_C_D)         0.091    -0.427    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.329    udm/udm_controller/bus_wdata_bo_reg_n_0_[18]
    SLICE_X82Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.284 r  udm/udm_controller/bus_wdata_bo[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    udm/udm_controller/bus_wdata_bo[10]_i_1_n_0
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.877    -0.796    udm/udm_controller/clk_out1
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X82Y92         FDRE (Hold_fdre_C_D)         0.091    -0.455    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.602    -0.562    udm/uart_rx/clk_out1
    SLICE_X83Y86         FDRE                                         r  udm/uart_rx/clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  udm/uart_rx/clk_counter_reg[26]/Q
                         net (fo=4, routed)           0.130    -0.291    udm/uart_rx/clk_counter_reg_n_0_[26]
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.873    -0.800    udm/uart_rx/clk_out1
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.070    -0.477    udm/uart_rx/bitperiod_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.648%)  route 0.117ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.117    -0.299    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.046    -0.498    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.273%)  route 0.151ns (44.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y94         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.151    -0.266    udm/uart_tx/state__0[0]
    SLICE_X88Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  udm/uart_tx/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    udm/uart_tx/bit_counter[1]_i_1_n_0
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.121    -0.420    udm/uart_tx/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.145%)  route 0.119ns (45.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.297    udm/udm_controller/tx_sendbyte_reg_n_0_[3]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.047    -0.497    udm/udm_controller/tx_sendbyte_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.603%)  route 0.121ns (39.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y90         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.121    -0.297    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X83Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.252 r  udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tr_length[13]
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.876    -0.797    udm/udm_controller/clk_out1
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.091    -0.453    udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y90     dividend_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y82     dividend_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y83     dividend_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y84     dividend_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y83     dividend_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y83     dividend_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83     dividend_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y84     dividend_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83     dividend_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83     dividend_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y90     udm/uart_rx/dout_bo_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81     udm/uart_tx/clk_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     udm/uart_tx/databuf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     udm/uart_tx/databuf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y95     udm/udm_controller/RD_DATA_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y90     dividend_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91     dividend_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y87     dividend_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y82     udm/uart_tx/clk_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y96     udm/udm_controller/RD_DATA_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y96     udm/udm_controller/RD_DATA_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :           16  Failing Endpoints,  Worst Slack       -9.714ns,  Total Violation     -153.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.714ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.636ns  (logic 7.358ns (37.472%)  route 12.278ns (62.528%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.474    19.228    divider_inst/dividend_reg[0]_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I1_O)        0.097    19.325 r  divider_inst/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    19.325    udm/udm_controller/D[0]
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.032     9.610    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 -9.714    

Slack (VIOLATED) :        -9.690ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.630ns  (logic 7.358ns (37.483%)  route 12.272ns (62.517%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.469    19.222    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.319 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.319    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -9.690    

Slack (VIOLATED) :        -9.687ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.492%)  route 12.268ns (62.508%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.217    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.314 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.314    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.030     9.627    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -19.314    
  -------------------------------------------------------------------
                         slack                                 -9.687    

Slack (VIOLATED) :        -9.686ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.491%)  route 12.268ns (62.509%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.218    divider_inst/dividend_reg[0]_0
    SLICE_X77Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.315 r  divider_inst/RD_DATA_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    19.315    udm/udm_controller/D[4]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.315    
  -------------------------------------------------------------------
                         slack                                 -9.686    

Slack (VIOLATED) :        -9.680ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 7.716ns (39.327%)  route 11.904ns (60.673%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT4=4 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.396 r  divider_inst/divword0_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.396    divider_inst/divword0_inferred__11/i__carry__0_n_0
    SLICE_X76Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.553 r  divider_inst/divword0_inferred__11/i__carry__1/O[0]
                         net (fo=1, routed)           0.546    19.100    divider_inst/divword0_inferred__11/i__carry__1_n_7
    SLICE_X77Y95         LUT5 (Prop_lut5_I0_O)        0.209    19.309 r  divider_inst/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.309    udm/udm_controller/D[1]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                 -9.680    

Slack (VIOLATED) :        -9.662ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.640ns  (logic 7.358ns (37.464%)  route 12.282ns (62.536%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.478    19.232    divider_inst/dividend_reg[0]_0
    SLICE_X76Y96         LUT4 (Prop_lut4_I1_O)        0.097    19.329 r  divider_inst/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    19.329    udm/udm_controller/D[5]
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X76Y96         FDRE (Setup_fdre_C_D)        0.070     9.667    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -19.329    
  -------------------------------------------------------------------
                         slack                                 -9.662    

Slack (VIOLATED) :        -9.622ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.655ns (39.129%)  route 11.909ns (60.871%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    18.484 r  divider_inst/divword0_inferred__11/i__carry__0/O[2]
                         net (fo=1, routed)           0.551    19.035    udm/udm_controller/RD_DATA_reg_reg[7]_1[2]
    SLICE_X77Y95         LUT6 (Prop_lut6_I5_O)        0.217    19.252 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.252    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.033     9.630    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.252    
  -------------------------------------------------------------------
                         slack                                 -9.622    

Slack (VIOLATED) :        -9.588ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 7.358ns (37.678%)  route 12.170ns (62.322%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.367    19.120    divider_inst/dividend_reg[0]_0
    SLICE_X77Y95         LUT4 (Prop_lut4_I1_O)        0.097    19.217 r  divider_inst/RD_DATA_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    19.217    udm/udm_controller/D[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.217    
  -------------------------------------------------------------------
                         slack                                 -9.588    

Slack (VIOLATED) :        -9.576ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 7.358ns (37.705%)  route 12.157ns (62.295%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.353    19.106    divider_inst/dividend_reg[0]_0
    SLICE_X75Y94         LUT4 (Prop_lut4_I1_O)        0.097    19.203 r  divider_inst/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    19.203    udm/udm_controller/D[6]
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X75Y94         FDRE (Setup_fdre_C_D)        0.030     9.627    udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                 -9.576    

Slack (VIOLATED) :        -9.573ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 7.358ns (37.707%)  route 12.156ns (62.293%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.352    19.105    divider_inst/dividend_reg[0]_0
    SLICE_X75Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.202 r  divider_inst/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    19.202    udm/udm_controller/D[3]
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X75Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.202    
  -------------------------------------------------------------------
                         slack                                 -9.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.361    udm/uart_tx/in13[3]
    SLICE_X86Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    udm/uart_tx/databuf[3]
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.092    -0.378    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.333    udm/uart_tx/in13[5]
    SLICE_X87Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/uart_tx/databuf[5]
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.092    -0.378    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.606    -0.558    udm/udm_controller/clk_out1
    SLICE_X83Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  udm/udm_controller/bus_wdata_bo_reg[28]/Q
                         net (fo=1, routed)           0.096    -0.322    udm/udm_controller/bus_wdata_bo_reg_n_0_[28]
    SLICE_X82Y93         LUT3 (Prop_lut3_I0_O)        0.049    -0.273 r  udm/udm_controller/bus_wdata_bo[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    udm/udm_controller/bus_wdata_bo[20]_i_1_n_0
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X82Y93         FDRE (Hold_fdre_C_D)         0.107    -0.364    udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.022%)  route 0.114ns (37.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.302    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X86Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.880    -0.793    udm/udm_controller/clk_out1
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.275    -0.518    
                         clock uncertainty            0.074    -0.444    
    SLICE_X86Y97         FDRE (Hold_fdre_C_D)         0.091    -0.353    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.329    udm/udm_controller/bus_wdata_bo_reg_n_0_[18]
    SLICE_X82Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.284 r  udm/udm_controller/bus_wdata_bo[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    udm/udm_controller/bus_wdata_bo[10]_i_1_n_0
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.877    -0.796    udm/udm_controller/clk_out1
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X82Y92         FDRE (Hold_fdre_C_D)         0.091    -0.381    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.602    -0.562    udm/uart_rx/clk_out1
    SLICE_X83Y86         FDRE                                         r  udm/uart_rx/clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  udm/uart_rx/clk_counter_reg[26]/Q
                         net (fo=4, routed)           0.130    -0.291    udm/uart_rx/clk_counter_reg_n_0_[26]
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.873    -0.800    udm/uart_rx/clk_out1
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.070    -0.403    udm/uart_rx/bitperiod_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.648%)  route 0.117ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.117    -0.299    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.046    -0.424    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.273%)  route 0.151ns (44.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y94         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.151    -0.266    udm/uart_tx/state__0[0]
    SLICE_X88Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  udm/uart_tx/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    udm/uart_tx/bit_counter[1]_i_1_n_0
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.121    -0.346    udm/uart_tx/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.145%)  route 0.119ns (45.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.297    udm/udm_controller/tx_sendbyte_reg_n_0_[3]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.047    -0.423    udm/udm_controller/tx_sendbyte_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.603%)  route 0.121ns (39.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y90         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.121    -0.297    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X83Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.252 r  udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tr_length[13]
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.876    -0.797    udm/udm_controller/clk_out1
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.091    -0.379    udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :           16  Failing Endpoints,  Worst Slack       -9.714ns,  Total Violation     -153.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.714ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.636ns  (logic 7.358ns (37.472%)  route 12.278ns (62.528%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.474    19.228    divider_inst/dividend_reg[0]_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I1_O)        0.097    19.325 r  divider_inst/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    19.325    udm/udm_controller/D[0]
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X72Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)        0.032     9.610    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 -9.714    

Slack (VIOLATED) :        -9.690ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.630ns  (logic 7.358ns (37.483%)  route 12.272ns (62.517%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.469    19.222    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.319 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.319    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -9.690    

Slack (VIOLATED) :        -9.687ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.492%)  route 12.268ns (62.508%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 f  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 f  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 r  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.217    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.097    19.314 r  udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.314    udm/udm_controller/RD_DATA_reg[3]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.030     9.627    udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -19.314    
  -------------------------------------------------------------------
                         slack                                 -9.687    

Slack (VIOLATED) :        -9.686ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 7.358ns (37.491%)  route 12.268ns (62.509%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.464    19.218    divider_inst/dividend_reg[0]_0
    SLICE_X77Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.315 r  divider_inst/RD_DATA_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    19.315    udm/udm_controller/D[4]
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.315    
  -------------------------------------------------------------------
                         slack                                 -9.686    

Slack (VIOLATED) :        -9.680ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 7.716ns (39.327%)  route 11.904ns (60.673%))
  Logic Levels:           34  (CARRY4=14 LUT2=1 LUT4=4 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.396 r  divider_inst/divword0_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.396    divider_inst/divword0_inferred__11/i__carry__0_n_0
    SLICE_X76Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.553 r  divider_inst/divword0_inferred__11/i__carry__1/O[0]
                         net (fo=1, routed)           0.546    19.100    divider_inst/divword0_inferred__11/i__carry__1_n_7
    SLICE_X77Y95         LUT5 (Prop_lut5_I0_O)        0.209    19.309 r  divider_inst/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.309    udm/udm_controller/D[1]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                 -9.680    

Slack (VIOLATED) :        -9.662ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.640ns  (logic 7.358ns (37.464%)  route 12.282ns (62.536%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.478    19.232    divider_inst/dividend_reg[0]_0
    SLICE_X76Y96         LUT4 (Prop_lut4_I1_O)        0.097    19.329 r  divider_inst/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    19.329    udm/udm_controller/D[5]
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X76Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X76Y96         FDRE (Setup_fdre_C_D)        0.070     9.667    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                         -19.329    
  -------------------------------------------------------------------
                         slack                                 -9.662    

Slack (VIOLATED) :        -9.622ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.655ns (39.129%)  route 11.909ns (60.871%))
  Logic Levels:           33  (CARRY4=13 LUT2=1 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 r  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 r  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 f  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 r  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.285    15.578    divider_inst/i__carry_i_9__0_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.675 r  divider_inst/i__carry_i_2__7/O
                         net (fo=1, routed)           0.512    16.187    divider_inst/i__carry_i_2__7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.492    16.679 r  divider_inst/divword0_inferred__10/i__carry/O[2]
                         net (fo=3, routed)           0.620    17.300    divider_inst/divword0_inferred__10/i__carry_n_5
    SLICE_X77Y92         LUT6 (Prop_lut6_I0_O)        0.230    17.530 r  divider_inst/i__carry_i_1__0/O
                         net (fo=3, routed)           0.483    18.012    divider_inst/quotient2[4]
    SLICE_X76Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    18.304 r  divider_inst/divword0_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.304    divider_inst/divword0_inferred__11/i__carry_n_0
    SLICE_X76Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    18.484 r  divider_inst/divword0_inferred__11/i__carry__0/O[2]
                         net (fo=1, routed)           0.551    19.035    udm/udm_controller/RD_DATA_reg_reg[7]_1[2]
    SLICE_X77Y95         LUT6 (Prop_lut6_I5_O)        0.217    19.252 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.252    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.033     9.630    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                         -19.252    
  -------------------------------------------------------------------
                         slack                                 -9.622    

Slack (VIOLATED) :        -9.588ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 7.358ns (37.678%)  route 12.170ns (62.322%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.367    19.120    divider_inst/dividend_reg[0]_0
    SLICE_X77Y95         LUT4 (Prop_lut4_I1_O)        0.097    19.217 r  divider_inst/RD_DATA_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    19.217    udm/udm_controller/D[7]
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X77Y95         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.217    
  -------------------------------------------------------------------
                         slack                                 -9.588    

Slack (VIOLATED) :        -9.576ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 7.358ns (37.705%)  route 12.157ns (62.295%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.353    19.106    divider_inst/dividend_reg[0]_0
    SLICE_X75Y94         LUT4 (Prop_lut4_I1_O)        0.097    19.203 r  divider_inst/RD_DATA_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    19.203    udm/udm_controller/D[6]
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y94         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[14]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X75Y94         FDRE (Setup_fdre_C_D)        0.030     9.627    udm/udm_controller/RD_DATA_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                 -9.576    

Slack (VIOLATED) :        -9.573ns  (required time - arrival time)
  Source:                 dividend_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 7.358ns (37.707%)  route 12.156ns (62.293%))
  Logic Levels:           34  (CARRY4=12 LUT2=2 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 9.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.306    -0.311    clk_gen
    SLICE_X77Y83         FDRE                                         r  dividend_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.341     0.030 f  dividend_reg[14]/Q
                         net (fo=35, routed)          0.628     0.658    divider_inst/Q[14]
    SLICE_X77Y83         LUT4 (Prop_lut4_I1_O)        0.097     0.755 r  divider_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.755    divider_inst/i__carry_i_5__1_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.167 r  divider_inst/divword0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.167    divider_inst/divword0_inferred__0/i__carry_n_0
    SLICE_X77Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.354 f  divider_inst/i__carry__0_i_7/CO[0]
                         net (fo=11, routed)          0.353     1.707    divider_inst/i__carry__0_i_7_n_3
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.279     1.986 r  divider_inst/i__carry__0_i_1__0/O
                         net (fo=8, routed)           0.355     2.341    divider_inst/divword23_out[11]
    SLICE_X76Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     2.639 r  divider_inst/divword0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.639    divider_inst/divword0_inferred__1/i__carry__0_n_0
    SLICE_X76Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.796 r  divider_inst/divword0_inferred__1/i__carry__1/O[0]
                         net (fo=4, routed)           0.447     3.243    divider_inst/divword0_inferred__1/i__carry__1_n_7
    SLICE_X73Y84         LUT6 (Prop_lut6_I0_O)        0.209     3.452 r  divider_inst/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.246     3.698    divider_inst/i__carry__1_i_3__6_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441     4.139 r  divider_inst/divword0_inferred__2/i__carry__1/O[3]
                         net (fo=3, routed)           0.650     4.789    divider_inst/divword0_inferred__2/i__carry__1_n_4
    SLICE_X79Y85         LUT4 (Prop_lut4_I0_O)        0.234     5.023 r  divider_inst/i__carry_i_12__3/O
                         net (fo=1, routed)           0.174     5.197    divider_inst/i__carry_i_12__3_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I3_O)        0.097     5.294 f  divider_inst/i__carry_i_11__2/O
                         net (fo=1, routed)           0.205     5.499    divider_inst/i__carry_i_11__2_n_0
    SLICE_X78Y84         LUT5 (Prop_lut5_I3_O)        0.097     5.596 r  divider_inst/i__carry_i_7__5/O
                         net (fo=31, routed)          0.270     5.866    divider_inst/i__carry_i_7__5_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I5_O)        0.097     5.963 r  divider_inst/i__carry_i_2__11/O
                         net (fo=1, routed)           0.536     6.499    divider_inst/divword212_out[1]
    SLICE_X74Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.540     7.039 r  divider_inst/divword0_inferred__4/i__carry/O[3]
                         net (fo=3, routed)           0.878     7.917    divider_inst/divword0_inferred__4/i__carry_n_4
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.222     8.139 f  divider_inst/i__carry_i_14__1/O
                         net (fo=2, routed)           0.198     8.337    divider_inst/i__carry_i_14__1_n_0
    SLICE_X76Y88         LUT5 (Prop_lut5_I3_O)        0.097     8.434 r  divider_inst/i__carry_i_11__5/O
                         net (fo=8, routed)           0.623     9.058    divider_inst/i__carry_i_11__5_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.097     9.155 r  divider_inst/RD_DATA_reg[6]_i_3/O
                         net (fo=29, routed)          0.409     9.564    divider_inst/dividend_reg[6]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I3_O)        0.097     9.661 r  divider_inst/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.661    divider_inst/divword218_out[2]
    SLICE_X73Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.073 r  divider_inst/divword0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.073    divider_inst/divword0_inferred__6/i__carry_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.307 f  divider_inst/divword0_inferred__6/i__carry__0/O[3]
                         net (fo=4, routed)           0.903    11.210    divider_inst/divword0_inferred__6/i__carry__0_n_4
    SLICE_X76Y95         LUT5 (Prop_lut5_I1_O)        0.234    11.444 f  divider_inst/i__carry_i_9__2/O
                         net (fo=5, routed)           0.785    12.229    divider_inst/i__carry_i_9__2_n_0
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.097    12.326 f  divider_inst/RD_DATA_reg[4]_i_3/O
                         net (fo=36, routed)          0.646    12.972    divider_inst/dividend_reg[4]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    13.069 r  divider_inst/i__carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.069    divider_inst/i__carry__0_i_7__3_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.481 r  divider_inst/divword0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.481    divider_inst/divword0_inferred__8/i__carry__0_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.715 f  divider_inst/divword0_inferred__8/i__carry__1/O[3]
                         net (fo=3, routed)           0.562    14.277    divider_inst/divword0_inferred__8/i__carry__1_n_4
    SLICE_X73Y95         LUT4 (Prop_lut4_I3_O)        0.234    14.511 f  divider_inst/i__carry_i_13__3/O
                         net (fo=1, routed)           0.174    14.685    divider_inst/i__carry_i_13__3_n_0
    SLICE_X73Y95         LUT5 (Prop_lut5_I3_O)        0.097    14.782 r  divider_inst/i__carry_i_11__3/O
                         net (fo=2, routed)           0.414    15.196    divider_inst/i__carry_i_11__3_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.097    15.293 f  divider_inst/i__carry_i_9__0/O
                         net (fo=13, routed)          0.266    15.559    divider_inst/i__carry_i_9__0_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.097    15.656 f  divider_inst/i__carry_i_10__0/O
                         net (fo=27, routed)          0.697    16.353    divider_inst/dividend_reg[2]
    SLICE_X75Y91         LUT2 (Prop_lut2_I1_O)        0.097    16.450 r  divider_inst/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    16.450    divider_inst/i__carry__0_i_7__1_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.862 r  divider_inst/divword0_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.862    divider_inst/divword0_inferred__10/i__carry__0_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.043 r  divider_inst/divword0_inferred__10/i__carry__1/O[2]
                         net (fo=4, routed)           0.770    17.812    divider_inst/divword0_inferred__10/i__carry__1_n_5
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.230    18.042 r  divider_inst/RD_DATA_reg[15]_i_9/O
                         net (fo=1, routed)           0.614    18.656    divider_inst/RD_DATA_reg[15]_i_9_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.097    18.753 f  divider_inst/RD_DATA_reg[15]_i_4/O
                         net (fo=16, routed)          0.352    19.105    divider_inst/dividend_reg[0]_0
    SLICE_X75Y96         LUT5 (Prop_lut5_I1_O)        0.097    19.202 r  divider_inst/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    19.202    udm/udm_controller/D[3]
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         1.211     9.307    udm/udm_controller/clk_out1
    SLICE_X75Y96         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.365     9.672    
                         clock uncertainty           -0.074     9.597    
    SLICE_X75Y96         FDRE (Setup_fdre_C_D)        0.032     9.629    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -19.202    
  -------------------------------------------------------------------
                         slack                                 -9.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.361    udm/uart_tx/in13[3]
    SLICE_X86Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    udm/uart_tx/databuf[3]
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.092    -0.378    udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X86Y96         FDRE                                         r  udm/uart_tx/databuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/databuf_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.333    udm/uart_tx/in13[5]
    SLICE_X87Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.288 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/uart_tx/databuf[5]
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X87Y96         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.092    -0.378    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.606    -0.558    udm/udm_controller/clk_out1
    SLICE_X83Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  udm/udm_controller/bus_wdata_bo_reg[28]/Q
                         net (fo=1, routed)           0.096    -0.322    udm/udm_controller/bus_wdata_bo_reg_n_0_[28]
    SLICE_X82Y93         LUT3 (Prop_lut3_I0_O)        0.049    -0.273 r  udm/udm_controller/bus_wdata_bo[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    udm/udm_controller/bus_wdata_bo[20]_i_1_n_0
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X82Y93         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X82Y93         FDRE (Hold_fdre_C_D)         0.107    -0.364    udm/udm_controller/bus_wdata_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.022%)  route 0.114ns (37.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.302    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X86Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[2]_i_1_n_0
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.880    -0.793    udm/udm_controller/clk_out1
    SLICE_X86Y97         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.275    -0.518    
                         clock uncertainty            0.074    -0.444    
    SLICE_X86Y97         FDRE (Hold_fdre_C_D)         0.091    -0.353    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.329    udm/udm_controller/bus_wdata_bo_reg_n_0_[18]
    SLICE_X82Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.284 r  udm/udm_controller/bus_wdata_bo[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    udm/udm_controller/bus_wdata_bo[10]_i_1_n_0
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.877    -0.796    udm/udm_controller/clk_out1
    SLICE_X82Y92         FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X82Y92         FDRE (Hold_fdre_C_D)         0.091    -0.381    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.602    -0.562    udm/uart_rx/clk_out1
    SLICE_X83Y86         FDRE                                         r  udm/uart_rx/clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  udm/uart_rx/clk_counter_reg[26]/Q
                         net (fo=4, routed)           0.130    -0.291    udm/uart_rx/clk_counter_reg_n_0_[26]
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.873    -0.800    udm/uart_rx/clk_out1
    SLICE_X82Y85         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[23]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.070    -0.403    udm/uart_rx/bitperiod_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.648%)  route 0.117ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.117    -0.299    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.046    -0.424    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.273%)  route 0.151ns (44.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/uart_tx/clk_out1
    SLICE_X87Y94         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=51, routed)          0.151    -0.266    udm/uart_tx/state__0[0]
    SLICE_X88Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  udm/uart_tx/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    udm/uart_tx/bit_counter[1]_i_1_n_0
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/uart_tx/clk_out1
    SLICE_X88Y94         FDRE                                         r  udm/uart_tx/bit_counter_reg[1]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.121    -0.346    udm/uart_tx/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.145%)  route 0.119ns (45.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.607    -0.557    udm/udm_controller/clk_out1
    SLICE_X82Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  udm/udm_controller/tx_sendbyte_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.297    udm/udm_controller/tx_sendbyte_reg_n_0_[3]
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879    -0.794    udm/udm_controller/clk_out1
    SLICE_X83Y97         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.047    -0.423    udm/udm_controller/tx_sendbyte_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.603%)  route 0.121ns (39.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X83Y90         FDRE                                         r  udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.121    -0.297    udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X83Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.252 r  udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    udm/udm_controller/tr_length[13]
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk_inst/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk_inst/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk_inst/inst/clkout1_buf/O
                         net (fo=340, routed)         0.876    -0.797    udm/udm_controller/clk_out1
    SLICE_X83Y89         FDRE                                         r  udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.091    -0.379    udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.127    





