srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv1_out_tile_RAM_AUTO_1R1W
srcnn_conv1_in_tile_0_RAM_AUTO_1R1W
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_w_8_RAM_AUTO_1R1W
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_feat1_RAM_AUTO_1R1W
srcnn_feat2_RAM_AUTO_1R1W
conv1_Pipeline_debug2
conv1
conv2
conv3
srcnn
