Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 21 18:04:58 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |           10 |
| No           | No                    | Yes                    |              36 |           16 |
| No           | Yes                   | No                     |              23 |           17 |
| Yes          | No                    | No                     |              26 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  seg/clkout    |                       | seg/cnt[31]_i_2_n_0   |                1 |              3 |
|  mclk_BUFG     | rgb/shift[10]_i_2_n_0 |                       |                3 |              8 |
|  mclk_BUFG     |                       |                       |               10 |             11 |
|  mclk_BUFG     |                       | syn/SR[0]             |               10 |             11 |
|  mclk_BUFG     | rgb/shift[10]_i_2_n_0 | rgb/shift[10]_i_1_n_0 |                4 |             11 |
|  mclk_BUFG     | syn/vsenable          | syn/vc[10]_i_1_n_0    |                8 |             11 |
|  mclk_BUFG     |                       | syn/r_reg[3]          |                7 |             12 |
|  mclk_BUFG     | syn/E[0]              |                       |                8 |             18 |
|  mclk_BUFG     | rgb/switch            | rgb/count             |                6 |             21 |
|  clk_IBUF_BUFG |                       | seg/cnt[31]_i_2_n_0   |               15 |             33 |
+----------------+-----------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 8      |                     1 |
| 11     |                     4 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


