# Score-Board-FPGA-Verilog
Completed Fall 2022
Final project created a score board along with keeping scores for two teams

![Total Files](https://img.shields.io/github/directory-file-count/jge162/ScoreBoard-wTimer-in-Verilog?color=4078c0&style=for-the-badge)
![File Size](https://img.shields.io/github/repo-size/jge162/ScoreBoard-wTimer-in-Verilog?color=4078c0&style=for-the-badge)
![Stars](https://img.shields.io/github/stars/jge162/ScoreBoard-wTimer-in-Verilog?color=4078c0&style=for-the-badge)
![GitHub closed pull requests](https://img.shields.io/github/issues-pr-closed/jge162/ScoreBoard-wTimer-in-Verilog?color=red&label=Closed%20Pull%20requests&logo=GitHub&style=for-the-badge)

[![HitCount](https://hits.dwyl.com/Jge162/ScoreBoard-wTimer.svg?style=flat-square)](http://hits.dwyl.com/Jge162/ScoreBoard-wTimer)

# Screen shot of FPGA board 

<img width="981" alt="Screen Shot 2023-01-18 at 2 34 40 PM" src="https://user-images.githubusercontent.com/31228460/213310150-10f8d1d6-073c-4136-9665-c977dc508e0f.png">
