; ModuleID = 'x86_64.4333146a342224ae-cgu.0'
source_filename = "x86_64.4333146a342224ae-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::rt::UnsafeArg" = type { {} }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39}" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39}" = type {}
%"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51}" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39}" = type {}
%"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39}" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39}" = type {}
%"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39}" = type {}
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::Placeholder" = type { { i64, i64 }, { i64, i64 }, i64, i32, i32, i8, [7 x i8] }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}

@alloc_43d3c3e34f8fc6589b4da1b1abdd7b57 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc_89294a974a2788f895cf677d5bd697c4 = private unnamed_addr constant <{ [91 x i8] }> <{ [91 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.1/src/lib.rs" }>, align 1
@alloc_f4d2308b1a4d364a80c06ffe6643cbed = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00\11\01\00\00\01\00\00\00" }>, align 8
@alloc_d3619c0864e1cd3a4478ebd6749a56b0 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc_fa3040d11952b12d3c67c30be76bc6a8 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal unnamed_addr constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal unnamed_addr constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal unnamed_addr constant [36 x i8] c"attempt to shift right with overflow"
@alloc_6923360c3161738641b3989c6181ce08 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc_8500726b2f23ea792acf9a1d33d50d56 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@alloc_c2ea93c90919bb7b1e482f917e413fa1 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_1d488b18c5f7c1d3858ca9f0071c91c8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00L\01\00\008\00\00\00" }>, align 8
@str.3 = internal unnamed_addr constant [28 x i8] c"attempt to add with overflow"
@alloc_91c7fa63c3cfeaa3c795652d5cf060e4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc_af99043bc04c419363a7f04d23183506 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_91c7fa63c3cfeaa3c795652d5cf060e4, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc_a128bb0331e9cbfe13a5df140fd20243 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00M\01\00\00\0D\00\00\00" }>, align 8
@alloc_513570631223a12912d85da2bec3b15a = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc_40dc4a2e4fa36320ad05a7f7aeedf921 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00C\01\00\00\0D\00\00\00" }>, align 8
@alloc_5f55955de67e57c79064b537689facea = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h45a1e5a1d4ce5acaE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e95f301f6876345E" }>, align 8, !dbg !0
@alloc_57da457cb4ea62e5ea28ca105f4178dd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00c\01\00\00$\00\00\00" }>, align 8
@alloc_5df12ee9d1f357a5969b7af7ad53ad5b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00i\01\00\00$\00\00\00" }>, align 8
@alloc_dc945488582c36a112c04f49aea120e4 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc_b99730e73100e73a81f4fbfe74b3821d = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer }>, align 8
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h6b3dc4f1cbe0895eE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h7b471c336c5283ebE" }>, align 8, !dbg !19
@alloc_3b30f3c2fe1935017d2714aa9952ea95 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc_25db54aacf10f85b32a6b265696ce69a = private unnamed_addr constant <{ [90 x i8] }> <{ [90 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc_0d1a04bfc07f4521465dd99c6362240a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc_267cc841a759909b7b242b44dbf10212 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc_944eeb69d0ffa7d8812bf7bff1ac43a1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc_cde2f5a520c64992942aebe2db51d857 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc_51f6f672d92676f883a0556ba9651a0b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc_4c32dd8753956934854651344030b372 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc_a7a2b7413442fce9f85d6ccfa11c3e6c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc_0b79a4417984a643d0aaf7a6d6a8e288 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc_1dd227ab452b26fb141a985f487cd916 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc_6c3c42021e7756f5861e6591db943580 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc_31b064eb4625d2ea0d173dfc0e5c6251 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc_7254953a5374c7a7a7fc525c828c4afa = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc_6cdbc67d2a58211cc5e3f5bce2ee098c = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc_fd892b713335a11b6e50d41506aef78b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.6 = internal unnamed_addr constant [33 x i8] c"attempt to multiply with overflow"
@alloc_d7e1297ed419dadf31c97c98347b60a9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc_c29077eb886a715156b950584731af34 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc_fc06f75d869c0562fc1269cc0d5aa7dc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc_33aacd96b15acbfdbca2601f0d702e05 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc_b960c65de708d45193bbbcbacfc0ab36 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc_f6e17cc11903d760053855980425f176 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc_61909a79186920b0572050d46536b500 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc_d6c4f26a57c04ff64f073816cafe8df5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc_68b53946c4c55386499e149134f17041 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc_ce52de59c922b8759e2388a62b9c641f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.7 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h1bb4bcff8d7ad1c2E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h63eb0c0692067a7bE" }>, align 8, !dbg !161
@alloc_e86631b0558238251612cc9fea7a4632 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hc2f1e637251fbd96E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hfdcac3f0bc46b0eeE" }>, align 8, !dbg !170
@alloc_3b64751e5ad482a062ea0dcea91079df = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc_c8c57a72b80802bef58088d69fac92f9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc_c17eb582e89018e1f695609040712501 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc_96fe64cab8dd4680071ecfdb397425fd = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc_0e72a2b8a97f3020caa2c44104bf74e9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc_e4f31a51fd47bc2f17c44c45ea3d42a8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc_e71a923bae6df041e4ac800a90cb99ae = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc_0108bad256caff3a6d09567ec08a0c56 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h0f6f5b9121271eacE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4fe97fe600d7a9dE" }>, align 8, !dbg !184
@alloc_02bbc211fe818b05a25d8f6c720e2768 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.a = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17hc3b48bf1e434f2e0E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h5475832f1374dde5E" }>, align 8, !dbg !195
@alloc_2f98d55e1b5aebe56034024a66fad658 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h6391e29fd82d5b32E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17hf20057f4c22a7db2E" }>, align 8, !dbg !203
@alloc_9cbc566b638aecc8681b4c3c80402332 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc_de03fddf23205a05ee3f3983d6bd1aa4 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc_a500d906b91607583596fa15e63c2ada = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc_4afc87a7d46a6527680a1fc34f2f7550 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc_a6367da77e994b4ff0ea0619c8436d5c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc_2fe3f31e15728c16b767e62bf0bf59e0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h61c224afb6dd3295E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bd201ce000b0294E" }>, align 8, !dbg !218
@alloc_dbb756e1649e203c973403d51947dc78 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h553bd50b32ab73edE", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hf82a64b4cdb88507E" }>, align 8, !dbg !227
@alloc_4577f7899c1c3432b3863ade3808e32a = private unnamed_addr constant <{ [131 x i8] }> <{ [131 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc_d212c5e63660a9c817fcae3058fe326d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\008\01\00\00\1B\00\00\00" }>, align 8
@alloc_b4058fac5c9db56540a3e7fb727f416c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00@\01\00\00\1F\00\00\00" }>, align 8
@alloc_351e913709d3351ee6c55e0c3692ea81 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc_a27c8a69be49bed939643db15b08ce87 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc_2daff477a424214b348eb52dd368e2f9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\01\00\00\0E\00\00\00" }>, align 8
@alloc_749e4c647f42b4e4c9caeb9228ea39f1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00_\01\00\00\0E\00\00\00" }>, align 8
@alloc_4abb0640bb044f2ae6bf3d23ff922340 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\01\00\00\0B\00\00\00" }>, align 8
@alloc_a529830503df8bdd871f816d35ebbf0a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00m\01\00\00\1F\00\00\00" }>, align 8
@alloc_78ef90ead52971993be2c634e92c130d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\8B\01\00\00\0E\00\00\00" }>, align 8
@alloc_1d678db852a24e4a28a359dcd13a346c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\90\01\00\00\1B\00\00\00" }>, align 8
@alloc_5858925ca80483687e587fdbe3b236a8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B0\01\00\00\1B\00\00\00" }>, align 8
@alloc_c0c3d6ec55cc2839c5c43036958bdc5b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B7\01\00\00\1B\00\00\00" }>, align 8
@alloc_df30a830b1b626f10927692d6f432866 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BE\01\00\00\1F\00\00\00" }>, align 8
@alloc_0268e1459e67d6fdab14b1361a077608 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc_7f41484f25d3072fa45000093cca2751 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc_5fb54047342839fbf7c30bc20f42cf3e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc_8a4c5fbeaffbfc9e190e9de1caff61d8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D7\01\00\00\0E\00\00\00" }>, align 8
@alloc_34850f4454c847a7bfd7f327d3440137 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DD\01\00\00\0E\00\00\00" }>, align 8
@alloc_09e8d681ef0dbc0deb302422983da676 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E3\01\00\00\0E\00\00\00" }>, align 8
@alloc_f89af889106094f3daf06d71c393c81a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E7\01\00\00\0B\00\00\00" }>, align 8
@alloc_b870f0317b322b3cf600f48a5a6eb536 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F2\01\00\00\1F\00\00\00" }>, align 8
@alloc_1d0ded73c2b9cacc0845d0305221527d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\04\02\00\00\0E\00\00\00" }>, align 8
@alloc_2240abd0b94e06fca8cf19a62aedc943 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\09\02\00\00\1F\00\00\00" }>, align 8
@alloc_54889d8a51df8291ab9a50b9bff9f120 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\1F\02\00\00\0E\00\00\00" }>, align 8
@alloc_2a40896603bad3337b0fd8b141f38fac = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\02\00\00\1B\00\00\00" }>, align 8
@alloc_3b1aa135527783f579e4fcf4bac6a165 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00+\02\00\00\1B\00\00\00" }>, align 8
@alloc_0ca3dc49884ac87a2ac8ca1f4010863e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00K\02\00\00\1B\00\00\00" }>, align 8
@alloc_243a4af900fdbc7d70a6d95a11635156 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00R\02\00\00\1B\00\00\00" }>, align 8
@alloc_4a83f948b1e72bf1acf7299b2db54354 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\02\00\00\1B\00\00\00" }>, align 8
@alloc_dcfa16f4d9e1e4a0cbb082ff0fc5bc57 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00`\02\00\00\1F\00\00\00" }>, align 8
@alloc_8d668cea90371e195eda4a0aeecfa104 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc_42ef6bb1c90ba355b58338385ca7beea = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc_bd2fcc14944896f54aab57ad7eeb8d94 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc_7d6b94db097d7e05af5c5e741db393d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc_febb90d800edd85e66adf5c570d0b1ab = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00r\02\00\00\0E\00\00\00" }>, align 8
@alloc_64da236e05a1748b6e025b0bc739117c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00x\02\00\00\0E\00\00\00" }>, align 8
@alloc_4e3afc4bca8bd91b746cbfef5bd77f5d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00~\02\00\00\0E\00\00\00" }>, align 8
@alloc_295be75a5f8100ecb324901cc9e098f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\84\02\00\00\0E\00\00\00" }>, align 8
@alloc_cb1772b92e75fac65e3c6f7e33e0285a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\88\02\00\00\0B\00\00\00" }>, align 8
@alloc_6f40369365c9d216341b81c1b6b99ae8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\93\02\00\00\1F\00\00\00" }>, align 8
@alloc_d875eca98f223561cd04aae936f2ad6b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\A5\02\00\00\0E\00\00\00" }>, align 8
@alloc_aad0948dd013bebc2139e03322730892 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\AA\02\00\00\1F\00\00\00" }>, align 8
@alloc_11abd975f81d85955886c17d545e8caa = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BC\02\00\00\0E\00\00\00" }>, align 8
@alloc_ae4ee8d7647fb2344deafd3566252b34 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C2\02\00\00\0E\00\00\00" }>, align 8
@alloc_3a52a12e3be11e71d1e13bb268b85669 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C7\02\00\00\1F\00\00\00" }>, align 8
@alloc_cdda564a764051b506f39467847ab266 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D5\02\00\00\0E\00\00\00" }>, align 8
@alloc_44b68b6f0f6ca8729fc777185be26f9e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DA\02\00\00\1B\00\00\00" }>, align 8
@alloc_e40d919175b5e1388bc879eb74ff2075 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E1\02\00\00\1B\00\00\00" }>, align 8
@alloc_9f84c4acda2384474b1db9b14f66884e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E8\02\00\00\1B\00\00\00" }>, align 8
@alloc_a13a8e0350e2aacc78cd0d497a68b528 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F9\02\00\00\1B\00\00\00" }>, align 8
@alloc_478a1304f95ee5e4c147166b2e5abbdb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\02\03\00\00\1B\00\00\00" }>, align 8
@alloc_11a35cf5b5fe01158a80ac424bba20ba = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\13\03\00\00\1B\00\00\00" }>, align 8
@alloc_3c3fab6cca79983e7164cfce16955039 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\03\00\00\1B\00\00\00" }>, align 8
@alloc_aa3962a8c3b27ab7223cf1f939656dd1 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc_3d2a0673a95c94f7f1a0deffdc5c9874 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc_32b61c696e106485ccbe87f3cd651cbe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\18\03\00\00\1C\00\00\00" }>, align 8
@alloc_eac875b90fd359cb80f00b2d938d9559 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\07\03\00\00\1C\00\00\00" }>, align 8
@alloc_ddc88da32b2765c7908fb63b2dcf7726 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc_4992db8745ae00afea01c041ffd9d006 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc_8b35a7ac8ea1908ef14ba5903ae59458 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc_245f71659d6a16859e71997552455b54 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8b35a7ac8ea1908ef14ba5903ae59458, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc_2428566e0a2b69e6dcd25ea523883752 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc_47f20378d56225612475544f0de811e5 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2428566e0a2b69e6dcd25ea523883752, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h79acb89758374ccbE = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !240
@alloc_05b59a2ecede78c8358587acab3943eb = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc_106d3492fabf6c88cfa100e4dd0611a6 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_05b59a2ecede78c8358587acab3943eb, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_e637f9181b11d437b46a3b229f90ff2d = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc_54a7bb754f73cc19a80f411dbaeede2b = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h1df360fb3f3f51b1E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h099a16633597a666E" }>, align 8, !dbg !264
@alloc_33b38ed17f811d2d9c0ae72269382e55 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hdbd7e68fb1740928E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc535e861e648b40E" }>, align 8, !dbg !275
@alloc_2d04f34c49fd32469d9fb093fee56732 = private unnamed_addr constant <{ [114 x i8] }> <{ [114 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc_3b68c04d98bec58a628ba66942ec84ed = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc_78c877e72b369dac11048aaeac8a5ed2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc_3c498b387c251819a7c79300248b3dcc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc_b2deaad9220f210aaf5f067867fa6e48 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc_166d3a73b685b11f605709f0cad54cf0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc_cb085e089b7f3451b32e86c726a48f71 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc_f6e2e552f847cc95d49c889ebe39149c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc_9d52222ee6edbb16dc25e84f6cd19a03 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc_29d423d3d83bf96d5e5a227a8e5882ed = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer, ptr @alloc_9d52222ee6edbb16dc25e84f6cd19a03, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_09c0fb8d6a97e0bae395a8cc2fa174be = private unnamed_addr constant <{ [89 x i8] }> <{ [89 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc_e71d51458d6a472e5ced34c0531ace95 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_09c0fb8d6a97e0bae395a8cc2fa174be, [16 x i8] c"Y\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_a73d0e35045fd787c81346701178a687 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc_af166f07c81c6f1f43facb3d46d2b1b8 = private unnamed_addr constant <{ [103 x i8] }> <{ [103 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc_1f2e1f8ab16c567813b09de1d63b55ca = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc_7e8830758d595aa86401bc31236e70d9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc_1dcbb5ce5e627d83962a48ab5b2d30e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc_99d26c0b219874888717d899ebef9310 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc_836b1ca50347c7608571a510a04af5d2 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc_df65a33fc906122276c2373cf3dadfe0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc_0fd2cf5449c379fb2d1dfa8653b93d33 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc_099f47db483af288584cccd2e6cd45c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc_73fed57ecdfc0c8a6e01700927922fee = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc_423f67172ab1c61bf609b1b5979c7904 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc_bd0d7a11d94f110b224bededd3eea615 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc_83d8d36e705c58ed11bda7b90dabc655 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_3c9121c73b3ca7bd4d0dc09458e4ca54 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc_f675719ddad3e5515152e8b73ffb14d1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc_8473f1e8c1559de425fef5632049d3ec = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc_72562398d85991dd2b9fa08410339493 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc_f6260c06c48f4577ca236bcadddf818d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc_3cd17770600203f1f0a6125e01528d48 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc_0f019e3d47fd6e39c8f6e394ac082682 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc_803a549ea6bd4b6d2f54e32af9154475 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc_3130e5922af1666981d4b1a92c1c9c90 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc_d50af00c2ad521c84f7380b8be63c1e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc_7e69978ff0c9547827e6c2a1a1a42624 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc_b91b344ee8d65b8a5808acbd4c8793c0 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc_56210cd2eda51a0897d4a8ae05ba739a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc_b60833dfe9d7152efab861bc89ea0c54 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc_5eb94a964f4e44a57663de8f144dc156 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc_593defa7938df50164d817f0cfd4d23a = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc_8d53f88f3d7a93cc8e077ad1f33a9104 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc_1df2c1684cada007b2ee85606d3db575 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc_6ba0ccf4bc0e7147ad03b9a461c3b871 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc_17d7257c05cbd2a0f0325627d40d56e5 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc_06b7117b18584b484638bd2e31f2c0da = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc_04eb80e29d7a8a2546c9d4a57ad0a35e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc_2167d3afaab2d6be8311548a92f121fd = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc_637e3d682feeec8699edeaa487077351 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc_565fbeee76b78f614b45f0e4de60d327 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc_9cab844b3adefa1cf8a3e1fb50b53e8b = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc_3f25cddaa33e0015fc60a6f4108cdb86 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc_e0f4f3e313283630a9b8570ed4004a61 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc_878468e6ca3ee071fdc9642b45f9e302 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc_de1297b283ef11133563bc0f4439f8ff = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc_62c380bcbe44e7ae08bcc8211914f86d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc_45c100c2168fcc3a2c8e8658d8fa72d9 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc_3c836bdcb4a2196d4444e3ee070e29d4 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc_85e5c2d27dd4c283004b374e4e05a65b = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc_42f9c29b8076e7504fa2e943015ad085 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc_e01af9736b524006e5fb45ad54018c38 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc_13c8bdb08f493416890b902d07d83f53 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc_c63ced38b85c362fb8956d2e446283a2 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc_213388318503421ba921859d9840e0d0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc_0d9a022618f873ac219bcced4b49b3c4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc_f23d42fe0432432f50e33e160e92f1e4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc_617f3d0f9750ad240377121c45925575 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_18ef5149a91f8fd299f078254cad3180 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_3e380dd631be11ede75479e8fe00ff1e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_17a158e6a42a64ac6748510ec26c05ee = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_5bba4d24c07a9036ae9233aaff6232c6 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_9d4320166e103e0795016eb938cfd0c7 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_f7d8bfadf9baee29aaa910e129a0e64d = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_5be5ea04cc5cae854de752ee6fc0b1f7 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_acbe4e59274e5d7b6fea0de428eccbfd = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc_1de5b8b60713a8c97fab0cf672607e09 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc_0176df5cace98960386a459093c90bf4 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc_e80b88d8b81def3a4f670000fec74984 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc_ceb3075fefa236549f114873fb6322c5 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc_23183917709bfb7b18e2b27e64795080 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc_00edffb2880c63885c07b8b63d984171 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc_a49000a8806776ae52fbedb9a2638ec9 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc_c5961b0ae9ae4a08564a612c72baa76c = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc_4ae9b5b462839d60c41327e34c2f0e10 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc_85cca595269f62c6435ecb629d2c0750 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc_53cb917c5379fcf43f5faa3b3b79e7e8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc_84ecb629e58039fee110034b22ee4878 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc_da3386472e802af11e2daae8d71f4e5f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc_c5393e416f6a9c358373398c6a9847ba = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc_79753b9dc8b617e3709620f1856e0c93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc_9936f540789596be08e844c2303cb4eb = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc_f5206af8d2786a9a878ae388075bf233 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc_7ef313dde9a96c8e9a29e6aa277d98ef = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc_a94025a2df7033977ee2af5c062317bf = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc_f0eed43fadb3dcdfb9210f44f842ca35 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc_7281849548151185639d28fd7c0a5eac = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc_02a0b8470ea8b0bf5c15156feff310b7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7281849548151185639d28fd7c0a5eac, [16 x i8] c"e\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_350dbcb10d3dac789bff2c27a189e81f = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc_7ec7b854ddb106bca3d2e3aadc6beb75 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc_0698b50985094ab5232d42d450db30cb = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc_3b8b4793b1ea451345d29976e468891f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc_7ea326424015707213a4540a6b01ccbc = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc_65c8d9334162f88c29e9094988ececd2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc_f71adfd8f709c3a17b5ee7464b0e65a7 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc_9bd11bca8ae23cc51d3a6341c95b96fc = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc_14a79a8e897526cc9db098787ad82623 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc_e7459e65b76b299ed2a1432c4b4f7567 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc_826c9a205ee91afd7a96fabeb2473cae = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc_39fe69eff977a9c06b2c3eead5f36a7c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc_6f1c269e29791eb3e3eba5768c9e1567 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc_7bc910930806376fb8f9536a186e7134 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc_430c7d8c98839de51a05c8fe3af9a348 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc_b9fade50705e3555d0d831a1f9a510ab = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc_22dd02062df0a0a83499a033127aebc3 = private unnamed_addr constant <{ [102 x i8] }> <{ [102 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc_e25f6e2046e737c041a7b42d39f90f99 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_22dd02062df0a0a83499a033127aebc3, [16 x i8] c"f\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_ec5b1b162c2450c572509f04758eccff = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc_c6278bda13d4e203e2ffdae4ef6347fb = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc_3ebb970fb6c33a3b0fe01f3bf4af376e = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc_3a1e4c5d12171e7bfcd85ba51395866c = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc_1528d1162bff7baa34e9aa2de578cb61 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc_1d6fa5f529e55e2b73521861ceb2d701 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc_48ab5e7fe39f3329897899f9db12fc81 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc_9b5da51e8e50cb45b94d88b16558de7d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc_ca8f9c3c90ddb14657eef011778f0d79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc_248573dbdb1f23c6f8497ef162ca133f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc_33e28c56fe990dd47deb92a17608e414 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc_301ac14af0c7742428f03f6fb56cbb88 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc_4a4b1b5fd7f29778851f88943a80f7e2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc_99472ab79f8778654111cd8cd4dce1f6 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc_233a007a17452bb68262e3c1f40af172 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc_28c2c26bc7b83b08dda497f27d5e048a = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc_4ac2882683871e4ddfd9eb00ed3ca0f8 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc_7fde2caa5e786cf03241bc614c426f83 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc_515a9f016097b7ad2231f4ad96fbb41e = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc_39a9d7256ae9be7f0b701103c9fa8cc3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_515a9f016097b7ad2231f4ad96fbb41e, [16 x i8] c"h\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_747a0b7482a2129eb50740be0e7177f8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc_4c9b6b069c5380fe8192d71e809390e7 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc_27097c54c41f8ec87311498f3d647372 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc_ceddc304630e501171f8f2abc0a3543d = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc_0b077b1fa356f3d470e2a7108b6ebd0a = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc_c71babe9862dd8a2a3503d16c9b86789 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc_7815300b954b67ee90ccc1cd901baaf3 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc_8dd1ecb83146fedb5f2eb3909ab01554 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc_7fe0cf0b681130b7f34badff7028b4c6 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc_7e8fa1323df12a2587e570b6f5afbc88 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc_d10f39d8e09d915ca6db293020f9b83a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc_98599d327ad5d7cf8cd8407bc38d2c95 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc_19d3aa44fa870b709dc54905bd836d40 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc_4b243310d393492e5217a8107bf07d84 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc_4779be00e11e2bd8325eff7e3ba8aad0 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc_f86c4fad9e5b2f292a414639f3972d45 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc_7cdabe8725204f339f10fa2c47255f59 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc_895698829804386bab9259fb3a96be93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc_eb59454be9eaca43bb58cc5b4a851242 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc_f3b835bb8b1bf0d52df8a952e8472005 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc_961ace3350b86d8f6207fa225e5d248d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc_a2aea63e6daa2e56a54a4c2be176a4c0 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc_f0005c400e1919e61758093b2c1e0bc3 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc_f2cff3224737832bf3283d1bbf20a43e = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc_6002dcd457f8eb45878170b70ea4e3df = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc_a32a9108c9973f3646e90a058f393001 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc_7d4728cd50fb756f75ab276ef91e7f4e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc_ad42669f44e92ceb6ee20c82222f5d1b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc_27dc1e3e8098ed70b6d5c9dc6fecc197 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc_6fc3bfebaa11c75067ee8c67855c0e1b = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc_8db982c715f12c3d6fff79a292ea56de = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc_bee90358a428637f2b2e924b432c1168 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc_965ebe843576369e4be87855c2dd9d5d = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc_21f34dbfe73bf3c2a46ca560620af5ee = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc_65b5e1b37bb8669586518fe1db400d56 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc_b10b0f7e88f2e6a647488ef7d000dc57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc_6c41f34769b7ae3bdb2c01f429ceb4a6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc_831a0aacdf0f1226b44faf912cfe4c70 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc_b286b2b9543c66cdab0d1d1a263d53a1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc_4a70e343dc779c31ae78142f428af841 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc_dafaffa2078a5eff3d59803b86ffd622 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc_df690a2a46b93ddfad910ba9bbe39b79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc_41a8ce9be0bffda31b3d408290af97da = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc_54d135570180754451080559d9111855 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc_f42e391d754b8bfb22f215449ac9bf70 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc_3ace88701dbfa5797defbe569bd66cce = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc_ceacba38f9a100163241bf15528d8f0b = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc_92edb757e61ffda4211bf210439c8bfe = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc_5a7eac48c026860f717ab651c379a98d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc_eafdc2fc022de29bf3865126c27f395d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc_c96d9278b59346ccfdcb09ad903ad7ac = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc_29b2c604ae79ad34fd4794fe8fe1e55d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc_9cfed65a90167f569ceede92e32ecd41 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc_ef70afa07e97f03ea0d6b174f2b260dc = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc_b5acc0dad1b60c33a9330540645b56db = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc_6ac50574536ff49aa367f62b88c020ad = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc_84a60f40cc665e993380e8869e013c65 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc_c1ee36a2ca5655f338c32dfb0848c1c2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc_6c9c238293b27621b285d3f3f0315ab2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc_d6e90771ba36bcbd7a76cdf267ebff76 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc_ed571738fca5c0da22b89e04bb9ebe9a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1
@alloc_1f0cb997af4f3e81a37f09e897bba0b3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc_e85c31827ed554be766c198415c741b5 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc_2b7001d9e7e041cffc3e8ea213d6350c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h844d64cc2dcd6b53E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !334 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !421, metadata !DIExpression()), !dbg !426
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !427
  %e.0 = load i64, ptr %5, align 8, !dbg !427, !range !428, !noundef !18
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !427
  %e.1 = load i64, ptr %6, align 8, !dbg !427
  %7 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !427
  store i64 %e.0, ptr %7, align 8, !dbg !427
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !427
  store i64 %e.1, ptr %8, align 8, !dbg !427
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !422, metadata !DIExpression()), !dbg !429
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %9 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %9, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !430, metadata !DIExpression()), !dbg !439
  %10 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !441
  %11 = insertvalue { i64, i64 } %10, i64 %e.1, 1, !dbg !441
  %_3.0 = extractvalue { i64, i64 } %11, 0, !dbg !442
  %_3.1 = extractvalue { i64, i64 } %11, 1, !dbg !442
  %12 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %_0, i32 0, i32 1, !dbg !443
  %13 = getelementptr inbounds { i64, i64 }, ptr %12, i32 0, i32 0, !dbg !443
  store i64 %_3.0, ptr %13, align 8, !dbg !443
  %14 = getelementptr inbounds { i64, i64 }, ptr %12, i32 0, i32 1, !dbg !443
  store i64 %_3.1, ptr %14, align 8, !dbg !443
  store i64 1, ptr %_0, align 8, !dbg !443
  ret void, !dbg !444
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9a5e04ac0dc09f02E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !445 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !487, metadata !DIExpression()), !dbg !491
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !492
  %e.0 = load i64, ptr %5, align 8, !dbg !492, !range !428, !noundef !18
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !492
  %e.1 = load i64, ptr %6, align 8, !dbg !492
  %7 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !492
  store i64 %e.0, ptr %7, align 8, !dbg !492
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !492
  store i64 %e.1, ptr %8, align 8, !dbg !492
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !488, metadata !DIExpression()), !dbg !493
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %9 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %9, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !430, metadata !DIExpression()), !dbg !494
  %10 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !496
  %11 = insertvalue { i64, i64 } %10, i64 %e.1, 1, !dbg !496
  %_3.0 = extractvalue { i64, i64 } %11, 0, !dbg !497
  %_3.1 = extractvalue { i64, i64 } %11, 1, !dbg !497
  %12 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %_0, i32 0, i32 1, !dbg !498
  %13 = getelementptr inbounds { i64, i64 }, ptr %12, i32 0, i32 0, !dbg !498
  store i64 %_3.0, ptr %13, align 8, !dbg !498
  %14 = getelementptr inbounds { i64, i64 }, ptr %12, i32 0, i32 1, !dbg !498
  store i64 %_3.1, ptr %14, align 8, !dbg !498
  store i64 1, ptr %_0, align 8, !dbg !498
  ret void, !dbg !499
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17he99303f8fb88bcb3E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !500 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !542, metadata !DIExpression()), !dbg !546
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !547
  %e.0 = load i64, ptr %5, align 8, !dbg !547, !range !428, !noundef !18
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !547
  %e.1 = load i64, ptr %6, align 8, !dbg !547
  %7 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !547
  store i64 %e.0, ptr %7, align 8, !dbg !547
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !547
  store i64 %e.1, ptr %8, align 8, !dbg !547
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !543, metadata !DIExpression()), !dbg !548
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %9 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %9, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !430, metadata !DIExpression()), !dbg !549
  %10 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !551
  %11 = insertvalue { i64, i64 } %10, i64 %e.1, 1, !dbg !551
  %_3.0 = extractvalue { i64, i64 } %11, 0, !dbg !552
  %_3.1 = extractvalue { i64, i64 } %11, 1, !dbg !552
  %12 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %_0, i32 0, i32 1, !dbg !553
  %13 = getelementptr inbounds { i64, i64 }, ptr %12, i32 0, i32 0, !dbg !553
  store i64 %_3.0, ptr %13, align 8, !dbg !553
  %14 = getelementptr inbounds { i64, i64 }, ptr %12, i32 0, i32 1, !dbg !553
  store i64 %_3.1, ptr %14, align 8, !dbg !553
  store i64 1, ptr %_0, align 8, !dbg !553
  ret void, !dbg !554
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bd201ce000b0294E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !555 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !562, metadata !DIExpression()), !dbg !564
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !563, metadata !DIExpression()), !dbg !565
; call <bool as core::fmt::Display>::fmt
  %_0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h21f7f70325052013E"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !566
  ret i1 %_0, !dbg !567
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h7b08017188b0c65cE"(ptr align 2 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !568 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !584, metadata !DIExpression()), !dbg !592
  call void @llvm.dbg.declare(metadata ptr %range, metadata !585, metadata !DIExpression()), !dbg !593
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h9e05adda646e2a98E(ptr align 8 %range, i64 16) #8, !dbg !594
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !594
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !594
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !594
  store i64 %range.0, ptr %5, align 8, !dbg !594
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !594
  store i64 %range.1, ptr %6, align 8, !dbg !594
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !586, metadata !DIExpression()), !dbg !595
  %_5 = icmp ult i64 %range.0, 16, !dbg !596
  br i1 %_5, label %bb2, label %bb3, !dbg !596

bb3:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !597
  unreachable, !dbg !597

bb2:                                              ; preds = %start
  %_8 = icmp ule i64 %range.1, 16, !dbg !598
  br i1 %_8, label %bb4, label %bb5, !dbg !598

bb5:                                              ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !599
  unreachable, !dbg !599

bb4:                                              ; preds = %bb2
  %_11 = icmp ult i64 %range.0, %range.1, !dbg !600
  br i1 %_11, label %bb6, label %bb7, !dbg !600

bb7:                                              ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !601
  unreachable, !dbg !601

bb6:                                              ; preds = %bb4
  %_17 = load i16, ptr %self, align 2, !dbg !602, !noundef !18
  %_20.0 = sub i64 16, %range.1, !dbg !603
  %_20.1 = icmp ult i64 16, %range.1, !dbg !603
  %7 = call i1 @llvm.expect.i1(i1 %_20.1, i1 false), !dbg !603
  br i1 %7, label %panic, label %bb8, !dbg !603

bb8:                                              ; preds = %bb6
  %_21 = icmp ult i64 %_20.0, 16, !dbg !602
  %8 = call i1 @llvm.expect.i1(i1 %_21, i1 true), !dbg !602
  br i1 %8, label %bb9, label %panic1, !dbg !602

panic:                                            ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !603
  unreachable, !dbg !603

bb9:                                              ; preds = %bb8
  %9 = trunc i64 %_20.0 to i16, !dbg !602
  %10 = and i16 %9, 15, !dbg !602
  %_16 = shl i16 %_17, %10, !dbg !602
  %_24.0 = sub i64 16, %range.1, !dbg !604
  %_24.1 = icmp ult i64 16, %range.1, !dbg !604
  %11 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !604
  br i1 %11, label %panic2, label %bb10, !dbg !604

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !602
  unreachable, !dbg !602

bb10:                                             ; preds = %bb9
  %_25 = icmp ult i64 %_24.0, 16, !dbg !602
  %12 = call i1 @llvm.expect.i1(i1 %_25, i1 true), !dbg !602
  br i1 %12, label %bb11, label %panic3, !dbg !602

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !604
  unreachable, !dbg !604

bb11:                                             ; preds = %bb10
  %13 = trunc i64 %_24.0 to i16, !dbg !602
  %14 = and i16 %13, 15, !dbg !602
  %bits = lshr i16 %_16, %14, !dbg !602
  store i16 %bits, ptr %bits.dbg.spill, align 2, !dbg !602
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !588, metadata !DIExpression()), !dbg !605
  %_27 = icmp ult i64 %range.0, 16, !dbg !606
  %15 = call i1 @llvm.expect.i1(i1 %_27, i1 true), !dbg !606
  br i1 %15, label %bb12, label %panic4, !dbg !606

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !602
  unreachable, !dbg !602

bb12:                                             ; preds = %bb11
  %16 = trunc i64 %range.0 to i16, !dbg !606
  %17 = and i16 %16, 15, !dbg !606
  %_0 = lshr i16 %bits, %17, !dbg !606
  ret i16 %_0, !dbg !607

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !606
  unreachable, !dbg !606
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h7dfd3dab7e76c857E"(ptr align 8 %self, i64 %bit) unnamed_addr #0 !dbg !608 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !614, metadata !DIExpression()), !dbg !616
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !615, metadata !DIExpression()), !dbg !617
  %_3 = icmp ult i64 %bit, 64, !dbg !618
  br i1 %_3, label %bb1, label %bb2, !dbg !618

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_6923360c3161738641b3989c6181ce08, i64 40, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !619
  unreachable, !dbg !619

bb1:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !620, !noundef !18
  %_8 = icmp ult i64 %bit, 64, !dbg !621
  %0 = call i1 @llvm.expect.i1(i1 %_8, i1 true), !dbg !621
  br i1 %0, label %bb3, label %panic, !dbg !621

bb3:                                              ; preds = %bb1
  %1 = and i64 %bit, 63, !dbg !621
  %_7 = shl i64 1, %1, !dbg !621
  %_5 = and i64 %_6, %_7, !dbg !622
  %_0 = icmp ne i64 %_5, 0, !dbg !622
  ret i1 %_0, !dbg !623

panic:                                            ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !621
  unreachable, !dbg !621
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h2f217ad10ee0b965E"(ptr align 8 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !624 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !628, metadata !DIExpression()), !dbg !634
  call void @llvm.dbg.declare(metadata ptr %range, metadata !629, metadata !DIExpression()), !dbg !635
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h9e05adda646e2a98E(ptr align 8 %range, i64 64) #8, !dbg !636
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !636
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !636
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !636
  store i64 %range.0, ptr %5, align 8, !dbg !636
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !636
  store i64 %range.1, ptr %6, align 8, !dbg !636
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !630, metadata !DIExpression()), !dbg !637
  %_5 = icmp ult i64 %range.0, 64, !dbg !638
  br i1 %_5, label %bb2, label %bb3, !dbg !638

bb3:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !639
  unreachable, !dbg !639

bb2:                                              ; preds = %start
  %_8 = icmp ule i64 %range.1, 64, !dbg !640
  br i1 %_8, label %bb4, label %bb5, !dbg !640

bb5:                                              ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !641
  unreachable, !dbg !641

bb4:                                              ; preds = %bb2
  %_11 = icmp ult i64 %range.0, %range.1, !dbg !642
  br i1 %_11, label %bb6, label %bb7, !dbg !642

bb7:                                              ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !643
  unreachable, !dbg !643

bb6:                                              ; preds = %bb4
  %_17 = load i64, ptr %self, align 8, !dbg !644, !noundef !18
  %_20.0 = sub i64 64, %range.1, !dbg !645
  %_20.1 = icmp ult i64 64, %range.1, !dbg !645
  %7 = call i1 @llvm.expect.i1(i1 %_20.1, i1 false), !dbg !645
  br i1 %7, label %panic, label %bb8, !dbg !645

bb8:                                              ; preds = %bb6
  %_21 = icmp ult i64 %_20.0, 64, !dbg !644
  %8 = call i1 @llvm.expect.i1(i1 %_21, i1 true), !dbg !644
  br i1 %8, label %bb9, label %panic1, !dbg !644

panic:                                            ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !645
  unreachable, !dbg !645

bb9:                                              ; preds = %bb8
  %9 = and i64 %_20.0, 63, !dbg !644
  %_16 = shl i64 %_17, %9, !dbg !644
  %_24.0 = sub i64 64, %range.1, !dbg !646
  %_24.1 = icmp ult i64 64, %range.1, !dbg !646
  %10 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !646
  br i1 %10, label %panic2, label %bb10, !dbg !646

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !644
  unreachable, !dbg !644

bb10:                                             ; preds = %bb9
  %_25 = icmp ult i64 %_24.0, 64, !dbg !644
  %11 = call i1 @llvm.expect.i1(i1 %_25, i1 true), !dbg !644
  br i1 %11, label %bb11, label %panic3, !dbg !644

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !646
  unreachable, !dbg !646

bb11:                                             ; preds = %bb10
  %12 = and i64 %_24.0, 63, !dbg !644
  %bits = lshr i64 %_16, %12, !dbg !644
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !644
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !632, metadata !DIExpression()), !dbg !647
  %_27 = icmp ult i64 %range.0, 64, !dbg !648
  %13 = call i1 @llvm.expect.i1(i1 %_27, i1 true), !dbg !648
  br i1 %13, label %bb12, label %panic4, !dbg !648

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !644
  unreachable, !dbg !644

bb12:                                             ; preds = %bb11
  %14 = and i64 %range.0, 63, !dbg !648
  %_0 = lshr i64 %bits, %14, !dbg !648
  ret i64 %_0, !dbg !649

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !648
  unreachable, !dbg !648
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17ha1bbc32d3ecac5b1E"(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !650 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !657, metadata !DIExpression()), !dbg !665
  call void @llvm.dbg.declare(metadata ptr %range, metadata !658, metadata !DIExpression()), !dbg !666
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h85f94678ea43449eE(ptr align 8 %range, i64 64) #8, !dbg !667
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !667
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !667
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !667
  store i64 %range.0, ptr %2, align 8, !dbg !667
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !667
  store i64 %range.1, ptr %3, align 8, !dbg !667
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !659, metadata !DIExpression()), !dbg !668
  %_5 = icmp ult i64 %range.0, 64, !dbg !669
  br i1 %_5, label %bb2, label %bb3, !dbg !669

bb3:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !670
  unreachable, !dbg !670

bb2:                                              ; preds = %start
  %_8 = icmp ule i64 %range.1, 64, !dbg !671
  br i1 %_8, label %bb4, label %bb5, !dbg !671

bb5:                                              ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !672
  unreachable, !dbg !672

bb4:                                              ; preds = %bb2
  %_11 = icmp ult i64 %range.0, %range.1, !dbg !673
  br i1 %_11, label %bb6, label %bb7, !dbg !673

bb7:                                              ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !674
  unreachable, !dbg !674

bb6:                                              ; preds = %bb4
  %_17 = load i64, ptr %self, align 8, !dbg !675, !noundef !18
  %_20.0 = sub i64 64, %range.1, !dbg !676
  %_20.1 = icmp ult i64 64, %range.1, !dbg !676
  %4 = call i1 @llvm.expect.i1(i1 %_20.1, i1 false), !dbg !676
  br i1 %4, label %panic, label %bb8, !dbg !676

bb8:                                              ; preds = %bb6
  %_21 = icmp ult i64 %_20.0, 64, !dbg !675
  %5 = call i1 @llvm.expect.i1(i1 %_21, i1 true), !dbg !675
  br i1 %5, label %bb9, label %panic1, !dbg !675

panic:                                            ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !676
  unreachable, !dbg !676

bb9:                                              ; preds = %bb8
  %6 = and i64 %_20.0, 63, !dbg !675
  %_16 = shl i64 %_17, %6, !dbg !675
  %_24.0 = sub i64 64, %range.1, !dbg !677
  %_24.1 = icmp ult i64 64, %range.1, !dbg !677
  %7 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !677
  br i1 %7, label %panic2, label %bb10, !dbg !677

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !675
  unreachable, !dbg !675

bb10:                                             ; preds = %bb9
  %_25 = icmp ult i64 %_24.0, 64, !dbg !675
  %8 = call i1 @llvm.expect.i1(i1 %_25, i1 true), !dbg !675
  br i1 %8, label %bb11, label %panic3, !dbg !675

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !677
  unreachable, !dbg !677

bb11:                                             ; preds = %bb10
  %9 = and i64 %_24.0, 63, !dbg !675
  %bits = lshr i64 %_16, %9, !dbg !675
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !675
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !661, metadata !DIExpression()), !dbg !678
  %_27 = icmp ult i64 %range.0, 64, !dbg !679
  %10 = call i1 @llvm.expect.i1(i1 %_27, i1 true), !dbg !679
  br i1 %10, label %bb12, label %panic4, !dbg !679

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !675
  unreachable, !dbg !675

bb12:                                             ; preds = %bb11
  %11 = and i64 %range.0, 63, !dbg !679
  %_0 = lshr i64 %bits, %11, !dbg !679
  ret i64 %_0, !dbg !680

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !679
  unreachable, !dbg !679
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17haaf318cdd880d486E"(ptr align 8 %self, i64 %0, i64 %value) unnamed_addr #0 !dbg !681 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !686, metadata !DIExpression()), !dbg !693
  call void @llvm.dbg.declare(metadata ptr %range, metadata !687, metadata !DIExpression()), !dbg !694
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !688, metadata !DIExpression()), !dbg !695
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h85f94678ea43449eE(ptr align 8 %range, i64 64) #8, !dbg !696
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !696
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !696
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !696
  store i64 %range.0, ptr %2, align 8, !dbg !696
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !696
  store i64 %range.1, ptr %3, align 8, !dbg !696
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !689, metadata !DIExpression()), !dbg !697
  %_6 = icmp ult i64 %range.0, 64, !dbg !698
  br i1 %_6, label %bb2, label %bb3, !dbg !698

bb3:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !699
  unreachable, !dbg !699

bb2:                                              ; preds = %start
  %_9 = icmp ule i64 %range.1, 64, !dbg !700
  br i1 %_9, label %bb4, label %bb5, !dbg !700

bb5:                                              ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !701
  unreachable, !dbg !701

bb4:                                              ; preds = %bb2
  %_12 = icmp ult i64 %range.0, %range.1, !dbg !702
  br i1 %_12, label %bb6, label %bb7, !dbg !702

bb7:                                              ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !703
  unreachable, !dbg !703

bb6:                                              ; preds = %bb4
  %_23.0 = sub i64 %range.1, %range.0, !dbg !704
  %_23.1 = icmp ult i64 %range.1, %range.0, !dbg !704
  %4 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !704
  br i1 %4, label %panic, label %bb8, !dbg !704

bb8:                                              ; preds = %bb6
  %_24.0 = sub i64 64, %_23.0, !dbg !705
  %_24.1 = icmp ult i64 64, %_23.0, !dbg !705
  %5 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !705
  br i1 %5, label %panic1, label %bb9, !dbg !705

panic:                                            ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !704
  unreachable, !dbg !704

bb9:                                              ; preds = %bb8
  %_25 = icmp ult i64 %_24.0, 64, !dbg !706
  %6 = call i1 @llvm.expect.i1(i1 %_25, i1 true), !dbg !706
  br i1 %6, label %bb10, label %panic2, !dbg !706

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !705
  unreachable, !dbg !705

bb10:                                             ; preds = %bb9
  %7 = and i64 %_24.0, 63, !dbg !706
  %_18 = shl i64 %value, %7, !dbg !706
  %_30.0 = sub i64 %range.1, %range.0, !dbg !707
  %_30.1 = icmp ult i64 %range.1, %range.0, !dbg !707
  %8 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !707
  br i1 %8, label %panic3, label %bb11, !dbg !707

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !706
  unreachable, !dbg !706

bb11:                                             ; preds = %bb10
  %_31.0 = sub i64 64, %_30.0, !dbg !708
  %_31.1 = icmp ult i64 64, %_30.0, !dbg !708
  %9 = call i1 @llvm.expect.i1(i1 %_31.1, i1 false), !dbg !708
  br i1 %9, label %panic4, label %bb12, !dbg !708

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !707
  unreachable, !dbg !707

bb12:                                             ; preds = %bb11
  %_32 = icmp ult i64 %_31.0, 64, !dbg !706
  %10 = call i1 @llvm.expect.i1(i1 %_32, i1 true), !dbg !706
  br i1 %10, label %bb13, label %panic5, !dbg !706

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !708
  unreachable, !dbg !708

bb13:                                             ; preds = %bb12
  %11 = and i64 %_31.0, 63, !dbg !706
  %_17 = lshr i64 %_18, %11, !dbg !706
  %_16 = icmp eq i64 %_17, %value, !dbg !706
  br i1 %_16, label %bb14, label %bb15, !dbg !706

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !706
  unreachable, !dbg !706

bb15:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !709
  unreachable, !dbg !709

bb14:                                             ; preds = %bb13
  %_42.0 = sub i64 64, %range.1, !dbg !710
  %_42.1 = icmp ult i64 64, %range.1, !dbg !710
  %12 = call i1 @llvm.expect.i1(i1 %_42.1, i1 false), !dbg !710
  br i1 %12, label %panic6, label %bb16, !dbg !710

bb16:                                             ; preds = %bb14
  %_43 = icmp ult i64 %_42.0, 64, !dbg !711
  %13 = call i1 @llvm.expect.i1(i1 %_43, i1 true), !dbg !711
  br i1 %13, label %bb17, label %panic7, !dbg !711

panic6:                                           ; preds = %bb14
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !710
  unreachable, !dbg !710

bb17:                                             ; preds = %bb16
  %14 = and i64 %_42.0, 63, !dbg !711
  %_38 = shl i64 -1, %14, !dbg !711
  %_46.0 = sub i64 64, %range.1, !dbg !712
  %_46.1 = icmp ult i64 64, %range.1, !dbg !712
  %15 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !712
  br i1 %15, label %panic8, label %bb18, !dbg !712

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !711
  unreachable, !dbg !711

bb18:                                             ; preds = %bb17
  %_47 = icmp ult i64 %_46.0, 64, !dbg !711
  %16 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !711
  br i1 %16, label %bb19, label %panic9, !dbg !711

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !712
  unreachable, !dbg !712

bb19:                                             ; preds = %bb18
  %17 = and i64 %_46.0, 63, !dbg !711
  %_37 = lshr i64 %_38, %17, !dbg !711
  %_49 = icmp ult i64 %range.0, 64, !dbg !711
  %18 = call i1 @llvm.expect.i1(i1 %_49, i1 true), !dbg !711
  br i1 %18, label %bb20, label %panic10, !dbg !711

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !711
  unreachable, !dbg !711

bb20:                                             ; preds = %bb19
  %19 = and i64 %range.0, 63, !dbg !711
  %_36 = lshr i64 %_37, %19, !dbg !711
  %_51 = icmp ult i64 %range.0, 64, !dbg !713
  %20 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !713
  br i1 %20, label %bb21, label %panic11, !dbg !713

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !711
  unreachable, !dbg !711

bb21:                                             ; preds = %bb20
  %21 = and i64 %range.0, 63, !dbg !713
  %_35 = shl i64 %_36, %21, !dbg !713
  %bitmask = xor i64 %_35, -1, !dbg !714
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !714
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !691, metadata !DIExpression()), !dbg !715
  %_53 = load i64, ptr %self, align 8, !dbg !716, !noundef !18
  %_52 = and i64 %_53, %bitmask, !dbg !717
  %_56 = icmp ult i64 %range.0, 64, !dbg !718
  %22 = call i1 @llvm.expect.i1(i1 %_56, i1 true), !dbg !718
  br i1 %22, label %bb22, label %panic12, !dbg !718

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !713
  unreachable, !dbg !713

bb22:                                             ; preds = %bb21
  %23 = and i64 %range.0, 63, !dbg !718
  %_54 = shl i64 %value, %23, !dbg !718
  %24 = or i64 %_52, %_54, !dbg !719
  store i64 %24, ptr %self, align 8, !dbg !719
  ret ptr %self, !dbg !720

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !718
  unreachable, !dbg !718
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value) unnamed_addr #0 !dbg !721 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !725, metadata !DIExpression()), !dbg !732
  call void @llvm.dbg.declare(metadata ptr %range, metadata !726, metadata !DIExpression()), !dbg !733
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !727, metadata !DIExpression()), !dbg !734
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h9e05adda646e2a98E(ptr align 8 %range, i64 64) #8, !dbg !735
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !735
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !735
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !735
  store i64 %range.0, ptr %5, align 8, !dbg !735
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !735
  store i64 %range.1, ptr %6, align 8, !dbg !735
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !728, metadata !DIExpression()), !dbg !736
  %_6 = icmp ult i64 %range.0, 64, !dbg !737
  br i1 %_6, label %bb2, label %bb3, !dbg !737

bb3:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !738
  unreachable, !dbg !738

bb2:                                              ; preds = %start
  %_9 = icmp ule i64 %range.1, 64, !dbg !739
  br i1 %_9, label %bb4, label %bb5, !dbg !739

bb5:                                              ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !740
  unreachable, !dbg !740

bb4:                                              ; preds = %bb2
  %_12 = icmp ult i64 %range.0, %range.1, !dbg !741
  br i1 %_12, label %bb6, label %bb7, !dbg !741

bb7:                                              ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !742
  unreachable, !dbg !742

bb6:                                              ; preds = %bb4
  %_23.0 = sub i64 %range.1, %range.0, !dbg !743
  %_23.1 = icmp ult i64 %range.1, %range.0, !dbg !743
  %7 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !743
  br i1 %7, label %panic, label %bb8, !dbg !743

bb8:                                              ; preds = %bb6
  %_24.0 = sub i64 64, %_23.0, !dbg !744
  %_24.1 = icmp ult i64 64, %_23.0, !dbg !744
  %8 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !744
  br i1 %8, label %panic1, label %bb9, !dbg !744

panic:                                            ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !743
  unreachable, !dbg !743

bb9:                                              ; preds = %bb8
  %_25 = icmp ult i64 %_24.0, 64, !dbg !745
  %9 = call i1 @llvm.expect.i1(i1 %_25, i1 true), !dbg !745
  br i1 %9, label %bb10, label %panic2, !dbg !745

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !744
  unreachable, !dbg !744

bb10:                                             ; preds = %bb9
  %10 = and i64 %_24.0, 63, !dbg !745
  %_18 = shl i64 %value, %10, !dbg !745
  %_30.0 = sub i64 %range.1, %range.0, !dbg !746
  %_30.1 = icmp ult i64 %range.1, %range.0, !dbg !746
  %11 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !746
  br i1 %11, label %panic3, label %bb11, !dbg !746

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !745
  unreachable, !dbg !745

bb11:                                             ; preds = %bb10
  %_31.0 = sub i64 64, %_30.0, !dbg !747
  %_31.1 = icmp ult i64 64, %_30.0, !dbg !747
  %12 = call i1 @llvm.expect.i1(i1 %_31.1, i1 false), !dbg !747
  br i1 %12, label %panic4, label %bb12, !dbg !747

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !746
  unreachable, !dbg !746

bb12:                                             ; preds = %bb11
  %_32 = icmp ult i64 %_31.0, 64, !dbg !745
  %13 = call i1 @llvm.expect.i1(i1 %_32, i1 true), !dbg !745
  br i1 %13, label %bb13, label %panic5, !dbg !745

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !747
  unreachable, !dbg !747

bb13:                                             ; preds = %bb12
  %14 = and i64 %_31.0, 63, !dbg !745
  %_17 = lshr i64 %_18, %14, !dbg !745
  %_16 = icmp eq i64 %_17, %value, !dbg !745
  br i1 %_16, label %bb14, label %bb15, !dbg !745

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !745
  unreachable, !dbg !745

bb15:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !748
  unreachable, !dbg !748

bb14:                                             ; preds = %bb13
  %_42.0 = sub i64 64, %range.1, !dbg !749
  %_42.1 = icmp ult i64 64, %range.1, !dbg !749
  %15 = call i1 @llvm.expect.i1(i1 %_42.1, i1 false), !dbg !749
  br i1 %15, label %panic6, label %bb16, !dbg !749

bb16:                                             ; preds = %bb14
  %_43 = icmp ult i64 %_42.0, 64, !dbg !750
  %16 = call i1 @llvm.expect.i1(i1 %_43, i1 true), !dbg !750
  br i1 %16, label %bb17, label %panic7, !dbg !750

panic6:                                           ; preds = %bb14
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !749
  unreachable, !dbg !749

bb17:                                             ; preds = %bb16
  %17 = and i64 %_42.0, 63, !dbg !750
  %_38 = shl i64 -1, %17, !dbg !750
  %_46.0 = sub i64 64, %range.1, !dbg !751
  %_46.1 = icmp ult i64 64, %range.1, !dbg !751
  %18 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !751
  br i1 %18, label %panic8, label %bb18, !dbg !751

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !750
  unreachable, !dbg !750

bb18:                                             ; preds = %bb17
  %_47 = icmp ult i64 %_46.0, 64, !dbg !750
  %19 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !750
  br i1 %19, label %bb19, label %panic9, !dbg !750

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !751
  unreachable, !dbg !751

bb19:                                             ; preds = %bb18
  %20 = and i64 %_46.0, 63, !dbg !750
  %_37 = lshr i64 %_38, %20, !dbg !750
  %_49 = icmp ult i64 %range.0, 64, !dbg !750
  %21 = call i1 @llvm.expect.i1(i1 %_49, i1 true), !dbg !750
  br i1 %21, label %bb20, label %panic10, !dbg !750

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !750
  unreachable, !dbg !750

bb20:                                             ; preds = %bb19
  %22 = and i64 %range.0, 63, !dbg !750
  %_36 = lshr i64 %_37, %22, !dbg !750
  %_51 = icmp ult i64 %range.0, 64, !dbg !752
  %23 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !752
  br i1 %23, label %bb21, label %panic11, !dbg !752

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !750
  unreachable, !dbg !750

bb21:                                             ; preds = %bb20
  %24 = and i64 %range.0, 63, !dbg !752
  %_35 = shl i64 %_36, %24, !dbg !752
  %bitmask = xor i64 %_35, -1, !dbg !753
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !753
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !730, metadata !DIExpression()), !dbg !754
  %_53 = load i64, ptr %self, align 8, !dbg !755, !noundef !18
  %_52 = and i64 %_53, %bitmask, !dbg !756
  %_56 = icmp ult i64 %range.0, 64, !dbg !757
  %25 = call i1 @llvm.expect.i1(i1 %_56, i1 true), !dbg !757
  br i1 %25, label %bb22, label %panic12, !dbg !757

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !752
  unreachable, !dbg !752

bb22:                                             ; preds = %bb21
  %26 = and i64 %range.0, 63, !dbg !757
  %_54 = shl i64 %value, %26, !dbg !757
  %27 = or i64 %_52, %_54, !dbg !758
  store i64 %27, ptr %self, align 8, !dbg !758
  ret ptr %self, !dbg !759

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f4d2308b1a4d364a80c06ffe6643cbed) #9, !dbg !757
  unreachable, !dbg !757
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h63eb0c0692067a7bE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !760 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !767, metadata !DIExpression()), !dbg !769
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !768, metadata !DIExpression()), !dbg !770
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h55e41ffa0a34162dE(ptr align 8 %f) #8, !dbg !771
  br i1 %_3, label %bb2, label %bb3, !dbg !771

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17heb52bce54d8bca08E(ptr align 8 %f) #8, !dbg !772
  br i1 %_5, label %bb5, label %bb6, !dbg !772

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h8f68270a7a8e5139E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !773
  %1 = zext i1 %0 to i8, !dbg !773
  store i8 %1, ptr %_0, align 1, !dbg !773
  br label %bb7, !dbg !773

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %2 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17hbc603be54a0b25f9E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !774
  %3 = zext i1 %2 to i8, !dbg !774
  store i8 %3, ptr %_0, align 1, !dbg !774
  br label %bb7, !dbg !774

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %4 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h4d371bb507c9038cE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !775
  %5 = zext i1 %4 to i8, !dbg !775
  store i8 %5, ptr %_0, align 1, !dbg !775
  br label %bb7, !dbg !775

bb7:                                              ; preds = %bb2, %bb5, %bb6
  %6 = load i8, ptr %_0, align 1, !dbg !776, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !776
  ret i1 %7, !dbg !776
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h5475832f1374dde5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !778 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !783, metadata !DIExpression()), !dbg !785
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !784, metadata !DIExpression()), !dbg !786
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h55e41ffa0a34162dE(ptr align 8 %f) #8, !dbg !787
  br i1 %_3, label %bb2, label %bb3, !dbg !787

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17heb52bce54d8bca08E(ptr align 8 %f) #8, !dbg !788
  br i1 %_5, label %bb5, label %bb6, !dbg !788

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !789
  %1 = zext i1 %0 to i8, !dbg !789
  store i8 %1, ptr %_0, align 1, !dbg !789
  br label %bb7, !dbg !789

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %2 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h993b31f9a203eab9E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !790
  %3 = zext i1 %2 to i8, !dbg !790
  store i8 %3, ptr %_0, align 1, !dbg !790
  br label %bb7, !dbg !790

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %4 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !791
  %5 = zext i1 %4 to i8, !dbg !791
  store i8 %5, ptr %_0, align 1, !dbg !791
  br label %bb7, !dbg !791

bb7:                                              ; preds = %bb2, %bb5, %bb6
  %6 = load i8, ptr %_0, align 1, !dbg !792, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !792
  ret i1 %7, !dbg !792
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !793 {
start:
  %_4.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !804, metadata !DIExpression()), !dbg !806
  %0 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0, !dbg !806
  store ptr %pieces.0, ptr %0, align 8, !dbg !806
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1, !dbg !806
  store i64 %pieces.1, ptr %1, align 8, !dbg !806
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !801, metadata !DIExpression()), !dbg !807
  %2 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0, !dbg !806
  store ptr %args.0, ptr %2, align 8, !dbg !806
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1, !dbg !806
  store i64 %args.1, ptr %3, align 8, !dbg !806
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !802, metadata !DIExpression()), !dbg !808
  %4 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0, !dbg !806
  store ptr %fmt.0, ptr %4, align 8, !dbg !806
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1, !dbg !806
  store i64 %fmt.1, ptr %5, align 8, !dbg !806
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !803, metadata !DIExpression()), !dbg !809
  call void @llvm.dbg.declare(metadata ptr %_4.dbg.spill, metadata !805, metadata !DIExpression()), !dbg !806
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !810
  store ptr %fmt.0, ptr %6, align 8, !dbg !810
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !810
  store i64 %fmt.1, ptr %7, align 8, !dbg !810
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 0, !dbg !811
  store ptr %pieces.0, ptr %8, align 8, !dbg !811
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 1, !dbg !811
  store i64 %pieces.1, ptr %9, align 8, !dbg !811
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !811
  %11 = load ptr, ptr %10, align 8, !dbg !811, !align !812, !noundef !18
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !811
  %13 = load i64, ptr %12, align 8, !dbg !811
  %14 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %_0, i32 0, i32 2, !dbg !811
  %15 = getelementptr inbounds { ptr, i64 }, ptr %14, i32 0, i32 0, !dbg !811
  store ptr %11, ptr %15, align 8, !dbg !811
  %16 = getelementptr inbounds { ptr, i64 }, ptr %14, i32 0, i32 1, !dbg !811
  store i64 %13, ptr %16, align 8, !dbg !811
  %17 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %_0, i32 0, i32 1, !dbg !811
  %18 = getelementptr inbounds { ptr, i64 }, ptr %17, i32 0, i32 0, !dbg !811
  store ptr %args.0, ptr %18, align 8, !dbg !811
  %19 = getelementptr inbounds { ptr, i64 }, ptr %17, i32 0, i32 1, !dbg !811
  store i64 %args.1, ptr %19, align 8, !dbg !811
  ret void, !dbg !813
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117hbb9994ecce7fe67eE(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !814 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_14 = alloca { ptr, i64 }, align 8
  %_12 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !819, metadata !DIExpression()), !dbg !821
  %2 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !820, metadata !DIExpression()), !dbg !822
  %_3 = icmp ult i64 %pieces.1, %args.1, !dbg !823
  br i1 %_3, label %bb3, label %bb1, !dbg !823

bb1:                                              ; preds = %start
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !824
  %_10.0 = extractvalue { i64, i1 } %4, 0, !dbg !824
  %_10.1 = extractvalue { i64, i1 } %4, 1, !dbg !824
  %5 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !824
  br i1 %5, label %panic, label %bb2, !dbg !824

bb3:                                              ; preds = %bb2, %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h83886342be577089E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_12, ptr align 8 @alloc_af99043bc04c419363a7f04d23183506, i64 1) #8, !dbg !825
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h7c3b1a7d9368f16cE(ptr align 8 %_12, ptr align 8 @alloc_a128bb0331e9cbfe13a5df140fd20243) #9, !dbg !825
  unreachable, !dbg !825

bb2:                                              ; preds = %bb1
  %_6 = icmp ugt i64 %pieces.1, %_10.0, !dbg !826
  br i1 %_6, label %bb3, label %bb5, !dbg !826

panic:                                            ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_1d488b18c5f7c1d3858ca9f0071c91c8) #9, !dbg !824
  unreachable, !dbg !824

bb5:                                              ; preds = %bb2
  store ptr null, ptr %_14, align 8, !dbg !827
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 0, !dbg !828
  store ptr %pieces.0, ptr %6, align 8, !dbg !828
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 1, !dbg !828
  store i64 %pieces.1, ptr %7, align 8, !dbg !828
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_14, i32 0, i32 0, !dbg !828
  %9 = load ptr, ptr %8, align 8, !dbg !828, !align !812, !noundef !18
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_14, i32 0, i32 1, !dbg !828
  %11 = load i64, ptr %10, align 8, !dbg !828
  %12 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %_0, i32 0, i32 2, !dbg !828
  %13 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 0, !dbg !828
  store ptr %9, ptr %13, align 8, !dbg !828
  %14 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 1, !dbg !828
  store i64 %11, ptr %14, align 8, !dbg !828
  %15 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %_0, i32 0, i32 1, !dbg !828
  %16 = getelementptr inbounds { ptr, i64 }, ptr %15, i32 0, i32 0, !dbg !828
  store ptr %args.0, ptr %16, align 8, !dbg !828
  %17 = getelementptr inbounds { ptr, i64 }, ptr %15, i32 0, i32 1, !dbg !828
  store i64 %args.1, ptr %17, align 8, !dbg !828
  ret void, !dbg !829
}

; core::fmt::Arguments::new_const
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments9new_const17h83886342be577089E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_0, ptr align 8 %pieces.0, i64 %pieces.1) unnamed_addr #0 !dbg !830 {
start:
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_7 = alloca { ptr, i64 }, align 8
  %_5 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !835, metadata !DIExpression()), !dbg !836
  %_2 = icmp ugt i64 %pieces.1, 1, !dbg !837
  br i1 %_2, label %bb1, label %bb3, !dbg !837

bb3:                                              ; preds = %start
  store ptr null, ptr %_7, align 8, !dbg !838
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 0, !dbg !839
  store ptr %pieces.0, ptr %2, align 8, !dbg !839
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 1, !dbg !839
  store i64 %pieces.1, ptr %3, align 8, !dbg !839
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 0, !dbg !839
  %5 = load ptr, ptr %4, align 8, !dbg !839, !align !812, !noundef !18
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 1, !dbg !839
  %7 = load i64, ptr %6, align 8, !dbg !839
  %8 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %_0, i32 0, i32 2, !dbg !839
  %9 = getelementptr inbounds { ptr, i64 }, ptr %8, i32 0, i32 0, !dbg !839
  store ptr %5, ptr %9, align 8, !dbg !839
  %10 = getelementptr inbounds { ptr, i64 }, ptr %8, i32 0, i32 1, !dbg !839
  store i64 %7, ptr %10, align 8, !dbg !839
  %11 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %_0, i32 0, i32 1, !dbg !839
  %12 = getelementptr inbounds { ptr, i64 }, ptr %11, i32 0, i32 0, !dbg !839
  store ptr @alloc_513570631223a12912d85da2bec3b15a, ptr %12, align 8, !dbg !839
  %13 = getelementptr inbounds { ptr, i64 }, ptr %11, i32 0, i32 1, !dbg !839
  store i64 0, ptr %13, align 8, !dbg !839
  ret void, !dbg !840

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h83886342be577089E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_5, ptr align 8 @alloc_af99043bc04c419363a7f04d23183506, i64 1) #8, !dbg !841
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h7c3b1a7d9368f16cE(ptr align 8 %_5, ptr align 8 @alloc_40dc4a2e4fa36320ad05a7f7aeedf921) #9, !dbg !841
  unreachable, !dbg !841
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hf75fef985298072bE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !842 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %_0.i = alloca { i64, i8 }, align 8
  %0 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !862, metadata !DIExpression()), !dbg !867
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !863, metadata !DIExpression()), !dbg !868
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !869, metadata !DIExpression()), !dbg !882
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !878, metadata !DIExpression()), !dbg !884
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !885
  %_5.0.i = extractvalue { i64, i1 } %1, 0, !dbg !885
  %_5.1.i = extractvalue { i64, i1 } %1, 1, !dbg !885
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !886
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !879, metadata !DIExpression()), !dbg !887
  %2 = zext i1 %_5.1.i to i8, !dbg !888
  store i8 %2, ptr %b.dbg.spill.i, align 1, !dbg !888
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !881, metadata !DIExpression()), !dbg !889
  store i64 %_5.0.i, ptr %_0.i, align 8, !dbg !890
  %3 = getelementptr inbounds { i64, i8 }, ptr %_0.i, i32 0, i32 1, !dbg !890
  %4 = zext i1 %_5.1.i to i8, !dbg !890
  store i8 %4, ptr %3, align 8, !dbg !890
  %5 = load i64, ptr %_0.i, align 8, !dbg !891, !noundef !18
  %6 = getelementptr inbounds { i64, i8 }, ptr %_0.i, i32 0, i32 1, !dbg !891
  %7 = load i8, ptr %6, align 8, !dbg !891, !range !777, !noundef !18
  %8 = trunc i8 %7 to i1, !dbg !891
  %9 = zext i1 %8 to i8, !dbg !891
  %10 = insertvalue { i64, i8 } poison, i64 %5, 0, !dbg !891
  %11 = insertvalue { i64, i8 } %10, i8 %9, 1, !dbg !891
  %_5.0 = extractvalue { i64, i8 } %11, 0, !dbg !892
  %12 = extractvalue { i64, i8 } %11, 1, !dbg !892
  %_5.1 = trunc i8 %12 to i1, !dbg !892
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !893
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !864, metadata !DIExpression()), !dbg !894
  %13 = zext i1 %_5.1 to i8, !dbg !895
  store i8 %13, ptr %b.dbg.spill, align 1, !dbg !895
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !866, metadata !DIExpression()), !dbg !896
  %14 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !897
  %15 = zext i1 %14 to i8, !dbg !897
  store i8 %15, ptr %0, align 1, !dbg !897
  %16 = load i8, ptr %0, align 1, !dbg !897, !range !777, !noundef !18
  %_6 = trunc i8 %16 to i1, !dbg !897
  br i1 %_6, label %bb3, label %bb4, !dbg !897

bb4:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !898
  store i64 %_5.0, ptr %17, align 8, !dbg !898
  store i64 1, ptr %_0, align 8, !dbg !898
  br label %bb5, !dbg !899

bb3:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !900
  br label %bb5, !dbg !899

bb5:                                              ; preds = %bb3, %bb4
  %18 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !901
  %19 = load i64, ptr %18, align 8, !dbg !901, !range !902, !noundef !18
  %20 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !901
  %21 = load i64, ptr %20, align 8, !dbg !901
  %22 = insertvalue { i64, i64 } poison, i64 %19, 0, !dbg !901
  %23 = insertvalue { i64, i64 } %22, i64 %21, 1, !dbg !901
  ret { i64, i64 } %23, !dbg !901
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17hb80c8f76826bf7afE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !903 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %_0.i = alloca { i64, i8 }, align 8
  %0 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !905, metadata !DIExpression()), !dbg !910
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !906, metadata !DIExpression()), !dbg !911
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !912, metadata !DIExpression()), !dbg !919
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !915, metadata !DIExpression()), !dbg !921
  %_5.0.i = sub i64 %self, %rhs, !dbg !922
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !922
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !923
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !916, metadata !DIExpression()), !dbg !924
  %1 = zext i1 %_5.1.i to i8, !dbg !925
  store i8 %1, ptr %b.dbg.spill.i, align 1, !dbg !925
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !918, metadata !DIExpression()), !dbg !926
  store i64 %_5.0.i, ptr %_0.i, align 8, !dbg !927
  %2 = getelementptr inbounds { i64, i8 }, ptr %_0.i, i32 0, i32 1, !dbg !927
  %3 = zext i1 %_5.1.i to i8, !dbg !927
  store i8 %3, ptr %2, align 8, !dbg !927
  %4 = load i64, ptr %_0.i, align 8, !dbg !928, !noundef !18
  %5 = getelementptr inbounds { i64, i8 }, ptr %_0.i, i32 0, i32 1, !dbg !928
  %6 = load i8, ptr %5, align 8, !dbg !928, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !928
  %8 = zext i1 %7 to i8, !dbg !928
  %9 = insertvalue { i64, i8 } poison, i64 %4, 0, !dbg !928
  %10 = insertvalue { i64, i8 } %9, i8 %8, 1, !dbg !928
  %_5.0 = extractvalue { i64, i8 } %10, 0, !dbg !929
  %11 = extractvalue { i64, i8 } %10, 1, !dbg !929
  %_5.1 = trunc i8 %11 to i1, !dbg !929
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !930
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !907, metadata !DIExpression()), !dbg !931
  %12 = zext i1 %_5.1 to i8, !dbg !932
  store i8 %12, ptr %b.dbg.spill, align 1, !dbg !932
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !909, metadata !DIExpression()), !dbg !933
  %13 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !934
  %14 = zext i1 %13 to i8, !dbg !934
  store i8 %14, ptr %0, align 1, !dbg !934
  %15 = load i8, ptr %0, align 1, !dbg !934, !range !777, !noundef !18
  %_6 = trunc i8 %15 to i1, !dbg !934
  br i1 %_6, label %bb3, label %bb4, !dbg !934

bb4:                                              ; preds = %start
  %16 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !935
  store i64 %_5.0, ptr %16, align 8, !dbg !935
  store i64 1, ptr %_0, align 8, !dbg !935
  br label %bb5, !dbg !936

bb3:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !937
  br label %bb5, !dbg !936

bb5:                                              ; preds = %bb3, %bb4
  %17 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !938
  %18 = load i64, ptr %17, align 8, !dbg !938, !range !902, !noundef !18
  %19 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !938
  %20 = load i64, ptr %19, align 8, !dbg !938
  %21 = insertvalue { i64, i64 } poison, i64 %18, 0, !dbg !938
  %22 = insertvalue { i64, i64 } %21, i64 %20, 1, !dbg !938
  ret { i64, i64 } %22, !dbg !938
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h6391e29fd82d5b32E"(ptr align 8 %_1) unnamed_addr #0 !dbg !939 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !946, metadata !DIExpression()), !dbg !949
  ret void, !dbg !949
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h1bb4bcff8d7ad1c2E"(ptr align 2 %_1) unnamed_addr #0 !dbg !950 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !955, metadata !DIExpression()), !dbg !958
  ret void, !dbg !958
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17hc3b48bf1e434f2e0E"(ptr align 8 %_1) unnamed_addr #0 !dbg !959 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !964, metadata !DIExpression()), !dbg !965
  ret void, !dbg !965
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h61c224afb6dd3295E"(ptr align 1 %_1) unnamed_addr #0 !dbg !966 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !971, metadata !DIExpression()), !dbg !974
  ret void, !dbg !974
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h6b3dc4f1cbe0895eE"(ptr align 8 %_1) unnamed_addr #0 !dbg !975 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !980, metadata !DIExpression()), !dbg !983
  ret void, !dbg !983
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hc2f1e637251fbd96E"(ptr align 1 %_1) unnamed_addr #0 !dbg !984 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !989, metadata !DIExpression()), !dbg !992
  ret void, !dbg !992
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h1df360fb3f3f51b1E"(ptr align 8 %_1) unnamed_addr #0 !dbg !993 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !998, metadata !DIExpression()), !dbg !1001
  ret void, !dbg !1001
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h0f6f5b9121271eacE"(ptr align 8 %_1) unnamed_addr #0 !dbg !1002 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1007, metadata !DIExpression()), !dbg !1010
  ret void, !dbg !1010
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h45a1e5a1d4ce5acaE"(ptr align 8 %_1) unnamed_addr #0 !dbg !1011 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1016, metadata !DIExpression()), !dbg !1019
  ret void, !dbg !1019
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h553bd50b32ab73edE"(ptr align 1 %_1) unnamed_addr #0 !dbg !1020 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1025, metadata !DIExpression()), !dbg !1028
  ret void, !dbg !1028
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hdbd7e68fb1740928E"(ptr align 8 %_1) unnamed_addr #0 !dbg !1029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1034, metadata !DIExpression()), !dbg !1037
  ret void, !dbg !1037
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17he8d275685f9eec77E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !1038 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1057, metadata !DIExpression()), !dbg !1061
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !1058, metadata !DIExpression()), !dbg !1062
  %4 = load i8, ptr %self, align 1, !dbg !1063, !range !1064, !noundef !18
  %5 = icmp eq i8 %4, 4, !dbg !1063
  %_3 = select i1 %5, i64 0, i64 1, !dbg !1063
  %6 = icmp eq i64 %_3, 0, !dbg !1065
  br i1 %6, label %bb1, label %bb3, !dbg !1065

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h696725fc4a4d0c2eE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !1066
  unreachable, !dbg !1066

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !1067, !range !1068, !noundef !18
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !1067
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !1059, metadata !DIExpression()), !dbg !1069
  ret i8 %val, !dbg !1070

bb2:                                              ; No predecessors!
  unreachable, !dbg !1063
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hfd65b8b847252be1E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !1071 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1089, metadata !DIExpression()), !dbg !1093
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !1090, metadata !DIExpression()), !dbg !1094
  %4 = load i8, ptr %self, align 1, !dbg !1095, !range !1064, !noundef !18
  %5 = icmp eq i8 %4, 4, !dbg !1095
  %_3 = select i1 %5, i64 0, i64 1, !dbg !1095
  %6 = icmp eq i64 %_3, 0, !dbg !1096
  br i1 %6, label %bb1, label %bb3, !dbg !1096

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h696725fc4a4d0c2eE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !1097
  unreachable, !dbg !1097

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !1098, !range !1068, !noundef !18
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !1098
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !1091, metadata !DIExpression()), !dbg !1099
  ret i8 %val, !dbg !1100

bb2:                                              ; No predecessors!
  unreachable, !dbg !1095
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h39d03fcc7a529787E"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1101 {
start:
  %val.dbg.spill = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1106, metadata !DIExpression()), !dbg !1109
  %_2 = load i64, ptr %self, align 8, !dbg !1110, !range !902, !noundef !18
  %5 = icmp eq i64 %_2, 0, !dbg !1111
  br i1 %5, label %bb1, label %bb3, !dbg !1111

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_5f55955de67e57c79064b537689facea, i64 43, ptr align 8 %2) #9, !dbg !1112
  unreachable, !dbg !1112

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1113
  %val = load i64, ptr %6, align 8, !dbg !1113, !noundef !18
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !1113
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !1107, metadata !DIExpression()), !dbg !1114
  ret i64 %val, !dbg !1115

bb2:                                              ; No predecessors!
  unreachable, !dbg !1110
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17he9a2d4412a2a6959E"(i64 %0, i64 %1) unnamed_addr #0 !dbg !1116 {
start:
  %x.dbg.spill = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1140, metadata !DIExpression()), !dbg !1143
  %_2 = load i64, ptr %self, align 8, !dbg !1144, !range !902, !noundef !18
  %4 = icmp eq i64 %_2, 0, !dbg !1145
  br i1 %4, label %bb3, label %bb1, !dbg !1145

bb3:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1146
  %x = load i64, ptr %5, align 8, !dbg !1146, !noundef !18
  store i64 %x, ptr %x.dbg.spill, align 8, !dbg !1146
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1141, metadata !DIExpression()), !dbg !1147
  %6 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1148
  store i64 %x, ptr %6, align 8, !dbg !1148
  store i64 1, ptr %_0, align 8, !dbg !1148
  br label %bb6, !dbg !1149

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !1150
  br label %bb6, !dbg !1150

bb6:                                              ; preds = %bb1, %bb3
  %_4 = load i64, ptr %self, align 8, !dbg !1151, !range !902, !noundef !18
  %7 = icmp eq i64 %_4, 0, !dbg !1151
  br i1 %7, label %bb4, label %bb5, !dbg !1151

bb4:                                              ; preds = %bb5, %bb6
  %8 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1152
  %9 = load i64, ptr %8, align 8, !dbg !1152, !range !902, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1152
  %11 = load i64, ptr %10, align 8, !dbg !1152
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !1152
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !1152
  ret { i64, i64 } %13, !dbg !1152

bb5:                                              ; preds = %bb6
  br label %bb4, !dbg !1151

bb2:                                              ; No predecessors!
  unreachable, !dbg !1144
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17heeea2f3070ffd353E"(i64 %0, i64 %1) unnamed_addr #0 !dbg !1153 {
start:
  %x.dbg.spill = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1172, metadata !DIExpression()), !dbg !1175
  %_2 = load i64, ptr %self, align 8, !dbg !1176, !range !902, !noundef !18
  %4 = icmp eq i64 %_2, 0, !dbg !1177
  br i1 %4, label %bb3, label %bb1, !dbg !1177

bb3:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1178
  %x = load i64, ptr %5, align 8, !dbg !1178, !noundef !18
  store i64 %x, ptr %x.dbg.spill, align 8, !dbg !1178
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1173, metadata !DIExpression()), !dbg !1179
  %6 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1180
  store i64 %x, ptr %6, align 8, !dbg !1180
  store i64 1, ptr %_0, align 8, !dbg !1180
  br label %bb6, !dbg !1181

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !1182
  br label %bb6, !dbg !1182

bb6:                                              ; preds = %bb1, %bb3
  %_4 = load i64, ptr %self, align 8, !dbg !1183, !range !902, !noundef !18
  %7 = icmp eq i64 %_4, 0, !dbg !1183
  br i1 %7, label %bb4, label %bb5, !dbg !1183

bb4:                                              ; preds = %bb5, %bb6
  %8 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1184
  %9 = load i64, ptr %8, align 8, !dbg !1184, !range !902, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1184
  %11 = load i64, ptr %10, align 8, !dbg !1184
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !1184
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !1184
  ret { i64, i64 } %13, !dbg !1184

bb5:                                              ; preds = %bb6
  br label %bb4, !dbg !1183

bb2:                                              ; No predecessors!
  unreachable, !dbg !1176
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h38ac5621529231b1E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !1185 {
start:
  %t.dbg.spill = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1205, metadata !DIExpression()), !dbg !1211
  %5 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !1206, metadata !DIExpression()), !dbg !1212
  call void @llvm.dbg.declare(metadata ptr %e, metadata !1209, metadata !DIExpression()), !dbg !1213
  %_3 = load i64, ptr %self, align 8, !dbg !1214, !range !902, !noundef !18
  %7 = icmp eq i64 %_3, 0, !dbg !1215
  br i1 %7, label %bb3, label %bb1, !dbg !1215

bb3:                                              ; preds = %start
  %8 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1216
  %t = load i64, ptr %8, align 8, !dbg !1216, !noundef !18
  store i64 %t, ptr %t.dbg.spill, align 8, !dbg !1216
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill, metadata !1207, metadata !DIExpression()), !dbg !1217
  ret i64 %t, !dbg !1218

bb1:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1219
  %10 = load i64, ptr %9, align 8, !dbg !1219, !noundef !18
  store i64 %10, ptr %e, align 8, !dbg !1219
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17h729033aa2c51695aE(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.4, ptr align 8 %2) #9, !dbg !1220
  unreachable, !dbg !1220

bb2:                                              ; No predecessors!
  unreachable, !dbg !1214
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h0542e180f7b2a369E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self, ptr align 8 %op) unnamed_addr #0 !dbg !1221 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1269, metadata !DIExpression()), !dbg !1275
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1270, metadata !DIExpression()), !dbg !1276
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1271, metadata !DIExpression()), !dbg !1277
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1273, metadata !DIExpression()), !dbg !1278
  store i8 0, ptr %_9, align 1, !dbg !1279
  store i8 1, ptr %_9, align 1, !dbg !1279
  %_3 = load i64, ptr %self, align 8, !dbg !1279, !range !902, !noundef !18
  %0 = icmp eq i64 %_3, 0, !dbg !1280
  br i1 %0, label %bb3, label %bb1, !dbg !1280

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !1281
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %1, i64 8, i1 false), !dbg !1281
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1282
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %t, i64 8, i1 false), !dbg !1282
  store i64 3, ptr %_0, align 8, !dbg !1282
  br label %bb7, !dbg !1283

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !1284
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %3 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h51ee3e1aac7a370aE"(ptr align 8 %op) #8, !dbg !1284
  %_6.0 = extractvalue { i64, i64 } %3, 0, !dbg !1284
  %_6.1 = extractvalue { i64, i64 } %3, 1, !dbg !1284
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1285
  store i64 %_6.0, ptr %4, align 8, !dbg !1285
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1285
  store i64 %_6.1, ptr %5, align 8, !dbg !1285
  br label %bb7, !dbg !1286

bb7:                                              ; preds = %bb1, %bb3
  %6 = load i8, ptr %_9, align 1, !dbg !1287, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !1287
  br i1 %7, label %bb6, label %bb5, !dbg !1287

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1288

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1287

bb2:                                              ; No predecessors!
  unreachable, !dbg !1279
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h189854f20b4334b7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %self, ptr align 8 %op) unnamed_addr #0 !dbg !1289 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1347, metadata !DIExpression()), !dbg !1353
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1348, metadata !DIExpression()), !dbg !1354
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1349, metadata !DIExpression()), !dbg !1355
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1351, metadata !DIExpression()), !dbg !1356
  store i8 0, ptr %_9, align 1, !dbg !1357
  store i8 1, ptr %_9, align 1, !dbg !1357
  %_3 = load i64, ptr %self, align 8, !dbg !1357, !range !902, !noundef !18
  %0 = icmp eq i64 %_3, 0, !dbg !1358
  br i1 %0, label %bb3, label %bb1, !dbg !1358

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !1359
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %1, i64 8, i1 false), !dbg !1359
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1360
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %t, i64 8, i1 false), !dbg !1360
  store i64 3, ptr %_0, align 8, !dbg !1360
  br label %bb7, !dbg !1361

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !1362
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %3 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h092bd8b67d49f14aE"(ptr align 8 %op) #8, !dbg !1362
  %_6.0 = extractvalue { i64, i64 } %3, 0, !dbg !1362
  %_6.1 = extractvalue { i64, i64 } %3, 1, !dbg !1362
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1363
  store i64 %_6.0, ptr %4, align 8, !dbg !1363
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1363
  store i64 %_6.1, ptr %5, align 8, !dbg !1363
  br label %bb7, !dbg !1364

bb7:                                              ; preds = %bb1, %bb3
  %6 = load i8, ptr %_9, align 1, !dbg !1365, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !1365
  br i1 %7, label %bb6, label %bb5, !dbg !1365

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1366

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1365

bb2:                                              ; No predecessors!
  unreachable, !dbg !1357
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h19a589ea35b6d895E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1367 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39}", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1405, metadata !DIExpression()), !dbg !1411
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1406, metadata !DIExpression()), !dbg !1412
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1407, metadata !DIExpression()), !dbg !1413
  store i8 0, ptr %_9, align 1, !dbg !1414
  store i8 1, ptr %_9, align 1, !dbg !1414
  %0 = load i8, ptr %self, align 8, !dbg !1414, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !1414
  %_3 = zext i1 %1 to i64, !dbg !1414
  %2 = icmp eq i64 %_3, 0, !dbg !1415
  br i1 %2, label %bb3, label %bb1, !dbg !1415

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !1416
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %3, i64 8, i1 false), !dbg !1416
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1417
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %t, i64 8, i1 false), !dbg !1417
  store i64 3, ptr %_0, align 8, !dbg !1417
  br label %bb7, !dbg !1418

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !1419
  %6 = load i8, ptr %5, align 1, !dbg !1419, !range !777, !noundef !18
  %e = trunc i8 %6 to i1, !dbg !1419
  %7 = zext i1 %e to i8, !dbg !1419
  store i8 %7, ptr %e.dbg.spill, align 1, !dbg !1419
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1409, metadata !DIExpression()), !dbg !1420
  store i8 0, ptr %_9, align 1, !dbg !1421
  %8 = zext i1 %e to i8, !dbg !1421
  store i8 %8, ptr %_8, align 1, !dbg !1421
  %9 = load i8, ptr %_8, align 1, !dbg !1421, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !1421
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %11 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6986d62d5554bdc3E"(i1 zeroext %10) #8, !dbg !1421
  %_6.0 = extractvalue { i64, i64 } %11, 0, !dbg !1421
  %_6.1 = extractvalue { i64, i64 } %11, 1, !dbg !1421
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1422
  store i64 %_6.0, ptr %12, align 8, !dbg !1422
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1422
  store i64 %_6.1, ptr %13, align 8, !dbg !1422
  br label %bb7, !dbg !1423

bb7:                                              ; preds = %bb1, %bb3
  %14 = load i8, ptr %_9, align 1, !dbg !1424, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !1424
  br i1 %15, label %bb6, label %bb5, !dbg !1424

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1425

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1424

bb2:                                              ; No predecessors!
  unreachable, !dbg !1414
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h234c8fc4c19eeb67E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %self, ptr align 8 %op) unnamed_addr #0 !dbg !1426 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1467, metadata !DIExpression()), !dbg !1473
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1468, metadata !DIExpression()), !dbg !1474
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1469, metadata !DIExpression()), !dbg !1475
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1471, metadata !DIExpression()), !dbg !1476
  store i8 0, ptr %_9, align 1, !dbg !1477
  store i8 1, ptr %_9, align 1, !dbg !1477
  %_3 = load i64, ptr %self, align 8, !dbg !1477, !range !902, !noundef !18
  %0 = icmp eq i64 %_3, 0, !dbg !1478
  br i1 %0, label %bb3, label %bb1, !dbg !1478

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !1479
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %1, i64 8, i1 false), !dbg !1479
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1480
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %t, i64 8, i1 false), !dbg !1480
  store i64 3, ptr %_0, align 8, !dbg !1480
  br label %bb7, !dbg !1481

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !1482
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %3 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hf5b57fd000560cecE"(ptr align 8 %op) #8, !dbg !1482
  %_6.0 = extractvalue { i64, i64 } %3, 0, !dbg !1482
  %_6.1 = extractvalue { i64, i64 } %3, 1, !dbg !1482
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1483
  store i64 %_6.0, ptr %4, align 8, !dbg !1483
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1483
  store i64 %_6.1, ptr %5, align 8, !dbg !1483
  br label %bb7, !dbg !1484

bb7:                                              ; preds = %bb1, %bb3
  %6 = load i8, ptr %_9, align 1, !dbg !1485, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !1485
  br i1 %7, label %bb6, label %bb5, !dbg !1485

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1486

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1485

bb2:                                              ; No predecessors!
  unreachable, !dbg !1477
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f9a0feeae36ef59E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1487 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39}", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1495, metadata !DIExpression()), !dbg !1501
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1496, metadata !DIExpression()), !dbg !1502
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1497, metadata !DIExpression()), !dbg !1503
  store i8 0, ptr %_9, align 1, !dbg !1504
  store i8 1, ptr %_9, align 1, !dbg !1504
  %0 = load i8, ptr %self, align 8, !dbg !1504, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !1504
  %_3 = zext i1 %1 to i64, !dbg !1504
  %2 = icmp eq i64 %_3, 0, !dbg !1505
  br i1 %2, label %bb3, label %bb1, !dbg !1505

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !1506
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %3, i64 8, i1 false), !dbg !1506
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1507
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %t, i64 8, i1 false), !dbg !1507
  store i64 3, ptr %_0, align 8, !dbg !1507
  br label %bb7, !dbg !1508

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !1509
  %6 = load i8, ptr %5, align 1, !dbg !1509, !range !777, !noundef !18
  %e = trunc i8 %6 to i1, !dbg !1509
  %7 = zext i1 %e to i8, !dbg !1509
  store i8 %7, ptr %e.dbg.spill, align 1, !dbg !1509
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1499, metadata !DIExpression()), !dbg !1510
  store i8 0, ptr %_9, align 1, !dbg !1511
  %8 = zext i1 %e to i8, !dbg !1511
  store i8 %8, ptr %_8, align 1, !dbg !1511
  %9 = load i8, ptr %_8, align 1, !dbg !1511, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !1511
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %11 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7df735df4785856bE"(i1 zeroext %10) #8, !dbg !1511
  %_6.0 = extractvalue { i64, i64 } %11, 0, !dbg !1511
  %_6.1 = extractvalue { i64, i64 } %11, 1, !dbg !1511
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1512
  store i64 %_6.0, ptr %12, align 8, !dbg !1512
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1512
  store i64 %_6.1, ptr %13, align 8, !dbg !1512
  br label %bb7, !dbg !1513

bb7:                                              ; preds = %bb1, %bb3
  %14 = load i8, ptr %_9, align 1, !dbg !1514, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !1514
  br i1 %15, label %bb6, label %bb5, !dbg !1514

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1515

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1514

bb2:                                              ; No predecessors!
  unreachable, !dbg !1504
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7c19ec52344e815aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1516 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51}", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1524, metadata !DIExpression()), !dbg !1530
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1525, metadata !DIExpression()), !dbg !1531
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1526, metadata !DIExpression()), !dbg !1532
  store i8 0, ptr %_9, align 1, !dbg !1533
  store i8 1, ptr %_9, align 1, !dbg !1533
  %0 = load i8, ptr %self, align 8, !dbg !1533, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !1533
  %_3 = zext i1 %1 to i64, !dbg !1533
  %2 = icmp eq i64 %_3, 0, !dbg !1534
  br i1 %2, label %bb3, label %bb1, !dbg !1534

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !1535
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %3, i64 8, i1 false), !dbg !1535
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1536
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %t, i64 8, i1 false), !dbg !1536
  store i64 3, ptr %_0, align 8, !dbg !1536
  br label %bb7, !dbg !1537

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !1538
  %6 = load i8, ptr %5, align 1, !dbg !1538, !range !777, !noundef !18
  %e = trunc i8 %6 to i1, !dbg !1538
  %7 = zext i1 %e to i8, !dbg !1538
  store i8 %7, ptr %e.dbg.spill, align 1, !dbg !1538
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1528, metadata !DIExpression()), !dbg !1539
  store i8 0, ptr %_9, align 1, !dbg !1540
  %8 = zext i1 %e to i8, !dbg !1540
  store i8 %8, ptr %_8, align 1, !dbg !1540
  %9 = load i8, ptr %_8, align 1, !dbg !1540, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !1540
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %11 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7ed577b5bb5f8bc4E"(i1 zeroext %10) #8, !dbg !1540
  %_6.0 = extractvalue { i64, i64 } %11, 0, !dbg !1540
  %_6.1 = extractvalue { i64, i64 } %11, 1, !dbg !1540
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1541
  store i64 %_6.0, ptr %12, align 8, !dbg !1541
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1541
  store i64 %_6.1, ptr %13, align 8, !dbg !1541
  br label %bb7, !dbg !1542

bb7:                                              ; preds = %bb1, %bb3
  %14 = load i8, ptr %_9, align 1, !dbg !1543, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !1543
  br i1 %15, label %bb6, label %bb5, !dbg !1543

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1544

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1543

bb2:                                              ; No predecessors!
  unreachable, !dbg !1533
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h80025abf4798de96E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %self, ptr align 8 %op) unnamed_addr #0 !dbg !1545 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1570, metadata !DIExpression()), !dbg !1576
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1571, metadata !DIExpression()), !dbg !1577
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1572, metadata !DIExpression()), !dbg !1578
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1574, metadata !DIExpression()), !dbg !1579
  store i8 0, ptr %_9, align 1, !dbg !1580
  store i8 1, ptr %_9, align 1, !dbg !1580
  %_3 = load i64, ptr %self, align 8, !dbg !1580, !range !902, !noundef !18
  %0 = icmp eq i64 %_3, 0, !dbg !1581
  br i1 %0, label %bb3, label %bb1, !dbg !1581

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !1582
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %1, i64 8, i1 false), !dbg !1582
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1583
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %t, i64 8, i1 false), !dbg !1583
  store i64 3, ptr %_0, align 8, !dbg !1583
  br label %bb7, !dbg !1584

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !1585
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %3 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb17545ea5ff64845E"(ptr align 8 %op) #8, !dbg !1585
  %_6.0 = extractvalue { i64, i64 } %3, 0, !dbg !1585
  %_6.1 = extractvalue { i64, i64 } %3, 1, !dbg !1585
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1586
  store i64 %_6.0, ptr %4, align 8, !dbg !1586
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1586
  store i64 %_6.1, ptr %5, align 8, !dbg !1586
  br label %bb7, !dbg !1587

bb7:                                              ; preds = %bb1, %bb3
  %6 = load i8, ptr %_9, align 1, !dbg !1588, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !1588
  br i1 %7, label %bb6, label %bb5, !dbg !1588

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1589

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1588

bb2:                                              ; No predecessors!
  unreachable, !dbg !1580
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha4c074370696f73aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1590 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39}", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1598, metadata !DIExpression()), !dbg !1604
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1599, metadata !DIExpression()), !dbg !1605
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1600, metadata !DIExpression()), !dbg !1606
  store i8 0, ptr %_9, align 1, !dbg !1607
  store i8 1, ptr %_9, align 1, !dbg !1607
  %0 = load i8, ptr %self, align 8, !dbg !1607, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !1607
  %_3 = zext i1 %1 to i64, !dbg !1607
  %2 = icmp eq i64 %_3, 0, !dbg !1608
  br i1 %2, label %bb3, label %bb1, !dbg !1608

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !1609
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %3, i64 8, i1 false), !dbg !1609
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1610
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %t, i64 8, i1 false), !dbg !1610
  store i64 3, ptr %_0, align 8, !dbg !1610
  br label %bb7, !dbg !1611

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !1612
  %6 = load i8, ptr %5, align 1, !dbg !1612, !range !777, !noundef !18
  %e = trunc i8 %6 to i1, !dbg !1612
  %7 = zext i1 %e to i8, !dbg !1612
  store i8 %7, ptr %e.dbg.spill, align 1, !dbg !1612
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1602, metadata !DIExpression()), !dbg !1613
  store i8 0, ptr %_9, align 1, !dbg !1614
  %8 = zext i1 %e to i8, !dbg !1614
  store i8 %8, ptr %_8, align 1, !dbg !1614
  %9 = load i8, ptr %_8, align 1, !dbg !1614, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !1614
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %11 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9dc948d8d4997121E"(i1 zeroext %10) #8, !dbg !1614
  %_6.0 = extractvalue { i64, i64 } %11, 0, !dbg !1614
  %_6.1 = extractvalue { i64, i64 } %11, 1, !dbg !1614
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1615
  store i64 %_6.0, ptr %12, align 8, !dbg !1615
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1615
  store i64 %_6.1, ptr %13, align 8, !dbg !1615
  br label %bb7, !dbg !1616

bb7:                                              ; preds = %bb1, %bb3
  %14 = load i8, ptr %_9, align 1, !dbg !1617, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !1617
  br i1 %15, label %bb6, label %bb5, !dbg !1617

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1618

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1617

bb2:                                              ; No predecessors!
  unreachable, !dbg !1607
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd340c6e23b9fd442E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1619 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39}", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1627, metadata !DIExpression()), !dbg !1633
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1628, metadata !DIExpression()), !dbg !1634
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1629, metadata !DIExpression()), !dbg !1635
  store i8 0, ptr %_9, align 1, !dbg !1636
  store i8 1, ptr %_9, align 1, !dbg !1636
  %0 = load i8, ptr %self, align 8, !dbg !1636, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !1636
  %_3 = zext i1 %1 to i64, !dbg !1636
  %2 = icmp eq i64 %_3, 0, !dbg !1637
  br i1 %2, label %bb3, label %bb1, !dbg !1637

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !1638
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %3, i64 8, i1 false), !dbg !1638
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1639
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %t, i64 8, i1 false), !dbg !1639
  store i64 3, ptr %_0, align 8, !dbg !1639
  br label %bb7, !dbg !1640

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !1641
  %6 = load i8, ptr %5, align 1, !dbg !1641, !range !777, !noundef !18
  %e = trunc i8 %6 to i1, !dbg !1641
  %7 = zext i1 %e to i8, !dbg !1641
  store i8 %7, ptr %e.dbg.spill, align 1, !dbg !1641
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1631, metadata !DIExpression()), !dbg !1642
  store i8 0, ptr %_9, align 1, !dbg !1643
  %8 = zext i1 %e to i8, !dbg !1643
  store i8 %8, ptr %_8, align 1, !dbg !1643
  %9 = load i8, ptr %_8, align 1, !dbg !1643, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !1643
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %11 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17ha0708acf9eb26ba1E"(i1 zeroext %10) #8, !dbg !1643
  %_6.0 = extractvalue { i64, i64 } %11, 0, !dbg !1643
  %_6.1 = extractvalue { i64, i64 } %11, 1, !dbg !1643
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1644
  store i64 %_6.0, ptr %12, align 8, !dbg !1644
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1644
  store i64 %_6.1, ptr %13, align 8, !dbg !1644
  br label %bb7, !dbg !1645

bb7:                                              ; preds = %bb1, %bb3
  %14 = load i8, ptr %_9, align 1, !dbg !1646, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !1646
  br i1 %15, label %bb6, label %bb5, !dbg !1646

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1647

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1646

bb2:                                              ; No predecessors!
  unreachable, !dbg !1636
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdd091bfee785240cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self, ptr align 8 %op) unnamed_addr #0 !dbg !1648 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1673, metadata !DIExpression()), !dbg !1679
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1674, metadata !DIExpression()), !dbg !1680
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1675, metadata !DIExpression()), !dbg !1681
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1677, metadata !DIExpression()), !dbg !1682
  store i8 0, ptr %_9, align 1, !dbg !1683
  store i8 1, ptr %_9, align 1, !dbg !1683
  %_3 = load i64, ptr %self, align 8, !dbg !1683, !range !902, !noundef !18
  %0 = icmp eq i64 %_3, 0, !dbg !1684
  br i1 %0, label %bb3, label %bb1, !dbg !1684

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !1685
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %1, i64 8, i1 false), !dbg !1685
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1686
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %t, i64 8, i1 false), !dbg !1686
  store i64 3, ptr %_0, align 8, !dbg !1686
  br label %bb7, !dbg !1687

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !1688
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %3 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6ea67b7414d8c550E"(ptr align 8 %op) #8, !dbg !1688
  %_6.0 = extractvalue { i64, i64 } %3, 0, !dbg !1688
  %_6.1 = extractvalue { i64, i64 } %3, 1, !dbg !1688
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1689
  store i64 %_6.0, ptr %4, align 8, !dbg !1689
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1689
  store i64 %_6.1, ptr %5, align 8, !dbg !1689
  br label %bb7, !dbg !1690

bb7:                                              ; preds = %bb1, %bb3
  %6 = load i8, ptr %_9, align 1, !dbg !1691, !range !777, !noundef !18
  %7 = trunc i8 %6 to i1, !dbg !1691
  br i1 %7, label %bb6, label %bb5, !dbg !1691

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1692

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1691

bb2:                                              ; No predecessors!
  unreachable, !dbg !1683
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hee867d3fa11f2d75E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1693 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39}", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1701, metadata !DIExpression()), !dbg !1707
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1702, metadata !DIExpression()), !dbg !1708
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1703, metadata !DIExpression()), !dbg !1709
  store i8 0, ptr %_9, align 1, !dbg !1710
  store i8 1, ptr %_9, align 1, !dbg !1710
  %0 = load i8, ptr %self, align 8, !dbg !1710, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !1710
  %_3 = zext i1 %1 to i64, !dbg !1710
  %2 = icmp eq i64 %_3, 0, !dbg !1711
  br i1 %2, label %bb3, label %bb1, !dbg !1711

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !1712
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %3, i64 8, i1 false), !dbg !1712
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1713
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %t, i64 8, i1 false), !dbg !1713
  store i64 3, ptr %_0, align 8, !dbg !1713
  br label %bb7, !dbg !1714

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !1715
  %6 = load i8, ptr %5, align 1, !dbg !1715, !range !777, !noundef !18
  %e = trunc i8 %6 to i1, !dbg !1715
  %7 = zext i1 %e to i8, !dbg !1715
  store i8 %7, ptr %e.dbg.spill, align 1, !dbg !1715
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1705, metadata !DIExpression()), !dbg !1716
  store i8 0, ptr %_9, align 1, !dbg !1717
  %8 = zext i1 %e to i8, !dbg !1717
  store i8 %8, ptr %_8, align 1, !dbg !1717
  %9 = load i8, ptr %_8, align 1, !dbg !1717, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !1717
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %11 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3caf21caf98af9c7E"(i1 zeroext %10) #8, !dbg !1717
  %_6.0 = extractvalue { i64, i64 } %11, 0, !dbg !1717
  %_6.1 = extractvalue { i64, i64 } %11, 1, !dbg !1717
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1718
  store i64 %_6.0, ptr %12, align 8, !dbg !1718
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1718
  store i64 %_6.1, ptr %13, align 8, !dbg !1718
  br label %bb7, !dbg !1719

bb7:                                              ; preds = %bb1, %bb3
  %14 = load i8, ptr %_9, align 1, !dbg !1720, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !1720
  br i1 %15, label %bb6, label %bb5, !dbg !1720

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1721

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1720

bb2:                                              ; No predecessors!
  unreachable, !dbg !1710
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hef67ee25afc42ed5E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1722 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39}", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1730, metadata !DIExpression()), !dbg !1736
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !1731, metadata !DIExpression()), !dbg !1737
  call void @llvm.dbg.declare(metadata ptr %t, metadata !1732, metadata !DIExpression()), !dbg !1738
  store i8 0, ptr %_9, align 1, !dbg !1739
  store i8 1, ptr %_9, align 1, !dbg !1739
  %0 = load i8, ptr %self, align 8, !dbg !1739, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !1739
  %_3 = zext i1 %1 to i64, !dbg !1739
  %2 = icmp eq i64 %_3, 0, !dbg !1740
  br i1 %2, label %bb3, label %bb1, !dbg !1740

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !1741
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %3, i64 8, i1 false), !dbg !1741
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !1742
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %t, i64 8, i1 false), !dbg !1742
  store i64 3, ptr %_0, align 8, !dbg !1742
  br label %bb7, !dbg !1743

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !1744
  %6 = load i8, ptr %5, align 1, !dbg !1744, !range !777, !noundef !18
  %e = trunc i8 %6 to i1, !dbg !1744
  %7 = zext i1 %e to i8, !dbg !1744
  store i8 %7, ptr %e.dbg.spill, align 1, !dbg !1744
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1734, metadata !DIExpression()), !dbg !1745
  store i8 0, ptr %_9, align 1, !dbg !1746
  %8 = zext i1 %e to i8, !dbg !1746
  store i8 %8, ptr %_8, align 1, !dbg !1746
  %9 = load i8, ptr %_8, align 1, !dbg !1746, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !1746
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %11 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h32181cfe38845d18E"(i1 zeroext %10) #8, !dbg !1746
  %_6.0 = extractvalue { i64, i64 } %11, 0, !dbg !1746
  %_6.1 = extractvalue { i64, i64 } %11, 1, !dbg !1746
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1747
  store i64 %_6.0, ptr %12, align 8, !dbg !1747
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1747
  store i64 %_6.1, ptr %13, align 8, !dbg !1747
  br label %bb7, !dbg !1748

bb7:                                              ; preds = %bb1, %bb3
  %14 = load i8, ptr %_9, align 1, !dbg !1749, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !1749
  br i1 %15, label %bb6, label %bb5, !dbg !1749

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !1750

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !1749

bb2:                                              ; No predecessors!
  unreachable, !dbg !1739
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h1782b4522293fd4dE"(i64 %value) unnamed_addr #0 !dbg !1751 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1759, metadata !DIExpression()), !dbg !1760
  %0 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1761
  store i64 %value, ptr %0, align 8, !dbg !1761
  store i64 0, ptr %_0, align 8, !dbg !1761
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1762
  %2 = load i64, ptr %1, align 8, !dbg !1762, !range !902, !noundef !18
  %3 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1762
  %4 = load i64, ptr %3, align 8, !dbg !1762
  %5 = insertvalue { i64, i64 } poison, i64 %2, 0, !dbg !1762
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !1762
  ret { i64, i64 } %6, !dbg !1762
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c97c395b069580aE"(i64 %value) unnamed_addr #0 !dbg !1763 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1768, metadata !DIExpression()), !dbg !1769
  %0 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1770
  store i64 %value, ptr %0, align 8, !dbg !1770
  store i64 0, ptr %_0, align 8, !dbg !1770
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1771
  %2 = load i64, ptr %1, align 8, !dbg !1771, !range !902, !noundef !18
  %3 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1771
  %4 = load i64, ptr %3, align 8, !dbg !1771
  %5 = insertvalue { i64, i64 } poison, i64 %2, 0, !dbg !1771
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !1771
  ret { i64, i64 } %6, !dbg !1771
}

; <T as core::convert::Into<U>>::into
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h473751cb36709d5aE"(i64 %self) unnamed_addr #0 !dbg !1772 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1777, metadata !DIExpression()), !dbg !1780
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !1781, metadata !DIExpression()), !dbg !1784
  ret i64 %self, !dbg !1786
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h05c1445f28eb908bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1787 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1809, metadata !DIExpression()), !dbg !1814
  call void @llvm.dbg.declare(metadata ptr %v, metadata !1810, metadata !DIExpression()), !dbg !1815
  %0 = load i64, ptr %self, align 8, !dbg !1816, !range !1817, !noundef !18
  %1 = icmp eq i64 %0, 3, !dbg !1816
  %_2 = select i1 %1, i64 0, i64 1, !dbg !1816
  %2 = icmp eq i64 %_2, 0, !dbg !1818
  br i1 %2, label %bb3, label %bb1, !dbg !1818

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !1819
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %3, i64 8, i1 false), !dbg !1819
  %4 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_0, i32 0, i32 1, !dbg !1820
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %v, i64 8, i1 false), !dbg !1820
  store i64 3, ptr %_0, align 8, !dbg !1820
  br label %bb4, !dbg !1821

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !1822
  %e.0 = load i64, ptr %5, align 8, !dbg !1822, !range !428, !noundef !18
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1822
  %e.1 = load i64, ptr %6, align 8, !dbg !1822
  %7 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1822
  store i64 %e.0, ptr %7, align 8, !dbg !1822
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1822
  store i64 %e.1, ptr %8, align 8, !dbg !1822
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1812, metadata !DIExpression()), !dbg !1823
  %9 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !1824
  store i64 %e.0, ptr %9, align 8, !dbg !1824
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !1824
  store i64 %e.1, ptr %10, align 8, !dbg !1824
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !1825
  %12 = load i64, ptr %11, align 8, !dbg !1825, !range !428, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !1825
  %14 = load i64, ptr %13, align 8, !dbg !1825
  %15 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1825
  store i64 %12, ptr %15, align 8, !dbg !1825
  %16 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1825
  store i64 %14, ptr %16, align 8, !dbg !1825
  br label %bb4, !dbg !1826

bb4:                                              ; preds = %bb1, %bb3
  ret void, !dbg !1827

bb2:                                              ; No predecessors!
  unreachable, !dbg !1816
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1828 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1847, metadata !DIExpression()), !dbg !1852
  call void @llvm.dbg.declare(metadata ptr %v, metadata !1848, metadata !DIExpression()), !dbg !1853
  %0 = load i64, ptr %self, align 8, !dbg !1854, !range !1817, !noundef !18
  %1 = icmp eq i64 %0, 3, !dbg !1854
  %_2 = select i1 %1, i64 0, i64 1, !dbg !1854
  %2 = icmp eq i64 %_2, 0, !dbg !1855
  br i1 %2, label %bb3, label %bb1, !dbg !1855

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !1856
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %3, i64 8, i1 false), !dbg !1856
  %4 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_0, i32 0, i32 1, !dbg !1857
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %v, i64 8, i1 false), !dbg !1857
  store i64 3, ptr %_0, align 8, !dbg !1857
  br label %bb4, !dbg !1858

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !1859
  %e.0 = load i64, ptr %5, align 8, !dbg !1859, !range !428, !noundef !18
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1859
  %e.1 = load i64, ptr %6, align 8, !dbg !1859
  %7 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1859
  store i64 %e.0, ptr %7, align 8, !dbg !1859
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1859
  store i64 %e.1, ptr %8, align 8, !dbg !1859
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1850, metadata !DIExpression()), !dbg !1860
  %9 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !1861
  store i64 %e.0, ptr %9, align 8, !dbg !1861
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !1861
  store i64 %e.1, ptr %10, align 8, !dbg !1861
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !1862
  %12 = load i64, ptr %11, align 8, !dbg !1862, !range !428, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !1862
  %14 = load i64, ptr %13, align 8, !dbg !1862
  %15 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1862
  store i64 %12, ptr %15, align 8, !dbg !1862
  %16 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1862
  store i64 %14, ptr %16, align 8, !dbg !1862
  br label %bb4, !dbg !1863

bb4:                                              ; preds = %bb1, %bb3
  ret void, !dbg !1864

bb2:                                              ; No predecessors!
  unreachable, !dbg !1854
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he7b499b98108baccE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !1865 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !1884, metadata !DIExpression()), !dbg !1889
  call void @llvm.dbg.declare(metadata ptr %v, metadata !1885, metadata !DIExpression()), !dbg !1890
  %0 = load i64, ptr %self, align 8, !dbg !1891, !range !1817, !noundef !18
  %1 = icmp eq i64 %0, 3, !dbg !1891
  %_2 = select i1 %1, i64 0, i64 1, !dbg !1891
  %2 = icmp eq i64 %_2, 0, !dbg !1892
  br i1 %2, label %bb3, label %bb1, !dbg !1892

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !1893
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %3, i64 8, i1 false), !dbg !1893
  %4 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_0, i32 0, i32 1, !dbg !1894
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %v, i64 8, i1 false), !dbg !1894
  store i64 3, ptr %_0, align 8, !dbg !1894
  br label %bb4, !dbg !1895

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !1896
  %e.0 = load i64, ptr %5, align 8, !dbg !1896, !range !428, !noundef !18
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1896
  %e.1 = load i64, ptr %6, align 8, !dbg !1896
  %7 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1896
  store i64 %e.0, ptr %7, align 8, !dbg !1896
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1896
  store i64 %e.1, ptr %8, align 8, !dbg !1896
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1887, metadata !DIExpression()), !dbg !1897
  %9 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !1898
  store i64 %e.0, ptr %9, align 8, !dbg !1898
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !1898
  store i64 %e.1, ptr %10, align 8, !dbg !1898
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !1899
  %12 = load i64, ptr %11, align 8, !dbg !1899, !range !428, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !1899
  %14 = load i64, ptr %13, align 8, !dbg !1899
  %15 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1899
  store i64 %12, ptr %15, align 8, !dbg !1899
  %16 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1899
  store i64 %14, ptr %16, align 8, !dbg !1899
  br label %bb4, !dbg !1900

bb4:                                              ; preds = %bb1, %bb3
  ret void, !dbg !1901

bb2:                                              ; No predecessors!
  unreachable, !dbg !1891
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfc54b22b7fe414dfE"() unnamed_addr #0 !dbg !1902 {
start:
  %_1.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %_0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !1929, metadata !DIExpression()), !dbg !1931
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1931
  store i64 0, ptr %_0, align 8, !dbg !1932
  %0 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !1933
  %1 = load i64, ptr %0, align 8, !dbg !1933, !range !902, !noundef !18
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !1933
  %3 = load i64, ptr %2, align 8, !dbg !1933
  %4 = insertvalue { i64, i64 } poison, i64 %1, 0, !dbg !1933
  %5 = insertvalue { i64, i64 } %4, i64 %3, 1, !dbg !1933
  ret { i64, i64 } %5, !dbg !1933
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h526802a23a8701c2E"(ptr align 8 %self) unnamed_addr #1 !dbg !1934 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1959, metadata !DIExpression()), !dbg !1960
  %0 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 1, !dbg !1961
  store ptr %self, ptr %0, align 8, !dbg !1961
  store i64 0, ptr %_0, align 8, !dbg !1961
  %1 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 0, !dbg !1962
  %2 = load i64, ptr %1, align 8, !dbg !1962, !range !428, !noundef !18
  %3 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 1, !dbg !1962
  %4 = load ptr, ptr %3, align 8, !dbg !1962
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !1962
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !1962
  ret { i64, ptr } %6, !dbg !1962
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h1c416404d82f5e57E"(ptr align 8 %self) unnamed_addr #1 !dbg !1963 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1965, metadata !DIExpression()), !dbg !1966
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !1967
  %0 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 1, !dbg !1968
  store ptr %_2, ptr %0, align 8, !dbg !1968
  store i64 1, ptr %_0, align 8, !dbg !1968
  %1 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 0, !dbg !1969
  %2 = load i64, ptr %1, align 8, !dbg !1969, !range !428, !noundef !18
  %3 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 1, !dbg !1969
  %4 = load ptr, ptr %3, align 8, !dbg !1969
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !1969
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !1969
  ret { i64, ptr } %6, !dbg !1969
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h30b86393326647abE"(ptr align 8 %self) unnamed_addr #1 !dbg !1970 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1976, metadata !DIExpression()), !dbg !1977
  %0 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 1, !dbg !1978
  store ptr %self, ptr %0, align 8, !dbg !1978
  store i64 0, ptr %_0, align 8, !dbg !1978
  %1 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 0, !dbg !1979
  %2 = load i64, ptr %1, align 8, !dbg !1979, !range !428, !noundef !18
  %3 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 1, !dbg !1979
  %4 = load ptr, ptr %3, align 8, !dbg !1979
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !1979
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !1979
  ret { i64, ptr } %6, !dbg !1979
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h51bf01e9862af92fE"(ptr align 8 %self) unnamed_addr #1 !dbg !1980 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1982, metadata !DIExpression()), !dbg !1983
  store i64 2, ptr %_0, align 8, !dbg !1984
  %0 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 0, !dbg !1985
  %1 = load i64, ptr %0, align 8, !dbg !1985, !range !428, !noundef !18
  %2 = getelementptr inbounds { i64, ptr }, ptr %_0, i32 0, i32 1, !dbg !1985
  %3 = load ptr, ptr %2, align 8, !dbg !1985
  %4 = insertvalue { i64, ptr } poison, i64 %1, 0, !dbg !1985
  %5 = insertvalue { i64, ptr } %4, ptr %3, 1, !dbg !1985
  ret { i64, ptr } %5, !dbg !1985
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h85f94678ea43449eE(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !1986 {
start:
  %value.dbg.spill8 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !1990, metadata !DIExpression()), !dbg !2004
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !1991, metadata !DIExpression()), !dbg !2005
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !1992, metadata !DIExpression()), !dbg !2006
  call void @llvm.dbg.declare(metadata ptr %end, metadata !1998, metadata !DIExpression()), !dbg !2007
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %0 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h30b86393326647abE"(ptr align 8 %generic_rage) #8, !dbg !2008
  store { i64, ptr } %0, ptr %_4, align 8, !dbg !2008
  %_5 = load i64, ptr %_4, align 8, !dbg !2008, !range !428, !noundef !18
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !2009

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !2008

bb6:                                              ; preds = %start
  %1 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !2010
  %_18 = load ptr, ptr %1, align 8, !dbg !2010, !nonnull !18, !align !812, !noundef !18
  %value = load i64, ptr %_18, align 8, !dbg !2010, !noundef !18
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !2010
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1996, metadata !DIExpression()), !dbg !2011
  store i64 %value, ptr %start1, align 8, !dbg !2012
  br label %bb7, !dbg !2013

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !2014
  %_17 = load ptr, ptr %2, align 8, !dbg !2014, !nonnull !18, !align !812, !noundef !18
  %value2 = load i64, ptr %_17, align 8, !dbg !2014, !noundef !18
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !2014
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !1994, metadata !DIExpression()), !dbg !2015
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value2, i64 1), !dbg !2016
  %_7.0 = extractvalue { i64, i1 } %3, 0, !dbg !2016
  %_7.1 = extractvalue { i64, i1 } %3, 1, !dbg !2016
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !2016
  br i1 %4, label %panic, label %bb5, !dbg !2016

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !2017
  br label %bb7, !dbg !2017

bb7:                                              ; preds = %bb2, %bb5, %bb6
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %5 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h51bf01e9862af92fE"(ptr align 8 %generic_rage) #8, !dbg !2018
  store { i64, ptr } %5, ptr %_10, align 8, !dbg !2018
  %_11 = load i64, ptr %_10, align 8, !dbg !2018, !range !428, !noundef !18
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !2019

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !2016
  br label %bb7, !dbg !2020

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_57da457cb4ea62e5ea28ca105f4178dd) #9, !dbg !2016
  unreachable, !dbg !2016

bb11:                                             ; preds = %bb7
  %6 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !2021
  %_20 = load ptr, ptr %6, align 8, !dbg !2021, !nonnull !18, !align !812, !noundef !18
  %value4 = load i64, ptr %_20, align 8, !dbg !2021, !noundef !18
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !2021
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !2002, metadata !DIExpression()), !dbg !2022
  %7 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value4, i64 1), !dbg !2023
  %_14.0 = extractvalue { i64, i1 } %7, 0, !dbg !2023
  %_14.1 = extractvalue { i64, i1 } %7, 1, !dbg !2023
  %8 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !2023
  br i1 %8, label %panic6, label %bb12, !dbg !2023

bb10:                                             ; preds = %bb7
  %9 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !2024
  %_19 = load ptr, ptr %9, align 8, !dbg !2024, !nonnull !18, !align !812, !noundef !18
  %value7 = load i64, ptr %_19, align 8, !dbg !2024, !noundef !18
  store i64 %value7, ptr %value.dbg.spill8, align 8, !dbg !2024
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill8, metadata !2000, metadata !DIExpression()), !dbg !2025
  store i64 %value7, ptr %end, align 8, !dbg !2026
  br label %bb13, !dbg !2027

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !2028
  br label %bb13, !dbg !2028

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !2023
  br label %bb13, !dbg !2029

panic6:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_5df12ee9d1f357a5969b7af7ad53ad5b) #9, !dbg !2023
  unreachable, !dbg !2023

bb13:                                             ; preds = %bb9, %bb10, %bb12
  %_15 = load i64, ptr %start1, align 8, !dbg !2030, !noundef !18
  %_16 = load i64, ptr %end, align 8, !dbg !2031, !noundef !18
  store i64 %_15, ptr %_0, align 8, !dbg !2030
  %10 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2030
  store i64 %_16, ptr %10, align 8, !dbg !2030
  %11 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2032
  %12 = load i64, ptr %11, align 8, !dbg !2032, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2032
  %14 = load i64, ptr %13, align 8, !dbg !2032, !noundef !18
  %15 = insertvalue { i64, i64 } poison, i64 %12, 0, !dbg !2032
  %16 = insertvalue { i64, i64 } %15, i64 %14, 1, !dbg !2032
  ret { i64, i64 } %16, !dbg !2032
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h9e05adda646e2a98E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !2033 {
start:
  %value.dbg.spill8 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !2037, metadata !DIExpression()), !dbg !2051
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !2038, metadata !DIExpression()), !dbg !2052
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !2039, metadata !DIExpression()), !dbg !2053
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2045, metadata !DIExpression()), !dbg !2054
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %0 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h526802a23a8701c2E"(ptr align 8 %generic_rage) #8, !dbg !2055
  store { i64, ptr } %0, ptr %_4, align 8, !dbg !2055
  %_5 = load i64, ptr %_4, align 8, !dbg !2055, !range !428, !noundef !18
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !2056

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !2055

bb6:                                              ; preds = %start
  %1 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !2057
  %_18 = load ptr, ptr %1, align 8, !dbg !2057, !nonnull !18, !align !812, !noundef !18
  %value = load i64, ptr %_18, align 8, !dbg !2057, !noundef !18
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !2057
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !2043, metadata !DIExpression()), !dbg !2058
  store i64 %value, ptr %start1, align 8, !dbg !2059
  br label %bb7, !dbg !2060

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !2061
  %_17 = load ptr, ptr %2, align 8, !dbg !2061, !nonnull !18, !align !812, !noundef !18
  %value2 = load i64, ptr %_17, align 8, !dbg !2061, !noundef !18
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !2061
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !2041, metadata !DIExpression()), !dbg !2062
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value2, i64 1), !dbg !2063
  %_7.0 = extractvalue { i64, i1 } %3, 0, !dbg !2063
  %_7.1 = extractvalue { i64, i1 } %3, 1, !dbg !2063
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !2063
  br i1 %4, label %panic, label %bb5, !dbg !2063

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !2064
  br label %bb7, !dbg !2064

bb7:                                              ; preds = %bb2, %bb5, %bb6
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %5 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h1c416404d82f5e57E"(ptr align 8 %generic_rage) #8, !dbg !2065
  store { i64, ptr } %5, ptr %_10, align 8, !dbg !2065
  %_11 = load i64, ptr %_10, align 8, !dbg !2065, !range !428, !noundef !18
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !2066

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !2063
  br label %bb7, !dbg !2067

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_57da457cb4ea62e5ea28ca105f4178dd) #9, !dbg !2063
  unreachable, !dbg !2063

bb11:                                             ; preds = %bb7
  %6 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !2068
  %_20 = load ptr, ptr %6, align 8, !dbg !2068, !nonnull !18, !align !812, !noundef !18
  %value4 = load i64, ptr %_20, align 8, !dbg !2068, !noundef !18
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !2068
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !2049, metadata !DIExpression()), !dbg !2069
  %7 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value4, i64 1), !dbg !2070
  %_14.0 = extractvalue { i64, i1 } %7, 0, !dbg !2070
  %_14.1 = extractvalue { i64, i1 } %7, 1, !dbg !2070
  %8 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !2070
  br i1 %8, label %panic6, label %bb12, !dbg !2070

bb10:                                             ; preds = %bb7
  %9 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !2071
  %_19 = load ptr, ptr %9, align 8, !dbg !2071, !nonnull !18, !align !812, !noundef !18
  %value7 = load i64, ptr %_19, align 8, !dbg !2071, !noundef !18
  store i64 %value7, ptr %value.dbg.spill8, align 8, !dbg !2071
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill8, metadata !2047, metadata !DIExpression()), !dbg !2072
  store i64 %value7, ptr %end, align 8, !dbg !2073
  br label %bb13, !dbg !2074

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !2075
  br label %bb13, !dbg !2075

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !2070
  br label %bb13, !dbg !2076

panic6:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_5df12ee9d1f357a5969b7af7ad53ad5b) #9, !dbg !2070
  unreachable, !dbg !2070

bb13:                                             ; preds = %bb9, %bb10, %bb12
  %_15 = load i64, ptr %start1, align 8, !dbg !2077, !noundef !18
  %_16 = load i64, ptr %end, align 8, !dbg !2078, !noundef !18
  store i64 %_15, ptr %_0, align 8, !dbg !2077
  %10 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2077
  store i64 %_16, ptr %10, align 8, !dbg !2077
  %11 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2079
  %12 = load i64, ptr %11, align 8, !dbg !2079, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2079
  %14 = load i64, ptr %13, align 8, !dbg !2079, !noundef !18
  %15 = insertvalue { i64, i64 } poison, i64 %12, 0, !dbg !2079
  %16 = insertvalue { i64, i64 } %15, i64 %14, 1, !dbg !2079
  ret { i64, i64 } %16, !dbg !2079
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e95f301f6876345E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2080 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %_0.i = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca { i64, i64 }, align 8
  %_20 = alloca i8, align 1
  %_19 = alloca %"core::fmt::rt::Placeholder", align 8
  %_18 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca [1 x { ptr, ptr }], align 8
  %_9 = alloca %"core::fmt::Arguments<'_>", align 8
  %_5 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2087, metadata !DIExpression()), !dbg !2089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2088, metadata !DIExpression()), !dbg !2090
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17heae65636ed082746E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") align 8 %_5, ptr align 8 %f, ptr align 1 @alloc_dc945488582c36a112c04f49aea120e4, i64 16) #8, !dbg !2091
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !2092, metadata !DIExpression()), !dbg !2099
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !2101, metadata !DIExpression()), !dbg !2109
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !2108, metadata !DIExpression()), !dbg !2111
  store ptr %self, ptr %_0.i, align 8, !dbg !2112
  %0 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2112
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %0, align 8, !dbg !2112
  %1 = load ptr, ptr %_0.i, align 8, !dbg !2113, !nonnull !18, !align !2114, !noundef !18
  %2 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2113
  %3 = load ptr, ptr %2, align 8, !dbg !2113, !nonnull !18, !noundef !18
  %4 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !2113
  %5 = insertvalue { ptr, ptr } %4, ptr %3, 1, !dbg !2113
  %_0.0.i = extractvalue { ptr, ptr } %5, 0, !dbg !2115
  %_0.1.i = extractvalue { ptr, ptr } %5, 1, !dbg !2115
  %_14.0 = extractvalue { ptr, ptr } %5, 0, !dbg !2116
  %_14.1 = extractvalue { ptr, ptr } %5, 1, !dbg !2116
  %6 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_13, i64 0, i64 0, !dbg !2116
  %7 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 0, !dbg !2116
  store ptr %_14.0, ptr %7, align 8, !dbg !2116
  %8 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 1, !dbg !2116
  store ptr %_14.1, ptr %8, align 8, !dbg !2116
  store i8 3, ptr %_20, align 1, !dbg !2116
  store i64 2, ptr %_21, align 8, !dbg !2116
  store i64 2, ptr %_22, align 8, !dbg !2116
  %9 = load i8, ptr %_20, align 1, !dbg !2116, !range !1068, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !2116
  %11 = load i64, ptr %10, align 8, !dbg !2116, !range !428, !noundef !18
  %12 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !2116
  %13 = load i64, ptr %12, align 8, !dbg !2116
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !2116
  %15 = load i64, ptr %14, align 8, !dbg !2116, !range !428, !noundef !18
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !2116
  %17 = load i64, ptr %16, align 8, !dbg !2116
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !2117, metadata !DIExpression()), !dbg !2128
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !2123, metadata !DIExpression()), !dbg !2130
  store i8 %9, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !2124, metadata !DIExpression()), !dbg !2131
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !2125, metadata !DIExpression()), !dbg !2132
  store i64 %11, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !2126, metadata !DIExpression()), !dbg !2133
  store i64 %15, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !2127, metadata !DIExpression()), !dbg !2134
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 2, !dbg !2135
  store i64 0, ptr %20, align 8, !dbg !2135
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 3, !dbg !2135
  store i32 32, ptr %21, align 8, !dbg !2135
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 5, !dbg !2135
  store i8 %9, ptr %22, align 8, !dbg !2135
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 4, !dbg !2135
  store i32 4, ptr %23, align 4, !dbg !2135
  store i64 %11, ptr %_19, align 8, !dbg !2135
  %24 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !2135
  store i64 %13, ptr %24, align 8, !dbg !2135
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 1, !dbg !2135
  store i64 %15, ptr %25, align 8, !dbg !2135
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !2135
  store i64 %17, ptr %26, align 8, !dbg !2135
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_18, i64 0, i64 0, !dbg !2116
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_19, i64 56, i1 false), !dbg !2116
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_9, ptr align 8 @alloc_b99730e73100e73a81f4fbfe74b3821d, i64 1, ptr align 8 %_13, i64 1, ptr align 8 %_18, i64 1) #8, !dbg !2116
; call core::fmt::builders::DebugTuple::field
  %_3 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h10495ca45c63f0e3E(ptr align 8 %_5, ptr align 1 %_9, ptr align 8 @vtable.5) #8, !dbg !2091
; call core::fmt::builders::DebugTuple::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17had1f364f6fe6ae4cE(ptr align 8 %_3) #8, !dbg !2091
  ret i1 %_0, !dbg !2136
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E(i64 %addr) unnamed_addr #0 !dbg !2137 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !2142, metadata !DIExpression()), !dbg !2143
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17hd94885e6fbeaf018E(i64 %addr) #8, !dbg !2144
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !2144
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !2144
; call core::result::Result<T,E>::expect
  %_0 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h38ac5621529231b1E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc_3b30f3c2fe1935017d2714aa9952ea95, i64 74, ptr align 8 @alloc_0d1a04bfc07f4521465dd99c6362240a) #8, !dbg !2144
  ret i64 %_0, !dbg !2145
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17hd94885e6fbeaf018E(i64 %0) unnamed_addr #0 !dbg !2146 {
start:
  %_9 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %_0 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !2151, metadata !DIExpression()), !dbg !2152
  store i64 47, ptr %_4, align 8, !dbg !2153
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !2153
  store i64 64, ptr %1, align 8, !dbg !2153
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !2154
  %3 = load i64, ptr %2, align 8, !dbg !2154, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !2154
  %5 = load i64, ptr %4, align 8, !dbg !2154, !noundef !18
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h2f217ad10ee0b965E"(ptr align 8 %addr, i64 %3, i64 %5) #8, !dbg !2154
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !2155

bb2:                                              ; preds = %start
  %_10 = load i64, ptr %addr, align 8, !dbg !2156, !noundef !18
  store i64 %_10, ptr %_9, align 8, !dbg !2157
  %6 = load i64, ptr %_9, align 8, !dbg !2158, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2158
  store i64 %6, ptr %7, align 8, !dbg !2158
  store i64 1, ptr %_0, align 8, !dbg !2158
  br label %bb6, !dbg !2159

bb3:                                              ; preds = %start, %start
  %_6 = load i64, ptr %addr, align 8, !dbg !2160, !noundef !18
  store i64 %_6, ptr %_5, align 8, !dbg !2161
  %8 = load i64, ptr %_5, align 8, !dbg !2162, !noundef !18
  %9 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2162
  store i64 %8, ptr %9, align 8, !dbg !2162
  store i64 0, ptr %_0, align 8, !dbg !2162
  br label %bb6, !dbg !2163

bb4:                                              ; preds = %start
  %_8 = load i64, ptr %addr, align 8, !dbg !2164, !noundef !18
; call x86_64::addr::VirtAddr::new_truncate
  %_7 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h256696d1f52f55bfE(i64 %_8) #8, !dbg !2165
  %10 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2166
  store i64 %_7, ptr %10, align 8, !dbg !2166
  store i64 0, ptr %_0, align 8, !dbg !2166
  br label %bb6, !dbg !2167

bb6:                                              ; preds = %bb2, %bb4, %bb3
  %11 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2168
  %12 = load i64, ptr %11, align 8, !dbg !2168, !range !902, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2168
  %14 = load i64, ptr %13, align 8, !dbg !2168, !noundef !18
  %15 = insertvalue { i64, i64 } poison, i64 %12, 0, !dbg !2168
  %16 = insertvalue { i64, i64 } %15, i64 %14, 1, !dbg !2168
  ret { i64, i64 } %16, !dbg !2168
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h256696d1f52f55bfE(i64 %addr) unnamed_addr #0 !dbg !2169 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !2172, metadata !DIExpression()), !dbg !2173
  %_5 = shl i64 %addr, 16, !dbg !2174
  %_3 = ashr i64 %_5, 16, !dbg !2175
  store i64 %_3, ptr %_0, align 8, !dbg !2176
  %0 = load i64, ptr %_0, align 8, !dbg !2177, !noundef !18
  ret i64 %0, !dbg !2177
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h55a77299b1053a40E(i64 %addr) unnamed_addr #0 !dbg !2178 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !2181, metadata !DIExpression()), !dbg !2182
  store i64 %addr, ptr %_0, align 8, !dbg !2183
  %0 = load i64, ptr %_0, align 8, !dbg !2184, !noundef !18
  ret i64 %0, !dbg !2184
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E(i64 %self) unnamed_addr #0 !dbg !2185 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2190, metadata !DIExpression()), !dbg !2191
  ret i64 %self, !dbg !2192
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h6385a0e3d71b3aa1E(i64 %self) unnamed_addr #0 !dbg !2193 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2207, metadata !DIExpression()), !dbg !2208
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E(i64 %self) #8, !dbg !2209
  %_0 = inttoptr i64 %_2 to ptr, !dbg !2209
  ret ptr %_0, !dbg !2210
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %self) unnamed_addr #0 !dbg !2211 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2217, metadata !DIExpression()), !dbg !2218
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h6385a0e3d71b3aa1E(i64 %self) #8, !dbg !2219
  ret ptr %_2, !dbg !2220
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17h34cc3f398769bcc9E(i64 %self, i64 %align) unnamed_addr #0 !dbg !2221 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2227, metadata !DIExpression()), !dbg !2229
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !2228, metadata !DIExpression()), !dbg !2230
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h473751cb36709d5aE"(i64 %align) #8, !dbg !2231
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h102f64f309cc533eE(i64 %self, i64 %_5) #8, !dbg !2232
; call x86_64::addr::VirtAddr::new_truncate
  %_0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h256696d1f52f55bfE(i64 %_3) #8, !dbg !2233
  ret i64 %_0, !dbg !2234
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17h41baa4042afbe7dbE(i64 %self) unnamed_addr #0 !dbg !2235 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2243, metadata !DIExpression()), !dbg !2244
  %_2 = trunc i64 %self to i16, !dbg !2245
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %_0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17hf0b07402ac724282E(i16 %_2) #8, !dbg !2246
  ret i16 %_0, !dbg !2247
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17h12237b167a79dd80E(i64 %self) unnamed_addr #0 !dbg !2248 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2256, metadata !DIExpression()), !dbg !2257
  %_3 = lshr i64 %self, 12, !dbg !2258
  %_2 = trunc i64 %_3 to i16, !dbg !2258
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %_0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h18a864a632900c3eE(i16 %_2) #8, !dbg !2259
  ret i16 %_0, !dbg !2260
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h9d5b222f9a39eec4E(i64 %self) unnamed_addr #0 !dbg !2261 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2264, metadata !DIExpression()), !dbg !2265
  %_4 = lshr i64 %self, 12, !dbg !2266
  %_3 = lshr i64 %_4, 9, !dbg !2267
  %_2 = trunc i64 %_3 to i16, !dbg !2267
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %_0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h18a864a632900c3eE(i16 %_2) #8, !dbg !2268
  ret i16 %_0, !dbg !2269
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E(i64 %self) unnamed_addr #0 !dbg !2270 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2273, metadata !DIExpression()), !dbg !2274
  %_5 = lshr i64 %self, 12, !dbg !2275
  %_4 = lshr i64 %_5, 9, !dbg !2275
  %_3 = lshr i64 %_4, 9, !dbg !2276
  %_2 = trunc i64 %_3 to i16, !dbg !2276
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %_0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h18a864a632900c3eE(i16 %_2) #8, !dbg !2277
  ret i16 %_0, !dbg !2278
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17hb09efbca02d0de53E(i64 %self) unnamed_addr #0 !dbg !2279 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2282, metadata !DIExpression()), !dbg !2283
  %_6 = lshr i64 %self, 12, !dbg !2284
  %_5 = lshr i64 %_6, 9, !dbg !2284
  %_4 = lshr i64 %_5, 9, !dbg !2284
  %_3 = lshr i64 %_4, 9, !dbg !2285
  %_2 = trunc i64 %_3 to i16, !dbg !2285
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %_0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h18a864a632900c3eE(i16 %_2) #8, !dbg !2286
  ret i16 %_0, !dbg !2287
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4fe97fe600d7a9dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2288 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %_0.i = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca { i64, i64 }, align 8
  %_20 = alloca i8, align 1
  %_19 = alloca %"core::fmt::rt::Placeholder", align 8
  %_18 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca [1 x { ptr, ptr }], align 8
  %_9 = alloca %"core::fmt::Arguments<'_>", align 8
  %_5 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2294, metadata !DIExpression()), !dbg !2296
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2295, metadata !DIExpression()), !dbg !2297
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17heae65636ed082746E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") align 8 %_5, ptr align 8 %f, ptr align 1 @alloc_267cc841a759909b7b242b44dbf10212, i64 8) #8, !dbg !2298
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !2092, metadata !DIExpression()), !dbg !2299
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !2101, metadata !DIExpression()), !dbg !2301
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !2108, metadata !DIExpression()), !dbg !2303
  store ptr %self, ptr %_0.i, align 8, !dbg !2304
  %0 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2304
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %0, align 8, !dbg !2304
  %1 = load ptr, ptr %_0.i, align 8, !dbg !2305, !nonnull !18, !align !2114, !noundef !18
  %2 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2305
  %3 = load ptr, ptr %2, align 8, !dbg !2305, !nonnull !18, !noundef !18
  %4 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !2305
  %5 = insertvalue { ptr, ptr } %4, ptr %3, 1, !dbg !2305
  %_0.0.i = extractvalue { ptr, ptr } %5, 0, !dbg !2306
  %_0.1.i = extractvalue { ptr, ptr } %5, 1, !dbg !2306
  %_14.0 = extractvalue { ptr, ptr } %5, 0, !dbg !2307
  %_14.1 = extractvalue { ptr, ptr } %5, 1, !dbg !2307
  %6 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_13, i64 0, i64 0, !dbg !2307
  %7 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 0, !dbg !2307
  store ptr %_14.0, ptr %7, align 8, !dbg !2307
  %8 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 1, !dbg !2307
  store ptr %_14.1, ptr %8, align 8, !dbg !2307
  store i8 3, ptr %_20, align 1, !dbg !2307
  store i64 2, ptr %_21, align 8, !dbg !2307
  store i64 2, ptr %_22, align 8, !dbg !2307
  %9 = load i8, ptr %_20, align 1, !dbg !2307, !range !1068, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !2307
  %11 = load i64, ptr %10, align 8, !dbg !2307, !range !428, !noundef !18
  %12 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !2307
  %13 = load i64, ptr %12, align 8, !dbg !2307
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !2307
  %15 = load i64, ptr %14, align 8, !dbg !2307, !range !428, !noundef !18
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !2307
  %17 = load i64, ptr %16, align 8, !dbg !2307
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !2117, metadata !DIExpression()), !dbg !2308
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !2123, metadata !DIExpression()), !dbg !2310
  store i8 %9, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !2124, metadata !DIExpression()), !dbg !2311
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !2125, metadata !DIExpression()), !dbg !2312
  store i64 %11, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !2126, metadata !DIExpression()), !dbg !2313
  store i64 %15, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !2127, metadata !DIExpression()), !dbg !2314
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 2, !dbg !2315
  store i64 0, ptr %20, align 8, !dbg !2315
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 3, !dbg !2315
  store i32 32, ptr %21, align 8, !dbg !2315
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 5, !dbg !2315
  store i8 %9, ptr %22, align 8, !dbg !2315
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 4, !dbg !2315
  store i32 4, ptr %23, align 4, !dbg !2315
  store i64 %11, ptr %_19, align 8, !dbg !2315
  %24 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !2315
  store i64 %13, ptr %24, align 8, !dbg !2315
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 1, !dbg !2315
  store i64 %15, ptr %25, align 8, !dbg !2315
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !2315
  store i64 %17, ptr %26, align 8, !dbg !2315
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_18, i64 0, i64 0, !dbg !2307
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_19, i64 56, i1 false), !dbg !2307
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_9, ptr align 8 @alloc_b99730e73100e73a81f4fbfe74b3821d, i64 1, ptr align 8 %_13, i64 1, ptr align 8 %_18, i64 1) #8, !dbg !2307
; call core::fmt::builders::DebugTuple::field
  %_3 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h10495ca45c63f0e3E(ptr align 8 %_5, ptr align 1 %_9, ptr align 8 @vtable.5) #8, !dbg !2298
; call core::fmt::builders::DebugTuple::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17had1f364f6fe6ae4cE(ptr align 8 %_3) #8, !dbg !2298
  ret i1 %_0, !dbg !2316
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hc9f93c20b77a176aE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !2317 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2320, metadata !DIExpression()), !dbg !2322
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !2321, metadata !DIExpression()), !dbg !2323
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !2324
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !2324
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !2324
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !2324
  br i1 %1, label %panic, label %bb1, !dbg !2324

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %_0 = call i64 @_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E(i64 %_5.0) #8, !dbg !2325
  ret i64 %_0, !dbg !2326

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_944eeb69d0ffa7d8812bf7bff1ac43a1) #9, !dbg !2324
  unreachable, !dbg !2324
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17hb3d3e2ee5aa62411E"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !2327 {
start:
  %val.dbg.spill = alloca i64, align 8
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !2336, metadata !DIExpression()), !dbg !2340
  store ptr %start1, ptr %start.dbg.spill, align 8, !dbg !2340
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !2332, metadata !DIExpression()), !dbg !2341
  store ptr %end, ptr %end.dbg.spill, align 8, !dbg !2340
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !2333, metadata !DIExpression()), !dbg !2342
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !2334, metadata !DIExpression()), !dbg !2343
  %_6 = load i64, ptr %end, align 8, !dbg !2344, !noundef !18
  %_7 = load i64, ptr %start1, align 8, !dbg !2345, !noundef !18
; call core::num::<impl u64>::checked_sub
  %0 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17hb80c8f76826bf7afE"(i64 %_6, i64 %_7) #8, !dbg !2344
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !2344
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !2344
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %1 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hec3c6fc509b226a3E"(i64 %_5.0, i64 %_5.1) #8, !dbg !2344
  store { i64, i64 } %1, ptr %_4, align 8, !dbg !2344
  %_8 = load i64, ptr %_4, align 8, !dbg !2344, !range !902, !noundef !18
  %2 = icmp eq i64 %_8, 0, !dbg !2344
  br i1 %2, label %bb3, label %bb5, !dbg !2344

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !2344
  %val = load i64, ptr %3, align 8, !dbg !2344, !noundef !18
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !2344
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !2338, metadata !DIExpression()), !dbg !2346
  store i64 %val, ptr %steps, align 8, !dbg !2346
; call <u64 as bit_field::BitField>::get_bit
  %_10 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h7dfd3dab7e76c857E"(ptr align 8 %end, i64 47) #8, !dbg !2347
  br i1 %_10, label %bb7, label %bb12, !dbg !2347

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %4 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h75c67a4f07051edfE"() #8, !dbg !2348
  store { i64, i64 } %4, ptr %_0, align 8, !dbg !2348
  br label %bb14, !dbg !2348

bb12:                                             ; preds = %bb9, %bb7, %bb3
  %_18 = load i64, ptr %steps, align 8, !dbg !2349, !noundef !18
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %5 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h1782b4522293fd4dE"(i64 %_18) #8, !dbg !2350
  %_17.0 = extractvalue { i64, i64 } %5, 0, !dbg !2350
  %_17.1 = extractvalue { i64, i64 } %5, 1, !dbg !2350
; call core::result::Result<T,E>::ok
  %6 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17heeea2f3070ffd353E"(i64 %_17.0, i64 %_17.1) #8, !dbg !2350
  store { i64, i64 } %6, ptr %_0, align 8, !dbg !2350
  br label %bb14, !dbg !2350

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_12 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h7dfd3dab7e76c857E"(ptr align 8 %start1, i64 47) #8, !dbg !2351
  br i1 %_12, label %bb12, label %bb9, !dbg !2351

bb9:                                              ; preds = %bb7
  %_16 = load i64, ptr %steps, align 8, !dbg !2352, !noundef !18
; call core::num::<impl u64>::checked_sub
  %7 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17hb80c8f76826bf7afE"(i64 %_16, i64 -281474976710656) #8, !dbg !2352
  %_15.0 = extractvalue { i64, i64 } %7, 0, !dbg !2352
  %_15.1 = extractvalue { i64, i64 } %7, 1, !dbg !2352
; call core::option::Option<T>::unwrap
  %_14 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h39d03fcc7a529787E"(i64 %_15.0, i64 %_15.1, ptr align 8 @alloc_cde2f5a520c64992942aebe2db51d857) #8, !dbg !2352
  store i64 %_14, ptr %steps, align 8, !dbg !2353
  br label %bb12, !dbg !2354

bb14:                                             ; preds = %bb5, %bb12
  %8 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2355
  %9 = load i64, ptr %8, align 8, !dbg !2355, !range !902, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2355
  %11 = load i64, ptr %10, align 8, !dbg !2355
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !2355
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !2355
  ret { i64, i64 } %13, !dbg !2355

bb4:                                              ; No predecessors!
  unreachable, !dbg !2344
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h8e22a98b4759d1d1E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !2356 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %_0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !2364, metadata !DIExpression()), !dbg !2374
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !2370, metadata !DIExpression()), !dbg !2375
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !2375
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !2360, metadata !DIExpression()), !dbg !2376
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !2375
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !2361, metadata !DIExpression()), !dbg !2377
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !2368, metadata !DIExpression()), !dbg !2378
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %0 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c97c395b069580aE"(i64 %count) #8, !dbg !2379
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !2379
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !2379
; call core::result::Result<T,E>::ok
  %1 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17he9a2d4412a2a6959E"(i64 %_5.0, i64 %_5.1) #8, !dbg !2379
  %_4.0 = extractvalue { i64, i64 } %1, 0, !dbg !2379
  %_4.1 = extractvalue { i64, i64 } %1, 1, !dbg !2379
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hec3c6fc509b226a3E"(i64 %_4.0, i64 %_4.1) #8, !dbg !2379
  store { i64, i64 } %2, ptr %_3, align 8, !dbg !2379
  %_6 = load i64, ptr %_3, align 8, !dbg !2379, !range !902, !noundef !18
  %3 = icmp eq i64 %_6, 0, !dbg !2379
  br i1 %3, label %bb4, label %bb6, !dbg !2379

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !2379
  %offset = load i64, ptr %4, align 8, !dbg !2379, !noundef !18
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !2379
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !2362, metadata !DIExpression()), !dbg !2380
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !2366, metadata !DIExpression()), !dbg !2381
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !2382
  br i1 %_8, label %bb7, label %bb8, !dbg !2382

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfc54b22b7fe414dfE"() #8, !dbg !2383
  store { i64, i64 } %5, ptr %_0, align 8, !dbg !2383
  br label %bb18, !dbg !2383

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %6 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hf75fef985298072bE"(i64 %start2, i64 %offset) #8, !dbg !2384
  %_11.0 = extractvalue { i64, i64 } %6, 0, !dbg !2384
  %_11.1 = extractvalue { i64, i64 } %6, 1, !dbg !2384
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %7 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hec3c6fc509b226a3E"(i64 %_11.0, i64 %_11.1) #8, !dbg !2384
  store { i64, i64 } %7, ptr %_10, align 8, !dbg !2384
  %_13 = load i64, ptr %_10, align 8, !dbg !2384, !range !902, !noundef !18
  %8 = icmp eq i64 %_13, 0, !dbg !2384
  br i1 %8, label %bb11, label %bb12, !dbg !2384

bb7:                                              ; preds = %bb4
  store i64 0, ptr %_0, align 8, !dbg !2385
  br label %bb18, !dbg !2386

bb11:                                             ; preds = %bb8
  %9 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !2384
  %val = load i64, ptr %9, align 8, !dbg !2384, !noundef !18
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !2384
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !2372, metadata !DIExpression()), !dbg !2389
  store i64 %val, ptr %addr, align 8, !dbg !2389
  store i64 47, ptr %_17, align 8, !dbg !2390
  %10 = load i64, ptr %_17, align 8, !dbg !2391, !noundef !18
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17ha1bbc32d3ecac5b1E"(ptr align 8 %addr, i64 %10) #8, !dbg !2391
  switch i64 %_15, label %bb16 [
    i64 1, label %bb14
    i64 2, label %bb15
  ], !dbg !2392

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %11 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfc54b22b7fe414dfE"() #8, !dbg !2393
  store { i64, i64 } %11, ptr %_0, align 8, !dbg !2393
  br label %bb18, !dbg !2393

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !2394, !noundef !18
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E(i64 %_22) #8, !dbg !2395
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2396
  store i64 %_21, ptr %12, align 8, !dbg !2396
  store i64 1, ptr %_0, align 8, !dbg !2396
  br label %bb18, !dbg !2397

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !2398
  %13 = load i64, ptr %_20, align 8, !dbg !2399, !noundef !18
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17haaf318cdd880d486E"(ptr align 8 %addr, i64 %13, i64 131071) #8, !dbg !2399
  br label %bb16, !dbg !2399

bb15:                                             ; preds = %bb11
  store i64 0, ptr %_0, align 8, !dbg !2400
  br label %bb18, !dbg !2401

bb18:                                             ; preds = %bb6, %bb7, %bb12, %bb16, %bb15
  %14 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2397
  %15 = load i64, ptr %14, align 8, !dbg !2397, !range !902, !noundef !18
  %16 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2397
  %17 = load i64, ptr %16, align 8, !dbg !2397
  %18 = insertvalue { i64, i64 } poison, i64 %15, 0, !dbg !2397
  %19 = insertvalue { i64, i64 } %18, i64 %17, 1, !dbg !2397
  ret { i64, i64 } %19, !dbg !2397

bb5:                                              ; No predecessors!
  unreachable, !dbg !2379
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h993bb9898bfbaaecE"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !2403 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %_0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !2409, metadata !DIExpression()), !dbg !2419
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !2415, metadata !DIExpression()), !dbg !2420
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !2420
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !2405, metadata !DIExpression()), !dbg !2421
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !2420
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !2406, metadata !DIExpression()), !dbg !2422
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !2413, metadata !DIExpression()), !dbg !2423
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %0 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c97c395b069580aE"(i64 %count) #8, !dbg !2424
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !2424
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !2424
; call core::result::Result<T,E>::ok
  %1 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17he9a2d4412a2a6959E"(i64 %_5.0, i64 %_5.1) #8, !dbg !2424
  %_4.0 = extractvalue { i64, i64 } %1, 0, !dbg !2424
  %_4.1 = extractvalue { i64, i64 } %1, 1, !dbg !2424
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hec3c6fc509b226a3E"(i64 %_4.0, i64 %_4.1) #8, !dbg !2424
  store { i64, i64 } %2, ptr %_3, align 8, !dbg !2424
  %_6 = load i64, ptr %_3, align 8, !dbg !2424, !range !902, !noundef !18
  %3 = icmp eq i64 %_6, 0, !dbg !2424
  br i1 %3, label %bb4, label %bb6, !dbg !2424

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !2424
  %offset = load i64, ptr %4, align 8, !dbg !2424, !noundef !18
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !2424
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !2407, metadata !DIExpression()), !dbg !2425
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !2411, metadata !DIExpression()), !dbg !2426
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !2427
  br i1 %_8, label %bb7, label %bb8, !dbg !2427

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfc54b22b7fe414dfE"() #8, !dbg !2428
  store { i64, i64 } %5, ptr %_0, align 8, !dbg !2428
  br label %bb18, !dbg !2428

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %6 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17hb80c8f76826bf7afE"(i64 %start2, i64 %offset) #8, !dbg !2429
  %_11.0 = extractvalue { i64, i64 } %6, 0, !dbg !2429
  %_11.1 = extractvalue { i64, i64 } %6, 1, !dbg !2429
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %7 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hec3c6fc509b226a3E"(i64 %_11.0, i64 %_11.1) #8, !dbg !2429
  store { i64, i64 } %7, ptr %_10, align 8, !dbg !2429
  %_13 = load i64, ptr %_10, align 8, !dbg !2429, !range !902, !noundef !18
  %8 = icmp eq i64 %_13, 0, !dbg !2429
  br i1 %8, label %bb11, label %bb12, !dbg !2429

bb7:                                              ; preds = %bb4
  store i64 0, ptr %_0, align 8, !dbg !2430
  br label %bb18, !dbg !2431

bb11:                                             ; preds = %bb8
  %9 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !2429
  %val = load i64, ptr %9, align 8, !dbg !2429, !noundef !18
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !2429
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !2417, metadata !DIExpression()), !dbg !2433
  store i64 %val, ptr %addr, align 8, !dbg !2433
  store i64 47, ptr %_17, align 8, !dbg !2434
  %10 = load i64, ptr %_17, align 8, !dbg !2435, !noundef !18
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17ha1bbc32d3ecac5b1E"(ptr align 8 %addr, i64 %10) #8, !dbg !2435
  switch i64 %_15, label %bb16 [
    i64 131070, label %bb14
    i64 131069, label %bb15
  ], !dbg !2436

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %11 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfc54b22b7fe414dfE"() #8, !dbg !2437
  store { i64, i64 } %11, ptr %_0, align 8, !dbg !2437
  br label %bb18, !dbg !2437

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !2438, !noundef !18
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E(i64 %_22) #8, !dbg !2439
  %12 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2440
  store i64 %_21, ptr %12, align 8, !dbg !2440
  store i64 1, ptr %_0, align 8, !dbg !2440
  br label %bb18, !dbg !2441

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !2442
  %13 = load i64, ptr %_20, align 8, !dbg !2443, !noundef !18
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17haaf318cdd880d486E"(ptr align 8 %addr, i64 %13, i64 0) #8, !dbg !2443
  br label %bb16, !dbg !2443

bb15:                                             ; preds = %bb11
  store i64 0, ptr %_0, align 8, !dbg !2444
  br label %bb18, !dbg !2445

bb18:                                             ; preds = %bb6, %bb7, %bb12, %bb16, %bb15
  %14 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2441
  %15 = load i64, ptr %14, align 8, !dbg !2441, !range !902, !noundef !18
  %16 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2441
  %17 = load i64, ptr %16, align 8, !dbg !2441
  %18 = insertvalue { i64, i64 } poison, i64 %15, 0, !dbg !2441
  %19 = insertvalue { i64, i64 } %18, i64 %17, 1, !dbg !2441
  ret { i64, i64 } %19, !dbg !2441

bb5:                                              ; No predecessors!
  unreachable, !dbg !2424
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h227003f96b385f80E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2447 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %_0.i = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca { i64, i64 }, align 8
  %_20 = alloca i8, align 1
  %_19 = alloca %"core::fmt::rt::Placeholder", align 8
  %_18 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca [1 x { ptr, ptr }], align 8
  %_9 = alloca %"core::fmt::Arguments<'_>", align 8
  %_5 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2456, metadata !DIExpression()), !dbg !2458
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2457, metadata !DIExpression()), !dbg !2459
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17heae65636ed082746E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") align 8 %_5, ptr align 8 %f, ptr align 1 @alloc_51f6f672d92676f883a0556ba9651a0b, i64 16) #8, !dbg !2460
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !2092, metadata !DIExpression()), !dbg !2461
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !2101, metadata !DIExpression()), !dbg !2463
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !2108, metadata !DIExpression()), !dbg !2465
  store ptr %self, ptr %_0.i, align 8, !dbg !2466
  %0 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2466
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %0, align 8, !dbg !2466
  %1 = load ptr, ptr %_0.i, align 8, !dbg !2467, !nonnull !18, !align !2114, !noundef !18
  %2 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2467
  %3 = load ptr, ptr %2, align 8, !dbg !2467, !nonnull !18, !noundef !18
  %4 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !2467
  %5 = insertvalue { ptr, ptr } %4, ptr %3, 1, !dbg !2467
  %_0.0.i = extractvalue { ptr, ptr } %5, 0, !dbg !2468
  %_0.1.i = extractvalue { ptr, ptr } %5, 1, !dbg !2468
  %_14.0 = extractvalue { ptr, ptr } %5, 0, !dbg !2469
  %_14.1 = extractvalue { ptr, ptr } %5, 1, !dbg !2469
  %6 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_13, i64 0, i64 0, !dbg !2469
  %7 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 0, !dbg !2469
  store ptr %_14.0, ptr %7, align 8, !dbg !2469
  %8 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 1, !dbg !2469
  store ptr %_14.1, ptr %8, align 8, !dbg !2469
  store i8 3, ptr %_20, align 1, !dbg !2469
  store i64 2, ptr %_21, align 8, !dbg !2469
  store i64 2, ptr %_22, align 8, !dbg !2469
  %9 = load i8, ptr %_20, align 1, !dbg !2469, !range !1068, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !2469
  %11 = load i64, ptr %10, align 8, !dbg !2469, !range !428, !noundef !18
  %12 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !2469
  %13 = load i64, ptr %12, align 8, !dbg !2469
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !2469
  %15 = load i64, ptr %14, align 8, !dbg !2469, !range !428, !noundef !18
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !2469
  %17 = load i64, ptr %16, align 8, !dbg !2469
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !2117, metadata !DIExpression()), !dbg !2470
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !2123, metadata !DIExpression()), !dbg !2472
  store i8 %9, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !2124, metadata !DIExpression()), !dbg !2473
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !2125, metadata !DIExpression()), !dbg !2474
  store i64 %11, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !2126, metadata !DIExpression()), !dbg !2475
  store i64 %15, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !2127, metadata !DIExpression()), !dbg !2476
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 2, !dbg !2477
  store i64 0, ptr %20, align 8, !dbg !2477
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 3, !dbg !2477
  store i32 32, ptr %21, align 8, !dbg !2477
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 5, !dbg !2477
  store i8 %9, ptr %22, align 8, !dbg !2477
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 4, !dbg !2477
  store i32 4, ptr %23, align 4, !dbg !2477
  store i64 %11, ptr %_19, align 8, !dbg !2477
  %24 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !2477
  store i64 %13, ptr %24, align 8, !dbg !2477
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 1, !dbg !2477
  store i64 %15, ptr %25, align 8, !dbg !2477
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !2477
  store i64 %17, ptr %26, align 8, !dbg !2477
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_18, i64 0, i64 0, !dbg !2469
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_19, i64 56, i1 false), !dbg !2469
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_9, ptr align 8 @alloc_b99730e73100e73a81f4fbfe74b3821d, i64 1, ptr align 8 %_13, i64 1, ptr align 8 %_18, i64 1) #8, !dbg !2469
; call core::fmt::builders::DebugTuple::field
  %_3 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h10495ca45c63f0e3E(ptr align 8 %_5, ptr align 1 %_9, ptr align 8 @vtable.5) #8, !dbg !2460
; call core::fmt::builders::DebugTuple::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17had1f364f6fe6ae4cE(ptr align 8 %_3) #8, !dbg !2460
  ret i1 %_0, !dbg !2478
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17h9887f418fbb1d6beE(i64 %addr) unnamed_addr #0 !dbg !2479 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !2484, metadata !DIExpression()), !dbg !2487
; call x86_64::addr::PhysAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h9c81067251e6e185E(i64 %addr) #8, !dbg !2488
  store { i64, i64 } %0, ptr %_2, align 8, !dbg !2488
  %_3 = load i64, ptr %_2, align 8, !dbg !2488, !range !902, !noundef !18
  %1 = icmp eq i64 %_3, 0, !dbg !2489
  br i1 %1, label %bb4, label %bb2, !dbg !2489

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !2490
  %p = load i64, ptr %2, align 8, !dbg !2490, !noundef !18
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !2490
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !2485, metadata !DIExpression()), !dbg !2491
  ret i64 %p, !dbg !2492

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_4c32dd8753956934854651344030b372, i64 67, ptr align 8 @alloc_a7a2b7413442fce9f85d6ccfa11c3e6c) #9, !dbg !2493
  unreachable, !dbg !2493

bb3:                                              ; No predecessors!
  unreachable, !dbg !2488
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h042809d9b01a7bd5E(i64 %addr) unnamed_addr #0 !dbg !2494 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !2497, metadata !DIExpression()), !dbg !2498
  %_2 = urem i64 %addr, 4503599627370496, !dbg !2499
  store i64 %_2, ptr %_0, align 8, !dbg !2500
  %0 = load i64, ptr %_0, align 8, !dbg !2501, !noundef !18
  ret i64 %0, !dbg !2501
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h9c81067251e6e185E(i64 %addr) unnamed_addr #0 !dbg !2502 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !2522, metadata !DIExpression()), !dbg !2525
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h042809d9b01a7bd5E(i64 %addr) #8, !dbg !2526
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !2526
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !2523, metadata !DIExpression()), !dbg !2527
  %_3 = icmp eq i64 %p, %addr, !dbg !2528
  br i1 %_3, label %bb2, label %bb3, !dbg !2528

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_5, align 8, !dbg !2529
  %0 = load i64, ptr %_5, align 8, !dbg !2530, !noundef !18
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2530
  store i64 %0, ptr %1, align 8, !dbg !2530
  store i64 1, ptr %_0, align 8, !dbg !2530
  br label %bb4, !dbg !2531

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2532
  store i64 %p, ptr %2, align 8, !dbg !2532
  store i64 0, ptr %_0, align 8, !dbg !2532
  br label %bb4, !dbg !2531

bb4:                                              ; preds = %bb2, %bb3
  %3 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2533
  %4 = load i64, ptr %3, align 8, !dbg !2533, !range !902, !noundef !18
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2533
  %6 = load i64, ptr %5, align 8, !dbg !2533, !noundef !18
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !2533
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !2533
  ret { i64, i64 } %8, !dbg !2533
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417hae21028b2c26c1d2E(i64 %self) unnamed_addr #0 !dbg !2534 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2539, metadata !DIExpression()), !dbg !2540
  ret i64 %self, !dbg !2541
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17h9a89705d04ec5819E(i64 %self, i64 %align) unnamed_addr #0 !dbg !2542 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2547, metadata !DIExpression()), !dbg !2549
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !2548, metadata !DIExpression()), !dbg !2550
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h473751cb36709d5aE"(i64 %align) #8, !dbg !2551
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h102f64f309cc533eE(i64 %self, i64 %_5) #8, !dbg !2552
  store i64 %_3, ptr %_0, align 8, !dbg !2553
  %0 = load i64, ptr %_0, align 8, !dbg !2554, !noundef !18
  ret i64 %0, !dbg !2554
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hfd7342c9549e5eabE(i64 %0, i64 %align) unnamed_addr #0 !dbg !2555 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !2560, metadata !DIExpression()), !dbg !2562
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !2561, metadata !DIExpression()), !dbg !2563
  %_5 = load i64, ptr %self, align 8, !dbg !2564, !noundef !18
; call x86_64::addr::PhysAddr::align_down
  %1 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h9a89705d04ec5819E(i64 %_5, i64 %align) #8, !dbg !2564
  store i64 %1, ptr %_4, align 8, !dbg !2564
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %_0 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc05a8b769b4ba5f9E"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !2564
  ret i1 %_0, !dbg !2565
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h099a16633597a666E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2566 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %_0.i = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca { i64, i64 }, align 8
  %_20 = alloca i8, align 1
  %_19 = alloca %"core::fmt::rt::Placeholder", align 8
  %_18 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca [1 x { ptr, ptr }], align 8
  %_9 = alloca %"core::fmt::Arguments<'_>", align 8
  %_5 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2572, metadata !DIExpression()), !dbg !2574
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2573, metadata !DIExpression()), !dbg !2575
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17heae65636ed082746E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") align 8 %_5, ptr align 8 %f, ptr align 1 @alloc_0b79a4417984a643d0aaf7a6d6a8e288, i64 8) #8, !dbg !2576
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !2092, metadata !DIExpression()), !dbg !2577
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !2101, metadata !DIExpression()), !dbg !2579
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !2108, metadata !DIExpression()), !dbg !2581
  store ptr %self, ptr %_0.i, align 8, !dbg !2582
  %0 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2582
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %0, align 8, !dbg !2582
  %1 = load ptr, ptr %_0.i, align 8, !dbg !2583, !nonnull !18, !align !2114, !noundef !18
  %2 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !2583
  %3 = load ptr, ptr %2, align 8, !dbg !2583, !nonnull !18, !noundef !18
  %4 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !2583
  %5 = insertvalue { ptr, ptr } %4, ptr %3, 1, !dbg !2583
  %_0.0.i = extractvalue { ptr, ptr } %5, 0, !dbg !2584
  %_0.1.i = extractvalue { ptr, ptr } %5, 1, !dbg !2584
  %_14.0 = extractvalue { ptr, ptr } %5, 0, !dbg !2585
  %_14.1 = extractvalue { ptr, ptr } %5, 1, !dbg !2585
  %6 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_13, i64 0, i64 0, !dbg !2585
  %7 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 0, !dbg !2585
  store ptr %_14.0, ptr %7, align 8, !dbg !2585
  %8 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 1, !dbg !2585
  store ptr %_14.1, ptr %8, align 8, !dbg !2585
  store i8 3, ptr %_20, align 1, !dbg !2585
  store i64 2, ptr %_21, align 8, !dbg !2585
  store i64 2, ptr %_22, align 8, !dbg !2585
  %9 = load i8, ptr %_20, align 1, !dbg !2585, !range !1068, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !2585
  %11 = load i64, ptr %10, align 8, !dbg !2585, !range !428, !noundef !18
  %12 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !2585
  %13 = load i64, ptr %12, align 8, !dbg !2585
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !2585
  %15 = load i64, ptr %14, align 8, !dbg !2585, !range !428, !noundef !18
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !2585
  %17 = load i64, ptr %16, align 8, !dbg !2585
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !2117, metadata !DIExpression()), !dbg !2586
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !2123, metadata !DIExpression()), !dbg !2588
  store i8 %9, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !2124, metadata !DIExpression()), !dbg !2589
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !2125, metadata !DIExpression()), !dbg !2590
  store i64 %11, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !2126, metadata !DIExpression()), !dbg !2591
  store i64 %15, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !2127, metadata !DIExpression()), !dbg !2592
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 2, !dbg !2593
  store i64 0, ptr %20, align 8, !dbg !2593
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 3, !dbg !2593
  store i32 32, ptr %21, align 8, !dbg !2593
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 5, !dbg !2593
  store i8 %9, ptr %22, align 8, !dbg !2593
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 4, !dbg !2593
  store i32 4, ptr %23, align 4, !dbg !2593
  store i64 %11, ptr %_19, align 8, !dbg !2593
  %24 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !2593
  store i64 %13, ptr %24, align 8, !dbg !2593
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 1, !dbg !2593
  store i64 %15, ptr %25, align 8, !dbg !2593
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !2593
  store i64 %17, ptr %26, align 8, !dbg !2593
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_18, i64 0, i64 0, !dbg !2585
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_19, i64 56, i1 false), !dbg !2585
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_9, ptr align 8 @alloc_b99730e73100e73a81f4fbfe74b3821d, i64 1, ptr align 8 %_13, i64 1, ptr align 8 %_18, i64 1) #8, !dbg !2585
; call core::fmt::builders::DebugTuple::field
  %_3 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h10495ca45c63f0e3E(ptr align 8 %_5, ptr align 1 %_9, ptr align 8 @vtable.5) #8, !dbg !2576
; call core::fmt::builders::DebugTuple::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17had1f364f6fe6ae4cE(ptr align 8 %_3) #8, !dbg !2576
  ret i1 %_0, !dbg !2594
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h102f64f309cc533eE(i64 %addr, i64 %align) unnamed_addr #0 !dbg !2595 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !2599, metadata !DIExpression()), !dbg !2601
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !2600, metadata !DIExpression()), !dbg !2602
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2603, metadata !DIExpression()), !dbg !2608
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2610, metadata !DIExpression()), !dbg !2615
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !2617
  store i64 %1, ptr %0, align 8, !dbg !2617
  %_2.i.i = load i64, ptr %0, align 8, !dbg !2617, !noundef !18
  %_0.i.i = trunc i64 %_2.i.i to i32, !dbg !2617
  %_0.i = icmp eq i32 %_0.i.i, 1, !dbg !2618
  br i1 %_0.i, label %bb2, label %bb3, !dbg !2619

bb3:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_1dd227ab452b26fb141a985f487cd916, i64 30, ptr align 8 @alloc_6c3c42021e7756f5861e6591db943580) #9, !dbg !2620
  unreachable, !dbg !2620

bb2:                                              ; preds = %start
  %_7.0 = sub i64 %align, 1, !dbg !2621
  %_7.1 = icmp ult i64 %align, 1, !dbg !2621
  %2 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !2621
  br i1 %2, label %panic, label %bb4, !dbg !2621

bb4:                                              ; preds = %bb2
  %_5 = xor i64 %_7.0, -1, !dbg !2622
  %_0 = and i64 %addr, %_5, !dbg !2623
  ret i64 %_0, !dbg !2624

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_31b064eb4625d2ea0d173dfc0e5c6251) #9, !dbg !2621
  unreachable, !dbg !2621
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h19b9bad2fb929f3aE"(i16 %sel) unnamed_addr #1 !dbg !2625 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !2637, metadata !DIExpression()), !dbg !2638
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !2639, metadata !DIExpression()), !dbg !2645
  %_0.i = zext i16 %sel to i64, !dbg !2647
  %0 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %_0.i), !dbg !2648, !srcloc !2649
  ret void, !dbg !2650
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h6362bbf11da43114E"() unnamed_addr #1 !dbg !2651 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !2656, !srcloc !2657
  ret void, !dbg !2658
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17h73a3132ef87fea6dE(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") align 8 %_0, i16 %pcid) unnamed_addr #1 !dbg !2659 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !2685, metadata !DIExpression()), !dbg !2686
  %_2 = icmp uge i16 %pcid, 4096, !dbg !2687
  br i1 %_2, label %bb1, label %bb2, !dbg !2687

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !2688
  %0 = load i16, ptr %_4, align 2, !dbg !2689, !noundef !18
  %1 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %_0, i32 0, i32 1, !dbg !2689
  store i16 %0, ptr %1, align 8, !dbg !2689
  store ptr null, ptr %_0, align 8, !dbg !2689
  br label %bb3, !dbg !2690

bb1:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 0, !dbg !2691
  store ptr @alloc_7254953a5374c7a7a7fc525c828c4afa, ptr %2, align 8, !dbg !2691
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_0, i32 0, i32 1, !dbg !2691
  store i64 22, ptr %3, align 8, !dbg !2691
  br label %bb3, !dbg !2690

bb3:                                              ; preds = %bb1, %bb2
  ret void, !dbg !2692
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17h7734008663746f20E(ptr align 2 %self) unnamed_addr #1 !dbg !2693 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2699, metadata !DIExpression()), !dbg !2700
  %_0 = load i16, ptr %self, align 2, !dbg !2701, !noundef !18
  ret i16 %_0, !dbg !2702
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17he7bfc614ed8786f7E(i8 %n) unnamed_addr #1 !dbg !2703 {
start:
  %n.dbg.spill = alloca i8, align 1
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %_0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !2722, metadata !DIExpression()), !dbg !2723
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !2724

bb1:                                              ; preds = %start
  store i8 4, ptr %_0, align 1, !dbg !2725
  br label %bb6, !dbg !2725

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !2726
  %0 = load i8, ptr %_2, align 1, !dbg !2727, !range !1068, !noundef !18
  store i8 %0, ptr %_0, align 1, !dbg !2727
  br label %bb6, !dbg !2728

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !2729
  %1 = load i8, ptr %_3, align 1, !dbg !2730, !range !1068, !noundef !18
  store i8 %1, ptr %_0, align 1, !dbg !2730
  br label %bb6, !dbg !2731

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !2732
  %2 = load i8, ptr %_4, align 1, !dbg !2733, !range !1068, !noundef !18
  store i8 %2, ptr %_0, align 1, !dbg !2733
  br label %bb6, !dbg !2734

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !2735
  %3 = load i8, ptr %_5, align 1, !dbg !2736, !range !1068, !noundef !18
  store i8 %3, ptr %_0, align 1, !dbg !2736
  br label %bb6, !dbg !2737

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3, %bb2
  %4 = load i8, ptr %_0, align 1, !dbg !2738, !range !1064, !noundef !18
  ret i8 %4, !dbg !2738
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h49d30e525edc34d8E(i8 %0) unnamed_addr #1 !dbg !2739 {
start:
  %_0 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !2744, metadata !DIExpression()), !dbg !2745
  %1 = load i8, ptr %self, align 1, !dbg !2746, !range !1068, !noundef !18
  %_2 = zext i8 %1 to i64, !dbg !2746
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !2747

bb2:                                              ; preds = %start
  unreachable, !dbg !2746

bb3:                                              ; preds = %start
  store i8 0, ptr %_0, align 1, !dbg !2748
  br label %bb6, !dbg !2748

bb4:                                              ; preds = %start
  store i8 1, ptr %_0, align 1, !dbg !2749
  br label %bb6, !dbg !2749

bb5:                                              ; preds = %start
  store i8 2, ptr %_0, align 1, !dbg !2750
  br label %bb6, !dbg !2750

bb1:                                              ; preds = %start
  store i8 3, ptr %_0, align 1, !dbg !2751
  br label %bb6, !dbg !2751

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %2 = load i8, ptr %_0, align 1, !dbg !2752, !noundef !18
  ret i8 %2, !dbg !2752
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17h670cb3e89272d848E(i8 %0) unnamed_addr #1 !dbg !2753 {
start:
  %_0 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !2761, metadata !DIExpression()), !dbg !2762
  %1 = load i8, ptr %n, align 1, !dbg !2763, !range !1068, !noundef !18
  %_2 = zext i8 %1 to i64, !dbg !2763
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !2764

bb2:                                              ; preds = %start
  unreachable, !dbg !2763

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !2765
  br label %bb6, !dbg !2765

bb4:                                              ; preds = %start
  store i64 2, ptr %_0, align 8, !dbg !2766
  br label %bb6, !dbg !2766

bb5:                                              ; preds = %start
  store i64 4, ptr %_0, align 8, !dbg !2767
  br label %bb6, !dbg !2767

bb1:                                              ; preds = %start
  store i64 8, ptr %_0, align 8, !dbg !2768
  br label %bb6, !dbg !2768

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %2 = load i64, ptr %_0, align 8, !dbg !2769, !noundef !18
  ret i64 %2, !dbg !2769
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h3b1f777801501c0fE(i8 %0) unnamed_addr #1 !dbg !2770 {
start:
  %_0 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !2778, metadata !DIExpression()), !dbg !2779
  %1 = load i8, ptr %n, align 1, !dbg !2780, !range !1068, !noundef !18
  %_2 = zext i8 %1 to i64, !dbg !2780
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !2781

bb2:                                              ; preds = %start
  unreachable, !dbg !2780

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !2782
  br label %bb6, !dbg !2782

bb4:                                              ; preds = %start
  store i64 4, ptr %_0, align 8, !dbg !2783
  br label %bb6, !dbg !2783

bb5:                                              ; preds = %start
  store i64 16, ptr %_0, align 8, !dbg !2784
  br label %bb6, !dbg !2784

bb1:                                              ; preds = %start
  store i64 64, ptr %_0, align 8, !dbg !2785
  br label %bb6, !dbg !2785

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %2 = load i64, ptr %_0, align 8, !dbg !2786, !noundef !18
  ret i64 %2, !dbg !2786
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h1ec14e73570d353dE(i8 %0) unnamed_addr #1 !dbg !2787 {
start:
  %_0 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !2790, metadata !DIExpression()), !dbg !2791
  %1 = load i8, ptr %n, align 1, !dbg !2792, !range !1068, !noundef !18
  %_2 = zext i8 %1 to i64, !dbg !2792
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !2793

bb2:                                              ; preds = %start
  unreachable, !dbg !2792

bb3:                                              ; preds = %start
  store i64 2, ptr %_0, align 8, !dbg !2794
  br label %bb6, !dbg !2794

bb4:                                              ; preds = %start
  store i64 8, ptr %_0, align 8, !dbg !2795
  br label %bb6, !dbg !2795

bb5:                                              ; preds = %start
  store i64 32, ptr %_0, align 8, !dbg !2796
  br label %bb6, !dbg !2796

bb1:                                              ; preds = %start
  store i64 128, ptr %_0, align 8, !dbg !2797
  br label %bb6, !dbg !2797

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %2 = load i64, ptr %_0, align 8, !dbg !2798, !noundef !18
  ret i64 %2, !dbg !2798
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hb71c43446c3cbe1eE(i64 %bits) unnamed_addr #1 !dbg !2799 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %_0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !2804, metadata !DIExpression()), !dbg !2805
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !2806

bb1:                                              ; preds = %start
  store i8 4, ptr %_0, align 1, !dbg !2807
  br label %bb6, !dbg !2807

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !2808
  %0 = load i8, ptr %_2, align 1, !dbg !2809, !range !1068, !noundef !18
  store i8 %0, ptr %_0, align 1, !dbg !2809
  br label %bb6, !dbg !2810

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !2811
  %1 = load i8, ptr %_3, align 1, !dbg !2812, !range !1068, !noundef !18
  store i8 %1, ptr %_0, align 1, !dbg !2812
  br label %bb6, !dbg !2813

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !2814
  %2 = load i8, ptr %_4, align 1, !dbg !2815, !range !1068, !noundef !18
  store i8 %2, ptr %_0, align 1, !dbg !2815
  br label %bb6, !dbg !2816

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !2817
  %3 = load i8, ptr %_5, align 1, !dbg !2818, !range !1068, !noundef !18
  store i8 %3, ptr %_0, align 1, !dbg !2818
  br label %bb6, !dbg !2819

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3, %bb2
  %4 = load i8, ptr %_0, align 1, !dbg !2820, !range !1064, !noundef !18
  ret i8 %4, !dbg !2820
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h3a3bcb2675d73557E(i8 %n) unnamed_addr #1 !dbg !2821 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %_0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !2826, metadata !DIExpression()), !dbg !2829
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h49d30e525edc34d8E(i8 %n) #8, !dbg !2830
  %0 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !2831
  %_6.0 = extractvalue { i8, i1 } %0, 0, !dbg !2831
  %_6.1 = extractvalue { i8, i1 } %0, 1, !dbg !2831
  %1 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !2831
  br i1 %1, label %panic, label %bb2, !dbg !2831

bb2:                                              ; preds = %start
  %2 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !2832
  %_7.0 = extractvalue { i8, i1 } %2, 0, !dbg !2832
  %_7.1 = extractvalue { i8, i1 } %2, 1, !dbg !2832
  %3 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !2832
  br i1 %3, label %panic1, label %bb3, !dbg !2832

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.6, i64 33, ptr align 8 @alloc_fd892b713335a11b6e50d41506aef78b) #9, !dbg !2831
  unreachable, !dbg !2831

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !2832
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !2832
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !2827, metadata !DIExpression()), !dbg !2833
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !2834
  %_9.0 = extractvalue { i64, i1 } %4, 0, !dbg !2834
  %_9.1 = extractvalue { i64, i1 } %4, 1, !dbg !2834
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !2834
  br i1 %5, label %panic2, label %bb4, !dbg !2834

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_d7e1297ed419dadf31c97c98347b60a9) #9, !dbg !2832
  unreachable, !dbg !2832

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %_0, align 8, !dbg !2835
  %6 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2835
  store i64 %_9.0, ptr %6, align 8, !dbg !2835
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2836
  %8 = load i64, ptr %7, align 8, !dbg !2836, !noundef !18
  %9 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2836
  %10 = load i64, ptr %9, align 8, !dbg !2836, !noundef !18
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !2836
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !2836
  ret { i64, i64 } %12, !dbg !2836

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_c29077eb886a715156b950584731af34) #9, !dbg !2834
  unreachable, !dbg !2834
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17h64a4972855057f0fE(i64 %size) unnamed_addr #1 !dbg !2837 {
start:
  %size.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %_0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !2842, metadata !DIExpression()), !dbg !2843
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !2844

bb1:                                              ; preds = %start
  store i8 4, ptr %_0, align 1, !dbg !2845
  br label %bb6, !dbg !2845

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !2846
  %0 = load i8, ptr %_2, align 1, !dbg !2847, !range !1068, !noundef !18
  store i8 %0, ptr %_0, align 1, !dbg !2847
  br label %bb6, !dbg !2848

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !2849
  %1 = load i8, ptr %_3, align 1, !dbg !2850, !range !1068, !noundef !18
  store i8 %1, ptr %_0, align 1, !dbg !2850
  br label %bb6, !dbg !2851

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !2852
  %2 = load i8, ptr %_4, align 1, !dbg !2853, !range !1068, !noundef !18
  store i8 %2, ptr %_0, align 1, !dbg !2853
  br label %bb6, !dbg !2854

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !2855
  %3 = load i8, ptr %_5, align 1, !dbg !2856, !range !1068, !noundef !18
  store i8 %3, ptr %_0, align 1, !dbg !2856
  br label %bb6, !dbg !2857

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3, %bb2
  %4 = load i8, ptr %_0, align 1, !dbg !2858, !range !1064, !noundef !18
  ret i8 %4, !dbg !2858
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17hac9e6b3a7f489470E(i64 %bits) unnamed_addr #1 !dbg !2859 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %_0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !2864, metadata !DIExpression()), !dbg !2865
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !2866

bb1:                                              ; preds = %start
  store i8 4, ptr %_0, align 1, !dbg !2867
  br label %bb6, !dbg !2867

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !2868
  %0 = load i8, ptr %_2, align 1, !dbg !2869, !range !1068, !noundef !18
  store i8 %0, ptr %_0, align 1, !dbg !2869
  br label %bb6, !dbg !2870

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !2871
  %1 = load i8, ptr %_3, align 1, !dbg !2872, !range !1068, !noundef !18
  store i8 %1, ptr %_0, align 1, !dbg !2872
  br label %bb6, !dbg !2873

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !2874
  %2 = load i8, ptr %_4, align 1, !dbg !2875, !range !1068, !noundef !18
  store i8 %2, ptr %_0, align 1, !dbg !2875
  br label %bb6, !dbg !2876

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !2877
  %3 = load i8, ptr %_5, align 1, !dbg !2878, !range !1068, !noundef !18
  store i8 %3, ptr %_0, align 1, !dbg !2878
  br label %bb6, !dbg !2879

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3, %bb2
  %4 = load i8, ptr %_0, align 1, !dbg !2880, !range !1064, !noundef !18
  ret i8 %4, !dbg !2880
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17hea13b30c8f5516efE(i8 %n) unnamed_addr #1 !dbg !2881 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %_0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !2884, metadata !DIExpression()), !dbg !2887
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h49d30e525edc34d8E(i8 %n) #8, !dbg !2888
  %0 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !2889
  %_6.0 = extractvalue { i8, i1 } %0, 0, !dbg !2889
  %_6.1 = extractvalue { i8, i1 } %0, 1, !dbg !2889
  %1 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !2889
  br i1 %1, label %panic, label %bb2, !dbg !2889

bb2:                                              ; preds = %start
  %2 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !2890
  %_7.0 = extractvalue { i8, i1 } %2, 0, !dbg !2890
  %_7.1 = extractvalue { i8, i1 } %2, 1, !dbg !2890
  %3 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !2890
  br i1 %3, label %panic1, label %bb3, !dbg !2890

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.6, i64 33, ptr align 8 @alloc_fc06f75d869c0562fc1269cc0d5aa7dc) #9, !dbg !2889
  unreachable, !dbg !2889

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !2890
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !2890
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !2885, metadata !DIExpression()), !dbg !2891
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !2892
  %_9.0 = extractvalue { i64, i1 } %4, 0, !dbg !2892
  %_9.1 = extractvalue { i64, i1 } %4, 1, !dbg !2892
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !2892
  br i1 %5, label %panic2, label %bb4, !dbg !2892

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_33aacd96b15acbfdbca2601f0d702e05) #9, !dbg !2890
  unreachable, !dbg !2890

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %_0, align 8, !dbg !2893
  %6 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2893
  store i64 %_9.0, ptr %6, align 8, !dbg !2893
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !2894
  %8 = load i64, ptr %7, align 8, !dbg !2894, !noundef !18
  %9 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !2894
  %10 = load i64, ptr %9, align 8, !dbg !2894, !noundef !18
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !2894
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !2894
  ret { i64, i64 } %12, !dbg !2894

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_b960c65de708d45193bbbcbacfc0ab36) #9, !dbg !2892
  unreachable, !dbg !2892
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h9335450bac159462E"(i64 %0) unnamed_addr #1 !dbg !2895 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !2903, metadata !DIExpression()), !dbg !2904
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7566c46f128b625eE(ptr align 8 %dr7_flags) #8, !dbg !2905
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %_0 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17ha4d108c2e2fdefd2E(i64 %_2) #8, !dbg !2906
  ret i64 %_0, !dbg !2907
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h59b10aebb0948d69E() unnamed_addr #1 !dbg !2908 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_11 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !2917
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !2913, metadata !DIExpression()), !dbg !2918
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h9f86c83d0982c01fE() #8, !dbg !2919
  store i64 %0, ptr %_11, align 8, !dbg !2919
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7566c46f128b625eE(ptr align 8 %_11) #8, !dbg !2919
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !2919
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !2915, metadata !DIExpression()), !dbg !2920
  %_0 = or i64 4294901760, %flag_valid_bits, !dbg !2921
  ret i64 %_0, !dbg !2922
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17ha4d108c2e2fdefd2E(i64 %bits) unnamed_addr #0 !dbg !2923 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !2928, metadata !DIExpression()), !dbg !2929
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h59b10aebb0948d69E() #8, !dbg !2930
  %_2 = and i64 %bits, %_3, !dbg !2931
  store i64 %_2, ptr %_0, align 8, !dbg !2932
  %0 = load i64, ptr %_0, align 8, !dbg !2933, !noundef !18
  ret i64 %0, !dbg !2933
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17h032a05f0f0a15162E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !2934 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2940, metadata !DIExpression()), !dbg !2944
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !2941, metadata !DIExpression()), !dbg !2945
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h3a3bcb2675d73557E(i8 %n) #8, !dbg !2946
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !2946
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !2946
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h2f217ad10ee0b965E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !2947
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !2947
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !2942, metadata !DIExpression()), !dbg !2948
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hb71c43446c3cbe1eE(i64 %condition) #8, !dbg !2949, !range !1064
; call core::option::Option<T>::expect
  %_0 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hfd65b8b847252be1E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_61909a79186920b0572050d46536b500) #8, !dbg !2949, !range !1068
  ret i8 %_0, !dbg !2950
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17h138fe8f4302dce62E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !2951 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2957, metadata !DIExpression()), !dbg !2960
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !2958, metadata !DIExpression()), !dbg !2961
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !2959, metadata !DIExpression()), !dbg !2962
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h3a3bcb2675d73557E(i8 %n) #8, !dbg !2963
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !2963
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !2963
  %_8 = load i8, ptr %condition, align 1, !dbg !2964, !range !1068, !noundef !18
  %_9 = icmp ule i8 %_8, 3, !dbg !2964
  call void @llvm.assume(i1 %_9), !dbg !2964
  %_7 = zext i8 %_8 to i64, !dbg !2964
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !2965
  ret void, !dbg !2966
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17h2f4a95266fe92f3dE(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !2967 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2972, metadata !DIExpression()), !dbg !2976
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !2973, metadata !DIExpression()), !dbg !2977
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17hea13b30c8f5516efE(i8 %n) #8, !dbg !2978
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !2978
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !2978
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h2f217ad10ee0b965E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !2979
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !2979
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !2974, metadata !DIExpression()), !dbg !2980
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17hac9e6b3a7f489470E(i64 %size) #8, !dbg !2981, !range !1064
; call core::option::Option<T>::expect
  %_0 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17he8d275685f9eec77E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_d6c4f26a57c04ff64f073816cafe8df5) #8, !dbg !2981, !range !1068
  ret i8 %_0, !dbg !2982
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17h398823373143d1e6E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !2983 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2988, metadata !DIExpression()), !dbg !2991
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !2989, metadata !DIExpression()), !dbg !2992
  call void @llvm.dbg.declare(metadata ptr %size, metadata !2990, metadata !DIExpression()), !dbg !2993
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17hea13b30c8f5516efE(i8 %n) #8, !dbg !2994
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !2994
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !2994
  %_8 = load i8, ptr %size, align 1, !dbg !2995, !range !1068, !noundef !18
  %_9 = icmp ule i8 %_8, 3, !dbg !2995
  call void @llvm.assume(i1 %_9), !dbg !2995
  %_7 = zext i8 %_8 to i64, !dbg !2995
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !2996
  ret void, !dbg !2997
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17haec45a05bb641ed1E(i16 %self) unnamed_addr #0 !dbg !2998 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3004, metadata !DIExpression()), !dbg !3005
  %_0 = lshr i16 %self, 3, !dbg !3006
  ret i16 %_0, !dbg !3007
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h078268f70aef99ceE(i16 %0) unnamed_addr #0 !dbg !3008 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3013, metadata !DIExpression()), !dbg !3014
  store i64 0, ptr %_4, align 8, !dbg !3015
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !3015
  store i64 2, ptr %1, align 8, !dbg !3015
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !3016
  %3 = load i64, ptr %2, align 8, !dbg !3016, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !3016
  %5 = load i64, ptr %4, align 8, !dbg !3016, !noundef !18
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h7b08017188b0c65cE"(ptr align 2 %self, i64 %3, i64 %5) #8, !dbg !3016
; call x86_64::PrivilegeLevel::from_u16
  %_0 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h6b11513efafcd169E(i16 %_2) #8, !dbg !3017, !range !1068
  ret i8 %_0, !dbg !3018
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17ha519ef994fe05a8bE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3019 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3025, metadata !DIExpression()), !dbg !3035
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3026, metadata !DIExpression()), !dbg !3036
  call void @llvm.dbg.declare(metadata ptr %s, metadata !3027, metadata !DIExpression()), !dbg !3037
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h866cbd36ab0d2ce0E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") align 8 %s, ptr align 8 %f, ptr align 1 @alloc_68b53946c4c55386499e149134f17041, i64 15) #8, !dbg !3038
  %_11 = load i16, ptr %self, align 2, !dbg !3039, !noundef !18
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17haec45a05bb641ed1E(i16 %_11) #8, !dbg !3039
  store i16 %0, ptr %_10, align 2, !dbg !3039
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_10, ptr align 8 @vtable.7) #8, !dbg !3040
  %_18 = load i16, ptr %self, align 2, !dbg !3041, !noundef !18
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h078268f70aef99ceE(i16 %_18) #8, !dbg !3041, !range !1068
  store i8 %1, ptr %_17, align 1, !dbg !3041
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_e86631b0558238251612cc9fea7a4632, i64 3, ptr align 1 %_17, ptr align 8 @vtable.8) #8, !dbg !3042
; call core::fmt::builders::DebugStruct::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h40953445fbbd3157E(ptr align 8 %s) #8, !dbg !3043
  ret i1 %_0, !dbg !3044
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h550aace81eeafc10E(ptr sret(%"structures::DescriptorTablePointer") align 2 %_0, ptr align 8 %self) unnamed_addr #1 !dbg !3045 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3064, metadata !DIExpression()), !dbg !3065
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %0, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3066, metadata !DIExpression()), !dbg !3080
  %_3 = ptrtoint ptr %self to i64, !dbg !3082
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E(i64 %_3) #8, !dbg !3083
  %1 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !3084
  %_10 = load i64, ptr %1, align 8, !dbg !3084, !noundef !18
  %2 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !3084
  %_12.0 = extractvalue { i64, i1 } %2, 0, !dbg !3084
  %_12.1 = extractvalue { i64, i1 } %2, 1, !dbg !3084
  %3 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !3084
  br i1 %3, label %panic, label %bb4, !dbg !3084

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !3085
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !3085
  %4 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !3085
  br i1 %4, label %panic1, label %bb5, !dbg !3085

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.6, i64 33, ptr align 8 @alloc_c8c57a72b80802bef58088d69fac92f9) #9, !dbg !3084
  unreachable, !dbg !3084

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !3085
  store i16 %_7, ptr %_0, align 2, !dbg !3086
  %5 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %_0, i32 0, i32 1, !dbg !3086
  store i64 %_2, ptr %5, align 2, !dbg !3086
  ret void, !dbg !3087

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_c17eb582e89018e1f695609040712501) #9, !dbg !3085
  unreachable, !dbg !3085
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h7502dcfbcca5d456E(ptr sret(%"structures::DescriptorTablePointer") align 2 %_0, ptr align 16 %self) unnamed_addr #1 !dbg !3088 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3229, metadata !DIExpression()), !dbg !3230
  %_3 = ptrtoint ptr %self to i64, !dbg !3231
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E(i64 %_3) #8, !dbg !3232
  %_8.0 = sub i64 4096, 1, !dbg !3233
  %_8.1 = icmp ult i64 4096, 1, !dbg !3233
  %0 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !3233
  br i1 %0, label %panic, label %bb3, !dbg !3233

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !3233
  store i16 %_5, ptr %_0, align 2, !dbg !3234
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %_0, i32 0, i32 1, !dbg !3234
  store i64 %_2, ptr %1, align 2, !dbg !3234
  ret void, !dbg !3235

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_0e72a2b8a97f3020caa2c44104bf74e9) #9, !dbg !3233
  unreachable, !dbg !3233
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h2bb059203d0f2f26E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3236 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %_0.i = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca { i64, i64 }, align 8
  %_20 = alloca i8, align 1
  %_19 = alloca %"core::fmt::rt::Placeholder", align 8
  %_18 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca [1 x { ptr, ptr }], align 8
  %_9 = alloca %"core::fmt::Arguments<'_>", align 8
  %_5 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3242, metadata !DIExpression()), !dbg !3244
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3243, metadata !DIExpression()), !dbg !3245
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17heae65636ed082746E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") align 8 %_5, ptr align 8 %f, ptr align 1 @alloc_e4f31a51fd47bc2f17c44c45ea3d42a8, i64 12) #8, !dbg !3246
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !3247, metadata !DIExpression()), !dbg !3253
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !3255, metadata !DIExpression()), !dbg !3263
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h8f68270a7a8e5139E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !3262, metadata !DIExpression()), !dbg !3265
  store ptr %self, ptr %_0.i, align 8, !dbg !3266
  %0 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !3266
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h8f68270a7a8e5139E", ptr %0, align 8, !dbg !3266
  %1 = load ptr, ptr %_0.i, align 8, !dbg !3267, !nonnull !18, !align !2114, !noundef !18
  %2 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !3267
  %3 = load ptr, ptr %2, align 8, !dbg !3267, !nonnull !18, !noundef !18
  %4 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !3267
  %5 = insertvalue { ptr, ptr } %4, ptr %3, 1, !dbg !3267
  %_0.0.i = extractvalue { ptr, ptr } %5, 0, !dbg !3268
  %_0.1.i = extractvalue { ptr, ptr } %5, 1, !dbg !3268
  %_14.0 = extractvalue { ptr, ptr } %5, 0, !dbg !3269
  %_14.1 = extractvalue { ptr, ptr } %5, 1, !dbg !3269
  %6 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_13, i64 0, i64 0, !dbg !3269
  %7 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 0, !dbg !3269
  store ptr %_14.0, ptr %7, align 8, !dbg !3269
  %8 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 1, !dbg !3269
  store ptr %_14.1, ptr %8, align 8, !dbg !3269
  store i8 3, ptr %_20, align 1, !dbg !3269
  store i64 2, ptr %_21, align 8, !dbg !3269
  %9 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !3269
  store i64 6, ptr %9, align 8, !dbg !3269
  store i64 0, ptr %_22, align 8, !dbg !3269
  %10 = load i8, ptr %_20, align 1, !dbg !3269, !range !1068, !noundef !18
  %11 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !3269
  %12 = load i64, ptr %11, align 8, !dbg !3269, !range !428, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !3269
  %14 = load i64, ptr %13, align 8, !dbg !3269
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !3269
  %16 = load i64, ptr %15, align 8, !dbg !3269, !range !428, !noundef !18
  %17 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !3269
  %18 = load i64, ptr %17, align 8, !dbg !3269
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !2117, metadata !DIExpression()), !dbg !3270
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !2123, metadata !DIExpression()), !dbg !3272
  store i8 %10, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !2124, metadata !DIExpression()), !dbg !3273
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !2125, metadata !DIExpression()), !dbg !3274
  store i64 %12, ptr %precision.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %14, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !2126, metadata !DIExpression()), !dbg !3275
  store i64 %16, ptr %width.dbg.spill.i, align 8
  %20 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %18, ptr %20, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !2127, metadata !DIExpression()), !dbg !3276
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 2, !dbg !3277
  store i64 0, ptr %21, align 8, !dbg !3277
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 3, !dbg !3277
  store i32 32, ptr %22, align 8, !dbg !3277
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 5, !dbg !3277
  store i8 %10, ptr %23, align 8, !dbg !3277
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 4, !dbg !3277
  store i32 12, ptr %24, align 4, !dbg !3277
  store i64 %12, ptr %_19, align 8, !dbg !3277
  %25 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !3277
  store i64 %14, ptr %25, align 8, !dbg !3277
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_19, i32 0, i32 1, !dbg !3277
  store i64 %16, ptr %26, align 8, !dbg !3277
  %27 = getelementptr inbounds { i64, i64 }, ptr %26, i32 0, i32 1, !dbg !3277
  store i64 %18, ptr %27, align 8, !dbg !3277
  %28 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_18, i64 0, i64 0, !dbg !3269
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %28, ptr align 8 %_19, i64 56, i1 false), !dbg !3269
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_9, ptr align 8 @alloc_b99730e73100e73a81f4fbfe74b3821d, i64 1, ptr align 8 %_13, i64 1, ptr align 8 %_18, i64 1) #8, !dbg !3269
; call core::fmt::builders::DebugTuple::field
  %_3 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h10495ca45c63f0e3E(ptr align 8 %_5, ptr align 1 %_9, ptr align 8 @vtable.5) #8, !dbg !3246
; call core::fmt::builders::DebugTuple::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17had1f364f6fe6ae4cE(ptr align 8 %_3) #8, !dbg !3246
  ret i1 %_0, !dbg !3278
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a00628186f313c0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3279 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3284, metadata !DIExpression()), !dbg !3288
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3285, metadata !DIExpression()), !dbg !3289
  call void @llvm.dbg.declare(metadata ptr %s, metadata !3286, metadata !DIExpression()), !dbg !3290
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h866cbd36ab0d2ce0E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") align 8 %s, ptr align 8 %f, ptr align 1 @alloc_e71a923bae6df041e4ac800a90cb99ae, i64 19) #8, !dbg !3291
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_0108bad256caff3a6d09567ec08a0c56, i64 19, ptr align 1 %self, ptr align 8 @vtable.9) #8, !dbg !3292
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !3293
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_02bbc211fe818b05a25d8f6c720e2768, i64 12, ptr align 1 %_14, ptr align 8 @vtable.a) #8, !dbg !3294
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !3295
  %_21 = load i64, ptr %0, align 8, !dbg !3295, !noundef !18
  store i64 %_21, ptr %_20, align 8, !dbg !3296
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_2f98d55e1b5aebe56034024a66fad658, i64 9, ptr align 1 %_20, ptr align 8 @vtable.b) #8, !dbg !3297
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !3298
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_9cbc566b638aecc8681b4c3c80402332, i64 13, ptr align 1 %_26, ptr align 8 @vtable.9) #8, !dbg !3299
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !3300
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_de03fddf23205a05ee3f3983d6bd1aa4, i64 13, ptr align 1 %_31, ptr align 8 @vtable.a) #8, !dbg !3301
; call core::fmt::builders::DebugStruct::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h40953445fbbd3157E(ptr align 8 %s) #8, !dbg !3302
  ret i1 %_0, !dbg !3303
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17hf20057f4c22a7db2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3304 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %_0.i = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_14 = alloca i8, align 1
  %_13 = alloca %"core::fmt::rt::Placeholder", align 8
  %_12 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3310, metadata !DIExpression()), !dbg !3312
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3311, metadata !DIExpression()), !dbg !3313
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !2092, metadata !DIExpression()), !dbg !3314
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !2101, metadata !DIExpression()), !dbg !3316
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !2108, metadata !DIExpression()), !dbg !3318
  store ptr %self, ptr %_0.i, align 8, !dbg !3319
  %0 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !3319
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE", ptr %0, align 8, !dbg !3319
  %1 = load ptr, ptr %_0.i, align 8, !dbg !3320, !nonnull !18, !align !2114, !noundef !18
  %2 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !3320
  %3 = load ptr, ptr %2, align 8, !dbg !3320, !nonnull !18, !noundef !18
  %4 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !3320
  %5 = insertvalue { ptr, ptr } %4, ptr %3, 1, !dbg !3320
  %_0.0.i = extractvalue { ptr, ptr } %5, 0, !dbg !3321
  %_0.1.i = extractvalue { ptr, ptr } %5, 1, !dbg !3321
  %_8.0 = extractvalue { ptr, ptr } %5, 0, !dbg !3322
  %_8.1 = extractvalue { ptr, ptr } %5, 1, !dbg !3322
  %6 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !3322
  %7 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 0, !dbg !3322
  store ptr %_8.0, ptr %7, align 8, !dbg !3322
  %8 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 1, !dbg !3322
  store ptr %_8.1, ptr %8, align 8, !dbg !3322
  store i8 3, ptr %_14, align 1, !dbg !3322
  store i64 2, ptr %_15, align 8, !dbg !3322
  store i64 2, ptr %_16, align 8, !dbg !3322
  %9 = load i8, ptr %_14, align 1, !dbg !3322, !range !1068, !noundef !18
  %10 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !3322
  %11 = load i64, ptr %10, align 8, !dbg !3322, !range !428, !noundef !18
  %12 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !3322
  %13 = load i64, ptr %12, align 8, !dbg !3322
  %14 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !3322
  %15 = load i64, ptr %14, align 8, !dbg !3322, !range !428, !noundef !18
  %16 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !3322
  %17 = load i64, ptr %16, align 8, !dbg !3322
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !2117, metadata !DIExpression()), !dbg !3323
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !2123, metadata !DIExpression()), !dbg !3325
  store i8 %9, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !2124, metadata !DIExpression()), !dbg !3326
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !2125, metadata !DIExpression()), !dbg !3327
  store i64 %11, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !2126, metadata !DIExpression()), !dbg !3328
  store i64 %15, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !2127, metadata !DIExpression()), !dbg !3329
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 2, !dbg !3330
  store i64 0, ptr %20, align 8, !dbg !3330
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 3, !dbg !3330
  store i32 32, ptr %21, align 8, !dbg !3330
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 5, !dbg !3330
  store i8 %9, ptr %22, align 8, !dbg !3330
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 4, !dbg !3330
  store i32 4, ptr %23, align 4, !dbg !3330
  store i64 %11, ptr %_13, align 8, !dbg !3330
  %24 = getelementptr inbounds { i64, i64 }, ptr %_13, i32 0, i32 1, !dbg !3330
  store i64 %13, ptr %24, align 8, !dbg !3330
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 1, !dbg !3330
  store i64 %15, ptr %25, align 8, !dbg !3330
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !3330
  store i64 %17, ptr %26, align 8, !dbg !3330
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_12, i64 0, i64 0, !dbg !3322
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_13, i64 56, i1 false), !dbg !3322
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_3, ptr align 8 @alloc_b99730e73100e73a81f4fbfe74b3821d, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !3322
; call core::fmt::Formatter::write_fmt
  %_0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hde8f93715d9c900cE(ptr align 8 %f, ptr align 8 %_3) #8, !dbg !3322
  ret i1 %_0, !dbg !3331
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17hce515a75c9763012E(i64 %value) unnamed_addr #1 !dbg !3332 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %_0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3353, metadata !DIExpression()), !dbg !3354
  %_2 = icmp ugt i64 %value, 65535, !dbg !3355
  br i1 %_2, label %bb1, label %bb2, !dbg !3355

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !3356
  %0 = load i64, ptr %_4, align 8, !dbg !3357, !noundef !18
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3357
  store i64 %0, ptr %1, align 8, !dbg !3357
  store i64 1, ptr %_0, align 8, !dbg !3357
  br label %bb3, !dbg !3358

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !3359
  br label %bb3, !dbg !3358

bb3:                                              ; preds = %bb1, %bb2
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3360
  %3 = load i64, ptr %2, align 8, !dbg !3360, !range !902, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3360
  %5 = load i64, ptr %4, align 8, !dbg !3360
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3360
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3360
  ret { i64, i64 } %7, !dbg !3360
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h9a8340313020a815E(i64 %value) unnamed_addr #1 !dbg !3361 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3366, metadata !DIExpression()), !dbg !3367
  %_3 = trunc i64 %value to i16, !dbg !3368
  %_2 = zext i16 %_3 to i64, !dbg !3368
  store i64 %_2, ptr %_0, align 8, !dbg !3369
  %0 = load i64, ptr %_0, align 8, !dbg !3370, !noundef !18
  ret i64 %0, !dbg !3370
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h4b50c7d25dede521E(ptr align 8 %self) unnamed_addr #1 !dbg !3371 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3377, metadata !DIExpression()), !dbg !3378
; call <u64 as bit_field::BitField>::get_bit
  %_0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h7dfd3dab7e76c857E"(ptr align 8 %self, i64 0) #8, !dbg !3379
  ret i1 %_0, !dbg !3380
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h96d40f7d019a4b36E(ptr align 8 %self) unnamed_addr #1 !dbg !3381 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3386, metadata !DIExpression()), !dbg !3387
  store i64 1, ptr %_4, align 8, !dbg !3388
  %0 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !3388
  store i64 3, ptr %0, align 8, !dbg !3388
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !3389
  %2 = load i64, ptr %1, align 8, !dbg !3389, !noundef !18
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !3389
  %4 = load i64, ptr %3, align 8, !dbg !3389, !noundef !18
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h2f217ad10ee0b965E"(ptr align 8 %self, i64 %2, i64 %4) #8, !dbg !3389
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !3390

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_a500d906b91607583596fa15e63c2ada, i64 40, ptr align 8 @alloc_4afc87a7d46a6527680a1fc34f2f7550) #9, !dbg !3391
  unreachable, !dbg !3391

bb3:                                              ; preds = %start
  store i8 0, ptr %_0, align 1, !dbg !3392
  br label %bb7, !dbg !3392

bb4:                                              ; preds = %start
  store i8 1, ptr %_0, align 1, !dbg !3393
  br label %bb7, !dbg !3393

bb5:                                              ; preds = %start
  store i8 2, ptr %_0, align 1, !dbg !3394
  br label %bb7, !dbg !3394

bb6:                                              ; preds = %start
  store i8 1, ptr %_0, align 1, !dbg !3395
  br label %bb7, !dbg !3395

bb7:                                              ; preds = %bb6, %bb5, %bb4, %bb3
  %5 = load i8, ptr %_0, align 1, !dbg !3396, !range !3397, !noundef !18
  ret i8 %5, !dbg !3396
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17hef6ff6f24f4cb6ccE(ptr align 8 %self) unnamed_addr #1 !dbg !3398 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3403, metadata !DIExpression()), !dbg !3404
  store i64 3, ptr %_3, align 8, !dbg !3405
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !3405
  store i64 16, ptr %0, align 8, !dbg !3405
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !3406
  %2 = load i64, ptr %1, align 8, !dbg !3406, !noundef !18
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !3406
  %4 = load i64, ptr %3, align 8, !dbg !3406, !noundef !18
; call <u64 as bit_field::BitField>::get_bits
  %_0 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h2f217ad10ee0b965E"(ptr align 8 %self, i64 %2, i64 %4) #8, !dbg !3406
  ret i64 %_0, !dbg !3407
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h61cfbc0eb14bf097E(ptr align 8 %self) unnamed_addr #1 !dbg !3408 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3411, metadata !DIExpression()), !dbg !3412
  %_2 = load i64, ptr %self, align 8, !dbg !3413, !noundef !18
  %_0 = icmp eq i64 %_2, 0, !dbg !3413
  ret i1 %_0, !dbg !3414
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17ha4db2baeadfa0d8eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3415 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3420, metadata !DIExpression()), !dbg !3424
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3421, metadata !DIExpression()), !dbg !3425
  call void @llvm.dbg.declare(metadata ptr %s, metadata !3422, metadata !DIExpression()), !dbg !3426
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h866cbd36ab0d2ce0E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") align 8 %s, ptr align 8 %f, ptr align 1 @alloc_a6367da77e994b4ff0ea0619c8436d5c, i64 14) #8, !dbg !3427
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h4b50c7d25dede521E(ptr align 8 %self) #8, !dbg !3428
  %1 = zext i1 %0 to i8, !dbg !3428
  store i8 %1, ptr %_10, align 1, !dbg !3428
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_2fe3f31e15728c16b767e62bf0bf59e0, i64 8, ptr align 1 %_10, ptr align 8 @vtable.c) #8, !dbg !3429
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h96d40f7d019a4b36E(ptr align 8 %self) #8, !dbg !3430, !range !3397
  store i8 %2, ptr %_16, align 1, !dbg !3430
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_dbb756e1649e203c973403d51947dc78, i64 16, ptr align 1 %_16, ptr align 8 @vtable.d) #8, !dbg !3431
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17hef6ff6f24f4cb6ccE(ptr align 8 %self) #8, !dbg !3432
  store i64 %3, ptr %_22, align 8, !dbg !3432
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_22, ptr align 8 @vtable.a) #8, !dbg !3433
; call core::fmt::builders::DebugStruct::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h40953445fbbd3157E(ptr align 8 %s) #8, !dbg !3434
  ret i1 %_0, !dbg !3435
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h0b5b7cce501a61cdE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") align 8 %_0, i64 %address) unnamed_addr #0 !dbg !3436 {
start:
  %0 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_3 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !3442, metadata !DIExpression()), !dbg !3443
; call x86_64::addr::PhysAddr::is_aligned
  %_2 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hfd7342c9549e5eabE(i64 %address, i64 4096) #8, !dbg !3444
  br i1 %_2, label %bb2, label %bb3, !dbg !3444

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !3445
  br label %bb5, !dbg !3446

bb2:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %1 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h671a415d9b1853c7E"(i64 %address) #8, !dbg !3447
  store i64 %1, ptr %0, align 8, !dbg !3447
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %0, i64 8, i1 false), !dbg !3447
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_0, i32 0, i32 1, !dbg !3448
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %_3, i64 8, i1 false), !dbg !3448
  store i64 0, ptr %_0, align 8, !dbg !3448
  br label %bb5, !dbg !3446

bb5:                                              ; preds = %bb2, %bb3
  ret void, !dbg !3446
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h96185428dbd59012E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") align 8 %_0, i64 %address) unnamed_addr #0 !dbg !3449 {
start:
  %0 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_3 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !3454, metadata !DIExpression()), !dbg !3455
; call x86_64::addr::PhysAddr::is_aligned
  %_2 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hfd7342c9549e5eabE(i64 %address, i64 1073741824) #8, !dbg !3456
  br i1 %_2, label %bb2, label %bb3, !dbg !3456

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !3457
  br label %bb5, !dbg !3458

bb2:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %1 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hdde90ad87cef6976E"(i64 %address) #8, !dbg !3459
  store i64 %1, ptr %0, align 8, !dbg !3459
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %0, i64 8, i1 false), !dbg !3459
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %_0, i32 0, i32 1, !dbg !3460
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %_3, i64 8, i1 false), !dbg !3460
  store i64 0, ptr %_0, align 8, !dbg !3460
  br label %bb5, !dbg !3458

bb5:                                              ; preds = %bb2, %bb3
  ret void, !dbg !3458
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17haf0d15d4762877c5E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") align 8 %_0, i64 %address) unnamed_addr #0 !dbg !3461 {
start:
  %0 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_3 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !3466, metadata !DIExpression()), !dbg !3467
; call x86_64::addr::PhysAddr::is_aligned
  %_2 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hfd7342c9549e5eabE(i64 %address, i64 2097152) #8, !dbg !3468
  br i1 %_2, label %bb2, label %bb3, !dbg !3468

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !3469
  br label %bb5, !dbg !3470

bb2:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %1 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h3affeb5ed2ce9fc3E"(i64 %address) #8, !dbg !3471
  store i64 %1, ptr %0, align 8, !dbg !3471
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %0, i64 8, i1 false), !dbg !3471
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %_0, i32 0, i32 1, !dbg !3472
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %_3, i64 8, i1 false), !dbg !3472
  store i64 0, ptr %_0, align 8, !dbg !3472
  br label %bb5, !dbg !3470

bb5:                                              ; preds = %bb2, %bb3
  ret void, !dbg !3470
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h0a30aecb1e25202fE"(i64 %address) unnamed_addr #0 !dbg !3473 {
start:
  %address.dbg.spill = alloca i64, align 8
  %_0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !3478, metadata !DIExpression()), !dbg !3479
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h9a89705d04ec5819E(i64 %address, i64 1073741824) #8, !dbg !3480
  store i64 %_2, ptr %_0, align 8, !dbg !3481
  %0 = load i64, ptr %_0, align 8, !dbg !3482
  ret i64 %0, !dbg !3482
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h453fe6a40a6e622aE"(i64 %address) unnamed_addr #0 !dbg !3483 {
start:
  %address.dbg.spill = alloca i64, align 8
  %_0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !3488, metadata !DIExpression()), !dbg !3489
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h9a89705d04ec5819E(i64 %address, i64 2097152) #8, !dbg !3490
  store i64 %_2, ptr %_0, align 8, !dbg !3491
  %0 = load i64, ptr %_0, align 8, !dbg !3492
  ret i64 %0, !dbg !3492
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h7ff87a86fa025119E"(i64 %address) unnamed_addr #0 !dbg !3493 {
start:
  %address.dbg.spill = alloca i64, align 8
  %_0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !3498, metadata !DIExpression()), !dbg !3499
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h9a89705d04ec5819E(i64 %address, i64 4096) #8, !dbg !3500
  store i64 %_2, ptr %_0, align 8, !dbg !3501
  %0 = load i64, ptr %_0, align 8, !dbg !3502
  ret i64 %0, !dbg !3502
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hcc566445237c4236E"(ptr align 8 %self) unnamed_addr #1 !dbg !3503 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3525, metadata !DIExpression()), !dbg !3526
  %_0 = load ptr, ptr %self, align 8, !dbg !3527, !nonnull !18, !align !3528, !noundef !18
  ret ptr %_0, !dbg !3529
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17hbe190e079c15d360E"(ptr align 8 %self) unnamed_addr #1 !dbg !3530 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3537, metadata !DIExpression()), !dbg !3538
  %_0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !3539
  ret ptr %_0, !dbg !3540
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h43f339be51ca2926E(ptr align 8 %self) unnamed_addr #1 !dbg !3541 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3551, metadata !DIExpression()), !dbg !3552
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_0 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hcc566445237c4236E"(ptr align 8 %self) #8, !dbg !3553
  ret ptr %_0, !dbg !3554
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h0cd535c53d6ea54eE(ptr align 8 %self) unnamed_addr #1 !dbg !3555 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3561, metadata !DIExpression()), !dbg !3562
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17hbe190e079c15d360E"(ptr align 8 %self) #8, !dbg !3563
  %_0 = load i64, ptr %_2, align 8, !dbg !3563, !noundef !18
  ret i64 %_0, !dbg !3564
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hdb08b74db7fb8161E"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !3565 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3570, metadata !DIExpression()), !dbg !3574
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !3571, metadata !DIExpression()), !dbg !3575
  %_4 = load i64, ptr %self, align 8, !dbg !3576, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !3577
  %3 = load i64, ptr %1, align 8, !dbg !3577
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hb20672c46db6bb85E"(i64 %3) #8, !dbg !3577
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417hae21028b2c26c1d2E(i64 %_6) #8, !dbg !3577
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hc9f93c20b77a176aE"(i64 %_4, i64 %_5) #8, !dbg !3576
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !3576
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !3572, metadata !DIExpression()), !dbg !3578
; call x86_64::addr::VirtAddr::as_mut_ptr
  %_0 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %virt) #8, !dbg !3579
  ret ptr %_0, !dbg !3580
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h0e9d191dd149d76eE(ptr align 8 %self) unnamed_addr #1 !dbg !3581 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3592, metadata !DIExpression()), !dbg !3593
  %_0 = load ptr, ptr %self, align 8, !dbg !3594, !nonnull !18, !align !3528, !noundef !18
  ret ptr %_0, !dbg !3595
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h3ef8f887ff485dd8E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !3596 {
start:
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_40 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_39 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_32 = alloca ptr, align 8
  %_29 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_28 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_27 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_26 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_8 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_7 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3600, metadata !DIExpression()), !dbg !3623
  call void @llvm.dbg.declare(metadata ptr %page, metadata !3601, metadata !DIExpression()), !dbg !3624
  call void @llvm.dbg.declare(metadata ptr %val, metadata !3609, metadata !DIExpression()), !dbg !3625
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !3613, metadata !DIExpression()), !dbg !3626
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !3615, metadata !DIExpression()), !dbg !3627
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !3617, metadata !DIExpression()), !dbg !3628
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !3621, metadata !DIExpression()), !dbg !3629
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !3630
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !3602, metadata !DIExpression()), !dbg !3631
  %_41 = load ptr, ptr %self, align 8, !dbg !3632, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !3633
  %7 = load i64, ptr %5, align 8, !dbg !3633
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E"(i64 %7) #8, !dbg !3633
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p4_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_41, i16 %_6, ptr align 8 @alloc_d212c5e63660a9c817fcae3058fe326d) #8, !dbg !3634
  store ptr %p4_entry, ptr %p4_entry.dbg.spill, align 8, !dbg !3634
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !3605, metadata !DIExpression()), !dbg !3635
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_9, ptr align 8 %p4_entry) #8, !dbg !3636
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hef67ee25afc42ed5E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_8, ptr align 8 %_9) #8, !dbg !3636
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_7, ptr align 8 %_8) #8, !dbg !3636
  %8 = load i64, ptr %_7, align 8, !dbg !3636, !range !1817, !noundef !18
  %9 = icmp eq i64 %8, 3, !dbg !3636
  %_10 = select i1 %9, i64 0, i64 1, !dbg !3636
  %10 = icmp eq i64 %_10, 0, !dbg !3636
  br i1 %10, label %bb6, label %bb8, !dbg !3636

bb6:                                              ; preds = %start
  %11 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_7, i32 0, i32 1, !dbg !3636
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %11, i64 8, i1 false), !dbg !3636
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !3637
  %_15 = load i16, ptr %12, align 8, !dbg !3637, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !3638
  %13 = load i64, ptr %4, align 8, !dbg !3638
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_14 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5d358047f2dfe66E(i64 %13, i16 %_15) #8, !dbg !3638
  store ptr %_14, ptr %p3.dbg.spill, align 8, !dbg !3639
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !3611, metadata !DIExpression()), !dbg !3640
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !3641
  %14 = load i64, ptr %3, align 8, !dbg !3641
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c25a790f21a1f56E"(i64 %14) #8, !dbg !3641
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_17 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_14, i16 %_18, ptr align 8 @alloc_b4058fac5c9db56540a3e7fb727f416c) #8, !dbg !3642
  store ptr %_17, ptr %p3_entry, align 8, !dbg !3643
  %_20 = load ptr, ptr %p3_entry, align 8, !dbg !3644, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %_20) #8, !dbg !3644
  store i64 %15, ptr %flags, align 8, !dbg !3644
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %flags, i64 1) #8, !dbg !3645
  br i1 %_21, label %bb14, label %bb15, !dbg !3645

bb8:                                              ; preds = %start
  %16 = getelementptr inbounds { i64, i64 }, ptr %_7, i32 0, i32 0, !dbg !3646
  %residual.01 = load i64, ptr %16, align 8, !dbg !3646, !range !428, !noundef !18
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7, i32 0, i32 1, !dbg !3646
  %residual.12 = load i64, ptr %17, align 8, !dbg !3646
  %18 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !3646
  store i64 %residual.01, ptr %18, align 8, !dbg !3646
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !3646
  store i64 %residual.12, ptr %19, align 8, !dbg !3646
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !3607, metadata !DIExpression()), !dbg !3647
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h844d64cc2dcd6b53E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc_a27c8a69be49bed939643db15b08ce87) #8, !dbg !3648
  br label %bb27, !dbg !3648

bb15:                                             ; preds = %bb6
  store i64 1, ptr %_23, align 8, !dbg !3649
  %20 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !3650
  %21 = load i64, ptr %20, align 8, !dbg !3650, !range !428, !noundef !18
  %22 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !3650
  %23 = load i64, ptr %22, align 8, !dbg !3650
  %24 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %_0, i32 0, i32 1, !dbg !3650
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 0, !dbg !3650
  store i64 %21, ptr %25, align 8, !dbg !3650
  %26 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !3650
  store i64 %23, ptr %26, align 8, !dbg !3650
  store i64 1, ptr %_0, align 8, !dbg !3650
  br label %bb27, !dbg !3651

bb14:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %flags, i64 128) #8, !dbg !3653
  br i1 %_24, label %bb17, label %bb18, !dbg !3653

bb27:                                             ; preds = %bb8, %bb24, %bb23, %bb18, %bb15
  ret void, !dbg !3654

bb18:                                             ; preds = %bb14
  store i64 0, ptr %_26, align 8, !dbg !3655
  %27 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 0, !dbg !3656
  %28 = load i64, ptr %27, align 8, !dbg !3656, !range !428, !noundef !18
  %29 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !3656
  %30 = load i64, ptr %29, align 8, !dbg !3656
  %31 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %_0, i32 0, i32 1, !dbg !3656
  %32 = getelementptr inbounds { i64, i64 }, ptr %31, i32 0, i32 0, !dbg !3656
  store i64 %28, ptr %32, align 8, !dbg !3656
  %33 = getelementptr inbounds { i64, i64 }, ptr %31, i32 0, i32 1, !dbg !3656
  store i64 %30, ptr %33, align 8, !dbg !3656
  store i64 1, ptr %_0, align 8, !dbg !3656
  br label %bb27, !dbg !3651

bb17:                                             ; preds = %bb14
  %_31 = load ptr, ptr %p3_entry, align 8, !dbg !3657, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_30 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_31) #8, !dbg !3657
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h96185428dbd59012E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") align 8 %_29, i64 %_30) #8, !dbg !3658
  store ptr %p3_entry, ptr %_32, align 8, !dbg !3659
  %34 = load ptr, ptr %_32, align 8, !dbg !3658, !nonnull !18, !align !812, !noundef !18
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdd091bfee785240cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") align 8 %_28, ptr align 8 %_29, ptr align 8 %34) #8, !dbg !3658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h05c1445f28eb908bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") align 8 %_27, ptr align 8 %_28) #8, !dbg !3658
  %35 = load i64, ptr %_27, align 8, !dbg !3658, !range !1817, !noundef !18
  %36 = icmp eq i64 %35, 3, !dbg !3658
  %_34 = select i1 %36, i64 0, i64 1, !dbg !3658
  %37 = icmp eq i64 %_34, 0, !dbg !3658
  br i1 %37, label %bb23, label %bb24, !dbg !3658

bb23:                                             ; preds = %bb17
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_27, i32 0, i32 1, !dbg !3658
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %38, i64 8, i1 false), !dbg !3658
  %_38 = load ptr, ptr %p3_entry, align 8, !dbg !3660, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h7fca65b8bc137df8E(ptr align 8 %_38) #8, !dbg !3660
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !3661
  %39 = load i64, ptr %2, align 8, !dbg !3661
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %40 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h07c985c792adb09fE"(i64 %39) #8, !dbg !3661
  store i64 %40, ptr %1, align 8, !dbg !3661
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_40, ptr align 8 %1, i64 8, i1 false), !dbg !3661
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_39, ptr align 8 %frame, i64 8, i1 false), !dbg !3662
  %41 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_39, i32 0, i32 1, !dbg !3662
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %41, ptr align 8 %_40, i64 8, i1 false), !dbg !3662
  %42 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !3663
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %42, ptr align 8 %_39, i64 16, i1 false), !dbg !3663
  store i64 0, ptr %_0, align 8, !dbg !3663
  br label %bb27, !dbg !3654

bb24:                                             ; preds = %bb17
  %43 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 0, !dbg !3664
  %residual.0 = load i64, ptr %43, align 8, !dbg !3664, !range !428, !noundef !18
  %44 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 1, !dbg !3664
  %residual.1 = load i64, ptr %44, align 8, !dbg !3664
  %45 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !3664
  store i64 %residual.0, ptr %45, align 8, !dbg !3664
  %46 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !3664
  store i64 %residual.1, ptr %46, align 8, !dbg !3664
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !3619, metadata !DIExpression()), !dbg !3665
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h844d64cc2dcd6b53E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_351e913709d3351ee6c55e0c3692ea81) #8, !dbg !3666
  br label %bb27, !dbg !3666

bb7:                                              ; No predecessors!
  unreachable, !dbg !3636
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h32181cfe38845d18E"(i1 zeroext %0) unnamed_addr #0 !dbg !3667 {
start:
  %_1.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39}", align 1
  %_0 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %1 = zext i1 %0 to i8
  store i8 %1, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !3672, metadata !DIExpression()), !dbg !3673
  call void @llvm.dbg.declare(metadata ptr %err, metadata !3671, metadata !DIExpression()), !dbg !3674
  %2 = load i8, ptr %err, align 1, !dbg !3675, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !3675
  %_3 = zext i1 %3 to i64, !dbg !3675
  %4 = icmp eq i64 %_3, 0, !dbg !3676
  br i1 %4, label %bb3, label %bb1, !dbg !3676

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !3677
  br label %bb4, !dbg !3677

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !3678
  br label %bb4, !dbg !3678

bb4:                                              ; preds = %bb1, %bb3
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3679
  %6 = load i64, ptr %5, align 8, !dbg !3679, !range !428, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3679
  %8 = load i64, ptr %7, align 8, !dbg !3679
  %9 = insertvalue { i64, i64 } poison, i64 %6, 0, !dbg !3679
  %10 = insertvalue { i64, i64 } %9, i64 %8, 1, !dbg !3679
  ret { i64, i64 } %10, !dbg !3679

bb2:                                              ; No predecessors!
  unreachable, !dbg !3675
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6ea67b7414d8c550E"(ptr align 8 %0) unnamed_addr #0 !dbg !3680 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %_0 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !3684, metadata !DIExpression(DW_OP_deref)), !dbg !3686
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !3685, metadata !DIExpression()), !dbg !3687
  %_5 = load ptr, ptr %_1, align 8, !dbg !3688, !nonnull !18, !align !812, !noundef !18
  %_6 = load ptr, ptr %_5, align 8, !dbg !3688, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_6) #8, !dbg !3688
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3689
  store i64 %_3, ptr %1, align 8, !dbg !3689
  store i64 2, ptr %_0, align 8, !dbg !3689
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3690
  %3 = load i64, ptr %2, align 8, !dbg !3690, !range !428, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3690
  %5 = load i64, ptr %4, align 8, !dbg !3690
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3690
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3690
  ret { i64, i64 } %7, !dbg !3690
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h2e9fdbe8da021455E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") align 8 %_0, ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !3691 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_17 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3711, metadata !DIExpression()), !dbg !3718
  call void @llvm.dbg.declare(metadata ptr %page, metadata !3712, metadata !DIExpression()), !dbg !3719
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !3713, metadata !DIExpression()), !dbg !3720
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !3721
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !3714, metadata !DIExpression()), !dbg !3722
  %_23 = load ptr, ptr %self, align 8, !dbg !3723, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !3724
  %8 = load i64, ptr %6, align 8, !dbg !3724
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E"(i64 %8) #8, !dbg !3724
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_23, i16 %_8, ptr align 8 @alloc_2daff477a424214b348eb52dd368e2f9) #8, !dbg !3725
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_6) #8, !dbg !3723
  br i1 %_5, label %bb4, label %bb5, !dbg !3723

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !3726
  %_12 = load i16, ptr %9, align 8, !dbg !3726, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !3727
  %10 = load i64, ptr %5, align 8, !dbg !3727
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5d358047f2dfe66E(i64 %10, i16 %_12) #8, !dbg !3727
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !3728
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !3716, metadata !DIExpression()), !dbg !3729
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !3730
  %11 = load i64, ptr %4, align 8, !dbg !3730
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c25a790f21a1f56E"(i64 %11) #8, !dbg !3730
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_11, i16 %_16, ptr align 8 @alloc_749e4c647f42b4e4c9caeb9228ea39f1) #8, !dbg !3731
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_13 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_14) #8, !dbg !3732
  br i1 %_13, label %bb10, label %bb11, !dbg !3732

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3733
  %12 = load i8, ptr %_9, align 1, !dbg !3734, !range !777, !noundef !18
  %13 = trunc i8 %12 to i1, !dbg !3734
  %14 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !3734
  %15 = zext i1 %13 to i8, !dbg !3734
  store i8 %15, ptr %14, align 1, !dbg !3734
  store i8 1, ptr %_0, align 8, !dbg !3734
  br label %bb17, !dbg !3735

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !3737
  %16 = load i64, ptr %3, align 8, !dbg !3737
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c25a790f21a1f56E"(i64 %16) #8, !dbg !3737
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_19 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_11, i16 %_20, ptr align 8 @alloc_4abb0640bb044f2ae6bf3d23ff922340) #8, !dbg !3738
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_21 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h1cf8d049be2ec752E"(i64 %flags, i64 128) #8, !dbg !3739
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %_19, i64 %_21) #8, !dbg !3740
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !3741
  %17 = load i64, ptr %2, align 8, !dbg !3741
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %18 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h07c985c792adb09fE"(i64 %17) #8, !dbg !3741
  store i64 %18, ptr %1, align 8, !dbg !3741
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_22, ptr align 8 %1, i64 8, i1 false), !dbg !3741
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %_0, i32 0, i32 1, !dbg !3742
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_22, i64 8, i1 false), !dbg !3742
  store i8 0, ptr %_0, align 8, !dbg !3742
  br label %bb17, !dbg !3743

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_17, align 1, !dbg !3744
  %20 = load i8, ptr %_17, align 1, !dbg !3745, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !3745
  %22 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !3745
  %23 = zext i1 %21 to i8, !dbg !3745
  store i8 %23, ptr %22, align 1, !dbg !3745
  store i8 1, ptr %_0, align 8, !dbg !3745
  br label %bb17, !dbg !3735

bb17:                                             ; preds = %bb4, %bb10, %bb11
  ret void, !dbg !3743
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h82e41e911b475243E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !3746 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3768, metadata !DIExpression()), !dbg !3775
  call void @llvm.dbg.declare(metadata ptr %page, metadata !3769, metadata !DIExpression()), !dbg !3776
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !3770, metadata !DIExpression()), !dbg !3777
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !3778
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !3771, metadata !DIExpression()), !dbg !3779
  %_12 = load ptr, ptr %self, align 8, !dbg !3780, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !3781
  %3 = load i64, ptr %1, align 8, !dbg !3781
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E"(i64 %3) #8, !dbg !3781
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %p4_entry = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_12, i16 %_6, ptr align 8 @alloc_a529830503df8bdd871f816d35ebbf0a) #8, !dbg !3782
  store ptr %p4_entry, ptr %p4_entry.dbg.spill, align 8, !dbg !3782
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !3773, metadata !DIExpression()), !dbg !3783
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p4_entry) #8, !dbg !3784
  br i1 %_7, label %bb4, label %bb5, !dbg !3784

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %p4_entry, i64 %flags) #8, !dbg !3785
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E() #8, !dbg !3786
  store i8 2, ptr %_0, align 1, !dbg !3787
  br label %bb8, !dbg !3788

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3789
  %4 = load i8, ptr %_9, align 1, !dbg !3790, !range !777, !noundef !18
  %5 = trunc i8 %4 to i1, !dbg !3790
  %6 = zext i1 %5 to i8, !dbg !3790
  store i8 %6, ptr %_0, align 1, !dbg !3790
  br label %bb8, !dbg !3788

bb8:                                              ; preds = %bb4, %bb5
  %7 = load i8, ptr %_0, align 1, !dbg !3788, !range !3397, !noundef !18
  ret i8 %7, !dbg !3788
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17hcf30db3a377c50e7E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !3791 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3793, metadata !DIExpression()), !dbg !3796
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !3794, metadata !DIExpression()), !dbg !3797
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !3795, metadata !DIExpression()), !dbg !3798
  store i8 1, ptr %_4, align 1, !dbg !3799
  %2 = load i8, ptr %_4, align 1, !dbg !3800, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !3800
  %4 = zext i1 %3 to i8, !dbg !3800
  store i8 %4, ptr %_0, align 1, !dbg !3800
  %5 = load i8, ptr %_0, align 1, !dbg !3801, !range !3397, !noundef !18
  ret i8 %5, !dbg !3801
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h2dff71b96a492c0eE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !3802 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3804, metadata !DIExpression()), !dbg !3807
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !3805, metadata !DIExpression()), !dbg !3808
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !3806, metadata !DIExpression()), !dbg !3809
  store i8 1, ptr %_4, align 1, !dbg !3810
  %2 = load i8, ptr %_4, align 1, !dbg !3811, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !3811
  %4 = zext i1 %3 to i8, !dbg !3811
  store i8 %4, ptr %_0, align 1, !dbg !3811
  %5 = load i8, ptr %_0, align 1, !dbg !3812, !range !3397, !noundef !18
  ret i8 %5, !dbg !3812
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h643de7aeb3ded45bE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !3813 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_21 = alloca ptr, align 8
  %_18 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_17 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_8 = alloca { i64, i64 }, align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3818, metadata !DIExpression()), !dbg !3828
  call void @llvm.dbg.declare(metadata ptr %page, metadata !3819, metadata !DIExpression()), !dbg !3829
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !3826, metadata !DIExpression()), !dbg !3830
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !3831
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !3820, metadata !DIExpression()), !dbg !3832
  %_23 = load ptr, ptr %self, align 8, !dbg !3833, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !3834
  %5 = load i64, ptr %3, align 8, !dbg !3834
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E"(i64 %5) #8, !dbg !3834
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_23, i16 %_7, ptr align 8 @alloc_78ef90ead52971993be2c634e92c130d) #8, !dbg !3835
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_5) #8, !dbg !3833
  br i1 %_4, label %bb4, label %bb5, !dbg !3833

bb5:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !3836
  %_11 = load i16, ptr %6, align 8, !dbg !3836, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !3837
  %7 = load i64, ptr %2, align 8, !dbg !3837
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_10 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5d358047f2dfe66E(i64 %7, i16 %_11) #8, !dbg !3837
  store ptr %_10, ptr %p3.dbg.spill, align 8, !dbg !3838
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !3823, metadata !DIExpression()), !dbg !3839
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !3840
  %8 = load i64, ptr %1, align 8, !dbg !3840
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_14 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c25a790f21a1f56E"(i64 %8) #8, !dbg !3840
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_13 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_10, i16 %_14, ptr align 8 @alloc_1d678db852a24e4a28a359dcd13a346c) #8, !dbg !3841
  store ptr %_13, ptr %p3_entry, align 8, !dbg !3842
  %_16 = load ptr, ptr %p3_entry, align 8, !dbg !3843, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_15 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_16) #8, !dbg !3843
  br i1 %_15, label %bb10, label %bb11, !dbg !3843

bb4:                                              ; preds = %start
  store i64 0, ptr %_8, align 8, !dbg !3844
  %9 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !3845
  %10 = load i64, ptr %9, align 8, !dbg !3845, !range !428, !noundef !18
  %11 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !3845
  %12 = load i64, ptr %11, align 8, !dbg !3845
  %13 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3845
  store i64 %10, ptr %13, align 8, !dbg !3845
  %14 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3845
  store i64 %12, ptr %14, align 8, !dbg !3845
  br label %bb14, !dbg !3846

bb11:                                             ; preds = %bb5
  %_20 = load ptr, ptr %p3_entry, align 8, !dbg !3848, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_19 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_20) #8, !dbg !3848
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h96185428dbd59012E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") align 8 %_18, i64 %_19) #8, !dbg !3849
  store ptr %p3_entry, ptr %_21, align 8, !dbg !3850
  %15 = load ptr, ptr %_21, align 8, !dbg !3849, !nonnull !18, !align !812, !noundef !18
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h234c8fc4c19eeb67E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %_18, ptr align 8 %15) #8, !dbg !3849
  br label %bb14, !dbg !3849

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !3851
  %16 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !3852
  %17 = load i64, ptr %16, align 8, !dbg !3852, !range !428, !noundef !18
  %18 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !3852
  %19 = load i64, ptr %18, align 8, !dbg !3852
  %20 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3852
  store i64 %17, ptr %20, align 8, !dbg !3852
  %21 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3852
  store i64 %19, ptr %21, align 8, !dbg !3852
  br label %bb14, !dbg !3846

bb14:                                             ; preds = %bb4, %bb10, %bb11
  ret void, !dbg !3853
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hf5b57fd000560cecE"(ptr align 8 %0) unnamed_addr #0 !dbg !3854 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %_0 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !3858, metadata !DIExpression(DW_OP_deref)), !dbg !3860
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !3859, metadata !DIExpression()), !dbg !3861
  %_4 = load ptr, ptr %_1, align 8, !dbg !3862, !nonnull !18, !align !812, !noundef !18
  %_5 = load ptr, ptr %_4, align 8, !dbg !3862, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_5) #8, !dbg !3862
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3863
  store i64 %_3, ptr %1, align 8, !dbg !3863
  store i64 2, ptr %_0, align 8, !dbg !3863
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3864
  %3 = load i64, ptr %2, align 8, !dbg !3864, !range !428, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3864
  %5 = load i64, ptr %4, align 8, !dbg !3864
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3864
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3864
  ret { i64, i64 } %7, !dbg !3864
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h3c05ed2dec72c9afE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !3865 {
start:
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_52 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_51 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_44 = alloca ptr, align 8
  %_41 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_40 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_39 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_38 = alloca { i64, i64 }, align 8
  %_35 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_21 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_20 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_19 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_8 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_7 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3869, metadata !DIExpression()), !dbg !3899
  call void @llvm.dbg.declare(metadata ptr %page, metadata !3870, metadata !DIExpression()), !dbg !3900
  call void @llvm.dbg.declare(metadata ptr %val, metadata !3877, metadata !DIExpression()), !dbg !3901
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !3885, metadata !DIExpression()), !dbg !3902
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !3889, metadata !DIExpression()), !dbg !3903
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !3891, metadata !DIExpression()), !dbg !3904
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !3893, metadata !DIExpression()), !dbg !3905
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !3897, metadata !DIExpression()), !dbg !3906
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !3907
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !3871, metadata !DIExpression()), !dbg !3908
  %_53 = load ptr, ptr %self, align 8, !dbg !3909, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !3910
  %9 = load i64, ptr %7, align 8, !dbg !3910
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %9) #8, !dbg !3910
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p4_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_53, i16 %_6, ptr align 8 @alloc_5858925ca80483687e587fdbe3b236a8) #8, !dbg !3911
  store ptr %p4_entry, ptr %p4_entry.dbg.spill, align 8, !dbg !3911
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !3873, metadata !DIExpression()), !dbg !3912
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_9, ptr align 8 %p4_entry) #8, !dbg !3913
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f9a0feeae36ef59E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_8, ptr align 8 %_9) #8, !dbg !3913
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_7, ptr align 8 %_8) #8, !dbg !3913
  %10 = load i64, ptr %_7, align 8, !dbg !3913, !range !1817, !noundef !18
  %11 = icmp eq i64 %10, 3, !dbg !3913
  %_10 = select i1 %11, i64 0, i64 1, !dbg !3913
  %12 = icmp eq i64 %_10, 0, !dbg !3913
  br i1 %12, label %bb6, label %bb8, !dbg !3913

bb6:                                              ; preds = %start
  %13 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_7, i32 0, i32 1, !dbg !3913
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %13, i64 8, i1 false), !dbg !3913
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !3914
  %_15 = load i16, ptr %14, align 8, !dbg !3914, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !3915
  %15 = load i64, ptr %6, align 8, !dbg !3915
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_14 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h58f85563bbf29ff3E(i64 %15, i16 %_15) #8, !dbg !3915
  store ptr %_14, ptr %p3.dbg.spill, align 8, !dbg !3916
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !3879, metadata !DIExpression()), !dbg !3917
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !3918
  %16 = load i64, ptr %5, align 8, !dbg !3918
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E"(i64 %16) #8, !dbg !3918
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p3_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_14, i16 %_18, ptr align 8 @alloc_c0c3d6ec55cc2839c5c43036958bdc5b) #8, !dbg !3919
  store ptr %p3_entry, ptr %p3_entry.dbg.spill, align 8, !dbg !3919
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !3881, metadata !DIExpression()), !dbg !3920
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_21, ptr align 8 %p3_entry) #8, !dbg !3921
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd340c6e23b9fd442E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_20, ptr align 8 %_21) #8, !dbg !3921
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_19, ptr align 8 %_20) #8, !dbg !3921
  %17 = load i64, ptr %_19, align 8, !dbg !3921, !range !1817, !noundef !18
  %18 = icmp eq i64 %17, 3, !dbg !3921
  %_22 = select i1 %18, i64 0, i64 1, !dbg !3921
  %19 = icmp eq i64 %_22, 0, !dbg !3921
  br i1 %19, label %bb15, label %bb16, !dbg !3921

bb8:                                              ; preds = %start
  %20 = getelementptr inbounds { i64, i64 }, ptr %_7, i32 0, i32 0, !dbg !3922
  %residual.05 = load i64, ptr %20, align 8, !dbg !3922, !range !428, !noundef !18
  %21 = getelementptr inbounds { i64, i64 }, ptr %_7, i32 0, i32 1, !dbg !3922
  %residual.16 = load i64, ptr %21, align 8, !dbg !3922
  %22 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !3922
  store i64 %residual.05, ptr %22, align 8, !dbg !3922
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !3922
  store i64 %residual.16, ptr %23, align 8, !dbg !3922
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !3875, metadata !DIExpression()), !dbg !3923
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9a5e04ac0dc09f02E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc_5fb54047342839fbf7c30bc20f42cf3e) #8, !dbg !3924
  br label %bb35, !dbg !3924

bb15:                                             ; preds = %bb6
  %24 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_19, i32 0, i32 1, !dbg !3921
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %24, i64 8, i1 false), !dbg !3921
  %25 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !3925
  %_27 = load i16, ptr %25, align 8, !dbg !3925, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !3926
  %26 = load i64, ptr %4, align 8, !dbg !3926
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_26 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hb86471fb1e84901aE(i64 %26, i16 %_27) #8, !dbg !3926
  store ptr %_26, ptr %p2.dbg.spill, align 8, !dbg !3927
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !3887, metadata !DIExpression()), !dbg !3928
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !3929
  %27 = load i64, ptr %3, align 8, !dbg !3929
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_30 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h3e19fe5e4910c5d8E"(i64 %27) #8, !dbg !3929
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_29 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_26, i16 %_30, ptr align 8 @alloc_df30a830b1b626f10927692d6f432866) #8, !dbg !3930
  store ptr %_29, ptr %p2_entry, align 8, !dbg !3931
  %_32 = load ptr, ptr %p2_entry, align 8, !dbg !3932, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %28 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %_32) #8, !dbg !3932
  store i64 %28, ptr %flags, align 8, !dbg !3932
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_33 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %flags, i64 1) #8, !dbg !3933
  br i1 %_33, label %bb22, label %bb23, !dbg !3933

bb16:                                             ; preds = %bb6
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !3934
  %residual.02 = load i64, ptr %29, align 8, !dbg !3934, !range !428, !noundef !18
  %30 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !3934
  %residual.13 = load i64, ptr %30, align 8, !dbg !3934
  %31 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !3934
  store i64 %residual.02, ptr %31, align 8, !dbg !3934
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !3934
  store i64 %residual.13, ptr %32, align 8, !dbg !3934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !3883, metadata !DIExpression()), !dbg !3935
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9a5e04ac0dc09f02E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc_7f41484f25d3072fa45000093cca2751) #8, !dbg !3936
  br label %bb35, !dbg !3936

bb23:                                             ; preds = %bb15
  store i64 1, ptr %_35, align 8, !dbg !3937
  %33 = getelementptr inbounds { i64, i64 }, ptr %_35, i32 0, i32 0, !dbg !3938
  %34 = load i64, ptr %33, align 8, !dbg !3938, !range !428, !noundef !18
  %35 = getelementptr inbounds { i64, i64 }, ptr %_35, i32 0, i32 1, !dbg !3938
  %36 = load i64, ptr %35, align 8, !dbg !3938
  %37 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %_0, i32 0, i32 1, !dbg !3938
  %38 = getelementptr inbounds { i64, i64 }, ptr %37, i32 0, i32 0, !dbg !3938
  store i64 %34, ptr %38, align 8, !dbg !3938
  %39 = getelementptr inbounds { i64, i64 }, ptr %37, i32 0, i32 1, !dbg !3938
  store i64 %36, ptr %39, align 8, !dbg !3938
  store i64 1, ptr %_0, align 8, !dbg !3938
  br label %bb35, !dbg !3939

bb22:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_36 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %flags, i64 128) #8, !dbg !3941
  br i1 %_36, label %bb25, label %bb26, !dbg !3941

bb35:                                             ; preds = %bb8, %bb16, %bb32, %bb31, %bb26, %bb23
  ret void, !dbg !3942

bb26:                                             ; preds = %bb22
  store i64 0, ptr %_38, align 8, !dbg !3943
  %40 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !3944
  %41 = load i64, ptr %40, align 8, !dbg !3944, !range !428, !noundef !18
  %42 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !3944
  %43 = load i64, ptr %42, align 8, !dbg !3944
  %44 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %_0, i32 0, i32 1, !dbg !3944
  %45 = getelementptr inbounds { i64, i64 }, ptr %44, i32 0, i32 0, !dbg !3944
  store i64 %41, ptr %45, align 8, !dbg !3944
  %46 = getelementptr inbounds { i64, i64 }, ptr %44, i32 0, i32 1, !dbg !3944
  store i64 %43, ptr %46, align 8, !dbg !3944
  store i64 1, ptr %_0, align 8, !dbg !3944
  br label %bb35, !dbg !3939

bb25:                                             ; preds = %bb22
  %_43 = load ptr, ptr %p2_entry, align 8, !dbg !3945, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_42 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_43) #8, !dbg !3945
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17haf0d15d4762877c5E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") align 8 %_41, i64 %_42) #8, !dbg !3946
  store ptr %p2_entry, ptr %_44, align 8, !dbg !3947
  %47 = load ptr, ptr %_44, align 8, !dbg !3946, !nonnull !18, !align !812, !noundef !18
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h0542e180f7b2a369E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") align 8 %_40, ptr align 8 %_41, ptr align 8 %47) #8, !dbg !3946
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he7b499b98108baccE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") align 8 %_39, ptr align 8 %_40) #8, !dbg !3946
  %48 = load i64, ptr %_39, align 8, !dbg !3946, !range !1817, !noundef !18
  %49 = icmp eq i64 %48, 3, !dbg !3946
  %_46 = select i1 %49, i64 0, i64 1, !dbg !3946
  %50 = icmp eq i64 %_46, 0, !dbg !3946
  br i1 %50, label %bb31, label %bb32, !dbg !3946

bb31:                                             ; preds = %bb25
  %51 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_39, i32 0, i32 1, !dbg !3946
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %51, i64 8, i1 false), !dbg !3946
  %_50 = load ptr, ptr %p2_entry, align 8, !dbg !3948, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h7fca65b8bc137df8E(ptr align 8 %_50) #8, !dbg !3948
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !3949
  %52 = load i64, ptr %2, align 8, !dbg !3949
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %53 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h0d81b302576404e2E"(i64 %52) #8, !dbg !3949
  store i64 %53, ptr %1, align 8, !dbg !3949
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_52, ptr align 8 %1, i64 8, i1 false), !dbg !3949
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_51, ptr align 8 %frame, i64 8, i1 false), !dbg !3950
  %54 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_51, i32 0, i32 1, !dbg !3950
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %54, ptr align 8 %_52, i64 8, i1 false), !dbg !3950
  %55 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !3951
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %55, ptr align 8 %_51, i64 16, i1 false), !dbg !3951
  store i64 0, ptr %_0, align 8, !dbg !3951
  br label %bb35, !dbg !3942

bb32:                                             ; preds = %bb25
  %56 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 0, !dbg !3952
  %residual.0 = load i64, ptr %56, align 8, !dbg !3952, !range !428, !noundef !18
  %57 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 1, !dbg !3952
  %residual.1 = load i64, ptr %57, align 8, !dbg !3952
  %58 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !3952
  store i64 %residual.0, ptr %58, align 8, !dbg !3952
  %59 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !3952
  store i64 %residual.1, ptr %59, align 8, !dbg !3952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !3895, metadata !DIExpression()), !dbg !3953
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9a5e04ac0dc09f02E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_0268e1459e67d6fdab14b1361a077608) #8, !dbg !3954
  br label %bb35, !dbg !3954

bb7:                                              ; No predecessors!
  unreachable, !dbg !3913
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7df735df4785856bE"(i1 zeroext %0) unnamed_addr #0 !dbg !3955 {
start:
  %_1.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39}", align 1
  %_0 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %1 = zext i1 %0 to i8
  store i8 %1, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !3960, metadata !DIExpression()), !dbg !3961
  call void @llvm.dbg.declare(metadata ptr %err, metadata !3959, metadata !DIExpression()), !dbg !3962
  %2 = load i8, ptr %err, align 1, !dbg !3963, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !3963
  %_3 = zext i1 %3 to i64, !dbg !3963
  %4 = icmp eq i64 %_3, 0, !dbg !3964
  br i1 %4, label %bb3, label %bb1, !dbg !3964

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !3965
  br label %bb4, !dbg !3965

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !3966
  br label %bb4, !dbg !3966

bb4:                                              ; preds = %bb1, %bb3
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3967
  %6 = load i64, ptr %5, align 8, !dbg !3967, !range !428, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3967
  %8 = load i64, ptr %7, align 8, !dbg !3967
  %9 = insertvalue { i64, i64 } poison, i64 %6, 0, !dbg !3967
  %10 = insertvalue { i64, i64 } %9, i64 %8, 1, !dbg !3967
  ret { i64, i64 } %10, !dbg !3967

bb2:                                              ; No predecessors!
  unreachable, !dbg !3963
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17ha0708acf9eb26ba1E"(i1 zeroext %0) unnamed_addr #0 !dbg !3968 {
start:
  %_1.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39}", align 1
  %_0 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %1 = zext i1 %0 to i8
  store i8 %1, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !3973, metadata !DIExpression()), !dbg !3974
  call void @llvm.dbg.declare(metadata ptr %err, metadata !3972, metadata !DIExpression()), !dbg !3975
  %2 = load i8, ptr %err, align 1, !dbg !3976, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !3976
  %_3 = zext i1 %3 to i64, !dbg !3976
  %4 = icmp eq i64 %_3, 0, !dbg !3977
  br i1 %4, label %bb3, label %bb1, !dbg !3977

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !3978
  br label %bb4, !dbg !3978

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !3979
  br label %bb4, !dbg !3979

bb4:                                              ; preds = %bb1, %bb3
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3980
  %6 = load i64, ptr %5, align 8, !dbg !3980, !range !428, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3980
  %8 = load i64, ptr %7, align 8, !dbg !3980
  %9 = insertvalue { i64, i64 } poison, i64 %6, 0, !dbg !3980
  %10 = insertvalue { i64, i64 } %9, i64 %8, 1, !dbg !3980
  ret { i64, i64 } %10, !dbg !3980

bb2:                                              ; No predecessors!
  unreachable, !dbg !3976
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h51ee3e1aac7a370aE"(ptr align 8 %0) unnamed_addr #0 !dbg !3981 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %_0 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !3985, metadata !DIExpression(DW_OP_deref)), !dbg !3987
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !3986, metadata !DIExpression()), !dbg !3988
  %_5 = load ptr, ptr %_1, align 8, !dbg !3989, !nonnull !18, !align !812, !noundef !18
  %_6 = load ptr, ptr %_5, align 8, !dbg !3989, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_6) #8, !dbg !3989
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3990
  store i64 %_3, ptr %1, align 8, !dbg !3990
  store i64 2, ptr %_0, align 8, !dbg !3990
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !3991
  %3 = load i64, ptr %2, align 8, !dbg !3991, !range !428, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !3991
  %5 = load i64, ptr %4, align 8, !dbg !3991
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3991
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3991
  ret { i64, i64 } %7, !dbg !3991
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17hda1f5792f64934c1E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") align 8 %_0, ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !3992 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_30 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_25 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4011, metadata !DIExpression()), !dbg !4020
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4012, metadata !DIExpression()), !dbg !4021
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4013, metadata !DIExpression()), !dbg !4022
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4023
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4014, metadata !DIExpression()), !dbg !4024
  %_31 = load ptr, ptr %self, align 8, !dbg !4025, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !4026
  %10 = load i64, ptr %8, align 8, !dbg !4026
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %10) #8, !dbg !4026
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_31, i16 %_8, ptr align 8 @alloc_8a4c5fbeaffbfc9e190e9de1caff61d8) #8, !dbg !4027
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_6) #8, !dbg !4025
  br i1 %_5, label %bb4, label %bb5, !dbg !4025

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4028
  %_12 = load i16, ptr %11, align 8, !dbg !4028, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !4029
  %12 = load i64, ptr %7, align 8, !dbg !4029
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h58f85563bbf29ff3E(i64 %12, i16 %_12) #8, !dbg !4029
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !4030
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4016, metadata !DIExpression()), !dbg !4031
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !4032
  %13 = load i64, ptr %6, align 8, !dbg !4032
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E"(i64 %13) #8, !dbg !4032
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_11, i16 %_16, ptr align 8 @alloc_34850f4454c847a7bfd7f327d3440137) #8, !dbg !4033
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_13 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_14) #8, !dbg !4034
  br i1 %_13, label %bb10, label %bb11, !dbg !4034

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !4035
  %14 = load i8, ptr %_9, align 1, !dbg !4036, !range !777, !noundef !18
  %15 = trunc i8 %14 to i1, !dbg !4036
  %16 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !4036
  %17 = zext i1 %15 to i8, !dbg !4036
  store i8 %17, ptr %16, align 1, !dbg !4036
  store i8 1, ptr %_0, align 8, !dbg !4036
  br label %bb23, !dbg !4037

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4039
  %_20 = load i16, ptr %18, align 8, !dbg !4039, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !4040
  %19 = load i64, ptr %5, align 8, !dbg !4040
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hb86471fb1e84901aE(i64 %19, i16 %_20) #8, !dbg !4040
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !4041
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !4018, metadata !DIExpression()), !dbg !4042
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4043
  %20 = load i64, ptr %4, align 8, !dbg !4043
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_24 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h3e19fe5e4910c5d8E"(i64 %20) #8, !dbg !4043
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_19, i16 %_24, ptr align 8 @alloc_09e8d681ef0dbc0deb302422983da676) #8, !dbg !4044
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_22) #8, !dbg !4045
  br i1 %_21, label %bb16, label %bb17, !dbg !4045

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_17, align 1, !dbg !4046
  %21 = load i8, ptr %_17, align 1, !dbg !4047, !range !777, !noundef !18
  %22 = trunc i8 %21 to i1, !dbg !4047
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !4047
  %24 = zext i1 %22 to i8, !dbg !4047
  store i8 %24, ptr %23, align 1, !dbg !4047
  store i8 1, ptr %_0, align 8, !dbg !4047
  br label %bb23, !dbg !4048

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4050
  %25 = load i64, ptr %3, align 8, !dbg !4050
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_28 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h3e19fe5e4910c5d8E"(i64 %25) #8, !dbg !4050
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_27 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_19, i16 %_28, ptr align 8 @alloc_f89af889106094f3daf06d71c393c81a) #8, !dbg !4051
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_29 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h1cf8d049be2ec752E"(i64 %flags, i64 128) #8, !dbg !4052
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %_27, i64 %_29) #8, !dbg !4053
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4054
  %26 = load i64, ptr %2, align 8, !dbg !4054
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %27 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h0d81b302576404e2E"(i64 %26) #8, !dbg !4054
  store i64 %27, ptr %1, align 8, !dbg !4054
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_30, ptr align 8 %1, i64 8, i1 false), !dbg !4054
  %28 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %_0, i32 0, i32 1, !dbg !4055
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %28, ptr align 8 %_30, i64 8, i1 false), !dbg !4055
  store i8 0, ptr %_0, align 8, !dbg !4055
  br label %bb23, !dbg !4056

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_25, align 1, !dbg !4057
  %29 = load i8, ptr %_25, align 1, !dbg !4058, !range !777, !noundef !18
  %30 = trunc i8 %29 to i1, !dbg !4058
  %31 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !4058
  %32 = zext i1 %30 to i8, !dbg !4058
  store i8 %32, ptr %31, align 1, !dbg !4058
  store i8 1, ptr %_0, align 8, !dbg !4058
  br label %bb23, !dbg !4048

bb23:                                             ; preds = %bb4, %bb10, %bb16, %bb17
  ret void, !dbg !4056
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17hc1416ddf764d2386E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !4059 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4063, metadata !DIExpression()), !dbg !4070
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4064, metadata !DIExpression()), !dbg !4071
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4065, metadata !DIExpression()), !dbg !4072
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4073
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4066, metadata !DIExpression()), !dbg !4074
  %_12 = load ptr, ptr %self, align 8, !dbg !4075, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !4076
  %3 = load i64, ptr %1, align 8, !dbg !4076
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %3) #8, !dbg !4076
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %p4_entry = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_12, i16 %_6, ptr align 8 @alloc_b870f0317b322b3cf600f48a5a6eb536) #8, !dbg !4077
  store ptr %p4_entry, ptr %p4_entry.dbg.spill, align 8, !dbg !4077
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !4068, metadata !DIExpression()), !dbg !4078
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p4_entry) #8, !dbg !4079
  br i1 %_7, label %bb4, label %bb5, !dbg !4079

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %p4_entry, i64 %flags) #8, !dbg !4080
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E() #8, !dbg !4081
  store i8 2, ptr %_0, align 1, !dbg !4082
  br label %bb8, !dbg !4083

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !4084
  %4 = load i8, ptr %_9, align 1, !dbg !4085, !range !777, !noundef !18
  %5 = trunc i8 %4 to i1, !dbg !4085
  %6 = zext i1 %5 to i8, !dbg !4085
  store i8 %6, ptr %_0, align 1, !dbg !4085
  br label %bb8, !dbg !4083

bb8:                                              ; preds = %bb4, %bb5
  %7 = load i8, ptr %_0, align 1, !dbg !4083, !range !3397, !noundef !18
  ret i8 %7, !dbg !4083
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h4b5bece969f11843E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !4086 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4088, metadata !DIExpression()), !dbg !4097
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4089, metadata !DIExpression()), !dbg !4098
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4090, metadata !DIExpression()), !dbg !4099
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4100
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4091, metadata !DIExpression()), !dbg !4101
  %_20 = load ptr, ptr %self, align 8, !dbg !4102, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4103
  %5 = load i64, ptr %3, align 8, !dbg !4103
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %5) #8, !dbg !4103
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_20, i16 %_8, ptr align 8 @alloc_1d0ded73c2b9cacc0845d0305221527d) #8, !dbg !4104
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_6) #8, !dbg !4102
  br i1 %_5, label %bb4, label %bb5, !dbg !4102

bb5:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4105
  %_12 = load i16, ptr %6, align 8, !dbg !4105, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4106
  %7 = load i64, ptr %2, align 8, !dbg !4106
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h58f85563bbf29ff3E(i64 %7, i16 %_12) #8, !dbg !4106
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !4107
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4093, metadata !DIExpression()), !dbg !4108
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !4109
  %8 = load i64, ptr %1, align 8, !dbg !4109
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_14 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E"(i64 %8) #8, !dbg !4109
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %p3_entry = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_11, i16 %_14, ptr align 8 @alloc_2240abd0b94e06fca8cf19a62aedc943) #8, !dbg !4110
  store ptr %p3_entry, ptr %p3_entry.dbg.spill, align 8, !dbg !4110
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !4095, metadata !DIExpression()), !dbg !4111
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_15 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p3_entry) #8, !dbg !4112
  br i1 %_15, label %bb10, label %bb11, !dbg !4112

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !4113
  %9 = load i8, ptr %_9, align 1, !dbg !4114, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !4114
  %11 = zext i1 %10 to i8, !dbg !4114
  store i8 %11, ptr %_0, align 1, !dbg !4114
  br label %bb14, !dbg !4115

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %p3_entry, i64 %flags) #8, !dbg !4117
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E() #8, !dbg !4118
  store i8 2, ptr %_0, align 1, !dbg !4119
  br label %bb14, !dbg !4120

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_17, align 1, !dbg !4121
  %12 = load i8, ptr %_17, align 1, !dbg !4122, !range !777, !noundef !18
  %13 = trunc i8 %12 to i1, !dbg !4122
  %14 = zext i1 %13 to i8, !dbg !4122
  store i8 %14, ptr %_0, align 1, !dbg !4122
  br label %bb14, !dbg !4115

bb14:                                             ; preds = %bb4, %bb10, %bb11
  %15 = load i8, ptr %_0, align 1, !dbg !4120, !range !3397, !noundef !18
  ret i8 %15, !dbg !4120
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17hc2ac14c6785dc3a9E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !4123 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4125, metadata !DIExpression()), !dbg !4128
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !4126, metadata !DIExpression()), !dbg !4129
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !4127, metadata !DIExpression()), !dbg !4130
  store i8 1, ptr %_4, align 1, !dbg !4131
  %2 = load i8, ptr %_4, align 1, !dbg !4132, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !4132
  %4 = zext i1 %3 to i8, !dbg !4132
  store i8 %4, ptr %_0, align 1, !dbg !4132
  %5 = load i8, ptr %_0, align 1, !dbg !4133, !range !3397, !noundef !18
  ret i8 %5, !dbg !4133
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17he9e7fab8fd82b208E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !4134 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca ptr, align 8
  %_25 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_24 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4138, metadata !DIExpression()), !dbg !4150
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4139, metadata !DIExpression()), !dbg !4151
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !4148, metadata !DIExpression()), !dbg !4152
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4153
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4140, metadata !DIExpression()), !dbg !4154
  %_30 = load ptr, ptr %self, align 8, !dbg !4155, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !4156
  %7 = load i64, ptr %5, align 8, !dbg !4156
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %7) #8, !dbg !4156
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_30, i16 %_7, ptr align 8 @alloc_54889d8a51df8291ab9a50b9bff9f120) #8, !dbg !4157
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_5) #8, !dbg !4155
  br i1 %_4, label %bb4, label %bb5, !dbg !4155

bb5:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4158
  %_11 = load i16, ptr %8, align 8, !dbg !4158, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4159
  %9 = load i64, ptr %4, align 8, !dbg !4159
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_10 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h58f85563bbf29ff3E(i64 %9, i16 %_11) #8, !dbg !4159
  store ptr %_10, ptr %p3.dbg.spill, align 8, !dbg !4160
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4142, metadata !DIExpression()), !dbg !4161
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4162
  %10 = load i64, ptr %3, align 8, !dbg !4162
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_13 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E"(i64 %10) #8, !dbg !4162
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p3_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_10, i16 %_13, ptr align 8 @alloc_2a40896603bad3337b0fd8b141f38fac) #8, !dbg !4163
  store ptr %p3_entry, ptr %p3_entry.dbg.spill, align 8, !dbg !4163
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !4144, metadata !DIExpression()), !dbg !4164
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p3_entry) #8, !dbg !4165
  br i1 %_14, label %bb10, label %bb11, !dbg !4165

bb4:                                              ; preds = %start
  store i64 0, ptr %_8, align 8, !dbg !4166
  %11 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !4167
  %12 = load i64, ptr %11, align 8, !dbg !4167, !range !428, !noundef !18
  %13 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !4167
  %14 = load i64, ptr %13, align 8, !dbg !4167
  %15 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4167
  store i64 %12, ptr %15, align 8, !dbg !4167
  %16 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4167
  store i64 %14, ptr %16, align 8, !dbg !4167
  br label %bb20, !dbg !4168

bb11:                                             ; preds = %bb5
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4170
  %_18 = load i16, ptr %17, align 8, !dbg !4170, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4171
  %18 = load i64, ptr %2, align 8, !dbg !4171
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_17 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hb86471fb1e84901aE(i64 %18, i16 %_18) #8, !dbg !4171
  store ptr %_17, ptr %p2.dbg.spill, align 8, !dbg !4172
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !4146, metadata !DIExpression()), !dbg !4173
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !4174
  %19 = load i64, ptr %1, align 8, !dbg !4174
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h3e19fe5e4910c5d8E"(i64 %19) #8, !dbg !4174
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_20 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_17, i16 %_21, ptr align 8 @alloc_3b1aa135527783f579e4fcf4bac6a165) #8, !dbg !4175
  store ptr %_20, ptr %p2_entry, align 8, !dbg !4176
  %_23 = load ptr, ptr %p2_entry, align 8, !dbg !4177, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_23) #8, !dbg !4177
  br i1 %_22, label %bb16, label %bb17, !dbg !4177

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_15, align 8, !dbg !4178
  %20 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !4179
  %21 = load i64, ptr %20, align 8, !dbg !4179, !range !428, !noundef !18
  %22 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !4179
  %23 = load i64, ptr %22, align 8, !dbg !4179
  %24 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4179
  store i64 %21, ptr %24, align 8, !dbg !4179
  %25 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4179
  store i64 %23, ptr %25, align 8, !dbg !4179
  br label %bb20, !dbg !4180

bb17:                                             ; preds = %bb11
  %_27 = load ptr, ptr %p2_entry, align 8, !dbg !4182, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_26 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_27) #8, !dbg !4182
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17haf0d15d4762877c5E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") align 8 %_25, i64 %_26) #8, !dbg !4183
  store ptr %p2_entry, ptr %_28, align 8, !dbg !4184
  %26 = load ptr, ptr %_28, align 8, !dbg !4183, !nonnull !18, !align !812, !noundef !18
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h80025abf4798de96E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %_25, ptr align 8 %26) #8, !dbg !4183
  br label %bb20, !dbg !4183

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_24, align 8, !dbg !4185
  %27 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !4186
  %28 = load i64, ptr %27, align 8, !dbg !4186, !range !428, !noundef !18
  %29 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !4186
  %30 = load i64, ptr %29, align 8, !dbg !4186
  %31 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4186
  store i64 %28, ptr %31, align 8, !dbg !4186
  %32 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4186
  store i64 %30, ptr %32, align 8, !dbg !4186
  br label %bb20, !dbg !4180

bb20:                                             ; preds = %bb4, %bb10, %bb16, %bb17
  ret void, !dbg !4187
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb17545ea5ff64845E"(ptr align 8 %0) unnamed_addr #0 !dbg !4188 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %_0 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !4192, metadata !DIExpression(DW_OP_deref)), !dbg !4194
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !4193, metadata !DIExpression()), !dbg !4195
  %_4 = load ptr, ptr %_1, align 8, !dbg !4196, !nonnull !18, !align !812, !noundef !18
  %_5 = load ptr, ptr %_4, align 8, !dbg !4196, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_5) #8, !dbg !4196
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4197
  store i64 %_3, ptr %1, align 8, !dbg !4197
  store i64 2, ptr %_0, align 8, !dbg !4197
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4198
  %3 = load i64, ptr %2, align 8, !dbg !4198, !range !428, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4198
  %5 = load i64, ptr %4, align 8, !dbg !4198
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !4198
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !4198
  ret { i64, i64 } %7, !dbg !4198
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h6650e39300825602E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") align 8 %_0, ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !4199 {
start:
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_51 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_50 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_44 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_43 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_42 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_33 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_31 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_21 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_20 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_19 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_8 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_7 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4203, metadata !DIExpression()), !dbg !4239
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4204, metadata !DIExpression()), !dbg !4240
  call void @llvm.dbg.declare(metadata ptr %val, metadata !4211, metadata !DIExpression()), !dbg !4241
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !4219, metadata !DIExpression()), !dbg !4242
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !4227, metadata !DIExpression()), !dbg !4243
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !4233, metadata !DIExpression()), !dbg !4244
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !4237, metadata !DIExpression()), !dbg !4245
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4246
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4205, metadata !DIExpression()), !dbg !4247
  %_52 = load ptr, ptr %self, align 8, !dbg !4248, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !4249
  %11 = load i64, ptr %9, align 8, !dbg !4249
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %11) #8, !dbg !4249
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p4_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_52, i16 %_6, ptr align 8 @alloc_0ca3dc49884ac87a2ac8ca1f4010863e) #8, !dbg !4250
  store ptr %p4_entry, ptr %p4_entry.dbg.spill, align 8, !dbg !4250
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !4207, metadata !DIExpression()), !dbg !4251
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_9, ptr align 8 %p4_entry) #8, !dbg !4252
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hee867d3fa11f2d75E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_8, ptr align 8 %_9) #8, !dbg !4252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_7, ptr align 8 %_8) #8, !dbg !4252
  %12 = load i64, ptr %_7, align 8, !dbg !4252, !range !1817, !noundef !18
  %13 = icmp eq i64 %12, 3, !dbg !4252
  %_10 = select i1 %13, i64 0, i64 1, !dbg !4252
  %14 = icmp eq i64 %_10, 0, !dbg !4252
  br i1 %14, label %bb6, label %bb8, !dbg !4252

bb6:                                              ; preds = %start
  %15 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_7, i32 0, i32 1, !dbg !4252
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %15, i64 8, i1 false), !dbg !4252
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4253
  %_15 = load i16, ptr %16, align 8, !dbg !4253, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !4254
  %17 = load i64, ptr %8, align 8, !dbg !4254
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_14 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E(i64 %17, i16 %_15) #8, !dbg !4254
  store ptr %_14, ptr %p3.dbg.spill, align 8, !dbg !4255
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4213, metadata !DIExpression()), !dbg !4256
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !4257
  %18 = load i64, ptr %7, align 8, !dbg !4257
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %18) #8, !dbg !4257
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p3_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_14, i16 %_18, ptr align 8 @alloc_243a4af900fdbc7d70a6d95a11635156) #8, !dbg !4258
  store ptr %p3_entry, ptr %p3_entry.dbg.spill, align 8, !dbg !4258
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !4215, metadata !DIExpression()), !dbg !4259
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_21, ptr align 8 %p3_entry) #8, !dbg !4260
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h19a589ea35b6d895E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_20, ptr align 8 %_21) #8, !dbg !4260
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_19, ptr align 8 %_20) #8, !dbg !4260
  %19 = load i64, ptr %_19, align 8, !dbg !4260, !range !1817, !noundef !18
  %20 = icmp eq i64 %19, 3, !dbg !4260
  %_22 = select i1 %20, i64 0, i64 1, !dbg !4260
  %21 = icmp eq i64 %_22, 0, !dbg !4260
  br i1 %21, label %bb15, label %bb16, !dbg !4260

bb8:                                              ; preds = %start
  %22 = getelementptr inbounds { i64, i64 }, ptr %_7, i32 0, i32 0, !dbg !4261
  %residual.09 = load i64, ptr %22, align 8, !dbg !4261, !range !428, !noundef !18
  %23 = getelementptr inbounds { i64, i64 }, ptr %_7, i32 0, i32 1, !dbg !4261
  %residual.110 = load i64, ptr %23, align 8, !dbg !4261
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !4261
  store i64 %residual.09, ptr %24, align 8, !dbg !4261
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !4261
  store i64 %residual.110, ptr %25, align 8, !dbg !4261
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !4209, metadata !DIExpression()), !dbg !4262
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17he99303f8fb88bcb3E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc_7d6b94db097d7e05af5c5e741db393d7) #8, !dbg !4263
  br label %bb35, !dbg !4263

bb15:                                             ; preds = %bb6
  %26 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_19, i32 0, i32 1, !dbg !4260
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %26, i64 8, i1 false), !dbg !4260
  %27 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4264
  %_27 = load i16, ptr %27, align 8, !dbg !4264, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !4265
  %28 = load i64, ptr %6, align 8, !dbg !4265
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_26 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hc6d423e46120ee86E(i64 %28, i16 %_27) #8, !dbg !4265
  store ptr %_26, ptr %p2.dbg.spill, align 8, !dbg !4266
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !4221, metadata !DIExpression()), !dbg !4267
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !4268
  %29 = load i64, ptr %5, align 8, !dbg !4268
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_30 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE"(i64 %29) #8, !dbg !4268
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p2_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_26, i16 %_30, ptr align 8 @alloc_4a83f948b1e72bf1acf7299b2db54354) #8, !dbg !4269
  store ptr %p2_entry, ptr %p2_entry.dbg.spill, align 8, !dbg !4269
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !4223, metadata !DIExpression()), !dbg !4270
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_33, ptr align 8 %p2_entry) #8, !dbg !4271
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha4c074370696f73aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_32, ptr align 8 %_33) #8, !dbg !4271
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_31, ptr align 8 %_32) #8, !dbg !4271
  %30 = load i64, ptr %_31, align 8, !dbg !4271, !range !1817, !noundef !18
  %31 = icmp eq i64 %30, 3, !dbg !4271
  %_34 = select i1 %31, i64 0, i64 1, !dbg !4271
  %32 = icmp eq i64 %_34, 0, !dbg !4271
  br i1 %32, label %bb23, label %bb24, !dbg !4271

bb16:                                             ; preds = %bb6
  %33 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !4272
  %residual.06 = load i64, ptr %33, align 8, !dbg !4272, !range !428, !noundef !18
  %34 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !4272
  %residual.17 = load i64, ptr %34, align 8, !dbg !4272
  %35 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !4272
  store i64 %residual.06, ptr %35, align 8, !dbg !4272
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !4272
  store i64 %residual.17, ptr %36, align 8, !dbg !4272
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !4217, metadata !DIExpression()), !dbg !4273
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17he99303f8fb88bcb3E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc_bd2fcc14944896f54aab57ad7eeb8d94) #8, !dbg !4274
  br label %bb35, !dbg !4274

bb23:                                             ; preds = %bb15
  %37 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_31, i32 0, i32 1, !dbg !4271
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %37, i64 8, i1 false), !dbg !4271
  %38 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4275
  %_39 = load i16, ptr %38, align 8, !dbg !4275, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4276
  %39 = load i64, ptr %4, align 8, !dbg !4276
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_38 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17hb12f8b3c944090b8E(i64 %39, i16 %_39) #8, !dbg !4276
  store ptr %_38, ptr %p1.dbg.spill, align 8, !dbg !4277
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !4229, metadata !DIExpression()), !dbg !4278
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4279
  %40 = load i64, ptr %3, align 8, !dbg !4279
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3e3b04875eb21dcdE(i64 %40) #8, !dbg !4279
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %p1_entry = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_38, i16 %_41, ptr align 8 @alloc_dcfa16f4d9e1e4a0cbb082ff0fc5bc57) #8, !dbg !4280
  store ptr %p1_entry, ptr %p1_entry.dbg.spill, align 8, !dbg !4280
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !4231, metadata !DIExpression()), !dbg !4281
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_44, ptr align 8 %p1_entry) #8, !dbg !4282
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7c19ec52344e815aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") align 8 %_43, ptr align 8 %_44) #8, !dbg !4282
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") align 8 %_42, ptr align 8 %_43) #8, !dbg !4282
  %41 = load i64, ptr %_42, align 8, !dbg !4282, !range !1817, !noundef !18
  %42 = icmp eq i64 %41, 3, !dbg !4282
  %_46 = select i1 %42, i64 0, i64 1, !dbg !4282
  %43 = icmp eq i64 %_46, 0, !dbg !4282
  br i1 %43, label %bb31, label %bb32, !dbg !4282

bb24:                                             ; preds = %bb15
  %44 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !4283
  %residual.03 = load i64, ptr %44, align 8, !dbg !4283, !range !428, !noundef !18
  %45 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !4283
  %residual.14 = load i64, ptr %45, align 8, !dbg !4283
  %46 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !4283
  store i64 %residual.03, ptr %46, align 8, !dbg !4283
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !4283
  store i64 %residual.14, ptr %47, align 8, !dbg !4283
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !4225, metadata !DIExpression()), !dbg !4284
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17he99303f8fb88bcb3E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc_42ef6bb1c90ba355b58338385ca7beea) #8, !dbg !4285
  br label %bb35, !dbg !4285

bb31:                                             ; preds = %bb23
  %48 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_42, i32 0, i32 1, !dbg !4282
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %48, i64 8, i1 false), !dbg !4282
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h7fca65b8bc137df8E(ptr align 8 %p1_entry) #8, !dbg !4286
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4287
  %49 = load i64, ptr %2, align 8, !dbg !4287
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %50 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h37b6252a020db969E"(i64 %49) #8, !dbg !4287
  store i64 %50, ptr %1, align 8, !dbg !4287
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_51, ptr align 8 %1, i64 8, i1 false), !dbg !4287
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_50, ptr align 8 %frame, i64 8, i1 false), !dbg !4288
  %51 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_50, i32 0, i32 1, !dbg !4288
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %51, ptr align 8 %_51, i64 8, i1 false), !dbg !4288
  %52 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %_0, i32 0, i32 1, !dbg !4289
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_50, i64 16, i1 false), !dbg !4289
  store i64 0, ptr %_0, align 8, !dbg !4289
  br label %bb35, !dbg !4290

bb32:                                             ; preds = %bb23
  %53 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 0, !dbg !4291
  %residual.0 = load i64, ptr %53, align 8, !dbg !4291, !range !428, !noundef !18
  %54 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 1, !dbg !4291
  %residual.1 = load i64, ptr %54, align 8, !dbg !4291
  %55 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !4291
  store i64 %residual.0, ptr %55, align 8, !dbg !4291
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !4291
  store i64 %residual.1, ptr %56, align 8, !dbg !4291
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4235, metadata !DIExpression()), !dbg !4292
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17he99303f8fb88bcb3E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") align 8 %_0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_8d668cea90371e195eda4a0aeecfa104) #8, !dbg !4293
  br label %bb35, !dbg !4293

bb35:                                             ; preds = %bb8, %bb16, %bb24, %bb32, %bb31
  ret void, !dbg !4290

bb7:                                              ; No predecessors!
  unreachable, !dbg !4252
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3caf21caf98af9c7E"(i1 zeroext %0) unnamed_addr #0 !dbg !4294 {
start:
  %_1.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39}", align 1
  %_0 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %1 = zext i1 %0 to i8
  store i8 %1, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4299, metadata !DIExpression()), !dbg !4300
  call void @llvm.dbg.declare(metadata ptr %err, metadata !4298, metadata !DIExpression()), !dbg !4301
  %2 = load i8, ptr %err, align 1, !dbg !4302, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !4302
  %_3 = zext i1 %3 to i64, !dbg !4302
  %4 = icmp eq i64 %_3, 0, !dbg !4303
  br i1 %4, label %bb3, label %bb1, !dbg !4303

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !4304
  br label %bb4, !dbg !4304

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !4305
  br label %bb4, !dbg !4305

bb4:                                              ; preds = %bb1, %bb3
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4306
  %6 = load i64, ptr %5, align 8, !dbg !4306, !range !428, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4306
  %8 = load i64, ptr %7, align 8, !dbg !4306
  %9 = insertvalue { i64, i64 } poison, i64 %6, 0, !dbg !4306
  %10 = insertvalue { i64, i64 } %9, i64 %8, 1, !dbg !4306
  ret { i64, i64 } %10, !dbg !4306

bb2:                                              ; No predecessors!
  unreachable, !dbg !4302
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6986d62d5554bdc3E"(i1 zeroext %0) unnamed_addr #0 !dbg !4307 {
start:
  %_1.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39}", align 1
  %_0 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %1 = zext i1 %0 to i8
  store i8 %1, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4312, metadata !DIExpression()), !dbg !4313
  call void @llvm.dbg.declare(metadata ptr %err, metadata !4311, metadata !DIExpression()), !dbg !4314
  %2 = load i8, ptr %err, align 1, !dbg !4315, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !4315
  %_3 = zext i1 %3 to i64, !dbg !4315
  %4 = icmp eq i64 %_3, 0, !dbg !4316
  br i1 %4, label %bb3, label %bb1, !dbg !4316

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !4317
  br label %bb4, !dbg !4317

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !4318
  br label %bb4, !dbg !4318

bb4:                                              ; preds = %bb1, %bb3
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4319
  %6 = load i64, ptr %5, align 8, !dbg !4319, !range !428, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4319
  %8 = load i64, ptr %7, align 8, !dbg !4319
  %9 = insertvalue { i64, i64 } poison, i64 %6, 0, !dbg !4319
  %10 = insertvalue { i64, i64 } %9, i64 %8, 1, !dbg !4319
  ret { i64, i64 } %10, !dbg !4319

bb2:                                              ; No predecessors!
  unreachable, !dbg !4315
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9dc948d8d4997121E"(i1 zeroext %0) unnamed_addr #0 !dbg !4320 {
start:
  %_1.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39}", align 1
  %_0 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %1 = zext i1 %0 to i8
  store i8 %1, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4325, metadata !DIExpression()), !dbg !4326
  call void @llvm.dbg.declare(metadata ptr %err, metadata !4324, metadata !DIExpression()), !dbg !4327
  %2 = load i8, ptr %err, align 1, !dbg !4328, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !4328
  %_3 = zext i1 %3 to i64, !dbg !4328
  %4 = icmp eq i64 %_3, 0, !dbg !4329
  br i1 %4, label %bb3, label %bb1, !dbg !4329

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !4330
  br label %bb4, !dbg !4330

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !4331
  br label %bb4, !dbg !4331

bb4:                                              ; preds = %bb1, %bb3
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4332
  %6 = load i64, ptr %5, align 8, !dbg !4332, !range !428, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4332
  %8 = load i64, ptr %7, align 8, !dbg !4332
  %9 = insertvalue { i64, i64 } poison, i64 %6, 0, !dbg !4332
  %10 = insertvalue { i64, i64 } %9, i64 %8, 1, !dbg !4332
  ret { i64, i64 } %10, !dbg !4332

bb2:                                              ; No predecessors!
  unreachable, !dbg !4328
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7ed577b5bb5f8bc4E"(i1 zeroext %0) unnamed_addr #0 !dbg !4333 {
start:
  %_1.dbg.spill = alloca %"{closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51}", align 1
  %_0 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %1 = zext i1 %0 to i8
  store i8 %1, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4338, metadata !DIExpression()), !dbg !4339
  call void @llvm.dbg.declare(metadata ptr %err, metadata !4337, metadata !DIExpression()), !dbg !4340
  %2 = load i8, ptr %err, align 1, !dbg !4341, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !4341
  %_3 = zext i1 %3 to i64, !dbg !4341
  %4 = icmp eq i64 %_3, 0, !dbg !4342
  br i1 %4, label %bb3, label %bb1, !dbg !4342

bb3:                                              ; preds = %start
  store i64 1, ptr %_0, align 8, !dbg !4343
  br label %bb4, !dbg !4343

bb1:                                              ; preds = %start
  store i64 0, ptr %_0, align 8, !dbg !4344
  br label %bb4, !dbg !4344

bb4:                                              ; preds = %bb1, %bb3
  %5 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4345
  %6 = load i64, ptr %5, align 8, !dbg !4345, !range !428, !noundef !18
  %7 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4345
  %8 = load i64, ptr %7, align 8, !dbg !4345
  %9 = insertvalue { i64, i64 } poison, i64 %6, 0, !dbg !4345
  %10 = insertvalue { i64, i64 } %9, i64 %8, 1, !dbg !4345
  ret { i64, i64 } %10, !dbg !4345

bb2:                                              ; No predecessors!
  unreachable, !dbg !4341
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h8614f35173182c9aE"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") align 8 %_0, ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !4346 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_37 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_33 = alloca i8, align 1
  %_25 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4365, metadata !DIExpression()), !dbg !4376
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4366, metadata !DIExpression()), !dbg !4377
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4367, metadata !DIExpression()), !dbg !4378
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4379
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4368, metadata !DIExpression()), !dbg !4380
  %_38 = load ptr, ptr %self, align 8, !dbg !4381, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !4382
  %12 = load i64, ptr %10, align 8, !dbg !4382
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %12) #8, !dbg !4382
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_38, i16 %_8, ptr align 8 @alloc_febb90d800edd85e66adf5c570d0b1ab) #8, !dbg !4383
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_6) #8, !dbg !4381
  br i1 %_5, label %bb4, label %bb5, !dbg !4381

bb5:                                              ; preds = %start
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4384
  %_12 = load i16, ptr %13, align 8, !dbg !4384, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !4385
  %14 = load i64, ptr %9, align 8, !dbg !4385
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E(i64 %14, i16 %_12) #8, !dbg !4385
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !4386
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4370, metadata !DIExpression()), !dbg !4387
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !4388
  %15 = load i64, ptr %8, align 8, !dbg !4388
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %15) #8, !dbg !4388
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_11, i16 %_16, ptr align 8 @alloc_64da236e05a1748b6e025b0bc739117c) #8, !dbg !4389
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_13 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_14) #8, !dbg !4390
  br i1 %_13, label %bb10, label %bb11, !dbg !4390

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !4391
  %16 = load i8, ptr %_9, align 1, !dbg !4392, !range !777, !noundef !18
  %17 = trunc i8 %16 to i1, !dbg !4392
  %18 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !4392
  %19 = zext i1 %17 to i8, !dbg !4392
  store i8 %19, ptr %18, align 1, !dbg !4392
  store i8 1, ptr %_0, align 8, !dbg !4392
  br label %bb28, !dbg !4393

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4395
  %_20 = load i16, ptr %20, align 8, !dbg !4395, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !4396
  %21 = load i64, ptr %7, align 8, !dbg !4396
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hc6d423e46120ee86E(i64 %21, i16 %_20) #8, !dbg !4396
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !4397
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !4372, metadata !DIExpression()), !dbg !4398
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !4399
  %22 = load i64, ptr %6, align 8, !dbg !4399
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_24 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE"(i64 %22) #8, !dbg !4399
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_19, i16 %_24, ptr align 8 @alloc_4e3afc4bca8bd91b746cbfef5bd77f5d) #8, !dbg !4400
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_22) #8, !dbg !4401
  br i1 %_21, label %bb16, label %bb17, !dbg !4401

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_17, align 1, !dbg !4402
  %23 = load i8, ptr %_17, align 1, !dbg !4403, !range !777, !noundef !18
  %24 = trunc i8 %23 to i1, !dbg !4403
  %25 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !4403
  %26 = zext i1 %24 to i8, !dbg !4403
  store i8 %26, ptr %25, align 1, !dbg !4403
  store i8 1, ptr %_0, align 8, !dbg !4403
  br label %bb28, !dbg !4404

bb17:                                             ; preds = %bb11
  %27 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4406
  %_28 = load i16, ptr %27, align 8, !dbg !4406, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !4407
  %28 = load i64, ptr %5, align 8, !dbg !4407
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17hb12f8b3c944090b8E(i64 %28, i16 %_28) #8, !dbg !4407
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !4408
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !4374, metadata !DIExpression()), !dbg !4409
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4410
  %29 = load i64, ptr %4, align 8, !dbg !4410
; call x86_64::structures::paging::page::Page::p1_index
  %_32 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3e3b04875eb21dcdE(i64 %29) #8, !dbg !4410
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_27, i16 %_32, ptr align 8 @alloc_295be75a5f8100ecb324901cc9e098f6) #8, !dbg !4411
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_29 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_30) #8, !dbg !4412
  br i1 %_29, label %bb22, label %bb23, !dbg !4412

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_25, align 1, !dbg !4413
  %30 = load i8, ptr %_25, align 1, !dbg !4414, !range !777, !noundef !18
  %31 = trunc i8 %30 to i1, !dbg !4414
  %32 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !4414
  %33 = zext i1 %31 to i8, !dbg !4414
  store i8 %33, ptr %32, align 1, !dbg !4414
  store i8 1, ptr %_0, align 8, !dbg !4414
  br label %bb28, !dbg !4415

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4417
  %34 = load i64, ptr %3, align 8, !dbg !4417
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3e3b04875eb21dcdE(i64 %34) #8, !dbg !4417
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_35 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_27, i16 %_36, ptr align 8 @alloc_cb1772b92e75fac65e3c6f7e33e0285a) #8, !dbg !4418
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %_35, i64 %flags) #8, !dbg !4419
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4420
  %35 = load i64, ptr %2, align 8, !dbg !4420
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %36 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h37b6252a020db969E"(i64 %35) #8, !dbg !4420
  store i64 %36, ptr %1, align 8, !dbg !4420
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_37, ptr align 8 %1, i64 8, i1 false), !dbg !4420
  %37 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %_0, i32 0, i32 1, !dbg !4421
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %37, ptr align 8 %_37, i64 8, i1 false), !dbg !4421
  store i8 0, ptr %_0, align 8, !dbg !4421
  br label %bb28, !dbg !4422

bb22:                                             ; preds = %bb17
  store i8 0, ptr %_33, align 1, !dbg !4423
  %38 = load i8, ptr %_33, align 1, !dbg !4424, !range !777, !noundef !18
  %39 = trunc i8 %38 to i1, !dbg !4424
  %40 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %_0, i32 0, i32 1, !dbg !4424
  %41 = zext i1 %39 to i8, !dbg !4424
  store i8 %41, ptr %40, align 1, !dbg !4424
  store i8 1, ptr %_0, align 8, !dbg !4424
  br label %bb28, !dbg !4415

bb28:                                             ; preds = %bb4, %bb10, %bb16, %bb22, %bb23
  ret void, !dbg !4422
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17hb6c6827c4e8cd3b8E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !4425 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4429, metadata !DIExpression()), !dbg !4436
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4430, metadata !DIExpression()), !dbg !4437
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4431, metadata !DIExpression()), !dbg !4438
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4439
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4432, metadata !DIExpression()), !dbg !4440
  %_12 = load ptr, ptr %self, align 8, !dbg !4441, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !4442
  %3 = load i64, ptr %1, align 8, !dbg !4442
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %3) #8, !dbg !4442
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %p4_entry = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_12, i16 %_6, ptr align 8 @alloc_6f40369365c9d216341b81c1b6b99ae8) #8, !dbg !4443
  store ptr %p4_entry, ptr %p4_entry.dbg.spill, align 8, !dbg !4443
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !4434, metadata !DIExpression()), !dbg !4444
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p4_entry) #8, !dbg !4445
  br i1 %_7, label %bb4, label %bb5, !dbg !4445

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %p4_entry, i64 %flags) #8, !dbg !4446
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E() #8, !dbg !4447
  store i8 2, ptr %_0, align 1, !dbg !4448
  br label %bb8, !dbg !4449

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !4450
  %4 = load i8, ptr %_9, align 1, !dbg !4451, !range !777, !noundef !18
  %5 = trunc i8 %4 to i1, !dbg !4451
  %6 = zext i1 %5 to i8, !dbg !4451
  store i8 %6, ptr %_0, align 1, !dbg !4451
  br label %bb8, !dbg !4449

bb8:                                              ; preds = %bb4, %bb5
  %7 = load i8, ptr %_0, align 1, !dbg !4449, !range !3397, !noundef !18
  ret i8 %7, !dbg !4449
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h69d266e53b1c26b4E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !4452 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4454, metadata !DIExpression()), !dbg !4463
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4455, metadata !DIExpression()), !dbg !4464
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4456, metadata !DIExpression()), !dbg !4465
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4466
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4457, metadata !DIExpression()), !dbg !4467
  %_20 = load ptr, ptr %self, align 8, !dbg !4468, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4469
  %5 = load i64, ptr %3, align 8, !dbg !4469
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %5) #8, !dbg !4469
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_20, i16 %_8, ptr align 8 @alloc_d875eca98f223561cd04aae936f2ad6b) #8, !dbg !4470
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_6) #8, !dbg !4468
  br i1 %_5, label %bb4, label %bb5, !dbg !4468

bb5:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4471
  %_12 = load i16, ptr %6, align 8, !dbg !4471, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4472
  %7 = load i64, ptr %2, align 8, !dbg !4472
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E(i64 %7, i16 %_12) #8, !dbg !4472
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !4473
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4459, metadata !DIExpression()), !dbg !4474
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !4475
  %8 = load i64, ptr %1, align 8, !dbg !4475
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_14 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %8) #8, !dbg !4475
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %p3_entry = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_11, i16 %_14, ptr align 8 @alloc_aad0948dd013bebc2139e03322730892) #8, !dbg !4476
  store ptr %p3_entry, ptr %p3_entry.dbg.spill, align 8, !dbg !4476
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !4461, metadata !DIExpression()), !dbg !4477
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_15 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p3_entry) #8, !dbg !4478
  br i1 %_15, label %bb10, label %bb11, !dbg !4478

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !4479
  %9 = load i8, ptr %_9, align 1, !dbg !4480, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !4480
  %11 = zext i1 %10 to i8, !dbg !4480
  store i8 %11, ptr %_0, align 1, !dbg !4480
  br label %bb14, !dbg !4481

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %p3_entry, i64 %flags) #8, !dbg !4483
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E() #8, !dbg !4484
  store i8 2, ptr %_0, align 1, !dbg !4485
  br label %bb14, !dbg !4486

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_17, align 1, !dbg !4487
  %12 = load i8, ptr %_17, align 1, !dbg !4488, !range !777, !noundef !18
  %13 = trunc i8 %12 to i1, !dbg !4488
  %14 = zext i1 %13 to i8, !dbg !4488
  store i8 %14, ptr %_0, align 1, !dbg !4488
  br label %bb14, !dbg !4481

bb14:                                             ; preds = %bb4, %bb10, %bb11
  %15 = load i8, ptr %_0, align 1, !dbg !4486, !range !3397, !noundef !18
  ret i8 %15, !dbg !4486
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h5fefb3725c5dbec3E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !4489 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4491, metadata !DIExpression()), !dbg !4502
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4492, metadata !DIExpression()), !dbg !4503
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4493, metadata !DIExpression()), !dbg !4504
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4505
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4494, metadata !DIExpression()), !dbg !4506
  %_28 = load ptr, ptr %self, align 8, !dbg !4507, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !4508
  %7 = load i64, ptr %5, align 8, !dbg !4508
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %7) #8, !dbg !4508
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_28, i16 %_8, ptr align 8 @alloc_11abd975f81d85955886c17d545e8caa) #8, !dbg !4509
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_6) #8, !dbg !4507
  br i1 %_5, label %bb4, label %bb5, !dbg !4507

bb5:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4510
  %_12 = load i16, ptr %8, align 8, !dbg !4510, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4511
  %9 = load i64, ptr %4, align 8, !dbg !4511
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E(i64 %9, i16 %_12) #8, !dbg !4511
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !4512
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4496, metadata !DIExpression()), !dbg !4513
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4514
  %10 = load i64, ptr %3, align 8, !dbg !4514
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %10) #8, !dbg !4514
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_11, i16 %_16, ptr align 8 @alloc_ae4ee8d7647fb2344deafd3566252b34) #8, !dbg !4515
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_13 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_14) #8, !dbg !4516
  br i1 %_13, label %bb10, label %bb11, !dbg !4516

bb4:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !4517
  %11 = load i8, ptr %_9, align 1, !dbg !4518, !range !777, !noundef !18
  %12 = trunc i8 %11 to i1, !dbg !4518
  %13 = zext i1 %12 to i8, !dbg !4518
  store i8 %13, ptr %_0, align 1, !dbg !4518
  br label %bb20, !dbg !4519

bb11:                                             ; preds = %bb5
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4521
  %_20 = load i16, ptr %14, align 8, !dbg !4521, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4522
  %15 = load i64, ptr %2, align 8, !dbg !4522
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hc6d423e46120ee86E(i64 %15, i16 %_20) #8, !dbg !4522
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !4523
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !4498, metadata !DIExpression()), !dbg !4524
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !4525
  %16 = load i64, ptr %1, align 8, !dbg !4525
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_22 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE"(i64 %16) #8, !dbg !4525
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %p2_entry = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %_19, i16 %_22, ptr align 8 @alloc_3a52a12e3be11e71d1e13bb268b85669) #8, !dbg !4526
  store ptr %p2_entry, ptr %p2_entry.dbg.spill, align 8, !dbg !4526
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !4500, metadata !DIExpression()), !dbg !4527
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p2_entry) #8, !dbg !4528
  br i1 %_23, label %bb16, label %bb17, !dbg !4528

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_17, align 1, !dbg !4529
  %17 = load i8, ptr %_17, align 1, !dbg !4530, !range !777, !noundef !18
  %18 = trunc i8 %17 to i1, !dbg !4530
  %19 = zext i1 %18 to i8, !dbg !4530
  store i8 %19, ptr %_0, align 1, !dbg !4530
  br label %bb20, !dbg !4531

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %p2_entry, i64 %flags) #8, !dbg !4533
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E() #8, !dbg !4534
  store i8 2, ptr %_0, align 1, !dbg !4535
  br label %bb20, !dbg !4536

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_25, align 1, !dbg !4537
  %20 = load i8, ptr %_25, align 1, !dbg !4538, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !4538
  %22 = zext i1 %21 to i8, !dbg !4538
  store i8 %22, ptr %_0, align 1, !dbg !4538
  br label %bb20, !dbg !4531

bb20:                                             ; preds = %bb4, %bb10, %bb16, %bb17
  %23 = load i8, ptr %_0, align 1, !dbg !4536, !range !3397, !noundef !18
  ret i8 %23, !dbg !4536
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h2c38c5ae94f0b542E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !4539 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_35 = alloca ptr, align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_31 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4543, metadata !DIExpression()), !dbg !4559
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4544, metadata !DIExpression()), !dbg !4560
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !4557, metadata !DIExpression()), !dbg !4561
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4562
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4545, metadata !DIExpression()), !dbg !4563
  %_37 = load ptr, ptr %self, align 8, !dbg !4564, !nonnull !18, !align !3528, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !4565
  %9 = load i64, ptr %7, align 8, !dbg !4565
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %9) #8, !dbg !4565
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_37, i16 %_7, ptr align 8 @alloc_cdda564a764051b506f39467847ab266) #8, !dbg !4566
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_5) #8, !dbg !4564
  br i1 %_4, label %bb4, label %bb5, !dbg !4564

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4567
  %_11 = load i16, ptr %10, align 8, !dbg !4567, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !4568
  %11 = load i64, ptr %6, align 8, !dbg !4568
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_10 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E(i64 %11, i16 %_11) #8, !dbg !4568
  store ptr %_10, ptr %p3.dbg.spill, align 8, !dbg !4569
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4547, metadata !DIExpression()), !dbg !4570
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !4571
  %12 = load i64, ptr %5, align 8, !dbg !4571
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_13 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %12) #8, !dbg !4571
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p3_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_10, i16 %_13, ptr align 8 @alloc_44b68b6f0f6ca8729fc777185be26f9e) #8, !dbg !4572
  store ptr %p3_entry, ptr %p3_entry.dbg.spill, align 8, !dbg !4572
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !4549, metadata !DIExpression()), !dbg !4573
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p3_entry) #8, !dbg !4574
  br i1 %_14, label %bb10, label %bb11, !dbg !4574

bb4:                                              ; preds = %start
  store i64 0, ptr %_8, align 8, !dbg !4575
  %13 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !4576
  %14 = load i64, ptr %13, align 8, !dbg !4576, !range !428, !noundef !18
  %15 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !4576
  %16 = load i64, ptr %15, align 8, !dbg !4576
  %17 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4576
  store i64 %14, ptr %17, align 8, !dbg !4576
  %18 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4576
  store i64 %16, ptr %18, align 8, !dbg !4576
  br label %bb26, !dbg !4577

bb11:                                             ; preds = %bb5
  %19 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4579
  %_18 = load i16, ptr %19, align 8, !dbg !4579, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4580
  %20 = load i64, ptr %4, align 8, !dbg !4580
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_17 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hc6d423e46120ee86E(i64 %20, i16 %_18) #8, !dbg !4580
  store ptr %_17, ptr %p2.dbg.spill, align 8, !dbg !4581
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !4551, metadata !DIExpression()), !dbg !4582
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4583
  %21 = load i64, ptr %3, align 8, !dbg !4583
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE"(i64 %21) #8, !dbg !4583
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p2_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_17, i16 %_20, ptr align 8 @alloc_e40d919175b5e1388bc879eb74ff2075) #8, !dbg !4584
  store ptr %p2_entry, ptr %p2_entry.dbg.spill, align 8, !dbg !4584
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !4553, metadata !DIExpression()), !dbg !4585
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p2_entry) #8, !dbg !4586
  br i1 %_21, label %bb16, label %bb17, !dbg !4586

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_15, align 8, !dbg !4587
  %22 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !4588
  %23 = load i64, ptr %22, align 8, !dbg !4588, !range !428, !noundef !18
  %24 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !4588
  %25 = load i64, ptr %24, align 8, !dbg !4588
  %26 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4588
  store i64 %23, ptr %26, align 8, !dbg !4588
  %27 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4588
  store i64 %25, ptr %27, align 8, !dbg !4588
  br label %bb26, !dbg !4589

bb17:                                             ; preds = %bb11
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4591
  %_25 = load i16, ptr %28, align 8, !dbg !4591, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4592
  %29 = load i64, ptr %2, align 8, !dbg !4592
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_24 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17hb12f8b3c944090b8E(i64 %29, i16 %_25) #8, !dbg !4592
  store ptr %_24, ptr %p1.dbg.spill, align 8, !dbg !4593
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !4555, metadata !DIExpression()), !dbg !4594
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !4595
  %30 = load i64, ptr %1, align 8, !dbg !4595
; call x86_64::structures::paging::page::Page::p1_index
  %_28 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3e3b04875eb21dcdE(i64 %30) #8, !dbg !4595
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_27 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_24, i16 %_28, ptr align 8 @alloc_9f84c4acda2384474b1db9b14f66884e) #8, !dbg !4596
  store ptr %_27, ptr %p1_entry, align 8, !dbg !4597
  %_30 = load ptr, ptr %p1_entry, align 8, !dbg !4598, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_29 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %_30) #8, !dbg !4598
  br i1 %_29, label %bb22, label %bb23, !dbg !4598

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_22, align 8, !dbg !4599
  %31 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4600
  %32 = load i64, ptr %31, align 8, !dbg !4600, !range !428, !noundef !18
  %33 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4600
  %34 = load i64, ptr %33, align 8, !dbg !4600
  %35 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4600
  store i64 %32, ptr %35, align 8, !dbg !4600
  %36 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4600
  store i64 %34, ptr %36, align 8, !dbg !4600
  br label %bb26, !dbg !4601

bb23:                                             ; preds = %bb17
  %_34 = load ptr, ptr %p1_entry, align 8, !dbg !4603, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_33 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_34) #8, !dbg !4603
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h0b5b7cce501a61cdE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") align 8 %_32, i64 %_33) #8, !dbg !4604
  store ptr %p1_entry, ptr %_35, align 8, !dbg !4605
  %37 = load ptr, ptr %_35, align 8, !dbg !4604, !nonnull !18, !align !812, !noundef !18
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h189854f20b4334b7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") align 8 %_0, ptr align 8 %_32, ptr align 8 %37) #8, !dbg !4604
  br label %bb26, !dbg !4604

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_31, align 8, !dbg !4606
  %38 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !4607
  %39 = load i64, ptr %38, align 8, !dbg !4607, !range !428, !noundef !18
  %40 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !4607
  %41 = load i64, ptr %40, align 8, !dbg !4607
  %42 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4607
  store i64 %39, ptr %42, align 8, !dbg !4607
  %43 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4607
  store i64 %41, ptr %43, align 8, !dbg !4607
  br label %bb26, !dbg !4601

bb26:                                             ; preds = %bb4, %bb10, %bb16, %bb22, %bb23
  ret void, !dbg !4608
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h092bd8b67d49f14aE"(ptr align 8 %0) unnamed_addr #0 !dbg !4609 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %_0 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !4613, metadata !DIExpression(DW_OP_deref)), !dbg !4615
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !4614, metadata !DIExpression()), !dbg !4616
  %_4 = load ptr, ptr %_1, align 8, !dbg !4617, !nonnull !18, !align !812, !noundef !18
  %_5 = load ptr, ptr %_4, align 8, !dbg !4617, !nonnull !18, !align !812, !noundef !18
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %_5) #8, !dbg !4617
  %1 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4618
  store i64 %_3, ptr %1, align 8, !dbg !4618
  store i64 2, ptr %_0, align 8, !dbg !4618
  %2 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 0, !dbg !4619
  %3 = load i64, ptr %2, align 8, !dbg !4619, !range !428, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_0, i32 0, i32 1, !dbg !4619
  %5 = load i64, ptr %4, align 8, !dbg !4619
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !4619
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !4619
  ret { i64, i64 } %7, !dbg !4619
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17hb42232cf17c55d12E"(ptr sret(%"structures::paging::mapper::TranslateResult") align 8 %_0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !4620 {
start:
  %flags.dbg.spill12 = alloca i64, align 8
  %offset.dbg.spill10 = alloca i64, align 8
  %0 = alloca i64, align 8
  %entry.dbg.spill8 = alloca ptr, align 8
  %flags.dbg.spill6 = alloca i64, align 8
  %offset.dbg.spill4 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %5 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_65 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_57 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_55 = alloca i64, align 8
  %_46 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_38 = alloca i64, align 8
  %_29 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_21 = alloca i64, align 8
  %_11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4659, metadata !DIExpression()), !dbg !4703
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4660, metadata !DIExpression()), !dbg !4704
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4661, metadata !DIExpression()), !dbg !4705
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !4673, metadata !DIExpression()), !dbg !4706
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !4685, metadata !DIExpression()), !dbg !4707
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !4695, metadata !DIExpression()), !dbg !4708
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !4697, metadata !DIExpression()), !dbg !4709
; call x86_64::structures::paging::page::Page<S>::containing_address
  %6 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hc02f49ebe5f85e43E"(i64 %addr) #8, !dbg !4710
  store i64 %6, ptr %5, align 8, !dbg !4710
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false), !dbg !4710
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !4711
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !4663, metadata !DIExpression()), !dbg !4712
  %_66 = load ptr, ptr %self, align 8, !dbg !4713, !nonnull !18, !align !3528, !noundef !18
; call x86_64::addr::VirtAddr::p4_index
  %_7 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hb09efbca02d0de53E(i64 %addr) #8, !dbg !4714
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p4_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_66, i16 %_7, ptr align 8 @alloc_a13a8e0350e2aacc78cd0d497a68b528) #8, !dbg !4715
  store ptr %p4_entry, ptr %p4_entry.dbg.spill, align 8, !dbg !4715
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !4665, metadata !DIExpression()), !dbg !4716
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p4_entry) #8, !dbg !4717
  br i1 %_8, label %bb5, label %bb6, !dbg !4717

bb6:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %7 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %p4_entry) #8, !dbg !4718
  store i64 %7, ptr %_11, align 8, !dbg !4718
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %_11, i64 128) #8, !dbg !4718
  br i1 %_9, label %bb9, label %bb10, !dbg !4718

bb5:                                              ; preds = %start
  store i64 3, ptr %_0, align 8, !dbg !4719
  br label %bb62, !dbg !4720

bb10:                                             ; preds = %bb6
  %8 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4722
  %_15 = load i16, ptr %8, align 8, !dbg !4722, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4723
  %9 = load i64, ptr %4, align 8, !dbg !4723
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_14 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E(i64 %9, i16 %_15) #8, !dbg !4723
  store ptr %_14, ptr %p3.dbg.spill, align 8, !dbg !4724
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !4667, metadata !DIExpression()), !dbg !4725
; call x86_64::addr::VirtAddr::p3_index
  %_17 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E(i64 %addr) #8, !dbg !4726
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p3_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_14, i16 %_17, ptr align 8 @alloc_478a1304f95ee5e4c147166b2e5abbdb) #8, !dbg !4727
  store ptr %p3_entry, ptr %p3_entry.dbg.spill, align 8, !dbg !4727
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !4669, metadata !DIExpression()), !dbg !4728
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_18 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p3_entry) #8, !dbg !4729
  br i1 %_18, label %bb15, label %bb16, !dbg !4729

bb9:                                              ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_ddc88da32b2765c7908fb63b2dcf7726, i64 35, ptr align 8 @alloc_4992db8745ae00afea01c041ffd9d006) #9, !dbg !4730
  unreachable, !dbg !4730

bb16:                                             ; preds = %bb10
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %p3_entry) #8, !dbg !4731
  store i64 %10, ptr %_21, align 8, !dbg !4731
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_19 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %_21, i64 128) #8, !dbg !4731
  br i1 %_19, label %bb19, label %bb26, !dbg !4731

bb15:                                             ; preds = %bb10
  store i64 3, ptr %_0, align 8, !dbg !4732
  br label %bb62, !dbg !4733

bb26:                                             ; preds = %bb16
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4735
  %_32 = load i16, ptr %11, align 8, !dbg !4735, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4736
  %12 = load i64, ptr %3, align 8, !dbg !4736
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_31 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hc6d423e46120ee86E(i64 %12, i16 %_32) #8, !dbg !4736
  store ptr %_31, ptr %p2.dbg.spill, align 8, !dbg !4737
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !4679, metadata !DIExpression()), !dbg !4738
; call x86_64::addr::VirtAddr::p2_index
  %_34 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h9d5b222f9a39eec4E(i64 %addr) #8, !dbg !4739
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p2_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_31, i16 %_34, ptr align 8 @alloc_11a35cf5b5fe01158a80ac424bba20ba) #8, !dbg !4740
  store ptr %p2_entry, ptr %p2_entry.dbg.spill, align 8, !dbg !4740
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !4681, metadata !DIExpression()), !dbg !4741
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_35 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p2_entry) #8, !dbg !4742
  br i1 %_35, label %bb31, label %bb32, !dbg !4742

bb19:                                             ; preds = %bb16
; call x86_64::addr::VirtAddr::p3_index
  %_23 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E(i64 %addr) #8, !dbg !4743
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %entry7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_14, i16 %_23, ptr align 8 @alloc_eac875b90fd359cb80f00b2d938d9559) #8, !dbg !4744
  store ptr %entry7, ptr %entry.dbg.spill8, align 8, !dbg !4744
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill8, metadata !4671, metadata !DIExpression()), !dbg !4745
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_25 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %entry7) #8, !dbg !4746
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %13 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h0a30aecb1e25202fE"(i64 %_25) #8, !dbg !4747
  store i64 %13, ptr %0, align 8, !dbg !4747
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %0, i64 8, i1 false), !dbg !4747
; call x86_64::addr::VirtAddr::as_u64
  %_27 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E(i64 %addr) #8, !dbg !4748
  %offset9 = and i64 %_27, 1073741823, !dbg !4748
  store i64 %offset9, ptr %offset.dbg.spill10, align 8, !dbg !4748
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill10, metadata !4675, metadata !DIExpression()), !dbg !4749
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags11 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %entry7) #8, !dbg !4750
  store i64 %flags11, ptr %flags.dbg.spill12, align 8, !dbg !4750
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill12, metadata !4677, metadata !DIExpression()), !dbg !4751
  %14 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_29, i32 0, i32 1, !dbg !4752
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %14, ptr align 8 %frame, i64 8, i1 false), !dbg !4752
  store i64 2, ptr %_29, align 8, !dbg !4752
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %_29, i64 16, i1 false), !dbg !4753
  %15 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %_0, i32 0, i32 1, !dbg !4753
  store i64 %offset9, ptr %15, align 8, !dbg !4753
  %16 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %_0, i32 0, i32 2, !dbg !4753
  store i64 %flags11, ptr %16, align 8, !dbg !4753
  br label %bb62, !dbg !4733

bb32:                                             ; preds = %bb26
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %17 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %p2_entry) #8, !dbg !4754
  store i64 %17, ptr %_38, align 8, !dbg !4754
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_36 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %_38, i64 128) #8, !dbg !4754
  br i1 %_36, label %bb35, label %bb42, !dbg !4754

bb31:                                             ; preds = %bb26
  store i64 3, ptr %_0, align 8, !dbg !4755
  br label %bb62, !dbg !4756

bb42:                                             ; preds = %bb32
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !4758
  %_49 = load i16, ptr %18, align 8, !dbg !4758, !noundef !18
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4759
  %19 = load i64, ptr %2, align 8, !dbg !4759
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_48 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17hb12f8b3c944090b8E(i64 %19, i16 %_49) #8, !dbg !4759
  store ptr %_48, ptr %p1.dbg.spill, align 8, !dbg !4760
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !4691, metadata !DIExpression()), !dbg !4761
; call x86_64::addr::VirtAddr::p1_index
  %_51 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h12237b167a79dd80E(i64 %addr) #8, !dbg !4762
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %p1_entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_48, i16 %_51, ptr align 8 @alloc_3c3fab6cca79983e7164cfce16955039) #8, !dbg !4763
  store ptr %p1_entry, ptr %p1_entry.dbg.spill, align 8, !dbg !4763
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !4693, metadata !DIExpression()), !dbg !4764
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_52 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %p1_entry) #8, !dbg !4765
  br i1 %_52, label %bb47, label %bb48, !dbg !4765

bb35:                                             ; preds = %bb32
; call x86_64::addr::VirtAddr::p2_index
  %_40 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h9d5b222f9a39eec4E(i64 %addr) #8, !dbg !4766
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %entry = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %_31, i16 %_40, ptr align 8 @alloc_32b61c696e106485ccbe87f3cd651cbe) #8, !dbg !4767
  store ptr %entry, ptr %entry.dbg.spill, align 8, !dbg !4767
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !4683, metadata !DIExpression()), !dbg !4768
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_42 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %entry) #8, !dbg !4769
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %20 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h453fe6a40a6e622aE"(i64 %_42) #8, !dbg !4770
  store i64 %20, ptr %1, align 8, !dbg !4770
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !4770
; call x86_64::addr::VirtAddr::as_u64
  %_44 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E(i64 %addr) #8, !dbg !4771
  %offset3 = and i64 %_44, 2097151, !dbg !4771
  store i64 %offset3, ptr %offset.dbg.spill4, align 8, !dbg !4771
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill4, metadata !4687, metadata !DIExpression()), !dbg !4772
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %entry) #8, !dbg !4773
  store i64 %flags5, ptr %flags.dbg.spill6, align 8, !dbg !4773
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill6, metadata !4689, metadata !DIExpression()), !dbg !4774
  %21 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_46, i32 0, i32 1, !dbg !4775
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %frame1, i64 8, i1 false), !dbg !4775
  store i64 1, ptr %_46, align 8, !dbg !4775
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %_46, i64 16, i1 false), !dbg !4776
  %22 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %_0, i32 0, i32 1, !dbg !4776
  store i64 %offset3, ptr %22, align 8, !dbg !4776
  %23 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %_0, i32 0, i32 2, !dbg !4776
  store i64 %flags5, ptr %23, align 8, !dbg !4776
  br label %bb62, !dbg !4756

bb48:                                             ; preds = %bb42
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %24 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %p1_entry) #8, !dbg !4777
  store i64 %24, ptr %_55, align 8, !dbg !4777
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_53 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %_55, i64 128) #8, !dbg !4777
  br i1 %_53, label %bb51, label %bb52, !dbg !4777

bb47:                                             ; preds = %bb42
  store i64 3, ptr %_0, align 8, !dbg !4778
  br label %bb62, !dbg !4779

bb52:                                             ; preds = %bb48
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_58 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %p1_entry) #8, !dbg !4781
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h0b5b7cce501a61cdE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") align 8 %_57, i64 %_58) #8, !dbg !4782
  %_59 = load i64, ptr %_57, align 8, !dbg !4782, !range !902, !noundef !18
  %25 = icmp eq i64 %_59, 0, !dbg !4783
  br i1 %25, label %bb57, label %bb55, !dbg !4783

bb51:                                             ; preds = %bb48
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @alloc_aa3962a8c3b27ab7223cf1f939656dd1, i64 35, ptr align 8 @alloc_3d2a0673a95c94f7f1a0deffdc5c9874) #9, !dbg !4784
  unreachable, !dbg !4784

bb57:                                             ; preds = %bb52
  %26 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_57, i32 0, i32 1, !dbg !4785
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %26, i64 8, i1 false), !dbg !4785
; call x86_64::addr::VirtAddr::page_offset
  %_63 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17h41baa4042afbe7dbE(i64 %addr) #8, !dbg !4786
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hc8c9a727b4b4cd2aE"(i16 %_63) #8, !dbg !4787
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4787
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4699, metadata !DIExpression()), !dbg !4788
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %p1_entry) #8, !dbg !4789
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !4789
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !4701, metadata !DIExpression()), !dbg !4790
  %27 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_65, i32 0, i32 1, !dbg !4791
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %frame2, i64 8, i1 false), !dbg !4791
  store i64 0, ptr %_65, align 8, !dbg !4791
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %_65, i64 16, i1 false), !dbg !4792
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %_0, i32 0, i32 1, !dbg !4792
  store i64 %offset, ptr %28, align 8, !dbg !4792
  %29 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %_0, i32 0, i32 2, !dbg !4792
  store i64 %flags, ptr %29, align 8, !dbg !4792
  br label %bb62, !dbg !4793

bb55:                                             ; preds = %bb52
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_61 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %p1_entry) #8, !dbg !4794
  %30 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %_0, i32 0, i32 1, !dbg !4795
  store i64 %_61, ptr %30, align 8, !dbg !4795
  store i64 4, ptr %_0, align 8, !dbg !4795
  br label %bb62, !dbg !4779

bb62:                                             ; preds = %bb5, %bb15, %bb19, %bb31, %bb35, %bb47, %bb55, %bb57
  ret void, !dbg !4793

bb56:                                             ; No predecessors!
  unreachable, !dbg !4782
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17he0f96986a9fc9f58E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4796 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4802, metadata !DIExpression()), !dbg !4804
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4803, metadata !DIExpression()), !dbg !4805
  %0 = load i8, ptr %self, align 1, !dbg !4806, !range !777, !noundef !18
  %1 = trunc i8 %0 to i1, !dbg !4806
  %_3 = zext i1 %1 to i64, !dbg !4806
  %2 = icmp eq i64 %_3, 0, !dbg !4807
  br i1 %2, label %bb3, label %bb1, !dbg !4807

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h83886342be577089E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_4, ptr align 8 @alloc_245f71659d6a16859e71997552455b54, i64 1) #8, !dbg !4808
; call core::fmt::Formatter::write_fmt
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hde8f93715d9c900cE(ptr align 8 %f, ptr align 8 %_4) #8, !dbg !4808
  %4 = zext i1 %3 to i8, !dbg !4808
  store i8 %4, ptr %_0, align 1, !dbg !4808
  br label %bb6, !dbg !4808

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h83886342be577089E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_6, ptr align 8 @alloc_47f20378d56225612475544f0de811e5, i64 1) #8, !dbg !4809
; call core::fmt::Formatter::write_fmt
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hde8f93715d9c900cE(ptr align 8 %f, ptr align 8 %_6) #8, !dbg !4809
  %6 = zext i1 %5 to i8, !dbg !4809
  store i8 %6, ptr %_0, align 1, !dbg !4809
  br label %bb6, !dbg !4809

bb6:                                              ; preds = %bb1, %bb3
  %7 = load i8, ptr %_0, align 1, !dbg !4810, !range !777, !noundef !18
  %8 = trunc i8 %7 to i1, !dbg !4810
  ret i1 %8, !dbg !4810

bb2:                                              ; No predecessors!
  unreachable, !dbg !4806
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h58f85563bbf29ff3E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4811 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4815, metadata !DIExpression()), !dbg !4817
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4816, metadata !DIExpression()), !dbg !4818
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4819
  %4 = load i64, ptr %2, align 8, !dbg !4819
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb19d5373e5c5422aE(i64 %4, i16 %recursive_index) #8, !dbg !4819
  store i64 %5, ptr %1, align 8, !dbg !4819
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !4819
  %6 = load i64, ptr %_4, align 8, !dbg !4819
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %6) #8, !dbg !4819
; call x86_64::addr::VirtAddr::as_mut_ptr
  %_0 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %_3) #8, !dbg !4819
  ret ptr %_0, !dbg !4820
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5d358047f2dfe66E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4821 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4825, metadata !DIExpression()), !dbg !4827
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4826, metadata !DIExpression()), !dbg !4828
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4829
  %4 = load i64, ptr %2, align 8, !dbg !4829
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h455043bf033a1f3dE(i64 %4, i16 %recursive_index) #8, !dbg !4829
  store i64 %5, ptr %1, align 8, !dbg !4829
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !4829
  %6 = load i64, ptr %_4, align 8, !dbg !4829
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %6) #8, !dbg !4829
; call x86_64::addr::VirtAddr::as_mut_ptr
  %_0 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %_3) #8, !dbg !4829
  ret ptr %_0, !dbg !4830
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4831 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4835, metadata !DIExpression()), !dbg !4837
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4836, metadata !DIExpression()), !dbg !4838
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4839
  %4 = load i64, ptr %2, align 8, !dbg !4839
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h9ac0619e6ce5334dE(i64 %4, i16 %recursive_index) #8, !dbg !4839
  store i64 %5, ptr %1, align 8, !dbg !4839
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !4839
  %6 = load i64, ptr %_4, align 8, !dbg !4839
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %6) #8, !dbg !4839
; call x86_64::addr::VirtAddr::as_mut_ptr
  %_0 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %_3) #8, !dbg !4839
  ret ptr %_0, !dbg !4840
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h455043bf033a1f3dE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4841 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_0 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4845, metadata !DIExpression()), !dbg !4847
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4846, metadata !DIExpression()), !dbg !4848
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4849
  %4 = load i64, ptr %2, align 8, !dbg !4849
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E"(i64 %4) #8, !dbg !4849
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %5 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !4850
  store i64 %5, ptr %1, align 8, !dbg !4850
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %1, i64 8, i1 false), !dbg !4850
  %6 = load i64, ptr %_0, align 8, !dbg !4851
  ret i64 %6, !dbg !4851
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h9ac0619e6ce5334dE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4852 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_0 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4856, metadata !DIExpression()), !dbg !4858
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4857, metadata !DIExpression()), !dbg !4859
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4860
  %4 = load i64, ptr %2, align 8, !dbg !4860
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %4) #8, !dbg !4860
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %5 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !4861
  store i64 %5, ptr %1, align 8, !dbg !4861
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %1, i64 8, i1 false), !dbg !4861
  %6 = load i64, ptr %_0, align 8, !dbg !4862
  ret i64 %6, !dbg !4862
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb19d5373e5c5422aE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4863 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_0 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4867, metadata !DIExpression()), !dbg !4869
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4868, metadata !DIExpression()), !dbg !4870
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4871
  %4 = load i64, ptr %2, align 8, !dbg !4871
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %4) #8, !dbg !4871
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %5 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !4872
  store i64 %5, ptr %1, align 8, !dbg !4872
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %1, i64 8, i1 false), !dbg !4872
  %6 = load i64, ptr %_0, align 8, !dbg !4873
  ret i64 %6, !dbg !4873
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hb86471fb1e84901aE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4874 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4876, metadata !DIExpression()), !dbg !4878
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4877, metadata !DIExpression()), !dbg !4879
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4880
  %4 = load i64, ptr %2, align 8, !dbg !4880
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h454ed7b23468753bE(i64 %4, i16 %recursive_index) #8, !dbg !4880
  store i64 %5, ptr %1, align 8, !dbg !4880
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !4880
  %6 = load i64, ptr %_4, align 8, !dbg !4880
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %6) #8, !dbg !4880
; call x86_64::addr::VirtAddr::as_mut_ptr
  %_0 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %_3) #8, !dbg !4880
  ret ptr %_0, !dbg !4881
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hc6d423e46120ee86E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4882 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4884, metadata !DIExpression()), !dbg !4886
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4885, metadata !DIExpression()), !dbg !4887
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4888
  %4 = load i64, ptr %2, align 8, !dbg !4888
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hf716b9474b0bfe2eE(i64 %4, i16 %recursive_index) #8, !dbg !4888
  store i64 %5, ptr %1, align 8, !dbg !4888
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !4888
  %6 = load i64, ptr %_4, align 8, !dbg !4888
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %6) #8, !dbg !4888
; call x86_64::addr::VirtAddr::as_mut_ptr
  %_0 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %_3) #8, !dbg !4888
  ret ptr %_0, !dbg !4889
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h454ed7b23468753bE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4890 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_0 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4892, metadata !DIExpression()), !dbg !4894
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4893, metadata !DIExpression()), !dbg !4895
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4896
  %5 = load i64, ptr %3, align 8, !dbg !4896
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %5) #8, !dbg !4896
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4897
  %6 = load i64, ptr %2, align 8, !dbg !4897
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E"(i64 %6) #8, !dbg !4897
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %7 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !4898
  store i64 %7, ptr %1, align 8, !dbg !4898
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %1, i64 8, i1 false), !dbg !4898
  %8 = load i64, ptr %_0, align 8, !dbg !4899
  ret i64 %8, !dbg !4899
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hf716b9474b0bfe2eE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4900 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_0 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4902, metadata !DIExpression()), !dbg !4904
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4903, metadata !DIExpression()), !dbg !4905
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4906
  %5 = load i64, ptr %3, align 8, !dbg !4906
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %5) #8, !dbg !4906
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4907
  %6 = load i64, ptr %2, align 8, !dbg !4907
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %6) #8, !dbg !4907
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %7 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !4908
  store i64 %7, ptr %1, align 8, !dbg !4908
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %1, i64 8, i1 false), !dbg !4908
  %8 = load i64, ptr %_0, align 8, !dbg !4909
  ret i64 %8, !dbg !4909
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17hb12f8b3c944090b8E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4910 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4912, metadata !DIExpression()), !dbg !4914
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4913, metadata !DIExpression()), !dbg !4915
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4916
  %4 = load i64, ptr %2, align 8, !dbg !4916
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h1ecc2761ebc770adE(i64 %4, i16 %recursive_index) #8, !dbg !4916
  store i64 %5, ptr %1, align 8, !dbg !4916
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !4916
  %6 = load i64, ptr %_4, align 8, !dbg !4916
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %6) #8, !dbg !4916
; call x86_64::addr::VirtAddr::as_mut_ptr
  %_0 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E(i64 %_3) #8, !dbg !4916
  ret ptr %_0, !dbg !4917
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h1ecc2761ebc770adE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !4918 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_0 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4920, metadata !DIExpression()), !dbg !4922
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !4921, metadata !DIExpression()), !dbg !4923
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !4924
  %6 = load i64, ptr %4, align 8, !dbg !4924
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %6) #8, !dbg !4924
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !4925
  %7 = load i64, ptr %3, align 8, !dbg !4925
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %7) #8, !dbg !4925
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !4926
  %8 = load i64, ptr %2, align 8, !dbg !4926
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE"(i64 %8) #8, !dbg !4926
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %9 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !4927
  store i64 %9, ptr %1, align 8, !dbg !4927
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %1, i64 8, i1 false), !dbg !4927
  %10 = load i64, ptr %_0, align 8, !dbg !4928
  ret i64 %10, !dbg !4928
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h3b950c1cb0b6b424E(ptr align 8 %self) unnamed_addr #1 !dbg !4929 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4935, metadata !DIExpression()), !dbg !4945
  %_2 = load i64, ptr %self, align 8, !dbg !4946, !range !428, !noundef !18
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !4947

bb2:                                              ; preds = %start
  unreachable, !dbg !4946

bb3:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !4948
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !4948
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !4936, metadata !DIExpression()), !dbg !4949
  %0 = load i64, ptr %frame, align 8, !dbg !4950, !noundef !18
  store i64 %0, ptr %_0, align 8, !dbg !4950
  br label %bb5, !dbg !4951

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !4952
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !4952
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !4939, metadata !DIExpression()), !dbg !4953
  %1 = load i64, ptr %frame1, align 8, !dbg !4954, !noundef !18
  store i64 %1, ptr %_0, align 8, !dbg !4954
  br label %bb5, !dbg !4955

bb1:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !4956
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !4956
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !4942, metadata !DIExpression()), !dbg !4957
  %2 = load i64, ptr %frame3, align 8, !dbg !4958, !noundef !18
  store i64 %2, ptr %_0, align 8, !dbg !4958
  br label %bb5, !dbg !4959

bb5:                                              ; preds = %bb1, %bb4, %bb3
  %3 = load i64, ptr %_0, align 8, !dbg !4960, !noundef !18
  ret i64 %3, !dbg !4960
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h80c7e26e1a9f1e32E(ptr align 8 %self) unnamed_addr #1 !dbg !4961 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4966, metadata !DIExpression()), !dbg !4967
  %_2 = load i64, ptr %self, align 8, !dbg !4968, !range !428, !noundef !18
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !4969

bb2:                                              ; preds = %start
  unreachable, !dbg !4968

bb3:                                              ; preds = %start
  store i64 4096, ptr %_0, align 8, !dbg !4970
  br label %bb5, !dbg !4970

bb4:                                              ; preds = %start
  store i64 2097152, ptr %_0, align 8, !dbg !4971
  br label %bb5, !dbg !4971

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %_0, align 8, !dbg !4972
  br label %bb5, !dbg !4972

bb5:                                              ; preds = %bb1, %bb4, %bb3
  %0 = load i64, ptr %_0, align 8, !dbg !4973, !noundef !18
  ret i64 %0, !dbg !4973
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h07c985c792adb09fE"(i64 %0) unnamed_addr #0 !dbg !4974 {
start:
  %_0 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %1 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4979, metadata !DIExpression()), !dbg !4980
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %page, i64 8, i1 false), !dbg !4981
  %2 = load i64, ptr %_0, align 8, !dbg !4982
  ret i64 %2, !dbg !4982
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h0d81b302576404e2E"(i64 %0) unnamed_addr #0 !dbg !4983 {
start:
  %_0 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %1 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4988, metadata !DIExpression()), !dbg !4989
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %page, i64 8, i1 false), !dbg !4990
  %2 = load i64, ptr %_0, align 8, !dbg !4991
  ret i64 %2, !dbg !4991
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h37b6252a020db969E"(i64 %0) unnamed_addr #0 !dbg !4992 {
start:
  %_0 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %1 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !4997, metadata !DIExpression()), !dbg !4998
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %page, i64 8, i1 false), !dbg !4999
  %2 = load i64, ptr %_0, align 8, !dbg !5000
  ret i64 %2, !dbg !5000
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E() unnamed_addr #0 !dbg !5001 {
start:
  ret void, !dbg !5003
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hc02f49ebe5f85e43E"(i64 %address) unnamed_addr #0 !dbg !5004 {
start:
  %address.dbg.spill = alloca i64, align 8
  %_0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5010, metadata !DIExpression()), !dbg !5011
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17h34cc3f398769bcc9E(i64 %address, i64 4096) #8, !dbg !5012
  store i64 %_2, ptr %_0, align 8, !dbg !5013
  %0 = load i64, ptr %_0, align 8, !dbg !5014
  ret i64 %0, !dbg !5014
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !5015 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_0 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !5020, metadata !DIExpression()), !dbg !5026
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !5021, metadata !DIExpression()), !dbg !5027
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !5022, metadata !DIExpression()), !dbg !5028
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !5023, metadata !DIExpression()), !dbg !5029
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !5024, metadata !DIExpression()), !dbg !5030
  store i64 0, ptr %addr, align 8, !dbg !5031
  store i64 39, ptr %_8, align 8, !dbg !5032
  %1 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !5032
  store i64 48, ptr %1, align 8, !dbg !5032
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h8fe2eea6396b7f6fE"(i16 %p4_index) #8, !dbg !5033
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !5034
  %3 = load i64, ptr %2, align 8, !dbg !5034, !noundef !18
  %4 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !5034
  %5 = load i64, ptr %4, align 8, !dbg !5034, !noundef !18
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E"(ptr align 8 %addr, i64 %3, i64 %5, i64 %_9) #8, !dbg !5034
  store i64 30, ptr %_12, align 8, !dbg !5035
  %6 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !5035
  store i64 39, ptr %6, align 8, !dbg !5035
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h8fe2eea6396b7f6fE"(i16 %p3_index) #8, !dbg !5036
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !5037
  %8 = load i64, ptr %7, align 8, !dbg !5037, !noundef !18
  %9 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !5037
  %10 = load i64, ptr %9, align 8, !dbg !5037, !noundef !18
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E"(ptr align 8 %addr, i64 %8, i64 %10, i64 %_13) #8, !dbg !5037
  store i64 21, ptr %_16, align 8, !dbg !5038
  %11 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5038
  store i64 30, ptr %11, align 8, !dbg !5038
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h8fe2eea6396b7f6fE"(i16 %p2_index) #8, !dbg !5039
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5040
  %13 = load i64, ptr %12, align 8, !dbg !5040, !noundef !18
  %14 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5040
  %15 = load i64, ptr %14, align 8, !dbg !5040, !noundef !18
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E"(ptr align 8 %addr, i64 %13, i64 %15, i64 %_17) #8, !dbg !5040
  store i64 12, ptr %_20, align 8, !dbg !5041
  %16 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5041
  store i64 21, ptr %16, align 8, !dbg !5041
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h8fe2eea6396b7f6fE"(i16 %p1_index) #8, !dbg !5042
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5043
  %18 = load i64, ptr %17, align 8, !dbg !5043, !noundef !18
  %19 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5043
  %20 = load i64, ptr %19, align 8, !dbg !5043, !noundef !18
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E"(ptr align 8 %addr, i64 %18, i64 %20, i64 %_21) #8, !dbg !5043
  %_23 = load i64, ptr %addr, align 8, !dbg !5044, !noundef !18
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E(i64 %_23) #8, !dbg !5045
; call x86_64::structures::paging::page::Page<S>::containing_address
  %21 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hc02f49ebe5f85e43E"(i64 %_22) #8, !dbg !5046
  store i64 %21, ptr %0, align 8, !dbg !5046
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_0, ptr align 8 %0, i64 8, i1 false), !dbg !5046
  %22 = load i64, ptr %_0, align 8, !dbg !5047
  ret i64 %22, !dbg !5047
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h3e3b04875eb21dcdE(i64 %0) unnamed_addr #0 !dbg !5048 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5053, metadata !DIExpression()), !dbg !5054
  %_2 = load i64, ptr %self, align 8, !dbg !5055, !noundef !18
; call x86_64::addr::VirtAddr::p1_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h12237b167a79dd80E(i64 %_2) #8, !dbg !5055
  ret i16 %_0, !dbg !5056
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h493ddf275f90729fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5057 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5063, metadata !DIExpression()), !dbg !5065
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5064, metadata !DIExpression()), !dbg !5066
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h83886342be577089E(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_3, ptr align 8 @alloc_106d3492fabf6c88cfa100e4dd0611a6, i64 1) #8, !dbg !5067
; call core::fmt::Formatter::write_fmt
  %_0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hde8f93715d9c900cE(ptr align 8 %f, ptr align 8 %_3) #8, !dbg !5067
  ret i1 %_0, !dbg !5068
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE(ptr align 8 %self) unnamed_addr #0 !dbg !5069 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5075, metadata !DIExpression()), !dbg !5076
  %_2 = load i64, ptr %self, align 8, !dbg !5077, !noundef !18
  %_0 = icmp eq i64 %_2, 0, !dbg !5077
  ret i1 %_0, !dbg !5078
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h7fca65b8bc137df8E(ptr align 8 %self) unnamed_addr #0 !dbg !5079 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5084, metadata !DIExpression()), !dbg !5085
  store i64 0, ptr %self, align 8, !dbg !5086
  ret void, !dbg !5087
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %self) unnamed_addr #0 !dbg !5088 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5093, metadata !DIExpression()), !dbg !5094
  %_2 = load i64, ptr %self, align 8, !dbg !5095, !noundef !18
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %_0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h9fba3681590687e6E(i64 %_2) #8, !dbg !5096
  ret i64 %_0, !dbg !5097
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %self) unnamed_addr #0 !dbg !5098 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5103, metadata !DIExpression()), !dbg !5104
  %_3 = load i64, ptr %self, align 8, !dbg !5105, !noundef !18
  %_2 = and i64 %_3, 4503599627366400, !dbg !5105
; call x86_64::addr::PhysAddr::new
  %_0 = call i64 @_ZN6x86_644addr8PhysAddr3new17h9887f418fbb1d6beE(i64 %_2) #8, !dbg !5106
  ret i64 %_0, !dbg !5107
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") align 8 %_0, ptr align 8 %self) unnamed_addr #0 !dbg !5108 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_9 = alloca i8, align 1
  %_8 = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5113, metadata !DIExpression()), !dbg !5114
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %self) #8, !dbg !5115
  store i64 %1, ptr %_4, align 8, !dbg !5115
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_2 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %_4, i64 1) #8, !dbg !5115
  br i1 %_2, label %bb3, label %bb4, !dbg !5115

bb4:                                              ; preds = %start
  store i8 0, ptr %_5, align 1, !dbg !5116
  %2 = load i8, ptr %_5, align 1, !dbg !5117, !range !777, !noundef !18
  %3 = trunc i8 %2 to i1, !dbg !5117
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %_0, i32 0, i32 1, !dbg !5117
  %5 = zext i1 %3 to i8, !dbg !5117
  store i8 %5, ptr %4, align 1, !dbg !5117
  store i8 1, ptr %_0, align 8, !dbg !5117
  br label %bb11, !dbg !5118

bb3:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %self) #8, !dbg !5119
  store i64 %6, ptr %_8, align 8, !dbg !5119
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_6 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %_8, i64 128) #8, !dbg !5119
  br i1 %_6, label %bb7, label %bb8, !dbg !5119

bb11:                                             ; preds = %bb7, %bb8, %bb4
  ret void, !dbg !5120

bb8:                                              ; preds = %bb3
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_11 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %self) #8, !dbg !5121
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %7 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h7ff87a86fa025119E"(i64 %_11) #8, !dbg !5122
  store i64 %7, ptr %0, align 8, !dbg !5122
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_10, ptr align 8 %0, i64 8, i1 false), !dbg !5122
  %8 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %_0, i32 0, i32 1, !dbg !5123
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %_10, i64 8, i1 false), !dbg !5123
  store i8 0, ptr %_0, align 8, !dbg !5123
  br label %bb11, !dbg !5124

bb7:                                              ; preds = %bb3
  store i8 1, ptr %_9, align 1, !dbg !5125
  %9 = load i8, ptr %_9, align 1, !dbg !5126, !range !777, !noundef !18
  %10 = trunc i8 %9 to i1, !dbg !5126
  %11 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %_0, i32 0, i32 1, !dbg !5126
  %12 = zext i1 %10 to i8, !dbg !5126
  store i8 %12, ptr %11, align 1, !dbg !5126
  store i8 1, ptr %_0, align 8, !dbg !5126
  br label %bb11, !dbg !5124
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !5127 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5132, metadata !DIExpression()), !dbg !5134
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !5133, metadata !DIExpression()), !dbg !5135
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %self) #8, !dbg !5136
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417hae21028b2c26c1d2E(i64 %_4) #8, !dbg !5136
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h58cb23e37608cd97E(ptr align 8 %flags) #8, !dbg !5137
  %1 = or i64 %_3, %_6, !dbg !5138
  store i64 %1, ptr %self, align 8, !dbg !5138
  ret void, !dbg !5139
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17ha415f8c65db0546fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5140 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5145, metadata !DIExpression()), !dbg !5149
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5146, metadata !DIExpression()), !dbg !5150
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !5147, metadata !DIExpression()), !dbg !5151
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h866cbd36ab0d2ce0E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") align 8 %f1, ptr align 8 %f, ptr align 1 @alloc_e637f9181b11d437b46a3b229f90ff2d, i64 14) #8, !dbg !5152
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E(ptr align 8 %self) #8, !dbg !5153
  store i64 %0, ptr %_10, align 8, !dbg !5153
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %f1, ptr align 1 @alloc_54a7bb754f73cc19a80f411dbaeede2b, i64 4, ptr align 1 %_10, ptr align 8 @vtable.e) #8, !dbg !5154
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E(ptr align 8 %self) #8, !dbg !5155
  store i64 %1, ptr %_16, align 8, !dbg !5155
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8 %f1, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %_16, ptr align 8 @vtable.f) #8, !dbg !5156
; call core::fmt::builders::DebugStruct::finish
  %_0 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h40953445fbbd3157E(ptr align 8 %f1) #8, !dbg !5157
  ret i1 %_0, !dbg !5158
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h69fedff5424dc7bbE(ptr sret(%"structures::paging::page_table::PageTable") align 4096 %_0) unnamed_addr #0 !dbg !5159 {
start:
  %_1 = alloca [512 x i64], align 8
  %0 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !5163
  call void @llvm.memset.p0.i64(ptr align 8 %0, i8 0, i64 4096, i1 false), !dbg !5163
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %_0, ptr align 8 %_1, i64 4096, i1 false), !dbg !5164
  ret void, !dbg !5165
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !5166 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5171, metadata !DIExpression()), !dbg !5173
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !5172, metadata !DIExpression()), !dbg !5174
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h2f431d438d13f454E"(i16 %index) #8, !dbg !5175
  %_5 = icmp ult i64 %_3, 512, !dbg !5176
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !5176
  br i1 %1, label %bb2, label %panic, !dbg !5176

bb2:                                              ; preds = %start
  %_0 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !5177
  ret ptr %_0, !dbg !5178

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17ha49e1f234b8b4c14E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !5176
  unreachable, !dbg !5176
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !5179 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5184, metadata !DIExpression()), !dbg !5186
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !5185, metadata !DIExpression()), !dbg !5187
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h2f431d438d13f454E"(i16 %index) #8, !dbg !5188
  %_5 = icmp ult i64 %_3, 512, !dbg !5189
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !5189
  br i1 %1, label %bb2, label %panic, !dbg !5189

bb2:                                              ; preds = %start
  %_0 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !5190
  ret ptr %_0, !dbg !5191

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17ha49e1f234b8b4c14E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !5189
  unreachable, !dbg !5189
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hf17bbf6958c82b3eE"(ptr sret(%"structures::paging::page_table::PageTable") align 4096 %_0) unnamed_addr #1 !dbg !5192 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h69fedff5424dc7bbE(ptr sret(%"structures::paging::page_table::PageTable") align 4096 %_0) #8, !dbg !5194
  ret void, !dbg !5195
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h18a864a632900c3eE(i16 %index) unnamed_addr #0 !dbg !5196 {
start:
  %index.dbg.spill = alloca i16, align 2
  %_0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !5201, metadata !DIExpression()), !dbg !5202
  %_2 = urem i16 %index, 512, !dbg !5203
  store i16 %_2, ptr %_0, align 2, !dbg !5204
  %0 = load i16, ptr %_0, align 2, !dbg !5205, !noundef !18
  ret i16 %0, !dbg !5205
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h8fe2eea6396b7f6fE"(i16 %index) unnamed_addr #0 !dbg !5206 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !5211, metadata !DIExpression()), !dbg !5212
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !2639, metadata !DIExpression()), !dbg !5213
  %_0.i = zext i16 %index to i64, !dbg !5215
  ret i64 %_0.i, !dbg !5216
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h2f431d438d13f454E"(i16 %index) unnamed_addr #0 !dbg !5217 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !5222, metadata !DIExpression()), !dbg !5223
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5224, metadata !DIExpression()), !dbg !5230
  %_0.i = zext i16 %index to i64, !dbg !5232
  ret i64 %_0.i, !dbg !5233
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17hf0b07402ac724282E(i16 %offset) unnamed_addr #0 !dbg !5234 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %_0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !5239, metadata !DIExpression()), !dbg !5240
  %_2 = urem i16 %offset, 4096, !dbg !5241
  store i16 %_2, ptr %_0, align 2, !dbg !5242
  %0 = load i16, ptr %_0, align 2, !dbg !5243, !noundef !18
  ret i16 %0, !dbg !5243
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hc8c9a727b4b4cd2aE"(i16 %offset) unnamed_addr #0 !dbg !5244 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !5249, metadata !DIExpression()), !dbg !5250
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !2639, metadata !DIExpression()), !dbg !5251
  %_0.i = zext i16 %offset to i64, !dbg !5253
  ret i64 %_0.i, !dbg !5254
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17hf951914d985fdd60E(i8 %0) unnamed_addr #1 !dbg !5255 {
start:
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_0 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5273, metadata !DIExpression()), !dbg !5274
  %1 = load i8, ptr %self, align 1, !dbg !5275, !range !5276, !noundef !18
  %_2 = zext i8 %1 to i64, !dbg !5275
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !5277

bb2:                                              ; preds = %start
  unreachable, !dbg !5275

bb1:                                              ; preds = %start
  store i8 0, ptr %_0, align 1, !dbg !5278
  br label %bb6, !dbg !5278

bb5:                                              ; preds = %start
  store i8 1, ptr %_5, align 1, !dbg !5279
  %2 = load i8, ptr %_5, align 1, !dbg !5280, !range !5276, !noundef !18
  store i8 %2, ptr %_0, align 1, !dbg !5280
  br label %bb6, !dbg !5281

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5282
  %3 = load i8, ptr %_4, align 1, !dbg !5283, !range !5276, !noundef !18
  store i8 %3, ptr %_0, align 1, !dbg !5283
  br label %bb6, !dbg !5284

bb3:                                              ; preds = %start
  store i8 3, ptr %_3, align 1, !dbg !5285
  %4 = load i8, ptr %_3, align 1, !dbg !5286, !range !5276, !noundef !18
  store i8 %4, ptr %_0, align 1, !dbg !5286
  br label %bb6, !dbg !5287

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %_0, align 1, !dbg !5288, !range !1064, !noundef !18
  ret i8 %5, !dbg !5288
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17he4963e825d437117E(i8 %0) unnamed_addr #1 !dbg !5289 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5294, metadata !DIExpression()), !dbg !5295
  %1 = load i8, ptr %self, align 1, !dbg !5296, !range !5276, !noundef !18
  %_5 = zext i8 %1 to i64, !dbg !5296
  %_6 = trunc i64 %_5 to i8, !dbg !5296
  %_7 = icmp uge i8 %_6, 1, !dbg !5296
  %_8 = icmp ule i8 %_6, 4, !dbg !5296
  %_9 = and i1 %_7, %_8, !dbg !5296
  call void @llvm.assume(i1 %_9), !dbg !5296
  %_4 = trunc i64 %_5 to i8, !dbg !5296
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !5296
  %_10.0 = extractvalue { i8, i1 } %2, 0, !dbg !5296
  %_10.1 = extractvalue { i8, i1 } %2, 1, !dbg !5296
  %3 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !5296
  br i1 %3, label %panic, label %bb1, !dbg !5296

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !5297
  %_11.0 = extractvalue { i8, i1 } %4, 0, !dbg !5297
  %_11.1 = extractvalue { i8, i1 } %4, 1, !dbg !5297
  %5 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !5297
  br i1 %5, label %panic1, label %bb2, !dbg !5297

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.6, i64 33, ptr align 8 @alloc_3b68c04d98bec58a628ba66942ec84ed) #9, !dbg !5296
  unreachable, !dbg !5296

bb2:                                              ; preds = %bb1
  %_12 = icmp ult i8 %_11.0, 64, !dbg !5298
  %6 = call i1 @llvm.expect.i1(i1 %_12, i1 true), !dbg !5298
  br i1 %6, label %bb3, label %panic2, !dbg !5298

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_78c877e72b369dac11048aaeac8a5ed2) #9, !dbg !5297
  unreachable, !dbg !5297

bb3:                                              ; preds = %bb2
  %7 = zext i8 %_11.0 to i64, !dbg !5298
  %8 = and i64 %7, 63, !dbg !5298
  %_0 = shl i64 1, %8, !dbg !5298
  ret i64 %_0, !dbg !5299

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_3c498b387c251819a7c79300248b3dcc) #9, !dbg !5298
  unreachable, !dbg !5298
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17hbd200681f283500cE(i8 %0) unnamed_addr #1 !dbg !5300 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5303, metadata !DIExpression()), !dbg !5304
  %1 = load i8, ptr %self, align 1, !dbg !5305, !range !5276, !noundef !18
  %_6 = zext i8 %1 to i64, !dbg !5305
  %_7 = trunc i64 %_6 to i8, !dbg !5305
  %_8 = icmp uge i8 %_7, 1, !dbg !5305
  %_9 = icmp ule i8 %_7, 4, !dbg !5305
  %_10 = and i1 %_8, %_9, !dbg !5305
  call void @llvm.assume(i1 %_10), !dbg !5305
  %_5 = trunc i64 %_6 to i8, !dbg !5305
  %_11.0 = sub i8 %_5, 1, !dbg !5306
  %_11.1 = icmp ult i8 %_5, 1, !dbg !5306
  %2 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !5306
  br i1 %2, label %panic, label %bb1, !dbg !5306

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_11.0, i8 9), !dbg !5307
  %_12.0 = extractvalue { i8, i1 } %3, 0, !dbg !5307
  %_12.1 = extractvalue { i8, i1 } %3, 1, !dbg !5307
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5307
  br i1 %4, label %panic1, label %bb2, !dbg !5307

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b2deaad9220f210aaf5f067867fa6e48) #9, !dbg !5306
  unreachable, !dbg !5306

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_12.0, i8 12), !dbg !5308
  %_13.0 = extractvalue { i8, i1 } %5, 0, !dbg !5308
  %_13.1 = extractvalue { i8, i1 } %5, 1, !dbg !5308
  %6 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5308
  br i1 %6, label %panic2, label %bb3, !dbg !5308

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.6, i64 33, ptr align 8 @alloc_166d3a73b685b11f605709f0cad54cf0) #9, !dbg !5307
  unreachable, !dbg !5307

bb3:                                              ; preds = %bb2
  %_14 = icmp ult i8 %_13.0, 64, !dbg !5309
  %7 = call i1 @llvm.expect.i1(i1 %_14, i1 true), !dbg !5309
  br i1 %7, label %bb4, label %panic3, !dbg !5309

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.3, i64 28, ptr align 8 @alloc_cb085e089b7f3451b32e86c726a48f71) #9, !dbg !5308
  unreachable, !dbg !5308

bb4:                                              ; preds = %bb3
  %8 = zext i8 %_13.0 to i64, !dbg !5309
  %9 = and i64 %8, 63, !dbg !5309
  %_0 = shl i64 1, %9, !dbg !5309
  ret i64 %_0, !dbg !5310

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_f6e2e552f847cc95d49c889ebe39149c) #9, !dbg !5309
  unreachable, !dbg !5309
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h6b11513efafcd169E(i16 %value) unnamed_addr #0 !dbg !5311 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %_0.i = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %_0 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5316, metadata !DIExpression()), !dbg !5319
  call void @llvm.dbg.declare(metadata ptr %i, metadata !5317, metadata !DIExpression()), !dbg !5320
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !5321

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !5322
  store ptr %i, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5323, metadata !DIExpression()), !dbg !5327
  store ptr %i, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !3255, metadata !DIExpression()), !dbg !5329
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17hbc603be54a0b25f9E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !3262, metadata !DIExpression()), !dbg !5331
  store ptr %i, ptr %_0.i, align 8, !dbg !5332
  %0 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !5332
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17hbc603be54a0b25f9E", ptr %0, align 8, !dbg !5332
  %1 = load ptr, ptr %_0.i, align 8, !dbg !5333, !nonnull !18, !align !2114, !noundef !18
  %2 = getelementptr inbounds { ptr, ptr }, ptr %_0.i, i32 0, i32 1, !dbg !5333
  %3 = load ptr, ptr %2, align 8, !dbg !5333, !nonnull !18, !noundef !18
  %4 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !5333
  %5 = insertvalue { ptr, ptr } %4, ptr %3, 1, !dbg !5333
  %_0.0.i = extractvalue { ptr, ptr } %5, 0, !dbg !5334
  %_0.1.i = extractvalue { ptr, ptr } %5, 1, !dbg !5334
  %_9.0 = extractvalue { ptr, ptr } %5, 0, !dbg !5335
  %_9.1 = extractvalue { ptr, ptr } %5, 1, !dbg !5335
  %6 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !5335
  %7 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 0, !dbg !5335
  store ptr %_9.0, ptr %7, align 8, !dbg !5335
  %8 = getelementptr inbounds { ptr, ptr }, ptr %6, i32 0, i32 1, !dbg !5335
  store ptr %_9.1, ptr %8, align 8, !dbg !5335
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117hbb9994ecce7fe67eE(ptr sret(%"core::fmt::Arguments<'_>") align 8 %_4, ptr align 8 @alloc_29d423d3d83bf96d5e5a227a8e5882ed, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !5335
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h7c3b1a7d9368f16cE(ptr align 8 %_4, ptr align 8 @alloc_e71d51458d6a472e5ced34c0531ace95) #9, !dbg !5335
  unreachable, !dbg !5335

bb2:                                              ; preds = %start
  store i8 0, ptr %_0, align 1, !dbg !5336
  br label %bb8, !dbg !5336

bb3:                                              ; preds = %start
  store i8 1, ptr %_0, align 1, !dbg !5337
  br label %bb8, !dbg !5337

bb4:                                              ; preds = %start
  store i8 2, ptr %_0, align 1, !dbg !5338
  br label %bb8, !dbg !5338

bb5:                                              ; preds = %start
  store i8 3, ptr %_0, align 1, !dbg !5339
  br label %bb8, !dbg !5339

bb8:                                              ; preds = %bb5, %bb4, %bb3, %bb2
  %9 = load i8, ptr %_0, align 1, !dbg !5340, !range !1068, !noundef !18
  ret i8 %9, !dbg !5340
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc05a8b769b4ba5f9E"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !5341 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5346, metadata !DIExpression()), !dbg !5348
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !5347, metadata !DIExpression()), !dbg !5348
  %_3 = load i64, ptr %self, align 8, !dbg !5349, !noundef !18
  %_4 = load i64, ptr %other, align 8, !dbg !5349, !noundef !18
  %_0 = icmp eq i64 %_3, %_4, !dbg !5349
  ret i1 %_0, !dbg !5350
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17hd17e2879731b3b4aE"() unnamed_addr #1 !dbg !5351 {
start:
  %segment = alloca i16, align 2
  %_0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !5355, metadata !DIExpression()), !dbg !5357
  %0 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !5358, !srcloc !5359
  store i16 %0, ptr %segment, align 2, !dbg !5358
  %_2 = load i16, ptr %segment, align 2, !dbg !5360, !noundef !18
  store i16 %_2, ptr %_0, align 2, !dbg !5361
  %1 = load i16, ptr %_0, align 2, !dbg !5362, !noundef !18
  ret i16 %1, !dbg !5362
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17hd88f072f9bb19fbbE"(i16 %sel) unnamed_addr #1 !dbg !5363 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5366, metadata !DIExpression()), !dbg !5367
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !5368, !srcloc !5369
  ret void, !dbg !5370
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17hb0ad5283bd84d59fE"() unnamed_addr #1 !dbg !5371 {
start:
  %segment = alloca i16, align 2
  %_0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !5373, metadata !DIExpression()), !dbg !5375
  %0 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !5376, !srcloc !5359
  store i16 %0, ptr %segment, align 2, !dbg !5376
  %_2 = load i16, ptr %segment, align 2, !dbg !5377, !noundef !18
  store i16 %_2, ptr %_0, align 2, !dbg !5378
  %1 = load i16, ptr %_0, align 2, !dbg !5379, !noundef !18
  ret i16 %1, !dbg !5379
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h8b8e2edf27c02c3dE"(i16 %sel) unnamed_addr #1 !dbg !5380 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5383, metadata !DIExpression()), !dbg !5384
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !5385, !srcloc !5369
  ret void, !dbg !5386
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h048d188cce9cb5caE"() unnamed_addr #1 !dbg !5387 {
start:
  %segment = alloca i16, align 2
  %_0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !5389, metadata !DIExpression()), !dbg !5391
  %0 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !5392, !srcloc !5359
  store i16 %0, ptr %segment, align 2, !dbg !5392
  %_2 = load i16, ptr %segment, align 2, !dbg !5393, !noundef !18
  store i16 %_2, ptr %_0, align 2, !dbg !5394
  %1 = load i16, ptr %_0, align 2, !dbg !5395, !noundef !18
  ret i16 %1, !dbg !5395
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hdadce5d304d9717dE"(i16 %sel) unnamed_addr #1 !dbg !5396 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5399, metadata !DIExpression()), !dbg !5400
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !5401, !srcloc !5369
  ret void, !dbg !5402
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hc471a3bcc084405cE"() unnamed_addr #1 !dbg !5403 {
start:
  %segment = alloca i16, align 2
  %_0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !5405, metadata !DIExpression()), !dbg !5407
  %0 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !5408, !srcloc !5359
  store i16 %0, ptr %segment, align 2, !dbg !5408
  %_2 = load i16, ptr %segment, align 2, !dbg !5409, !noundef !18
  store i16 %_2, ptr %_0, align 2, !dbg !5410
  %1 = load i16, ptr %_0, align 2, !dbg !5411, !noundef !18
  ret i16 %1, !dbg !5411
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17h865cc2335111d928E"(i16 %sel) unnamed_addr #1 !dbg !5412 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5415, metadata !DIExpression()), !dbg !5416
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !5417, !srcloc !5369
  ret void, !dbg !5418
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17hbdb506f5ec89fc93E"() unnamed_addr #1 !dbg !5419 {
start:
  %segment = alloca i16, align 2
  %_0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !5421, metadata !DIExpression()), !dbg !5423
  %0 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !5424, !srcloc !5359
  store i16 %0, ptr %segment, align 2, !dbg !5424
  %_2 = load i16, ptr %segment, align 2, !dbg !5425, !noundef !18
  store i16 %_2, ptr %_0, align 2, !dbg !5426
  %1 = load i16, ptr %_0, align 2, !dbg !5427, !noundef !18
  ret i16 %1, !dbg !5427
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h67b6dea4a25f7b64E"() unnamed_addr #1 !dbg !5428 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !5433, metadata !DIExpression()), !dbg !5435
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !5436, !srcloc !5437
  store i64 %0, ptr %val, align 8, !dbg !5436
  %_2 = load i64, ptr %val, align 8, !dbg !5438, !noundef !18
; call x86_64::addr::VirtAddr::new_unsafe
  %_0 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h55a77299b1053a40E(i64 %_2) #8, !dbg !5439
  ret i64 %_0, !dbg !5440
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17hcc70131f741edf7bE"(i64 %base) unnamed_addr #1 !dbg !5441 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !5445, metadata !DIExpression()), !dbg !5446
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E(i64 %base) #8, !dbg !5447
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !5448, !srcloc !5449
  ret void, !dbg !5450
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h81e86f50c86d8893E"(i16 %sel) unnamed_addr #1 !dbg !5451 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5454, metadata !DIExpression()), !dbg !5455
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !5456, !srcloc !5369
  ret void, !dbg !5457
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h22bc348009663523E"() unnamed_addr #1 !dbg !5458 {
start:
  %segment = alloca i16, align 2
  %_0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !5460, metadata !DIExpression()), !dbg !5462
  %0 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !5463, !srcloc !5359
  store i16 %0, ptr %segment, align 2, !dbg !5463
  %_2 = load i16, ptr %segment, align 2, !dbg !5464, !noundef !18
  store i16 %_2, ptr %_0, align 2, !dbg !5465
  %1 = load i16, ptr %_0, align 2, !dbg !5466, !noundef !18
  ret i16 %1, !dbg !5466
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hee39d735c4ab0f24E"() unnamed_addr #1 !dbg !5467 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !5470, metadata !DIExpression()), !dbg !5472
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !5473, !srcloc !5437
  store i64 %0, ptr %val, align 8, !dbg !5473
  %_2 = load i64, ptr %val, align 8, !dbg !5474, !noundef !18
; call x86_64::addr::VirtAddr::new_unsafe
  %_0 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h55a77299b1053a40E(i64 %_2) #8, !dbg !5475
  ret i64 %_0, !dbg !5476
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h2d7611ddbbf4f8b7E"(i64 %base) unnamed_addr #1 !dbg !5477 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !5479, metadata !DIExpression()), !dbg !5480
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E(i64 %base) #8, !dbg !5481
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !5482, !srcloc !5449
  ret void, !dbg !5483
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h71429898b825751bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5484 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_135 = alloca i8, align 1
  %_130 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_122 = alloca i8, align 1
  %_119 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !5499, metadata !DIExpression()), !dbg !5618
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !5514, metadata !DIExpression()), !dbg !5619
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !5516, metadata !DIExpression()), !dbg !5620
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !5518, metadata !DIExpression()), !dbg !5621
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !5520, metadata !DIExpression()), !dbg !5622
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !5522, metadata !DIExpression()), !dbg !5623
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !5524, metadata !DIExpression()), !dbg !5624
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !5526, metadata !DIExpression()), !dbg !5625
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !5528, metadata !DIExpression()), !dbg !5626
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !5530, metadata !DIExpression()), !dbg !5627
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !5532, metadata !DIExpression()), !dbg !5628
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !5534, metadata !DIExpression()), !dbg !5629
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !5536, metadata !DIExpression()), !dbg !5630
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !5538, metadata !DIExpression()), !dbg !5631
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !5540, metadata !DIExpression()), !dbg !5632
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !5542, metadata !DIExpression()), !dbg !5633
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !5544, metadata !DIExpression()), !dbg !5634
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !5546, metadata !DIExpression()), !dbg !5635
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !5548, metadata !DIExpression()), !dbg !5636
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !5550, metadata !DIExpression()), !dbg !5637
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !5552, metadata !DIExpression()), !dbg !5638
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !5554, metadata !DIExpression()), !dbg !5639
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !5556, metadata !DIExpression()), !dbg !5640
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !5558, metadata !DIExpression()), !dbg !5641
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !5560, metadata !DIExpression()), !dbg !5642
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !5562, metadata !DIExpression()), !dbg !5643
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !5564, metadata !DIExpression()), !dbg !5644
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !5566, metadata !DIExpression()), !dbg !5645
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !5568, metadata !DIExpression()), !dbg !5646
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !5570, metadata !DIExpression()), !dbg !5647
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !5572, metadata !DIExpression()), !dbg !5648
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !5574, metadata !DIExpression()), !dbg !5649
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !5576, metadata !DIExpression()), !dbg !5650
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !5578, metadata !DIExpression()), !dbg !5651
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !5580, metadata !DIExpression()), !dbg !5652
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !5582, metadata !DIExpression()), !dbg !5653
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !5584, metadata !DIExpression()), !dbg !5654
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !5586, metadata !DIExpression()), !dbg !5655
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !5588, metadata !DIExpression()), !dbg !5656
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !5590, metadata !DIExpression()), !dbg !5657
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !5592, metadata !DIExpression()), !dbg !5658
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !5594, metadata !DIExpression()), !dbg !5659
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !5596, metadata !DIExpression()), !dbg !5660
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !5598, metadata !DIExpression()), !dbg !5661
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !5602, metadata !DIExpression()), !dbg !5662
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !5604, metadata !DIExpression()), !dbg !5663
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !5606, metadata !DIExpression()), !dbg !5664
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !5608, metadata !DIExpression()), !dbg !5665
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !5610, metadata !DIExpression()), !dbg !5666
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !5612, metadata !DIExpression()), !dbg !5667
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !5614, metadata !DIExpression()), !dbg !5668
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !5616, metadata !DIExpression()), !dbg !5669
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !5669
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5495, metadata !DIExpression()), !dbg !5670
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !5669
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5496, metadata !DIExpression()), !dbg !5671
  call void @llvm.dbg.declare(metadata ptr %first, metadata !5497, metadata !DIExpression()), !dbg !5672
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !5600, metadata !DIExpression()), !dbg !5673
  store i8 1, ptr %first, align 1, !dbg !5674
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hefacdd8768641123E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_4, label %bb2, label %bb12, !dbg !5675

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_14 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17hcfb4ad030517c0b0E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_14, label %bb14, label %bb23, !dbg !5675

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !5676
  br i1 %_5, label %bb8, label %bb3, !dbg !5676

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !5677
  %2 = zext i1 %1 to i8, !dbg !5677
  store i8 %2, ptr %_6, align 1, !dbg !5677
  %3 = load i8, ptr %_6, align 1, !dbg !5677, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5677
  %_9 = zext i1 %4 to i64, !dbg !5677
  %5 = icmp eq i64 %_9, 0, !dbg !5677
  br i1 %5, label %bb8, label %bb7, !dbg !5677

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7e8830758d595aa86401bc31236e70d9, i64 21) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !5679
  %7 = zext i1 %6 to i8, !dbg !5679
  store i8 %7, ptr %_10, align 1, !dbg !5679
  %8 = load i8, ptr %_10, align 1, !dbg !5679, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !5679
  %_13 = zext i1 %9 to i64, !dbg !5679
  %10 = icmp eq i64 %_13, 0, !dbg !5679
  br i1 %10, label %bb12, label %bb11, !dbg !5679

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5680
  %12 = zext i1 %11 to i8, !dbg !5680
  store i8 %12, ptr %_0, align 1, !dbg !5680
  br label %bb144, !dbg !5680

bb144:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb134, %bb137, %bb142, %bb143, %bb129, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !5681, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !5681
  ret i1 %14, !dbg !5681

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5682
  %16 = zext i1 %15 to i8, !dbg !5682
  store i8 %16, ptr %_0, align 1, !dbg !5682
  br label %bb144, !dbg !5682

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_24 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17ha4c726b2c554fa61E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_24, label %bb25, label %bb34, !dbg !5675

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !5676
  br i1 %_15, label %bb19, label %bb15, !dbg !5676

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !5677
  %19 = zext i1 %18 to i8, !dbg !5677
  store i8 %19, ptr %_16, align 1, !dbg !5677
  %20 = load i8, ptr %_16, align 1, !dbg !5677, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !5677
  %_19 = zext i1 %21 to i64, !dbg !5677
  %22 = icmp eq i64 %_19, 0, !dbg !5677
  br i1 %22, label %bb19, label %bb18, !dbg !5677

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_1dcbb5ce5e627d83962a48ab5b2d30e8, i64 19) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !5679
  %24 = zext i1 %23 to i8, !dbg !5679
  store i8 %24, ptr %_20, align 1, !dbg !5679
  %25 = load i8, ptr %_20, align 1, !dbg !5679, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !5679
  %_23 = zext i1 %26 to i64, !dbg !5679
  %27 = icmp eq i64 %_23, 0, !dbg !5679
  br i1 %27, label %bb23, label %bb22, !dbg !5679

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5683
  %29 = zext i1 %28 to i8, !dbg !5683
  store i8 %29, ptr %_0, align 1, !dbg !5683
  br label %bb144, !dbg !5683

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5684
  %31 = zext i1 %30 to i8, !dbg !5684
  store i8 %31, ptr %_0, align 1, !dbg !5684
  br label %bb144, !dbg !5684

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_34 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hb593f50219fdcd41E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_34, label %bb36, label %bb45, !dbg !5675

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !5676
  br i1 %_25, label %bb30, label %bb26, !dbg !5676

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !5677
  %34 = zext i1 %33 to i8, !dbg !5677
  store i8 %34, ptr %_26, align 1, !dbg !5677
  %35 = load i8, ptr %_26, align 1, !dbg !5677, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !5677
  %_29 = zext i1 %36 to i64, !dbg !5677
  %37 = icmp eq i64 %_29, 0, !dbg !5677
  br i1 %37, label %bb30, label %bb29, !dbg !5677

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_99d26c0b219874888717d899ebef9310, i64 19) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !5679
  %39 = zext i1 %38 to i8, !dbg !5679
  store i8 %39, ptr %_30, align 1, !dbg !5679
  %40 = load i8, ptr %_30, align 1, !dbg !5679, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !5679
  %_33 = zext i1 %41 to i64, !dbg !5679
  %42 = icmp eq i64 %_33, 0, !dbg !5679
  br i1 %42, label %bb34, label %bb33, !dbg !5679

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5685
  %44 = zext i1 %43 to i8, !dbg !5685
  store i8 %44, ptr %_0, align 1, !dbg !5685
  br label %bb144, !dbg !5685

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5686
  %46 = zext i1 %45 to i8, !dbg !5686
  store i8 %46, ptr %_0, align 1, !dbg !5686
  br label %bb144, !dbg !5686

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_44 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h25135daa98b7e255E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_44, label %bb47, label %bb56, !dbg !5675

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !5676
  br i1 %_35, label %bb41, label %bb37, !dbg !5676

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !5677
  %49 = zext i1 %48 to i8, !dbg !5677
  store i8 %49, ptr %_36, align 1, !dbg !5677
  %50 = load i8, ptr %_36, align 1, !dbg !5677, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !5677
  %_39 = zext i1 %51 to i64, !dbg !5677
  %52 = icmp eq i64 %_39, 0, !dbg !5677
  br i1 %52, label %bb41, label %bb40, !dbg !5677

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_836b1ca50347c7608571a510a04af5d2, i64 13) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !5679
  %54 = zext i1 %53 to i8, !dbg !5679
  store i8 %54, ptr %_40, align 1, !dbg !5679
  %55 = load i8, ptr %_40, align 1, !dbg !5679, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !5679
  %_43 = zext i1 %56 to i64, !dbg !5679
  %57 = icmp eq i64 %_43, 0, !dbg !5679
  br i1 %57, label %bb45, label %bb44, !dbg !5679

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5687
  %59 = zext i1 %58 to i8, !dbg !5687
  store i8 %59, ptr %_0, align 1, !dbg !5687
  br label %bb144, !dbg !5687

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5688
  %61 = zext i1 %60 to i8, !dbg !5688
  store i8 %61, ptr %_0, align 1, !dbg !5688
  br label %bb144, !dbg !5688

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_54 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h7ade2331500b9356E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_54, label %bb58, label %bb67, !dbg !5675

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !5676
  br i1 %_45, label %bb52, label %bb48, !dbg !5676

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !5677
  %64 = zext i1 %63 to i8, !dbg !5677
  store i8 %64, ptr %_46, align 1, !dbg !5677
  %65 = load i8, ptr %_46, align 1, !dbg !5677, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !5677
  %_49 = zext i1 %66 to i64, !dbg !5677
  %67 = icmp eq i64 %_49, 0, !dbg !5677
  br i1 %67, label %bb52, label %bb51, !dbg !5677

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_df65a33fc906122276c2373cf3dadfe0, i64 14) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !5679
  %69 = zext i1 %68 to i8, !dbg !5679
  store i8 %69, ptr %_50, align 1, !dbg !5679
  %70 = load i8, ptr %_50, align 1, !dbg !5679, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !5679
  %_53 = zext i1 %71 to i64, !dbg !5679
  %72 = icmp eq i64 %_53, 0, !dbg !5679
  br i1 %72, label %bb56, label %bb55, !dbg !5679

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5689
  %74 = zext i1 %73 to i8, !dbg !5689
  store i8 %74, ptr %_0, align 1, !dbg !5689
  br label %bb144, !dbg !5689

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5690
  %76 = zext i1 %75 to i8, !dbg !5690
  store i8 %76, ptr %_0, align 1, !dbg !5690
  br label %bb144, !dbg !5690

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_64 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hc93af3546d7cabd0E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_64, label %bb69, label %bb78, !dbg !5675

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !5676
  br i1 %_55, label %bb63, label %bb59, !dbg !5676

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !5677
  %79 = zext i1 %78 to i8, !dbg !5677
  store i8 %79, ptr %_56, align 1, !dbg !5677
  %80 = load i8, ptr %_56, align 1, !dbg !5677, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !5677
  %_59 = zext i1 %81 to i64, !dbg !5677
  %82 = icmp eq i64 %_59, 0, !dbg !5677
  br i1 %82, label %bb63, label %bb62, !dbg !5677

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737, i64 13) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !5679
  %84 = zext i1 %83 to i8, !dbg !5679
  store i8 %84, ptr %_60, align 1, !dbg !5679
  %85 = load i8, ptr %_60, align 1, !dbg !5679, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !5679
  %_63 = zext i1 %86 to i64, !dbg !5679
  %87 = icmp eq i64 %_63, 0, !dbg !5679
  br i1 %87, label %bb67, label %bb66, !dbg !5679

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5691
  %89 = zext i1 %88 to i8, !dbg !5691
  store i8 %89, ptr %_0, align 1, !dbg !5691
  br label %bb144, !dbg !5691

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5692
  %91 = zext i1 %90 to i8, !dbg !5692
  store i8 %91, ptr %_0, align 1, !dbg !5692
  br label %bb144, !dbg !5692

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_74 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hb8f718524a0fdedcE"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_74, label %bb80, label %bb89, !dbg !5675

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !5676
  br i1 %_65, label %bb74, label %bb70, !dbg !5676

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !5677
  %94 = zext i1 %93 to i8, !dbg !5677
  store i8 %94, ptr %_66, align 1, !dbg !5677
  %95 = load i8, ptr %_66, align 1, !dbg !5677, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !5677
  %_69 = zext i1 %96 to i64, !dbg !5677
  %97 = icmp eq i64 %_69, 0, !dbg !5677
  br i1 %97, label %bb74, label %bb73, !dbg !5677

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_0fd2cf5449c379fb2d1dfa8653b93d33, i64 13) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !5679
  %99 = zext i1 %98 to i8, !dbg !5679
  store i8 %99, ptr %_70, align 1, !dbg !5679
  %100 = load i8, ptr %_70, align 1, !dbg !5679, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !5679
  %_73 = zext i1 %101 to i64, !dbg !5679
  %102 = icmp eq i64 %_73, 0, !dbg !5679
  br i1 %102, label %bb78, label %bb77, !dbg !5679

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5693
  %104 = zext i1 %103 to i8, !dbg !5693
  store i8 %104, ptr %_0, align 1, !dbg !5693
  br label %bb144, !dbg !5693

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5694
  %106 = zext i1 %105 to i8, !dbg !5694
  store i8 %106, ptr %_0, align 1, !dbg !5694
  br label %bb144, !dbg !5694

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_84 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17hd52a6fe29955aff6E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_84, label %bb91, label %bb100, !dbg !5675

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !5676
  br i1 %_75, label %bb85, label %bb81, !dbg !5676

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !5677
  %109 = zext i1 %108 to i8, !dbg !5677
  store i8 %109, ptr %_76, align 1, !dbg !5677
  %110 = load i8, ptr %_76, align 1, !dbg !5677, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !5677
  %_79 = zext i1 %111 to i64, !dbg !5677
  %112 = icmp eq i64 %_79, 0, !dbg !5677
  br i1 %112, label %bb85, label %bb84, !dbg !5677

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_099f47db483af288584cccd2e6cd45c0, i64 14) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !5679
  %114 = zext i1 %113 to i8, !dbg !5679
  store i8 %114, ptr %_80, align 1, !dbg !5679
  %115 = load i8, ptr %_80, align 1, !dbg !5679, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !5679
  %_83 = zext i1 %116 to i64, !dbg !5679
  %117 = icmp eq i64 %_83, 0, !dbg !5679
  br i1 %117, label %bb89, label %bb88, !dbg !5679

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5695
  %119 = zext i1 %118 to i8, !dbg !5695
  store i8 %119, ptr %_0, align 1, !dbg !5695
  br label %bb144, !dbg !5695

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5696
  %121 = zext i1 %120 to i8, !dbg !5696
  store i8 %121, ptr %_0, align 1, !dbg !5696
  br label %bb144, !dbg !5696

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_94 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17he55ef1662b208955E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_94, label %bb102, label %bb111, !dbg !5675

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !5676
  br i1 %_85, label %bb96, label %bb92, !dbg !5676

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !5677
  %124 = zext i1 %123 to i8, !dbg !5677
  store i8 %124, ptr %_86, align 1, !dbg !5677
  %125 = load i8, ptr %_86, align 1, !dbg !5677, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !5677
  %_89 = zext i1 %126 to i64, !dbg !5677
  %127 = icmp eq i64 %_89, 0, !dbg !5677
  br i1 %127, label %bb96, label %bb95, !dbg !5677

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_73fed57ecdfc0c8a6e01700927922fee, i64 17) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !5679
  %129 = zext i1 %128 to i8, !dbg !5679
  store i8 %129, ptr %_90, align 1, !dbg !5679
  %130 = load i8, ptr %_90, align 1, !dbg !5679, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !5679
  %_93 = zext i1 %131 to i64, !dbg !5679
  %132 = icmp eq i64 %_93, 0, !dbg !5679
  br i1 %132, label %bb100, label %bb99, !dbg !5679

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5697
  %134 = zext i1 %133 to i8, !dbg !5697
  store i8 %134, ptr %_0, align 1, !dbg !5697
  br label %bb144, !dbg !5697

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5698
  %136 = zext i1 %135 to i8, !dbg !5698
  store i8 %136, ptr %_0, align 1, !dbg !5698
  br label %bb144, !dbg !5698

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_104 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h4f86cf1fc98fec93E"(ptr align 8 %self) #8, !dbg !5675
  br i1 %_104, label %bb113, label %bb122, !dbg !5675

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !5676
  br i1 %_95, label %bb107, label %bb103, !dbg !5676

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !5677
  %139 = zext i1 %138 to i8, !dbg !5677
  store i8 %139, ptr %_96, align 1, !dbg !5677
  %140 = load i8, ptr %_96, align 1, !dbg !5677, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !5677
  %_99 = zext i1 %141 to i64, !dbg !5677
  %142 = icmp eq i64 %_99, 0, !dbg !5677
  br i1 %142, label %bb107, label %bb106, !dbg !5677

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_423f67172ab1c61bf609b1b5979c7904, i64 13) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !5679
  %144 = zext i1 %143 to i8, !dbg !5679
  store i8 %144, ptr %_100, align 1, !dbg !5679
  %145 = load i8, ptr %_100, align 1, !dbg !5679, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !5679
  %_103 = zext i1 %146 to i64, !dbg !5679
  %147 = icmp eq i64 %_103, 0, !dbg !5679
  br i1 %147, label %bb111, label %bb110, !dbg !5679

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5699
  %149 = zext i1 %148 to i8, !dbg !5699
  store i8 %149, ptr %_0, align 1, !dbg !5699
  br label %bb144, !dbg !5699

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5700
  %151 = zext i1 %150 to i8, !dbg !5700
  store i8 %151, ptr %_0, align 1, !dbg !5700
  br label %bb144, !dbg !5700

bb122:                                            ; preds = %bb118, %bb111
  %_115 = load i64, ptr %self, align 8, !dbg !5701, !noundef !18
; call x86_64::registers::control::Cr0Flags::all
  %152 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17h24be12e167104c0dE() #8, !dbg !5702
  store i64 %152, ptr %_119, align 8, !dbg !5702
; call x86_64::registers::control::Cr0Flags::bits
  %_117 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h6b2432a5a3e5f0a6E(ptr align 8 %_119) #8, !dbg !5702
  %_116 = xor i64 %_117, -1, !dbg !5703
  %153 = and i64 %_115, %_116, !dbg !5701
  store i64 %153, ptr %extra_bits, align 8, !dbg !5701
  %_120 = load i64, ptr %extra_bits, align 8, !dbg !5704, !noundef !18
  %154 = icmp eq i64 %_120, 0, !dbg !5704
  br i1 %154, label %bb138, label %bb125, !dbg !5704

bb113:                                            ; preds = %bb111
  %155 = load i8, ptr %first, align 1, !dbg !5676, !range !777, !noundef !18
  %_105 = trunc i8 %155 to i1, !dbg !5676
  br i1 %_105, label %bb118, label %bb114, !dbg !5676

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5677
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !5677
  %157 = zext i1 %156 to i8, !dbg !5677
  store i8 %157, ptr %_106, align 1, !dbg !5677
  %158 = load i8, ptr %_106, align 1, !dbg !5677, !range !777, !noundef !18
  %159 = trunc i8 %158 to i1, !dbg !5677
  %_109 = zext i1 %159 to i64, !dbg !5677
  %160 = icmp eq i64 %_109, 0, !dbg !5677
  br i1 %160, label %bb118, label %bb117, !dbg !5677

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !5678
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_bd0d7a11d94f110b224bededd3eea615, i64 6) #8, !dbg !5679
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %161 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !5679
  %162 = zext i1 %161 to i8, !dbg !5679
  store i8 %162, ptr %_110, align 1, !dbg !5679
  %163 = load i8, ptr %_110, align 1, !dbg !5679, !range !777, !noundef !18
  %164 = trunc i8 %163 to i1, !dbg !5679
  %_113 = zext i1 %164 to i64, !dbg !5679
  %165 = icmp eq i64 %_113, 0, !dbg !5679
  br i1 %165, label %bb122, label %bb121, !dbg !5679

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5705
  %167 = zext i1 %166 to i8, !dbg !5705
  store i8 %167, ptr %_0, align 1, !dbg !5705
  br label %bb144, !dbg !5705

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5706
  %169 = zext i1 %168 to i8, !dbg !5706
  store i8 %169, ptr %_0, align 1, !dbg !5706
  br label %bb144, !dbg !5706

bb138:                                            ; preds = %bb133, %bb122
  %170 = load i8, ptr %first, align 1, !dbg !5707, !range !777, !noundef !18
  %_134 = trunc i8 %170 to i1, !dbg !5707
  br i1 %_134, label %bb139, label %bb143, !dbg !5707

bb125:                                            ; preds = %bb122
  %171 = load i8, ptr %first, align 1, !dbg !5708, !range !777, !noundef !18
  %_121 = trunc i8 %171 to i1, !dbg !5708
  br i1 %_121, label %bb130, label %bb126, !dbg !5708

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_123 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5709
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %172 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_123) #8, !dbg !5709
  %173 = zext i1 %172 to i8, !dbg !5709
  store i8 %173, ptr %_122, align 1, !dbg !5709
  %174 = load i8, ptr %_122, align 1, !dbg !5709, !range !777, !noundef !18
  %175 = trunc i8 %174 to i1, !dbg !5709
  %_125 = zext i1 %175 to i64, !dbg !5709
  %176 = icmp eq i64 %_125, 0, !dbg !5709
  br i1 %176, label %bb130, label %bb129, !dbg !5709

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !5710
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !5711
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %177 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_127) #8, !dbg !5711
  %178 = zext i1 %177 to i8, !dbg !5711
  store i8 %178, ptr %_126, align 1, !dbg !5711
  %179 = load i8, ptr %_126, align 1, !dbg !5711, !range !777, !noundef !18
  %180 = trunc i8 %179 to i1, !dbg !5711
  %_129 = zext i1 %180 to i64, !dbg !5711
  %181 = icmp eq i64 %_129, 0, !dbg !5711
  br i1 %181, label %bb133, label %bb134, !dbg !5711

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %182 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5712
  %183 = zext i1 %182 to i8, !dbg !5712
  store i8 %183, ptr %_0, align 1, !dbg !5712
  br label %bb144, !dbg !5712

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_131 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !5713
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_131) #8, !dbg !5713
  %185 = zext i1 %184 to i8, !dbg !5713
  store i8 %185, ptr %_130, align 1, !dbg !5713
  %186 = load i8, ptr %_130, align 1, !dbg !5713, !range !777, !noundef !18
  %187 = trunc i8 %186 to i1, !dbg !5713
  %_133 = zext i1 %187 to i64, !dbg !5713
  %188 = icmp eq i64 %_133, 0, !dbg !5713
  br i1 %188, label %bb138, label %bb137, !dbg !5713

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %189 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5714
  %190 = zext i1 %189 to i8, !dbg !5714
  store i8 %190, ptr %_0, align 1, !dbg !5714
  br label %bb144, !dbg !5714

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5715
  %192 = zext i1 %191 to i8, !dbg !5715
  store i8 %192, ptr %_0, align 1, !dbg !5715
  br label %bb144, !dbg !5715

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %_0, align 1, !dbg !5716
  br label %bb144, !dbg !5681

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_136 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !5717
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %193 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_136) #8, !dbg !5717
  %194 = zext i1 %193 to i8, !dbg !5717
  store i8 %194, ptr %_135, align 1, !dbg !5717
  %195 = load i8, ptr %_135, align 1, !dbg !5717, !range !777, !noundef !18
  %196 = trunc i8 %195 to i1, !dbg !5717
  %_138 = zext i1 %196 to i64, !dbg !5717
  %197 = icmp eq i64 %_138, 0, !dbg !5717
  br i1 %197, label %bb143, label %bb142, !dbg !5717

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %198 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_1f2e1f8ab16c567813b09de1d63b55ca) #8, !dbg !5718
  %199 = zext i1 %198 to i8, !dbg !5718
  store i8 %199, ptr %_0, align 1, !dbg !5718
  br label %bb144, !dbg !5718

bb6:                                              ; No predecessors!
  unreachable, !dbg !5677
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hcbabdb15153acc1cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5719 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5722, metadata !DIExpression()), !dbg !5724
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5723, metadata !DIExpression()), !dbg !5725
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5726
  ret i1 %_0, !dbg !5727
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hcdb8914c6fbf1fe4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5728 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5731, metadata !DIExpression()), !dbg !5733
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5732, metadata !DIExpression()), !dbg !5734
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5735
  ret i1 %_0, !dbg !5736
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h51f92570623eb175E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5737 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5740, metadata !DIExpression()), !dbg !5742
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5741, metadata !DIExpression()), !dbg !5743
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5744
  ret i1 %_0, !dbg !5745
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7179f09ed6f1bc28E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5746 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5749, metadata !DIExpression()), !dbg !5751
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5750, metadata !DIExpression()), !dbg !5752
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5753
  ret i1 %_0, !dbg !5754
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17h24be12e167104c0dE() unnamed_addr #0 !dbg !5755 {
start:
  %_0 = alloca i64, align 8
  store i64 3758424127, ptr %_0, align 8, !dbg !5759
  %0 = load i64, ptr %_0, align 8, !dbg !5760, !noundef !18
  ret i64 %0, !dbg !5760
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h6b2432a5a3e5f0a6E(ptr align 8 %self) unnamed_addr #0 !dbg !5761 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5766, metadata !DIExpression()), !dbg !5767
  %_0 = load i64, ptr %self, align 8, !dbg !5768, !noundef !18
  ret i64 %_0, !dbg !5769
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hefacdd8768641123E"(ptr align 8 %self) unnamed_addr #0 !dbg !5770 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5776, metadata !DIExpression()), !dbg !5779
  br i1 false, label %bb1, label %bb3, !dbg !5779

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5779, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5779
  br i1 %0, label %bb3, label %bb2, !dbg !5779

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5779, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !5779
  %1 = icmp eq i64 %_5, 1, !dbg !5779
  %2 = zext i1 %1 to i8, !dbg !5779
  store i8 %2, ptr %_0, align 1, !dbg !5779
  br label %bb4, !dbg !5779

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5779
  br label %bb4, !dbg !5779

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5780, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5780
  ret i1 %4, !dbg !5780
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17hcfb4ad030517c0b0E"(ptr align 8 %self) unnamed_addr #0 !dbg !5781 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5783, metadata !DIExpression()), !dbg !5785
  br i1 false, label %bb1, label %bb3, !dbg !5785

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5785, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5785
  br i1 %0, label %bb3, label %bb2, !dbg !5785

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5785, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !5785
  %1 = icmp eq i64 %_5, 2, !dbg !5785
  %2 = zext i1 %1 to i8, !dbg !5785
  store i8 %2, ptr %_0, align 1, !dbg !5785
  br label %bb4, !dbg !5785

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5785
  br label %bb4, !dbg !5785

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5786, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5786
  ret i1 %4, !dbg !5786
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17ha4c726b2c554fa61E"(ptr align 8 %self) unnamed_addr #0 !dbg !5787 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5789, metadata !DIExpression()), !dbg !5791
  br i1 false, label %bb1, label %bb3, !dbg !5791

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5791, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5791
  br i1 %0, label %bb3, label %bb2, !dbg !5791

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5791, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !5791
  %1 = icmp eq i64 %_5, 4, !dbg !5791
  %2 = zext i1 %1 to i8, !dbg !5791
  store i8 %2, ptr %_0, align 1, !dbg !5791
  br label %bb4, !dbg !5791

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5791
  br label %bb4, !dbg !5791

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5792, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5792
  ret i1 %4, !dbg !5792
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hb593f50219fdcd41E"(ptr align 8 %self) unnamed_addr #0 !dbg !5793 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5795, metadata !DIExpression()), !dbg !5797
  br i1 false, label %bb1, label %bb3, !dbg !5797

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5797, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5797
  br i1 %0, label %bb3, label %bb2, !dbg !5797

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5797, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !5797
  %1 = icmp eq i64 %_5, 8, !dbg !5797
  %2 = zext i1 %1 to i8, !dbg !5797
  store i8 %2, ptr %_0, align 1, !dbg !5797
  br label %bb4, !dbg !5797

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5797
  br label %bb4, !dbg !5797

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5798, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5798
  ret i1 %4, !dbg !5798
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h25135daa98b7e255E"(ptr align 8 %self) unnamed_addr #0 !dbg !5799 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5801, metadata !DIExpression()), !dbg !5803
  br i1 false, label %bb1, label %bb3, !dbg !5803

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5803, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5803
  br i1 %0, label %bb3, label %bb2, !dbg !5803

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5803, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !5803
  %1 = icmp eq i64 %_5, 16, !dbg !5803
  %2 = zext i1 %1 to i8, !dbg !5803
  store i8 %2, ptr %_0, align 1, !dbg !5803
  br label %bb4, !dbg !5803

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5803
  br label %bb4, !dbg !5803

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5804, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5804
  ret i1 %4, !dbg !5804
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h7ade2331500b9356E"(ptr align 8 %self) unnamed_addr #0 !dbg !5805 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5807, metadata !DIExpression()), !dbg !5809
  br i1 false, label %bb1, label %bb3, !dbg !5809

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5809, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5809
  br i1 %0, label %bb3, label %bb2, !dbg !5809

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5809, !noundef !18
  %_5 = and i64 %_6, 32, !dbg !5809
  %1 = icmp eq i64 %_5, 32, !dbg !5809
  %2 = zext i1 %1 to i8, !dbg !5809
  store i8 %2, ptr %_0, align 1, !dbg !5809
  br label %bb4, !dbg !5809

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5809
  br label %bb4, !dbg !5809

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5810, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5810
  ret i1 %4, !dbg !5810
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hc93af3546d7cabd0E"(ptr align 8 %self) unnamed_addr #0 !dbg !5811 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5813, metadata !DIExpression()), !dbg !5815
  br i1 false, label %bb1, label %bb3, !dbg !5815

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5815, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5815
  br i1 %0, label %bb3, label %bb2, !dbg !5815

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5815, !noundef !18
  %_5 = and i64 %_6, 65536, !dbg !5815
  %1 = icmp eq i64 %_5, 65536, !dbg !5815
  %2 = zext i1 %1 to i8, !dbg !5815
  store i8 %2, ptr %_0, align 1, !dbg !5815
  br label %bb4, !dbg !5815

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5815
  br label %bb4, !dbg !5815

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5816, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5816
  ret i1 %4, !dbg !5816
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hb8f718524a0fdedcE"(ptr align 8 %self) unnamed_addr #0 !dbg !5817 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5819, metadata !DIExpression()), !dbg !5821
  br i1 false, label %bb1, label %bb3, !dbg !5821

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5821, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5821
  br i1 %0, label %bb3, label %bb2, !dbg !5821

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5821, !noundef !18
  %_5 = and i64 %_6, 262144, !dbg !5821
  %1 = icmp eq i64 %_5, 262144, !dbg !5821
  %2 = zext i1 %1 to i8, !dbg !5821
  store i8 %2, ptr %_0, align 1, !dbg !5821
  br label %bb4, !dbg !5821

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5821
  br label %bb4, !dbg !5821

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5822, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5822
  ret i1 %4, !dbg !5822
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17hd52a6fe29955aff6E"(ptr align 8 %self) unnamed_addr #0 !dbg !5823 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5825, metadata !DIExpression()), !dbg !5827
  br i1 false, label %bb1, label %bb3, !dbg !5827

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5827, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5827
  br i1 %0, label %bb3, label %bb2, !dbg !5827

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5827, !noundef !18
  %_5 = and i64 %_6, 536870912, !dbg !5827
  %1 = icmp eq i64 %_5, 536870912, !dbg !5827
  %2 = zext i1 %1 to i8, !dbg !5827
  store i8 %2, ptr %_0, align 1, !dbg !5827
  br label %bb4, !dbg !5827

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5827
  br label %bb4, !dbg !5827

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5828, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5828
  ret i1 %4, !dbg !5828
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17he55ef1662b208955E"(ptr align 8 %self) unnamed_addr #0 !dbg !5829 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5831, metadata !DIExpression()), !dbg !5833
  br i1 false, label %bb1, label %bb3, !dbg !5833

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5833, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5833
  br i1 %0, label %bb3, label %bb2, !dbg !5833

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5833, !noundef !18
  %_5 = and i64 %_6, 1073741824, !dbg !5833
  %1 = icmp eq i64 %_5, 1073741824, !dbg !5833
  %2 = zext i1 %1 to i8, !dbg !5833
  store i8 %2, ptr %_0, align 1, !dbg !5833
  br label %bb4, !dbg !5833

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5833
  br label %bb4, !dbg !5833

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5834, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5834
  ret i1 %4, !dbg !5834
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h4f86cf1fc98fec93E"(ptr align 8 %self) unnamed_addr #0 !dbg !5835 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5837, metadata !DIExpression()), !dbg !5839
  br i1 false, label %bb1, label %bb3, !dbg !5839

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5839, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5839
  br i1 %0, label %bb3, label %bb2, !dbg !5839

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5839, !noundef !18
  %_5 = and i64 %_6, 2147483648, !dbg !5839
  %1 = icmp eq i64 %_5, 2147483648, !dbg !5839
  %2 = zext i1 %1 to i8, !dbg !5839
  store i8 %2, ptr %_0, align 1, !dbg !5839
  br label %bb4, !dbg !5839

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5839
  br label %bb4, !dbg !5839

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5840, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5840
  ret i1 %4, !dbg !5840
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hb50683e3eecfcd15E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5841 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_45 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_32 = alloca i8, align 1
  %_29 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !5854, metadata !DIExpression()), !dbg !5888
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !5856, metadata !DIExpression()), !dbg !5889
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !5858, metadata !DIExpression()), !dbg !5890
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !5860, metadata !DIExpression()), !dbg !5891
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !5862, metadata !DIExpression()), !dbg !5892
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !5864, metadata !DIExpression()), !dbg !5893
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !5866, metadata !DIExpression()), !dbg !5894
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !5868, metadata !DIExpression()), !dbg !5895
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !5872, metadata !DIExpression()), !dbg !5896
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !5874, metadata !DIExpression()), !dbg !5897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !5876, metadata !DIExpression()), !dbg !5898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !5878, metadata !DIExpression()), !dbg !5899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !5880, metadata !DIExpression()), !dbg !5900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !5882, metadata !DIExpression()), !dbg !5901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !5884, metadata !DIExpression()), !dbg !5902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !5886, metadata !DIExpression()), !dbg !5903
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !5903
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5850, metadata !DIExpression()), !dbg !5904
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !5903
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5851, metadata !DIExpression()), !dbg !5905
  call void @llvm.dbg.declare(metadata ptr %first, metadata !5852, metadata !DIExpression()), !dbg !5906
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !5870, metadata !DIExpression()), !dbg !5907
  store i8 1, ptr %first, align 1, !dbg !5908
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17hb23e62ad38139205E"(ptr align 8 %self) #8, !dbg !5909
  br i1 %_4, label %bb2, label %bb12, !dbg !5909

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_14 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h9efd4c634526db3eE"(ptr align 8 %self) #8, !dbg !5909
  br i1 %_14, label %bb14, label %bb23, !dbg !5909

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !5910, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !5910
  br i1 %_5, label %bb8, label %bb3, !dbg !5910

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5911
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !5911
  %2 = zext i1 %1 to i8, !dbg !5911
  store i8 %2, ptr %_6, align 1, !dbg !5911
  %3 = load i8, ptr %_6, align 1, !dbg !5911, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5911
  %_9 = zext i1 %4 to i64, !dbg !5911
  %5 = icmp eq i64 %_9, 0, !dbg !5911
  br i1 %5, label %bb8, label %bb7, !dbg !5911

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !5912
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_8473f1e8c1559de425fef5632049d3ec, i64 23) #8, !dbg !5913
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !5913
  %7 = zext i1 %6 to i8, !dbg !5913
  store i8 %7, ptr %_10, align 1, !dbg !5913
  %8 = load i8, ptr %_10, align 1, !dbg !5913, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !5913
  %_13 = zext i1 %9 to i64, !dbg !5913
  %10 = icmp eq i64 %_13, 0, !dbg !5913
  br i1 %10, label %bb12, label %bb11, !dbg !5913

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5914
  %12 = zext i1 %11 to i8, !dbg !5914
  store i8 %12, ptr %_0, align 1, !dbg !5914
  br label %bb45, !dbg !5914

bb45:                                             ; preds = %bb11, %bb22, %bb35, %bb38, %bb43, %bb44, %bb30, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !5915, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !5915
  ret i1 %14, !dbg !5915

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5916
  %16 = zext i1 %15 to i8, !dbg !5916
  store i8 %16, ptr %_0, align 1, !dbg !5916
  br label %bb45, !dbg !5916

bb23:                                             ; preds = %bb19, %bb12
  %_25 = load i64, ptr %self, align 8, !dbg !5917, !noundef !18
; call x86_64::registers::control::Cr3Flags::all
  %17 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17h95b9265be326a4f9E() #8, !dbg !5918
  store i64 %17, ptr %_29, align 8, !dbg !5918
; call x86_64::registers::control::Cr3Flags::bits
  %_27 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h6895c51b8bc89ec8E(ptr align 8 %_29) #8, !dbg !5918
  %_26 = xor i64 %_27, -1, !dbg !5919
  %18 = and i64 %_25, %_26, !dbg !5917
  store i64 %18, ptr %extra_bits, align 8, !dbg !5917
  %_30 = load i64, ptr %extra_bits, align 8, !dbg !5920, !noundef !18
  %19 = icmp eq i64 %_30, 0, !dbg !5920
  br i1 %19, label %bb39, label %bb26, !dbg !5920

bb14:                                             ; preds = %bb12
  %20 = load i8, ptr %first, align 1, !dbg !5910, !range !777, !noundef !18
  %_15 = trunc i8 %20 to i1, !dbg !5910
  br i1 %_15, label %bb19, label %bb15, !dbg !5910

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5911
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %21 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !5911
  %22 = zext i1 %21 to i8, !dbg !5911
  store i8 %22, ptr %_16, align 1, !dbg !5911
  %23 = load i8, ptr %_16, align 1, !dbg !5911, !range !777, !noundef !18
  %24 = trunc i8 %23 to i1, !dbg !5911
  %_19 = zext i1 %24 to i64, !dbg !5911
  %25 = icmp eq i64 %_19, 0, !dbg !5911
  br i1 %25, label %bb19, label %bb18, !dbg !5911

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !5912
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_72562398d85991dd2b9fa08410339493, i64 24) #8, !dbg !5913
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %26 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !5913
  %27 = zext i1 %26 to i8, !dbg !5913
  store i8 %27, ptr %_20, align 1, !dbg !5913
  %28 = load i8, ptr %_20, align 1, !dbg !5913, !range !777, !noundef !18
  %29 = trunc i8 %28 to i1, !dbg !5913
  %_23 = zext i1 %29 to i64, !dbg !5913
  %30 = icmp eq i64 %_23, 0, !dbg !5913
  br i1 %30, label %bb23, label %bb22, !dbg !5913

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5921
  %32 = zext i1 %31 to i8, !dbg !5921
  store i8 %32, ptr %_0, align 1, !dbg !5921
  br label %bb45, !dbg !5921

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %33 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5922
  %34 = zext i1 %33 to i8, !dbg !5922
  store i8 %34, ptr %_0, align 1, !dbg !5922
  br label %bb45, !dbg !5922

bb39:                                             ; preds = %bb34, %bb23
  %35 = load i8, ptr %first, align 1, !dbg !5923, !range !777, !noundef !18
  %_44 = trunc i8 %35 to i1, !dbg !5923
  br i1 %_44, label %bb40, label %bb44, !dbg !5923

bb26:                                             ; preds = %bb23
  %36 = load i8, ptr %first, align 1, !dbg !5924, !range !777, !noundef !18
  %_31 = trunc i8 %36 to i1, !dbg !5924
  br i1 %_31, label %bb31, label %bb27, !dbg !5924

bb27:                                             ; preds = %bb26
; call core::fmt::Formatter::write_str
  %_33 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !5925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %37 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_33) #8, !dbg !5925
  %38 = zext i1 %37 to i8, !dbg !5925
  store i8 %38, ptr %_32, align 1, !dbg !5925
  %39 = load i8, ptr %_32, align 1, !dbg !5925, !range !777, !noundef !18
  %40 = trunc i8 %39 to i1, !dbg !5925
  %_35 = zext i1 %40 to i64, !dbg !5925
  %41 = icmp eq i64 %_35, 0, !dbg !5925
  br i1 %41, label %bb31, label %bb30, !dbg !5925

bb31:                                             ; preds = %bb27, %bb26
  store i8 0, ptr %first, align 1, !dbg !5926
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !5927
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %42 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !5927
  %43 = zext i1 %42 to i8, !dbg !5927
  store i8 %43, ptr %_36, align 1, !dbg !5927
  %44 = load i8, ptr %_36, align 1, !dbg !5927, !range !777, !noundef !18
  %45 = trunc i8 %44 to i1, !dbg !5927
  %_39 = zext i1 %45 to i64, !dbg !5927
  %46 = icmp eq i64 %_39, 0, !dbg !5927
  br i1 %46, label %bb34, label %bb35, !dbg !5927

bb30:                                             ; preds = %bb27
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %47 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5928
  %48 = zext i1 %47 to i8, !dbg !5928
  store i8 %48, ptr %_0, align 1, !dbg !5928
  br label %bb45, !dbg !5928

bb34:                                             ; preds = %bb31
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_41 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !5929
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !5929
  %50 = zext i1 %49 to i8, !dbg !5929
  store i8 %50, ptr %_40, align 1, !dbg !5929
  %51 = load i8, ptr %_40, align 1, !dbg !5929, !range !777, !noundef !18
  %52 = trunc i8 %51 to i1, !dbg !5929
  %_43 = zext i1 %52 to i64, !dbg !5929
  %53 = icmp eq i64 %_43, 0, !dbg !5929
  br i1 %53, label %bb39, label %bb38, !dbg !5929

bb35:                                             ; preds = %bb31
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %54 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5930
  %55 = zext i1 %54 to i8, !dbg !5930
  store i8 %55, ptr %_0, align 1, !dbg !5930
  br label %bb45, !dbg !5930

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %56 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5931
  %57 = zext i1 %56 to i8, !dbg !5931
  store i8 %57, ptr %_0, align 1, !dbg !5931
  br label %bb45, !dbg !5931

bb44:                                             ; preds = %bb40, %bb39
  store i8 0, ptr %_0, align 1, !dbg !5932
  br label %bb45, !dbg !5915

bb40:                                             ; preds = %bb39
; call core::fmt::Formatter::write_str
  %_46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !5933
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %58 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_46) #8, !dbg !5933
  %59 = zext i1 %58 to i8, !dbg !5933
  store i8 %59, ptr %_45, align 1, !dbg !5933
  %60 = load i8, ptr %_45, align 1, !dbg !5933, !range !777, !noundef !18
  %61 = trunc i8 %60 to i1, !dbg !5933
  %_48 = zext i1 %61 to i64, !dbg !5933
  %62 = icmp eq i64 %_48, 0, !dbg !5933
  br i1 %62, label %bb44, label %bb43, !dbg !5933

bb43:                                             ; preds = %bb40
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %63 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f675719ddad3e5515152e8b73ffb14d1) #8, !dbg !5934
  %64 = zext i1 %63 to i8, !dbg !5934
  store i8 %64, ptr %_0, align 1, !dbg !5934
  br label %bb45, !dbg !5934

bb6:                                              ; No predecessors!
  unreachable, !dbg !5911
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h9379f05078663971E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5935 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5938, metadata !DIExpression()), !dbg !5940
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5939, metadata !DIExpression()), !dbg !5941
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5942
  ret i1 %_0, !dbg !5943
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h33e4990610e37afbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5944 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5947, metadata !DIExpression()), !dbg !5949
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5948, metadata !DIExpression()), !dbg !5950
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5951
  ret i1 %_0, !dbg !5952
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h84e2d1f5230527c7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5953 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5956, metadata !DIExpression()), !dbg !5958
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5957, metadata !DIExpression()), !dbg !5959
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5960
  ret i1 %_0, !dbg !5961
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6d43d85c46b61aceE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5962 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5965, metadata !DIExpression()), !dbg !5967
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5966, metadata !DIExpression()), !dbg !5968
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !5969
  ret i1 %_0, !dbg !5970
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17h95b9265be326a4f9E() unnamed_addr #0 !dbg !5971 {
start:
  %_0 = alloca i64, align 8
  store i64 24, ptr %_0, align 8, !dbg !5975
  %0 = load i64, ptr %_0, align 8, !dbg !5976, !noundef !18
  ret i64 %0, !dbg !5976
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h6895c51b8bc89ec8E(ptr align 8 %self) unnamed_addr #0 !dbg !5977 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5982, metadata !DIExpression()), !dbg !5983
  %_0 = load i64, ptr %self, align 8, !dbg !5984, !noundef !18
  ret i64 %_0, !dbg !5985
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17hb23e62ad38139205E"(ptr align 8 %self) unnamed_addr #0 !dbg !5986 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5992, metadata !DIExpression()), !dbg !5994
  br i1 false, label %bb1, label %bb3, !dbg !5994

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !5994, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !5994
  br i1 %0, label %bb3, label %bb2, !dbg !5994

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !5994, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !5994
  %1 = icmp eq i64 %_5, 8, !dbg !5994
  %2 = zext i1 %1 to i8, !dbg !5994
  store i8 %2, ptr %_0, align 1, !dbg !5994
  br label %bb4, !dbg !5994

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !5994
  br label %bb4, !dbg !5994

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !5995, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !5995
  ret i1 %4, !dbg !5995
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h9efd4c634526db3eE"(ptr align 8 %self) unnamed_addr #0 !dbg !5996 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5998, metadata !DIExpression()), !dbg !6000
  br i1 false, label %bb1, label %bb3, !dbg !6000

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6000, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6000
  br i1 %0, label %bb3, label %bb2, !dbg !6000

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6000, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !6000
  %1 = icmp eq i64 %_5, 16, !dbg !6000
  %2 = zext i1 %1 to i8, !dbg !6000
  store i8 %2, ptr %_0, align 1, !dbg !6000
  br label %bb4, !dbg !6000

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6000
  br label %bb4, !dbg !6000

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6001, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6001
  ret i1 %4, !dbg !6001
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h445576e42626156aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6002 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_275 = alloca i8, align 1
  %_270 = alloca i8, align 1
  %_266 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_259 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_250 = alloca i8, align 1
  %_246 = alloca i8, align 1
  %_240 = alloca i8, align 1
  %_236 = alloca i8, align 1
  %_230 = alloca i8, align 1
  %_226 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_210 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_200 = alloca i8, align 1
  %_196 = alloca i8, align 1
  %_190 = alloca i8, align 1
  %_186 = alloca i8, align 1
  %_180 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_170 = alloca i8, align 1
  %_166 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_156 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_146 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_136 = alloca i8, align 1
  %_130 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6015, metadata !DIExpression()), !dbg !6233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !6017, metadata !DIExpression()), !dbg !6234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !6019, metadata !DIExpression()), !dbg !6235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !6021, metadata !DIExpression()), !dbg !6236
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6023, metadata !DIExpression()), !dbg !6237
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !6025, metadata !DIExpression()), !dbg !6238
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6027, metadata !DIExpression()), !dbg !6239
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !6029, metadata !DIExpression()), !dbg !6240
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6031, metadata !DIExpression()), !dbg !6241
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !6033, metadata !DIExpression()), !dbg !6242
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !6035, metadata !DIExpression()), !dbg !6243
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !6037, metadata !DIExpression()), !dbg !6244
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6039, metadata !DIExpression()), !dbg !6245
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !6041, metadata !DIExpression()), !dbg !6246
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !6043, metadata !DIExpression()), !dbg !6247
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !6045, metadata !DIExpression()), !dbg !6248
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !6047, metadata !DIExpression()), !dbg !6249
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !6049, metadata !DIExpression()), !dbg !6250
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !6051, metadata !DIExpression()), !dbg !6251
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !6053, metadata !DIExpression()), !dbg !6252
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !6055, metadata !DIExpression()), !dbg !6253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !6057, metadata !DIExpression()), !dbg !6254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !6059, metadata !DIExpression()), !dbg !6255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !6061, metadata !DIExpression()), !dbg !6256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !6063, metadata !DIExpression()), !dbg !6257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !6065, metadata !DIExpression()), !dbg !6258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !6067, metadata !DIExpression()), !dbg !6259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !6069, metadata !DIExpression()), !dbg !6260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !6071, metadata !DIExpression()), !dbg !6261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !6073, metadata !DIExpression()), !dbg !6262
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !6075, metadata !DIExpression()), !dbg !6263
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !6077, metadata !DIExpression()), !dbg !6264
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !6079, metadata !DIExpression()), !dbg !6265
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !6081, metadata !DIExpression()), !dbg !6266
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !6083, metadata !DIExpression()), !dbg !6267
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !6085, metadata !DIExpression()), !dbg !6268
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !6087, metadata !DIExpression()), !dbg !6269
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !6089, metadata !DIExpression()), !dbg !6270
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !6091, metadata !DIExpression()), !dbg !6271
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !6093, metadata !DIExpression()), !dbg !6272
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !6095, metadata !DIExpression()), !dbg !6273
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !6097, metadata !DIExpression()), !dbg !6274
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !6099, metadata !DIExpression()), !dbg !6275
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !6101, metadata !DIExpression()), !dbg !6276
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !6103, metadata !DIExpression()), !dbg !6277
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !6105, metadata !DIExpression()), !dbg !6278
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !6107, metadata !DIExpression()), !dbg !6279
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !6109, metadata !DIExpression()), !dbg !6280
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !6111, metadata !DIExpression()), !dbg !6281
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !6113, metadata !DIExpression()), !dbg !6282
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !6115, metadata !DIExpression()), !dbg !6283
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !6117, metadata !DIExpression()), !dbg !6284
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !6119, metadata !DIExpression()), !dbg !6285
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !6121, metadata !DIExpression()), !dbg !6286
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !6123, metadata !DIExpression()), !dbg !6287
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !6125, metadata !DIExpression()), !dbg !6288
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !6127, metadata !DIExpression()), !dbg !6289
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !6129, metadata !DIExpression()), !dbg !6290
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !6131, metadata !DIExpression()), !dbg !6291
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !6133, metadata !DIExpression()), !dbg !6292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !6135, metadata !DIExpression()), !dbg !6293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !6137, metadata !DIExpression()), !dbg !6294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !6139, metadata !DIExpression()), !dbg !6295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !6141, metadata !DIExpression()), !dbg !6296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !6143, metadata !DIExpression()), !dbg !6297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !6145, metadata !DIExpression()), !dbg !6298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !6147, metadata !DIExpression()), !dbg !6299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !6149, metadata !DIExpression()), !dbg !6300
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !6151, metadata !DIExpression()), !dbg !6301
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !6153, metadata !DIExpression()), !dbg !6302
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !6155, metadata !DIExpression()), !dbg !6303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !6157, metadata !DIExpression()), !dbg !6304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !6159, metadata !DIExpression()), !dbg !6305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !6161, metadata !DIExpression()), !dbg !6306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !6163, metadata !DIExpression()), !dbg !6307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !6165, metadata !DIExpression()), !dbg !6308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !6167, metadata !DIExpression()), !dbg !6309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !6169, metadata !DIExpression()), !dbg !6310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !6171, metadata !DIExpression()), !dbg !6311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !6173, metadata !DIExpression()), !dbg !6312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !6175, metadata !DIExpression()), !dbg !6313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !6177, metadata !DIExpression()), !dbg !6314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !6179, metadata !DIExpression()), !dbg !6315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !6181, metadata !DIExpression()), !dbg !6316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !6183, metadata !DIExpression()), !dbg !6317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !6185, metadata !DIExpression()), !dbg !6318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !6187, metadata !DIExpression()), !dbg !6319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !6189, metadata !DIExpression()), !dbg !6320
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !6191, metadata !DIExpression()), !dbg !6321
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !6193, metadata !DIExpression()), !dbg !6322
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !6195, metadata !DIExpression()), !dbg !6323
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !6197, metadata !DIExpression()), !dbg !6324
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !6199, metadata !DIExpression()), !dbg !6325
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !6201, metadata !DIExpression()), !dbg !6326
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !6203, metadata !DIExpression()), !dbg !6327
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !6205, metadata !DIExpression()), !dbg !6328
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !6207, metadata !DIExpression()), !dbg !6329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !6209, metadata !DIExpression()), !dbg !6330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !6211, metadata !DIExpression()), !dbg !6331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !6213, metadata !DIExpression()), !dbg !6332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !6217, metadata !DIExpression()), !dbg !6333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !6219, metadata !DIExpression()), !dbg !6334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !6221, metadata !DIExpression()), !dbg !6335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !6223, metadata !DIExpression()), !dbg !6336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !6225, metadata !DIExpression()), !dbg !6337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !6227, metadata !DIExpression()), !dbg !6338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !6229, metadata !DIExpression()), !dbg !6339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !6231, metadata !DIExpression()), !dbg !6340
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !6340
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6011, metadata !DIExpression()), !dbg !6341
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !6340
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6012, metadata !DIExpression()), !dbg !6342
  call void @llvm.dbg.declare(metadata ptr %first, metadata !6013, metadata !DIExpression()), !dbg !6343
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !6215, metadata !DIExpression()), !dbg !6344
  store i8 1, ptr %first, align 1, !dbg !6345
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hb4b99226b410e154E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_4, label %bb2, label %bb12, !dbg !6346

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_14 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h0fe6b9764741d090E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_14, label %bb14, label %bb23, !dbg !6346

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !6347
  br i1 %_5, label %bb8, label %bb3, !dbg !6347

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !6348
  %2 = zext i1 %1 to i8, !dbg !6348
  store i8 %2, ptr %_6, align 1, !dbg !6348
  %3 = load i8, ptr %_6, align 1, !dbg !6348, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6348
  %_9 = zext i1 %4 to i64, !dbg !6348
  %5 = icmp eq i64 %_9, 0, !dbg !6348
  br i1 %5, label %bb8, label %bb7, !dbg !6348

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3cd17770600203f1f0a6125e01528d48, i64 28) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !6350
  %7 = zext i1 %6 to i8, !dbg !6350
  store i8 %7, ptr %_10, align 1, !dbg !6350
  %8 = load i8, ptr %_10, align 1, !dbg !6350, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !6350
  %_13 = zext i1 %9 to i64, !dbg !6350
  %10 = icmp eq i64 %_13, 0, !dbg !6350
  br i1 %10, label %bb12, label %bb11, !dbg !6350

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6351
  %12 = zext i1 %11 to i8, !dbg !6351
  store i8 %12, ptr %_0, align 1, !dbg !6351
  br label %bb298, !dbg !6351

bb298:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb132, %bb143, %bb154, %bb165, %bb176, %bb187, %bb198, %bb209, %bb220, %bb231, %bb242, %bb253, %bb264, %bb275, %bb288, %bb291, %bb296, %bb297, %bb283, %bb271, %bb260, %bb249, %bb238, %bb227, %bb216, %bb205, %bb194, %bb183, %bb172, %bb161, %bb150, %bb139, %bb128, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !6352, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !6352
  ret i1 %14, !dbg !6352

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6353
  %16 = zext i1 %15 to i8, !dbg !6353
  store i8 %16, ptr %_0, align 1, !dbg !6353
  br label %bb298, !dbg !6353

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_24 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h1ed9af9982bae0f5E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_24, label %bb25, label %bb34, !dbg !6346

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !6347
  br i1 %_15, label %bb19, label %bb15, !dbg !6347

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !6348
  %19 = zext i1 %18 to i8, !dbg !6348
  store i8 %19, ptr %_16, align 1, !dbg !6348
  %20 = load i8, ptr %_16, align 1, !dbg !6348, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !6348
  %_19 = zext i1 %21 to i64, !dbg !6348
  %22 = icmp eq i64 %_19, 0, !dbg !6348
  br i1 %22, label %bb19, label %bb18, !dbg !6348

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_0f019e3d47fd6e39c8f6e394ac082682, i64 33) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !6350
  %24 = zext i1 %23 to i8, !dbg !6350
  store i8 %24, ptr %_20, align 1, !dbg !6350
  %25 = load i8, ptr %_20, align 1, !dbg !6350, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !6350
  %_23 = zext i1 %26 to i64, !dbg !6350
  %27 = icmp eq i64 %_23, 0, !dbg !6350
  br i1 %27, label %bb23, label %bb22, !dbg !6350

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6354
  %29 = zext i1 %28 to i8, !dbg !6354
  store i8 %29, ptr %_0, align 1, !dbg !6354
  br label %bb298, !dbg !6354

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6355
  %31 = zext i1 %30 to i8, !dbg !6355
  store i8 %31, ptr %_0, align 1, !dbg !6355
  br label %bb298, !dbg !6355

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_34 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h7df0489e2eaf7e16E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_34, label %bb36, label %bb45, !dbg !6346

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !6347
  br i1 %_25, label %bb30, label %bb26, !dbg !6347

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !6348
  %34 = zext i1 %33 to i8, !dbg !6348
  store i8 %34, ptr %_26, align 1, !dbg !6348
  %35 = load i8, ptr %_26, align 1, !dbg !6348, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !6348
  %_29 = zext i1 %36 to i64, !dbg !6348
  %37 = icmp eq i64 %_29, 0, !dbg !6348
  br i1 %37, label %bb30, label %bb29, !dbg !6348

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_803a549ea6bd4b6d2f54e32af9154475, i64 17) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !6350
  %39 = zext i1 %38 to i8, !dbg !6350
  store i8 %39, ptr %_30, align 1, !dbg !6350
  %40 = load i8, ptr %_30, align 1, !dbg !6350, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !6350
  %_33 = zext i1 %41 to i64, !dbg !6350
  %42 = icmp eq i64 %_33, 0, !dbg !6350
  br i1 %42, label %bb34, label %bb33, !dbg !6350

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6356
  %44 = zext i1 %43 to i8, !dbg !6356
  store i8 %44, ptr %_0, align 1, !dbg !6356
  br label %bb298, !dbg !6356

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6357
  %46 = zext i1 %45 to i8, !dbg !6357
  store i8 %46, ptr %_0, align 1, !dbg !6357
  br label %bb298, !dbg !6357

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_44 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17ha8bc29687552e26aE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_44, label %bb47, label %bb56, !dbg !6346

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !6347
  br i1 %_35, label %bb41, label %bb37, !dbg !6347

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !6348
  %49 = zext i1 %48 to i8, !dbg !6348
  store i8 %49, ptr %_36, align 1, !dbg !6348
  %50 = load i8, ptr %_36, align 1, !dbg !6348, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !6348
  %_39 = zext i1 %51 to i64, !dbg !6348
  %52 = icmp eq i64 %_39, 0, !dbg !6348
  br i1 %52, label %bb41, label %bb40, !dbg !6348

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3130e5922af1666981d4b1a92c1c9c90, i64 20) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !6350
  %54 = zext i1 %53 to i8, !dbg !6350
  store i8 %54, ptr %_40, align 1, !dbg !6350
  %55 = load i8, ptr %_40, align 1, !dbg !6350, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !6350
  %_43 = zext i1 %56 to i64, !dbg !6350
  %57 = icmp eq i64 %_43, 0, !dbg !6350
  br i1 %57, label %bb45, label %bb44, !dbg !6350

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6358
  %59 = zext i1 %58 to i8, !dbg !6358
  store i8 %59, ptr %_0, align 1, !dbg !6358
  br label %bb298, !dbg !6358

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6359
  %61 = zext i1 %60 to i8, !dbg !6359
  store i8 %61, ptr %_0, align 1, !dbg !6359
  br label %bb298, !dbg !6359

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_54 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17hf41050bccd1b1be2E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_54, label %bb58, label %bb67, !dbg !6346

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !6347
  br i1 %_45, label %bb52, label %bb48, !dbg !6347

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !6348
  %64 = zext i1 %63 to i8, !dbg !6348
  store i8 %64, ptr %_46, align 1, !dbg !6348
  %65 = load i8, ptr %_46, align 1, !dbg !6348, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !6348
  %_49 = zext i1 %66 to i64, !dbg !6348
  %67 = icmp eq i64 %_49, 0, !dbg !6348
  br i1 %67, label %bb52, label %bb51, !dbg !6348

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_d50af00c2ad521c84f7380b8be63c1e8, i64 19) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !6350
  %69 = zext i1 %68 to i8, !dbg !6350
  store i8 %69, ptr %_50, align 1, !dbg !6350
  %70 = load i8, ptr %_50, align 1, !dbg !6350, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !6350
  %_53 = zext i1 %71 to i64, !dbg !6350
  %72 = icmp eq i64 %_53, 0, !dbg !6350
  br i1 %72, label %bb56, label %bb55, !dbg !6350

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6360
  %74 = zext i1 %73 to i8, !dbg !6360
  store i8 %74, ptr %_0, align 1, !dbg !6360
  br label %bb298, !dbg !6360

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6361
  %76 = zext i1 %75 to i8, !dbg !6361
  store i8 %76, ptr %_0, align 1, !dbg !6361
  br label %bb298, !dbg !6361

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_64 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h9e3e6caad860159dE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_64, label %bb69, label %bb78, !dbg !6346

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !6347
  br i1 %_55, label %bb63, label %bb59, !dbg !6347

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !6348
  %79 = zext i1 %78 to i8, !dbg !6348
  store i8 %79, ptr %_56, align 1, !dbg !6348
  %80 = load i8, ptr %_56, align 1, !dbg !6348, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !6348
  %_59 = zext i1 %81 to i64, !dbg !6348
  %82 = icmp eq i64 %_59, 0, !dbg !6348
  br i1 %82, label %bb63, label %bb62, !dbg !6348

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7e69978ff0c9547827e6c2a1a1a42624, i64 26) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !6350
  %84 = zext i1 %83 to i8, !dbg !6350
  store i8 %84, ptr %_60, align 1, !dbg !6350
  %85 = load i8, ptr %_60, align 1, !dbg !6350, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !6350
  %_63 = zext i1 %86 to i64, !dbg !6350
  %87 = icmp eq i64 %_63, 0, !dbg !6350
  br i1 %87, label %bb67, label %bb66, !dbg !6350

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6362
  %89 = zext i1 %88 to i8, !dbg !6362
  store i8 %89, ptr %_0, align 1, !dbg !6362
  br label %bb298, !dbg !6362

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6363
  %91 = zext i1 %90 to i8, !dbg !6363
  store i8 %91, ptr %_0, align 1, !dbg !6363
  br label %bb298, !dbg !6363

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_74 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h5f5f44cd2cc96a51E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_74, label %bb80, label %bb89, !dbg !6346

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !6347
  br i1 %_65, label %bb74, label %bb70, !dbg !6347

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !6348
  %94 = zext i1 %93 to i8, !dbg !6348
  store i8 %94, ptr %_66, align 1, !dbg !6348
  %95 = load i8, ptr %_66, align 1, !dbg !6348, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !6348
  %_69 = zext i1 %96 to i64, !dbg !6348
  %97 = icmp eq i64 %_69, 0, !dbg !6348
  br i1 %97, label %bb74, label %bb73, !dbg !6348

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_b91b344ee8d65b8a5808acbd4c8793c0, i64 23) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !6350
  %99 = zext i1 %98 to i8, !dbg !6350
  store i8 %99, ptr %_70, align 1, !dbg !6350
  %100 = load i8, ptr %_70, align 1, !dbg !6350, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !6350
  %_73 = zext i1 %101 to i64, !dbg !6350
  %102 = icmp eq i64 %_73, 0, !dbg !6350
  br i1 %102, label %bb78, label %bb77, !dbg !6350

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6364
  %104 = zext i1 %103 to i8, !dbg !6364
  store i8 %104, ptr %_0, align 1, !dbg !6364
  br label %bb298, !dbg !6364

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6365
  %106 = zext i1 %105 to i8, !dbg !6365
  store i8 %106, ptr %_0, align 1, !dbg !6365
  br label %bb298, !dbg !6365

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_84 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9a1b4bd9aeb05a5aE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_84, label %bb91, label %bb100, !dbg !6346

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !6347
  br i1 %_75, label %bb85, label %bb81, !dbg !6347

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !6348
  %109 = zext i1 %108 to i8, !dbg !6348
  store i8 %109, ptr %_76, align 1, !dbg !6348
  %110 = load i8, ptr %_76, align 1, !dbg !6348, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !6348
  %_79 = zext i1 %111 to i64, !dbg !6348
  %112 = icmp eq i64 %_79, 0, !dbg !6348
  br i1 %112, label %bb85, label %bb84, !dbg !6348

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_56210cd2eda51a0897d4a8ae05ba739a, i64 11) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !6350
  %114 = zext i1 %113 to i8, !dbg !6350
  store i8 %114, ptr %_80, align 1, !dbg !6350
  %115 = load i8, ptr %_80, align 1, !dbg !6350, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !6350
  %_83 = zext i1 %116 to i64, !dbg !6350
  %117 = icmp eq i64 %_83, 0, !dbg !6350
  br i1 %117, label %bb89, label %bb88, !dbg !6350

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6366
  %119 = zext i1 %118 to i8, !dbg !6366
  store i8 %119, ptr %_0, align 1, !dbg !6366
  br label %bb298, !dbg !6366

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6367
  %121 = zext i1 %120 to i8, !dbg !6367
  store i8 %121, ptr %_0, align 1, !dbg !6367
  br label %bb298, !dbg !6367

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_94 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h68c89f260f749fe4E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_94, label %bb102, label %bb111, !dbg !6346

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !6347
  br i1 %_85, label %bb96, label %bb92, !dbg !6347

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !6348
  %124 = zext i1 %123 to i8, !dbg !6348
  store i8 %124, ptr %_86, align 1, !dbg !6348
  %125 = load i8, ptr %_86, align 1, !dbg !6348, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !6348
  %_89 = zext i1 %126 to i64, !dbg !6348
  %127 = icmp eq i64 %_89, 0, !dbg !6348
  br i1 %127, label %bb96, label %bb95, !dbg !6348

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_b60833dfe9d7152efab861bc89ea0c54, i64 27) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !6350
  %129 = zext i1 %128 to i8, !dbg !6350
  store i8 %129, ptr %_90, align 1, !dbg !6350
  %130 = load i8, ptr %_90, align 1, !dbg !6350, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !6350
  %_93 = zext i1 %131 to i64, !dbg !6350
  %132 = icmp eq i64 %_93, 0, !dbg !6350
  br i1 %132, label %bb100, label %bb99, !dbg !6350

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6368
  %134 = zext i1 %133 to i8, !dbg !6368
  store i8 %134, ptr %_0, align 1, !dbg !6368
  br label %bb298, !dbg !6368

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6369
  %136 = zext i1 %135 to i8, !dbg !6369
  store i8 %136, ptr %_0, align 1, !dbg !6369
  br label %bb298, !dbg !6369

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_104 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h8ac66ec96507ea9aE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_104, label %bb113, label %bb122, !dbg !6346

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !6347
  br i1 %_95, label %bb107, label %bb103, !dbg !6347

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !6348
  %139 = zext i1 %138 to i8, !dbg !6348
  store i8 %139, ptr %_96, align 1, !dbg !6348
  %140 = load i8, ptr %_96, align 1, !dbg !6348, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !6348
  %_99 = zext i1 %141 to i64, !dbg !6348
  %142 = icmp eq i64 %_99, 0, !dbg !6348
  br i1 %142, label %bb107, label %bb106, !dbg !6348

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_5eb94a964f4e44a57663de8f144dc156, i64 6) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !6350
  %144 = zext i1 %143 to i8, !dbg !6350
  store i8 %144, ptr %_100, align 1, !dbg !6350
  %145 = load i8, ptr %_100, align 1, !dbg !6350, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !6350
  %_103 = zext i1 %146 to i64, !dbg !6350
  %147 = icmp eq i64 %_103, 0, !dbg !6350
  br i1 %147, label %bb111, label %bb110, !dbg !6350

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6370
  %149 = zext i1 %148 to i8, !dbg !6370
  store i8 %149, ptr %_0, align 1, !dbg !6370
  br label %bb298, !dbg !6370

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6371
  %151 = zext i1 %150 to i8, !dbg !6371
  store i8 %151, ptr %_0, align 1, !dbg !6371
  br label %bb298, !dbg !6371

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h792820258ba3010bE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_114, label %bb124, label %bb133, !dbg !6346

bb113:                                            ; preds = %bb111
  %152 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_105 = trunc i8 %152 to i1, !dbg !6347
  br i1 %_105, label %bb118, label %bb114, !dbg !6347

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %153 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !6348
  %154 = zext i1 %153 to i8, !dbg !6348
  store i8 %154, ptr %_106, align 1, !dbg !6348
  %155 = load i8, ptr %_106, align 1, !dbg !6348, !range !777, !noundef !18
  %156 = trunc i8 %155 to i1, !dbg !6348
  %_109 = zext i1 %156 to i64, !dbg !6348
  %157 = icmp eq i64 %_109, 0, !dbg !6348
  br i1 %157, label %bb118, label %bb117, !dbg !6348

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_593defa7938df50164d817f0cfd4d23a, i64 17) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !6350
  %159 = zext i1 %158 to i8, !dbg !6350
  store i8 %159, ptr %_110, align 1, !dbg !6350
  %160 = load i8, ptr %_110, align 1, !dbg !6350, !range !777, !noundef !18
  %161 = trunc i8 %160 to i1, !dbg !6350
  %_113 = zext i1 %161 to i64, !dbg !6350
  %162 = icmp eq i64 %_113, 0, !dbg !6350
  br i1 %162, label %bb122, label %bb121, !dbg !6350

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6372
  %164 = zext i1 %163 to i8, !dbg !6372
  store i8 %164, ptr %_0, align 1, !dbg !6372
  br label %bb298, !dbg !6372

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %165 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6373
  %166 = zext i1 %165 to i8, !dbg !6373
  store i8 %166, ptr %_0, align 1, !dbg !6373
  br label %bb298, !dbg !6373

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_124 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hc28e497e5948c5e0E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_124, label %bb135, label %bb144, !dbg !6346

bb124:                                            ; preds = %bb122
  %167 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_115 = trunc i8 %167 to i1, !dbg !6347
  br i1 %_115, label %bb129, label %bb125, !dbg !6347

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %168 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_117) #8, !dbg !6348
  %169 = zext i1 %168 to i8, !dbg !6348
  store i8 %169, ptr %_116, align 1, !dbg !6348
  %170 = load i8, ptr %_116, align 1, !dbg !6348, !range !777, !noundef !18
  %171 = trunc i8 %170 to i1, !dbg !6348
  %_119 = zext i1 %171 to i64, !dbg !6348
  %172 = icmp eq i64 %_119, 0, !dbg !6348
  br i1 %172, label %bb129, label %bb128, !dbg !6348

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_121 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_8d53f88f3d7a93cc8e077ad1f33a9104, i64 32) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_121) #8, !dbg !6350
  %174 = zext i1 %173 to i8, !dbg !6350
  store i8 %174, ptr %_120, align 1, !dbg !6350
  %175 = load i8, ptr %_120, align 1, !dbg !6350, !range !777, !noundef !18
  %176 = trunc i8 %175 to i1, !dbg !6350
  %_123 = zext i1 %176 to i64, !dbg !6350
  %177 = icmp eq i64 %_123, 0, !dbg !6350
  br i1 %177, label %bb133, label %bb132, !dbg !6350

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %178 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6374
  %179 = zext i1 %178 to i8, !dbg !6374
  store i8 %179, ptr %_0, align 1, !dbg !6374
  br label %bb298, !dbg !6374

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %180 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6375
  %181 = zext i1 %180 to i8, !dbg !6375
  store i8 %181, ptr %_0, align 1, !dbg !6375
  br label %bb298, !dbg !6375

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_134 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17he8f47dae9ac4e960E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_134, label %bb146, label %bb155, !dbg !6346

bb135:                                            ; preds = %bb133
  %182 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_125 = trunc i8 %182 to i1, !dbg !6347
  br i1 %_125, label %bb140, label %bb136, !dbg !6347

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %183 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_127) #8, !dbg !6348
  %184 = zext i1 %183 to i8, !dbg !6348
  store i8 %184, ptr %_126, align 1, !dbg !6348
  %185 = load i8, ptr %_126, align 1, !dbg !6348, !range !777, !noundef !18
  %186 = trunc i8 %185 to i1, !dbg !6348
  %_129 = zext i1 %186 to i64, !dbg !6348
  %187 = icmp eq i64 %_129, 0, !dbg !6348
  br i1 %187, label %bb140, label %bb139, !dbg !6348

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_131 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_1df2c1684cada007b2ee85606d3db575, i64 9) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %188 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_131) #8, !dbg !6350
  %189 = zext i1 %188 to i8, !dbg !6350
  store i8 %189, ptr %_130, align 1, !dbg !6350
  %190 = load i8, ptr %_130, align 1, !dbg !6350, !range !777, !noundef !18
  %191 = trunc i8 %190 to i1, !dbg !6350
  %_133 = zext i1 %191 to i64, !dbg !6350
  %192 = icmp eq i64 %_133, 0, !dbg !6350
  br i1 %192, label %bb144, label %bb143, !dbg !6350

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6376
  %194 = zext i1 %193 to i8, !dbg !6376
  store i8 %194, ptr %_0, align 1, !dbg !6376
  br label %bb298, !dbg !6376

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %195 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6377
  %196 = zext i1 %195 to i8, !dbg !6377
  store i8 %196, ptr %_0, align 1, !dbg !6377
  br label %bb298, !dbg !6377

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_144 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17he5fdd1f16244608cE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_144, label %bb157, label %bb166, !dbg !6346

bb146:                                            ; preds = %bb144
  %197 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_135 = trunc i8 %197 to i1, !dbg !6347
  br i1 %_135, label %bb151, label %bb147, !dbg !6347

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_137 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %198 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_137) #8, !dbg !6348
  %199 = zext i1 %198 to i8, !dbg !6348
  store i8 %199, ptr %_136, align 1, !dbg !6348
  %200 = load i8, ptr %_136, align 1, !dbg !6348, !range !777, !noundef !18
  %201 = trunc i8 %200 to i1, !dbg !6348
  %_139 = zext i1 %201 to i64, !dbg !6348
  %202 = icmp eq i64 %_139, 0, !dbg !6348
  br i1 %202, label %bb151, label %bb150, !dbg !6348

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_6ba0ccf4bc0e7147ad03b9a461c3b871, i64 26) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %203 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_141) #8, !dbg !6350
  %204 = zext i1 %203 to i8, !dbg !6350
  store i8 %204, ptr %_140, align 1, !dbg !6350
  %205 = load i8, ptr %_140, align 1, !dbg !6350, !range !777, !noundef !18
  %206 = trunc i8 %205 to i1, !dbg !6350
  %_143 = zext i1 %206 to i64, !dbg !6350
  %207 = icmp eq i64 %_143, 0, !dbg !6350
  br i1 %207, label %bb155, label %bb154, !dbg !6350

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6378
  %209 = zext i1 %208 to i8, !dbg !6378
  store i8 %209, ptr %_0, align 1, !dbg !6378
  br label %bb298, !dbg !6378

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %210 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6379
  %211 = zext i1 %210 to i8, !dbg !6379
  store i8 %211, ptr %_0, align 1, !dbg !6379
  br label %bb298, !dbg !6379

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_154 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h1ab5ea431a509705E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_154, label %bb168, label %bb177, !dbg !6346

bb157:                                            ; preds = %bb155
  %212 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_145 = trunc i8 %212 to i1, !dbg !6347
  br i1 %_145, label %bb162, label %bb158, !dbg !6347

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %213 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_147) #8, !dbg !6348
  %214 = zext i1 %213 to i8, !dbg !6348
  store i8 %214, ptr %_146, align 1, !dbg !6348
  %215 = load i8, ptr %_146, align 1, !dbg !6348, !range !777, !noundef !18
  %216 = trunc i8 %215 to i1, !dbg !6348
  %_149 = zext i1 %216 to i64, !dbg !6348
  %217 = icmp eq i64 %_149, 0, !dbg !6348
  br i1 %217, label %bb162, label %bb161, !dbg !6348

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_17d7257c05cbd2a0f0325627d40d56e5, i64 21) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_151) #8, !dbg !6350
  %219 = zext i1 %218 to i8, !dbg !6350
  store i8 %219, ptr %_150, align 1, !dbg !6350
  %220 = load i8, ptr %_150, align 1, !dbg !6350, !range !777, !noundef !18
  %221 = trunc i8 %220 to i1, !dbg !6350
  %_153 = zext i1 %221 to i64, !dbg !6350
  %222 = icmp eq i64 %_153, 0, !dbg !6350
  br i1 %222, label %bb166, label %bb165, !dbg !6350

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %223 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6380
  %224 = zext i1 %223 to i8, !dbg !6380
  store i8 %224, ptr %_0, align 1, !dbg !6380
  br label %bb298, !dbg !6380

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %225 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6381
  %226 = zext i1 %225 to i8, !dbg !6381
  store i8 %226, ptr %_0, align 1, !dbg !6381
  br label %bb298, !dbg !6381

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_164 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17ha2c4c8228d8898c7E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_164, label %bb179, label %bb188, !dbg !6346

bb168:                                            ; preds = %bb166
  %227 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_155 = trunc i8 %227 to i1, !dbg !6347
  br i1 %_155, label %bb173, label %bb169, !dbg !6347

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_157 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %228 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_157) #8, !dbg !6348
  %229 = zext i1 %228 to i8, !dbg !6348
  store i8 %229, ptr %_156, align 1, !dbg !6348
  %230 = load i8, ptr %_156, align 1, !dbg !6348, !range !777, !noundef !18
  %231 = trunc i8 %230 to i1, !dbg !6348
  %_159 = zext i1 %231 to i64, !dbg !6348
  %232 = icmp eq i64 %_159, 0, !dbg !6348
  br i1 %232, label %bb173, label %bb172, !dbg !6348

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_06b7117b18584b484638bd2e31f2c0da, i64 8) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %233 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_161) #8, !dbg !6350
  %234 = zext i1 %233 to i8, !dbg !6350
  store i8 %234, ptr %_160, align 1, !dbg !6350
  %235 = load i8, ptr %_160, align 1, !dbg !6350, !range !777, !noundef !18
  %236 = trunc i8 %235 to i1, !dbg !6350
  %_163 = zext i1 %236 to i64, !dbg !6350
  %237 = icmp eq i64 %_163, 0, !dbg !6350
  br i1 %237, label %bb177, label %bb176, !dbg !6350

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %238 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6382
  %239 = zext i1 %238 to i8, !dbg !6382
  store i8 %239, ptr %_0, align 1, !dbg !6382
  br label %bb298, !dbg !6382

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %240 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6383
  %241 = zext i1 %240 to i8, !dbg !6383
  store i8 %241, ptr %_0, align 1, !dbg !6383
  br label %bb298, !dbg !6383

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_174 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h93412dc750edf262E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_174, label %bb190, label %bb199, !dbg !6346

bb179:                                            ; preds = %bb177
  %242 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_165 = trunc i8 %242 to i1, !dbg !6347
  br i1 %_165, label %bb184, label %bb180, !dbg !6347

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_167 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %243 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_167) #8, !dbg !6348
  %244 = zext i1 %243 to i8, !dbg !6348
  store i8 %244, ptr %_166, align 1, !dbg !6348
  %245 = load i8, ptr %_166, align 1, !dbg !6348, !range !777, !noundef !18
  %246 = trunc i8 %245 to i1, !dbg !6348
  %_169 = zext i1 %246 to i64, !dbg !6348
  %247 = icmp eq i64 %_169, 0, !dbg !6348
  br i1 %247, label %bb184, label %bb183, !dbg !6348

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_04eb80e29d7a8a2546c9d4a57ad0a35e, i64 4) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_171) #8, !dbg !6350
  %249 = zext i1 %248 to i8, !dbg !6350
  store i8 %249, ptr %_170, align 1, !dbg !6350
  %250 = load i8, ptr %_170, align 1, !dbg !6350, !range !777, !noundef !18
  %251 = trunc i8 %250 to i1, !dbg !6350
  %_173 = zext i1 %251 to i64, !dbg !6350
  %252 = icmp eq i64 %_173, 0, !dbg !6350
  br i1 %252, label %bb188, label %bb187, !dbg !6350

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6384
  %254 = zext i1 %253 to i8, !dbg !6384
  store i8 %254, ptr %_0, align 1, !dbg !6384
  br label %bb298, !dbg !6384

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %255 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6385
  %256 = zext i1 %255 to i8, !dbg !6385
  store i8 %256, ptr %_0, align 1, !dbg !6385
  br label %bb298, !dbg !6385

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_184 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hb34acc47d96d0383E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_184, label %bb201, label %bb210, !dbg !6346

bb190:                                            ; preds = %bb188
  %257 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_175 = trunc i8 %257 to i1, !dbg !6347
  br i1 %_175, label %bb195, label %bb191, !dbg !6347

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %258 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_177) #8, !dbg !6348
  %259 = zext i1 %258 to i8, !dbg !6348
  store i8 %259, ptr %_176, align 1, !dbg !6348
  %260 = load i8, ptr %_176, align 1, !dbg !6348, !range !777, !noundef !18
  %261 = trunc i8 %260 to i1, !dbg !6348
  %_179 = zext i1 %261 to i64, !dbg !6348
  %262 = icmp eq i64 %_179, 0, !dbg !6348
  br i1 %262, label %bb195, label %bb194, !dbg !6348

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_181 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_2167d3afaab2d6be8311548a92f121fd, i64 7) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_181) #8, !dbg !6350
  %264 = zext i1 %263 to i8, !dbg !6350
  store i8 %264, ptr %_180, align 1, !dbg !6350
  %265 = load i8, ptr %_180, align 1, !dbg !6350, !range !777, !noundef !18
  %266 = trunc i8 %265 to i1, !dbg !6350
  %_183 = zext i1 %266 to i64, !dbg !6350
  %267 = icmp eq i64 %_183, 0, !dbg !6350
  br i1 %267, label %bb199, label %bb198, !dbg !6350

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %268 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6386
  %269 = zext i1 %268 to i8, !dbg !6386
  store i8 %269, ptr %_0, align 1, !dbg !6386
  br label %bb298, !dbg !6386

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %270 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6387
  %271 = zext i1 %270 to i8, !dbg !6387
  store i8 %271, ptr %_0, align 1, !dbg !6387
  br label %bb298, !dbg !6387

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_194 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h793db9e2d5592a28E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_194, label %bb212, label %bb221, !dbg !6346

bb201:                                            ; preds = %bb199
  %272 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_185 = trunc i8 %272 to i1, !dbg !6347
  br i1 %_185, label %bb206, label %bb202, !dbg !6347

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_187 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %273 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_187) #8, !dbg !6348
  %274 = zext i1 %273 to i8, !dbg !6348
  store i8 %274, ptr %_186, align 1, !dbg !6348
  %275 = load i8, ptr %_186, align 1, !dbg !6348, !range !777, !noundef !18
  %276 = trunc i8 %275 to i1, !dbg !6348
  %_189 = zext i1 %276 to i64, !dbg !6348
  %277 = icmp eq i64 %_189, 0, !dbg !6348
  br i1 %277, label %bb206, label %bb205, !dbg !6348

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_191 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_637e3d682feeec8699edeaa487077351, i64 10) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %278 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_191) #8, !dbg !6350
  %279 = zext i1 %278 to i8, !dbg !6350
  store i8 %279, ptr %_190, align 1, !dbg !6350
  %280 = load i8, ptr %_190, align 1, !dbg !6350, !range !777, !noundef !18
  %281 = trunc i8 %280 to i1, !dbg !6350
  %_193 = zext i1 %281 to i64, !dbg !6350
  %282 = icmp eq i64 %_193, 0, !dbg !6350
  br i1 %282, label %bb210, label %bb209, !dbg !6350

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6388
  %284 = zext i1 %283 to i8, !dbg !6388
  store i8 %284, ptr %_0, align 1, !dbg !6388
  br label %bb298, !dbg !6388

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %285 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6389
  %286 = zext i1 %285 to i8, !dbg !6389
  store i8 %286, ptr %_0, align 1, !dbg !6389
  br label %bb298, !dbg !6389

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_204 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17hac850c9d4d6cb81cE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_204, label %bb223, label %bb232, !dbg !6346

bb212:                                            ; preds = %bb210
  %287 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_195 = trunc i8 %287 to i1, !dbg !6347
  br i1 %_195, label %bb217, label %bb213, !dbg !6347

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_197 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %288 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_197) #8, !dbg !6348
  %289 = zext i1 %288 to i8, !dbg !6348
  store i8 %289, ptr %_196, align 1, !dbg !6348
  %290 = load i8, ptr %_196, align 1, !dbg !6348, !range !777, !noundef !18
  %291 = trunc i8 %290 to i1, !dbg !6348
  %_199 = zext i1 %291 to i64, !dbg !6348
  %292 = icmp eq i64 %_199, 0, !dbg !6348
  br i1 %292, label %bb217, label %bb216, !dbg !6348

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_201 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_565fbeee76b78f614b45f0e4de60d327, i64 36) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %293 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_201) #8, !dbg !6350
  %294 = zext i1 %293 to i8, !dbg !6350
  store i8 %294, ptr %_200, align 1, !dbg !6350
  %295 = load i8, ptr %_200, align 1, !dbg !6350, !range !777, !noundef !18
  %296 = trunc i8 %295 to i1, !dbg !6350
  %_203 = zext i1 %296 to i64, !dbg !6350
  %297 = icmp eq i64 %_203, 0, !dbg !6350
  br i1 %297, label %bb221, label %bb220, !dbg !6350

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6390
  %299 = zext i1 %298 to i8, !dbg !6390
  store i8 %299, ptr %_0, align 1, !dbg !6390
  br label %bb298, !dbg !6390

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %300 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6391
  %301 = zext i1 %300 to i8, !dbg !6391
  store i8 %301, ptr %_0, align 1, !dbg !6391
  br label %bb298, !dbg !6391

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_214 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h8e3575e58e0ebeeeE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_214, label %bb234, label %bb243, !dbg !6346

bb223:                                            ; preds = %bb221
  %302 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_205 = trunc i8 %302 to i1, !dbg !6347
  br i1 %_205, label %bb228, label %bb224, !dbg !6347

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %303 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_207) #8, !dbg !6348
  %304 = zext i1 %303 to i8, !dbg !6348
  store i8 %304, ptr %_206, align 1, !dbg !6348
  %305 = load i8, ptr %_206, align 1, !dbg !6348, !range !777, !noundef !18
  %306 = trunc i8 %305 to i1, !dbg !6348
  %_209 = zext i1 %306 to i64, !dbg !6348
  %307 = icmp eq i64 %_209, 0, !dbg !6348
  br i1 %307, label %bb228, label %bb227, !dbg !6348

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_211 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_9cab844b3adefa1cf8a3e1fb50b53e8b, i64 33) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %308 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_211) #8, !dbg !6350
  %309 = zext i1 %308 to i8, !dbg !6350
  store i8 %309, ptr %_210, align 1, !dbg !6350
  %310 = load i8, ptr %_210, align 1, !dbg !6350, !range !777, !noundef !18
  %311 = trunc i8 %310 to i1, !dbg !6350
  %_213 = zext i1 %311 to i64, !dbg !6350
  %312 = icmp eq i64 %_213, 0, !dbg !6350
  br i1 %312, label %bb232, label %bb231, !dbg !6350

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %313 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6392
  %314 = zext i1 %313 to i8, !dbg !6392
  store i8 %314, ptr %_0, align 1, !dbg !6392
  br label %bb298, !dbg !6392

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %315 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6393
  %316 = zext i1 %315 to i8, !dbg !6393
  store i8 %316, ptr %_0, align 1, !dbg !6393
  br label %bb298, !dbg !6393

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h4818b72e0faa5fafE"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_224, label %bb245, label %bb254, !dbg !6346

bb234:                                            ; preds = %bb232
  %317 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_215 = trunc i8 %317 to i1, !dbg !6347
  br i1 %_215, label %bb239, label %bb235, !dbg !6347

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %318 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_217) #8, !dbg !6348
  %319 = zext i1 %318 to i8, !dbg !6348
  store i8 %319, ptr %_216, align 1, !dbg !6348
  %320 = load i8, ptr %_216, align 1, !dbg !6348, !range !777, !noundef !18
  %321 = trunc i8 %320 to i1, !dbg !6348
  %_219 = zext i1 %321 to i64, !dbg !6348
  %322 = icmp eq i64 %_219, 0, !dbg !6348
  br i1 %322, label %bb239, label %bb238, !dbg !6348

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3f25cddaa33e0015fc60a6f4108cdb86, i64 19) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %323 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_221) #8, !dbg !6350
  %324 = zext i1 %323 to i8, !dbg !6350
  store i8 %324, ptr %_220, align 1, !dbg !6350
  %325 = load i8, ptr %_220, align 1, !dbg !6350, !range !777, !noundef !18
  %326 = trunc i8 %325 to i1, !dbg !6350
  %_223 = zext i1 %326 to i64, !dbg !6350
  %327 = icmp eq i64 %_223, 0, !dbg !6350
  br i1 %327, label %bb243, label %bb242, !dbg !6350

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %328 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6394
  %329 = zext i1 %328 to i8, !dbg !6394
  store i8 %329, ptr %_0, align 1, !dbg !6394
  br label %bb298, !dbg !6394

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %330 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6395
  %331 = zext i1 %330 to i8, !dbg !6395
  store i8 %331, ptr %_0, align 1, !dbg !6395
  br label %bb298, !dbg !6395

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_234 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17hc74516036449e295E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_234, label %bb256, label %bb265, !dbg !6346

bb245:                                            ; preds = %bb243
  %332 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_225 = trunc i8 %332 to i1, !dbg !6347
  br i1 %_225, label %bb250, label %bb246, !dbg !6347

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_227 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %333 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_227) #8, !dbg !6348
  %334 = zext i1 %333 to i8, !dbg !6348
  store i8 %334, ptr %_226, align 1, !dbg !6348
  %335 = load i8, ptr %_226, align 1, !dbg !6348, !range !777, !noundef !18
  %336 = trunc i8 %335 to i1, !dbg !6348
  %_229 = zext i1 %336 to i64, !dbg !6348
  %337 = icmp eq i64 %_229, 0, !dbg !6348
  br i1 %337, label %bb250, label %bb249, !dbg !6348

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_231 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %338 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_231) #8, !dbg !6350
  %339 = zext i1 %338 to i8, !dbg !6350
  store i8 %339, ptr %_230, align 1, !dbg !6350
  %340 = load i8, ptr %_230, align 1, !dbg !6350, !range !777, !noundef !18
  %341 = trunc i8 %340 to i1, !dbg !6350
  %_233 = zext i1 %341 to i64, !dbg !6350
  %342 = icmp eq i64 %_233, 0, !dbg !6350
  br i1 %342, label %bb254, label %bb253, !dbg !6350

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %343 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6396
  %344 = zext i1 %343 to i8, !dbg !6396
  store i8 %344, ptr %_0, align 1, !dbg !6396
  br label %bb298, !dbg !6396

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %345 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6397
  %346 = zext i1 %345 to i8, !dbg !6397
  store i8 %346, ptr %_0, align 1, !dbg !6397
  br label %bb298, !dbg !6397

bb265:                                            ; preds = %bb261, %bb254
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_244 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17he864d47083934e93E"(ptr align 8 %self) #8, !dbg !6346
  br i1 %_244, label %bb267, label %bb276, !dbg !6346

bb256:                                            ; preds = %bb254
  %347 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_235 = trunc i8 %347 to i1, !dbg !6347
  br i1 %_235, label %bb261, label %bb257, !dbg !6347

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_237 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %348 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_237) #8, !dbg !6348
  %349 = zext i1 %348 to i8, !dbg !6348
  store i8 %349, ptr %_236, align 1, !dbg !6348
  %350 = load i8, ptr %_236, align 1, !dbg !6348, !range !777, !noundef !18
  %351 = trunc i8 %350 to i1, !dbg !6348
  %_239 = zext i1 %351 to i64, !dbg !6348
  %352 = icmp eq i64 %_239, 0, !dbg !6348
  br i1 %352, label %bb261, label %bb260, !dbg !6348

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_241 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_878468e6ca3ee071fdc9642b45f9e302, i64 24) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %353 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_241) #8, !dbg !6350
  %354 = zext i1 %353 to i8, !dbg !6350
  store i8 %354, ptr %_240, align 1, !dbg !6350
  %355 = load i8, ptr %_240, align 1, !dbg !6350, !range !777, !noundef !18
  %356 = trunc i8 %355 to i1, !dbg !6350
  %_243 = zext i1 %356 to i64, !dbg !6350
  %357 = icmp eq i64 %_243, 0, !dbg !6350
  br i1 %357, label %bb265, label %bb264, !dbg !6350

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %358 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6398
  %359 = zext i1 %358 to i8, !dbg !6398
  store i8 %359, ptr %_0, align 1, !dbg !6398
  br label %bb298, !dbg !6398

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %360 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6399
  %361 = zext i1 %360 to i8, !dbg !6399
  store i8 %361, ptr %_0, align 1, !dbg !6399
  br label %bb298, !dbg !6399

bb276:                                            ; preds = %bb272, %bb265
  %_255 = load i64, ptr %self, align 8, !dbg !6400, !noundef !18
; call x86_64::registers::control::Cr4Flags::all
  %362 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17h350d6f572ad5ca15E() #8, !dbg !6401
  store i64 %362, ptr %_259, align 8, !dbg !6401
; call x86_64::registers::control::Cr4Flags::bits
  %_257 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h8517595c302ce620E(ptr align 8 %_259) #8, !dbg !6401
  %_256 = xor i64 %_257, -1, !dbg !6402
  %363 = and i64 %_255, %_256, !dbg !6400
  store i64 %363, ptr %extra_bits, align 8, !dbg !6400
  %_260 = load i64, ptr %extra_bits, align 8, !dbg !6403, !noundef !18
  %364 = icmp eq i64 %_260, 0, !dbg !6403
  br i1 %364, label %bb292, label %bb279, !dbg !6403

bb267:                                            ; preds = %bb265
  %365 = load i8, ptr %first, align 1, !dbg !6347, !range !777, !noundef !18
  %_245 = trunc i8 %365 to i1, !dbg !6347
  br i1 %_245, label %bb272, label %bb268, !dbg !6347

bb268:                                            ; preds = %bb267
; call core::fmt::Formatter::write_str
  %_247 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6348
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %366 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_247) #8, !dbg !6348
  %367 = zext i1 %366 to i8, !dbg !6348
  store i8 %367, ptr %_246, align 1, !dbg !6348
  %368 = load i8, ptr %_246, align 1, !dbg !6348, !range !777, !noundef !18
  %369 = trunc i8 %368 to i1, !dbg !6348
  %_249 = zext i1 %369 to i64, !dbg !6348
  %370 = icmp eq i64 %_249, 0, !dbg !6348
  br i1 %370, label %bb272, label %bb271, !dbg !6348

bb272:                                            ; preds = %bb268, %bb267
  store i8 0, ptr %first, align 1, !dbg !6349
; call core::fmt::Formatter::write_str
  %_251 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_de1297b283ef11133563bc0f4439f8ff, i64 25) #8, !dbg !6350
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %371 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_251) #8, !dbg !6350
  %372 = zext i1 %371 to i8, !dbg !6350
  store i8 %372, ptr %_250, align 1, !dbg !6350
  %373 = load i8, ptr %_250, align 1, !dbg !6350, !range !777, !noundef !18
  %374 = trunc i8 %373 to i1, !dbg !6350
  %_253 = zext i1 %374 to i64, !dbg !6350
  %375 = icmp eq i64 %_253, 0, !dbg !6350
  br i1 %375, label %bb276, label %bb275, !dbg !6350

bb271:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %376 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6404
  %377 = zext i1 %376 to i8, !dbg !6404
  store i8 %377, ptr %_0, align 1, !dbg !6404
  br label %bb298, !dbg !6404

bb275:                                            ; preds = %bb272
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6405
  %379 = zext i1 %378 to i8, !dbg !6405
  store i8 %379, ptr %_0, align 1, !dbg !6405
  br label %bb298, !dbg !6405

bb292:                                            ; preds = %bb287, %bb276
  %380 = load i8, ptr %first, align 1, !dbg !6406, !range !777, !noundef !18
  %_274 = trunc i8 %380 to i1, !dbg !6406
  br i1 %_274, label %bb293, label %bb297, !dbg !6406

bb279:                                            ; preds = %bb276
  %381 = load i8, ptr %first, align 1, !dbg !6407, !range !777, !noundef !18
  %_261 = trunc i8 %381 to i1, !dbg !6407
  br i1 %_261, label %bb284, label %bb280, !dbg !6407

bb280:                                            ; preds = %bb279
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6408
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %382 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_263) #8, !dbg !6408
  %383 = zext i1 %382 to i8, !dbg !6408
  store i8 %383, ptr %_262, align 1, !dbg !6408
  %384 = load i8, ptr %_262, align 1, !dbg !6408, !range !777, !noundef !18
  %385 = trunc i8 %384 to i1, !dbg !6408
  %_265 = zext i1 %385 to i64, !dbg !6408
  %386 = icmp eq i64 %_265, 0, !dbg !6408
  br i1 %386, label %bb284, label %bb283, !dbg !6408

bb284:                                            ; preds = %bb280, %bb279
  store i8 0, ptr %first, align 1, !dbg !6409
; call core::fmt::Formatter::write_str
  %_267 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !6410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %387 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_267) #8, !dbg !6410
  %388 = zext i1 %387 to i8, !dbg !6410
  store i8 %388, ptr %_266, align 1, !dbg !6410
  %389 = load i8, ptr %_266, align 1, !dbg !6410, !range !777, !noundef !18
  %390 = trunc i8 %389 to i1, !dbg !6410
  %_269 = zext i1 %390 to i64, !dbg !6410
  %391 = icmp eq i64 %_269, 0, !dbg !6410
  br i1 %391, label %bb287, label %bb288, !dbg !6410

bb283:                                            ; preds = %bb280
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %392 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6411
  %393 = zext i1 %392 to i8, !dbg !6411
  store i8 %393, ptr %_0, align 1, !dbg !6411
  br label %bb298, !dbg !6411

bb287:                                            ; preds = %bb284
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_271 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !6412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %394 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_271) #8, !dbg !6412
  %395 = zext i1 %394 to i8, !dbg !6412
  store i8 %395, ptr %_270, align 1, !dbg !6412
  %396 = load i8, ptr %_270, align 1, !dbg !6412, !range !777, !noundef !18
  %397 = trunc i8 %396 to i1, !dbg !6412
  %_273 = zext i1 %397 to i64, !dbg !6412
  %398 = icmp eq i64 %_273, 0, !dbg !6412
  br i1 %398, label %bb292, label %bb291, !dbg !6412

bb288:                                            ; preds = %bb284
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %399 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6413
  %400 = zext i1 %399 to i8, !dbg !6413
  store i8 %400, ptr %_0, align 1, !dbg !6413
  br label %bb298, !dbg !6413

bb291:                                            ; preds = %bb287
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %401 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6414
  %402 = zext i1 %401 to i8, !dbg !6414
  store i8 %402, ptr %_0, align 1, !dbg !6414
  br label %bb298, !dbg !6414

bb297:                                            ; preds = %bb293, %bb292
  store i8 0, ptr %_0, align 1, !dbg !6415
  br label %bb298, !dbg !6352

bb293:                                            ; preds = %bb292
; call core::fmt::Formatter::write_str
  %_276 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !6416
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %403 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_276) #8, !dbg !6416
  %404 = zext i1 %403 to i8, !dbg !6416
  store i8 %404, ptr %_275, align 1, !dbg !6416
  %405 = load i8, ptr %_275, align 1, !dbg !6416, !range !777, !noundef !18
  %406 = trunc i8 %405 to i1, !dbg !6416
  %_278 = zext i1 %406 to i64, !dbg !6416
  %407 = icmp eq i64 %_278, 0, !dbg !6416
  br i1 %407, label %bb297, label %bb296, !dbg !6416

bb296:                                            ; preds = %bb293
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %408 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f6260c06c48f4577ca236bcadddf818d) #8, !dbg !6417
  %409 = zext i1 %408 to i8, !dbg !6417
  store i8 %409, ptr %_0, align 1, !dbg !6417
  br label %bb298, !dbg !6417

bb6:                                              ; No predecessors!
  unreachable, !dbg !6348
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h77e5e7a897c7939dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6418 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6421, metadata !DIExpression()), !dbg !6423
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6422, metadata !DIExpression()), !dbg !6424
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6425
  ret i1 %_0, !dbg !6426
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4c35dee0bd1f6711E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6427 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6430, metadata !DIExpression()), !dbg !6432
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6431, metadata !DIExpression()), !dbg !6433
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6434
  ret i1 %_0, !dbg !6435
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he693010f909dc58bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6436 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6439, metadata !DIExpression()), !dbg !6441
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6440, metadata !DIExpression()), !dbg !6442
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6443
  ret i1 %_0, !dbg !6444
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h1dfa94f8f7d2e79fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6445 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6448, metadata !DIExpression()), !dbg !6450
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6449, metadata !DIExpression()), !dbg !6451
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6452
  ret i1 %_0, !dbg !6453
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17h350d6f572ad5ca15E() unnamed_addr #0 !dbg !6454 {
start:
  %_0 = alloca i64, align 8
  store i64 33521663, ptr %_0, align 8, !dbg !6458
  %0 = load i64, ptr %_0, align 8, !dbg !6459, !noundef !18
  ret i64 %0, !dbg !6459
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h8517595c302ce620E(ptr align 8 %self) unnamed_addr #0 !dbg !6460 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6465, metadata !DIExpression()), !dbg !6466
  %_0 = load i64, ptr %self, align 8, !dbg !6467, !noundef !18
  ret i64 %_0, !dbg !6468
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hb4b99226b410e154E"(ptr align 8 %self) unnamed_addr #0 !dbg !6469 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6475, metadata !DIExpression()), !dbg !6477
  br i1 false, label %bb1, label %bb3, !dbg !6477

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6477, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6477
  br i1 %0, label %bb3, label %bb2, !dbg !6477

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6477, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !6477
  %1 = icmp eq i64 %_5, 1, !dbg !6477
  %2 = zext i1 %1 to i8, !dbg !6477
  store i8 %2, ptr %_0, align 1, !dbg !6477
  br label %bb4, !dbg !6477

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6477
  br label %bb4, !dbg !6477

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6478, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6478
  ret i1 %4, !dbg !6478
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h0fe6b9764741d090E"(ptr align 8 %self) unnamed_addr #0 !dbg !6479 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6481, metadata !DIExpression()), !dbg !6483
  br i1 false, label %bb1, label %bb3, !dbg !6483

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6483, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6483
  br i1 %0, label %bb3, label %bb2, !dbg !6483

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6483, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !6483
  %1 = icmp eq i64 %_5, 2, !dbg !6483
  %2 = zext i1 %1 to i8, !dbg !6483
  store i8 %2, ptr %_0, align 1, !dbg !6483
  br label %bb4, !dbg !6483

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6483
  br label %bb4, !dbg !6483

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6484, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6484
  ret i1 %4, !dbg !6484
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h1ed9af9982bae0f5E"(ptr align 8 %self) unnamed_addr #0 !dbg !6485 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6487, metadata !DIExpression()), !dbg !6489
  br i1 false, label %bb1, label %bb3, !dbg !6489

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6489, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6489
  br i1 %0, label %bb3, label %bb2, !dbg !6489

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6489, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !6489
  %1 = icmp eq i64 %_5, 4, !dbg !6489
  %2 = zext i1 %1 to i8, !dbg !6489
  store i8 %2, ptr %_0, align 1, !dbg !6489
  br label %bb4, !dbg !6489

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6489
  br label %bb4, !dbg !6489

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6490, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6490
  ret i1 %4, !dbg !6490
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h7df0489e2eaf7e16E"(ptr align 8 %self) unnamed_addr #0 !dbg !6491 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6493, metadata !DIExpression()), !dbg !6495
  br i1 false, label %bb1, label %bb3, !dbg !6495

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6495, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6495
  br i1 %0, label %bb3, label %bb2, !dbg !6495

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6495, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !6495
  %1 = icmp eq i64 %_5, 8, !dbg !6495
  %2 = zext i1 %1 to i8, !dbg !6495
  store i8 %2, ptr %_0, align 1, !dbg !6495
  br label %bb4, !dbg !6495

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6495
  br label %bb4, !dbg !6495

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6496, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6496
  ret i1 %4, !dbg !6496
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17ha8bc29687552e26aE"(ptr align 8 %self) unnamed_addr #0 !dbg !6497 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6499, metadata !DIExpression()), !dbg !6501
  br i1 false, label %bb1, label %bb3, !dbg !6501

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6501, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6501
  br i1 %0, label %bb3, label %bb2, !dbg !6501

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6501, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !6501
  %1 = icmp eq i64 %_5, 16, !dbg !6501
  %2 = zext i1 %1 to i8, !dbg !6501
  store i8 %2, ptr %_0, align 1, !dbg !6501
  br label %bb4, !dbg !6501

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6501
  br label %bb4, !dbg !6501

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6502, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6502
  ret i1 %4, !dbg !6502
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17hf41050bccd1b1be2E"(ptr align 8 %self) unnamed_addr #0 !dbg !6503 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6505, metadata !DIExpression()), !dbg !6507
  br i1 false, label %bb1, label %bb3, !dbg !6507

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6507, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6507
  br i1 %0, label %bb3, label %bb2, !dbg !6507

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6507, !noundef !18
  %_5 = and i64 %_6, 32, !dbg !6507
  %1 = icmp eq i64 %_5, 32, !dbg !6507
  %2 = zext i1 %1 to i8, !dbg !6507
  store i8 %2, ptr %_0, align 1, !dbg !6507
  br label %bb4, !dbg !6507

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6507
  br label %bb4, !dbg !6507

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6508, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6508
  ret i1 %4, !dbg !6508
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h9e3e6caad860159dE"(ptr align 8 %self) unnamed_addr #0 !dbg !6509 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6511, metadata !DIExpression()), !dbg !6513
  br i1 false, label %bb1, label %bb3, !dbg !6513

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6513, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6513
  br i1 %0, label %bb3, label %bb2, !dbg !6513

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6513, !noundef !18
  %_5 = and i64 %_6, 64, !dbg !6513
  %1 = icmp eq i64 %_5, 64, !dbg !6513
  %2 = zext i1 %1 to i8, !dbg !6513
  store i8 %2, ptr %_0, align 1, !dbg !6513
  br label %bb4, !dbg !6513

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6513
  br label %bb4, !dbg !6513

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6514, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6514
  ret i1 %4, !dbg !6514
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h5f5f44cd2cc96a51E"(ptr align 8 %self) unnamed_addr #0 !dbg !6515 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6517, metadata !DIExpression()), !dbg !6519
  br i1 false, label %bb1, label %bb3, !dbg !6519

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6519, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6519
  br i1 %0, label %bb3, label %bb2, !dbg !6519

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6519, !noundef !18
  %_5 = and i64 %_6, 128, !dbg !6519
  %1 = icmp eq i64 %_5, 128, !dbg !6519
  %2 = zext i1 %1 to i8, !dbg !6519
  store i8 %2, ptr %_0, align 1, !dbg !6519
  br label %bb4, !dbg !6519

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6519
  br label %bb4, !dbg !6519

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6520, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6520
  ret i1 %4, !dbg !6520
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9a1b4bd9aeb05a5aE"(ptr align 8 %self) unnamed_addr #0 !dbg !6521 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6523, metadata !DIExpression()), !dbg !6525
  br i1 false, label %bb1, label %bb3, !dbg !6525

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6525, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6525
  br i1 %0, label %bb3, label %bb2, !dbg !6525

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6525, !noundef !18
  %_5 = and i64 %_6, 256, !dbg !6525
  %1 = icmp eq i64 %_5, 256, !dbg !6525
  %2 = zext i1 %1 to i8, !dbg !6525
  store i8 %2, ptr %_0, align 1, !dbg !6525
  br label %bb4, !dbg !6525

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6525
  br label %bb4, !dbg !6525

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6526, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6526
  ret i1 %4, !dbg !6526
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h68c89f260f749fe4E"(ptr align 8 %self) unnamed_addr #0 !dbg !6527 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6529, metadata !DIExpression()), !dbg !6531
  br i1 false, label %bb1, label %bb3, !dbg !6531

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6531, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6531
  br i1 %0, label %bb3, label %bb2, !dbg !6531

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6531, !noundef !18
  %_5 = and i64 %_6, 512, !dbg !6531
  %1 = icmp eq i64 %_5, 512, !dbg !6531
  %2 = zext i1 %1 to i8, !dbg !6531
  store i8 %2, ptr %_0, align 1, !dbg !6531
  br label %bb4, !dbg !6531

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6531
  br label %bb4, !dbg !6531

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6532, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6532
  ret i1 %4, !dbg !6532
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h8ac66ec96507ea9aE"(ptr align 8 %self) unnamed_addr #0 !dbg !6533 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6535, metadata !DIExpression()), !dbg !6537
  br i1 false, label %bb1, label %bb3, !dbg !6537

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6537, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6537
  br i1 %0, label %bb3, label %bb2, !dbg !6537

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6537, !noundef !18
  %_5 = and i64 %_6, 1024, !dbg !6537
  %1 = icmp eq i64 %_5, 1024, !dbg !6537
  %2 = zext i1 %1 to i8, !dbg !6537
  store i8 %2, ptr %_0, align 1, !dbg !6537
  br label %bb4, !dbg !6537

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6537
  br label %bb4, !dbg !6537

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6538, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6538
  ret i1 %4, !dbg !6538
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h792820258ba3010bE"(ptr align 8 %self) unnamed_addr #0 !dbg !6539 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6541, metadata !DIExpression()), !dbg !6543
  br i1 false, label %bb1, label %bb3, !dbg !6543

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6543, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6543
  br i1 %0, label %bb3, label %bb2, !dbg !6543

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6543, !noundef !18
  %_5 = and i64 %_6, 2048, !dbg !6543
  %1 = icmp eq i64 %_5, 2048, !dbg !6543
  %2 = zext i1 %1 to i8, !dbg !6543
  store i8 %2, ptr %_0, align 1, !dbg !6543
  br label %bb4, !dbg !6543

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6543
  br label %bb4, !dbg !6543

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6544, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6544
  ret i1 %4, !dbg !6544
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hc28e497e5948c5e0E"(ptr align 8 %self) unnamed_addr #0 !dbg !6545 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6547, metadata !DIExpression()), !dbg !6549
  br i1 false, label %bb1, label %bb3, !dbg !6549

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6549, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6549
  br i1 %0, label %bb3, label %bb2, !dbg !6549

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6549, !noundef !18
  %_5 = and i64 %_6, 4096, !dbg !6549
  %1 = icmp eq i64 %_5, 4096, !dbg !6549
  %2 = zext i1 %1 to i8, !dbg !6549
  store i8 %2, ptr %_0, align 1, !dbg !6549
  br label %bb4, !dbg !6549

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6549
  br label %bb4, !dbg !6549

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6550, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6550
  ret i1 %4, !dbg !6550
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17he8f47dae9ac4e960E"(ptr align 8 %self) unnamed_addr #0 !dbg !6551 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6553, metadata !DIExpression()), !dbg !6555
  br i1 false, label %bb1, label %bb3, !dbg !6555

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6555, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6555
  br i1 %0, label %bb3, label %bb2, !dbg !6555

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6555, !noundef !18
  %_5 = and i64 %_6, 8192, !dbg !6555
  %1 = icmp eq i64 %_5, 8192, !dbg !6555
  %2 = zext i1 %1 to i8, !dbg !6555
  store i8 %2, ptr %_0, align 1, !dbg !6555
  br label %bb4, !dbg !6555

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6555
  br label %bb4, !dbg !6555

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6556, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6556
  ret i1 %4, !dbg !6556
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17he5fdd1f16244608cE"(ptr align 8 %self) unnamed_addr #0 !dbg !6557 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6559, metadata !DIExpression()), !dbg !6561
  br i1 false, label %bb1, label %bb3, !dbg !6561

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6561, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6561
  br i1 %0, label %bb3, label %bb2, !dbg !6561

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6561, !noundef !18
  %_5 = and i64 %_6, 16384, !dbg !6561
  %1 = icmp eq i64 %_5, 16384, !dbg !6561
  %2 = zext i1 %1 to i8, !dbg !6561
  store i8 %2, ptr %_0, align 1, !dbg !6561
  br label %bb4, !dbg !6561

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6561
  br label %bb4, !dbg !6561

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6562, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6562
  ret i1 %4, !dbg !6562
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h1ab5ea431a509705E"(ptr align 8 %self) unnamed_addr #0 !dbg !6563 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6565, metadata !DIExpression()), !dbg !6567
  br i1 false, label %bb1, label %bb3, !dbg !6567

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6567, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6567
  br i1 %0, label %bb3, label %bb2, !dbg !6567

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6567, !noundef !18
  %_5 = and i64 %_6, 65536, !dbg !6567
  %1 = icmp eq i64 %_5, 65536, !dbg !6567
  %2 = zext i1 %1 to i8, !dbg !6567
  store i8 %2, ptr %_0, align 1, !dbg !6567
  br label %bb4, !dbg !6567

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6567
  br label %bb4, !dbg !6567

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6568, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6568
  ret i1 %4, !dbg !6568
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17ha2c4c8228d8898c7E"(ptr align 8 %self) unnamed_addr #0 !dbg !6569 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6571, metadata !DIExpression()), !dbg !6573
  br i1 false, label %bb1, label %bb3, !dbg !6573

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6573, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6573
  br i1 %0, label %bb3, label %bb2, !dbg !6573

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6573, !noundef !18
  %_5 = and i64 %_6, 131072, !dbg !6573
  %1 = icmp eq i64 %_5, 131072, !dbg !6573
  %2 = zext i1 %1 to i8, !dbg !6573
  store i8 %2, ptr %_0, align 1, !dbg !6573
  br label %bb4, !dbg !6573

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6573
  br label %bb4, !dbg !6573

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6574, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6574
  ret i1 %4, !dbg !6574
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h93412dc750edf262E"(ptr align 8 %self) unnamed_addr #0 !dbg !6575 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6577, metadata !DIExpression()), !dbg !6579
  br i1 false, label %bb1, label %bb3, !dbg !6579

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6579, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6579
  br i1 %0, label %bb3, label %bb2, !dbg !6579

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6579, !noundef !18
  %_5 = and i64 %_6, 262144, !dbg !6579
  %1 = icmp eq i64 %_5, 262144, !dbg !6579
  %2 = zext i1 %1 to i8, !dbg !6579
  store i8 %2, ptr %_0, align 1, !dbg !6579
  br label %bb4, !dbg !6579

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6579
  br label %bb4, !dbg !6579

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6580, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6580
  ret i1 %4, !dbg !6580
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hb34acc47d96d0383E"(ptr align 8 %self) unnamed_addr #0 !dbg !6581 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6583, metadata !DIExpression()), !dbg !6585
  br i1 false, label %bb1, label %bb3, !dbg !6585

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6585, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6585
  br i1 %0, label %bb3, label %bb2, !dbg !6585

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6585, !noundef !18
  %_5 = and i64 %_6, 524288, !dbg !6585
  %1 = icmp eq i64 %_5, 524288, !dbg !6585
  %2 = zext i1 %1 to i8, !dbg !6585
  store i8 %2, ptr %_0, align 1, !dbg !6585
  br label %bb4, !dbg !6585

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6585
  br label %bb4, !dbg !6585

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6586, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6586
  ret i1 %4, !dbg !6586
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h793db9e2d5592a28E"(ptr align 8 %self) unnamed_addr #0 !dbg !6587 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6589, metadata !DIExpression()), !dbg !6591
  br i1 false, label %bb1, label %bb3, !dbg !6591

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6591, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6591
  br i1 %0, label %bb3, label %bb2, !dbg !6591

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6591, !noundef !18
  %_5 = and i64 %_6, 1048576, !dbg !6591
  %1 = icmp eq i64 %_5, 1048576, !dbg !6591
  %2 = zext i1 %1 to i8, !dbg !6591
  store i8 %2, ptr %_0, align 1, !dbg !6591
  br label %bb4, !dbg !6591

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6591
  br label %bb4, !dbg !6591

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6592, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6592
  ret i1 %4, !dbg !6592
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17hac850c9d4d6cb81cE"(ptr align 8 %self) unnamed_addr #0 !dbg !6593 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6595, metadata !DIExpression()), !dbg !6597
  br i1 false, label %bb1, label %bb3, !dbg !6597

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6597, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6597
  br i1 %0, label %bb3, label %bb2, !dbg !6597

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6597, !noundef !18
  %_5 = and i64 %_6, 2097152, !dbg !6597
  %1 = icmp eq i64 %_5, 2097152, !dbg !6597
  %2 = zext i1 %1 to i8, !dbg !6597
  store i8 %2, ptr %_0, align 1, !dbg !6597
  br label %bb4, !dbg !6597

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6597
  br label %bb4, !dbg !6597

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6598, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6598
  ret i1 %4, !dbg !6598
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h8e3575e58e0ebeeeE"(ptr align 8 %self) unnamed_addr #0 !dbg !6599 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6601, metadata !DIExpression()), !dbg !6603
  br i1 false, label %bb1, label %bb3, !dbg !6603

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6603, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6603
  br i1 %0, label %bb3, label %bb2, !dbg !6603

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6603, !noundef !18
  %_5 = and i64 %_6, 4194304, !dbg !6603
  %1 = icmp eq i64 %_5, 4194304, !dbg !6603
  %2 = zext i1 %1 to i8, !dbg !6603
  store i8 %2, ptr %_0, align 1, !dbg !6603
  br label %bb4, !dbg !6603

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6603
  br label %bb4, !dbg !6603

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6604, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6604
  ret i1 %4, !dbg !6604
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h4818b72e0faa5fafE"(ptr align 8 %self) unnamed_addr #0 !dbg !6605 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6607, metadata !DIExpression()), !dbg !6609
  br i1 false, label %bb1, label %bb3, !dbg !6609

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6609, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6609
  br i1 %0, label %bb3, label %bb2, !dbg !6609

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6609, !noundef !18
  %_5 = and i64 %_6, 4194304, !dbg !6609
  %1 = icmp eq i64 %_5, 4194304, !dbg !6609
  %2 = zext i1 %1 to i8, !dbg !6609
  store i8 %2, ptr %_0, align 1, !dbg !6609
  br label %bb4, !dbg !6609

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6609
  br label %bb4, !dbg !6609

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6610, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6610
  ret i1 %4, !dbg !6610
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17hc74516036449e295E"(ptr align 8 %self) unnamed_addr #0 !dbg !6611 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6613, metadata !DIExpression()), !dbg !6615
  br i1 false, label %bb1, label %bb3, !dbg !6615

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6615, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6615
  br i1 %0, label %bb3, label %bb2, !dbg !6615

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6615, !noundef !18
  %_5 = and i64 %_6, 8388608, !dbg !6615
  %1 = icmp eq i64 %_5, 8388608, !dbg !6615
  %2 = zext i1 %1 to i8, !dbg !6615
  store i8 %2, ptr %_0, align 1, !dbg !6615
  br label %bb4, !dbg !6615

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6615
  br label %bb4, !dbg !6615

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6616, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6616
  ret i1 %4, !dbg !6616
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17he864d47083934e93E"(ptr align 8 %self) unnamed_addr #0 !dbg !6617 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6619, metadata !DIExpression()), !dbg !6621
  br i1 false, label %bb1, label %bb3, !dbg !6621

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6621, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6621
  br i1 %0, label %bb3, label %bb2, !dbg !6621

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6621, !noundef !18
  %_5 = and i64 %_6, 16777216, !dbg !6621
  %1 = icmp eq i64 %_5, 16777216, !dbg !6621
  %2 = zext i1 %1 to i8, !dbg !6621
  store i8 %2, ptr %_0, align 1, !dbg !6621
  br label %bb4, !dbg !6621

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6621
  br label %bb4, !dbg !6621

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6622, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6622
  ret i1 %4, !dbg !6622
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17haf2553ca1e89b09dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6623 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_115 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_102 = alloca i8, align 1
  %_99 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6633, metadata !DIExpression()), !dbg !6723
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !6635, metadata !DIExpression()), !dbg !6724
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !6637, metadata !DIExpression()), !dbg !6725
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !6639, metadata !DIExpression()), !dbg !6726
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6641, metadata !DIExpression()), !dbg !6727
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !6643, metadata !DIExpression()), !dbg !6728
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6645, metadata !DIExpression()), !dbg !6729
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !6647, metadata !DIExpression()), !dbg !6730
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6649, metadata !DIExpression()), !dbg !6731
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !6651, metadata !DIExpression()), !dbg !6732
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !6653, metadata !DIExpression()), !dbg !6733
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !6655, metadata !DIExpression()), !dbg !6734
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6657, metadata !DIExpression()), !dbg !6735
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !6659, metadata !DIExpression()), !dbg !6736
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !6661, metadata !DIExpression()), !dbg !6737
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !6663, metadata !DIExpression()), !dbg !6738
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !6665, metadata !DIExpression()), !dbg !6739
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !6667, metadata !DIExpression()), !dbg !6740
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !6669, metadata !DIExpression()), !dbg !6741
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !6671, metadata !DIExpression()), !dbg !6742
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !6673, metadata !DIExpression()), !dbg !6743
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !6675, metadata !DIExpression()), !dbg !6744
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !6677, metadata !DIExpression()), !dbg !6745
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !6679, metadata !DIExpression()), !dbg !6746
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !6681, metadata !DIExpression()), !dbg !6747
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !6683, metadata !DIExpression()), !dbg !6748
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !6685, metadata !DIExpression()), !dbg !6749
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !6687, metadata !DIExpression()), !dbg !6750
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !6689, metadata !DIExpression()), !dbg !6751
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !6691, metadata !DIExpression()), !dbg !6752
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !6693, metadata !DIExpression()), !dbg !6753
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !6695, metadata !DIExpression()), !dbg !6754
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !6697, metadata !DIExpression()), !dbg !6755
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !6699, metadata !DIExpression()), !dbg !6756
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !6701, metadata !DIExpression()), !dbg !6757
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !6703, metadata !DIExpression()), !dbg !6758
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !6707, metadata !DIExpression()), !dbg !6759
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !6709, metadata !DIExpression()), !dbg !6760
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !6711, metadata !DIExpression()), !dbg !6761
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !6713, metadata !DIExpression()), !dbg !6762
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !6715, metadata !DIExpression()), !dbg !6763
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !6717, metadata !DIExpression()), !dbg !6764
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !6719, metadata !DIExpression()), !dbg !6765
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !6721, metadata !DIExpression()), !dbg !6766
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !6766
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6629, metadata !DIExpression()), !dbg !6767
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !6766
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6630, metadata !DIExpression()), !dbg !6768
  call void @llvm.dbg.declare(metadata ptr %first, metadata !6631, metadata !DIExpression()), !dbg !6769
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !6705, metadata !DIExpression()), !dbg !6770
  store i8 1, ptr %first, align 1, !dbg !6771
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hb6e95ba179b252a3E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_4, label %bb2, label %bb12, !dbg !6772

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_14 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h23bcbb7016e792a4E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_14, label %bb14, label %bb23, !dbg !6772

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !6773
  br i1 %_5, label %bb8, label %bb3, !dbg !6773

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !6774
  %2 = zext i1 %1 to i8, !dbg !6774
  store i8 %2, ptr %_6, align 1, !dbg !6774
  %3 = load i8, ptr %_6, align 1, !dbg !6774, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6774
  %_9 = zext i1 %4 to i64, !dbg !6774
  %5 = icmp eq i64 %_9, 0, !dbg !6774
  br i1 %5, label %bb8, label %bb7, !dbg !6774

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_45c100c2168fcc3a2c8e8658d8fa72d9, i64 5) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !6776
  %7 = zext i1 %6 to i8, !dbg !6776
  store i8 %7, ptr %_10, align 1, !dbg !6776
  %8 = load i8, ptr %_10, align 1, !dbg !6776, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !6776
  %_13 = zext i1 %9 to i64, !dbg !6776
  %10 = icmp eq i64 %_13, 0, !dbg !6776
  br i1 %10, label %bb12, label %bb11, !dbg !6776

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6777
  %12 = zext i1 %11 to i8, !dbg !6777
  store i8 %12, ptr %_0, align 1, !dbg !6777
  br label %bb122, !dbg !6777

bb122:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb112, %bb115, %bb120, %bb121, %bb107, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !6778, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !6778
  ret i1 %14, !dbg !6778

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6779
  %16 = zext i1 %15 to i8, !dbg !6779
  store i8 %16, ptr %_0, align 1, !dbg !6779
  br label %bb122, !dbg !6779

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_24 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h08286da21428729fE"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_24, label %bb25, label %bb34, !dbg !6772

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !6773
  br i1 %_15, label %bb19, label %bb15, !dbg !6773

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !6774
  %19 = zext i1 %18 to i8, !dbg !6774
  store i8 %19, ptr %_16, align 1, !dbg !6774
  %20 = load i8, ptr %_16, align 1, !dbg !6774, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !6774
  %_19 = zext i1 %21 to i64, !dbg !6774
  %22 = icmp eq i64 %_19, 0, !dbg !6774
  br i1 %22, label %bb19, label %bb18, !dbg !6774

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c836bdcb4a2196d4444e3ee070e29d4, i64 5) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !6776
  %24 = zext i1 %23 to i8, !dbg !6776
  store i8 %24, ptr %_20, align 1, !dbg !6776
  %25 = load i8, ptr %_20, align 1, !dbg !6776, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !6776
  %_23 = zext i1 %26 to i64, !dbg !6776
  %27 = icmp eq i64 %_23, 0, !dbg !6776
  br i1 %27, label %bb23, label %bb22, !dbg !6776

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6780
  %29 = zext i1 %28 to i8, !dbg !6780
  store i8 %29, ptr %_0, align 1, !dbg !6780
  br label %bb122, !dbg !6780

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6781
  %31 = zext i1 %30 to i8, !dbg !6781
  store i8 %31, ptr %_0, align 1, !dbg !6781
  br label %bb122, !dbg !6781

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_34 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h8af5c0cf315e4b42E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_34, label %bb36, label %bb45, !dbg !6772

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !6773
  br i1 %_25, label %bb30, label %bb26, !dbg !6773

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !6774
  %34 = zext i1 %33 to i8, !dbg !6774
  store i8 %34, ptr %_26, align 1, !dbg !6774
  %35 = load i8, ptr %_26, align 1, !dbg !6774, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !6774
  %_29 = zext i1 %36 to i64, !dbg !6774
  %37 = icmp eq i64 %_29, 0, !dbg !6774
  br i1 %37, label %bb30, label %bb29, !dbg !6774

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_85e5c2d27dd4c283004b374e4e05a65b, i64 5) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !6776
  %39 = zext i1 %38 to i8, !dbg !6776
  store i8 %39, ptr %_30, align 1, !dbg !6776
  %40 = load i8, ptr %_30, align 1, !dbg !6776, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !6776
  %_33 = zext i1 %41 to i64, !dbg !6776
  %42 = icmp eq i64 %_33, 0, !dbg !6776
  br i1 %42, label %bb34, label %bb33, !dbg !6776

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6782
  %44 = zext i1 %43 to i8, !dbg !6782
  store i8 %44, ptr %_0, align 1, !dbg !6782
  br label %bb122, !dbg !6782

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6783
  %46 = zext i1 %45 to i8, !dbg !6783
  store i8 %46, ptr %_0, align 1, !dbg !6783
  br label %bb122, !dbg !6783

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_44 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hf9238a6b1bb0f191E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_44, label %bb47, label %bb56, !dbg !6772

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !6773
  br i1 %_35, label %bb41, label %bb37, !dbg !6773

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !6774
  %49 = zext i1 %48 to i8, !dbg !6774
  store i8 %49, ptr %_36, align 1, !dbg !6774
  %50 = load i8, ptr %_36, align 1, !dbg !6774, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !6774
  %_39 = zext i1 %51 to i64, !dbg !6774
  %52 = icmp eq i64 %_39, 0, !dbg !6774
  br i1 %52, label %bb41, label %bb40, !dbg !6774

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_42f9c29b8076e7504fa2e943015ad085, i64 5) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !6776
  %54 = zext i1 %53 to i8, !dbg !6776
  store i8 %54, ptr %_40, align 1, !dbg !6776
  %55 = load i8, ptr %_40, align 1, !dbg !6776, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !6776
  %_43 = zext i1 %56 to i64, !dbg !6776
  %57 = icmp eq i64 %_43, 0, !dbg !6776
  br i1 %57, label %bb45, label %bb44, !dbg !6776

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6784
  %59 = zext i1 %58 to i8, !dbg !6784
  store i8 %59, ptr %_0, align 1, !dbg !6784
  br label %bb122, !dbg !6784

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6785
  %61 = zext i1 %60 to i8, !dbg !6785
  store i8 %61, ptr %_0, align 1, !dbg !6785
  br label %bb122, !dbg !6785

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_54 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h5d8b57dfc0a4f653E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_54, label %bb58, label %bb67, !dbg !6772

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !6773
  br i1 %_45, label %bb52, label %bb48, !dbg !6773

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !6774
  %64 = zext i1 %63 to i8, !dbg !6774
  store i8 %64, ptr %_46, align 1, !dbg !6774
  %65 = load i8, ptr %_46, align 1, !dbg !6774, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !6774
  %_49 = zext i1 %66 to i64, !dbg !6774
  %67 = icmp eq i64 %_49, 0, !dbg !6774
  br i1 %67, label %bb52, label %bb51, !dbg !6774

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_e01af9736b524006e5fb45ad54018c38, i64 4) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !6776
  %69 = zext i1 %68 to i8, !dbg !6776
  store i8 %69, ptr %_50, align 1, !dbg !6776
  %70 = load i8, ptr %_50, align 1, !dbg !6776, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !6776
  %_53 = zext i1 %71 to i64, !dbg !6776
  %72 = icmp eq i64 %_53, 0, !dbg !6776
  br i1 %72, label %bb56, label %bb55, !dbg !6776

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6786
  %74 = zext i1 %73 to i8, !dbg !6786
  store i8 %74, ptr %_0, align 1, !dbg !6786
  br label %bb122, !dbg !6786

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6787
  %76 = zext i1 %75 to i8, !dbg !6787
  store i8 %76, ptr %_0, align 1, !dbg !6787
  br label %bb122, !dbg !6787

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_64 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17he959c0642f4c3a50E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_64, label %bb69, label %bb78, !dbg !6772

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !6773
  br i1 %_55, label %bb63, label %bb59, !dbg !6773

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !6774
  %79 = zext i1 %78 to i8, !dbg !6774
  store i8 %79, ptr %_56, align 1, !dbg !6774
  %80 = load i8, ptr %_56, align 1, !dbg !6774, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !6774
  %_59 = zext i1 %81 to i64, !dbg !6774
  %82 = icmp eq i64 %_59, 0, !dbg !6774
  br i1 %82, label %bb63, label %bb62, !dbg !6774

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_13c8bdb08f493416890b902d07d83f53, i64 15) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !6776
  %84 = zext i1 %83 to i8, !dbg !6776
  store i8 %84, ptr %_60, align 1, !dbg !6776
  %85 = load i8, ptr %_60, align 1, !dbg !6776, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !6776
  %_63 = zext i1 %86 to i64, !dbg !6776
  %87 = icmp eq i64 %_63, 0, !dbg !6776
  br i1 %87, label %bb67, label %bb66, !dbg !6776

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6788
  %89 = zext i1 %88 to i8, !dbg !6788
  store i8 %89, ptr %_0, align 1, !dbg !6788
  br label %bb122, !dbg !6788

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6789
  %91 = zext i1 %90 to i8, !dbg !6789
  store i8 %91, ptr %_0, align 1, !dbg !6789
  br label %bb122, !dbg !6789

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_74 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h993666760a581268E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_74, label %bb80, label %bb89, !dbg !6772

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !6773
  br i1 %_65, label %bb74, label %bb70, !dbg !6773

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !6774
  %94 = zext i1 %93 to i8, !dbg !6774
  store i8 %94, ptr %_66, align 1, !dbg !6774
  %95 = load i8, ptr %_66, align 1, !dbg !6774, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !6774
  %_69 = zext i1 %96 to i64, !dbg !6774
  %97 = icmp eq i64 %_69, 0, !dbg !6774
  br i1 %97, label %bb74, label %bb73, !dbg !6774

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_c63ced38b85c362fb8956d2e446283a2, i64 4) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !6776
  %99 = zext i1 %98 to i8, !dbg !6776
  store i8 %99, ptr %_70, align 1, !dbg !6776
  %100 = load i8, ptr %_70, align 1, !dbg !6776, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !6776
  %_73 = zext i1 %101 to i64, !dbg !6776
  %102 = icmp eq i64 %_73, 0, !dbg !6776
  br i1 %102, label %bb78, label %bb77, !dbg !6776

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6790
  %104 = zext i1 %103 to i8, !dbg !6790
  store i8 %104, ptr %_0, align 1, !dbg !6790
  br label %bb122, !dbg !6790

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6791
  %106 = zext i1 %105 to i8, !dbg !6791
  store i8 %106, ptr %_0, align 1, !dbg !6791
  br label %bb122, !dbg !6791

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_84 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hcf035ac81d6164c9E"(ptr align 8 %self) #8, !dbg !6772
  br i1 %_84, label %bb91, label %bb100, !dbg !6772

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !6773
  br i1 %_75, label %bb85, label %bb81, !dbg !6773

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !6774
  %109 = zext i1 %108 to i8, !dbg !6774
  store i8 %109, ptr %_76, align 1, !dbg !6774
  %110 = load i8, ptr %_76, align 1, !dbg !6774, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !6774
  %_79 = zext i1 %111 to i64, !dbg !6774
  %112 = icmp eq i64 %_79, 0, !dbg !6774
  br i1 %112, label %bb85, label %bb84, !dbg !6774

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_213388318503421ba921859d9840e0d0, i64 6) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !6776
  %114 = zext i1 %113 to i8, !dbg !6776
  store i8 %114, ptr %_80, align 1, !dbg !6776
  %115 = load i8, ptr %_80, align 1, !dbg !6776, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !6776
  %_83 = zext i1 %116 to i64, !dbg !6776
  %117 = icmp eq i64 %_83, 0, !dbg !6776
  br i1 %117, label %bb89, label %bb88, !dbg !6776

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6792
  %119 = zext i1 %118 to i8, !dbg !6792
  store i8 %119, ptr %_0, align 1, !dbg !6792
  br label %bb122, !dbg !6792

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6793
  %121 = zext i1 %120 to i8, !dbg !6793
  store i8 %121, ptr %_0, align 1, !dbg !6793
  br label %bb122, !dbg !6793

bb100:                                            ; preds = %bb96, %bb89
  %_95 = load i64, ptr %self, align 8, !dbg !6794, !noundef !18
; call x86_64::registers::debug::Dr6Flags::all
  %122 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h5fbdf7450f1e0026E() #8, !dbg !6795
  store i64 %122, ptr %_99, align 8, !dbg !6795
; call x86_64::registers::debug::Dr6Flags::bits
  %_97 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h6bdd832a98cb26edE(ptr align 8 %_99) #8, !dbg !6795
  %_96 = xor i64 %_97, -1, !dbg !6796
  %123 = and i64 %_95, %_96, !dbg !6794
  store i64 %123, ptr %extra_bits, align 8, !dbg !6794
  %_100 = load i64, ptr %extra_bits, align 8, !dbg !6797, !noundef !18
  %124 = icmp eq i64 %_100, 0, !dbg !6797
  br i1 %124, label %bb116, label %bb103, !dbg !6797

bb91:                                             ; preds = %bb89
  %125 = load i8, ptr %first, align 1, !dbg !6773, !range !777, !noundef !18
  %_85 = trunc i8 %125 to i1, !dbg !6773
  br i1 %_85, label %bb96, label %bb92, !dbg !6773

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6774
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %126 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !6774
  %127 = zext i1 %126 to i8, !dbg !6774
  store i8 %127, ptr %_86, align 1, !dbg !6774
  %128 = load i8, ptr %_86, align 1, !dbg !6774, !range !777, !noundef !18
  %129 = trunc i8 %128 to i1, !dbg !6774
  %_89 = zext i1 %129 to i64, !dbg !6774
  %130 = icmp eq i64 %_89, 0, !dbg !6774
  br i1 %130, label %bb96, label %bb95, !dbg !6774

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !6775
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_0d9a022618f873ac219bcced4b49b3c4, i64 3) #8, !dbg !6776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %131 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !6776
  %132 = zext i1 %131 to i8, !dbg !6776
  store i8 %132, ptr %_90, align 1, !dbg !6776
  %133 = load i8, ptr %_90, align 1, !dbg !6776, !range !777, !noundef !18
  %134 = trunc i8 %133 to i1, !dbg !6776
  %_93 = zext i1 %134 to i64, !dbg !6776
  %135 = icmp eq i64 %_93, 0, !dbg !6776
  br i1 %135, label %bb100, label %bb99, !dbg !6776

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6798
  %137 = zext i1 %136 to i8, !dbg !6798
  store i8 %137, ptr %_0, align 1, !dbg !6798
  br label %bb122, !dbg !6798

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6799
  %139 = zext i1 %138 to i8, !dbg !6799
  store i8 %139, ptr %_0, align 1, !dbg !6799
  br label %bb122, !dbg !6799

bb116:                                            ; preds = %bb111, %bb100
  %140 = load i8, ptr %first, align 1, !dbg !6800, !range !777, !noundef !18
  %_114 = trunc i8 %140 to i1, !dbg !6800
  br i1 %_114, label %bb117, label %bb121, !dbg !6800

bb103:                                            ; preds = %bb100
  %141 = load i8, ptr %first, align 1, !dbg !6801, !range !777, !noundef !18
  %_101 = trunc i8 %141 to i1, !dbg !6801
  br i1 %_101, label %bb108, label %bb104, !dbg !6801

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_103 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !6802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %142 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_103) #8, !dbg !6802
  %143 = zext i1 %142 to i8, !dbg !6802
  store i8 %143, ptr %_102, align 1, !dbg !6802
  %144 = load i8, ptr %_102, align 1, !dbg !6802, !range !777, !noundef !18
  %145 = trunc i8 %144 to i1, !dbg !6802
  %_105 = zext i1 %145 to i64, !dbg !6802
  %146 = icmp eq i64 %_105, 0, !dbg !6802
  br i1 %146, label %bb108, label %bb107, !dbg !6802

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !6803
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !6804
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %147 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !6804
  %148 = zext i1 %147 to i8, !dbg !6804
  store i8 %148, ptr %_106, align 1, !dbg !6804
  %149 = load i8, ptr %_106, align 1, !dbg !6804, !range !777, !noundef !18
  %150 = trunc i8 %149 to i1, !dbg !6804
  %_109 = zext i1 %150 to i64, !dbg !6804
  %151 = icmp eq i64 %_109, 0, !dbg !6804
  br i1 %151, label %bb111, label %bb112, !dbg !6804

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %152 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6805
  %153 = zext i1 %152 to i8, !dbg !6805
  store i8 %153, ptr %_0, align 1, !dbg !6805
  br label %bb122, !dbg !6805

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_111 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !6806
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !6806
  %155 = zext i1 %154 to i8, !dbg !6806
  store i8 %155, ptr %_110, align 1, !dbg !6806
  %156 = load i8, ptr %_110, align 1, !dbg !6806, !range !777, !noundef !18
  %157 = trunc i8 %156 to i1, !dbg !6806
  %_113 = zext i1 %157 to i64, !dbg !6806
  %158 = icmp eq i64 %_113, 0, !dbg !6806
  br i1 %158, label %bb116, label %bb115, !dbg !6806

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %159 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6807
  %160 = zext i1 %159 to i8, !dbg !6807
  store i8 %160, ptr %_0, align 1, !dbg !6807
  br label %bb122, !dbg !6807

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6808
  %162 = zext i1 %161 to i8, !dbg !6808
  store i8 %162, ptr %_0, align 1, !dbg !6808
  br label %bb122, !dbg !6808

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %_0, align 1, !dbg !6809
  br label %bb122, !dbg !6778

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !6810
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_116) #8, !dbg !6810
  %164 = zext i1 %163 to i8, !dbg !6810
  store i8 %164, ptr %_115, align 1, !dbg !6810
  %165 = load i8, ptr %_115, align 1, !dbg !6810, !range !777, !noundef !18
  %166 = trunc i8 %165 to i1, !dbg !6810
  %_118 = zext i1 %166 to i64, !dbg !6810
  %167 = icmp eq i64 %_118, 0, !dbg !6810
  br i1 %167, label %bb121, label %bb120, !dbg !6810

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_62c380bcbe44e7ae08bcc8211914f86d) #8, !dbg !6811
  %169 = zext i1 %168 to i8, !dbg !6811
  store i8 %169, ptr %_0, align 1, !dbg !6811
  br label %bb122, !dbg !6811

bb6:                                              ; No predecessors!
  unreachable, !dbg !6774
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3b8014ff0b330849E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6812 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6815, metadata !DIExpression()), !dbg !6817
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6816, metadata !DIExpression()), !dbg !6818
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6819
  ret i1 %_0, !dbg !6820
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h5a8556ac08cc19beE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6821 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6824, metadata !DIExpression()), !dbg !6826
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6825, metadata !DIExpression()), !dbg !6827
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6828
  ret i1 %_0, !dbg !6829
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha774916416f50d67E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6830 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6833, metadata !DIExpression()), !dbg !6835
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6834, metadata !DIExpression()), !dbg !6836
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6837
  ret i1 %_0, !dbg !6838
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he7621284320aba93E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6839 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6842, metadata !DIExpression()), !dbg !6844
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6843, metadata !DIExpression()), !dbg !6845
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !6846
  ret i1 %_0, !dbg !6847
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h5fbdf7450f1e0026E() unnamed_addr #0 !dbg !6848 {
start:
  %_0 = alloca i64, align 8
  store i64 122895, ptr %_0, align 8, !dbg !6852
  %0 = load i64, ptr %_0, align 8, !dbg !6853, !noundef !18
  ret i64 %0, !dbg !6853
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h6bdd832a98cb26edE(ptr align 8 %self) unnamed_addr #0 !dbg !6854 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6859, metadata !DIExpression()), !dbg !6860
  %_0 = load i64, ptr %self, align 8, !dbg !6861, !noundef !18
  ret i64 %_0, !dbg !6862
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hb6e95ba179b252a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !6863 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6869, metadata !DIExpression()), !dbg !6871
  br i1 false, label %bb1, label %bb3, !dbg !6871

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6871, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6871
  br i1 %0, label %bb3, label %bb2, !dbg !6871

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6871, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !6871
  %1 = icmp eq i64 %_5, 1, !dbg !6871
  %2 = zext i1 %1 to i8, !dbg !6871
  store i8 %2, ptr %_0, align 1, !dbg !6871
  br label %bb4, !dbg !6871

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6871
  br label %bb4, !dbg !6871

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6872, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6872
  ret i1 %4, !dbg !6872
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h23bcbb7016e792a4E"(ptr align 8 %self) unnamed_addr #0 !dbg !6873 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6875, metadata !DIExpression()), !dbg !6877
  br i1 false, label %bb1, label %bb3, !dbg !6877

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6877, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6877
  br i1 %0, label %bb3, label %bb2, !dbg !6877

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6877, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !6877
  %1 = icmp eq i64 %_5, 2, !dbg !6877
  %2 = zext i1 %1 to i8, !dbg !6877
  store i8 %2, ptr %_0, align 1, !dbg !6877
  br label %bb4, !dbg !6877

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6877
  br label %bb4, !dbg !6877

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6878, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6878
  ret i1 %4, !dbg !6878
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h08286da21428729fE"(ptr align 8 %self) unnamed_addr #0 !dbg !6879 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6881, metadata !DIExpression()), !dbg !6883
  br i1 false, label %bb1, label %bb3, !dbg !6883

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6883, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6883
  br i1 %0, label %bb3, label %bb2, !dbg !6883

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6883, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !6883
  %1 = icmp eq i64 %_5, 4, !dbg !6883
  %2 = zext i1 %1 to i8, !dbg !6883
  store i8 %2, ptr %_0, align 1, !dbg !6883
  br label %bb4, !dbg !6883

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6883
  br label %bb4, !dbg !6883

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6884, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6884
  ret i1 %4, !dbg !6884
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h8af5c0cf315e4b42E"(ptr align 8 %self) unnamed_addr #0 !dbg !6885 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6887, metadata !DIExpression()), !dbg !6889
  br i1 false, label %bb1, label %bb3, !dbg !6889

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6889, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6889
  br i1 %0, label %bb3, label %bb2, !dbg !6889

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6889, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !6889
  %1 = icmp eq i64 %_5, 8, !dbg !6889
  %2 = zext i1 %1 to i8, !dbg !6889
  store i8 %2, ptr %_0, align 1, !dbg !6889
  br label %bb4, !dbg !6889

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6889
  br label %bb4, !dbg !6889

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6890, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6890
  ret i1 %4, !dbg !6890
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hf9238a6b1bb0f191E"(ptr align 8 %self) unnamed_addr #0 !dbg !6891 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6893, metadata !DIExpression()), !dbg !6895
  br i1 false, label %bb1, label %bb3, !dbg !6895

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6895, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6895
  br i1 %0, label %bb3, label %bb2, !dbg !6895

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6895, !noundef !18
  %_5 = and i64 %_6, 15, !dbg !6895
  %1 = icmp eq i64 %_5, 15, !dbg !6895
  %2 = zext i1 %1 to i8, !dbg !6895
  store i8 %2, ptr %_0, align 1, !dbg !6895
  br label %bb4, !dbg !6895

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6895
  br label %bb4, !dbg !6895

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6896, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6896
  ret i1 %4, !dbg !6896
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h5d8b57dfc0a4f653E"(ptr align 8 %self) unnamed_addr #0 !dbg !6897 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6899, metadata !DIExpression()), !dbg !6901
  br i1 false, label %bb1, label %bb3, !dbg !6901

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6901, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6901
  br i1 %0, label %bb3, label %bb2, !dbg !6901

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6901, !noundef !18
  %_5 = and i64 %_6, 8192, !dbg !6901
  %1 = icmp eq i64 %_5, 8192, !dbg !6901
  %2 = zext i1 %1 to i8, !dbg !6901
  store i8 %2, ptr %_0, align 1, !dbg !6901
  br label %bb4, !dbg !6901

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6901
  br label %bb4, !dbg !6901

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6902, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6902
  ret i1 %4, !dbg !6902
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17he959c0642f4c3a50E"(ptr align 8 %self) unnamed_addr #0 !dbg !6903 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6905, metadata !DIExpression()), !dbg !6907
  br i1 false, label %bb1, label %bb3, !dbg !6907

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6907, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6907
  br i1 %0, label %bb3, label %bb2, !dbg !6907

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6907, !noundef !18
  %_5 = and i64 %_6, 16384, !dbg !6907
  %1 = icmp eq i64 %_5, 16384, !dbg !6907
  %2 = zext i1 %1 to i8, !dbg !6907
  store i8 %2, ptr %_0, align 1, !dbg !6907
  br label %bb4, !dbg !6907

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6907
  br label %bb4, !dbg !6907

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6908, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6908
  ret i1 %4, !dbg !6908
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h993666760a581268E"(ptr align 8 %self) unnamed_addr #0 !dbg !6909 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6911, metadata !DIExpression()), !dbg !6913
  br i1 false, label %bb1, label %bb3, !dbg !6913

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6913, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6913
  br i1 %0, label %bb3, label %bb2, !dbg !6913

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6913, !noundef !18
  %_5 = and i64 %_6, 32768, !dbg !6913
  %1 = icmp eq i64 %_5, 32768, !dbg !6913
  %2 = zext i1 %1 to i8, !dbg !6913
  store i8 %2, ptr %_0, align 1, !dbg !6913
  br label %bb4, !dbg !6913

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6913
  br label %bb4, !dbg !6913

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6914, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6914
  ret i1 %4, !dbg !6914
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hcf035ac81d6164c9E"(ptr align 8 %self) unnamed_addr #0 !dbg !6915 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6917, metadata !DIExpression()), !dbg !6919
  br i1 false, label %bb1, label %bb3, !dbg !6919

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !6919, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !6919
  br i1 %0, label %bb3, label %bb2, !dbg !6919

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !6919, !noundef !18
  %_5 = and i64 %_6, 65536, !dbg !6919
  %1 = icmp eq i64 %_5, 65536, !dbg !6919
  %2 = zext i1 %1 to i8, !dbg !6919
  store i8 %2, ptr %_0, align 1, !dbg !6919
  br label %bb4, !dbg !6919

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !6919
  br label %bb4, !dbg !6919

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !6920, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !6920
  ret i1 %4, !dbg !6920
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5eb72c6f5d7d46fcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6921 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_145 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_136 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_129 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6931, metadata !DIExpression()), !dbg !7045
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !6933, metadata !DIExpression()), !dbg !7046
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !6935, metadata !DIExpression()), !dbg !7047
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !6937, metadata !DIExpression()), !dbg !7048
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6939, metadata !DIExpression()), !dbg !7049
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !6941, metadata !DIExpression()), !dbg !7050
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6943, metadata !DIExpression()), !dbg !7051
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !6945, metadata !DIExpression()), !dbg !7052
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6947, metadata !DIExpression()), !dbg !7053
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !6949, metadata !DIExpression()), !dbg !7054
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !6951, metadata !DIExpression()), !dbg !7055
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !6953, metadata !DIExpression()), !dbg !7056
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6955, metadata !DIExpression()), !dbg !7057
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !6957, metadata !DIExpression()), !dbg !7058
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !6959, metadata !DIExpression()), !dbg !7059
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !6961, metadata !DIExpression()), !dbg !7060
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !6963, metadata !DIExpression()), !dbg !7061
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !6965, metadata !DIExpression()), !dbg !7062
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !6967, metadata !DIExpression()), !dbg !7063
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !6969, metadata !DIExpression()), !dbg !7064
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !6971, metadata !DIExpression()), !dbg !7065
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !6973, metadata !DIExpression()), !dbg !7066
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !6975, metadata !DIExpression()), !dbg !7067
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !6977, metadata !DIExpression()), !dbg !7068
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !6979, metadata !DIExpression()), !dbg !7069
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !6981, metadata !DIExpression()), !dbg !7070
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !6983, metadata !DIExpression()), !dbg !7071
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !6985, metadata !DIExpression()), !dbg !7072
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !6987, metadata !DIExpression()), !dbg !7073
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !6989, metadata !DIExpression()), !dbg !7074
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !6991, metadata !DIExpression()), !dbg !7075
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !6993, metadata !DIExpression()), !dbg !7076
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !6995, metadata !DIExpression()), !dbg !7077
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !6997, metadata !DIExpression()), !dbg !7078
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !6999, metadata !DIExpression()), !dbg !7079
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !7001, metadata !DIExpression()), !dbg !7080
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !7003, metadata !DIExpression()), !dbg !7081
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !7005, metadata !DIExpression()), !dbg !7082
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !7007, metadata !DIExpression()), !dbg !7083
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !7009, metadata !DIExpression()), !dbg !7084
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !7011, metadata !DIExpression()), !dbg !7085
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !7013, metadata !DIExpression()), !dbg !7086
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !7015, metadata !DIExpression()), !dbg !7087
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !7017, metadata !DIExpression()), !dbg !7088
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !7019, metadata !DIExpression()), !dbg !7089
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !7021, metadata !DIExpression()), !dbg !7090
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !7023, metadata !DIExpression()), !dbg !7091
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !7025, metadata !DIExpression()), !dbg !7092
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !7029, metadata !DIExpression()), !dbg !7093
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !7031, metadata !DIExpression()), !dbg !7094
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !7033, metadata !DIExpression()), !dbg !7095
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !7035, metadata !DIExpression()), !dbg !7096
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !7037, metadata !DIExpression()), !dbg !7097
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !7039, metadata !DIExpression()), !dbg !7098
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !7041, metadata !DIExpression()), !dbg !7099
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !7043, metadata !DIExpression()), !dbg !7100
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !7100
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6927, metadata !DIExpression()), !dbg !7101
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !7100
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6928, metadata !DIExpression()), !dbg !7102
  call void @llvm.dbg.declare(metadata ptr %first, metadata !6929, metadata !DIExpression()), !dbg !7103
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !7027, metadata !DIExpression()), !dbg !7104
  store i8 1, ptr %first, align 1, !dbg !7105
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h2577851f3a0a5353E"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_4, label %bb2, label %bb12, !dbg !7106

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_14 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h9fae6015fce81c0aE"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_14, label %bb14, label %bb23, !dbg !7106

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !7107
  br i1 %_5, label %bb8, label %bb3, !dbg !7107

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !7108
  %2 = zext i1 %1 to i8, !dbg !7108
  store i8 %2, ptr %_6, align 1, !dbg !7108
  %3 = load i8, ptr %_6, align 1, !dbg !7108, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7108
  %_9 = zext i1 %4 to i64, !dbg !7108
  %5 = icmp eq i64 %_9, 0, !dbg !7108
  br i1 %5, label %bb8, label %bb7, !dbg !7108

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_617f3d0f9750ad240377121c45925575, i64 25) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !7110
  %7 = zext i1 %6 to i8, !dbg !7110
  store i8 %7, ptr %_10, align 1, !dbg !7110
  %8 = load i8, ptr %_10, align 1, !dbg !7110, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !7110
  %_13 = zext i1 %9 to i64, !dbg !7110
  %10 = icmp eq i64 %_13, 0, !dbg !7110
  br i1 %10, label %bb12, label %bb11, !dbg !7110

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7111
  %12 = zext i1 %11 to i8, !dbg !7111
  store i8 %12, ptr %_0, align 1, !dbg !7111
  br label %bb155, !dbg !7111

bb155:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb132, %bb145, %bb148, %bb153, %bb154, %bb140, %bb128, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !7112, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !7112
  ret i1 %14, !dbg !7112

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7113
  %16 = zext i1 %15 to i8, !dbg !7113
  store i8 %16, ptr %_0, align 1, !dbg !7113
  br label %bb155, !dbg !7113

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_24 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h1230d328e7c6bfacE"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_24, label %bb25, label %bb34, !dbg !7106

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !7107
  br i1 %_15, label %bb19, label %bb15, !dbg !7107

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !7108
  %19 = zext i1 %18 to i8, !dbg !7108
  store i8 %19, ptr %_16, align 1, !dbg !7108
  %20 = load i8, ptr %_16, align 1, !dbg !7108, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !7108
  %_19 = zext i1 %21 to i64, !dbg !7108
  %22 = icmp eq i64 %_19, 0, !dbg !7108
  br i1 %22, label %bb19, label %bb18, !dbg !7108

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa, i64 25) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !7110
  %24 = zext i1 %23 to i8, !dbg !7110
  store i8 %24, ptr %_20, align 1, !dbg !7110
  %25 = load i8, ptr %_20, align 1, !dbg !7110, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !7110
  %_23 = zext i1 %26 to i64, !dbg !7110
  %27 = icmp eq i64 %_23, 0, !dbg !7110
  br i1 %27, label %bb23, label %bb22, !dbg !7110

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7114
  %29 = zext i1 %28 to i8, !dbg !7114
  store i8 %29, ptr %_0, align 1, !dbg !7114
  br label %bb155, !dbg !7114

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7115
  %31 = zext i1 %30 to i8, !dbg !7115
  store i8 %31, ptr %_0, align 1, !dbg !7115
  br label %bb155, !dbg !7115

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_34 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hd78635b0692e69bbE"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_34, label %bb36, label %bb45, !dbg !7106

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !7107
  br i1 %_25, label %bb30, label %bb26, !dbg !7107

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !7108
  %34 = zext i1 %33 to i8, !dbg !7108
  store i8 %34, ptr %_26, align 1, !dbg !7108
  %35 = load i8, ptr %_26, align 1, !dbg !7108, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !7108
  %_29 = zext i1 %36 to i64, !dbg !7108
  %37 = icmp eq i64 %_29, 0, !dbg !7108
  br i1 %37, label %bb30, label %bb29, !dbg !7108

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_18ef5149a91f8fd299f078254cad3180, i64 25) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !7110
  %39 = zext i1 %38 to i8, !dbg !7110
  store i8 %39, ptr %_30, align 1, !dbg !7110
  %40 = load i8, ptr %_30, align 1, !dbg !7110, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !7110
  %_33 = zext i1 %41 to i64, !dbg !7110
  %42 = icmp eq i64 %_33, 0, !dbg !7110
  br i1 %42, label %bb34, label %bb33, !dbg !7110

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7116
  %44 = zext i1 %43 to i8, !dbg !7116
  store i8 %44, ptr %_0, align 1, !dbg !7116
  br label %bb155, !dbg !7116

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7117
  %46 = zext i1 %45 to i8, !dbg !7117
  store i8 %46, ptr %_0, align 1, !dbg !7117
  br label %bb155, !dbg !7117

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_44 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17he29cfdb3ac0c84a1E"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_44, label %bb47, label %bb56, !dbg !7106

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !7107
  br i1 %_35, label %bb41, label %bb37, !dbg !7107

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !7108
  %49 = zext i1 %48 to i8, !dbg !7108
  store i8 %49, ptr %_36, align 1, !dbg !7108
  %50 = load i8, ptr %_36, align 1, !dbg !7108, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !7108
  %_39 = zext i1 %51 to i64, !dbg !7108
  %52 = icmp eq i64 %_39, 0, !dbg !7108
  br i1 %52, label %bb41, label %bb40, !dbg !7108

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899, i64 25) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !7110
  %54 = zext i1 %53 to i8, !dbg !7110
  store i8 %54, ptr %_40, align 1, !dbg !7110
  %55 = load i8, ptr %_40, align 1, !dbg !7110, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !7110
  %_43 = zext i1 %56 to i64, !dbg !7110
  %57 = icmp eq i64 %_43, 0, !dbg !7110
  br i1 %57, label %bb45, label %bb44, !dbg !7110

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7118
  %59 = zext i1 %58 to i8, !dbg !7118
  store i8 %59, ptr %_0, align 1, !dbg !7118
  br label %bb155, !dbg !7118

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7119
  %61 = zext i1 %60 to i8, !dbg !7119
  store i8 %61, ptr %_0, align 1, !dbg !7119
  br label %bb155, !dbg !7119

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_54 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h6951e3266ee5e5f7E"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_54, label %bb58, label %bb67, !dbg !7106

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !7107
  br i1 %_45, label %bb52, label %bb48, !dbg !7107

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !7108
  %64 = zext i1 %63 to i8, !dbg !7108
  store i8 %64, ptr %_46, align 1, !dbg !7108
  %65 = load i8, ptr %_46, align 1, !dbg !7108, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !7108
  %_49 = zext i1 %66 to i64, !dbg !7108
  %67 = icmp eq i64 %_49, 0, !dbg !7108
  br i1 %67, label %bb52, label %bb51, !dbg !7108

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3e380dd631be11ede75479e8fe00ff1e, i64 26) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !7110
  %69 = zext i1 %68 to i8, !dbg !7110
  store i8 %69, ptr %_50, align 1, !dbg !7110
  %70 = load i8, ptr %_50, align 1, !dbg !7110, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !7110
  %_53 = zext i1 %71 to i64, !dbg !7110
  %72 = icmp eq i64 %_53, 0, !dbg !7110
  br i1 %72, label %bb56, label %bb55, !dbg !7110

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7120
  %74 = zext i1 %73 to i8, !dbg !7120
  store i8 %74, ptr %_0, align 1, !dbg !7120
  br label %bb155, !dbg !7120

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7121
  %76 = zext i1 %75 to i8, !dbg !7121
  store i8 %76, ptr %_0, align 1, !dbg !7121
  br label %bb155, !dbg !7121

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_64 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h0f97c7384575535dE"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_64, label %bb69, label %bb78, !dbg !7106

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !7107
  br i1 %_55, label %bb63, label %bb59, !dbg !7107

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !7108
  %79 = zext i1 %78 to i8, !dbg !7108
  store i8 %79, ptr %_56, align 1, !dbg !7108
  %80 = load i8, ptr %_56, align 1, !dbg !7108, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !7108
  %_59 = zext i1 %81 to i64, !dbg !7108
  %82 = icmp eq i64 %_59, 0, !dbg !7108
  br i1 %82, label %bb63, label %bb62, !dbg !7108

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_17a158e6a42a64ac6748510ec26c05ee, i64 26) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !7110
  %84 = zext i1 %83 to i8, !dbg !7110
  store i8 %84, ptr %_60, align 1, !dbg !7110
  %85 = load i8, ptr %_60, align 1, !dbg !7110, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !7110
  %_63 = zext i1 %86 to i64, !dbg !7110
  %87 = icmp eq i64 %_63, 0, !dbg !7110
  br i1 %87, label %bb67, label %bb66, !dbg !7110

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7122
  %89 = zext i1 %88 to i8, !dbg !7122
  store i8 %89, ptr %_0, align 1, !dbg !7122
  br label %bb155, !dbg !7122

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7123
  %91 = zext i1 %90 to i8, !dbg !7123
  store i8 %91, ptr %_0, align 1, !dbg !7123
  br label %bb155, !dbg !7123

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_74 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h24c511c212704dd5E"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_74, label %bb80, label %bb89, !dbg !7106

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !7107
  br i1 %_65, label %bb74, label %bb70, !dbg !7107

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !7108
  %94 = zext i1 %93 to i8, !dbg !7108
  store i8 %94, ptr %_66, align 1, !dbg !7108
  %95 = load i8, ptr %_66, align 1, !dbg !7108, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !7108
  %_69 = zext i1 %96 to i64, !dbg !7108
  %97 = icmp eq i64 %_69, 0, !dbg !7108
  br i1 %97, label %bb74, label %bb73, !dbg !7108

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_5bba4d24c07a9036ae9233aaff6232c6, i64 26) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !7110
  %99 = zext i1 %98 to i8, !dbg !7110
  store i8 %99, ptr %_70, align 1, !dbg !7110
  %100 = load i8, ptr %_70, align 1, !dbg !7110, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !7110
  %_73 = zext i1 %101 to i64, !dbg !7110
  %102 = icmp eq i64 %_73, 0, !dbg !7110
  br i1 %102, label %bb78, label %bb77, !dbg !7110

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7124
  %104 = zext i1 %103 to i8, !dbg !7124
  store i8 %104, ptr %_0, align 1, !dbg !7124
  br label %bb155, !dbg !7124

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7125
  %106 = zext i1 %105 to i8, !dbg !7125
  store i8 %106, ptr %_0, align 1, !dbg !7125
  br label %bb155, !dbg !7125

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_84 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hce87b0461397571fE"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_84, label %bb91, label %bb100, !dbg !7106

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !7107
  br i1 %_75, label %bb85, label %bb81, !dbg !7107

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !7108
  %109 = zext i1 %108 to i8, !dbg !7108
  store i8 %109, ptr %_76, align 1, !dbg !7108
  %110 = load i8, ptr %_76, align 1, !dbg !7108, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !7108
  %_79 = zext i1 %111 to i64, !dbg !7108
  %112 = icmp eq i64 %_79, 0, !dbg !7108
  br i1 %112, label %bb85, label %bb84, !dbg !7108

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_9d4320166e103e0795016eb938cfd0c7, i64 26) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !7110
  %114 = zext i1 %113 to i8, !dbg !7110
  store i8 %114, ptr %_80, align 1, !dbg !7110
  %115 = load i8, ptr %_80, align 1, !dbg !7110, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !7110
  %_83 = zext i1 %116 to i64, !dbg !7110
  %117 = icmp eq i64 %_83, 0, !dbg !7110
  br i1 %117, label %bb89, label %bb88, !dbg !7110

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7126
  %119 = zext i1 %118 to i8, !dbg !7126
  store i8 %119, ptr %_0, align 1, !dbg !7126
  br label %bb155, !dbg !7126

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7127
  %121 = zext i1 %120 to i8, !dbg !7127
  store i8 %121, ptr %_0, align 1, !dbg !7127
  br label %bb155, !dbg !7127

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_94 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h2d29e50ff17dabaaE"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_94, label %bb102, label %bb111, !dbg !7106

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !7107
  br i1 %_85, label %bb96, label %bb92, !dbg !7107

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !7108
  %124 = zext i1 %123 to i8, !dbg !7108
  store i8 %124, ptr %_86, align 1, !dbg !7108
  %125 = load i8, ptr %_86, align 1, !dbg !7108, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !7108
  %_89 = zext i1 %126 to i64, !dbg !7108
  %127 = icmp eq i64 %_89, 0, !dbg !7108
  br i1 %127, label %bb96, label %bb95, !dbg !7108

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f7d8bfadf9baee29aaa910e129a0e64d, i64 29) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !7110
  %129 = zext i1 %128 to i8, !dbg !7110
  store i8 %129, ptr %_90, align 1, !dbg !7110
  %130 = load i8, ptr %_90, align 1, !dbg !7110, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !7110
  %_93 = zext i1 %131 to i64, !dbg !7110
  %132 = icmp eq i64 %_93, 0, !dbg !7110
  br i1 %132, label %bb100, label %bb99, !dbg !7110

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7128
  %134 = zext i1 %133 to i8, !dbg !7128
  store i8 %134, ptr %_0, align 1, !dbg !7128
  br label %bb155, !dbg !7128

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7129
  %136 = zext i1 %135 to i8, !dbg !7129
  store i8 %136, ptr %_0, align 1, !dbg !7129
  br label %bb155, !dbg !7129

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_104 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17hef97698cb725211eE"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_104, label %bb113, label %bb122, !dbg !7106

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !7107
  br i1 %_95, label %bb107, label %bb103, !dbg !7107

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !7108
  %139 = zext i1 %138 to i8, !dbg !7108
  store i8 %139, ptr %_96, align 1, !dbg !7108
  %140 = load i8, ptr %_96, align 1, !dbg !7108, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !7108
  %_99 = zext i1 %141 to i64, !dbg !7108
  %142 = icmp eq i64 %_99, 0, !dbg !7108
  br i1 %142, label %bb107, label %bb106, !dbg !7108

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_5be5ea04cc5cae854de752ee6fc0b1f7, i64 30) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !7110
  %144 = zext i1 %143 to i8, !dbg !7110
  store i8 %144, ptr %_100, align 1, !dbg !7110
  %145 = load i8, ptr %_100, align 1, !dbg !7110, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !7110
  %_103 = zext i1 %146 to i64, !dbg !7110
  %147 = icmp eq i64 %_103, 0, !dbg !7110
  br i1 %147, label %bb111, label %bb110, !dbg !7110

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7130
  %149 = zext i1 %148 to i8, !dbg !7130
  store i8 %149, ptr %_0, align 1, !dbg !7130
  br label %bb155, !dbg !7130

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7131
  %151 = zext i1 %150 to i8, !dbg !7131
  store i8 %151, ptr %_0, align 1, !dbg !7131
  br label %bb155, !dbg !7131

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h0c6ba1f92fb99046E"(ptr align 8 %self) #8, !dbg !7106
  br i1 %_114, label %bb124, label %bb133, !dbg !7106

bb113:                                            ; preds = %bb111
  %152 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_105 = trunc i8 %152 to i1, !dbg !7107
  br i1 %_105, label %bb118, label %bb114, !dbg !7107

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %153 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !7108
  %154 = zext i1 %153 to i8, !dbg !7108
  store i8 %154, ptr %_106, align 1, !dbg !7108
  %155 = load i8, ptr %_106, align 1, !dbg !7108, !range !777, !noundef !18
  %156 = trunc i8 %155 to i1, !dbg !7108
  %_109 = zext i1 %156 to i64, !dbg !7108
  %157 = icmp eq i64 %_109, 0, !dbg !7108
  br i1 %157, label %bb118, label %bb117, !dbg !7108

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_acbe4e59274e5d7b6fea0de428eccbfd, i64 31) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !7110
  %159 = zext i1 %158 to i8, !dbg !7110
  store i8 %159, ptr %_110, align 1, !dbg !7110
  %160 = load i8, ptr %_110, align 1, !dbg !7110, !range !777, !noundef !18
  %161 = trunc i8 %160 to i1, !dbg !7110
  %_113 = zext i1 %161 to i64, !dbg !7110
  %162 = icmp eq i64 %_113, 0, !dbg !7110
  br i1 %162, label %bb122, label %bb121, !dbg !7110

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7132
  %164 = zext i1 %163 to i8, !dbg !7132
  store i8 %164, ptr %_0, align 1, !dbg !7132
  br label %bb155, !dbg !7132

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %165 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7133
  %166 = zext i1 %165 to i8, !dbg !7133
  store i8 %166, ptr %_0, align 1, !dbg !7133
  br label %bb155, !dbg !7133

bb133:                                            ; preds = %bb129, %bb122
  %_125 = load i64, ptr %self, align 8, !dbg !7134, !noundef !18
; call x86_64::registers::debug::Dr7Flags::all
  %167 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h9f86c83d0982c01fE() #8, !dbg !7135
  store i64 %167, ptr %_129, align 8, !dbg !7135
; call x86_64::registers::debug::Dr7Flags::bits
  %_127 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7566c46f128b625eE(ptr align 8 %_129) #8, !dbg !7135
  %_126 = xor i64 %_127, -1, !dbg !7136
  %168 = and i64 %_125, %_126, !dbg !7134
  store i64 %168, ptr %extra_bits, align 8, !dbg !7134
  %_130 = load i64, ptr %extra_bits, align 8, !dbg !7137, !noundef !18
  %169 = icmp eq i64 %_130, 0, !dbg !7137
  br i1 %169, label %bb149, label %bb136, !dbg !7137

bb124:                                            ; preds = %bb122
  %170 = load i8, ptr %first, align 1, !dbg !7107, !range !777, !noundef !18
  %_115 = trunc i8 %170 to i1, !dbg !7107
  br i1 %_115, label %bb129, label %bb125, !dbg !7107

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7108
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %171 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_117) #8, !dbg !7108
  %172 = zext i1 %171 to i8, !dbg !7108
  store i8 %172, ptr %_116, align 1, !dbg !7108
  %173 = load i8, ptr %_116, align 1, !dbg !7108, !range !777, !noundef !18
  %174 = trunc i8 %173 to i1, !dbg !7108
  %_119 = zext i1 %174 to i64, !dbg !7108
  %175 = icmp eq i64 %_119, 0, !dbg !7108
  br i1 %175, label %bb129, label %bb128, !dbg !7108

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !7109
; call core::fmt::Formatter::write_str
  %_121 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_1de5b8b60713a8c97fab0cf672607e09, i64 21) #8, !dbg !7110
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %176 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_121) #8, !dbg !7110
  %177 = zext i1 %176 to i8, !dbg !7110
  store i8 %177, ptr %_120, align 1, !dbg !7110
  %178 = load i8, ptr %_120, align 1, !dbg !7110, !range !777, !noundef !18
  %179 = trunc i8 %178 to i1, !dbg !7110
  %_123 = zext i1 %179 to i64, !dbg !7110
  %180 = icmp eq i64 %_123, 0, !dbg !7110
  br i1 %180, label %bb133, label %bb132, !dbg !7110

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7138
  %182 = zext i1 %181 to i8, !dbg !7138
  store i8 %182, ptr %_0, align 1, !dbg !7138
  br label %bb155, !dbg !7138

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7139
  %184 = zext i1 %183 to i8, !dbg !7139
  store i8 %184, ptr %_0, align 1, !dbg !7139
  br label %bb155, !dbg !7139

bb149:                                            ; preds = %bb144, %bb133
  %185 = load i8, ptr %first, align 1, !dbg !7140, !range !777, !noundef !18
  %_144 = trunc i8 %185 to i1, !dbg !7140
  br i1 %_144, label %bb150, label %bb154, !dbg !7140

bb136:                                            ; preds = %bb133
  %186 = load i8, ptr %first, align 1, !dbg !7141, !range !777, !noundef !18
  %_131 = trunc i8 %186 to i1, !dbg !7141
  br i1 %_131, label %bb141, label %bb137, !dbg !7141

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7142
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %187 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_133) #8, !dbg !7142
  %188 = zext i1 %187 to i8, !dbg !7142
  store i8 %188, ptr %_132, align 1, !dbg !7142
  %189 = load i8, ptr %_132, align 1, !dbg !7142, !range !777, !noundef !18
  %190 = trunc i8 %189 to i1, !dbg !7142
  %_135 = zext i1 %190 to i64, !dbg !7142
  %191 = icmp eq i64 %_135, 0, !dbg !7142
  br i1 %191, label %bb141, label %bb140, !dbg !7142

bb141:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %first, align 1, !dbg !7143
; call core::fmt::Formatter::write_str
  %_137 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !7144
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %192 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_137) #8, !dbg !7144
  %193 = zext i1 %192 to i8, !dbg !7144
  store i8 %193, ptr %_136, align 1, !dbg !7144
  %194 = load i8, ptr %_136, align 1, !dbg !7144, !range !777, !noundef !18
  %195 = trunc i8 %194 to i1, !dbg !7144
  %_139 = zext i1 %195 to i64, !dbg !7144
  %196 = icmp eq i64 %_139, 0, !dbg !7144
  br i1 %196, label %bb144, label %bb145, !dbg !7144

bb140:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %197 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7145
  %198 = zext i1 %197 to i8, !dbg !7145
  store i8 %198, ptr %_0, align 1, !dbg !7145
  br label %bb155, !dbg !7145

bb144:                                            ; preds = %bb141
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_141 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !7146
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_141) #8, !dbg !7146
  %200 = zext i1 %199 to i8, !dbg !7146
  store i8 %200, ptr %_140, align 1, !dbg !7146
  %201 = load i8, ptr %_140, align 1, !dbg !7146, !range !777, !noundef !18
  %202 = trunc i8 %201 to i1, !dbg !7146
  %_143 = zext i1 %202 to i64, !dbg !7146
  %203 = icmp eq i64 %_143, 0, !dbg !7146
  br i1 %203, label %bb149, label %bb148, !dbg !7146

bb145:                                            ; preds = %bb141
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %204 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7147
  %205 = zext i1 %204 to i8, !dbg !7147
  store i8 %205, ptr %_0, align 1, !dbg !7147
  br label %bb155, !dbg !7147

bb148:                                            ; preds = %bb144
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %206 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7148
  %207 = zext i1 %206 to i8, !dbg !7148
  store i8 %207, ptr %_0, align 1, !dbg !7148
  br label %bb155, !dbg !7148

bb154:                                            ; preds = %bb150, %bb149
  store i8 0, ptr %_0, align 1, !dbg !7149
  br label %bb155, !dbg !7112

bb150:                                            ; preds = %bb149
; call core::fmt::Formatter::write_str
  %_146 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !7150
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %208 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_146) #8, !dbg !7150
  %209 = zext i1 %208 to i8, !dbg !7150
  store i8 %209, ptr %_145, align 1, !dbg !7150
  %210 = load i8, ptr %_145, align 1, !dbg !7150, !range !777, !noundef !18
  %211 = trunc i8 %210 to i1, !dbg !7150
  %_148 = zext i1 %211 to i64, !dbg !7150
  %212 = icmp eq i64 %_148, 0, !dbg !7150
  br i1 %212, label %bb154, label %bb153, !dbg !7150

bb153:                                            ; preds = %bb150
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %213 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_f23d42fe0432432f50e33e160e92f1e4) #8, !dbg !7151
  %214 = zext i1 %213 to i8, !dbg !7151
  store i8 %214, ptr %_0, align 1, !dbg !7151
  br label %bb155, !dbg !7151

bb6:                                              ; No predecessors!
  unreachable, !dbg !7108
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1270e25c9e5a46c1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7152 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7155, metadata !DIExpression()), !dbg !7157
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7156, metadata !DIExpression()), !dbg !7158
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7159
  ret i1 %_0, !dbg !7160
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd8ffda01995026c3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7161 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7164, metadata !DIExpression()), !dbg !7166
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7165, metadata !DIExpression()), !dbg !7167
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7168
  ret i1 %_0, !dbg !7169
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h076b5d4e031d7219E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7170 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7173, metadata !DIExpression()), !dbg !7175
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7174, metadata !DIExpression()), !dbg !7176
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7177
  ret i1 %_0, !dbg !7178
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hb091141bfede0c4fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7179 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7182, metadata !DIExpression()), !dbg !7184
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7183, metadata !DIExpression()), !dbg !7185
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7186
  ret i1 %_0, !dbg !7187
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h9f86c83d0982c01fE() unnamed_addr #0 !dbg !7188 {
start:
  %_0 = alloca i64, align 8
  store i64 11263, ptr %_0, align 8, !dbg !7192
  %0 = load i64, ptr %_0, align 8, !dbg !7193, !noundef !18
  ret i64 %0, !dbg !7193
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h7566c46f128b625eE(ptr align 8 %self) unnamed_addr #0 !dbg !7194 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7199, metadata !DIExpression()), !dbg !7200
  %_0 = load i64, ptr %self, align 8, !dbg !7201, !noundef !18
  ret i64 %_0, !dbg !7202
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h2577851f3a0a5353E"(ptr align 8 %self) unnamed_addr #0 !dbg !7203 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7209, metadata !DIExpression()), !dbg !7211
  br i1 false, label %bb1, label %bb3, !dbg !7211

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7211, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7211
  br i1 %0, label %bb3, label %bb2, !dbg !7211

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7211, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !7211
  %1 = icmp eq i64 %_5, 1, !dbg !7211
  %2 = zext i1 %1 to i8, !dbg !7211
  store i8 %2, ptr %_0, align 1, !dbg !7211
  br label %bb4, !dbg !7211

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7211
  br label %bb4, !dbg !7211

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7212, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7212
  ret i1 %4, !dbg !7212
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h9fae6015fce81c0aE"(ptr align 8 %self) unnamed_addr #0 !dbg !7213 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7215, metadata !DIExpression()), !dbg !7217
  br i1 false, label %bb1, label %bb3, !dbg !7217

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7217, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7217
  br i1 %0, label %bb3, label %bb2, !dbg !7217

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7217, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !7217
  %1 = icmp eq i64 %_5, 4, !dbg !7217
  %2 = zext i1 %1 to i8, !dbg !7217
  store i8 %2, ptr %_0, align 1, !dbg !7217
  br label %bb4, !dbg !7217

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7217
  br label %bb4, !dbg !7217

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7218, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7218
  ret i1 %4, !dbg !7218
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h1230d328e7c6bfacE"(ptr align 8 %self) unnamed_addr #0 !dbg !7219 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7221, metadata !DIExpression()), !dbg !7223
  br i1 false, label %bb1, label %bb3, !dbg !7223

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7223, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7223
  br i1 %0, label %bb3, label %bb2, !dbg !7223

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7223, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !7223
  %1 = icmp eq i64 %_5, 16, !dbg !7223
  %2 = zext i1 %1 to i8, !dbg !7223
  store i8 %2, ptr %_0, align 1, !dbg !7223
  br label %bb4, !dbg !7223

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7223
  br label %bb4, !dbg !7223

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7224, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7224
  ret i1 %4, !dbg !7224
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hd78635b0692e69bbE"(ptr align 8 %self) unnamed_addr #0 !dbg !7225 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7227, metadata !DIExpression()), !dbg !7229
  br i1 false, label %bb1, label %bb3, !dbg !7229

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7229, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7229
  br i1 %0, label %bb3, label %bb2, !dbg !7229

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7229, !noundef !18
  %_5 = and i64 %_6, 64, !dbg !7229
  %1 = icmp eq i64 %_5, 64, !dbg !7229
  %2 = zext i1 %1 to i8, !dbg !7229
  store i8 %2, ptr %_0, align 1, !dbg !7229
  br label %bb4, !dbg !7229

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7229
  br label %bb4, !dbg !7229

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7230, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7230
  ret i1 %4, !dbg !7230
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17he29cfdb3ac0c84a1E"(ptr align 8 %self) unnamed_addr #0 !dbg !7231 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7233, metadata !DIExpression()), !dbg !7235
  br i1 false, label %bb1, label %bb3, !dbg !7235

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7235, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7235
  br i1 %0, label %bb3, label %bb2, !dbg !7235

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7235, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !7235
  %1 = icmp eq i64 %_5, 2, !dbg !7235
  %2 = zext i1 %1 to i8, !dbg !7235
  store i8 %2, ptr %_0, align 1, !dbg !7235
  br label %bb4, !dbg !7235

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7235
  br label %bb4, !dbg !7235

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7236, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7236
  ret i1 %4, !dbg !7236
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h6951e3266ee5e5f7E"(ptr align 8 %self) unnamed_addr #0 !dbg !7237 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7239, metadata !DIExpression()), !dbg !7241
  br i1 false, label %bb1, label %bb3, !dbg !7241

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7241, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7241
  br i1 %0, label %bb3, label %bb2, !dbg !7241

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7241, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !7241
  %1 = icmp eq i64 %_5, 8, !dbg !7241
  %2 = zext i1 %1 to i8, !dbg !7241
  store i8 %2, ptr %_0, align 1, !dbg !7241
  br label %bb4, !dbg !7241

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7241
  br label %bb4, !dbg !7241

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7242, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7242
  ret i1 %4, !dbg !7242
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h0f97c7384575535dE"(ptr align 8 %self) unnamed_addr #0 !dbg !7243 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7245, metadata !DIExpression()), !dbg !7247
  br i1 false, label %bb1, label %bb3, !dbg !7247

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7247, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7247
  br i1 %0, label %bb3, label %bb2, !dbg !7247

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7247, !noundef !18
  %_5 = and i64 %_6, 32, !dbg !7247
  %1 = icmp eq i64 %_5, 32, !dbg !7247
  %2 = zext i1 %1 to i8, !dbg !7247
  store i8 %2, ptr %_0, align 1, !dbg !7247
  br label %bb4, !dbg !7247

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7247
  br label %bb4, !dbg !7247

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7248, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7248
  ret i1 %4, !dbg !7248
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h24c511c212704dd5E"(ptr align 8 %self) unnamed_addr #0 !dbg !7249 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7251, metadata !DIExpression()), !dbg !7253
  br i1 false, label %bb1, label %bb3, !dbg !7253

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7253, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7253
  br i1 %0, label %bb3, label %bb2, !dbg !7253

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7253, !noundef !18
  %_5 = and i64 %_6, 128, !dbg !7253
  %1 = icmp eq i64 %_5, 128, !dbg !7253
  %2 = zext i1 %1 to i8, !dbg !7253
  store i8 %2, ptr %_0, align 1, !dbg !7253
  br label %bb4, !dbg !7253

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7253
  br label %bb4, !dbg !7253

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7254, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7254
  ret i1 %4, !dbg !7254
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hce87b0461397571fE"(ptr align 8 %self) unnamed_addr #0 !dbg !7255 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7257, metadata !DIExpression()), !dbg !7259
  br i1 false, label %bb1, label %bb3, !dbg !7259

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7259, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7259
  br i1 %0, label %bb3, label %bb2, !dbg !7259

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7259, !noundef !18
  %_5 = and i64 %_6, 256, !dbg !7259
  %1 = icmp eq i64 %_5, 256, !dbg !7259
  %2 = zext i1 %1 to i8, !dbg !7259
  store i8 %2, ptr %_0, align 1, !dbg !7259
  br label %bb4, !dbg !7259

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7259
  br label %bb4, !dbg !7259

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7260, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7260
  ret i1 %4, !dbg !7260
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h2d29e50ff17dabaaE"(ptr align 8 %self) unnamed_addr #0 !dbg !7261 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7263, metadata !DIExpression()), !dbg !7265
  br i1 false, label %bb1, label %bb3, !dbg !7265

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7265, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7265
  br i1 %0, label %bb3, label %bb2, !dbg !7265

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7265, !noundef !18
  %_5 = and i64 %_6, 512, !dbg !7265
  %1 = icmp eq i64 %_5, 512, !dbg !7265
  %2 = zext i1 %1 to i8, !dbg !7265
  store i8 %2, ptr %_0, align 1, !dbg !7265
  br label %bb4, !dbg !7265

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7265
  br label %bb4, !dbg !7265

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7266, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7266
  ret i1 %4, !dbg !7266
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17hef97698cb725211eE"(ptr align 8 %self) unnamed_addr #0 !dbg !7267 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7269, metadata !DIExpression()), !dbg !7271
  br i1 false, label %bb1, label %bb3, !dbg !7271

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7271, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7271
  br i1 %0, label %bb3, label %bb2, !dbg !7271

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7271, !noundef !18
  %_5 = and i64 %_6, 2048, !dbg !7271
  %1 = icmp eq i64 %_5, 2048, !dbg !7271
  %2 = zext i1 %1 to i8, !dbg !7271
  store i8 %2, ptr %_0, align 1, !dbg !7271
  br label %bb4, !dbg !7271

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7271
  br label %bb4, !dbg !7271

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7272, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7272
  ret i1 %4, !dbg !7272
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h0c6ba1f92fb99046E"(ptr align 8 %self) unnamed_addr #0 !dbg !7273 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7275, metadata !DIExpression()), !dbg !7277
  br i1 false, label %bb1, label %bb3, !dbg !7277

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7277, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7277
  br i1 %0, label %bb3, label %bb2, !dbg !7277

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7277, !noundef !18
  %_5 = and i64 %_6, 8192, !dbg !7277
  %1 = icmp eq i64 %_5, 8192, !dbg !7277
  %2 = zext i1 %1 to i8, !dbg !7277
  store i8 %2, ptr %_0, align 1, !dbg !7277
  br label %bb4, !dbg !7277

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7277
  br label %bb4, !dbg !7277

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7278, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7278
  ret i1 %4, !dbg !7278
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hb36b7fcbb883c7faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7279 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_105 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_89 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !7293, metadata !DIExpression()), !dbg !7375
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !7295, metadata !DIExpression()), !dbg !7376
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !7297, metadata !DIExpression()), !dbg !7377
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !7299, metadata !DIExpression()), !dbg !7378
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !7301, metadata !DIExpression()), !dbg !7379
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !7303, metadata !DIExpression()), !dbg !7380
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !7305, metadata !DIExpression()), !dbg !7381
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !7307, metadata !DIExpression()), !dbg !7382
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !7309, metadata !DIExpression()), !dbg !7383
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !7311, metadata !DIExpression()), !dbg !7384
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !7313, metadata !DIExpression()), !dbg !7385
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !7315, metadata !DIExpression()), !dbg !7386
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !7317, metadata !DIExpression()), !dbg !7387
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !7319, metadata !DIExpression()), !dbg !7388
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !7321, metadata !DIExpression()), !dbg !7389
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !7323, metadata !DIExpression()), !dbg !7390
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !7325, metadata !DIExpression()), !dbg !7391
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !7327, metadata !DIExpression()), !dbg !7392
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !7329, metadata !DIExpression()), !dbg !7393
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !7331, metadata !DIExpression()), !dbg !7394
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !7333, metadata !DIExpression()), !dbg !7395
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !7335, metadata !DIExpression()), !dbg !7396
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !7337, metadata !DIExpression()), !dbg !7397
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !7339, metadata !DIExpression()), !dbg !7398
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !7341, metadata !DIExpression()), !dbg !7399
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !7343, metadata !DIExpression()), !dbg !7400
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !7345, metadata !DIExpression()), !dbg !7401
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !7347, metadata !DIExpression()), !dbg !7402
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !7349, metadata !DIExpression()), !dbg !7403
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !7351, metadata !DIExpression()), !dbg !7404
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !7353, metadata !DIExpression()), !dbg !7405
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !7355, metadata !DIExpression()), !dbg !7406
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !7359, metadata !DIExpression()), !dbg !7407
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !7361, metadata !DIExpression()), !dbg !7408
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !7363, metadata !DIExpression()), !dbg !7409
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !7365, metadata !DIExpression()), !dbg !7410
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !7367, metadata !DIExpression()), !dbg !7411
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !7369, metadata !DIExpression()), !dbg !7412
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !7371, metadata !DIExpression()), !dbg !7413
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !7373, metadata !DIExpression()), !dbg !7414
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !7414
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7289, metadata !DIExpression()), !dbg !7415
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !7414
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7290, metadata !DIExpression()), !dbg !7416
  call void @llvm.dbg.declare(metadata ptr %first, metadata !7291, metadata !DIExpression()), !dbg !7417
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !7357, metadata !DIExpression()), !dbg !7418
  store i8 1, ptr %first, align 1, !dbg !7419
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17he488b27489fe1731E"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_4, label %bb2, label %bb12, !dbg !7420

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_14 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h9beae84082c3dd5aE"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_14, label %bb14, label %bb23, !dbg !7420

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !7421
  br i1 %_5, label %bb8, label %bb3, !dbg !7421

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !7422
  %2 = zext i1 %1 to i8, !dbg !7422
  store i8 %2, ptr %_6, align 1, !dbg !7422
  %3 = load i8, ptr %_6, align 1, !dbg !7422, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7422
  %_9 = zext i1 %4 to i64, !dbg !7422
  %5 = icmp eq i64 %_9, 0, !dbg !7422
  br i1 %5, label %bb8, label %bb7, !dbg !7422

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_ceb3075fefa236549f114873fb6322c5, i64 22) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !7424
  %7 = zext i1 %6 to i8, !dbg !7424
  store i8 %7, ptr %_10, align 1, !dbg !7424
  %8 = load i8, ptr %_10, align 1, !dbg !7424, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !7424
  %_13 = zext i1 %9 to i64, !dbg !7424
  %10 = icmp eq i64 %_13, 0, !dbg !7424
  br i1 %10, label %bb12, label %bb11, !dbg !7424

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7425
  %12 = zext i1 %11 to i8, !dbg !7425
  store i8 %12, ptr %_0, align 1, !dbg !7425
  br label %bb111, !dbg !7425

bb111:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb101, %bb104, %bb109, %bb110, %bb96, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !7426, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !7426
  ret i1 %14, !dbg !7426

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7427
  %16 = zext i1 %15 to i8, !dbg !7427
  store i8 %16, ptr %_0, align 1, !dbg !7427
  br label %bb111, !dbg !7427

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_24 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17hfe86d006607b1de9E"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_24, label %bb25, label %bb34, !dbg !7420

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !7421
  br i1 %_15, label %bb19, label %bb15, !dbg !7421

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !7422
  %19 = zext i1 %18 to i8, !dbg !7422
  store i8 %19, ptr %_16, align 1, !dbg !7422
  %20 = load i8, ptr %_16, align 1, !dbg !7422, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !7422
  %_19 = zext i1 %21 to i64, !dbg !7422
  %22 = icmp eq i64 %_19, 0, !dbg !7422
  br i1 %22, label %bb19, label %bb18, !dbg !7422

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_23183917709bfb7b18e2b27e64795080, i64 16) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !7424
  %24 = zext i1 %23 to i8, !dbg !7424
  store i8 %24, ptr %_20, align 1, !dbg !7424
  %25 = load i8, ptr %_20, align 1, !dbg !7424, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !7424
  %_23 = zext i1 %26 to i64, !dbg !7424
  %27 = icmp eq i64 %_23, 0, !dbg !7424
  br i1 %27, label %bb23, label %bb22, !dbg !7424

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7428
  %29 = zext i1 %28 to i8, !dbg !7428
  store i8 %29, ptr %_0, align 1, !dbg !7428
  br label %bb111, !dbg !7428

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7429
  %31 = zext i1 %30 to i8, !dbg !7429
  store i8 %31, ptr %_0, align 1, !dbg !7429
  br label %bb111, !dbg !7429

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_34 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h8b8c9903644c2e2fE"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_34, label %bb36, label %bb45, !dbg !7420

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !7421
  br i1 %_25, label %bb30, label %bb26, !dbg !7421

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !7422
  %34 = zext i1 %33 to i8, !dbg !7422
  store i8 %34, ptr %_26, align 1, !dbg !7422
  %35 = load i8, ptr %_26, align 1, !dbg !7422, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !7422
  %_29 = zext i1 %36 to i64, !dbg !7422
  %37 = icmp eq i64 %_29, 0, !dbg !7422
  br i1 %37, label %bb30, label %bb29, !dbg !7422

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_00edffb2880c63885c07b8b63d984171, i64 16) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !7424
  %39 = zext i1 %38 to i8, !dbg !7424
  store i8 %39, ptr %_30, align 1, !dbg !7424
  %40 = load i8, ptr %_30, align 1, !dbg !7424, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !7424
  %_33 = zext i1 %41 to i64, !dbg !7424
  %42 = icmp eq i64 %_33, 0, !dbg !7424
  br i1 %42, label %bb34, label %bb33, !dbg !7424

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7430
  %44 = zext i1 %43 to i8, !dbg !7430
  store i8 %44, ptr %_0, align 1, !dbg !7430
  br label %bb111, !dbg !7430

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7431
  %46 = zext i1 %45 to i8, !dbg !7431
  store i8 %46, ptr %_0, align 1, !dbg !7431
  br label %bb111, !dbg !7431

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_44 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h001513420f086c0aE"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_44, label %bb47, label %bb56, !dbg !7420

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !7421
  br i1 %_35, label %bb41, label %bb37, !dbg !7421

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !7422
  %49 = zext i1 %48 to i8, !dbg !7422
  store i8 %49, ptr %_36, align 1, !dbg !7422
  %50 = load i8, ptr %_36, align 1, !dbg !7422, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !7422
  %_39 = zext i1 %51 to i64, !dbg !7422
  %52 = icmp eq i64 %_39, 0, !dbg !7422
  br i1 %52, label %bb41, label %bb40, !dbg !7422

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a49000a8806776ae52fbedb9a2638ec9, i64 17) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !7424
  %54 = zext i1 %53 to i8, !dbg !7424
  store i8 %54, ptr %_40, align 1, !dbg !7424
  %55 = load i8, ptr %_40, align 1, !dbg !7424, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !7424
  %_43 = zext i1 %56 to i64, !dbg !7424
  %57 = icmp eq i64 %_43, 0, !dbg !7424
  br i1 %57, label %bb45, label %bb44, !dbg !7424

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7432
  %59 = zext i1 %58 to i8, !dbg !7432
  store i8 %59, ptr %_0, align 1, !dbg !7432
  br label %bb111, !dbg !7432

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7433
  %61 = zext i1 %60 to i8, !dbg !7433
  store i8 %61, ptr %_0, align 1, !dbg !7433
  br label %bb111, !dbg !7433

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_54 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hb66b9203ef27fb0aE"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_54, label %bb58, label %bb67, !dbg !7420

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !7421
  br i1 %_45, label %bb52, label %bb48, !dbg !7421

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !7422
  %64 = zext i1 %63 to i8, !dbg !7422
  store i8 %64, ptr %_46, align 1, !dbg !7422
  %65 = load i8, ptr %_46, align 1, !dbg !7422, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !7422
  %_49 = zext i1 %66 to i64, !dbg !7422
  %67 = icmp eq i64 %_49, 0, !dbg !7422
  br i1 %67, label %bb52, label %bb51, !dbg !7422

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_c5961b0ae9ae4a08564a612c72baa76c, i64 29) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !7424
  %69 = zext i1 %68 to i8, !dbg !7424
  store i8 %69, ptr %_50, align 1, !dbg !7424
  %70 = load i8, ptr %_50, align 1, !dbg !7424, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !7424
  %_53 = zext i1 %71 to i64, !dbg !7424
  %72 = icmp eq i64 %_53, 0, !dbg !7424
  br i1 %72, label %bb56, label %bb55, !dbg !7424

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7434
  %74 = zext i1 %73 to i8, !dbg !7434
  store i8 %74, ptr %_0, align 1, !dbg !7434
  br label %bb111, !dbg !7434

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7435
  %76 = zext i1 %75 to i8, !dbg !7435
  store i8 %76, ptr %_0, align 1, !dbg !7435
  br label %bb111, !dbg !7435

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_64 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17hb73a80137a2cb709E"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_64, label %bb69, label %bb78, !dbg !7420

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !7421
  br i1 %_55, label %bb63, label %bb59, !dbg !7421

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !7422
  %79 = zext i1 %78 to i8, !dbg !7422
  store i8 %79, ptr %_56, align 1, !dbg !7422
  %80 = load i8, ptr %_56, align 1, !dbg !7422, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !7422
  %_59 = zext i1 %81 to i64, !dbg !7422
  %82 = icmp eq i64 %_59, 0, !dbg !7422
  br i1 %82, label %bb63, label %bb62, !dbg !7422

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4ae9b5b462839d60c41327e34c2f0e10, i64 30) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !7424
  %84 = zext i1 %83 to i8, !dbg !7424
  store i8 %84, ptr %_60, align 1, !dbg !7424
  %85 = load i8, ptr %_60, align 1, !dbg !7424, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !7424
  %_63 = zext i1 %86 to i64, !dbg !7424
  %87 = icmp eq i64 %_63, 0, !dbg !7424
  br i1 %87, label %bb67, label %bb66, !dbg !7424

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7436
  %89 = zext i1 %88 to i8, !dbg !7436
  store i8 %89, ptr %_0, align 1, !dbg !7436
  br label %bb111, !dbg !7436

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7437
  %91 = zext i1 %90 to i8, !dbg !7437
  store i8 %91, ptr %_0, align 1, !dbg !7437
  br label %bb111, !dbg !7437

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_74 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17he593f09c6fba90a4E"(ptr align 8 %self) #8, !dbg !7420
  br i1 %_74, label %bb80, label %bb89, !dbg !7420

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !7421
  br i1 %_65, label %bb74, label %bb70, !dbg !7421

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !7422
  %94 = zext i1 %93 to i8, !dbg !7422
  store i8 %94, ptr %_66, align 1, !dbg !7422
  %95 = load i8, ptr %_66, align 1, !dbg !7422, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !7422
  %_69 = zext i1 %96 to i64, !dbg !7422
  %97 = icmp eq i64 %_69, 0, !dbg !7422
  br i1 %97, label %bb74, label %bb73, !dbg !7422

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_85cca595269f62c6435ecb629d2c0750, i64 19) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !7424
  %99 = zext i1 %98 to i8, !dbg !7424
  store i8 %99, ptr %_70, align 1, !dbg !7424
  %100 = load i8, ptr %_70, align 1, !dbg !7424, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !7424
  %_73 = zext i1 %101 to i64, !dbg !7424
  %102 = icmp eq i64 %_73, 0, !dbg !7424
  br i1 %102, label %bb78, label %bb77, !dbg !7424

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7438
  %104 = zext i1 %103 to i8, !dbg !7438
  store i8 %104, ptr %_0, align 1, !dbg !7438
  br label %bb111, !dbg !7438

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7439
  %106 = zext i1 %105 to i8, !dbg !7439
  store i8 %106, ptr %_0, align 1, !dbg !7439
  br label %bb111, !dbg !7439

bb89:                                             ; preds = %bb85, %bb78
  %_85 = load i64, ptr %self, align 8, !dbg !7440, !noundef !18
; call x86_64::registers::model_specific::EferFlags::all
  %107 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17he3c94fd3d44f99a6E() #8, !dbg !7441
  store i64 %107, ptr %_89, align 8, !dbg !7441
; call x86_64::registers::model_specific::EferFlags::bits
  %_87 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h6ca6660b3bda49c2E(ptr align 8 %_89) #8, !dbg !7441
  %_86 = xor i64 %_87, -1, !dbg !7442
  %108 = and i64 %_85, %_86, !dbg !7440
  store i64 %108, ptr %extra_bits, align 8, !dbg !7440
  %_90 = load i64, ptr %extra_bits, align 8, !dbg !7443, !noundef !18
  %109 = icmp eq i64 %_90, 0, !dbg !7443
  br i1 %109, label %bb105, label %bb92, !dbg !7443

bb80:                                             ; preds = %bb78
  %110 = load i8, ptr %first, align 1, !dbg !7421, !range !777, !noundef !18
  %_75 = trunc i8 %110 to i1, !dbg !7421
  br i1 %_75, label %bb85, label %bb81, !dbg !7421

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7422
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %111 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !7422
  %112 = zext i1 %111 to i8, !dbg !7422
  store i8 %112, ptr %_76, align 1, !dbg !7422
  %113 = load i8, ptr %_76, align 1, !dbg !7422, !range !777, !noundef !18
  %114 = trunc i8 %113 to i1, !dbg !7422
  %_79 = zext i1 %114 to i64, !dbg !7422
  %115 = icmp eq i64 %_79, 0, !dbg !7422
  br i1 %115, label %bb85, label %bb84, !dbg !7422

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !7423
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_53cb917c5379fcf43f5faa3b3b79e7e8, i64 27) #8, !dbg !7424
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %116 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !7424
  %117 = zext i1 %116 to i8, !dbg !7424
  store i8 %117, ptr %_80, align 1, !dbg !7424
  %118 = load i8, ptr %_80, align 1, !dbg !7424, !range !777, !noundef !18
  %119 = trunc i8 %118 to i1, !dbg !7424
  %_83 = zext i1 %119 to i64, !dbg !7424
  %120 = icmp eq i64 %_83, 0, !dbg !7424
  br i1 %120, label %bb89, label %bb88, !dbg !7424

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7444
  %122 = zext i1 %121 to i8, !dbg !7444
  store i8 %122, ptr %_0, align 1, !dbg !7444
  br label %bb111, !dbg !7444

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7445
  %124 = zext i1 %123 to i8, !dbg !7445
  store i8 %124, ptr %_0, align 1, !dbg !7445
  br label %bb111, !dbg !7445

bb105:                                            ; preds = %bb100, %bb89
  %125 = load i8, ptr %first, align 1, !dbg !7446, !range !777, !noundef !18
  %_104 = trunc i8 %125 to i1, !dbg !7446
  br i1 %_104, label %bb106, label %bb110, !dbg !7446

bb92:                                             ; preds = %bb89
  %126 = load i8, ptr %first, align 1, !dbg !7447, !range !777, !noundef !18
  %_91 = trunc i8 %126 to i1, !dbg !7447
  br i1 %_91, label %bb97, label %bb93, !dbg !7447

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7448
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %127 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_93) #8, !dbg !7448
  %128 = zext i1 %127 to i8, !dbg !7448
  store i8 %128, ptr %_92, align 1, !dbg !7448
  %129 = load i8, ptr %_92, align 1, !dbg !7448, !range !777, !noundef !18
  %130 = trunc i8 %129 to i1, !dbg !7448
  %_95 = zext i1 %130 to i64, !dbg !7448
  %131 = icmp eq i64 %_95, 0, !dbg !7448
  br i1 %131, label %bb97, label %bb96, !dbg !7448

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !7449
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !7450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %132 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !7450
  %133 = zext i1 %132 to i8, !dbg !7450
  store i8 %133, ptr %_96, align 1, !dbg !7450
  %134 = load i8, ptr %_96, align 1, !dbg !7450, !range !777, !noundef !18
  %135 = trunc i8 %134 to i1, !dbg !7450
  %_99 = zext i1 %135 to i64, !dbg !7450
  %136 = icmp eq i64 %_99, 0, !dbg !7450
  br i1 %136, label %bb100, label %bb101, !dbg !7450

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %137 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7451
  %138 = zext i1 %137 to i8, !dbg !7451
  store i8 %138, ptr %_0, align 1, !dbg !7451
  br label %bb111, !dbg !7451

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_101 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !7452
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !7452
  %140 = zext i1 %139 to i8, !dbg !7452
  store i8 %140, ptr %_100, align 1, !dbg !7452
  %141 = load i8, ptr %_100, align 1, !dbg !7452, !range !777, !noundef !18
  %142 = trunc i8 %141 to i1, !dbg !7452
  %_103 = zext i1 %142 to i64, !dbg !7452
  %143 = icmp eq i64 %_103, 0, !dbg !7452
  br i1 %143, label %bb105, label %bb104, !dbg !7452

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %144 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7453
  %145 = zext i1 %144 to i8, !dbg !7453
  store i8 %145, ptr %_0, align 1, !dbg !7453
  br label %bb111, !dbg !7453

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7454
  %147 = zext i1 %146 to i8, !dbg !7454
  store i8 %147, ptr %_0, align 1, !dbg !7454
  br label %bb111, !dbg !7454

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %_0, align 1, !dbg !7455
  br label %bb111, !dbg !7426

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !7456
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %148 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_106) #8, !dbg !7456
  %149 = zext i1 %148 to i8, !dbg !7456
  store i8 %149, ptr %_105, align 1, !dbg !7456
  %150 = load i8, ptr %_105, align 1, !dbg !7456, !range !777, !noundef !18
  %151 = trunc i8 %150 to i1, !dbg !7456
  %_108 = zext i1 %151 to i64, !dbg !7456
  %152 = icmp eq i64 %_108, 0, !dbg !7456
  br i1 %152, label %bb110, label %bb109, !dbg !7456

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %153 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e80b88d8b81def3a4f670000fec74984) #8, !dbg !7457
  %154 = zext i1 %153 to i8, !dbg !7457
  store i8 %154, ptr %_0, align 1, !dbg !7457
  br label %bb111, !dbg !7457

bb6:                                              ; No predecessors!
  unreachable, !dbg !7422
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdd73c8c5c1826266E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7458 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7461, metadata !DIExpression()), !dbg !7463
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7462, metadata !DIExpression()), !dbg !7464
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7465
  ret i1 %_0, !dbg !7466
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h5762fb0eb46f5755E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7467 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7470, metadata !DIExpression()), !dbg !7472
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7471, metadata !DIExpression()), !dbg !7473
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7474
  ret i1 %_0, !dbg !7475
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9f3fdf6f32977053E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7476 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7479, metadata !DIExpression()), !dbg !7481
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7480, metadata !DIExpression()), !dbg !7482
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7483
  ret i1 %_0, !dbg !7484
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hef9f1a41814b1f36E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7485 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7488, metadata !DIExpression()), !dbg !7490
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7489, metadata !DIExpression()), !dbg !7491
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7492
  ret i1 %_0, !dbg !7493
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17he3c94fd3d44f99a6E() unnamed_addr #0 !dbg !7494 {
start:
  %_0 = alloca i64, align 8
  store i64 64769, ptr %_0, align 8, !dbg !7498
  %0 = load i64, ptr %_0, align 8, !dbg !7499, !noundef !18
  ret i64 %0, !dbg !7499
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h6ca6660b3bda49c2E(ptr align 8 %self) unnamed_addr #0 !dbg !7500 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7505, metadata !DIExpression()), !dbg !7506
  %_0 = load i64, ptr %self, align 8, !dbg !7507, !noundef !18
  ret i64 %_0, !dbg !7508
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17he488b27489fe1731E"(ptr align 8 %self) unnamed_addr #0 !dbg !7509 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7515, metadata !DIExpression()), !dbg !7518
  br i1 false, label %bb1, label %bb3, !dbg !7518

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7518, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7518
  br i1 %0, label %bb3, label %bb2, !dbg !7518

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7518, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !7518
  %1 = icmp eq i64 %_5, 1, !dbg !7518
  %2 = zext i1 %1 to i8, !dbg !7518
  store i8 %2, ptr %_0, align 1, !dbg !7518
  br label %bb4, !dbg !7518

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7518
  br label %bb4, !dbg !7518

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7519, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7519
  ret i1 %4, !dbg !7519
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h9beae84082c3dd5aE"(ptr align 8 %self) unnamed_addr #0 !dbg !7520 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7522, metadata !DIExpression()), !dbg !7524
  br i1 false, label %bb1, label %bb3, !dbg !7524

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7524, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7524
  br i1 %0, label %bb3, label %bb2, !dbg !7524

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7524, !noundef !18
  %_5 = and i64 %_6, 256, !dbg !7524
  %1 = icmp eq i64 %_5, 256, !dbg !7524
  %2 = zext i1 %1 to i8, !dbg !7524
  store i8 %2, ptr %_0, align 1, !dbg !7524
  br label %bb4, !dbg !7524

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7524
  br label %bb4, !dbg !7524

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7525, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7525
  ret i1 %4, !dbg !7525
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17hfe86d006607b1de9E"(ptr align 8 %self) unnamed_addr #0 !dbg !7526 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7528, metadata !DIExpression()), !dbg !7530
  br i1 false, label %bb1, label %bb3, !dbg !7530

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7530, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7530
  br i1 %0, label %bb3, label %bb2, !dbg !7530

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7530, !noundef !18
  %_5 = and i64 %_6, 1024, !dbg !7530
  %1 = icmp eq i64 %_5, 1024, !dbg !7530
  %2 = zext i1 %1 to i8, !dbg !7530
  store i8 %2, ptr %_0, align 1, !dbg !7530
  br label %bb4, !dbg !7530

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7530
  br label %bb4, !dbg !7530

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7531, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7531
  ret i1 %4, !dbg !7531
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h8b8c9903644c2e2fE"(ptr align 8 %self) unnamed_addr #0 !dbg !7532 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7534, metadata !DIExpression()), !dbg !7536
  br i1 false, label %bb1, label %bb3, !dbg !7536

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7536, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7536
  br i1 %0, label %bb3, label %bb2, !dbg !7536

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7536, !noundef !18
  %_5 = and i64 %_6, 2048, !dbg !7536
  %1 = icmp eq i64 %_5, 2048, !dbg !7536
  %2 = zext i1 %1 to i8, !dbg !7536
  store i8 %2, ptr %_0, align 1, !dbg !7536
  br label %bb4, !dbg !7536

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7536
  br label %bb4, !dbg !7536

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7537, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7537
  ret i1 %4, !dbg !7537
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h001513420f086c0aE"(ptr align 8 %self) unnamed_addr #0 !dbg !7538 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7540, metadata !DIExpression()), !dbg !7542
  br i1 false, label %bb1, label %bb3, !dbg !7542

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7542, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7542
  br i1 %0, label %bb3, label %bb2, !dbg !7542

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7542, !noundef !18
  %_5 = and i64 %_6, 4096, !dbg !7542
  %1 = icmp eq i64 %_5, 4096, !dbg !7542
  %2 = zext i1 %1 to i8, !dbg !7542
  store i8 %2, ptr %_0, align 1, !dbg !7542
  br label %bb4, !dbg !7542

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7542
  br label %bb4, !dbg !7542

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7543, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7543
  ret i1 %4, !dbg !7543
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hb66b9203ef27fb0aE"(ptr align 8 %self) unnamed_addr #0 !dbg !7544 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7546, metadata !DIExpression()), !dbg !7548
  br i1 false, label %bb1, label %bb3, !dbg !7548

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7548, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7548
  br i1 %0, label %bb3, label %bb2, !dbg !7548

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7548, !noundef !18
  %_5 = and i64 %_6, 8192, !dbg !7548
  %1 = icmp eq i64 %_5, 8192, !dbg !7548
  %2 = zext i1 %1 to i8, !dbg !7548
  store i8 %2, ptr %_0, align 1, !dbg !7548
  br label %bb4, !dbg !7548

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7548
  br label %bb4, !dbg !7548

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7549, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7549
  ret i1 %4, !dbg !7549
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17hb73a80137a2cb709E"(ptr align 8 %self) unnamed_addr #0 !dbg !7550 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7552, metadata !DIExpression()), !dbg !7554
  br i1 false, label %bb1, label %bb3, !dbg !7554

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7554, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7554
  br i1 %0, label %bb3, label %bb2, !dbg !7554

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7554, !noundef !18
  %_5 = and i64 %_6, 16384, !dbg !7554
  %1 = icmp eq i64 %_5, 16384, !dbg !7554
  %2 = zext i1 %1 to i8, !dbg !7554
  store i8 %2, ptr %_0, align 1, !dbg !7554
  br label %bb4, !dbg !7554

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7554
  br label %bb4, !dbg !7554

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7555, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7555
  ret i1 %4, !dbg !7555
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17he593f09c6fba90a4E"(ptr align 8 %self) unnamed_addr #0 !dbg !7556 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7558, metadata !DIExpression()), !dbg !7560
  br i1 false, label %bb1, label %bb3, !dbg !7560

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7560, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7560
  br i1 %0, label %bb3, label %bb2, !dbg !7560

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7560, !noundef !18
  %_5 = and i64 %_6, 32768, !dbg !7560
  %1 = icmp eq i64 %_5, 32768, !dbg !7560
  %2 = zext i1 %1 to i8, !dbg !7560
  store i8 %2, ptr %_0, align 1, !dbg !7560
  br label %bb4, !dbg !7560

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7560
  br label %bb4, !dbg !7560

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7561, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7561
  ret i1 %4, !dbg !7561
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf286cdda13cefe5cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7562 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_105 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_89 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !7575, metadata !DIExpression()), !dbg !7657
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !7577, metadata !DIExpression()), !dbg !7658
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !7579, metadata !DIExpression()), !dbg !7659
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !7581, metadata !DIExpression()), !dbg !7660
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !7583, metadata !DIExpression()), !dbg !7661
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !7585, metadata !DIExpression()), !dbg !7662
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !7587, metadata !DIExpression()), !dbg !7663
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !7589, metadata !DIExpression()), !dbg !7664
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !7591, metadata !DIExpression()), !dbg !7665
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !7593, metadata !DIExpression()), !dbg !7666
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !7595, metadata !DIExpression()), !dbg !7667
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !7597, metadata !DIExpression()), !dbg !7668
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !7599, metadata !DIExpression()), !dbg !7669
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !7601, metadata !DIExpression()), !dbg !7670
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !7603, metadata !DIExpression()), !dbg !7671
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !7605, metadata !DIExpression()), !dbg !7672
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !7607, metadata !DIExpression()), !dbg !7673
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !7609, metadata !DIExpression()), !dbg !7674
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !7611, metadata !DIExpression()), !dbg !7675
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !7613, metadata !DIExpression()), !dbg !7676
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !7615, metadata !DIExpression()), !dbg !7677
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !7617, metadata !DIExpression()), !dbg !7678
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !7619, metadata !DIExpression()), !dbg !7679
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !7621, metadata !DIExpression()), !dbg !7680
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !7623, metadata !DIExpression()), !dbg !7681
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !7625, metadata !DIExpression()), !dbg !7682
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !7627, metadata !DIExpression()), !dbg !7683
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !7629, metadata !DIExpression()), !dbg !7684
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !7631, metadata !DIExpression()), !dbg !7685
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !7633, metadata !DIExpression()), !dbg !7686
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !7635, metadata !DIExpression()), !dbg !7687
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !7637, metadata !DIExpression()), !dbg !7688
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !7641, metadata !DIExpression()), !dbg !7689
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !7643, metadata !DIExpression()), !dbg !7690
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !7645, metadata !DIExpression()), !dbg !7691
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !7647, metadata !DIExpression()), !dbg !7692
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !7649, metadata !DIExpression()), !dbg !7693
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !7651, metadata !DIExpression()), !dbg !7694
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !7653, metadata !DIExpression()), !dbg !7695
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !7655, metadata !DIExpression()), !dbg !7696
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !7696
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7571, metadata !DIExpression()), !dbg !7697
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !7696
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7572, metadata !DIExpression()), !dbg !7698
  call void @llvm.dbg.declare(metadata ptr %first, metadata !7573, metadata !DIExpression()), !dbg !7699
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !7639, metadata !DIExpression()), !dbg !7700
  store i8 1, ptr %first, align 1, !dbg !7701
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17hf3b22a8d8f6ce595E"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_4, label %bb2, label %bb12, !dbg !7702

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_14 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h62362879d758c392E"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_14, label %bb14, label %bb23, !dbg !7702

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !7703
  br i1 %_5, label %bb8, label %bb3, !dbg !7703

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !7704
  %2 = zext i1 %1 to i8, !dbg !7704
  store i8 %2, ptr %_6, align 1, !dbg !7704
  %3 = load i8, ptr %_6, align 1, !dbg !7704, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7704
  %_9 = zext i1 %4 to i64, !dbg !7704
  %5 = icmp eq i64 %_9, 0, !dbg !7704
  br i1 %5, label %bb8, label %bb7, !dbg !7704

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_da3386472e802af11e2daae8d71f4e5f, i64 9) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !7706
  %7 = zext i1 %6 to i8, !dbg !7706
  store i8 %7, ptr %_10, align 1, !dbg !7706
  %8 = load i8, ptr %_10, align 1, !dbg !7706, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !7706
  %_13 = zext i1 %9 to i64, !dbg !7706
  %10 = icmp eq i64 %_13, 0, !dbg !7706
  br i1 %10, label %bb12, label %bb11, !dbg !7706

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7707
  %12 = zext i1 %11 to i8, !dbg !7707
  store i8 %12, ptr %_0, align 1, !dbg !7707
  br label %bb111, !dbg !7707

bb111:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb101, %bb104, %bb109, %bb110, %bb96, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !7708, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !7708
  ret i1 %14, !dbg !7708

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7709
  %16 = zext i1 %15 to i8, !dbg !7709
  store i8 %16, ptr %_0, align 1, !dbg !7709
  br label %bb111, !dbg !7709

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_24 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h6c63d94f9034c401E"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_24, label %bb25, label %bb34, !dbg !7702

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !7703
  br i1 %_15, label %bb19, label %bb15, !dbg !7703

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !7704
  %19 = zext i1 %18 to i8, !dbg !7704
  store i8 %19, ptr %_16, align 1, !dbg !7704
  %20 = load i8, ptr %_16, align 1, !dbg !7704, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !7704
  %_19 = zext i1 %21 to i64, !dbg !7704
  %22 = icmp eq i64 %_19, 0, !dbg !7704
  br i1 %22, label %bb19, label %bb18, !dbg !7704

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_c5393e416f6a9c358373398c6a9847ba, i64 15) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !7706
  %24 = zext i1 %23 to i8, !dbg !7706
  store i8 %24, ptr %_20, align 1, !dbg !7706
  %25 = load i8, ptr %_20, align 1, !dbg !7706, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !7706
  %_23 = zext i1 %26 to i64, !dbg !7706
  %27 = icmp eq i64 %_23, 0, !dbg !7706
  br i1 %27, label %bb23, label %bb22, !dbg !7706

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7710
  %29 = zext i1 %28 to i8, !dbg !7710
  store i8 %29, ptr %_0, align 1, !dbg !7710
  br label %bb111, !dbg !7710

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7711
  %31 = zext i1 %30 to i8, !dbg !7711
  store i8 %31, ptr %_0, align 1, !dbg !7711
  br label %bb111, !dbg !7711

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_34 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h5e5e8c67395d04b0E"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_34, label %bb36, label %bb45, !dbg !7702

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !7703
  br i1 %_25, label %bb30, label %bb26, !dbg !7703

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !7704
  %34 = zext i1 %33 to i8, !dbg !7704
  store i8 %34, ptr %_26, align 1, !dbg !7704
  %35 = load i8, ptr %_26, align 1, !dbg !7704, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !7704
  %_29 = zext i1 %36 to i64, !dbg !7704
  %37 = icmp eq i64 %_29, 0, !dbg !7704
  br i1 %37, label %bb30, label %bb29, !dbg !7704

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_79753b9dc8b617e3709620f1856e0c93, i64 10) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !7706
  %39 = zext i1 %38 to i8, !dbg !7706
  store i8 %39, ptr %_30, align 1, !dbg !7706
  %40 = load i8, ptr %_30, align 1, !dbg !7706, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !7706
  %_33 = zext i1 %41 to i64, !dbg !7706
  %42 = icmp eq i64 %_33, 0, !dbg !7706
  br i1 %42, label %bb34, label %bb33, !dbg !7706

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7712
  %44 = zext i1 %43 to i8, !dbg !7712
  store i8 %44, ptr %_0, align 1, !dbg !7712
  br label %bb111, !dbg !7712

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7713
  %46 = zext i1 %45 to i8, !dbg !7713
  store i8 %46, ptr %_0, align 1, !dbg !7713
  br label %bb111, !dbg !7713

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_44 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hd77e62a1388463afE"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_44, label %bb47, label %bb56, !dbg !7702

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !7703
  br i1 %_35, label %bb41, label %bb37, !dbg !7703

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !7704
  %49 = zext i1 %48 to i8, !dbg !7704
  store i8 %49, ptr %_36, align 1, !dbg !7704
  %50 = load i8, ptr %_36, align 1, !dbg !7704, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !7704
  %_39 = zext i1 %51 to i64, !dbg !7704
  %52 = icmp eq i64 %_39, 0, !dbg !7704
  br i1 %52, label %bb41, label %bb40, !dbg !7704

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_9936f540789596be08e844c2303cb4eb, i64 17) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !7706
  %54 = zext i1 %53 to i8, !dbg !7706
  store i8 %54, ptr %_40, align 1, !dbg !7706
  %55 = load i8, ptr %_40, align 1, !dbg !7706, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !7706
  %_43 = zext i1 %56 to i64, !dbg !7706
  %57 = icmp eq i64 %_43, 0, !dbg !7706
  br i1 %57, label %bb45, label %bb44, !dbg !7706

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7714
  %59 = zext i1 %58 to i8, !dbg !7714
  store i8 %59, ptr %_0, align 1, !dbg !7714
  br label %bb111, !dbg !7714

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7715
  %61 = zext i1 %60 to i8, !dbg !7715
  store i8 %61, ptr %_0, align 1, !dbg !7715
  br label %bb111, !dbg !7715

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_54 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h6a9587eccb103e8cE"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_54, label %bb58, label %bb67, !dbg !7702

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !7703
  br i1 %_45, label %bb52, label %bb48, !dbg !7703

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !7704
  %64 = zext i1 %63 to i8, !dbg !7704
  store i8 %64, ptr %_46, align 1, !dbg !7704
  %65 = load i8, ptr %_46, align 1, !dbg !7704, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !7704
  %_49 = zext i1 %66 to i64, !dbg !7704
  %67 = icmp eq i64 %_49, 0, !dbg !7704
  br i1 %67, label %bb52, label %bb51, !dbg !7704

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f5206af8d2786a9a878ae388075bf233, i64 19) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !7706
  %69 = zext i1 %68 to i8, !dbg !7706
  store i8 %69, ptr %_50, align 1, !dbg !7706
  %70 = load i8, ptr %_50, align 1, !dbg !7706, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !7706
  %_53 = zext i1 %71 to i64, !dbg !7706
  %72 = icmp eq i64 %_53, 0, !dbg !7706
  br i1 %72, label %bb56, label %bb55, !dbg !7706

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7716
  %74 = zext i1 %73 to i8, !dbg !7716
  store i8 %74, ptr %_0, align 1, !dbg !7716
  br label %bb111, !dbg !7716

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7717
  %76 = zext i1 %75 to i8, !dbg !7717
  store i8 %76, ptr %_0, align 1, !dbg !7717
  br label %bb111, !dbg !7717

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_64 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17ha806800707839fcdE"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_64, label %bb69, label %bb78, !dbg !7702

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !7703
  br i1 %_55, label %bb63, label %bb59, !dbg !7703

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !7704
  %79 = zext i1 %78 to i8, !dbg !7704
  store i8 %79, ptr %_56, align 1, !dbg !7704
  %80 = load i8, ptr %_56, align 1, !dbg !7704, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !7704
  %_59 = zext i1 %81 to i64, !dbg !7704
  %82 = icmp eq i64 %_59, 0, !dbg !7704
  br i1 %82, label %bb63, label %bb62, !dbg !7704

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7ef313dde9a96c8e9a29e6aa277d98ef, i64 26) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !7706
  %84 = zext i1 %83 to i8, !dbg !7706
  store i8 %84, ptr %_60, align 1, !dbg !7706
  %85 = load i8, ptr %_60, align 1, !dbg !7706, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !7706
  %_63 = zext i1 %86 to i64, !dbg !7706
  %87 = icmp eq i64 %_63, 0, !dbg !7706
  br i1 %87, label %bb67, label %bb66, !dbg !7706

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7718
  %89 = zext i1 %88 to i8, !dbg !7718
  store i8 %89, ptr %_0, align 1, !dbg !7718
  br label %bb111, !dbg !7718

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7719
  %91 = zext i1 %90 to i8, !dbg !7719
  store i8 %91, ptr %_0, align 1, !dbg !7719
  br label %bb111, !dbg !7719

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_74 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17ha614772f8a8156bbE"(ptr align 8 %self) #8, !dbg !7702
  br i1 %_74, label %bb80, label %bb89, !dbg !7702

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !7703
  br i1 %_65, label %bb74, label %bb70, !dbg !7703

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !7704
  %94 = zext i1 %93 to i8, !dbg !7704
  store i8 %94, ptr %_66, align 1, !dbg !7704
  %95 = load i8, ptr %_66, align 1, !dbg !7704, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !7704
  %_69 = zext i1 %96 to i64, !dbg !7704
  %97 = icmp eq i64 %_69, 0, !dbg !7704
  br i1 %97, label %bb74, label %bb73, !dbg !7704

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a94025a2df7033977ee2af5c062317bf, i64 19) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !7706
  %99 = zext i1 %98 to i8, !dbg !7706
  store i8 %99, ptr %_70, align 1, !dbg !7706
  %100 = load i8, ptr %_70, align 1, !dbg !7706, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !7706
  %_73 = zext i1 %101 to i64, !dbg !7706
  %102 = icmp eq i64 %_73, 0, !dbg !7706
  br i1 %102, label %bb78, label %bb77, !dbg !7706

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7720
  %104 = zext i1 %103 to i8, !dbg !7720
  store i8 %104, ptr %_0, align 1, !dbg !7720
  br label %bb111, !dbg !7720

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7721
  %106 = zext i1 %105 to i8, !dbg !7721
  store i8 %106, ptr %_0, align 1, !dbg !7721
  br label %bb111, !dbg !7721

bb89:                                             ; preds = %bb85, %bb78
  %_85 = load i64, ptr %self, align 8, !dbg !7722, !noundef !18
; call x86_64::registers::model_specific::CetFlags::all
  %107 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hd206a38c784bce6cE() #8, !dbg !7723
  store i64 %107, ptr %_89, align 8, !dbg !7723
; call x86_64::registers::model_specific::CetFlags::bits
  %_87 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h466caceae0672a49E(ptr align 8 %_89) #8, !dbg !7723
  %_86 = xor i64 %_87, -1, !dbg !7724
  %108 = and i64 %_85, %_86, !dbg !7722
  store i64 %108, ptr %extra_bits, align 8, !dbg !7722
  %_90 = load i64, ptr %extra_bits, align 8, !dbg !7725, !noundef !18
  %109 = icmp eq i64 %_90, 0, !dbg !7725
  br i1 %109, label %bb105, label %bb92, !dbg !7725

bb80:                                             ; preds = %bb78
  %110 = load i8, ptr %first, align 1, !dbg !7703, !range !777, !noundef !18
  %_75 = trunc i8 %110 to i1, !dbg !7703
  br i1 %_75, label %bb85, label %bb81, !dbg !7703

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %111 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !7704
  %112 = zext i1 %111 to i8, !dbg !7704
  store i8 %112, ptr %_76, align 1, !dbg !7704
  %113 = load i8, ptr %_76, align 1, !dbg !7704, !range !777, !noundef !18
  %114 = trunc i8 %113 to i1, !dbg !7704
  %_79 = zext i1 %114 to i64, !dbg !7704
  %115 = icmp eq i64 %_79, 0, !dbg !7704
  br i1 %115, label %bb85, label %bb84, !dbg !7704

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !7705
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f0eed43fadb3dcdfb9210f44f842ca35, i64 11) #8, !dbg !7706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %116 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !7706
  %117 = zext i1 %116 to i8, !dbg !7706
  store i8 %117, ptr %_80, align 1, !dbg !7706
  %118 = load i8, ptr %_80, align 1, !dbg !7706, !range !777, !noundef !18
  %119 = trunc i8 %118 to i1, !dbg !7706
  %_83 = zext i1 %119 to i64, !dbg !7706
  %120 = icmp eq i64 %_83, 0, !dbg !7706
  br i1 %120, label %bb89, label %bb88, !dbg !7706

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7726
  %122 = zext i1 %121 to i8, !dbg !7726
  store i8 %122, ptr %_0, align 1, !dbg !7726
  br label %bb111, !dbg !7726

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7727
  %124 = zext i1 %123 to i8, !dbg !7727
  store i8 %124, ptr %_0, align 1, !dbg !7727
  br label %bb111, !dbg !7727

bb105:                                            ; preds = %bb100, %bb89
  %125 = load i8, ptr %first, align 1, !dbg !7728, !range !777, !noundef !18
  %_104 = trunc i8 %125 to i1, !dbg !7728
  br i1 %_104, label %bb106, label %bb110, !dbg !7728

bb92:                                             ; preds = %bb89
  %126 = load i8, ptr %first, align 1, !dbg !7729, !range !777, !noundef !18
  %_91 = trunc i8 %126 to i1, !dbg !7729
  br i1 %_91, label %bb97, label %bb93, !dbg !7729

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !7730
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %127 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_93) #8, !dbg !7730
  %128 = zext i1 %127 to i8, !dbg !7730
  store i8 %128, ptr %_92, align 1, !dbg !7730
  %129 = load i8, ptr %_92, align 1, !dbg !7730, !range !777, !noundef !18
  %130 = trunc i8 %129 to i1, !dbg !7730
  %_95 = zext i1 %130 to i64, !dbg !7730
  %131 = icmp eq i64 %_95, 0, !dbg !7730
  br i1 %131, label %bb97, label %bb96, !dbg !7730

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !7731
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !7732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %132 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !7732
  %133 = zext i1 %132 to i8, !dbg !7732
  store i8 %133, ptr %_96, align 1, !dbg !7732
  %134 = load i8, ptr %_96, align 1, !dbg !7732, !range !777, !noundef !18
  %135 = trunc i8 %134 to i1, !dbg !7732
  %_99 = zext i1 %135 to i64, !dbg !7732
  %136 = icmp eq i64 %_99, 0, !dbg !7732
  br i1 %136, label %bb100, label %bb101, !dbg !7732

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %137 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7733
  %138 = zext i1 %137 to i8, !dbg !7733
  store i8 %138, ptr %_0, align 1, !dbg !7733
  br label %bb111, !dbg !7733

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_101 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !7734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !7734
  %140 = zext i1 %139 to i8, !dbg !7734
  store i8 %140, ptr %_100, align 1, !dbg !7734
  %141 = load i8, ptr %_100, align 1, !dbg !7734, !range !777, !noundef !18
  %142 = trunc i8 %141 to i1, !dbg !7734
  %_103 = zext i1 %142 to i64, !dbg !7734
  %143 = icmp eq i64 %_103, 0, !dbg !7734
  br i1 %143, label %bb105, label %bb104, !dbg !7734

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %144 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7735
  %145 = zext i1 %144 to i8, !dbg !7735
  store i8 %145, ptr %_0, align 1, !dbg !7735
  br label %bb111, !dbg !7735

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7736
  %147 = zext i1 %146 to i8, !dbg !7736
  store i8 %147, ptr %_0, align 1, !dbg !7736
  br label %bb111, !dbg !7736

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %_0, align 1, !dbg !7737
  br label %bb111, !dbg !7708

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !7738
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %148 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_106) #8, !dbg !7738
  %149 = zext i1 %148 to i8, !dbg !7738
  store i8 %149, ptr %_105, align 1, !dbg !7738
  %150 = load i8, ptr %_105, align 1, !dbg !7738, !range !777, !noundef !18
  %151 = trunc i8 %150 to i1, !dbg !7738
  %_108 = zext i1 %151 to i64, !dbg !7738
  %152 = icmp eq i64 %_108, 0, !dbg !7738
  br i1 %152, label %bb110, label %bb109, !dbg !7738

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %153 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_84ecb629e58039fee110034b22ee4878) #8, !dbg !7739
  %154 = zext i1 %153 to i8, !dbg !7739
  store i8 %154, ptr %_0, align 1, !dbg !7739
  br label %bb111, !dbg !7739

bb6:                                              ; No predecessors!
  unreachable, !dbg !7704
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb6aa068611a55200E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7740 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7743, metadata !DIExpression()), !dbg !7745
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7744, metadata !DIExpression()), !dbg !7746
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7747
  ret i1 %_0, !dbg !7748
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd8d4e63ec84fb840E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7749 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7752, metadata !DIExpression()), !dbg !7754
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7753, metadata !DIExpression()), !dbg !7755
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7756
  ret i1 %_0, !dbg !7757
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8b98ae63a746bfb8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7758 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7761, metadata !DIExpression()), !dbg !7763
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7762, metadata !DIExpression()), !dbg !7764
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7765
  ret i1 %_0, !dbg !7766
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h1b4f32e3d88c044eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7767 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7770, metadata !DIExpression()), !dbg !7772
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7771, metadata !DIExpression()), !dbg !7773
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !7774
  ret i1 %_0, !dbg !7775
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hd206a38c784bce6cE() unnamed_addr #0 !dbg !7776 {
start:
  %_0 = alloca i64, align 8
  store i64 3135, ptr %_0, align 8, !dbg !7780
  %0 = load i64, ptr %_0, align 8, !dbg !7781, !noundef !18
  ret i64 %0, !dbg !7781
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h466caceae0672a49E(ptr align 8 %self) unnamed_addr #0 !dbg !7782 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7787, metadata !DIExpression()), !dbg !7788
  %_0 = load i64, ptr %self, align 8, !dbg !7789, !noundef !18
  ret i64 %_0, !dbg !7790
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17hf3b22a8d8f6ce595E"(ptr align 8 %self) unnamed_addr #0 !dbg !7791 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7797, metadata !DIExpression()), !dbg !7799
  br i1 false, label %bb1, label %bb3, !dbg !7799

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7799, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7799
  br i1 %0, label %bb3, label %bb2, !dbg !7799

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7799, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !7799
  %1 = icmp eq i64 %_5, 1, !dbg !7799
  %2 = zext i1 %1 to i8, !dbg !7799
  store i8 %2, ptr %_0, align 1, !dbg !7799
  br label %bb4, !dbg !7799

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7799
  br label %bb4, !dbg !7799

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7800, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7800
  ret i1 %4, !dbg !7800
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h62362879d758c392E"(ptr align 8 %self) unnamed_addr #0 !dbg !7801 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7803, metadata !DIExpression()), !dbg !7805
  br i1 false, label %bb1, label %bb3, !dbg !7805

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7805, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7805
  br i1 %0, label %bb3, label %bb2, !dbg !7805

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7805, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !7805
  %1 = icmp eq i64 %_5, 2, !dbg !7805
  %2 = zext i1 %1 to i8, !dbg !7805
  store i8 %2, ptr %_0, align 1, !dbg !7805
  br label %bb4, !dbg !7805

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7805
  br label %bb4, !dbg !7805

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7806, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7806
  ret i1 %4, !dbg !7806
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h6c63d94f9034c401E"(ptr align 8 %self) unnamed_addr #0 !dbg !7807 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7809, metadata !DIExpression()), !dbg !7811
  br i1 false, label %bb1, label %bb3, !dbg !7811

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7811, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7811
  br i1 %0, label %bb3, label %bb2, !dbg !7811

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7811, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !7811
  %1 = icmp eq i64 %_5, 4, !dbg !7811
  %2 = zext i1 %1 to i8, !dbg !7811
  store i8 %2, ptr %_0, align 1, !dbg !7811
  br label %bb4, !dbg !7811

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7811
  br label %bb4, !dbg !7811

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7812, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7812
  ret i1 %4, !dbg !7812
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h5e5e8c67395d04b0E"(ptr align 8 %self) unnamed_addr #0 !dbg !7813 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7815, metadata !DIExpression()), !dbg !7817
  br i1 false, label %bb1, label %bb3, !dbg !7817

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7817, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7817
  br i1 %0, label %bb3, label %bb2, !dbg !7817

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7817, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !7817
  %1 = icmp eq i64 %_5, 8, !dbg !7817
  %2 = zext i1 %1 to i8, !dbg !7817
  store i8 %2, ptr %_0, align 1, !dbg !7817
  br label %bb4, !dbg !7817

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7817
  br label %bb4, !dbg !7817

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7818, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7818
  ret i1 %4, !dbg !7818
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hd77e62a1388463afE"(ptr align 8 %self) unnamed_addr #0 !dbg !7819 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7821, metadata !DIExpression()), !dbg !7823
  br i1 false, label %bb1, label %bb3, !dbg !7823

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7823, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7823
  br i1 %0, label %bb3, label %bb2, !dbg !7823

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7823, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !7823
  %1 = icmp eq i64 %_5, 16, !dbg !7823
  %2 = zext i1 %1 to i8, !dbg !7823
  store i8 %2, ptr %_0, align 1, !dbg !7823
  br label %bb4, !dbg !7823

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7823
  br label %bb4, !dbg !7823

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7824, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7824
  ret i1 %4, !dbg !7824
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h6a9587eccb103e8cE"(ptr align 8 %self) unnamed_addr #0 !dbg !7825 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7827, metadata !DIExpression()), !dbg !7829
  br i1 false, label %bb1, label %bb3, !dbg !7829

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7829, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7829
  br i1 %0, label %bb3, label %bb2, !dbg !7829

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7829, !noundef !18
  %_5 = and i64 %_6, 32, !dbg !7829
  %1 = icmp eq i64 %_5, 32, !dbg !7829
  %2 = zext i1 %1 to i8, !dbg !7829
  store i8 %2, ptr %_0, align 1, !dbg !7829
  br label %bb4, !dbg !7829

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7829
  br label %bb4, !dbg !7829

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7830, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7830
  ret i1 %4, !dbg !7830
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17ha806800707839fcdE"(ptr align 8 %self) unnamed_addr #0 !dbg !7831 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7833, metadata !DIExpression()), !dbg !7835
  br i1 false, label %bb1, label %bb3, !dbg !7835

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7835, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7835
  br i1 %0, label %bb3, label %bb2, !dbg !7835

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7835, !noundef !18
  %_5 = and i64 %_6, 1024, !dbg !7835
  %1 = icmp eq i64 %_5, 1024, !dbg !7835
  %2 = zext i1 %1 to i8, !dbg !7835
  store i8 %2, ptr %_0, align 1, !dbg !7835
  br label %bb4, !dbg !7835

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7835
  br label %bb4, !dbg !7835

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7836, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7836
  ret i1 %4, !dbg !7836
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17ha614772f8a8156bbE"(ptr align 8 %self) unnamed_addr #0 !dbg !7837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7839, metadata !DIExpression()), !dbg !7841
  br i1 false, label %bb1, label %bb3, !dbg !7841

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !7841, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !7841
  br i1 %0, label %bb3, label %bb2, !dbg !7841

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !7841, !noundef !18
  %_5 = and i64 %_6, 2048, !dbg !7841
  %1 = icmp eq i64 %_5, 2048, !dbg !7841
  %2 = zext i1 %1 to i8, !dbg !7841
  store i8 %2, ptr %_0, align 1, !dbg !7841
  br label %bb4, !dbg !7841

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !7841
  br label %bb4, !dbg !7841

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !7842, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !7842
  ret i1 %4, !dbg !7842
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb27bf14a8d3a9f21E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7843 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_195 = alloca i8, align 1
  %_190 = alloca i8, align 1
  %_186 = alloca i8, align 1
  %_182 = alloca i8, align 1
  %_179 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_170 = alloca i8, align 1
  %_166 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_156 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_146 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_136 = alloca i8, align 1
  %_130 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !7857, metadata !DIExpression()), !dbg !8011
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !7859, metadata !DIExpression()), !dbg !8012
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !7861, metadata !DIExpression()), !dbg !8013
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !7863, metadata !DIExpression()), !dbg !8014
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !7865, metadata !DIExpression()), !dbg !8015
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !7867, metadata !DIExpression()), !dbg !8016
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !7869, metadata !DIExpression()), !dbg !8017
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !7871, metadata !DIExpression()), !dbg !8018
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !7873, metadata !DIExpression()), !dbg !8019
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !7875, metadata !DIExpression()), !dbg !8020
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !7877, metadata !DIExpression()), !dbg !8021
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !7879, metadata !DIExpression()), !dbg !8022
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !7881, metadata !DIExpression()), !dbg !8023
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !7883, metadata !DIExpression()), !dbg !8024
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !7885, metadata !DIExpression()), !dbg !8025
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !7887, metadata !DIExpression()), !dbg !8026
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !7889, metadata !DIExpression()), !dbg !8027
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !7891, metadata !DIExpression()), !dbg !8028
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !7893, metadata !DIExpression()), !dbg !8029
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !7895, metadata !DIExpression()), !dbg !8030
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !7897, metadata !DIExpression()), !dbg !8031
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !7899, metadata !DIExpression()), !dbg !8032
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !7901, metadata !DIExpression()), !dbg !8033
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !7903, metadata !DIExpression()), !dbg !8034
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !7905, metadata !DIExpression()), !dbg !8035
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !7907, metadata !DIExpression()), !dbg !8036
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !7909, metadata !DIExpression()), !dbg !8037
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !7911, metadata !DIExpression()), !dbg !8038
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !7913, metadata !DIExpression()), !dbg !8039
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !7915, metadata !DIExpression()), !dbg !8040
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !7917, metadata !DIExpression()), !dbg !8041
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !7919, metadata !DIExpression()), !dbg !8042
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !7921, metadata !DIExpression()), !dbg !8043
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !7923, metadata !DIExpression()), !dbg !8044
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !7925, metadata !DIExpression()), !dbg !8045
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !7927, metadata !DIExpression()), !dbg !8046
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !7929, metadata !DIExpression()), !dbg !8047
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !7931, metadata !DIExpression()), !dbg !8048
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !7933, metadata !DIExpression()), !dbg !8049
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !7935, metadata !DIExpression()), !dbg !8050
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !7937, metadata !DIExpression()), !dbg !8051
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !7939, metadata !DIExpression()), !dbg !8052
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !7941, metadata !DIExpression()), !dbg !8053
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !7943, metadata !DIExpression()), !dbg !8054
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !7945, metadata !DIExpression()), !dbg !8055
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !7947, metadata !DIExpression()), !dbg !8056
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !7949, metadata !DIExpression()), !dbg !8057
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !7951, metadata !DIExpression()), !dbg !8058
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !7953, metadata !DIExpression()), !dbg !8059
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !7955, metadata !DIExpression()), !dbg !8060
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !7957, metadata !DIExpression()), !dbg !8061
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !7959, metadata !DIExpression()), !dbg !8062
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !7961, metadata !DIExpression()), !dbg !8063
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !7963, metadata !DIExpression()), !dbg !8064
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !7965, metadata !DIExpression()), !dbg !8065
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !7967, metadata !DIExpression()), !dbg !8066
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !7969, metadata !DIExpression()), !dbg !8067
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !7971, metadata !DIExpression()), !dbg !8068
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !7973, metadata !DIExpression()), !dbg !8069
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !7975, metadata !DIExpression()), !dbg !8070
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !7977, metadata !DIExpression()), !dbg !8071
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !7979, metadata !DIExpression()), !dbg !8072
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !7981, metadata !DIExpression()), !dbg !8073
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !7983, metadata !DIExpression()), !dbg !8074
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !7985, metadata !DIExpression()), !dbg !8075
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !7987, metadata !DIExpression()), !dbg !8076
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !7989, metadata !DIExpression()), !dbg !8077
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !7991, metadata !DIExpression()), !dbg !8078
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !7995, metadata !DIExpression()), !dbg !8079
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !7997, metadata !DIExpression()), !dbg !8080
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !7999, metadata !DIExpression()), !dbg !8081
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8001, metadata !DIExpression()), !dbg !8082
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8003, metadata !DIExpression()), !dbg !8083
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8005, metadata !DIExpression()), !dbg !8084
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8007, metadata !DIExpression()), !dbg !8085
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8009, metadata !DIExpression()), !dbg !8086
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8086
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7853, metadata !DIExpression()), !dbg !8087
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8086
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7854, metadata !DIExpression()), !dbg !8088
  call void @llvm.dbg.declare(metadata ptr %first, metadata !7855, metadata !DIExpression()), !dbg !8089
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !7993, metadata !DIExpression()), !dbg !8090
  store i8 1, ptr %first, align 1, !dbg !8091
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h1bc4c703292e3f51E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_4, label %bb2, label %bb12, !dbg !8092

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_14 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h7f6d6b35c4e98a31E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_14, label %bb14, label %bb23, !dbg !8092

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !8093
  br i1 %_5, label %bb8, label %bb3, !dbg !8093

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !8094
  %2 = zext i1 %1 to i8, !dbg !8094
  store i8 %2, ptr %_6, align 1, !dbg !8094
  %3 = load i8, ptr %_6, align 1, !dbg !8094, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8094
  %_9 = zext i1 %4 to i64, !dbg !8094
  %5 = icmp eq i64 %_9, 0, !dbg !8094
  br i1 %5, label %bb8, label %bb7, !dbg !8094

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_350dbcb10d3dac789bff2c27a189e81f, i64 17) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !8096
  %7 = zext i1 %6 to i8, !dbg !8096
  store i8 %7, ptr %_10, align 1, !dbg !8096
  %8 = load i8, ptr %_10, align 1, !dbg !8096, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !8096
  %_13 = zext i1 %9 to i64, !dbg !8096
  %10 = icmp eq i64 %_13, 0, !dbg !8096
  br i1 %10, label %bb12, label %bb11, !dbg !8096

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8097
  %12 = zext i1 %11 to i8, !dbg !8097
  store i8 %12, ptr %_0, align 1, !dbg !8097
  br label %bb210, !dbg !8097

bb210:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb132, %bb143, %bb154, %bb165, %bb176, %bb187, %bb200, %bb203, %bb208, %bb209, %bb195, %bb183, %bb172, %bb161, %bb150, %bb139, %bb128, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !8098, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !8098
  ret i1 %14, !dbg !8098

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8099
  %16 = zext i1 %15 to i8, !dbg !8099
  store i8 %16, ptr %_0, align 1, !dbg !8099
  br label %bb210, !dbg !8099

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_24 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hd30840261ba47345E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_24, label %bb25, label %bb34, !dbg !8092

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !8093
  br i1 %_15, label %bb19, label %bb15, !dbg !8093

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !8094
  %19 = zext i1 %18 to i8, !dbg !8094
  store i8 %19, ptr %_16, align 1, !dbg !8094
  %20 = load i8, ptr %_16, align 1, !dbg !8094, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !8094
  %_19 = zext i1 %21 to i64, !dbg !8094
  %22 = icmp eq i64 %_19, 0, !dbg !8094
  br i1 %22, label %bb19, label %bb18, !dbg !8094

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7ec7b854ddb106bca3d2e3aadc6beb75, i64 8) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !8096
  %24 = zext i1 %23 to i8, !dbg !8096
  store i8 %24, ptr %_20, align 1, !dbg !8096
  %25 = load i8, ptr %_20, align 1, !dbg !8096, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !8096
  %_23 = zext i1 %26 to i64, !dbg !8096
  %27 = icmp eq i64 %_23, 0, !dbg !8096
  br i1 %27, label %bb23, label %bb22, !dbg !8096

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8100
  %29 = zext i1 %28 to i8, !dbg !8100
  store i8 %29, ptr %_0, align 1, !dbg !8100
  br label %bb210, !dbg !8100

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8101
  %31 = zext i1 %30 to i8, !dbg !8101
  store i8 %31, ptr %_0, align 1, !dbg !8101
  br label %bb210, !dbg !8101

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_34 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17habbf3be471248d5cE"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_34, label %bb36, label %bb45, !dbg !8092

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !8093
  br i1 %_25, label %bb30, label %bb26, !dbg !8093

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !8094
  %34 = zext i1 %33 to i8, !dbg !8094
  store i8 %34, ptr %_26, align 1, !dbg !8094
  %35 = load i8, ptr %_26, align 1, !dbg !8094, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !8094
  %_29 = zext i1 %36 to i64, !dbg !8094
  %37 = icmp eq i64 %_29, 0, !dbg !8094
  br i1 %37, label %bb30, label %bb29, !dbg !8094

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_0698b50985094ab5232d42d450db30cb, i64 14) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !8096
  %39 = zext i1 %38 to i8, !dbg !8096
  store i8 %39, ptr %_30, align 1, !dbg !8096
  %40 = load i8, ptr %_30, align 1, !dbg !8096, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !8096
  %_33 = zext i1 %41 to i64, !dbg !8096
  %42 = icmp eq i64 %_33, 0, !dbg !8096
  br i1 %42, label %bb34, label %bb33, !dbg !8096

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8102
  %44 = zext i1 %43 to i8, !dbg !8102
  store i8 %44, ptr %_0, align 1, !dbg !8102
  br label %bb210, !dbg !8102

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8103
  %46 = zext i1 %45 to i8, !dbg !8103
  store i8 %46, ptr %_0, align 1, !dbg !8103
  br label %bb210, !dbg !8103

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_44 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h5615079b3c5a00ceE"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_44, label %bb47, label %bb56, !dbg !8092

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !8093
  br i1 %_35, label %bb41, label %bb37, !dbg !8093

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !8094
  %49 = zext i1 %48 to i8, !dbg !8094
  store i8 %49, ptr %_36, align 1, !dbg !8094
  %50 = load i8, ptr %_36, align 1, !dbg !8094, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !8094
  %_39 = zext i1 %51 to i64, !dbg !8094
  %52 = icmp eq i64 %_39, 0, !dbg !8094
  br i1 %52, label %bb41, label %bb40, !dbg !8094

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3b8b4793b1ea451345d29976e468891f, i64 8) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !8096
  %54 = zext i1 %53 to i8, !dbg !8096
  store i8 %54, ptr %_40, align 1, !dbg !8096
  %55 = load i8, ptr %_40, align 1, !dbg !8096, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !8096
  %_43 = zext i1 %56 to i64, !dbg !8096
  %57 = icmp eq i64 %_43, 0, !dbg !8096
  br i1 %57, label %bb45, label %bb44, !dbg !8096

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8104
  %59 = zext i1 %58 to i8, !dbg !8104
  store i8 %59, ptr %_0, align 1, !dbg !8104
  br label %bb210, !dbg !8104

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8105
  %61 = zext i1 %60 to i8, !dbg !8105
  store i8 %61, ptr %_0, align 1, !dbg !8105
  br label %bb210, !dbg !8105

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_54 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h3793ec418e4e744dE"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_54, label %bb58, label %bb67, !dbg !8092

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !8093
  br i1 %_45, label %bb52, label %bb48, !dbg !8093

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !8094
  %64 = zext i1 %63 to i8, !dbg !8094
  store i8 %64, ptr %_46, align 1, !dbg !8094
  %65 = load i8, ptr %_46, align 1, !dbg !8094, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !8094
  %_49 = zext i1 %66 to i64, !dbg !8094
  %67 = icmp eq i64 %_49, 0, !dbg !8094
  br i1 %67, label %bb52, label %bb51, !dbg !8094

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7ea326424015707213a4540a6b01ccbc, i64 9) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !8096
  %69 = zext i1 %68 to i8, !dbg !8096
  store i8 %69, ptr %_50, align 1, !dbg !8096
  %70 = load i8, ptr %_50, align 1, !dbg !8096, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !8096
  %_53 = zext i1 %71 to i64, !dbg !8096
  %72 = icmp eq i64 %_53, 0, !dbg !8096
  br i1 %72, label %bb56, label %bb55, !dbg !8096

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8106
  %74 = zext i1 %73 to i8, !dbg !8106
  store i8 %74, ptr %_0, align 1, !dbg !8106
  br label %bb210, !dbg !8106

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8107
  %76 = zext i1 %75 to i8, !dbg !8107
  store i8 %76, ptr %_0, align 1, !dbg !8107
  br label %bb210, !dbg !8107

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_64 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h7e24842ee233ae11E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_64, label %bb69, label %bb78, !dbg !8092

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !8093
  br i1 %_55, label %bb63, label %bb59, !dbg !8093

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !8094
  %79 = zext i1 %78 to i8, !dbg !8094
  store i8 %79, ptr %_56, align 1, !dbg !8094
  %80 = load i8, ptr %_56, align 1, !dbg !8094, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !8094
  %_59 = zext i1 %81 to i64, !dbg !8094
  %82 = icmp eq i64 %_59, 0, !dbg !8094
  br i1 %82, label %bb63, label %bb62, !dbg !8094

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_65c8d9334162f88c29e9094988ececd2, i64 9) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !8096
  %84 = zext i1 %83 to i8, !dbg !8096
  store i8 %84, ptr %_60, align 1, !dbg !8096
  %85 = load i8, ptr %_60, align 1, !dbg !8096, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !8096
  %_63 = zext i1 %86 to i64, !dbg !8096
  %87 = icmp eq i64 %_63, 0, !dbg !8096
  br i1 %87, label %bb67, label %bb66, !dbg !8096

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8108
  %89 = zext i1 %88 to i8, !dbg !8108
  store i8 %89, ptr %_0, align 1, !dbg !8108
  br label %bb210, !dbg !8108

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8109
  %91 = zext i1 %90 to i8, !dbg !8109
  store i8 %91, ptr %_0, align 1, !dbg !8109
  br label %bb210, !dbg !8109

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_74 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h9a1483cd7311aeabE"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_74, label %bb80, label %bb89, !dbg !8092

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !8093
  br i1 %_65, label %bb74, label %bb70, !dbg !8093

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !8094
  %94 = zext i1 %93 to i8, !dbg !8094
  store i8 %94, ptr %_66, align 1, !dbg !8094
  %95 = load i8, ptr %_66, align 1, !dbg !8094, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !8094
  %_69 = zext i1 %96 to i64, !dbg !8094
  %97 = icmp eq i64 %_69, 0, !dbg !8094
  br i1 %97, label %bb74, label %bb73, !dbg !8094

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f71adfd8f709c3a17b5ee7464b0e65a7, i64 19) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !8096
  %99 = zext i1 %98 to i8, !dbg !8096
  store i8 %99, ptr %_70, align 1, !dbg !8096
  %100 = load i8, ptr %_70, align 1, !dbg !8096, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !8096
  %_73 = zext i1 %101 to i64, !dbg !8096
  %102 = icmp eq i64 %_73, 0, !dbg !8096
  br i1 %102, label %bb78, label %bb77, !dbg !8096

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8110
  %104 = zext i1 %103 to i8, !dbg !8110
  store i8 %104, ptr %_0, align 1, !dbg !8110
  br label %bb210, !dbg !8110

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8111
  %106 = zext i1 %105 to i8, !dbg !8111
  store i8 %106, ptr %_0, align 1, !dbg !8111
  br label %bb210, !dbg !8111

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_84 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hbb90354406b2a9e1E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_84, label %bb91, label %bb100, !dbg !8092

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !8093
  br i1 %_75, label %bb85, label %bb81, !dbg !8093

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !8094
  %109 = zext i1 %108 to i8, !dbg !8094
  store i8 %109, ptr %_76, align 1, !dbg !8094
  %110 = load i8, ptr %_76, align 1, !dbg !8094, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !8094
  %_79 = zext i1 %111 to i64, !dbg !8094
  %112 = icmp eq i64 %_79, 0, !dbg !8094
  br i1 %112, label %bb85, label %bb84, !dbg !8094

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_9bd11bca8ae23cc51d3a6341c95b96fc, i64 22) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !8096
  %114 = zext i1 %113 to i8, !dbg !8096
  store i8 %114, ptr %_80, align 1, !dbg !8096
  %115 = load i8, ptr %_80, align 1, !dbg !8096, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !8096
  %_83 = zext i1 %116 to i64, !dbg !8096
  %117 = icmp eq i64 %_83, 0, !dbg !8096
  br i1 %117, label %bb89, label %bb88, !dbg !8096

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8112
  %119 = zext i1 %118 to i8, !dbg !8112
  store i8 %119, ptr %_0, align 1, !dbg !8112
  br label %bb210, !dbg !8112

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8113
  %121 = zext i1 %120 to i8, !dbg !8113
  store i8 %121, ptr %_0, align 1, !dbg !8113
  br label %bb210, !dbg !8113

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_94 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h6fa01253f2374b0eE"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_94, label %bb102, label %bb111, !dbg !8092

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !8093
  br i1 %_85, label %bb96, label %bb92, !dbg !8093

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !8094
  %124 = zext i1 %123 to i8, !dbg !8094
  store i8 %124, ptr %_86, align 1, !dbg !8094
  %125 = load i8, ptr %_86, align 1, !dbg !8094, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !8094
  %_89 = zext i1 %126 to i64, !dbg !8094
  %127 = icmp eq i64 %_89, 0, !dbg !8094
  br i1 %127, label %bb96, label %bb95, !dbg !8094

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_14a79a8e897526cc9db098787ad82623, i64 13) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !8096
  %129 = zext i1 %128 to i8, !dbg !8096
  store i8 %129, ptr %_90, align 1, !dbg !8096
  %130 = load i8, ptr %_90, align 1, !dbg !8096, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !8096
  %_93 = zext i1 %131 to i64, !dbg !8096
  %132 = icmp eq i64 %_93, 0, !dbg !8096
  br i1 %132, label %bb100, label %bb99, !dbg !8096

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8114
  %134 = zext i1 %133 to i8, !dbg !8114
  store i8 %134, ptr %_0, align 1, !dbg !8114
  br label %bb210, !dbg !8114

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8115
  %136 = zext i1 %135 to i8, !dbg !8115
  store i8 %136, ptr %_0, align 1, !dbg !8115
  br label %bb210, !dbg !8115

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_104 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h82b0dcd96c61edf8E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_104, label %bb113, label %bb122, !dbg !8092

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !8093
  br i1 %_95, label %bb107, label %bb103, !dbg !8093

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !8094
  %139 = zext i1 %138 to i8, !dbg !8094
  store i8 %139, ptr %_96, align 1, !dbg !8094
  %140 = load i8, ptr %_96, align 1, !dbg !8094, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !8094
  %_99 = zext i1 %141 to i64, !dbg !8094
  %142 = icmp eq i64 %_99, 0, !dbg !8094
  br i1 %142, label %bb107, label %bb106, !dbg !8094

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_e7459e65b76b299ed2a1432c4b4f7567, i64 19) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !8096
  %144 = zext i1 %143 to i8, !dbg !8096
  store i8 %144, ptr %_100, align 1, !dbg !8096
  %145 = load i8, ptr %_100, align 1, !dbg !8096, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !8096
  %_103 = zext i1 %146 to i64, !dbg !8096
  %147 = icmp eq i64 %_103, 0, !dbg !8096
  br i1 %147, label %bb111, label %bb110, !dbg !8096

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8116
  %149 = zext i1 %148 to i8, !dbg !8116
  store i8 %149, ptr %_0, align 1, !dbg !8116
  br label %bb210, !dbg !8116

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8117
  %151 = zext i1 %150 to i8, !dbg !8117
  store i8 %151, ptr %_0, align 1, !dbg !8117
  br label %bb210, !dbg !8117

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_114 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h86a93d1844e417e9E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_114, label %bb124, label %bb133, !dbg !8092

bb113:                                            ; preds = %bb111
  %152 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_105 = trunc i8 %152 to i1, !dbg !8093
  br i1 %_105, label %bb118, label %bb114, !dbg !8093

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %153 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !8094
  %154 = zext i1 %153 to i8, !dbg !8094
  store i8 %154, ptr %_106, align 1, !dbg !8094
  %155 = load i8, ptr %_106, align 1, !dbg !8094, !range !777, !noundef !18
  %156 = trunc i8 %155 to i1, !dbg !8094
  %_109 = zext i1 %156 to i64, !dbg !8094
  %157 = icmp eq i64 %_109, 0, !dbg !8094
  br i1 %157, label %bb118, label %bb117, !dbg !8094

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c, i64 13) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !8096
  %159 = zext i1 %158 to i8, !dbg !8096
  store i8 %159, ptr %_110, align 1, !dbg !8096
  %160 = load i8, ptr %_110, align 1, !dbg !8096, !range !777, !noundef !18
  %161 = trunc i8 %160 to i1, !dbg !8096
  %_113 = zext i1 %161 to i64, !dbg !8096
  %162 = icmp eq i64 %_113, 0, !dbg !8096
  br i1 %162, label %bb122, label %bb121, !dbg !8096

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8118
  %164 = zext i1 %163 to i8, !dbg !8118
  store i8 %164, ptr %_0, align 1, !dbg !8118
  br label %bb210, !dbg !8118

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %165 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8119
  %166 = zext i1 %165 to i8, !dbg !8119
  store i8 %166, ptr %_0, align 1, !dbg !8119
  br label %bb210, !dbg !8119

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_124 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17he7556d4b9af8bb1bE"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_124, label %bb135, label %bb144, !dbg !8092

bb124:                                            ; preds = %bb122
  %167 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_115 = trunc i8 %167 to i1, !dbg !8093
  br i1 %_115, label %bb129, label %bb125, !dbg !8093

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %168 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_117) #8, !dbg !8094
  %169 = zext i1 %168 to i8, !dbg !8094
  store i8 %169, ptr %_116, align 1, !dbg !8094
  %170 = load i8, ptr %_116, align 1, !dbg !8094, !range !777, !noundef !18
  %171 = trunc i8 %170 to i1, !dbg !8094
  %_119 = zext i1 %171 to i64, !dbg !8094
  %172 = icmp eq i64 %_119, 0, !dbg !8094
  br i1 %172, label %bb129, label %bb128, !dbg !8094

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_121 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_826c9a205ee91afd7a96fabeb2473cae, i64 14) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_121) #8, !dbg !8096
  %174 = zext i1 %173 to i8, !dbg !8096
  store i8 %174, ptr %_120, align 1, !dbg !8096
  %175 = load i8, ptr %_120, align 1, !dbg !8096, !range !777, !noundef !18
  %176 = trunc i8 %175 to i1, !dbg !8096
  %_123 = zext i1 %176 to i64, !dbg !8096
  %177 = icmp eq i64 %_123, 0, !dbg !8096
  br i1 %177, label %bb133, label %bb132, !dbg !8096

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %178 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8120
  %179 = zext i1 %178 to i8, !dbg !8120
  store i8 %179, ptr %_0, align 1, !dbg !8120
  br label %bb210, !dbg !8120

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %180 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8121
  %181 = zext i1 %180 to i8, !dbg !8121
  store i8 %181, ptr %_0, align 1, !dbg !8121
  br label %bb210, !dbg !8121

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_134 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17ha42ab606db4a878dE"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_134, label %bb146, label %bb155, !dbg !8092

bb135:                                            ; preds = %bb133
  %182 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_125 = trunc i8 %182 to i1, !dbg !8093
  br i1 %_125, label %bb140, label %bb136, !dbg !8093

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %183 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_127) #8, !dbg !8094
  %184 = zext i1 %183 to i8, !dbg !8094
  store i8 %184, ptr %_126, align 1, !dbg !8094
  %185 = load i8, ptr %_126, align 1, !dbg !8094, !range !777, !noundef !18
  %186 = trunc i8 %185 to i1, !dbg !8094
  %_129 = zext i1 %186 to i64, !dbg !8094
  %187 = icmp eq i64 %_129, 0, !dbg !8094
  br i1 %187, label %bb140, label %bb139, !dbg !8094

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_131 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_39fe69eff977a9c06b2c3eead5f36a7c, i64 14) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %188 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_131) #8, !dbg !8096
  %189 = zext i1 %188 to i8, !dbg !8096
  store i8 %189, ptr %_130, align 1, !dbg !8096
  %190 = load i8, ptr %_130, align 1, !dbg !8096, !range !777, !noundef !18
  %191 = trunc i8 %190 to i1, !dbg !8096
  %_133 = zext i1 %191 to i64, !dbg !8096
  %192 = icmp eq i64 %_133, 0, !dbg !8096
  br i1 %192, label %bb144, label %bb143, !dbg !8096

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8122
  %194 = zext i1 %193 to i8, !dbg !8122
  store i8 %194, ptr %_0, align 1, !dbg !8122
  br label %bb210, !dbg !8122

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %195 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8123
  %196 = zext i1 %195 to i8, !dbg !8123
  store i8 %196, ptr %_0, align 1, !dbg !8123
  br label %bb210, !dbg !8123

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_144 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h21b7d4f1600ab387E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_144, label %bb157, label %bb166, !dbg !8092

bb146:                                            ; preds = %bb144
  %197 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_135 = trunc i8 %197 to i1, !dbg !8093
  br i1 %_135, label %bb151, label %bb147, !dbg !8093

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_137 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %198 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_137) #8, !dbg !8094
  %199 = zext i1 %198 to i8, !dbg !8094
  store i8 %199, ptr %_136, align 1, !dbg !8094
  %200 = load i8, ptr %_136, align 1, !dbg !8094, !range !777, !noundef !18
  %201 = trunc i8 %200 to i1, !dbg !8094
  %_139 = zext i1 %201 to i64, !dbg !8094
  %202 = icmp eq i64 %_139, 0, !dbg !8094
  br i1 %202, label %bb151, label %bb150, !dbg !8094

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_6f1c269e29791eb3e3eba5768c9e1567, i64 25) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %203 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_141) #8, !dbg !8096
  %204 = zext i1 %203 to i8, !dbg !8096
  store i8 %204, ptr %_140, align 1, !dbg !8096
  %205 = load i8, ptr %_140, align 1, !dbg !8096, !range !777, !noundef !18
  %206 = trunc i8 %205 to i1, !dbg !8096
  %_143 = zext i1 %206 to i64, !dbg !8096
  %207 = icmp eq i64 %_143, 0, !dbg !8096
  br i1 %207, label %bb155, label %bb154, !dbg !8096

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8124
  %209 = zext i1 %208 to i8, !dbg !8124
  store i8 %209, ptr %_0, align 1, !dbg !8124
  br label %bb210, !dbg !8124

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %210 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8125
  %211 = zext i1 %210 to i8, !dbg !8125
  store i8 %211, ptr %_0, align 1, !dbg !8125
  br label %bb210, !dbg !8125

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_154 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h5aa50ef256438c77E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_154, label %bb168, label %bb177, !dbg !8092

bb157:                                            ; preds = %bb155
  %212 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_145 = trunc i8 %212 to i1, !dbg !8093
  br i1 %_145, label %bb162, label %bb158, !dbg !8093

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %213 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_147) #8, !dbg !8094
  %214 = zext i1 %213 to i8, !dbg !8094
  store i8 %214, ptr %_146, align 1, !dbg !8094
  %215 = load i8, ptr %_146, align 1, !dbg !8094, !range !777, !noundef !18
  %216 = trunc i8 %215 to i1, !dbg !8094
  %_149 = zext i1 %216 to i64, !dbg !8094
  %217 = icmp eq i64 %_149, 0, !dbg !8094
  br i1 %217, label %bb162, label %bb161, !dbg !8094

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7bc910930806376fb8f9536a186e7134, i64 25) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_151) #8, !dbg !8096
  %219 = zext i1 %218 to i8, !dbg !8096
  store i8 %219, ptr %_150, align 1, !dbg !8096
  %220 = load i8, ptr %_150, align 1, !dbg !8096, !range !777, !noundef !18
  %221 = trunc i8 %220 to i1, !dbg !8096
  %_153 = zext i1 %221 to i64, !dbg !8096
  %222 = icmp eq i64 %_153, 0, !dbg !8096
  br i1 %222, label %bb166, label %bb165, !dbg !8096

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %223 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8126
  %224 = zext i1 %223 to i8, !dbg !8126
  store i8 %224, ptr %_0, align 1, !dbg !8126
  br label %bb210, !dbg !8126

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %225 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8127
  %226 = zext i1 %225 to i8, !dbg !8127
  store i8 %226, ptr %_0, align 1, !dbg !8127
  br label %bb210, !dbg !8127

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_164 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h6d3411ed168dc1e0E"(ptr align 4 %self) #8, !dbg !8092
  br i1 %_164, label %bb179, label %bb188, !dbg !8092

bb168:                                            ; preds = %bb166
  %227 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_155 = trunc i8 %227 to i1, !dbg !8093
  br i1 %_155, label %bb173, label %bb169, !dbg !8093

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_157 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %228 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_157) #8, !dbg !8094
  %229 = zext i1 %228 to i8, !dbg !8094
  store i8 %229, ptr %_156, align 1, !dbg !8094
  %230 = load i8, ptr %_156, align 1, !dbg !8094, !range !777, !noundef !18
  %231 = trunc i8 %230 to i1, !dbg !8094
  %_159 = zext i1 %231 to i64, !dbg !8094
  %232 = icmp eq i64 %_159, 0, !dbg !8094
  br i1 %232, label %bb173, label %bb172, !dbg !8094

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_430c7d8c98839de51a05c8fe3af9a348, i64 21) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %233 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_161) #8, !dbg !8096
  %234 = zext i1 %233 to i8, !dbg !8096
  store i8 %234, ptr %_160, align 1, !dbg !8096
  %235 = load i8, ptr %_160, align 1, !dbg !8096, !range !777, !noundef !18
  %236 = trunc i8 %235 to i1, !dbg !8096
  %_163 = zext i1 %236 to i64, !dbg !8096
  %237 = icmp eq i64 %_163, 0, !dbg !8096
  br i1 %237, label %bb177, label %bb176, !dbg !8096

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %238 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8128
  %239 = zext i1 %238 to i8, !dbg !8128
  store i8 %239, ptr %_0, align 1, !dbg !8128
  br label %bb210, !dbg !8128

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %240 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8129
  %241 = zext i1 %240 to i8, !dbg !8129
  store i8 %241, ptr %_0, align 1, !dbg !8129
  br label %bb210, !dbg !8129

bb188:                                            ; preds = %bb184, %bb177
  %_175 = load i32, ptr %self, align 4, !dbg !8130, !noundef !18
; call x86_64::registers::mxcsr::MxCsr::all
  %242 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h5c207acd8caabb8dE() #8, !dbg !8131
  store i32 %242, ptr %_179, align 4, !dbg !8131
; call x86_64::registers::mxcsr::MxCsr::bits
  %_177 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hcc8809dea0647c43E(ptr align 4 %_179) #8, !dbg !8131
  %_176 = xor i32 %_177, -1, !dbg !8132
  %243 = and i32 %_175, %_176, !dbg !8130
  store i32 %243, ptr %extra_bits, align 4, !dbg !8130
  %_180 = load i32, ptr %extra_bits, align 4, !dbg !8133, !noundef !18
  %244 = icmp eq i32 %_180, 0, !dbg !8133
  br i1 %244, label %bb204, label %bb191, !dbg !8133

bb179:                                            ; preds = %bb177
  %245 = load i8, ptr %first, align 1, !dbg !8093, !range !777, !noundef !18
  %_165 = trunc i8 %245 to i1, !dbg !8093
  br i1 %_165, label %bb184, label %bb180, !dbg !8093

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_167 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8094
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %246 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_167) #8, !dbg !8094
  %247 = zext i1 %246 to i8, !dbg !8094
  store i8 %247, ptr %_166, align 1, !dbg !8094
  %248 = load i8, ptr %_166, align 1, !dbg !8094, !range !777, !noundef !18
  %249 = trunc i8 %248 to i1, !dbg !8094
  %_169 = zext i1 %249 to i64, !dbg !8094
  %250 = icmp eq i64 %_169, 0, !dbg !8094
  br i1 %250, label %bb184, label %bb183, !dbg !8094

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !8095
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_b9fade50705e3555d0d831a1f9a510ab, i64 13) #8, !dbg !8096
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %251 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_171) #8, !dbg !8096
  %252 = zext i1 %251 to i8, !dbg !8096
  store i8 %252, ptr %_170, align 1, !dbg !8096
  %253 = load i8, ptr %_170, align 1, !dbg !8096, !range !777, !noundef !18
  %254 = trunc i8 %253 to i1, !dbg !8096
  %_173 = zext i1 %254 to i64, !dbg !8096
  %255 = icmp eq i64 %_173, 0, !dbg !8096
  br i1 %255, label %bb188, label %bb187, !dbg !8096

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8134
  %257 = zext i1 %256 to i8, !dbg !8134
  store i8 %257, ptr %_0, align 1, !dbg !8134
  br label %bb210, !dbg !8134

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8135
  %259 = zext i1 %258 to i8, !dbg !8135
  store i8 %259, ptr %_0, align 1, !dbg !8135
  br label %bb210, !dbg !8135

bb204:                                            ; preds = %bb199, %bb188
  %260 = load i8, ptr %first, align 1, !dbg !8136, !range !777, !noundef !18
  %_194 = trunc i8 %260 to i1, !dbg !8136
  br i1 %_194, label %bb205, label %bb209, !dbg !8136

bb191:                                            ; preds = %bb188
  %261 = load i8, ptr %first, align 1, !dbg !8137, !range !777, !noundef !18
  %_181 = trunc i8 %261 to i1, !dbg !8137
  br i1 %_181, label %bb196, label %bb192, !dbg !8137

bb192:                                            ; preds = %bb191
; call core::fmt::Formatter::write_str
  %_183 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8138
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %262 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_183) #8, !dbg !8138
  %263 = zext i1 %262 to i8, !dbg !8138
  store i8 %263, ptr %_182, align 1, !dbg !8138
  %264 = load i8, ptr %_182, align 1, !dbg !8138, !range !777, !noundef !18
  %265 = trunc i8 %264 to i1, !dbg !8138
  %_185 = zext i1 %265 to i64, !dbg !8138
  %266 = icmp eq i64 %_185, 0, !dbg !8138
  br i1 %266, label %bb196, label %bb195, !dbg !8138

bb196:                                            ; preds = %bb192, %bb191
  store i8 0, ptr %first, align 1, !dbg !8139
; call core::fmt::Formatter::write_str
  %_187 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8140
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %267 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_187) #8, !dbg !8140
  %268 = zext i1 %267 to i8, !dbg !8140
  store i8 %268, ptr %_186, align 1, !dbg !8140
  %269 = load i8, ptr %_186, align 1, !dbg !8140, !range !777, !noundef !18
  %270 = trunc i8 %269 to i1, !dbg !8140
  %_189 = zext i1 %270 to i64, !dbg !8140
  %271 = icmp eq i64 %_189, 0, !dbg !8140
  br i1 %271, label %bb199, label %bb200, !dbg !8140

bb195:                                            ; preds = %bb192
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %272 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8141
  %273 = zext i1 %272 to i8, !dbg !8141
  store i8 %273, ptr %_0, align 1, !dbg !8141
  br label %bb210, !dbg !8141

bb199:                                            ; preds = %bb196
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_191 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h2072ddc3a0f61fe1E"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !8142
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_191) #8, !dbg !8142
  %275 = zext i1 %274 to i8, !dbg !8142
  store i8 %275, ptr %_190, align 1, !dbg !8142
  %276 = load i8, ptr %_190, align 1, !dbg !8142, !range !777, !noundef !18
  %277 = trunc i8 %276 to i1, !dbg !8142
  %_193 = zext i1 %277 to i64, !dbg !8142
  %278 = icmp eq i64 %_193, 0, !dbg !8142
  br i1 %278, label %bb204, label %bb203, !dbg !8142

bb200:                                            ; preds = %bb196
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %279 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8143
  %280 = zext i1 %279 to i8, !dbg !8143
  store i8 %280, ptr %_0, align 1, !dbg !8143
  br label %bb210, !dbg !8143

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %281 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8144
  %282 = zext i1 %281 to i8, !dbg !8144
  store i8 %282, ptr %_0, align 1, !dbg !8144
  br label %bb210, !dbg !8144

bb209:                                            ; preds = %bb205, %bb204
  store i8 0, ptr %_0, align 1, !dbg !8145
  br label %bb210, !dbg !8098

bb205:                                            ; preds = %bb204
; call core::fmt::Formatter::write_str
  %_196 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8146
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %283 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_196) #8, !dbg !8146
  %284 = zext i1 %283 to i8, !dbg !8146
  store i8 %284, ptr %_195, align 1, !dbg !8146
  %285 = load i8, ptr %_195, align 1, !dbg !8146, !range !777, !noundef !18
  %286 = trunc i8 %285 to i1, !dbg !8146
  %_198 = zext i1 %286 to i64, !dbg !8146
  %287 = icmp eq i64 %_198, 0, !dbg !8146
  br i1 %287, label %bb209, label %bb208, !dbg !8146

bb208:                                            ; preds = %bb205
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %288 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_02a0b8470ea8b0bf5c15156feff310b7) #8, !dbg !8147
  %289 = zext i1 %288 to i8, !dbg !8147
  store i8 %289, ptr %_0, align 1, !dbg !8147
  br label %bb210, !dbg !8147

bb6:                                              ; No predecessors!
  unreachable, !dbg !8094
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17hed18c78fa5c211a6E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8148 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8151, metadata !DIExpression()), !dbg !8153
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8152, metadata !DIExpression()), !dbg !8154
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17hbb37243d014a3563E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !8155
  ret i1 %_0, !dbg !8156
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h40eea95926f08697E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8157 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8160, metadata !DIExpression()), !dbg !8162
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8161, metadata !DIExpression()), !dbg !8163
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h15a9988bbe6d04ceE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !8164
  ret i1 %_0, !dbg !8165
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h822947fa16af1312E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8166 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8169, metadata !DIExpression()), !dbg !8171
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8170, metadata !DIExpression()), !dbg !8172
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h2072ddc3a0f61fe1E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !8173
  ret i1 %_0, !dbg !8174
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h50b4a9d6f3ca9b4eE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8175 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8178, metadata !DIExpression()), !dbg !8180
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8179, metadata !DIExpression()), !dbg !8181
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h0b2dfc69df54ccf1E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !8182
  ret i1 %_0, !dbg !8183
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h5c207acd8caabb8dE() unnamed_addr #0 !dbg !8184 {
start:
  %_0 = alloca i32, align 4
  store i32 65535, ptr %_0, align 4, !dbg !8188
  %0 = load i32, ptr %_0, align 4, !dbg !8189, !noundef !18
  ret i32 %0, !dbg !8189
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hcc8809dea0647c43E(ptr align 4 %self) unnamed_addr #0 !dbg !8190 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8195, metadata !DIExpression()), !dbg !8196
  %_0 = load i32, ptr %self, align 4, !dbg !8197, !noundef !18
  ret i32 %_0, !dbg !8198
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h1bc4c703292e3f51E"(ptr align 4 %self) unnamed_addr #0 !dbg !8199 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8205, metadata !DIExpression()), !dbg !8208
  br i1 false, label %bb1, label %bb3, !dbg !8208

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8208, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8208
  br i1 %0, label %bb3, label %bb2, !dbg !8208

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8208, !noundef !18
  %_5 = and i32 %_6, 1, !dbg !8208
  %1 = icmp eq i32 %_5, 1, !dbg !8208
  %2 = zext i1 %1 to i8, !dbg !8208
  store i8 %2, ptr %_0, align 1, !dbg !8208
  br label %bb4, !dbg !8208

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8208
  br label %bb4, !dbg !8208

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8209, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8209
  ret i1 %4, !dbg !8209
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h7f6d6b35c4e98a31E"(ptr align 4 %self) unnamed_addr #0 !dbg !8210 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8212, metadata !DIExpression()), !dbg !8214
  br i1 false, label %bb1, label %bb3, !dbg !8214

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8214, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8214
  br i1 %0, label %bb3, label %bb2, !dbg !8214

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8214, !noundef !18
  %_5 = and i32 %_6, 2, !dbg !8214
  %1 = icmp eq i32 %_5, 2, !dbg !8214
  %2 = zext i1 %1 to i8, !dbg !8214
  store i8 %2, ptr %_0, align 1, !dbg !8214
  br label %bb4, !dbg !8214

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8214
  br label %bb4, !dbg !8214

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8215, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8215
  ret i1 %4, !dbg !8215
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hd30840261ba47345E"(ptr align 4 %self) unnamed_addr #0 !dbg !8216 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8218, metadata !DIExpression()), !dbg !8220
  br i1 false, label %bb1, label %bb3, !dbg !8220

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8220, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8220
  br i1 %0, label %bb3, label %bb2, !dbg !8220

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8220, !noundef !18
  %_5 = and i32 %_6, 4, !dbg !8220
  %1 = icmp eq i32 %_5, 4, !dbg !8220
  %2 = zext i1 %1 to i8, !dbg !8220
  store i8 %2, ptr %_0, align 1, !dbg !8220
  br label %bb4, !dbg !8220

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8220
  br label %bb4, !dbg !8220

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8221, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8221
  ret i1 %4, !dbg !8221
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17habbf3be471248d5cE"(ptr align 4 %self) unnamed_addr #0 !dbg !8222 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8224, metadata !DIExpression()), !dbg !8226
  br i1 false, label %bb1, label %bb3, !dbg !8226

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8226, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8226
  br i1 %0, label %bb3, label %bb2, !dbg !8226

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8226, !noundef !18
  %_5 = and i32 %_6, 8, !dbg !8226
  %1 = icmp eq i32 %_5, 8, !dbg !8226
  %2 = zext i1 %1 to i8, !dbg !8226
  store i8 %2, ptr %_0, align 1, !dbg !8226
  br label %bb4, !dbg !8226

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8226
  br label %bb4, !dbg !8226

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8227, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8227
  ret i1 %4, !dbg !8227
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h5615079b3c5a00ceE"(ptr align 4 %self) unnamed_addr #0 !dbg !8228 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8230, metadata !DIExpression()), !dbg !8232
  br i1 false, label %bb1, label %bb3, !dbg !8232

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8232, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8232
  br i1 %0, label %bb3, label %bb2, !dbg !8232

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8232, !noundef !18
  %_5 = and i32 %_6, 16, !dbg !8232
  %1 = icmp eq i32 %_5, 16, !dbg !8232
  %2 = zext i1 %1 to i8, !dbg !8232
  store i8 %2, ptr %_0, align 1, !dbg !8232
  br label %bb4, !dbg !8232

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8232
  br label %bb4, !dbg !8232

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8233, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8233
  ret i1 %4, !dbg !8233
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h3793ec418e4e744dE"(ptr align 4 %self) unnamed_addr #0 !dbg !8234 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8236, metadata !DIExpression()), !dbg !8238
  br i1 false, label %bb1, label %bb3, !dbg !8238

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8238, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8238
  br i1 %0, label %bb3, label %bb2, !dbg !8238

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8238, !noundef !18
  %_5 = and i32 %_6, 32, !dbg !8238
  %1 = icmp eq i32 %_5, 32, !dbg !8238
  %2 = zext i1 %1 to i8, !dbg !8238
  store i8 %2, ptr %_0, align 1, !dbg !8238
  br label %bb4, !dbg !8238

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8238
  br label %bb4, !dbg !8238

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8239, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8239
  ret i1 %4, !dbg !8239
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h7e24842ee233ae11E"(ptr align 4 %self) unnamed_addr #0 !dbg !8240 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8242, metadata !DIExpression()), !dbg !8244
  br i1 false, label %bb1, label %bb3, !dbg !8244

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8244, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8244
  br i1 %0, label %bb3, label %bb2, !dbg !8244

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8244, !noundef !18
  %_5 = and i32 %_6, 64, !dbg !8244
  %1 = icmp eq i32 %_5, 64, !dbg !8244
  %2 = zext i1 %1 to i8, !dbg !8244
  store i8 %2, ptr %_0, align 1, !dbg !8244
  br label %bb4, !dbg !8244

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8244
  br label %bb4, !dbg !8244

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8245, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8245
  ret i1 %4, !dbg !8245
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h9a1483cd7311aeabE"(ptr align 4 %self) unnamed_addr #0 !dbg !8246 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8248, metadata !DIExpression()), !dbg !8250
  br i1 false, label %bb1, label %bb3, !dbg !8250

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8250, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8250
  br i1 %0, label %bb3, label %bb2, !dbg !8250

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8250, !noundef !18
  %_5 = and i32 %_6, 128, !dbg !8250
  %1 = icmp eq i32 %_5, 128, !dbg !8250
  %2 = zext i1 %1 to i8, !dbg !8250
  store i8 %2, ptr %_0, align 1, !dbg !8250
  br label %bb4, !dbg !8250

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8250
  br label %bb4, !dbg !8250

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8251, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8251
  ret i1 %4, !dbg !8251
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hbb90354406b2a9e1E"(ptr align 4 %self) unnamed_addr #0 !dbg !8252 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8254, metadata !DIExpression()), !dbg !8256
  br i1 false, label %bb1, label %bb3, !dbg !8256

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8256, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8256
  br i1 %0, label %bb3, label %bb2, !dbg !8256

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8256, !noundef !18
  %_5 = and i32 %_6, 256, !dbg !8256
  %1 = icmp eq i32 %_5, 256, !dbg !8256
  %2 = zext i1 %1 to i8, !dbg !8256
  store i8 %2, ptr %_0, align 1, !dbg !8256
  br label %bb4, !dbg !8256

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8256
  br label %bb4, !dbg !8256

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8257, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8257
  ret i1 %4, !dbg !8257
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h6fa01253f2374b0eE"(ptr align 4 %self) unnamed_addr #0 !dbg !8258 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8260, metadata !DIExpression()), !dbg !8262
  br i1 false, label %bb1, label %bb3, !dbg !8262

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8262, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8262
  br i1 %0, label %bb3, label %bb2, !dbg !8262

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8262, !noundef !18
  %_5 = and i32 %_6, 512, !dbg !8262
  %1 = icmp eq i32 %_5, 512, !dbg !8262
  %2 = zext i1 %1 to i8, !dbg !8262
  store i8 %2, ptr %_0, align 1, !dbg !8262
  br label %bb4, !dbg !8262

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8262
  br label %bb4, !dbg !8262

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8263, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8263
  ret i1 %4, !dbg !8263
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h82b0dcd96c61edf8E"(ptr align 4 %self) unnamed_addr #0 !dbg !8264 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8266, metadata !DIExpression()), !dbg !8268
  br i1 false, label %bb1, label %bb3, !dbg !8268

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8268, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8268
  br i1 %0, label %bb3, label %bb2, !dbg !8268

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8268, !noundef !18
  %_5 = and i32 %_6, 1024, !dbg !8268
  %1 = icmp eq i32 %_5, 1024, !dbg !8268
  %2 = zext i1 %1 to i8, !dbg !8268
  store i8 %2, ptr %_0, align 1, !dbg !8268
  br label %bb4, !dbg !8268

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8268
  br label %bb4, !dbg !8268

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8269, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8269
  ret i1 %4, !dbg !8269
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h86a93d1844e417e9E"(ptr align 4 %self) unnamed_addr #0 !dbg !8270 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8272, metadata !DIExpression()), !dbg !8274
  br i1 false, label %bb1, label %bb3, !dbg !8274

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8274, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8274
  br i1 %0, label %bb3, label %bb2, !dbg !8274

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8274, !noundef !18
  %_5 = and i32 %_6, 2048, !dbg !8274
  %1 = icmp eq i32 %_5, 2048, !dbg !8274
  %2 = zext i1 %1 to i8, !dbg !8274
  store i8 %2, ptr %_0, align 1, !dbg !8274
  br label %bb4, !dbg !8274

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8274
  br label %bb4, !dbg !8274

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8275, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8275
  ret i1 %4, !dbg !8275
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17he7556d4b9af8bb1bE"(ptr align 4 %self) unnamed_addr #0 !dbg !8276 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8278, metadata !DIExpression()), !dbg !8280
  br i1 false, label %bb1, label %bb3, !dbg !8280

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8280, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8280
  br i1 %0, label %bb3, label %bb2, !dbg !8280

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8280, !noundef !18
  %_5 = and i32 %_6, 4096, !dbg !8280
  %1 = icmp eq i32 %_5, 4096, !dbg !8280
  %2 = zext i1 %1 to i8, !dbg !8280
  store i8 %2, ptr %_0, align 1, !dbg !8280
  br label %bb4, !dbg !8280

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8280
  br label %bb4, !dbg !8280

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8281, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8281
  ret i1 %4, !dbg !8281
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17ha42ab606db4a878dE"(ptr align 4 %self) unnamed_addr #0 !dbg !8282 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8284, metadata !DIExpression()), !dbg !8286
  br i1 false, label %bb1, label %bb3, !dbg !8286

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8286, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8286
  br i1 %0, label %bb3, label %bb2, !dbg !8286

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8286, !noundef !18
  %_5 = and i32 %_6, 8192, !dbg !8286
  %1 = icmp eq i32 %_5, 8192, !dbg !8286
  %2 = zext i1 %1 to i8, !dbg !8286
  store i8 %2, ptr %_0, align 1, !dbg !8286
  br label %bb4, !dbg !8286

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8286
  br label %bb4, !dbg !8286

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8287, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8287
  ret i1 %4, !dbg !8287
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h21b7d4f1600ab387E"(ptr align 4 %self) unnamed_addr #0 !dbg !8288 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8290, metadata !DIExpression()), !dbg !8292
  br i1 false, label %bb1, label %bb3, !dbg !8292

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8292, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8292
  br i1 %0, label %bb3, label %bb2, !dbg !8292

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8292, !noundef !18
  %_5 = and i32 %_6, 16384, !dbg !8292
  %1 = icmp eq i32 %_5, 16384, !dbg !8292
  %2 = zext i1 %1 to i8, !dbg !8292
  store i8 %2, ptr %_0, align 1, !dbg !8292
  br label %bb4, !dbg !8292

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8292
  br label %bb4, !dbg !8292

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8293, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8293
  ret i1 %4, !dbg !8293
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h5aa50ef256438c77E"(ptr align 4 %self) unnamed_addr #0 !dbg !8294 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8296, metadata !DIExpression()), !dbg !8298
  br i1 false, label %bb1, label %bb3, !dbg !8298

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8298, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8298
  br i1 %0, label %bb3, label %bb2, !dbg !8298

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8298, !noundef !18
  %_5 = and i32 %_6, 24576, !dbg !8298
  %1 = icmp eq i32 %_5, 24576, !dbg !8298
  %2 = zext i1 %1 to i8, !dbg !8298
  store i8 %2, ptr %_0, align 1, !dbg !8298
  br label %bb4, !dbg !8298

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8298
  br label %bb4, !dbg !8298

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8299, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8299
  ret i1 %4, !dbg !8299
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h6d3411ed168dc1e0E"(ptr align 4 %self) unnamed_addr #0 !dbg !8300 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8302, metadata !DIExpression()), !dbg !8304
  br i1 false, label %bb1, label %bb3, !dbg !8304

bb1:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !8304, !noundef !18
  %0 = icmp eq i32 %_4, 0, !dbg !8304
  br i1 %0, label %bb3, label %bb2, !dbg !8304

bb3:                                              ; preds = %bb1, %start
  %_6 = load i32, ptr %self, align 4, !dbg !8304, !noundef !18
  %_5 = and i32 %_6, 32768, !dbg !8304
  %1 = icmp eq i32 %_5, 32768, !dbg !8304
  %2 = zext i1 %1 to i8, !dbg !8304
  store i8 %2, ptr %_0, align 1, !dbg !8304
  br label %bb4, !dbg !8304

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8304
  br label %bb4, !dbg !8304

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8305, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8305
  ret i1 %4, !dbg !8305
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8224d297e0fe41fcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8306 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_205 = alloca i8, align 1
  %_200 = alloca i8, align 1
  %_196 = alloca i8, align 1
  %_192 = alloca i8, align 1
  %_189 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_180 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_170 = alloca i8, align 1
  %_166 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_156 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_146 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_136 = alloca i8, align 1
  %_130 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8320, metadata !DIExpression()), !dbg !8482
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8322, metadata !DIExpression()), !dbg !8483
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8324, metadata !DIExpression()), !dbg !8484
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8326, metadata !DIExpression()), !dbg !8485
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8328, metadata !DIExpression()), !dbg !8486
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8330, metadata !DIExpression()), !dbg !8487
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8332, metadata !DIExpression()), !dbg !8488
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8334, metadata !DIExpression()), !dbg !8489
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8336, metadata !DIExpression()), !dbg !8490
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8338, metadata !DIExpression()), !dbg !8491
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8340, metadata !DIExpression()), !dbg !8492
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8342, metadata !DIExpression()), !dbg !8493
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8344, metadata !DIExpression()), !dbg !8494
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8346, metadata !DIExpression()), !dbg !8495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8348, metadata !DIExpression()), !dbg !8496
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8350, metadata !DIExpression()), !dbg !8497
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8352, metadata !DIExpression()), !dbg !8498
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8354, metadata !DIExpression()), !dbg !8499
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8356, metadata !DIExpression()), !dbg !8500
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8358, metadata !DIExpression()), !dbg !8501
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8360, metadata !DIExpression()), !dbg !8502
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8362, metadata !DIExpression()), !dbg !8503
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8364, metadata !DIExpression()), !dbg !8504
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8366, metadata !DIExpression()), !dbg !8505
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8368, metadata !DIExpression()), !dbg !8506
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8370, metadata !DIExpression()), !dbg !8507
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8372, metadata !DIExpression()), !dbg !8508
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8374, metadata !DIExpression()), !dbg !8509
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8376, metadata !DIExpression()), !dbg !8510
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8378, metadata !DIExpression()), !dbg !8511
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8380, metadata !DIExpression()), !dbg !8512
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8382, metadata !DIExpression()), !dbg !8513
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8384, metadata !DIExpression()), !dbg !8514
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8386, metadata !DIExpression()), !dbg !8515
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8388, metadata !DIExpression()), !dbg !8516
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8390, metadata !DIExpression()), !dbg !8517
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8392, metadata !DIExpression()), !dbg !8518
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8394, metadata !DIExpression()), !dbg !8519
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8396, metadata !DIExpression()), !dbg !8520
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8398, metadata !DIExpression()), !dbg !8521
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8400, metadata !DIExpression()), !dbg !8522
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8402, metadata !DIExpression()), !dbg !8523
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8404, metadata !DIExpression()), !dbg !8524
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8406, metadata !DIExpression()), !dbg !8525
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8408, metadata !DIExpression()), !dbg !8526
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8410, metadata !DIExpression()), !dbg !8527
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8412, metadata !DIExpression()), !dbg !8528
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8414, metadata !DIExpression()), !dbg !8529
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8416, metadata !DIExpression()), !dbg !8530
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8418, metadata !DIExpression()), !dbg !8531
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8420, metadata !DIExpression()), !dbg !8532
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8422, metadata !DIExpression()), !dbg !8533
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8424, metadata !DIExpression()), !dbg !8534
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8426, metadata !DIExpression()), !dbg !8535
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8428, metadata !DIExpression()), !dbg !8536
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8430, metadata !DIExpression()), !dbg !8537
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8432, metadata !DIExpression()), !dbg !8538
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8434, metadata !DIExpression()), !dbg !8539
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8436, metadata !DIExpression()), !dbg !8540
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8438, metadata !DIExpression()), !dbg !8541
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8440, metadata !DIExpression()), !dbg !8542
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8442, metadata !DIExpression()), !dbg !8543
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8444, metadata !DIExpression()), !dbg !8544
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8446, metadata !DIExpression()), !dbg !8545
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8448, metadata !DIExpression()), !dbg !8546
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8450, metadata !DIExpression()), !dbg !8547
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8452, metadata !DIExpression()), !dbg !8548
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8454, metadata !DIExpression()), !dbg !8549
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8456, metadata !DIExpression()), !dbg !8550
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8458, metadata !DIExpression()), !dbg !8551
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8460, metadata !DIExpression()), !dbg !8552
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8462, metadata !DIExpression()), !dbg !8553
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8466, metadata !DIExpression()), !dbg !8554
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8468, metadata !DIExpression()), !dbg !8555
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8470, metadata !DIExpression()), !dbg !8556
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8472, metadata !DIExpression()), !dbg !8557
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8474, metadata !DIExpression()), !dbg !8558
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8476, metadata !DIExpression()), !dbg !8559
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8478, metadata !DIExpression()), !dbg !8560
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8480, metadata !DIExpression()), !dbg !8561
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8561
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8316, metadata !DIExpression()), !dbg !8562
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8561
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8317, metadata !DIExpression()), !dbg !8563
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8318, metadata !DIExpression()), !dbg !8564
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8464, metadata !DIExpression()), !dbg !8565
  store i8 1, ptr %first, align 1, !dbg !8566
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17hffac708e5e7e3a30E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_4, label %bb2, label %bb12, !dbg !8567

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_14 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hcecf94eacfcc5ce6E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_14, label %bb14, label %bb23, !dbg !8567

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !8568
  br i1 %_5, label %bb8, label %bb3, !dbg !8568

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !8569
  %2 = zext i1 %1 to i8, !dbg !8569
  store i8 %2, ptr %_6, align 1, !dbg !8569
  %3 = load i8, ptr %_6, align 1, !dbg !8569, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8569
  %_9 = zext i1 %4 to i64, !dbg !8569
  %5 = icmp eq i64 %_9, 0, !dbg !8569
  br i1 %5, label %bb8, label %bb7, !dbg !8569

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_ec5b1b162c2450c572509f04758eccff, i64 2) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !8571
  %7 = zext i1 %6 to i8, !dbg !8571
  store i8 %7, ptr %_10, align 1, !dbg !8571
  %8 = load i8, ptr %_10, align 1, !dbg !8571, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !8571
  %_13 = zext i1 %9 to i64, !dbg !8571
  %10 = icmp eq i64 %_13, 0, !dbg !8571
  br i1 %10, label %bb12, label %bb11, !dbg !8571

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8572
  %12 = zext i1 %11 to i8, !dbg !8572
  store i8 %12, ptr %_0, align 1, !dbg !8572
  br label %bb221, !dbg !8572

bb221:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb132, %bb143, %bb154, %bb165, %bb176, %bb187, %bb198, %bb211, %bb214, %bb219, %bb220, %bb206, %bb194, %bb183, %bb172, %bb161, %bb150, %bb139, %bb128, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !8573, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !8573
  ret i1 %14, !dbg !8573

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8574
  %16 = zext i1 %15 to i8, !dbg !8574
  store i8 %16, ptr %_0, align 1, !dbg !8574
  br label %bb221, !dbg !8574

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_24 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h06764f13902b8816E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_24, label %bb25, label %bb34, !dbg !8567

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !8568
  br i1 %_15, label %bb19, label %bb15, !dbg !8568

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !8569
  %19 = zext i1 %18 to i8, !dbg !8569
  store i8 %19, ptr %_16, align 1, !dbg !8569
  %20 = load i8, ptr %_16, align 1, !dbg !8569, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !8569
  %_19 = zext i1 %21 to i64, !dbg !8569
  %22 = icmp eq i64 %_19, 0, !dbg !8569
  br i1 %22, label %bb19, label %bb18, !dbg !8569

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_c6278bda13d4e203e2ffdae4ef6347fb, i64 25) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !8571
  %24 = zext i1 %23 to i8, !dbg !8571
  store i8 %24, ptr %_20, align 1, !dbg !8571
  %25 = load i8, ptr %_20, align 1, !dbg !8571, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !8571
  %_23 = zext i1 %26 to i64, !dbg !8571
  %27 = icmp eq i64 %_23, 0, !dbg !8571
  br i1 %27, label %bb23, label %bb22, !dbg !8571

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8575
  %29 = zext i1 %28 to i8, !dbg !8575
  store i8 %29, ptr %_0, align 1, !dbg !8575
  br label %bb221, !dbg !8575

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8576
  %31 = zext i1 %30 to i8, !dbg !8576
  store i8 %31, ptr %_0, align 1, !dbg !8576
  br label %bb221, !dbg !8576

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_34 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h78765aebe8754443E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_34, label %bb36, label %bb45, !dbg !8567

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !8568
  br i1 %_25, label %bb30, label %bb26, !dbg !8568

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !8569
  %34 = zext i1 %33 to i8, !dbg !8569
  store i8 %34, ptr %_26, align 1, !dbg !8569
  %35 = load i8, ptr %_26, align 1, !dbg !8569, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !8569
  %_29 = zext i1 %36 to i64, !dbg !8569
  %37 = icmp eq i64 %_29, 0, !dbg !8569
  br i1 %37, label %bb30, label %bb29, !dbg !8569

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3ebb970fb6c33a3b0fe01f3bf4af376e, i64 17) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !8571
  %39 = zext i1 %38 to i8, !dbg !8571
  store i8 %39, ptr %_30, align 1, !dbg !8571
  %40 = load i8, ptr %_30, align 1, !dbg !8571, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !8571
  %_33 = zext i1 %41 to i64, !dbg !8571
  %42 = icmp eq i64 %_33, 0, !dbg !8571
  br i1 %42, label %bb34, label %bb33, !dbg !8571

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8577
  %44 = zext i1 %43 to i8, !dbg !8577
  store i8 %44, ptr %_0, align 1, !dbg !8577
  br label %bb221, !dbg !8577

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8578
  %46 = zext i1 %45 to i8, !dbg !8578
  store i8 %46, ptr %_0, align 1, !dbg !8578
  br label %bb221, !dbg !8578

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_44 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h3d359f302f49a556E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_44, label %bb47, label %bb56, !dbg !8567

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !8568
  br i1 %_35, label %bb41, label %bb37, !dbg !8568

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !8569
  %49 = zext i1 %48 to i8, !dbg !8569
  store i8 %49, ptr %_36, align 1, !dbg !8569
  %50 = load i8, ptr %_36, align 1, !dbg !8569, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !8569
  %_39 = zext i1 %51 to i64, !dbg !8569
  %52 = icmp eq i64 %_39, 0, !dbg !8569
  br i1 %52, label %bb41, label %bb40, !dbg !8569

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3a1e4c5d12171e7bfcd85ba51395866c, i64 15) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !8571
  %54 = zext i1 %53 to i8, !dbg !8571
  store i8 %54, ptr %_40, align 1, !dbg !8571
  %55 = load i8, ptr %_40, align 1, !dbg !8571, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !8571
  %_43 = zext i1 %56 to i64, !dbg !8571
  %57 = icmp eq i64 %_43, 0, !dbg !8571
  br i1 %57, label %bb45, label %bb44, !dbg !8571

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8579
  %59 = zext i1 %58 to i8, !dbg !8579
  store i8 %59, ptr %_0, align 1, !dbg !8579
  br label %bb221, !dbg !8579

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8580
  %61 = zext i1 %60 to i8, !dbg !8580
  store i8 %61, ptr %_0, align 1, !dbg !8580
  br label %bb221, !dbg !8580

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_54 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h23baef15cce0de71E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_54, label %bb58, label %bb67, !dbg !8567

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !8568
  br i1 %_45, label %bb52, label %bb48, !dbg !8568

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !8569
  %64 = zext i1 %63 to i8, !dbg !8569
  store i8 %64, ptr %_46, align 1, !dbg !8569
  %65 = load i8, ptr %_46, align 1, !dbg !8569, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !8569
  %_49 = zext i1 %66 to i64, !dbg !8569
  %67 = icmp eq i64 %_49, 0, !dbg !8569
  br i1 %67, label %bb52, label %bb51, !dbg !8569

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_1528d1162bff7baa34e9aa2de578cb61, i64 17) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !8571
  %69 = zext i1 %68 to i8, !dbg !8571
  store i8 %69, ptr %_50, align 1, !dbg !8571
  %70 = load i8, ptr %_50, align 1, !dbg !8571, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !8571
  %_53 = zext i1 %71 to i64, !dbg !8571
  %72 = icmp eq i64 %_53, 0, !dbg !8571
  br i1 %72, label %bb56, label %bb55, !dbg !8571

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8581
  %74 = zext i1 %73 to i8, !dbg !8581
  store i8 %74, ptr %_0, align 1, !dbg !8581
  br label %bb221, !dbg !8581

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8582
  %76 = zext i1 %75 to i8, !dbg !8582
  store i8 %76, ptr %_0, align 1, !dbg !8582
  br label %bb221, !dbg !8582

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_64 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hbd4cce1c299ff98bE"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_64, label %bb69, label %bb78, !dbg !8567

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !8568
  br i1 %_55, label %bb63, label %bb59, !dbg !8568

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !8569
  %79 = zext i1 %78 to i8, !dbg !8569
  store i8 %79, ptr %_56, align 1, !dbg !8569
  %80 = load i8, ptr %_56, align 1, !dbg !8569, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !8569
  %_59 = zext i1 %81 to i64, !dbg !8569
  %82 = icmp eq i64 %_59, 0, !dbg !8569
  br i1 %82, label %bb63, label %bb62, !dbg !8569

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_1d6fa5f529e55e2b73521861ceb2d701, i64 11) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !8571
  %84 = zext i1 %83 to i8, !dbg !8571
  store i8 %84, ptr %_60, align 1, !dbg !8571
  %85 = load i8, ptr %_60, align 1, !dbg !8571, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !8571
  %_63 = zext i1 %86 to i64, !dbg !8571
  %87 = icmp eq i64 %_63, 0, !dbg !8571
  br i1 %87, label %bb67, label %bb66, !dbg !8571

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8583
  %89 = zext i1 %88 to i8, !dbg !8583
  store i8 %89, ptr %_0, align 1, !dbg !8583
  br label %bb221, !dbg !8583

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8584
  %91 = zext i1 %90 to i8, !dbg !8584
  store i8 %91, ptr %_0, align 1, !dbg !8584
  br label %bb221, !dbg !8584

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_74 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h3780154355357b53E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_74, label %bb80, label %bb89, !dbg !8567

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !8568
  br i1 %_65, label %bb74, label %bb70, !dbg !8568

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !8569
  %94 = zext i1 %93 to i8, !dbg !8569
  store i8 %94, ptr %_66, align 1, !dbg !8569
  %95 = load i8, ptr %_66, align 1, !dbg !8569, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !8569
  %_69 = zext i1 %96 to i64, !dbg !8569
  %97 = icmp eq i64 %_69, 0, !dbg !8569
  br i1 %97, label %bb74, label %bb73, !dbg !8569

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_48ab5e7fe39f3329897899f9db12fc81, i64 11) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !8571
  %99 = zext i1 %98 to i8, !dbg !8571
  store i8 %99, ptr %_70, align 1, !dbg !8571
  %100 = load i8, ptr %_70, align 1, !dbg !8571, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !8571
  %_73 = zext i1 %101 to i64, !dbg !8571
  %102 = icmp eq i64 %_73, 0, !dbg !8571
  br i1 %102, label %bb78, label %bb77, !dbg !8571

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8585
  %104 = zext i1 %103 to i8, !dbg !8585
  store i8 %104, ptr %_0, align 1, !dbg !8585
  br label %bb221, !dbg !8585

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8586
  %106 = zext i1 %105 to i8, !dbg !8586
  store i8 %106, ptr %_0, align 1, !dbg !8586
  br label %bb221, !dbg !8586

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_84 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h777ae4dd1b6b6029E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_84, label %bb91, label %bb100, !dbg !8567

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !8568
  br i1 %_75, label %bb85, label %bb81, !dbg !8568

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !8569
  %109 = zext i1 %108 to i8, !dbg !8569
  store i8 %109, ptr %_76, align 1, !dbg !8569
  %110 = load i8, ptr %_76, align 1, !dbg !8569, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !8569
  %_79 = zext i1 %111 to i64, !dbg !8569
  %112 = icmp eq i64 %_79, 0, !dbg !8569
  br i1 %112, label %bb85, label %bb84, !dbg !8569

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_9b5da51e8e50cb45b94d88b16558de7d, i64 9) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !8571
  %114 = zext i1 %113 to i8, !dbg !8571
  store i8 %114, ptr %_80, align 1, !dbg !8571
  %115 = load i8, ptr %_80, align 1, !dbg !8571, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !8571
  %_83 = zext i1 %116 to i64, !dbg !8571
  %117 = icmp eq i64 %_83, 0, !dbg !8571
  br i1 %117, label %bb89, label %bb88, !dbg !8571

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8587
  %119 = zext i1 %118 to i8, !dbg !8587
  store i8 %119, ptr %_0, align 1, !dbg !8587
  br label %bb221, !dbg !8587

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8588
  %121 = zext i1 %120 to i8, !dbg !8588
  store i8 %121, ptr %_0, align 1, !dbg !8588
  br label %bb221, !dbg !8588

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_94 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h8c311ca3d06e4601E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_94, label %bb102, label %bb111, !dbg !8567

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !8568
  br i1 %_85, label %bb96, label %bb92, !dbg !8568

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !8569
  %124 = zext i1 %123 to i8, !dbg !8569
  store i8 %124, ptr %_86, align 1, !dbg !8569
  %125 = load i8, ptr %_86, align 1, !dbg !8569, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !8569
  %_89 = zext i1 %126 to i64, !dbg !8569
  %127 = icmp eq i64 %_89, 0, !dbg !8569
  br i1 %127, label %bb96, label %bb95, !dbg !8569

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_ca8f9c3c90ddb14657eef011778f0d79, i64 8) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !8571
  %129 = zext i1 %128 to i8, !dbg !8571
  store i8 %129, ptr %_90, align 1, !dbg !8571
  %130 = load i8, ptr %_90, align 1, !dbg !8571, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !8571
  %_93 = zext i1 %131 to i64, !dbg !8571
  %132 = icmp eq i64 %_93, 0, !dbg !8571
  br i1 %132, label %bb100, label %bb99, !dbg !8571

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8589
  %134 = zext i1 %133 to i8, !dbg !8589
  store i8 %134, ptr %_0, align 1, !dbg !8589
  br label %bb221, !dbg !8589

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8590
  %136 = zext i1 %135 to i8, !dbg !8590
  store i8 %136, ptr %_0, align 1, !dbg !8590
  br label %bb221, !dbg !8590

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_104 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h575f0cc769091c0fE"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_104, label %bb113, label %bb122, !dbg !8567

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !8568
  br i1 %_95, label %bb107, label %bb103, !dbg !8568

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !8569
  %139 = zext i1 %138 to i8, !dbg !8569
  store i8 %139, ptr %_96, align 1, !dbg !8569
  %140 = load i8, ptr %_96, align 1, !dbg !8569, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !8569
  %_99 = zext i1 %141 to i64, !dbg !8569
  %142 = icmp eq i64 %_99, 0, !dbg !8569
  br i1 %142, label %bb107, label %bb106, !dbg !8569

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_248573dbdb1f23c6f8497ef162ca133f, i64 13) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !8571
  %144 = zext i1 %143 to i8, !dbg !8571
  store i8 %144, ptr %_100, align 1, !dbg !8571
  %145 = load i8, ptr %_100, align 1, !dbg !8571, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !8571
  %_103 = zext i1 %146 to i64, !dbg !8571
  %147 = icmp eq i64 %_103, 0, !dbg !8571
  br i1 %147, label %bb111, label %bb110, !dbg !8571

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8591
  %149 = zext i1 %148 to i8, !dbg !8591
  store i8 %149, ptr %_0, align 1, !dbg !8591
  br label %bb221, !dbg !8591

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8592
  %151 = zext i1 %150 to i8, !dbg !8592
  store i8 %151, ptr %_0, align 1, !dbg !8592
  br label %bb221, !dbg !8592

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_114 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h0dad436d9514047dE"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_114, label %bb124, label %bb133, !dbg !8567

bb113:                                            ; preds = %bb111
  %152 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_105 = trunc i8 %152 to i1, !dbg !8568
  br i1 %_105, label %bb118, label %bb114, !dbg !8568

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %153 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !8569
  %154 = zext i1 %153 to i8, !dbg !8569
  store i8 %154, ptr %_106, align 1, !dbg !8569
  %155 = load i8, ptr %_106, align 1, !dbg !8569, !range !777, !noundef !18
  %156 = trunc i8 %155 to i1, !dbg !8569
  %_109 = zext i1 %156 to i64, !dbg !8569
  %157 = icmp eq i64 %_109, 0, !dbg !8569
  br i1 %157, label %bb118, label %bb117, !dbg !8569

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_33e28c56fe990dd47deb92a17608e414, i64 14) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !8571
  %159 = zext i1 %158 to i8, !dbg !8571
  store i8 %159, ptr %_110, align 1, !dbg !8571
  %160 = load i8, ptr %_110, align 1, !dbg !8571, !range !777, !noundef !18
  %161 = trunc i8 %160 to i1, !dbg !8571
  %_113 = zext i1 %161 to i64, !dbg !8571
  %162 = icmp eq i64 %_113, 0, !dbg !8571
  br i1 %162, label %bb122, label %bb121, !dbg !8571

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8593
  %164 = zext i1 %163 to i8, !dbg !8593
  store i8 %164, ptr %_0, align 1, !dbg !8593
  br label %bb221, !dbg !8593

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %165 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8594
  %166 = zext i1 %165 to i8, !dbg !8594
  store i8 %166, ptr %_0, align 1, !dbg !8594
  br label %bb221, !dbg !8594

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_124 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17hfb1b23248e3312d4E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_124, label %bb135, label %bb144, !dbg !8567

bb124:                                            ; preds = %bb122
  %167 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_115 = trunc i8 %167 to i1, !dbg !8568
  br i1 %_115, label %bb129, label %bb125, !dbg !8568

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %168 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_117) #8, !dbg !8569
  %169 = zext i1 %168 to i8, !dbg !8569
  store i8 %169, ptr %_116, align 1, !dbg !8569
  %170 = load i8, ptr %_116, align 1, !dbg !8569, !range !777, !noundef !18
  %171 = trunc i8 %170 to i1, !dbg !8569
  %_119 = zext i1 %171 to i64, !dbg !8569
  %172 = icmp eq i64 %_119, 0, !dbg !8569
  br i1 %172, label %bb129, label %bb128, !dbg !8569

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_121 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_301ac14af0c7742428f03f6fb56cbb88, i64 14) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_121) #8, !dbg !8571
  %174 = zext i1 %173 to i8, !dbg !8571
  store i8 %174, ptr %_120, align 1, !dbg !8571
  %175 = load i8, ptr %_120, align 1, !dbg !8571, !range !777, !noundef !18
  %176 = trunc i8 %175 to i1, !dbg !8571
  %_123 = zext i1 %176 to i64, !dbg !8571
  %177 = icmp eq i64 %_123, 0, !dbg !8571
  br i1 %177, label %bb133, label %bb132, !dbg !8571

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %178 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8595
  %179 = zext i1 %178 to i8, !dbg !8595
  store i8 %179, ptr %_0, align 1, !dbg !8595
  br label %bb221, !dbg !8595

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %180 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8596
  %181 = zext i1 %180 to i8, !dbg !8596
  store i8 %181, ptr %_0, align 1, !dbg !8596
  br label %bb221, !dbg !8596

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_134 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h92ea430b4b8dd8e3E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_134, label %bb146, label %bb155, !dbg !8567

bb135:                                            ; preds = %bb133
  %182 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_125 = trunc i8 %182 to i1, !dbg !8568
  br i1 %_125, label %bb140, label %bb136, !dbg !8568

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %183 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_127) #8, !dbg !8569
  %184 = zext i1 %183 to i8, !dbg !8569
  store i8 %184, ptr %_126, align 1, !dbg !8569
  %185 = load i8, ptr %_126, align 1, !dbg !8569, !range !777, !noundef !18
  %186 = trunc i8 %185 to i1, !dbg !8569
  %_129 = zext i1 %186 to i64, !dbg !8569
  %187 = icmp eq i64 %_129, 0, !dbg !8569
  br i1 %187, label %bb140, label %bb139, !dbg !8569

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_131 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4a4b1b5fd7f29778851f88943a80f7e2, i64 9) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %188 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_131) #8, !dbg !8571
  %189 = zext i1 %188 to i8, !dbg !8571
  store i8 %189, ptr %_130, align 1, !dbg !8571
  %190 = load i8, ptr %_130, align 1, !dbg !8571, !range !777, !noundef !18
  %191 = trunc i8 %190 to i1, !dbg !8571
  %_133 = zext i1 %191 to i64, !dbg !8571
  %192 = icmp eq i64 %_133, 0, !dbg !8571
  br i1 %192, label %bb144, label %bb143, !dbg !8571

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8597
  %194 = zext i1 %193 to i8, !dbg !8597
  store i8 %194, ptr %_0, align 1, !dbg !8597
  br label %bb221, !dbg !8597

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %195 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8598
  %196 = zext i1 %195 to i8, !dbg !8598
  store i8 %196, ptr %_0, align 1, !dbg !8598
  br label %bb221, !dbg !8598

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_144 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hfff5449ec6b36ae6E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_144, label %bb157, label %bb166, !dbg !8567

bb146:                                            ; preds = %bb144
  %197 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_135 = trunc i8 %197 to i1, !dbg !8568
  br i1 %_135, label %bb151, label %bb147, !dbg !8568

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_137 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %198 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_137) #8, !dbg !8569
  %199 = zext i1 %198 to i8, !dbg !8569
  store i8 %199, ptr %_136, align 1, !dbg !8569
  %200 = load i8, ptr %_136, align 1, !dbg !8569, !range !777, !noundef !18
  %201 = trunc i8 %200 to i1, !dbg !8569
  %_139 = zext i1 %201 to i64, !dbg !8569
  %202 = icmp eq i64 %_139, 0, !dbg !8569
  br i1 %202, label %bb151, label %bb150, !dbg !8569

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_99472ab79f8778654111cd8cd4dce1f6, i64 9) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %203 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_141) #8, !dbg !8571
  %204 = zext i1 %203 to i8, !dbg !8571
  store i8 %204, ptr %_140, align 1, !dbg !8571
  %205 = load i8, ptr %_140, align 1, !dbg !8571, !range !777, !noundef !18
  %206 = trunc i8 %205 to i1, !dbg !8571
  %_143 = zext i1 %206 to i64, !dbg !8571
  %207 = icmp eq i64 %_143, 0, !dbg !8571
  br i1 %207, label %bb155, label %bb154, !dbg !8571

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8599
  %209 = zext i1 %208 to i8, !dbg !8599
  store i8 %209, ptr %_0, align 1, !dbg !8599
  br label %bb221, !dbg !8599

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %210 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8600
  %211 = zext i1 %210 to i8, !dbg !8600
  store i8 %211, ptr %_0, align 1, !dbg !8600
  br label %bb221, !dbg !8600

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_154 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hee4c2790cdd19b6fE"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_154, label %bb168, label %bb177, !dbg !8567

bb157:                                            ; preds = %bb155
  %212 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_145 = trunc i8 %212 to i1, !dbg !8568
  br i1 %_145, label %bb162, label %bb158, !dbg !8568

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %213 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_147) #8, !dbg !8569
  %214 = zext i1 %213 to i8, !dbg !8569
  store i8 %214, ptr %_146, align 1, !dbg !8569
  %215 = load i8, ptr %_146, align 1, !dbg !8569, !range !777, !noundef !18
  %216 = trunc i8 %215 to i1, !dbg !8569
  %_149 = zext i1 %216 to i64, !dbg !8569
  %217 = icmp eq i64 %_149, 0, !dbg !8569
  br i1 %217, label %bb162, label %bb161, !dbg !8569

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_233a007a17452bb68262e3c1f40af172, i64 9) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_151) #8, !dbg !8571
  %219 = zext i1 %218 to i8, !dbg !8571
  store i8 %219, ptr %_150, align 1, !dbg !8571
  %220 = load i8, ptr %_150, align 1, !dbg !8571, !range !777, !noundef !18
  %221 = trunc i8 %220 to i1, !dbg !8571
  %_153 = zext i1 %221 to i64, !dbg !8571
  %222 = icmp eq i64 %_153, 0, !dbg !8571
  br i1 %222, label %bb166, label %bb165, !dbg !8571

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %223 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8601
  %224 = zext i1 %223 to i8, !dbg !8601
  store i8 %224, ptr %_0, align 1, !dbg !8601
  br label %bb221, !dbg !8601

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %225 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8602
  %226 = zext i1 %225 to i8, !dbg !8602
  store i8 %226, ptr %_0, align 1, !dbg !8602
  br label %bb221, !dbg !8602

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_164 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hd089308ca6fda350E"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_164, label %bb179, label %bb188, !dbg !8567

bb168:                                            ; preds = %bb166
  %227 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_155 = trunc i8 %227 to i1, !dbg !8568
  br i1 %_155, label %bb173, label %bb169, !dbg !8568

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_157 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %228 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_157) #8, !dbg !8569
  %229 = zext i1 %228 to i8, !dbg !8569
  store i8 %229, ptr %_156, align 1, !dbg !8569
  %230 = load i8, ptr %_156, align 1, !dbg !8569, !range !777, !noundef !18
  %231 = trunc i8 %230 to i1, !dbg !8569
  %_159 = zext i1 %231 to i64, !dbg !8569
  %232 = icmp eq i64 %_159, 0, !dbg !8569
  br i1 %232, label %bb173, label %bb172, !dbg !8569

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_28c2c26bc7b83b08dda497f27d5e048a, i64 20) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %233 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_161) #8, !dbg !8571
  %234 = zext i1 %233 to i8, !dbg !8571
  store i8 %234, ptr %_160, align 1, !dbg !8571
  %235 = load i8, ptr %_160, align 1, !dbg !8571, !range !777, !noundef !18
  %236 = trunc i8 %235 to i1, !dbg !8571
  %_163 = zext i1 %236 to i64, !dbg !8571
  %237 = icmp eq i64 %_163, 0, !dbg !8571
  br i1 %237, label %bb177, label %bb176, !dbg !8571

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %238 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8603
  %239 = zext i1 %238 to i8, !dbg !8603
  store i8 %239, ptr %_0, align 1, !dbg !8603
  br label %bb221, !dbg !8603

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %240 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8604
  %241 = zext i1 %240 to i8, !dbg !8604
  store i8 %241, ptr %_0, align 1, !dbg !8604
  br label %bb221, !dbg !8604

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_174 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h4c306e461ef02c0eE"(ptr align 8 %self) #8, !dbg !8567
  br i1 %_174, label %bb190, label %bb199, !dbg !8567

bb179:                                            ; preds = %bb177
  %242 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_165 = trunc i8 %242 to i1, !dbg !8568
  br i1 %_165, label %bb184, label %bb180, !dbg !8568

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_167 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %243 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_167) #8, !dbg !8569
  %244 = zext i1 %243 to i8, !dbg !8569
  store i8 %244, ptr %_166, align 1, !dbg !8569
  %245 = load i8, ptr %_166, align 1, !dbg !8569, !range !777, !noundef !18
  %246 = trunc i8 %245 to i1, !dbg !8569
  %_169 = zext i1 %246 to i64, !dbg !8569
  %247 = icmp eq i64 %_169, 0, !dbg !8569
  br i1 %247, label %bb184, label %bb183, !dbg !8569

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4ac2882683871e4ddfd9eb00ed3ca0f8, i64 11) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_171) #8, !dbg !8571
  %249 = zext i1 %248 to i8, !dbg !8571
  store i8 %249, ptr %_170, align 1, !dbg !8571
  %250 = load i8, ptr %_170, align 1, !dbg !8571, !range !777, !noundef !18
  %251 = trunc i8 %250 to i1, !dbg !8571
  %_173 = zext i1 %251 to i64, !dbg !8571
  %252 = icmp eq i64 %_173, 0, !dbg !8571
  br i1 %252, label %bb188, label %bb187, !dbg !8571

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8605
  %254 = zext i1 %253 to i8, !dbg !8605
  store i8 %254, ptr %_0, align 1, !dbg !8605
  br label %bb221, !dbg !8605

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %255 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8606
  %256 = zext i1 %255 to i8, !dbg !8606
  store i8 %256, ptr %_0, align 1, !dbg !8606
  br label %bb221, !dbg !8606

bb199:                                            ; preds = %bb195, %bb188
  %_185 = load i64, ptr %self, align 8, !dbg !8607, !noundef !18
; call x86_64::registers::rflags::RFlags::all
  %257 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17ha3bfe0a7f3bc675fE() #8, !dbg !8608
  store i64 %257, ptr %_189, align 8, !dbg !8608
; call x86_64::registers::rflags::RFlags::bits
  %_187 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17hccbaf3c3bd63e977E(ptr align 8 %_189) #8, !dbg !8608
  %_186 = xor i64 %_187, -1, !dbg !8609
  %258 = and i64 %_185, %_186, !dbg !8607
  store i64 %258, ptr %extra_bits, align 8, !dbg !8607
  %_190 = load i64, ptr %extra_bits, align 8, !dbg !8610, !noundef !18
  %259 = icmp eq i64 %_190, 0, !dbg !8610
  br i1 %259, label %bb215, label %bb202, !dbg !8610

bb190:                                            ; preds = %bb188
  %260 = load i8, ptr %first, align 1, !dbg !8568, !range !777, !noundef !18
  %_175 = trunc i8 %260 to i1, !dbg !8568
  br i1 %_175, label %bb195, label %bb191, !dbg !8568

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8569
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %261 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_177) #8, !dbg !8569
  %262 = zext i1 %261 to i8, !dbg !8569
  store i8 %262, ptr %_176, align 1, !dbg !8569
  %263 = load i8, ptr %_176, align 1, !dbg !8569, !range !777, !noundef !18
  %264 = trunc i8 %263 to i1, !dbg !8569
  %_179 = zext i1 %264 to i64, !dbg !8569
  %265 = icmp eq i64 %_179, 0, !dbg !8569
  br i1 %265, label %bb195, label %bb194, !dbg !8569

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !8570
; call core::fmt::Formatter::write_str
  %_181 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7fde2caa5e786cf03241bc614c426f83, i64 10) #8, !dbg !8571
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %266 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_181) #8, !dbg !8571
  %267 = zext i1 %266 to i8, !dbg !8571
  store i8 %267, ptr %_180, align 1, !dbg !8571
  %268 = load i8, ptr %_180, align 1, !dbg !8571, !range !777, !noundef !18
  %269 = trunc i8 %268 to i1, !dbg !8571
  %_183 = zext i1 %269 to i64, !dbg !8571
  %270 = icmp eq i64 %_183, 0, !dbg !8571
  br i1 %270, label %bb199, label %bb198, !dbg !8571

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8611
  %272 = zext i1 %271 to i8, !dbg !8611
  store i8 %272, ptr %_0, align 1, !dbg !8611
  br label %bb221, !dbg !8611

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8612
  %274 = zext i1 %273 to i8, !dbg !8612
  store i8 %274, ptr %_0, align 1, !dbg !8612
  br label %bb221, !dbg !8612

bb215:                                            ; preds = %bb210, %bb199
  %275 = load i8, ptr %first, align 1, !dbg !8613, !range !777, !noundef !18
  %_204 = trunc i8 %275 to i1, !dbg !8613
  br i1 %_204, label %bb216, label %bb220, !dbg !8613

bb202:                                            ; preds = %bb199
  %276 = load i8, ptr %first, align 1, !dbg !8614, !range !777, !noundef !18
  %_191 = trunc i8 %276 to i1, !dbg !8614
  br i1 %_191, label %bb207, label %bb203, !dbg !8614

bb203:                                            ; preds = %bb202
; call core::fmt::Formatter::write_str
  %_193 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8615
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %277 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_193) #8, !dbg !8615
  %278 = zext i1 %277 to i8, !dbg !8615
  store i8 %278, ptr %_192, align 1, !dbg !8615
  %279 = load i8, ptr %_192, align 1, !dbg !8615, !range !777, !noundef !18
  %280 = trunc i8 %279 to i1, !dbg !8615
  %_195 = zext i1 %280 to i64, !dbg !8615
  %281 = icmp eq i64 %_195, 0, !dbg !8615
  br i1 %281, label %bb207, label %bb206, !dbg !8615

bb207:                                            ; preds = %bb203, %bb202
  store i8 0, ptr %first, align 1, !dbg !8616
; call core::fmt::Formatter::write_str
  %_197 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8617
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %282 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_197) #8, !dbg !8617
  %283 = zext i1 %282 to i8, !dbg !8617
  store i8 %283, ptr %_196, align 1, !dbg !8617
  %284 = load i8, ptr %_196, align 1, !dbg !8617, !range !777, !noundef !18
  %285 = trunc i8 %284 to i1, !dbg !8617
  %_199 = zext i1 %285 to i64, !dbg !8617
  %286 = icmp eq i64 %_199, 0, !dbg !8617
  br i1 %286, label %bb210, label %bb211, !dbg !8617

bb206:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %287 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8618
  %288 = zext i1 %287 to i8, !dbg !8618
  store i8 %288, ptr %_0, align 1, !dbg !8618
  br label %bb221, !dbg !8618

bb210:                                            ; preds = %bb207
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_201 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8619
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_201) #8, !dbg !8619
  %290 = zext i1 %289 to i8, !dbg !8619
  store i8 %290, ptr %_200, align 1, !dbg !8619
  %291 = load i8, ptr %_200, align 1, !dbg !8619, !range !777, !noundef !18
  %292 = trunc i8 %291 to i1, !dbg !8619
  %_203 = zext i1 %292 to i64, !dbg !8619
  %293 = icmp eq i64 %_203, 0, !dbg !8619
  br i1 %293, label %bb215, label %bb214, !dbg !8619

bb211:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %294 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8620
  %295 = zext i1 %294 to i8, !dbg !8620
  store i8 %295, ptr %_0, align 1, !dbg !8620
  br label %bb221, !dbg !8620

bb214:                                            ; preds = %bb210
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %296 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8621
  %297 = zext i1 %296 to i8, !dbg !8621
  store i8 %297, ptr %_0, align 1, !dbg !8621
  br label %bb221, !dbg !8621

bb220:                                            ; preds = %bb216, %bb215
  store i8 0, ptr %_0, align 1, !dbg !8622
  br label %bb221, !dbg !8573

bb216:                                            ; preds = %bb215
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %298 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_206) #8, !dbg !8623
  %299 = zext i1 %298 to i8, !dbg !8623
  store i8 %299, ptr %_205, align 1, !dbg !8623
  %300 = load i8, ptr %_205, align 1, !dbg !8623, !range !777, !noundef !18
  %301 = trunc i8 %300 to i1, !dbg !8623
  %_208 = zext i1 %301 to i64, !dbg !8623
  %302 = icmp eq i64 %_208, 0, !dbg !8623
  br i1 %302, label %bb220, label %bb219, !dbg !8623

bb219:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %303 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_e25f6e2046e737c041a7b42d39f90f99) #8, !dbg !8624
  %304 = zext i1 %303 to i8, !dbg !8624
  store i8 %304, ptr %_0, align 1, !dbg !8624
  br label %bb221, !dbg !8624

bb6:                                              ; No predecessors!
  unreachable, !dbg !8569
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h07c27bdcddc20b5eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8625 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8628, metadata !DIExpression()), !dbg !8630
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8629, metadata !DIExpression()), !dbg !8631
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8632
  ret i1 %_0, !dbg !8633
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h86ecf632dd5a5481E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8634 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8637, metadata !DIExpression()), !dbg !8639
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8638, metadata !DIExpression()), !dbg !8640
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8641
  ret i1 %_0, !dbg !8642
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5ed415c9479f5618E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8643 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8646, metadata !DIExpression()), !dbg !8648
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8647, metadata !DIExpression()), !dbg !8649
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8650
  ret i1 %_0, !dbg !8651
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hbda233a5e3776324E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8652 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8655, metadata !DIExpression()), !dbg !8657
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8656, metadata !DIExpression()), !dbg !8658
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8659
  ret i1 %_0, !dbg !8660
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17ha3bfe0a7f3bc675fE() unnamed_addr #0 !dbg !8661 {
start:
  %_0 = alloca i64, align 8
  store i64 4161493, ptr %_0, align 8, !dbg !8665
  %0 = load i64, ptr %_0, align 8, !dbg !8666, !noundef !18
  ret i64 %0, !dbg !8666
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17hccbaf3c3bd63e977E(ptr align 8 %self) unnamed_addr #0 !dbg !8667 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8672, metadata !DIExpression()), !dbg !8673
  %_0 = load i64, ptr %self, align 8, !dbg !8674, !noundef !18
  ret i64 %_0, !dbg !8675
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17hffac708e5e7e3a30E"(ptr align 8 %self) unnamed_addr #0 !dbg !8676 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8682, metadata !DIExpression()), !dbg !8685
  br i1 false, label %bb1, label %bb3, !dbg !8685

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8685, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8685
  br i1 %0, label %bb3, label %bb2, !dbg !8685

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8685, !noundef !18
  %_5 = and i64 %_6, 2097152, !dbg !8685
  %1 = icmp eq i64 %_5, 2097152, !dbg !8685
  %2 = zext i1 %1 to i8, !dbg !8685
  store i8 %2, ptr %_0, align 1, !dbg !8685
  br label %bb4, !dbg !8685

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8685
  br label %bb4, !dbg !8685

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8686, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8686
  ret i1 %4, !dbg !8686
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hcecf94eacfcc5ce6E"(ptr align 8 %self) unnamed_addr #0 !dbg !8687 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8689, metadata !DIExpression()), !dbg !8691
  br i1 false, label %bb1, label %bb3, !dbg !8691

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8691, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8691
  br i1 %0, label %bb3, label %bb2, !dbg !8691

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8691, !noundef !18
  %_5 = and i64 %_6, 1048576, !dbg !8691
  %1 = icmp eq i64 %_5, 1048576, !dbg !8691
  %2 = zext i1 %1 to i8, !dbg !8691
  store i8 %2, ptr %_0, align 1, !dbg !8691
  br label %bb4, !dbg !8691

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8691
  br label %bb4, !dbg !8691

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8692, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8692
  ret i1 %4, !dbg !8692
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h06764f13902b8816E"(ptr align 8 %self) unnamed_addr #0 !dbg !8693 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8695, metadata !DIExpression()), !dbg !8697
  br i1 false, label %bb1, label %bb3, !dbg !8697

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8697, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8697
  br i1 %0, label %bb3, label %bb2, !dbg !8697

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8697, !noundef !18
  %_5 = and i64 %_6, 524288, !dbg !8697
  %1 = icmp eq i64 %_5, 524288, !dbg !8697
  %2 = zext i1 %1 to i8, !dbg !8697
  store i8 %2, ptr %_0, align 1, !dbg !8697
  br label %bb4, !dbg !8697

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8697
  br label %bb4, !dbg !8697

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8698, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8698
  ret i1 %4, !dbg !8698
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h78765aebe8754443E"(ptr align 8 %self) unnamed_addr #0 !dbg !8699 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8701, metadata !DIExpression()), !dbg !8703
  br i1 false, label %bb1, label %bb3, !dbg !8703

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8703, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8703
  br i1 %0, label %bb3, label %bb2, !dbg !8703

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8703, !noundef !18
  %_5 = and i64 %_6, 262144, !dbg !8703
  %1 = icmp eq i64 %_5, 262144, !dbg !8703
  %2 = zext i1 %1 to i8, !dbg !8703
  store i8 %2, ptr %_0, align 1, !dbg !8703
  br label %bb4, !dbg !8703

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8703
  br label %bb4, !dbg !8703

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8704, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8704
  ret i1 %4, !dbg !8704
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h3d359f302f49a556E"(ptr align 8 %self) unnamed_addr #0 !dbg !8705 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8707, metadata !DIExpression()), !dbg !8709
  br i1 false, label %bb1, label %bb3, !dbg !8709

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8709, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8709
  br i1 %0, label %bb3, label %bb2, !dbg !8709

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8709, !noundef !18
  %_5 = and i64 %_6, 131072, !dbg !8709
  %1 = icmp eq i64 %_5, 131072, !dbg !8709
  %2 = zext i1 %1 to i8, !dbg !8709
  store i8 %2, ptr %_0, align 1, !dbg !8709
  br label %bb4, !dbg !8709

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8709
  br label %bb4, !dbg !8709

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8710, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8710
  ret i1 %4, !dbg !8710
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h23baef15cce0de71E"(ptr align 8 %self) unnamed_addr #0 !dbg !8711 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8713, metadata !DIExpression()), !dbg !8715
  br i1 false, label %bb1, label %bb3, !dbg !8715

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8715, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8715
  br i1 %0, label %bb3, label %bb2, !dbg !8715

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8715, !noundef !18
  %_5 = and i64 %_6, 65536, !dbg !8715
  %1 = icmp eq i64 %_5, 65536, !dbg !8715
  %2 = zext i1 %1 to i8, !dbg !8715
  store i8 %2, ptr %_0, align 1, !dbg !8715
  br label %bb4, !dbg !8715

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8715
  br label %bb4, !dbg !8715

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8716, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8716
  ret i1 %4, !dbg !8716
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hbd4cce1c299ff98bE"(ptr align 8 %self) unnamed_addr #0 !dbg !8717 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8719, metadata !DIExpression()), !dbg !8721
  br i1 false, label %bb1, label %bb3, !dbg !8721

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8721, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8721
  br i1 %0, label %bb3, label %bb2, !dbg !8721

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8721, !noundef !18
  %_5 = and i64 %_6, 16384, !dbg !8721
  %1 = icmp eq i64 %_5, 16384, !dbg !8721
  %2 = zext i1 %1 to i8, !dbg !8721
  store i8 %2, ptr %_0, align 1, !dbg !8721
  br label %bb4, !dbg !8721

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8721
  br label %bb4, !dbg !8721

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8722, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8722
  ret i1 %4, !dbg !8722
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h3780154355357b53E"(ptr align 8 %self) unnamed_addr #0 !dbg !8723 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8725, metadata !DIExpression()), !dbg !8727
  br i1 false, label %bb1, label %bb3, !dbg !8727

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8727, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8727
  br i1 %0, label %bb3, label %bb2, !dbg !8727

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8727, !noundef !18
  %_5 = and i64 %_6, 8192, !dbg !8727
  %1 = icmp eq i64 %_5, 8192, !dbg !8727
  %2 = zext i1 %1 to i8, !dbg !8727
  store i8 %2, ptr %_0, align 1, !dbg !8727
  br label %bb4, !dbg !8727

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8727
  br label %bb4, !dbg !8727

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8728, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8728
  ret i1 %4, !dbg !8728
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h777ae4dd1b6b6029E"(ptr align 8 %self) unnamed_addr #0 !dbg !8729 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8731, metadata !DIExpression()), !dbg !8733
  br i1 false, label %bb1, label %bb3, !dbg !8733

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8733, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8733
  br i1 %0, label %bb3, label %bb2, !dbg !8733

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8733, !noundef !18
  %_5 = and i64 %_6, 4096, !dbg !8733
  %1 = icmp eq i64 %_5, 4096, !dbg !8733
  %2 = zext i1 %1 to i8, !dbg !8733
  store i8 %2, ptr %_0, align 1, !dbg !8733
  br label %bb4, !dbg !8733

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8733
  br label %bb4, !dbg !8733

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8734, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8734
  ret i1 %4, !dbg !8734
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h8c311ca3d06e4601E"(ptr align 8 %self) unnamed_addr #0 !dbg !8735 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8737, metadata !DIExpression()), !dbg !8739
  br i1 false, label %bb1, label %bb3, !dbg !8739

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8739, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8739
  br i1 %0, label %bb3, label %bb2, !dbg !8739

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8739, !noundef !18
  %_5 = and i64 %_6, 2048, !dbg !8739
  %1 = icmp eq i64 %_5, 2048, !dbg !8739
  %2 = zext i1 %1 to i8, !dbg !8739
  store i8 %2, ptr %_0, align 1, !dbg !8739
  br label %bb4, !dbg !8739

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8739
  br label %bb4, !dbg !8739

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8740, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8740
  ret i1 %4, !dbg !8740
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h575f0cc769091c0fE"(ptr align 8 %self) unnamed_addr #0 !dbg !8741 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8743, metadata !DIExpression()), !dbg !8745
  br i1 false, label %bb1, label %bb3, !dbg !8745

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8745, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8745
  br i1 %0, label %bb3, label %bb2, !dbg !8745

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8745, !noundef !18
  %_5 = and i64 %_6, 1024, !dbg !8745
  %1 = icmp eq i64 %_5, 1024, !dbg !8745
  %2 = zext i1 %1 to i8, !dbg !8745
  store i8 %2, ptr %_0, align 1, !dbg !8745
  br label %bb4, !dbg !8745

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8745
  br label %bb4, !dbg !8745

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8746, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8746
  ret i1 %4, !dbg !8746
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h0dad436d9514047dE"(ptr align 8 %self) unnamed_addr #0 !dbg !8747 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8749, metadata !DIExpression()), !dbg !8751
  br i1 false, label %bb1, label %bb3, !dbg !8751

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8751, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8751
  br i1 %0, label %bb3, label %bb2, !dbg !8751

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8751, !noundef !18
  %_5 = and i64 %_6, 512, !dbg !8751
  %1 = icmp eq i64 %_5, 512, !dbg !8751
  %2 = zext i1 %1 to i8, !dbg !8751
  store i8 %2, ptr %_0, align 1, !dbg !8751
  br label %bb4, !dbg !8751

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8751
  br label %bb4, !dbg !8751

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8752, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8752
  ret i1 %4, !dbg !8752
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17hfb1b23248e3312d4E"(ptr align 8 %self) unnamed_addr #0 !dbg !8753 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8755, metadata !DIExpression()), !dbg !8757
  br i1 false, label %bb1, label %bb3, !dbg !8757

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8757, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8757
  br i1 %0, label %bb3, label %bb2, !dbg !8757

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8757, !noundef !18
  %_5 = and i64 %_6, 256, !dbg !8757
  %1 = icmp eq i64 %_5, 256, !dbg !8757
  %2 = zext i1 %1 to i8, !dbg !8757
  store i8 %2, ptr %_0, align 1, !dbg !8757
  br label %bb4, !dbg !8757

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8757
  br label %bb4, !dbg !8757

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8758, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8758
  ret i1 %4, !dbg !8758
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h92ea430b4b8dd8e3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8759 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8761, metadata !DIExpression()), !dbg !8763
  br i1 false, label %bb1, label %bb3, !dbg !8763

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8763, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8763
  br i1 %0, label %bb3, label %bb2, !dbg !8763

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8763, !noundef !18
  %_5 = and i64 %_6, 128, !dbg !8763
  %1 = icmp eq i64 %_5, 128, !dbg !8763
  %2 = zext i1 %1 to i8, !dbg !8763
  store i8 %2, ptr %_0, align 1, !dbg !8763
  br label %bb4, !dbg !8763

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8763
  br label %bb4, !dbg !8763

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8764, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8764
  ret i1 %4, !dbg !8764
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hfff5449ec6b36ae6E"(ptr align 8 %self) unnamed_addr #0 !dbg !8765 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8767, metadata !DIExpression()), !dbg !8769
  br i1 false, label %bb1, label %bb3, !dbg !8769

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8769, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8769
  br i1 %0, label %bb3, label %bb2, !dbg !8769

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8769, !noundef !18
  %_5 = and i64 %_6, 64, !dbg !8769
  %1 = icmp eq i64 %_5, 64, !dbg !8769
  %2 = zext i1 %1 to i8, !dbg !8769
  store i8 %2, ptr %_0, align 1, !dbg !8769
  br label %bb4, !dbg !8769

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8769
  br label %bb4, !dbg !8769

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8770, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8770
  ret i1 %4, !dbg !8770
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hee4c2790cdd19b6fE"(ptr align 8 %self) unnamed_addr #0 !dbg !8771 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8773, metadata !DIExpression()), !dbg !8775
  br i1 false, label %bb1, label %bb3, !dbg !8775

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8775, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8775
  br i1 %0, label %bb3, label %bb2, !dbg !8775

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8775, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !8775
  %1 = icmp eq i64 %_5, 16, !dbg !8775
  %2 = zext i1 %1 to i8, !dbg !8775
  store i8 %2, ptr %_0, align 1, !dbg !8775
  br label %bb4, !dbg !8775

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8775
  br label %bb4, !dbg !8775

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8776, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8776
  ret i1 %4, !dbg !8776
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hd089308ca6fda350E"(ptr align 8 %self) unnamed_addr #0 !dbg !8777 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8779, metadata !DIExpression()), !dbg !8781
  br i1 false, label %bb1, label %bb3, !dbg !8781

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8781, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8781
  br i1 %0, label %bb3, label %bb2, !dbg !8781

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8781, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !8781
  %1 = icmp eq i64 %_5, 4, !dbg !8781
  %2 = zext i1 %1 to i8, !dbg !8781
  store i8 %2, ptr %_0, align 1, !dbg !8781
  br label %bb4, !dbg !8781

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8781
  br label %bb4, !dbg !8781

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8782, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8782
  ret i1 %4, !dbg !8782
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h4c306e461ef02c0eE"(ptr align 8 %self) unnamed_addr #0 !dbg !8783 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8785, metadata !DIExpression()), !dbg !8787
  br i1 false, label %bb1, label %bb3, !dbg !8787

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8787, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !8787
  br i1 %0, label %bb3, label %bb2, !dbg !8787

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !8787, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !8787
  %1 = icmp eq i64 %_5, 1, !dbg !8787
  %2 = zext i1 %1 to i8, !dbg !8787
  store i8 %2, ptr %_0, align 1, !dbg !8787
  br label %bb4, !dbg !8787

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !8787
  br label %bb4, !dbg !8787

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !8788, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8788
  ret i1 %4, !dbg !8788
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h648d120758aefb33E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8789 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_135 = alloca i8, align 1
  %_130 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_122 = alloca i8, align 1
  %_119 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8803, metadata !DIExpression()), !dbg !8909
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8805, metadata !DIExpression()), !dbg !8910
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8807, metadata !DIExpression()), !dbg !8911
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8809, metadata !DIExpression()), !dbg !8912
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8811, metadata !DIExpression()), !dbg !8913
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8813, metadata !DIExpression()), !dbg !8914
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8815, metadata !DIExpression()), !dbg !8915
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8817, metadata !DIExpression()), !dbg !8916
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8819, metadata !DIExpression()), !dbg !8917
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8821, metadata !DIExpression()), !dbg !8918
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8823, metadata !DIExpression()), !dbg !8919
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8825, metadata !DIExpression()), !dbg !8920
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8827, metadata !DIExpression()), !dbg !8921
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8829, metadata !DIExpression()), !dbg !8922
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8831, metadata !DIExpression()), !dbg !8923
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8833, metadata !DIExpression()), !dbg !8924
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8835, metadata !DIExpression()), !dbg !8925
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8837, metadata !DIExpression()), !dbg !8926
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8839, metadata !DIExpression()), !dbg !8927
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8841, metadata !DIExpression()), !dbg !8928
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8843, metadata !DIExpression()), !dbg !8929
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8845, metadata !DIExpression()), !dbg !8930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8847, metadata !DIExpression()), !dbg !8931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8849, metadata !DIExpression()), !dbg !8932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8851, metadata !DIExpression()), !dbg !8933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8853, metadata !DIExpression()), !dbg !8934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8855, metadata !DIExpression()), !dbg !8935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8857, metadata !DIExpression()), !dbg !8936
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8859, metadata !DIExpression()), !dbg !8937
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8861, metadata !DIExpression()), !dbg !8938
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8863, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8865, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8867, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8869, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8871, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8873, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8875, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8877, metadata !DIExpression()), !dbg !8946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8879, metadata !DIExpression()), !dbg !8947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8881, metadata !DIExpression()), !dbg !8948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8883, metadata !DIExpression()), !dbg !8949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8885, metadata !DIExpression()), !dbg !8950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8887, metadata !DIExpression()), !dbg !8951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8889, metadata !DIExpression()), !dbg !8952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8893, metadata !DIExpression()), !dbg !8953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8895, metadata !DIExpression()), !dbg !8954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8897, metadata !DIExpression()), !dbg !8955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8899, metadata !DIExpression()), !dbg !8956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8901, metadata !DIExpression()), !dbg !8957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8903, metadata !DIExpression()), !dbg !8958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8905, metadata !DIExpression()), !dbg !8959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8907, metadata !DIExpression()), !dbg !8960
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8799, metadata !DIExpression()), !dbg !8961
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8800, metadata !DIExpression()), !dbg !8962
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8801, metadata !DIExpression()), !dbg !8963
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8891, metadata !DIExpression()), !dbg !8964
  store i8 1, ptr %first, align 1, !dbg !8965
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h432fe7a88afb6dc8E"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_4, label %bb2, label %bb12, !dbg !8966

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_14 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hae8b666dc9b5e9beE"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_14, label %bb14, label %bb23, !dbg !8966

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !8967
  br i1 %_5, label %bb8, label %bb3, !dbg !8967

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !8968
  %2 = zext i1 %1 to i8, !dbg !8968
  store i8 %2, ptr %_6, align 1, !dbg !8968
  %3 = load i8, ptr %_6, align 1, !dbg !8968, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !8968
  %_9 = zext i1 %4 to i64, !dbg !8968
  %5 = icmp eq i64 %_9, 0, !dbg !8968
  br i1 %5, label %bb8, label %bb7, !dbg !8968

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_747a0b7482a2129eb50740be0e7177f8, i64 3) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !8970
  %7 = zext i1 %6 to i8, !dbg !8970
  store i8 %7, ptr %_10, align 1, !dbg !8970
  %8 = load i8, ptr %_10, align 1, !dbg !8970, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !8970
  %_13 = zext i1 %9 to i64, !dbg !8970
  %10 = icmp eq i64 %_13, 0, !dbg !8970
  br i1 %10, label %bb12, label %bb11, !dbg !8970

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8971
  %12 = zext i1 %11 to i8, !dbg !8971
  store i8 %12, ptr %_0, align 1, !dbg !8971
  br label %bb144, !dbg !8971

bb144:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb134, %bb137, %bb142, %bb143, %bb129, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !8972, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !8972
  ret i1 %14, !dbg !8972

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8973
  %16 = zext i1 %15 to i8, !dbg !8973
  store i8 %16, ptr %_0, align 1, !dbg !8973
  br label %bb144, !dbg !8973

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_24 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h113a099eee5a4c09E"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_24, label %bb25, label %bb34, !dbg !8966

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !8967
  br i1 %_15, label %bb19, label %bb15, !dbg !8967

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !8968
  %19 = zext i1 %18 to i8, !dbg !8968
  store i8 %19, ptr %_16, align 1, !dbg !8968
  %20 = load i8, ptr %_16, align 1, !dbg !8968, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !8968
  %_19 = zext i1 %21 to i64, !dbg !8968
  %22 = icmp eq i64 %_19, 0, !dbg !8968
  br i1 %22, label %bb19, label %bb18, !dbg !8968

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4c9b6b069c5380fe8192d71e809390e7, i64 3) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !8970
  %24 = zext i1 %23 to i8, !dbg !8970
  store i8 %24, ptr %_20, align 1, !dbg !8970
  %25 = load i8, ptr %_20, align 1, !dbg !8970, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !8970
  %_23 = zext i1 %26 to i64, !dbg !8970
  %27 = icmp eq i64 %_23, 0, !dbg !8970
  br i1 %27, label %bb23, label %bb22, !dbg !8970

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8974
  %29 = zext i1 %28 to i8, !dbg !8974
  store i8 %29, ptr %_0, align 1, !dbg !8974
  br label %bb144, !dbg !8974

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8975
  %31 = zext i1 %30 to i8, !dbg !8975
  store i8 %31, ptr %_0, align 1, !dbg !8975
  br label %bb144, !dbg !8975

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_34 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h12ba8b82d9ade5e0E"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_34, label %bb36, label %bb45, !dbg !8966

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !8967
  br i1 %_25, label %bb30, label %bb26, !dbg !8967

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !8968
  %34 = zext i1 %33 to i8, !dbg !8968
  store i8 %34, ptr %_26, align 1, !dbg !8968
  %35 = load i8, ptr %_26, align 1, !dbg !8968, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !8968
  %_29 = zext i1 %36 to i64, !dbg !8968
  %37 = icmp eq i64 %_29, 0, !dbg !8968
  br i1 %37, label %bb30, label %bb29, !dbg !8968

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_27097c54c41f8ec87311498f3d647372, i64 3) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !8970
  %39 = zext i1 %38 to i8, !dbg !8970
  store i8 %39, ptr %_30, align 1, !dbg !8970
  %40 = load i8, ptr %_30, align 1, !dbg !8970, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !8970
  %_33 = zext i1 %41 to i64, !dbg !8970
  %42 = icmp eq i64 %_33, 0, !dbg !8970
  br i1 %42, label %bb34, label %bb33, !dbg !8970

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8976
  %44 = zext i1 %43 to i8, !dbg !8976
  store i8 %44, ptr %_0, align 1, !dbg !8976
  br label %bb144, !dbg !8976

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8977
  %46 = zext i1 %45 to i8, !dbg !8977
  store i8 %46, ptr %_0, align 1, !dbg !8977
  br label %bb144, !dbg !8977

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_44 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h0715b551a7b49a71E"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_44, label %bb47, label %bb56, !dbg !8966

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !8967
  br i1 %_35, label %bb41, label %bb37, !dbg !8967

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !8968
  %49 = zext i1 %48 to i8, !dbg !8968
  store i8 %49, ptr %_36, align 1, !dbg !8968
  %50 = load i8, ptr %_36, align 1, !dbg !8968, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !8968
  %_39 = zext i1 %51 to i64, !dbg !8968
  %52 = icmp eq i64 %_39, 0, !dbg !8968
  br i1 %52, label %bb41, label %bb40, !dbg !8968

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_ceddc304630e501171f8f2abc0a3543d, i64 3) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !8970
  %54 = zext i1 %53 to i8, !dbg !8970
  store i8 %54, ptr %_40, align 1, !dbg !8970
  %55 = load i8, ptr %_40, align 1, !dbg !8970, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !8970
  %_43 = zext i1 %56 to i64, !dbg !8970
  %57 = icmp eq i64 %_43, 0, !dbg !8970
  br i1 %57, label %bb45, label %bb44, !dbg !8970

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8978
  %59 = zext i1 %58 to i8, !dbg !8978
  store i8 %59, ptr %_0, align 1, !dbg !8978
  br label %bb144, !dbg !8978

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8979
  %61 = zext i1 %60 to i8, !dbg !8979
  store i8 %61, ptr %_0, align 1, !dbg !8979
  br label %bb144, !dbg !8979

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_54 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17hcad969aa6dbb8162E"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_54, label %bb58, label %bb67, !dbg !8966

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !8967
  br i1 %_45, label %bb52, label %bb48, !dbg !8967

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !8968
  %64 = zext i1 %63 to i8, !dbg !8968
  store i8 %64, ptr %_46, align 1, !dbg !8968
  %65 = load i8, ptr %_46, align 1, !dbg !8968, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !8968
  %_49 = zext i1 %66 to i64, !dbg !8968
  %67 = icmp eq i64 %_49, 0, !dbg !8968
  br i1 %67, label %bb52, label %bb51, !dbg !8968

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_0b077b1fa356f3d470e2a7108b6ebd0a, i64 6) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !8970
  %69 = zext i1 %68 to i8, !dbg !8970
  store i8 %69, ptr %_50, align 1, !dbg !8970
  %70 = load i8, ptr %_50, align 1, !dbg !8970, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !8970
  %_53 = zext i1 %71 to i64, !dbg !8970
  %72 = icmp eq i64 %_53, 0, !dbg !8970
  br i1 %72, label %bb56, label %bb55, !dbg !8970

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8980
  %74 = zext i1 %73 to i8, !dbg !8980
  store i8 %74, ptr %_0, align 1, !dbg !8980
  br label %bb144, !dbg !8980

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8981
  %76 = zext i1 %75 to i8, !dbg !8981
  store i8 %76, ptr %_0, align 1, !dbg !8981
  br label %bb144, !dbg !8981

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_64 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h0bb6d1ef2cfcacaaE"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_64, label %bb69, label %bb78, !dbg !8966

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !8967
  br i1 %_55, label %bb63, label %bb59, !dbg !8967

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !8968
  %79 = zext i1 %78 to i8, !dbg !8968
  store i8 %79, ptr %_56, align 1, !dbg !8968
  %80 = load i8, ptr %_56, align 1, !dbg !8968, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !8968
  %_59 = zext i1 %81 to i64, !dbg !8968
  %82 = icmp eq i64 %_59, 0, !dbg !8968
  br i1 %82, label %bb63, label %bb62, !dbg !8968

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_c71babe9862dd8a2a3503d16c9b86789, i64 6) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !8970
  %84 = zext i1 %83 to i8, !dbg !8970
  store i8 %84, ptr %_60, align 1, !dbg !8970
  %85 = load i8, ptr %_60, align 1, !dbg !8970, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !8970
  %_63 = zext i1 %86 to i64, !dbg !8970
  %87 = icmp eq i64 %_63, 0, !dbg !8970
  br i1 %87, label %bb67, label %bb66, !dbg !8970

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8982
  %89 = zext i1 %88 to i8, !dbg !8982
  store i8 %89, ptr %_0, align 1, !dbg !8982
  br label %bb144, !dbg !8982

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8983
  %91 = zext i1 %90 to i8, !dbg !8983
  store i8 %91, ptr %_0, align 1, !dbg !8983
  br label %bb144, !dbg !8983

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_74 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hf0353293b85cd4b2E"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_74, label %bb80, label %bb89, !dbg !8966

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !8967
  br i1 %_65, label %bb74, label %bb70, !dbg !8967

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !8968
  %94 = zext i1 %93 to i8, !dbg !8968
  store i8 %94, ptr %_66, align 1, !dbg !8968
  %95 = load i8, ptr %_66, align 1, !dbg !8968, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !8968
  %_69 = zext i1 %96 to i64, !dbg !8968
  %97 = icmp eq i64 %_69, 0, !dbg !8968
  br i1 %97, label %bb74, label %bb73, !dbg !8968

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7815300b954b67ee90ccc1cd901baaf3, i64 6) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !8970
  %99 = zext i1 %98 to i8, !dbg !8970
  store i8 %99, ptr %_70, align 1, !dbg !8970
  %100 = load i8, ptr %_70, align 1, !dbg !8970, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !8970
  %_73 = zext i1 %101 to i64, !dbg !8970
  %102 = icmp eq i64 %_73, 0, !dbg !8970
  br i1 %102, label %bb78, label %bb77, !dbg !8970

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8984
  %104 = zext i1 %103 to i8, !dbg !8984
  store i8 %104, ptr %_0, align 1, !dbg !8984
  br label %bb144, !dbg !8984

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8985
  %106 = zext i1 %105 to i8, !dbg !8985
  store i8 %106, ptr %_0, align 1, !dbg !8985
  br label %bb144, !dbg !8985

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_84 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hadd363ac0c4604e8E"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_84, label %bb91, label %bb100, !dbg !8966

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !8967
  br i1 %_75, label %bb85, label %bb81, !dbg !8967

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !8968
  %109 = zext i1 %108 to i8, !dbg !8968
  store i8 %109, ptr %_76, align 1, !dbg !8968
  %110 = load i8, ptr %_76, align 1, !dbg !8968, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !8968
  %_79 = zext i1 %111 to i64, !dbg !8968
  %112 = icmp eq i64 %_79, 0, !dbg !8968
  br i1 %112, label %bb85, label %bb84, !dbg !8968

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_8dd1ecb83146fedb5f2eb3909ab01554, i64 9) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !8970
  %114 = zext i1 %113 to i8, !dbg !8970
  store i8 %114, ptr %_80, align 1, !dbg !8970
  %115 = load i8, ptr %_80, align 1, !dbg !8970, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !8970
  %_83 = zext i1 %116 to i64, !dbg !8970
  %117 = icmp eq i64 %_83, 0, !dbg !8970
  br i1 %117, label %bb89, label %bb88, !dbg !8970

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8986
  %119 = zext i1 %118 to i8, !dbg !8986
  store i8 %119, ptr %_0, align 1, !dbg !8986
  br label %bb144, !dbg !8986

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8987
  %121 = zext i1 %120 to i8, !dbg !8987
  store i8 %121, ptr %_0, align 1, !dbg !8987
  br label %bb144, !dbg !8987

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_94 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17ha49b24604402e65dE"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_94, label %bb102, label %bb111, !dbg !8966

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !8967
  br i1 %_85, label %bb96, label %bb92, !dbg !8967

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !8968
  %124 = zext i1 %123 to i8, !dbg !8968
  store i8 %124, ptr %_86, align 1, !dbg !8968
  %125 = load i8, ptr %_86, align 1, !dbg !8968, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !8968
  %_89 = zext i1 %126 to i64, !dbg !8968
  %127 = icmp eq i64 %_89, 0, !dbg !8968
  br i1 %127, label %bb96, label %bb95, !dbg !8968

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7fe0cf0b681130b7f34badff7028b4c6, i64 8) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !8970
  %129 = zext i1 %128 to i8, !dbg !8970
  store i8 %129, ptr %_90, align 1, !dbg !8970
  %130 = load i8, ptr %_90, align 1, !dbg !8970, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !8970
  %_93 = zext i1 %131 to i64, !dbg !8970
  %132 = icmp eq i64 %_93, 0, !dbg !8970
  br i1 %132, label %bb100, label %bb99, !dbg !8970

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8988
  %134 = zext i1 %133 to i8, !dbg !8988
  store i8 %134, ptr %_0, align 1, !dbg !8988
  br label %bb144, !dbg !8988

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8989
  %136 = zext i1 %135 to i8, !dbg !8989
  store i8 %136, ptr %_0, align 1, !dbg !8989
  br label %bb144, !dbg !8989

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_104 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h3537fa8c2c56349bE"(ptr align 8 %self) #8, !dbg !8966
  br i1 %_104, label %bb113, label %bb122, !dbg !8966

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !8967
  br i1 %_95, label %bb107, label %bb103, !dbg !8967

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !8968
  %139 = zext i1 %138 to i8, !dbg !8968
  store i8 %139, ptr %_96, align 1, !dbg !8968
  %140 = load i8, ptr %_96, align 1, !dbg !8968, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !8968
  %_99 = zext i1 %141 to i64, !dbg !8968
  %142 = icmp eq i64 %_99, 0, !dbg !8968
  br i1 %142, label %bb107, label %bb106, !dbg !8968

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7e8fa1323df12a2587e570b6f5afbc88, i64 3) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !8970
  %144 = zext i1 %143 to i8, !dbg !8970
  store i8 %144, ptr %_100, align 1, !dbg !8970
  %145 = load i8, ptr %_100, align 1, !dbg !8970, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !8970
  %_103 = zext i1 %146 to i64, !dbg !8970
  %147 = icmp eq i64 %_103, 0, !dbg !8970
  br i1 %147, label %bb111, label %bb110, !dbg !8970

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8990
  %149 = zext i1 %148 to i8, !dbg !8990
  store i8 %149, ptr %_0, align 1, !dbg !8990
  br label %bb144, !dbg !8990

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8991
  %151 = zext i1 %150 to i8, !dbg !8991
  store i8 %151, ptr %_0, align 1, !dbg !8991
  br label %bb144, !dbg !8991

bb122:                                            ; preds = %bb118, %bb111
  %_115 = load i64, ptr %self, align 8, !dbg !8992, !noundef !18
; call x86_64::registers::xcontrol::XCr0Flags::all
  %152 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17hbd5900470970872aE() #8, !dbg !8993
  store i64 %152, ptr %_119, align 8, !dbg !8993
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_117 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h065c95b6410bbbfaE(ptr align 8 %_119) #8, !dbg !8993
  %_116 = xor i64 %_117, -1, !dbg !8994
  %153 = and i64 %_115, %_116, !dbg !8992
  store i64 %153, ptr %extra_bits, align 8, !dbg !8992
  %_120 = load i64, ptr %extra_bits, align 8, !dbg !8995, !noundef !18
  %154 = icmp eq i64 %_120, 0, !dbg !8995
  br i1 %154, label %bb138, label %bb125, !dbg !8995

bb113:                                            ; preds = %bb111
  %155 = load i8, ptr %first, align 1, !dbg !8967, !range !777, !noundef !18
  %_105 = trunc i8 %155 to i1, !dbg !8967
  br i1 %_105, label %bb118, label %bb114, !dbg !8967

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8968
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !8968
  %157 = zext i1 %156 to i8, !dbg !8968
  store i8 %157, ptr %_106, align 1, !dbg !8968
  %158 = load i8, ptr %_106, align 1, !dbg !8968, !range !777, !noundef !18
  %159 = trunc i8 %158 to i1, !dbg !8968
  %_109 = zext i1 %159 to i64, !dbg !8968
  %160 = icmp eq i64 %_109, 0, !dbg !8968
  br i1 %160, label %bb118, label %bb117, !dbg !8968

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8969
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_d10f39d8e09d915ca6db293020f9b83a, i64 3) #8, !dbg !8970
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %161 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !8970
  %162 = zext i1 %161 to i8, !dbg !8970
  store i8 %162, ptr %_110, align 1, !dbg !8970
  %163 = load i8, ptr %_110, align 1, !dbg !8970, !range !777, !noundef !18
  %164 = trunc i8 %163 to i1, !dbg !8970
  %_113 = zext i1 %164 to i64, !dbg !8970
  %165 = icmp eq i64 %_113, 0, !dbg !8970
  br i1 %165, label %bb122, label %bb121, !dbg !8970

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8996
  %167 = zext i1 %166 to i8, !dbg !8996
  store i8 %167, ptr %_0, align 1, !dbg !8996
  br label %bb144, !dbg !8996

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !8997
  %169 = zext i1 %168 to i8, !dbg !8997
  store i8 %169, ptr %_0, align 1, !dbg !8997
  br label %bb144, !dbg !8997

bb138:                                            ; preds = %bb133, %bb122
  %170 = load i8, ptr %first, align 1, !dbg !8998, !range !777, !noundef !18
  %_134 = trunc i8 %170 to i1, !dbg !8998
  br i1 %_134, label %bb139, label %bb143, !dbg !8998

bb125:                                            ; preds = %bb122
  %171 = load i8, ptr %first, align 1, !dbg !8999, !range !777, !noundef !18
  %_121 = trunc i8 %171 to i1, !dbg !8999
  br i1 %_121, label %bb130, label %bb126, !dbg !8999

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_123 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9000
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %172 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_123) #8, !dbg !9000
  %173 = zext i1 %172 to i8, !dbg !9000
  store i8 %173, ptr %_122, align 1, !dbg !9000
  %174 = load i8, ptr %_122, align 1, !dbg !9000, !range !777, !noundef !18
  %175 = trunc i8 %174 to i1, !dbg !9000
  %_125 = zext i1 %175 to i64, !dbg !9000
  %176 = icmp eq i64 %_125, 0, !dbg !9000
  br i1 %176, label %bb130, label %bb129, !dbg !9000

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !9001
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9002
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %177 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_127) #8, !dbg !9002
  %178 = zext i1 %177 to i8, !dbg !9002
  store i8 %178, ptr %_126, align 1, !dbg !9002
  %179 = load i8, ptr %_126, align 1, !dbg !9002, !range !777, !noundef !18
  %180 = trunc i8 %179 to i1, !dbg !9002
  %_129 = zext i1 %180 to i64, !dbg !9002
  %181 = icmp eq i64 %_129, 0, !dbg !9002
  br i1 %181, label %bb133, label %bb134, !dbg !9002

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %182 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !9003
  %183 = zext i1 %182 to i8, !dbg !9003
  store i8 %183, ptr %_0, align 1, !dbg !9003
  br label %bb144, !dbg !9003

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_131 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9004
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_131) #8, !dbg !9004
  %185 = zext i1 %184 to i8, !dbg !9004
  store i8 %185, ptr %_130, align 1, !dbg !9004
  %186 = load i8, ptr %_130, align 1, !dbg !9004, !range !777, !noundef !18
  %187 = trunc i8 %186 to i1, !dbg !9004
  %_133 = zext i1 %187 to i64, !dbg !9004
  %188 = icmp eq i64 %_133, 0, !dbg !9004
  br i1 %188, label %bb138, label %bb137, !dbg !9004

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %189 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !9005
  %190 = zext i1 %189 to i8, !dbg !9005
  store i8 %190, ptr %_0, align 1, !dbg !9005
  br label %bb144, !dbg !9005

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !9006
  %192 = zext i1 %191 to i8, !dbg !9006
  store i8 %192, ptr %_0, align 1, !dbg !9006
  br label %bb144, !dbg !9006

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %_0, align 1, !dbg !9007
  br label %bb144, !dbg !8972

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_136 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9008
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %193 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_136) #8, !dbg !9008
  %194 = zext i1 %193 to i8, !dbg !9008
  store i8 %194, ptr %_135, align 1, !dbg !9008
  %195 = load i8, ptr %_135, align 1, !dbg !9008, !range !777, !noundef !18
  %196 = trunc i8 %195 to i1, !dbg !9008
  %_138 = zext i1 %196 to i64, !dbg !9008
  %197 = icmp eq i64 %_138, 0, !dbg !9008
  br i1 %197, label %bb143, label %bb142, !dbg !9008

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %198 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_39a9d7256ae9be7f0b701103c9fa8cc3) #8, !dbg !9009
  %199 = zext i1 %198 to i8, !dbg !9009
  store i8 %199, ptr %_0, align 1, !dbg !9009
  br label %bb144, !dbg !9009

bb6:                                              ; No predecessors!
  unreachable, !dbg !8968
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7e61d0b158eb0de9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9010 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9013, metadata !DIExpression()), !dbg !9015
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9014, metadata !DIExpression()), !dbg !9016
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9017
  ret i1 %_0, !dbg !9018
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h7e0d39b80bd801faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9019 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9022, metadata !DIExpression()), !dbg !9024
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9023, metadata !DIExpression()), !dbg !9025
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9026
  ret i1 %_0, !dbg !9027
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hc5d393aad29a2b55E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9028 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9031, metadata !DIExpression()), !dbg !9033
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9032, metadata !DIExpression()), !dbg !9034
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9035
  ret i1 %_0, !dbg !9036
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8d7ab7c0f3d0b291E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9037 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9040, metadata !DIExpression()), !dbg !9042
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9041, metadata !DIExpression()), !dbg !9043
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9044
  ret i1 %_0, !dbg !9045
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17hbd5900470970872aE() unnamed_addr #0 !dbg !9046 {
start:
  %_0 = alloca i64, align 8
  store i64 4611686018427388671, ptr %_0, align 8, !dbg !9050
  %0 = load i64, ptr %_0, align 8, !dbg !9051, !noundef !18
  ret i64 %0, !dbg !9051
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h065c95b6410bbbfaE(ptr align 8 %self) unnamed_addr #0 !dbg !9052 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9057, metadata !DIExpression()), !dbg !9058
  %_0 = load i64, ptr %self, align 8, !dbg !9059, !noundef !18
  ret i64 %_0, !dbg !9060
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h432fe7a88afb6dc8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9061 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9067, metadata !DIExpression()), !dbg !9070
  br i1 false, label %bb1, label %bb3, !dbg !9070

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9070, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9070
  br i1 %0, label %bb3, label %bb2, !dbg !9070

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9070, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !9070
  %1 = icmp eq i64 %_5, 1, !dbg !9070
  %2 = zext i1 %1 to i8, !dbg !9070
  store i8 %2, ptr %_0, align 1, !dbg !9070
  br label %bb4, !dbg !9070

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9070
  br label %bb4, !dbg !9070

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9071, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9071
  ret i1 %4, !dbg !9071
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hae8b666dc9b5e9beE"(ptr align 8 %self) unnamed_addr #0 !dbg !9072 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9074, metadata !DIExpression()), !dbg !9076
  br i1 false, label %bb1, label %bb3, !dbg !9076

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9076, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9076
  br i1 %0, label %bb3, label %bb2, !dbg !9076

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9076, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !9076
  %1 = icmp eq i64 %_5, 2, !dbg !9076
  %2 = zext i1 %1 to i8, !dbg !9076
  store i8 %2, ptr %_0, align 1, !dbg !9076
  br label %bb4, !dbg !9076

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9076
  br label %bb4, !dbg !9076

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9077, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9077
  ret i1 %4, !dbg !9077
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h113a099eee5a4c09E"(ptr align 8 %self) unnamed_addr #0 !dbg !9078 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9080, metadata !DIExpression()), !dbg !9082
  br i1 false, label %bb1, label %bb3, !dbg !9082

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9082, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9082
  br i1 %0, label %bb3, label %bb2, !dbg !9082

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9082, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !9082
  %1 = icmp eq i64 %_5, 4, !dbg !9082
  %2 = zext i1 %1 to i8, !dbg !9082
  store i8 %2, ptr %_0, align 1, !dbg !9082
  br label %bb4, !dbg !9082

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9082
  br label %bb4, !dbg !9082

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9083, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9083
  ret i1 %4, !dbg !9083
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h12ba8b82d9ade5e0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9084 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9086, metadata !DIExpression()), !dbg !9088
  br i1 false, label %bb1, label %bb3, !dbg !9088

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9088, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9088
  br i1 %0, label %bb3, label %bb2, !dbg !9088

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9088, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !9088
  %1 = icmp eq i64 %_5, 4, !dbg !9088
  %2 = zext i1 %1 to i8, !dbg !9088
  store i8 %2, ptr %_0, align 1, !dbg !9088
  br label %bb4, !dbg !9088

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9088
  br label %bb4, !dbg !9088

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9089, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9089
  ret i1 %4, !dbg !9089
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h0715b551a7b49a71E"(ptr align 8 %self) unnamed_addr #0 !dbg !9090 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9092, metadata !DIExpression()), !dbg !9094
  br i1 false, label %bb1, label %bb3, !dbg !9094

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9094, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9094
  br i1 %0, label %bb3, label %bb2, !dbg !9094

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9094, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !9094
  %1 = icmp eq i64 %_5, 8, !dbg !9094
  %2 = zext i1 %1 to i8, !dbg !9094
  store i8 %2, ptr %_0, align 1, !dbg !9094
  br label %bb4, !dbg !9094

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9094
  br label %bb4, !dbg !9094

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9095, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9095
  ret i1 %4, !dbg !9095
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17hcad969aa6dbb8162E"(ptr align 8 %self) unnamed_addr #0 !dbg !9096 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9098, metadata !DIExpression()), !dbg !9100
  br i1 false, label %bb1, label %bb3, !dbg !9100

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9100, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9100
  br i1 %0, label %bb3, label %bb2, !dbg !9100

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9100, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !9100
  %1 = icmp eq i64 %_5, 16, !dbg !9100
  %2 = zext i1 %1 to i8, !dbg !9100
  store i8 %2, ptr %_0, align 1, !dbg !9100
  br label %bb4, !dbg !9100

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9100
  br label %bb4, !dbg !9100

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9101, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9101
  ret i1 %4, !dbg !9101
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h0bb6d1ef2cfcacaaE"(ptr align 8 %self) unnamed_addr #0 !dbg !9102 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9104, metadata !DIExpression()), !dbg !9106
  br i1 false, label %bb1, label %bb3, !dbg !9106

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9106, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9106
  br i1 %0, label %bb3, label %bb2, !dbg !9106

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9106, !noundef !18
  %_5 = and i64 %_6, 32, !dbg !9106
  %1 = icmp eq i64 %_5, 32, !dbg !9106
  %2 = zext i1 %1 to i8, !dbg !9106
  store i8 %2, ptr %_0, align 1, !dbg !9106
  br label %bb4, !dbg !9106

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9106
  br label %bb4, !dbg !9106

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9107, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9107
  ret i1 %4, !dbg !9107
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hf0353293b85cd4b2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9108 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9110, metadata !DIExpression()), !dbg !9112
  br i1 false, label %bb1, label %bb3, !dbg !9112

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9112, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9112
  br i1 %0, label %bb3, label %bb2, !dbg !9112

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9112, !noundef !18
  %_5 = and i64 %_6, 64, !dbg !9112
  %1 = icmp eq i64 %_5, 64, !dbg !9112
  %2 = zext i1 %1 to i8, !dbg !9112
  store i8 %2, ptr %_0, align 1, !dbg !9112
  br label %bb4, !dbg !9112

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9112
  br label %bb4, !dbg !9112

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9113, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9113
  ret i1 %4, !dbg !9113
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hadd363ac0c4604e8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9114 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9116, metadata !DIExpression()), !dbg !9118
  br i1 false, label %bb1, label %bb3, !dbg !9118

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9118, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9118
  br i1 %0, label %bb3, label %bb2, !dbg !9118

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9118, !noundef !18
  %_5 = and i64 %_6, 128, !dbg !9118
  %1 = icmp eq i64 %_5, 128, !dbg !9118
  %2 = zext i1 %1 to i8, !dbg !9118
  store i8 %2, ptr %_0, align 1, !dbg !9118
  br label %bb4, !dbg !9118

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9118
  br label %bb4, !dbg !9118

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9119, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9119
  ret i1 %4, !dbg !9119
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17ha49b24604402e65dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9120 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9122, metadata !DIExpression()), !dbg !9124
  br i1 false, label %bb1, label %bb3, !dbg !9124

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9124, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9124
  br i1 %0, label %bb3, label %bb2, !dbg !9124

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9124, !noundef !18
  %_5 = and i64 %_6, 512, !dbg !9124
  %1 = icmp eq i64 %_5, 512, !dbg !9124
  %2 = zext i1 %1 to i8, !dbg !9124
  store i8 %2, ptr %_0, align 1, !dbg !9124
  br label %bb4, !dbg !9124

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9124
  br label %bb4, !dbg !9124

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9125, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9125
  ret i1 %4, !dbg !9125
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h3537fa8c2c56349bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9126 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9128, metadata !DIExpression()), !dbg !9130
  br i1 false, label %bb1, label %bb3, !dbg !9130

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9130, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9130
  br i1 %0, label %bb3, label %bb2, !dbg !9130

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9130, !noundef !18
  %_5 = and i64 %_6, 4611686018427387904, !dbg !9130
  %1 = icmp eq i64 %_5, 4611686018427387904, !dbg !9130
  %2 = zext i1 %1 to i8, !dbg !9130
  store i8 %2, ptr %_0, align 1, !dbg !9130
  br label %bb4, !dbg !9130

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9130
  br label %bb4, !dbg !9130

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9131, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9131
  ret i1 %4, !dbg !9131
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h88399ad37a962105E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9132 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_175 = alloca i8, align 1
  %_170 = alloca i8, align 1
  %_166 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_159 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_150 = alloca i8, align 1
  %_146 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_136 = alloca i8, align 1
  %_130 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9145, metadata !DIExpression()), !dbg !9283
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9147, metadata !DIExpression()), !dbg !9284
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9149, metadata !DIExpression()), !dbg !9285
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9151, metadata !DIExpression()), !dbg !9286
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9153, metadata !DIExpression()), !dbg !9287
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9155, metadata !DIExpression()), !dbg !9288
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9157, metadata !DIExpression()), !dbg !9289
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9159, metadata !DIExpression()), !dbg !9290
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9161, metadata !DIExpression()), !dbg !9291
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9163, metadata !DIExpression()), !dbg !9292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9165, metadata !DIExpression()), !dbg !9293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9167, metadata !DIExpression()), !dbg !9294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9169, metadata !DIExpression()), !dbg !9295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9171, metadata !DIExpression()), !dbg !9296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9173, metadata !DIExpression()), !dbg !9297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9175, metadata !DIExpression()), !dbg !9298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9177, metadata !DIExpression()), !dbg !9299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9179, metadata !DIExpression()), !dbg !9300
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9181, metadata !DIExpression()), !dbg !9301
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9183, metadata !DIExpression()), !dbg !9302
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9185, metadata !DIExpression()), !dbg !9303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9187, metadata !DIExpression()), !dbg !9304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9189, metadata !DIExpression()), !dbg !9305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9191, metadata !DIExpression()), !dbg !9306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9193, metadata !DIExpression()), !dbg !9307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9195, metadata !DIExpression()), !dbg !9308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9197, metadata !DIExpression()), !dbg !9309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9199, metadata !DIExpression()), !dbg !9310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9201, metadata !DIExpression()), !dbg !9311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9203, metadata !DIExpression()), !dbg !9312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9205, metadata !DIExpression()), !dbg !9313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9207, metadata !DIExpression()), !dbg !9314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9209, metadata !DIExpression()), !dbg !9315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9211, metadata !DIExpression()), !dbg !9316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9213, metadata !DIExpression()), !dbg !9317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9215, metadata !DIExpression()), !dbg !9318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9217, metadata !DIExpression()), !dbg !9319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9219, metadata !DIExpression()), !dbg !9320
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9221, metadata !DIExpression()), !dbg !9321
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9223, metadata !DIExpression()), !dbg !9322
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9225, metadata !DIExpression()), !dbg !9323
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9227, metadata !DIExpression()), !dbg !9324
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9229, metadata !DIExpression()), !dbg !9325
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9231, metadata !DIExpression()), !dbg !9326
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9233, metadata !DIExpression()), !dbg !9327
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9235, metadata !DIExpression()), !dbg !9328
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9237, metadata !DIExpression()), !dbg !9329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9239, metadata !DIExpression()), !dbg !9330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9241, metadata !DIExpression()), !dbg !9331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9243, metadata !DIExpression()), !dbg !9332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9245, metadata !DIExpression()), !dbg !9333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9247, metadata !DIExpression()), !dbg !9334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9249, metadata !DIExpression()), !dbg !9335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9251, metadata !DIExpression()), !dbg !9336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9253, metadata !DIExpression()), !dbg !9337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9255, metadata !DIExpression()), !dbg !9338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !9257, metadata !DIExpression()), !dbg !9339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !9259, metadata !DIExpression()), !dbg !9340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !9261, metadata !DIExpression()), !dbg !9341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !9263, metadata !DIExpression()), !dbg !9342
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !9267, metadata !DIExpression()), !dbg !9343
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !9269, metadata !DIExpression()), !dbg !9344
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !9271, metadata !DIExpression()), !dbg !9345
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !9273, metadata !DIExpression()), !dbg !9346
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !9275, metadata !DIExpression()), !dbg !9347
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !9277, metadata !DIExpression()), !dbg !9348
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !9279, metadata !DIExpression()), !dbg !9349
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !9281, metadata !DIExpression()), !dbg !9350
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9350
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9141, metadata !DIExpression()), !dbg !9351
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9350
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9142, metadata !DIExpression()), !dbg !9352
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9143, metadata !DIExpression()), !dbg !9353
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9265, metadata !DIExpression()), !dbg !9354
  store i8 1, ptr %first, align 1, !dbg !9355
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h60ab49545763ea1bE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_4, label %bb2, label %bb12, !dbg !9356

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_14 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6d416de7ef006cbfE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_14, label %bb14, label %bb23, !dbg !9356

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !9357
  br i1 %_5, label %bb8, label %bb3, !dbg !9357

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !9358
  %2 = zext i1 %1 to i8, !dbg !9358
  store i8 %2, ptr %_6, align 1, !dbg !9358
  %3 = load i8, ptr %_6, align 1, !dbg !9358, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9358
  %_9 = zext i1 %4 to i64, !dbg !9358
  %5 = icmp eq i64 %_9, 0, !dbg !9358
  br i1 %5, label %bb8, label %bb7, !dbg !9358

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !9360
  %7 = zext i1 %6 to i8, !dbg !9360
  store i8 %7, ptr %_10, align 1, !dbg !9360
  %8 = load i8, ptr %_10, align 1, !dbg !9360, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !9360
  %_13 = zext i1 %9 to i64, !dbg !9360
  %10 = icmp eq i64 %_13, 0, !dbg !9360
  br i1 %10, label %bb12, label %bb11, !dbg !9360

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9361
  %12 = zext i1 %11 to i8, !dbg !9361
  store i8 %12, ptr %_0, align 1, !dbg !9361
  br label %bb188, !dbg !9361

bb188:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb132, %bb143, %bb154, %bb165, %bb178, %bb181, %bb186, %bb187, %bb173, %bb161, %bb150, %bb139, %bb128, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !9362, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !9362
  ret i1 %14, !dbg !9362

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9363
  %16 = zext i1 %15 to i8, !dbg !9363
  store i8 %16, ptr %_0, align 1, !dbg !9363
  br label %bb188, !dbg !9363

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_24 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hf598c4c571af5eeeE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_24, label %bb25, label %bb34, !dbg !9356

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !9357
  br i1 %_15, label %bb19, label %bb15, !dbg !9357

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !9358
  %19 = zext i1 %18 to i8, !dbg !9358
  store i8 %19, ptr %_16, align 1, !dbg !9358
  %20 = load i8, ptr %_16, align 1, !dbg !9358, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !9358
  %_19 = zext i1 %21 to i64, !dbg !9358
  %22 = icmp eq i64 %_19, 0, !dbg !9358
  br i1 %22, label %bb19, label %bb18, !dbg !9358

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !9360
  %24 = zext i1 %23 to i8, !dbg !9360
  store i8 %24, ptr %_20, align 1, !dbg !9360
  %25 = load i8, ptr %_20, align 1, !dbg !9360, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !9360
  %_23 = zext i1 %26 to i64, !dbg !9360
  %27 = icmp eq i64 %_23, 0, !dbg !9360
  br i1 %27, label %bb23, label %bb22, !dbg !9360

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9364
  %29 = zext i1 %28 to i8, !dbg !9364
  store i8 %29, ptr %_0, align 1, !dbg !9364
  br label %bb188, !dbg !9364

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9365
  %31 = zext i1 %30 to i8, !dbg !9365
  store i8 %31, ptr %_0, align 1, !dbg !9365
  br label %bb188, !dbg !9365

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_34 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h7c43014073644ab3E"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_34, label %bb36, label %bb45, !dbg !9356

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !9357
  br i1 %_25, label %bb30, label %bb26, !dbg !9357

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !9358
  %34 = zext i1 %33 to i8, !dbg !9358
  store i8 %34, ptr %_26, align 1, !dbg !9358
  %35 = load i8, ptr %_26, align 1, !dbg !9358, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !9358
  %_29 = zext i1 %36 to i64, !dbg !9358
  %37 = icmp eq i64 %_29, 0, !dbg !9358
  br i1 %37, label %bb30, label %bb29, !dbg !9358

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4779be00e11e2bd8325eff7e3ba8aad0, i64 10) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !9360
  %39 = zext i1 %38 to i8, !dbg !9360
  store i8 %39, ptr %_30, align 1, !dbg !9360
  %40 = load i8, ptr %_30, align 1, !dbg !9360, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !9360
  %_33 = zext i1 %41 to i64, !dbg !9360
  %42 = icmp eq i64 %_33, 0, !dbg !9360
  br i1 %42, label %bb34, label %bb33, !dbg !9360

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9366
  %44 = zext i1 %43 to i8, !dbg !9366
  store i8 %44, ptr %_0, align 1, !dbg !9366
  br label %bb188, !dbg !9366

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9367
  %46 = zext i1 %45 to i8, !dbg !9367
  store i8 %46, ptr %_0, align 1, !dbg !9367
  br label %bb188, !dbg !9367

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_44 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h15e9449032f3bde0E"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_44, label %bb47, label %bb56, !dbg !9356

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !9357
  br i1 %_35, label %bb41, label %bb37, !dbg !9357

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !9358
  %49 = zext i1 %48 to i8, !dbg !9358
  store i8 %49, ptr %_36, align 1, !dbg !9358
  %50 = load i8, ptr %_36, align 1, !dbg !9358, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !9358
  %_39 = zext i1 %51 to i64, !dbg !9358
  %52 = icmp eq i64 %_39, 0, !dbg !9358
  br i1 %52, label %bb41, label %bb40, !dbg !9358

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f86c4fad9e5b2f292a414639f3972d45, i64 10) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !9360
  %54 = zext i1 %53 to i8, !dbg !9360
  store i8 %54, ptr %_40, align 1, !dbg !9360
  %55 = load i8, ptr %_40, align 1, !dbg !9360, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !9360
  %_43 = zext i1 %56 to i64, !dbg !9360
  %57 = icmp eq i64 %_43, 0, !dbg !9360
  br i1 %57, label %bb45, label %bb44, !dbg !9360

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9368
  %59 = zext i1 %58 to i8, !dbg !9368
  store i8 %59, ptr %_0, align 1, !dbg !9368
  br label %bb188, !dbg !9368

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9369
  %61 = zext i1 %60 to i8, !dbg !9369
  store i8 %61, ptr %_0, align 1, !dbg !9369
  br label %bb188, !dbg !9369

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_54 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h51defb996ac64b8eE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_54, label %bb58, label %bb67, !dbg !9356

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !9357
  br i1 %_45, label %bb52, label %bb48, !dbg !9357

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !9358
  %64 = zext i1 %63 to i8, !dbg !9358
  store i8 %64, ptr %_46, align 1, !dbg !9358
  %65 = load i8, ptr %_46, align 1, !dbg !9358, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !9358
  %_49 = zext i1 %66 to i64, !dbg !9358
  %67 = icmp eq i64 %_49, 0, !dbg !9358
  br i1 %67, label %bb52, label %bb51, !dbg !9358

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_7cdabe8725204f339f10fa2c47255f59, i64 12) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !9360
  %69 = zext i1 %68 to i8, !dbg !9360
  store i8 %69, ptr %_50, align 1, !dbg !9360
  %70 = load i8, ptr %_50, align 1, !dbg !9360, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !9360
  %_53 = zext i1 %71 to i64, !dbg !9360
  %72 = icmp eq i64 %_53, 0, !dbg !9360
  br i1 %72, label %bb56, label %bb55, !dbg !9360

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9370
  %74 = zext i1 %73 to i8, !dbg !9370
  store i8 %74, ptr %_0, align 1, !dbg !9370
  br label %bb188, !dbg !9370

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9371
  %76 = zext i1 %75 to i8, !dbg !9371
  store i8 %76, ptr %_0, align 1, !dbg !9371
  br label %bb188, !dbg !9371

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_64 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h4eeae07ab8ba7156E"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_64, label %bb69, label %bb78, !dbg !9356

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !9357
  br i1 %_55, label %bb63, label %bb59, !dbg !9357

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !9358
  %79 = zext i1 %78 to i8, !dbg !9358
  store i8 %79, ptr %_56, align 1, !dbg !9358
  %80 = load i8, ptr %_56, align 1, !dbg !9358, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !9358
  %_59 = zext i1 %81 to i64, !dbg !9358
  %82 = icmp eq i64 %_59, 0, !dbg !9358
  br i1 %82, label %bb63, label %bb62, !dbg !9358

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_895698829804386bab9259fb3a96be93, i64 10) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !9360
  %84 = zext i1 %83 to i8, !dbg !9360
  store i8 %84, ptr %_60, align 1, !dbg !9360
  %85 = load i8, ptr %_60, align 1, !dbg !9360, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !9360
  %_63 = zext i1 %86 to i64, !dbg !9360
  %87 = icmp eq i64 %_63, 0, !dbg !9360
  br i1 %87, label %bb67, label %bb66, !dbg !9360

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9372
  %89 = zext i1 %88 to i8, !dbg !9372
  store i8 %89, ptr %_0, align 1, !dbg !9372
  br label %bb188, !dbg !9372

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9373
  %91 = zext i1 %90 to i8, !dbg !9373
  store i8 %91, ptr %_0, align 1, !dbg !9373
  br label %bb188, !dbg !9373

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_74 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h8a8a43996a8eab2dE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_74, label %bb80, label %bb89, !dbg !9356

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !9357
  br i1 %_65, label %bb74, label %bb70, !dbg !9357

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !9358
  %94 = zext i1 %93 to i8, !dbg !9358
  store i8 %94, ptr %_66, align 1, !dbg !9358
  %95 = load i8, ptr %_66, align 1, !dbg !9358, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !9358
  %_69 = zext i1 %96 to i64, !dbg !9358
  %97 = icmp eq i64 %_69, 0, !dbg !9358
  br i1 %97, label %bb74, label %bb73, !dbg !9358

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !9360
  %99 = zext i1 %98 to i8, !dbg !9360
  store i8 %99, ptr %_70, align 1, !dbg !9360
  %100 = load i8, ptr %_70, align 1, !dbg !9360, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !9360
  %_73 = zext i1 %101 to i64, !dbg !9360
  %102 = icmp eq i64 %_73, 0, !dbg !9360
  br i1 %102, label %bb78, label %bb77, !dbg !9360

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9374
  %104 = zext i1 %103 to i8, !dbg !9374
  store i8 %104, ptr %_0, align 1, !dbg !9374
  br label %bb188, !dbg !9374

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9375
  %106 = zext i1 %105 to i8, !dbg !9375
  store i8 %106, ptr %_0, align 1, !dbg !9375
  br label %bb188, !dbg !9375

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_84 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hb2b88ec81401fa63E"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_84, label %bb91, label %bb100, !dbg !9356

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !9357
  br i1 %_75, label %bb85, label %bb81, !dbg !9357

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !9358
  %109 = zext i1 %108 to i8, !dbg !9358
  store i8 %109, ptr %_76, align 1, !dbg !9358
  %110 = load i8, ptr %_76, align 1, !dbg !9358, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !9358
  %_79 = zext i1 %111 to i64, !dbg !9358
  %112 = icmp eq i64 %_79, 0, !dbg !9358
  br i1 %112, label %bb85, label %bb84, !dbg !9358

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f3b835bb8b1bf0d52df8a952e8472005, i64 9) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !9360
  %114 = zext i1 %113 to i8, !dbg !9360
  store i8 %114, ptr %_80, align 1, !dbg !9360
  %115 = load i8, ptr %_80, align 1, !dbg !9360, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !9360
  %_83 = zext i1 %116 to i64, !dbg !9360
  %117 = icmp eq i64 %_83, 0, !dbg !9360
  br i1 %117, label %bb89, label %bb88, !dbg !9360

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9376
  %119 = zext i1 %118 to i8, !dbg !9376
  store i8 %119, ptr %_0, align 1, !dbg !9376
  br label %bb188, !dbg !9376

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9377
  %121 = zext i1 %120 to i8, !dbg !9377
  store i8 %121, ptr %_0, align 1, !dbg !9377
  br label %bb188, !dbg !9377

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_94 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h0d2d01f8e9bebf98E"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_94, label %bb102, label %bb111, !dbg !9356

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !9357
  br i1 %_85, label %bb96, label %bb92, !dbg !9357

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !9358
  %124 = zext i1 %123 to i8, !dbg !9358
  store i8 %124, ptr %_86, align 1, !dbg !9358
  %125 = load i8, ptr %_86, align 1, !dbg !9358, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !9358
  %_89 = zext i1 %126 to i64, !dbg !9358
  %127 = icmp eq i64 %_89, 0, !dbg !9358
  br i1 %127, label %bb96, label %bb95, !dbg !9358

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_961ace3350b86d8f6207fa225e5d248d, i64 9) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !9360
  %129 = zext i1 %128 to i8, !dbg !9360
  store i8 %129, ptr %_90, align 1, !dbg !9360
  %130 = load i8, ptr %_90, align 1, !dbg !9360, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !9360
  %_93 = zext i1 %131 to i64, !dbg !9360
  %132 = icmp eq i64 %_93, 0, !dbg !9360
  br i1 %132, label %bb100, label %bb99, !dbg !9360

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9378
  %134 = zext i1 %133 to i8, !dbg !9378
  store i8 %134, ptr %_0, align 1, !dbg !9378
  br label %bb188, !dbg !9378

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9379
  %136 = zext i1 %135 to i8, !dbg !9379
  store i8 %136, ptr %_0, align 1, !dbg !9379
  br label %bb188, !dbg !9379

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_104 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h674b31b491aa644aE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_104, label %bb113, label %bb122, !dbg !9356

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !9357
  br i1 %_95, label %bb107, label %bb103, !dbg !9357

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !9358
  %139 = zext i1 %138 to i8, !dbg !9358
  store i8 %139, ptr %_96, align 1, !dbg !9358
  %140 = load i8, ptr %_96, align 1, !dbg !9358, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !9358
  %_99 = zext i1 %141 to i64, !dbg !9358
  %142 = icmp eq i64 %_99, 0, !dbg !9358
  br i1 %142, label %bb107, label %bb106, !dbg !9358

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a2aea63e6daa2e56a54a4c2be176a4c0, i64 12) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !9360
  %144 = zext i1 %143 to i8, !dbg !9360
  store i8 %144, ptr %_100, align 1, !dbg !9360
  %145 = load i8, ptr %_100, align 1, !dbg !9360, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !9360
  %_103 = zext i1 %146 to i64, !dbg !9360
  %147 = icmp eq i64 %_103, 0, !dbg !9360
  br i1 %147, label %bb111, label %bb110, !dbg !9360

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9380
  %149 = zext i1 %148 to i8, !dbg !9380
  store i8 %149, ptr %_0, align 1, !dbg !9380
  br label %bb188, !dbg !9380

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9381
  %151 = zext i1 %150 to i8, !dbg !9381
  store i8 %151, ptr %_0, align 1, !dbg !9381
  br label %bb188, !dbg !9381

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_114 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h8f57dc00754bc36bE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_114, label %bb124, label %bb133, !dbg !9356

bb113:                                            ; preds = %bb111
  %152 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_105 = trunc i8 %152 to i1, !dbg !9357
  br i1 %_105, label %bb118, label %bb114, !dbg !9357

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %153 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !9358
  %154 = zext i1 %153 to i8, !dbg !9358
  store i8 %154, ptr %_106, align 1, !dbg !9358
  %155 = load i8, ptr %_106, align 1, !dbg !9358, !range !777, !noundef !18
  %156 = trunc i8 %155 to i1, !dbg !9358
  %_109 = zext i1 %156 to i64, !dbg !9358
  %157 = icmp eq i64 %_109, 0, !dbg !9358
  br i1 %157, label %bb118, label %bb117, !dbg !9358

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f0005c400e1919e61758093b2c1e0bc3, i64 11) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !9360
  %159 = zext i1 %158 to i8, !dbg !9360
  store i8 %159, ptr %_110, align 1, !dbg !9360
  %160 = load i8, ptr %_110, align 1, !dbg !9360, !range !777, !noundef !18
  %161 = trunc i8 %160 to i1, !dbg !9360
  %_113 = zext i1 %161 to i64, !dbg !9360
  %162 = icmp eq i64 %_113, 0, !dbg !9360
  br i1 %162, label %bb122, label %bb121, !dbg !9360

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9382
  %164 = zext i1 %163 to i8, !dbg !9382
  store i8 %164, ptr %_0, align 1, !dbg !9382
  br label %bb188, !dbg !9382

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %165 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9383
  %166 = zext i1 %165 to i8, !dbg !9383
  store i8 %166, ptr %_0, align 1, !dbg !9383
  br label %bb188, !dbg !9383

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_124 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917he618c15514f1c786E"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_124, label %bb135, label %bb144, !dbg !9356

bb124:                                            ; preds = %bb122
  %167 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_115 = trunc i8 %167 to i1, !dbg !9357
  br i1 %_115, label %bb129, label %bb125, !dbg !9357

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %168 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_117) #8, !dbg !9358
  %169 = zext i1 %168 to i8, !dbg !9358
  store i8 %169, ptr %_116, align 1, !dbg !9358
  %170 = load i8, ptr %_116, align 1, !dbg !9358, !range !777, !noundef !18
  %171 = trunc i8 %170 to i1, !dbg !9358
  %_119 = zext i1 %171 to i64, !dbg !9358
  %172 = icmp eq i64 %_119, 0, !dbg !9358
  br i1 %172, label %bb129, label %bb128, !dbg !9358

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_121 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f2cff3224737832bf3283d1bbf20a43e, i64 10) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_121) #8, !dbg !9360
  %174 = zext i1 %173 to i8, !dbg !9360
  store i8 %174, ptr %_120, align 1, !dbg !9360
  %175 = load i8, ptr %_120, align 1, !dbg !9360, !range !777, !noundef !18
  %176 = trunc i8 %175 to i1, !dbg !9360
  %_123 = zext i1 %176 to i64, !dbg !9360
  %177 = icmp eq i64 %_123, 0, !dbg !9360
  br i1 %177, label %bb133, label %bb132, !dbg !9360

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %178 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9384
  %179 = zext i1 %178 to i8, !dbg !9384
  store i8 %179, ptr %_0, align 1, !dbg !9384
  br label %bb188, !dbg !9384

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %180 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9385
  %181 = zext i1 %180 to i8, !dbg !9385
  store i8 %181, ptr %_0, align 1, !dbg !9385
  br label %bb188, !dbg !9385

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_134 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317ha65edf016e4e54c7E"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_134, label %bb146, label %bb155, !dbg !9356

bb135:                                            ; preds = %bb133
  %182 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_125 = trunc i8 %182 to i1, !dbg !9357
  br i1 %_125, label %bb140, label %bb136, !dbg !9357

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %183 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_127) #8, !dbg !9358
  %184 = zext i1 %183 to i8, !dbg !9358
  store i8 %184, ptr %_126, align 1, !dbg !9358
  %185 = load i8, ptr %_126, align 1, !dbg !9358, !range !777, !noundef !18
  %186 = trunc i8 %185 to i1, !dbg !9358
  %_129 = zext i1 %186 to i64, !dbg !9358
  %187 = icmp eq i64 %_129, 0, !dbg !9358
  br i1 %187, label %bb140, label %bb139, !dbg !9358

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_131 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_6002dcd457f8eb45878170b70ea4e3df, i64 11) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %188 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_131) #8, !dbg !9360
  %189 = zext i1 %188 to i8, !dbg !9360
  store i8 %189, ptr %_130, align 1, !dbg !9360
  %190 = load i8, ptr %_130, align 1, !dbg !9360, !range !777, !noundef !18
  %191 = trunc i8 %190 to i1, !dbg !9360
  %_133 = zext i1 %191 to i64, !dbg !9360
  %192 = icmp eq i64 %_133, 0, !dbg !9360
  br i1 %192, label %bb144, label %bb143, !dbg !9360

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9386
  %194 = zext i1 %193 to i8, !dbg !9386
  store i8 %194, ptr %_0, align 1, !dbg !9386
  br label %bb188, !dbg !9386

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %195 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9387
  %196 = zext i1 %195 to i8, !dbg !9387
  store i8 %196, ptr %_0, align 1, !dbg !9387
  br label %bb188, !dbg !9387

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_144 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h8e688c57d2fdefccE"(ptr align 8 %self) #8, !dbg !9356
  br i1 %_144, label %bb157, label %bb166, !dbg !9356

bb146:                                            ; preds = %bb144
  %197 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_135 = trunc i8 %197 to i1, !dbg !9357
  br i1 %_135, label %bb151, label %bb147, !dbg !9357

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_137 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %198 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_137) #8, !dbg !9358
  %199 = zext i1 %198 to i8, !dbg !9358
  store i8 %199, ptr %_136, align 1, !dbg !9358
  %200 = load i8, ptr %_136, align 1, !dbg !9358, !range !777, !noundef !18
  %201 = trunc i8 %200 to i1, !dbg !9358
  %_139 = zext i1 %201 to i64, !dbg !9358
  %202 = icmp eq i64 %_139, 0, !dbg !9358
  br i1 %202, label %bb151, label %bb150, !dbg !9358

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3, i64 9) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %203 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_141) #8, !dbg !9360
  %204 = zext i1 %203 to i8, !dbg !9360
  store i8 %204, ptr %_140, align 1, !dbg !9360
  %205 = load i8, ptr %_140, align 1, !dbg !9360, !range !777, !noundef !18
  %206 = trunc i8 %205 to i1, !dbg !9360
  %_143 = zext i1 %206 to i64, !dbg !9360
  %207 = icmp eq i64 %_143, 0, !dbg !9360
  br i1 %207, label %bb155, label %bb154, !dbg !9360

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9388
  %209 = zext i1 %208 to i8, !dbg !9388
  store i8 %209, ptr %_0, align 1, !dbg !9388
  br label %bb188, !dbg !9388

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %210 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9389
  %211 = zext i1 %210 to i8, !dbg !9389
  store i8 %211, ptr %_0, align 1, !dbg !9389
  br label %bb188, !dbg !9389

bb166:                                            ; preds = %bb162, %bb155
  %_155 = load i64, ptr %self, align 8, !dbg !9390, !noundef !18
; call x86_64::structures::gdt::DescriptorFlags::all
  %212 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h2b4c5f4cbf92a9b1E() #8, !dbg !9391
  store i64 %212, ptr %_159, align 8, !dbg !9391
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_157 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h45689b9294a5b6f2E(ptr align 8 %_159) #8, !dbg !9391
  %_156 = xor i64 %_157, -1, !dbg !9392
  %213 = and i64 %_155, %_156, !dbg !9390
  store i64 %213, ptr %extra_bits, align 8, !dbg !9390
  %_160 = load i64, ptr %extra_bits, align 8, !dbg !9393, !noundef !18
  %214 = icmp eq i64 %_160, 0, !dbg !9393
  br i1 %214, label %bb182, label %bb169, !dbg !9393

bb157:                                            ; preds = %bb155
  %215 = load i8, ptr %first, align 1, !dbg !9357, !range !777, !noundef !18
  %_145 = trunc i8 %215 to i1, !dbg !9357
  br i1 %_145, label %bb162, label %bb158, !dbg !9357

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9358
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %216 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_147) #8, !dbg !9358
  %217 = zext i1 %216 to i8, !dbg !9358
  store i8 %217, ptr %_146, align 1, !dbg !9358
  %218 = load i8, ptr %_146, align 1, !dbg !9358, !range !777, !noundef !18
  %219 = trunc i8 %218 to i1, !dbg !9358
  %_149 = zext i1 %219 to i64, !dbg !9358
  %220 = icmp eq i64 %_149, 0, !dbg !9358
  br i1 %220, label %bb162, label %bb161, !dbg !9358

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !9359
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a32a9108c9973f3646e90a058f393001, i64 10) #8, !dbg !9360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %221 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_151) #8, !dbg !9360
  %222 = zext i1 %221 to i8, !dbg !9360
  store i8 %222, ptr %_150, align 1, !dbg !9360
  %223 = load i8, ptr %_150, align 1, !dbg !9360, !range !777, !noundef !18
  %224 = trunc i8 %223 to i1, !dbg !9360
  %_153 = zext i1 %224 to i64, !dbg !9360
  %225 = icmp eq i64 %_153, 0, !dbg !9360
  br i1 %225, label %bb166, label %bb165, !dbg !9360

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9394
  %227 = zext i1 %226 to i8, !dbg !9394
  store i8 %227, ptr %_0, align 1, !dbg !9394
  br label %bb188, !dbg !9394

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %228 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9395
  %229 = zext i1 %228 to i8, !dbg !9395
  store i8 %229, ptr %_0, align 1, !dbg !9395
  br label %bb188, !dbg !9395

bb182:                                            ; preds = %bb177, %bb166
  %230 = load i8, ptr %first, align 1, !dbg !9396, !range !777, !noundef !18
  %_174 = trunc i8 %230 to i1, !dbg !9396
  br i1 %_174, label %bb183, label %bb187, !dbg !9396

bb169:                                            ; preds = %bb166
  %231 = load i8, ptr %first, align 1, !dbg !9397, !range !777, !noundef !18
  %_161 = trunc i8 %231 to i1, !dbg !9397
  br i1 %_161, label %bb174, label %bb170, !dbg !9397

bb170:                                            ; preds = %bb169
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9398
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %232 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_163) #8, !dbg !9398
  %233 = zext i1 %232 to i8, !dbg !9398
  store i8 %233, ptr %_162, align 1, !dbg !9398
  %234 = load i8, ptr %_162, align 1, !dbg !9398, !range !777, !noundef !18
  %235 = trunc i8 %234 to i1, !dbg !9398
  %_165 = zext i1 %235 to i64, !dbg !9398
  %236 = icmp eq i64 %_165, 0, !dbg !9398
  br i1 %236, label %bb174, label %bb173, !dbg !9398

bb174:                                            ; preds = %bb170, %bb169
  store i8 0, ptr %first, align 1, !dbg !9399
; call core::fmt::Formatter::write_str
  %_167 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9400
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %237 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_167) #8, !dbg !9400
  %238 = zext i1 %237 to i8, !dbg !9400
  store i8 %238, ptr %_166, align 1, !dbg !9400
  %239 = load i8, ptr %_166, align 1, !dbg !9400, !range !777, !noundef !18
  %240 = trunc i8 %239 to i1, !dbg !9400
  %_169 = zext i1 %240 to i64, !dbg !9400
  %241 = icmp eq i64 %_169, 0, !dbg !9400
  br i1 %241, label %bb177, label %bb178, !dbg !9400

bb173:                                            ; preds = %bb170
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %242 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9401
  %243 = zext i1 %242 to i8, !dbg !9401
  store i8 %243, ptr %_0, align 1, !dbg !9401
  br label %bb188, !dbg !9401

bb177:                                            ; preds = %bb174
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_171 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9402
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_171) #8, !dbg !9402
  %245 = zext i1 %244 to i8, !dbg !9402
  store i8 %245, ptr %_170, align 1, !dbg !9402
  %246 = load i8, ptr %_170, align 1, !dbg !9402, !range !777, !noundef !18
  %247 = trunc i8 %246 to i1, !dbg !9402
  %_173 = zext i1 %247 to i64, !dbg !9402
  %248 = icmp eq i64 %_173, 0, !dbg !9402
  br i1 %248, label %bb182, label %bb181, !dbg !9402

bb178:                                            ; preds = %bb174
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %249 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9403
  %250 = zext i1 %249 to i8, !dbg !9403
  store i8 %250, ptr %_0, align 1, !dbg !9403
  br label %bb188, !dbg !9403

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %251 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9404
  %252 = zext i1 %251 to i8, !dbg !9404
  store i8 %252, ptr %_0, align 1, !dbg !9404
  br label %bb188, !dbg !9404

bb187:                                            ; preds = %bb183, %bb182
  store i8 0, ptr %_0, align 1, !dbg !9405
  br label %bb188, !dbg !9362

bb183:                                            ; preds = %bb182
; call core::fmt::Formatter::write_str
  %_176 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9406
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %253 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_176) #8, !dbg !9406
  %254 = zext i1 %253 to i8, !dbg !9406
  store i8 %254, ptr %_175, align 1, !dbg !9406
  %255 = load i8, ptr %_175, align 1, !dbg !9406, !range !777, !noundef !18
  %256 = trunc i8 %255 to i1, !dbg !9406
  %_178 = zext i1 %256 to i64, !dbg !9406
  %257 = icmp eq i64 %_178, 0, !dbg !9406
  br i1 %257, label %bb187, label %bb186, !dbg !9406

bb186:                                            ; preds = %bb183
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_98599d327ad5d7cf8cd8407bc38d2c95) #8, !dbg !9407
  %259 = zext i1 %258 to i8, !dbg !9407
  store i8 %259, ptr %_0, align 1, !dbg !9407
  br label %bb188, !dbg !9407

bb6:                                              ; No predecessors!
  unreachable, !dbg !9358
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdb295418cb553b3fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9408 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9411, metadata !DIExpression()), !dbg !9413
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9412, metadata !DIExpression()), !dbg !9414
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9415
  ret i1 %_0, !dbg !9416
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hefe6ba7513723738E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9417 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9420, metadata !DIExpression()), !dbg !9422
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9421, metadata !DIExpression()), !dbg !9423
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9424
  ret i1 %_0, !dbg !9425
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h554306c7358a42e0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9426 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9429, metadata !DIExpression()), !dbg !9431
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9430, metadata !DIExpression()), !dbg !9432
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9433
  ret i1 %_0, !dbg !9434
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he22b300db266db3fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9435 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9438, metadata !DIExpression()), !dbg !9440
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9439, metadata !DIExpression()), !dbg !9441
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9442
  ret i1 %_0, !dbg !9443
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h2b4c5f4cbf92a9b1E() unnamed_addr #0 !dbg !9444 {
start:
  %_0 = alloca i64, align 8
  store i64 -1, ptr %_0, align 8, !dbg !9448
  %0 = load i64, ptr %_0, align 8, !dbg !9449, !noundef !18
  ret i64 %0, !dbg !9449
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h45689b9294a5b6f2E(ptr align 8 %self) unnamed_addr #0 !dbg !9450 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9455, metadata !DIExpression()), !dbg !9456
  %_0 = load i64, ptr %self, align 8, !dbg !9457, !noundef !18
  ret i64 %_0, !dbg !9458
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h60ab49545763ea1bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9459 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9465, metadata !DIExpression()), !dbg !9467
  br i1 false, label %bb1, label %bb3, !dbg !9467

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9467, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9467
  br i1 %0, label %bb3, label %bb2, !dbg !9467

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9467, !noundef !18
  %_5 = and i64 %_6, 1099511627776, !dbg !9467
  %1 = icmp eq i64 %_5, 1099511627776, !dbg !9467
  %2 = zext i1 %1 to i8, !dbg !9467
  store i8 %2, ptr %_0, align 1, !dbg !9467
  br label %bb4, !dbg !9467

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9467
  br label %bb4, !dbg !9467

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9468, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9468
  ret i1 %4, !dbg !9468
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6d416de7ef006cbfE"(ptr align 8 %self) unnamed_addr #0 !dbg !9469 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9471, metadata !DIExpression()), !dbg !9473
  br i1 false, label %bb1, label %bb3, !dbg !9473

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9473, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9473
  br i1 %0, label %bb3, label %bb2, !dbg !9473

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9473, !noundef !18
  %_5 = and i64 %_6, 2199023255552, !dbg !9473
  %1 = icmp eq i64 %_5, 2199023255552, !dbg !9473
  %2 = zext i1 %1 to i8, !dbg !9473
  store i8 %2, ptr %_0, align 1, !dbg !9473
  br label %bb4, !dbg !9473

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9473
  br label %bb4, !dbg !9473

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9474, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9474
  ret i1 %4, !dbg !9474
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hf598c4c571af5eeeE"(ptr align 8 %self) unnamed_addr #0 !dbg !9475 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9477, metadata !DIExpression()), !dbg !9479
  br i1 false, label %bb1, label %bb3, !dbg !9479

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9479, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9479
  br i1 %0, label %bb3, label %bb2, !dbg !9479

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9479, !noundef !18
  %_5 = and i64 %_6, 4398046511104, !dbg !9479
  %1 = icmp eq i64 %_5, 4398046511104, !dbg !9479
  %2 = zext i1 %1 to i8, !dbg !9479
  store i8 %2, ptr %_0, align 1, !dbg !9479
  br label %bb4, !dbg !9479

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9479
  br label %bb4, !dbg !9479

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9480, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9480
  ret i1 %4, !dbg !9480
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h7c43014073644ab3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9481 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9483, metadata !DIExpression()), !dbg !9485
  br i1 false, label %bb1, label %bb3, !dbg !9485

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9485, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9485
  br i1 %0, label %bb3, label %bb2, !dbg !9485

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9485, !noundef !18
  %_5 = and i64 %_6, 8796093022208, !dbg !9485
  %1 = icmp eq i64 %_5, 8796093022208, !dbg !9485
  %2 = zext i1 %1 to i8, !dbg !9485
  store i8 %2, ptr %_0, align 1, !dbg !9485
  br label %bb4, !dbg !9485

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9485
  br label %bb4, !dbg !9485

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9486, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9486
  ret i1 %4, !dbg !9486
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h15e9449032f3bde0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9487 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9489, metadata !DIExpression()), !dbg !9491
  br i1 false, label %bb1, label %bb3, !dbg !9491

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9491, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9491
  br i1 %0, label %bb3, label %bb2, !dbg !9491

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9491, !noundef !18
  %_5 = and i64 %_6, 17592186044416, !dbg !9491
  %1 = icmp eq i64 %_5, 17592186044416, !dbg !9491
  %2 = zext i1 %1 to i8, !dbg !9491
  store i8 %2, ptr %_0, align 1, !dbg !9491
  br label %bb4, !dbg !9491

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9491
  br label %bb4, !dbg !9491

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9492, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9492
  ret i1 %4, !dbg !9492
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h51defb996ac64b8eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9493 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9495, metadata !DIExpression()), !dbg !9497
  br i1 false, label %bb1, label %bb3, !dbg !9497

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9497, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9497
  br i1 %0, label %bb3, label %bb2, !dbg !9497

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9497, !noundef !18
  %_5 = and i64 %_6, 105553116266496, !dbg !9497
  %1 = icmp eq i64 %_5, 105553116266496, !dbg !9497
  %2 = zext i1 %1 to i8, !dbg !9497
  store i8 %2, ptr %_0, align 1, !dbg !9497
  br label %bb4, !dbg !9497

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9497
  br label %bb4, !dbg !9497

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9498, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9498
  ret i1 %4, !dbg !9498
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h4eeae07ab8ba7156E"(ptr align 8 %self) unnamed_addr #0 !dbg !9499 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9501, metadata !DIExpression()), !dbg !9503
  br i1 false, label %bb1, label %bb3, !dbg !9503

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9503, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9503
  br i1 %0, label %bb3, label %bb2, !dbg !9503

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9503, !noundef !18
  %_5 = and i64 %_6, 140737488355328, !dbg !9503
  %1 = icmp eq i64 %_5, 140737488355328, !dbg !9503
  %2 = zext i1 %1 to i8, !dbg !9503
  store i8 %2, ptr %_0, align 1, !dbg !9503
  br label %bb4, !dbg !9503

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9503
  br label %bb4, !dbg !9503

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9504, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9504
  ret i1 %4, !dbg !9504
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h8a8a43996a8eab2dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9505 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9507, metadata !DIExpression()), !dbg !9509
  br i1 false, label %bb1, label %bb3, !dbg !9509

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9509, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9509
  br i1 %0, label %bb3, label %bb2, !dbg !9509

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9509, !noundef !18
  %_5 = and i64 %_6, 4503599627370496, !dbg !9509
  %1 = icmp eq i64 %_5, 4503599627370496, !dbg !9509
  %2 = zext i1 %1 to i8, !dbg !9509
  store i8 %2, ptr %_0, align 1, !dbg !9509
  br label %bb4, !dbg !9509

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9509
  br label %bb4, !dbg !9509

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9510, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9510
  ret i1 %4, !dbg !9510
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hb2b88ec81401fa63E"(ptr align 8 %self) unnamed_addr #0 !dbg !9511 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9513, metadata !DIExpression()), !dbg !9515
  br i1 false, label %bb1, label %bb3, !dbg !9515

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9515, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9515
  br i1 %0, label %bb3, label %bb2, !dbg !9515

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9515, !noundef !18
  %_5 = and i64 %_6, 9007199254740992, !dbg !9515
  %1 = icmp eq i64 %_5, 9007199254740992, !dbg !9515
  %2 = zext i1 %1 to i8, !dbg !9515
  store i8 %2, ptr %_0, align 1, !dbg !9515
  br label %bb4, !dbg !9515

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9515
  br label %bb4, !dbg !9515

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9516, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9516
  ret i1 %4, !dbg !9516
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h0d2d01f8e9bebf98E"(ptr align 8 %self) unnamed_addr #0 !dbg !9517 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9519, metadata !DIExpression()), !dbg !9521
  br i1 false, label %bb1, label %bb3, !dbg !9521

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9521, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9521
  br i1 %0, label %bb3, label %bb2, !dbg !9521

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9521, !noundef !18
  %_5 = and i64 %_6, 18014398509481984, !dbg !9521
  %1 = icmp eq i64 %_5, 18014398509481984, !dbg !9521
  %2 = zext i1 %1 to i8, !dbg !9521
  store i8 %2, ptr %_0, align 1, !dbg !9521
  br label %bb4, !dbg !9521

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9521
  br label %bb4, !dbg !9521

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9522, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9522
  ret i1 %4, !dbg !9522
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h674b31b491aa644aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9523 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9525, metadata !DIExpression()), !dbg !9527
  br i1 false, label %bb1, label %bb3, !dbg !9527

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9527, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9527
  br i1 %0, label %bb3, label %bb2, !dbg !9527

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9527, !noundef !18
  %_5 = and i64 %_6, 36028797018963968, !dbg !9527
  %1 = icmp eq i64 %_5, 36028797018963968, !dbg !9527
  %2 = zext i1 %1 to i8, !dbg !9527
  store i8 %2, ptr %_0, align 1, !dbg !9527
  br label %bb4, !dbg !9527

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9527
  br label %bb4, !dbg !9527

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9528, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9528
  ret i1 %4, !dbg !9528
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h8f57dc00754bc36bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9529 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9531, metadata !DIExpression()), !dbg !9533
  br i1 false, label %bb1, label %bb3, !dbg !9533

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9533, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9533
  br i1 %0, label %bb3, label %bb2, !dbg !9533

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9533, !noundef !18
  %_5 = and i64 %_6, 65535, !dbg !9533
  %1 = icmp eq i64 %_5, 65535, !dbg !9533
  %2 = zext i1 %1 to i8, !dbg !9533
  store i8 %2, ptr %_0, align 1, !dbg !9533
  br label %bb4, !dbg !9533

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9533
  br label %bb4, !dbg !9533

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9534, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9534
  ret i1 %4, !dbg !9534
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917he618c15514f1c786E"(ptr align 8 %self) unnamed_addr #0 !dbg !9535 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9537, metadata !DIExpression()), !dbg !9539
  br i1 false, label %bb1, label %bb3, !dbg !9539

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9539, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9539
  br i1 %0, label %bb3, label %bb2, !dbg !9539

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9539, !noundef !18
  %_5 = and i64 %_6, 4222124650659840, !dbg !9539
  %1 = icmp eq i64 %_5, 4222124650659840, !dbg !9539
  %2 = zext i1 %1 to i8, !dbg !9539
  store i8 %2, ptr %_0, align 1, !dbg !9539
  br label %bb4, !dbg !9539

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9539
  br label %bb4, !dbg !9539

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9540, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9540
  ret i1 %4, !dbg !9540
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317ha65edf016e4e54c7E"(ptr align 8 %self) unnamed_addr #0 !dbg !9541 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9543, metadata !DIExpression()), !dbg !9545
  br i1 false, label %bb1, label %bb3, !dbg !9545

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9545, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9545
  br i1 %0, label %bb3, label %bb2, !dbg !9545

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9545, !noundef !18
  %_5 = and i64 %_6, 1099511562240, !dbg !9545
  %1 = icmp eq i64 %_5, 1099511562240, !dbg !9545
  %2 = zext i1 %1 to i8, !dbg !9545
  store i8 %2, ptr %_0, align 1, !dbg !9545
  br label %bb4, !dbg !9545

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9545
  br label %bb4, !dbg !9545

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9546, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9546
  ret i1 %4, !dbg !9546
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h8e688c57d2fdefccE"(ptr align 8 %self) unnamed_addr #0 !dbg !9547 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9549, metadata !DIExpression()), !dbg !9551
  br i1 false, label %bb1, label %bb3, !dbg !9551

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9551, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9551
  br i1 %0, label %bb3, label %bb2, !dbg !9551

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9551, !noundef !18
  %_5 = and i64 %_6, -72057594037927936, !dbg !9551
  %1 = icmp eq i64 %_5, -72057594037927936, !dbg !9551
  %2 = zext i1 %1 to i8, !dbg !9551
  store i8 %2, ptr %_0, align 1, !dbg !9551
  br label %bb4, !dbg !9551

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9551
  br label %bb4, !dbg !9551

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9552, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9552
  ret i1 %4, !dbg !9552
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h84e36ff809eba3f8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9553 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_115 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_102 = alloca i8, align 1
  %_99 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9563, metadata !DIExpression()), !dbg !9653
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9565, metadata !DIExpression()), !dbg !9654
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9567, metadata !DIExpression()), !dbg !9655
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9569, metadata !DIExpression()), !dbg !9656
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9571, metadata !DIExpression()), !dbg !9657
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9573, metadata !DIExpression()), !dbg !9658
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9575, metadata !DIExpression()), !dbg !9659
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9577, metadata !DIExpression()), !dbg !9660
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9579, metadata !DIExpression()), !dbg !9661
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9581, metadata !DIExpression()), !dbg !9662
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9583, metadata !DIExpression()), !dbg !9663
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9585, metadata !DIExpression()), !dbg !9664
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9587, metadata !DIExpression()), !dbg !9665
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9589, metadata !DIExpression()), !dbg !9666
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9591, metadata !DIExpression()), !dbg !9667
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9593, metadata !DIExpression()), !dbg !9668
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9595, metadata !DIExpression()), !dbg !9669
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9597, metadata !DIExpression()), !dbg !9670
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9599, metadata !DIExpression()), !dbg !9671
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9601, metadata !DIExpression()), !dbg !9672
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9603, metadata !DIExpression()), !dbg !9673
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9605, metadata !DIExpression()), !dbg !9674
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9607, metadata !DIExpression()), !dbg !9675
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9609, metadata !DIExpression()), !dbg !9676
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9611, metadata !DIExpression()), !dbg !9677
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9613, metadata !DIExpression()), !dbg !9678
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9615, metadata !DIExpression()), !dbg !9679
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9617, metadata !DIExpression()), !dbg !9680
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9619, metadata !DIExpression()), !dbg !9681
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9621, metadata !DIExpression()), !dbg !9682
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9623, metadata !DIExpression()), !dbg !9683
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9625, metadata !DIExpression()), !dbg !9684
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9627, metadata !DIExpression()), !dbg !9685
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9629, metadata !DIExpression()), !dbg !9686
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9631, metadata !DIExpression()), !dbg !9687
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9633, metadata !DIExpression()), !dbg !9688
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9637, metadata !DIExpression()), !dbg !9689
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9639, metadata !DIExpression()), !dbg !9690
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9641, metadata !DIExpression()), !dbg !9691
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9643, metadata !DIExpression()), !dbg !9692
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9645, metadata !DIExpression()), !dbg !9693
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9647, metadata !DIExpression()), !dbg !9694
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9649, metadata !DIExpression()), !dbg !9695
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9651, metadata !DIExpression()), !dbg !9696
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9696
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9559, metadata !DIExpression()), !dbg !9697
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9696
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9560, metadata !DIExpression()), !dbg !9698
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9561, metadata !DIExpression()), !dbg !9699
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9635, metadata !DIExpression()), !dbg !9700
  store i8 1, ptr %first, align 1, !dbg !9701
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h8159cc10cd5ebc86E"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_4, label %bb2, label %bb12, !dbg !9702

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_14 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h5f81c07775e82fc7E"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_14, label %bb14, label %bb23, !dbg !9702

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !9703
  br i1 %_5, label %bb8, label %bb3, !dbg !9703

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !9704
  %2 = zext i1 %1 to i8, !dbg !9704
  store i8 %2, ptr %_6, align 1, !dbg !9704
  %3 = load i8, ptr %_6, align 1, !dbg !9704, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9704
  %_9 = zext i1 %4 to i64, !dbg !9704
  %5 = icmp eq i64 %_9, 0, !dbg !9704
  br i1 %5, label %bb8, label %bb7, !dbg !9704

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_ad42669f44e92ceb6ee20c82222f5d1b, i64 20) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !9706
  %7 = zext i1 %6 to i8, !dbg !9706
  store i8 %7, ptr %_10, align 1, !dbg !9706
  %8 = load i8, ptr %_10, align 1, !dbg !9706, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !9706
  %_13 = zext i1 %9 to i64, !dbg !9706
  %10 = icmp eq i64 %_13, 0, !dbg !9706
  br i1 %10, label %bb12, label %bb11, !dbg !9706

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9707
  %12 = zext i1 %11 to i8, !dbg !9707
  store i8 %12, ptr %_0, align 1, !dbg !9707
  br label %bb122, !dbg !9707

bb122:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb112, %bb115, %bb120, %bb121, %bb107, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !9708, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !9708
  ret i1 %14, !dbg !9708

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9709
  %16 = zext i1 %15 to i8, !dbg !9709
  store i8 %16, ptr %_0, align 1, !dbg !9709
  br label %bb122, !dbg !9709

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_24 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h64ea6e583730f484E"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_24, label %bb25, label %bb34, !dbg !9702

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !9703
  br i1 %_15, label %bb19, label %bb15, !dbg !9703

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !9704
  %19 = zext i1 %18 to i8, !dbg !9704
  store i8 %19, ptr %_16, align 1, !dbg !9704
  %20 = load i8, ptr %_16, align 1, !dbg !9704, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !9704
  %_19 = zext i1 %21 to i64, !dbg !9704
  %22 = icmp eq i64 %_19, 0, !dbg !9704
  br i1 %22, label %bb19, label %bb18, !dbg !9704

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_27dc1e3e8098ed70b6d5c9dc6fecc197, i64 15) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !9706
  %24 = zext i1 %23 to i8, !dbg !9706
  store i8 %24, ptr %_20, align 1, !dbg !9706
  %25 = load i8, ptr %_20, align 1, !dbg !9706, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !9706
  %_23 = zext i1 %26 to i64, !dbg !9706
  %27 = icmp eq i64 %_23, 0, !dbg !9706
  br i1 %27, label %bb23, label %bb22, !dbg !9706

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9710
  %29 = zext i1 %28 to i8, !dbg !9710
  store i8 %29, ptr %_0, align 1, !dbg !9710
  br label %bb122, !dbg !9710

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9711
  %31 = zext i1 %30 to i8, !dbg !9711
  store i8 %31, ptr %_0, align 1, !dbg !9711
  br label %bb122, !dbg !9711

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_34 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h12e785d02a8158baE"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_34, label %bb36, label %bb45, !dbg !9702

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !9703
  br i1 %_25, label %bb30, label %bb26, !dbg !9703

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !9704
  %34 = zext i1 %33 to i8, !dbg !9704
  store i8 %34, ptr %_26, align 1, !dbg !9704
  %35 = load i8, ptr %_26, align 1, !dbg !9704, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !9704
  %_29 = zext i1 %36 to i64, !dbg !9704
  %37 = icmp eq i64 %_29, 0, !dbg !9704
  br i1 %37, label %bb30, label %bb29, !dbg !9704

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_6fc3bfebaa11c75067ee8c67855c0e1b, i64 9) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !9706
  %39 = zext i1 %38 to i8, !dbg !9706
  store i8 %39, ptr %_30, align 1, !dbg !9706
  %40 = load i8, ptr %_30, align 1, !dbg !9706, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !9706
  %_33 = zext i1 %41 to i64, !dbg !9706
  %42 = icmp eq i64 %_33, 0, !dbg !9706
  br i1 %42, label %bb34, label %bb33, !dbg !9706

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9712
  %44 = zext i1 %43 to i8, !dbg !9712
  store i8 %44, ptr %_0, align 1, !dbg !9712
  br label %bb122, !dbg !9712

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9713
  %46 = zext i1 %45 to i8, !dbg !9713
  store i8 %46, ptr %_0, align 1, !dbg !9713
  br label %bb122, !dbg !9713

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_44 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h57869bb50d82d93bE"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_44, label %bb47, label %bb56, !dbg !9702

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !9703
  br i1 %_35, label %bb41, label %bb37, !dbg !9703

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !9704
  %49 = zext i1 %48 to i8, !dbg !9704
  store i8 %49, ptr %_36, align 1, !dbg !9704
  %50 = load i8, ptr %_36, align 1, !dbg !9704, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !9704
  %_39 = zext i1 %51 to i64, !dbg !9704
  %52 = icmp eq i64 %_39, 0, !dbg !9704
  br i1 %52, label %bb41, label %bb40, !dbg !9704

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_8db982c715f12c3d6fff79a292ea56de, i64 15) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !9706
  %54 = zext i1 %53 to i8, !dbg !9706
  store i8 %54, ptr %_40, align 1, !dbg !9706
  %55 = load i8, ptr %_40, align 1, !dbg !9706, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !9706
  %_43 = zext i1 %56 to i64, !dbg !9706
  %57 = icmp eq i64 %_43, 0, !dbg !9706
  br i1 %57, label %bb45, label %bb44, !dbg !9706

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9714
  %59 = zext i1 %58 to i8, !dbg !9714
  store i8 %59, ptr %_0, align 1, !dbg !9714
  br label %bb122, !dbg !9714

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9715
  %61 = zext i1 %60 to i8, !dbg !9715
  store i8 %61, ptr %_0, align 1, !dbg !9715
  br label %bb122, !dbg !9715

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_54 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h957cbdf8694b4d45E"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_54, label %bb58, label %bb67, !dbg !9702

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !9703
  br i1 %_45, label %bb52, label %bb48, !dbg !9703

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !9704
  %64 = zext i1 %63 to i8, !dbg !9704
  store i8 %64, ptr %_46, align 1, !dbg !9704
  %65 = load i8, ptr %_46, align 1, !dbg !9704, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !9704
  %_49 = zext i1 %66 to i64, !dbg !9704
  %67 = icmp eq i64 %_49, 0, !dbg !9704
  br i1 %67, label %bb52, label %bb51, !dbg !9704

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_bee90358a428637f2b2e924b432c1168, i64 17) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !9706
  %69 = zext i1 %68 to i8, !dbg !9706
  store i8 %69, ptr %_50, align 1, !dbg !9706
  %70 = load i8, ptr %_50, align 1, !dbg !9706, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !9706
  %_53 = zext i1 %71 to i64, !dbg !9706
  %72 = icmp eq i64 %_53, 0, !dbg !9706
  br i1 %72, label %bb56, label %bb55, !dbg !9706

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9716
  %74 = zext i1 %73 to i8, !dbg !9716
  store i8 %74, ptr %_0, align 1, !dbg !9716
  br label %bb122, !dbg !9716

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9717
  %76 = zext i1 %75 to i8, !dbg !9717
  store i8 %76, ptr %_0, align 1, !dbg !9717
  br label %bb122, !dbg !9717

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_64 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hfc2fc3be88e349e7E"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_64, label %bb69, label %bb78, !dbg !9702

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !9703
  br i1 %_55, label %bb63, label %bb59, !dbg !9703

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !9704
  %79 = zext i1 %78 to i8, !dbg !9704
  store i8 %79, ptr %_56, align 1, !dbg !9704
  %80 = load i8, ptr %_56, align 1, !dbg !9704, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !9704
  %_59 = zext i1 %81 to i64, !dbg !9704
  %82 = icmp eq i64 %_59, 0, !dbg !9704
  br i1 %82, label %bb63, label %bb62, !dbg !9704

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !9706
  %84 = zext i1 %83 to i8, !dbg !9706
  store i8 %84, ptr %_60, align 1, !dbg !9706
  %85 = load i8, ptr %_60, align 1, !dbg !9706, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !9706
  %_63 = zext i1 %86 to i64, !dbg !9706
  %87 = icmp eq i64 %_63, 0, !dbg !9706
  br i1 %87, label %bb67, label %bb66, !dbg !9706

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9718
  %89 = zext i1 %88 to i8, !dbg !9718
  store i8 %89, ptr %_0, align 1, !dbg !9718
  br label %bb122, !dbg !9718

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9719
  %91 = zext i1 %90 to i8, !dbg !9719
  store i8 %91, ptr %_0, align 1, !dbg !9719
  br label %bb122, !dbg !9719

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_74 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hdd95250fe49287f0E"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_74, label %bb80, label %bb89, !dbg !9702

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !9703
  br i1 %_65, label %bb74, label %bb70, !dbg !9703

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !9704
  %94 = zext i1 %93 to i8, !dbg !9704
  store i8 %94, ptr %_66, align 1, !dbg !9704
  %95 = load i8, ptr %_66, align 1, !dbg !9704, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !9704
  %_69 = zext i1 %96 to i64, !dbg !9704
  %97 = icmp eq i64 %_69, 0, !dbg !9704
  br i1 %97, label %bb74, label %bb73, !dbg !9704

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_965ebe843576369e4be87855c2dd9d5d, i64 12) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !9706
  %99 = zext i1 %98 to i8, !dbg !9706
  store i8 %99, ptr %_70, align 1, !dbg !9706
  %100 = load i8, ptr %_70, align 1, !dbg !9706, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !9706
  %_73 = zext i1 %101 to i64, !dbg !9706
  %102 = icmp eq i64 %_73, 0, !dbg !9706
  br i1 %102, label %bb78, label %bb77, !dbg !9706

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9720
  %104 = zext i1 %103 to i8, !dbg !9720
  store i8 %104, ptr %_0, align 1, !dbg !9720
  br label %bb122, !dbg !9720

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9721
  %106 = zext i1 %105 to i8, !dbg !9721
  store i8 %106, ptr %_0, align 1, !dbg !9721
  br label %bb122, !dbg !9721

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_84 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h0e1915603d3a9682E"(ptr align 8 %self) #8, !dbg !9702
  br i1 %_84, label %bb91, label %bb100, !dbg !9702

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !9703
  br i1 %_75, label %bb85, label %bb81, !dbg !9703

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !9704
  %109 = zext i1 %108 to i8, !dbg !9704
  store i8 %109, ptr %_76, align 1, !dbg !9704
  %110 = load i8, ptr %_76, align 1, !dbg !9704, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !9704
  %_79 = zext i1 %111 to i64, !dbg !9704
  %112 = icmp eq i64 %_79, 0, !dbg !9704
  br i1 %112, label %bb85, label %bb84, !dbg !9704

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_21f34dbfe73bf3c2a46ca560620af5ee, i64 3) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !9706
  %114 = zext i1 %113 to i8, !dbg !9706
  store i8 %114, ptr %_80, align 1, !dbg !9706
  %115 = load i8, ptr %_80, align 1, !dbg !9706, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !9706
  %_83 = zext i1 %116 to i64, !dbg !9706
  %117 = icmp eq i64 %_83, 0, !dbg !9706
  br i1 %117, label %bb89, label %bb88, !dbg !9706

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9722
  %119 = zext i1 %118 to i8, !dbg !9722
  store i8 %119, ptr %_0, align 1, !dbg !9722
  br label %bb122, !dbg !9722

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9723
  %121 = zext i1 %120 to i8, !dbg !9723
  store i8 %121, ptr %_0, align 1, !dbg !9723
  br label %bb122, !dbg !9723

bb100:                                            ; preds = %bb96, %bb89
  %_95 = load i64, ptr %self, align 8, !dbg !9724, !noundef !18
; call x86_64::structures::idt::PageFaultErrorCode::all
  %122 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf904596ec0dfcdf7E() #8, !dbg !9725
  store i64 %122, ptr %_99, align 8, !dbg !9725
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_97 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h67fc58a204b3c338E(ptr align 8 %_99) #8, !dbg !9725
  %_96 = xor i64 %_97, -1, !dbg !9726
  %123 = and i64 %_95, %_96, !dbg !9724
  store i64 %123, ptr %extra_bits, align 8, !dbg !9724
  %_100 = load i64, ptr %extra_bits, align 8, !dbg !9727, !noundef !18
  %124 = icmp eq i64 %_100, 0, !dbg !9727
  br i1 %124, label %bb116, label %bb103, !dbg !9727

bb91:                                             ; preds = %bb89
  %125 = load i8, ptr %first, align 1, !dbg !9703, !range !777, !noundef !18
  %_85 = trunc i8 %125 to i1, !dbg !9703
  br i1 %_85, label %bb96, label %bb92, !dbg !9703

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9704
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %126 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !9704
  %127 = zext i1 %126 to i8, !dbg !9704
  store i8 %127, ptr %_86, align 1, !dbg !9704
  %128 = load i8, ptr %_86, align 1, !dbg !9704, !range !777, !noundef !18
  %129 = trunc i8 %128 to i1, !dbg !9704
  %_89 = zext i1 %129 to i64, !dbg !9704
  %130 = icmp eq i64 %_89, 0, !dbg !9704
  br i1 %130, label %bb96, label %bb95, !dbg !9704

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9705
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_65b5e1b37bb8669586518fe1db400d56, i64 3) #8, !dbg !9706
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %131 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !9706
  %132 = zext i1 %131 to i8, !dbg !9706
  store i8 %132, ptr %_90, align 1, !dbg !9706
  %133 = load i8, ptr %_90, align 1, !dbg !9706, !range !777, !noundef !18
  %134 = trunc i8 %133 to i1, !dbg !9706
  %_93 = zext i1 %134 to i64, !dbg !9706
  %135 = icmp eq i64 %_93, 0, !dbg !9706
  br i1 %135, label %bb100, label %bb99, !dbg !9706

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9728
  %137 = zext i1 %136 to i8, !dbg !9728
  store i8 %137, ptr %_0, align 1, !dbg !9728
  br label %bb122, !dbg !9728

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9729
  %139 = zext i1 %138 to i8, !dbg !9729
  store i8 %139, ptr %_0, align 1, !dbg !9729
  br label %bb122, !dbg !9729

bb116:                                            ; preds = %bb111, %bb100
  %140 = load i8, ptr %first, align 1, !dbg !9730, !range !777, !noundef !18
  %_114 = trunc i8 %140 to i1, !dbg !9730
  br i1 %_114, label %bb117, label %bb121, !dbg !9730

bb103:                                            ; preds = %bb100
  %141 = load i8, ptr %first, align 1, !dbg !9731, !range !777, !noundef !18
  %_101 = trunc i8 %141 to i1, !dbg !9731
  br i1 %_101, label %bb108, label %bb104, !dbg !9731

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_103 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %142 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_103) #8, !dbg !9732
  %143 = zext i1 %142 to i8, !dbg !9732
  store i8 %143, ptr %_102, align 1, !dbg !9732
  %144 = load i8, ptr %_102, align 1, !dbg !9732, !range !777, !noundef !18
  %145 = trunc i8 %144 to i1, !dbg !9732
  %_105 = zext i1 %145 to i64, !dbg !9732
  %146 = icmp eq i64 %_105, 0, !dbg !9732
  br i1 %146, label %bb108, label %bb107, !dbg !9732

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !9733
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %147 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !9734
  %148 = zext i1 %147 to i8, !dbg !9734
  store i8 %148, ptr %_106, align 1, !dbg !9734
  %149 = load i8, ptr %_106, align 1, !dbg !9734, !range !777, !noundef !18
  %150 = trunc i8 %149 to i1, !dbg !9734
  %_109 = zext i1 %150 to i64, !dbg !9734
  %151 = icmp eq i64 %_109, 0, !dbg !9734
  br i1 %151, label %bb111, label %bb112, !dbg !9734

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %152 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9735
  %153 = zext i1 %152 to i8, !dbg !9735
  store i8 %153, ptr %_0, align 1, !dbg !9735
  br label %bb122, !dbg !9735

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_111 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9736
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !9736
  %155 = zext i1 %154 to i8, !dbg !9736
  store i8 %155, ptr %_110, align 1, !dbg !9736
  %156 = load i8, ptr %_110, align 1, !dbg !9736, !range !777, !noundef !18
  %157 = trunc i8 %156 to i1, !dbg !9736
  %_113 = zext i1 %157 to i64, !dbg !9736
  %158 = icmp eq i64 %_113, 0, !dbg !9736
  br i1 %158, label %bb116, label %bb115, !dbg !9736

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %159 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9737
  %160 = zext i1 %159 to i8, !dbg !9737
  store i8 %160, ptr %_0, align 1, !dbg !9737
  br label %bb122, !dbg !9737

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9738
  %162 = zext i1 %161 to i8, !dbg !9738
  store i8 %162, ptr %_0, align 1, !dbg !9738
  br label %bb122, !dbg !9738

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %_0, align 1, !dbg !9739
  br label %bb122, !dbg !9708

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9740
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_116) #8, !dbg !9740
  %164 = zext i1 %163 to i8, !dbg !9740
  store i8 %164, ptr %_115, align 1, !dbg !9740
  %165 = load i8, ptr %_115, align 1, !dbg !9740, !range !777, !noundef !18
  %166 = trunc i8 %165 to i1, !dbg !9740
  %_118 = zext i1 %166 to i64, !dbg !9740
  %167 = icmp eq i64 %_118, 0, !dbg !9740
  br i1 %167, label %bb121, label %bb120, !dbg !9740

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_7d4728cd50fb756f75ab276ef91e7f4e) #8, !dbg !9741
  %169 = zext i1 %168 to i8, !dbg !9741
  store i8 %169, ptr %_0, align 1, !dbg !9741
  br label %bb122, !dbg !9741

bb6:                                              ; No predecessors!
  unreachable, !dbg !9704
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h73e8a780a02061fbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9742 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9745, metadata !DIExpression()), !dbg !9747
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9746, metadata !DIExpression()), !dbg !9748
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9749
  ret i1 %_0, !dbg !9750
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h5540c22264815684E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9751 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9754, metadata !DIExpression()), !dbg !9756
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9755, metadata !DIExpression()), !dbg !9757
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9758
  ret i1 %_0, !dbg !9759
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h4080f07e8d76fe08E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9760 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9763, metadata !DIExpression()), !dbg !9765
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9764, metadata !DIExpression()), !dbg !9766
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9767
  ret i1 %_0, !dbg !9768
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h901af284c20e6a44E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9769 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9772, metadata !DIExpression()), !dbg !9774
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9773, metadata !DIExpression()), !dbg !9775
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9776
  ret i1 %_0, !dbg !9777
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf904596ec0dfcdf7E() unnamed_addr #0 !dbg !9778 {
start:
  %_0 = alloca i64, align 8
  store i64 2147516543, ptr %_0, align 8, !dbg !9782
  %0 = load i64, ptr %_0, align 8, !dbg !9783, !noundef !18
  ret i64 %0, !dbg !9783
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h67fc58a204b3c338E(ptr align 8 %self) unnamed_addr #0 !dbg !9784 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9789, metadata !DIExpression()), !dbg !9790
  %_0 = load i64, ptr %self, align 8, !dbg !9791, !noundef !18
  ret i64 %_0, !dbg !9792
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h8159cc10cd5ebc86E"(ptr align 8 %self) unnamed_addr #0 !dbg !9793 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9799, metadata !DIExpression()), !dbg !9801
  br i1 false, label %bb1, label %bb3, !dbg !9801

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9801, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9801
  br i1 %0, label %bb3, label %bb2, !dbg !9801

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9801, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !9801
  %1 = icmp eq i64 %_5, 1, !dbg !9801
  %2 = zext i1 %1 to i8, !dbg !9801
  store i8 %2, ptr %_0, align 1, !dbg !9801
  br label %bb4, !dbg !9801

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9801
  br label %bb4, !dbg !9801

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9802, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9802
  ret i1 %4, !dbg !9802
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h5f81c07775e82fc7E"(ptr align 8 %self) unnamed_addr #0 !dbg !9803 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9805, metadata !DIExpression()), !dbg !9807
  br i1 false, label %bb1, label %bb3, !dbg !9807

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9807, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9807
  br i1 %0, label %bb3, label %bb2, !dbg !9807

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9807, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !9807
  %1 = icmp eq i64 %_5, 2, !dbg !9807
  %2 = zext i1 %1 to i8, !dbg !9807
  store i8 %2, ptr %_0, align 1, !dbg !9807
  br label %bb4, !dbg !9807

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9807
  br label %bb4, !dbg !9807

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9808, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9808
  ret i1 %4, !dbg !9808
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h64ea6e583730f484E"(ptr align 8 %self) unnamed_addr #0 !dbg !9809 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9811, metadata !DIExpression()), !dbg !9813
  br i1 false, label %bb1, label %bb3, !dbg !9813

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9813, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9813
  br i1 %0, label %bb3, label %bb2, !dbg !9813

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9813, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !9813
  %1 = icmp eq i64 %_5, 4, !dbg !9813
  %2 = zext i1 %1 to i8, !dbg !9813
  store i8 %2, ptr %_0, align 1, !dbg !9813
  br label %bb4, !dbg !9813

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9813
  br label %bb4, !dbg !9813

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9814, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9814
  ret i1 %4, !dbg !9814
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h12e785d02a8158baE"(ptr align 8 %self) unnamed_addr #0 !dbg !9815 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9817, metadata !DIExpression()), !dbg !9819
  br i1 false, label %bb1, label %bb3, !dbg !9819

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9819, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9819
  br i1 %0, label %bb3, label %bb2, !dbg !9819

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9819, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !9819
  %1 = icmp eq i64 %_5, 8, !dbg !9819
  %2 = zext i1 %1 to i8, !dbg !9819
  store i8 %2, ptr %_0, align 1, !dbg !9819
  br label %bb4, !dbg !9819

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9819
  br label %bb4, !dbg !9819

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9820, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9820
  ret i1 %4, !dbg !9820
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h57869bb50d82d93bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9821 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9823, metadata !DIExpression()), !dbg !9825
  br i1 false, label %bb1, label %bb3, !dbg !9825

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9825, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9825
  br i1 %0, label %bb3, label %bb2, !dbg !9825

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9825, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !9825
  %1 = icmp eq i64 %_5, 16, !dbg !9825
  %2 = zext i1 %1 to i8, !dbg !9825
  store i8 %2, ptr %_0, align 1, !dbg !9825
  br label %bb4, !dbg !9825

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9825
  br label %bb4, !dbg !9825

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9826, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9826
  ret i1 %4, !dbg !9826
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h957cbdf8694b4d45E"(ptr align 8 %self) unnamed_addr #0 !dbg !9827 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9829, metadata !DIExpression()), !dbg !9831
  br i1 false, label %bb1, label %bb3, !dbg !9831

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9831, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9831
  br i1 %0, label %bb3, label %bb2, !dbg !9831

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9831, !noundef !18
  %_5 = and i64 %_6, 32, !dbg !9831
  %1 = icmp eq i64 %_5, 32, !dbg !9831
  %2 = zext i1 %1 to i8, !dbg !9831
  store i8 %2, ptr %_0, align 1, !dbg !9831
  br label %bb4, !dbg !9831

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9831
  br label %bb4, !dbg !9831

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9832, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9832
  ret i1 %4, !dbg !9832
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hfc2fc3be88e349e7E"(ptr align 8 %self) unnamed_addr #0 !dbg !9833 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9835, metadata !DIExpression()), !dbg !9837
  br i1 false, label %bb1, label %bb3, !dbg !9837

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9837, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9837
  br i1 %0, label %bb3, label %bb2, !dbg !9837

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9837, !noundef !18
  %_5 = and i64 %_6, 64, !dbg !9837
  %1 = icmp eq i64 %_5, 64, !dbg !9837
  %2 = zext i1 %1 to i8, !dbg !9837
  store i8 %2, ptr %_0, align 1, !dbg !9837
  br label %bb4, !dbg !9837

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9837
  br label %bb4, !dbg !9837

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9838, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9838
  ret i1 %4, !dbg !9838
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hdd95250fe49287f0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9839 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9841, metadata !DIExpression()), !dbg !9843
  br i1 false, label %bb1, label %bb3, !dbg !9843

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9843, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9843
  br i1 %0, label %bb3, label %bb2, !dbg !9843

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9843, !noundef !18
  %_5 = and i64 %_6, 32768, !dbg !9843
  %1 = icmp eq i64 %_5, 32768, !dbg !9843
  %2 = zext i1 %1 to i8, !dbg !9843
  store i8 %2, ptr %_0, align 1, !dbg !9843
  br label %bb4, !dbg !9843

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9843
  br label %bb4, !dbg !9843

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9844, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9844
  ret i1 %4, !dbg !9844
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h0e1915603d3a9682E"(ptr align 8 %self) unnamed_addr #0 !dbg !9845 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9847, metadata !DIExpression()), !dbg !9849
  br i1 false, label %bb1, label %bb3, !dbg !9849

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9849, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !9849
  br i1 %0, label %bb3, label %bb2, !dbg !9849

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !9849, !noundef !18
  %_5 = and i64 %_6, 2147483648, !dbg !9849
  %1 = icmp eq i64 %_5, 2147483648, !dbg !9849
  %2 = zext i1 %1 to i8, !dbg !9849
  store i8 %2, ptr %_0, align 1, !dbg !9849
  br label %bb4, !dbg !9849

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !9849
  br label %bb4, !dbg !9849

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !9850, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !9850
  ret i1 %4, !dbg !9850
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hf82a64b4cdb88507E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !9851 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9857, metadata !DIExpression()), !dbg !9859
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9858, metadata !DIExpression()), !dbg !9859
  %0 = load i8, ptr %self, align 1, !dbg !9859, !range !3397, !noundef !18
  %_4 = zext i8 %0 to i64, !dbg !9859
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !9859

bb2:                                              ; preds = %start
  unreachable, !dbg !9859

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9859
  store ptr @alloc_b10b0f7e88f2e6a647488ef7d000dc57, ptr %1, align 8, !dbg !9859
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9859
  store i64 3, ptr %2, align 8, !dbg !9859
  br label %bb5, !dbg !9860

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9859
  store ptr @alloc_6c41f34769b7ae3bdb2c01f429ceb4a6, ptr %3, align 8, !dbg !9859
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9859
  store i64 3, ptr %4, align 8, !dbg !9859
  br label %bb5, !dbg !9860

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9859
  store ptr @alloc_831a0aacdf0f1226b44faf912cfe4c70, ptr %5, align 8, !dbg !9859
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9859
  store i64 3, ptr %6, align 8, !dbg !9859
  br label %bb5, !dbg !9860

bb5:                                              ; preds = %bb1, %bb4, %bb3
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9859
  %8 = load ptr, ptr %7, align 8, !dbg !9859, !nonnull !18, !align !2114, !noundef !18
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9859
  %10 = load i64, ptr %9, align 8, !dbg !9859, !noundef !18
; call core::fmt::Formatter::write_str
  %_0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !9859
  ret i1 %_0, !dbg !9861
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h3affeb5ed2ce9fc3E"(i64 %start_address) unnamed_addr #0 !dbg !9862 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %_0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !9865, metadata !DIExpression()), !dbg !9866
  store i64 %start_address, ptr %_0, align 8, !dbg !9867
  %0 = load i64, ptr %_0, align 8, !dbg !9868
  ret i64 %0, !dbg !9868
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h671a415d9b1853c7E"(i64 %start_address) unnamed_addr #0 !dbg !9869 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %_0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !9872, metadata !DIExpression()), !dbg !9873
  store i64 %start_address, ptr %_0, align 8, !dbg !9874
  %0 = load i64, ptr %_0, align 8, !dbg !9875
  ret i64 %0, !dbg !9875
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hdde90ad87cef6976E"(i64 %start_address) unnamed_addr #0 !dbg !9876 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %_0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !9879, metadata !DIExpression()), !dbg !9880
  store i64 %start_address, ptr %_0, align 8, !dbg !9881
  %0 = load i64, ptr %_0, align 8, !dbg !9882
  ret i64 %0, !dbg !9882
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hb20672c46db6bb85E"(i64 %0) unnamed_addr #0 !dbg !9883 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9888, metadata !DIExpression()), !dbg !9889
  %_0 = load i64, ptr %self, align 8, !dbg !9890, !noundef !18
  ret i64 %_0, !dbg !9891
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %0) unnamed_addr #0 !dbg !9892 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9897, metadata !DIExpression()), !dbg !9898
  %_0 = load i64, ptr %self, align 8, !dbg !9899, !noundef !18
  ret i64 %_0, !dbg !9900
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h49ab864e1d1142feE"(i64 %0) unnamed_addr #0 !dbg !9901 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9906, metadata !DIExpression()), !dbg !9907
  %_0 = load i64, ptr %self, align 8, !dbg !9908, !noundef !18
  ret i64 %_0, !dbg !9909
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h87cfc6a343303536E"(i64 %0) unnamed_addr #0 !dbg !9910 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9915, metadata !DIExpression()), !dbg !9916
  %_0 = load i64, ptr %self, align 8, !dbg !9917, !noundef !18
  ret i64 %_0, !dbg !9918
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E"(i64 %0) unnamed_addr #0 !dbg !9919 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9924, metadata !DIExpression()), !dbg !9925
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9926
  %3 = load i64, ptr %1, align 8, !dbg !9926
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h49ab864e1d1142feE"(i64 %3) #8, !dbg !9926
; call x86_64::addr::VirtAddr::p4_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hb09efbca02d0de53E(i64 %_2) #8, !dbg !9926
  ret i16 %_0, !dbg !9927
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E"(i64 %0) unnamed_addr #0 !dbg !9928 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9933, metadata !DIExpression()), !dbg !9934
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9935
  %3 = load i64, ptr %1, align 8, !dbg !9935
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h87cfc6a343303536E"(i64 %3) #8, !dbg !9935
; call x86_64::addr::VirtAddr::p4_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hb09efbca02d0de53E(i64 %_2) #8, !dbg !9935
  ret i16 %_0, !dbg !9936
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE"(i64 %0) unnamed_addr #0 !dbg !9937 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9940, metadata !DIExpression()), !dbg !9941
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9942
  %3 = load i64, ptr %1, align 8, !dbg !9942
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %3) #8, !dbg !9942
; call x86_64::addr::VirtAddr::p4_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hb09efbca02d0de53E(i64 %_2) #8, !dbg !9942
  ret i16 %_0, !dbg !9943
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE"(i64 %0) unnamed_addr #0 !dbg !9944 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9947, metadata !DIExpression()), !dbg !9948
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9949
  %3 = load i64, ptr %1, align 8, !dbg !9949
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %3) #8, !dbg !9949
; call x86_64::addr::VirtAddr::p3_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E(i64 %_2) #8, !dbg !9949
  ret i16 %_0, !dbg !9950
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E"(i64 %0) unnamed_addr #0 !dbg !9951 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9954, metadata !DIExpression()), !dbg !9955
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9956
  %3 = load i64, ptr %1, align 8, !dbg !9956
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h87cfc6a343303536E"(i64 %3) #8, !dbg !9956
; call x86_64::addr::VirtAddr::p3_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E(i64 %_2) #8, !dbg !9956
  ret i16 %_0, !dbg !9957
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c25a790f21a1f56E"(i64 %0) unnamed_addr #0 !dbg !9958 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9961, metadata !DIExpression()), !dbg !9962
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9963
  %3 = load i64, ptr %1, align 8, !dbg !9963
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h49ab864e1d1142feE"(i64 %3) #8, !dbg !9963
; call x86_64::addr::VirtAddr::p3_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E(i64 %_2) #8, !dbg !9963
  ret i16 %_0, !dbg !9964
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE"(i64 %0) unnamed_addr #0 !dbg !9965 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9968, metadata !DIExpression()), !dbg !9969
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9970
  %3 = load i64, ptr %1, align 8, !dbg !9970
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E"(i64 %3) #8, !dbg !9970
; call x86_64::addr::VirtAddr::p2_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h9d5b222f9a39eec4E(i64 %_2) #8, !dbg !9970
  ret i16 %_0, !dbg !9971
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h3e19fe5e4910c5d8E"(i64 %0) unnamed_addr #0 !dbg !9972 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !9975, metadata !DIExpression()), !dbg !9976
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !9977
  %3 = load i64, ptr %1, align 8, !dbg !9977
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h87cfc6a343303536E"(i64 %3) #8, !dbg !9977
; call x86_64::addr::VirtAddr::p2_index
  %_0 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h9d5b222f9a39eec4E(i64 %_2) #8, !dbg !9977
  ret i16 %_0, !dbg !9978
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc535e861e648b40E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9979 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_265 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_256 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_249 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_240 = alloca i8, align 1
  %_236 = alloca i8, align 1
  %_230 = alloca i8, align 1
  %_226 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_210 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_200 = alloca i8, align 1
  %_196 = alloca i8, align 1
  %_190 = alloca i8, align 1
  %_186 = alloca i8, align 1
  %_180 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_170 = alloca i8, align 1
  %_166 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_156 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_146 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_136 = alloca i8, align 1
  %_130 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_120 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_90 = alloca i8, align 1
  %_86 = alloca i8, align 1
  %_80 = alloca i8, align 1
  %_76 = alloca i8, align 1
  %_70 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_56 = alloca i8, align 1
  %_50 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_36 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_26 = alloca i8, align 1
  %_20 = alloca i8, align 1
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %_6 = alloca i8, align 1
  %first = alloca i8, align 1
  %_0 = alloca i8, align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9989, metadata !DIExpression()), !dbg !10199
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9991, metadata !DIExpression()), !dbg !10200
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9993, metadata !DIExpression()), !dbg !10201
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9995, metadata !DIExpression()), !dbg !10202
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9997, metadata !DIExpression()), !dbg !10203
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9999, metadata !DIExpression()), !dbg !10204
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10001, metadata !DIExpression()), !dbg !10205
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10003, metadata !DIExpression()), !dbg !10206
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10005, metadata !DIExpression()), !dbg !10207
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10007, metadata !DIExpression()), !dbg !10208
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10009, metadata !DIExpression()), !dbg !10209
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10011, metadata !DIExpression()), !dbg !10210
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10013, metadata !DIExpression()), !dbg !10211
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10015, metadata !DIExpression()), !dbg !10212
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10017, metadata !DIExpression()), !dbg !10213
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10019, metadata !DIExpression()), !dbg !10214
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10021, metadata !DIExpression()), !dbg !10215
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10023, metadata !DIExpression()), !dbg !10216
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10025, metadata !DIExpression()), !dbg !10217
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10027, metadata !DIExpression()), !dbg !10218
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10029, metadata !DIExpression()), !dbg !10219
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10031, metadata !DIExpression()), !dbg !10220
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10033, metadata !DIExpression()), !dbg !10221
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10035, metadata !DIExpression()), !dbg !10222
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10037, metadata !DIExpression()), !dbg !10223
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10039, metadata !DIExpression()), !dbg !10224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10041, metadata !DIExpression()), !dbg !10225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10043, metadata !DIExpression()), !dbg !10226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10045, metadata !DIExpression()), !dbg !10227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10047, metadata !DIExpression()), !dbg !10228
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10049, metadata !DIExpression()), !dbg !10229
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10051, metadata !DIExpression()), !dbg !10230
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10053, metadata !DIExpression()), !dbg !10231
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10055, metadata !DIExpression()), !dbg !10232
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10057, metadata !DIExpression()), !dbg !10233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10059, metadata !DIExpression()), !dbg !10234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10061, metadata !DIExpression()), !dbg !10235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10063, metadata !DIExpression()), !dbg !10236
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10065, metadata !DIExpression()), !dbg !10237
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10067, metadata !DIExpression()), !dbg !10238
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10069, metadata !DIExpression()), !dbg !10239
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10071, metadata !DIExpression()), !dbg !10240
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10073, metadata !DIExpression()), !dbg !10241
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10075, metadata !DIExpression()), !dbg !10242
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10077, metadata !DIExpression()), !dbg !10243
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10079, metadata !DIExpression()), !dbg !10244
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10081, metadata !DIExpression()), !dbg !10245
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10083, metadata !DIExpression()), !dbg !10246
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10085, metadata !DIExpression()), !dbg !10247
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10087, metadata !DIExpression()), !dbg !10248
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10089, metadata !DIExpression()), !dbg !10249
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10091, metadata !DIExpression()), !dbg !10250
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10093, metadata !DIExpression()), !dbg !10251
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10095, metadata !DIExpression()), !dbg !10252
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10097, metadata !DIExpression()), !dbg !10253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10099, metadata !DIExpression()), !dbg !10254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10101, metadata !DIExpression()), !dbg !10255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10103, metadata !DIExpression()), !dbg !10256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10105, metadata !DIExpression()), !dbg !10257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10107, metadata !DIExpression()), !dbg !10258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10109, metadata !DIExpression()), !dbg !10259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10111, metadata !DIExpression()), !dbg !10260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10113, metadata !DIExpression()), !dbg !10261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10115, metadata !DIExpression()), !dbg !10262
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10117, metadata !DIExpression()), !dbg !10263
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10119, metadata !DIExpression()), !dbg !10264
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10121, metadata !DIExpression()), !dbg !10265
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10123, metadata !DIExpression()), !dbg !10266
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10125, metadata !DIExpression()), !dbg !10267
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10127, metadata !DIExpression()), !dbg !10268
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10129, metadata !DIExpression()), !dbg !10269
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10131, metadata !DIExpression()), !dbg !10270
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10133, metadata !DIExpression()), !dbg !10271
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10135, metadata !DIExpression()), !dbg !10272
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10137, metadata !DIExpression()), !dbg !10273
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10139, metadata !DIExpression()), !dbg !10274
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !10141, metadata !DIExpression()), !dbg !10275
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !10143, metadata !DIExpression()), !dbg !10276
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !10145, metadata !DIExpression()), !dbg !10277
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !10147, metadata !DIExpression()), !dbg !10278
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !10149, metadata !DIExpression()), !dbg !10279
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !10151, metadata !DIExpression()), !dbg !10280
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !10153, metadata !DIExpression()), !dbg !10281
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !10155, metadata !DIExpression()), !dbg !10282
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !10157, metadata !DIExpression()), !dbg !10283
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !10159, metadata !DIExpression()), !dbg !10284
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !10161, metadata !DIExpression()), !dbg !10285
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !10163, metadata !DIExpression()), !dbg !10286
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !10165, metadata !DIExpression()), !dbg !10287
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !10167, metadata !DIExpression()), !dbg !10288
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !10169, metadata !DIExpression()), !dbg !10289
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !10171, metadata !DIExpression()), !dbg !10290
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !10173, metadata !DIExpression()), !dbg !10291
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !10175, metadata !DIExpression()), !dbg !10292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !10177, metadata !DIExpression()), !dbg !10293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !10179, metadata !DIExpression()), !dbg !10294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !10183, metadata !DIExpression()), !dbg !10295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !10185, metadata !DIExpression()), !dbg !10296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !10187, metadata !DIExpression()), !dbg !10297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !10189, metadata !DIExpression()), !dbg !10298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !10191, metadata !DIExpression()), !dbg !10299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !10193, metadata !DIExpression()), !dbg !10300
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !10195, metadata !DIExpression()), !dbg !10301
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !10197, metadata !DIExpression()), !dbg !10302
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !10302
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9985, metadata !DIExpression()), !dbg !10303
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !10302
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9986, metadata !DIExpression()), !dbg !10304
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9987, metadata !DIExpression()), !dbg !10305
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10181, metadata !DIExpression()), !dbg !10306
  store i8 1, ptr %first, align 1, !dbg !10307
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17ha1459e7071ae85e8E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_4, label %bb2, label %bb12, !dbg !10308

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_14 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb4c820b24890a69aE"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_14, label %bb14, label %bb23, !dbg !10308

bb2:                                              ; preds = %start
  %0 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_5 = trunc i8 %0 to i1, !dbg !10309
  br i1 %_5, label %bb8, label %bb3, !dbg !10309

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %1 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_7) #8, !dbg !10310
  %2 = zext i1 %1 to i8, !dbg !10310
  store i8 %2, ptr %_6, align 1, !dbg !10310
  %3 = load i8, ptr %_6, align 1, !dbg !10310, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10310
  %_9 = zext i1 %4 to i64, !dbg !10310
  %5 = icmp eq i64 %_9, 0, !dbg !10310
  br i1 %5, label %bb8, label %bb7, !dbg !10310

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %6 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_11) #8, !dbg !10312
  %7 = zext i1 %6 to i8, !dbg !10312
  store i8 %7, ptr %_10, align 1, !dbg !10312
  %8 = load i8, ptr %_10, align 1, !dbg !10312, !range !777, !noundef !18
  %9 = trunc i8 %8 to i1, !dbg !10312
  %_13 = zext i1 %9 to i64, !dbg !10312
  %10 = icmp eq i64 %_13, 0, !dbg !10312
  br i1 %10, label %bb12, label %bb11, !dbg !10312

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %11 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10313
  %12 = zext i1 %11 to i8, !dbg !10313
  store i8 %12, ptr %_0, align 1, !dbg !10313
  br label %bb287, !dbg !10313

bb287:                                            ; preds = %bb11, %bb22, %bb33, %bb44, %bb55, %bb66, %bb77, %bb88, %bb99, %bb110, %bb121, %bb132, %bb143, %bb154, %bb165, %bb176, %bb187, %bb198, %bb209, %bb220, %bb231, %bb242, %bb253, %bb264, %bb277, %bb280, %bb285, %bb286, %bb272, %bb260, %bb249, %bb238, %bb227, %bb216, %bb205, %bb194, %bb183, %bb172, %bb161, %bb150, %bb139, %bb128, %bb117, %bb106, %bb95, %bb84, %bb73, %bb62, %bb51, %bb40, %bb29, %bb18, %bb7
  %13 = load i8, ptr %_0, align 1, !dbg !10314, !range !777, !noundef !18
  %14 = trunc i8 %13 to i1, !dbg !10314
  ret i1 %14, !dbg !10314

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %15 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10315
  %16 = zext i1 %15 to i8, !dbg !10315
  store i8 %16, ptr %_0, align 1, !dbg !10315
  br label %bb287, !dbg !10315

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_24 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hd9a45d65ef0e8ba9E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_24, label %bb25, label %bb34, !dbg !10308

bb14:                                             ; preds = %bb12
  %17 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_15 = trunc i8 %17 to i1, !dbg !10309
  br i1 %_15, label %bb19, label %bb15, !dbg !10309

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_17 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %18 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_17) #8, !dbg !10310
  %19 = zext i1 %18 to i8, !dbg !10310
  store i8 %19, ptr %_16, align 1, !dbg !10310
  %20 = load i8, ptr %_16, align 1, !dbg !10310, !range !777, !noundef !18
  %21 = trunc i8 %20 to i1, !dbg !10310
  %_19 = zext i1 %21 to i64, !dbg !10310
  %22 = icmp eq i64 %_19, 0, !dbg !10310
  br i1 %22, label %bb19, label %bb18, !dbg !10310

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_21 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_21) #8, !dbg !10312
  %24 = zext i1 %23 to i8, !dbg !10312
  store i8 %24, ptr %_20, align 1, !dbg !10312
  %25 = load i8, ptr %_20, align 1, !dbg !10312, !range !777, !noundef !18
  %26 = trunc i8 %25 to i1, !dbg !10312
  %_23 = zext i1 %26 to i64, !dbg !10312
  %27 = icmp eq i64 %_23, 0, !dbg !10312
  br i1 %27, label %bb23, label %bb22, !dbg !10312

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %28 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10316
  %29 = zext i1 %28 to i8, !dbg !10316
  store i8 %29, ptr %_0, align 1, !dbg !10316
  br label %bb287, !dbg !10316

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %30 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10317
  %31 = zext i1 %30 to i8, !dbg !10317
  store i8 %31, ptr %_0, align 1, !dbg !10317
  br label %bb287, !dbg !10317

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_34 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h63722bc7c0e902f3E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_34, label %bb36, label %bb45, !dbg !10308

bb25:                                             ; preds = %bb23
  %32 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_25 = trunc i8 %32 to i1, !dbg !10309
  br i1 %_25, label %bb30, label %bb26, !dbg !10309

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_27 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %33 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_27) #8, !dbg !10310
  %34 = zext i1 %33 to i8, !dbg !10310
  store i8 %34, ptr %_26, align 1, !dbg !10310
  %35 = load i8, ptr %_26, align 1, !dbg !10310, !range !777, !noundef !18
  %36 = trunc i8 %35 to i1, !dbg !10310
  %_29 = zext i1 %36 to i64, !dbg !10310
  %37 = icmp eq i64 %_29, 0, !dbg !10310
  br i1 %37, label %bb30, label %bb29, !dbg !10310

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_4a70e343dc779c31ae78142f428af841, i64 15) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_31) #8, !dbg !10312
  %39 = zext i1 %38 to i8, !dbg !10312
  store i8 %39, ptr %_30, align 1, !dbg !10312
  %40 = load i8, ptr %_30, align 1, !dbg !10312, !range !777, !noundef !18
  %41 = trunc i8 %40 to i1, !dbg !10312
  %_33 = zext i1 %41 to i64, !dbg !10312
  %42 = icmp eq i64 %_33, 0, !dbg !10312
  br i1 %42, label %bb34, label %bb33, !dbg !10312

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %43 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10318
  %44 = zext i1 %43 to i8, !dbg !10318
  store i8 %44, ptr %_0, align 1, !dbg !10318
  br label %bb287, !dbg !10318

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %45 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10319
  %46 = zext i1 %45 to i8, !dbg !10319
  store i8 %46, ptr %_0, align 1, !dbg !10319
  br label %bb287, !dbg !10319

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_44 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h771fbcf72c11a57aE"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_44, label %bb47, label %bb56, !dbg !10308

bb36:                                             ; preds = %bb34
  %47 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_35 = trunc i8 %47 to i1, !dbg !10309
  br i1 %_35, label %bb41, label %bb37, !dbg !10309

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_37 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %48 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_37) #8, !dbg !10310
  %49 = zext i1 %48 to i8, !dbg !10310
  store i8 %49, ptr %_36, align 1, !dbg !10310
  %50 = load i8, ptr %_36, align 1, !dbg !10310, !range !777, !noundef !18
  %51 = trunc i8 %50 to i1, !dbg !10310
  %_39 = zext i1 %51 to i64, !dbg !10310
  %52 = icmp eq i64 %_39, 0, !dbg !10310
  br i1 %52, label %bb41, label %bb40, !dbg !10310

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_dafaffa2078a5eff3d59803b86ffd622, i64 13) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %53 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_41) #8, !dbg !10312
  %54 = zext i1 %53 to i8, !dbg !10312
  store i8 %54, ptr %_40, align 1, !dbg !10312
  %55 = load i8, ptr %_40, align 1, !dbg !10312, !range !777, !noundef !18
  %56 = trunc i8 %55 to i1, !dbg !10312
  %_43 = zext i1 %56 to i64, !dbg !10312
  %57 = icmp eq i64 %_43, 0, !dbg !10312
  br i1 %57, label %bb45, label %bb44, !dbg !10312

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10320
  %59 = zext i1 %58 to i8, !dbg !10320
  store i8 %59, ptr %_0, align 1, !dbg !10320
  br label %bb287, !dbg !10320

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %60 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10321
  %61 = zext i1 %60 to i8, !dbg !10321
  store i8 %61, ptr %_0, align 1, !dbg !10321
  br label %bb287, !dbg !10321

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_54 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb68cd73f44b18339E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_54, label %bb58, label %bb67, !dbg !10308

bb47:                                             ; preds = %bb45
  %62 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_45 = trunc i8 %62 to i1, !dbg !10309
  br i1 %_45, label %bb52, label %bb48, !dbg !10309

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %63 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_47) #8, !dbg !10310
  %64 = zext i1 %63 to i8, !dbg !10310
  store i8 %64, ptr %_46, align 1, !dbg !10310
  %65 = load i8, ptr %_46, align 1, !dbg !10310, !range !777, !noundef !18
  %66 = trunc i8 %65 to i1, !dbg !10310
  %_49 = zext i1 %66 to i64, !dbg !10310
  %67 = icmp eq i64 %_49, 0, !dbg !10310
  br i1 %67, label %bb52, label %bb51, !dbg !10310

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_51 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_df690a2a46b93ddfad910ba9bbe39b79, i64 8) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %68 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_51) #8, !dbg !10312
  %69 = zext i1 %68 to i8, !dbg !10312
  store i8 %69, ptr %_50, align 1, !dbg !10312
  %70 = load i8, ptr %_50, align 1, !dbg !10312, !range !777, !noundef !18
  %71 = trunc i8 %70 to i1, !dbg !10312
  %_53 = zext i1 %71 to i64, !dbg !10312
  %72 = icmp eq i64 %_53, 0, !dbg !10312
  br i1 %72, label %bb56, label %bb55, !dbg !10312

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %73 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10322
  %74 = zext i1 %73 to i8, !dbg !10322
  store i8 %74, ptr %_0, align 1, !dbg !10322
  br label %bb287, !dbg !10322

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %75 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10323
  %76 = zext i1 %75 to i8, !dbg !10323
  store i8 %76, ptr %_0, align 1, !dbg !10323
  br label %bb287, !dbg !10323

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_64 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h25483ee40e50f4e1E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_64, label %bb69, label %bb78, !dbg !10308

bb58:                                             ; preds = %bb56
  %77 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_55 = trunc i8 %77 to i1, !dbg !10309
  br i1 %_55, label %bb63, label %bb59, !dbg !10309

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_57 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %78 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_57) #8, !dbg !10310
  %79 = zext i1 %78 to i8, !dbg !10310
  store i8 %79, ptr %_56, align 1, !dbg !10310
  %80 = load i8, ptr %_56, align 1, !dbg !10310, !range !777, !noundef !18
  %81 = trunc i8 %80 to i1, !dbg !10310
  %_59 = zext i1 %81 to i64, !dbg !10310
  %82 = icmp eq i64 %_59, 0, !dbg !10310
  br i1 %82, label %bb63, label %bb62, !dbg !10310

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_61 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %83 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_61) #8, !dbg !10312
  %84 = zext i1 %83 to i8, !dbg !10312
  store i8 %84, ptr %_60, align 1, !dbg !10312
  %85 = load i8, ptr %_60, align 1, !dbg !10312, !range !777, !noundef !18
  %86 = trunc i8 %85 to i1, !dbg !10312
  %_63 = zext i1 %86 to i64, !dbg !10312
  %87 = icmp eq i64 %_63, 0, !dbg !10312
  br i1 %87, label %bb67, label %bb66, !dbg !10312

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %88 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10324
  %89 = zext i1 %88 to i8, !dbg !10324
  store i8 %89, ptr %_0, align 1, !dbg !10324
  br label %bb287, !dbg !10324

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %90 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10325
  %91 = zext i1 %90 to i8, !dbg !10325
  store i8 %91, ptr %_0, align 1, !dbg !10325
  br label %bb287, !dbg !10325

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_74 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h348e89d7aa0d7769E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_74, label %bb80, label %bb89, !dbg !10308

bb69:                                             ; preds = %bb67
  %92 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_65 = trunc i8 %92 to i1, !dbg !10309
  br i1 %_65, label %bb74, label %bb70, !dbg !10309

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %93 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_67) #8, !dbg !10310
  %94 = zext i1 %93 to i8, !dbg !10310
  store i8 %94, ptr %_66, align 1, !dbg !10310
  %95 = load i8, ptr %_66, align 1, !dbg !10310, !range !777, !noundef !18
  %96 = trunc i8 %95 to i1, !dbg !10310
  %_69 = zext i1 %96 to i64, !dbg !10310
  %97 = icmp eq i64 %_69, 0, !dbg !10310
  br i1 %97, label %bb74, label %bb73, !dbg !10310

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_71 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_41a8ce9be0bffda31b3d408290af97da, i64 5) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %98 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_71) #8, !dbg !10312
  %99 = zext i1 %98 to i8, !dbg !10312
  store i8 %99, ptr %_70, align 1, !dbg !10312
  %100 = load i8, ptr %_70, align 1, !dbg !10312, !range !777, !noundef !18
  %101 = trunc i8 %100 to i1, !dbg !10312
  %_73 = zext i1 %101 to i64, !dbg !10312
  %102 = icmp eq i64 %_73, 0, !dbg !10312
  br i1 %102, label %bb78, label %bb77, !dbg !10312

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %103 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10326
  %104 = zext i1 %103 to i8, !dbg !10326
  store i8 %104, ptr %_0, align 1, !dbg !10326
  br label %bb287, !dbg !10326

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %105 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10327
  %106 = zext i1 %105 to i8, !dbg !10327
  store i8 %106, ptr %_0, align 1, !dbg !10327
  br label %bb287, !dbg !10327

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_84 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h4ccac4178de072cdE"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_84, label %bb91, label %bb100, !dbg !10308

bb80:                                             ; preds = %bb78
  %107 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_75 = trunc i8 %107 to i1, !dbg !10309
  br i1 %_75, label %bb85, label %bb81, !dbg !10309

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_77 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %108 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_77) #8, !dbg !10310
  %109 = zext i1 %108 to i8, !dbg !10310
  store i8 %109, ptr %_76, align 1, !dbg !10310
  %110 = load i8, ptr %_76, align 1, !dbg !10310, !range !777, !noundef !18
  %111 = trunc i8 %110 to i1, !dbg !10310
  %_79 = zext i1 %111 to i64, !dbg !10310
  %112 = icmp eq i64 %_79, 0, !dbg !10310
  br i1 %112, label %bb85, label %bb84, !dbg !10310

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_81 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_54d135570180754451080559d9111855, i64 9) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_81) #8, !dbg !10312
  %114 = zext i1 %113 to i8, !dbg !10312
  store i8 %114, ptr %_80, align 1, !dbg !10312
  %115 = load i8, ptr %_80, align 1, !dbg !10312, !range !777, !noundef !18
  %116 = trunc i8 %115 to i1, !dbg !10312
  %_83 = zext i1 %116 to i64, !dbg !10312
  %117 = icmp eq i64 %_83, 0, !dbg !10312
  br i1 %117, label %bb89, label %bb88, !dbg !10312

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %118 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10328
  %119 = zext i1 %118 to i8, !dbg !10328
  store i8 %119, ptr %_0, align 1, !dbg !10328
  br label %bb287, !dbg !10328

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %120 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10329
  %121 = zext i1 %120 to i8, !dbg !10329
  store i8 %121, ptr %_0, align 1, !dbg !10329
  br label %bb287, !dbg !10329

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_94 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h5d069258c14cbd12E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_94, label %bb102, label %bb111, !dbg !10308

bb91:                                             ; preds = %bb89
  %122 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_85 = trunc i8 %122 to i1, !dbg !10309
  br i1 %_85, label %bb96, label %bb92, !dbg !10309

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_87 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %123 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_87) #8, !dbg !10310
  %124 = zext i1 %123 to i8, !dbg !10310
  store i8 %124, ptr %_86, align 1, !dbg !10310
  %125 = load i8, ptr %_86, align 1, !dbg !10310, !range !777, !noundef !18
  %126 = trunc i8 %125 to i1, !dbg !10310
  %_89 = zext i1 %126 to i64, !dbg !10310
  %127 = icmp eq i64 %_89, 0, !dbg !10310
  br i1 %127, label %bb96, label %bb95, !dbg !10310

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_91 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_f42e391d754b8bfb22f215449ac9bf70, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_91) #8, !dbg !10312
  %129 = zext i1 %128 to i8, !dbg !10312
  store i8 %129, ptr %_90, align 1, !dbg !10312
  %130 = load i8, ptr %_90, align 1, !dbg !10312, !range !777, !noundef !18
  %131 = trunc i8 %130 to i1, !dbg !10312
  %_93 = zext i1 %131 to i64, !dbg !10312
  %132 = icmp eq i64 %_93, 0, !dbg !10312
  br i1 %132, label %bb100, label %bb99, !dbg !10312

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %133 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10330
  %134 = zext i1 %133 to i8, !dbg !10330
  store i8 %134, ptr %_0, align 1, !dbg !10330
  br label %bb287, !dbg !10330

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %135 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10331
  %136 = zext i1 %135 to i8, !dbg !10331
  store i8 %136, ptr %_0, align 1, !dbg !10331
  br label %bb287, !dbg !10331

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_104 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h3e702702858fe5a9E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_104, label %bb113, label %bb122, !dbg !10308

bb102:                                            ; preds = %bb100
  %137 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_95 = trunc i8 %137 to i1, !dbg !10309
  br i1 %_95, label %bb107, label %bb103, !dbg !10309

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %138 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_97) #8, !dbg !10310
  %139 = zext i1 %138 to i8, !dbg !10310
  store i8 %139, ptr %_96, align 1, !dbg !10310
  %140 = load i8, ptr %_96, align 1, !dbg !10310, !range !777, !noundef !18
  %141 = trunc i8 %140 to i1, !dbg !10310
  %_99 = zext i1 %141 to i64, !dbg !10310
  %142 = icmp eq i64 %_99, 0, !dbg !10310
  br i1 %142, label %bb107, label %bb106, !dbg !10310

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3ace88701dbfa5797defbe569bd66cce, i64 5) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_101) #8, !dbg !10312
  %144 = zext i1 %143 to i8, !dbg !10312
  store i8 %144, ptr %_100, align 1, !dbg !10312
  %145 = load i8, ptr %_100, align 1, !dbg !10312, !range !777, !noundef !18
  %146 = trunc i8 %145 to i1, !dbg !10312
  %_103 = zext i1 %146 to i64, !dbg !10312
  %147 = icmp eq i64 %_103, 0, !dbg !10312
  br i1 %147, label %bb111, label %bb110, !dbg !10312

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10332
  %149 = zext i1 %148 to i8, !dbg !10332
  store i8 %149, ptr %_0, align 1, !dbg !10332
  br label %bb287, !dbg !10332

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %150 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10333
  %151 = zext i1 %150 to i8, !dbg !10333
  store i8 %151, ptr %_0, align 1, !dbg !10333
  br label %bb287, !dbg !10333

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_114 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h28262fd1750e93d7E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_114, label %bb124, label %bb133, !dbg !10308

bb113:                                            ; preds = %bb111
  %152 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_105 = trunc i8 %152 to i1, !dbg !10309
  br i1 %_105, label %bb118, label %bb114, !dbg !10309

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %153 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_107) #8, !dbg !10310
  %154 = zext i1 %153 to i8, !dbg !10310
  store i8 %154, ptr %_106, align 1, !dbg !10310
  %155 = load i8, ptr %_106, align 1, !dbg !10310, !range !777, !noundef !18
  %156 = trunc i8 %155 to i1, !dbg !10310
  %_109 = zext i1 %156 to i64, !dbg !10310
  %157 = icmp eq i64 %_109, 0, !dbg !10310
  br i1 %157, label %bb118, label %bb117, !dbg !10310

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_ceacba38f9a100163241bf15528d8f0b, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_111) #8, !dbg !10312
  %159 = zext i1 %158 to i8, !dbg !10312
  store i8 %159, ptr %_110, align 1, !dbg !10312
  %160 = load i8, ptr %_110, align 1, !dbg !10312, !range !777, !noundef !18
  %161 = trunc i8 %160 to i1, !dbg !10312
  %_113 = zext i1 %161 to i64, !dbg !10312
  %162 = icmp eq i64 %_113, 0, !dbg !10312
  br i1 %162, label %bb122, label %bb121, !dbg !10312

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10334
  %164 = zext i1 %163 to i8, !dbg !10334
  store i8 %164, ptr %_0, align 1, !dbg !10334
  br label %bb287, !dbg !10334

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %165 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10335
  %166 = zext i1 %165 to i8, !dbg !10335
  store i8 %166, ptr %_0, align 1, !dbg !10335
  br label %bb287, !dbg !10335

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_124 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h4e04a6dd4585b306E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_124, label %bb135, label %bb144, !dbg !10308

bb124:                                            ; preds = %bb122
  %167 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_115 = trunc i8 %167 to i1, !dbg !10309
  br i1 %_115, label %bb129, label %bb125, !dbg !10309

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %168 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_117) #8, !dbg !10310
  %169 = zext i1 %168 to i8, !dbg !10310
  store i8 %169, ptr %_116, align 1, !dbg !10310
  %170 = load i8, ptr %_116, align 1, !dbg !10310, !range !777, !noundef !18
  %171 = trunc i8 %170 to i1, !dbg !10310
  %_119 = zext i1 %171 to i64, !dbg !10310
  %172 = icmp eq i64 %_119, 0, !dbg !10310
  br i1 %172, label %bb129, label %bb128, !dbg !10310

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_121 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_92edb757e61ffda4211bf210439c8bfe, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_121) #8, !dbg !10312
  %174 = zext i1 %173 to i8, !dbg !10312
  store i8 %174, ptr %_120, align 1, !dbg !10312
  %175 = load i8, ptr %_120, align 1, !dbg !10312, !range !777, !noundef !18
  %176 = trunc i8 %175 to i1, !dbg !10312
  %_123 = zext i1 %176 to i64, !dbg !10312
  %177 = icmp eq i64 %_123, 0, !dbg !10312
  br i1 %177, label %bb133, label %bb132, !dbg !10312

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %178 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10336
  %179 = zext i1 %178 to i8, !dbg !10336
  store i8 %179, ptr %_0, align 1, !dbg !10336
  br label %bb287, !dbg !10336

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %180 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10337
  %181 = zext i1 %180 to i8, !dbg !10337
  store i8 %181, ptr %_0, align 1, !dbg !10337
  br label %bb287, !dbg !10337

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_134 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h3fcf4e4b1fe52bf9E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_134, label %bb146, label %bb155, !dbg !10308

bb135:                                            ; preds = %bb133
  %182 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_125 = trunc i8 %182 to i1, !dbg !10309
  br i1 %_125, label %bb140, label %bb136, !dbg !10309

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %183 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_127) #8, !dbg !10310
  %184 = zext i1 %183 to i8, !dbg !10310
  store i8 %184, ptr %_126, align 1, !dbg !10310
  %185 = load i8, ptr %_126, align 1, !dbg !10310, !range !777, !noundef !18
  %186 = trunc i8 %185 to i1, !dbg !10310
  %_129 = zext i1 %186 to i64, !dbg !10310
  %187 = icmp eq i64 %_129, 0, !dbg !10310
  br i1 %187, label %bb140, label %bb139, !dbg !10310

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_131 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_5a7eac48c026860f717ab651c379a98d, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %188 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_131) #8, !dbg !10312
  %189 = zext i1 %188 to i8, !dbg !10312
  store i8 %189, ptr %_130, align 1, !dbg !10312
  %190 = load i8, ptr %_130, align 1, !dbg !10312, !range !777, !noundef !18
  %191 = trunc i8 %190 to i1, !dbg !10312
  %_133 = zext i1 %191 to i64, !dbg !10312
  %192 = icmp eq i64 %_133, 0, !dbg !10312
  br i1 %192, label %bb144, label %bb143, !dbg !10312

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10338
  %194 = zext i1 %193 to i8, !dbg !10338
  store i8 %194, ptr %_0, align 1, !dbg !10338
  br label %bb287, !dbg !10338

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %195 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10339
  %196 = zext i1 %195 to i8, !dbg !10339
  store i8 %196, ptr %_0, align 1, !dbg !10339
  br label %bb287, !dbg !10339

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_144 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hc235c02ad4d95e22E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_144, label %bb157, label %bb166, !dbg !10308

bb146:                                            ; preds = %bb144
  %197 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_135 = trunc i8 %197 to i1, !dbg !10309
  br i1 %_135, label %bb151, label %bb147, !dbg !10309

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_137 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %198 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_137) #8, !dbg !10310
  %199 = zext i1 %198 to i8, !dbg !10310
  store i8 %199, ptr %_136, align 1, !dbg !10310
  %200 = load i8, ptr %_136, align 1, !dbg !10310, !range !777, !noundef !18
  %201 = trunc i8 %200 to i1, !dbg !10310
  %_139 = zext i1 %201 to i64, !dbg !10310
  %202 = icmp eq i64 %_139, 0, !dbg !10310
  br i1 %202, label %bb151, label %bb150, !dbg !10310

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_eafdc2fc022de29bf3865126c27f395d, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %203 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_141) #8, !dbg !10312
  %204 = zext i1 %203 to i8, !dbg !10312
  store i8 %204, ptr %_140, align 1, !dbg !10312
  %205 = load i8, ptr %_140, align 1, !dbg !10312, !range !777, !noundef !18
  %206 = trunc i8 %205 to i1, !dbg !10312
  %_143 = zext i1 %206 to i64, !dbg !10312
  %207 = icmp eq i64 %_143, 0, !dbg !10312
  br i1 %207, label %bb155, label %bb154, !dbg !10312

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10340
  %209 = zext i1 %208 to i8, !dbg !10340
  store i8 %209, ptr %_0, align 1, !dbg !10340
  br label %bb287, !dbg !10340

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %210 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10341
  %211 = zext i1 %210 to i8, !dbg !10341
  store i8 %211, ptr %_0, align 1, !dbg !10341
  br label %bb287, !dbg !10341

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_154 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517he0f25cb4a2b417c4E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_154, label %bb168, label %bb177, !dbg !10308

bb157:                                            ; preds = %bb155
  %212 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_145 = trunc i8 %212 to i1, !dbg !10309
  br i1 %_145, label %bb162, label %bb158, !dbg !10309

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %213 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_147) #8, !dbg !10310
  %214 = zext i1 %213 to i8, !dbg !10310
  store i8 %214, ptr %_146, align 1, !dbg !10310
  %215 = load i8, ptr %_146, align 1, !dbg !10310, !range !777, !noundef !18
  %216 = trunc i8 %215 to i1, !dbg !10310
  %_149 = zext i1 %216 to i64, !dbg !10310
  %217 = icmp eq i64 %_149, 0, !dbg !10310
  br i1 %217, label %bb162, label %bb161, !dbg !10310

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_c96d9278b59346ccfdcb09ad903ad7ac, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_151) #8, !dbg !10312
  %219 = zext i1 %218 to i8, !dbg !10312
  store i8 %219, ptr %_150, align 1, !dbg !10312
  %220 = load i8, ptr %_150, align 1, !dbg !10312, !range !777, !noundef !18
  %221 = trunc i8 %220 to i1, !dbg !10312
  %_153 = zext i1 %221 to i64, !dbg !10312
  %222 = icmp eq i64 %_153, 0, !dbg !10312
  br i1 %222, label %bb166, label %bb165, !dbg !10312

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %223 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10342
  %224 = zext i1 %223 to i8, !dbg !10342
  store i8 %224, ptr %_0, align 1, !dbg !10342
  br label %bb287, !dbg !10342

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %225 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10343
  %226 = zext i1 %225 to i8, !dbg !10343
  store i8 %226, ptr %_0, align 1, !dbg !10343
  br label %bb287, !dbg !10343

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_164 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617he61267d8a2715a71E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_164, label %bb179, label %bb188, !dbg !10308

bb168:                                            ; preds = %bb166
  %227 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_155 = trunc i8 %227 to i1, !dbg !10309
  br i1 %_155, label %bb173, label %bb169, !dbg !10309

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_157 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %228 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_157) #8, !dbg !10310
  %229 = zext i1 %228 to i8, !dbg !10310
  store i8 %229, ptr %_156, align 1, !dbg !10310
  %230 = load i8, ptr %_156, align 1, !dbg !10310, !range !777, !noundef !18
  %231 = trunc i8 %230 to i1, !dbg !10310
  %_159 = zext i1 %231 to i64, !dbg !10310
  %232 = icmp eq i64 %_159, 0, !dbg !10310
  br i1 %232, label %bb173, label %bb172, !dbg !10310

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_29b2c604ae79ad34fd4794fe8fe1e55d, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %233 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_161) #8, !dbg !10312
  %234 = zext i1 %233 to i8, !dbg !10312
  store i8 %234, ptr %_160, align 1, !dbg !10312
  %235 = load i8, ptr %_160, align 1, !dbg !10312, !range !777, !noundef !18
  %236 = trunc i8 %235 to i1, !dbg !10312
  %_163 = zext i1 %236 to i64, !dbg !10312
  %237 = icmp eq i64 %_163, 0, !dbg !10312
  br i1 %237, label %bb177, label %bb176, !dbg !10312

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %238 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10344
  %239 = zext i1 %238 to i8, !dbg !10344
  store i8 %239, ptr %_0, align 1, !dbg !10344
  br label %bb287, !dbg !10344

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %240 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10345
  %241 = zext i1 %240 to i8, !dbg !10345
  store i8 %241, ptr %_0, align 1, !dbg !10345
  br label %bb287, !dbg !10345

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_174 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h12aa493ad6be5aa8E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_174, label %bb190, label %bb199, !dbg !10308

bb179:                                            ; preds = %bb177
  %242 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_165 = trunc i8 %242 to i1, !dbg !10309
  br i1 %_165, label %bb184, label %bb180, !dbg !10309

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_167 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %243 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_167) #8, !dbg !10310
  %244 = zext i1 %243 to i8, !dbg !10310
  store i8 %244, ptr %_166, align 1, !dbg !10310
  %245 = load i8, ptr %_166, align 1, !dbg !10310, !range !777, !noundef !18
  %246 = trunc i8 %245 to i1, !dbg !10310
  %_169 = zext i1 %246 to i64, !dbg !10310
  %247 = icmp eq i64 %_169, 0, !dbg !10310
  br i1 %247, label %bb184, label %bb183, !dbg !10310

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_9cfed65a90167f569ceede92e32ecd41, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_171) #8, !dbg !10312
  %249 = zext i1 %248 to i8, !dbg !10312
  store i8 %249, ptr %_170, align 1, !dbg !10312
  %250 = load i8, ptr %_170, align 1, !dbg !10312, !range !777, !noundef !18
  %251 = trunc i8 %250 to i1, !dbg !10312
  %_173 = zext i1 %251 to i64, !dbg !10312
  %252 = icmp eq i64 %_173, 0, !dbg !10312
  br i1 %252, label %bb188, label %bb187, !dbg !10312

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10346
  %254 = zext i1 %253 to i8, !dbg !10346
  store i8 %254, ptr %_0, align 1, !dbg !10346
  br label %bb287, !dbg !10346

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %255 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10347
  %256 = zext i1 %255 to i8, !dbg !10347
  store i8 %256, ptr %_0, align 1, !dbg !10347
  br label %bb287, !dbg !10347

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_184 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha8418bc4ac329351E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_184, label %bb201, label %bb210, !dbg !10308

bb190:                                            ; preds = %bb188
  %257 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_175 = trunc i8 %257 to i1, !dbg !10309
  br i1 %_175, label %bb195, label %bb191, !dbg !10309

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %258 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_177) #8, !dbg !10310
  %259 = zext i1 %258 to i8, !dbg !10310
  store i8 %259, ptr %_176, align 1, !dbg !10310
  %260 = load i8, ptr %_176, align 1, !dbg !10310, !range !777, !noundef !18
  %261 = trunc i8 %260 to i1, !dbg !10310
  %_179 = zext i1 %261 to i64, !dbg !10310
  %262 = icmp eq i64 %_179, 0, !dbg !10310
  br i1 %262, label %bb195, label %bb194, !dbg !10310

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_181 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_ef70afa07e97f03ea0d6b174f2b260dc, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_181) #8, !dbg !10312
  %264 = zext i1 %263 to i8, !dbg !10312
  store i8 %264, ptr %_180, align 1, !dbg !10312
  %265 = load i8, ptr %_180, align 1, !dbg !10312, !range !777, !noundef !18
  %266 = trunc i8 %265 to i1, !dbg !10312
  %_183 = zext i1 %266 to i64, !dbg !10312
  %267 = icmp eq i64 %_183, 0, !dbg !10312
  br i1 %267, label %bb199, label %bb198, !dbg !10312

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %268 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10348
  %269 = zext i1 %268 to i8, !dbg !10348
  store i8 %269, ptr %_0, align 1, !dbg !10348
  br label %bb287, !dbg !10348

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %270 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10349
  %271 = zext i1 %270 to i8, !dbg !10349
  store i8 %271, ptr %_0, align 1, !dbg !10349
  br label %bb287, !dbg !10349

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_194 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h327c44d2eaf97953E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_194, label %bb212, label %bb221, !dbg !10308

bb201:                                            ; preds = %bb199
  %272 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_185 = trunc i8 %272 to i1, !dbg !10309
  br i1 %_185, label %bb206, label %bb202, !dbg !10309

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_187 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %273 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_187) #8, !dbg !10310
  %274 = zext i1 %273 to i8, !dbg !10310
  store i8 %274, ptr %_186, align 1, !dbg !10310
  %275 = load i8, ptr %_186, align 1, !dbg !10310, !range !777, !noundef !18
  %276 = trunc i8 %275 to i1, !dbg !10310
  %_189 = zext i1 %276 to i64, !dbg !10310
  %277 = icmp eq i64 %_189, 0, !dbg !10310
  br i1 %277, label %bb206, label %bb205, !dbg !10310

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_191 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_b5acc0dad1b60c33a9330540645b56db, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %278 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_191) #8, !dbg !10312
  %279 = zext i1 %278 to i8, !dbg !10312
  store i8 %279, ptr %_190, align 1, !dbg !10312
  %280 = load i8, ptr %_190, align 1, !dbg !10312, !range !777, !noundef !18
  %281 = trunc i8 %280 to i1, !dbg !10312
  %_193 = zext i1 %281 to i64, !dbg !10312
  %282 = icmp eq i64 %_193, 0, !dbg !10312
  br i1 %282, label %bb210, label %bb209, !dbg !10312

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10350
  %284 = zext i1 %283 to i8, !dbg !10350
  store i8 %284, ptr %_0, align 1, !dbg !10350
  br label %bb287, !dbg !10350

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %285 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10351
  %286 = zext i1 %285 to i8, !dbg !10351
  store i8 %286, ptr %_0, align 1, !dbg !10351
  br label %bb287, !dbg !10351

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_204 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h81869ecb02db6180E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_204, label %bb223, label %bb232, !dbg !10308

bb212:                                            ; preds = %bb210
  %287 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_195 = trunc i8 %287 to i1, !dbg !10309
  br i1 %_195, label %bb217, label %bb213, !dbg !10309

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_197 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %288 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_197) #8, !dbg !10310
  %289 = zext i1 %288 to i8, !dbg !10310
  store i8 %289, ptr %_196, align 1, !dbg !10310
  %290 = load i8, ptr %_196, align 1, !dbg !10310, !range !777, !noundef !18
  %291 = trunc i8 %290 to i1, !dbg !10310
  %_199 = zext i1 %291 to i64, !dbg !10310
  %292 = icmp eq i64 %_199, 0, !dbg !10310
  br i1 %292, label %bb217, label %bb216, !dbg !10310

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_201 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_6ac50574536ff49aa367f62b88c020ad, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %293 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_201) #8, !dbg !10312
  %294 = zext i1 %293 to i8, !dbg !10312
  store i8 %294, ptr %_200, align 1, !dbg !10312
  %295 = load i8, ptr %_200, align 1, !dbg !10312, !range !777, !noundef !18
  %296 = trunc i8 %295 to i1, !dbg !10312
  %_203 = zext i1 %296 to i64, !dbg !10312
  %297 = icmp eq i64 %_203, 0, !dbg !10312
  br i1 %297, label %bb221, label %bb220, !dbg !10312

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10352
  %299 = zext i1 %298 to i8, !dbg !10352
  store i8 %299, ptr %_0, align 1, !dbg !10352
  br label %bb287, !dbg !10352

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %300 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10353
  %301 = zext i1 %300 to i8, !dbg !10353
  store i8 %301, ptr %_0, align 1, !dbg !10353
  br label %bb287, !dbg !10353

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_214 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hadd2a3f8b4fe8af6E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_214, label %bb234, label %bb243, !dbg !10308

bb223:                                            ; preds = %bb221
  %302 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_205 = trunc i8 %302 to i1, !dbg !10309
  br i1 %_205, label %bb228, label %bb224, !dbg !10309

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %303 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_207) #8, !dbg !10310
  %304 = zext i1 %303 to i8, !dbg !10310
  store i8 %304, ptr %_206, align 1, !dbg !10310
  %305 = load i8, ptr %_206, align 1, !dbg !10310, !range !777, !noundef !18
  %306 = trunc i8 %305 to i1, !dbg !10310
  %_209 = zext i1 %306 to i64, !dbg !10310
  %307 = icmp eq i64 %_209, 0, !dbg !10310
  br i1 %307, label %bb228, label %bb227, !dbg !10310

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_211 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_84a60f40cc665e993380e8869e013c65, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %308 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_211) #8, !dbg !10312
  %309 = zext i1 %308 to i8, !dbg !10312
  store i8 %309, ptr %_210, align 1, !dbg !10312
  %310 = load i8, ptr %_210, align 1, !dbg !10312, !range !777, !noundef !18
  %311 = trunc i8 %310 to i1, !dbg !10312
  %_213 = zext i1 %311 to i64, !dbg !10312
  %312 = icmp eq i64 %_213, 0, !dbg !10312
  br i1 %312, label %bb232, label %bb231, !dbg !10312

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %313 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10354
  %314 = zext i1 %313 to i8, !dbg !10354
  store i8 %314, ptr %_0, align 1, !dbg !10354
  br label %bb287, !dbg !10354

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %315 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10355
  %316 = zext i1 %315 to i8, !dbg !10355
  store i8 %316, ptr %_0, align 1, !dbg !10355
  br label %bb287, !dbg !10355

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_224 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h51ae97606096866fE"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_224, label %bb245, label %bb254, !dbg !10308

bb234:                                            ; preds = %bb232
  %317 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_215 = trunc i8 %317 to i1, !dbg !10309
  br i1 %_215, label %bb239, label %bb235, !dbg !10309

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %318 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_217) #8, !dbg !10310
  %319 = zext i1 %318 to i8, !dbg !10310
  store i8 %319, ptr %_216, align 1, !dbg !10310
  %320 = load i8, ptr %_216, align 1, !dbg !10310, !range !777, !noundef !18
  %321 = trunc i8 %320 to i1, !dbg !10310
  %_219 = zext i1 %321 to i64, !dbg !10310
  %322 = icmp eq i64 %_219, 0, !dbg !10310
  br i1 %322, label %bb239, label %bb238, !dbg !10310

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_c1ee36a2ca5655f338c32dfb0848c1c2, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %323 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_221) #8, !dbg !10312
  %324 = zext i1 %323 to i8, !dbg !10312
  store i8 %324, ptr %_220, align 1, !dbg !10312
  %325 = load i8, ptr %_220, align 1, !dbg !10312, !range !777, !noundef !18
  %326 = trunc i8 %325 to i1, !dbg !10312
  %_223 = zext i1 %326 to i64, !dbg !10312
  %327 = icmp eq i64 %_223, 0, !dbg !10312
  br i1 %327, label %bb243, label %bb242, !dbg !10312

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %328 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10356
  %329 = zext i1 %328 to i8, !dbg !10356
  store i8 %329, ptr %_0, align 1, !dbg !10356
  br label %bb287, !dbg !10356

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %330 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10357
  %331 = zext i1 %330 to i8, !dbg !10357
  store i8 %331, ptr %_0, align 1, !dbg !10357
  br label %bb287, !dbg !10357

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_234 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h6cbf547ff546e446E"(ptr align 8 %self) #8, !dbg !10308
  br i1 %_234, label %bb256, label %bb265, !dbg !10308

bb245:                                            ; preds = %bb243
  %332 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_225 = trunc i8 %332 to i1, !dbg !10309
  br i1 %_225, label %bb250, label %bb246, !dbg !10309

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_227 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %333 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_227) #8, !dbg !10310
  %334 = zext i1 %333 to i8, !dbg !10310
  store i8 %334, ptr %_226, align 1, !dbg !10310
  %335 = load i8, ptr %_226, align 1, !dbg !10310, !range !777, !noundef !18
  %336 = trunc i8 %335 to i1, !dbg !10310
  %_229 = zext i1 %336 to i64, !dbg !10310
  %337 = icmp eq i64 %_229, 0, !dbg !10310
  br i1 %337, label %bb250, label %bb249, !dbg !10310

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_231 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_6c9c238293b27621b285d3f3f0315ab2, i64 6) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %338 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_231) #8, !dbg !10312
  %339 = zext i1 %338 to i8, !dbg !10312
  store i8 %339, ptr %_230, align 1, !dbg !10312
  %340 = load i8, ptr %_230, align 1, !dbg !10312, !range !777, !noundef !18
  %341 = trunc i8 %340 to i1, !dbg !10312
  %_233 = zext i1 %341 to i64, !dbg !10312
  %342 = icmp eq i64 %_233, 0, !dbg !10312
  br i1 %342, label %bb254, label %bb253, !dbg !10312

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %343 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10358
  %344 = zext i1 %343 to i8, !dbg !10358
  store i8 %344, ptr %_0, align 1, !dbg !10358
  br label %bb287, !dbg !10358

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %345 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10359
  %346 = zext i1 %345 to i8, !dbg !10359
  store i8 %346, ptr %_0, align 1, !dbg !10359
  br label %bb287, !dbg !10359

bb265:                                            ; preds = %bb261, %bb254
  %_245 = load i64, ptr %self, align 8, !dbg !10360, !noundef !18
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %347 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he9af510ad610a753E() #8, !dbg !10361
  store i64 %347, ptr %_249, align 8, !dbg !10361
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_247 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h58cb23e37608cd97E(ptr align 8 %_249) #8, !dbg !10361
  %_246 = xor i64 %_247, -1, !dbg !10362
  %348 = and i64 %_245, %_246, !dbg !10360
  store i64 %348, ptr %extra_bits, align 8, !dbg !10360
  %_250 = load i64, ptr %extra_bits, align 8, !dbg !10363, !noundef !18
  %349 = icmp eq i64 %_250, 0, !dbg !10363
  br i1 %349, label %bb281, label %bb268, !dbg !10363

bb256:                                            ; preds = %bb254
  %350 = load i8, ptr %first, align 1, !dbg !10309, !range !777, !noundef !18
  %_235 = trunc i8 %350 to i1, !dbg !10309
  br i1 %_235, label %bb261, label %bb257, !dbg !10309

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_237 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10310
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %351 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_237) #8, !dbg !10310
  %352 = zext i1 %351 to i8, !dbg !10310
  store i8 %352, ptr %_236, align 1, !dbg !10310
  %353 = load i8, ptr %_236, align 1, !dbg !10310, !range !777, !noundef !18
  %354 = trunc i8 %353 to i1, !dbg !10310
  %_239 = zext i1 %354 to i64, !dbg !10310
  %355 = icmp eq i64 %_239, 0, !dbg !10310
  br i1 %355, label %bb261, label %bb260, !dbg !10310

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !10311
; call core::fmt::Formatter::write_str
  %_241 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_d6e90771ba36bcbd7a76cdf267ebff76, i64 10) #8, !dbg !10312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %356 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_241) #8, !dbg !10312
  %357 = zext i1 %356 to i8, !dbg !10312
  store i8 %357, ptr %_240, align 1, !dbg !10312
  %358 = load i8, ptr %_240, align 1, !dbg !10312, !range !777, !noundef !18
  %359 = trunc i8 %358 to i1, !dbg !10312
  %_243 = zext i1 %359 to i64, !dbg !10312
  %360 = icmp eq i64 %_243, 0, !dbg !10312
  br i1 %360, label %bb265, label %bb264, !dbg !10312

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10364
  %362 = zext i1 %361 to i8, !dbg !10364
  store i8 %362, ptr %_0, align 1, !dbg !10364
  br label %bb287, !dbg !10364

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %363 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10365
  %364 = zext i1 %363 to i8, !dbg !10365
  store i8 %364, ptr %_0, align 1, !dbg !10365
  br label %bb287, !dbg !10365

bb281:                                            ; preds = %bb276, %bb265
  %365 = load i8, ptr %first, align 1, !dbg !10366, !range !777, !noundef !18
  %_264 = trunc i8 %365 to i1, !dbg !10366
  br i1 %_264, label %bb282, label %bb286, !dbg !10366

bb268:                                            ; preds = %bb265
  %366 = load i8, ptr %first, align 1, !dbg !10367, !range !777, !noundef !18
  %_251 = trunc i8 %366 to i1, !dbg !10367
  br i1 %_251, label %bb273, label %bb269, !dbg !10367

bb269:                                            ; preds = %bb268
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10368
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %367 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_253) #8, !dbg !10368
  %368 = zext i1 %367 to i8, !dbg !10368
  store i8 %368, ptr %_252, align 1, !dbg !10368
  %369 = load i8, ptr %_252, align 1, !dbg !10368, !range !777, !noundef !18
  %370 = trunc i8 %369 to i1, !dbg !10368
  %_255 = zext i1 %370 to i64, !dbg !10368
  %371 = icmp eq i64 %_255, 0, !dbg !10368
  br i1 %371, label %bb273, label %bb272, !dbg !10368

bb273:                                            ; preds = %bb269, %bb268
  store i8 0, ptr %first, align 1, !dbg !10369
; call core::fmt::Formatter::write_str
  %_257 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10370
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %372 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_257) #8, !dbg !10370
  %373 = zext i1 %372 to i8, !dbg !10370
  store i8 %373, ptr %_256, align 1, !dbg !10370
  %374 = load i8, ptr %_256, align 1, !dbg !10370, !range !777, !noundef !18
  %375 = trunc i8 %374 to i1, !dbg !10370
  %_259 = zext i1 %375 to i64, !dbg !10370
  %376 = icmp eq i64 %_259, 0, !dbg !10370
  br i1 %376, label %bb276, label %bb277, !dbg !10370

bb272:                                            ; preds = %bb269
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %377 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10371
  %378 = zext i1 %377 to i8, !dbg !10371
  store i8 %378, ptr %_0, align 1, !dbg !10371
  br label %bb287, !dbg !10371

bb276:                                            ; preds = %bb273
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_261 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10372
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %379 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_261) #8, !dbg !10372
  %380 = zext i1 %379 to i8, !dbg !10372
  store i8 %380, ptr %_260, align 1, !dbg !10372
  %381 = load i8, ptr %_260, align 1, !dbg !10372, !range !777, !noundef !18
  %382 = trunc i8 %381 to i1, !dbg !10372
  %_263 = zext i1 %382 to i64, !dbg !10372
  %383 = icmp eq i64 %_263, 0, !dbg !10372
  br i1 %383, label %bb281, label %bb280, !dbg !10372

bb277:                                            ; preds = %bb273
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %384 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10373
  %385 = zext i1 %384 to i8, !dbg !10373
  store i8 %385, ptr %_0, align 1, !dbg !10373
  br label %bb287, !dbg !10373

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %386 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10374
  %387 = zext i1 %386 to i8, !dbg !10374
  store i8 %387, ptr %_0, align 1, !dbg !10374
  br label %bb287, !dbg !10374

bb286:                                            ; preds = %bb282, %bb281
  store i8 0, ptr %_0, align 1, !dbg !10375
  br label %bb287, !dbg !10314

bb282:                                            ; preds = %bb281
; call core::fmt::Formatter::write_str
  %_266 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10376
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %388 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext %_266) #8, !dbg !10376
  %389 = zext i1 %388 to i8, !dbg !10376
  store i8 %389, ptr %_265, align 1, !dbg !10376
  %390 = load i8, ptr %_265, align 1, !dbg !10376, !range !777, !noundef !18
  %391 = trunc i8 %390 to i1, !dbg !10376
  %_268 = zext i1 %391 to i64, !dbg !10376
  %392 = icmp eq i64 %_268, 0, !dbg !10376
  br i1 %392, label %bb286, label %bb285, !dbg !10376

bb285:                                            ; preds = %bb282
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %393 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8 @alloc_b286b2b9543c66cdab0d1d1a263d53a1) #8, !dbg !10377
  %394 = zext i1 %393 to i8, !dbg !10377
  store i8 %394, ptr %_0, align 1, !dbg !10377
  br label %bb287, !dbg !10377

bb6:                                              ; No predecessors!
  unreachable, !dbg !10310
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h63a2fb15cd3aeefeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10378 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10381, metadata !DIExpression()), !dbg !10383
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10382, metadata !DIExpression()), !dbg !10384
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10385
  ret i1 %_0, !dbg !10386
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hee41408d0b911d31E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10387 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10390, metadata !DIExpression()), !dbg !10392
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10391, metadata !DIExpression()), !dbg !10393
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10394
  ret i1 %_0, !dbg !10395
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hec11c367d213ab73E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10396 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10399, metadata !DIExpression()), !dbg !10401
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10400, metadata !DIExpression()), !dbg !10402
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10403
  ret i1 %_0, !dbg !10404
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h17420348ad05c89aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10405 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10408, metadata !DIExpression()), !dbg !10410
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10409, metadata !DIExpression()), !dbg !10411
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %_0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10412
  ret i1 %_0, !dbg !10413
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he9af510ad610a753E() unnamed_addr #0 !dbg !10414 {
start:
  %_0 = alloca i64, align 8
  store i64 -4503599627366401, ptr %_0, align 8, !dbg !10418
  %0 = load i64, ptr %_0, align 8, !dbg !10419, !noundef !18
  ret i64 %0, !dbg !10419
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h58cb23e37608cd97E(ptr align 8 %self) unnamed_addr #0 !dbg !10420 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10425, metadata !DIExpression()), !dbg !10426
  %_0 = load i64, ptr %self, align 8, !dbg !10427, !noundef !18
  ret i64 %_0, !dbg !10428
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h9fba3681590687e6E(i64 %bits) unnamed_addr #0 !dbg !10429 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !10434, metadata !DIExpression()), !dbg !10435
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he9af510ad610a753E() #8, !dbg !10436
  %_2 = and i64 %bits, %_4, !dbg !10437
  store i64 %_2, ptr %_0, align 8, !dbg !10438
  %0 = load i64, ptr %_0, align 8, !dbg !10439, !noundef !18
  ret i64 %0, !dbg !10439
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !10440 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10445, metadata !DIExpression()), !dbg !10447
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !10446, metadata !DIExpression()), !dbg !10448
  %_4 = load i64, ptr %self, align 8, !dbg !10449, !noundef !18
  %_3 = and i64 %_4, %other, !dbg !10450
  %_0 = icmp eq i64 %_3, %other, !dbg !10450
  ret i1 %_0, !dbg !10451
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h1cf8d049be2ec752E"(i64 %self, i64 %other) unnamed_addr #0 !dbg !10452 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %_0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10457, metadata !DIExpression()), !dbg !10459
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !10458, metadata !DIExpression()), !dbg !10460
  %_3 = or i64 %self, %other, !dbg !10461
  store i64 %_3, ptr %_0, align 8, !dbg !10462
  %0 = load i64, ptr %_0, align 8, !dbg !10463, !noundef !18
  ret i64 %0, !dbg !10463
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17ha1459e7071ae85e8E"(ptr align 8 %self) unnamed_addr #0 !dbg !10464 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10470, metadata !DIExpression()), !dbg !10472
  br i1 false, label %bb1, label %bb3, !dbg !10472

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10472, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10472
  br i1 %0, label %bb3, label %bb2, !dbg !10472

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10472, !noundef !18
  %_5 = and i64 %_6, 1, !dbg !10472
  %1 = icmp eq i64 %_5, 1, !dbg !10472
  %2 = zext i1 %1 to i8, !dbg !10472
  store i8 %2, ptr %_0, align 1, !dbg !10472
  br label %bb4, !dbg !10472

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10472
  br label %bb4, !dbg !10472

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10473, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10473
  ret i1 %4, !dbg !10473
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb4c820b24890a69aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10474 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10476, metadata !DIExpression()), !dbg !10478
  br i1 false, label %bb1, label %bb3, !dbg !10478

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10478, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10478
  br i1 %0, label %bb3, label %bb2, !dbg !10478

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10478, !noundef !18
  %_5 = and i64 %_6, 2, !dbg !10478
  %1 = icmp eq i64 %_5, 2, !dbg !10478
  %2 = zext i1 %1 to i8, !dbg !10478
  store i8 %2, ptr %_0, align 1, !dbg !10478
  br label %bb4, !dbg !10478

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10478
  br label %bb4, !dbg !10478

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10479, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10479
  ret i1 %4, !dbg !10479
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hd9a45d65ef0e8ba9E"(ptr align 8 %self) unnamed_addr #0 !dbg !10480 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10482, metadata !DIExpression()), !dbg !10484
  br i1 false, label %bb1, label %bb3, !dbg !10484

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10484, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10484
  br i1 %0, label %bb3, label %bb2, !dbg !10484

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10484, !noundef !18
  %_5 = and i64 %_6, 4, !dbg !10484
  %1 = icmp eq i64 %_5, 4, !dbg !10484
  %2 = zext i1 %1 to i8, !dbg !10484
  store i8 %2, ptr %_0, align 1, !dbg !10484
  br label %bb4, !dbg !10484

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10484
  br label %bb4, !dbg !10484

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10485, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10485
  ret i1 %4, !dbg !10485
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h63722bc7c0e902f3E"(ptr align 8 %self) unnamed_addr #0 !dbg !10486 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10488, metadata !DIExpression()), !dbg !10490
  br i1 false, label %bb1, label %bb3, !dbg !10490

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10490, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10490
  br i1 %0, label %bb3, label %bb2, !dbg !10490

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10490, !noundef !18
  %_5 = and i64 %_6, 8, !dbg !10490
  %1 = icmp eq i64 %_5, 8, !dbg !10490
  %2 = zext i1 %1 to i8, !dbg !10490
  store i8 %2, ptr %_0, align 1, !dbg !10490
  br label %bb4, !dbg !10490

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10490
  br label %bb4, !dbg !10490

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10491, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10491
  ret i1 %4, !dbg !10491
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h771fbcf72c11a57aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10492 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10494, metadata !DIExpression()), !dbg !10496
  br i1 false, label %bb1, label %bb3, !dbg !10496

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10496, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10496
  br i1 %0, label %bb3, label %bb2, !dbg !10496

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10496, !noundef !18
  %_5 = and i64 %_6, 16, !dbg !10496
  %1 = icmp eq i64 %_5, 16, !dbg !10496
  %2 = zext i1 %1 to i8, !dbg !10496
  store i8 %2, ptr %_0, align 1, !dbg !10496
  br label %bb4, !dbg !10496

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10496
  br label %bb4, !dbg !10496

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10497, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10497
  ret i1 %4, !dbg !10497
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb68cd73f44b18339E"(ptr align 8 %self) unnamed_addr #0 !dbg !10498 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10500, metadata !DIExpression()), !dbg !10502
  br i1 false, label %bb1, label %bb3, !dbg !10502

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10502, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10502
  br i1 %0, label %bb3, label %bb2, !dbg !10502

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10502, !noundef !18
  %_5 = and i64 %_6, 32, !dbg !10502
  %1 = icmp eq i64 %_5, 32, !dbg !10502
  %2 = zext i1 %1 to i8, !dbg !10502
  store i8 %2, ptr %_0, align 1, !dbg !10502
  br label %bb4, !dbg !10502

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10502
  br label %bb4, !dbg !10502

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10503, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10503
  ret i1 %4, !dbg !10503
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h25483ee40e50f4e1E"(ptr align 8 %self) unnamed_addr #0 !dbg !10504 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10506, metadata !DIExpression()), !dbg !10508
  br i1 false, label %bb1, label %bb3, !dbg !10508

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10508, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10508
  br i1 %0, label %bb3, label %bb2, !dbg !10508

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10508, !noundef !18
  %_5 = and i64 %_6, 64, !dbg !10508
  %1 = icmp eq i64 %_5, 64, !dbg !10508
  %2 = zext i1 %1 to i8, !dbg !10508
  store i8 %2, ptr %_0, align 1, !dbg !10508
  br label %bb4, !dbg !10508

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10508
  br label %bb4, !dbg !10508

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10509, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10509
  ret i1 %4, !dbg !10509
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h348e89d7aa0d7769E"(ptr align 8 %self) unnamed_addr #0 !dbg !10510 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10512, metadata !DIExpression()), !dbg !10514
  br i1 false, label %bb1, label %bb3, !dbg !10514

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10514, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10514
  br i1 %0, label %bb3, label %bb2, !dbg !10514

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10514, !noundef !18
  %_5 = and i64 %_6, 128, !dbg !10514
  %1 = icmp eq i64 %_5, 128, !dbg !10514
  %2 = zext i1 %1 to i8, !dbg !10514
  store i8 %2, ptr %_0, align 1, !dbg !10514
  br label %bb4, !dbg !10514

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10514
  br label %bb4, !dbg !10514

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10515, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10515
  ret i1 %4, !dbg !10515
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h4ccac4178de072cdE"(ptr align 8 %self) unnamed_addr #0 !dbg !10516 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10518, metadata !DIExpression()), !dbg !10520
  br i1 false, label %bb1, label %bb3, !dbg !10520

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10520, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10520
  br i1 %0, label %bb3, label %bb2, !dbg !10520

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10520, !noundef !18
  %_5 = and i64 %_6, 256, !dbg !10520
  %1 = icmp eq i64 %_5, 256, !dbg !10520
  %2 = zext i1 %1 to i8, !dbg !10520
  store i8 %2, ptr %_0, align 1, !dbg !10520
  br label %bb4, !dbg !10520

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10520
  br label %bb4, !dbg !10520

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10521, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10521
  ret i1 %4, !dbg !10521
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h5d069258c14cbd12E"(ptr align 8 %self) unnamed_addr #0 !dbg !10522 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10524, metadata !DIExpression()), !dbg !10526
  br i1 false, label %bb1, label %bb3, !dbg !10526

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10526, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10526
  br i1 %0, label %bb3, label %bb2, !dbg !10526

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10526, !noundef !18
  %_5 = and i64 %_6, 512, !dbg !10526
  %1 = icmp eq i64 %_5, 512, !dbg !10526
  %2 = zext i1 %1 to i8, !dbg !10526
  store i8 %2, ptr %_0, align 1, !dbg !10526
  br label %bb4, !dbg !10526

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10526
  br label %bb4, !dbg !10526

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10527, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10527
  ret i1 %4, !dbg !10527
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h3e702702858fe5a9E"(ptr align 8 %self) unnamed_addr #0 !dbg !10528 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10530, metadata !DIExpression()), !dbg !10532
  br i1 false, label %bb1, label %bb3, !dbg !10532

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10532, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10532
  br i1 %0, label %bb3, label %bb2, !dbg !10532

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10532, !noundef !18
  %_5 = and i64 %_6, 1024, !dbg !10532
  %1 = icmp eq i64 %_5, 1024, !dbg !10532
  %2 = zext i1 %1 to i8, !dbg !10532
  store i8 %2, ptr %_0, align 1, !dbg !10532
  br label %bb4, !dbg !10532

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10532
  br label %bb4, !dbg !10532

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10533, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10533
  ret i1 %4, !dbg !10533
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h28262fd1750e93d7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10534 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10536, metadata !DIExpression()), !dbg !10538
  br i1 false, label %bb1, label %bb3, !dbg !10538

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10538, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10538
  br i1 %0, label %bb3, label %bb2, !dbg !10538

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10538, !noundef !18
  %_5 = and i64 %_6, 2048, !dbg !10538
  %1 = icmp eq i64 %_5, 2048, !dbg !10538
  %2 = zext i1 %1 to i8, !dbg !10538
  store i8 %2, ptr %_0, align 1, !dbg !10538
  br label %bb4, !dbg !10538

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10538
  br label %bb4, !dbg !10538

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10539, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10539
  ret i1 %4, !dbg !10539
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h4e04a6dd4585b306E"(ptr align 8 %self) unnamed_addr #0 !dbg !10540 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10542, metadata !DIExpression()), !dbg !10544
  br i1 false, label %bb1, label %bb3, !dbg !10544

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10544, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10544
  br i1 %0, label %bb3, label %bb2, !dbg !10544

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10544, !noundef !18
  %_5 = and i64 %_6, 4503599627370496, !dbg !10544
  %1 = icmp eq i64 %_5, 4503599627370496, !dbg !10544
  %2 = zext i1 %1 to i8, !dbg !10544
  store i8 %2, ptr %_0, align 1, !dbg !10544
  br label %bb4, !dbg !10544

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10544
  br label %bb4, !dbg !10544

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10545, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10545
  ret i1 %4, !dbg !10545
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h3fcf4e4b1fe52bf9E"(ptr align 8 %self) unnamed_addr #0 !dbg !10546 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10548, metadata !DIExpression()), !dbg !10550
  br i1 false, label %bb1, label %bb3, !dbg !10550

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10550, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10550
  br i1 %0, label %bb3, label %bb2, !dbg !10550

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10550, !noundef !18
  %_5 = and i64 %_6, 9007199254740992, !dbg !10550
  %1 = icmp eq i64 %_5, 9007199254740992, !dbg !10550
  %2 = zext i1 %1 to i8, !dbg !10550
  store i8 %2, ptr %_0, align 1, !dbg !10550
  br label %bb4, !dbg !10550

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10550
  br label %bb4, !dbg !10550

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10551, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10551
  ret i1 %4, !dbg !10551
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hc235c02ad4d95e22E"(ptr align 8 %self) unnamed_addr #0 !dbg !10552 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10554, metadata !DIExpression()), !dbg !10556
  br i1 false, label %bb1, label %bb3, !dbg !10556

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10556, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10556
  br i1 %0, label %bb3, label %bb2, !dbg !10556

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10556, !noundef !18
  %_5 = and i64 %_6, 18014398509481984, !dbg !10556
  %1 = icmp eq i64 %_5, 18014398509481984, !dbg !10556
  %2 = zext i1 %1 to i8, !dbg !10556
  store i8 %2, ptr %_0, align 1, !dbg !10556
  br label %bb4, !dbg !10556

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10556
  br label %bb4, !dbg !10556

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10557, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10557
  ret i1 %4, !dbg !10557
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517he0f25cb4a2b417c4E"(ptr align 8 %self) unnamed_addr #0 !dbg !10558 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10560, metadata !DIExpression()), !dbg !10562
  br i1 false, label %bb1, label %bb3, !dbg !10562

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10562, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10562
  br i1 %0, label %bb3, label %bb2, !dbg !10562

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10562, !noundef !18
  %_5 = and i64 %_6, 36028797018963968, !dbg !10562
  %1 = icmp eq i64 %_5, 36028797018963968, !dbg !10562
  %2 = zext i1 %1 to i8, !dbg !10562
  store i8 %2, ptr %_0, align 1, !dbg !10562
  br label %bb4, !dbg !10562

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10562
  br label %bb4, !dbg !10562

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10563, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10563
  ret i1 %4, !dbg !10563
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617he61267d8a2715a71E"(ptr align 8 %self) unnamed_addr #0 !dbg !10564 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10566, metadata !DIExpression()), !dbg !10568
  br i1 false, label %bb1, label %bb3, !dbg !10568

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10568, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10568
  br i1 %0, label %bb3, label %bb2, !dbg !10568

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10568, !noundef !18
  %_5 = and i64 %_6, 72057594037927936, !dbg !10568
  %1 = icmp eq i64 %_5, 72057594037927936, !dbg !10568
  %2 = zext i1 %1 to i8, !dbg !10568
  store i8 %2, ptr %_0, align 1, !dbg !10568
  br label %bb4, !dbg !10568

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10568
  br label %bb4, !dbg !10568

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10569, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10569
  ret i1 %4, !dbg !10569
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h12aa493ad6be5aa8E"(ptr align 8 %self) unnamed_addr #0 !dbg !10570 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10572, metadata !DIExpression()), !dbg !10574
  br i1 false, label %bb1, label %bb3, !dbg !10574

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10574, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10574
  br i1 %0, label %bb3, label %bb2, !dbg !10574

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10574, !noundef !18
  %_5 = and i64 %_6, 144115188075855872, !dbg !10574
  %1 = icmp eq i64 %_5, 144115188075855872, !dbg !10574
  %2 = zext i1 %1 to i8, !dbg !10574
  store i8 %2, ptr %_0, align 1, !dbg !10574
  br label %bb4, !dbg !10574

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10574
  br label %bb4, !dbg !10574

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10575, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10575
  ret i1 %4, !dbg !10575
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha8418bc4ac329351E"(ptr align 8 %self) unnamed_addr #0 !dbg !10576 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10578, metadata !DIExpression()), !dbg !10580
  br i1 false, label %bb1, label %bb3, !dbg !10580

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10580, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10580
  br i1 %0, label %bb3, label %bb2, !dbg !10580

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10580, !noundef !18
  %_5 = and i64 %_6, 288230376151711744, !dbg !10580
  %1 = icmp eq i64 %_5, 288230376151711744, !dbg !10580
  %2 = zext i1 %1 to i8, !dbg !10580
  store i8 %2, ptr %_0, align 1, !dbg !10580
  br label %bb4, !dbg !10580

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10580
  br label %bb4, !dbg !10580

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10581, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10581
  ret i1 %4, !dbg !10581
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h327c44d2eaf97953E"(ptr align 8 %self) unnamed_addr #0 !dbg !10582 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10584, metadata !DIExpression()), !dbg !10586
  br i1 false, label %bb1, label %bb3, !dbg !10586

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10586, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10586
  br i1 %0, label %bb3, label %bb2, !dbg !10586

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10586, !noundef !18
  %_5 = and i64 %_6, 576460752303423488, !dbg !10586
  %1 = icmp eq i64 %_5, 576460752303423488, !dbg !10586
  %2 = zext i1 %1 to i8, !dbg !10586
  store i8 %2, ptr %_0, align 1, !dbg !10586
  br label %bb4, !dbg !10586

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10586
  br label %bb4, !dbg !10586

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10587, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10587
  ret i1 %4, !dbg !10587
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h81869ecb02db6180E"(ptr align 8 %self) unnamed_addr #0 !dbg !10588 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10590, metadata !DIExpression()), !dbg !10592
  br i1 false, label %bb1, label %bb3, !dbg !10592

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10592, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10592
  br i1 %0, label %bb3, label %bb2, !dbg !10592

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10592, !noundef !18
  %_5 = and i64 %_6, 1152921504606846976, !dbg !10592
  %1 = icmp eq i64 %_5, 1152921504606846976, !dbg !10592
  %2 = zext i1 %1 to i8, !dbg !10592
  store i8 %2, ptr %_0, align 1, !dbg !10592
  br label %bb4, !dbg !10592

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10592
  br label %bb4, !dbg !10592

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10593, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10593
  ret i1 %4, !dbg !10593
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hadd2a3f8b4fe8af6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10594 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10596, metadata !DIExpression()), !dbg !10598
  br i1 false, label %bb1, label %bb3, !dbg !10598

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10598, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10598
  br i1 %0, label %bb3, label %bb2, !dbg !10598

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10598, !noundef !18
  %_5 = and i64 %_6, 2305843009213693952, !dbg !10598
  %1 = icmp eq i64 %_5, 2305843009213693952, !dbg !10598
  %2 = zext i1 %1 to i8, !dbg !10598
  store i8 %2, ptr %_0, align 1, !dbg !10598
  br label %bb4, !dbg !10598

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10598
  br label %bb4, !dbg !10598

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10599, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10599
  ret i1 %4, !dbg !10599
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h51ae97606096866fE"(ptr align 8 %self) unnamed_addr #0 !dbg !10600 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10602, metadata !DIExpression()), !dbg !10604
  br i1 false, label %bb1, label %bb3, !dbg !10604

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10604, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10604
  br i1 %0, label %bb3, label %bb2, !dbg !10604

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10604, !noundef !18
  %_5 = and i64 %_6, 4611686018427387904, !dbg !10604
  %1 = icmp eq i64 %_5, 4611686018427387904, !dbg !10604
  %2 = zext i1 %1 to i8, !dbg !10604
  store i8 %2, ptr %_0, align 1, !dbg !10604
  br label %bb4, !dbg !10604

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10604
  br label %bb4, !dbg !10604

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10605, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10605
  ret i1 %4, !dbg !10605
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h6cbf547ff546e446E"(ptr align 8 %self) unnamed_addr #0 !dbg !10606 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10608, metadata !DIExpression()), !dbg !10610
  br i1 false, label %bb1, label %bb3, !dbg !10610

bb1:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10610, !noundef !18
  %0 = icmp eq i64 %_4, 0, !dbg !10610
  br i1 %0, label %bb3, label %bb2, !dbg !10610

bb3:                                              ; preds = %bb1, %start
  %_6 = load i64, ptr %self, align 8, !dbg !10610, !noundef !18
  %_5 = and i64 %_6, -9223372036854775808, !dbg !10610
  %1 = icmp eq i64 %_5, -9223372036854775808, !dbg !10610
  %2 = zext i1 %1 to i8, !dbg !10610
  store i8 %2, ptr %_0, align 1, !dbg !10610
  br label %bb4, !dbg !10610

bb2:                                              ; preds = %bb1
  store i8 0, ptr %_0, align 1, !dbg !10610
  br label %bb4, !dbg !10610

bb4:                                              ; preds = %bb3, %bb2
  %3 = load i8, ptr %_0, align 1, !dbg !10611, !range !777, !noundef !18
  %4 = trunc i8 %3 to i1, !dbg !10611
  ret i1 %4, !dbg !10611
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hfdcac3f0bc46b0eeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !10612 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10618, metadata !DIExpression()), !dbg !10620
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10619, metadata !DIExpression()), !dbg !10620
  %_4 = load i8, ptr %self, align 1, !dbg !10620, !range !1068, !noundef !18
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10620

bb2:                                              ; preds = %start
  unreachable, !dbg !10620

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10620
  store ptr @alloc_ed571738fca5c0da22b89e04bb9ebe9a, ptr %0, align 8, !dbg !10620
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10620
  store i64 5, ptr %1, align 8, !dbg !10620
  br label %bb6, !dbg !10621

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10620
  store ptr @alloc_1f0cb997af4f3e81a37f09e897bba0b3, ptr %2, align 8, !dbg !10620
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10620
  store i64 5, ptr %3, align 8, !dbg !10620
  br label %bb6, !dbg !10621

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10620
  store ptr @alloc_e85c31827ed554be766c198415c741b5, ptr %4, align 8, !dbg !10620
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10620
  store i64 5, ptr %5, align 8, !dbg !10620
  br label %bb6, !dbg !10621

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10620
  store ptr @alloc_2b7001d9e7e041cffc3e8ea213d6350c, ptr %6, align 8, !dbg !10620
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10620
  store i64 5, ptr %7, align 8, !dbg !10620
  br label %bb6, !dbg !10621

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10620
  %9 = load ptr, ptr %8, align 8, !dbg !10620, !nonnull !18, !align !2114, !noundef !18
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10620
  %11 = load i64, ptr %10, align 8, !dbg !10620, !noundef !18
; call core::fmt::Formatter::write_str
  %_0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10620
  ret i1 %_0, !dbg !10622
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h21f7f70325052013E"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17h91639042aeeb9621E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17hbc603be54a0b25f9E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hd234c40214b86a5bE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h8f68270a7a8e5139E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h55e41ffa0a34162dE(ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17heb52bce54d8bca08E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h4d371bb507c9038cE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h993b31f9a203eab9E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h61905abb65fdf3a4E"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17h7c3b1a7d9368f16cE(ptr align 8, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.ctpop.i64(i64) #2

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17h696725fc4a4d0c2eE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17h729033aa2c51695aE(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17heae65636ed082746E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") align 8, ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h7b471c336c5283ebE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h10495ca45c63f0e3E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17had1f364f6fe6ae4cE(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hec3c6fc509b226a3E"(i64, i64) unnamed_addr #0

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h75c67a4f07051edfE"() unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite)
declare void @llvm.assume(i1 noundef) #6

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17h866cbd36ab0d2ce0E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") align 8, ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h19091fb52ad889d6E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h40953445fbbd3157E(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hde8f93715d9c900cE(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17ha49e1f234b8b4c14E(i64, i64, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17hbd865ba37b90fa07E(ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf481f9cf0a083e8aE"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9c41493ef6fd2f0aE"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h2d49a97723ae5b7cE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hb9e9c3bec6f19e5eE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h2072ddc3a0f61fe1E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17hbb37243d014a3563E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h15a9988bbe6d04ceE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h0b2dfc69df54ccf1E"(ptr align 4, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #6 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { memory(inaccessiblemem: readwrite) }

!llvm.module.flags = !{!287, !288, !289}
!llvm.ident = !{!290}
!llvm.dbg.cu = !{!291}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !18, identifier: "7fe89d2fe736c707e693e3f883a85c9c")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !13, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !15, templateParams: !18, identifier: "38c2b732db928fc4222b1757c0be45b")
!13 = !DINamespace(name: "addr", scope: !14)
!14 = !DINamespace(name: "x86_64", scope: null)
!15 = !{!16}
!16 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPublic)
!17 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!18 = !{}
!19 = !DIGlobalVariableExpression(var: !20, expr: !DIExpression())
!20 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !21, isLocal: true, isDefinition: true)
!21 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !22, vtableHolder: !27, templateParams: !18, identifier: "79cea1cd2b58d55db78f70a2cabc5764")
!22 = !{!23, !24, !25, !26}
!23 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !21, file: !2, baseType: !6, size: 64, align: 64)
!24 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !21, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!25 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !21, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!26 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !21, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!27 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !28, file: !2, size: 384, align: 64, flags: DIFlagPublic, elements: !30, templateParams: !18, identifier: "5c0bf663e13aed18b42e27881fea807c")
!28 = !DINamespace(name: "fmt", scope: !29)
!29 = !DINamespace(name: "core", scope: null)
!30 = !{!31, !43, !95}
!31 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !27, file: !2, baseType: !32, size: 128, align: 64, flags: DIFlagPrivate)
!32 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !33, templateParams: !18, identifier: "d76b83877ddcb5cca61caf6bdca727ac")
!33 = !{!34, !42}
!34 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !32, file: !2, baseType: !35, size: 64, align: 64)
!35 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !36, size: 64, align: 64, dwarfAddressSpace: 0)
!36 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !37, templateParams: !18, identifier: "857c99401054bcaa39f98e6e0c6d74b")
!37 = !{!38, !41}
!38 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !36, file: !2, baseType: !39, size: 64, align: 64)
!39 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !40, size: 64, align: 64, dwarfAddressSpace: 0)
!40 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!41 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !36, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!42 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !32, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!43 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !27, file: !2, baseType: !44, size: 128, align: 64, offset: 256, flags: DIFlagPrivate)
!44 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::Placeholder]>", scope: !45, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !46, templateParams: !18, identifier: "256519899e0672ceeaebd48b858206cf")
!45 = !DINamespace(name: "option", scope: !29)
!46 = !{!47}
!47 = !DICompositeType(tag: DW_TAG_variant_part, scope: !44, file: !2, size: 128, align: 64, elements: !48, templateParams: !18, identifier: "aaa58002f4dea8efe61b6767ac33fc37", discriminator: !94)
!48 = !{!49, !90}
!49 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !47, file: !2, baseType: !50, size: 128, align: 64, extraData: i128 0)
!50 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !44, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, templateParams: !51, identifier: "776c1da22c7af6ba33782f68a1b8e37a")
!51 = !{!52}
!52 = !DITemplateTypeParameter(name: "T", type: !53)
!53 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Placeholder]", file: !2, size: 128, align: 64, elements: !54, templateParams: !18, identifier: "24318146e6c8bdc87822ff535a36a389")
!54 = !{!55, !89}
!55 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !53, file: !2, baseType: !56, size: 64, align: 64)
!56 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !57, size: 64, align: 64, dwarfAddressSpace: 0)
!57 = !DICompositeType(tag: DW_TAG_structure_type, name: "Placeholder", scope: !58, file: !2, size: 448, align: 64, flags: DIFlagPublic, elements: !59, templateParams: !18, identifier: "73ebe3f20ae5650b90547dad65385e3c")
!58 = !DINamespace(name: "rt", scope: !28)
!59 = !{!60, !61, !63, !70, !72, !88}
!60 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !57, file: !2, baseType: !9, size: 64, align: 64, offset: 256, flags: DIFlagPublic)
!61 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !57, file: !2, baseType: !62, size: 32, align: 32, offset: 320, flags: DIFlagPublic)
!62 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!63 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !57, file: !2, baseType: !64, size: 8, align: 8, offset: 384, flags: DIFlagPublic)
!64 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !58, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !65)
!65 = !{!66, !67, !68, !69}
!66 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!67 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!68 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!69 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!70 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !57, file: !2, baseType: !71, size: 32, align: 32, offset: 352, flags: DIFlagPublic)
!71 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!72 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !57, file: !2, baseType: !73, size: 128, align: 64, flags: DIFlagPublic)
!73 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !58, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !74, templateParams: !18, identifier: "96b697dd48c62362a4fdd24d145e624f")
!74 = !{!75}
!75 = !DICompositeType(tag: DW_TAG_variant_part, scope: !73, file: !2, size: 128, align: 64, elements: !76, templateParams: !18, identifier: "6e17592290dd2b61d78d715af0a82ca", discriminator: !87)
!76 = !{!77, !81, !85}
!77 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !75, file: !2, baseType: !78, size: 128, align: 64, extraData: i128 0)
!78 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !73, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !79, templateParams: !18, identifier: "7f7125ee2c7058ca1284ed65477ee4b9")
!79 = !{!80}
!80 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !78, file: !2, baseType: !9, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!81 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !75, file: !2, baseType: !82, size: 128, align: 64, extraData: i128 1)
!82 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !73, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !83, templateParams: !18, identifier: "8694fa46b6182d73a7ccc4f5e1fc1992")
!83 = !{!84}
!84 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !82, file: !2, baseType: !9, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!85 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !75, file: !2, baseType: !86, size: 128, align: 64, extraData: i128 2)
!86 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !73, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, identifier: "a1add839f51aefefecdce3df6110b61f")
!87 = !DIDerivedType(tag: DW_TAG_member, scope: !73, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!88 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !57, file: !2, baseType: !73, size: 128, align: 64, offset: 128, flags: DIFlagPublic)
!89 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !53, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!90 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !47, file: !2, baseType: !91, size: 128, align: 64)
!91 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !44, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !92, templateParams: !51, identifier: "f965b304662f282235bb5dc25f3fae0f")
!92 = !{!93}
!93 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !91, file: !2, baseType: !53, size: 128, align: 64, flags: DIFlagPublic)
!94 = !DIDerivedType(tag: DW_TAG_member, scope: !44, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !27, file: !2, baseType: !96, size: 128, align: 64, offset: 128, flags: DIFlagPrivate)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Argument]", file: !2, size: 128, align: 64, elements: !97, templateParams: !18, identifier: "5bf4e31e3e4aabcd62e5de24a0ef4aed")
!97 = !{!98, !160}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !96, file: !2, baseType: !99, size: 64, align: 64)
!99 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !100, size: 64, align: 64, dwarfAddressSpace: 0)
!100 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !58, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !101, templateParams: !18, identifier: "1a5e8fdf028d4c811a277b23bd1a7ccd")
!101 = !{!102, !106}
!102 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !100, file: !2, baseType: !103, size: 64, align: 64, flags: DIFlagPrivate)
!103 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::rt::{extern#0}::Opaque", baseType: !104, size: 64, align: 64, dwarfAddressSpace: 0)
!104 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !105, file: !2, align: 8, elements: !18, identifier: "fffd88202d364d3dc6423c86977eda88")
!105 = !DINamespace(name: "{extern#0}", scope: !58)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !100, file: !2, baseType: !107, size: 64, align: 64, offset: 64, flags: DIFlagPrivate)
!107 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::rt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !108, size: 64, align: 64, dwarfAddressSpace: 0)
!108 = !DISubroutineType(types: !109)
!109 = !{!110, !103, !128}
!110 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !111, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !112, templateParams: !18, identifier: "27f960845886d02861ac4e7842c7e3a5")
!111 = !DINamespace(name: "result", scope: !29)
!112 = !{!113}
!113 = !DICompositeType(tag: DW_TAG_variant_part, scope: !110, file: !2, size: 8, align: 8, elements: !114, templateParams: !18, identifier: "66d489f599415104a0443264f219183e", discriminator: !127)
!114 = !{!115, !123}
!115 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !113, file: !2, baseType: !116, size: 8, align: 8, extraData: i128 0)
!116 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !110, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !117, templateParams: !119, identifier: "32d59cf74d9b6f653b9b9bdadad679d3")
!117 = !{!118}
!118 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !116, file: !2, baseType: !7, align: 8, offset: 8, flags: DIFlagPublic)
!119 = !{!120, !121}
!120 = !DITemplateTypeParameter(name: "T", type: !7)
!121 = !DITemplateTypeParameter(name: "E", type: !122)
!122 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !28, file: !2, align: 8, flags: DIFlagPublic, elements: !18, identifier: "51fe0299a3d4a0f45904895a145dce6f")
!123 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !113, file: !2, baseType: !124, size: 8, align: 8, extraData: i128 1)
!124 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !110, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !125, templateParams: !119, identifier: "c5badd8093158a69d1e378abd358f888")
!125 = !{!126}
!126 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !124, file: !2, baseType: !122, align: 8, offset: 8, flags: DIFlagPublic)
!127 = !DIDerivedType(tag: DW_TAG_member, scope: !110, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!128 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !129, size: 64, align: 64, dwarfAddressSpace: 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !28, file: !2, size: 512, align: 64, flags: DIFlagPublic, elements: !130, templateParams: !18, identifier: "fc8c5174fb3e28559b9f8ae49cb7e953")
!130 = !{!131, !132, !133, !134, !148, !149}
!131 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !129, file: !2, baseType: !71, size: 32, align: 32, offset: 416, flags: DIFlagPrivate)
!132 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !129, file: !2, baseType: !62, size: 32, align: 32, offset: 384, flags: DIFlagPrivate)
!133 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !129, file: !2, baseType: !64, size: 8, align: 8, offset: 448, flags: DIFlagPrivate)
!134 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !129, file: !2, baseType: !135, size: 128, align: 64, flags: DIFlagPrivate)
!135 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !45, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !136, templateParams: !18, identifier: "c533b5fb51e1e1ac761f959533d6bfff")
!136 = !{!137}
!137 = !DICompositeType(tag: DW_TAG_variant_part, scope: !135, file: !2, size: 128, align: 64, elements: !138, templateParams: !18, identifier: "6e5d37d4dda7b1d279317f623e9d50c", discriminator: !147)
!138 = !{!139, !143}
!139 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !137, file: !2, baseType: !140, size: 128, align: 64, extraData: i128 0)
!140 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !135, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, templateParams: !141, identifier: "ae81ebe2a9866af8df117bed47adaee")
!141 = !{!142}
!142 = !DITemplateTypeParameter(name: "T", type: !9)
!143 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !137, file: !2, baseType: !144, size: 128, align: 64, extraData: i128 1)
!144 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !135, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !145, templateParams: !141, identifier: "a581ef88bb755022340fa98600955727")
!145 = !{!146}
!146 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !144, file: !2, baseType: !9, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!147 = !DIDerivedType(tag: DW_TAG_member, scope: !135, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!148 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !129, file: !2, baseType: !135, size: 128, align: 64, offset: 128, flags: DIFlagPrivate)
!149 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !129, file: !2, baseType: !150, size: 128, align: 64, offset: 256, flags: DIFlagPrivate)
!150 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !151, templateParams: !18, identifier: "6607f9b055c62ce71a6a286c8014df9")
!151 = !{!152, !155}
!152 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !150, file: !2, baseType: !153, size: 64, align: 64)
!153 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !154, size: 64, align: 64, dwarfAddressSpace: 0)
!154 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !18, identifier: "e54d2d913ff56dbcd50e7c95a4cf29a")
!155 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !150, file: !2, baseType: !156, size: 64, align: 64, offset: 64)
!156 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !157, size: 64, align: 64, dwarfAddressSpace: 0)
!157 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !158)
!158 = !{!159}
!159 = !DISubrange(count: 3, lowerBound: 0)
!160 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !96, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!161 = !DIGlobalVariableExpression(var: !162, expr: !DIExpression())
!162 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !163, isLocal: true, isDefinition: true)
!163 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !164, vtableHolder: !169, templateParams: !18, identifier: "cc4d06a836eb85b751048971eb6e8389")
!164 = !{!165, !166, !167, !168}
!165 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !163, file: !2, baseType: !6, size: 64, align: 64)
!166 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !163, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !163, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!168 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !163, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!169 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!170 = !DIGlobalVariableExpression(var: !171, expr: !DIExpression())
!171 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !172, isLocal: true, isDefinition: true)
!172 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !173, vtableHolder: !178, templateParams: !18, identifier: "e87765898b81caf871af9c549f47ceaf")
!173 = !{!174, !175, !176, !177}
!174 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !172, file: !2, baseType: !6, size: 64, align: 64)
!175 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !172, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!176 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !172, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!177 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !172, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!178 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !14, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !179)
!179 = !{!180, !181, !182, !183}
!180 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!181 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!182 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!183 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!184 = !DIGlobalVariableExpression(var: !185, expr: !DIExpression())
!185 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !186, isLocal: true, isDefinition: true)
!186 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !187, vtableHolder: !192, templateParams: !18, identifier: "2247713a9470b8cb150dd913a592e9df")
!187 = !{!188, !189, !190, !191}
!188 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !186, file: !2, baseType: !6, size: 64, align: 64)
!189 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !186, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!190 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !186, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!191 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !186, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!192 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !13, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !193, templateParams: !18, identifier: "e2f5a87bae0862b07d53d947247abc30")
!193 = !{!194}
!194 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !192, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!195 = !DIGlobalVariableExpression(var: !196, expr: !DIExpression())
!196 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !197, isLocal: true, isDefinition: true)
!197 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !198, vtableHolder: !17, templateParams: !18, identifier: "b9b0cb319a7d463144fc74516180638a")
!198 = !{!199, !200, !201, !202}
!199 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !197, file: !2, baseType: !6, size: 64, align: 64)
!200 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !197, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!201 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !197, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!202 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !197, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!203 = !DIGlobalVariableExpression(var: !204, expr: !DIExpression())
!204 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !205, isLocal: true, isDefinition: true)
!205 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !206, vtableHolder: !211, templateParams: !18, identifier: "9dc1a3e0e69f4079c636470b4625b901")
!206 = !{!207, !208, !209, !210}
!207 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !205, file: !2, baseType: !6, size: 64, align: 64)
!208 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !205, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!209 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !205, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!210 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !205, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!211 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !212, file: !2, size: 64, align: 64, flags: DIFlagProtected, elements: !216, templateParams: !18, identifier: "22315ae3ec40c7e98e412a636774ddc7")
!212 = !DINamespace(name: "fmt", scope: !213)
!213 = !DINamespace(name: "{impl#11}", scope: !214)
!214 = !DINamespace(name: "idt", scope: !215)
!215 = !DINamespace(name: "structures", scope: !14)
!216 = !{!217}
!217 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !211, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagProtected)
!218 = !DIGlobalVariableExpression(var: !219, expr: !DIExpression())
!219 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !220, isLocal: true, isDefinition: true)
!220 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !221, vtableHolder: !226, templateParams: !18, identifier: "ad33a4b560891dcb9ee705ba28e17c27")
!221 = !{!222, !223, !224, !225}
!222 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !220, file: !2, baseType: !6, size: 64, align: 64)
!223 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !220, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!224 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !220, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!225 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !220, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!226 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!227 = !DIGlobalVariableExpression(var: !228, expr: !DIExpression())
!228 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !229, isLocal: true, isDefinition: true)
!229 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !230, vtableHolder: !235, templateParams: !18, identifier: "17c3fee8f9a7c95bd45ba8925f5d03e0")
!230 = !{!231, !232, !233, !234}
!231 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !229, file: !2, baseType: !6, size: 64, align: 64)
!232 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !229, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!233 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !229, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!234 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !229, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!235 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !214, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !236)
!236 = !{!237, !238, !239}
!237 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!238 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!239 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!240 = !DIGlobalVariableExpression(var: !241, expr: !DIExpression())
!241 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h79acb89758374ccbE", scope: !242, file: !244, line: 486, type: !245, isLocal: true, isDefinition: true, align: 64)
!242 = !DINamespace(name: "mapper", scope: !243)
!243 = !DINamespace(name: "paging", scope: !215)
!244 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!245 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !45, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !246, templateParams: !18, identifier: "fb6e848b587e2eacfb7d54128697c6c8")
!246 = !{!247}
!247 = !DICompositeType(tag: DW_TAG_variant_part, scope: !245, file: !2, size: 128, align: 64, elements: !248, templateParams: !18, identifier: "2a80dde7af0a67beb3f838c34ef0167a", discriminator: !263)
!248 = !{!249, !259}
!249 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !247, file: !2, baseType: !250, size: 128, align: 64, extraData: i128 0)
!250 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !245, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, templateParams: !251, identifier: "ca2efa719dcba64edbc2893672286251")
!251 = !{!252}
!252 = !DITemplateTypeParameter(name: "T", type: !253)
!253 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !254, templateParams: !18, identifier: "f1bc21d87721e00a3d64028fc16fe047")
!254 = !{!255, !258}
!255 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !253, file: !2, baseType: !256, size: 64, align: 64)
!256 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !257, size: 64, align: 64, dwarfAddressSpace: 0)
!257 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !18, identifier: "fb1e062ba969d967881f1fbe19b13c3")
!258 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !253, file: !2, baseType: !156, size: 64, align: 64, offset: 64)
!259 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !247, file: !2, baseType: !260, size: 128, align: 64)
!260 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !245, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !261, templateParams: !251, identifier: "d8e6fca3af93bc5351c9b128744a919c")
!261 = !{!262}
!262 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !260, file: !2, baseType: !253, size: 128, align: 64, flags: DIFlagPublic)
!263 = !DIDerivedType(tag: DW_TAG_member, scope: !245, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!264 = !DIGlobalVariableExpression(var: !265, expr: !DIExpression())
!265 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !266, isLocal: true, isDefinition: true)
!266 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !267, vtableHolder: !272, templateParams: !18, identifier: "682fda7736fea697ed287b5aa9f90c25")
!267 = !{!268, !269, !270, !271}
!268 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !266, file: !2, baseType: !6, size: 64, align: 64)
!269 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !266, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!270 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !266, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!271 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !266, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!272 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !13, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !273, templateParams: !18, identifier: "d97ed7eebad9cd9cd9ff98a7846cb7f0")
!273 = !{!274}
!274 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !272, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!275 = !DIGlobalVariableExpression(var: !276, expr: !DIExpression())
!276 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !277, isLocal: true, isDefinition: true)
!277 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !278, vtableHolder: !283, templateParams: !18, identifier: "48669d8390386e186996b4a7fa5efad8")
!278 = !{!279, !280, !281, !282}
!279 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !277, file: !2, baseType: !6, size: 64, align: 64)
!280 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !277, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!281 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !277, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!282 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !277, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!283 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !284, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !285, templateParams: !18, identifier: "e46e1a397618028dbcdb145c9ff2ccc2")
!284 = !DINamespace(name: "page_table", scope: !243)
!285 = !{!286}
!286 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !283, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!287 = !{i32 8, !"PIC Level", i32 2}
!288 = !{i32 2, !"Dwarf Version", i32 4}
!289 = !{i32 2, !"Debug Info Version", i32 3}
!290 = !{!"rustc version 1.77.0-nightly (bf8716f1c 2023-12-24)"}
!291 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !292, producer: "clang LLVM (rustc version 1.77.0-nightly (bf8716f1c 2023-12-24))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !293, globals: !333, splitDebugInlining: false, nameTableKind: None)
!292 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs/@/x86_64.4333146a342224ae-cgu.0", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10")
!293 = !{!64, !178, !235, !294, !302, !308, !312, !318, !322, !327}
!294 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !295, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !297)
!295 = !DINamespace(name: "debug", scope: !296)
!296 = !DINamespace(name: "registers", scope: !14)
!297 = !{!298, !299, !300, !301}
!298 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!299 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!300 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!301 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!302 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !295, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !303)
!303 = !{!304, !305, !306, !307}
!304 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!305 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!306 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!307 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!308 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !284, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !309)
!309 = !{!310, !311}
!310 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!311 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!312 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !295, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !313)
!313 = !{!314, !315, !316, !317}
!314 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!315 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!316 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!317 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!318 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !242, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !319)
!319 = !{!320, !321}
!320 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!321 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!322 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !323, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !324)
!323 = !DINamespace(name: "recursive_page_table", scope: !242)
!324 = !{!325, !326}
!325 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!326 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!327 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !284, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagEnumClass, elements: !328)
!328 = !{!329, !330, !331, !332}
!329 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!330 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!331 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!332 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!333 = !{!0, !19, !161, !170, !184, !195, !203, !218, !227, !240, !264, !275}
!334 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h844d64cc2dcd6b53E", scope: !336, file: !335, line: 1957, type: !337, scopeLine: 1957, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !424, retainedNodes: !420)
!335 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "9e7b75310a6466c2d8a21cc01e7dba18")
!336 = !DINamespace(name: "{impl#27}", scope: !111)
!337 = !DISubroutineType(types: !338)
!338 = !{!339, !394, !412}
!339 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !111, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !340, templateParams: !18, identifier: "cc9d4cd6d723d8debfc24633fa22e79")
!340 = !{!341}
!341 = !DICompositeType(tag: DW_TAG_variant_part, scope: !339, file: !2, size: 192, align: 64, elements: !342, templateParams: !18, identifier: "9fcea7ec90da190f958dd68e577b6dfb", discriminator: !393)
!342 = !{!343, !389}
!343 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !341, file: !2, baseType: !344, size: 192, align: 64, extraData: i128 0)
!344 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !339, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !345, templateParams: !373, identifier: "117ea6d6c5f9028d30009e052891ba12")
!345 = !{!346}
!346 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !344, file: !2, baseType: !347, size: 128, align: 64, offset: 64, flags: DIFlagPublic)
!347 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !348, templateParams: !18, identifier: "ddd52bfacee90cbaa6f3ff4abe03739e")
!348 = !{!349, !365}
!349 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !347, file: !2, baseType: !350, size: 64, align: 64)
!350 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !351, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !352, templateParams: !363, identifier: "1fd5d61f60a0e7395827d72e9853bcb3")
!351 = !DINamespace(name: "frame", scope: !243)
!352 = !{!353, !354}
!353 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !350, file: !2, baseType: !272, size: 64, align: 64, flags: DIFlagProtected)
!354 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !350, file: !2, baseType: !355, align: 8, offset: 64, flags: DIFlagPrivate)
!355 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !357, identifier: "dfb1af0e7f6596537e1af5cefc6f3234")
!356 = !DINamespace(name: "marker", scope: !29)
!357 = !{!358}
!358 = !DITemplateTypeParameter(name: "T", type: !359)
!359 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !360, file: !2, align: 8, flags: DIFlagPublic, elements: !361, templateParams: !18, identifier: "146d7732dc541407794ff1d616772a1")
!360 = !DINamespace(name: "page", scope: !243)
!361 = !{!362}
!362 = !DICompositeType(tag: DW_TAG_variant_part, scope: !359, file: !2, align: 8, elements: !18, identifier: "da9e09475336764422d5241090a950cf")
!363 = !{!364}
!364 = !DITemplateTypeParameter(name: "S", type: !359)
!365 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !347, file: !2, baseType: !366, size: 64, align: 64, offset: 64)
!366 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !242, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !367, templateParams: !363, identifier: "9730574daf793f6e182efeb5ddc6f75e")
!367 = !{!368}
!368 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !366, file: !2, baseType: !369, size: 64, align: 64, flags: DIFlagPrivate)
!369 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !360, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !370, templateParams: !363, identifier: "c43bc3410ea34d8921b7cf538ea196d4")
!370 = !{!371, !372}
!371 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !369, file: !2, baseType: !192, size: 64, align: 64, flags: DIFlagPrivate)
!372 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !369, file: !2, baseType: !355, align: 8, offset: 64, flags: DIFlagPrivate)
!373 = !{!374, !375}
!374 = !DITemplateTypeParameter(name: "T", type: !347)
!375 = !DITemplateTypeParameter(name: "E", type: !376)
!376 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !242, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !377, templateParams: !18, identifier: "c1e2023685d16f13bcb8b78149630721")
!377 = !{!378}
!378 = !DICompositeType(tag: DW_TAG_variant_part, scope: !376, file: !2, size: 128, align: 64, elements: !379, templateParams: !18, identifier: "6048a8ee5582a6ca5175b0d9a5ec8bfb", discriminator: !388)
!379 = !{!380, !382, !384}
!380 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !378, file: !2, baseType: !381, size: 128, align: 64, extraData: i128 0)
!381 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !376, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, identifier: "2317cdec9c3d60973f03db8c8bc535a1")
!382 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !378, file: !2, baseType: !383, size: 128, align: 64, extraData: i128 1)
!383 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !376, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, identifier: "d8dd5f1b5bf570b465d9ad63b4f5d3ba")
!384 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !378, file: !2, baseType: !385, size: 128, align: 64, extraData: i128 2)
!385 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !376, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !386, templateParams: !18, identifier: "54ab1e9cd76943e5ed6300631cf9b931")
!386 = !{!387}
!387 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !385, file: !2, baseType: !272, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!388 = !DIDerivedType(tag: DW_TAG_member, scope: !376, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!389 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !341, file: !2, baseType: !390, size: 192, align: 64, extraData: i128 1)
!390 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !339, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !391, templateParams: !373, identifier: "5a01ae7d068433f878f52afc513a28e8")
!391 = !{!392}
!392 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !390, file: !2, baseType: !376, size: 128, align: 64, offset: 64, flags: DIFlagPublic)
!393 = !DIDerivedType(tag: DW_TAG_member, scope: !339, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!394 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !395, templateParams: !18, identifier: "5f4c2676c41d91b657292e52332b2f74")
!395 = !{!396}
!396 = !DICompositeType(tag: DW_TAG_variant_part, scope: !394, file: !2, size: 128, align: 64, elements: !397, templateParams: !18, identifier: "5904095ed2c3d42c6f609d3f39723258")
!397 = !{!398, !408}
!398 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !396, file: !2, baseType: !399, size: 128, align: 64)
!399 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !394, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !400, templateParams: !406, identifier: "eb698e1c093e6cfac18a423775c9b90")
!400 = !{!401}
!401 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !399, file: !2, baseType: !402, align: 8, flags: DIFlagPublic)
!402 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !403, file: !2, align: 8, flags: DIFlagPublic, elements: !404, templateParams: !18, identifier: "245f21ff7a9b6927717507d68e4319cb")
!403 = !DINamespace(name: "convert", scope: !29)
!404 = !{!405}
!405 = !DICompositeType(tag: DW_TAG_variant_part, scope: !402, file: !2, align: 8, elements: !18, identifier: "687d5cf5e4af6afdd42501ce35a0d623")
!406 = !{!407, !375}
!407 = !DITemplateTypeParameter(name: "T", type: !402)
!408 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !396, file: !2, baseType: !409, size: 128, align: 64)
!409 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !394, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !410, templateParams: !406, identifier: "8ef23df2207aaecee7a2d2fb178ed66b")
!410 = !{!411}
!411 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !409, file: !2, baseType: !376, size: 128, align: 64, flags: DIFlagPublic)
!412 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !413, size: 64, align: 64, dwarfAddressSpace: 0)
!413 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !414, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !416, templateParams: !18, identifier: "a313c32de3a8c9bc539767ad1b1d23fa")
!414 = !DINamespace(name: "location", scope: !415)
!415 = !DINamespace(name: "panic", scope: !29)
!416 = !{!417, !418, !419}
!417 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !413, file: !2, baseType: !36, size: 128, align: 64, flags: DIFlagPrivate)
!418 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !413, file: !2, baseType: !71, size: 32, align: 32, offset: 128, flags: DIFlagPrivate)
!419 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !413, file: !2, baseType: !71, size: 32, align: 32, offset: 160, flags: DIFlagPrivate)
!420 = !{!421, !422}
!421 = !DILocalVariable(name: "residual", arg: 1, scope: !334, file: !335, line: 1957, type: !394)
!422 = !DILocalVariable(name: "e", scope: !423, file: !335, line: 1959, type: !376, align: 8)
!423 = distinct !DILexicalBlock(scope: !334, file: !335, line: 1959, column: 13)
!424 = !{!374, !375, !425}
!425 = !DITemplateTypeParameter(name: "F", type: !376)
!426 = !DILocation(line: 1957, column: 22, scope: !334)
!427 = !DILocation(line: 1959, column: 17, scope: !334)
!428 = !{i64 0, i64 3}
!429 = !DILocation(line: 1959, column: 17, scope: !423)
!430 = !DILocalVariable(name: "t", arg: 1, scope: !431, file: !432, line: 766, type: !376)
!431 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h88f80df2f6f374c3E", scope: !433, file: !432, line: 766, type: !434, scopeLine: 766, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !437, retainedNodes: !436)
!432 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "42846d055f67fc97bf276e58c4167411")
!433 = !DINamespace(name: "{impl#4}", scope: !403)
!434 = !DISubroutineType(types: !435)
!435 = !{!376, !376}
!436 = !{!430}
!437 = !{!438}
!438 = !DITemplateTypeParameter(name: "T", type: !376)
!439 = !DILocation(line: 766, column: 13, scope: !431, inlinedAt: !440)
!440 = distinct !DILocation(line: 1959, column: 27, scope: !423)
!441 = !DILocation(line: 768, column: 6, scope: !431, inlinedAt: !440)
!442 = !DILocation(line: 1959, column: 27, scope: !423)
!443 = !DILocation(line: 1959, column: 23, scope: !423)
!444 = !DILocation(line: 1961, column: 6, scope: !334)
!445 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h9a5e04ac0dc09f02E", scope: !336, file: !335, line: 1957, type: !446, scopeLine: 1957, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !490, retainedNodes: !486)
!446 = !DISubroutineType(types: !447)
!447 = !{!448, !394, !412}
!448 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !111, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !449, templateParams: !18, identifier: "fbfabcee4b672210f88e7235937ab164")
!449 = !{!450}
!450 = !DICompositeType(tag: DW_TAG_variant_part, scope: !448, file: !2, size: 192, align: 64, elements: !451, templateParams: !18, identifier: "116f4a3215e0182f8f5b74572e5413a8", discriminator: !485)
!451 = !{!452, !481}
!452 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !450, file: !2, baseType: !453, size: 192, align: 64, extraData: i128 0)
!453 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !448, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !454, templateParams: !479, identifier: "9c1caff2e70d962653e555f6379237e5")
!454 = !{!455}
!455 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !453, file: !2, baseType: !456, size: 128, align: 64, offset: 64, flags: DIFlagPublic)
!456 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !457, templateParams: !18, identifier: "d6641d06740f5b8b6c936db91f1f982f")
!457 = !{!458, !471}
!458 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !456, file: !2, baseType: !459, size: 64, align: 64)
!459 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !351, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !460, templateParams: !469, identifier: "dd14c320cc9c8988be5d65f116798f0")
!460 = !{!461, !462}
!461 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !459, file: !2, baseType: !272, size: 64, align: 64, flags: DIFlagProtected)
!462 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !459, file: !2, baseType: !463, align: 8, offset: 64, flags: DIFlagPrivate)
!463 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !464, identifier: "70d121c1ab791bc7101769c7120acf24")
!464 = !{!465}
!465 = !DITemplateTypeParameter(name: "T", type: !466)
!466 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !360, file: !2, align: 8, flags: DIFlagPublic, elements: !467, templateParams: !18, identifier: "66d6aa7289b686871f4fe288affd783f")
!467 = !{!468}
!468 = !DICompositeType(tag: DW_TAG_variant_part, scope: !466, file: !2, align: 8, elements: !18, identifier: "e9b5d11775aa3238c2e3ed63fe9977c8")
!469 = !{!470}
!470 = !DITemplateTypeParameter(name: "S", type: !466)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !456, file: !2, baseType: !472, size: 64, align: 64, offset: 64)
!472 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !242, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !473, templateParams: !469, identifier: "5a2e8b5ce86aeb75b277fb5c1e25a9bb")
!473 = !{!474}
!474 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !472, file: !2, baseType: !475, size: 64, align: 64, flags: DIFlagPrivate)
!475 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !360, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !476, templateParams: !469, identifier: "dc5b038853c15b0482b7b9dd21d54a27")
!476 = !{!477, !478}
!477 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !475, file: !2, baseType: !192, size: 64, align: 64, flags: DIFlagPrivate)
!478 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !475, file: !2, baseType: !463, align: 8, offset: 64, flags: DIFlagPrivate)
!479 = !{!480, !375}
!480 = !DITemplateTypeParameter(name: "T", type: !456)
!481 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !450, file: !2, baseType: !482, size: 192, align: 64, extraData: i128 1)
!482 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !448, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !483, templateParams: !479, identifier: "93255a5bf55659d52e059a2173432c37")
!483 = !{!484}
!484 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !482, file: !2, baseType: !376, size: 128, align: 64, offset: 64, flags: DIFlagPublic)
!485 = !DIDerivedType(tag: DW_TAG_member, scope: !448, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!486 = !{!487, !488}
!487 = !DILocalVariable(name: "residual", arg: 1, scope: !445, file: !335, line: 1957, type: !394)
!488 = !DILocalVariable(name: "e", scope: !489, file: !335, line: 1959, type: !376, align: 8)
!489 = distinct !DILexicalBlock(scope: !445, file: !335, line: 1959, column: 13)
!490 = !{!480, !375, !425}
!491 = !DILocation(line: 1957, column: 22, scope: !445)
!492 = !DILocation(line: 1959, column: 17, scope: !445)
!493 = !DILocation(line: 1959, column: 17, scope: !489)
!494 = !DILocation(line: 766, column: 13, scope: !431, inlinedAt: !495)
!495 = distinct !DILocation(line: 1959, column: 27, scope: !489)
!496 = !DILocation(line: 768, column: 6, scope: !431, inlinedAt: !495)
!497 = !DILocation(line: 1959, column: 27, scope: !489)
!498 = !DILocation(line: 1959, column: 23, scope: !489)
!499 = !DILocation(line: 1961, column: 6, scope: !445)
!500 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17he99303f8fb88bcb3E", scope: !336, file: !335, line: 1957, type: !501, scopeLine: 1957, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !545, retainedNodes: !541)
!501 = !DISubroutineType(types: !502)
!502 = !{!503, !394, !412}
!503 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !111, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !504, templateParams: !18, identifier: "5259de42a0f1f33ea2e157892d403322")
!504 = !{!505}
!505 = !DICompositeType(tag: DW_TAG_variant_part, scope: !503, file: !2, size: 192, align: 64, elements: !506, templateParams: !18, identifier: "eda59de5136a4b5ea75c622a09232382", discriminator: !540)
!506 = !{!507, !536}
!507 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !505, file: !2, baseType: !508, size: 192, align: 64, extraData: i128 0)
!508 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !503, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !509, templateParams: !534, identifier: "9fe73147dcc8d886bb5db7454ad32ee")
!509 = !{!510}
!510 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !508, file: !2, baseType: !511, size: 128, align: 64, offset: 64, flags: DIFlagPublic)
!511 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !512, templateParams: !18, identifier: "a9d73182913a00e1b7c6c2fdbbfadc7c")
!512 = !{!513, !526}
!513 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !511, file: !2, baseType: !514, size: 64, align: 64)
!514 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !351, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !515, templateParams: !524, identifier: "c6f2d25f504d29563e6e9b7e351fb0c9")
!515 = !{!516, !517}
!516 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !514, file: !2, baseType: !272, size: 64, align: 64, flags: DIFlagProtected)
!517 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !514, file: !2, baseType: !518, align: 8, offset: 64, flags: DIFlagPrivate)
!518 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !519, identifier: "6195c6edaac9cf0f644795faf993a5e")
!519 = !{!520}
!520 = !DITemplateTypeParameter(name: "T", type: !521)
!521 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !360, file: !2, align: 8, flags: DIFlagPublic, elements: !522, templateParams: !18, identifier: "1ac036b13941ba33a364e7eafa084fbc")
!522 = !{!523}
!523 = !DICompositeType(tag: DW_TAG_variant_part, scope: !521, file: !2, align: 8, elements: !18, identifier: "a965521e46221956b53a0785bcbb7556")
!524 = !{!525}
!525 = !DITemplateTypeParameter(name: "S", type: !521)
!526 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !511, file: !2, baseType: !527, size: 64, align: 64, offset: 64)
!527 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !242, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !528, templateParams: !524, identifier: "4bc5d9281cef6f4f2414090f2b8df1ca")
!528 = !{!529}
!529 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !527, file: !2, baseType: !530, size: 64, align: 64, flags: DIFlagPrivate)
!530 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !360, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !531, templateParams: !524, identifier: "c6ed51afd1fc4718852d74993a39657a")
!531 = !{!532, !533}
!532 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !530, file: !2, baseType: !192, size: 64, align: 64, flags: DIFlagPrivate)
!533 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !530, file: !2, baseType: !518, align: 8, offset: 64, flags: DIFlagPrivate)
!534 = !{!535, !375}
!535 = !DITemplateTypeParameter(name: "T", type: !511)
!536 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !505, file: !2, baseType: !537, size: 192, align: 64, extraData: i128 1)
!537 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !503, file: !2, size: 192, align: 64, flags: DIFlagPublic, elements: !538, templateParams: !534, identifier: "2f044723616f1c5639775043fbf96260")
!538 = !{!539}
!539 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !537, file: !2, baseType: !376, size: 128, align: 64, offset: 64, flags: DIFlagPublic)
!540 = !DIDerivedType(tag: DW_TAG_member, scope: !503, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!541 = !{!542, !543}
!542 = !DILocalVariable(name: "residual", arg: 1, scope: !500, file: !335, line: 1957, type: !394)
!543 = !DILocalVariable(name: "e", scope: !544, file: !335, line: 1959, type: !376, align: 8)
!544 = distinct !DILexicalBlock(scope: !500, file: !335, line: 1959, column: 13)
!545 = !{!535, !375, !425}
!546 = !DILocation(line: 1957, column: 22, scope: !500)
!547 = !DILocation(line: 1959, column: 17, scope: !500)
!548 = !DILocation(line: 1959, column: 17, scope: !544)
!549 = !DILocation(line: 766, column: 13, scope: !431, inlinedAt: !550)
!550 = distinct !DILocation(line: 1959, column: 27, scope: !544)
!551 = !DILocation(line: 768, column: 6, scope: !431, inlinedAt: !550)
!552 = !DILocation(line: 1959, column: 27, scope: !544)
!553 = !DILocation(line: 1959, column: 23, scope: !544)
!554 = !DILocation(line: 1961, column: 6, scope: !500)
!555 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h6bd201ce000b0294E", scope: !557, file: !556, line: 2325, type: !558, scopeLine: 2325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !561)
!556 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "f2f9e528240e472a11f8ea13e1ff6e2a")
!557 = !DINamespace(name: "{impl#12}", scope: !28)
!558 = !DISubroutineType(types: !559)
!559 = !{!110, !560, !128}
!560 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !226, size: 64, align: 64, dwarfAddressSpace: 0)
!561 = !{!562, !563}
!562 = !DILocalVariable(name: "self", arg: 1, scope: !555, file: !556, line: 2325, type: !560)
!563 = !DILocalVariable(name: "f", arg: 2, scope: !555, file: !556, line: 2325, type: !128)
!564 = !DILocation(line: 2325, column: 12, scope: !555)
!565 = !DILocation(line: 2325, column: 19, scope: !555)
!566 = !DILocation(line: 2326, column: 9, scope: !555)
!567 = !DILocation(line: 2327, column: 6, scope: !555)
!568 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h7b08017188b0c65cE", scope: !570, file: !569, line: 222, type: !572, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !590, retainedNodes: !583)
!569 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.1/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "06d6ae76c286c9465509ffd6bd39fdfa")
!570 = !DINamespace(name: "{impl#2}", scope: !571)
!571 = !DINamespace(name: "bit_field", scope: null)
!572 = !DISubroutineType(types: !573)
!573 = !{!169, !574, !575}
!574 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !169, size: 64, align: 64, dwarfAddressSpace: 0)
!575 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !576, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !578, templateParams: !581, identifier: "901b65327c7a0db6ec238473579c070f")
!576 = !DINamespace(name: "range", scope: !577)
!577 = !DINamespace(name: "ops", scope: !29)
!578 = !{!579, !580}
!579 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !575, file: !2, baseType: !9, size: 64, align: 64, flags: DIFlagPublic)
!580 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !575, file: !2, baseType: !9, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!581 = !{!582}
!582 = !DITemplateTypeParameter(name: "Idx", type: !9)
!583 = !{!584, !585, !586, !588}
!584 = !DILocalVariable(name: "self", arg: 1, scope: !568, file: !569, line: 222, type: !574)
!585 = !DILocalVariable(name: "range", arg: 2, scope: !568, file: !569, line: 222, type: !575)
!586 = !DILocalVariable(name: "range", scope: !587, file: !569, line: 223, type: !575, align: 8)
!587 = distinct !DILexicalBlock(scope: !568, file: !569, line: 223, column: 17)
!588 = !DILocalVariable(name: "bits", scope: !589, file: !569, line: 230, type: !169, align: 2)
!589 = distinct !DILexicalBlock(scope: !587, file: !569, line: 230, column: 17)
!590 = !{!591}
!591 = !DITemplateTypeParameter(name: "T", type: !575)
!592 = !DILocation(line: 222, column: 48, scope: !568)
!593 = !DILocation(line: 222, column: 55, scope: !568)
!594 = !DILocation(line: 223, column: 29, scope: !568)
!595 = !DILocation(line: 223, column: 21, scope: !587)
!596 = !DILocation(line: 225, column: 25, scope: !587)
!597 = !DILocation(line: 225, column: 17, scope: !587)
!598 = !DILocation(line: 226, column: 25, scope: !587)
!599 = !DILocation(line: 226, column: 17, scope: !587)
!600 = !DILocation(line: 227, column: 25, scope: !587)
!601 = !DILocation(line: 227, column: 17, scope: !587)
!602 = !DILocation(line: 230, column: 28, scope: !587)
!603 = !DILocation(line: 230, column: 37, scope: !587)
!604 = !DILocation(line: 230, column: 71, scope: !587)
!605 = !DILocation(line: 230, column: 21, scope: !589)
!606 = !DILocation(line: 233, column: 17, scope: !589)
!607 = !DILocation(line: 234, column: 14, scope: !568)
!608 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h7dfd3dab7e76c857E", scope: !609, file: !569, line: 215, type: !610, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !613)
!609 = !DINamespace(name: "{impl#4}", scope: !571)
!610 = !DISubroutineType(types: !611)
!611 = !{!226, !612, !9}
!612 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !17, size: 64, align: 64, dwarfAddressSpace: 0)
!613 = !{!614, !615}
!614 = !DILocalVariable(name: "self", arg: 1, scope: !608, file: !569, line: 215, type: !612)
!615 = !DILocalVariable(name: "bit", arg: 2, scope: !608, file: !569, line: 215, type: !9)
!616 = !DILocation(line: 215, column: 24, scope: !608)
!617 = !DILocation(line: 215, column: 31, scope: !608)
!618 = !DILocation(line: 216, column: 25, scope: !608)
!619 = !DILocation(line: 216, column: 17, scope: !608)
!620 = !DILocation(line: 218, column: 18, scope: !608)
!621 = !DILocation(line: 218, column: 26, scope: !608)
!622 = !DILocation(line: 218, column: 17, scope: !608)
!623 = !DILocation(line: 219, column: 14, scope: !608)
!624 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h2f217ad10ee0b965E", scope: !609, file: !569, line: 222, type: !625, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !590, retainedNodes: !627)
!625 = !DISubroutineType(types: !626)
!626 = !{!17, !612, !575}
!627 = !{!628, !629, !630, !632}
!628 = !DILocalVariable(name: "self", arg: 1, scope: !624, file: !569, line: 222, type: !612)
!629 = !DILocalVariable(name: "range", arg: 2, scope: !624, file: !569, line: 222, type: !575)
!630 = !DILocalVariable(name: "range", scope: !631, file: !569, line: 223, type: !575, align: 8)
!631 = distinct !DILexicalBlock(scope: !624, file: !569, line: 223, column: 17)
!632 = !DILocalVariable(name: "bits", scope: !633, file: !569, line: 230, type: !17, align: 8)
!633 = distinct !DILexicalBlock(scope: !631, file: !569, line: 230, column: 17)
!634 = !DILocation(line: 222, column: 48, scope: !624)
!635 = !DILocation(line: 222, column: 55, scope: !624)
!636 = !DILocation(line: 223, column: 29, scope: !624)
!637 = !DILocation(line: 223, column: 21, scope: !631)
!638 = !DILocation(line: 225, column: 25, scope: !631)
!639 = !DILocation(line: 225, column: 17, scope: !631)
!640 = !DILocation(line: 226, column: 25, scope: !631)
!641 = !DILocation(line: 226, column: 17, scope: !631)
!642 = !DILocation(line: 227, column: 25, scope: !631)
!643 = !DILocation(line: 227, column: 17, scope: !631)
!644 = !DILocation(line: 230, column: 28, scope: !631)
!645 = !DILocation(line: 230, column: 37, scope: !631)
!646 = !DILocation(line: 230, column: 71, scope: !631)
!647 = !DILocation(line: 230, column: 21, scope: !633)
!648 = !DILocation(line: 233, column: 17, scope: !633)
!649 = !DILocation(line: 234, column: 14, scope: !624)
!650 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17ha1bbc32d3ecac5b1E", scope: !609, file: !569, line: 222, type: !651, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !663, retainedNodes: !656)
!651 = !DISubroutineType(types: !652)
!652 = !{!17, !612, !653}
!653 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !576, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !654, templateParams: !581, identifier: "d15a4769f06d4bd4dfd8f62ca68c0cb5")
!654 = !{!655}
!655 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !653, file: !2, baseType: !9, size: 64, align: 64, flags: DIFlagPublic)
!656 = !{!657, !658, !659, !661}
!657 = !DILocalVariable(name: "self", arg: 1, scope: !650, file: !569, line: 222, type: !612)
!658 = !DILocalVariable(name: "range", arg: 2, scope: !650, file: !569, line: 222, type: !653)
!659 = !DILocalVariable(name: "range", scope: !660, file: !569, line: 223, type: !575, align: 8)
!660 = distinct !DILexicalBlock(scope: !650, file: !569, line: 223, column: 17)
!661 = !DILocalVariable(name: "bits", scope: !662, file: !569, line: 230, type: !17, align: 8)
!662 = distinct !DILexicalBlock(scope: !660, file: !569, line: 230, column: 17)
!663 = !{!664}
!664 = !DITemplateTypeParameter(name: "T", type: !653)
!665 = !DILocation(line: 222, column: 48, scope: !650)
!666 = !DILocation(line: 222, column: 55, scope: !650)
!667 = !DILocation(line: 223, column: 29, scope: !650)
!668 = !DILocation(line: 223, column: 21, scope: !660)
!669 = !DILocation(line: 225, column: 25, scope: !660)
!670 = !DILocation(line: 225, column: 17, scope: !660)
!671 = !DILocation(line: 226, column: 25, scope: !660)
!672 = !DILocation(line: 226, column: 17, scope: !660)
!673 = !DILocation(line: 227, column: 25, scope: !660)
!674 = !DILocation(line: 227, column: 17, scope: !660)
!675 = !DILocation(line: 230, column: 28, scope: !660)
!676 = !DILocation(line: 230, column: 37, scope: !660)
!677 = !DILocation(line: 230, column: 71, scope: !660)
!678 = !DILocation(line: 230, column: 21, scope: !662)
!679 = !DILocation(line: 233, column: 17, scope: !662)
!680 = !DILocation(line: 234, column: 14, scope: !650)
!681 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17haaf318cdd880d486E", scope: !609, file: !569, line: 250, type: !682, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !663, retainedNodes: !685)
!682 = !DISubroutineType(types: !683)
!683 = !{!684, !684, !653, !17}
!684 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !17, size: 64, align: 64, dwarfAddressSpace: 0)
!685 = !{!686, !687, !688, !689, !691}
!686 = !DILocalVariable(name: "self", arg: 1, scope: !681, file: !569, line: 250, type: !684)
!687 = !DILocalVariable(name: "range", arg: 2, scope: !681, file: !569, line: 250, type: !653)
!688 = !DILocalVariable(name: "value", arg: 3, scope: !681, file: !569, line: 250, type: !17)
!689 = !DILocalVariable(name: "range", scope: !690, file: !569, line: 251, type: !575, align: 8)
!690 = distinct !DILexicalBlock(scope: !681, file: !569, line: 251, column: 17)
!691 = !DILocalVariable(name: "bitmask", scope: !692, file: !569, line: 260, type: !17, align: 8)
!692 = distinct !DILexicalBlock(scope: !690, file: !569, line: 260, column: 17)
!693 = !DILocation(line: 250, column: 48, scope: !681)
!694 = !DILocation(line: 250, column: 59, scope: !681)
!695 = !DILocation(line: 250, column: 69, scope: !681)
!696 = !DILocation(line: 251, column: 29, scope: !681)
!697 = !DILocation(line: 251, column: 21, scope: !690)
!698 = !DILocation(line: 253, column: 25, scope: !690)
!699 = !DILocation(line: 253, column: 17, scope: !690)
!700 = !DILocation(line: 254, column: 25, scope: !690)
!701 = !DILocation(line: 254, column: 17, scope: !690)
!702 = !DILocation(line: 255, column: 25, scope: !690)
!703 = !DILocation(line: 255, column: 17, scope: !690)
!704 = !DILocation(line: 256, column: 54, scope: !690)
!705 = !DILocation(line: 256, column: 34, scope: !690)
!706 = !DILocation(line: 256, column: 25, scope: !690)
!707 = !DILocation(line: 257, column: 45, scope: !690)
!708 = !DILocation(line: 257, column: 25, scope: !690)
!709 = !DILocation(line: 256, column: 17, scope: !690)
!710 = !DILocation(line: 260, column: 45, scope: !690)
!711 = !DILocation(line: 260, column: 39, scope: !690)
!712 = !DILocation(line: 261, column: 37, scope: !690)
!713 = !DILocation(line: 260, column: 38, scope: !690)
!714 = !DILocation(line: 260, column: 37, scope: !690)
!715 = !DILocation(line: 260, column: 21, scope: !692)
!716 = !DILocation(line: 265, column: 26, scope: !692)
!717 = !DILocation(line: 265, column: 25, scope: !692)
!718 = !DILocation(line: 265, column: 45, scope: !692)
!719 = !DILocation(line: 265, column: 17, scope: !692)
!720 = !DILocation(line: 268, column: 14, scope: !681)
!721 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hc3755f31b40a6134E", scope: !609, file: !569, line: 250, type: !722, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !590, retainedNodes: !724)
!722 = !DISubroutineType(types: !723)
!723 = !{!684, !684, !575, !17}
!724 = !{!725, !726, !727, !728, !730}
!725 = !DILocalVariable(name: "self", arg: 1, scope: !721, file: !569, line: 250, type: !684)
!726 = !DILocalVariable(name: "range", arg: 2, scope: !721, file: !569, line: 250, type: !575)
!727 = !DILocalVariable(name: "value", arg: 3, scope: !721, file: !569, line: 250, type: !17)
!728 = !DILocalVariable(name: "range", scope: !729, file: !569, line: 251, type: !575, align: 8)
!729 = distinct !DILexicalBlock(scope: !721, file: !569, line: 251, column: 17)
!730 = !DILocalVariable(name: "bitmask", scope: !731, file: !569, line: 260, type: !17, align: 8)
!731 = distinct !DILexicalBlock(scope: !729, file: !569, line: 260, column: 17)
!732 = !DILocation(line: 250, column: 48, scope: !721)
!733 = !DILocation(line: 250, column: 59, scope: !721)
!734 = !DILocation(line: 250, column: 69, scope: !721)
!735 = !DILocation(line: 251, column: 29, scope: !721)
!736 = !DILocation(line: 251, column: 21, scope: !729)
!737 = !DILocation(line: 253, column: 25, scope: !729)
!738 = !DILocation(line: 253, column: 17, scope: !729)
!739 = !DILocation(line: 254, column: 25, scope: !729)
!740 = !DILocation(line: 254, column: 17, scope: !729)
!741 = !DILocation(line: 255, column: 25, scope: !729)
!742 = !DILocation(line: 255, column: 17, scope: !729)
!743 = !DILocation(line: 256, column: 54, scope: !729)
!744 = !DILocation(line: 256, column: 34, scope: !729)
!745 = !DILocation(line: 256, column: 25, scope: !729)
!746 = !DILocation(line: 257, column: 45, scope: !729)
!747 = !DILocation(line: 257, column: 25, scope: !729)
!748 = !DILocation(line: 256, column: 17, scope: !729)
!749 = !DILocation(line: 260, column: 45, scope: !729)
!750 = !DILocation(line: 260, column: 39, scope: !729)
!751 = !DILocation(line: 261, column: 37, scope: !729)
!752 = !DILocation(line: 260, column: 38, scope: !729)
!753 = !DILocation(line: 260, column: 37, scope: !729)
!754 = !DILocation(line: 260, column: 21, scope: !731)
!755 = !DILocation(line: 265, column: 26, scope: !731)
!756 = !DILocation(line: 265, column: 25, scope: !731)
!757 = !DILocation(line: 265, column: 45, scope: !731)
!758 = !DILocation(line: 265, column: 17, scope: !731)
!759 = !DILocation(line: 268, column: 14, scope: !721)
!760 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h63eb0c0692067a7bE", scope: !762, file: !761, line: 189, type: !764, scopeLine: 189, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !766)
!761 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "e54845ef989d12b8a79056a0477bb701")
!762 = !DINamespace(name: "{impl#85}", scope: !763)
!763 = !DINamespace(name: "num", scope: !28)
!764 = !DISubroutineType(types: !765)
!765 = !{!110, !574, !128}
!766 = !{!767, !768}
!767 = !DILocalVariable(name: "self", arg: 1, scope: !760, file: !761, line: 189, type: !574)
!768 = !DILocalVariable(name: "f", arg: 2, scope: !760, file: !761, line: 189, type: !128)
!769 = !DILocation(line: 189, column: 20, scope: !760)
!770 = !DILocation(line: 189, column: 27, scope: !760)
!771 = !DILocation(line: 190, column: 20, scope: !760)
!772 = !DILocation(line: 192, column: 27, scope: !760)
!773 = !DILocation(line: 191, column: 21, scope: !760)
!774 = !DILocation(line: 195, column: 21, scope: !760)
!775 = !DILocation(line: 193, column: 21, scope: !760)
!776 = !DILocation(line: 197, column: 14, scope: !760)
!777 = !{i8 0, i8 2}
!778 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h5475832f1374dde5E", scope: !779, file: !761, line: 189, type: !780, scopeLine: 189, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !782)
!779 = !DINamespace(name: "{impl#87}", scope: !763)
!780 = !DISubroutineType(types: !781)
!781 = !{!110, !612, !128}
!782 = !{!783, !784}
!783 = !DILocalVariable(name: "self", arg: 1, scope: !778, file: !761, line: 189, type: !612)
!784 = !DILocalVariable(name: "f", arg: 2, scope: !778, file: !761, line: 189, type: !128)
!785 = !DILocation(line: 189, column: 20, scope: !778)
!786 = !DILocation(line: 189, column: 27, scope: !778)
!787 = !DILocation(line: 190, column: 20, scope: !778)
!788 = !DILocation(line: 192, column: 27, scope: !778)
!789 = !DILocation(line: 191, column: 21, scope: !778)
!790 = !DILocation(line: 195, column: 21, scope: !778)
!791 = !DILocation(line: 193, column: 21, scope: !778)
!792 = !DILocation(line: 197, column: 14, scope: !778)
!793 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E", scope: !27, file: !556, line: 346, type: !794, scopeLine: 346, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !799, retainedNodes: !800)
!794 = !DISubroutineType(types: !795)
!795 = !{!27, !32, !96, !53, !796}
!796 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !58, file: !2, align: 8, flags: DIFlagPublic, elements: !797, templateParams: !18, identifier: "4cc94df58f798619b2bbafc8f6fa66c0")
!797 = !{!798}
!798 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !796, file: !2, baseType: !7, align: 8, flags: DIFlagPrivate)
!799 = !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17hf17d20f1d265c757E", scope: !27, file: !556, line: 346, type: !794, scopeLine: 346, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!800 = !{!801, !802, !803, !804, !805}
!801 = !DILocalVariable(name: "pieces", arg: 1, scope: !793, file: !556, line: 347, type: !32)
!802 = !DILocalVariable(name: "args", arg: 2, scope: !793, file: !556, line: 348, type: !96)
!803 = !DILocalVariable(name: "fmt", arg: 3, scope: !793, file: !556, line: 349, type: !53)
!804 = !DILocalVariable(name: "_unsafe_arg", scope: !793, file: !556, line: 350, type: !796, align: 1)
!805 = !DILocalVariable(arg: 4, scope: !793, file: !556, line: 350, type: !796)
!806 = !DILocation(line: 350, column: 9, scope: !793)
!807 = !DILocation(line: 347, column: 9, scope: !793)
!808 = !DILocation(line: 348, column: 9, scope: !793)
!809 = !DILocation(line: 349, column: 9, scope: !793)
!810 = !DILocation(line: 352, column: 34, scope: !793)
!811 = !DILocation(line: 352, column: 9, scope: !793)
!812 = !{i64 8}
!813 = !DILocation(line: 353, column: 6, scope: !793)
!814 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117hbb9994ecce7fe67eE", scope: !27, file: !556, line: 331, type: !815, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !817, retainedNodes: !818)
!815 = !DISubroutineType(types: !816)
!816 = !{!27, !32, !96}
!817 = !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117hbb9994ecce7fe67eE", scope: !27, file: !556, line: 331, type: !815, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!818 = !{!819, !820}
!819 = !DILocalVariable(name: "pieces", arg: 1, scope: !814, file: !556, line: 331, type: !32)
!820 = !DILocalVariable(name: "args", arg: 2, scope: !814, file: !556, line: 331, type: !96)
!821 = !DILocation(line: 331, column: 19, scope: !814)
!822 = !DILocation(line: 331, column: 47, scope: !814)
!823 = !DILocation(line: 332, column: 12, scope: !814)
!824 = !DILocation(line: 332, column: 56, scope: !814)
!825 = !DILocation(line: 333, column: 13, scope: !814)
!826 = !DILocation(line: 332, column: 41, scope: !814)
!827 = !DILocation(line: 335, column: 34, scope: !814)
!828 = !DILocation(line: 335, column: 9, scope: !814)
!829 = !DILocation(line: 336, column: 6, scope: !814)
!830 = distinct !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17h83886342be577089E", scope: !27, file: !556, line: 321, type: !831, scopeLine: 321, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !833, retainedNodes: !834)
!831 = !DISubroutineType(types: !832)
!832 = !{!27, !32}
!833 = !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17h83886342be577089E", scope: !27, file: !556, line: 321, type: !831, scopeLine: 321, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!834 = !{!835}
!835 = !DILocalVariable(name: "pieces", arg: 1, scope: !830, file: !556, line: 321, type: !32)
!836 = !DILocation(line: 321, column: 28, scope: !830)
!837 = !DILocation(line: 322, column: 12, scope: !830)
!838 = !DILocation(line: 325, column: 34, scope: !830)
!839 = !DILocation(line: 325, column: 9, scope: !830)
!840 = !DILocation(line: 326, column: 6, scope: !830)
!841 = !DILocation(line: 323, column: 13, scope: !830)
!842 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hf75fef985298072bE", scope: !844, file: !843, line: 460, type: !846, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !861)
!843 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "77985b69d8b96d3837a96dc7438f1392")
!844 = !DINamespace(name: "{impl#9}", scope: !845)
!845 = !DINamespace(name: "num", scope: !29)
!846 = !DISubroutineType(types: !847)
!847 = !{!848, !17, !17}
!848 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !45, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !849, templateParams: !18, identifier: "6f1696d18d23d47c69b222f2f35e16b5")
!849 = !{!850}
!850 = !DICompositeType(tag: DW_TAG_variant_part, scope: !848, file: !2, size: 128, align: 64, elements: !851, templateParams: !18, identifier: "73e7139f007f4e6023be7ef6d253e356", discriminator: !860)
!851 = !{!852, !856}
!852 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !850, file: !2, baseType: !853, size: 128, align: 64, extraData: i128 0)
!853 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !848, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, templateParams: !854, identifier: "e506bb47389de31fa5a35e49f43ba94d")
!854 = !{!855}
!855 = !DITemplateTypeParameter(name: "T", type: !17)
!856 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !850, file: !2, baseType: !857, size: 128, align: 64, extraData: i128 1)
!857 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !848, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !858, templateParams: !854, identifier: "7e2f1f2d455f3cb646237311fb922a41")
!858 = !{!859}
!859 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !857, file: !2, baseType: !17, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!860 = !DIDerivedType(tag: DW_TAG_member, scope: !848, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!861 = !{!862, !863, !864, !866}
!862 = !DILocalVariable(name: "self", arg: 1, scope: !842, file: !843, line: 460, type: !17)
!863 = !DILocalVariable(name: "rhs", arg: 2, scope: !842, file: !843, line: 460, type: !17)
!864 = !DILocalVariable(name: "a", scope: !865, file: !843, line: 461, type: !17, align: 8)
!865 = distinct !DILexicalBlock(scope: !842, file: !843, line: 461, column: 13)
!866 = !DILocalVariable(name: "b", scope: !865, file: !843, line: 461, type: !226, align: 1)
!867 = !DILocation(line: 460, column: 34, scope: !842)
!868 = !DILocation(line: 460, column: 40, scope: !842)
!869 = !DILocalVariable(name: "self", arg: 1, scope: !870, file: !843, line: 1520, type: !17)
!870 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17hd7ac287e1e794cf3E", scope: !844, file: !843, line: 1520, type: !871, scopeLine: 1520, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !877)
!871 = !DISubroutineType(types: !872)
!872 = !{!873, !17, !17}
!873 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !874, templateParams: !18, identifier: "c98dcff4c0d28bfa7aa0521041ee799a")
!874 = !{!875, !876}
!875 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !873, file: !2, baseType: !17, size: 64, align: 64)
!876 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !873, file: !2, baseType: !226, size: 8, align: 8, offset: 64)
!877 = !{!869, !878, !879, !881}
!878 = !DILocalVariable(name: "rhs", arg: 2, scope: !870, file: !843, line: 1520, type: !17)
!879 = !DILocalVariable(name: "a", scope: !880, file: !843, line: 1521, type: !17, align: 8)
!880 = distinct !DILexicalBlock(scope: !870, file: !843, line: 1521, column: 13)
!881 = !DILocalVariable(name: "b", scope: !880, file: !843, line: 1521, type: !226, align: 1)
!882 = !DILocation(line: 1520, column: 38, scope: !870, inlinedAt: !883)
!883 = distinct !DILocation(line: 461, column: 26, scope: !842)
!884 = !DILocation(line: 1520, column: 44, scope: !870, inlinedAt: !883)
!885 = !DILocation(line: 1521, column: 26, scope: !870, inlinedAt: !883)
!886 = !DILocation(line: 1521, column: 18, scope: !870, inlinedAt: !883)
!887 = !DILocation(line: 1521, column: 18, scope: !880, inlinedAt: !883)
!888 = !DILocation(line: 1521, column: 21, scope: !870, inlinedAt: !883)
!889 = !DILocation(line: 1521, column: 21, scope: !880, inlinedAt: !883)
!890 = !DILocation(line: 1522, column: 13, scope: !880, inlinedAt: !883)
!891 = !DILocation(line: 1523, column: 10, scope: !870, inlinedAt: !883)
!892 = !DILocation(line: 461, column: 26, scope: !842)
!893 = !DILocation(line: 461, column: 18, scope: !842)
!894 = !DILocation(line: 461, column: 18, scope: !865)
!895 = !DILocation(line: 461, column: 21, scope: !842)
!896 = !DILocation(line: 461, column: 21, scope: !865)
!897 = !DILocation(line: 462, column: 16, scope: !865)
!898 = !DILocation(line: 462, column: 42, scope: !865)
!899 = !DILocation(line: 462, column: 13, scope: !865)
!900 = !DILocation(line: 462, column: 30, scope: !865)
!901 = !DILocation(line: 463, column: 10, scope: !842)
!902 = !{i64 0, i64 2}
!903 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17hb80c8f76826bf7afE", scope: !844, file: !843, line: 529, type: !846, scopeLine: 529, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !904)
!904 = !{!905, !906, !907, !909}
!905 = !DILocalVariable(name: "self", arg: 1, scope: !903, file: !843, line: 529, type: !17)
!906 = !DILocalVariable(name: "rhs", arg: 2, scope: !903, file: !843, line: 529, type: !17)
!907 = !DILocalVariable(name: "a", scope: !908, file: !843, line: 530, type: !17, align: 8)
!908 = distinct !DILexicalBlock(scope: !903, file: !843, line: 530, column: 13)
!909 = !DILocalVariable(name: "b", scope: !908, file: !843, line: 530, type: !226, align: 1)
!910 = !DILocation(line: 529, column: 34, scope: !903)
!911 = !DILocation(line: 529, column: 40, scope: !903)
!912 = !DILocalVariable(name: "self", arg: 1, scope: !913, file: !843, line: 1619, type: !17)
!913 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17h3ff41272ffc27b76E", scope: !844, file: !843, line: 1619, type: !871, scopeLine: 1619, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !914)
!914 = !{!912, !915, !916, !918}
!915 = !DILocalVariable(name: "rhs", arg: 2, scope: !913, file: !843, line: 1619, type: !17)
!916 = !DILocalVariable(name: "a", scope: !917, file: !843, line: 1620, type: !17, align: 8)
!917 = distinct !DILexicalBlock(scope: !913, file: !843, line: 1620, column: 13)
!918 = !DILocalVariable(name: "b", scope: !917, file: !843, line: 1620, type: !226, align: 1)
!919 = !DILocation(line: 1619, column: 38, scope: !913, inlinedAt: !920)
!920 = distinct !DILocation(line: 530, column: 26, scope: !903)
!921 = !DILocation(line: 1619, column: 44, scope: !913, inlinedAt: !920)
!922 = !DILocation(line: 1620, column: 26, scope: !913, inlinedAt: !920)
!923 = !DILocation(line: 1620, column: 18, scope: !913, inlinedAt: !920)
!924 = !DILocation(line: 1620, column: 18, scope: !917, inlinedAt: !920)
!925 = !DILocation(line: 1620, column: 21, scope: !913, inlinedAt: !920)
!926 = !DILocation(line: 1620, column: 21, scope: !917, inlinedAt: !920)
!927 = !DILocation(line: 1621, column: 13, scope: !917, inlinedAt: !920)
!928 = !DILocation(line: 1622, column: 10, scope: !913, inlinedAt: !920)
!929 = !DILocation(line: 530, column: 26, scope: !903)
!930 = !DILocation(line: 530, column: 18, scope: !903)
!931 = !DILocation(line: 530, column: 18, scope: !908)
!932 = !DILocation(line: 530, column: 21, scope: !903)
!933 = !DILocation(line: 530, column: 21, scope: !908)
!934 = !DILocation(line: 531, column: 16, scope: !908)
!935 = !DILocation(line: 531, column: 42, scope: !908)
!936 = !DILocation(line: 531, column: 13, scope: !908)
!937 = !DILocation(line: 531, column: 30, scope: !908)
!938 = !DILocation(line: 532, column: 10, scope: !903)
!939 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h6391e29fd82d5b32E", scope: !941, file: !940, line: 507, type: !942, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !947, retainedNodes: !945)
!940 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "0751cc28170b974ebf5abeae07cf66bf")
!941 = !DINamespace(name: "ptr", scope: !29)
!942 = !DISubroutineType(types: !943)
!943 = !{null, !944}
!944 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !211, size: 64, align: 64, dwarfAddressSpace: 0)
!945 = !{!946}
!946 = !DILocalVariable(arg: 1, scope: !939, file: !940, line: 507, type: !944)
!947 = !{!948}
!948 = !DITemplateTypeParameter(name: "T", type: !211)
!949 = !DILocation(line: 507, column: 1, scope: !939)
!950 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17h1bb4bcff8d7ad1c2E", scope: !941, file: !940, line: 507, type: !951, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !956, retainedNodes: !954)
!951 = !DISubroutineType(types: !952)
!952 = !{null, !953}
!953 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !169, size: 64, align: 64, dwarfAddressSpace: 0)
!954 = !{!955}
!955 = !DILocalVariable(arg: 1, scope: !950, file: !940, line: 507, type: !953)
!956 = !{!957}
!957 = !DITemplateTypeParameter(name: "T", type: !169)
!958 = !DILocation(line: 507, column: 1, scope: !950)
!959 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17hc3b48bf1e434f2e0E", scope: !941, file: !940, line: 507, type: !960, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !854, retainedNodes: !963)
!960 = !DISubroutineType(types: !961)
!961 = !{null, !962}
!962 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !17, size: 64, align: 64, dwarfAddressSpace: 0)
!963 = !{!964}
!964 = !DILocalVariable(arg: 1, scope: !959, file: !940, line: 507, type: !962)
!965 = !DILocation(line: 507, column: 1, scope: !959)
!966 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17h61c224afb6dd3295E", scope: !941, file: !940, line: 507, type: !967, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !972, retainedNodes: !970)
!967 = !DISubroutineType(types: !968)
!968 = !{null, !969}
!969 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !226, size: 64, align: 64, dwarfAddressSpace: 0)
!970 = !{!971}
!971 = !DILocalVariable(arg: 1, scope: !966, file: !940, line: 507, type: !969)
!972 = !{!973}
!973 = !DITemplateTypeParameter(name: "T", type: !226)
!974 = !DILocation(line: 507, column: 1, scope: !966)
!975 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h6b3dc4f1cbe0895eE", scope: !941, file: !940, line: 507, type: !976, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !981, retainedNodes: !979)
!976 = !DISubroutineType(types: !977)
!977 = !{null, !978}
!978 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !27, size: 64, align: 64, dwarfAddressSpace: 0)
!979 = !{!980}
!980 = !DILocalVariable(arg: 1, scope: !975, file: !940, line: 507, type: !978)
!981 = !{!982}
!982 = !DITemplateTypeParameter(name: "T", type: !27)
!983 = !DILocation(line: 507, column: 1, scope: !975)
!984 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17hc2f1e637251fbd96E", scope: !941, file: !940, line: 507, type: !985, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !990, retainedNodes: !988)
!985 = !DISubroutineType(types: !986)
!986 = !{null, !987}
!987 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !178, size: 64, align: 64, dwarfAddressSpace: 0)
!988 = !{!989}
!989 = !DILocalVariable(arg: 1, scope: !984, file: !940, line: 507, type: !987)
!990 = !{!991}
!991 = !DITemplateTypeParameter(name: "T", type: !178)
!992 = !DILocation(line: 507, column: 1, scope: !984)
!993 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h1df360fb3f3f51b1E", scope: !941, file: !940, line: 507, type: !994, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !999, retainedNodes: !997)
!994 = !DISubroutineType(types: !995)
!995 = !{null, !996}
!996 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !272, size: 64, align: 64, dwarfAddressSpace: 0)
!997 = !{!998}
!998 = !DILocalVariable(arg: 1, scope: !993, file: !940, line: 507, type: !996)
!999 = !{!1000}
!1000 = !DITemplateTypeParameter(name: "T", type: !272)
!1001 = !DILocation(line: 507, column: 1, scope: !993)
!1002 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h0f6f5b9121271eacE", scope: !941, file: !940, line: 507, type: !1003, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1008, retainedNodes: !1006)
!1003 = !DISubroutineType(types: !1004)
!1004 = !{null, !1005}
!1005 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !192, size: 64, align: 64, dwarfAddressSpace: 0)
!1006 = !{!1007}
!1007 = !DILocalVariable(arg: 1, scope: !1002, file: !940, line: 507, type: !1005)
!1008 = !{!1009}
!1009 = !DITemplateTypeParameter(name: "T", type: !192)
!1010 = !DILocation(line: 507, column: 1, scope: !1002)
!1011 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h45a1e5a1d4ce5acaE", scope: !941, file: !940, line: 507, type: !1012, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1017, retainedNodes: !1015)
!1012 = !DISubroutineType(types: !1013)
!1013 = !{null, !1014}
!1014 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1015 = !{!1016}
!1016 = !DILocalVariable(arg: 1, scope: !1011, file: !940, line: 507, type: !1014)
!1017 = !{!1018}
!1018 = !DITemplateTypeParameter(name: "T", type: !12)
!1019 = !DILocation(line: 507, column: 1, scope: !1011)
!1020 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h553bd50b32ab73edE", scope: !941, file: !940, line: 507, type: !1021, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1026, retainedNodes: !1024)
!1021 = !DISubroutineType(types: !1022)
!1022 = !{null, !1023}
!1023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !235, size: 64, align: 64, dwarfAddressSpace: 0)
!1024 = !{!1025}
!1025 = !DILocalVariable(arg: 1, scope: !1020, file: !940, line: 507, type: !1023)
!1026 = !{!1027}
!1027 = !DITemplateTypeParameter(name: "T", type: !235)
!1028 = !DILocation(line: 507, column: 1, scope: !1020)
!1029 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hdbd7e68fb1740928E", scope: !941, file: !940, line: 507, type: !1030, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1035, retainedNodes: !1033)
!1030 = !DISubroutineType(types: !1031)
!1031 = !{null, !1032}
!1032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !283, size: 64, align: 64, dwarfAddressSpace: 0)
!1033 = !{!1034}
!1034 = !DILocalVariable(arg: 1, scope: !1029, file: !940, line: 507, type: !1032)
!1035 = !{!1036}
!1036 = !DITemplateTypeParameter(name: "T", type: !283)
!1037 = !DILocation(line: 507, column: 1, scope: !1029)
!1038 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17he8d275685f9eec77E", scope: !1040, file: !1039, line: 891, type: !1053, scopeLine: 891, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1046, declaration: !1055, retainedNodes: !1056)
!1039 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "f8bcb5f782265c04f2ae2e45a76fd824")
!1040 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !45, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !1041, templateParams: !18, identifier: "21df387dc3107263c862fcdb3730d540")
!1041 = !{!1042}
!1042 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1040, file: !2, size: 8, align: 8, elements: !1043, templateParams: !18, identifier: "45757ed96918abcdaa890e7936cb958d", discriminator: !1052)
!1043 = !{!1044, !1048}
!1044 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1042, file: !2, baseType: !1045, size: 8, align: 8, extraData: i128 4)
!1045 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1040, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !1046, identifier: "c7cd84ae3f1787e03e4b03abe469f46c")
!1046 = !{!1047}
!1047 = !DITemplateTypeParameter(name: "T", type: !294)
!1048 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1042, file: !2, baseType: !1049, size: 8, align: 8)
!1049 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1040, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !1050, templateParams: !1046, identifier: "9ef95bc23f5ffb8021daf796f97aaa42")
!1050 = !{!1051}
!1051 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1049, file: !2, baseType: !294, size: 8, align: 8, flags: DIFlagPublic)
!1052 = !DIDerivedType(tag: DW_TAG_member, scope: !1040, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!1053 = !DISubroutineType(types: !1054)
!1054 = !{!294, !1040, !36, !412}
!1055 = !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17he8d275685f9eec77E", scope: !1040, file: !1039, line: 891, type: !1053, scopeLine: 891, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1046)
!1056 = !{!1057, !1058, !1059}
!1057 = !DILocalVariable(name: "self", arg: 1, scope: !1038, file: !1039, line: 891, type: !1040)
!1058 = !DILocalVariable(name: "msg", arg: 2, scope: !1038, file: !1039, line: 891, type: !36)
!1059 = !DILocalVariable(name: "val", scope: !1060, file: !1039, line: 893, type: !294, align: 1)
!1060 = distinct !DILexicalBlock(scope: !1038, file: !1039, line: 893, column: 13)
!1061 = !DILocation(line: 891, column: 25, scope: !1038)
!1062 = !DILocation(line: 891, column: 31, scope: !1038)
!1063 = !DILocation(line: 892, column: 15, scope: !1038)
!1064 = !{i8 0, i8 5}
!1065 = !DILocation(line: 892, column: 9, scope: !1038)
!1066 = !DILocation(line: 894, column: 21, scope: !1038)
!1067 = !DILocation(line: 893, column: 18, scope: !1038)
!1068 = !{i8 0, i8 4}
!1069 = !DILocation(line: 893, column: 18, scope: !1060)
!1070 = !DILocation(line: 896, column: 6, scope: !1038)
!1071 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17hfd65b8b847252be1E", scope: !1072, file: !1039, line: 891, type: !1085, scopeLine: 891, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1078, declaration: !1087, retainedNodes: !1088)
!1072 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !45, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !1073, templateParams: !18, identifier: "64897f18872564285c87a60f09bf45d9")
!1073 = !{!1074}
!1074 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1072, file: !2, size: 8, align: 8, elements: !1075, templateParams: !18, identifier: "5a5df49357f9497c53547ca5fb9bd728", discriminator: !1084)
!1075 = !{!1076, !1080}
!1076 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1074, file: !2, baseType: !1077, size: 8, align: 8, extraData: i128 4)
!1077 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1072, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !1078, identifier: "974e7a784ee05b0ae89d7411099d3e28")
!1078 = !{!1079}
!1079 = !DITemplateTypeParameter(name: "T", type: !302)
!1080 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1074, file: !2, baseType: !1081, size: 8, align: 8)
!1081 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1072, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !1082, templateParams: !1078, identifier: "cf48c8b0a832f8444128e051ba2639ff")
!1082 = !{!1083}
!1083 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1081, file: !2, baseType: !302, size: 8, align: 8, flags: DIFlagPublic)
!1084 = !DIDerivedType(tag: DW_TAG_member, scope: !1072, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!1085 = !DISubroutineType(types: !1086)
!1086 = !{!302, !1072, !36, !412}
!1087 = !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17hfd65b8b847252be1E", scope: !1072, file: !1039, line: 891, type: !1085, scopeLine: 891, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1078)
!1088 = !{!1089, !1090, !1091}
!1089 = !DILocalVariable(name: "self", arg: 1, scope: !1071, file: !1039, line: 891, type: !1072)
!1090 = !DILocalVariable(name: "msg", arg: 2, scope: !1071, file: !1039, line: 891, type: !36)
!1091 = !DILocalVariable(name: "val", scope: !1092, file: !1039, line: 893, type: !302, align: 1)
!1092 = distinct !DILexicalBlock(scope: !1071, file: !1039, line: 893, column: 13)
!1093 = !DILocation(line: 891, column: 25, scope: !1071)
!1094 = !DILocation(line: 891, column: 31, scope: !1071)
!1095 = !DILocation(line: 892, column: 15, scope: !1071)
!1096 = !DILocation(line: 892, column: 9, scope: !1071)
!1097 = !DILocation(line: 894, column: 21, scope: !1071)
!1098 = !DILocation(line: 893, column: 18, scope: !1071)
!1099 = !DILocation(line: 893, column: 18, scope: !1092)
!1100 = !DILocation(line: 896, column: 6, scope: !1071)
!1101 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h39d03fcc7a529787E", scope: !848, file: !1039, line: 928, type: !1102, scopeLine: 928, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !854, declaration: !1104, retainedNodes: !1105)
!1102 = !DISubroutineType(types: !1103)
!1103 = !{!17, !848, !412}
!1104 = !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h39d03fcc7a529787E", scope: !848, file: !1039, line: 928, type: !1102, scopeLine: 928, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !854)
!1105 = !{!1106, !1107}
!1106 = !DILocalVariable(name: "self", arg: 1, scope: !1101, file: !1039, line: 928, type: !848)
!1107 = !DILocalVariable(name: "val", scope: !1108, file: !1039, line: 930, type: !17, align: 8)
!1108 = distinct !DILexicalBlock(scope: !1101, file: !1039, line: 930, column: 13)
!1109 = !DILocation(line: 928, column: 25, scope: !1101)
!1110 = !DILocation(line: 929, column: 15, scope: !1101)
!1111 = !DILocation(line: 929, column: 9, scope: !1101)
!1112 = !DILocation(line: 931, column: 21, scope: !1101)
!1113 = !DILocation(line: 930, column: 18, scope: !1101)
!1114 = !DILocation(line: 930, column: 18, scope: !1108)
!1115 = !DILocation(line: 933, column: 6, scope: !1101)
!1116 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17he9a2d4412a2a6959E", scope: !1117, file: !335, line: 631, type: !1136, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1125, declaration: !1138, retainedNodes: !1139)
!1117 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1118, templateParams: !18, identifier: "16c568a779eb8412d44901955f638da0")
!1118 = !{!1119}
!1119 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1117, file: !2, size: 128, align: 64, elements: !1120, templateParams: !18, identifier: "c47905ce6c2d754eab70c3e5a7832d33", discriminator: !1135)
!1120 = !{!1121, !1131}
!1121 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1119, file: !2, baseType: !1122, size: 128, align: 64, extraData: i128 0)
!1122 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1117, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1123, templateParams: !1125, identifier: "d4e920b6d3175491643f177803d9e97a")
!1123 = !{!1124}
!1124 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1122, file: !2, baseType: !17, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1125 = !{!855, !1126}
!1126 = !DITemplateTypeParameter(name: "E", type: !1127)
!1127 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !1128, file: !2, align: 8, flags: DIFlagPublic, elements: !1129, templateParams: !18, identifier: "402e4aacaa954adf441281639f0698b8")
!1128 = !DINamespace(name: "error", scope: !845)
!1129 = !{!1130}
!1130 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1127, file: !2, baseType: !7, align: 8, flags: DIFlagProtected)
!1131 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1119, file: !2, baseType: !1132, size: 128, align: 64, extraData: i128 1)
!1132 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1117, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1133, templateParams: !1125, identifier: "7dc656569fe0d9a1380b90cf7dfc67c4")
!1133 = !{!1134}
!1134 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1132, file: !2, baseType: !1127, align: 8, offset: 64, flags: DIFlagPublic)
!1135 = !DIDerivedType(tag: DW_TAG_member, scope: !1117, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1136 = !DISubroutineType(types: !1137)
!1137 = !{!848, !1117}
!1138 = !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17he9a2d4412a2a6959E", scope: !1117, file: !335, line: 631, type: !1136, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1125)
!1139 = !{!1140, !1141}
!1140 = !DILocalVariable(name: "self", arg: 1, scope: !1116, file: !335, line: 631, type: !1117)
!1141 = !DILocalVariable(name: "x", scope: !1142, file: !335, line: 633, type: !17, align: 8)
!1142 = distinct !DILexicalBlock(scope: !1116, file: !335, line: 633, column: 13)
!1143 = !DILocation(line: 631, column: 15, scope: !1116)
!1144 = !DILocation(line: 632, column: 15, scope: !1116)
!1145 = !DILocation(line: 632, column: 9, scope: !1116)
!1146 = !DILocation(line: 633, column: 16, scope: !1116)
!1147 = !DILocation(line: 633, column: 16, scope: !1142)
!1148 = !DILocation(line: 633, column: 22, scope: !1142)
!1149 = !DILocation(line: 633, column: 28, scope: !1116)
!1150 = !DILocation(line: 634, column: 23, scope: !1116)
!1151 = !DILocation(line: 636, column: 5, scope: !1116)
!1152 = !DILocation(line: 636, column: 6, scope: !1116)
!1153 = distinct !DISubprogram(name: "ok<usize, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17heeea2f3070ffd353E", scope: !1154, file: !335, line: 631, type: !1168, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1162, declaration: !1170, retainedNodes: !1171)
!1154 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1155, templateParams: !18, identifier: "3f74b35f4f5480fa6e7229c21a5e03cd")
!1155 = !{!1156}
!1156 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1154, file: !2, size: 128, align: 64, elements: !1157, templateParams: !18, identifier: "896e0082e2bcad0575c94095d82edfe1", discriminator: !1167)
!1157 = !{!1158, !1163}
!1158 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1156, file: !2, baseType: !1159, size: 128, align: 64, extraData: i128 0)
!1159 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1154, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1160, templateParams: !1162, identifier: "99a494bd9872f1f1404f1eeb0115a60e")
!1160 = !{!1161}
!1161 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1159, file: !2, baseType: !9, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1162 = !{!142, !1126}
!1163 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1156, file: !2, baseType: !1164, size: 128, align: 64, extraData: i128 1)
!1164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1154, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1165, templateParams: !1162, identifier: "5bc0bbb8581f6976b56d17712e8cb7b6")
!1165 = !{!1166}
!1166 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1164, file: !2, baseType: !1127, align: 8, offset: 64, flags: DIFlagPublic)
!1167 = !DIDerivedType(tag: DW_TAG_member, scope: !1154, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1168 = !DISubroutineType(types: !1169)
!1169 = !{!135, !1154}
!1170 = !DISubprogram(name: "ok<usize, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17heeea2f3070ffd353E", scope: !1154, file: !335, line: 631, type: !1168, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1162)
!1171 = !{!1172, !1173}
!1172 = !DILocalVariable(name: "self", arg: 1, scope: !1153, file: !335, line: 631, type: !1154)
!1173 = !DILocalVariable(name: "x", scope: !1174, file: !335, line: 633, type: !9, align: 8)
!1174 = distinct !DILexicalBlock(scope: !1153, file: !335, line: 633, column: 13)
!1175 = !DILocation(line: 631, column: 15, scope: !1153)
!1176 = !DILocation(line: 632, column: 15, scope: !1153)
!1177 = !DILocation(line: 632, column: 9, scope: !1153)
!1178 = !DILocation(line: 633, column: 16, scope: !1153)
!1179 = !DILocation(line: 633, column: 16, scope: !1174)
!1180 = !DILocation(line: 633, column: 22, scope: !1174)
!1181 = !DILocation(line: 633, column: 28, scope: !1153)
!1182 = !DILocation(line: 634, column: 23, scope: !1153)
!1183 = !DILocation(line: 636, column: 5, scope: !1153)
!1184 = !DILocation(line: 636, column: 6, scope: !1153)
!1185 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h38ac5621529231b1E", scope: !1186, file: !335, line: 1024, type: !1201, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1194, declaration: !1203, retainedNodes: !1204)
!1186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1187, templateParams: !18, identifier: "9830ab06cf52414d589b70161471a23b")
!1187 = !{!1188}
!1188 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1186, file: !2, size: 128, align: 64, elements: !1189, templateParams: !18, identifier: "bc62ab7b4e52455c3a85dcdf26069314", discriminator: !1200)
!1189 = !{!1190, !1196}
!1190 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1188, file: !2, baseType: !1191, size: 128, align: 64, extraData: i128 0)
!1191 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1186, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1192, templateParams: !1194, identifier: "e11e91e2627ad39687dda9855adcf5ea")
!1192 = !{!1193}
!1193 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1191, file: !2, baseType: !192, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1194 = !{!1009, !1195}
!1195 = !DITemplateTypeParameter(name: "E", type: !12)
!1196 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1188, file: !2, baseType: !1197, size: 128, align: 64, extraData: i128 1)
!1197 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1186, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1198, templateParams: !1194, identifier: "94ae85ac45a2a4b0a73237e995449964")
!1198 = !{!1199}
!1199 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1197, file: !2, baseType: !12, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1200 = !DIDerivedType(tag: DW_TAG_member, scope: !1186, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1201 = !DISubroutineType(types: !1202)
!1202 = !{!192, !1186, !36, !412}
!1203 = !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h38ac5621529231b1E", scope: !1186, file: !335, line: 1024, type: !1201, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1194)
!1204 = !{!1205, !1206, !1207, !1209}
!1205 = !DILocalVariable(name: "self", arg: 1, scope: !1185, file: !335, line: 1024, type: !1186)
!1206 = !DILocalVariable(name: "msg", arg: 2, scope: !1185, file: !335, line: 1024, type: !36)
!1207 = !DILocalVariable(name: "t", scope: !1208, file: !335, line: 1029, type: !192, align: 8)
!1208 = distinct !DILexicalBlock(scope: !1185, file: !335, line: 1029, column: 13)
!1209 = !DILocalVariable(name: "e", scope: !1210, file: !335, line: 1030, type: !12, align: 8)
!1210 = distinct !DILexicalBlock(scope: !1185, file: !335, line: 1030, column: 13)
!1211 = !DILocation(line: 1024, column: 19, scope: !1185)
!1212 = !DILocation(line: 1024, column: 25, scope: !1185)
!1213 = !DILocation(line: 1030, column: 17, scope: !1210)
!1214 = !DILocation(line: 1028, column: 15, scope: !1185)
!1215 = !DILocation(line: 1028, column: 9, scope: !1185)
!1216 = !DILocation(line: 1029, column: 16, scope: !1185)
!1217 = !DILocation(line: 1029, column: 16, scope: !1208)
!1218 = !DILocation(line: 1032, column: 6, scope: !1185)
!1219 = !DILocation(line: 1030, column: 17, scope: !1185)
!1220 = !DILocation(line: 1030, column: 23, scope: !1210)
!1221 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h0542e180f7b2a369E", scope: !1222, file: !335, line: 826, type: !1239, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1266, declaration: !1265, retainedNodes: !1268)
!1222 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1223, templateParams: !18, identifier: "8608c4a830a1903854e2e74eb5dfb81")
!1223 = !{!1224}
!1224 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1222, file: !2, size: 128, align: 64, elements: !1225, templateParams: !18, identifier: "a8d71abba30de62d4c6820137ae8a02d", discriminator: !1238)
!1225 = !{!1226, !1234}
!1226 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1224, file: !2, baseType: !1227, size: 128, align: 64, extraData: i128 0)
!1227 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1222, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1228, templateParams: !1230, identifier: "36238e4f525ed3ba9e0e9f636543c172")
!1228 = !{!1229}
!1229 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1227, file: !2, baseType: !459, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1230 = !{!1231, !1232}
!1231 = !DITemplateTypeParameter(name: "T", type: !459)
!1232 = !DITemplateTypeParameter(name: "E", type: !1233)
!1233 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !360, file: !2, align: 8, flags: DIFlagPublic, elements: !18, identifier: "e9a97f0bc113d71e50c9f14148cad661")
!1234 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1224, file: !2, baseType: !1235, size: 128, align: 64, extraData: i128 1)
!1235 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1222, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1236, templateParams: !1230, identifier: "abfdaf488abf93d71bebd54cfb6567b")
!1236 = !{!1237}
!1237 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1235, file: !2, baseType: !1233, align: 8, offset: 64, flags: DIFlagPublic)
!1238 = !DIDerivedType(tag: DW_TAG_member, scope: !1222, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1239 = !DISubroutineType(types: !1240)
!1240 = !{!1241, !1222, !1255}
!1241 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1242, templateParams: !18, identifier: "b6629a016ed501dc9f4cda9e13cc7aeb")
!1242 = !{!1243}
!1243 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1241, file: !2, size: 128, align: 64, elements: !1244, templateParams: !18, identifier: "67fd345c48c712d377fb22a4ed625", discriminator: !1254)
!1244 = !{!1245, !1250}
!1245 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1243, file: !2, baseType: !1246, size: 128, align: 64, extraData: i128 3)
!1246 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1241, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1247, templateParams: !1249, identifier: "7e977332cae57b6ba318419f1cc1e2b9")
!1247 = !{!1248}
!1248 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1246, file: !2, baseType: !459, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1249 = !{!1231, !375}
!1250 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1243, file: !2, baseType: !1251, size: 128, align: 64)
!1251 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1241, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1252, templateParams: !1249, identifier: "af9472cd940339292162b55505791444")
!1252 = !{!1253}
!1253 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1251, file: !2, baseType: !376, size: 128, align: 64, flags: DIFlagPublic)
!1254 = !DIDerivedType(tag: DW_TAG_member, scope: !1241, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1255 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !1256, file: !2, size: 64, align: 64, elements: !1258, templateParams: !18, identifier: "7b9c851040b154d3d3d232f914f6ca2")
!1256 = !DINamespace(name: "unmap", scope: !1257)
!1257 = !DINamespace(name: "{impl#2}", scope: !323)
!1258 = !{!1259}
!1259 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !1255, file: !2, baseType: !1260, size: 64, align: 64)
!1260 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !1261, size: 64, align: 64, dwarfAddressSpace: 0)
!1261 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !1262, size: 64, align: 64, dwarfAddressSpace: 0)
!1262 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !284, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !1263, templateParams: !18, identifier: "b170506fbacd05ffe821a3910b796be0")
!1263 = !{!1264}
!1264 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !1262, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!1265 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h0542e180f7b2a369E", scope: !1222, file: !335, line: 826, type: !1239, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1266)
!1266 = !{!1231, !1232, !425, !1267}
!1267 = !DITemplateTypeParameter(name: "O", type: !1255)
!1268 = !{!1269, !1270, !1271, !1273}
!1269 = !DILocalVariable(name: "self", arg: 1, scope: !1221, file: !335, line: 826, type: !1222)
!1270 = !DILocalVariable(name: "op", arg: 2, scope: !1221, file: !335, line: 826, type: !1255)
!1271 = !DILocalVariable(name: "t", scope: !1272, file: !335, line: 828, type: !459, align: 8)
!1272 = distinct !DILexicalBlock(scope: !1221, file: !335, line: 828, column: 13)
!1273 = !DILocalVariable(name: "e", scope: !1274, file: !335, line: 829, type: !1233, align: 1)
!1274 = distinct !DILexicalBlock(scope: !1221, file: !335, line: 829, column: 13)
!1275 = !DILocation(line: 826, column: 42, scope: !1221)
!1276 = !DILocation(line: 826, column: 48, scope: !1221)
!1277 = !DILocation(line: 828, column: 16, scope: !1272)
!1278 = !DILocation(line: 829, column: 17, scope: !1274)
!1279 = !DILocation(line: 827, column: 15, scope: !1221)
!1280 = !DILocation(line: 827, column: 9, scope: !1221)
!1281 = !DILocation(line: 828, column: 16, scope: !1221)
!1282 = !DILocation(line: 828, column: 22, scope: !1272)
!1283 = !DILocation(line: 828, column: 26, scope: !1221)
!1284 = !DILocation(line: 829, column: 27, scope: !1274)
!1285 = !DILocation(line: 829, column: 23, scope: !1274)
!1286 = !DILocation(line: 829, column: 32, scope: !1221)
!1287 = !DILocation(line: 831, column: 5, scope: !1221)
!1288 = !DILocation(line: 831, column: 6, scope: !1221)
!1289 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h189854f20b4334b7E", scope: !1290, file: !335, line: 826, type: !1305, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1343, declaration: !1342, retainedNodes: !1346)
!1290 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1291, templateParams: !18, identifier: "f81b4f444c65d0e848da4dddf148a30b")
!1291 = !{!1292}
!1292 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1290, file: !2, size: 128, align: 64, elements: !1293, templateParams: !18, identifier: "c9b7ce7f4d3c52b4421b0a65a714f473", discriminator: !1304)
!1293 = !{!1294, !1300}
!1294 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1292, file: !2, baseType: !1295, size: 128, align: 64, extraData: i128 0)
!1295 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1290, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1296, templateParams: !1298, identifier: "429afedc3d4a6ee994429d0e23d90111")
!1296 = !{!1297}
!1297 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1295, file: !2, baseType: !514, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1298 = !{!1299, !1232}
!1299 = !DITemplateTypeParameter(name: "T", type: !514)
!1300 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1292, file: !2, baseType: !1301, size: 128, align: 64, extraData: i128 1)
!1301 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1290, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1302, templateParams: !1298, identifier: "b6e74b6a1fcfdf56561d9c5ccee967d")
!1302 = !{!1303}
!1303 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1301, file: !2, baseType: !1233, align: 8, offset: 64, flags: DIFlagPublic)
!1304 = !DIDerivedType(tag: DW_TAG_member, scope: !1290, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1305 = !DISubroutineType(types: !1306)
!1306 = !{!1307, !1290, !1335}
!1307 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1308, templateParams: !18, identifier: "77365b8259de4179d6e8eaa5d41681c6")
!1308 = !{!1309}
!1309 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1307, file: !2, size: 128, align: 64, elements: !1310, templateParams: !18, identifier: "d6cd947933dc47d0fa6a1c8be2f3ccfe", discriminator: !1334)
!1310 = !{!1311, !1330}
!1311 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1309, file: !2, baseType: !1312, size: 128, align: 64, extraData: i128 3)
!1312 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1307, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1313, templateParams: !1315, identifier: "2adc5e92f9a168df61afae47081e069b")
!1313 = !{!1314}
!1314 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1312, file: !2, baseType: !514, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1315 = !{!1299, !1316}
!1316 = !DITemplateTypeParameter(name: "E", type: !1317)
!1317 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !242, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1318, templateParams: !18, identifier: "1044616da9eafe57698808e2102f687e")
!1318 = !{!1319}
!1319 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1317, file: !2, size: 128, align: 64, elements: !1320, templateParams: !18, identifier: "a4a3c2370595487a1652981af16c8cdd", discriminator: !1329)
!1320 = !{!1321, !1323, !1325}
!1321 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !1319, file: !2, baseType: !1322, size: 128, align: 64, extraData: i128 0)
!1322 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !1317, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, identifier: "5828a93615b06463f00776fab1d3b342")
!1323 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !1319, file: !2, baseType: !1324, size: 128, align: 64, extraData: i128 1)
!1324 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !1317, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, identifier: "116c29106ce2f000530f192dd2b442ba")
!1325 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !1319, file: !2, baseType: !1326, size: 128, align: 64, extraData: i128 2)
!1326 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !1317, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1327, templateParams: !18, identifier: "11376a9046fc2b553f65feafe53b7658")
!1327 = !{!1328}
!1328 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1326, file: !2, baseType: !272, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1329 = !DIDerivedType(tag: DW_TAG_member, scope: !1317, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1330 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1309, file: !2, baseType: !1331, size: 128, align: 64)
!1331 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1307, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1332, templateParams: !1315, identifier: "e758c7e0a0dfb8acac6514e70fc3c8a9")
!1332 = !{!1333}
!1333 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1331, file: !2, baseType: !1317, size: 128, align: 64, flags: DIFlagPublic)
!1334 = !DIDerivedType(tag: DW_TAG_member, scope: !1307, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1335 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !1336, file: !2, size: 64, align: 64, elements: !1338, templateParams: !18, identifier: "5ffe5232aa22deba357583693a595e14")
!1336 = !DINamespace(name: "translate_page", scope: !1337)
!1337 = !DINamespace(name: "{impl#3}", scope: !323)
!1338 = !{!1339}
!1339 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !1335, file: !2, baseType: !1340, size: 64, align: 64)
!1340 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !1341, size: 64, align: 64, dwarfAddressSpace: 0)
!1341 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !1262, size: 64, align: 64, dwarfAddressSpace: 0)
!1342 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h189854f20b4334b7E", scope: !1290, file: !335, line: 826, type: !1305, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1343)
!1343 = !{!1299, !1232, !1344, !1345}
!1344 = !DITemplateTypeParameter(name: "F", type: !1317)
!1345 = !DITemplateTypeParameter(name: "O", type: !1335)
!1346 = !{!1347, !1348, !1349, !1351}
!1347 = !DILocalVariable(name: "self", arg: 1, scope: !1289, file: !335, line: 826, type: !1290)
!1348 = !DILocalVariable(name: "op", arg: 2, scope: !1289, file: !335, line: 826, type: !1335)
!1349 = !DILocalVariable(name: "t", scope: !1350, file: !335, line: 828, type: !514, align: 8)
!1350 = distinct !DILexicalBlock(scope: !1289, file: !335, line: 828, column: 13)
!1351 = !DILocalVariable(name: "e", scope: !1352, file: !335, line: 829, type: !1233, align: 1)
!1352 = distinct !DILexicalBlock(scope: !1289, file: !335, line: 829, column: 13)
!1353 = !DILocation(line: 826, column: 42, scope: !1289)
!1354 = !DILocation(line: 826, column: 48, scope: !1289)
!1355 = !DILocation(line: 828, column: 16, scope: !1350)
!1356 = !DILocation(line: 829, column: 17, scope: !1352)
!1357 = !DILocation(line: 827, column: 15, scope: !1289)
!1358 = !DILocation(line: 827, column: 9, scope: !1289)
!1359 = !DILocation(line: 828, column: 16, scope: !1289)
!1360 = !DILocation(line: 828, column: 22, scope: !1350)
!1361 = !DILocation(line: 828, column: 26, scope: !1289)
!1362 = !DILocation(line: 829, column: 27, scope: !1352)
!1363 = !DILocation(line: 829, column: 23, scope: !1352)
!1364 = !DILocation(line: 829, column: 32, scope: !1289)
!1365 = !DILocation(line: 831, column: 5, scope: !1289)
!1366 = !DILocation(line: 831, column: 6, scope: !1289)
!1367 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h19a589ea35b6d895E", scope: !1368, file: !335, line: 826, type: !1383, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1402, declaration: !1401, retainedNodes: !1404)
!1368 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1369, templateParams: !18, identifier: "22a421028a08907887cfb6b19e09bf22")
!1369 = !{!1370}
!1370 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1368, file: !2, size: 128, align: 64, elements: !1371, templateParams: !18, identifier: "6ac77516793742856f2395d42f4894bc", discriminator: !1382)
!1371 = !{!1372, !1378}
!1372 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1370, file: !2, baseType: !1373, size: 128, align: 64, extraData: i128 0)
!1373 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1368, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1374, templateParams: !1376, identifier: "df967114a001c4f50d228494bfec91")
!1374 = !{!1375}
!1375 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1373, file: !2, baseType: !514, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1376 = !{!1299, !1377}
!1377 = !DITemplateTypeParameter(name: "E", type: !308)
!1378 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1370, file: !2, baseType: !1379, size: 128, align: 64, extraData: i128 1)
!1379 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1368, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1380, templateParams: !1376, identifier: "f7486660c8ef232f7f60146e8baca1af")
!1380 = !{!1381}
!1381 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1379, file: !2, baseType: !308, size: 8, align: 8, offset: 8, flags: DIFlagPublic)
!1382 = !DIDerivedType(tag: DW_TAG_member, scope: !1368, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!1383 = !DISubroutineType(types: !1384)
!1384 = !{!1385, !1368, !1399}
!1385 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1386, templateParams: !18, identifier: "58e579f4206f8767dac233f254155c50")
!1386 = !{!1387}
!1387 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1385, file: !2, size: 128, align: 64, elements: !1388, templateParams: !18, identifier: "3ae76e41c5cab56b8f25fc5c2c150b7b", discriminator: !1398)
!1388 = !{!1389, !1394}
!1389 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1387, file: !2, baseType: !1390, size: 128, align: 64, extraData: i128 3)
!1390 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1385, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1391, templateParams: !1393, identifier: "436e93aa809e7b36af715c8fee450bf")
!1391 = !{!1392}
!1392 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1390, file: !2, baseType: !514, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1393 = !{!1299, !375}
!1394 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1387, file: !2, baseType: !1395, size: 128, align: 64)
!1395 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1385, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1396, templateParams: !1393, identifier: "d4f4ba434e74da27a34f06cef83e1edc")
!1396 = !{!1397}
!1397 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1395, file: !2, baseType: !376, size: 128, align: 64, flags: DIFlagPublic)
!1398 = !DIDerivedType(tag: DW_TAG_member, scope: !1385, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1399 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !1400, file: !2, align: 8, elements: !18, identifier: "8282128726b8f8c4d69e056924e4e29f")
!1400 = !DINamespace(name: "unmap", scope: !1337)
!1401 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h19a589ea35b6d895E", scope: !1368, file: !335, line: 826, type: !1383, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1402)
!1402 = !{!1299, !1377, !425, !1403}
!1403 = !DITemplateTypeParameter(name: "O", type: !1399)
!1404 = !{!1405, !1406, !1407, !1409}
!1405 = !DILocalVariable(name: "self", arg: 1, scope: !1367, file: !335, line: 826, type: !1368)
!1406 = !DILocalVariable(name: "op", arg: 2, scope: !1367, file: !335, line: 826, type: !1399)
!1407 = !DILocalVariable(name: "t", scope: !1408, file: !335, line: 828, type: !514, align: 8)
!1408 = distinct !DILexicalBlock(scope: !1367, file: !335, line: 828, column: 13)
!1409 = !DILocalVariable(name: "e", scope: !1410, file: !335, line: 829, type: !308, align: 1)
!1410 = distinct !DILexicalBlock(scope: !1367, file: !335, line: 829, column: 13)
!1411 = !DILocation(line: 826, column: 42, scope: !1367)
!1412 = !DILocation(line: 826, column: 48, scope: !1367)
!1413 = !DILocation(line: 828, column: 16, scope: !1408)
!1414 = !DILocation(line: 827, column: 15, scope: !1367)
!1415 = !DILocation(line: 827, column: 9, scope: !1367)
!1416 = !DILocation(line: 828, column: 16, scope: !1367)
!1417 = !DILocation(line: 828, column: 22, scope: !1408)
!1418 = !DILocation(line: 828, column: 26, scope: !1367)
!1419 = !DILocation(line: 829, column: 17, scope: !1367)
!1420 = !DILocation(line: 829, column: 17, scope: !1410)
!1421 = !DILocation(line: 829, column: 27, scope: !1410)
!1422 = !DILocation(line: 829, column: 23, scope: !1410)
!1423 = !DILocation(line: 829, column: 32, scope: !1367)
!1424 = !DILocation(line: 831, column: 5, scope: !1367)
!1425 = !DILocation(line: 831, column: 6, scope: !1367)
!1426 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h234c8fc4c19eeb67E", scope: !1427, file: !335, line: 826, type: !1442, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1464, declaration: !1463, retainedNodes: !1466)
!1427 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1428, templateParams: !18, identifier: "fcbeb1bb0616800c1917a36c067b2716")
!1428 = !{!1429}
!1429 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1427, file: !2, size: 128, align: 64, elements: !1430, templateParams: !18, identifier: "c87f724c1e200be295f7ba1d907e673a", discriminator: !1441)
!1430 = !{!1431, !1437}
!1431 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1429, file: !2, baseType: !1432, size: 128, align: 64, extraData: i128 0)
!1432 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1427, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1433, templateParams: !1435, identifier: "38f744560f7f8f42d310a2c4db46d123")
!1433 = !{!1434}
!1434 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1432, file: !2, baseType: !350, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1435 = !{!1436, !1232}
!1436 = !DITemplateTypeParameter(name: "T", type: !350)
!1437 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1429, file: !2, baseType: !1438, size: 128, align: 64, extraData: i128 1)
!1438 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1427, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1439, templateParams: !1435, identifier: "135a013bbaf1821172b4a2f4e54d33c4")
!1439 = !{!1440}
!1440 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1438, file: !2, baseType: !1233, align: 8, offset: 64, flags: DIFlagPublic)
!1441 = !DIDerivedType(tag: DW_TAG_member, scope: !1427, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1442 = !DISubroutineType(types: !1443)
!1443 = !{!1444, !1427, !1458}
!1444 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1445, templateParams: !18, identifier: "9cea4e336bc81dda66e8a03d247d34fe")
!1445 = !{!1446}
!1446 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1444, file: !2, size: 128, align: 64, elements: !1447, templateParams: !18, identifier: "551e4cf7d7d39ba026c7775e131dd00a", discriminator: !1457)
!1447 = !{!1448, !1453}
!1448 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1446, file: !2, baseType: !1449, size: 128, align: 64, extraData: i128 3)
!1449 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1444, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1450, templateParams: !1452, identifier: "a9219ab0638561ced558441fe1b6d0ef")
!1450 = !{!1451}
!1451 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1449, file: !2, baseType: !350, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1452 = !{!1436, !1316}
!1453 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1446, file: !2, baseType: !1454, size: 128, align: 64)
!1454 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1444, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1455, templateParams: !1452, identifier: "274e4c721f8f22a22aa03e340c72f8de")
!1455 = !{!1456}
!1456 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1454, file: !2, baseType: !1317, size: 128, align: 64, flags: DIFlagPublic)
!1457 = !DIDerivedType(tag: DW_TAG_member, scope: !1444, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1458 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !1459, file: !2, size: 64, align: 64, elements: !1461, templateParams: !18, identifier: "d543507e6260808feda3f7461e5dabb6")
!1459 = !DINamespace(name: "translate_page", scope: !1460)
!1460 = !DINamespace(name: "{impl#1}", scope: !323)
!1461 = !{!1462}
!1462 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !1458, file: !2, baseType: !1340, size: 64, align: 64)
!1463 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h234c8fc4c19eeb67E", scope: !1427, file: !335, line: 826, type: !1442, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1464)
!1464 = !{!1436, !1232, !1344, !1465}
!1465 = !DITemplateTypeParameter(name: "O", type: !1458)
!1466 = !{!1467, !1468, !1469, !1471}
!1467 = !DILocalVariable(name: "self", arg: 1, scope: !1426, file: !335, line: 826, type: !1427)
!1468 = !DILocalVariable(name: "op", arg: 2, scope: !1426, file: !335, line: 826, type: !1458)
!1469 = !DILocalVariable(name: "t", scope: !1470, file: !335, line: 828, type: !350, align: 8)
!1470 = distinct !DILexicalBlock(scope: !1426, file: !335, line: 828, column: 13)
!1471 = !DILocalVariable(name: "e", scope: !1472, file: !335, line: 829, type: !1233, align: 1)
!1472 = distinct !DILexicalBlock(scope: !1426, file: !335, line: 829, column: 13)
!1473 = !DILocation(line: 826, column: 42, scope: !1426)
!1474 = !DILocation(line: 826, column: 48, scope: !1426)
!1475 = !DILocation(line: 828, column: 16, scope: !1470)
!1476 = !DILocation(line: 829, column: 17, scope: !1472)
!1477 = !DILocation(line: 827, column: 15, scope: !1426)
!1478 = !DILocation(line: 827, column: 9, scope: !1426)
!1479 = !DILocation(line: 828, column: 16, scope: !1426)
!1480 = !DILocation(line: 828, column: 22, scope: !1470)
!1481 = !DILocation(line: 828, column: 26, scope: !1426)
!1482 = !DILocation(line: 829, column: 27, scope: !1472)
!1483 = !DILocation(line: 829, column: 23, scope: !1472)
!1484 = !DILocation(line: 829, column: 32, scope: !1426)
!1485 = !DILocation(line: 831, column: 5, scope: !1426)
!1486 = !DILocation(line: 831, column: 6, scope: !1426)
!1487 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f9a0feeae36ef59E", scope: !1368, file: !335, line: 826, type: !1488, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1492, declaration: !1491, retainedNodes: !1494)
!1488 = !DISubroutineType(types: !1489)
!1489 = !{!1385, !1368, !1490}
!1490 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !1256, file: !2, align: 8, elements: !18, identifier: "d6ca4337fc9ba393980a820636694216")
!1491 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f9a0feeae36ef59E", scope: !1368, file: !335, line: 826, type: !1488, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1492)
!1492 = !{!1299, !1377, !425, !1493}
!1493 = !DITemplateTypeParameter(name: "O", type: !1490)
!1494 = !{!1495, !1496, !1497, !1499}
!1495 = !DILocalVariable(name: "self", arg: 1, scope: !1487, file: !335, line: 826, type: !1368)
!1496 = !DILocalVariable(name: "op", arg: 2, scope: !1487, file: !335, line: 826, type: !1490)
!1497 = !DILocalVariable(name: "t", scope: !1498, file: !335, line: 828, type: !514, align: 8)
!1498 = distinct !DILexicalBlock(scope: !1487, file: !335, line: 828, column: 13)
!1499 = !DILocalVariable(name: "e", scope: !1500, file: !335, line: 829, type: !308, align: 1)
!1500 = distinct !DILexicalBlock(scope: !1487, file: !335, line: 829, column: 13)
!1501 = !DILocation(line: 826, column: 42, scope: !1487)
!1502 = !DILocation(line: 826, column: 48, scope: !1487)
!1503 = !DILocation(line: 828, column: 16, scope: !1498)
!1504 = !DILocation(line: 827, column: 15, scope: !1487)
!1505 = !DILocation(line: 827, column: 9, scope: !1487)
!1506 = !DILocation(line: 828, column: 16, scope: !1487)
!1507 = !DILocation(line: 828, column: 22, scope: !1498)
!1508 = !DILocation(line: 828, column: 26, scope: !1487)
!1509 = !DILocation(line: 829, column: 17, scope: !1487)
!1510 = !DILocation(line: 829, column: 17, scope: !1500)
!1511 = !DILocation(line: 829, column: 27, scope: !1500)
!1512 = !DILocation(line: 829, column: 23, scope: !1500)
!1513 = !DILocation(line: 829, column: 32, scope: !1487)
!1514 = !DILocation(line: 831, column: 5, scope: !1487)
!1515 = !DILocation(line: 831, column: 6, scope: !1487)
!1516 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7c19ec52344e815aE", scope: !1368, file: !335, line: 826, type: !1517, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1521, declaration: !1520, retainedNodes: !1523)
!1517 = !DISubroutineType(types: !1518)
!1518 = !{!1385, !1368, !1519}
!1519 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !1400, file: !2, align: 8, elements: !18, identifier: "e25b10b67aee53c693f72f3200a41e40")
!1520 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7c19ec52344e815aE", scope: !1368, file: !335, line: 826, type: !1517, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1521)
!1521 = !{!1299, !1377, !425, !1522}
!1522 = !DITemplateTypeParameter(name: "O", type: !1519)
!1523 = !{!1524, !1525, !1526, !1528}
!1524 = !DILocalVariable(name: "self", arg: 1, scope: !1516, file: !335, line: 826, type: !1368)
!1525 = !DILocalVariable(name: "op", arg: 2, scope: !1516, file: !335, line: 826, type: !1519)
!1526 = !DILocalVariable(name: "t", scope: !1527, file: !335, line: 828, type: !514, align: 8)
!1527 = distinct !DILexicalBlock(scope: !1516, file: !335, line: 828, column: 13)
!1528 = !DILocalVariable(name: "e", scope: !1529, file: !335, line: 829, type: !308, align: 1)
!1529 = distinct !DILexicalBlock(scope: !1516, file: !335, line: 829, column: 13)
!1530 = !DILocation(line: 826, column: 42, scope: !1516)
!1531 = !DILocation(line: 826, column: 48, scope: !1516)
!1532 = !DILocation(line: 828, column: 16, scope: !1527)
!1533 = !DILocation(line: 827, column: 15, scope: !1516)
!1534 = !DILocation(line: 827, column: 9, scope: !1516)
!1535 = !DILocation(line: 828, column: 16, scope: !1516)
!1536 = !DILocation(line: 828, column: 22, scope: !1527)
!1537 = !DILocation(line: 828, column: 26, scope: !1516)
!1538 = !DILocation(line: 829, column: 17, scope: !1516)
!1539 = !DILocation(line: 829, column: 17, scope: !1529)
!1540 = !DILocation(line: 829, column: 27, scope: !1529)
!1541 = !DILocation(line: 829, column: 23, scope: !1529)
!1542 = !DILocation(line: 829, column: 32, scope: !1516)
!1543 = !DILocation(line: 831, column: 5, scope: !1516)
!1544 = !DILocation(line: 831, column: 6, scope: !1516)
!1545 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h80025abf4798de96E", scope: !1222, file: !335, line: 826, type: !1546, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1567, declaration: !1566, retainedNodes: !1569)
!1546 = !DISubroutineType(types: !1547)
!1547 = !{!1548, !1222, !1562}
!1548 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1549, templateParams: !18, identifier: "c2a45528b2175738aee75698175bf1f3")
!1549 = !{!1550}
!1550 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1548, file: !2, size: 128, align: 64, elements: !1551, templateParams: !18, identifier: "876a5ccbae5256549fb4c7ef215bdad", discriminator: !1561)
!1551 = !{!1552, !1557}
!1552 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1550, file: !2, baseType: !1553, size: 128, align: 64, extraData: i128 3)
!1553 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1548, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1554, templateParams: !1556, identifier: "ad9a19164cfadd576b0ec2d3abb9d94a")
!1554 = !{!1555}
!1555 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1553, file: !2, baseType: !459, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1556 = !{!1231, !1316}
!1557 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1550, file: !2, baseType: !1558, size: 128, align: 64)
!1558 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1548, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1559, templateParams: !1556, identifier: "6baae60f622e7abb8083ee0471b4503e")
!1559 = !{!1560}
!1560 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1558, file: !2, baseType: !1317, size: 128, align: 64, flags: DIFlagPublic)
!1561 = !DIDerivedType(tag: DW_TAG_member, scope: !1548, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1562 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !1563, file: !2, size: 64, align: 64, elements: !1564, templateParams: !18, identifier: "b5224b880895951c7f5e1dfd8c988e22")
!1563 = !DINamespace(name: "translate_page", scope: !1257)
!1564 = !{!1565}
!1565 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !1562, file: !2, baseType: !1340, size: 64, align: 64)
!1566 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h80025abf4798de96E", scope: !1222, file: !335, line: 826, type: !1546, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1567)
!1567 = !{!1231, !1232, !1344, !1568}
!1568 = !DITemplateTypeParameter(name: "O", type: !1562)
!1569 = !{!1570, !1571, !1572, !1574}
!1570 = !DILocalVariable(name: "self", arg: 1, scope: !1545, file: !335, line: 826, type: !1222)
!1571 = !DILocalVariable(name: "op", arg: 2, scope: !1545, file: !335, line: 826, type: !1562)
!1572 = !DILocalVariable(name: "t", scope: !1573, file: !335, line: 828, type: !459, align: 8)
!1573 = distinct !DILexicalBlock(scope: !1545, file: !335, line: 828, column: 13)
!1574 = !DILocalVariable(name: "e", scope: !1575, file: !335, line: 829, type: !1233, align: 1)
!1575 = distinct !DILexicalBlock(scope: !1545, file: !335, line: 829, column: 13)
!1576 = !DILocation(line: 826, column: 42, scope: !1545)
!1577 = !DILocation(line: 826, column: 48, scope: !1545)
!1578 = !DILocation(line: 828, column: 16, scope: !1573)
!1579 = !DILocation(line: 829, column: 17, scope: !1575)
!1580 = !DILocation(line: 827, column: 15, scope: !1545)
!1581 = !DILocation(line: 827, column: 9, scope: !1545)
!1582 = !DILocation(line: 828, column: 16, scope: !1545)
!1583 = !DILocation(line: 828, column: 22, scope: !1573)
!1584 = !DILocation(line: 828, column: 26, scope: !1545)
!1585 = !DILocation(line: 829, column: 27, scope: !1575)
!1586 = !DILocation(line: 829, column: 23, scope: !1575)
!1587 = !DILocation(line: 829, column: 32, scope: !1545)
!1588 = !DILocation(line: 831, column: 5, scope: !1545)
!1589 = !DILocation(line: 831, column: 6, scope: !1545)
!1590 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha4c074370696f73aE", scope: !1368, file: !335, line: 826, type: !1591, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1595, declaration: !1594, retainedNodes: !1597)
!1591 = !DISubroutineType(types: !1592)
!1592 = !{!1385, !1368, !1593}
!1593 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !1400, file: !2, align: 8, elements: !18, identifier: "880e1dab8a5e528c1d26d6433426374f")
!1594 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha4c074370696f73aE", scope: !1368, file: !335, line: 826, type: !1591, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1595)
!1595 = !{!1299, !1377, !425, !1596}
!1596 = !DITemplateTypeParameter(name: "O", type: !1593)
!1597 = !{!1598, !1599, !1600, !1602}
!1598 = !DILocalVariable(name: "self", arg: 1, scope: !1590, file: !335, line: 826, type: !1368)
!1599 = !DILocalVariable(name: "op", arg: 2, scope: !1590, file: !335, line: 826, type: !1593)
!1600 = !DILocalVariable(name: "t", scope: !1601, file: !335, line: 828, type: !514, align: 8)
!1601 = distinct !DILexicalBlock(scope: !1590, file: !335, line: 828, column: 13)
!1602 = !DILocalVariable(name: "e", scope: !1603, file: !335, line: 829, type: !308, align: 1)
!1603 = distinct !DILexicalBlock(scope: !1590, file: !335, line: 829, column: 13)
!1604 = !DILocation(line: 826, column: 42, scope: !1590)
!1605 = !DILocation(line: 826, column: 48, scope: !1590)
!1606 = !DILocation(line: 828, column: 16, scope: !1601)
!1607 = !DILocation(line: 827, column: 15, scope: !1590)
!1608 = !DILocation(line: 827, column: 9, scope: !1590)
!1609 = !DILocation(line: 828, column: 16, scope: !1590)
!1610 = !DILocation(line: 828, column: 22, scope: !1601)
!1611 = !DILocation(line: 828, column: 26, scope: !1590)
!1612 = !DILocation(line: 829, column: 17, scope: !1590)
!1613 = !DILocation(line: 829, column: 17, scope: !1603)
!1614 = !DILocation(line: 829, column: 27, scope: !1603)
!1615 = !DILocation(line: 829, column: 23, scope: !1603)
!1616 = !DILocation(line: 829, column: 32, scope: !1590)
!1617 = !DILocation(line: 831, column: 5, scope: !1590)
!1618 = !DILocation(line: 831, column: 6, scope: !1590)
!1619 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd340c6e23b9fd442E", scope: !1368, file: !335, line: 826, type: !1620, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1624, declaration: !1623, retainedNodes: !1626)
!1620 = !DISubroutineType(types: !1621)
!1621 = !{!1385, !1368, !1622}
!1622 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !1256, file: !2, align: 8, elements: !18, identifier: "c28996ac837a737ba894633635fdb1af")
!1623 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd340c6e23b9fd442E", scope: !1368, file: !335, line: 826, type: !1620, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1624)
!1624 = !{!1299, !1377, !425, !1625}
!1625 = !DITemplateTypeParameter(name: "O", type: !1622)
!1626 = !{!1627, !1628, !1629, !1631}
!1627 = !DILocalVariable(name: "self", arg: 1, scope: !1619, file: !335, line: 826, type: !1368)
!1628 = !DILocalVariable(name: "op", arg: 2, scope: !1619, file: !335, line: 826, type: !1622)
!1629 = !DILocalVariable(name: "t", scope: !1630, file: !335, line: 828, type: !514, align: 8)
!1630 = distinct !DILexicalBlock(scope: !1619, file: !335, line: 828, column: 13)
!1631 = !DILocalVariable(name: "e", scope: !1632, file: !335, line: 829, type: !308, align: 1)
!1632 = distinct !DILexicalBlock(scope: !1619, file: !335, line: 829, column: 13)
!1633 = !DILocation(line: 826, column: 42, scope: !1619)
!1634 = !DILocation(line: 826, column: 48, scope: !1619)
!1635 = !DILocation(line: 828, column: 16, scope: !1630)
!1636 = !DILocation(line: 827, column: 15, scope: !1619)
!1637 = !DILocation(line: 827, column: 9, scope: !1619)
!1638 = !DILocation(line: 828, column: 16, scope: !1619)
!1639 = !DILocation(line: 828, column: 22, scope: !1630)
!1640 = !DILocation(line: 828, column: 26, scope: !1619)
!1641 = !DILocation(line: 829, column: 17, scope: !1619)
!1642 = !DILocation(line: 829, column: 17, scope: !1632)
!1643 = !DILocation(line: 829, column: 27, scope: !1632)
!1644 = !DILocation(line: 829, column: 23, scope: !1632)
!1645 = !DILocation(line: 829, column: 32, scope: !1619)
!1646 = !DILocation(line: 831, column: 5, scope: !1619)
!1647 = !DILocation(line: 831, column: 6, scope: !1619)
!1648 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdd091bfee785240cE", scope: !1427, file: !335, line: 826, type: !1649, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1670, declaration: !1669, retainedNodes: !1672)
!1649 = !DISubroutineType(types: !1650)
!1650 = !{!1651, !1427, !1665}
!1651 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1652, templateParams: !18, identifier: "515e986ee5ae12918b6f2126b6146988")
!1652 = !{!1653}
!1653 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1651, file: !2, size: 128, align: 64, elements: !1654, templateParams: !18, identifier: "2eeb05ef2eb1bccc8968eae0062f4709", discriminator: !1664)
!1654 = !{!1655, !1660}
!1655 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !1653, file: !2, baseType: !1656, size: 128, align: 64, extraData: i128 3)
!1656 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !1651, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1657, templateParams: !1659, identifier: "9abfcec8eed9c53ff0faf3e91eb40111")
!1657 = !{!1658}
!1658 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1656, file: !2, baseType: !350, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1659 = !{!1436, !375}
!1660 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !1653, file: !2, baseType: !1661, size: 128, align: 64)
!1661 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !1651, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1662, templateParams: !1659, identifier: "7162fd31bbc8281e50c01bedef8d6554")
!1662 = !{!1663}
!1663 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1661, file: !2, baseType: !376, size: 128, align: 64, flags: DIFlagPublic)
!1664 = !DIDerivedType(tag: DW_TAG_member, scope: !1651, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1665 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !1666, file: !2, size: 64, align: 64, elements: !1667, templateParams: !18, identifier: "4c4adcd5d8c8f9ee9b0b2f1b67dd75b4")
!1666 = !DINamespace(name: "unmap", scope: !1460)
!1667 = !{!1668}
!1668 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !1665, file: !2, baseType: !1260, size: 64, align: 64)
!1669 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdd091bfee785240cE", scope: !1427, file: !335, line: 826, type: !1649, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1670)
!1670 = !{!1436, !1232, !425, !1671}
!1671 = !DITemplateTypeParameter(name: "O", type: !1665)
!1672 = !{!1673, !1674, !1675, !1677}
!1673 = !DILocalVariable(name: "self", arg: 1, scope: !1648, file: !335, line: 826, type: !1427)
!1674 = !DILocalVariable(name: "op", arg: 2, scope: !1648, file: !335, line: 826, type: !1665)
!1675 = !DILocalVariable(name: "t", scope: !1676, file: !335, line: 828, type: !350, align: 8)
!1676 = distinct !DILexicalBlock(scope: !1648, file: !335, line: 828, column: 13)
!1677 = !DILocalVariable(name: "e", scope: !1678, file: !335, line: 829, type: !1233, align: 1)
!1678 = distinct !DILexicalBlock(scope: !1648, file: !335, line: 829, column: 13)
!1679 = !DILocation(line: 826, column: 42, scope: !1648)
!1680 = !DILocation(line: 826, column: 48, scope: !1648)
!1681 = !DILocation(line: 828, column: 16, scope: !1676)
!1682 = !DILocation(line: 829, column: 17, scope: !1678)
!1683 = !DILocation(line: 827, column: 15, scope: !1648)
!1684 = !DILocation(line: 827, column: 9, scope: !1648)
!1685 = !DILocation(line: 828, column: 16, scope: !1648)
!1686 = !DILocation(line: 828, column: 22, scope: !1676)
!1687 = !DILocation(line: 828, column: 26, scope: !1648)
!1688 = !DILocation(line: 829, column: 27, scope: !1678)
!1689 = !DILocation(line: 829, column: 23, scope: !1678)
!1690 = !DILocation(line: 829, column: 32, scope: !1648)
!1691 = !DILocation(line: 831, column: 5, scope: !1648)
!1692 = !DILocation(line: 831, column: 6, scope: !1648)
!1693 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hee867d3fa11f2d75E", scope: !1368, file: !335, line: 826, type: !1694, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1698, declaration: !1697, retainedNodes: !1700)
!1694 = !DISubroutineType(types: !1695)
!1695 = !{!1385, !1368, !1696}
!1696 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !1400, file: !2, align: 8, elements: !18, identifier: "968a6a7ee1365cb1bf3e680c2fdccc9f")
!1697 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hee867d3fa11f2d75E", scope: !1368, file: !335, line: 826, type: !1694, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1698)
!1698 = !{!1299, !1377, !425, !1699}
!1699 = !DITemplateTypeParameter(name: "O", type: !1696)
!1700 = !{!1701, !1702, !1703, !1705}
!1701 = !DILocalVariable(name: "self", arg: 1, scope: !1693, file: !335, line: 826, type: !1368)
!1702 = !DILocalVariable(name: "op", arg: 2, scope: !1693, file: !335, line: 826, type: !1696)
!1703 = !DILocalVariable(name: "t", scope: !1704, file: !335, line: 828, type: !514, align: 8)
!1704 = distinct !DILexicalBlock(scope: !1693, file: !335, line: 828, column: 13)
!1705 = !DILocalVariable(name: "e", scope: !1706, file: !335, line: 829, type: !308, align: 1)
!1706 = distinct !DILexicalBlock(scope: !1693, file: !335, line: 829, column: 13)
!1707 = !DILocation(line: 826, column: 42, scope: !1693)
!1708 = !DILocation(line: 826, column: 48, scope: !1693)
!1709 = !DILocation(line: 828, column: 16, scope: !1704)
!1710 = !DILocation(line: 827, column: 15, scope: !1693)
!1711 = !DILocation(line: 827, column: 9, scope: !1693)
!1712 = !DILocation(line: 828, column: 16, scope: !1693)
!1713 = !DILocation(line: 828, column: 22, scope: !1704)
!1714 = !DILocation(line: 828, column: 26, scope: !1693)
!1715 = !DILocation(line: 829, column: 17, scope: !1693)
!1716 = !DILocation(line: 829, column: 17, scope: !1706)
!1717 = !DILocation(line: 829, column: 27, scope: !1706)
!1718 = !DILocation(line: 829, column: 23, scope: !1706)
!1719 = !DILocation(line: 829, column: 32, scope: !1693)
!1720 = !DILocation(line: 831, column: 5, scope: !1693)
!1721 = !DILocation(line: 831, column: 6, scope: !1693)
!1722 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hef67ee25afc42ed5E", scope: !1368, file: !335, line: 826, type: !1723, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1727, declaration: !1726, retainedNodes: !1729)
!1723 = !DISubroutineType(types: !1724)
!1724 = !{!1385, !1368, !1725}
!1725 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !1666, file: !2, align: 8, elements: !18, identifier: "26f1b077da312116daccfcc3c2909837")
!1726 = !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hef67ee25afc42ed5E", scope: !1368, file: !335, line: 826, type: !1723, scopeLine: 826, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !1727)
!1727 = !{!1299, !1377, !425, !1728}
!1728 = !DITemplateTypeParameter(name: "O", type: !1725)
!1729 = !{!1730, !1731, !1732, !1734}
!1730 = !DILocalVariable(name: "self", arg: 1, scope: !1722, file: !335, line: 826, type: !1368)
!1731 = !DILocalVariable(name: "op", arg: 2, scope: !1722, file: !335, line: 826, type: !1725)
!1732 = !DILocalVariable(name: "t", scope: !1733, file: !335, line: 828, type: !514, align: 8)
!1733 = distinct !DILexicalBlock(scope: !1722, file: !335, line: 828, column: 13)
!1734 = !DILocalVariable(name: "e", scope: !1735, file: !335, line: 829, type: !308, align: 1)
!1735 = distinct !DILexicalBlock(scope: !1722, file: !335, line: 829, column: 13)
!1736 = !DILocation(line: 826, column: 42, scope: !1722)
!1737 = !DILocation(line: 826, column: 48, scope: !1722)
!1738 = !DILocation(line: 828, column: 16, scope: !1733)
!1739 = !DILocation(line: 827, column: 15, scope: !1722)
!1740 = !DILocation(line: 827, column: 9, scope: !1722)
!1741 = !DILocation(line: 828, column: 16, scope: !1722)
!1742 = !DILocation(line: 828, column: 22, scope: !1733)
!1743 = !DILocation(line: 828, column: 26, scope: !1722)
!1744 = !DILocation(line: 829, column: 17, scope: !1722)
!1745 = !DILocation(line: 829, column: 17, scope: !1735)
!1746 = !DILocation(line: 829, column: 27, scope: !1735)
!1747 = !DILocation(line: 829, column: 23, scope: !1735)
!1748 = !DILocation(line: 829, column: 32, scope: !1722)
!1749 = !DILocation(line: 831, column: 5, scope: !1722)
!1750 = !DILocation(line: 831, column: 6, scope: !1722)
!1751 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h1782b4522293fd4dE", scope: !1753, file: !1752, line: 221, type: !1756, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !1758)
!1752 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "cbbe1f69975fa5a6d42c09b34b7ac0b1")
!1753 = !DINamespace(name: "{impl#21}", scope: !1754)
!1754 = !DINamespace(name: "ptr_try_from_impls", scope: !1755)
!1755 = !DINamespace(name: "num", scope: !403)
!1756 = !DISubroutineType(types: !1757)
!1757 = !{!1154, !17}
!1758 = !{!1759}
!1759 = !DILocalVariable(name: "value", arg: 1, scope: !1751, file: !1752, line: 221, type: !17)
!1760 = !DILocation(line: 221, column: 25, scope: !1751)
!1761 = !DILocation(line: 222, column: 17, scope: !1751)
!1762 = !DILocation(line: 223, column: 14, scope: !1751)
!1763 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h5c97c395b069580aE", scope: !1764, file: !1752, line: 221, type: !1765, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !1767)
!1764 = !DINamespace(name: "{impl#3}", scope: !1754)
!1765 = !DISubroutineType(types: !1766)
!1766 = !{!1117, !9}
!1767 = !{!1768}
!1768 = !DILocalVariable(name: "value", arg: 1, scope: !1763, file: !1752, line: 221, type: !9)
!1769 = !DILocation(line: 221, column: 25, scope: !1763)
!1770 = !DILocation(line: 222, column: 17, scope: !1763)
!1771 = !DILocation(line: 223, column: 14, scope: !1763)
!1772 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h473751cb36709d5aE", scope: !1773, file: !432, line: 756, type: !1774, scopeLine: 756, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1778, retainedNodes: !1776)
!1773 = !DINamespace(name: "{impl#3}", scope: !403)
!1774 = !DISubroutineType(types: !1775)
!1775 = !{!17, !17}
!1776 = !{!1777}
!1777 = !DILocalVariable(name: "self", arg: 1, scope: !1772, file: !432, line: 756, type: !17)
!1778 = !{!855, !1779}
!1779 = !DITemplateTypeParameter(name: "U", type: !17)
!1780 = !DILocation(line: 756, column: 13, scope: !1772)
!1781 = !DILocalVariable(name: "t", arg: 1, scope: !1782, file: !432, line: 766, type: !17)
!1782 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h474955550b7b1d53E", scope: !433, file: !432, line: 766, type: !1774, scopeLine: 766, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !854, retainedNodes: !1783)
!1783 = !{!1781}
!1784 = !DILocation(line: 766, column: 13, scope: !1782, inlinedAt: !1785)
!1785 = distinct !DILocation(line: 757, column: 9, scope: !1772)
!1786 = !DILocation(line: 758, column: 6, scope: !1772)
!1787 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h05c1445f28eb908bE", scope: !1788, file: !335, line: 1945, type: !1789, scopeLine: 1945, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1659, retainedNodes: !1808)
!1788 = !DINamespace(name: "{impl#26}", scope: !111)
!1789 = !DISubroutineType(types: !1790)
!1790 = !{!1791, !1651}
!1791 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !1792, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1793, templateParams: !18, identifier: "dca4adc0e51c68661be0d06039f0276")
!1792 = !DINamespace(name: "control_flow", scope: !577)
!1793 = !{!1794}
!1794 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1791, file: !2, size: 128, align: 64, elements: !1795, templateParams: !18, identifier: "f39ad35217e42e414762066d83b60778", discriminator: !1807)
!1795 = !{!1796, !1803}
!1796 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !1794, file: !2, baseType: !1797, size: 128, align: 64, extraData: i128 3)
!1797 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !1791, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1798, templateParams: !1800, identifier: "9344327b68b7daf2ac6c19de9576e0ec")
!1798 = !{!1799}
!1799 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1797, file: !2, baseType: !350, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1800 = !{!1801, !1802}
!1801 = !DITemplateTypeParameter(name: "B", type: !394)
!1802 = !DITemplateTypeParameter(name: "C", type: !350)
!1803 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !1794, file: !2, baseType: !1804, size: 128, align: 64)
!1804 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !1791, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1805, templateParams: !1800, identifier: "acf736b154211194a4d3e1956744b59a")
!1805 = !{!1806}
!1806 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1804, file: !2, baseType: !394, size: 128, align: 64, flags: DIFlagPublic)
!1807 = !DIDerivedType(tag: DW_TAG_member, scope: !1791, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1808 = !{!1809, !1810, !1812}
!1809 = !DILocalVariable(name: "self", arg: 1, scope: !1787, file: !335, line: 1945, type: !1651)
!1810 = !DILocalVariable(name: "v", scope: !1811, file: !335, line: 1947, type: !350, align: 8)
!1811 = distinct !DILexicalBlock(scope: !1787, file: !335, line: 1947, column: 13)
!1812 = !DILocalVariable(name: "e", scope: !1813, file: !335, line: 1948, type: !376, align: 8)
!1813 = distinct !DILexicalBlock(scope: !1787, file: !335, line: 1948, column: 13)
!1814 = !DILocation(line: 1945, column: 15, scope: !1787)
!1815 = !DILocation(line: 1947, column: 16, scope: !1811)
!1816 = !DILocation(line: 1946, column: 15, scope: !1787)
!1817 = !{i64 0, i64 4}
!1818 = !DILocation(line: 1946, column: 9, scope: !1787)
!1819 = !DILocation(line: 1947, column: 16, scope: !1787)
!1820 = !DILocation(line: 1947, column: 22, scope: !1811)
!1821 = !DILocation(line: 1947, column: 45, scope: !1787)
!1822 = !DILocation(line: 1948, column: 17, scope: !1787)
!1823 = !DILocation(line: 1948, column: 17, scope: !1813)
!1824 = !DILocation(line: 1948, column: 42, scope: !1813)
!1825 = !DILocation(line: 1948, column: 23, scope: !1813)
!1826 = !DILocation(line: 1948, column: 48, scope: !1787)
!1827 = !DILocation(line: 1950, column: 6, scope: !1787)
!1828 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h61290bec2ee60db8E", scope: !1788, file: !335, line: 1945, type: !1829, scopeLine: 1945, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1393, retainedNodes: !1846)
!1829 = !DISubroutineType(types: !1830)
!1830 = !{!1831, !1385}
!1831 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !1792, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1832, templateParams: !18, identifier: "7dd80e7894a05fac780a86a067f62405")
!1832 = !{!1833}
!1833 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1831, file: !2, size: 128, align: 64, elements: !1834, templateParams: !18, identifier: "fef0ea96fc0f8fdf3d066eddb43b4b0a", discriminator: !1845)
!1834 = !{!1835, !1841}
!1835 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !1833, file: !2, baseType: !1836, size: 128, align: 64, extraData: i128 3)
!1836 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !1831, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1837, templateParams: !1839, identifier: "698bdf1e440cc3bfc457b41c1efbe6cd")
!1837 = !{!1838}
!1838 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1836, file: !2, baseType: !514, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1839 = !{!1801, !1840}
!1840 = !DITemplateTypeParameter(name: "C", type: !514)
!1841 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !1833, file: !2, baseType: !1842, size: 128, align: 64)
!1842 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !1831, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1843, templateParams: !1839, identifier: "c29efdb417d2d8c946c9ea2a469a8fe4")
!1843 = !{!1844}
!1844 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1842, file: !2, baseType: !394, size: 128, align: 64, flags: DIFlagPublic)
!1845 = !DIDerivedType(tag: DW_TAG_member, scope: !1831, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1846 = !{!1847, !1848, !1850}
!1847 = !DILocalVariable(name: "self", arg: 1, scope: !1828, file: !335, line: 1945, type: !1385)
!1848 = !DILocalVariable(name: "v", scope: !1849, file: !335, line: 1947, type: !514, align: 8)
!1849 = distinct !DILexicalBlock(scope: !1828, file: !335, line: 1947, column: 13)
!1850 = !DILocalVariable(name: "e", scope: !1851, file: !335, line: 1948, type: !376, align: 8)
!1851 = distinct !DILexicalBlock(scope: !1828, file: !335, line: 1948, column: 13)
!1852 = !DILocation(line: 1945, column: 15, scope: !1828)
!1853 = !DILocation(line: 1947, column: 16, scope: !1849)
!1854 = !DILocation(line: 1946, column: 15, scope: !1828)
!1855 = !DILocation(line: 1946, column: 9, scope: !1828)
!1856 = !DILocation(line: 1947, column: 16, scope: !1828)
!1857 = !DILocation(line: 1947, column: 22, scope: !1849)
!1858 = !DILocation(line: 1947, column: 45, scope: !1828)
!1859 = !DILocation(line: 1948, column: 17, scope: !1828)
!1860 = !DILocation(line: 1948, column: 17, scope: !1851)
!1861 = !DILocation(line: 1948, column: 42, scope: !1851)
!1862 = !DILocation(line: 1948, column: 23, scope: !1851)
!1863 = !DILocation(line: 1948, column: 48, scope: !1828)
!1864 = !DILocation(line: 1950, column: 6, scope: !1828)
!1865 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he7b499b98108baccE", scope: !1788, file: !335, line: 1945, type: !1866, scopeLine: 1945, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1249, retainedNodes: !1883)
!1866 = !DISubroutineType(types: !1867)
!1867 = !{!1868, !1241}
!1868 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !1792, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1869, templateParams: !18, identifier: "61643f73b47a2bd53273c2d470f2638c")
!1869 = !{!1870}
!1870 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1868, file: !2, size: 128, align: 64, elements: !1871, templateParams: !18, identifier: "785f65d689eb07e7e975ad2d6d013096", discriminator: !1882)
!1871 = !{!1872, !1878}
!1872 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !1870, file: !2, baseType: !1873, size: 128, align: 64, extraData: i128 3)
!1873 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !1868, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1874, templateParams: !1876, identifier: "ccc446d22f136166ee18119965cf14be")
!1874 = !{!1875}
!1875 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1873, file: !2, baseType: !459, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1876 = !{!1801, !1877}
!1877 = !DITemplateTypeParameter(name: "C", type: !459)
!1878 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !1870, file: !2, baseType: !1879, size: 128, align: 64)
!1879 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !1868, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1880, templateParams: !1876, identifier: "34115a393630be14e9d59db8b7c4d54e")
!1880 = !{!1881}
!1881 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1879, file: !2, baseType: !394, size: 128, align: 64, flags: DIFlagPublic)
!1882 = !DIDerivedType(tag: DW_TAG_member, scope: !1868, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1883 = !{!1884, !1885, !1887}
!1884 = !DILocalVariable(name: "self", arg: 1, scope: !1865, file: !335, line: 1945, type: !1241)
!1885 = !DILocalVariable(name: "v", scope: !1886, file: !335, line: 1947, type: !459, align: 8)
!1886 = distinct !DILexicalBlock(scope: !1865, file: !335, line: 1947, column: 13)
!1887 = !DILocalVariable(name: "e", scope: !1888, file: !335, line: 1948, type: !376, align: 8)
!1888 = distinct !DILexicalBlock(scope: !1865, file: !335, line: 1948, column: 13)
!1889 = !DILocation(line: 1945, column: 15, scope: !1865)
!1890 = !DILocation(line: 1947, column: 16, scope: !1886)
!1891 = !DILocation(line: 1946, column: 15, scope: !1865)
!1892 = !DILocation(line: 1946, column: 9, scope: !1865)
!1893 = !DILocation(line: 1947, column: 16, scope: !1865)
!1894 = !DILocation(line: 1947, column: 22, scope: !1886)
!1895 = !DILocation(line: 1947, column: 45, scope: !1865)
!1896 = !DILocation(line: 1948, column: 17, scope: !1865)
!1897 = !DILocation(line: 1948, column: 17, scope: !1888)
!1898 = !DILocation(line: 1948, column: 42, scope: !1888)
!1899 = !DILocation(line: 1948, column: 23, scope: !1888)
!1900 = !DILocation(line: 1948, column: 48, scope: !1865)
!1901 = !DILocation(line: 1950, column: 6, scope: !1865)
!1902 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hfc54b22b7fe414dfE", scope: !1903, file: !1039, line: 2481, type: !1904, scopeLine: 2481, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !1008, retainedNodes: !1928)
!1903 = !DINamespace(name: "{impl#41}", scope: !45)
!1904 = !DISubroutineType(types: !1905)
!1905 = !{!1906, !1917}
!1906 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !45, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1907, templateParams: !18, identifier: "38f8299a65aba6eaf2eff6b1b3ab78a0")
!1907 = !{!1908}
!1908 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1906, file: !2, size: 128, align: 64, elements: !1909, templateParams: !18, identifier: "6d5af0cad7cb4fc740f84106ed663cd9", discriminator: !1916)
!1909 = !{!1910, !1912}
!1910 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1908, file: !2, baseType: !1911, size: 128, align: 64, extraData: i128 0)
!1911 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1906, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, templateParams: !1008, identifier: "f61713c608280a16bf30d38a787f0664")
!1912 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1908, file: !2, baseType: !1913, size: 128, align: 64, extraData: i128 1)
!1913 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1906, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1914, templateParams: !1008, identifier: "34692fa9fc169e578f38dae4d820ada3")
!1914 = !{!1915}
!1915 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1913, file: !2, baseType: !192, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1916 = !DIDerivedType(tag: DW_TAG_member, scope: !1906, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1917 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !45, file: !2, align: 8, flags: DIFlagPublic, elements: !1918, templateParams: !18, identifier: "43d15f86ad9dd8a6e50d82cc8f054317")
!1918 = !{!1919}
!1919 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1917, file: !2, align: 8, elements: !1920, templateParams: !18, identifier: "ef92427e24e8291e8813f48b58e5640b")
!1920 = !{!1921, !1924}
!1921 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1919, file: !2, baseType: !1922, align: 8)
!1922 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1917, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !1923, identifier: "6840ee0e393a2749cb646c6878a32d4d")
!1923 = !{!407}
!1924 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1919, file: !2, baseType: !1925, align: 8)
!1925 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1917, file: !2, align: 8, flags: DIFlagPublic, elements: !1926, templateParams: !1923, identifier: "70a5a66f064aa31b1416f7f7a4aca27")
!1926 = !{!1927}
!1927 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1925, file: !2, baseType: !402, align: 8, flags: DIFlagPublic)
!1928 = !{!1929, !1930}
!1929 = !DILocalVariable(name: "residual", scope: !1902, file: !1039, line: 2481, type: !1917, align: 1)
!1930 = !DILocalVariable(arg: 1, scope: !1902, file: !1039, line: 2481, type: !1917)
!1931 = !DILocation(line: 2481, column: 22, scope: !1902)
!1932 = !DILocation(line: 2483, column: 21, scope: !1902)
!1933 = !DILocation(line: 2485, column: 6, scope: !1902)
!1934 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h526802a23a8701c2E", scope: !1936, file: !1935, line: 870, type: !1937, scopeLine: 870, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !141, retainedNodes: !1958)
!1935 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "9ecd4c63827da4e86dbe561ed4b5264c")
!1936 = !DINamespace(name: "{impl#18}", scope: !576)
!1937 = !DISubroutineType(types: !1938)
!1938 = !{!1939, !1957}
!1939 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !576, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1940, templateParams: !18, identifier: "adcb63340deb7dc13d578722fffa7cc")
!1940 = !{!1941}
!1941 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1939, file: !2, size: 128, align: 64, elements: !1942, templateParams: !18, identifier: "84e14c7266b481d27375f61dff884ee5", discriminator: !1956)
!1942 = !{!1943, !1950, !1954}
!1943 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !1941, file: !2, baseType: !1944, size: 128, align: 64, extraData: i128 0)
!1944 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !1939, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1945, templateParams: !1948, identifier: "16d44dee11ff9dfc23b9f7a3468653d5")
!1945 = !{!1946}
!1946 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1944, file: !2, baseType: !1947, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1947 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!1948 = !{!1949}
!1949 = !DITemplateTypeParameter(name: "T", type: !1947)
!1950 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !1941, file: !2, baseType: !1951, size: 128, align: 64, extraData: i128 1)
!1951 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !1939, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !1952, templateParams: !1948, identifier: "f381b69614865af0f76943d2def45fe9")
!1952 = !{!1953}
!1953 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1951, file: !2, baseType: !1947, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!1954 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !1941, file: !2, baseType: !1955, size: 128, align: 64, extraData: i128 2)
!1955 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !1939, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, templateParams: !1948, identifier: "b2030a09d449e976f2ca0d0b2335d77")
!1956 = !DIDerivedType(tag: DW_TAG_member, scope: !1939, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!1957 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !575, size: 64, align: 64, dwarfAddressSpace: 0)
!1958 = !{!1959}
!1959 = !DILocalVariable(name: "self", arg: 1, scope: !1934, file: !1935, line: 870, type: !1957)
!1960 = !DILocation(line: 870, column: 20, scope: !1934)
!1961 = !DILocation(line: 871, column: 9, scope: !1934)
!1962 = !DILocation(line: 872, column: 6, scope: !1934)
!1963 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h1c416404d82f5e57E", scope: !1936, file: !1935, line: 873, type: !1937, scopeLine: 873, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !141, retainedNodes: !1964)
!1964 = !{!1965}
!1965 = !DILocalVariable(name: "self", arg: 1, scope: !1963, file: !1935, line: 873, type: !1957)
!1966 = !DILocation(line: 873, column: 18, scope: !1963)
!1967 = !DILocation(line: 874, column: 18, scope: !1963)
!1968 = !DILocation(line: 874, column: 9, scope: !1963)
!1969 = !DILocation(line: 875, column: 6, scope: !1963)
!1970 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h30b86393326647abE", scope: !1971, file: !1935, line: 850, type: !1972, scopeLine: 850, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !141, retainedNodes: !1975)
!1971 = !DINamespace(name: "{impl#16}", scope: !576)
!1972 = !DISubroutineType(types: !1973)
!1973 = !{!1939, !1974}
!1974 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !653, size: 64, align: 64, dwarfAddressSpace: 0)
!1975 = !{!1976}
!1976 = !DILocalVariable(name: "self", arg: 1, scope: !1970, file: !1935, line: 850, type: !1974)
!1977 = !DILocation(line: 850, column: 20, scope: !1970)
!1978 = !DILocation(line: 851, column: 9, scope: !1970)
!1979 = !DILocation(line: 852, column: 6, scope: !1970)
!1980 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h51bf01e9862af92fE", scope: !1971, file: !1935, line: 853, type: !1972, scopeLine: 853, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !141, retainedNodes: !1981)
!1981 = !{!1982}
!1982 = !DILocalVariable(name: "self", arg: 1, scope: !1980, file: !1935, line: 853, type: !1974)
!1983 = !DILocation(line: 853, column: 18, scope: !1980)
!1984 = !DILocation(line: 854, column: 9, scope: !1980)
!1985 = !DILocation(line: 855, column: 6, scope: !1980)
!1986 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h85f94678ea43449eE", scope: !571, file: !569, line: 353, type: !1987, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !663, retainedNodes: !1989)
!1987 = !DISubroutineType(types: !1988)
!1988 = !{!575, !1974, !9}
!1989 = !{!1990, !1991, !1992, !1994, !1996, !1998, !2000, !2002}
!1990 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !1986, file: !569, line: 353, type: !1974)
!1991 = !DILocalVariable(name: "bit_length", arg: 2, scope: !1986, file: !569, line: 353, type: !9)
!1992 = !DILocalVariable(name: "start", scope: !1993, file: !569, line: 354, type: !9, align: 8)
!1993 = distinct !DILexicalBlock(scope: !1986, file: !569, line: 354, column: 5)
!1994 = !DILocalVariable(name: "value", scope: !1995, file: !569, line: 355, type: !9, align: 8)
!1995 = distinct !DILexicalBlock(scope: !1986, file: !569, line: 355, column: 9)
!1996 = !DILocalVariable(name: "value", scope: !1997, file: !569, line: 356, type: !9, align: 8)
!1997 = distinct !DILexicalBlock(scope: !1986, file: !569, line: 356, column: 9)
!1998 = !DILocalVariable(name: "end", scope: !1999, file: !569, line: 359, type: !9, align: 8)
!1999 = distinct !DILexicalBlock(scope: !1993, file: !569, line: 359, column: 5)
!2000 = !DILocalVariable(name: "value", scope: !2001, file: !569, line: 360, type: !9, align: 8)
!2001 = distinct !DILexicalBlock(scope: !1993, file: !569, line: 360, column: 9)
!2002 = !DILocalVariable(name: "value", scope: !2003, file: !569, line: 361, type: !9, align: 8)
!2003 = distinct !DILexicalBlock(scope: !1993, file: !569, line: 361, column: 9)
!2004 = !DILocation(line: 353, column: 44, scope: !1986)
!2005 = !DILocation(line: 353, column: 62, scope: !1986)
!2006 = !DILocation(line: 354, column: 9, scope: !1993)
!2007 = !DILocation(line: 359, column: 9, scope: !1999)
!2008 = !DILocation(line: 354, column: 23, scope: !1986)
!2009 = !DILocation(line: 354, column: 17, scope: !1986)
!2010 = !DILocation(line: 356, column: 26, scope: !1986)
!2011 = !DILocation(line: 356, column: 26, scope: !1997)
!2012 = !DILocation(line: 356, column: 36, scope: !1997)
!2013 = !DILocation(line: 356, column: 40, scope: !1986)
!2014 = !DILocation(line: 355, column: 26, scope: !1986)
!2015 = !DILocation(line: 355, column: 26, scope: !1995)
!2016 = !DILocation(line: 355, column: 36, scope: !1995)
!2017 = !DILocation(line: 357, column: 29, scope: !1986)
!2018 = !DILocation(line: 359, column: 21, scope: !1993)
!2019 = !DILocation(line: 359, column: 15, scope: !1993)
!2020 = !DILocation(line: 355, column: 44, scope: !1986)
!2021 = !DILocation(line: 361, column: 26, scope: !1993)
!2022 = !DILocation(line: 361, column: 26, scope: !2003)
!2023 = !DILocation(line: 361, column: 36, scope: !2003)
!2024 = !DILocation(line: 360, column: 26, scope: !1993)
!2025 = !DILocation(line: 360, column: 26, scope: !2001)
!2026 = !DILocation(line: 360, column: 36, scope: !2001)
!2027 = !DILocation(line: 360, column: 40, scope: !1993)
!2028 = !DILocation(line: 362, column: 29, scope: !1993)
!2029 = !DILocation(line: 361, column: 44, scope: !1993)
!2030 = !DILocation(line: 365, column: 5, scope: !1999)
!2031 = !DILocation(line: 365, column: 12, scope: !1999)
!2032 = !DILocation(line: 366, column: 2, scope: !1986)
!2033 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h9e05adda646e2a98E", scope: !571, file: !569, line: 353, type: !2034, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !590, retainedNodes: !2036)
!2034 = !DISubroutineType(types: !2035)
!2035 = !{!575, !1957, !9}
!2036 = !{!2037, !2038, !2039, !2041, !2043, !2045, !2047, !2049}
!2037 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !2033, file: !569, line: 353, type: !1957)
!2038 = !DILocalVariable(name: "bit_length", arg: 2, scope: !2033, file: !569, line: 353, type: !9)
!2039 = !DILocalVariable(name: "start", scope: !2040, file: !569, line: 354, type: !9, align: 8)
!2040 = distinct !DILexicalBlock(scope: !2033, file: !569, line: 354, column: 5)
!2041 = !DILocalVariable(name: "value", scope: !2042, file: !569, line: 355, type: !9, align: 8)
!2042 = distinct !DILexicalBlock(scope: !2033, file: !569, line: 355, column: 9)
!2043 = !DILocalVariable(name: "value", scope: !2044, file: !569, line: 356, type: !9, align: 8)
!2044 = distinct !DILexicalBlock(scope: !2033, file: !569, line: 356, column: 9)
!2045 = !DILocalVariable(name: "end", scope: !2046, file: !569, line: 359, type: !9, align: 8)
!2046 = distinct !DILexicalBlock(scope: !2040, file: !569, line: 359, column: 5)
!2047 = !DILocalVariable(name: "value", scope: !2048, file: !569, line: 360, type: !9, align: 8)
!2048 = distinct !DILexicalBlock(scope: !2040, file: !569, line: 360, column: 9)
!2049 = !DILocalVariable(name: "value", scope: !2050, file: !569, line: 361, type: !9, align: 8)
!2050 = distinct !DILexicalBlock(scope: !2040, file: !569, line: 361, column: 9)
!2051 = !DILocation(line: 353, column: 44, scope: !2033)
!2052 = !DILocation(line: 353, column: 62, scope: !2033)
!2053 = !DILocation(line: 354, column: 9, scope: !2040)
!2054 = !DILocation(line: 359, column: 9, scope: !2046)
!2055 = !DILocation(line: 354, column: 23, scope: !2033)
!2056 = !DILocation(line: 354, column: 17, scope: !2033)
!2057 = !DILocation(line: 356, column: 26, scope: !2033)
!2058 = !DILocation(line: 356, column: 26, scope: !2044)
!2059 = !DILocation(line: 356, column: 36, scope: !2044)
!2060 = !DILocation(line: 356, column: 40, scope: !2033)
!2061 = !DILocation(line: 355, column: 26, scope: !2033)
!2062 = !DILocation(line: 355, column: 26, scope: !2042)
!2063 = !DILocation(line: 355, column: 36, scope: !2042)
!2064 = !DILocation(line: 357, column: 29, scope: !2033)
!2065 = !DILocation(line: 359, column: 21, scope: !2040)
!2066 = !DILocation(line: 359, column: 15, scope: !2040)
!2067 = !DILocation(line: 355, column: 44, scope: !2033)
!2068 = !DILocation(line: 361, column: 26, scope: !2040)
!2069 = !DILocation(line: 361, column: 26, scope: !2050)
!2070 = !DILocation(line: 361, column: 36, scope: !2050)
!2071 = !DILocation(line: 360, column: 26, scope: !2040)
!2072 = !DILocation(line: 360, column: 26, scope: !2048)
!2073 = !DILocation(line: 360, column: 36, scope: !2048)
!2074 = !DILocation(line: 360, column: 40, scope: !2040)
!2075 = !DILocation(line: 362, column: 29, scope: !2040)
!2076 = !DILocation(line: 361, column: 44, scope: !2040)
!2077 = !DILocation(line: 365, column: 5, scope: !2046)
!2078 = !DILocation(line: 365, column: 12, scope: !2046)
!2079 = !DILocation(line: 366, column: 2, scope: !2033)
!2080 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e95f301f6876345E", scope: !2082, file: !2081, line: 55, type: !2083, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2086)
!2081 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!2082 = !DINamespace(name: "{impl#0}", scope: !13)
!2083 = !DISubroutineType(types: !2084)
!2084 = !{!110, !2085, !128}
!2085 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!2086 = !{!2087, !2088}
!2087 = !DILocalVariable(name: "self", arg: 1, scope: !2080, file: !2081, line: 55, type: !2085)
!2088 = !DILocalVariable(name: "f", arg: 2, scope: !2080, file: !2081, line: 55, type: !128)
!2089 = !DILocation(line: 55, column: 12, scope: !2080)
!2090 = !DILocation(line: 55, column: 19, scope: !2080)
!2091 = !DILocation(line: 56, column: 9, scope: !2080)
!2092 = !DILocalVariable(name: "x", arg: 1, scope: !2093, file: !2094, line: 108, type: !612)
!2093 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h202a2967e0e7e8bcE", scope: !100, file: !2094, line: 108, type: !2095, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !854, declaration: !2097, retainedNodes: !2098)
!2094 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt.rs", directory: "", checksumkind: CSK_MD5, checksum: "fa4076eb10d6ef970d6bf2afd1298bf1")
!2095 = !DISubroutineType(types: !2096)
!2096 = !{!100, !612}
!2097 = !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h202a2967e0e7e8bcE", scope: !100, file: !2094, line: 108, type: !2095, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !854)
!2098 = !{!2092}
!2099 = !DILocation(line: 108, column: 43, scope: !2093, inlinedAt: !2100)
!2100 = distinct !DILocation(line: 57, column: 21, scope: !2080)
!2101 = !DILocalVariable(name: "x", arg: 1, scope: !2102, file: !2094, line: 83, type: !612)
!2102 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core3fmt2rt8Argument3new17hf7718aee46e20999E", scope: !100, file: !2094, line: 83, type: !2103, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !854, declaration: !2106, retainedNodes: !2107)
!2103 = !DISubroutineType(types: !2104)
!2104 = !{!100, !612, !2105}
!2105 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u64, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !780, size: 64, align: 64, dwarfAddressSpace: 0)
!2106 = !DISubprogram(name: "new<u64>", linkageName: "_ZN4core3fmt2rt8Argument3new17hf7718aee46e20999E", scope: !100, file: !2094, line: 83, type: !2103, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !854)
!2107 = !{!2101, !2108}
!2108 = !DILocalVariable(name: "f", arg: 2, scope: !2102, file: !2094, line: 83, type: !2105)
!2109 = !DILocation(line: 83, column: 19, scope: !2102, inlinedAt: !2110)
!2110 = distinct !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2100)
!2111 = !DILocation(line: 83, column: 29, scope: !2102, inlinedAt: !2110)
!2112 = !DILocation(line: 92, column: 18, scope: !2102, inlinedAt: !2110)
!2113 = !DILocation(line: 93, column: 6, scope: !2102, inlinedAt: !2110)
!2114 = !{i64 1}
!2115 = !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2100)
!2116 = !DILocation(line: 57, column: 21, scope: !2080)
!2117 = !DILocalVariable(name: "position", arg: 1, scope: !2118, file: !2094, line: 22, type: !9)
!2118 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt11Placeholder3new17h1ae5c01786c90e80E", scope: !57, file: !2094, line: 21, type: !2119, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2121, retainedNodes: !2122)
!2119 = !DISubroutineType(types: !2120)
!2120 = !{!57, !9, !62, !64, !71, !73, !73}
!2121 = !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt11Placeholder3new17h1ae5c01786c90e80E", scope: !57, file: !2094, line: 21, type: !2119, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2122 = !{!2117, !2123, !2124, !2125, !2126, !2127}
!2123 = !DILocalVariable(name: "fill", arg: 2, scope: !2118, file: !2094, line: 23, type: !62)
!2124 = !DILocalVariable(name: "align", arg: 3, scope: !2118, file: !2094, line: 24, type: !64)
!2125 = !DILocalVariable(name: "flags", arg: 4, scope: !2118, file: !2094, line: 25, type: !71)
!2126 = !DILocalVariable(name: "precision", arg: 5, scope: !2118, file: !2094, line: 26, type: !73)
!2127 = !DILocalVariable(name: "width", arg: 6, scope: !2118, file: !2094, line: 27, type: !73)
!2128 = !DILocation(line: 22, column: 9, scope: !2118, inlinedAt: !2129)
!2129 = distinct !DILocation(line: 57, column: 21, scope: !2080)
!2130 = !DILocation(line: 23, column: 9, scope: !2118, inlinedAt: !2129)
!2131 = !DILocation(line: 24, column: 9, scope: !2118, inlinedAt: !2129)
!2132 = !DILocation(line: 25, column: 9, scope: !2118, inlinedAt: !2129)
!2133 = !DILocation(line: 26, column: 9, scope: !2118, inlinedAt: !2129)
!2134 = !DILocation(line: 27, column: 9, scope: !2118, inlinedAt: !2129)
!2135 = !DILocation(line: 29, column: 9, scope: !2118, inlinedAt: !2129)
!2136 = !DILocation(line: 59, column: 6, scope: !2080)
!2137 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E", scope: !192, file: !2081, line: 71, type: !2138, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2140, retainedNodes: !2141)
!2138 = !DISubroutineType(types: !2139)
!2139 = !{!192, !17}
!2140 = !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17he73ebe5bcf5d0124E", scope: !192, file: !2081, line: 71, type: !2138, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2141 = !{!2142}
!2142 = !DILocalVariable(name: "addr", arg: 1, scope: !2137, file: !2081, line: 71, type: !17)
!2143 = !DILocation(line: 71, column: 16, scope: !2137)
!2144 = !DILocation(line: 72, column: 9, scope: !2137)
!2145 = !DILocation(line: 76, column: 6, scope: !2137)
!2146 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17hd94885e6fbeaf018E", scope: !192, file: !2081, line: 85, type: !2147, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2149, retainedNodes: !2150)
!2147 = !DISubroutineType(types: !2148)
!2148 = !{!1186, !17}
!2149 = !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17hd94885e6fbeaf018E", scope: !192, file: !2081, line: 85, type: !2147, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2150 = !{!2151}
!2151 = !DILocalVariable(name: "addr", arg: 1, scope: !2146, file: !2081, line: 85, type: !17)
!2152 = !DILocation(line: 85, column: 20, scope: !2146)
!2153 = !DILocation(line: 86, column: 29, scope: !2146)
!2154 = !DILocation(line: 86, column: 15, scope: !2146)
!2155 = !DILocation(line: 86, column: 9, scope: !2146)
!2156 = !DILocation(line: 89, column: 39, scope: !2146)
!2157 = !DILocation(line: 89, column: 22, scope: !2146)
!2158 = !DILocation(line: 89, column: 18, scope: !2146)
!2159 = !DILocation(line: 89, column: 44, scope: !2146)
!2160 = !DILocation(line: 87, column: 40, scope: !2146)
!2161 = !DILocation(line: 87, column: 31, scope: !2146)
!2162 = !DILocation(line: 87, column: 28, scope: !2146)
!2163 = !DILocation(line: 87, column: 45, scope: !2146)
!2164 = !DILocation(line: 88, column: 44, scope: !2146)
!2165 = !DILocation(line: 88, column: 21, scope: !2146)
!2166 = !DILocation(line: 88, column: 18, scope: !2146)
!2167 = !DILocation(line: 88, column: 49, scope: !2146)
!2168 = !DILocation(line: 91, column: 6, scope: !2146)
!2169 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17h256696d1f52f55bfE", scope: !192, file: !2081, line: 99, type: !2138, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2170, retainedNodes: !2171)
!2170 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17h256696d1f52f55bfE", scope: !192, file: !2081, line: 99, type: !2138, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2171 = !{!2172}
!2172 = !DILocalVariable(name: "addr", arg: 1, scope: !2169, file: !2081, line: 99, type: !17)
!2173 = !DILocation(line: 99, column: 31, scope: !2169)
!2174 = !DILocation(line: 102, column: 19, scope: !2169)
!2175 = !DILocation(line: 102, column: 18, scope: !2169)
!2176 = !DILocation(line: 102, column: 9, scope: !2169)
!2177 = !DILocation(line: 103, column: 6, scope: !2169)
!2178 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h55a77299b1053a40E", scope: !192, file: !2081, line: 111, type: !2138, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2179, retainedNodes: !2180)
!2179 = !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h55a77299b1053a40E", scope: !192, file: !2081, line: 111, type: !2138, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2180 = !{!2181}
!2181 = !DILocalVariable(name: "addr", arg: 1, scope: !2178, file: !2081, line: 111, type: !17)
!2182 = !DILocation(line: 111, column: 36, scope: !2178)
!2183 = !DILocation(line: 112, column: 9, scope: !2178)
!2184 = !DILocation(line: 113, column: 6, scope: !2178)
!2185 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E", scope: !192, file: !2081, line: 123, type: !2186, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2188, retainedNodes: !2189)
!2186 = !DISubroutineType(types: !2187)
!2187 = !{!17, !192}
!2188 = !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417hefac64401296f062E", scope: !192, file: !2081, line: 123, type: !2186, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2189 = !{!2190}
!2190 = !DILocalVariable(name: "self", arg: 1, scope: !2185, file: !2081, line: 123, type: !192)
!2191 = !DILocation(line: 123, column: 25, scope: !2185)
!2192 = !DILocation(line: 125, column: 6, scope: !2185)
!2193 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h6385a0e3d71b3aa1E", scope: !192, file: !2081, line: 141, type: !2194, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !2204, declaration: !2203, retainedNodes: !2206)
!2194 = !DISubroutineType(types: !2195)
!2195 = !{!2196, !192}
!2196 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !2197, size: 64, align: 64, dwarfAddressSpace: 0)
!2197 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !284, file: !2, size: 32768, align: 32768, flags: DIFlagPublic, elements: !2198, templateParams: !18, identifier: "ed35e349fa04c75f85a738b41ee8fdb5")
!2198 = !{!2199}
!2199 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !2197, file: !2, baseType: !2200, size: 32768, align: 64, flags: DIFlagPrivate)
!2200 = !DICompositeType(tag: DW_TAG_array_type, baseType: !1262, size: 32768, align: 64, elements: !2201)
!2201 = !{!2202}
!2202 = !DISubrange(count: 512, lowerBound: 0)
!2203 = !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h6385a0e3d71b3aa1E", scope: !192, file: !2081, line: 141, type: !2194, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2204)
!2204 = !{!2205}
!2205 = !DITemplateTypeParameter(name: "T", type: !2197)
!2206 = !{!2207}
!2207 = !DILocalVariable(name: "self", arg: 1, scope: !2193, file: !2081, line: 141, type: !192)
!2208 = !DILocation(line: 141, column: 28, scope: !2193)
!2209 = !DILocation(line: 142, column: 9, scope: !2193)
!2210 = !DILocation(line: 143, column: 6, scope: !2193)
!2211 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E", scope: !192, file: !2081, line: 148, type: !2212, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !2204, declaration: !2215, retainedNodes: !2216)
!2212 = !DISubroutineType(types: !2213)
!2213 = !{!2214, !192}
!2214 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !2197, size: 64, align: 64, dwarfAddressSpace: 0)
!2215 = !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17hb7443d331583e136E", scope: !192, file: !2081, line: 148, type: !2212, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2204)
!2216 = !{!2217}
!2217 = !DILocalVariable(name: "self", arg: 1, scope: !2211, file: !2081, line: 148, type: !192)
!2218 = !DILocation(line: 148, column: 32, scope: !2211)
!2219 = !DILocation(line: 149, column: 9, scope: !2211)
!2220 = !DILocation(line: 150, column: 6, scope: !2211)
!2221 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17h34cc3f398769bcc9E", scope: !192, file: !2081, line: 178, type: !2222, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !2225, declaration: !2224, retainedNodes: !2226)
!2222 = !DISubroutineType(types: !2223)
!2223 = !{!192, !192, !17}
!2224 = !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17h34cc3f398769bcc9E", scope: !192, file: !2081, line: 178, type: !2222, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2225)
!2225 = !{!1779}
!2226 = !{!2227, !2228}
!2227 = !DILocalVariable(name: "self", arg: 1, scope: !2221, file: !2081, line: 178, type: !192)
!2228 = !DILocalVariable(name: "align", arg: 2, scope: !2221, file: !2081, line: 178, type: !17)
!2229 = !DILocation(line: 178, column: 26, scope: !2221)
!2230 = !DILocation(line: 178, column: 32, scope: !2221)
!2231 = !DILocation(line: 182, column: 51, scope: !2221)
!2232 = !DILocation(line: 182, column: 32, scope: !2221)
!2233 = !DILocation(line: 182, column: 9, scope: !2221)
!2234 = !DILocation(line: 183, column: 6, scope: !2221)
!2235 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h41baa4042afbe7dbE", scope: !192, file: !2081, line: 196, type: !2236, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2241, retainedNodes: !2242)
!2236 = !DISubroutineType(types: !2237)
!2237 = !{!2238, !192}
!2238 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !284, file: !2, size: 16, align: 16, flags: DIFlagPublic, elements: !2239, templateParams: !18, identifier: "7242269af3dade855aae50de46c5801f")
!2239 = !{!2240}
!2240 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2238, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!2241 = !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h41baa4042afbe7dbE", scope: !192, file: !2081, line: 196, type: !2236, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2242 = !{!2243}
!2243 = !DILocalVariable(name: "self", arg: 1, scope: !2235, file: !2081, line: 196, type: !192)
!2244 = !DILocation(line: 196, column: 30, scope: !2235)
!2245 = !DILocation(line: 197, column: 34, scope: !2235)
!2246 = !DILocation(line: 197, column: 9, scope: !2235)
!2247 = !DILocation(line: 198, column: 6, scope: !2235)
!2248 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17h12237b167a79dd80E", scope: !192, file: !2081, line: 202, type: !2249, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2254, retainedNodes: !2255)
!2249 = !DISubroutineType(types: !2250)
!2250 = !{!2251, !192}
!2251 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !284, file: !2, size: 16, align: 16, flags: DIFlagPublic, elements: !2252, templateParams: !18, identifier: "884824349b7d9703340b23e1f5645a8f")
!2252 = !{!2253}
!2253 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2251, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!2254 = !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17h12237b167a79dd80E", scope: !192, file: !2081, line: 202, type: !2249, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2255 = !{!2256}
!2256 = !DILocalVariable(name: "self", arg: 1, scope: !2248, file: !2081, line: 202, type: !192)
!2257 = !DILocation(line: 202, column: 27, scope: !2248)
!2258 = !DILocation(line: 203, column: 38, scope: !2248)
!2259 = !DILocation(line: 203, column: 9, scope: !2248)
!2260 = !DILocation(line: 204, column: 6, scope: !2248)
!2261 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h9d5b222f9a39eec4E", scope: !192, file: !2081, line: 208, type: !2249, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2262, retainedNodes: !2263)
!2262 = !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h9d5b222f9a39eec4E", scope: !192, file: !2081, line: 208, type: !2249, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2263 = !{!2264}
!2264 = !DILocalVariable(name: "self", arg: 1, scope: !2261, file: !2081, line: 208, type: !192)
!2265 = !DILocation(line: 208, column: 27, scope: !2261)
!2266 = !DILocation(line: 209, column: 39, scope: !2261)
!2267 = !DILocation(line: 209, column: 38, scope: !2261)
!2268 = !DILocation(line: 209, column: 9, scope: !2261)
!2269 = !DILocation(line: 210, column: 6, scope: !2261)
!2270 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E", scope: !192, file: !2081, line: 214, type: !2249, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2271, retainedNodes: !2272)
!2271 = !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17h544d388675947ba6E", scope: !192, file: !2081, line: 214, type: !2249, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2272 = !{!2273}
!2273 = !DILocalVariable(name: "self", arg: 1, scope: !2270, file: !2081, line: 214, type: !192)
!2274 = !DILocation(line: 214, column: 27, scope: !2270)
!2275 = !DILocation(line: 215, column: 39, scope: !2270)
!2276 = !DILocation(line: 215, column: 38, scope: !2270)
!2277 = !DILocation(line: 215, column: 9, scope: !2270)
!2278 = !DILocation(line: 216, column: 6, scope: !2270)
!2279 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17hb09efbca02d0de53E", scope: !192, file: !2081, line: 220, type: !2249, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2280, retainedNodes: !2281)
!2280 = !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17hb09efbca02d0de53E", scope: !192, file: !2081, line: 220, type: !2249, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2281 = !{!2282}
!2282 = !DILocalVariable(name: "self", arg: 1, scope: !2279, file: !2081, line: 220, type: !192)
!2283 = !DILocation(line: 220, column: 27, scope: !2279)
!2284 = !DILocation(line: 221, column: 39, scope: !2279)
!2285 = !DILocation(line: 221, column: 38, scope: !2279)
!2286 = !DILocation(line: 221, column: 9, scope: !2279)
!2287 = !DILocation(line: 222, column: 6, scope: !2279)
!2288 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4fe97fe600d7a9dE", scope: !2289, file: !2081, line: 232, type: !2290, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2293)
!2289 = !DINamespace(name: "{impl#2}", scope: !13)
!2290 = !DISubroutineType(types: !2291)
!2291 = !{!110, !2292, !128}
!2292 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !192, size: 64, align: 64, dwarfAddressSpace: 0)
!2293 = !{!2294, !2295}
!2294 = !DILocalVariable(name: "self", arg: 1, scope: !2288, file: !2081, line: 232, type: !2292)
!2295 = !DILocalVariable(name: "f", arg: 2, scope: !2288, file: !2081, line: 232, type: !128)
!2296 = !DILocation(line: 232, column: 12, scope: !2288)
!2297 = !DILocation(line: 232, column: 19, scope: !2288)
!2298 = !DILocation(line: 233, column: 9, scope: !2288)
!2299 = !DILocation(line: 108, column: 43, scope: !2093, inlinedAt: !2300)
!2300 = distinct !DILocation(line: 234, column: 21, scope: !2288)
!2301 = !DILocation(line: 83, column: 19, scope: !2102, inlinedAt: !2302)
!2302 = distinct !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2300)
!2303 = !DILocation(line: 83, column: 29, scope: !2102, inlinedAt: !2302)
!2304 = !DILocation(line: 92, column: 18, scope: !2102, inlinedAt: !2302)
!2305 = !DILocation(line: 93, column: 6, scope: !2102, inlinedAt: !2302)
!2306 = !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2300)
!2307 = !DILocation(line: 234, column: 21, scope: !2288)
!2308 = !DILocation(line: 22, column: 9, scope: !2118, inlinedAt: !2309)
!2309 = distinct !DILocation(line: 234, column: 21, scope: !2288)
!2310 = !DILocation(line: 23, column: 9, scope: !2118, inlinedAt: !2309)
!2311 = !DILocation(line: 24, column: 9, scope: !2118, inlinedAt: !2309)
!2312 = !DILocation(line: 25, column: 9, scope: !2118, inlinedAt: !2309)
!2313 = !DILocation(line: 26, column: 9, scope: !2118, inlinedAt: !2309)
!2314 = !DILocation(line: 27, column: 9, scope: !2118, inlinedAt: !2309)
!2315 = !DILocation(line: 29, column: 9, scope: !2118, inlinedAt: !2309)
!2316 = !DILocation(line: 236, column: 6, scope: !2288)
!2317 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17hc9f93c20b77a176aE", scope: !2318, file: !2081, line: 277, type: !2222, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2319)
!2318 = !DINamespace(name: "{impl#8}", scope: !13)
!2319 = !{!2320, !2321}
!2320 = !DILocalVariable(name: "self", arg: 1, scope: !2317, file: !2081, line: 277, type: !192)
!2321 = !DILocalVariable(name: "rhs", arg: 2, scope: !2317, file: !2081, line: 277, type: !17)
!2322 = !DILocation(line: 277, column: 12, scope: !2317)
!2323 = !DILocation(line: 277, column: 18, scope: !2317)
!2324 = !DILocation(line: 278, column: 23, scope: !2317)
!2325 = !DILocation(line: 278, column: 9, scope: !2317)
!2326 = !DILocation(line: 279, column: 6, scope: !2317)
!2327 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17hb3d3e2ee5aa62411E", scope: !2328, file: !2081, line: 348, type: !2329, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2331)
!2328 = !DINamespace(name: "{impl#17}", scope: !13)
!2329 = !DISubroutineType(types: !2330)
!2330 = !{!135, !2292, !2292}
!2331 = !{!2332, !2333, !2334, !2336, !2338}
!2332 = !DILocalVariable(name: "start", arg: 1, scope: !2327, file: !2081, line: 348, type: !2292)
!2333 = !DILocalVariable(name: "end", arg: 2, scope: !2327, file: !2081, line: 348, type: !2292)
!2334 = !DILocalVariable(name: "steps", scope: !2335, file: !2081, line: 349, type: !17, align: 8)
!2335 = distinct !DILexicalBlock(scope: !2327, file: !2081, line: 349, column: 9)
!2336 = !DILocalVariable(name: "residual", scope: !2337, file: !2081, line: 349, type: !1917, align: 1)
!2337 = distinct !DILexicalBlock(scope: !2327, file: !2081, line: 349, column: 51)
!2338 = !DILocalVariable(name: "val", scope: !2339, file: !2081, line: 349, type: !17, align: 8)
!2339 = distinct !DILexicalBlock(scope: !2327, file: !2081, line: 349, column: 25)
!2340 = !DILocation(line: 349, column: 51, scope: !2337)
!2341 = !DILocation(line: 348, column: 22, scope: !2327)
!2342 = !DILocation(line: 348, column: 36, scope: !2327)
!2343 = !DILocation(line: 349, column: 13, scope: !2335)
!2344 = !DILocation(line: 349, column: 25, scope: !2327)
!2345 = !DILocation(line: 349, column: 43, scope: !2327)
!2346 = !DILocation(line: 349, column: 25, scope: !2339)
!2347 = !DILocation(line: 352, column: 12, scope: !2335)
!2348 = !DILocation(line: 349, column: 25, scope: !2337)
!2349 = !DILocation(line: 356, column: 25, scope: !2335)
!2350 = !DILocation(line: 356, column: 9, scope: !2335)
!2351 = !DILocation(line: 352, column: 34, scope: !2335)
!2352 = !DILocation(line: 353, column: 21, scope: !2335)
!2353 = !DILocation(line: 353, column: 13, scope: !2335)
!2354 = !DILocation(line: 352, column: 9, scope: !2335)
!2355 = !DILocation(line: 357, column: 6, scope: !2327)
!2356 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h8e22a98b4759d1d1E", scope: !2328, file: !2081, line: 359, type: !2357, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2359)
!2357 = !DISubroutineType(types: !2358)
!2358 = !{!1906, !192, !9}
!2359 = !{!2360, !2361, !2362, !2364, !2366, !2368, !2370, !2372}
!2360 = !DILocalVariable(name: "start", arg: 1, scope: !2356, file: !2081, line: 359, type: !192)
!2361 = !DILocalVariable(name: "count", arg: 2, scope: !2356, file: !2081, line: 359, type: !9)
!2362 = !DILocalVariable(name: "offset", scope: !2363, file: !2081, line: 360, type: !17, align: 8)
!2363 = distinct !DILexicalBlock(scope: !2356, file: !2081, line: 360, column: 9)
!2364 = !DILocalVariable(name: "residual", scope: !2365, file: !2081, line: 360, type: !1917, align: 1)
!2365 = distinct !DILexicalBlock(scope: !2356, file: !2081, line: 360, column: 47)
!2366 = !DILocalVariable(name: "val", scope: !2367, file: !2081, line: 360, type: !17, align: 8)
!2367 = distinct !DILexicalBlock(scope: !2356, file: !2081, line: 360, column: 22)
!2368 = !DILocalVariable(name: "addr", scope: !2369, file: !2081, line: 365, type: !17, align: 8)
!2369 = distinct !DILexicalBlock(scope: !2363, file: !2081, line: 365, column: 9)
!2370 = !DILocalVariable(name: "residual", scope: !2371, file: !2081, line: 365, type: !1917, align: 1)
!2371 = distinct !DILexicalBlock(scope: !2363, file: !2081, line: 365, column: 51)
!2372 = !DILocalVariable(name: "val", scope: !2373, file: !2081, line: 365, type: !17, align: 8)
!2373 = distinct !DILexicalBlock(scope: !2363, file: !2081, line: 365, column: 24)
!2374 = !DILocation(line: 360, column: 47, scope: !2365)
!2375 = !DILocation(line: 365, column: 51, scope: !2371)
!2376 = !DILocation(line: 359, column: 24, scope: !2356)
!2377 = !DILocation(line: 359, column: 37, scope: !2356)
!2378 = !DILocation(line: 365, column: 13, scope: !2369)
!2379 = !DILocation(line: 360, column: 22, scope: !2356)
!2380 = !DILocation(line: 360, column: 13, scope: !2363)
!2381 = !DILocation(line: 360, column: 22, scope: !2367)
!2382 = !DILocation(line: 361, column: 12, scope: !2363)
!2383 = !DILocation(line: 360, column: 22, scope: !2365)
!2384 = !DILocation(line: 365, column: 24, scope: !2363)
!2385 = !DILocation(line: 362, column: 20, scope: !2363)
!2386 = !DILocation(line: 1, column: 1, scope: !2387)
!2387 = !DILexicalBlockFile(scope: !2363, file: !2388, discriminator: 0)
!2388 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!2389 = !DILocation(line: 365, column: 24, scope: !2373)
!2390 = !DILocation(line: 367, column: 29, scope: !2369)
!2391 = !DILocation(line: 367, column: 15, scope: !2369)
!2392 = !DILocation(line: 367, column: 9, scope: !2369)
!2393 = !DILocation(line: 365, column: 24, scope: !2371)
!2394 = !DILocation(line: 379, column: 24, scope: !2369)
!2395 = !DILocation(line: 379, column: 14, scope: !2369)
!2396 = !DILocation(line: 379, column: 9, scope: !2369)
!2397 = !DILocation(line: 380, column: 6, scope: !2356)
!2398 = !DILocation(line: 370, column: 31, scope: !2369)
!2399 = !DILocation(line: 370, column: 17, scope: !2369)
!2400 = !DILocation(line: 374, column: 24, scope: !2369)
!2401 = !DILocation(line: 1, column: 1, scope: !2402)
!2402 = !DILexicalBlockFile(scope: !2369, file: !2388, discriminator: 0)
!2403 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h993bb9898bfbaaecE", scope: !2328, file: !2081, line: 382, type: !2357, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2404)
!2404 = !{!2405, !2406, !2407, !2409, !2411, !2413, !2415, !2417}
!2405 = !DILocalVariable(name: "start", arg: 1, scope: !2403, file: !2081, line: 382, type: !192)
!2406 = !DILocalVariable(name: "count", arg: 2, scope: !2403, file: !2081, line: 382, type: !9)
!2407 = !DILocalVariable(name: "offset", scope: !2408, file: !2081, line: 383, type: !17, align: 8)
!2408 = distinct !DILexicalBlock(scope: !2403, file: !2081, line: 383, column: 9)
!2409 = !DILocalVariable(name: "residual", scope: !2410, file: !2081, line: 383, type: !1917, align: 1)
!2410 = distinct !DILexicalBlock(scope: !2403, file: !2081, line: 383, column: 47)
!2411 = !DILocalVariable(name: "val", scope: !2412, file: !2081, line: 383, type: !17, align: 8)
!2412 = distinct !DILexicalBlock(scope: !2403, file: !2081, line: 383, column: 22)
!2413 = !DILocalVariable(name: "addr", scope: !2414, file: !2081, line: 388, type: !17, align: 8)
!2414 = distinct !DILexicalBlock(scope: !2408, file: !2081, line: 388, column: 9)
!2415 = !DILocalVariable(name: "residual", scope: !2416, file: !2081, line: 388, type: !1917, align: 1)
!2416 = distinct !DILexicalBlock(scope: !2408, file: !2081, line: 388, column: 51)
!2417 = !DILocalVariable(name: "val", scope: !2418, file: !2081, line: 388, type: !17, align: 8)
!2418 = distinct !DILexicalBlock(scope: !2408, file: !2081, line: 388, column: 24)
!2419 = !DILocation(line: 383, column: 47, scope: !2410)
!2420 = !DILocation(line: 388, column: 51, scope: !2416)
!2421 = !DILocation(line: 382, column: 25, scope: !2403)
!2422 = !DILocation(line: 382, column: 38, scope: !2403)
!2423 = !DILocation(line: 388, column: 13, scope: !2414)
!2424 = !DILocation(line: 383, column: 22, scope: !2403)
!2425 = !DILocation(line: 383, column: 13, scope: !2408)
!2426 = !DILocation(line: 383, column: 22, scope: !2412)
!2427 = !DILocation(line: 384, column: 12, scope: !2408)
!2428 = !DILocation(line: 383, column: 22, scope: !2410)
!2429 = !DILocation(line: 388, column: 24, scope: !2408)
!2430 = !DILocation(line: 385, column: 20, scope: !2408)
!2431 = !DILocation(line: 1, column: 1, scope: !2432)
!2432 = !DILexicalBlockFile(scope: !2408, file: !2388, discriminator: 0)
!2433 = !DILocation(line: 388, column: 24, scope: !2418)
!2434 = !DILocation(line: 390, column: 29, scope: !2414)
!2435 = !DILocation(line: 390, column: 15, scope: !2414)
!2436 = !DILocation(line: 390, column: 9, scope: !2414)
!2437 = !DILocation(line: 388, column: 24, scope: !2416)
!2438 = !DILocation(line: 402, column: 24, scope: !2414)
!2439 = !DILocation(line: 402, column: 14, scope: !2414)
!2440 = !DILocation(line: 402, column: 9, scope: !2414)
!2441 = !DILocation(line: 403, column: 6, scope: !2403)
!2442 = !DILocation(line: 393, column: 31, scope: !2414)
!2443 = !DILocation(line: 393, column: 17, scope: !2414)
!2444 = !DILocation(line: 397, column: 24, scope: !2414)
!2445 = !DILocation(line: 1, column: 1, scope: !2446)
!2446 = !DILexicalBlockFile(scope: !2414, file: !2388, discriminator: 0)
!2447 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h227003f96b385f80E", scope: !2448, file: !2081, line: 414, type: !2449, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2455)
!2448 = !DINamespace(name: "{impl#18}", scope: !13)
!2449 = !DISubroutineType(types: !2450)
!2450 = !{!110, !2451, !128}
!2451 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !2452, size: 64, align: 64, dwarfAddressSpace: 0)
!2452 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !13, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !2453, templateParams: !18, identifier: "4955354e9ab141ebda29273bc48e223")
!2453 = !{!2454}
!2454 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2452, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPublic)
!2455 = !{!2456, !2457}
!2456 = !DILocalVariable(name: "self", arg: 1, scope: !2447, file: !2081, line: 414, type: !2451)
!2457 = !DILocalVariable(name: "f", arg: 2, scope: !2447, file: !2081, line: 414, type: !128)
!2458 = !DILocation(line: 414, column: 12, scope: !2447)
!2459 = !DILocation(line: 414, column: 19, scope: !2447)
!2460 = !DILocation(line: 415, column: 9, scope: !2447)
!2461 = !DILocation(line: 108, column: 43, scope: !2093, inlinedAt: !2462)
!2462 = distinct !DILocation(line: 416, column: 21, scope: !2447)
!2463 = !DILocation(line: 83, column: 19, scope: !2102, inlinedAt: !2464)
!2464 = distinct !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2462)
!2465 = !DILocation(line: 83, column: 29, scope: !2102, inlinedAt: !2464)
!2466 = !DILocation(line: 92, column: 18, scope: !2102, inlinedAt: !2464)
!2467 = !DILocation(line: 93, column: 6, scope: !2102, inlinedAt: !2464)
!2468 = !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2462)
!2469 = !DILocation(line: 416, column: 21, scope: !2447)
!2470 = !DILocation(line: 22, column: 9, scope: !2118, inlinedAt: !2471)
!2471 = distinct !DILocation(line: 416, column: 21, scope: !2447)
!2472 = !DILocation(line: 23, column: 9, scope: !2118, inlinedAt: !2471)
!2473 = !DILocation(line: 24, column: 9, scope: !2118, inlinedAt: !2471)
!2474 = !DILocation(line: 25, column: 9, scope: !2118, inlinedAt: !2471)
!2475 = !DILocation(line: 26, column: 9, scope: !2118, inlinedAt: !2471)
!2476 = !DILocation(line: 27, column: 9, scope: !2118, inlinedAt: !2471)
!2477 = !DILocation(line: 29, column: 9, scope: !2118, inlinedAt: !2471)
!2478 = !DILocation(line: 418, column: 6, scope: !2447)
!2479 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h9887f418fbb1d6beE", scope: !272, file: !2081, line: 428, type: !2480, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2482, retainedNodes: !2483)
!2480 = !DISubroutineType(types: !2481)
!2481 = !{!272, !17}
!2482 = !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h9887f418fbb1d6beE", scope: !272, file: !2081, line: 428, type: !2480, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2483 = !{!2484, !2485}
!2484 = !DILocalVariable(name: "addr", arg: 1, scope: !2479, file: !2081, line: 428, type: !17)
!2485 = !DILocalVariable(name: "p", scope: !2486, file: !2081, line: 431, type: !272, align: 8)
!2486 = distinct !DILexicalBlock(scope: !2479, file: !2081, line: 431, column: 13)
!2487 = !DILocation(line: 428, column: 22, scope: !2479)
!2488 = !DILocation(line: 430, column: 15, scope: !2479)
!2489 = !DILocation(line: 430, column: 9, scope: !2479)
!2490 = !DILocation(line: 431, column: 16, scope: !2479)
!2491 = !DILocation(line: 431, column: 16, scope: !2486)
!2492 = !DILocation(line: 434, column: 6, scope: !2479)
!2493 = !DILocation(line: 432, column: 23, scope: !2479)
!2494 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h042809d9b01a7bd5E", scope: !272, file: !2081, line: 438, type: !2480, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2495, retainedNodes: !2496)
!2495 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h042809d9b01a7bd5E", scope: !272, file: !2081, line: 438, type: !2480, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2496 = !{!2497}
!2497 = !DILocalVariable(name: "addr", arg: 1, scope: !2494, file: !2081, line: 438, type: !17)
!2498 = !DILocation(line: 438, column: 31, scope: !2494)
!2499 = !DILocation(line: 439, column: 18, scope: !2494)
!2500 = !DILocation(line: 439, column: 9, scope: !2494)
!2501 = !DILocation(line: 440, column: 6, scope: !2494)
!2502 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17h9c81067251e6e185E", scope: !272, file: !2081, line: 456, type: !2503, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2520, retainedNodes: !2521)
!2503 = !DISubroutineType(types: !2504)
!2504 = !{!2505, !17}
!2505 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !2506, templateParams: !18, identifier: "b44b4dab4ae2998076fa3fd34657e0a")
!2506 = !{!2507}
!2507 = !DICompositeType(tag: DW_TAG_variant_part, scope: !2505, file: !2, size: 128, align: 64, elements: !2508, templateParams: !18, identifier: "c0ebc224fb5fea61c24dd88d8e0554ad", discriminator: !2519)
!2508 = !{!2509, !2515}
!2509 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !2507, file: !2, baseType: !2510, size: 128, align: 64, extraData: i128 0)
!2510 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !2505, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !2511, templateParams: !2513, identifier: "3f4dbc9d7e1d3d17b25298248bd262c2")
!2511 = !{!2512}
!2512 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2510, file: !2, baseType: !272, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!2513 = !{!1000, !2514}
!2514 = !DITemplateTypeParameter(name: "E", type: !2452)
!2515 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !2507, file: !2, baseType: !2516, size: 128, align: 64, extraData: i128 1)
!2516 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !2505, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !2517, templateParams: !2513, identifier: "a4b7fc78ef039fb99b9104b2c1825eef")
!2517 = !{!2518}
!2518 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2516, file: !2, baseType: !2452, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!2519 = !DIDerivedType(tag: DW_TAG_member, scope: !2505, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!2520 = !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17h9c81067251e6e185E", scope: !272, file: !2081, line: 456, type: !2503, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2521 = !{!2522, !2523}
!2522 = !DILocalVariable(name: "addr", arg: 1, scope: !2502, file: !2081, line: 456, type: !17)
!2523 = !DILocalVariable(name: "p", scope: !2524, file: !2081, line: 457, type: !272, align: 8)
!2524 = distinct !DILexicalBlock(scope: !2502, file: !2081, line: 457, column: 9)
!2525 = !DILocation(line: 456, column: 26, scope: !2502)
!2526 = !DILocation(line: 457, column: 17, scope: !2502)
!2527 = !DILocation(line: 457, column: 13, scope: !2524)
!2528 = !DILocation(line: 458, column: 12, scope: !2524)
!2529 = !DILocation(line: 461, column: 17, scope: !2524)
!2530 = !DILocation(line: 461, column: 13, scope: !2524)
!2531 = !DILocation(line: 458, column: 9, scope: !2524)
!2532 = !DILocation(line: 459, column: 13, scope: !2524)
!2533 = !DILocation(line: 463, column: 6, scope: !2502)
!2534 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417hae21028b2c26c1d2E", scope: !272, file: !2081, line: 473, type: !2535, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2537, retainedNodes: !2538)
!2535 = !DISubroutineType(types: !2536)
!2536 = !{!17, !272}
!2537 = !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417hae21028b2c26c1d2E", scope: !272, file: !2081, line: 473, type: !2535, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2538 = !{!2539}
!2539 = !DILocalVariable(name: "self", arg: 1, scope: !2534, file: !2081, line: 473, type: !272)
!2540 = !DILocation(line: 473, column: 25, scope: !2534)
!2541 = !DILocation(line: 475, column: 6, scope: !2534)
!2542 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h9a89705d04ec5819E", scope: !272, file: !2081, line: 503, type: !2543, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !2225, declaration: !2545, retainedNodes: !2546)
!2543 = !DISubroutineType(types: !2544)
!2544 = !{!272, !272, !17}
!2545 = !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h9a89705d04ec5819E", scope: !272, file: !2081, line: 503, type: !2543, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2225)
!2546 = !{!2547, !2548}
!2547 = !DILocalVariable(name: "self", arg: 1, scope: !2542, file: !2081, line: 503, type: !272)
!2548 = !DILocalVariable(name: "align", arg: 2, scope: !2542, file: !2081, line: 503, type: !17)
!2549 = !DILocation(line: 503, column: 26, scope: !2542)
!2550 = !DILocation(line: 503, column: 32, scope: !2542)
!2551 = !DILocation(line: 507, column: 37, scope: !2542)
!2552 = !DILocation(line: 507, column: 18, scope: !2542)
!2553 = !DILocation(line: 507, column: 9, scope: !2542)
!2554 = !DILocation(line: 508, column: 6, scope: !2542)
!2555 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17hfd7342c9549e5eabE", scope: !272, file: !2081, line: 512, type: !2556, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !2225, declaration: !2558, retainedNodes: !2559)
!2556 = !DISubroutineType(types: !2557)
!2557 = !{!226, !272, !17}
!2558 = !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17hfd7342c9549e5eabE", scope: !272, file: !2081, line: 512, type: !2556, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !2225)
!2559 = !{!2560, !2561}
!2560 = !DILocalVariable(name: "self", arg: 1, scope: !2555, file: !2081, line: 512, type: !272)
!2561 = !DILocalVariable(name: "align", arg: 2, scope: !2555, file: !2081, line: 512, type: !17)
!2562 = !DILocation(line: 512, column: 26, scope: !2555)
!2563 = !DILocation(line: 512, column: 32, scope: !2555)
!2564 = !DILocation(line: 516, column: 9, scope: !2555)
!2565 = !DILocation(line: 517, column: 6, scope: !2555)
!2566 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h099a16633597a666E", scope: !2567, file: !2081, line: 521, type: !2568, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2571)
!2567 = !DINamespace(name: "{impl#20}", scope: !13)
!2568 = !DISubroutineType(types: !2569)
!2569 = !{!110, !2570, !128}
!2570 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !272, size: 64, align: 64, dwarfAddressSpace: 0)
!2571 = !{!2572, !2573}
!2572 = !DILocalVariable(name: "self", arg: 1, scope: !2566, file: !2081, line: 521, type: !2570)
!2573 = !DILocalVariable(name: "f", arg: 2, scope: !2566, file: !2081, line: 521, type: !128)
!2574 = !DILocation(line: 521, column: 12, scope: !2566)
!2575 = !DILocation(line: 521, column: 19, scope: !2566)
!2576 = !DILocation(line: 522, column: 9, scope: !2566)
!2577 = !DILocation(line: 108, column: 43, scope: !2093, inlinedAt: !2578)
!2578 = distinct !DILocation(line: 523, column: 21, scope: !2566)
!2579 = !DILocation(line: 83, column: 19, scope: !2102, inlinedAt: !2580)
!2580 = distinct !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2578)
!2581 = !DILocation(line: 83, column: 29, scope: !2102, inlinedAt: !2580)
!2582 = !DILocation(line: 92, column: 18, scope: !2102, inlinedAt: !2580)
!2583 = !DILocation(line: 93, column: 6, scope: !2102, inlinedAt: !2580)
!2584 = !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !2578)
!2585 = !DILocation(line: 523, column: 21, scope: !2566)
!2586 = !DILocation(line: 22, column: 9, scope: !2118, inlinedAt: !2587)
!2587 = distinct !DILocation(line: 523, column: 21, scope: !2566)
!2588 = !DILocation(line: 23, column: 9, scope: !2118, inlinedAt: !2587)
!2589 = !DILocation(line: 24, column: 9, scope: !2118, inlinedAt: !2587)
!2590 = !DILocation(line: 25, column: 9, scope: !2118, inlinedAt: !2587)
!2591 = !DILocation(line: 26, column: 9, scope: !2118, inlinedAt: !2587)
!2592 = !DILocation(line: 27, column: 9, scope: !2118, inlinedAt: !2587)
!2593 = !DILocation(line: 29, column: 9, scope: !2118, inlinedAt: !2587)
!2594 = !DILocation(line: 525, column: 6, scope: !2566)
!2595 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h102f64f309cc533eE", scope: !13, file: !2081, line: 641, type: !2596, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2598)
!2596 = !DISubroutineType(types: !2597)
!2597 = !{!17, !17, !17}
!2598 = !{!2599, !2600}
!2599 = !DILocalVariable(name: "addr", arg: 1, scope: !2595, file: !2081, line: 641, type: !17)
!2600 = !DILocalVariable(name: "align", arg: 2, scope: !2595, file: !2081, line: 641, type: !17)
!2601 = !DILocation(line: 641, column: 25, scope: !2595)
!2602 = !DILocation(line: 641, column: 36, scope: !2595)
!2603 = !DILocalVariable(name: "self", arg: 1, scope: !2604, file: !843, line: 2234, type: !17)
!2604 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17h39bdf03b21407cfdE", scope: !844, file: !843, line: 2234, type: !2605, scopeLine: 2234, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2607)
!2605 = !DISubroutineType(types: !2606)
!2606 = !{!226, !17}
!2607 = !{!2603}
!2608 = !DILocation(line: 2234, column: 38, scope: !2604, inlinedAt: !2609)
!2609 = distinct !DILocation(line: 642, column: 13, scope: !2595)
!2610 = !DILocalVariable(name: "self", arg: 1, scope: !2611, file: !843, line: 106, type: !17)
!2611 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17hd711c52c66fb4bcdE", scope: !844, file: !843, line: 106, type: !2612, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2614)
!2612 = !DISubroutineType(types: !2613)
!2613 = !{!71, !17}
!2614 = !{!2610}
!2615 = !DILocation(line: 106, column: 33, scope: !2611, inlinedAt: !2616)
!2616 = distinct !DILocation(line: 2235, column: 13, scope: !2604, inlinedAt: !2609)
!2617 = !DILocation(line: 107, column: 13, scope: !2611, inlinedAt: !2616)
!2618 = !DILocation(line: 2235, column: 13, scope: !2604, inlinedAt: !2609)
!2619 = !DILocation(line: 642, column: 13, scope: !2595)
!2620 = !DILocation(line: 642, column: 5, scope: !2595)
!2621 = !DILocation(line: 643, column: 13, scope: !2595)
!2622 = !DILocation(line: 643, column: 12, scope: !2595)
!2623 = !DILocation(line: 643, column: 5, scope: !2595)
!2624 = !DILocation(line: 644, column: 2, scope: !2595)
!2625 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h19b9bad2fb929f3aE", scope: !2627, file: !2626, line: 69, type: !2630, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2636)
!2626 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!2627 = !DINamespace(name: "{impl#0}", scope: !2628)
!2628 = !DINamespace(name: "segmentation", scope: !2629)
!2629 = !DINamespace(name: "instructions", scope: !14)
!2630 = !DISubroutineType(types: !2631)
!2631 = !{null, !2632}
!2632 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !2633, file: !2, size: 16, align: 16, flags: DIFlagPublic, elements: !2634, templateParams: !18, identifier: "a1ef3a8e0674daaef4ee8dd4df37262a")
!2633 = !DINamespace(name: "segmentation", scope: !296)
!2634 = !{!2635}
!2635 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2632, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPublic)
!2636 = !{!2637}
!2637 = !DILocalVariable(name: "sel", arg: 1, scope: !2625, file: !2626, line: 69, type: !2632)
!2638 = !DILocation(line: 69, column: 23, scope: !2625)
!2639 = !DILocalVariable(name: "small", arg: 1, scope: !2640, file: !1752, line: 52, type: !169)
!2640 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17h9cca5bd05b70b473E", scope: !2641, file: !1752, line: 52, type: !2642, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2644)
!2641 = !DINamespace(name: "{impl#46}", scope: !1755)
!2642 = !DISubroutineType(types: !2643)
!2643 = !{!17, !169}
!2644 = !{!2639}
!2645 = !DILocation(line: 52, column: 21, scope: !2640, inlinedAt: !2646)
!2646 = distinct !DILocation(line: 77, column: 31, scope: !2625)
!2647 = !DILocation(line: 53, column: 17, scope: !2640, inlinedAt: !2646)
!2648 = !DILocation(line: 71, column: 13, scope: !2625)
!2649 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!2650 = !DILocation(line: 82, column: 6, scope: !2625)
!2651 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h6362bbf11da43114E", scope: !2652, file: !2626, line: 100, type: !2653, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2655)
!2652 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !2633, file: !2, align: 8, flags: DIFlagPublic, elements: !18, identifier: "637787bc0ffddf6bfc58e3f080dbd4aa")
!2653 = !DISubroutineType(types: !2654)
!2654 = !{null}
!2655 = !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h6362bbf11da43114E", scope: !2652, file: !2626, line: 100, type: !2653, scopeLine: 100, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2656 = !DILocation(line: 102, column: 13, scope: !2651)
!2657 = !{i32 43256}
!2658 = !DILocation(line: 104, column: 6, scope: !2651)
!2659 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h73a3132ef87fea6dE", scope: !2661, file: !2660, line: 55, type: !2665, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2683, retainedNodes: !2684)
!2660 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!2661 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !2662, file: !2, size: 16, align: 16, flags: DIFlagPublic, elements: !2663, templateParams: !18, identifier: "708bfef04b1dc57f45fd5fde260a3672")
!2662 = !DINamespace(name: "tlb", scope: !2629)
!2663 = !{!2664}
!2664 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2661, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!2665 = !DISubroutineType(types: !2666)
!2666 = !{!2667, !169}
!2667 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !2668, templateParams: !18, identifier: "1612253f558bd5de58a8e0cb301b5697")
!2668 = !{!2669}
!2669 = !DICompositeType(tag: DW_TAG_variant_part, scope: !2667, file: !2, size: 128, align: 64, elements: !2670, templateParams: !18, identifier: "4ab2bd0b06e4c5086dae2b47bb237cf7", discriminator: !2682)
!2670 = !{!2671, !2678}
!2671 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !2669, file: !2, baseType: !2672, size: 128, align: 64, extraData: i128 0)
!2672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !2667, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !2673, templateParams: !2675, identifier: "2071cc8d6b0f47ec4eef3192e14af55d")
!2673 = !{!2674}
!2674 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2672, file: !2, baseType: !2661, size: 16, align: 16, offset: 64, flags: DIFlagPublic)
!2675 = !{!2676, !2677}
!2676 = !DITemplateTypeParameter(name: "T", type: !2661)
!2677 = !DITemplateTypeParameter(name: "E", type: !36)
!2678 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !2669, file: !2, baseType: !2679, size: 128, align: 64)
!2679 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !2667, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !2680, templateParams: !2675, identifier: "13260649a93c66a97f8cfa486d60b7a5")
!2680 = !{!2681}
!2681 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2679, file: !2, baseType: !36, size: 128, align: 64, flags: DIFlagPublic)
!2682 = !DIDerivedType(tag: DW_TAG_member, scope: !2667, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!2683 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h73a3132ef87fea6dE", scope: !2661, file: !2660, line: 55, type: !2665, scopeLine: 55, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2684 = !{!2685}
!2685 = !DILocalVariable(name: "pcid", arg: 1, scope: !2659, file: !2660, line: 55, type: !169)
!2686 = !DILocation(line: 55, column: 22, scope: !2659)
!2687 = !DILocation(line: 56, column: 12, scope: !2659)
!2688 = !DILocation(line: 59, column: 16, scope: !2659)
!2689 = !DILocation(line: 59, column: 13, scope: !2659)
!2690 = !DILocation(line: 56, column: 9, scope: !2659)
!2691 = !DILocation(line: 57, column: 13, scope: !2659)
!2692 = !DILocation(line: 61, column: 6, scope: !2659)
!2693 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h7734008663746f20E", scope: !2661, file: !2660, line: 64, type: !2694, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2697, retainedNodes: !2698)
!2694 = !DISubroutineType(types: !2695)
!2695 = !{!169, !2696}
!2696 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !2661, size: 64, align: 64, dwarfAddressSpace: 0)
!2697 = !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h7734008663746f20E", scope: !2661, file: !2660, line: 64, type: !2694, scopeLine: 64, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2698 = !{!2699}
!2699 = !DILocalVariable(name: "self", arg: 1, scope: !2693, file: !2660, line: 64, type: !2696)
!2700 = !DILocation(line: 64, column: 24, scope: !2693)
!2701 = !DILocation(line: 65, column: 9, scope: !2693)
!2702 = !DILocation(line: 66, column: 6, scope: !2693)
!2703 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17he7bfc614ed8786f7E", scope: !312, file: !2704, line: 83, type: !2705, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2720, retainedNodes: !2721)
!2704 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!2705 = !DISubroutineType(types: !2706)
!2706 = !{!2707, !40}
!2707 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !45, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !2708, templateParams: !18, identifier: "2951eb126308cd80b1871a04f1d83b59")
!2708 = !{!2709}
!2709 = !DICompositeType(tag: DW_TAG_variant_part, scope: !2707, file: !2, size: 8, align: 8, elements: !2710, templateParams: !18, identifier: "67089b4ee430c26fbb900a2ddd165d49", discriminator: !2719)
!2710 = !{!2711, !2715}
!2711 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !2709, file: !2, baseType: !2712, size: 8, align: 8, extraData: i128 4)
!2712 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !2707, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !2713, identifier: "b3928c0762281eb5b7e41982ad56eb1d")
!2713 = !{!2714}
!2714 = !DITemplateTypeParameter(name: "T", type: !312)
!2715 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !2709, file: !2, baseType: !2716, size: 8, align: 8)
!2716 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !2707, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !2717, templateParams: !2713, identifier: "5b9292807d3e3f5534cc8aea71674a1b")
!2717 = !{!2718}
!2718 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !2716, file: !2, baseType: !312, size: 8, align: 8, flags: DIFlagPublic)
!2719 = !DIDerivedType(tag: DW_TAG_member, scope: !2707, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!2720 = !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17he7bfc614ed8786f7E", scope: !312, file: !2704, line: 83, type: !2705, scopeLine: 83, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2721 = !{!2722}
!2722 = !DILocalVariable(name: "n", arg: 1, scope: !2703, file: !2704, line: 83, type: !40)
!2723 = !DILocation(line: 83, column: 22, scope: !2703)
!2724 = !DILocation(line: 84, column: 9, scope: !2703)
!2725 = !DILocation(line: 89, column: 18, scope: !2703)
!2726 = !DILocation(line: 85, column: 23, scope: !2703)
!2727 = !DILocation(line: 85, column: 18, scope: !2703)
!2728 = !DILocation(line: 85, column: 32, scope: !2703)
!2729 = !DILocation(line: 86, column: 23, scope: !2703)
!2730 = !DILocation(line: 86, column: 18, scope: !2703)
!2731 = !DILocation(line: 86, column: 32, scope: !2703)
!2732 = !DILocation(line: 87, column: 23, scope: !2703)
!2733 = !DILocation(line: 87, column: 18, scope: !2703)
!2734 = !DILocation(line: 87, column: 32, scope: !2703)
!2735 = !DILocation(line: 88, column: 23, scope: !2703)
!2736 = !DILocation(line: 88, column: 18, scope: !2703)
!2737 = !DILocation(line: 88, column: 32, scope: !2703)
!2738 = !DILocation(line: 91, column: 6, scope: !2703)
!2739 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h49d30e525edc34d8E", scope: !312, file: !2704, line: 94, type: !2740, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2742, retainedNodes: !2743)
!2740 = !DISubroutineType(types: !2741)
!2741 = !{!40, !312}
!2742 = !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h49d30e525edc34d8E", scope: !312, file: !2704, line: 94, type: !2740, scopeLine: 94, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2743 = !{!2744}
!2744 = !DILocalVariable(name: "self", arg: 1, scope: !2739, file: !2704, line: 94, type: !312)
!2745 = !DILocation(line: 94, column: 22, scope: !2739)
!2746 = !DILocation(line: 95, column: 15, scope: !2739)
!2747 = !DILocation(line: 95, column: 9, scope: !2739)
!2748 = !DILocation(line: 96, column: 26, scope: !2739)
!2749 = !DILocation(line: 97, column: 26, scope: !2739)
!2750 = !DILocation(line: 98, column: 26, scope: !2739)
!2751 = !DILocation(line: 99, column: 26, scope: !2739)
!2752 = !DILocation(line: 101, column: 6, scope: !2739)
!2753 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17h670cb3e89272d848E", scope: !2754, file: !2704, line: 153, type: !2757, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2759, retainedNodes: !2760)
!2754 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !295, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !2755, templateParams: !18, identifier: "ab378b6ac98cabe1189becc415b2f1bc")
!2755 = !{!2756}
!2756 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !2754, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!2757 = !DISubroutineType(types: !2758)
!2758 = !{!2754, !312}
!2759 = !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17h670cb3e89272d848E", scope: !2754, file: !2704, line: 153, type: !2757, scopeLine: 153, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2760 = !{!2761}
!2761 = !DILocalVariable(name: "n", arg: 1, scope: !2753, file: !2704, line: 153, type: !312)
!2762 = !DILocation(line: 153, column: 17, scope: !2753)
!2763 = !DILocation(line: 154, column: 15, scope: !2753)
!2764 = !DILocation(line: 154, column: 9, scope: !2753)
!2765 = !DILocation(line: 155, column: 48, scope: !2753)
!2766 = !DILocation(line: 156, column: 48, scope: !2753)
!2767 = !DILocation(line: 157, column: 48, scope: !2753)
!2768 = !DILocation(line: 158, column: 48, scope: !2753)
!2769 = !DILocation(line: 160, column: 6, scope: !2753)
!2770 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h3b1f777801501c0fE", scope: !2771, file: !2704, line: 215, type: !2774, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2776, retainedNodes: !2777)
!2771 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !295, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !2772, templateParams: !18, identifier: "37e1d8e0a0d54833638ddbe5564d184e")
!2772 = !{!2773}
!2773 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !2771, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!2774 = !DISubroutineType(types: !2775)
!2775 = !{!2771, !312}
!2776 = !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h3b1f777801501c0fE", scope: !2771, file: !2704, line: 215, type: !2774, scopeLine: 215, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2777 = !{!2778}
!2778 = !DILocalVariable(name: "n", arg: 1, scope: !2770, file: !2704, line: 215, type: !312)
!2779 = !DILocation(line: 215, column: 36, scope: !2770)
!2780 = !DILocation(line: 216, column: 15, scope: !2770)
!2781 = !DILocation(line: 216, column: 9, scope: !2770)
!2782 = !DILocation(line: 217, column: 48, scope: !2770)
!2783 = !DILocation(line: 218, column: 48, scope: !2770)
!2784 = !DILocation(line: 219, column: 48, scope: !2770)
!2785 = !DILocation(line: 220, column: 48, scope: !2770)
!2786 = !DILocation(line: 222, column: 6, scope: !2770)
!2787 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h1ec14e73570d353dE", scope: !2771, file: !2704, line: 225, type: !2774, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2788, retainedNodes: !2789)
!2788 = !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h1ec14e73570d353dE", scope: !2771, file: !2704, line: 225, type: !2774, scopeLine: 225, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2789 = !{!2790}
!2790 = !DILocalVariable(name: "n", arg: 1, scope: !2787, file: !2704, line: 225, type: !312)
!2791 = !DILocation(line: 225, column: 37, scope: !2787)
!2792 = !DILocation(line: 226, column: 15, scope: !2787)
!2793 = !DILocation(line: 226, column: 9, scope: !2787)
!2794 = !DILocation(line: 227, column: 48, scope: !2787)
!2795 = !DILocation(line: 228, column: 48, scope: !2787)
!2796 = !DILocation(line: 229, column: 48, scope: !2787)
!2797 = !DILocation(line: 230, column: 48, scope: !2787)
!2798 = !DILocation(line: 232, column: 6, scope: !2787)
!2799 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hb71c43446c3cbe1eE", scope: !302, file: !2704, line: 254, type: !2800, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2802, retainedNodes: !2803)
!2800 = !DISubroutineType(types: !2801)
!2801 = !{!1072, !17}
!2802 = !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hb71c43446c3cbe1eE", scope: !302, file: !2704, line: 254, type: !2800, scopeLine: 254, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2803 = !{!2804}
!2804 = !DILocalVariable(name: "bits", arg: 1, scope: !2799, file: !2704, line: 254, type: !17)
!2805 = !DILocation(line: 254, column: 28, scope: !2799)
!2806 = !DILocation(line: 255, column: 9, scope: !2799)
!2807 = !DILocation(line: 260, column: 18, scope: !2799)
!2808 = !DILocation(line: 256, column: 26, scope: !2799)
!2809 = !DILocation(line: 256, column: 21, scope: !2799)
!2810 = !DILocation(line: 256, column: 52, scope: !2799)
!2811 = !DILocation(line: 257, column: 26, scope: !2799)
!2812 = !DILocation(line: 257, column: 21, scope: !2799)
!2813 = !DILocation(line: 257, column: 42, scope: !2799)
!2814 = !DILocation(line: 258, column: 26, scope: !2799)
!2815 = !DILocation(line: 258, column: 21, scope: !2799)
!2816 = !DILocation(line: 258, column: 45, scope: !2799)
!2817 = !DILocation(line: 259, column: 26, scope: !2799)
!2818 = !DILocation(line: 259, column: 21, scope: !2799)
!2819 = !DILocation(line: 259, column: 47, scope: !2799)
!2820 = !DILocation(line: 262, column: 6, scope: !2799)
!2821 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h3a3bcb2675d73557E", scope: !302, file: !2704, line: 264, type: !2822, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2824, retainedNodes: !2825)
!2822 = !DISubroutineType(types: !2823)
!2823 = !{!575, !312}
!2824 = !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h3a3bcb2675d73557E", scope: !302, file: !2704, line: 264, type: !2822, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2825 = !{!2826, !2827}
!2826 = !DILocalVariable(name: "n", arg: 1, scope: !2821, file: !2704, line: 264, type: !312)
!2827 = !DILocalVariable(name: "lsb", scope: !2828, file: !2704, line: 265, type: !9, align: 8)
!2828 = distinct !DILexicalBlock(scope: !2821, file: !2704, line: 265, column: 9)
!2829 = !DILocation(line: 264, column: 24, scope: !2821)
!2830 = !DILocation(line: 265, column: 29, scope: !2821)
!2831 = !DILocation(line: 265, column: 25, scope: !2821)
!2832 = !DILocation(line: 265, column: 19, scope: !2821)
!2833 = !DILocation(line: 265, column: 13, scope: !2828)
!2834 = !DILocation(line: 266, column: 14, scope: !2828)
!2835 = !DILocation(line: 266, column: 9, scope: !2828)
!2836 = !DILocation(line: 267, column: 6, scope: !2821)
!2837 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h64a4972855057f0fE", scope: !294, file: !2704, line: 289, type: !2838, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2840, retainedNodes: !2841)
!2838 = !DISubroutineType(types: !2839)
!2839 = !{!1040, !9}
!2840 = !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h64a4972855057f0fE", scope: !294, file: !2704, line: 289, type: !2838, scopeLine: 289, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2841 = !{!2842}
!2842 = !DILocalVariable(name: "size", arg: 1, scope: !2837, file: !2704, line: 289, type: !9)
!2843 = !DILocation(line: 289, column: 22, scope: !2837)
!2844 = !DILocation(line: 290, column: 9, scope: !2837)
!2845 = !DILocation(line: 295, column: 18, scope: !2837)
!2846 = !DILocation(line: 291, column: 23, scope: !2837)
!2847 = !DILocation(line: 291, column: 18, scope: !2837)
!2848 = !DILocation(line: 291, column: 37, scope: !2837)
!2849 = !DILocation(line: 292, column: 23, scope: !2837)
!2850 = !DILocation(line: 292, column: 18, scope: !2837)
!2851 = !DILocation(line: 292, column: 37, scope: !2837)
!2852 = !DILocation(line: 293, column: 23, scope: !2837)
!2853 = !DILocation(line: 293, column: 18, scope: !2837)
!2854 = !DILocation(line: 293, column: 37, scope: !2837)
!2855 = !DILocation(line: 294, column: 23, scope: !2837)
!2856 = !DILocation(line: 294, column: 18, scope: !2837)
!2857 = !DILocation(line: 294, column: 37, scope: !2837)
!2858 = !DILocation(line: 297, column: 6, scope: !2837)
!2859 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17hac9e6b3a7f489470E", scope: !294, file: !2704, line: 300, type: !2860, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2862, retainedNodes: !2863)
!2860 = !DISubroutineType(types: !2861)
!2861 = !{!1040, !17}
!2862 = !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17hac9e6b3a7f489470E", scope: !294, file: !2704, line: 300, type: !2860, scopeLine: 300, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2863 = !{!2864}
!2864 = !DILocalVariable(name: "bits", arg: 1, scope: !2859, file: !2704, line: 300, type: !17)
!2865 = !DILocation(line: 300, column: 28, scope: !2859)
!2866 = !DILocation(line: 301, column: 9, scope: !2859)
!2867 = !DILocation(line: 306, column: 18, scope: !2859)
!2868 = !DILocation(line: 302, column: 26, scope: !2859)
!2869 = !DILocation(line: 302, column: 21, scope: !2859)
!2870 = !DILocation(line: 302, column: 40, scope: !2859)
!2871 = !DILocation(line: 303, column: 26, scope: !2859)
!2872 = !DILocation(line: 303, column: 21, scope: !2859)
!2873 = !DILocation(line: 303, column: 40, scope: !2859)
!2874 = !DILocation(line: 304, column: 26, scope: !2859)
!2875 = !DILocation(line: 304, column: 21, scope: !2859)
!2876 = !DILocation(line: 304, column: 40, scope: !2859)
!2877 = !DILocation(line: 305, column: 26, scope: !2859)
!2878 = !DILocation(line: 305, column: 21, scope: !2859)
!2879 = !DILocation(line: 305, column: 40, scope: !2859)
!2880 = !DILocation(line: 308, column: 6, scope: !2859)
!2881 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17hea13b30c8f5516efE", scope: !294, file: !2704, line: 310, type: !2822, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2882, retainedNodes: !2883)
!2882 = !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17hea13b30c8f5516efE", scope: !294, file: !2704, line: 310, type: !2822, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2883 = !{!2884, !2885}
!2884 = !DILocalVariable(name: "n", arg: 1, scope: !2881, file: !2704, line: 310, type: !312)
!2885 = !DILocalVariable(name: "lsb", scope: !2886, file: !2704, line: 311, type: !9, align: 8)
!2886 = distinct !DILexicalBlock(scope: !2881, file: !2704, line: 311, column: 9)
!2887 = !DILocation(line: 310, column: 24, scope: !2881)
!2888 = !DILocation(line: 311, column: 29, scope: !2881)
!2889 = !DILocation(line: 311, column: 25, scope: !2881)
!2890 = !DILocation(line: 311, column: 19, scope: !2881)
!2891 = !DILocation(line: 311, column: 13, scope: !2886)
!2892 = !DILocation(line: 312, column: 14, scope: !2886)
!2893 = !DILocation(line: 312, column: 9, scope: !2886)
!2894 = !DILocation(line: 313, column: 6, scope: !2881)
!2895 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h9335450bac159462E", scope: !2896, file: !2704, line: 326, type: !2897, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !2902)
!2896 = !DINamespace(name: "{impl#5}", scope: !295)
!2897 = !DISubroutineType(types: !2898)
!2898 = !{!2899, !2771}
!2899 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !295, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !2900, templateParams: !18, identifier: "ba23181dc7f8d564f1502943535941d4")
!2900 = !{!2901}
!2901 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !2899, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!2902 = !{!2903}
!2903 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !2895, file: !2704, line: 326, type: !2771)
!2904 = !DILocation(line: 326, column: 13, scope: !2895)
!2905 = !DILocation(line: 327, column: 34, scope: !2895)
!2906 = !DILocation(line: 327, column: 9, scope: !2895)
!2907 = !DILocation(line: 328, column: 6, scope: !2895)
!2908 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h59b10aebb0948d69E", scope: !2899, file: !2704, line: 332, type: !2909, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2911, retainedNodes: !2912)
!2909 = !DISubroutineType(types: !2910)
!2910 = !{!17}
!2911 = !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h59b10aebb0948d69E", scope: !2899, file: !2704, line: 332, type: !2909, scopeLine: 332, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2912 = !{!2913, !2915}
!2913 = !DILocalVariable(name: "field_valid_bits", scope: !2914, file: !2704, line: 333, type: !17, align: 8)
!2914 = distinct !DILexicalBlock(scope: !2908, file: !2704, line: 333, column: 9)
!2915 = !DILocalVariable(name: "flag_valid_bits", scope: !2916, file: !2704, line: 334, type: !17, align: 8)
!2916 = distinct !DILexicalBlock(scope: !2914, file: !2704, line: 334, column: 9)
!2917 = !DILocation(line: 333, column: 32, scope: !2908)
!2918 = !DILocation(line: 333, column: 13, scope: !2914)
!2919 = !DILocation(line: 334, column: 31, scope: !2914)
!2920 = !DILocation(line: 334, column: 13, scope: !2916)
!2921 = !DILocation(line: 335, column: 9, scope: !2916)
!2922 = !DILocation(line: 336, column: 6, scope: !2908)
!2923 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17ha4d108c2e2fdefd2E", scope: !2899, file: !2704, line: 350, type: !2924, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2926, retainedNodes: !2927)
!2924 = !DISubroutineType(types: !2925)
!2925 = !{!2899, !17}
!2926 = !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17ha4d108c2e2fdefd2E", scope: !2899, file: !2704, line: 350, type: !2924, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!2927 = !{!2928}
!2928 = !DILocalVariable(name: "bits", arg: 1, scope: !2923, file: !2704, line: 350, type: !17)
!2929 = !DILocation(line: 350, column: 37, scope: !2923)
!2930 = !DILocation(line: 352, column: 26, scope: !2923)
!2931 = !DILocation(line: 352, column: 19, scope: !2923)
!2932 = !DILocation(line: 351, column: 9, scope: !2923)
!2933 = !DILocation(line: 354, column: 6, scope: !2923)
!2934 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h032a05f0f0a15162E", scope: !2899, file: !2704, line: 407, type: !2935, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2938, retainedNodes: !2939)
!2935 = !DISubroutineType(types: !2936)
!2936 = !{!302, !2937, !312}
!2937 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !2899, size: 64, align: 64, dwarfAddressSpace: 0)
!2938 = !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h032a05f0f0a15162E", scope: !2899, file: !2704, line: 407, type: !2935, scopeLine: 407, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2939 = !{!2940, !2941, !2942}
!2940 = !DILocalVariable(name: "self", arg: 1, scope: !2934, file: !2704, line: 407, type: !2937)
!2941 = !DILocalVariable(name: "n", arg: 2, scope: !2934, file: !2704, line: 407, type: !312)
!2942 = !DILocalVariable(name: "condition", scope: !2943, file: !2704, line: 408, type: !17, align: 8)
!2943 = distinct !DILexicalBlock(scope: !2934, file: !2704, line: 408, column: 9)
!2944 = !DILocation(line: 407, column: 22, scope: !2934)
!2945 = !DILocation(line: 407, column: 29, scope: !2934)
!2946 = !DILocation(line: 408, column: 44, scope: !2934)
!2947 = !DILocation(line: 408, column: 25, scope: !2934)
!2948 = !DILocation(line: 408, column: 13, scope: !2943)
!2949 = !DILocation(line: 409, column: 9, scope: !2943)
!2950 = !DILocation(line: 410, column: 6, scope: !2934)
!2951 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h138fe8f4302dce62E", scope: !2899, file: !2704, line: 413, type: !2952, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2955, retainedNodes: !2956)
!2952 = !DISubroutineType(types: !2953)
!2953 = !{null, !2954, !312, !302}
!2954 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !2899, size: 64, align: 64, dwarfAddressSpace: 0)
!2955 = !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h138fe8f4302dce62E", scope: !2899, file: !2704, line: 413, type: !2952, scopeLine: 413, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2956 = !{!2957, !2958, !2959}
!2957 = !DILocalVariable(name: "self", arg: 1, scope: !2951, file: !2704, line: 413, type: !2954)
!2958 = !DILocalVariable(name: "n", arg: 2, scope: !2951, file: !2704, line: 413, type: !312)
!2959 = !DILocalVariable(name: "condition", arg: 3, scope: !2951, file: !2704, line: 413, type: !302)
!2960 = !DILocation(line: 413, column: 26, scope: !2951)
!2961 = !DILocation(line: 413, column: 37, scope: !2951)
!2962 = !DILocation(line: 413, column: 68, scope: !2951)
!2963 = !DILocation(line: 415, column: 23, scope: !2951)
!2964 = !DILocation(line: 415, column: 58, scope: !2951)
!2965 = !DILocation(line: 414, column: 9, scope: !2951)
!2966 = !DILocation(line: 416, column: 6, scope: !2951)
!2967 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17h2f4a95266fe92f3dE", scope: !2899, file: !2704, line: 419, type: !2968, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2970, retainedNodes: !2971)
!2968 = !DISubroutineType(types: !2969)
!2969 = !{!294, !2937, !312}
!2970 = !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17h2f4a95266fe92f3dE", scope: !2899, file: !2704, line: 419, type: !2968, scopeLine: 419, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2971 = !{!2972, !2973, !2974}
!2972 = !DILocalVariable(name: "self", arg: 1, scope: !2967, file: !2704, line: 419, type: !2937)
!2973 = !DILocalVariable(name: "n", arg: 2, scope: !2967, file: !2704, line: 419, type: !312)
!2974 = !DILocalVariable(name: "size", scope: !2975, file: !2704, line: 420, type: !17, align: 8)
!2975 = distinct !DILexicalBlock(scope: !2967, file: !2704, line: 420, column: 9)
!2976 = !DILocation(line: 419, column: 17, scope: !2967)
!2977 = !DILocation(line: 419, column: 24, scope: !2967)
!2978 = !DILocation(line: 420, column: 39, scope: !2967)
!2979 = !DILocation(line: 420, column: 20, scope: !2967)
!2980 = !DILocation(line: 420, column: 13, scope: !2975)
!2981 = !DILocation(line: 421, column: 9, scope: !2975)
!2982 = !DILocation(line: 422, column: 6, scope: !2967)
!2983 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17h398823373143d1e6E", scope: !2899, file: !2704, line: 425, type: !2984, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !2986, retainedNodes: !2987)
!2984 = !DISubroutineType(types: !2985)
!2985 = !{null, !2954, !312, !294}
!2986 = !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17h398823373143d1e6E", scope: !2899, file: !2704, line: 425, type: !2984, scopeLine: 425, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!2987 = !{!2988, !2989, !2990}
!2988 = !DILocalVariable(name: "self", arg: 1, scope: !2983, file: !2704, line: 425, type: !2954)
!2989 = !DILocalVariable(name: "n", arg: 2, scope: !2983, file: !2704, line: 425, type: !312)
!2990 = !DILocalVariable(name: "size", arg: 3, scope: !2983, file: !2704, line: 425, type: !294)
!2991 = !DILocation(line: 425, column: 21, scope: !2983)
!2992 = !DILocation(line: 425, column: 32, scope: !2983)
!2993 = !DILocation(line: 425, column: 63, scope: !2983)
!2994 = !DILocation(line: 427, column: 23, scope: !2983)
!2995 = !DILocation(line: 427, column: 53, scope: !2983)
!2996 = !DILocation(line: 426, column: 9, scope: !2983)
!2997 = !DILocation(line: 428, column: 6, scope: !2983)
!2998 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17haec45a05bb641ed1E", scope: !2632, file: !2999, line: 88, type: !3000, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3002, retainedNodes: !3003)
!2999 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!3000 = !DISubroutineType(types: !3001)
!3001 = !{!169, !2632}
!3002 = !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17haec45a05bb641ed1E", scope: !2632, file: !2999, line: 88, type: !3000, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!3003 = !{!3004}
!3004 = !DILocalVariable(name: "self", arg: 1, scope: !2998, file: !2999, line: 88, type: !2632)
!3005 = !DILocation(line: 88, column: 18, scope: !2998)
!3006 = !DILocation(line: 89, column: 9, scope: !2998)
!3007 = !DILocation(line: 90, column: 6, scope: !2998)
!3008 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h078268f70aef99ceE", scope: !2632, file: !2999, line: 94, type: !3009, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3011, retainedNodes: !3012)
!3009 = !DISubroutineType(types: !3010)
!3010 = !{!178, !2632}
!3011 = !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h078268f70aef99ceE", scope: !2632, file: !2999, line: 94, type: !3009, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!3012 = !{!3013}
!3013 = !DILocalVariable(name: "self", arg: 1, scope: !3008, file: !2999, line: 94, type: !2632)
!3014 = !DILocation(line: 94, column: 16, scope: !3008)
!3015 = !DILocation(line: 95, column: 50, scope: !3008)
!3016 = !DILocation(line: 95, column: 34, scope: !3008)
!3017 = !DILocation(line: 95, column: 9, scope: !3008)
!3018 = !DILocation(line: 96, column: 6, scope: !3008)
!3019 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17ha519ef994fe05a8bE", scope: !3020, file: !2999, line: 106, type: !3021, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3024)
!3020 = !DINamespace(name: "{impl#1}", scope: !2633)
!3021 = !DISubroutineType(types: !3022)
!3022 = !{!110, !3023, !128}
!3023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !2632, size: 64, align: 64, dwarfAddressSpace: 0)
!3024 = !{!3025, !3026, !3027}
!3025 = !DILocalVariable(name: "self", arg: 1, scope: !3019, file: !2999, line: 106, type: !3023)
!3026 = !DILocalVariable(name: "f", arg: 2, scope: !3019, file: !2999, line: 106, type: !128)
!3027 = !DILocalVariable(name: "s", scope: !3028, file: !2999, line: 107, type: !3029, align: 8)
!3028 = distinct !DILexicalBlock(scope: !3019, file: !2999, line: 107, column: 9)
!3029 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !3030, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3031, templateParams: !18, identifier: "4ada8d68eaad94661b82abe3be5fa9c3")
!3030 = !DINamespace(name: "builders", scope: !28)
!3031 = !{!3032, !3033, !3034}
!3032 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !3029, file: !2, baseType: !128, size: 64, align: 64, flags: DIFlagPrivate)
!3033 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !3029, file: !2, baseType: !110, size: 8, align: 8, offset: 64, flags: DIFlagPrivate)
!3034 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !3029, file: !2, baseType: !226, size: 8, align: 8, offset: 72, flags: DIFlagPrivate)
!3035 = !DILocation(line: 106, column: 12, scope: !3019)
!3036 = !DILocation(line: 106, column: 19, scope: !3019)
!3037 = !DILocation(line: 107, column: 13, scope: !3028)
!3038 = !DILocation(line: 107, column: 21, scope: !3019)
!3039 = !DILocation(line: 108, column: 27, scope: !3028)
!3040 = !DILocation(line: 108, column: 9, scope: !3028)
!3041 = !DILocation(line: 109, column: 25, scope: !3028)
!3042 = !DILocation(line: 109, column: 9, scope: !3028)
!3043 = !DILocation(line: 110, column: 9, scope: !3028)
!3044 = !DILocation(line: 111, column: 6, scope: !3019)
!3045 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h550aace81eeafc10E", scope: !3047, file: !3046, line: 177, type: !3055, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3062, retainedNodes: !3063)
!3046 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!3047 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !3048, file: !2, size: 576, align: 64, flags: DIFlagPublic, elements: !3049, templateParams: !18, identifier: "5bccf6bb2756dded713368da4de24677")
!3048 = !DINamespace(name: "gdt", scope: !215)
!3049 = !{!3050, !3054}
!3050 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !3047, file: !2, baseType: !3051, size: 512, align: 64, flags: DIFlagPrivate)
!3051 = !DICompositeType(tag: DW_TAG_array_type, baseType: !17, size: 512, align: 64, elements: !3052)
!3052 = !{!3053}
!3053 = !DISubrange(count: 8, lowerBound: 0)
!3054 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !3047, file: !2, baseType: !9, size: 64, align: 64, offset: 512, flags: DIFlagPrivate)
!3055 = !DISubroutineType(types: !3056)
!3056 = !{!3057, !3061}
!3057 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !215, file: !2, size: 80, align: 16, flags: DIFlagPublic, elements: !3058, templateParams: !18, identifier: "4c33b329f089b1d04b23187a3524ad79")
!3058 = !{!3059, !3060}
!3059 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !3057, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPublic)
!3060 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !3057, file: !2, baseType: !192, size: 64, align: 64, offset: 16, flags: DIFlagPublic)
!3061 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !3047, size: 64, align: 64, dwarfAddressSpace: 0)
!3062 = !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h550aace81eeafc10E", scope: !3047, file: !3046, line: 177, type: !3055, scopeLine: 177, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3063 = !{!3064}
!3064 = !DILocalVariable(name: "self", arg: 1, scope: !3045, file: !3046, line: 177, type: !3061)
!3065 = !DILocation(line: 177, column: 16, scope: !3045)
!3066 = !DILocalVariable(name: "self", arg: 1, scope: !3067, file: !3068, line: 742, type: !3074)
!3067 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h351aea6443a77dc8E", scope: !3069, file: !3068, line: 742, type: !3071, scopeLine: 742, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !854, retainedNodes: !3079)
!3068 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "a72c882159264612b29903a5fbfe3281")
!3069 = !DINamespace(name: "{impl#0}", scope: !3070)
!3070 = !DINamespace(name: "slice", scope: !29)
!3071 = !DISubroutineType(types: !3072)
!3072 = !{!3073, !3074}
!3073 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !17, size: 64, align: 64, dwarfAddressSpace: 0)
!3074 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !3075, templateParams: !18, identifier: "803397eb995586ff4ed3b1ff505b0687")
!3075 = !{!3076, !3078}
!3076 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !3074, file: !2, baseType: !3077, size: 64, align: 64)
!3077 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !17, size: 64, align: 64, dwarfAddressSpace: 0)
!3078 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !3074, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3079 = !{!3066}
!3080 = !DILocation(line: 742, column: 25, scope: !3067, inlinedAt: !3081)
!3081 = distinct !DILocation(line: 180, column: 40, scope: !3045)
!3082 = !DILocation(line: 180, column: 40, scope: !3045)
!3083 = !DILocation(line: 180, column: 19, scope: !3045)
!3084 = !DILocation(line: 181, column: 21, scope: !3045)
!3085 = !DILocation(line: 181, column: 20, scope: !3045)
!3086 = !DILocation(line: 179, column: 9, scope: !3045)
!3087 = !DILocation(line: 183, column: 6, scope: !3045)
!3088 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h7502dcfbcca5d456E", scope: !3090, file: !3089, line: 482, type: !3224, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3227, retainedNodes: !3228)
!3089 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!3090 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !214, file: !2, size: 32768, align: 128, flags: DIFlagPublic, elements: !3091, templateParams: !18, identifier: "b390c7729da8230dab9ef897adf3b7ab")
!3091 = !{!3092, !3123, !3124, !3125, !3126, !3127, !3128, !3129, !3130, !3149, !3150, !3168, !3169, !3170, !3171, !3192, !3193, !3194, !3195, !3213, !3214, !3215, !3217, !3218, !3219, !3220}
!3092 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, flags: DIFlagPublic)
!3093 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !214, file: !2, size: 128, align: 32, flags: DIFlagPublic, elements: !3094, templateParams: !3121, identifier: "7d69ff47a6aee51238b84f1843d814d0")
!3094 = !{!3095, !3096, !3097, !3101, !3102, !3103, !3104}
!3095 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !3093, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!3096 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !3093, file: !2, baseType: !169, size: 16, align: 16, offset: 16, flags: DIFlagPrivate)
!3097 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !3093, file: !2, baseType: !3098, size: 16, align: 16, offset: 32, flags: DIFlagPrivate)
!3098 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !214, file: !2, size: 16, align: 16, flags: DIFlagPublic, elements: !3099, templateParams: !18, identifier: "8f45d1028d32c5aa451bf13b17c6a918")
!3099 = !{!3100}
!3100 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3098, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!3101 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !3093, file: !2, baseType: !169, size: 16, align: 16, offset: 48, flags: DIFlagPrivate)
!3102 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !3093, file: !2, baseType: !71, size: 32, align: 32, offset: 64, flags: DIFlagPrivate)
!3103 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !3093, file: !2, baseType: !71, size: 32, align: 32, offset: 96, flags: DIFlagPrivate)
!3104 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !3093, file: !2, baseType: !3105, align: 8, offset: 128, flags: DIFlagPrivate)
!3105 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !3106, identifier: "cec9c03a86d186c45f8c8371eadd9b69")
!3106 = !{!3107}
!3107 = !DITemplateTypeParameter(name: "T", type: !3108)
!3108 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !3109, size: 64, align: 64, dwarfAddressSpace: 0)
!3109 = !DISubroutineType(types: !3110)
!3110 = !{null, !3111}
!3111 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !214, file: !2, size: 320, align: 64, flags: DIFlagPublic, elements: !3112, templateParams: !18, identifier: "8b23b7905e012bfb81ef897593cb8bb")
!3112 = !{!3113}
!3113 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !3111, file: !2, baseType: !3114, size: 320, align: 64, flags: DIFlagPrivate)
!3114 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !214, file: !2, size: 320, align: 64, flags: DIFlagPublic, elements: !3115, templateParams: !18, identifier: "fb943ac64aa7be6a1cf16aaaf2128de7")
!3115 = !{!3116, !3117, !3118, !3119, !3120}
!3116 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !3114, file: !2, baseType: !192, size: 64, align: 64, flags: DIFlagPublic)
!3117 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !3114, file: !2, baseType: !17, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!3118 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !3114, file: !2, baseType: !17, size: 64, align: 64, offset: 128, flags: DIFlagPublic)
!3119 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !3114, file: !2, baseType: !192, size: 64, align: 64, offset: 192, flags: DIFlagPublic)
!3120 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !3114, file: !2, baseType: !17, size: 64, align: 64, offset: 256, flags: DIFlagPublic)
!3121 = !{!3122}
!3122 = !DITemplateTypeParameter(name: "F", type: !3108)
!3123 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 128, flags: DIFlagPublic)
!3124 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 256, flags: DIFlagPublic)
!3125 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 384, flags: DIFlagPublic)
!3126 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 512, flags: DIFlagPublic)
!3127 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 640, flags: DIFlagPublic)
!3128 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 768, flags: DIFlagPublic)
!3129 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 896, flags: DIFlagPublic)
!3130 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !3090, file: !2, baseType: !3131, size: 128, align: 32, offset: 1024, flags: DIFlagPublic)
!3131 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !214, file: !2, size: 128, align: 32, flags: DIFlagPublic, elements: !3132, templateParams: !3147, identifier: "4136fad39c91162061ac0c1719de1991")
!3132 = !{!3133, !3134, !3135, !3136, !3137, !3138, !3139}
!3133 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !3131, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!3134 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !3131, file: !2, baseType: !169, size: 16, align: 16, offset: 16, flags: DIFlagPrivate)
!3135 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !3131, file: !2, baseType: !3098, size: 16, align: 16, offset: 32, flags: DIFlagPrivate)
!3136 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !3131, file: !2, baseType: !169, size: 16, align: 16, offset: 48, flags: DIFlagPrivate)
!3137 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !3131, file: !2, baseType: !71, size: 32, align: 32, offset: 64, flags: DIFlagPrivate)
!3138 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !3131, file: !2, baseType: !71, size: 32, align: 32, offset: 96, flags: DIFlagPrivate)
!3139 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !3131, file: !2, baseType: !3140, align: 8, offset: 128, flags: DIFlagPrivate)
!3140 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !3141, identifier: "68c857415b547acb5d8ceb44842319b7")
!3141 = !{!3142}
!3142 = !DITemplateTypeParameter(name: "T", type: !3143)
!3143 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !3144, size: 64, align: 64, dwarfAddressSpace: 0)
!3144 = !DISubroutineType(types: !3145)
!3145 = !{!3146, !3111, !17}
!3146 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!3147 = !{!3148}
!3148 = !DITemplateTypeParameter(name: "F", type: !3143)
!3149 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 1152, flags: DIFlagPrivate)
!3150 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !3090, file: !2, baseType: !3151, size: 128, align: 32, offset: 1280, flags: DIFlagPublic)
!3151 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !214, file: !2, size: 128, align: 32, flags: DIFlagPublic, elements: !3152, templateParams: !3166, identifier: "9957fff5581b78b12838df0b921b0d62")
!3152 = !{!3153, !3154, !3155, !3156, !3157, !3158, !3159}
!3153 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !3151, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!3154 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !3151, file: !2, baseType: !169, size: 16, align: 16, offset: 16, flags: DIFlagPrivate)
!3155 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !3151, file: !2, baseType: !3098, size: 16, align: 16, offset: 32, flags: DIFlagPrivate)
!3156 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !3151, file: !2, baseType: !169, size: 16, align: 16, offset: 48, flags: DIFlagPrivate)
!3157 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !3151, file: !2, baseType: !71, size: 32, align: 32, offset: 64, flags: DIFlagPrivate)
!3158 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !3151, file: !2, baseType: !71, size: 32, align: 32, offset: 96, flags: DIFlagPrivate)
!3159 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !3151, file: !2, baseType: !3160, align: 8, offset: 128, flags: DIFlagPrivate)
!3160 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !3161, identifier: "4517952076a9a090a9c576f35ab9ff4")
!3161 = !{!3162}
!3162 = !DITemplateTypeParameter(name: "T", type: !3163)
!3163 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !3164, size: 64, align: 64, dwarfAddressSpace: 0)
!3164 = !DISubroutineType(types: !3165)
!3165 = !{null, !3111, !17}
!3166 = !{!3167}
!3167 = !DITemplateTypeParameter(name: "F", type: !3163)
!3168 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !3090, file: !2, baseType: !3151, size: 128, align: 32, offset: 1408, flags: DIFlagPublic)
!3169 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !3090, file: !2, baseType: !3151, size: 128, align: 32, offset: 1536, flags: DIFlagPublic)
!3170 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !3090, file: !2, baseType: !3151, size: 128, align: 32, offset: 1664, flags: DIFlagPublic)
!3171 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !3090, file: !2, baseType: !3172, size: 128, align: 32, offset: 1792, flags: DIFlagPublic)
!3172 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !214, file: !2, size: 128, align: 32, flags: DIFlagPublic, elements: !3173, templateParams: !3190, identifier: "a5e3fde7dfb99bbf978c4079136181f5")
!3173 = !{!3174, !3175, !3176, !3177, !3178, !3179, !3180}
!3174 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !3172, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!3175 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !3172, file: !2, baseType: !169, size: 16, align: 16, offset: 16, flags: DIFlagPrivate)
!3176 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !3172, file: !2, baseType: !3098, size: 16, align: 16, offset: 32, flags: DIFlagPrivate)
!3177 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !3172, file: !2, baseType: !169, size: 16, align: 16, offset: 48, flags: DIFlagPrivate)
!3178 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !3172, file: !2, baseType: !71, size: 32, align: 32, offset: 64, flags: DIFlagPrivate)
!3179 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !3172, file: !2, baseType: !71, size: 32, align: 32, offset: 96, flags: DIFlagPrivate)
!3180 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !3172, file: !2, baseType: !3181, align: 8, offset: 128, flags: DIFlagPrivate)
!3181 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !3182, identifier: "fa04cee00e5f5d152dcdca0dc5cbbc7d")
!3182 = !{!3183}
!3183 = !DITemplateTypeParameter(name: "T", type: !3184)
!3184 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !3185, size: 64, align: 64, dwarfAddressSpace: 0)
!3185 = !DISubroutineType(types: !3186)
!3186 = !{null, !3111, !3187}
!3187 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !214, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !3188, templateParams: !18, identifier: "f2efc38f5359375da910df8fb1c92566")
!3188 = !{!3189}
!3189 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !3187, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!3190 = !{!3191}
!3191 = !DITemplateTypeParameter(name: "F", type: !3184)
!3192 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 1920, flags: DIFlagPrivate)
!3193 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 2048, flags: DIFlagPublic)
!3194 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !3090, file: !2, baseType: !3151, size: 128, align: 32, offset: 2176, flags: DIFlagPublic)
!3195 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !3090, file: !2, baseType: !3196, size: 128, align: 32, offset: 2304, flags: DIFlagPublic)
!3196 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !214, file: !2, size: 128, align: 32, flags: DIFlagPublic, elements: !3197, templateParams: !3211, identifier: "fae063fcf5d63148a1fb7bd90167e67f")
!3197 = !{!3198, !3199, !3200, !3201, !3202, !3203, !3204}
!3198 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !3196, file: !2, baseType: !169, size: 16, align: 16, flags: DIFlagPrivate)
!3199 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !3196, file: !2, baseType: !169, size: 16, align: 16, offset: 16, flags: DIFlagPrivate)
!3200 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !3196, file: !2, baseType: !3098, size: 16, align: 16, offset: 32, flags: DIFlagPrivate)
!3201 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !3196, file: !2, baseType: !169, size: 16, align: 16, offset: 48, flags: DIFlagPrivate)
!3202 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !3196, file: !2, baseType: !71, size: 32, align: 32, offset: 64, flags: DIFlagPrivate)
!3203 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !3196, file: !2, baseType: !71, size: 32, align: 32, offset: 96, flags: DIFlagPrivate)
!3204 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !3196, file: !2, baseType: !3205, align: 8, offset: 128, flags: DIFlagPrivate)
!3205 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !356, file: !2, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !3206, identifier: "bc7371bbb6c4c3aa0fc13b06a57bc7")
!3206 = !{!3207}
!3207 = !DITemplateTypeParameter(name: "T", type: !3208)
!3208 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !3209, size: 64, align: 64, dwarfAddressSpace: 0)
!3209 = !DISubroutineType(types: !3210)
!3210 = !{!3146, !3111}
!3211 = !{!3212}
!3212 = !DITemplateTypeParameter(name: "F", type: !3208)
!3213 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 2432, flags: DIFlagPublic)
!3214 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 2560, flags: DIFlagPublic)
!3215 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !3090, file: !2, baseType: !3216, size: 1024, align: 32, offset: 2688, flags: DIFlagPrivate)
!3216 = !DICompositeType(tag: DW_TAG_array_type, baseType: !3093, size: 1024, align: 32, elements: !3052)
!3217 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !3090, file: !2, baseType: !3151, size: 128, align: 32, offset: 3712, flags: DIFlagPublic)
!3218 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !3090, file: !2, baseType: !3151, size: 128, align: 32, offset: 3840, flags: DIFlagPublic)
!3219 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !3090, file: !2, baseType: !3093, size: 128, align: 32, offset: 3968, flags: DIFlagPrivate)
!3220 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !3090, file: !2, baseType: !3221, size: 28672, align: 32, offset: 4096, flags: DIFlagPrivate)
!3221 = !DICompositeType(tag: DW_TAG_array_type, baseType: !3093, size: 28672, align: 32, elements: !3222)
!3222 = !{!3223}
!3223 = !DISubrange(count: 224, lowerBound: 0)
!3224 = !DISubroutineType(types: !3225)
!3225 = !{!3057, !3226}
!3226 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !3090, size: 64, align: 64, dwarfAddressSpace: 0)
!3227 = !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h7502dcfbcca5d456E", scope: !3090, file: !3089, line: 482, type: !3224, scopeLine: 482, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3228 = !{!3229}
!3229 = !DILocalVariable(name: "self", arg: 1, scope: !3088, file: !3089, line: 482, type: !3226)
!3230 = !DILocation(line: 482, column: 16, scope: !3088)
!3231 = !DILocation(line: 485, column: 33, scope: !3088)
!3232 = !DILocation(line: 485, column: 19, scope: !3088)
!3233 = !DILocation(line: 486, column: 20, scope: !3088)
!3234 = !DILocation(line: 484, column: 9, scope: !3088)
!3235 = !DILocation(line: 488, column: 6, scope: !3088)
!3236 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h2bb059203d0f2f26E", scope: !3237, file: !3089, line: 783, type: !3238, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3241)
!3237 = !DINamespace(name: "{impl#6}", scope: !214)
!3238 = !DISubroutineType(types: !3239)
!3239 = !{!110, !3240, !128}
!3240 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !3098, size: 64, align: 64, dwarfAddressSpace: 0)
!3241 = !{!3242, !3243}
!3242 = !DILocalVariable(name: "self", arg: 1, scope: !3236, file: !3089, line: 783, type: !3240)
!3243 = !DILocalVariable(name: "f", arg: 2, scope: !3236, file: !3089, line: 783, type: !128)
!3244 = !DILocation(line: 783, column: 12, scope: !3236)
!3245 = !DILocation(line: 783, column: 19, scope: !3236)
!3246 = !DILocation(line: 784, column: 9, scope: !3236)
!3247 = !DILocalVariable(name: "x", arg: 1, scope: !3248, file: !2094, line: 108, type: !574)
!3248 = distinct !DISubprogram(name: "new_lower_hex<u16>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h845cb5a0dbdbe464E", scope: !100, file: !2094, line: 108, type: !3249, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !956, declaration: !3251, retainedNodes: !3252)
!3249 = !DISubroutineType(types: !3250)
!3250 = !{!100, !574}
!3251 = !DISubprogram(name: "new_lower_hex<u16>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h845cb5a0dbdbe464E", scope: !100, file: !2094, line: 108, type: !3249, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !956)
!3252 = !{!3247}
!3253 = !DILocation(line: 108, column: 43, scope: !3248, inlinedAt: !3254)
!3254 = distinct !DILocation(line: 785, column: 21, scope: !3236)
!3255 = !DILocalVariable(name: "x", arg: 1, scope: !3256, file: !2094, line: 83, type: !574)
!3256 = distinct !DISubprogram(name: "new<u16>", linkageName: "_ZN4core3fmt2rt8Argument3new17hb291c0c5271010b2E", scope: !100, file: !2094, line: 83, type: !3257, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !956, declaration: !3260, retainedNodes: !3261)
!3257 = !DISubroutineType(types: !3258)
!3258 = !{!100, !574, !3259}
!3259 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u16, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !764, size: 64, align: 64, dwarfAddressSpace: 0)
!3260 = !DISubprogram(name: "new<u16>", linkageName: "_ZN4core3fmt2rt8Argument3new17hb291c0c5271010b2E", scope: !100, file: !2094, line: 83, type: !3257, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !956)
!3261 = !{!3255, !3262}
!3262 = !DILocalVariable(name: "f", arg: 2, scope: !3256, file: !2094, line: 83, type: !3259)
!3263 = !DILocation(line: 83, column: 19, scope: !3256, inlinedAt: !3264)
!3264 = distinct !DILocation(line: 109, column: 9, scope: !3248, inlinedAt: !3254)
!3265 = !DILocation(line: 83, column: 29, scope: !3256, inlinedAt: !3264)
!3266 = !DILocation(line: 92, column: 18, scope: !3256, inlinedAt: !3264)
!3267 = !DILocation(line: 93, column: 6, scope: !3256, inlinedAt: !3264)
!3268 = !DILocation(line: 109, column: 9, scope: !3248, inlinedAt: !3254)
!3269 = !DILocation(line: 785, column: 21, scope: !3236)
!3270 = !DILocation(line: 22, column: 9, scope: !2118, inlinedAt: !3271)
!3271 = distinct !DILocation(line: 785, column: 21, scope: !3236)
!3272 = !DILocation(line: 23, column: 9, scope: !2118, inlinedAt: !3271)
!3273 = !DILocation(line: 24, column: 9, scope: !2118, inlinedAt: !3271)
!3274 = !DILocation(line: 25, column: 9, scope: !2118, inlinedAt: !3271)
!3275 = !DILocation(line: 26, column: 9, scope: !2118, inlinedAt: !3271)
!3276 = !DILocation(line: 27, column: 9, scope: !2118, inlinedAt: !3271)
!3277 = !DILocation(line: 29, column: 9, scope: !2118, inlinedAt: !3271)
!3278 = !DILocation(line: 787, column: 6, scope: !3236)
!3279 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a00628186f313c0E", scope: !213, file: !3089, line: 912, type: !3280, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3283)
!3280 = !DISubroutineType(types: !3281)
!3281 = !{!110, !3282, !128}
!3282 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !3114, size: 64, align: 64, dwarfAddressSpace: 0)
!3283 = !{!3284, !3285, !3286}
!3284 = !DILocalVariable(name: "self", arg: 1, scope: !3279, file: !3089, line: 912, type: !3282)
!3285 = !DILocalVariable(name: "f", arg: 2, scope: !3279, file: !3089, line: 912, type: !128)
!3286 = !DILocalVariable(name: "s", scope: !3287, file: !3089, line: 920, type: !3029, align: 8)
!3287 = distinct !DILexicalBlock(scope: !3279, file: !3089, line: 920, column: 9)
!3288 = !DILocation(line: 912, column: 12, scope: !3279)
!3289 = !DILocation(line: 912, column: 19, scope: !3279)
!3290 = !DILocation(line: 920, column: 13, scope: !3287)
!3291 = !DILocation(line: 920, column: 21, scope: !3279)
!3292 = !DILocation(line: 921, column: 9, scope: !3287)
!3293 = !DILocation(line: 922, column: 33, scope: !3287)
!3294 = !DILocation(line: 922, column: 9, scope: !3287)
!3295 = !DILocation(line: 923, column: 35, scope: !3287)
!3296 = !DILocation(line: 923, column: 31, scope: !3287)
!3297 = !DILocation(line: 923, column: 9, scope: !3287)
!3298 = !DILocation(line: 924, column: 34, scope: !3287)
!3299 = !DILocation(line: 924, column: 9, scope: !3287)
!3300 = !DILocation(line: 925, column: 34, scope: !3287)
!3301 = !DILocation(line: 925, column: 9, scope: !3287)
!3302 = !DILocation(line: 926, column: 9, scope: !3287)
!3303 = !DILocation(line: 927, column: 6, scope: !3279)
!3304 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17hf20057f4c22a7db2E", scope: !3305, file: !3089, line: 915, type: !3306, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3309)
!3305 = !DINamespace(name: "{impl#0}", scope: !212)
!3306 = !DISubroutineType(types: !3307)
!3307 = !{!110, !3308, !128}
!3308 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !211, size: 64, align: 64, dwarfAddressSpace: 0)
!3309 = !{!3310, !3311}
!3310 = !DILocalVariable(name: "self", arg: 1, scope: !3304, file: !3089, line: 915, type: !3308)
!3311 = !DILocalVariable(name: "f", arg: 2, scope: !3304, file: !3089, line: 915, type: !128)
!3312 = !DILocation(line: 915, column: 20, scope: !3304)
!3313 = !DILocation(line: 915, column: 27, scope: !3304)
!3314 = !DILocation(line: 108, column: 43, scope: !2093, inlinedAt: !3315)
!3315 = distinct !DILocation(line: 916, column: 17, scope: !3304)
!3316 = !DILocation(line: 83, column: 19, scope: !2102, inlinedAt: !3317)
!3317 = distinct !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !3315)
!3318 = !DILocation(line: 83, column: 29, scope: !2102, inlinedAt: !3317)
!3319 = !DILocation(line: 92, column: 18, scope: !2102, inlinedAt: !3317)
!3320 = !DILocation(line: 93, column: 6, scope: !2102, inlinedAt: !3317)
!3321 = !DILocation(line: 109, column: 9, scope: !2093, inlinedAt: !3315)
!3322 = !DILocation(line: 916, column: 17, scope: !3304)
!3323 = !DILocation(line: 22, column: 9, scope: !2118, inlinedAt: !3324)
!3324 = distinct !DILocation(line: 916, column: 17, scope: !3304)
!3325 = !DILocation(line: 23, column: 9, scope: !2118, inlinedAt: !3324)
!3326 = !DILocation(line: 24, column: 9, scope: !2118, inlinedAt: !3324)
!3327 = !DILocation(line: 25, column: 9, scope: !2118, inlinedAt: !3324)
!3328 = !DILocation(line: 26, column: 9, scope: !2118, inlinedAt: !3324)
!3329 = !DILocation(line: 27, column: 9, scope: !2118, inlinedAt: !3324)
!3330 = !DILocation(line: 29, column: 9, scope: !2118, inlinedAt: !3324)
!3331 = !DILocation(line: 917, column: 14, scope: !3304)
!3332 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17hce515a75c9763012E", scope: !3333, file: !3089, line: 986, type: !3336, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3351, retainedNodes: !3352)
!3333 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !214, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !3334, templateParams: !18, identifier: "ac691d294a5b4608589aa029ae90af4e")
!3334 = !{!3335}
!3335 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !3333, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!3336 = !DISubroutineType(types: !3337)
!3337 = !{!3338, !17}
!3338 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !45, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3339, templateParams: !18, identifier: "3c8b3cb752d6ae3c2a3071da2bb89bcc")
!3339 = !{!3340}
!3340 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3338, file: !2, size: 128, align: 64, elements: !3341, templateParams: !18, identifier: "b25c00e26f475ffeb48f800a7b7a180", discriminator: !3350)
!3341 = !{!3342, !3346}
!3342 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3340, file: !2, baseType: !3343, size: 128, align: 64, extraData: i128 0)
!3343 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3338, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !18, templateParams: !3344, identifier: "a5676e4bd4b57a0b49272f3e572b17ae")
!3344 = !{!3345}
!3345 = !DITemplateTypeParameter(name: "T", type: !3333)
!3346 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3340, file: !2, baseType: !3347, size: 128, align: 64, extraData: i128 1)
!3347 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3338, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3348, templateParams: !3344, identifier: "494e6c8ca888b2defdb20f5e8a113c64")
!3348 = !{!3349}
!3349 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3347, file: !2, baseType: !3333, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!3350 = !DIDerivedType(tag: DW_TAG_member, scope: !3338, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!3351 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17hce515a75c9763012E", scope: !3333, file: !3089, line: 986, type: !3336, scopeLine: 986, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3352 = !{!3353}
!3353 = !DILocalVariable(name: "value", arg: 1, scope: !3332, file: !3089, line: 986, type: !17)
!3354 = !DILocation(line: 986, column: 22, scope: !3332)
!3355 = !DILocation(line: 987, column: 12, scope: !3332)
!3356 = !DILocation(line: 990, column: 18, scope: !3332)
!3357 = !DILocation(line: 990, column: 13, scope: !3332)
!3358 = !DILocation(line: 987, column: 9, scope: !3332)
!3359 = !DILocation(line: 988, column: 13, scope: !3332)
!3360 = !DILocation(line: 992, column: 6, scope: !3332)
!3361 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h9a8340313020a815E", scope: !3333, file: !3089, line: 995, type: !3362, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3364, retainedNodes: !3365)
!3362 = !DISubroutineType(types: !3363)
!3363 = !{!3333, !17}
!3364 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h9a8340313020a815E", scope: !3333, file: !3089, line: 995, type: !3362, scopeLine: 995, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3365 = !{!3366}
!3366 = !DILocalVariable(name: "value", arg: 1, scope: !3361, file: !3089, line: 995, type: !17)
!3367 = !DILocation(line: 995, column: 31, scope: !3361)
!3368 = !DILocation(line: 997, column: 20, scope: !3361)
!3369 = !DILocation(line: 996, column: 9, scope: !3361)
!3370 = !DILocation(line: 999, column: 6, scope: !3361)
!3371 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h4b50c7d25dede521E", scope: !3333, file: !3089, line: 1003, type: !3372, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3375, retainedNodes: !3376)
!3372 = !DISubroutineType(types: !3373)
!3373 = !{!226, !3374}
!3374 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !3333, size: 64, align: 64, dwarfAddressSpace: 0)
!3375 = !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h4b50c7d25dede521E", scope: !3333, file: !3089, line: 1003, type: !3372, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3376 = !{!3377}
!3377 = !DILocalVariable(name: "self", arg: 1, scope: !3371, file: !3089, line: 1003, type: !3374)
!3378 = !DILocation(line: 1003, column: 21, scope: !3371)
!3379 = !DILocation(line: 1004, column: 9, scope: !3371)
!3380 = !DILocation(line: 1005, column: 6, scope: !3371)
!3381 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h96d40f7d019a4b36E", scope: !3333, file: !3089, line: 1008, type: !3382, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3384, retainedNodes: !3385)
!3382 = !DISubroutineType(types: !3383)
!3383 = !{!235, !3374}
!3384 = !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h96d40f7d019a4b36E", scope: !3333, file: !3089, line: 1008, type: !3382, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3385 = !{!3386}
!3386 = !DILocalVariable(name: "self", arg: 1, scope: !3381, file: !3089, line: 1008, type: !3374)
!3387 = !DILocation(line: 1008, column: 29, scope: !3381)
!3388 = !DILocation(line: 1009, column: 35, scope: !3381)
!3389 = !DILocation(line: 1009, column: 15, scope: !3381)
!3390 = !DILocation(line: 1009, column: 9, scope: !3381)
!3391 = !DILocation(line: 1014, column: 18, scope: !3381)
!3392 = !DILocation(line: 1010, column: 21, scope: !3381)
!3393 = !DILocation(line: 1011, column: 21, scope: !3381)
!3394 = !DILocation(line: 1012, column: 21, scope: !3381)
!3395 = !DILocation(line: 1013, column: 21, scope: !3381)
!3396 = !DILocation(line: 1016, column: 6, scope: !3381)
!3397 = !{i8 0, i8 3}
!3398 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17hef6ff6f24f4cb6ccE", scope: !3333, file: !3089, line: 1019, type: !3399, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3401, retainedNodes: !3402)
!3399 = !DISubroutineType(types: !3400)
!3400 = !{!17, !3374}
!3401 = !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17hef6ff6f24f4cb6ccE", scope: !3333, file: !3089, line: 1019, type: !3399, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3402 = !{!3403}
!3403 = !DILocalVariable(name: "self", arg: 1, scope: !3398, file: !3089, line: 1019, type: !3374)
!3404 = !DILocation(line: 1019, column: 18, scope: !3398)
!3405 = !DILocation(line: 1020, column: 29, scope: !3398)
!3406 = !DILocation(line: 1020, column: 9, scope: !3398)
!3407 = !DILocation(line: 1021, column: 6, scope: !3398)
!3408 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h61cfbc0eb14bf097E", scope: !3333, file: !3089, line: 1024, type: !3372, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3409, retainedNodes: !3410)
!3409 = !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h61cfbc0eb14bf097E", scope: !3333, file: !3089, line: 1024, type: !3372, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3410 = !{!3411}
!3411 = !DILocalVariable(name: "self", arg: 1, scope: !3408, file: !3089, line: 1024, type: !3374)
!3412 = !DILocation(line: 1024, column: 20, scope: !3408)
!3413 = !DILocation(line: 1025, column: 9, scope: !3408)
!3414 = !DILocation(line: 1026, column: 6, scope: !3408)
!3415 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17ha4db2baeadfa0d8eE", scope: !3416, file: !3089, line: 1030, type: !3417, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3419)
!3416 = !DINamespace(name: "{impl#13}", scope: !214)
!3417 = !DISubroutineType(types: !3418)
!3418 = !{!110, !3374, !128}
!3419 = !{!3420, !3421, !3422}
!3420 = !DILocalVariable(name: "self", arg: 1, scope: !3415, file: !3089, line: 1030, type: !3374)
!3421 = !DILocalVariable(name: "f", arg: 2, scope: !3415, file: !3089, line: 1030, type: !128)
!3422 = !DILocalVariable(name: "s", scope: !3423, file: !3089, line: 1031, type: !3029, align: 8)
!3423 = distinct !DILexicalBlock(scope: !3415, file: !3089, line: 1031, column: 9)
!3424 = !DILocation(line: 1030, column: 12, scope: !3415)
!3425 = !DILocation(line: 1030, column: 19, scope: !3415)
!3426 = !DILocation(line: 1031, column: 13, scope: !3423)
!3427 = !DILocation(line: 1031, column: 21, scope: !3415)
!3428 = !DILocation(line: 1032, column: 30, scope: !3423)
!3429 = !DILocation(line: 1032, column: 9, scope: !3423)
!3430 = !DILocation(line: 1033, column: 38, scope: !3423)
!3431 = !DILocation(line: 1033, column: 9, scope: !3423)
!3432 = !DILocation(line: 1034, column: 27, scope: !3423)
!3433 = !DILocation(line: 1034, column: 9, scope: !3423)
!3434 = !DILocation(line: 1035, column: 9, scope: !3423)
!3435 = !DILocation(line: 1036, column: 6, scope: !3415)
!3436 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h0b5b7cce501a61cdE", scope: !514, file: !3437, line: 24, type: !3438, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !3440, retainedNodes: !3441)
!3437 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!3438 = !DISubroutineType(types: !3439)
!3439 = !{!1290, !272}
!3440 = !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h0b5b7cce501a61cdE", scope: !514, file: !3437, line: 24, type: !3438, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!3441 = !{!3442}
!3442 = !DILocalVariable(name: "address", arg: 1, scope: !3436, file: !3437, line: 24, type: !272)
!3443 = !DILocation(line: 24, column: 31, scope: !3436)
!3444 = !DILocation(line: 25, column: 13, scope: !3436)
!3445 = !DILocation(line: 26, column: 20, scope: !3436)
!3446 = !DILocation(line: 31, column: 6, scope: !3436)
!3447 = !DILocation(line: 30, column: 21, scope: !3436)
!3448 = !DILocation(line: 30, column: 9, scope: !3436)
!3449 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h96185428dbd59012E", scope: !350, file: !3437, line: 24, type: !3450, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, declaration: !3452, retainedNodes: !3453)
!3450 = !DISubroutineType(types: !3451)
!3451 = !{!1427, !272}
!3452 = !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h96185428dbd59012E", scope: !350, file: !3437, line: 24, type: !3450, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !363)
!3453 = !{!3454}
!3454 = !DILocalVariable(name: "address", arg: 1, scope: !3449, file: !3437, line: 24, type: !272)
!3455 = !DILocation(line: 24, column: 31, scope: !3449)
!3456 = !DILocation(line: 25, column: 13, scope: !3449)
!3457 = !DILocation(line: 26, column: 20, scope: !3449)
!3458 = !DILocation(line: 31, column: 6, scope: !3449)
!3459 = !DILocation(line: 30, column: 21, scope: !3449)
!3460 = !DILocation(line: 30, column: 9, scope: !3449)
!3461 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17haf0d15d4762877c5E", scope: !459, file: !3437, line: 24, type: !3462, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !3464, retainedNodes: !3465)
!3462 = !DISubroutineType(types: !3463)
!3463 = !{!1222, !272}
!3464 = !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17haf0d15d4762877c5E", scope: !459, file: !3437, line: 24, type: !3462, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!3465 = !{!3466}
!3466 = !DILocalVariable(name: "address", arg: 1, scope: !3461, file: !3437, line: 24, type: !272)
!3467 = !DILocation(line: 24, column: 31, scope: !3461)
!3468 = !DILocation(line: 25, column: 13, scope: !3461)
!3469 = !DILocation(line: 26, column: 20, scope: !3461)
!3470 = !DILocation(line: 31, column: 6, scope: !3461)
!3471 = !DILocation(line: 30, column: 21, scope: !3461)
!3472 = !DILocation(line: 30, column: 9, scope: !3461)
!3473 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h0a30aecb1e25202fE", scope: !350, file: !3437, line: 49, type: !3474, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, declaration: !3476, retainedNodes: !3477)
!3474 = !DISubroutineType(types: !3475)
!3475 = !{!350, !272}
!3476 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h0a30aecb1e25202fE", scope: !350, file: !3437, line: 49, type: !3474, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !363)
!3477 = !{!3478}
!3478 = !DILocalVariable(name: "address", arg: 1, scope: !3473, file: !3437, line: 49, type: !272)
!3479 = !DILocation(line: 49, column: 31, scope: !3473)
!3480 = !DILocation(line: 51, column: 28, scope: !3473)
!3481 = !DILocation(line: 50, column: 9, scope: !3473)
!3482 = !DILocation(line: 54, column: 6, scope: !3473)
!3483 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h453fe6a40a6e622aE", scope: !459, file: !3437, line: 49, type: !3484, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !3486, retainedNodes: !3487)
!3484 = !DISubroutineType(types: !3485)
!3485 = !{!459, !272}
!3486 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h453fe6a40a6e622aE", scope: !459, file: !3437, line: 49, type: !3484, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!3487 = !{!3488}
!3488 = !DILocalVariable(name: "address", arg: 1, scope: !3483, file: !3437, line: 49, type: !272)
!3489 = !DILocation(line: 49, column: 31, scope: !3483)
!3490 = !DILocation(line: 51, column: 28, scope: !3483)
!3491 = !DILocation(line: 50, column: 9, scope: !3483)
!3492 = !DILocation(line: 54, column: 6, scope: !3483)
!3493 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h7ff87a86fa025119E", scope: !514, file: !3437, line: 49, type: !3494, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !3496, retainedNodes: !3497)
!3494 = !DISubroutineType(types: !3495)
!3495 = !{!514, !272}
!3496 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h7ff87a86fa025119E", scope: !514, file: !3437, line: 49, type: !3494, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!3497 = !{!3498}
!3498 = !DILocalVariable(name: "address", arg: 1, scope: !3493, file: !3437, line: 49, type: !272)
!3499 = !DILocation(line: 49, column: 31, scope: !3493)
!3500 = !DILocation(line: 51, column: 28, scope: !3493)
!3501 = !DILocation(line: 50, column: 9, scope: !3493)
!3502 = !DILocation(line: 54, column: 6, scope: !3493)
!3503 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hcc566445237c4236E", scope: !3505, file: !3504, line: 41, type: !3520, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !3516, declaration: !3523, retainedNodes: !3524)
!3504 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!3505 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !3506, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3507, templateParams: !3516, identifier: "f811c2ef8aea63b6bd2901b49b739d71")
!3506 = !DINamespace(name: "mapped_page_table", scope: !242)
!3507 = !{!3508, !3518}
!3508 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !3505, file: !2, baseType: !3509, size: 64, align: 64, offset: 64, flags: DIFlagPrivate)
!3509 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !3506, file: !2, size: 64, align: 64, flags: DIFlagPrivate, elements: !3510, templateParams: !3516, identifier: "8f30bb970d194dc7f128bc75a4e67e55")
!3510 = !{!3511}
!3511 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !3509, file: !2, baseType: !3512, size: 64, align: 64, flags: DIFlagPrivate)
!3512 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !3513, file: !2, size: 64, align: 64, flags: DIFlagPrivate, elements: !3514, templateParams: !18, identifier: "82a174747e59c1e24345624d064235ad")
!3513 = !DINamespace(name: "offset_page_table", scope: !242)
!3514 = !{!3515}
!3515 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !3512, file: !2, baseType: !192, size: 64, align: 64, flags: DIFlagPrivate)
!3516 = !{!3517}
!3517 = !DITemplateTypeParameter(name: "P", type: !3512)
!3518 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !3505, file: !2, baseType: !3519, size: 64, align: 64, flags: DIFlagPrivate)
!3519 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !2197, size: 64, align: 64, dwarfAddressSpace: 0)
!3520 = !DISubroutineType(types: !3521)
!3521 = !{!3519, !3522}
!3522 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !3505, size: 64, align: 64, dwarfAddressSpace: 0)
!3523 = !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hcc566445237c4236E", scope: !3505, file: !3504, line: 41, type: !3520, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3516)
!3524 = !{!3525}
!3525 = !DILocalVariable(name: "self", arg: 1, scope: !3503, file: !3504, line: 41, type: !3522)
!3526 = !DILocation(line: 41, column: 26, scope: !3503)
!3527 = !DILocation(line: 42, column: 9, scope: !3503)
!3528 = !{i64 4096}
!3529 = !DILocation(line: 43, column: 6, scope: !3503)
!3530 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17hbe190e079c15d360E", scope: !3505, file: !3504, line: 46, type: !3531, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !3516, declaration: !3535, retainedNodes: !3536)
!3531 = !DISubroutineType(types: !3532)
!3532 = !{!3533, !3534}
!3533 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !3512, size: 64, align: 64, dwarfAddressSpace: 0)
!3534 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !3505, size: 64, align: 64, dwarfAddressSpace: 0)
!3535 = !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17hbe190e079c15d360E", scope: !3505, file: !3504, line: 46, type: !3531, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !3516)
!3536 = !{!3537}
!3537 = !DILocalVariable(name: "self", arg: 1, scope: !3530, file: !3504, line: 46, type: !3534)
!3538 = !DILocation(line: 46, column: 37, scope: !3530)
!3539 = !DILocation(line: 47, column: 9, scope: !3530)
!3540 = !DILocation(line: 48, column: 6, scope: !3530)
!3541 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h43f339be51ca2926E", scope: !3543, file: !3542, line: 42, type: !3546, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3549, retainedNodes: !3550)
!3542 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!3543 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !3513, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3544, templateParams: !18, identifier: "39510105f4f07bea7b118fd5bfbc4add")
!3544 = !{!3545}
!3545 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !3543, file: !2, baseType: !3505, size: 128, align: 64, flags: DIFlagPrivate)
!3546 = !DISubroutineType(types: !3547)
!3547 = !{!3519, !3548}
!3548 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !3543, size: 64, align: 64, dwarfAddressSpace: 0)
!3549 = !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h43f339be51ca2926E", scope: !3543, file: !3542, line: 42, type: !3546, scopeLine: 42, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3550 = !{!3551}
!3551 = !DILocalVariable(name: "self", arg: 1, scope: !3541, file: !3542, line: 42, type: !3548)
!3552 = !DILocation(line: 42, column: 26, scope: !3541)
!3553 = !DILocation(line: 43, column: 9, scope: !3541)
!3554 = !DILocation(line: 44, column: 6, scope: !3541)
!3555 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h0cd535c53d6ea54eE", scope: !3543, file: !3542, line: 47, type: !3556, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3559, retainedNodes: !3560)
!3556 = !DISubroutineType(types: !3557)
!3557 = !{!192, !3558}
!3558 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !3543, size: 64, align: 64, dwarfAddressSpace: 0)
!3559 = !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h0cd535c53d6ea54eE", scope: !3543, file: !3542, line: 47, type: !3556, scopeLine: 47, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3560 = !{!3561}
!3561 = !DILocalVariable(name: "self", arg: 1, scope: !3555, file: !3542, line: 47, type: !3558)
!3562 = !DILocation(line: 47, column: 24, scope: !3555)
!3563 = !DILocation(line: 48, column: 9, scope: !3555)
!3564 = !DILocation(line: 49, column: 6, scope: !3555)
!3565 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hdb08b74db7fb8161E", scope: !3566, file: !3542, line: 58, type: !3567, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3569)
!3566 = !DINamespace(name: "{impl#1}", scope: !3513)
!3567 = !DISubroutineType(types: !3568)
!3568 = !{!2214, !3533, !514}
!3569 = !{!3570, !3571, !3572}
!3570 = !DILocalVariable(name: "self", arg: 1, scope: !3565, file: !3542, line: 58, type: !3533)
!3571 = !DILocalVariable(name: "frame", arg: 2, scope: !3565, file: !3542, line: 58, type: !514)
!3572 = !DILocalVariable(name: "virt", scope: !3573, file: !3542, line: 59, type: !192, align: 8)
!3573 = distinct !DILexicalBlock(scope: !3565, file: !3542, line: 59, column: 9)
!3574 = !DILocation(line: 58, column: 25, scope: !3565)
!3575 = !DILocation(line: 58, column: 32, scope: !3565)
!3576 = !DILocation(line: 59, column: 20, scope: !3565)
!3577 = !DILocation(line: 59, column: 34, scope: !3565)
!3578 = !DILocation(line: 59, column: 13, scope: !3573)
!3579 = !DILocation(line: 60, column: 9, scope: !3573)
!3580 = !DILocation(line: 61, column: 6, scope: !3565)
!3581 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h0e9d191dd149d76eE", scope: !3583, file: !3582, line: 87, type: !3587, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !3590, retainedNodes: !3591)
!3582 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!3583 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !323, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3584, templateParams: !18, identifier: "f5b1ff51c351cbbfdd1c280dbcf131da")
!3584 = !{!3585, !3586}
!3585 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !3583, file: !2, baseType: !3519, size: 64, align: 64, flags: DIFlagPrivate)
!3586 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !3583, file: !2, baseType: !2251, size: 16, align: 16, offset: 64, flags: DIFlagPrivate)
!3587 = !DISubroutineType(types: !3588)
!3588 = !{!3519, !3589}
!3589 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !3583, size: 64, align: 64, dwarfAddressSpace: 0)
!3590 = !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h0e9d191dd149d76eE", scope: !3583, file: !3582, line: 87, type: !3587, scopeLine: 87, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!3591 = !{!3592}
!3592 = !DILocalVariable(name: "self", arg: 1, scope: !3581, file: !3582, line: 87, type: !3589)
!3593 = !DILocation(line: 87, column: 26, scope: !3581)
!3594 = !DILocation(line: 88, column: 9, scope: !3581)
!3595 = !DILocation(line: 89, column: 6, scope: !3581)
!3596 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h3ef8f887ff485dd8E", scope: !1460, file: !3582, line: 307, type: !3597, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3599)
!3597 = !DISubroutineType(types: !3598)
!3598 = !{!339, !3589, !369}
!3599 = !{!3600, !3601, !3602, !3605, !3607, !3609, !3611, !3613, !3615, !3617, !3619, !3621}
!3600 = !DILocalVariable(name: "self", arg: 1, scope: !3596, file: !3582, line: 308, type: !3589)
!3601 = !DILocalVariable(name: "page", arg: 2, scope: !3596, file: !3582, line: 309, type: !369)
!3602 = !DILocalVariable(name: "p4", scope: !3603, file: !3582, line: 311, type: !3604, align: 8)
!3603 = distinct !DILexicalBlock(scope: !3596, file: !3582, line: 311, column: 9)
!3604 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !3519, size: 64, align: 64, dwarfAddressSpace: 0)
!3605 = !DILocalVariable(name: "p4_entry", scope: !3606, file: !3582, line: 312, type: !1341, align: 8)
!3606 = distinct !DILexicalBlock(scope: !3603, file: !3582, line: 312, column: 9)
!3607 = !DILocalVariable(name: "residual", scope: !3608, file: !3582, line: 317, type: !394, align: 8)
!3608 = distinct !DILexicalBlock(scope: !3606, file: !3582, line: 317, column: 11)
!3609 = !DILocalVariable(name: "val", scope: !3610, file: !3582, line: 314, type: !514, align: 8)
!3610 = distinct !DILexicalBlock(scope: !3606, file: !3582, line: 314, column: 9)
!3611 = !DILocalVariable(name: "p3", scope: !3612, file: !3582, line: 319, type: !3519, align: 8)
!3612 = distinct !DILexicalBlock(scope: !3606, file: !3582, line: 319, column: 9)
!3613 = !DILocalVariable(name: "p3_entry", scope: !3614, file: !3582, line: 320, type: !1261, align: 8)
!3614 = distinct !DILexicalBlock(scope: !3612, file: !3582, line: 320, column: 9)
!3615 = !DILocalVariable(name: "flags", scope: !3616, file: !3582, line: 321, type: !283, align: 8)
!3616 = distinct !DILexicalBlock(scope: !3614, file: !3582, line: 321, column: 9)
!3617 = !DILocalVariable(name: "frame", scope: !3618, file: !3582, line: 330, type: !350, align: 8)
!3618 = distinct !DILexicalBlock(scope: !3616, file: !3582, line: 330, column: 9)
!3619 = !DILocalVariable(name: "residual", scope: !3620, file: !3582, line: 331, type: !394, align: 8)
!3620 = distinct !DILexicalBlock(scope: !3616, file: !3582, line: 331, column: 91)
!3621 = !DILocalVariable(name: "val", scope: !3622, file: !3582, line: 330, type: !350, align: 8)
!3622 = distinct !DILexicalBlock(scope: !3616, file: !3582, line: 330, column: 21)
!3623 = !DILocation(line: 308, column: 9, scope: !3596)
!3624 = !DILocation(line: 309, column: 9, scope: !3596)
!3625 = !DILocation(line: 314, column: 9, scope: !3610)
!3626 = !DILocation(line: 320, column: 13, scope: !3614)
!3627 = !DILocation(line: 321, column: 13, scope: !3616)
!3628 = !DILocation(line: 330, column: 13, scope: !3618)
!3629 = !DILocation(line: 330, column: 21, scope: !3622)
!3630 = !DILocation(line: 311, column: 18, scope: !3596)
!3631 = !DILocation(line: 311, column: 13, scope: !3603)
!3632 = !DILocation(line: 312, column: 25, scope: !3603)
!3633 = !DILocation(line: 312, column: 28, scope: !3603)
!3634 = !DILocation(line: 312, column: 27, scope: !3603)
!3635 = !DILocation(line: 312, column: 13, scope: !3606)
!3636 = !DILocation(line: 314, column: 9, scope: !3606)
!3637 = !DILocation(line: 319, column: 47, scope: !3606)
!3638 = !DILocation(line: 319, column: 33, scope: !3606)
!3639 = !DILocation(line: 319, column: 27, scope: !3606)
!3640 = !DILocation(line: 319, column: 13, scope: !3612)
!3641 = !DILocation(line: 320, column: 32, scope: !3612)
!3642 = !DILocation(line: 320, column: 31, scope: !3612)
!3643 = !DILocation(line: 320, column: 24, scope: !3612)
!3644 = !DILocation(line: 321, column: 21, scope: !3614)
!3645 = !DILocation(line: 323, column: 13, scope: !3616)
!3646 = !DILocation(line: 317, column: 11, scope: !3606)
!3647 = !DILocation(line: 317, column: 11, scope: !3608)
!3648 = !DILocation(line: 314, column: 9, scope: !3608)
!3649 = !DILocation(line: 324, column: 24, scope: !3616)
!3650 = !DILocation(line: 324, column: 20, scope: !3616)
!3651 = !DILocation(line: 1, column: 1, scope: !3652)
!3652 = !DILexicalBlockFile(scope: !3616, file: !2388, discriminator: 0)
!3653 = !DILocation(line: 326, column: 13, scope: !3616)
!3654 = !DILocation(line: 335, column: 6, scope: !3596)
!3655 = !DILocation(line: 327, column: 24, scope: !3616)
!3656 = !DILocation(line: 327, column: 20, scope: !3616)
!3657 = !DILocation(line: 330, column: 51, scope: !3616)
!3658 = !DILocation(line: 330, column: 21, scope: !3616)
!3659 = !DILocation(line: 331, column: 22, scope: !3616)
!3660 = !DILocation(line: 333, column: 9, scope: !3618)
!3661 = !DILocation(line: 334, column: 20, scope: !3618)
!3662 = !DILocation(line: 334, column: 12, scope: !3618)
!3663 = !DILocation(line: 334, column: 9, scope: !3618)
!3664 = !DILocation(line: 331, column: 91, scope: !3616)
!3665 = !DILocation(line: 331, column: 91, scope: !3620)
!3666 = !DILocation(line: 330, column: 21, scope: !3620)
!3667 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h32181cfe38845d18E", scope: !1666, file: !3582, line: 314, type: !3668, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3670)
!3668 = !DISubroutineType(types: !3669)
!3669 = !{!376, !1725, !308}
!3670 = !{!3671, !3672}
!3671 = !DILocalVariable(name: "err", arg: 2, scope: !3667, file: !3582, line: 314, type: !308)
!3672 = !DILocalVariable(arg: 1, scope: !3667, file: !3582, line: 314, type: !1725)
!3673 = !DILocation(line: 314, column: 34, scope: !3667)
!3674 = !DILocation(line: 314, column: 35, scope: !3667)
!3675 = !DILocation(line: 314, column: 46, scope: !3667)
!3676 = !DILocation(line: 314, column: 40, scope: !3667)
!3677 = !DILocation(line: 315, column: 44, scope: !3667)
!3678 = !DILocation(line: 316, column: 38, scope: !3667)
!3679 = !DILocation(line: 317, column: 10, scope: !3667)
!3680 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6ea67b7414d8c550E", scope: !1666, file: !3582, line: 331, type: !3681, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3683)
!3681 = !DISubroutineType(types: !3682)
!3682 = !{!376, !1665, !1233}
!3683 = !{!3684, !3685}
!3684 = !DILocalVariable(name: "p3_entry", scope: !3680, file: !3582, line: 320, type: !1261, align: 8)
!3685 = !DILocalVariable(arg: 2, scope: !3680, file: !3582, line: 331, type: !1233)
!3686 = !DILocation(line: 320, column: 13, scope: !3680)
!3687 = !DILocation(line: 331, column: 23, scope: !3680)
!3688 = !DILocation(line: 331, column: 74, scope: !3680)
!3689 = !DILocation(line: 331, column: 42, scope: !3680)
!3690 = !DILocation(line: 331, column: 90, scope: !3680)
!3691 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h2e9fdbe8da021455E", scope: !1460, file: !3582, line: 337, type: !3692, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3710)
!3692 = !DISubroutineType(types: !3693)
!3693 = !{!3694, !3589, !369, !283}
!3694 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3695, templateParams: !18, identifier: "941800faa6f513cc2a36676837f73696")
!3695 = !{!3696}
!3696 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3694, file: !2, size: 128, align: 64, elements: !3697, templateParams: !18, identifier: "dcb1b23792b67ec9defa05ccf9caa221", discriminator: !3709)
!3697 = !{!3698, !3705}
!3698 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3696, file: !2, baseType: !3699, size: 128, align: 64, extraData: i128 0)
!3699 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3694, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3700, templateParams: !3702, identifier: "4514f79bbd2535a7d8ae3635a907d7f7")
!3700 = !{!3701}
!3701 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3699, file: !2, baseType: !366, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!3702 = !{!3703, !3704}
!3703 = !DITemplateTypeParameter(name: "T", type: !366)
!3704 = !DITemplateTypeParameter(name: "E", type: !318)
!3705 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3696, file: !2, baseType: !3706, size: 128, align: 64, extraData: i128 1)
!3706 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3694, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3707, templateParams: !3702, identifier: "d6beec7a6047afc3b228655be3cac417")
!3707 = !{!3708}
!3708 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3706, file: !2, baseType: !318, size: 8, align: 8, offset: 8, flags: DIFlagPublic)
!3709 = !DIDerivedType(tag: DW_TAG_member, scope: !3694, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!3710 = !{!3711, !3712, !3713, !3714, !3716}
!3711 = !DILocalVariable(name: "self", arg: 1, scope: !3691, file: !3582, line: 338, type: !3589)
!3712 = !DILocalVariable(name: "page", arg: 2, scope: !3691, file: !3582, line: 339, type: !369)
!3713 = !DILocalVariable(name: "flags", arg: 3, scope: !3691, file: !3582, line: 340, type: !283)
!3714 = !DILocalVariable(name: "p4", scope: !3715, file: !3582, line: 343, type: !3604, align: 8)
!3715 = distinct !DILexicalBlock(scope: !3691, file: !3582, line: 343, column: 9)
!3716 = !DILocalVariable(name: "p3", scope: !3717, file: !3582, line: 349, type: !3519, align: 8)
!3717 = distinct !DILexicalBlock(scope: !3715, file: !3582, line: 349, column: 9)
!3718 = !DILocation(line: 338, column: 9, scope: !3691)
!3719 = !DILocation(line: 339, column: 9, scope: !3691)
!3720 = !DILocation(line: 340, column: 9, scope: !3691)
!3721 = !DILocation(line: 343, column: 18, scope: !3691)
!3722 = !DILocation(line: 343, column: 13, scope: !3715)
!3723 = !DILocation(line: 345, column: 12, scope: !3715)
!3724 = !DILocation(line: 345, column: 15, scope: !3715)
!3725 = !DILocation(line: 345, column: 14, scope: !3715)
!3726 = !DILocation(line: 349, column: 47, scope: !3715)
!3727 = !DILocation(line: 349, column: 33, scope: !3715)
!3728 = !DILocation(line: 349, column: 27, scope: !3715)
!3729 = !DILocation(line: 349, column: 13, scope: !3717)
!3730 = !DILocation(line: 351, column: 15, scope: !3717)
!3731 = !DILocation(line: 351, column: 14, scope: !3717)
!3732 = !DILocation(line: 351, column: 12, scope: !3717)
!3733 = !DILocation(line: 346, column: 24, scope: !3715)
!3734 = !DILocation(line: 346, column: 20, scope: !3715)
!3735 = !DILocation(line: 1, column: 1, scope: !3736)
!3736 = !DILexicalBlockFile(scope: !3715, file: !2388, discriminator: 0)
!3737 = !DILocation(line: 354, column: 12, scope: !3717)
!3738 = !DILocation(line: 354, column: 11, scope: !3717)
!3739 = !DILocation(line: 354, column: 39, scope: !3717)
!3740 = !DILocation(line: 354, column: 9, scope: !3717)
!3741 = !DILocation(line: 356, column: 12, scope: !3717)
!3742 = !DILocation(line: 356, column: 9, scope: !3717)
!3743 = !DILocation(line: 357, column: 6, scope: !3691)
!3744 = !DILocation(line: 352, column: 24, scope: !3717)
!3745 = !DILocation(line: 352, column: 20, scope: !3717)
!3746 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h82e41e911b475243E", scope: !1460, file: !3582, line: 359, type: !3747, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3767)
!3747 = !DISubroutineType(types: !3748)
!3748 = !{!3749, !3589, !369, !283}
!3749 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !111, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !3750, templateParams: !18, identifier: "bf85174be12a41eaa92659ac8db57728")
!3750 = !{!3751}
!3751 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3749, file: !2, size: 8, align: 8, elements: !3752, templateParams: !18, identifier: "321990fda9495a8c94f886422c50056", discriminator: !3766)
!3752 = !{!3753, !3762}
!3753 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3751, file: !2, baseType: !3754, size: 8, align: 8, extraData: i128 2)
!3754 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3749, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !3755, templateParams: !3760, identifier: "bf478745ff3950458eb2a807888e7dcb")
!3755 = !{!3756}
!3756 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3754, file: !2, baseType: !3757, align: 8, flags: DIFlagPublic)
!3757 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !242, file: !2, align: 8, flags: DIFlagPublic, elements: !3758, templateParams: !18, identifier: "de226bcd358a7604486bfe4a30c947a3")
!3758 = !{!3759}
!3759 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3757, file: !2, baseType: !7, align: 8, flags: DIFlagPrivate)
!3760 = !{!3761, !3704}
!3761 = !DITemplateTypeParameter(name: "T", type: !3757)
!3762 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3751, file: !2, baseType: !3763, size: 8, align: 8)
!3763 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3749, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !3764, templateParams: !3760, identifier: "df08d831dac8a3c65151a17f8e77813a")
!3764 = !{!3765}
!3765 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3763, file: !2, baseType: !318, size: 8, align: 8, flags: DIFlagPublic)
!3766 = !DIDerivedType(tag: DW_TAG_member, scope: !3749, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!3767 = !{!3768, !3769, !3770, !3771, !3773}
!3768 = !DILocalVariable(name: "self", arg: 1, scope: !3746, file: !3582, line: 360, type: !3589)
!3769 = !DILocalVariable(name: "page", arg: 2, scope: !3746, file: !3582, line: 361, type: !369)
!3770 = !DILocalVariable(name: "flags", arg: 3, scope: !3746, file: !3582, line: 362, type: !283)
!3771 = !DILocalVariable(name: "p4", scope: !3772, file: !3582, line: 364, type: !3604, align: 8)
!3772 = distinct !DILexicalBlock(scope: !3746, file: !3582, line: 364, column: 9)
!3773 = !DILocalVariable(name: "p4_entry", scope: !3774, file: !3582, line: 365, type: !1261, align: 8)
!3774 = distinct !DILexicalBlock(scope: !3772, file: !3582, line: 365, column: 9)
!3775 = !DILocation(line: 360, column: 9, scope: !3746)
!3776 = !DILocation(line: 361, column: 9, scope: !3746)
!3777 = !DILocation(line: 362, column: 9, scope: !3746)
!3778 = !DILocation(line: 364, column: 18, scope: !3746)
!3779 = !DILocation(line: 364, column: 13, scope: !3772)
!3780 = !DILocation(line: 365, column: 29, scope: !3772)
!3781 = !DILocation(line: 365, column: 32, scope: !3772)
!3782 = !DILocation(line: 365, column: 31, scope: !3772)
!3783 = !DILocation(line: 365, column: 13, scope: !3774)
!3784 = !DILocation(line: 367, column: 12, scope: !3774)
!3785 = !DILocation(line: 371, column: 9, scope: !3774)
!3786 = !DILocation(line: 373, column: 12, scope: !3774)
!3787 = !DILocation(line: 373, column: 9, scope: !3774)
!3788 = !DILocation(line: 374, column: 6, scope: !3746)
!3789 = !DILocation(line: 368, column: 24, scope: !3774)
!3790 = !DILocation(line: 368, column: 20, scope: !3774)
!3791 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17hcf30db3a377c50e7E", scope: !1460, file: !3582, line: 376, type: !3747, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3792)
!3792 = !{!3793, !3794, !3795}
!3793 = !DILocalVariable(name: "self", arg: 1, scope: !3791, file: !3582, line: 377, type: !3589)
!3794 = !DILocalVariable(name: "_page", arg: 2, scope: !3791, file: !3582, line: 378, type: !369)
!3795 = !DILocalVariable(name: "_flags", arg: 3, scope: !3791, file: !3582, line: 379, type: !283)
!3796 = !DILocation(line: 377, column: 9, scope: !3791)
!3797 = !DILocation(line: 378, column: 9, scope: !3791)
!3798 = !DILocation(line: 379, column: 9, scope: !3791)
!3799 = !DILocation(line: 381, column: 13, scope: !3791)
!3800 = !DILocation(line: 381, column: 9, scope: !3791)
!3801 = !DILocation(line: 382, column: 6, scope: !3791)
!3802 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h2dff71b96a492c0eE", scope: !1460, file: !3582, line: 384, type: !3747, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3803)
!3803 = !{!3804, !3805, !3806}
!3804 = !DILocalVariable(name: "self", arg: 1, scope: !3802, file: !3582, line: 385, type: !3589)
!3805 = !DILocalVariable(name: "_page", arg: 2, scope: !3802, file: !3582, line: 386, type: !369)
!3806 = !DILocalVariable(name: "_flags", arg: 3, scope: !3802, file: !3582, line: 387, type: !283)
!3807 = !DILocation(line: 385, column: 9, scope: !3802)
!3808 = !DILocation(line: 386, column: 9, scope: !3802)
!3809 = !DILocation(line: 387, column: 9, scope: !3802)
!3810 = !DILocation(line: 389, column: 13, scope: !3802)
!3811 = !DILocation(line: 389, column: 9, scope: !3802)
!3812 = !DILocation(line: 390, column: 6, scope: !3802)
!3813 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h643de7aeb3ded45bE", scope: !1460, file: !3582, line: 392, type: !3814, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3817)
!3814 = !DISubroutineType(types: !3815)
!3815 = !{!1444, !3816, !369}
!3816 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !3583, size: 64, align: 64, dwarfAddressSpace: 0)
!3817 = !{!3818, !3819, !3820, !3823, !3826}
!3818 = !DILocalVariable(name: "self", arg: 1, scope: !3813, file: !3582, line: 392, type: !3816)
!3819 = !DILocalVariable(name: "page", arg: 2, scope: !3813, file: !3582, line: 392, type: !369)
!3820 = !DILocalVariable(name: "p4", scope: !3821, file: !3582, line: 393, type: !3822, align: 8)
!3821 = distinct !DILexicalBlock(scope: !3813, file: !3582, line: 393, column: 9)
!3822 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !3519, size: 64, align: 64, dwarfAddressSpace: 0)
!3823 = !DILocalVariable(name: "p3", scope: !3824, file: !3582, line: 399, type: !3825, align: 8)
!3824 = distinct !DILexicalBlock(scope: !3821, file: !3582, line: 399, column: 9)
!3825 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !2197, size: 64, align: 64, dwarfAddressSpace: 0)
!3826 = !DILocalVariable(name: "p3_entry", scope: !3827, file: !3582, line: 400, type: !1341, align: 8)
!3827 = distinct !DILexicalBlock(scope: !3824, file: !3582, line: 400, column: 9)
!3828 = !DILocation(line: 392, column: 23, scope: !3813)
!3829 = !DILocation(line: 392, column: 30, scope: !3813)
!3830 = !DILocation(line: 400, column: 13, scope: !3827)
!3831 = !DILocation(line: 393, column: 18, scope: !3813)
!3832 = !DILocation(line: 393, column: 13, scope: !3821)
!3833 = !DILocation(line: 395, column: 12, scope: !3821)
!3834 = !DILocation(line: 395, column: 15, scope: !3821)
!3835 = !DILocation(line: 395, column: 14, scope: !3821)
!3836 = !DILocation(line: 399, column: 43, scope: !3821)
!3837 = !DILocation(line: 399, column: 29, scope: !3821)
!3838 = !DILocation(line: 399, column: 27, scope: !3821)
!3839 = !DILocation(line: 399, column: 13, scope: !3824)
!3840 = !DILocation(line: 400, column: 28, scope: !3824)
!3841 = !DILocation(line: 400, column: 27, scope: !3824)
!3842 = !DILocation(line: 400, column: 24, scope: !3824)
!3843 = !DILocation(line: 402, column: 12, scope: !3827)
!3844 = !DILocation(line: 396, column: 24, scope: !3821)
!3845 = !DILocation(line: 396, column: 20, scope: !3821)
!3846 = !DILocation(line: 1, column: 1, scope: !3847)
!3847 = !DILexicalBlockFile(scope: !3821, file: !2388, discriminator: 0)
!3848 = !DILocation(line: 406, column: 39, scope: !3827)
!3849 = !DILocation(line: 406, column: 9, scope: !3827)
!3850 = !DILocation(line: 407, column: 22, scope: !3827)
!3851 = !DILocation(line: 403, column: 24, scope: !3827)
!3852 = !DILocation(line: 403, column: 20, scope: !3827)
!3853 = !DILocation(line: 408, column: 6, scope: !3813)
!3854 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hf5b57fd000560cecE", scope: !1459, file: !3582, line: 407, type: !3855, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3857)
!3855 = !DISubroutineType(types: !3856)
!3856 = !{!1317, !1458, !1233}
!3857 = !{!3858, !3859}
!3858 = !DILocalVariable(name: "p3_entry", scope: !3854, file: !3582, line: 400, type: !1341, align: 8)
!3859 = !DILocalVariable(arg: 2, scope: !3854, file: !3582, line: 407, type: !1233)
!3860 = !DILocation(line: 400, column: 13, scope: !3854)
!3861 = !DILocation(line: 407, column: 23, scope: !3854)
!3862 = !DILocation(line: 407, column: 78, scope: !3854)
!3863 = !DILocation(line: 407, column: 42, scope: !3854)
!3864 = !DILocation(line: 407, column: 94, scope: !3854)
!3865 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h3c05ed2dec72c9afE", scope: !1257, file: !3582, line: 427, type: !3866, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3868)
!3866 = !DISubroutineType(types: !3867)
!3867 = !{!448, !3589, !475}
!3868 = !{!3869, !3870, !3871, !3873, !3875, !3877, !3879, !3881, !3883, !3885, !3887, !3889, !3891, !3893, !3895, !3897}
!3869 = !DILocalVariable(name: "self", arg: 1, scope: !3865, file: !3582, line: 428, type: !3589)
!3870 = !DILocalVariable(name: "page", arg: 2, scope: !3865, file: !3582, line: 429, type: !475)
!3871 = !DILocalVariable(name: "p4", scope: !3872, file: !3582, line: 431, type: !3604, align: 8)
!3872 = distinct !DILexicalBlock(scope: !3865, file: !3582, line: 431, column: 9)
!3873 = !DILocalVariable(name: "p4_entry", scope: !3874, file: !3582, line: 432, type: !1341, align: 8)
!3874 = distinct !DILexicalBlock(scope: !3872, file: !3582, line: 432, column: 9)
!3875 = !DILocalVariable(name: "residual", scope: !3876, file: !3582, line: 436, type: !394, align: 8)
!3876 = distinct !DILexicalBlock(scope: !3874, file: !3582, line: 436, column: 11)
!3877 = !DILocalVariable(name: "val", scope: !3878, file: !3582, line: 433, type: !514, align: 8)
!3878 = distinct !DILexicalBlock(scope: !3874, file: !3582, line: 433, column: 9)
!3879 = !DILocalVariable(name: "p3", scope: !3880, file: !3582, line: 438, type: !3519, align: 8)
!3880 = distinct !DILexicalBlock(scope: !3874, file: !3582, line: 438, column: 9)
!3881 = !DILocalVariable(name: "p3_entry", scope: !3882, file: !3582, line: 439, type: !1341, align: 8)
!3882 = distinct !DILexicalBlock(scope: !3880, file: !3582, line: 439, column: 9)
!3883 = !DILocalVariable(name: "residual", scope: !3884, file: !3582, line: 443, type: !394, align: 8)
!3884 = distinct !DILexicalBlock(scope: !3882, file: !3582, line: 443, column: 11)
!3885 = !DILocalVariable(name: "val", scope: !3886, file: !3582, line: 440, type: !514, align: 8)
!3886 = distinct !DILexicalBlock(scope: !3882, file: !3582, line: 440, column: 9)
!3887 = !DILocalVariable(name: "p2", scope: !3888, file: !3582, line: 445, type: !3519, align: 8)
!3888 = distinct !DILexicalBlock(scope: !3882, file: !3582, line: 445, column: 9)
!3889 = !DILocalVariable(name: "p2_entry", scope: !3890, file: !3582, line: 446, type: !1261, align: 8)
!3890 = distinct !DILexicalBlock(scope: !3888, file: !3582, line: 446, column: 9)
!3891 = !DILocalVariable(name: "flags", scope: !3892, file: !3582, line: 447, type: !283, align: 8)
!3892 = distinct !DILexicalBlock(scope: !3890, file: !3582, line: 447, column: 9)
!3893 = !DILocalVariable(name: "frame", scope: !3894, file: !3582, line: 456, type: !459, align: 8)
!3894 = distinct !DILexicalBlock(scope: !3892, file: !3582, line: 456, column: 9)
!3895 = !DILocalVariable(name: "residual", scope: !3896, file: !3582, line: 457, type: !394, align: 8)
!3896 = distinct !DILexicalBlock(scope: !3892, file: !3582, line: 457, column: 91)
!3897 = !DILocalVariable(name: "val", scope: !3898, file: !3582, line: 456, type: !459, align: 8)
!3898 = distinct !DILexicalBlock(scope: !3892, file: !3582, line: 456, column: 21)
!3899 = !DILocation(line: 428, column: 9, scope: !3865)
!3900 = !DILocation(line: 429, column: 9, scope: !3865)
!3901 = !DILocation(line: 433, column: 9, scope: !3878)
!3902 = !DILocation(line: 440, column: 9, scope: !3886)
!3903 = !DILocation(line: 446, column: 13, scope: !3890)
!3904 = !DILocation(line: 447, column: 13, scope: !3892)
!3905 = !DILocation(line: 456, column: 13, scope: !3894)
!3906 = !DILocation(line: 456, column: 21, scope: !3898)
!3907 = !DILocation(line: 431, column: 18, scope: !3865)
!3908 = !DILocation(line: 431, column: 13, scope: !3872)
!3909 = !DILocation(line: 432, column: 25, scope: !3872)
!3910 = !DILocation(line: 432, column: 28, scope: !3872)
!3911 = !DILocation(line: 432, column: 27, scope: !3872)
!3912 = !DILocation(line: 432, column: 13, scope: !3874)
!3913 = !DILocation(line: 433, column: 9, scope: !3874)
!3914 = !DILocation(line: 438, column: 47, scope: !3874)
!3915 = !DILocation(line: 438, column: 33, scope: !3874)
!3916 = !DILocation(line: 438, column: 27, scope: !3874)
!3917 = !DILocation(line: 438, column: 13, scope: !3880)
!3918 = !DILocation(line: 439, column: 28, scope: !3880)
!3919 = !DILocation(line: 439, column: 27, scope: !3880)
!3920 = !DILocation(line: 439, column: 13, scope: !3882)
!3921 = !DILocation(line: 440, column: 9, scope: !3882)
!3922 = !DILocation(line: 436, column: 11, scope: !3874)
!3923 = !DILocation(line: 436, column: 11, scope: !3876)
!3924 = !DILocation(line: 433, column: 9, scope: !3876)
!3925 = !DILocation(line: 445, column: 47, scope: !3882)
!3926 = !DILocation(line: 445, column: 33, scope: !3882)
!3927 = !DILocation(line: 445, column: 27, scope: !3882)
!3928 = !DILocation(line: 445, column: 13, scope: !3888)
!3929 = !DILocation(line: 446, column: 32, scope: !3888)
!3930 = !DILocation(line: 446, column: 31, scope: !3888)
!3931 = !DILocation(line: 446, column: 24, scope: !3888)
!3932 = !DILocation(line: 447, column: 21, scope: !3890)
!3933 = !DILocation(line: 449, column: 13, scope: !3892)
!3934 = !DILocation(line: 443, column: 11, scope: !3882)
!3935 = !DILocation(line: 443, column: 11, scope: !3884)
!3936 = !DILocation(line: 440, column: 9, scope: !3884)
!3937 = !DILocation(line: 450, column: 24, scope: !3892)
!3938 = !DILocation(line: 450, column: 20, scope: !3892)
!3939 = !DILocation(line: 1, column: 1, scope: !3940)
!3940 = !DILexicalBlockFile(scope: !3892, file: !2388, discriminator: 0)
!3941 = !DILocation(line: 452, column: 13, scope: !3892)
!3942 = !DILocation(line: 461, column: 6, scope: !3865)
!3943 = !DILocation(line: 453, column: 24, scope: !3892)
!3944 = !DILocation(line: 453, column: 20, scope: !3892)
!3945 = !DILocation(line: 456, column: 51, scope: !3892)
!3946 = !DILocation(line: 456, column: 21, scope: !3892)
!3947 = !DILocation(line: 457, column: 22, scope: !3892)
!3948 = !DILocation(line: 459, column: 9, scope: !3894)
!3949 = !DILocation(line: 460, column: 20, scope: !3894)
!3950 = !DILocation(line: 460, column: 12, scope: !3894)
!3951 = !DILocation(line: 460, column: 9, scope: !3894)
!3952 = !DILocation(line: 457, column: 91, scope: !3892)
!3953 = !DILocation(line: 457, column: 91, scope: !3896)
!3954 = !DILocation(line: 456, column: 21, scope: !3896)
!3955 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7df735df4785856bE", scope: !1256, file: !3582, line: 433, type: !3956, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3958)
!3956 = !DISubroutineType(types: !3957)
!3957 = !{!376, !1490, !308}
!3958 = !{!3959, !3960}
!3959 = !DILocalVariable(name: "err", arg: 2, scope: !3955, file: !3582, line: 433, type: !308)
!3960 = !DILocalVariable(arg: 1, scope: !3955, file: !3582, line: 433, type: !1490)
!3961 = !DILocation(line: 433, column: 34, scope: !3955)
!3962 = !DILocation(line: 433, column: 35, scope: !3955)
!3963 = !DILocation(line: 433, column: 46, scope: !3955)
!3964 = !DILocation(line: 433, column: 40, scope: !3955)
!3965 = !DILocation(line: 434, column: 44, scope: !3955)
!3966 = !DILocation(line: 435, column: 38, scope: !3955)
!3967 = !DILocation(line: 436, column: 10, scope: !3955)
!3968 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17ha0708acf9eb26ba1E", scope: !1256, file: !3582, line: 440, type: !3969, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3971)
!3969 = !DISubroutineType(types: !3970)
!3970 = !{!376, !1622, !308}
!3971 = !{!3972, !3973}
!3972 = !DILocalVariable(name: "err", arg: 2, scope: !3968, file: !3582, line: 440, type: !308)
!3973 = !DILocalVariable(arg: 1, scope: !3968, file: !3582, line: 440, type: !1622)
!3974 = !DILocation(line: 440, column: 34, scope: !3968)
!3975 = !DILocation(line: 440, column: 35, scope: !3968)
!3976 = !DILocation(line: 440, column: 46, scope: !3968)
!3977 = !DILocation(line: 440, column: 40, scope: !3968)
!3978 = !DILocation(line: 441, column: 44, scope: !3968)
!3979 = !DILocation(line: 442, column: 38, scope: !3968)
!3980 = !DILocation(line: 443, column: 10, scope: !3968)
!3981 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h51ee3e1aac7a370aE", scope: !1256, file: !3582, line: 457, type: !3982, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !3984)
!3982 = !DISubroutineType(types: !3983)
!3983 = !{!376, !1255, !1233}
!3984 = !{!3985, !3986}
!3985 = !DILocalVariable(name: "p2_entry", scope: !3981, file: !3582, line: 446, type: !1261, align: 8)
!3986 = !DILocalVariable(arg: 2, scope: !3981, file: !3582, line: 457, type: !1233)
!3987 = !DILocation(line: 446, column: 13, scope: !3981)
!3988 = !DILocation(line: 457, column: 23, scope: !3981)
!3989 = !DILocation(line: 457, column: 74, scope: !3981)
!3990 = !DILocation(line: 457, column: 42, scope: !3981)
!3991 = !DILocation(line: 457, column: 90, scope: !3981)
!3992 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17hda1f5792f64934c1E", scope: !1257, file: !3582, line: 463, type: !3993, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4010)
!3993 = !DISubroutineType(types: !3994)
!3994 = !{!3995, !3589, !475, !283}
!3995 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !3996, templateParams: !18, identifier: "e539f63711b3c385818f85b76bf7886")
!3996 = !{!3997}
!3997 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3995, file: !2, size: 128, align: 64, elements: !3998, templateParams: !18, identifier: "1a9c7c3d0bc017068a0d3ecf35395957", discriminator: !4009)
!3998 = !{!3999, !4005}
!3999 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3997, file: !2, baseType: !4000, size: 128, align: 64, extraData: i128 0)
!4000 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3995, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4001, templateParams: !4003, identifier: "8794101c67d9a02854626ebe03e4e973")
!4001 = !{!4002}
!4002 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4000, file: !2, baseType: !472, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!4003 = !{!4004, !3704}
!4004 = !DITemplateTypeParameter(name: "T", type: !472)
!4005 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3997, file: !2, baseType: !4006, size: 128, align: 64, extraData: i128 1)
!4006 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3995, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4007, templateParams: !4003, identifier: "89aadc90a1ef349bdab80ab798e4e3d5")
!4007 = !{!4008}
!4008 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4006, file: !2, baseType: !318, size: 8, align: 8, offset: 8, flags: DIFlagPublic)
!4009 = !DIDerivedType(tag: DW_TAG_member, scope: !3995, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!4010 = !{!4011, !4012, !4013, !4014, !4016, !4018}
!4011 = !DILocalVariable(name: "self", arg: 1, scope: !3992, file: !3582, line: 464, type: !3589)
!4012 = !DILocalVariable(name: "page", arg: 2, scope: !3992, file: !3582, line: 465, type: !475)
!4013 = !DILocalVariable(name: "flags", arg: 3, scope: !3992, file: !3582, line: 466, type: !283)
!4014 = !DILocalVariable(name: "p4", scope: !4015, file: !3582, line: 469, type: !3604, align: 8)
!4015 = distinct !DILexicalBlock(scope: !3992, file: !3582, line: 469, column: 9)
!4016 = !DILocalVariable(name: "p3", scope: !4017, file: !3582, line: 475, type: !3519, align: 8)
!4017 = distinct !DILexicalBlock(scope: !4015, file: !3582, line: 475, column: 9)
!4018 = !DILocalVariable(name: "p2", scope: !4019, file: !3582, line: 481, type: !3519, align: 8)
!4019 = distinct !DILexicalBlock(scope: !4017, file: !3582, line: 481, column: 9)
!4020 = !DILocation(line: 464, column: 9, scope: !3992)
!4021 = !DILocation(line: 465, column: 9, scope: !3992)
!4022 = !DILocation(line: 466, column: 9, scope: !3992)
!4023 = !DILocation(line: 469, column: 18, scope: !3992)
!4024 = !DILocation(line: 469, column: 13, scope: !4015)
!4025 = !DILocation(line: 471, column: 12, scope: !4015)
!4026 = !DILocation(line: 471, column: 15, scope: !4015)
!4027 = !DILocation(line: 471, column: 14, scope: !4015)
!4028 = !DILocation(line: 475, column: 47, scope: !4015)
!4029 = !DILocation(line: 475, column: 33, scope: !4015)
!4030 = !DILocation(line: 475, column: 27, scope: !4015)
!4031 = !DILocation(line: 475, column: 13, scope: !4017)
!4032 = !DILocation(line: 477, column: 15, scope: !4017)
!4033 = !DILocation(line: 477, column: 14, scope: !4017)
!4034 = !DILocation(line: 477, column: 12, scope: !4017)
!4035 = !DILocation(line: 472, column: 24, scope: !4015)
!4036 = !DILocation(line: 472, column: 20, scope: !4015)
!4037 = !DILocation(line: 1, column: 1, scope: !4038)
!4038 = !DILexicalBlockFile(scope: !4015, file: !2388, discriminator: 0)
!4039 = !DILocation(line: 481, column: 47, scope: !4017)
!4040 = !DILocation(line: 481, column: 33, scope: !4017)
!4041 = !DILocation(line: 481, column: 27, scope: !4017)
!4042 = !DILocation(line: 481, column: 13, scope: !4019)
!4043 = !DILocation(line: 483, column: 15, scope: !4019)
!4044 = !DILocation(line: 483, column: 14, scope: !4019)
!4045 = !DILocation(line: 483, column: 12, scope: !4019)
!4046 = !DILocation(line: 478, column: 24, scope: !4017)
!4047 = !DILocation(line: 478, column: 20, scope: !4017)
!4048 = !DILocation(line: 1, column: 1, scope: !4049)
!4049 = !DILexicalBlockFile(scope: !4017, file: !2388, discriminator: 0)
!4050 = !DILocation(line: 487, column: 12, scope: !4019)
!4051 = !DILocation(line: 487, column: 11, scope: !4019)
!4052 = !DILocation(line: 487, column: 39, scope: !4019)
!4053 = !DILocation(line: 487, column: 9, scope: !4019)
!4054 = !DILocation(line: 489, column: 12, scope: !4019)
!4055 = !DILocation(line: 489, column: 9, scope: !4019)
!4056 = !DILocation(line: 490, column: 6, scope: !3992)
!4057 = !DILocation(line: 484, column: 24, scope: !4019)
!4058 = !DILocation(line: 484, column: 20, scope: !4019)
!4059 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17hc1416ddf764d2386E", scope: !1257, file: !3582, line: 492, type: !4060, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4062)
!4060 = !DISubroutineType(types: !4061)
!4061 = !{!3749, !3589, !475, !283}
!4062 = !{!4063, !4064, !4065, !4066, !4068}
!4063 = !DILocalVariable(name: "self", arg: 1, scope: !4059, file: !3582, line: 493, type: !3589)
!4064 = !DILocalVariable(name: "page", arg: 2, scope: !4059, file: !3582, line: 494, type: !475)
!4065 = !DILocalVariable(name: "flags", arg: 3, scope: !4059, file: !3582, line: 495, type: !283)
!4066 = !DILocalVariable(name: "p4", scope: !4067, file: !3582, line: 497, type: !3604, align: 8)
!4067 = distinct !DILexicalBlock(scope: !4059, file: !3582, line: 497, column: 9)
!4068 = !DILocalVariable(name: "p4_entry", scope: !4069, file: !3582, line: 498, type: !1261, align: 8)
!4069 = distinct !DILexicalBlock(scope: !4067, file: !3582, line: 498, column: 9)
!4070 = !DILocation(line: 493, column: 9, scope: !4059)
!4071 = !DILocation(line: 494, column: 9, scope: !4059)
!4072 = !DILocation(line: 495, column: 9, scope: !4059)
!4073 = !DILocation(line: 497, column: 18, scope: !4059)
!4074 = !DILocation(line: 497, column: 13, scope: !4067)
!4075 = !DILocation(line: 498, column: 29, scope: !4067)
!4076 = !DILocation(line: 498, column: 32, scope: !4067)
!4077 = !DILocation(line: 498, column: 31, scope: !4067)
!4078 = !DILocation(line: 498, column: 13, scope: !4069)
!4079 = !DILocation(line: 500, column: 12, scope: !4069)
!4080 = !DILocation(line: 504, column: 9, scope: !4069)
!4081 = !DILocation(line: 506, column: 12, scope: !4069)
!4082 = !DILocation(line: 506, column: 9, scope: !4069)
!4083 = !DILocation(line: 507, column: 6, scope: !4059)
!4084 = !DILocation(line: 501, column: 24, scope: !4069)
!4085 = !DILocation(line: 501, column: 20, scope: !4069)
!4086 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h4b5bece969f11843E", scope: !1257, file: !3582, line: 509, type: !4060, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4087)
!4087 = !{!4088, !4089, !4090, !4091, !4093, !4095}
!4088 = !DILocalVariable(name: "self", arg: 1, scope: !4086, file: !3582, line: 510, type: !3589)
!4089 = !DILocalVariable(name: "page", arg: 2, scope: !4086, file: !3582, line: 511, type: !475)
!4090 = !DILocalVariable(name: "flags", arg: 3, scope: !4086, file: !3582, line: 512, type: !283)
!4091 = !DILocalVariable(name: "p4", scope: !4092, file: !3582, line: 514, type: !3604, align: 8)
!4092 = distinct !DILexicalBlock(scope: !4086, file: !3582, line: 514, column: 9)
!4093 = !DILocalVariable(name: "p3", scope: !4094, file: !3582, line: 520, type: !3519, align: 8)
!4094 = distinct !DILexicalBlock(scope: !4092, file: !3582, line: 520, column: 9)
!4095 = !DILocalVariable(name: "p3_entry", scope: !4096, file: !3582, line: 521, type: !1261, align: 8)
!4096 = distinct !DILexicalBlock(scope: !4094, file: !3582, line: 521, column: 9)
!4097 = !DILocation(line: 510, column: 9, scope: !4086)
!4098 = !DILocation(line: 511, column: 9, scope: !4086)
!4099 = !DILocation(line: 512, column: 9, scope: !4086)
!4100 = !DILocation(line: 514, column: 18, scope: !4086)
!4101 = !DILocation(line: 514, column: 13, scope: !4092)
!4102 = !DILocation(line: 516, column: 12, scope: !4092)
!4103 = !DILocation(line: 516, column: 15, scope: !4092)
!4104 = !DILocation(line: 516, column: 14, scope: !4092)
!4105 = !DILocation(line: 520, column: 47, scope: !4092)
!4106 = !DILocation(line: 520, column: 33, scope: !4092)
!4107 = !DILocation(line: 520, column: 27, scope: !4092)
!4108 = !DILocation(line: 520, column: 13, scope: !4094)
!4109 = !DILocation(line: 521, column: 32, scope: !4094)
!4110 = !DILocation(line: 521, column: 31, scope: !4094)
!4111 = !DILocation(line: 521, column: 13, scope: !4096)
!4112 = !DILocation(line: 523, column: 12, scope: !4096)
!4113 = !DILocation(line: 517, column: 24, scope: !4092)
!4114 = !DILocation(line: 517, column: 20, scope: !4092)
!4115 = !DILocation(line: 1, column: 1, scope: !4116)
!4116 = !DILexicalBlockFile(scope: !4092, file: !2388, discriminator: 0)
!4117 = !DILocation(line: 527, column: 9, scope: !4096)
!4118 = !DILocation(line: 529, column: 12, scope: !4096)
!4119 = !DILocation(line: 529, column: 9, scope: !4096)
!4120 = !DILocation(line: 530, column: 6, scope: !4086)
!4121 = !DILocation(line: 524, column: 24, scope: !4096)
!4122 = !DILocation(line: 524, column: 20, scope: !4096)
!4123 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17hc2ac14c6785dc3a9E", scope: !1257, file: !3582, line: 532, type: !4060, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4124)
!4124 = !{!4125, !4126, !4127}
!4125 = !DILocalVariable(name: "self", arg: 1, scope: !4123, file: !3582, line: 533, type: !3589)
!4126 = !DILocalVariable(name: "_page", arg: 2, scope: !4123, file: !3582, line: 534, type: !475)
!4127 = !DILocalVariable(name: "_flags", arg: 3, scope: !4123, file: !3582, line: 535, type: !283)
!4128 = !DILocation(line: 533, column: 9, scope: !4123)
!4129 = !DILocation(line: 534, column: 9, scope: !4123)
!4130 = !DILocation(line: 535, column: 9, scope: !4123)
!4131 = !DILocation(line: 537, column: 13, scope: !4123)
!4132 = !DILocation(line: 537, column: 9, scope: !4123)
!4133 = !DILocation(line: 538, column: 6, scope: !4123)
!4134 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17he9e7fab8fd82b208E", scope: !1257, file: !3582, line: 540, type: !4135, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4137)
!4135 = !DISubroutineType(types: !4136)
!4136 = !{!1548, !3816, !475}
!4137 = !{!4138, !4139, !4140, !4142, !4144, !4146, !4148}
!4138 = !DILocalVariable(name: "self", arg: 1, scope: !4134, file: !3582, line: 540, type: !3816)
!4139 = !DILocalVariable(name: "page", arg: 2, scope: !4134, file: !3582, line: 540, type: !475)
!4140 = !DILocalVariable(name: "p4", scope: !4141, file: !3582, line: 541, type: !3822, align: 8)
!4141 = distinct !DILexicalBlock(scope: !4134, file: !3582, line: 541, column: 9)
!4142 = !DILocalVariable(name: "p3", scope: !4143, file: !3582, line: 547, type: !3825, align: 8)
!4143 = distinct !DILexicalBlock(scope: !4141, file: !3582, line: 547, column: 9)
!4144 = !DILocalVariable(name: "p3_entry", scope: !4145, file: !3582, line: 548, type: !1341, align: 8)
!4145 = distinct !DILexicalBlock(scope: !4143, file: !3582, line: 548, column: 9)
!4146 = !DILocalVariable(name: "p2", scope: !4147, file: !3582, line: 554, type: !3825, align: 8)
!4147 = distinct !DILexicalBlock(scope: !4145, file: !3582, line: 554, column: 9)
!4148 = !DILocalVariable(name: "p2_entry", scope: !4149, file: !3582, line: 555, type: !1341, align: 8)
!4149 = distinct !DILexicalBlock(scope: !4147, file: !3582, line: 555, column: 9)
!4150 = !DILocation(line: 540, column: 23, scope: !4134)
!4151 = !DILocation(line: 540, column: 30, scope: !4134)
!4152 = !DILocation(line: 555, column: 13, scope: !4149)
!4153 = !DILocation(line: 541, column: 18, scope: !4134)
!4154 = !DILocation(line: 541, column: 13, scope: !4141)
!4155 = !DILocation(line: 543, column: 12, scope: !4141)
!4156 = !DILocation(line: 543, column: 15, scope: !4141)
!4157 = !DILocation(line: 543, column: 14, scope: !4141)
!4158 = !DILocation(line: 547, column: 43, scope: !4141)
!4159 = !DILocation(line: 547, column: 29, scope: !4141)
!4160 = !DILocation(line: 547, column: 27, scope: !4141)
!4161 = !DILocation(line: 547, column: 13, scope: !4143)
!4162 = !DILocation(line: 548, column: 28, scope: !4143)
!4163 = !DILocation(line: 548, column: 27, scope: !4143)
!4164 = !DILocation(line: 548, column: 13, scope: !4145)
!4165 = !DILocation(line: 550, column: 12, scope: !4145)
!4166 = !DILocation(line: 544, column: 24, scope: !4141)
!4167 = !DILocation(line: 544, column: 20, scope: !4141)
!4168 = !DILocation(line: 1, column: 1, scope: !4169)
!4169 = !DILexicalBlockFile(scope: !4141, file: !2388, discriminator: 0)
!4170 = !DILocation(line: 554, column: 43, scope: !4145)
!4171 = !DILocation(line: 554, column: 29, scope: !4145)
!4172 = !DILocation(line: 554, column: 27, scope: !4145)
!4173 = !DILocation(line: 554, column: 13, scope: !4147)
!4174 = !DILocation(line: 555, column: 28, scope: !4147)
!4175 = !DILocation(line: 555, column: 27, scope: !4147)
!4176 = !DILocation(line: 555, column: 24, scope: !4147)
!4177 = !DILocation(line: 557, column: 12, scope: !4149)
!4178 = !DILocation(line: 551, column: 24, scope: !4145)
!4179 = !DILocation(line: 551, column: 20, scope: !4145)
!4180 = !DILocation(line: 1, column: 1, scope: !4181)
!4181 = !DILexicalBlockFile(scope: !4145, file: !2388, discriminator: 0)
!4182 = !DILocation(line: 561, column: 39, scope: !4149)
!4183 = !DILocation(line: 561, column: 9, scope: !4149)
!4184 = !DILocation(line: 562, column: 22, scope: !4149)
!4185 = !DILocation(line: 558, column: 24, scope: !4149)
!4186 = !DILocation(line: 558, column: 20, scope: !4149)
!4187 = !DILocation(line: 563, column: 6, scope: !4134)
!4188 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb17545ea5ff64845E", scope: !1563, file: !3582, line: 562, type: !4189, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4191)
!4189 = !DISubroutineType(types: !4190)
!4190 = !{!1317, !1562, !1233}
!4191 = !{!4192, !4193}
!4192 = !DILocalVariable(name: "p2_entry", scope: !4188, file: !3582, line: 555, type: !1341, align: 8)
!4193 = !DILocalVariable(arg: 2, scope: !4188, file: !3582, line: 562, type: !1233)
!4194 = !DILocation(line: 555, column: 13, scope: !4188)
!4195 = !DILocation(line: 562, column: 23, scope: !4188)
!4196 = !DILocation(line: 562, column: 78, scope: !4188)
!4197 = !DILocation(line: 562, column: 42, scope: !4188)
!4198 = !DILocation(line: 562, column: 94, scope: !4188)
!4199 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h6650e39300825602E", scope: !1337, file: !3582, line: 582, type: !4200, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4202)
!4200 = !DISubroutineType(types: !4201)
!4201 = !{!503, !3589, !530}
!4202 = !{!4203, !4204, !4205, !4207, !4209, !4211, !4213, !4215, !4217, !4219, !4221, !4223, !4225, !4227, !4229, !4231, !4233, !4235, !4237}
!4203 = !DILocalVariable(name: "self", arg: 1, scope: !4199, file: !3582, line: 583, type: !3589)
!4204 = !DILocalVariable(name: "page", arg: 2, scope: !4199, file: !3582, line: 584, type: !530)
!4205 = !DILocalVariable(name: "p4", scope: !4206, file: !3582, line: 586, type: !3604, align: 8)
!4206 = distinct !DILexicalBlock(scope: !4199, file: !3582, line: 586, column: 9)
!4207 = !DILocalVariable(name: "p4_entry", scope: !4208, file: !3582, line: 587, type: !1341, align: 8)
!4208 = distinct !DILexicalBlock(scope: !4206, file: !3582, line: 587, column: 9)
!4209 = !DILocalVariable(name: "residual", scope: !4210, file: !3582, line: 591, type: !394, align: 8)
!4210 = distinct !DILexicalBlock(scope: !4208, file: !3582, line: 591, column: 11)
!4211 = !DILocalVariable(name: "val", scope: !4212, file: !3582, line: 588, type: !514, align: 8)
!4212 = distinct !DILexicalBlock(scope: !4208, file: !3582, line: 588, column: 9)
!4213 = !DILocalVariable(name: "p3", scope: !4214, file: !3582, line: 593, type: !3519, align: 8)
!4214 = distinct !DILexicalBlock(scope: !4208, file: !3582, line: 593, column: 9)
!4215 = !DILocalVariable(name: "p3_entry", scope: !4216, file: !3582, line: 594, type: !1341, align: 8)
!4216 = distinct !DILexicalBlock(scope: !4214, file: !3582, line: 594, column: 9)
!4217 = !DILocalVariable(name: "residual", scope: !4218, file: !3582, line: 598, type: !394, align: 8)
!4218 = distinct !DILexicalBlock(scope: !4216, file: !3582, line: 598, column: 11)
!4219 = !DILocalVariable(name: "val", scope: !4220, file: !3582, line: 595, type: !514, align: 8)
!4220 = distinct !DILexicalBlock(scope: !4216, file: !3582, line: 595, column: 9)
!4221 = !DILocalVariable(name: "p2", scope: !4222, file: !3582, line: 600, type: !3519, align: 8)
!4222 = distinct !DILexicalBlock(scope: !4216, file: !3582, line: 600, column: 9)
!4223 = !DILocalVariable(name: "p2_entry", scope: !4224, file: !3582, line: 601, type: !1341, align: 8)
!4224 = distinct !DILexicalBlock(scope: !4222, file: !3582, line: 601, column: 9)
!4225 = !DILocalVariable(name: "residual", scope: !4226, file: !3582, line: 605, type: !394, align: 8)
!4226 = distinct !DILexicalBlock(scope: !4224, file: !3582, line: 605, column: 11)
!4227 = !DILocalVariable(name: "val", scope: !4228, file: !3582, line: 602, type: !514, align: 8)
!4228 = distinct !DILexicalBlock(scope: !4224, file: !3582, line: 602, column: 9)
!4229 = !DILocalVariable(name: "p1", scope: !4230, file: !3582, line: 607, type: !3519, align: 8)
!4230 = distinct !DILexicalBlock(scope: !4224, file: !3582, line: 607, column: 9)
!4231 = !DILocalVariable(name: "p1_entry", scope: !4232, file: !3582, line: 608, type: !1261, align: 8)
!4232 = distinct !DILexicalBlock(scope: !4230, file: !3582, line: 608, column: 9)
!4233 = !DILocalVariable(name: "frame", scope: !4234, file: !3582, line: 610, type: !514, align: 8)
!4234 = distinct !DILexicalBlock(scope: !4232, file: !3582, line: 610, column: 9)
!4235 = !DILocalVariable(name: "residual", scope: !4236, file: !3582, line: 613, type: !394, align: 8)
!4236 = distinct !DILexicalBlock(scope: !4232, file: !3582, line: 613, column: 11)
!4237 = !DILocalVariable(name: "val", scope: !4238, file: !3582, line: 610, type: !514, align: 8)
!4238 = distinct !DILexicalBlock(scope: !4232, file: !3582, line: 610, column: 21)
!4239 = !DILocation(line: 583, column: 9, scope: !4199)
!4240 = !DILocation(line: 584, column: 9, scope: !4199)
!4241 = !DILocation(line: 588, column: 9, scope: !4212)
!4242 = !DILocation(line: 595, column: 9, scope: !4220)
!4243 = !DILocation(line: 602, column: 9, scope: !4228)
!4244 = !DILocation(line: 610, column: 13, scope: !4234)
!4245 = !DILocation(line: 610, column: 21, scope: !4238)
!4246 = !DILocation(line: 586, column: 18, scope: !4199)
!4247 = !DILocation(line: 586, column: 13, scope: !4206)
!4248 = !DILocation(line: 587, column: 25, scope: !4206)
!4249 = !DILocation(line: 587, column: 28, scope: !4206)
!4250 = !DILocation(line: 587, column: 27, scope: !4206)
!4251 = !DILocation(line: 587, column: 13, scope: !4208)
!4252 = !DILocation(line: 588, column: 9, scope: !4208)
!4253 = !DILocation(line: 593, column: 47, scope: !4208)
!4254 = !DILocation(line: 593, column: 33, scope: !4208)
!4255 = !DILocation(line: 593, column: 27, scope: !4208)
!4256 = !DILocation(line: 593, column: 13, scope: !4214)
!4257 = !DILocation(line: 594, column: 28, scope: !4214)
!4258 = !DILocation(line: 594, column: 27, scope: !4214)
!4259 = !DILocation(line: 594, column: 13, scope: !4216)
!4260 = !DILocation(line: 595, column: 9, scope: !4216)
!4261 = !DILocation(line: 591, column: 11, scope: !4208)
!4262 = !DILocation(line: 591, column: 11, scope: !4210)
!4263 = !DILocation(line: 588, column: 9, scope: !4210)
!4264 = !DILocation(line: 600, column: 47, scope: !4216)
!4265 = !DILocation(line: 600, column: 33, scope: !4216)
!4266 = !DILocation(line: 600, column: 27, scope: !4216)
!4267 = !DILocation(line: 600, column: 13, scope: !4222)
!4268 = !DILocation(line: 601, column: 28, scope: !4222)
!4269 = !DILocation(line: 601, column: 27, scope: !4222)
!4270 = !DILocation(line: 601, column: 13, scope: !4224)
!4271 = !DILocation(line: 602, column: 9, scope: !4224)
!4272 = !DILocation(line: 598, column: 11, scope: !4216)
!4273 = !DILocation(line: 598, column: 11, scope: !4218)
!4274 = !DILocation(line: 595, column: 9, scope: !4218)
!4275 = !DILocation(line: 607, column: 47, scope: !4224)
!4276 = !DILocation(line: 607, column: 33, scope: !4224)
!4277 = !DILocation(line: 607, column: 27, scope: !4224)
!4278 = !DILocation(line: 607, column: 13, scope: !4230)
!4279 = !DILocation(line: 608, column: 32, scope: !4230)
!4280 = !DILocation(line: 608, column: 31, scope: !4230)
!4281 = !DILocation(line: 608, column: 13, scope: !4232)
!4282 = !DILocation(line: 610, column: 21, scope: !4232)
!4283 = !DILocation(line: 605, column: 11, scope: !4224)
!4284 = !DILocation(line: 605, column: 11, scope: !4226)
!4285 = !DILocation(line: 602, column: 9, scope: !4226)
!4286 = !DILocation(line: 615, column: 9, scope: !4234)
!4287 = !DILocation(line: 616, column: 20, scope: !4234)
!4288 = !DILocation(line: 616, column: 12, scope: !4234)
!4289 = !DILocation(line: 616, column: 9, scope: !4234)
!4290 = !DILocation(line: 617, column: 6, scope: !4199)
!4291 = !DILocation(line: 613, column: 11, scope: !4232)
!4292 = !DILocation(line: 613, column: 11, scope: !4236)
!4293 = !DILocation(line: 610, column: 21, scope: !4236)
!4294 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3caf21caf98af9c7E", scope: !1400, file: !3582, line: 588, type: !4295, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4297)
!4295 = !DISubroutineType(types: !4296)
!4296 = !{!376, !1696, !308}
!4297 = !{!4298, !4299}
!4298 = !DILocalVariable(name: "err", arg: 2, scope: !4294, file: !3582, line: 588, type: !308)
!4299 = !DILocalVariable(arg: 1, scope: !4294, file: !3582, line: 588, type: !1696)
!4300 = !DILocation(line: 588, column: 34, scope: !4294)
!4301 = !DILocation(line: 588, column: 35, scope: !4294)
!4302 = !DILocation(line: 588, column: 46, scope: !4294)
!4303 = !DILocation(line: 588, column: 40, scope: !4294)
!4304 = !DILocation(line: 589, column: 44, scope: !4294)
!4305 = !DILocation(line: 590, column: 38, scope: !4294)
!4306 = !DILocation(line: 591, column: 10, scope: !4294)
!4307 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h6986d62d5554bdc3E", scope: !1400, file: !3582, line: 595, type: !4308, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4310)
!4308 = !DISubroutineType(types: !4309)
!4309 = !{!376, !1399, !308}
!4310 = !{!4311, !4312}
!4311 = !DILocalVariable(name: "err", arg: 2, scope: !4307, file: !3582, line: 595, type: !308)
!4312 = !DILocalVariable(arg: 1, scope: !4307, file: !3582, line: 595, type: !1399)
!4313 = !DILocation(line: 595, column: 34, scope: !4307)
!4314 = !DILocation(line: 595, column: 35, scope: !4307)
!4315 = !DILocation(line: 595, column: 46, scope: !4307)
!4316 = !DILocation(line: 595, column: 40, scope: !4307)
!4317 = !DILocation(line: 596, column: 44, scope: !4307)
!4318 = !DILocation(line: 597, column: 38, scope: !4307)
!4319 = !DILocation(line: 598, column: 10, scope: !4307)
!4320 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9dc948d8d4997121E", scope: !1400, file: !3582, line: 602, type: !4321, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4323)
!4321 = !DISubroutineType(types: !4322)
!4322 = !{!376, !1593, !308}
!4323 = !{!4324, !4325}
!4324 = !DILocalVariable(name: "err", arg: 2, scope: !4320, file: !3582, line: 602, type: !308)
!4325 = !DILocalVariable(arg: 1, scope: !4320, file: !3582, line: 602, type: !1593)
!4326 = !DILocation(line: 602, column: 34, scope: !4320)
!4327 = !DILocation(line: 602, column: 35, scope: !4320)
!4328 = !DILocation(line: 602, column: 46, scope: !4320)
!4329 = !DILocation(line: 602, column: 40, scope: !4320)
!4330 = !DILocation(line: 603, column: 44, scope: !4320)
!4331 = !DILocation(line: 604, column: 38, scope: !4320)
!4332 = !DILocation(line: 605, column: 10, scope: !4320)
!4333 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7ed577b5bb5f8bc4E", scope: !1400, file: !3582, line: 610, type: !4334, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4336)
!4334 = !DISubroutineType(types: !4335)
!4335 = !{!376, !1519, !308}
!4336 = !{!4337, !4338}
!4337 = !DILocalVariable(name: "err", arg: 2, scope: !4333, file: !3582, line: 610, type: !308)
!4338 = !DILocalVariable(arg: 1, scope: !4333, file: !3582, line: 610, type: !1519)
!4339 = !DILocation(line: 610, column: 46, scope: !4333)
!4340 = !DILocation(line: 610, column: 47, scope: !4333)
!4341 = !DILocation(line: 610, column: 58, scope: !4333)
!4342 = !DILocation(line: 610, column: 52, scope: !4333)
!4343 = !DILocation(line: 611, column: 44, scope: !4333)
!4344 = !DILocation(line: 612, column: 38, scope: !4333)
!4345 = !DILocation(line: 613, column: 10, scope: !4333)
!4346 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h8614f35173182c9aE", scope: !1337, file: !3582, line: 619, type: !4347, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4364)
!4347 = !DISubroutineType(types: !4348)
!4348 = !{!4349, !3589, !530, !283}
!4349 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !111, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4350, templateParams: !18, identifier: "ba333c684a6e6b1eac5d4e4caf228ef3")
!4350 = !{!4351}
!4351 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4349, file: !2, size: 128, align: 64, elements: !4352, templateParams: !18, identifier: "b43bcbdbc0e009abf997c3014c9cc136", discriminator: !4363)
!4352 = !{!4353, !4359}
!4353 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4351, file: !2, baseType: !4354, size: 128, align: 64, extraData: i128 0)
!4354 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4349, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4355, templateParams: !4357, identifier: "edba78613fd079dad1b33c9920999113")
!4355 = !{!4356}
!4356 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4354, file: !2, baseType: !527, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!4357 = !{!4358, !3704}
!4358 = !DITemplateTypeParameter(name: "T", type: !527)
!4359 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4351, file: !2, baseType: !4360, size: 128, align: 64, extraData: i128 1)
!4360 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4349, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4361, templateParams: !4357, identifier: "3aa67421f3b849d6a9fb074f4874f6c1")
!4361 = !{!4362}
!4362 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4360, file: !2, baseType: !318, size: 8, align: 8, offset: 8, flags: DIFlagPublic)
!4363 = !DIDerivedType(tag: DW_TAG_member, scope: !4349, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!4364 = !{!4365, !4366, !4367, !4368, !4370, !4372, !4374}
!4365 = !DILocalVariable(name: "self", arg: 1, scope: !4346, file: !3582, line: 620, type: !3589)
!4366 = !DILocalVariable(name: "page", arg: 2, scope: !4346, file: !3582, line: 621, type: !530)
!4367 = !DILocalVariable(name: "flags", arg: 3, scope: !4346, file: !3582, line: 622, type: !283)
!4368 = !DILocalVariable(name: "p4", scope: !4369, file: !3582, line: 624, type: !3604, align: 8)
!4369 = distinct !DILexicalBlock(scope: !4346, file: !3582, line: 624, column: 9)
!4370 = !DILocalVariable(name: "p3", scope: !4371, file: !3582, line: 630, type: !3519, align: 8)
!4371 = distinct !DILexicalBlock(scope: !4369, file: !3582, line: 630, column: 9)
!4372 = !DILocalVariable(name: "p2", scope: !4373, file: !3582, line: 636, type: !3519, align: 8)
!4373 = distinct !DILexicalBlock(scope: !4371, file: !3582, line: 636, column: 9)
!4374 = !DILocalVariable(name: "p1", scope: !4375, file: !3582, line: 642, type: !3519, align: 8)
!4375 = distinct !DILexicalBlock(scope: !4373, file: !3582, line: 642, column: 9)
!4376 = !DILocation(line: 620, column: 9, scope: !4346)
!4377 = !DILocation(line: 621, column: 9, scope: !4346)
!4378 = !DILocation(line: 622, column: 9, scope: !4346)
!4379 = !DILocation(line: 624, column: 18, scope: !4346)
!4380 = !DILocation(line: 624, column: 13, scope: !4369)
!4381 = !DILocation(line: 626, column: 12, scope: !4369)
!4382 = !DILocation(line: 626, column: 15, scope: !4369)
!4383 = !DILocation(line: 626, column: 14, scope: !4369)
!4384 = !DILocation(line: 630, column: 47, scope: !4369)
!4385 = !DILocation(line: 630, column: 33, scope: !4369)
!4386 = !DILocation(line: 630, column: 27, scope: !4369)
!4387 = !DILocation(line: 630, column: 13, scope: !4371)
!4388 = !DILocation(line: 632, column: 15, scope: !4371)
!4389 = !DILocation(line: 632, column: 14, scope: !4371)
!4390 = !DILocation(line: 632, column: 12, scope: !4371)
!4391 = !DILocation(line: 627, column: 24, scope: !4369)
!4392 = !DILocation(line: 627, column: 20, scope: !4369)
!4393 = !DILocation(line: 1, column: 1, scope: !4394)
!4394 = !DILexicalBlockFile(scope: !4369, file: !2388, discriminator: 0)
!4395 = !DILocation(line: 636, column: 47, scope: !4371)
!4396 = !DILocation(line: 636, column: 33, scope: !4371)
!4397 = !DILocation(line: 636, column: 27, scope: !4371)
!4398 = !DILocation(line: 636, column: 13, scope: !4373)
!4399 = !DILocation(line: 638, column: 15, scope: !4373)
!4400 = !DILocation(line: 638, column: 14, scope: !4373)
!4401 = !DILocation(line: 638, column: 12, scope: !4373)
!4402 = !DILocation(line: 633, column: 24, scope: !4371)
!4403 = !DILocation(line: 633, column: 20, scope: !4371)
!4404 = !DILocation(line: 1, column: 1, scope: !4405)
!4405 = !DILexicalBlockFile(scope: !4371, file: !2388, discriminator: 0)
!4406 = !DILocation(line: 642, column: 47, scope: !4373)
!4407 = !DILocation(line: 642, column: 33, scope: !4373)
!4408 = !DILocation(line: 642, column: 27, scope: !4373)
!4409 = !DILocation(line: 642, column: 13, scope: !4375)
!4410 = !DILocation(line: 644, column: 15, scope: !4375)
!4411 = !DILocation(line: 644, column: 14, scope: !4375)
!4412 = !DILocation(line: 644, column: 12, scope: !4375)
!4413 = !DILocation(line: 639, column: 24, scope: !4373)
!4414 = !DILocation(line: 639, column: 20, scope: !4373)
!4415 = !DILocation(line: 1, column: 1, scope: !4416)
!4416 = !DILexicalBlockFile(scope: !4373, file: !2388, discriminator: 0)
!4417 = !DILocation(line: 648, column: 12, scope: !4375)
!4418 = !DILocation(line: 648, column: 11, scope: !4375)
!4419 = !DILocation(line: 648, column: 9, scope: !4375)
!4420 = !DILocation(line: 650, column: 12, scope: !4375)
!4421 = !DILocation(line: 650, column: 9, scope: !4375)
!4422 = !DILocation(line: 651, column: 6, scope: !4346)
!4423 = !DILocation(line: 645, column: 24, scope: !4375)
!4424 = !DILocation(line: 645, column: 20, scope: !4375)
!4425 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17hb6c6827c4e8cd3b8E", scope: !1337, file: !3582, line: 653, type: !4426, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4428)
!4426 = !DISubroutineType(types: !4427)
!4427 = !{!3749, !3589, !530, !283}
!4428 = !{!4429, !4430, !4431, !4432, !4434}
!4429 = !DILocalVariable(name: "self", arg: 1, scope: !4425, file: !3582, line: 654, type: !3589)
!4430 = !DILocalVariable(name: "page", arg: 2, scope: !4425, file: !3582, line: 655, type: !530)
!4431 = !DILocalVariable(name: "flags", arg: 3, scope: !4425, file: !3582, line: 656, type: !283)
!4432 = !DILocalVariable(name: "p4", scope: !4433, file: !3582, line: 658, type: !3604, align: 8)
!4433 = distinct !DILexicalBlock(scope: !4425, file: !3582, line: 658, column: 9)
!4434 = !DILocalVariable(name: "p4_entry", scope: !4435, file: !3582, line: 659, type: !1261, align: 8)
!4435 = distinct !DILexicalBlock(scope: !4433, file: !3582, line: 659, column: 9)
!4436 = !DILocation(line: 654, column: 9, scope: !4425)
!4437 = !DILocation(line: 655, column: 9, scope: !4425)
!4438 = !DILocation(line: 656, column: 9, scope: !4425)
!4439 = !DILocation(line: 658, column: 18, scope: !4425)
!4440 = !DILocation(line: 658, column: 13, scope: !4433)
!4441 = !DILocation(line: 659, column: 29, scope: !4433)
!4442 = !DILocation(line: 659, column: 32, scope: !4433)
!4443 = !DILocation(line: 659, column: 31, scope: !4433)
!4444 = !DILocation(line: 659, column: 13, scope: !4435)
!4445 = !DILocation(line: 661, column: 12, scope: !4435)
!4446 = !DILocation(line: 665, column: 9, scope: !4435)
!4447 = !DILocation(line: 667, column: 12, scope: !4435)
!4448 = !DILocation(line: 667, column: 9, scope: !4435)
!4449 = !DILocation(line: 668, column: 6, scope: !4425)
!4450 = !DILocation(line: 662, column: 24, scope: !4435)
!4451 = !DILocation(line: 662, column: 20, scope: !4435)
!4452 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h69d266e53b1c26b4E", scope: !1337, file: !3582, line: 670, type: !4426, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4453)
!4453 = !{!4454, !4455, !4456, !4457, !4459, !4461}
!4454 = !DILocalVariable(name: "self", arg: 1, scope: !4452, file: !3582, line: 671, type: !3589)
!4455 = !DILocalVariable(name: "page", arg: 2, scope: !4452, file: !3582, line: 672, type: !530)
!4456 = !DILocalVariable(name: "flags", arg: 3, scope: !4452, file: !3582, line: 673, type: !283)
!4457 = !DILocalVariable(name: "p4", scope: !4458, file: !3582, line: 675, type: !3604, align: 8)
!4458 = distinct !DILexicalBlock(scope: !4452, file: !3582, line: 675, column: 9)
!4459 = !DILocalVariable(name: "p3", scope: !4460, file: !3582, line: 681, type: !3519, align: 8)
!4460 = distinct !DILexicalBlock(scope: !4458, file: !3582, line: 681, column: 9)
!4461 = !DILocalVariable(name: "p3_entry", scope: !4462, file: !3582, line: 682, type: !1261, align: 8)
!4462 = distinct !DILexicalBlock(scope: !4460, file: !3582, line: 682, column: 9)
!4463 = !DILocation(line: 671, column: 9, scope: !4452)
!4464 = !DILocation(line: 672, column: 9, scope: !4452)
!4465 = !DILocation(line: 673, column: 9, scope: !4452)
!4466 = !DILocation(line: 675, column: 18, scope: !4452)
!4467 = !DILocation(line: 675, column: 13, scope: !4458)
!4468 = !DILocation(line: 677, column: 12, scope: !4458)
!4469 = !DILocation(line: 677, column: 15, scope: !4458)
!4470 = !DILocation(line: 677, column: 14, scope: !4458)
!4471 = !DILocation(line: 681, column: 47, scope: !4458)
!4472 = !DILocation(line: 681, column: 33, scope: !4458)
!4473 = !DILocation(line: 681, column: 27, scope: !4458)
!4474 = !DILocation(line: 681, column: 13, scope: !4460)
!4475 = !DILocation(line: 682, column: 32, scope: !4460)
!4476 = !DILocation(line: 682, column: 31, scope: !4460)
!4477 = !DILocation(line: 682, column: 13, scope: !4462)
!4478 = !DILocation(line: 684, column: 12, scope: !4462)
!4479 = !DILocation(line: 678, column: 24, scope: !4458)
!4480 = !DILocation(line: 678, column: 20, scope: !4458)
!4481 = !DILocation(line: 1, column: 1, scope: !4482)
!4482 = !DILexicalBlockFile(scope: !4458, file: !2388, discriminator: 0)
!4483 = !DILocation(line: 688, column: 9, scope: !4462)
!4484 = !DILocation(line: 690, column: 12, scope: !4462)
!4485 = !DILocation(line: 690, column: 9, scope: !4462)
!4486 = !DILocation(line: 691, column: 6, scope: !4452)
!4487 = !DILocation(line: 685, column: 24, scope: !4462)
!4488 = !DILocation(line: 685, column: 20, scope: !4462)
!4489 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h5fefb3725c5dbec3E", scope: !1337, file: !3582, line: 693, type: !4426, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4490)
!4490 = !{!4491, !4492, !4493, !4494, !4496, !4498, !4500}
!4491 = !DILocalVariable(name: "self", arg: 1, scope: !4489, file: !3582, line: 694, type: !3589)
!4492 = !DILocalVariable(name: "page", arg: 2, scope: !4489, file: !3582, line: 695, type: !530)
!4493 = !DILocalVariable(name: "flags", arg: 3, scope: !4489, file: !3582, line: 696, type: !283)
!4494 = !DILocalVariable(name: "p4", scope: !4495, file: !3582, line: 698, type: !3604, align: 8)
!4495 = distinct !DILexicalBlock(scope: !4489, file: !3582, line: 698, column: 9)
!4496 = !DILocalVariable(name: "p3", scope: !4497, file: !3582, line: 704, type: !3519, align: 8)
!4497 = distinct !DILexicalBlock(scope: !4495, file: !3582, line: 704, column: 9)
!4498 = !DILocalVariable(name: "p2", scope: !4499, file: !3582, line: 710, type: !3519, align: 8)
!4499 = distinct !DILexicalBlock(scope: !4497, file: !3582, line: 710, column: 9)
!4500 = !DILocalVariable(name: "p2_entry", scope: !4501, file: !3582, line: 711, type: !1261, align: 8)
!4501 = distinct !DILexicalBlock(scope: !4499, file: !3582, line: 711, column: 9)
!4502 = !DILocation(line: 694, column: 9, scope: !4489)
!4503 = !DILocation(line: 695, column: 9, scope: !4489)
!4504 = !DILocation(line: 696, column: 9, scope: !4489)
!4505 = !DILocation(line: 698, column: 18, scope: !4489)
!4506 = !DILocation(line: 698, column: 13, scope: !4495)
!4507 = !DILocation(line: 700, column: 12, scope: !4495)
!4508 = !DILocation(line: 700, column: 15, scope: !4495)
!4509 = !DILocation(line: 700, column: 14, scope: !4495)
!4510 = !DILocation(line: 704, column: 47, scope: !4495)
!4511 = !DILocation(line: 704, column: 33, scope: !4495)
!4512 = !DILocation(line: 704, column: 27, scope: !4495)
!4513 = !DILocation(line: 704, column: 13, scope: !4497)
!4514 = !DILocation(line: 706, column: 15, scope: !4497)
!4515 = !DILocation(line: 706, column: 14, scope: !4497)
!4516 = !DILocation(line: 706, column: 12, scope: !4497)
!4517 = !DILocation(line: 701, column: 24, scope: !4495)
!4518 = !DILocation(line: 701, column: 20, scope: !4495)
!4519 = !DILocation(line: 1, column: 1, scope: !4520)
!4520 = !DILexicalBlockFile(scope: !4495, file: !2388, discriminator: 0)
!4521 = !DILocation(line: 710, column: 47, scope: !4497)
!4522 = !DILocation(line: 710, column: 33, scope: !4497)
!4523 = !DILocation(line: 710, column: 27, scope: !4497)
!4524 = !DILocation(line: 710, column: 13, scope: !4499)
!4525 = !DILocation(line: 711, column: 32, scope: !4499)
!4526 = !DILocation(line: 711, column: 31, scope: !4499)
!4527 = !DILocation(line: 711, column: 13, scope: !4501)
!4528 = !DILocation(line: 713, column: 12, scope: !4501)
!4529 = !DILocation(line: 707, column: 24, scope: !4497)
!4530 = !DILocation(line: 707, column: 20, scope: !4497)
!4531 = !DILocation(line: 1, column: 1, scope: !4532)
!4532 = !DILexicalBlockFile(scope: !4497, file: !2388, discriminator: 0)
!4533 = !DILocation(line: 717, column: 9, scope: !4501)
!4534 = !DILocation(line: 719, column: 12, scope: !4501)
!4535 = !DILocation(line: 719, column: 9, scope: !4501)
!4536 = !DILocation(line: 720, column: 6, scope: !4489)
!4537 = !DILocation(line: 714, column: 24, scope: !4501)
!4538 = !DILocation(line: 714, column: 20, scope: !4501)
!4539 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h2c38c5ae94f0b542E", scope: !1337, file: !3582, line: 722, type: !4540, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4542)
!4540 = !DISubroutineType(types: !4541)
!4541 = !{!1307, !3816, !530}
!4542 = !{!4543, !4544, !4545, !4547, !4549, !4551, !4553, !4555, !4557}
!4543 = !DILocalVariable(name: "self", arg: 1, scope: !4539, file: !3582, line: 722, type: !3816)
!4544 = !DILocalVariable(name: "page", arg: 2, scope: !4539, file: !3582, line: 722, type: !530)
!4545 = !DILocalVariable(name: "p4", scope: !4546, file: !3582, line: 723, type: !3822, align: 8)
!4546 = distinct !DILexicalBlock(scope: !4539, file: !3582, line: 723, column: 9)
!4547 = !DILocalVariable(name: "p3", scope: !4548, file: !3582, line: 729, type: !3825, align: 8)
!4548 = distinct !DILexicalBlock(scope: !4546, file: !3582, line: 729, column: 9)
!4549 = !DILocalVariable(name: "p3_entry", scope: !4550, file: !3582, line: 730, type: !1341, align: 8)
!4550 = distinct !DILexicalBlock(scope: !4548, file: !3582, line: 730, column: 9)
!4551 = !DILocalVariable(name: "p2", scope: !4552, file: !3582, line: 736, type: !3825, align: 8)
!4552 = distinct !DILexicalBlock(scope: !4550, file: !3582, line: 736, column: 9)
!4553 = !DILocalVariable(name: "p2_entry", scope: !4554, file: !3582, line: 737, type: !1341, align: 8)
!4554 = distinct !DILexicalBlock(scope: !4552, file: !3582, line: 737, column: 9)
!4555 = !DILocalVariable(name: "p1", scope: !4556, file: !3582, line: 743, type: !3825, align: 8)
!4556 = distinct !DILexicalBlock(scope: !4554, file: !3582, line: 743, column: 9)
!4557 = !DILocalVariable(name: "p1_entry", scope: !4558, file: !3582, line: 744, type: !1341, align: 8)
!4558 = distinct !DILexicalBlock(scope: !4556, file: !3582, line: 744, column: 9)
!4559 = !DILocation(line: 722, column: 23, scope: !4539)
!4560 = !DILocation(line: 722, column: 30, scope: !4539)
!4561 = !DILocation(line: 744, column: 13, scope: !4558)
!4562 = !DILocation(line: 723, column: 18, scope: !4539)
!4563 = !DILocation(line: 723, column: 13, scope: !4546)
!4564 = !DILocation(line: 725, column: 12, scope: !4546)
!4565 = !DILocation(line: 725, column: 15, scope: !4546)
!4566 = !DILocation(line: 725, column: 14, scope: !4546)
!4567 = !DILocation(line: 729, column: 43, scope: !4546)
!4568 = !DILocation(line: 729, column: 29, scope: !4546)
!4569 = !DILocation(line: 729, column: 27, scope: !4546)
!4570 = !DILocation(line: 729, column: 13, scope: !4548)
!4571 = !DILocation(line: 730, column: 28, scope: !4548)
!4572 = !DILocation(line: 730, column: 27, scope: !4548)
!4573 = !DILocation(line: 730, column: 13, scope: !4550)
!4574 = !DILocation(line: 732, column: 12, scope: !4550)
!4575 = !DILocation(line: 726, column: 24, scope: !4546)
!4576 = !DILocation(line: 726, column: 20, scope: !4546)
!4577 = !DILocation(line: 1, column: 1, scope: !4578)
!4578 = !DILexicalBlockFile(scope: !4546, file: !2388, discriminator: 0)
!4579 = !DILocation(line: 736, column: 43, scope: !4550)
!4580 = !DILocation(line: 736, column: 29, scope: !4550)
!4581 = !DILocation(line: 736, column: 27, scope: !4550)
!4582 = !DILocation(line: 736, column: 13, scope: !4552)
!4583 = !DILocation(line: 737, column: 28, scope: !4552)
!4584 = !DILocation(line: 737, column: 27, scope: !4552)
!4585 = !DILocation(line: 737, column: 13, scope: !4554)
!4586 = !DILocation(line: 739, column: 12, scope: !4554)
!4587 = !DILocation(line: 733, column: 24, scope: !4550)
!4588 = !DILocation(line: 733, column: 20, scope: !4550)
!4589 = !DILocation(line: 1, column: 1, scope: !4590)
!4590 = !DILexicalBlockFile(scope: !4550, file: !2388, discriminator: 0)
!4591 = !DILocation(line: 743, column: 43, scope: !4554)
!4592 = !DILocation(line: 743, column: 29, scope: !4554)
!4593 = !DILocation(line: 743, column: 27, scope: !4554)
!4594 = !DILocation(line: 743, column: 13, scope: !4556)
!4595 = !DILocation(line: 744, column: 28, scope: !4556)
!4596 = !DILocation(line: 744, column: 27, scope: !4556)
!4597 = !DILocation(line: 744, column: 24, scope: !4556)
!4598 = !DILocation(line: 746, column: 12, scope: !4558)
!4599 = !DILocation(line: 740, column: 24, scope: !4554)
!4600 = !DILocation(line: 740, column: 20, scope: !4554)
!4601 = !DILocation(line: 1, column: 1, scope: !4602)
!4602 = !DILexicalBlockFile(scope: !4554, file: !2388, discriminator: 0)
!4603 = !DILocation(line: 750, column: 39, scope: !4558)
!4604 = !DILocation(line: 750, column: 9, scope: !4558)
!4605 = !DILocation(line: 751, column: 22, scope: !4558)
!4606 = !DILocation(line: 747, column: 24, scope: !4558)
!4607 = !DILocation(line: 747, column: 20, scope: !4558)
!4608 = !DILocation(line: 752, column: 6, scope: !4539)
!4609 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h092bd8b67d49f14aE", scope: !1336, file: !3582, line: 751, type: !4610, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4612)
!4610 = !DISubroutineType(types: !4611)
!4611 = !{!1317, !1335, !1233}
!4612 = !{!4613, !4614}
!4613 = !DILocalVariable(name: "p1_entry", scope: !4609, file: !3582, line: 744, type: !1341, align: 8)
!4614 = !DILocalVariable(arg: 2, scope: !4609, file: !3582, line: 751, type: !1233)
!4615 = !DILocation(line: 744, column: 13, scope: !4609)
!4616 = !DILocation(line: 751, column: 23, scope: !4609)
!4617 = !DILocation(line: 751, column: 78, scope: !4609)
!4618 = !DILocation(line: 751, column: 42, scope: !4609)
!4619 = !DILocation(line: 751, column: 94, scope: !4609)
!4620 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17hb42232cf17c55d12E", scope: !4621, file: !3582, line: 757, type: !4622, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4658)
!4621 = !DINamespace(name: "{impl#4}", scope: !323)
!4622 = !DISubroutineType(types: !4623)
!4623 = !{!4624, !3816, !192}
!4624 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !242, file: !2, size: 256, align: 64, flags: DIFlagPublic, elements: !4625, templateParams: !18, identifier: "21bc2b3f1627f5e73407bac32fa645e9")
!4625 = !{!4626}
!4626 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4624, file: !2, size: 256, align: 64, elements: !4627, templateParams: !18, identifier: "43e7b330f58885cb68bb51e1ef2c12c6", discriminator: !4657)
!4627 = !{!4628, !4651, !4653}
!4628 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !4626, file: !2, baseType: !4629, size: 256, align: 64)
!4629 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !4624, file: !2, size: 256, align: 64, flags: DIFlagPublic, elements: !4630, templateParams: !18, identifier: "79381e87035dd47b09c92b2bee60d83")
!4630 = !{!4631, !4649, !4650}
!4631 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !4629, file: !2, baseType: !4632, size: 128, align: 64, flags: DIFlagPublic)
!4632 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !242, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4633, templateParams: !18, identifier: "58479aa8887e3de213815aa5d2943888")
!4633 = !{!4634}
!4634 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4632, file: !2, size: 128, align: 64, elements: !4635, templateParams: !18, identifier: "5e082e4c82a54b73e30fb9319d277762", discriminator: !4648)
!4635 = !{!4636, !4640, !4644}
!4636 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !4634, file: !2, baseType: !4637, size: 128, align: 64, extraData: i128 0)
!4637 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !4632, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4638, templateParams: !18, identifier: "54e7bfdff602d581b2ebd4bb16bfa4d7")
!4638 = !{!4639}
!4639 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4637, file: !2, baseType: !514, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!4640 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !4634, file: !2, baseType: !4641, size: 128, align: 64, extraData: i128 1)
!4641 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !4632, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4642, templateParams: !18, identifier: "db46447e0a2654a7ba67b8ee0fed810")
!4642 = !{!4643}
!4643 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4641, file: !2, baseType: !459, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!4644 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !4634, file: !2, baseType: !4645, size: 128, align: 64, extraData: i128 2)
!4645 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !4632, file: !2, size: 128, align: 64, flags: DIFlagPublic, elements: !4646, templateParams: !18, identifier: "e4077f957b69e01706e3c568a47c03a")
!4646 = !{!4647}
!4647 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4645, file: !2, baseType: !350, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!4648 = !DIDerivedType(tag: DW_TAG_member, scope: !4632, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!4649 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !4629, file: !2, baseType: !17, size: 64, align: 64, offset: 128, flags: DIFlagPublic)
!4650 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !4629, file: !2, baseType: !283, size: 64, align: 64, offset: 192, flags: DIFlagPublic)
!4651 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !4626, file: !2, baseType: !4652, size: 256, align: 64, extraData: i128 3)
!4652 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !4624, file: !2, size: 256, align: 64, flags: DIFlagPublic, elements: !18, identifier: "b0f37a6b98a3e45d3e03e93735007953")
!4653 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !4626, file: !2, baseType: !4654, size: 256, align: 64, extraData: i128 4)
!4654 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !4624, file: !2, size: 256, align: 64, flags: DIFlagPublic, elements: !4655, templateParams: !18, identifier: "648dc6e99e163cc3a3f4c852b6d6e8a5")
!4655 = !{!4656}
!4656 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4654, file: !2, baseType: !272, size: 64, align: 64, offset: 64, flags: DIFlagPublic)
!4657 = !DIDerivedType(tag: DW_TAG_member, scope: !4624, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagArtificial)
!4658 = !{!4659, !4660, !4661, !4663, !4665, !4667, !4669, !4671, !4673, !4675, !4677, !4679, !4681, !4683, !4685, !4687, !4689, !4691, !4693, !4695, !4697, !4699, !4701}
!4659 = !DILocalVariable(name: "self", arg: 1, scope: !4620, file: !3582, line: 757, type: !3816)
!4660 = !DILocalVariable(name: "addr", arg: 2, scope: !4620, file: !3582, line: 757, type: !192)
!4661 = !DILocalVariable(name: "page", scope: !4662, file: !3582, line: 758, type: !530, align: 8)
!4662 = distinct !DILexicalBlock(scope: !4620, file: !3582, line: 758, column: 9)
!4663 = !DILocalVariable(name: "p4", scope: !4664, file: !3582, line: 760, type: !3822, align: 8)
!4664 = distinct !DILexicalBlock(scope: !4662, file: !3582, line: 760, column: 9)
!4665 = !DILocalVariable(name: "p4_entry", scope: !4666, file: !3582, line: 761, type: !1341, align: 8)
!4666 = distinct !DILexicalBlock(scope: !4664, file: !3582, line: 761, column: 9)
!4667 = !DILocalVariable(name: "p3", scope: !4668, file: !3582, line: 769, type: !3825, align: 8)
!4668 = distinct !DILexicalBlock(scope: !4666, file: !3582, line: 769, column: 9)
!4669 = !DILocalVariable(name: "p3_entry", scope: !4670, file: !3582, line: 770, type: !1341, align: 8)
!4670 = distinct !DILexicalBlock(scope: !4668, file: !3582, line: 770, column: 9)
!4671 = !DILocalVariable(name: "entry", scope: !4672, file: !3582, line: 775, type: !1341, align: 8)
!4672 = distinct !DILexicalBlock(scope: !4670, file: !3582, line: 775, column: 13)
!4673 = !DILocalVariable(name: "frame", scope: !4674, file: !3582, line: 776, type: !350, align: 8)
!4674 = distinct !DILexicalBlock(scope: !4672, file: !3582, line: 776, column: 13)
!4675 = !DILocalVariable(name: "offset", scope: !4676, file: !3582, line: 777, type: !17, align: 8)
!4676 = distinct !DILexicalBlock(scope: !4674, file: !3582, line: 777, column: 13)
!4677 = !DILocalVariable(name: "flags", scope: !4678, file: !3582, line: 778, type: !283, align: 8)
!4678 = distinct !DILexicalBlock(scope: !4676, file: !3582, line: 778, column: 13)
!4679 = !DILocalVariable(name: "p2", scope: !4680, file: !3582, line: 786, type: !3825, align: 8)
!4680 = distinct !DILexicalBlock(scope: !4670, file: !3582, line: 786, column: 9)
!4681 = !DILocalVariable(name: "p2_entry", scope: !4682, file: !3582, line: 787, type: !1341, align: 8)
!4682 = distinct !DILexicalBlock(scope: !4680, file: !3582, line: 787, column: 9)
!4683 = !DILocalVariable(name: "entry", scope: !4684, file: !3582, line: 792, type: !1341, align: 8)
!4684 = distinct !DILexicalBlock(scope: !4682, file: !3582, line: 792, column: 13)
!4685 = !DILocalVariable(name: "frame", scope: !4686, file: !3582, line: 793, type: !459, align: 8)
!4686 = distinct !DILexicalBlock(scope: !4684, file: !3582, line: 793, column: 13)
!4687 = !DILocalVariable(name: "offset", scope: !4688, file: !3582, line: 794, type: !17, align: 8)
!4688 = distinct !DILexicalBlock(scope: !4686, file: !3582, line: 794, column: 13)
!4689 = !DILocalVariable(name: "flags", scope: !4690, file: !3582, line: 795, type: !283, align: 8)
!4690 = distinct !DILexicalBlock(scope: !4688, file: !3582, line: 795, column: 13)
!4691 = !DILocalVariable(name: "p1", scope: !4692, file: !3582, line: 803, type: !3825, align: 8)
!4692 = distinct !DILexicalBlock(scope: !4682, file: !3582, line: 803, column: 9)
!4693 = !DILocalVariable(name: "p1_entry", scope: !4694, file: !3582, line: 804, type: !1341, align: 8)
!4694 = distinct !DILexicalBlock(scope: !4692, file: !3582, line: 804, column: 9)
!4695 = !DILocalVariable(name: "frame", scope: !4696, file: !3582, line: 812, type: !514, align: 8)
!4696 = distinct !DILexicalBlock(scope: !4694, file: !3582, line: 812, column: 9)
!4697 = !DILocalVariable(name: "frame", scope: !4698, file: !3582, line: 813, type: !514, align: 8)
!4698 = distinct !DILexicalBlock(scope: !4694, file: !3582, line: 813, column: 13)
!4699 = !DILocalVariable(name: "offset", scope: !4700, file: !3582, line: 816, type: !17, align: 8)
!4700 = distinct !DILexicalBlock(scope: !4696, file: !3582, line: 816, column: 9)
!4701 = !DILocalVariable(name: "flags", scope: !4702, file: !3582, line: 817, type: !283, align: 8)
!4702 = distinct !DILexicalBlock(scope: !4700, file: !3582, line: 817, column: 9)
!4703 = !DILocation(line: 757, column: 18, scope: !4620)
!4704 = !DILocation(line: 757, column: 25, scope: !4620)
!4705 = !DILocation(line: 758, column: 13, scope: !4662)
!4706 = !DILocation(line: 776, column: 17, scope: !4674)
!4707 = !DILocation(line: 793, column: 17, scope: !4686)
!4708 = !DILocation(line: 812, column: 13, scope: !4696)
!4709 = !DILocation(line: 813, column: 16, scope: !4698)
!4710 = !DILocation(line: 758, column: 20, scope: !4620)
!4711 = !DILocation(line: 760, column: 18, scope: !4662)
!4712 = !DILocation(line: 760, column: 13, scope: !4664)
!4713 = !DILocation(line: 761, column: 25, scope: !4664)
!4714 = !DILocation(line: 761, column: 28, scope: !4664)
!4715 = !DILocation(line: 761, column: 27, scope: !4664)
!4716 = !DILocation(line: 761, column: 13, scope: !4666)
!4717 = !DILocation(line: 762, column: 12, scope: !4666)
!4718 = !DILocation(line: 765, column: 12, scope: !4666)
!4719 = !DILocation(line: 763, column: 20, scope: !4666)
!4720 = !DILocation(line: 1, column: 1, scope: !4721)
!4721 = !DILexicalBlockFile(scope: !4666, file: !2388, discriminator: 0)
!4722 = !DILocation(line: 769, column: 43, scope: !4666)
!4723 = !DILocation(line: 769, column: 29, scope: !4666)
!4724 = !DILocation(line: 769, column: 27, scope: !4666)
!4725 = !DILocation(line: 769, column: 13, scope: !4668)
!4726 = !DILocation(line: 770, column: 28, scope: !4668)
!4727 = !DILocation(line: 770, column: 27, scope: !4668)
!4728 = !DILocation(line: 770, column: 13, scope: !4670)
!4729 = !DILocation(line: 771, column: 12, scope: !4670)
!4730 = !DILocation(line: 766, column: 13, scope: !4666)
!4731 = !DILocation(line: 774, column: 12, scope: !4670)
!4732 = !DILocation(line: 772, column: 20, scope: !4670)
!4733 = !DILocation(line: 1, column: 1, scope: !4734)
!4734 = !DILexicalBlockFile(scope: !4670, file: !2388, discriminator: 0)
!4735 = !DILocation(line: 786, column: 43, scope: !4670)
!4736 = !DILocation(line: 786, column: 29, scope: !4670)
!4737 = !DILocation(line: 786, column: 27, scope: !4670)
!4738 = !DILocation(line: 786, column: 13, scope: !4680)
!4739 = !DILocation(line: 787, column: 28, scope: !4680)
!4740 = !DILocation(line: 787, column: 27, scope: !4680)
!4741 = !DILocation(line: 787, column: 13, scope: !4682)
!4742 = !DILocation(line: 788, column: 12, scope: !4682)
!4743 = !DILocation(line: 775, column: 29, scope: !4670)
!4744 = !DILocation(line: 775, column: 28, scope: !4670)
!4745 = !DILocation(line: 775, column: 17, scope: !4672)
!4746 = !DILocation(line: 776, column: 55, scope: !4672)
!4747 = !DILocation(line: 776, column: 25, scope: !4672)
!4748 = !DILocation(line: 777, column: 26, scope: !4674)
!4749 = !DILocation(line: 777, column: 17, scope: !4676)
!4750 = !DILocation(line: 778, column: 25, scope: !4676)
!4751 = !DILocation(line: 778, column: 17, scope: !4678)
!4752 = !DILocation(line: 780, column: 24, scope: !4678)
!4753 = !DILocation(line: 779, column: 20, scope: !4678)
!4754 = !DILocation(line: 791, column: 12, scope: !4682)
!4755 = !DILocation(line: 789, column: 20, scope: !4682)
!4756 = !DILocation(line: 1, column: 1, scope: !4757)
!4757 = !DILexicalBlockFile(scope: !4682, file: !2388, discriminator: 0)
!4758 = !DILocation(line: 803, column: 43, scope: !4682)
!4759 = !DILocation(line: 803, column: 29, scope: !4682)
!4760 = !DILocation(line: 803, column: 27, scope: !4682)
!4761 = !DILocation(line: 803, column: 13, scope: !4692)
!4762 = !DILocation(line: 804, column: 28, scope: !4692)
!4763 = !DILocation(line: 804, column: 27, scope: !4692)
!4764 = !DILocation(line: 804, column: 13, scope: !4694)
!4765 = !DILocation(line: 805, column: 12, scope: !4694)
!4766 = !DILocation(line: 792, column: 29, scope: !4682)
!4767 = !DILocation(line: 792, column: 28, scope: !4682)
!4768 = !DILocation(line: 792, column: 17, scope: !4684)
!4769 = !DILocation(line: 793, column: 55, scope: !4684)
!4770 = !DILocation(line: 793, column: 25, scope: !4684)
!4771 = !DILocation(line: 794, column: 26, scope: !4686)
!4772 = !DILocation(line: 794, column: 17, scope: !4688)
!4773 = !DILocation(line: 795, column: 25, scope: !4688)
!4774 = !DILocation(line: 795, column: 17, scope: !4690)
!4775 = !DILocation(line: 797, column: 24, scope: !4690)
!4776 = !DILocation(line: 796, column: 20, scope: !4690)
!4777 = !DILocation(line: 808, column: 12, scope: !4694)
!4778 = !DILocation(line: 806, column: 20, scope: !4694)
!4779 = !DILocation(line: 1, column: 1, scope: !4780)
!4780 = !DILexicalBlockFile(scope: !4694, file: !2388, discriminator: 0)
!4781 = !DILocation(line: 812, column: 57, scope: !4694)
!4782 = !DILocation(line: 812, column: 27, scope: !4694)
!4783 = !DILocation(line: 812, column: 21, scope: !4694)
!4784 = !DILocation(line: 809, column: 13, scope: !4694)
!4785 = !DILocation(line: 813, column: 16, scope: !4694)
!4786 = !DILocation(line: 816, column: 32, scope: !4696)
!4787 = !DILocation(line: 816, column: 22, scope: !4696)
!4788 = !DILocation(line: 816, column: 13, scope: !4700)
!4789 = !DILocation(line: 817, column: 21, scope: !4700)
!4790 = !DILocation(line: 817, column: 13, scope: !4702)
!4791 = !DILocation(line: 819, column: 20, scope: !4702)
!4792 = !DILocation(line: 818, column: 9, scope: !4702)
!4793 = !DILocation(line: 823, column: 6, scope: !4620)
!4794 = !DILocation(line: 814, column: 83, scope: !4694)
!4795 = !DILocation(line: 814, column: 46, scope: !4694)
!4796 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17he0f96986a9fc9f58E", scope: !4797, file: !3582, line: 936, type: !4798, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4801)
!4797 = !DINamespace(name: "{impl#6}", scope: !323)
!4798 = !DISubroutineType(types: !4799)
!4799 = !{!110, !4800, !128}
!4800 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !322, size: 64, align: 64, dwarfAddressSpace: 0)
!4801 = !{!4802, !4803}
!4802 = !DILocalVariable(name: "self", arg: 1, scope: !4796, file: !3582, line: 936, type: !4800)
!4803 = !DILocalVariable(name: "f", arg: 2, scope: !4796, file: !3582, line: 936, type: !128)
!4804 = !DILocation(line: 936, column: 12, scope: !4796)
!4805 = !DILocation(line: 936, column: 19, scope: !4796)
!4806 = !DILocation(line: 937, column: 15, scope: !4796)
!4807 = !DILocation(line: 937, column: 9, scope: !4796)
!4808 = !DILocation(line: 939, column: 17, scope: !4796)
!4809 = !DILocation(line: 941, column: 44, scope: !4796)
!4810 = !DILocation(line: 943, column: 6, scope: !4796)
!4811 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h58f85563bbf29ff3E", scope: !323, file: !3582, line: 947, type: !4812, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, retainedNodes: !4814)
!4812 = !DISubroutineType(types: !4813)
!4813 = !{!2214, !475, !2251}
!4814 = !{!4815, !4816}
!4815 = !DILocalVariable(name: "page", arg: 1, scope: !4811, file: !3582, line: 947, type: !475)
!4816 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4811, file: !3582, line: 947, type: !2251)
!4817 = !DILocation(line: 947, column: 24, scope: !4811)
!4818 = !DILocation(line: 947, column: 39, scope: !4811)
!4819 = !DILocation(line: 948, column: 5, scope: !4811)
!4820 = !DILocation(line: 949, column: 2, scope: !4811)
!4821 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17ha5d358047f2dfe66E", scope: !323, file: !3582, line: 947, type: !4822, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, retainedNodes: !4824)
!4822 = !DISubroutineType(types: !4823)
!4823 = !{!2214, !369, !2251}
!4824 = !{!4825, !4826}
!4825 = !DILocalVariable(name: "page", arg: 1, scope: !4821, file: !3582, line: 947, type: !369)
!4826 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4821, file: !3582, line: 947, type: !2251)
!4827 = !DILocation(line: 947, column: 24, scope: !4821)
!4828 = !DILocation(line: 947, column: 39, scope: !4821)
!4829 = !DILocation(line: 948, column: 5, scope: !4821)
!4830 = !DILocation(line: 949, column: 2, scope: !4821)
!4831 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd2e426f3a71ec6f8E", scope: !323, file: !3582, line: 947, type: !4832, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, retainedNodes: !4834)
!4832 = !DISubroutineType(types: !4833)
!4833 = !{!2214, !530, !2251}
!4834 = !{!4835, !4836}
!4835 = !DILocalVariable(name: "page", arg: 1, scope: !4831, file: !3582, line: 947, type: !530)
!4836 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4831, file: !3582, line: 947, type: !2251)
!4837 = !DILocation(line: 947, column: 24, scope: !4831)
!4838 = !DILocation(line: 947, column: 39, scope: !4831)
!4839 = !DILocation(line: 948, column: 5, scope: !4831)
!4840 = !DILocation(line: 949, column: 2, scope: !4831)
!4841 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h455043bf033a1f3dE", scope: !323, file: !3582, line: 952, type: !4842, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, retainedNodes: !4844)
!4842 = !DISubroutineType(types: !4843)
!4843 = !{!530, !369, !2251}
!4844 = !{!4845, !4846}
!4845 = !DILocalVariable(name: "page", arg: 1, scope: !4841, file: !3582, line: 952, type: !369)
!4846 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4841, file: !3582, line: 952, type: !2251)
!4847 = !DILocation(line: 952, column: 25, scope: !4841)
!4848 = !DILocation(line: 952, column: 40, scope: !4841)
!4849 = !DILocation(line: 957, column: 9, scope: !4841)
!4850 = !DILocation(line: 953, column: 5, scope: !4841)
!4851 = !DILocation(line: 959, column: 2, scope: !4841)
!4852 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h9ac0619e6ce5334dE", scope: !323, file: !3582, line: 952, type: !4853, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, retainedNodes: !4855)
!4853 = !DISubroutineType(types: !4854)
!4854 = !{!530, !530, !2251}
!4855 = !{!4856, !4857}
!4856 = !DILocalVariable(name: "page", arg: 1, scope: !4852, file: !3582, line: 952, type: !530)
!4857 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4852, file: !3582, line: 952, type: !2251)
!4858 = !DILocation(line: 952, column: 25, scope: !4852)
!4859 = !DILocation(line: 952, column: 40, scope: !4852)
!4860 = !DILocation(line: 957, column: 9, scope: !4852)
!4861 = !DILocation(line: 953, column: 5, scope: !4852)
!4862 = !DILocation(line: 959, column: 2, scope: !4852)
!4863 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb19d5373e5c5422aE", scope: !323, file: !3582, line: 952, type: !4864, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, retainedNodes: !4866)
!4864 = !DISubroutineType(types: !4865)
!4865 = !{!530, !475, !2251}
!4866 = !{!4867, !4868}
!4867 = !DILocalVariable(name: "page", arg: 1, scope: !4863, file: !3582, line: 952, type: !475)
!4868 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4863, file: !3582, line: 952, type: !2251)
!4869 = !DILocation(line: 952, column: 25, scope: !4863)
!4870 = !DILocation(line: 952, column: 40, scope: !4863)
!4871 = !DILocation(line: 957, column: 9, scope: !4863)
!4872 = !DILocation(line: 953, column: 5, scope: !4863)
!4873 = !DILocation(line: 959, column: 2, scope: !4863)
!4874 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hb86471fb1e84901aE", scope: !323, file: !3582, line: 962, type: !4812, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, retainedNodes: !4875)
!4875 = !{!4876, !4877}
!4876 = !DILocalVariable(name: "page", arg: 1, scope: !4874, file: !3582, line: 962, type: !475)
!4877 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4874, file: !3582, line: 962, type: !2251)
!4878 = !DILocation(line: 962, column: 32, scope: !4874)
!4879 = !DILocation(line: 962, column: 47, scope: !4874)
!4880 = !DILocation(line: 963, column: 5, scope: !4874)
!4881 = !DILocation(line: 964, column: 2, scope: !4874)
!4882 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hc6d423e46120ee86E", scope: !323, file: !3582, line: 962, type: !4832, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, retainedNodes: !4883)
!4883 = !{!4884, !4885}
!4884 = !DILocalVariable(name: "page", arg: 1, scope: !4882, file: !3582, line: 962, type: !530)
!4885 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4882, file: !3582, line: 962, type: !2251)
!4886 = !DILocation(line: 962, column: 32, scope: !4882)
!4887 = !DILocation(line: 962, column: 47, scope: !4882)
!4888 = !DILocation(line: 963, column: 5, scope: !4882)
!4889 = !DILocation(line: 964, column: 2, scope: !4882)
!4890 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h454ed7b23468753bE", scope: !323, file: !3582, line: 967, type: !4864, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, retainedNodes: !4891)
!4891 = !{!4892, !4893}
!4892 = !DILocalVariable(name: "page", arg: 1, scope: !4890, file: !3582, line: 967, type: !475)
!4893 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4890, file: !3582, line: 967, type: !2251)
!4894 = !DILocation(line: 967, column: 33, scope: !4890)
!4895 = !DILocation(line: 967, column: 48, scope: !4890)
!4896 = !DILocation(line: 971, column: 9, scope: !4890)
!4897 = !DILocation(line: 972, column: 9, scope: !4890)
!4898 = !DILocation(line: 968, column: 5, scope: !4890)
!4899 = !DILocation(line: 974, column: 2, scope: !4890)
!4900 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hf716b9474b0bfe2eE", scope: !323, file: !3582, line: 967, type: !4853, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, retainedNodes: !4901)
!4901 = !{!4902, !4903}
!4902 = !DILocalVariable(name: "page", arg: 1, scope: !4900, file: !3582, line: 967, type: !530)
!4903 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4900, file: !3582, line: 967, type: !2251)
!4904 = !DILocation(line: 967, column: 33, scope: !4900)
!4905 = !DILocation(line: 967, column: 48, scope: !4900)
!4906 = !DILocation(line: 971, column: 9, scope: !4900)
!4907 = !DILocation(line: 972, column: 9, scope: !4900)
!4908 = !DILocation(line: 968, column: 5, scope: !4900)
!4909 = !DILocation(line: 974, column: 2, scope: !4900)
!4910 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17hb12f8b3c944090b8E", scope: !323, file: !3582, line: 977, type: !4832, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4911)
!4911 = !{!4912, !4913}
!4912 = !DILocalVariable(name: "page", arg: 1, scope: !4910, file: !3582, line: 977, type: !530)
!4913 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4910, file: !3582, line: 977, type: !2251)
!4914 = !DILocation(line: 977, column: 11, scope: !4910)
!4915 = !DILocation(line: 977, column: 33, scope: !4910)
!4916 = !DILocation(line: 978, column: 5, scope: !4910)
!4917 = !DILocation(line: 979, column: 2, scope: !4910)
!4918 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h1ecc2761ebc770adE", scope: !323, file: !3582, line: 982, type: !4853, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !4919)
!4919 = !{!4920, !4921}
!4920 = !DILocalVariable(name: "page", arg: 1, scope: !4918, file: !3582, line: 982, type: !530)
!4921 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !4918, file: !3582, line: 982, type: !2251)
!4922 = !DILocation(line: 982, column: 12, scope: !4918)
!4923 = !DILocation(line: 982, column: 34, scope: !4918)
!4924 = !DILocation(line: 985, column: 9, scope: !4918)
!4925 = !DILocation(line: 986, column: 9, scope: !4918)
!4926 = !DILocation(line: 987, column: 9, scope: !4918)
!4927 = !DILocation(line: 983, column: 5, scope: !4918)
!4928 = !DILocation(line: 989, column: 2, scope: !4918)
!4929 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h3b950c1cb0b6b424E", scope: !4632, file: !244, line: 91, type: !4930, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !4933, retainedNodes: !4934)
!4930 = !DISubroutineType(types: !4931)
!4931 = !{!272, !4932}
!4932 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !4632, size: 64, align: 64, dwarfAddressSpace: 0)
!4933 = !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h3b950c1cb0b6b424E", scope: !4632, file: !244, line: 91, type: !4930, scopeLine: 91, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!4934 = !{!4935, !4936, !4939, !4942}
!4935 = !DILocalVariable(name: "self", arg: 1, scope: !4929, file: !244, line: 91, type: !4932)
!4936 = !DILocalVariable(name: "frame", scope: !4937, file: !244, line: 93, type: !4938, align: 8)
!4937 = distinct !DILexicalBlock(scope: !4929, file: !244, line: 93, column: 13)
!4938 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !514, size: 64, align: 64, dwarfAddressSpace: 0)
!4939 = !DILocalVariable(name: "frame", scope: !4940, file: !244, line: 94, type: !4941, align: 8)
!4940 = distinct !DILexicalBlock(scope: !4929, file: !244, line: 94, column: 13)
!4941 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !459, size: 64, align: 64, dwarfAddressSpace: 0)
!4942 = !DILocalVariable(name: "frame", scope: !4943, file: !244, line: 95, type: !4944, align: 8)
!4943 = distinct !DILexicalBlock(scope: !4929, file: !244, line: 95, column: 13)
!4944 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !350, size: 64, align: 64, dwarfAddressSpace: 0)
!4945 = !DILocation(line: 91, column: 32, scope: !4929)
!4946 = !DILocation(line: 92, column: 15, scope: !4929)
!4947 = !DILocation(line: 92, column: 9, scope: !4929)
!4948 = !DILocation(line: 93, column: 35, scope: !4929)
!4949 = !DILocation(line: 93, column: 35, scope: !4937)
!4950 = !DILocation(line: 93, column: 45, scope: !4937)
!4951 = !DILocation(line: 93, column: 63, scope: !4929)
!4952 = !DILocation(line: 94, column: 35, scope: !4929)
!4953 = !DILocation(line: 94, column: 35, scope: !4940)
!4954 = !DILocation(line: 94, column: 45, scope: !4940)
!4955 = !DILocation(line: 94, column: 63, scope: !4929)
!4956 = !DILocation(line: 95, column: 35, scope: !4929)
!4957 = !DILocation(line: 95, column: 35, scope: !4943)
!4958 = !DILocation(line: 95, column: 45, scope: !4943)
!4959 = !DILocation(line: 95, column: 63, scope: !4929)
!4960 = !DILocation(line: 97, column: 6, scope: !4929)
!4961 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h80c7e26e1a9f1e32E", scope: !4632, file: !244, line: 100, type: !4962, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !4964, retainedNodes: !4965)
!4962 = !DISubroutineType(types: !4963)
!4963 = !{!17, !4932}
!4964 = !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h80c7e26e1a9f1e32E", scope: !4632, file: !244, line: 100, type: !4962, scopeLine: 100, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!4965 = !{!4966}
!4966 = !DILocalVariable(name: "self", arg: 1, scope: !4961, file: !244, line: 100, type: !4932)
!4967 = !DILocation(line: 100, column: 23, scope: !4961)
!4968 = !DILocation(line: 101, column: 15, scope: !4961)
!4969 = !DILocation(line: 101, column: 9, scope: !4961)
!4970 = !DILocation(line: 102, column: 41, scope: !4961)
!4971 = !DILocation(line: 103, column: 41, scope: !4961)
!4972 = !DILocation(line: 104, column: 41, scope: !4961)
!4973 = !DILocation(line: 106, column: 6, scope: !4961)
!4974 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h07c985c792adb09fE", scope: !366, file: !244, line: 392, type: !4975, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, declaration: !4977, retainedNodes: !4978)
!4975 = !DISubroutineType(types: !4976)
!4976 = !{!366, !369}
!4977 = !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h07c985c792adb09fE", scope: !366, file: !244, line: 392, type: !4975, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !363)
!4978 = !{!4979}
!4979 = !DILocalVariable(name: "page", arg: 1, scope: !4974, file: !244, line: 392, type: !369)
!4980 = !DILocation(line: 392, column: 16, scope: !4974)
!4981 = !DILocation(line: 393, column: 9, scope: !4974)
!4982 = !DILocation(line: 394, column: 6, scope: !4974)
!4983 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h0d81b302576404e2E", scope: !472, file: !244, line: 392, type: !4984, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !4986, retainedNodes: !4987)
!4984 = !DISubroutineType(types: !4985)
!4985 = !{!472, !475}
!4986 = !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h0d81b302576404e2E", scope: !472, file: !244, line: 392, type: !4984, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!4987 = !{!4988}
!4988 = !DILocalVariable(name: "page", arg: 1, scope: !4983, file: !244, line: 392, type: !475)
!4989 = !DILocation(line: 392, column: 16, scope: !4983)
!4990 = !DILocation(line: 393, column: 9, scope: !4983)
!4991 = !DILocation(line: 394, column: 6, scope: !4983)
!4992 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h37b6252a020db969E", scope: !527, file: !244, line: 392, type: !4993, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !4995, retainedNodes: !4996)
!4993 = !DISubroutineType(types: !4994)
!4994 = !{!527, !530}
!4995 = !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h37b6252a020db969E", scope: !527, file: !244, line: 392, type: !4993, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!4996 = !{!4997}
!4997 = !DILocalVariable(name: "page", arg: 1, scope: !4992, file: !244, line: 392, type: !530)
!4998 = !DILocation(line: 392, column: 16, scope: !4992)
!4999 = !DILocation(line: 393, column: 9, scope: !4992)
!5000 = !DILocation(line: 394, column: 6, scope: !4992)
!5001 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E", scope: !3757, file: !244, line: 423, type: !2653, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5002)
!5002 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h0d4d304f1bb230f5E", scope: !3757, file: !244, line: 423, type: !2653, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5003 = !DILocation(line: 425, column: 6, scope: !5001)
!5004 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hc02f49ebe5f85e43E", scope: !530, file: !5005, line: 96, type: !5006, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !5008, retainedNodes: !5009)
!5005 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!5006 = !DISubroutineType(types: !5007)
!5007 = !{!530, !192}
!5008 = !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hc02f49ebe5f85e43E", scope: !530, file: !5005, line: 96, type: !5006, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!5009 = !{!5010}
!5010 = !DILocalVariable(name: "address", arg: 1, scope: !5004, file: !5005, line: 96, type: !192)
!5011 = !DILocation(line: 96, column: 31, scope: !5004)
!5012 = !DILocation(line: 98, column: 28, scope: !5004)
!5013 = !DILocation(line: 97, column: 9, scope: !5004)
!5014 = !DILocation(line: 101, column: 6, scope: !5004)
!5015 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E", scope: !530, file: !5005, line: 199, type: !5016, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5018, retainedNodes: !5019)
!5016 = !DISubroutineType(types: !5017)
!5017 = !{!530, !2251, !2251, !2251, !2251}
!5018 = !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h1599a77e50c34e07E", scope: !530, file: !5005, line: 199, type: !5016, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5019 = !{!5020, !5021, !5022, !5023, !5024}
!5020 = !DILocalVariable(name: "p4_index", arg: 1, scope: !5015, file: !5005, line: 200, type: !2251)
!5021 = !DILocalVariable(name: "p3_index", arg: 2, scope: !5015, file: !5005, line: 201, type: !2251)
!5022 = !DILocalVariable(name: "p2_index", arg: 3, scope: !5015, file: !5005, line: 202, type: !2251)
!5023 = !DILocalVariable(name: "p1_index", arg: 4, scope: !5015, file: !5005, line: 203, type: !2251)
!5024 = !DILocalVariable(name: "addr", scope: !5025, file: !5005, line: 207, type: !17, align: 8)
!5025 = distinct !DILexicalBlock(scope: !5015, file: !5005, line: 207, column: 9)
!5026 = !DILocation(line: 200, column: 9, scope: !5015)
!5027 = !DILocation(line: 201, column: 9, scope: !5015)
!5028 = !DILocation(line: 202, column: 9, scope: !5015)
!5029 = !DILocation(line: 203, column: 9, scope: !5015)
!5030 = !DILocation(line: 207, column: 13, scope: !5025)
!5031 = !DILocation(line: 207, column: 24, scope: !5015)
!5032 = !DILocation(line: 208, column: 23, scope: !5025)
!5033 = !DILocation(line: 208, column: 31, scope: !5025)
!5034 = !DILocation(line: 208, column: 9, scope: !5025)
!5035 = !DILocation(line: 209, column: 23, scope: !5025)
!5036 = !DILocation(line: 209, column: 31, scope: !5025)
!5037 = !DILocation(line: 209, column: 9, scope: !5025)
!5038 = !DILocation(line: 210, column: 23, scope: !5025)
!5039 = !DILocation(line: 210, column: 31, scope: !5025)
!5040 = !DILocation(line: 210, column: 9, scope: !5025)
!5041 = !DILocation(line: 211, column: 23, scope: !5025)
!5042 = !DILocation(line: 211, column: 31, scope: !5025)
!5043 = !DILocation(line: 211, column: 9, scope: !5025)
!5044 = !DILocation(line: 212, column: 48, scope: !5025)
!5045 = !DILocation(line: 212, column: 34, scope: !5025)
!5046 = !DILocation(line: 212, column: 9, scope: !5025)
!5047 = !DILocation(line: 213, column: 6, scope: !5015)
!5048 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h3e3b04875eb21dcdE", scope: !530, file: !5005, line: 217, type: !5049, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5051, retainedNodes: !5052)
!5049 = !DISubroutineType(types: !5050)
!5050 = !{!2251, !530}
!5051 = !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h3e3b04875eb21dcdE", scope: !530, file: !5005, line: 217, type: !5049, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5052 = !{!5053}
!5053 = !DILocalVariable(name: "self", arg: 1, scope: !5048, file: !5005, line: 217, type: !530)
!5054 = !DILocation(line: 217, column: 27, scope: !5048)
!5055 = !DILocation(line: 218, column: 9, scope: !5048)
!5056 = !DILocation(line: 219, column: 6, scope: !5048)
!5057 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h493ddf275f90729fE", scope: !5058, file: !5005, line: 405, type: !5059, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5062)
!5058 = !DINamespace(name: "{impl#24}", scope: !360)
!5059 = !DISubroutineType(types: !5060)
!5060 = !{!110, !5061, !128}
!5061 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !1233, size: 64, align: 64, dwarfAddressSpace: 0)
!5062 = !{!5063, !5064}
!5063 = !DILocalVariable(name: "self", arg: 1, scope: !5057, file: !5005, line: 405, type: !5061)
!5064 = !DILocalVariable(name: "f", arg: 2, scope: !5057, file: !5005, line: 405, type: !128)
!5065 = !DILocation(line: 405, column: 12, scope: !5057)
!5066 = !DILocation(line: 405, column: 19, scope: !5057)
!5067 = !DILocation(line: 406, column: 9, scope: !5057)
!5068 = !DILocation(line: 407, column: 6, scope: !5057)
!5069 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE", scope: !1262, file: !5070, line: 37, type: !5071, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5073, retainedNodes: !5074)
!5070 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!5071 = !DISubroutineType(types: !5072)
!5072 = !{!226, !1341}
!5073 = !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h0a5337a995c362bdE", scope: !1262, file: !5070, line: 37, type: !5071, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5074 = !{!5075}
!5075 = !DILocalVariable(name: "self", arg: 1, scope: !5069, file: !5070, line: 37, type: !1341)
!5076 = !DILocation(line: 37, column: 28, scope: !5069)
!5077 = !DILocation(line: 38, column: 9, scope: !5069)
!5078 = !DILocation(line: 39, column: 6, scope: !5069)
!5079 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h7fca65b8bc137df8E", scope: !1262, file: !5070, line: 43, type: !5080, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5082, retainedNodes: !5083)
!5080 = !DISubroutineType(types: !5081)
!5081 = !{null, !1261}
!5082 = !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h7fca65b8bc137df8E", scope: !1262, file: !5070, line: 43, type: !5080, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5083 = !{!5084}
!5084 = !DILocalVariable(name: "self", arg: 1, scope: !5079, file: !5070, line: 43, type: !1261)
!5085 = !DILocation(line: 43, column: 23, scope: !5079)
!5086 = !DILocation(line: 44, column: 9, scope: !5079)
!5087 = !DILocation(line: 45, column: 6, scope: !5079)
!5088 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E", scope: !1262, file: !5070, line: 49, type: !5089, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5091, retainedNodes: !5092)
!5089 = !DISubroutineType(types: !5090)
!5090 = !{!283, !1341}
!5091 = !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h6e72bb3b3738eff7E", scope: !1262, file: !5070, line: 49, type: !5089, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5092 = !{!5093}
!5093 = !DILocalVariable(name: "self", arg: 1, scope: !5088, file: !5070, line: 49, type: !1341)
!5094 = !DILocation(line: 49, column: 24, scope: !5088)
!5095 = !DILocation(line: 50, column: 44, scope: !5088)
!5096 = !DILocation(line: 50, column: 9, scope: !5088)
!5097 = !DILocation(line: 51, column: 6, scope: !5088)
!5098 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E", scope: !1262, file: !5070, line: 55, type: !5099, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5101, retainedNodes: !5102)
!5099 = !DISubroutineType(types: !5100)
!5100 = !{!272, !1341}
!5101 = !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h9784cc63bd38a803E", scope: !1262, file: !5070, line: 55, type: !5099, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5102 = !{!5103}
!5103 = !DILocalVariable(name: "self", arg: 1, scope: !5098, file: !5070, line: 55, type: !1341)
!5104 = !DILocation(line: 55, column: 17, scope: !5098)
!5105 = !DILocation(line: 56, column: 23, scope: !5098)
!5106 = !DILocation(line: 56, column: 9, scope: !5098)
!5107 = !DILocation(line: 57, column: 6, scope: !5098)
!5108 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE", scope: !1262, file: !5070, line: 67, type: !5109, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5111, retainedNodes: !5112)
!5109 = !DISubroutineType(types: !5110)
!5110 = !{!1368, !1341}
!5111 = !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h1b2f372e8831a07bE", scope: !1262, file: !5070, line: 67, type: !5109, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5112 = !{!5113}
!5113 = !DILocalVariable(name: "self", arg: 1, scope: !5108, file: !5070, line: 67, type: !1341)
!5114 = !DILocation(line: 67, column: 18, scope: !5108)
!5115 = !DILocation(line: 68, column: 13, scope: !5108)
!5116 = !DILocation(line: 69, column: 17, scope: !5108)
!5117 = !DILocation(line: 69, column: 13, scope: !5108)
!5118 = !DILocation(line: 68, column: 9, scope: !5108)
!5119 = !DILocation(line: 70, column: 19, scope: !5108)
!5120 = !DILocation(line: 75, column: 6, scope: !5108)
!5121 = !DILocation(line: 73, column: 46, scope: !5108)
!5122 = !DILocation(line: 73, column: 16, scope: !5108)
!5123 = !DILocation(line: 73, column: 13, scope: !5108)
!5124 = !DILocation(line: 70, column: 16, scope: !5108)
!5125 = !DILocation(line: 71, column: 17, scope: !5108)
!5126 = !DILocation(line: 71, column: 13, scope: !5108)
!5127 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E", scope: !1262, file: !5070, line: 93, type: !5128, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5130, retainedNodes: !5131)
!5128 = !DISubroutineType(types: !5129)
!5129 = !{null, !1261, !283}
!5130 = !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h7261476abdd105b0E", scope: !1262, file: !5070, line: 93, type: !5128, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5131 = !{!5132, !5133}
!5132 = !DILocalVariable(name: "self", arg: 1, scope: !5127, file: !5070, line: 93, type: !1261)
!5133 = !DILocalVariable(name: "flags", arg: 2, scope: !5127, file: !5070, line: 93, type: !283)
!5134 = !DILocation(line: 93, column: 22, scope: !5127)
!5135 = !DILocation(line: 93, column: 33, scope: !5127)
!5136 = !DILocation(line: 94, column: 22, scope: !5127)
!5137 = !DILocation(line: 94, column: 45, scope: !5127)
!5138 = !DILocation(line: 94, column: 9, scope: !5127)
!5139 = !DILocation(line: 95, column: 6, scope: !5127)
!5140 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17ha415f8c65db0546fE", scope: !5141, file: !5070, line: 99, type: !5142, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5144)
!5141 = !DINamespace(name: "{impl#1}", scope: !284)
!5142 = !DISubroutineType(types: !5143)
!5143 = !{!110, !1341, !128}
!5144 = !{!5145, !5146, !5147}
!5145 = !DILocalVariable(name: "self", arg: 1, scope: !5140, file: !5070, line: 99, type: !1341)
!5146 = !DILocalVariable(name: "f", arg: 2, scope: !5140, file: !5070, line: 99, type: !128)
!5147 = !DILocalVariable(name: "f", scope: !5148, file: !5070, line: 100, type: !3029, align: 8)
!5148 = distinct !DILexicalBlock(scope: !5140, file: !5070, line: 100, column: 9)
!5149 = !DILocation(line: 99, column: 12, scope: !5140)
!5150 = !DILocation(line: 99, column: 19, scope: !5140)
!5151 = !DILocation(line: 100, column: 13, scope: !5148)
!5152 = !DILocation(line: 100, column: 21, scope: !5140)
!5153 = !DILocation(line: 101, column: 26, scope: !5148)
!5154 = !DILocation(line: 101, column: 9, scope: !5148)
!5155 = !DILocation(line: 102, column: 27, scope: !5148)
!5156 = !DILocation(line: 102, column: 9, scope: !5148)
!5157 = !DILocation(line: 103, column: 9, scope: !5148)
!5158 = !DILocation(line: 104, column: 6, scope: !5140)
!5159 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h69fedff5424dc7bbE", scope: !2197, file: !5070, line: 193, type: !5160, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5162)
!5160 = !DISubroutineType(types: !5161)
!5161 = !{!2197}
!5162 = !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h69fedff5424dc7bbE", scope: !2197, file: !5070, line: 193, type: !5160, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5163 = !DILocation(line: 196, column: 22, scope: !5159)
!5164 = !DILocation(line: 195, column: 9, scope: !5159)
!5165 = !DILocation(line: 198, column: 6, scope: !5159)
!5166 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hb3947da228b9ebd6E", scope: !5167, file: !5070, line: 241, type: !5168, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5170)
!5167 = !DINamespace(name: "{impl#5}", scope: !284)
!5168 = !DISubroutineType(types: !5169)
!5169 = !{!1341, !3825, !2251, !412}
!5170 = !{!5171, !5172}
!5171 = !DILocalVariable(name: "self", arg: 1, scope: !5166, file: !5070, line: 241, type: !3825)
!5172 = !DILocalVariable(name: "index", arg: 2, scope: !5166, file: !5070, line: 241, type: !2251)
!5173 = !DILocation(line: 241, column: 14, scope: !5166)
!5174 = !DILocation(line: 241, column: 21, scope: !5166)
!5175 = !DILocation(line: 242, column: 23, scope: !5166)
!5176 = !DILocation(line: 242, column: 10, scope: !5166)
!5177 = !DILocation(line: 242, column: 9, scope: !5166)
!5178 = !DILocation(line: 243, column: 6, scope: !5166)
!5179 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17hbbf0db041c4080b7E", scope: !5180, file: !5070, line: 248, type: !5181, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5183)
!5180 = !DINamespace(name: "{impl#6}", scope: !284)
!5181 = !DISubroutineType(types: !5182)
!5182 = !{!1261, !3519, !2251, !412}
!5183 = !{!5184, !5185}
!5184 = !DILocalVariable(name: "self", arg: 1, scope: !5179, file: !5070, line: 248, type: !3519)
!5185 = !DILocalVariable(name: "index", arg: 2, scope: !5179, file: !5070, line: 248, type: !2251)
!5186 = !DILocation(line: 248, column: 18, scope: !5179)
!5187 = !DILocation(line: 248, column: 29, scope: !5179)
!5188 = !DILocation(line: 249, column: 27, scope: !5179)
!5189 = !DILocation(line: 249, column: 14, scope: !5179)
!5190 = !DILocation(line: 249, column: 9, scope: !5179)
!5191 = !DILocation(line: 250, column: 6, scope: !5179)
!5192 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hf17bbf6958c82b3eE", scope: !5193, file: !5070, line: 254, type: !5160, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18)
!5193 = !DINamespace(name: "{impl#7}", scope: !284)
!5194 = !DILocation(line: 255, column: 9, scope: !5192)
!5195 = !DILocation(line: 256, column: 6, scope: !5192)
!5196 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h18a864a632900c3eE", scope: !2251, file: !5070, line: 284, type: !5197, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5199, retainedNodes: !5200)
!5197 = !DISubroutineType(types: !5198)
!5198 = !{!2251, !169}
!5199 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h18a864a632900c3eE", scope: !2251, file: !5070, line: 284, type: !5197, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5200 = !{!5201}
!5201 = !DILocalVariable(name: "index", arg: 1, scope: !5196, file: !5070, line: 284, type: !169)
!5202 = !DILocation(line: 284, column: 31, scope: !5196)
!5203 = !DILocation(line: 285, column: 14, scope: !5196)
!5204 = !DILocation(line: 285, column: 9, scope: !5196)
!5205 = !DILocation(line: 286, column: 6, scope: !5196)
!5206 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h8fe2eea6396b7f6fE", scope: !5207, file: !5070, line: 305, type: !5208, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5210)
!5207 = !DINamespace(name: "{impl#12}", scope: !284)
!5208 = !DISubroutineType(types: !5209)
!5209 = !{!17, !2251}
!5210 = !{!5211}
!5211 = !DILocalVariable(name: "index", arg: 1, scope: !5206, file: !5070, line: 305, type: !2251)
!5212 = !DILocation(line: 305, column: 13, scope: !5206)
!5213 = !DILocation(line: 52, column: 21, scope: !2640, inlinedAt: !5214)
!5214 = distinct !DILocation(line: 306, column: 9, scope: !5206)
!5215 = !DILocation(line: 53, column: 17, scope: !2640, inlinedAt: !5214)
!5216 = !DILocation(line: 307, column: 6, scope: !5206)
!5217 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h2f431d438d13f454E", scope: !5218, file: !5070, line: 312, type: !5219, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5221)
!5218 = !DINamespace(name: "{impl#13}", scope: !284)
!5219 = !DISubroutineType(types: !5220)
!5220 = !{!9, !2251}
!5221 = !{!5222}
!5222 = !DILocalVariable(name: "index", arg: 1, scope: !5217, file: !5070, line: 312, type: !2251)
!5223 = !DILocation(line: 312, column: 13, scope: !5217)
!5224 = !DILocalVariable(name: "small", arg: 1, scope: !5225, file: !1752, line: 52, type: !169)
!5225 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17heb8ab42139210816E", scope: !5226, file: !1752, line: 52, type: !5227, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5229)
!5226 = !DINamespace(name: "{impl#72}", scope: !1755)
!5227 = !DISubroutineType(types: !5228)
!5228 = !{!9, !169}
!5229 = !{!5224}
!5230 = !DILocation(line: 52, column: 21, scope: !5225, inlinedAt: !5231)
!5231 = distinct !DILocation(line: 313, column: 9, scope: !5217)
!5232 = !DILocation(line: 53, column: 17, scope: !5225, inlinedAt: !5231)
!5233 = !DILocation(line: 314, column: 6, scope: !5217)
!5234 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17hf0b07402ac724282E", scope: !2238, file: !5070, line: 335, type: !5235, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5237, retainedNodes: !5238)
!5235 = !DISubroutineType(types: !5236)
!5236 = !{!2238, !169}
!5237 = !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17hf0b07402ac724282E", scope: !2238, file: !5070, line: 335, type: !5235, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5238 = !{!5239}
!5239 = !DILocalVariable(name: "offset", arg: 1, scope: !5234, file: !5070, line: 335, type: !169)
!5240 = !DILocation(line: 335, column: 31, scope: !5234)
!5241 = !DILocation(line: 336, column: 14, scope: !5234)
!5242 = !DILocation(line: 336, column: 9, scope: !5234)
!5243 = !DILocation(line: 337, column: 6, scope: !5234)
!5244 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hc8c9a727b4b4cd2aE", scope: !5245, file: !5070, line: 356, type: !5246, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5248)
!5245 = !DINamespace(name: "{impl#17}", scope: !284)
!5246 = !DISubroutineType(types: !5247)
!5247 = !{!17, !2238}
!5248 = !{!5249}
!5249 = !DILocalVariable(name: "offset", arg: 1, scope: !5244, file: !5070, line: 356, type: !2238)
!5250 = !DILocation(line: 356, column: 13, scope: !5244)
!5251 = !DILocation(line: 52, column: 21, scope: !2640, inlinedAt: !5252)
!5252 = distinct !DILocation(line: 357, column: 9, scope: !5244)
!5253 = !DILocation(line: 53, column: 17, scope: !2640, inlinedAt: !5252)
!5254 = !DILocation(line: 358, column: 6, scope: !5244)
!5255 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17hf951914d985fdd60E", scope: !327, file: !5070, line: 383, type: !5256, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5271, retainedNodes: !5272)
!5256 = !DISubroutineType(types: !5257)
!5257 = !{!5258, !327}
!5258 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !45, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !5259, templateParams: !18, identifier: "5718d54cb873b1238c674b0c5acc50fb")
!5259 = !{!5260}
!5260 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5258, file: !2, size: 8, align: 8, elements: !5261, templateParams: !18, identifier: "be0dda940e1fe2dabbbe99c57e829fe9", discriminator: !5270)
!5261 = !{!5262, !5266}
!5262 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5260, file: !2, baseType: !5263, size: 8, align: 8, extraData: i128 0)
!5263 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5258, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !18, templateParams: !5264, identifier: "6a7b0e82797a6d3ee56a7d8f2174830")
!5264 = !{!5265}
!5265 = !DITemplateTypeParameter(name: "T", type: !327)
!5266 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5260, file: !2, baseType: !5267, size: 8, align: 8)
!5267 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5258, file: !2, size: 8, align: 8, flags: DIFlagPublic, elements: !5268, templateParams: !5264, identifier: "787530bad66e5ff2a6edb30a3dc1afb0")
!5268 = !{!5269}
!5269 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5267, file: !2, baseType: !327, size: 8, align: 8, flags: DIFlagPublic)
!5270 = !DIDerivedType(tag: DW_TAG_member, scope: !5258, file: !2, baseType: !40, size: 8, align: 8, flags: DIFlagArtificial)
!5271 = !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17hf951914d985fdd60E", scope: !327, file: !5070, line: 383, type: !5256, scopeLine: 383, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!5272 = !{!5273}
!5273 = !DILocalVariable(name: "self", arg: 1, scope: !5255, file: !5070, line: 383, type: !327)
!5274 = !DILocation(line: 383, column: 35, scope: !5255)
!5275 = !DILocation(line: 384, column: 15, scope: !5255)
!5276 = !{i8 1, i8 5}
!5277 = !DILocation(line: 384, column: 9, scope: !5255)
!5278 = !DILocation(line: 388, column: 36, scope: !5255)
!5279 = !DILocation(line: 387, column: 41, scope: !5255)
!5280 = !DILocation(line: 387, column: 36, scope: !5255)
!5281 = !DILocation(line: 387, column: 60, scope: !5255)
!5282 = !DILocation(line: 386, column: 43, scope: !5255)
!5283 = !DILocation(line: 386, column: 38, scope: !5255)
!5284 = !DILocation(line: 386, column: 62, scope: !5255)
!5285 = !DILocation(line: 385, column: 42, scope: !5255)
!5286 = !DILocation(line: 385, column: 37, scope: !5255)
!5287 = !DILocation(line: 385, column: 63, scope: !5255)
!5288 = !DILocation(line: 390, column: 6, scope: !5255)
!5289 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17he4963e825d437117E", scope: !327, file: !5070, line: 393, type: !5290, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5292, retainedNodes: !5293)
!5290 = !DISubroutineType(types: !5291)
!5291 = !{!17, !327}
!5292 = !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17he4963e825d437117E", scope: !327, file: !5070, line: 393, type: !5290, scopeLine: 393, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!5293 = !{!5294}
!5294 = !DILocalVariable(name: "self", arg: 1, scope: !5289, file: !5070, line: 393, type: !327)
!5295 = !DILocation(line: 393, column: 48, scope: !5289)
!5296 = !DILocation(line: 394, column: 18, scope: !5289)
!5297 = !DILocation(line: 394, column: 17, scope: !5289)
!5298 = !DILocation(line: 394, column: 9, scope: !5289)
!5299 = !DILocation(line: 395, column: 6, scope: !5289)
!5300 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17hbd200681f283500cE", scope: !327, file: !5070, line: 398, type: !5290, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5301, retainedNodes: !5302)
!5301 = !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17hbd200681f283500cE", scope: !327, file: !5070, line: 398, type: !5290, scopeLine: 398, flags: DIFlagPrototyped, spFlags: 0, templateParams: !18)
!5302 = !{!5303}
!5303 = !DILocalVariable(name: "self", arg: 1, scope: !5300, file: !5070, line: 398, type: !327)
!5304 = !DILocation(line: 398, column: 48, scope: !5300)
!5305 = !DILocation(line: 399, column: 20, scope: !5300)
!5306 = !DILocation(line: 399, column: 19, scope: !5300)
!5307 = !DILocation(line: 399, column: 18, scope: !5300)
!5308 = !DILocation(line: 399, column: 17, scope: !5300)
!5309 = !DILocation(line: 399, column: 9, scope: !5300)
!5310 = !DILocation(line: 400, column: 6, scope: !5300)
!5311 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617h6b11513efafcd169E", scope: !178, file: !2388, line: 55, type: !5312, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5314, retainedNodes: !5315)
!5312 = !DISubroutineType(types: !5313)
!5313 = !{!178, !169}
!5314 = !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617h6b11513efafcd169E", scope: !178, file: !2388, line: 55, type: !5312, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5315 = !{!5316, !5317}
!5316 = !DILocalVariable(name: "value", arg: 1, scope: !5311, file: !2388, line: 55, type: !169)
!5317 = !DILocalVariable(name: "i", scope: !5318, file: !2388, line: 61, type: !169, align: 2)
!5318 = distinct !DILexicalBlock(scope: !5311, file: !2388, line: 61, column: 13)
!5319 = !DILocation(line: 55, column: 21, scope: !5311)
!5320 = !DILocation(line: 61, column: 13, scope: !5318)
!5321 = !DILocation(line: 56, column: 9, scope: !5311)
!5322 = !DILocation(line: 61, column: 13, scope: !5311)
!5323 = !DILocalVariable(name: "x", arg: 1, scope: !5324, file: !2094, line: 96, type: !574)
!5324 = distinct !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17hd774970719bdc3fbE", scope: !100, file: !2094, line: 96, type: !3249, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !956, declaration: !5325, retainedNodes: !5326)
!5325 = !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17hd774970719bdc3fbE", scope: !100, file: !2094, line: 96, type: !3249, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !956)
!5326 = !{!5323}
!5327 = !DILocation(line: 96, column: 40, scope: !5324, inlinedAt: !5328)
!5328 = distinct !DILocation(line: 61, column: 18, scope: !5318)
!5329 = !DILocation(line: 83, column: 19, scope: !3256, inlinedAt: !5330)
!5330 = distinct !DILocation(line: 97, column: 9, scope: !5324, inlinedAt: !5328)
!5331 = !DILocation(line: 83, column: 29, scope: !3256, inlinedAt: !5330)
!5332 = !DILocation(line: 92, column: 18, scope: !3256, inlinedAt: !5330)
!5333 = !DILocation(line: 93, column: 6, scope: !3256, inlinedAt: !5330)
!5334 = !DILocation(line: 97, column: 9, scope: !5324, inlinedAt: !5328)
!5335 = !DILocation(line: 61, column: 18, scope: !5318)
!5336 = !DILocation(line: 57, column: 18, scope: !5311)
!5337 = !DILocation(line: 58, column: 18, scope: !5311)
!5338 = !DILocation(line: 59, column: 18, scope: !5311)
!5339 = !DILocation(line: 60, column: 18, scope: !5311)
!5340 = !DILocation(line: 63, column: 6, scope: !5311)
!5341 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc05a8b769b4ba5f9E", scope: !5342, file: !2081, line: 40, type: !5343, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5345)
!5342 = !DINamespace(name: "{impl#47}", scope: !13)
!5343 = !DISubroutineType(types: !5344)
!5344 = !{!226, !2570, !2570}
!5345 = !{!5346, !5347}
!5346 = !DILocalVariable(name: "self", arg: 1, scope: !5341, file: !2081, line: 40, type: !2570)
!5347 = !DILocalVariable(name: "other", arg: 2, scope: !5341, file: !2081, line: 40, type: !2570)
!5348 = !DILocation(line: 40, column: 23, scope: !5341)
!5349 = !DILocation(line: 42, column: 21, scope: !5341)
!5350 = !DILocation(line: 40, column: 32, scope: !5341)
!5351 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17hd17e2879731b3b4aE", scope: !2627, file: !2626, line: 13, type: !5352, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5354)
!5352 = !DISubroutineType(types: !5353)
!5353 = !{!2632}
!5354 = !{!5355}
!5355 = !DILocalVariable(name: "segment", scope: !5356, file: !2626, line: 14, type: !169, align: 2)
!5356 = distinct !DILexicalBlock(scope: !5351, file: !2626, line: 14, column: 13)
!5357 = !DILocation(line: 14, column: 17, scope: !5356)
!5358 = !DILocation(line: 16, column: 17, scope: !5356)
!5359 = !{i32 40502}
!5360 = !DILocation(line: 18, column: 29, scope: !5356)
!5361 = !DILocation(line: 18, column: 13, scope: !5356)
!5362 = !DILocation(line: 19, column: 10, scope: !5351)
!5363 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17hd88f072f9bb19fbbE", scope: !5364, file: !2626, line: 28, type: !2630, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5365)
!5364 = !DINamespace(name: "{impl#2}", scope: !2628)
!5365 = !{!5366}
!5366 = !DILocalVariable(name: "sel", arg: 1, scope: !5363, file: !2626, line: 28, type: !2632)
!5367 = !DILocation(line: 28, column: 31, scope: !5363)
!5368 = !DILocation(line: 30, column: 21, scope: !5363)
!5369 = !{i32 40900}
!5370 = !DILocation(line: 32, column: 14, scope: !5363)
!5371 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17hb0ad5283bd84d59fE", scope: !5364, file: !2626, line: 13, type: !5352, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5372)
!5372 = !{!5373}
!5373 = !DILocalVariable(name: "segment", scope: !5374, file: !2626, line: 14, type: !169, align: 2)
!5374 = distinct !DILexicalBlock(scope: !5371, file: !2626, line: 14, column: 13)
!5375 = !DILocation(line: 14, column: 17, scope: !5374)
!5376 = !DILocation(line: 16, column: 17, scope: !5374)
!5377 = !DILocation(line: 18, column: 29, scope: !5374)
!5378 = !DILocation(line: 18, column: 13, scope: !5374)
!5379 = !DILocation(line: 19, column: 10, scope: !5371)
!5380 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h8b8e2edf27c02c3dE", scope: !5381, file: !2626, line: 28, type: !2630, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5382)
!5381 = !DINamespace(name: "{impl#3}", scope: !2628)
!5382 = !{!5383}
!5383 = !DILocalVariable(name: "sel", arg: 1, scope: !5380, file: !2626, line: 28, type: !2632)
!5384 = !DILocation(line: 28, column: 31, scope: !5380)
!5385 = !DILocation(line: 30, column: 21, scope: !5380)
!5386 = !DILocation(line: 32, column: 14, scope: !5380)
!5387 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h048d188cce9cb5caE", scope: !5381, file: !2626, line: 13, type: !5352, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5388)
!5388 = !{!5389}
!5389 = !DILocalVariable(name: "segment", scope: !5390, file: !2626, line: 14, type: !169, align: 2)
!5390 = distinct !DILexicalBlock(scope: !5387, file: !2626, line: 14, column: 13)
!5391 = !DILocation(line: 14, column: 17, scope: !5390)
!5392 = !DILocation(line: 16, column: 17, scope: !5390)
!5393 = !DILocation(line: 18, column: 29, scope: !5390)
!5394 = !DILocation(line: 18, column: 13, scope: !5390)
!5395 = !DILocation(line: 19, column: 10, scope: !5387)
!5396 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hdadce5d304d9717dE", scope: !5397, file: !2626, line: 28, type: !2630, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5398)
!5397 = !DINamespace(name: "{impl#4}", scope: !2628)
!5398 = !{!5399}
!5399 = !DILocalVariable(name: "sel", arg: 1, scope: !5396, file: !2626, line: 28, type: !2632)
!5400 = !DILocation(line: 28, column: 31, scope: !5396)
!5401 = !DILocation(line: 30, column: 21, scope: !5396)
!5402 = !DILocation(line: 32, column: 14, scope: !5396)
!5403 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hc471a3bcc084405cE", scope: !5397, file: !2626, line: 13, type: !5352, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5404)
!5404 = !{!5405}
!5405 = !DILocalVariable(name: "segment", scope: !5406, file: !2626, line: 14, type: !169, align: 2)
!5406 = distinct !DILexicalBlock(scope: !5403, file: !2626, line: 14, column: 13)
!5407 = !DILocation(line: 14, column: 17, scope: !5406)
!5408 = !DILocation(line: 16, column: 17, scope: !5406)
!5409 = !DILocation(line: 18, column: 29, scope: !5406)
!5410 = !DILocation(line: 18, column: 13, scope: !5406)
!5411 = !DILocation(line: 19, column: 10, scope: !5403)
!5412 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17h865cc2335111d928E", scope: !5413, file: !2626, line: 28, type: !2630, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5414)
!5413 = !DINamespace(name: "{impl#5}", scope: !2628)
!5414 = !{!5415}
!5415 = !DILocalVariable(name: "sel", arg: 1, scope: !5412, file: !2626, line: 28, type: !2632)
!5416 = !DILocation(line: 28, column: 31, scope: !5412)
!5417 = !DILocation(line: 30, column: 21, scope: !5412)
!5418 = !DILocation(line: 32, column: 14, scope: !5412)
!5419 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17hbdb506f5ec89fc93E", scope: !5413, file: !2626, line: 13, type: !5352, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5420)
!5420 = !{!5421}
!5421 = !DILocalVariable(name: "segment", scope: !5422, file: !2626, line: 14, type: !169, align: 2)
!5422 = distinct !DILexicalBlock(scope: !5419, file: !2626, line: 14, column: 13)
!5423 = !DILocation(line: 14, column: 17, scope: !5422)
!5424 = !DILocation(line: 16, column: 17, scope: !5422)
!5425 = !DILocation(line: 18, column: 29, scope: !5422)
!5426 = !DILocation(line: 18, column: 13, scope: !5422)
!5427 = !DILocation(line: 19, column: 10, scope: !5419)
!5428 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h67b6dea4a25f7b64E", scope: !5429, file: !2626, line: 41, type: !5430, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5432)
!5429 = !DINamespace(name: "{impl#6}", scope: !2628)
!5430 = !DISubroutineType(types: !5431)
!5431 = !{!192}
!5432 = !{!5433}
!5433 = !DILocalVariable(name: "val", scope: !5434, file: !2626, line: 43, type: !17, align: 8)
!5434 = distinct !DILexicalBlock(scope: !5428, file: !2626, line: 43, column: 21)
!5435 = !DILocation(line: 43, column: 25, scope: !5434)
!5436 = !DILocation(line: 44, column: 21, scope: !5434)
!5437 = !{i32 41317}
!5438 = !DILocation(line: 45, column: 42, scope: !5434)
!5439 = !DILocation(line: 45, column: 21, scope: !5434)
!5440 = !DILocation(line: 47, column: 14, scope: !5428)
!5441 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17hcc70131f741edf7bE", scope: !5429, file: !2626, line: 49, type: !5442, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5444)
!5442 = !DISubroutineType(types: !5443)
!5443 = !{null, !192}
!5444 = !{!5445}
!5445 = !DILocalVariable(name: "base", arg: 1, scope: !5441, file: !2626, line: 49, type: !192)
!5446 = !DILocation(line: 49, column: 34, scope: !5441)
!5447 = !DILocation(line: 51, column: 67, scope: !5441)
!5448 = !DILocation(line: 51, column: 21, scope: !5441)
!5449 = !{i32 41586}
!5450 = !DILocation(line: 53, column: 14, scope: !5441)
!5451 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h81e86f50c86d8893E", scope: !5452, file: !2626, line: 28, type: !2630, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5453)
!5452 = !DINamespace(name: "{impl#7}", scope: !2628)
!5453 = !{!5454}
!5454 = !DILocalVariable(name: "sel", arg: 1, scope: !5451, file: !2626, line: 28, type: !2632)
!5455 = !DILocation(line: 28, column: 31, scope: !5451)
!5456 = !DILocation(line: 30, column: 21, scope: !5451)
!5457 = !DILocation(line: 32, column: 14, scope: !5451)
!5458 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h22bc348009663523E", scope: !5452, file: !2626, line: 13, type: !5352, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5459)
!5459 = !{!5460}
!5460 = !DILocalVariable(name: "segment", scope: !5461, file: !2626, line: 14, type: !169, align: 2)
!5461 = distinct !DILexicalBlock(scope: !5458, file: !2626, line: 14, column: 13)
!5462 = !DILocation(line: 14, column: 17, scope: !5461)
!5463 = !DILocation(line: 16, column: 17, scope: !5461)
!5464 = !DILocation(line: 18, column: 29, scope: !5461)
!5465 = !DILocation(line: 18, column: 13, scope: !5461)
!5466 = !DILocation(line: 19, column: 10, scope: !5458)
!5467 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hee39d735c4ab0f24E", scope: !5468, file: !2626, line: 41, type: !5430, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5469)
!5468 = !DINamespace(name: "{impl#8}", scope: !2628)
!5469 = !{!5470}
!5470 = !DILocalVariable(name: "val", scope: !5471, file: !2626, line: 43, type: !17, align: 8)
!5471 = distinct !DILexicalBlock(scope: !5467, file: !2626, line: 43, column: 21)
!5472 = !DILocation(line: 43, column: 25, scope: !5471)
!5473 = !DILocation(line: 44, column: 21, scope: !5471)
!5474 = !DILocation(line: 45, column: 42, scope: !5471)
!5475 = !DILocation(line: 45, column: 21, scope: !5471)
!5476 = !DILocation(line: 47, column: 14, scope: !5467)
!5477 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h2d7611ddbbf4f8b7E", scope: !5468, file: !2626, line: 49, type: !5442, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5478)
!5478 = !{!5479}
!5479 = !DILocalVariable(name: "base", arg: 1, scope: !5477, file: !2626, line: 49, type: !192)
!5480 = !DILocation(line: 49, column: 34, scope: !5477)
!5481 = !DILocation(line: 51, column: 67, scope: !5477)
!5482 = !DILocation(line: 51, column: 21, scope: !5477)
!5483 = !DILocation(line: 53, column: 14, scope: !5477)
!5484 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h71429898b825751bE", scope: !5486, file: !5485, line: 434, type: !5488, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5494)
!5485 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!5486 = !DINamespace(name: "{impl#10}", scope: !5487)
!5487 = !DINamespace(name: "control", scope: !296)
!5488 = !DISubroutineType(types: !5489)
!5489 = !{!110, !5490, !128}
!5490 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !5491, size: 64, align: 64, dwarfAddressSpace: 0)
!5491 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !5487, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !5492, templateParams: !18, identifier: "59ee0cf1335feb7bed3a16ee54861101")
!5492 = !{!5493}
!5493 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5491, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!5494 = !{!5495, !5496, !5497, !5499, !5514, !5516, !5518, !5520, !5522, !5524, !5526, !5528, !5530, !5532, !5534, !5536, !5538, !5540, !5542, !5544, !5546, !5548, !5550, !5552, !5554, !5556, !5558, !5560, !5562, !5564, !5566, !5568, !5570, !5572, !5574, !5576, !5578, !5580, !5582, !5584, !5586, !5588, !5590, !5592, !5594, !5596, !5598, !5600, !5602, !5604, !5606, !5608, !5610, !5612, !5614, !5616}
!5495 = !DILocalVariable(name: "self", arg: 1, scope: !5484, file: !5485, line: 434, type: !5490)
!5496 = !DILocalVariable(name: "f", arg: 2, scope: !5484, file: !5485, line: 434, type: !128)
!5497 = !DILocalVariable(name: "first", scope: !5498, file: !5485, line: 471, type: !226, align: 1)
!5498 = distinct !DILexicalBlock(scope: !5484, file: !5485, line: 471, column: 17)
!5499 = !DILocalVariable(name: "residual", scope: !5500, file: !5485, line: 475, type: !5501, align: 1)
!5500 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5501 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !111, file: !2, align: 8, flags: DIFlagPublic, elements: !5502, templateParams: !18, identifier: "15287e90e2fcd333a90f26fc8fae9534")
!5502 = !{!5503}
!5503 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5501, file: !2, align: 8, elements: !5504, templateParams: !18, identifier: "44c8e5fe9eb35db48bbbfc561424d0bd")
!5504 = !{!5505, !5510}
!5505 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5503, file: !2, baseType: !5506, align: 8)
!5506 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5501, file: !2, align: 8, flags: DIFlagPublic, elements: !5507, templateParams: !5509, identifier: "ab5c26f1ab64c300c0a3605b198e5443")
!5507 = !{!5508}
!5508 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5506, file: !2, baseType: !402, align: 8, flags: DIFlagPublic)
!5509 = !{!407, !121}
!5510 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5503, file: !2, baseType: !5511, align: 8)
!5511 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5501, file: !2, align: 8, flags: DIFlagPublic, elements: !5512, templateParams: !5509, identifier: "57b526588038dc88c9133c32d2a441af")
!5512 = !{!5513}
!5513 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5511, file: !2, baseType: !122, align: 8, flags: DIFlagPublic)
!5514 = !DILocalVariable(name: "val", scope: !5515, file: !5485, line: 475, type: !7, align: 1)
!5515 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5516 = !DILocalVariable(name: "residual", scope: !5517, file: !5485, line: 478, type: !5501, align: 1)
!5517 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5518 = !DILocalVariable(name: "val", scope: !5519, file: !5485, line: 478, type: !7, align: 1)
!5519 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5520 = !DILocalVariable(name: "residual", scope: !5521, file: !5485, line: 475, type: !5501, align: 1)
!5521 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5522 = !DILocalVariable(name: "val", scope: !5523, file: !5485, line: 475, type: !7, align: 1)
!5523 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5524 = !DILocalVariable(name: "residual", scope: !5525, file: !5485, line: 478, type: !5501, align: 1)
!5525 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5526 = !DILocalVariable(name: "val", scope: !5527, file: !5485, line: 478, type: !7, align: 1)
!5527 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5528 = !DILocalVariable(name: "residual", scope: !5529, file: !5485, line: 475, type: !5501, align: 1)
!5529 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5530 = !DILocalVariable(name: "val", scope: !5531, file: !5485, line: 475, type: !7, align: 1)
!5531 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5532 = !DILocalVariable(name: "residual", scope: !5533, file: !5485, line: 478, type: !5501, align: 1)
!5533 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5534 = !DILocalVariable(name: "val", scope: !5535, file: !5485, line: 478, type: !7, align: 1)
!5535 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5536 = !DILocalVariable(name: "residual", scope: !5537, file: !5485, line: 475, type: !5501, align: 1)
!5537 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5538 = !DILocalVariable(name: "val", scope: !5539, file: !5485, line: 475, type: !7, align: 1)
!5539 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5540 = !DILocalVariable(name: "residual", scope: !5541, file: !5485, line: 478, type: !5501, align: 1)
!5541 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5542 = !DILocalVariable(name: "val", scope: !5543, file: !5485, line: 478, type: !7, align: 1)
!5543 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5544 = !DILocalVariable(name: "residual", scope: !5545, file: !5485, line: 475, type: !5501, align: 1)
!5545 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5546 = !DILocalVariable(name: "val", scope: !5547, file: !5485, line: 475, type: !7, align: 1)
!5547 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5548 = !DILocalVariable(name: "residual", scope: !5549, file: !5485, line: 478, type: !5501, align: 1)
!5549 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5550 = !DILocalVariable(name: "val", scope: !5551, file: !5485, line: 478, type: !7, align: 1)
!5551 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5552 = !DILocalVariable(name: "residual", scope: !5553, file: !5485, line: 475, type: !5501, align: 1)
!5553 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5554 = !DILocalVariable(name: "val", scope: !5555, file: !5485, line: 475, type: !7, align: 1)
!5555 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5556 = !DILocalVariable(name: "residual", scope: !5557, file: !5485, line: 478, type: !5501, align: 1)
!5557 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5558 = !DILocalVariable(name: "val", scope: !5559, file: !5485, line: 478, type: !7, align: 1)
!5559 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5560 = !DILocalVariable(name: "residual", scope: !5561, file: !5485, line: 475, type: !5501, align: 1)
!5561 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5562 = !DILocalVariable(name: "val", scope: !5563, file: !5485, line: 475, type: !7, align: 1)
!5563 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5564 = !DILocalVariable(name: "residual", scope: !5565, file: !5485, line: 478, type: !5501, align: 1)
!5565 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5566 = !DILocalVariable(name: "val", scope: !5567, file: !5485, line: 478, type: !7, align: 1)
!5567 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5568 = !DILocalVariable(name: "residual", scope: !5569, file: !5485, line: 475, type: !5501, align: 1)
!5569 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5570 = !DILocalVariable(name: "val", scope: !5571, file: !5485, line: 475, type: !7, align: 1)
!5571 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5572 = !DILocalVariable(name: "residual", scope: !5573, file: !5485, line: 478, type: !5501, align: 1)
!5573 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5574 = !DILocalVariable(name: "val", scope: !5575, file: !5485, line: 478, type: !7, align: 1)
!5575 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5576 = !DILocalVariable(name: "residual", scope: !5577, file: !5485, line: 475, type: !5501, align: 1)
!5577 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5578 = !DILocalVariable(name: "val", scope: !5579, file: !5485, line: 475, type: !7, align: 1)
!5579 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5580 = !DILocalVariable(name: "residual", scope: !5581, file: !5485, line: 478, type: !5501, align: 1)
!5581 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5582 = !DILocalVariable(name: "val", scope: !5583, file: !5485, line: 478, type: !7, align: 1)
!5583 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5584 = !DILocalVariable(name: "residual", scope: !5585, file: !5485, line: 475, type: !5501, align: 1)
!5585 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5586 = !DILocalVariable(name: "val", scope: !5587, file: !5485, line: 475, type: !7, align: 1)
!5587 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5588 = !DILocalVariable(name: "residual", scope: !5589, file: !5485, line: 478, type: !5501, align: 1)
!5589 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5590 = !DILocalVariable(name: "val", scope: !5591, file: !5485, line: 478, type: !7, align: 1)
!5591 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5592 = !DILocalVariable(name: "residual", scope: !5593, file: !5485, line: 475, type: !5501, align: 1)
!5593 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 47)
!5594 = !DILocalVariable(name: "val", scope: !5595, file: !5485, line: 475, type: !7, align: 1)
!5595 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 475, column: 29)
!5596 = !DILocalVariable(name: "residual", scope: !5597, file: !5485, line: 478, type: !5501, align: 1)
!5597 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 70)
!5598 = !DILocalVariable(name: "val", scope: !5599, file: !5485, line: 478, type: !7, align: 1)
!5599 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 478, column: 25)
!5600 = !DILocalVariable(name: "extra_bits", scope: !5601, file: !5485, line: 481, type: !17, align: 8)
!5601 = distinct !DILexicalBlock(scope: !5498, file: !5485, line: 481, column: 17)
!5602 = !DILocalVariable(name: "residual", scope: !5603, file: !5485, line: 484, type: !5501, align: 1)
!5603 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 484, column: 43)
!5604 = !DILocalVariable(name: "val", scope: !5605, file: !5485, line: 484, type: !7, align: 1)
!5605 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 484, column: 25)
!5606 = !DILocalVariable(name: "residual", scope: !5607, file: !5485, line: 487, type: !5501, align: 1)
!5607 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 487, column: 38)
!5608 = !DILocalVariable(name: "val", scope: !5609, file: !5485, line: 487, type: !7, align: 1)
!5609 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 487, column: 21)
!5610 = !DILocalVariable(name: "residual", scope: !5611, file: !5485, line: 488, type: !5501, align: 1)
!5611 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 488, column: 70)
!5612 = !DILocalVariable(name: "val", scope: !5613, file: !5485, line: 488, type: !7, align: 1)
!5613 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 488, column: 21)
!5614 = !DILocalVariable(name: "residual", scope: !5615, file: !5485, line: 491, type: !5501, align: 1)
!5615 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 491, column: 43)
!5616 = !DILocalVariable(name: "val", scope: !5617, file: !5485, line: 491, type: !7, align: 1)
!5617 = distinct !DILexicalBlock(scope: !5601, file: !5485, line: 491, column: 21)
!5618 = !DILocation(line: 475, column: 47, scope: !5500)
!5619 = !DILocation(line: 475, column: 29, scope: !5515)
!5620 = !DILocation(line: 478, column: 70, scope: !5517)
!5621 = !DILocation(line: 478, column: 25, scope: !5519)
!5622 = !DILocation(line: 475, column: 47, scope: !5521)
!5623 = !DILocation(line: 475, column: 29, scope: !5523)
!5624 = !DILocation(line: 478, column: 70, scope: !5525)
!5625 = !DILocation(line: 478, column: 25, scope: !5527)
!5626 = !DILocation(line: 475, column: 47, scope: !5529)
!5627 = !DILocation(line: 475, column: 29, scope: !5531)
!5628 = !DILocation(line: 478, column: 70, scope: !5533)
!5629 = !DILocation(line: 478, column: 25, scope: !5535)
!5630 = !DILocation(line: 475, column: 47, scope: !5537)
!5631 = !DILocation(line: 475, column: 29, scope: !5539)
!5632 = !DILocation(line: 478, column: 70, scope: !5541)
!5633 = !DILocation(line: 478, column: 25, scope: !5543)
!5634 = !DILocation(line: 475, column: 47, scope: !5545)
!5635 = !DILocation(line: 475, column: 29, scope: !5547)
!5636 = !DILocation(line: 478, column: 70, scope: !5549)
!5637 = !DILocation(line: 478, column: 25, scope: !5551)
!5638 = !DILocation(line: 475, column: 47, scope: !5553)
!5639 = !DILocation(line: 475, column: 29, scope: !5555)
!5640 = !DILocation(line: 478, column: 70, scope: !5557)
!5641 = !DILocation(line: 478, column: 25, scope: !5559)
!5642 = !DILocation(line: 475, column: 47, scope: !5561)
!5643 = !DILocation(line: 475, column: 29, scope: !5563)
!5644 = !DILocation(line: 478, column: 70, scope: !5565)
!5645 = !DILocation(line: 478, column: 25, scope: !5567)
!5646 = !DILocation(line: 475, column: 47, scope: !5569)
!5647 = !DILocation(line: 475, column: 29, scope: !5571)
!5648 = !DILocation(line: 478, column: 70, scope: !5573)
!5649 = !DILocation(line: 478, column: 25, scope: !5575)
!5650 = !DILocation(line: 475, column: 47, scope: !5577)
!5651 = !DILocation(line: 475, column: 29, scope: !5579)
!5652 = !DILocation(line: 478, column: 70, scope: !5581)
!5653 = !DILocation(line: 478, column: 25, scope: !5583)
!5654 = !DILocation(line: 475, column: 47, scope: !5585)
!5655 = !DILocation(line: 475, column: 29, scope: !5587)
!5656 = !DILocation(line: 478, column: 70, scope: !5589)
!5657 = !DILocation(line: 478, column: 25, scope: !5591)
!5658 = !DILocation(line: 475, column: 47, scope: !5593)
!5659 = !DILocation(line: 475, column: 29, scope: !5595)
!5660 = !DILocation(line: 478, column: 70, scope: !5597)
!5661 = !DILocation(line: 478, column: 25, scope: !5599)
!5662 = !DILocation(line: 484, column: 43, scope: !5603)
!5663 = !DILocation(line: 484, column: 25, scope: !5605)
!5664 = !DILocation(line: 487, column: 38, scope: !5607)
!5665 = !DILocation(line: 487, column: 21, scope: !5609)
!5666 = !DILocation(line: 488, column: 70, scope: !5611)
!5667 = !DILocation(line: 488, column: 21, scope: !5613)
!5668 = !DILocation(line: 491, column: 43, scope: !5615)
!5669 = !DILocation(line: 491, column: 21, scope: !5617)
!5670 = !DILocation(line: 434, column: 20, scope: !5484)
!5671 = !DILocation(line: 434, column: 27, scope: !5484)
!5672 = !DILocation(line: 471, column: 21, scope: !5498)
!5673 = !DILocation(line: 481, column: 21, scope: !5601)
!5674 = !DILocation(line: 471, column: 33, scope: !5484)
!5675 = !DILocation(line: 473, column: 46, scope: !5498)
!5676 = !DILocation(line: 474, column: 29, scope: !5498)
!5677 = !DILocation(line: 475, column: 29, scope: !5498)
!5678 = !DILocation(line: 477, column: 25, scope: !5498)
!5679 = !DILocation(line: 478, column: 25, scope: !5498)
!5680 = !DILocation(line: 475, column: 29, scope: !5500)
!5681 = !DILocation(line: 494, column: 14, scope: !5484)
!5682 = !DILocation(line: 478, column: 25, scope: !5517)
!5683 = !DILocation(line: 475, column: 29, scope: !5521)
!5684 = !DILocation(line: 478, column: 25, scope: !5525)
!5685 = !DILocation(line: 475, column: 29, scope: !5529)
!5686 = !DILocation(line: 478, column: 25, scope: !5533)
!5687 = !DILocation(line: 475, column: 29, scope: !5537)
!5688 = !DILocation(line: 478, column: 25, scope: !5541)
!5689 = !DILocation(line: 475, column: 29, scope: !5545)
!5690 = !DILocation(line: 478, column: 25, scope: !5549)
!5691 = !DILocation(line: 475, column: 29, scope: !5553)
!5692 = !DILocation(line: 478, column: 25, scope: !5557)
!5693 = !DILocation(line: 475, column: 29, scope: !5561)
!5694 = !DILocation(line: 478, column: 25, scope: !5565)
!5695 = !DILocation(line: 475, column: 29, scope: !5569)
!5696 = !DILocation(line: 478, column: 25, scope: !5573)
!5697 = !DILocation(line: 475, column: 29, scope: !5577)
!5698 = !DILocation(line: 478, column: 25, scope: !5581)
!5699 = !DILocation(line: 475, column: 29, scope: !5585)
!5700 = !DILocation(line: 478, column: 25, scope: !5589)
!5701 = !DILocation(line: 481, column: 34, scope: !5498)
!5702 = !DILocation(line: 481, column: 47, scope: !5498)
!5703 = !DILocation(line: 481, column: 46, scope: !5498)
!5704 = !DILocation(line: 482, column: 20, scope: !5601)
!5705 = !DILocation(line: 475, column: 29, scope: !5593)
!5706 = !DILocation(line: 478, column: 25, scope: !5597)
!5707 = !DILocation(line: 490, column: 20, scope: !5601)
!5708 = !DILocation(line: 483, column: 25, scope: !5601)
!5709 = !DILocation(line: 484, column: 25, scope: !5601)
!5710 = !DILocation(line: 486, column: 21, scope: !5601)
!5711 = !DILocation(line: 487, column: 21, scope: !5601)
!5712 = !DILocation(line: 484, column: 25, scope: !5603)
!5713 = !DILocation(line: 488, column: 21, scope: !5601)
!5714 = !DILocation(line: 487, column: 21, scope: !5607)
!5715 = !DILocation(line: 488, column: 21, scope: !5611)
!5716 = !DILocation(line: 493, column: 17, scope: !5601)
!5717 = !DILocation(line: 491, column: 21, scope: !5601)
!5718 = !DILocation(line: 491, column: 21, scope: !5615)
!5719 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hcbabdb15153acc1cE", scope: !5720, file: !5485, line: 497, type: !5488, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5721)
!5720 = !DINamespace(name: "{impl#11}", scope: !5487)
!5721 = !{!5722, !5723}
!5722 = !DILocalVariable(name: "self", arg: 1, scope: !5719, file: !5485, line: 497, type: !5490)
!5723 = !DILocalVariable(name: "f", arg: 2, scope: !5719, file: !5485, line: 497, type: !128)
!5724 = !DILocation(line: 497, column: 20, scope: !5719)
!5725 = !DILocation(line: 497, column: 27, scope: !5719)
!5726 = !DILocation(line: 498, column: 17, scope: !5719)
!5727 = !DILocation(line: 499, column: 14, scope: !5719)
!5728 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hcdb8914c6fbf1fe4E", scope: !5729, file: !5485, line: 502, type: !5488, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5730)
!5729 = !DINamespace(name: "{impl#12}", scope: !5487)
!5730 = !{!5731, !5732}
!5731 = !DILocalVariable(name: "self", arg: 1, scope: !5728, file: !5485, line: 502, type: !5490)
!5732 = !DILocalVariable(name: "f", arg: 2, scope: !5728, file: !5485, line: 502, type: !128)
!5733 = !DILocation(line: 502, column: 20, scope: !5728)
!5734 = !DILocation(line: 502, column: 27, scope: !5728)
!5735 = !DILocation(line: 503, column: 17, scope: !5728)
!5736 = !DILocation(line: 504, column: 14, scope: !5728)
!5737 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h51f92570623eb175E", scope: !5738, file: !5485, line: 507, type: !5488, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5739)
!5738 = !DINamespace(name: "{impl#13}", scope: !5487)
!5739 = !{!5740, !5741}
!5740 = !DILocalVariable(name: "self", arg: 1, scope: !5737, file: !5485, line: 507, type: !5490)
!5741 = !DILocalVariable(name: "f", arg: 2, scope: !5737, file: !5485, line: 507, type: !128)
!5742 = !DILocation(line: 507, column: 20, scope: !5737)
!5743 = !DILocation(line: 507, column: 27, scope: !5737)
!5744 = !DILocation(line: 508, column: 17, scope: !5737)
!5745 = !DILocation(line: 509, column: 14, scope: !5737)
!5746 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7179f09ed6f1bc28E", scope: !5747, file: !5485, line: 512, type: !5488, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5748)
!5747 = !DINamespace(name: "{impl#14}", scope: !5487)
!5748 = !{!5749, !5750}
!5749 = !DILocalVariable(name: "self", arg: 1, scope: !5746, file: !5485, line: 512, type: !5490)
!5750 = !DILocalVariable(name: "f", arg: 2, scope: !5746, file: !5485, line: 512, type: !128)
!5751 = !DILocation(line: 512, column: 20, scope: !5746)
!5752 = !DILocation(line: 512, column: 27, scope: !5746)
!5753 = !DILocation(line: 513, column: 17, scope: !5746)
!5754 = !DILocation(line: 514, column: 14, scope: !5746)
!5755 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h24be12e167104c0dE", scope: !5491, file: !5485, line: 532, type: !5756, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5758)
!5756 = !DISubroutineType(types: !5757)
!5757 = !{!5491}
!5758 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h24be12e167104c0dE", scope: !5491, file: !5485, line: 532, type: !5756, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5759 = !DILocation(line: 533, column: 17, scope: !5755)
!5760 = !DILocation(line: 541, column: 14, scope: !5755)
!5761 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17h6b2432a5a3e5f0a6E", scope: !5491, file: !5485, line: 545, type: !5762, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5764, retainedNodes: !5765)
!5762 = !DISubroutineType(types: !5763)
!5763 = !{!17, !5490}
!5764 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17h6b2432a5a3e5f0a6E", scope: !5491, file: !5485, line: 545, type: !5762, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5765 = !{!5766}
!5766 = !DILocalVariable(name: "self", arg: 1, scope: !5761, file: !5485, line: 545, type: !5490)
!5767 = !DILocation(line: 545, column: 31, scope: !5761)
!5768 = !DILocation(line: 546, column: 17, scope: !5761)
!5769 = !DILocation(line: 547, column: 14, scope: !5761)
!5770 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hefacdd8768641123E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5775)
!5771 = !DINamespace(name: "{impl#0}", scope: !5772)
!5772 = !DINamespace(name: "fmt", scope: !5486)
!5773 = !DISubroutineType(types: !5774)
!5774 = !{!226, !5490}
!5775 = !{!5776}
!5776 = !DILocalVariable(name: "self", arg: 1, scope: !5777, file: !5778, line: 10, type: !5490)
!5777 = !DILexicalBlockFile(scope: !5770, file: !5778, discriminator: 0)
!5778 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!5779 = !DILocation(line: 10, column: 1, scope: !5777)
!5780 = !DILocation(line: 875, column: 11, scope: !5770)
!5781 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17hcfb4ad030517c0b0E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5782)
!5782 = !{!5783}
!5783 = !DILocalVariable(name: "self", arg: 1, scope: !5784, file: !5778, line: 10, type: !5490)
!5784 = !DILexicalBlockFile(scope: !5781, file: !5778, discriminator: 0)
!5785 = !DILocation(line: 10, column: 1, scope: !5784)
!5786 = !DILocation(line: 875, column: 11, scope: !5781)
!5787 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17ha4c726b2c554fa61E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5788)
!5788 = !{!5789}
!5789 = !DILocalVariable(name: "self", arg: 1, scope: !5790, file: !5778, line: 10, type: !5490)
!5790 = !DILexicalBlockFile(scope: !5787, file: !5778, discriminator: 0)
!5791 = !DILocation(line: 10, column: 1, scope: !5790)
!5792 = !DILocation(line: 875, column: 11, scope: !5787)
!5793 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hb593f50219fdcd41E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5794)
!5794 = !{!5795}
!5795 = !DILocalVariable(name: "self", arg: 1, scope: !5796, file: !5778, line: 10, type: !5490)
!5796 = !DILexicalBlockFile(scope: !5793, file: !5778, discriminator: 0)
!5797 = !DILocation(line: 10, column: 1, scope: !5796)
!5798 = !DILocation(line: 875, column: 11, scope: !5793)
!5799 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h25135daa98b7e255E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5800)
!5800 = !{!5801}
!5801 = !DILocalVariable(name: "self", arg: 1, scope: !5802, file: !5778, line: 10, type: !5490)
!5802 = !DILexicalBlockFile(scope: !5799, file: !5778, discriminator: 0)
!5803 = !DILocation(line: 10, column: 1, scope: !5802)
!5804 = !DILocation(line: 875, column: 11, scope: !5799)
!5805 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h7ade2331500b9356E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5806)
!5806 = !{!5807}
!5807 = !DILocalVariable(name: "self", arg: 1, scope: !5808, file: !5778, line: 10, type: !5490)
!5808 = !DILexicalBlockFile(scope: !5805, file: !5778, discriminator: 0)
!5809 = !DILocation(line: 10, column: 1, scope: !5808)
!5810 = !DILocation(line: 875, column: 11, scope: !5805)
!5811 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hc93af3546d7cabd0E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5812)
!5812 = !{!5813}
!5813 = !DILocalVariable(name: "self", arg: 1, scope: !5814, file: !5778, line: 10, type: !5490)
!5814 = !DILexicalBlockFile(scope: !5811, file: !5778, discriminator: 0)
!5815 = !DILocation(line: 10, column: 1, scope: !5814)
!5816 = !DILocation(line: 875, column: 11, scope: !5811)
!5817 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hb8f718524a0fdedcE", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5818)
!5818 = !{!5819}
!5819 = !DILocalVariable(name: "self", arg: 1, scope: !5820, file: !5778, line: 10, type: !5490)
!5820 = !DILexicalBlockFile(scope: !5817, file: !5778, discriminator: 0)
!5821 = !DILocation(line: 10, column: 1, scope: !5820)
!5822 = !DILocation(line: 875, column: 11, scope: !5817)
!5823 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17hd52a6fe29955aff6E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5824)
!5824 = !{!5825}
!5825 = !DILocalVariable(name: "self", arg: 1, scope: !5826, file: !5778, line: 10, type: !5490)
!5826 = !DILexicalBlockFile(scope: !5823, file: !5778, discriminator: 0)
!5827 = !DILocation(line: 10, column: 1, scope: !5826)
!5828 = !DILocation(line: 875, column: 11, scope: !5823)
!5829 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17he55ef1662b208955E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5830)
!5830 = !{!5831}
!5831 = !DILocalVariable(name: "self", arg: 1, scope: !5832, file: !5778, line: 10, type: !5490)
!5832 = !DILexicalBlockFile(scope: !5829, file: !5778, discriminator: 0)
!5833 = !DILocation(line: 10, column: 1, scope: !5832)
!5834 = !DILocation(line: 875, column: 11, scope: !5829)
!5835 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h4f86cf1fc98fec93E", scope: !5771, file: !5485, line: 460, type: !5773, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5836)
!5836 = !{!5837}
!5837 = !DILocalVariable(name: "self", arg: 1, scope: !5838, file: !5778, line: 10, type: !5490)
!5838 = !DILexicalBlockFile(scope: !5835, file: !5778, discriminator: 0)
!5839 = !DILocation(line: 10, column: 1, scope: !5838)
!5840 = !DILocation(line: 875, column: 11, scope: !5835)
!5841 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hb50683e3eecfcd15E", scope: !5842, file: !5485, line: 434, type: !5843, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5849)
!5842 = !DINamespace(name: "{impl#38}", scope: !5487)
!5843 = !DISubroutineType(types: !5844)
!5844 = !{!110, !5845, !128}
!5845 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !5846, size: 64, align: 64, dwarfAddressSpace: 0)
!5846 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !5487, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !5847, templateParams: !18, identifier: "8743ddea9a0c171a6cac666e5a2e0444")
!5847 = !{!5848}
!5848 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5846, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!5849 = !{!5850, !5851, !5852, !5854, !5856, !5858, !5860, !5862, !5864, !5866, !5868, !5870, !5872, !5874, !5876, !5878, !5880, !5882, !5884, !5886}
!5850 = !DILocalVariable(name: "self", arg: 1, scope: !5841, file: !5485, line: 434, type: !5845)
!5851 = !DILocalVariable(name: "f", arg: 2, scope: !5841, file: !5485, line: 434, type: !128)
!5852 = !DILocalVariable(name: "first", scope: !5853, file: !5485, line: 471, type: !226, align: 1)
!5853 = distinct !DILexicalBlock(scope: !5841, file: !5485, line: 471, column: 17)
!5854 = !DILocalVariable(name: "residual", scope: !5855, file: !5485, line: 475, type: !5501, align: 1)
!5855 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 475, column: 47)
!5856 = !DILocalVariable(name: "val", scope: !5857, file: !5485, line: 475, type: !7, align: 1)
!5857 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 475, column: 29)
!5858 = !DILocalVariable(name: "residual", scope: !5859, file: !5485, line: 478, type: !5501, align: 1)
!5859 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 478, column: 70)
!5860 = !DILocalVariable(name: "val", scope: !5861, file: !5485, line: 478, type: !7, align: 1)
!5861 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 478, column: 25)
!5862 = !DILocalVariable(name: "residual", scope: !5863, file: !5485, line: 475, type: !5501, align: 1)
!5863 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 475, column: 47)
!5864 = !DILocalVariable(name: "val", scope: !5865, file: !5485, line: 475, type: !7, align: 1)
!5865 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 475, column: 29)
!5866 = !DILocalVariable(name: "residual", scope: !5867, file: !5485, line: 478, type: !5501, align: 1)
!5867 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 478, column: 70)
!5868 = !DILocalVariable(name: "val", scope: !5869, file: !5485, line: 478, type: !7, align: 1)
!5869 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 478, column: 25)
!5870 = !DILocalVariable(name: "extra_bits", scope: !5871, file: !5485, line: 481, type: !17, align: 8)
!5871 = distinct !DILexicalBlock(scope: !5853, file: !5485, line: 481, column: 17)
!5872 = !DILocalVariable(name: "residual", scope: !5873, file: !5485, line: 484, type: !5501, align: 1)
!5873 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 484, column: 43)
!5874 = !DILocalVariable(name: "val", scope: !5875, file: !5485, line: 484, type: !7, align: 1)
!5875 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 484, column: 25)
!5876 = !DILocalVariable(name: "residual", scope: !5877, file: !5485, line: 487, type: !5501, align: 1)
!5877 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 487, column: 38)
!5878 = !DILocalVariable(name: "val", scope: !5879, file: !5485, line: 487, type: !7, align: 1)
!5879 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 487, column: 21)
!5880 = !DILocalVariable(name: "residual", scope: !5881, file: !5485, line: 488, type: !5501, align: 1)
!5881 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 488, column: 70)
!5882 = !DILocalVariable(name: "val", scope: !5883, file: !5485, line: 488, type: !7, align: 1)
!5883 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 488, column: 21)
!5884 = !DILocalVariable(name: "residual", scope: !5885, file: !5485, line: 491, type: !5501, align: 1)
!5885 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 491, column: 43)
!5886 = !DILocalVariable(name: "val", scope: !5887, file: !5485, line: 491, type: !7, align: 1)
!5887 = distinct !DILexicalBlock(scope: !5871, file: !5485, line: 491, column: 21)
!5888 = !DILocation(line: 475, column: 47, scope: !5855)
!5889 = !DILocation(line: 475, column: 29, scope: !5857)
!5890 = !DILocation(line: 478, column: 70, scope: !5859)
!5891 = !DILocation(line: 478, column: 25, scope: !5861)
!5892 = !DILocation(line: 475, column: 47, scope: !5863)
!5893 = !DILocation(line: 475, column: 29, scope: !5865)
!5894 = !DILocation(line: 478, column: 70, scope: !5867)
!5895 = !DILocation(line: 478, column: 25, scope: !5869)
!5896 = !DILocation(line: 484, column: 43, scope: !5873)
!5897 = !DILocation(line: 484, column: 25, scope: !5875)
!5898 = !DILocation(line: 487, column: 38, scope: !5877)
!5899 = !DILocation(line: 487, column: 21, scope: !5879)
!5900 = !DILocation(line: 488, column: 70, scope: !5881)
!5901 = !DILocation(line: 488, column: 21, scope: !5883)
!5902 = !DILocation(line: 491, column: 43, scope: !5885)
!5903 = !DILocation(line: 491, column: 21, scope: !5887)
!5904 = !DILocation(line: 434, column: 20, scope: !5841)
!5905 = !DILocation(line: 434, column: 27, scope: !5841)
!5906 = !DILocation(line: 471, column: 21, scope: !5853)
!5907 = !DILocation(line: 481, column: 21, scope: !5871)
!5908 = !DILocation(line: 471, column: 33, scope: !5841)
!5909 = !DILocation(line: 473, column: 46, scope: !5853)
!5910 = !DILocation(line: 474, column: 29, scope: !5853)
!5911 = !DILocation(line: 475, column: 29, scope: !5853)
!5912 = !DILocation(line: 477, column: 25, scope: !5853)
!5913 = !DILocation(line: 478, column: 25, scope: !5853)
!5914 = !DILocation(line: 475, column: 29, scope: !5855)
!5915 = !DILocation(line: 494, column: 14, scope: !5841)
!5916 = !DILocation(line: 478, column: 25, scope: !5859)
!5917 = !DILocation(line: 481, column: 34, scope: !5853)
!5918 = !DILocation(line: 481, column: 47, scope: !5853)
!5919 = !DILocation(line: 481, column: 46, scope: !5853)
!5920 = !DILocation(line: 482, column: 20, scope: !5871)
!5921 = !DILocation(line: 475, column: 29, scope: !5863)
!5922 = !DILocation(line: 478, column: 25, scope: !5867)
!5923 = !DILocation(line: 490, column: 20, scope: !5871)
!5924 = !DILocation(line: 483, column: 25, scope: !5871)
!5925 = !DILocation(line: 484, column: 25, scope: !5871)
!5926 = !DILocation(line: 486, column: 21, scope: !5871)
!5927 = !DILocation(line: 487, column: 21, scope: !5871)
!5928 = !DILocation(line: 484, column: 25, scope: !5873)
!5929 = !DILocation(line: 488, column: 21, scope: !5871)
!5930 = !DILocation(line: 487, column: 21, scope: !5877)
!5931 = !DILocation(line: 488, column: 21, scope: !5881)
!5932 = !DILocation(line: 493, column: 17, scope: !5871)
!5933 = !DILocation(line: 491, column: 21, scope: !5871)
!5934 = !DILocation(line: 491, column: 21, scope: !5885)
!5935 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h9379f05078663971E", scope: !5936, file: !5485, line: 497, type: !5843, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5937)
!5936 = !DINamespace(name: "{impl#39}", scope: !5487)
!5937 = !{!5938, !5939}
!5938 = !DILocalVariable(name: "self", arg: 1, scope: !5935, file: !5485, line: 497, type: !5845)
!5939 = !DILocalVariable(name: "f", arg: 2, scope: !5935, file: !5485, line: 497, type: !128)
!5940 = !DILocation(line: 497, column: 20, scope: !5935)
!5941 = !DILocation(line: 497, column: 27, scope: !5935)
!5942 = !DILocation(line: 498, column: 17, scope: !5935)
!5943 = !DILocation(line: 499, column: 14, scope: !5935)
!5944 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h33e4990610e37afbE", scope: !5945, file: !5485, line: 502, type: !5843, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5946)
!5945 = !DINamespace(name: "{impl#40}", scope: !5487)
!5946 = !{!5947, !5948}
!5947 = !DILocalVariable(name: "self", arg: 1, scope: !5944, file: !5485, line: 502, type: !5845)
!5948 = !DILocalVariable(name: "f", arg: 2, scope: !5944, file: !5485, line: 502, type: !128)
!5949 = !DILocation(line: 502, column: 20, scope: !5944)
!5950 = !DILocation(line: 502, column: 27, scope: !5944)
!5951 = !DILocation(line: 503, column: 17, scope: !5944)
!5952 = !DILocation(line: 504, column: 14, scope: !5944)
!5953 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h84e2d1f5230527c7E", scope: !5954, file: !5485, line: 507, type: !5843, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5955)
!5954 = !DINamespace(name: "{impl#41}", scope: !5487)
!5955 = !{!5956, !5957}
!5956 = !DILocalVariable(name: "self", arg: 1, scope: !5953, file: !5485, line: 507, type: !5845)
!5957 = !DILocalVariable(name: "f", arg: 2, scope: !5953, file: !5485, line: 507, type: !128)
!5958 = !DILocation(line: 507, column: 20, scope: !5953)
!5959 = !DILocation(line: 507, column: 27, scope: !5953)
!5960 = !DILocation(line: 508, column: 17, scope: !5953)
!5961 = !DILocation(line: 509, column: 14, scope: !5953)
!5962 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6d43d85c46b61aceE", scope: !5963, file: !5485, line: 512, type: !5843, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5964)
!5963 = !DINamespace(name: "{impl#42}", scope: !5487)
!5964 = !{!5965, !5966}
!5965 = !DILocalVariable(name: "self", arg: 1, scope: !5962, file: !5485, line: 512, type: !5845)
!5966 = !DILocalVariable(name: "f", arg: 2, scope: !5962, file: !5485, line: 512, type: !128)
!5967 = !DILocation(line: 512, column: 20, scope: !5962)
!5968 = !DILocation(line: 512, column: 27, scope: !5962)
!5969 = !DILocation(line: 513, column: 17, scope: !5962)
!5970 = !DILocation(line: 514, column: 14, scope: !5962)
!5971 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h95b9265be326a4f9E", scope: !5846, file: !5485, line: 532, type: !5972, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5974)
!5972 = !DISubroutineType(types: !5973)
!5973 = !{!5846}
!5974 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h95b9265be326a4f9E", scope: !5846, file: !5485, line: 532, type: !5972, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5975 = !DILocation(line: 533, column: 17, scope: !5971)
!5976 = !DILocation(line: 541, column: 14, scope: !5971)
!5977 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h6895c51b8bc89ec8E", scope: !5846, file: !5485, line: 545, type: !5978, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !5980, retainedNodes: !5981)
!5978 = !DISubroutineType(types: !5979)
!5979 = !{!17, !5845}
!5980 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h6895c51b8bc89ec8E", scope: !5846, file: !5485, line: 545, type: !5978, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!5981 = !{!5982}
!5982 = !DILocalVariable(name: "self", arg: 1, scope: !5977, file: !5485, line: 545, type: !5845)
!5983 = !DILocation(line: 545, column: 31, scope: !5977)
!5984 = !DILocation(line: 546, column: 17, scope: !5977)
!5985 = !DILocation(line: 547, column: 14, scope: !5977)
!5986 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17hb23e62ad38139205E", scope: !5987, file: !5485, line: 460, type: !5989, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5991)
!5987 = !DINamespace(name: "{impl#0}", scope: !5988)
!5988 = !DINamespace(name: "fmt", scope: !5842)
!5989 = !DISubroutineType(types: !5990)
!5990 = !{!226, !5845}
!5991 = !{!5992}
!5992 = !DILocalVariable(name: "self", arg: 1, scope: !5993, file: !5778, line: 62, type: !5845)
!5993 = !DILexicalBlockFile(scope: !5986, file: !5778, discriminator: 0)
!5994 = !DILocation(line: 62, column: 1, scope: !5993)
!5995 = !DILocation(line: 875, column: 11, scope: !5986)
!5996 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h9efd4c634526db3eE", scope: !5987, file: !5485, line: 460, type: !5989, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !5997)
!5997 = !{!5998}
!5998 = !DILocalVariable(name: "self", arg: 1, scope: !5999, file: !5778, line: 62, type: !5845)
!5999 = !DILexicalBlockFile(scope: !5996, file: !5778, discriminator: 0)
!6000 = !DILocation(line: 62, column: 1, scope: !5999)
!6001 = !DILocation(line: 875, column: 11, scope: !5996)
!6002 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h445576e42626156aE", scope: !6003, file: !5485, line: 434, type: !6004, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6010)
!6003 = !DINamespace(name: "{impl#65}", scope: !5487)
!6004 = !DISubroutineType(types: !6005)
!6005 = !{!110, !6006, !128}
!6006 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !6007, size: 64, align: 64, dwarfAddressSpace: 0)
!6007 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !5487, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !6008, templateParams: !18, identifier: "34102c07b1f36ab6c2e572398438ebbe")
!6008 = !{!6009}
!6009 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !6007, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!6010 = !{!6011, !6012, !6013, !6015, !6017, !6019, !6021, !6023, !6025, !6027, !6029, !6031, !6033, !6035, !6037, !6039, !6041, !6043, !6045, !6047, !6049, !6051, !6053, !6055, !6057, !6059, !6061, !6063, !6065, !6067, !6069, !6071, !6073, !6075, !6077, !6079, !6081, !6083, !6085, !6087, !6089, !6091, !6093, !6095, !6097, !6099, !6101, !6103, !6105, !6107, !6109, !6111, !6113, !6115, !6117, !6119, !6121, !6123, !6125, !6127, !6129, !6131, !6133, !6135, !6137, !6139, !6141, !6143, !6145, !6147, !6149, !6151, !6153, !6155, !6157, !6159, !6161, !6163, !6165, !6167, !6169, !6171, !6173, !6175, !6177, !6179, !6181, !6183, !6185, !6187, !6189, !6191, !6193, !6195, !6197, !6199, !6201, !6203, !6205, !6207, !6209, !6211, !6213, !6215, !6217, !6219, !6221, !6223, !6225, !6227, !6229, !6231}
!6011 = !DILocalVariable(name: "self", arg: 1, scope: !6002, file: !5485, line: 434, type: !6006)
!6012 = !DILocalVariable(name: "f", arg: 2, scope: !6002, file: !5485, line: 434, type: !128)
!6013 = !DILocalVariable(name: "first", scope: !6014, file: !5485, line: 471, type: !226, align: 1)
!6014 = distinct !DILexicalBlock(scope: !6002, file: !5485, line: 471, column: 17)
!6015 = !DILocalVariable(name: "residual", scope: !6016, file: !5485, line: 475, type: !5501, align: 1)
!6016 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6017 = !DILocalVariable(name: "val", scope: !6018, file: !5485, line: 475, type: !7, align: 1)
!6018 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6019 = !DILocalVariable(name: "residual", scope: !6020, file: !5485, line: 478, type: !5501, align: 1)
!6020 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6021 = !DILocalVariable(name: "val", scope: !6022, file: !5485, line: 478, type: !7, align: 1)
!6022 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6023 = !DILocalVariable(name: "residual", scope: !6024, file: !5485, line: 475, type: !5501, align: 1)
!6024 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6025 = !DILocalVariable(name: "val", scope: !6026, file: !5485, line: 475, type: !7, align: 1)
!6026 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6027 = !DILocalVariable(name: "residual", scope: !6028, file: !5485, line: 478, type: !5501, align: 1)
!6028 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6029 = !DILocalVariable(name: "val", scope: !6030, file: !5485, line: 478, type: !7, align: 1)
!6030 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6031 = !DILocalVariable(name: "residual", scope: !6032, file: !5485, line: 475, type: !5501, align: 1)
!6032 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6033 = !DILocalVariable(name: "val", scope: !6034, file: !5485, line: 475, type: !7, align: 1)
!6034 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6035 = !DILocalVariable(name: "residual", scope: !6036, file: !5485, line: 478, type: !5501, align: 1)
!6036 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6037 = !DILocalVariable(name: "val", scope: !6038, file: !5485, line: 478, type: !7, align: 1)
!6038 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6039 = !DILocalVariable(name: "residual", scope: !6040, file: !5485, line: 475, type: !5501, align: 1)
!6040 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6041 = !DILocalVariable(name: "val", scope: !6042, file: !5485, line: 475, type: !7, align: 1)
!6042 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6043 = !DILocalVariable(name: "residual", scope: !6044, file: !5485, line: 478, type: !5501, align: 1)
!6044 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6045 = !DILocalVariable(name: "val", scope: !6046, file: !5485, line: 478, type: !7, align: 1)
!6046 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6047 = !DILocalVariable(name: "residual", scope: !6048, file: !5485, line: 475, type: !5501, align: 1)
!6048 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6049 = !DILocalVariable(name: "val", scope: !6050, file: !5485, line: 475, type: !7, align: 1)
!6050 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6051 = !DILocalVariable(name: "residual", scope: !6052, file: !5485, line: 478, type: !5501, align: 1)
!6052 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6053 = !DILocalVariable(name: "val", scope: !6054, file: !5485, line: 478, type: !7, align: 1)
!6054 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6055 = !DILocalVariable(name: "residual", scope: !6056, file: !5485, line: 475, type: !5501, align: 1)
!6056 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6057 = !DILocalVariable(name: "val", scope: !6058, file: !5485, line: 475, type: !7, align: 1)
!6058 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6059 = !DILocalVariable(name: "residual", scope: !6060, file: !5485, line: 478, type: !5501, align: 1)
!6060 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6061 = !DILocalVariable(name: "val", scope: !6062, file: !5485, line: 478, type: !7, align: 1)
!6062 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6063 = !DILocalVariable(name: "residual", scope: !6064, file: !5485, line: 475, type: !5501, align: 1)
!6064 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6065 = !DILocalVariable(name: "val", scope: !6066, file: !5485, line: 475, type: !7, align: 1)
!6066 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6067 = !DILocalVariable(name: "residual", scope: !6068, file: !5485, line: 478, type: !5501, align: 1)
!6068 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6069 = !DILocalVariable(name: "val", scope: !6070, file: !5485, line: 478, type: !7, align: 1)
!6070 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6071 = !DILocalVariable(name: "residual", scope: !6072, file: !5485, line: 475, type: !5501, align: 1)
!6072 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6073 = !DILocalVariable(name: "val", scope: !6074, file: !5485, line: 475, type: !7, align: 1)
!6074 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6075 = !DILocalVariable(name: "residual", scope: !6076, file: !5485, line: 478, type: !5501, align: 1)
!6076 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6077 = !DILocalVariable(name: "val", scope: !6078, file: !5485, line: 478, type: !7, align: 1)
!6078 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6079 = !DILocalVariable(name: "residual", scope: !6080, file: !5485, line: 475, type: !5501, align: 1)
!6080 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6081 = !DILocalVariable(name: "val", scope: !6082, file: !5485, line: 475, type: !7, align: 1)
!6082 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6083 = !DILocalVariable(name: "residual", scope: !6084, file: !5485, line: 478, type: !5501, align: 1)
!6084 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6085 = !DILocalVariable(name: "val", scope: !6086, file: !5485, line: 478, type: !7, align: 1)
!6086 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6087 = !DILocalVariable(name: "residual", scope: !6088, file: !5485, line: 475, type: !5501, align: 1)
!6088 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6089 = !DILocalVariable(name: "val", scope: !6090, file: !5485, line: 475, type: !7, align: 1)
!6090 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6091 = !DILocalVariable(name: "residual", scope: !6092, file: !5485, line: 478, type: !5501, align: 1)
!6092 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6093 = !DILocalVariable(name: "val", scope: !6094, file: !5485, line: 478, type: !7, align: 1)
!6094 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6095 = !DILocalVariable(name: "residual", scope: !6096, file: !5485, line: 475, type: !5501, align: 1)
!6096 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6097 = !DILocalVariable(name: "val", scope: !6098, file: !5485, line: 475, type: !7, align: 1)
!6098 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6099 = !DILocalVariable(name: "residual", scope: !6100, file: !5485, line: 478, type: !5501, align: 1)
!6100 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6101 = !DILocalVariable(name: "val", scope: !6102, file: !5485, line: 478, type: !7, align: 1)
!6102 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6103 = !DILocalVariable(name: "residual", scope: !6104, file: !5485, line: 475, type: !5501, align: 1)
!6104 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6105 = !DILocalVariable(name: "val", scope: !6106, file: !5485, line: 475, type: !7, align: 1)
!6106 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6107 = !DILocalVariable(name: "residual", scope: !6108, file: !5485, line: 478, type: !5501, align: 1)
!6108 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6109 = !DILocalVariable(name: "val", scope: !6110, file: !5485, line: 478, type: !7, align: 1)
!6110 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6111 = !DILocalVariable(name: "residual", scope: !6112, file: !5485, line: 475, type: !5501, align: 1)
!6112 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6113 = !DILocalVariable(name: "val", scope: !6114, file: !5485, line: 475, type: !7, align: 1)
!6114 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6115 = !DILocalVariable(name: "residual", scope: !6116, file: !5485, line: 478, type: !5501, align: 1)
!6116 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6117 = !DILocalVariable(name: "val", scope: !6118, file: !5485, line: 478, type: !7, align: 1)
!6118 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6119 = !DILocalVariable(name: "residual", scope: !6120, file: !5485, line: 475, type: !5501, align: 1)
!6120 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6121 = !DILocalVariable(name: "val", scope: !6122, file: !5485, line: 475, type: !7, align: 1)
!6122 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6123 = !DILocalVariable(name: "residual", scope: !6124, file: !5485, line: 478, type: !5501, align: 1)
!6124 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6125 = !DILocalVariable(name: "val", scope: !6126, file: !5485, line: 478, type: !7, align: 1)
!6126 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6127 = !DILocalVariable(name: "residual", scope: !6128, file: !5485, line: 475, type: !5501, align: 1)
!6128 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6129 = !DILocalVariable(name: "val", scope: !6130, file: !5485, line: 475, type: !7, align: 1)
!6130 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6131 = !DILocalVariable(name: "residual", scope: !6132, file: !5485, line: 478, type: !5501, align: 1)
!6132 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6133 = !DILocalVariable(name: "val", scope: !6134, file: !5485, line: 478, type: !7, align: 1)
!6134 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6135 = !DILocalVariable(name: "residual", scope: !6136, file: !5485, line: 475, type: !5501, align: 1)
!6136 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6137 = !DILocalVariable(name: "val", scope: !6138, file: !5485, line: 475, type: !7, align: 1)
!6138 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6139 = !DILocalVariable(name: "residual", scope: !6140, file: !5485, line: 478, type: !5501, align: 1)
!6140 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6141 = !DILocalVariable(name: "val", scope: !6142, file: !5485, line: 478, type: !7, align: 1)
!6142 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6143 = !DILocalVariable(name: "residual", scope: !6144, file: !5485, line: 475, type: !5501, align: 1)
!6144 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6145 = !DILocalVariable(name: "val", scope: !6146, file: !5485, line: 475, type: !7, align: 1)
!6146 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6147 = !DILocalVariable(name: "residual", scope: !6148, file: !5485, line: 478, type: !5501, align: 1)
!6148 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6149 = !DILocalVariable(name: "val", scope: !6150, file: !5485, line: 478, type: !7, align: 1)
!6150 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6151 = !DILocalVariable(name: "residual", scope: !6152, file: !5485, line: 475, type: !5501, align: 1)
!6152 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6153 = !DILocalVariable(name: "val", scope: !6154, file: !5485, line: 475, type: !7, align: 1)
!6154 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6155 = !DILocalVariable(name: "residual", scope: !6156, file: !5485, line: 478, type: !5501, align: 1)
!6156 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6157 = !DILocalVariable(name: "val", scope: !6158, file: !5485, line: 478, type: !7, align: 1)
!6158 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6159 = !DILocalVariable(name: "residual", scope: !6160, file: !5485, line: 475, type: !5501, align: 1)
!6160 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6161 = !DILocalVariable(name: "val", scope: !6162, file: !5485, line: 475, type: !7, align: 1)
!6162 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6163 = !DILocalVariable(name: "residual", scope: !6164, file: !5485, line: 478, type: !5501, align: 1)
!6164 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6165 = !DILocalVariable(name: "val", scope: !6166, file: !5485, line: 478, type: !7, align: 1)
!6166 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6167 = !DILocalVariable(name: "residual", scope: !6168, file: !5485, line: 475, type: !5501, align: 1)
!6168 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6169 = !DILocalVariable(name: "val", scope: !6170, file: !5485, line: 475, type: !7, align: 1)
!6170 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6171 = !DILocalVariable(name: "residual", scope: !6172, file: !5485, line: 478, type: !5501, align: 1)
!6172 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6173 = !DILocalVariable(name: "val", scope: !6174, file: !5485, line: 478, type: !7, align: 1)
!6174 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6175 = !DILocalVariable(name: "residual", scope: !6176, file: !5485, line: 475, type: !5501, align: 1)
!6176 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6177 = !DILocalVariable(name: "val", scope: !6178, file: !5485, line: 475, type: !7, align: 1)
!6178 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6179 = !DILocalVariable(name: "residual", scope: !6180, file: !5485, line: 478, type: !5501, align: 1)
!6180 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6181 = !DILocalVariable(name: "val", scope: !6182, file: !5485, line: 478, type: !7, align: 1)
!6182 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6183 = !DILocalVariable(name: "residual", scope: !6184, file: !5485, line: 475, type: !5501, align: 1)
!6184 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6185 = !DILocalVariable(name: "val", scope: !6186, file: !5485, line: 475, type: !7, align: 1)
!6186 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6187 = !DILocalVariable(name: "residual", scope: !6188, file: !5485, line: 478, type: !5501, align: 1)
!6188 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6189 = !DILocalVariable(name: "val", scope: !6190, file: !5485, line: 478, type: !7, align: 1)
!6190 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6191 = !DILocalVariable(name: "residual", scope: !6192, file: !5485, line: 475, type: !5501, align: 1)
!6192 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6193 = !DILocalVariable(name: "val", scope: !6194, file: !5485, line: 475, type: !7, align: 1)
!6194 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6195 = !DILocalVariable(name: "residual", scope: !6196, file: !5485, line: 478, type: !5501, align: 1)
!6196 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6197 = !DILocalVariable(name: "val", scope: !6198, file: !5485, line: 478, type: !7, align: 1)
!6198 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6199 = !DILocalVariable(name: "residual", scope: !6200, file: !5485, line: 475, type: !5501, align: 1)
!6200 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6201 = !DILocalVariable(name: "val", scope: !6202, file: !5485, line: 475, type: !7, align: 1)
!6202 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6203 = !DILocalVariable(name: "residual", scope: !6204, file: !5485, line: 478, type: !5501, align: 1)
!6204 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6205 = !DILocalVariable(name: "val", scope: !6206, file: !5485, line: 478, type: !7, align: 1)
!6206 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6207 = !DILocalVariable(name: "residual", scope: !6208, file: !5485, line: 475, type: !5501, align: 1)
!6208 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 47)
!6209 = !DILocalVariable(name: "val", scope: !6210, file: !5485, line: 475, type: !7, align: 1)
!6210 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 475, column: 29)
!6211 = !DILocalVariable(name: "residual", scope: !6212, file: !5485, line: 478, type: !5501, align: 1)
!6212 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 70)
!6213 = !DILocalVariable(name: "val", scope: !6214, file: !5485, line: 478, type: !7, align: 1)
!6214 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 478, column: 25)
!6215 = !DILocalVariable(name: "extra_bits", scope: !6216, file: !5485, line: 481, type: !17, align: 8)
!6216 = distinct !DILexicalBlock(scope: !6014, file: !5485, line: 481, column: 17)
!6217 = !DILocalVariable(name: "residual", scope: !6218, file: !5485, line: 484, type: !5501, align: 1)
!6218 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 484, column: 43)
!6219 = !DILocalVariable(name: "val", scope: !6220, file: !5485, line: 484, type: !7, align: 1)
!6220 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 484, column: 25)
!6221 = !DILocalVariable(name: "residual", scope: !6222, file: !5485, line: 487, type: !5501, align: 1)
!6222 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 487, column: 38)
!6223 = !DILocalVariable(name: "val", scope: !6224, file: !5485, line: 487, type: !7, align: 1)
!6224 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 487, column: 21)
!6225 = !DILocalVariable(name: "residual", scope: !6226, file: !5485, line: 488, type: !5501, align: 1)
!6226 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 488, column: 70)
!6227 = !DILocalVariable(name: "val", scope: !6228, file: !5485, line: 488, type: !7, align: 1)
!6228 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 488, column: 21)
!6229 = !DILocalVariable(name: "residual", scope: !6230, file: !5485, line: 491, type: !5501, align: 1)
!6230 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 491, column: 43)
!6231 = !DILocalVariable(name: "val", scope: !6232, file: !5485, line: 491, type: !7, align: 1)
!6232 = distinct !DILexicalBlock(scope: !6216, file: !5485, line: 491, column: 21)
!6233 = !DILocation(line: 475, column: 47, scope: !6016)
!6234 = !DILocation(line: 475, column: 29, scope: !6018)
!6235 = !DILocation(line: 478, column: 70, scope: !6020)
!6236 = !DILocation(line: 478, column: 25, scope: !6022)
!6237 = !DILocation(line: 475, column: 47, scope: !6024)
!6238 = !DILocation(line: 475, column: 29, scope: !6026)
!6239 = !DILocation(line: 478, column: 70, scope: !6028)
!6240 = !DILocation(line: 478, column: 25, scope: !6030)
!6241 = !DILocation(line: 475, column: 47, scope: !6032)
!6242 = !DILocation(line: 475, column: 29, scope: !6034)
!6243 = !DILocation(line: 478, column: 70, scope: !6036)
!6244 = !DILocation(line: 478, column: 25, scope: !6038)
!6245 = !DILocation(line: 475, column: 47, scope: !6040)
!6246 = !DILocation(line: 475, column: 29, scope: !6042)
!6247 = !DILocation(line: 478, column: 70, scope: !6044)
!6248 = !DILocation(line: 478, column: 25, scope: !6046)
!6249 = !DILocation(line: 475, column: 47, scope: !6048)
!6250 = !DILocation(line: 475, column: 29, scope: !6050)
!6251 = !DILocation(line: 478, column: 70, scope: !6052)
!6252 = !DILocation(line: 478, column: 25, scope: !6054)
!6253 = !DILocation(line: 475, column: 47, scope: !6056)
!6254 = !DILocation(line: 475, column: 29, scope: !6058)
!6255 = !DILocation(line: 478, column: 70, scope: !6060)
!6256 = !DILocation(line: 478, column: 25, scope: !6062)
!6257 = !DILocation(line: 475, column: 47, scope: !6064)
!6258 = !DILocation(line: 475, column: 29, scope: !6066)
!6259 = !DILocation(line: 478, column: 70, scope: !6068)
!6260 = !DILocation(line: 478, column: 25, scope: !6070)
!6261 = !DILocation(line: 475, column: 47, scope: !6072)
!6262 = !DILocation(line: 475, column: 29, scope: !6074)
!6263 = !DILocation(line: 478, column: 70, scope: !6076)
!6264 = !DILocation(line: 478, column: 25, scope: !6078)
!6265 = !DILocation(line: 475, column: 47, scope: !6080)
!6266 = !DILocation(line: 475, column: 29, scope: !6082)
!6267 = !DILocation(line: 478, column: 70, scope: !6084)
!6268 = !DILocation(line: 478, column: 25, scope: !6086)
!6269 = !DILocation(line: 475, column: 47, scope: !6088)
!6270 = !DILocation(line: 475, column: 29, scope: !6090)
!6271 = !DILocation(line: 478, column: 70, scope: !6092)
!6272 = !DILocation(line: 478, column: 25, scope: !6094)
!6273 = !DILocation(line: 475, column: 47, scope: !6096)
!6274 = !DILocation(line: 475, column: 29, scope: !6098)
!6275 = !DILocation(line: 478, column: 70, scope: !6100)
!6276 = !DILocation(line: 478, column: 25, scope: !6102)
!6277 = !DILocation(line: 475, column: 47, scope: !6104)
!6278 = !DILocation(line: 475, column: 29, scope: !6106)
!6279 = !DILocation(line: 478, column: 70, scope: !6108)
!6280 = !DILocation(line: 478, column: 25, scope: !6110)
!6281 = !DILocation(line: 475, column: 47, scope: !6112)
!6282 = !DILocation(line: 475, column: 29, scope: !6114)
!6283 = !DILocation(line: 478, column: 70, scope: !6116)
!6284 = !DILocation(line: 478, column: 25, scope: !6118)
!6285 = !DILocation(line: 475, column: 47, scope: !6120)
!6286 = !DILocation(line: 475, column: 29, scope: !6122)
!6287 = !DILocation(line: 478, column: 70, scope: !6124)
!6288 = !DILocation(line: 478, column: 25, scope: !6126)
!6289 = !DILocation(line: 475, column: 47, scope: !6128)
!6290 = !DILocation(line: 475, column: 29, scope: !6130)
!6291 = !DILocation(line: 478, column: 70, scope: !6132)
!6292 = !DILocation(line: 478, column: 25, scope: !6134)
!6293 = !DILocation(line: 475, column: 47, scope: !6136)
!6294 = !DILocation(line: 475, column: 29, scope: !6138)
!6295 = !DILocation(line: 478, column: 70, scope: !6140)
!6296 = !DILocation(line: 478, column: 25, scope: !6142)
!6297 = !DILocation(line: 475, column: 47, scope: !6144)
!6298 = !DILocation(line: 475, column: 29, scope: !6146)
!6299 = !DILocation(line: 478, column: 70, scope: !6148)
!6300 = !DILocation(line: 478, column: 25, scope: !6150)
!6301 = !DILocation(line: 475, column: 47, scope: !6152)
!6302 = !DILocation(line: 475, column: 29, scope: !6154)
!6303 = !DILocation(line: 478, column: 70, scope: !6156)
!6304 = !DILocation(line: 478, column: 25, scope: !6158)
!6305 = !DILocation(line: 475, column: 47, scope: !6160)
!6306 = !DILocation(line: 475, column: 29, scope: !6162)
!6307 = !DILocation(line: 478, column: 70, scope: !6164)
!6308 = !DILocation(line: 478, column: 25, scope: !6166)
!6309 = !DILocation(line: 475, column: 47, scope: !6168)
!6310 = !DILocation(line: 475, column: 29, scope: !6170)
!6311 = !DILocation(line: 478, column: 70, scope: !6172)
!6312 = !DILocation(line: 478, column: 25, scope: !6174)
!6313 = !DILocation(line: 475, column: 47, scope: !6176)
!6314 = !DILocation(line: 475, column: 29, scope: !6178)
!6315 = !DILocation(line: 478, column: 70, scope: !6180)
!6316 = !DILocation(line: 478, column: 25, scope: !6182)
!6317 = !DILocation(line: 475, column: 47, scope: !6184)
!6318 = !DILocation(line: 475, column: 29, scope: !6186)
!6319 = !DILocation(line: 478, column: 70, scope: !6188)
!6320 = !DILocation(line: 478, column: 25, scope: !6190)
!6321 = !DILocation(line: 475, column: 47, scope: !6192)
!6322 = !DILocation(line: 475, column: 29, scope: !6194)
!6323 = !DILocation(line: 478, column: 70, scope: !6196)
!6324 = !DILocation(line: 478, column: 25, scope: !6198)
!6325 = !DILocation(line: 475, column: 47, scope: !6200)
!6326 = !DILocation(line: 475, column: 29, scope: !6202)
!6327 = !DILocation(line: 478, column: 70, scope: !6204)
!6328 = !DILocation(line: 478, column: 25, scope: !6206)
!6329 = !DILocation(line: 475, column: 47, scope: !6208)
!6330 = !DILocation(line: 475, column: 29, scope: !6210)
!6331 = !DILocation(line: 478, column: 70, scope: !6212)
!6332 = !DILocation(line: 478, column: 25, scope: !6214)
!6333 = !DILocation(line: 484, column: 43, scope: !6218)
!6334 = !DILocation(line: 484, column: 25, scope: !6220)
!6335 = !DILocation(line: 487, column: 38, scope: !6222)
!6336 = !DILocation(line: 487, column: 21, scope: !6224)
!6337 = !DILocation(line: 488, column: 70, scope: !6226)
!6338 = !DILocation(line: 488, column: 21, scope: !6228)
!6339 = !DILocation(line: 491, column: 43, scope: !6230)
!6340 = !DILocation(line: 491, column: 21, scope: !6232)
!6341 = !DILocation(line: 434, column: 20, scope: !6002)
!6342 = !DILocation(line: 434, column: 27, scope: !6002)
!6343 = !DILocation(line: 471, column: 21, scope: !6014)
!6344 = !DILocation(line: 481, column: 21, scope: !6216)
!6345 = !DILocation(line: 471, column: 33, scope: !6002)
!6346 = !DILocation(line: 473, column: 46, scope: !6014)
!6347 = !DILocation(line: 474, column: 29, scope: !6014)
!6348 = !DILocation(line: 475, column: 29, scope: !6014)
!6349 = !DILocation(line: 477, column: 25, scope: !6014)
!6350 = !DILocation(line: 478, column: 25, scope: !6014)
!6351 = !DILocation(line: 475, column: 29, scope: !6016)
!6352 = !DILocation(line: 494, column: 14, scope: !6002)
!6353 = !DILocation(line: 478, column: 25, scope: !6020)
!6354 = !DILocation(line: 475, column: 29, scope: !6024)
!6355 = !DILocation(line: 478, column: 25, scope: !6028)
!6356 = !DILocation(line: 475, column: 29, scope: !6032)
!6357 = !DILocation(line: 478, column: 25, scope: !6036)
!6358 = !DILocation(line: 475, column: 29, scope: !6040)
!6359 = !DILocation(line: 478, column: 25, scope: !6044)
!6360 = !DILocation(line: 475, column: 29, scope: !6048)
!6361 = !DILocation(line: 478, column: 25, scope: !6052)
!6362 = !DILocation(line: 475, column: 29, scope: !6056)
!6363 = !DILocation(line: 478, column: 25, scope: !6060)
!6364 = !DILocation(line: 475, column: 29, scope: !6064)
!6365 = !DILocation(line: 478, column: 25, scope: !6068)
!6366 = !DILocation(line: 475, column: 29, scope: !6072)
!6367 = !DILocation(line: 478, column: 25, scope: !6076)
!6368 = !DILocation(line: 475, column: 29, scope: !6080)
!6369 = !DILocation(line: 478, column: 25, scope: !6084)
!6370 = !DILocation(line: 475, column: 29, scope: !6088)
!6371 = !DILocation(line: 478, column: 25, scope: !6092)
!6372 = !DILocation(line: 475, column: 29, scope: !6096)
!6373 = !DILocation(line: 478, column: 25, scope: !6100)
!6374 = !DILocation(line: 475, column: 29, scope: !6104)
!6375 = !DILocation(line: 478, column: 25, scope: !6108)
!6376 = !DILocation(line: 475, column: 29, scope: !6112)
!6377 = !DILocation(line: 478, column: 25, scope: !6116)
!6378 = !DILocation(line: 475, column: 29, scope: !6120)
!6379 = !DILocation(line: 478, column: 25, scope: !6124)
!6380 = !DILocation(line: 475, column: 29, scope: !6128)
!6381 = !DILocation(line: 478, column: 25, scope: !6132)
!6382 = !DILocation(line: 475, column: 29, scope: !6136)
!6383 = !DILocation(line: 478, column: 25, scope: !6140)
!6384 = !DILocation(line: 475, column: 29, scope: !6144)
!6385 = !DILocation(line: 478, column: 25, scope: !6148)
!6386 = !DILocation(line: 475, column: 29, scope: !6152)
!6387 = !DILocation(line: 478, column: 25, scope: !6156)
!6388 = !DILocation(line: 475, column: 29, scope: !6160)
!6389 = !DILocation(line: 478, column: 25, scope: !6164)
!6390 = !DILocation(line: 475, column: 29, scope: !6168)
!6391 = !DILocation(line: 478, column: 25, scope: !6172)
!6392 = !DILocation(line: 475, column: 29, scope: !6176)
!6393 = !DILocation(line: 478, column: 25, scope: !6180)
!6394 = !DILocation(line: 475, column: 29, scope: !6184)
!6395 = !DILocation(line: 478, column: 25, scope: !6188)
!6396 = !DILocation(line: 475, column: 29, scope: !6192)
!6397 = !DILocation(line: 478, column: 25, scope: !6196)
!6398 = !DILocation(line: 475, column: 29, scope: !6200)
!6399 = !DILocation(line: 478, column: 25, scope: !6204)
!6400 = !DILocation(line: 481, column: 34, scope: !6014)
!6401 = !DILocation(line: 481, column: 47, scope: !6014)
!6402 = !DILocation(line: 481, column: 46, scope: !6014)
!6403 = !DILocation(line: 482, column: 20, scope: !6216)
!6404 = !DILocation(line: 475, column: 29, scope: !6208)
!6405 = !DILocation(line: 478, column: 25, scope: !6212)
!6406 = !DILocation(line: 490, column: 20, scope: !6216)
!6407 = !DILocation(line: 483, column: 25, scope: !6216)
!6408 = !DILocation(line: 484, column: 25, scope: !6216)
!6409 = !DILocation(line: 486, column: 21, scope: !6216)
!6410 = !DILocation(line: 487, column: 21, scope: !6216)
!6411 = !DILocation(line: 484, column: 25, scope: !6218)
!6412 = !DILocation(line: 488, column: 21, scope: !6216)
!6413 = !DILocation(line: 487, column: 21, scope: !6222)
!6414 = !DILocation(line: 488, column: 21, scope: !6226)
!6415 = !DILocation(line: 493, column: 17, scope: !6216)
!6416 = !DILocation(line: 491, column: 21, scope: !6216)
!6417 = !DILocation(line: 491, column: 21, scope: !6230)
!6418 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h77e5e7a897c7939dE", scope: !6419, file: !5485, line: 497, type: !6004, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6420)
!6419 = !DINamespace(name: "{impl#66}", scope: !5487)
!6420 = !{!6421, !6422}
!6421 = !DILocalVariable(name: "self", arg: 1, scope: !6418, file: !5485, line: 497, type: !6006)
!6422 = !DILocalVariable(name: "f", arg: 2, scope: !6418, file: !5485, line: 497, type: !128)
!6423 = !DILocation(line: 497, column: 20, scope: !6418)
!6424 = !DILocation(line: 497, column: 27, scope: !6418)
!6425 = !DILocation(line: 498, column: 17, scope: !6418)
!6426 = !DILocation(line: 499, column: 14, scope: !6418)
!6427 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4c35dee0bd1f6711E", scope: !6428, file: !5485, line: 502, type: !6004, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6429)
!6428 = !DINamespace(name: "{impl#67}", scope: !5487)
!6429 = !{!6430, !6431}
!6430 = !DILocalVariable(name: "self", arg: 1, scope: !6427, file: !5485, line: 502, type: !6006)
!6431 = !DILocalVariable(name: "f", arg: 2, scope: !6427, file: !5485, line: 502, type: !128)
!6432 = !DILocation(line: 502, column: 20, scope: !6427)
!6433 = !DILocation(line: 502, column: 27, scope: !6427)
!6434 = !DILocation(line: 503, column: 17, scope: !6427)
!6435 = !DILocation(line: 504, column: 14, scope: !6427)
!6436 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he693010f909dc58bE", scope: !6437, file: !5485, line: 507, type: !6004, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6438)
!6437 = !DINamespace(name: "{impl#68}", scope: !5487)
!6438 = !{!6439, !6440}
!6439 = !DILocalVariable(name: "self", arg: 1, scope: !6436, file: !5485, line: 507, type: !6006)
!6440 = !DILocalVariable(name: "f", arg: 2, scope: !6436, file: !5485, line: 507, type: !128)
!6441 = !DILocation(line: 507, column: 20, scope: !6436)
!6442 = !DILocation(line: 507, column: 27, scope: !6436)
!6443 = !DILocation(line: 508, column: 17, scope: !6436)
!6444 = !DILocation(line: 509, column: 14, scope: !6436)
!6445 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h1dfa94f8f7d2e79fE", scope: !6446, file: !5485, line: 512, type: !6004, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6447)
!6446 = !DINamespace(name: "{impl#69}", scope: !5487)
!6447 = !{!6448, !6449}
!6448 = !DILocalVariable(name: "self", arg: 1, scope: !6445, file: !5485, line: 512, type: !6006)
!6449 = !DILocalVariable(name: "f", arg: 2, scope: !6445, file: !5485, line: 512, type: !128)
!6450 = !DILocation(line: 512, column: 20, scope: !6445)
!6451 = !DILocation(line: 512, column: 27, scope: !6445)
!6452 = !DILocation(line: 513, column: 17, scope: !6445)
!6453 = !DILocation(line: 514, column: 14, scope: !6445)
!6454 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h350d6f572ad5ca15E", scope: !6007, file: !5485, line: 532, type: !6455, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !6457)
!6455 = !DISubroutineType(types: !6456)
!6456 = !{!6007}
!6457 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h350d6f572ad5ca15E", scope: !6007, file: !5485, line: 532, type: !6455, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!6458 = !DILocation(line: 533, column: 17, scope: !6454)
!6459 = !DILocation(line: 541, column: 14, scope: !6454)
!6460 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h8517595c302ce620E", scope: !6007, file: !5485, line: 545, type: !6461, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !6463, retainedNodes: !6464)
!6461 = !DISubroutineType(types: !6462)
!6462 = !{!17, !6006}
!6463 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h8517595c302ce620E", scope: !6007, file: !5485, line: 545, type: !6461, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!6464 = !{!6465}
!6465 = !DILocalVariable(name: "self", arg: 1, scope: !6460, file: !5485, line: 545, type: !6006)
!6466 = !DILocation(line: 545, column: 31, scope: !6460)
!6467 = !DILocation(line: 546, column: 17, scope: !6460)
!6468 = !DILocation(line: 547, column: 14, scope: !6460)
!6469 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hb4b99226b410e154E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6474)
!6470 = !DINamespace(name: "{impl#0}", scope: !6471)
!6471 = !DINamespace(name: "fmt", scope: !6003)
!6472 = !DISubroutineType(types: !6473)
!6473 = !{!226, !6006}
!6474 = !{!6475}
!6475 = !DILocalVariable(name: "self", arg: 1, scope: !6476, file: !5778, line: 79, type: !6006)
!6476 = !DILexicalBlockFile(scope: !6469, file: !5778, discriminator: 0)
!6477 = !DILocation(line: 79, column: 1, scope: !6476)
!6478 = !DILocation(line: 875, column: 11, scope: !6469)
!6479 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h0fe6b9764741d090E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6480)
!6480 = !{!6481}
!6481 = !DILocalVariable(name: "self", arg: 1, scope: !6482, file: !5778, line: 79, type: !6006)
!6482 = !DILexicalBlockFile(scope: !6479, file: !5778, discriminator: 0)
!6483 = !DILocation(line: 79, column: 1, scope: !6482)
!6484 = !DILocation(line: 875, column: 11, scope: !6479)
!6485 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h1ed9af9982bae0f5E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6486)
!6486 = !{!6487}
!6487 = !DILocalVariable(name: "self", arg: 1, scope: !6488, file: !5778, line: 79, type: !6006)
!6488 = !DILexicalBlockFile(scope: !6485, file: !5778, discriminator: 0)
!6489 = !DILocation(line: 79, column: 1, scope: !6488)
!6490 = !DILocation(line: 875, column: 11, scope: !6485)
!6491 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h7df0489e2eaf7e16E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6492)
!6492 = !{!6493}
!6493 = !DILocalVariable(name: "self", arg: 1, scope: !6494, file: !5778, line: 79, type: !6006)
!6494 = !DILexicalBlockFile(scope: !6491, file: !5778, discriminator: 0)
!6495 = !DILocation(line: 79, column: 1, scope: !6494)
!6496 = !DILocation(line: 875, column: 11, scope: !6491)
!6497 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17ha8bc29687552e26aE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6498)
!6498 = !{!6499}
!6499 = !DILocalVariable(name: "self", arg: 1, scope: !6500, file: !5778, line: 79, type: !6006)
!6500 = !DILexicalBlockFile(scope: !6497, file: !5778, discriminator: 0)
!6501 = !DILocation(line: 79, column: 1, scope: !6500)
!6502 = !DILocation(line: 875, column: 11, scope: !6497)
!6503 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17hf41050bccd1b1be2E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6504)
!6504 = !{!6505}
!6505 = !DILocalVariable(name: "self", arg: 1, scope: !6506, file: !5778, line: 79, type: !6006)
!6506 = !DILexicalBlockFile(scope: !6503, file: !5778, discriminator: 0)
!6507 = !DILocation(line: 79, column: 1, scope: !6506)
!6508 = !DILocation(line: 875, column: 11, scope: !6503)
!6509 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h9e3e6caad860159dE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6510)
!6510 = !{!6511}
!6511 = !DILocalVariable(name: "self", arg: 1, scope: !6512, file: !5778, line: 79, type: !6006)
!6512 = !DILexicalBlockFile(scope: !6509, file: !5778, discriminator: 0)
!6513 = !DILocation(line: 79, column: 1, scope: !6512)
!6514 = !DILocation(line: 875, column: 11, scope: !6509)
!6515 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h5f5f44cd2cc96a51E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6516)
!6516 = !{!6517}
!6517 = !DILocalVariable(name: "self", arg: 1, scope: !6518, file: !5778, line: 79, type: !6006)
!6518 = !DILexicalBlockFile(scope: !6515, file: !5778, discriminator: 0)
!6519 = !DILocation(line: 79, column: 1, scope: !6518)
!6520 = !DILocation(line: 875, column: 11, scope: !6515)
!6521 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9a1b4bd9aeb05a5aE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6522)
!6522 = !{!6523}
!6523 = !DILocalVariable(name: "self", arg: 1, scope: !6524, file: !5778, line: 79, type: !6006)
!6524 = !DILexicalBlockFile(scope: !6521, file: !5778, discriminator: 0)
!6525 = !DILocation(line: 79, column: 1, scope: !6524)
!6526 = !DILocation(line: 875, column: 11, scope: !6521)
!6527 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h68c89f260f749fe4E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6528)
!6528 = !{!6529}
!6529 = !DILocalVariable(name: "self", arg: 1, scope: !6530, file: !5778, line: 79, type: !6006)
!6530 = !DILexicalBlockFile(scope: !6527, file: !5778, discriminator: 0)
!6531 = !DILocation(line: 79, column: 1, scope: !6530)
!6532 = !DILocation(line: 875, column: 11, scope: !6527)
!6533 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h8ac66ec96507ea9aE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6534)
!6534 = !{!6535}
!6535 = !DILocalVariable(name: "self", arg: 1, scope: !6536, file: !5778, line: 79, type: !6006)
!6536 = !DILexicalBlockFile(scope: !6533, file: !5778, discriminator: 0)
!6537 = !DILocation(line: 79, column: 1, scope: !6536)
!6538 = !DILocation(line: 875, column: 11, scope: !6533)
!6539 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h792820258ba3010bE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6540)
!6540 = !{!6541}
!6541 = !DILocalVariable(name: "self", arg: 1, scope: !6542, file: !5778, line: 79, type: !6006)
!6542 = !DILexicalBlockFile(scope: !6539, file: !5778, discriminator: 0)
!6543 = !DILocation(line: 79, column: 1, scope: !6542)
!6544 = !DILocation(line: 875, column: 11, scope: !6539)
!6545 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hc28e497e5948c5e0E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6546)
!6546 = !{!6547}
!6547 = !DILocalVariable(name: "self", arg: 1, scope: !6548, file: !5778, line: 79, type: !6006)
!6548 = !DILexicalBlockFile(scope: !6545, file: !5778, discriminator: 0)
!6549 = !DILocation(line: 79, column: 1, scope: !6548)
!6550 = !DILocation(line: 875, column: 11, scope: !6545)
!6551 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17he8f47dae9ac4e960E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6552)
!6552 = !{!6553}
!6553 = !DILocalVariable(name: "self", arg: 1, scope: !6554, file: !5778, line: 79, type: !6006)
!6554 = !DILexicalBlockFile(scope: !6551, file: !5778, discriminator: 0)
!6555 = !DILocation(line: 79, column: 1, scope: !6554)
!6556 = !DILocation(line: 875, column: 11, scope: !6551)
!6557 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17he5fdd1f16244608cE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6558)
!6558 = !{!6559}
!6559 = !DILocalVariable(name: "self", arg: 1, scope: !6560, file: !5778, line: 79, type: !6006)
!6560 = !DILexicalBlockFile(scope: !6557, file: !5778, discriminator: 0)
!6561 = !DILocation(line: 79, column: 1, scope: !6560)
!6562 = !DILocation(line: 875, column: 11, scope: !6557)
!6563 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h1ab5ea431a509705E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6564)
!6564 = !{!6565}
!6565 = !DILocalVariable(name: "self", arg: 1, scope: !6566, file: !5778, line: 79, type: !6006)
!6566 = !DILexicalBlockFile(scope: !6563, file: !5778, discriminator: 0)
!6567 = !DILocation(line: 79, column: 1, scope: !6566)
!6568 = !DILocation(line: 875, column: 11, scope: !6563)
!6569 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17ha2c4c8228d8898c7E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6570)
!6570 = !{!6571}
!6571 = !DILocalVariable(name: "self", arg: 1, scope: !6572, file: !5778, line: 79, type: !6006)
!6572 = !DILexicalBlockFile(scope: !6569, file: !5778, discriminator: 0)
!6573 = !DILocation(line: 79, column: 1, scope: !6572)
!6574 = !DILocation(line: 875, column: 11, scope: !6569)
!6575 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h93412dc750edf262E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6576)
!6576 = !{!6577}
!6577 = !DILocalVariable(name: "self", arg: 1, scope: !6578, file: !5778, line: 79, type: !6006)
!6578 = !DILexicalBlockFile(scope: !6575, file: !5778, discriminator: 0)
!6579 = !DILocation(line: 79, column: 1, scope: !6578)
!6580 = !DILocation(line: 875, column: 11, scope: !6575)
!6581 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hb34acc47d96d0383E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6582)
!6582 = !{!6583}
!6583 = !DILocalVariable(name: "self", arg: 1, scope: !6584, file: !5778, line: 79, type: !6006)
!6584 = !DILexicalBlockFile(scope: !6581, file: !5778, discriminator: 0)
!6585 = !DILocation(line: 79, column: 1, scope: !6584)
!6586 = !DILocation(line: 875, column: 11, scope: !6581)
!6587 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h793db9e2d5592a28E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6588)
!6588 = !{!6589}
!6589 = !DILocalVariable(name: "self", arg: 1, scope: !6590, file: !5778, line: 79, type: !6006)
!6590 = !DILexicalBlockFile(scope: !6587, file: !5778, discriminator: 0)
!6591 = !DILocation(line: 79, column: 1, scope: !6590)
!6592 = !DILocation(line: 875, column: 11, scope: !6587)
!6593 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17hac850c9d4d6cb81cE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6594)
!6594 = !{!6595}
!6595 = !DILocalVariable(name: "self", arg: 1, scope: !6596, file: !5778, line: 79, type: !6006)
!6596 = !DILexicalBlockFile(scope: !6593, file: !5778, discriminator: 0)
!6597 = !DILocation(line: 79, column: 1, scope: !6596)
!6598 = !DILocation(line: 875, column: 11, scope: !6593)
!6599 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h8e3575e58e0ebeeeE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6600)
!6600 = !{!6601}
!6601 = !DILocalVariable(name: "self", arg: 1, scope: !6602, file: !5778, line: 79, type: !6006)
!6602 = !DILexicalBlockFile(scope: !6599, file: !5778, discriminator: 0)
!6603 = !DILocation(line: 79, column: 1, scope: !6602)
!6604 = !DILocation(line: 875, column: 11, scope: !6599)
!6605 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h4818b72e0faa5fafE", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6606)
!6606 = !{!6607}
!6607 = !DILocalVariable(name: "self", arg: 1, scope: !6608, file: !5778, line: 79, type: !6006)
!6608 = !DILexicalBlockFile(scope: !6605, file: !5778, discriminator: 0)
!6609 = !DILocation(line: 79, column: 1, scope: !6608)
!6610 = !DILocation(line: 875, column: 11, scope: !6605)
!6611 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17hc74516036449e295E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6612)
!6612 = !{!6613}
!6613 = !DILocalVariable(name: "self", arg: 1, scope: !6614, file: !5778, line: 79, type: !6006)
!6614 = !DILexicalBlockFile(scope: !6611, file: !5778, discriminator: 0)
!6615 = !DILocation(line: 79, column: 1, scope: !6614)
!6616 = !DILocation(line: 875, column: 11, scope: !6611)
!6617 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17he864d47083934e93E", scope: !6470, file: !5485, line: 460, type: !6472, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6618)
!6618 = !{!6619}
!6619 = !DILocalVariable(name: "self", arg: 1, scope: !6620, file: !5778, line: 79, type: !6006)
!6620 = !DILexicalBlockFile(scope: !6617, file: !5778, discriminator: 0)
!6621 = !DILocation(line: 79, column: 1, scope: !6620)
!6622 = !DILocation(line: 875, column: 11, scope: !6617)
!6623 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17haf2553ca1e89b09dE", scope: !6624, file: !5485, line: 434, type: !6625, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6628)
!6624 = !DINamespace(name: "{impl#32}", scope: !295)
!6625 = !DISubroutineType(types: !6626)
!6626 = !{!110, !6627, !128}
!6627 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !2754, size: 64, align: 64, dwarfAddressSpace: 0)
!6628 = !{!6629, !6630, !6631, !6633, !6635, !6637, !6639, !6641, !6643, !6645, !6647, !6649, !6651, !6653, !6655, !6657, !6659, !6661, !6663, !6665, !6667, !6669, !6671, !6673, !6675, !6677, !6679, !6681, !6683, !6685, !6687, !6689, !6691, !6693, !6695, !6697, !6699, !6701, !6703, !6705, !6707, !6709, !6711, !6713, !6715, !6717, !6719, !6721}
!6629 = !DILocalVariable(name: "self", arg: 1, scope: !6623, file: !5485, line: 434, type: !6627)
!6630 = !DILocalVariable(name: "f", arg: 2, scope: !6623, file: !5485, line: 434, type: !128)
!6631 = !DILocalVariable(name: "first", scope: !6632, file: !5485, line: 471, type: !226, align: 1)
!6632 = distinct !DILexicalBlock(scope: !6623, file: !5485, line: 471, column: 17)
!6633 = !DILocalVariable(name: "residual", scope: !6634, file: !5485, line: 475, type: !5501, align: 1)
!6634 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6635 = !DILocalVariable(name: "val", scope: !6636, file: !5485, line: 475, type: !7, align: 1)
!6636 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6637 = !DILocalVariable(name: "residual", scope: !6638, file: !5485, line: 478, type: !5501, align: 1)
!6638 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6639 = !DILocalVariable(name: "val", scope: !6640, file: !5485, line: 478, type: !7, align: 1)
!6640 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6641 = !DILocalVariable(name: "residual", scope: !6642, file: !5485, line: 475, type: !5501, align: 1)
!6642 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6643 = !DILocalVariable(name: "val", scope: !6644, file: !5485, line: 475, type: !7, align: 1)
!6644 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6645 = !DILocalVariable(name: "residual", scope: !6646, file: !5485, line: 478, type: !5501, align: 1)
!6646 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6647 = !DILocalVariable(name: "val", scope: !6648, file: !5485, line: 478, type: !7, align: 1)
!6648 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6649 = !DILocalVariable(name: "residual", scope: !6650, file: !5485, line: 475, type: !5501, align: 1)
!6650 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6651 = !DILocalVariable(name: "val", scope: !6652, file: !5485, line: 475, type: !7, align: 1)
!6652 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6653 = !DILocalVariable(name: "residual", scope: !6654, file: !5485, line: 478, type: !5501, align: 1)
!6654 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6655 = !DILocalVariable(name: "val", scope: !6656, file: !5485, line: 478, type: !7, align: 1)
!6656 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6657 = !DILocalVariable(name: "residual", scope: !6658, file: !5485, line: 475, type: !5501, align: 1)
!6658 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6659 = !DILocalVariable(name: "val", scope: !6660, file: !5485, line: 475, type: !7, align: 1)
!6660 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6661 = !DILocalVariable(name: "residual", scope: !6662, file: !5485, line: 478, type: !5501, align: 1)
!6662 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6663 = !DILocalVariable(name: "val", scope: !6664, file: !5485, line: 478, type: !7, align: 1)
!6664 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6665 = !DILocalVariable(name: "residual", scope: !6666, file: !5485, line: 475, type: !5501, align: 1)
!6666 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6667 = !DILocalVariable(name: "val", scope: !6668, file: !5485, line: 475, type: !7, align: 1)
!6668 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6669 = !DILocalVariable(name: "residual", scope: !6670, file: !5485, line: 478, type: !5501, align: 1)
!6670 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6671 = !DILocalVariable(name: "val", scope: !6672, file: !5485, line: 478, type: !7, align: 1)
!6672 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6673 = !DILocalVariable(name: "residual", scope: !6674, file: !5485, line: 475, type: !5501, align: 1)
!6674 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6675 = !DILocalVariable(name: "val", scope: !6676, file: !5485, line: 475, type: !7, align: 1)
!6676 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6677 = !DILocalVariable(name: "residual", scope: !6678, file: !5485, line: 478, type: !5501, align: 1)
!6678 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6679 = !DILocalVariable(name: "val", scope: !6680, file: !5485, line: 478, type: !7, align: 1)
!6680 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6681 = !DILocalVariable(name: "residual", scope: !6682, file: !5485, line: 475, type: !5501, align: 1)
!6682 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6683 = !DILocalVariable(name: "val", scope: !6684, file: !5485, line: 475, type: !7, align: 1)
!6684 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6685 = !DILocalVariable(name: "residual", scope: !6686, file: !5485, line: 478, type: !5501, align: 1)
!6686 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6687 = !DILocalVariable(name: "val", scope: !6688, file: !5485, line: 478, type: !7, align: 1)
!6688 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6689 = !DILocalVariable(name: "residual", scope: !6690, file: !5485, line: 475, type: !5501, align: 1)
!6690 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6691 = !DILocalVariable(name: "val", scope: !6692, file: !5485, line: 475, type: !7, align: 1)
!6692 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6693 = !DILocalVariable(name: "residual", scope: !6694, file: !5485, line: 478, type: !5501, align: 1)
!6694 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6695 = !DILocalVariable(name: "val", scope: !6696, file: !5485, line: 478, type: !7, align: 1)
!6696 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6697 = !DILocalVariable(name: "residual", scope: !6698, file: !5485, line: 475, type: !5501, align: 1)
!6698 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 47)
!6699 = !DILocalVariable(name: "val", scope: !6700, file: !5485, line: 475, type: !7, align: 1)
!6700 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 475, column: 29)
!6701 = !DILocalVariable(name: "residual", scope: !6702, file: !5485, line: 478, type: !5501, align: 1)
!6702 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 70)
!6703 = !DILocalVariable(name: "val", scope: !6704, file: !5485, line: 478, type: !7, align: 1)
!6704 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 478, column: 25)
!6705 = !DILocalVariable(name: "extra_bits", scope: !6706, file: !5485, line: 481, type: !17, align: 8)
!6706 = distinct !DILexicalBlock(scope: !6632, file: !5485, line: 481, column: 17)
!6707 = !DILocalVariable(name: "residual", scope: !6708, file: !5485, line: 484, type: !5501, align: 1)
!6708 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 484, column: 43)
!6709 = !DILocalVariable(name: "val", scope: !6710, file: !5485, line: 484, type: !7, align: 1)
!6710 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 484, column: 25)
!6711 = !DILocalVariable(name: "residual", scope: !6712, file: !5485, line: 487, type: !5501, align: 1)
!6712 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 487, column: 38)
!6713 = !DILocalVariable(name: "val", scope: !6714, file: !5485, line: 487, type: !7, align: 1)
!6714 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 487, column: 21)
!6715 = !DILocalVariable(name: "residual", scope: !6716, file: !5485, line: 488, type: !5501, align: 1)
!6716 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 488, column: 70)
!6717 = !DILocalVariable(name: "val", scope: !6718, file: !5485, line: 488, type: !7, align: 1)
!6718 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 488, column: 21)
!6719 = !DILocalVariable(name: "residual", scope: !6720, file: !5485, line: 491, type: !5501, align: 1)
!6720 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 491, column: 43)
!6721 = !DILocalVariable(name: "val", scope: !6722, file: !5485, line: 491, type: !7, align: 1)
!6722 = distinct !DILexicalBlock(scope: !6706, file: !5485, line: 491, column: 21)
!6723 = !DILocation(line: 475, column: 47, scope: !6634)
!6724 = !DILocation(line: 475, column: 29, scope: !6636)
!6725 = !DILocation(line: 478, column: 70, scope: !6638)
!6726 = !DILocation(line: 478, column: 25, scope: !6640)
!6727 = !DILocation(line: 475, column: 47, scope: !6642)
!6728 = !DILocation(line: 475, column: 29, scope: !6644)
!6729 = !DILocation(line: 478, column: 70, scope: !6646)
!6730 = !DILocation(line: 478, column: 25, scope: !6648)
!6731 = !DILocation(line: 475, column: 47, scope: !6650)
!6732 = !DILocation(line: 475, column: 29, scope: !6652)
!6733 = !DILocation(line: 478, column: 70, scope: !6654)
!6734 = !DILocation(line: 478, column: 25, scope: !6656)
!6735 = !DILocation(line: 475, column: 47, scope: !6658)
!6736 = !DILocation(line: 475, column: 29, scope: !6660)
!6737 = !DILocation(line: 478, column: 70, scope: !6662)
!6738 = !DILocation(line: 478, column: 25, scope: !6664)
!6739 = !DILocation(line: 475, column: 47, scope: !6666)
!6740 = !DILocation(line: 475, column: 29, scope: !6668)
!6741 = !DILocation(line: 478, column: 70, scope: !6670)
!6742 = !DILocation(line: 478, column: 25, scope: !6672)
!6743 = !DILocation(line: 475, column: 47, scope: !6674)
!6744 = !DILocation(line: 475, column: 29, scope: !6676)
!6745 = !DILocation(line: 478, column: 70, scope: !6678)
!6746 = !DILocation(line: 478, column: 25, scope: !6680)
!6747 = !DILocation(line: 475, column: 47, scope: !6682)
!6748 = !DILocation(line: 475, column: 29, scope: !6684)
!6749 = !DILocation(line: 478, column: 70, scope: !6686)
!6750 = !DILocation(line: 478, column: 25, scope: !6688)
!6751 = !DILocation(line: 475, column: 47, scope: !6690)
!6752 = !DILocation(line: 475, column: 29, scope: !6692)
!6753 = !DILocation(line: 478, column: 70, scope: !6694)
!6754 = !DILocation(line: 478, column: 25, scope: !6696)
!6755 = !DILocation(line: 475, column: 47, scope: !6698)
!6756 = !DILocation(line: 475, column: 29, scope: !6700)
!6757 = !DILocation(line: 478, column: 70, scope: !6702)
!6758 = !DILocation(line: 478, column: 25, scope: !6704)
!6759 = !DILocation(line: 484, column: 43, scope: !6708)
!6760 = !DILocation(line: 484, column: 25, scope: !6710)
!6761 = !DILocation(line: 487, column: 38, scope: !6712)
!6762 = !DILocation(line: 487, column: 21, scope: !6714)
!6763 = !DILocation(line: 488, column: 70, scope: !6716)
!6764 = !DILocation(line: 488, column: 21, scope: !6718)
!6765 = !DILocation(line: 491, column: 43, scope: !6720)
!6766 = !DILocation(line: 491, column: 21, scope: !6722)
!6767 = !DILocation(line: 434, column: 20, scope: !6623)
!6768 = !DILocation(line: 434, column: 27, scope: !6623)
!6769 = !DILocation(line: 471, column: 21, scope: !6632)
!6770 = !DILocation(line: 481, column: 21, scope: !6706)
!6771 = !DILocation(line: 471, column: 33, scope: !6623)
!6772 = !DILocation(line: 473, column: 46, scope: !6632)
!6773 = !DILocation(line: 474, column: 29, scope: !6632)
!6774 = !DILocation(line: 475, column: 29, scope: !6632)
!6775 = !DILocation(line: 477, column: 25, scope: !6632)
!6776 = !DILocation(line: 478, column: 25, scope: !6632)
!6777 = !DILocation(line: 475, column: 29, scope: !6634)
!6778 = !DILocation(line: 494, column: 14, scope: !6623)
!6779 = !DILocation(line: 478, column: 25, scope: !6638)
!6780 = !DILocation(line: 475, column: 29, scope: !6642)
!6781 = !DILocation(line: 478, column: 25, scope: !6646)
!6782 = !DILocation(line: 475, column: 29, scope: !6650)
!6783 = !DILocation(line: 478, column: 25, scope: !6654)
!6784 = !DILocation(line: 475, column: 29, scope: !6658)
!6785 = !DILocation(line: 478, column: 25, scope: !6662)
!6786 = !DILocation(line: 475, column: 29, scope: !6666)
!6787 = !DILocation(line: 478, column: 25, scope: !6670)
!6788 = !DILocation(line: 475, column: 29, scope: !6674)
!6789 = !DILocation(line: 478, column: 25, scope: !6678)
!6790 = !DILocation(line: 475, column: 29, scope: !6682)
!6791 = !DILocation(line: 478, column: 25, scope: !6686)
!6792 = !DILocation(line: 475, column: 29, scope: !6690)
!6793 = !DILocation(line: 478, column: 25, scope: !6694)
!6794 = !DILocation(line: 481, column: 34, scope: !6632)
!6795 = !DILocation(line: 481, column: 47, scope: !6632)
!6796 = !DILocation(line: 481, column: 46, scope: !6632)
!6797 = !DILocation(line: 482, column: 20, scope: !6706)
!6798 = !DILocation(line: 475, column: 29, scope: !6698)
!6799 = !DILocation(line: 478, column: 25, scope: !6702)
!6800 = !DILocation(line: 490, column: 20, scope: !6706)
!6801 = !DILocation(line: 483, column: 25, scope: !6706)
!6802 = !DILocation(line: 484, column: 25, scope: !6706)
!6803 = !DILocation(line: 486, column: 21, scope: !6706)
!6804 = !DILocation(line: 487, column: 21, scope: !6706)
!6805 = !DILocation(line: 484, column: 25, scope: !6708)
!6806 = !DILocation(line: 488, column: 21, scope: !6706)
!6807 = !DILocation(line: 487, column: 21, scope: !6712)
!6808 = !DILocation(line: 488, column: 21, scope: !6716)
!6809 = !DILocation(line: 493, column: 17, scope: !6706)
!6810 = !DILocation(line: 491, column: 21, scope: !6706)
!6811 = !DILocation(line: 491, column: 21, scope: !6720)
!6812 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3b8014ff0b330849E", scope: !6813, file: !5485, line: 497, type: !6625, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6814)
!6813 = !DINamespace(name: "{impl#33}", scope: !295)
!6814 = !{!6815, !6816}
!6815 = !DILocalVariable(name: "self", arg: 1, scope: !6812, file: !5485, line: 497, type: !6627)
!6816 = !DILocalVariable(name: "f", arg: 2, scope: !6812, file: !5485, line: 497, type: !128)
!6817 = !DILocation(line: 497, column: 20, scope: !6812)
!6818 = !DILocation(line: 497, column: 27, scope: !6812)
!6819 = !DILocation(line: 498, column: 17, scope: !6812)
!6820 = !DILocation(line: 499, column: 14, scope: !6812)
!6821 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h5a8556ac08cc19beE", scope: !6822, file: !5485, line: 502, type: !6625, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6823)
!6822 = !DINamespace(name: "{impl#34}", scope: !295)
!6823 = !{!6824, !6825}
!6824 = !DILocalVariable(name: "self", arg: 1, scope: !6821, file: !5485, line: 502, type: !6627)
!6825 = !DILocalVariable(name: "f", arg: 2, scope: !6821, file: !5485, line: 502, type: !128)
!6826 = !DILocation(line: 502, column: 20, scope: !6821)
!6827 = !DILocation(line: 502, column: 27, scope: !6821)
!6828 = !DILocation(line: 503, column: 17, scope: !6821)
!6829 = !DILocation(line: 504, column: 14, scope: !6821)
!6830 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha774916416f50d67E", scope: !6831, file: !5485, line: 507, type: !6625, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6832)
!6831 = !DINamespace(name: "{impl#35}", scope: !295)
!6832 = !{!6833, !6834}
!6833 = !DILocalVariable(name: "self", arg: 1, scope: !6830, file: !5485, line: 507, type: !6627)
!6834 = !DILocalVariable(name: "f", arg: 2, scope: !6830, file: !5485, line: 507, type: !128)
!6835 = !DILocation(line: 507, column: 20, scope: !6830)
!6836 = !DILocation(line: 507, column: 27, scope: !6830)
!6837 = !DILocation(line: 508, column: 17, scope: !6830)
!6838 = !DILocation(line: 509, column: 14, scope: !6830)
!6839 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he7621284320aba93E", scope: !6840, file: !5485, line: 512, type: !6625, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6841)
!6840 = !DINamespace(name: "{impl#36}", scope: !295)
!6841 = !{!6842, !6843}
!6842 = !DILocalVariable(name: "self", arg: 1, scope: !6839, file: !5485, line: 512, type: !6627)
!6843 = !DILocalVariable(name: "f", arg: 2, scope: !6839, file: !5485, line: 512, type: !128)
!6844 = !DILocation(line: 512, column: 20, scope: !6839)
!6845 = !DILocation(line: 512, column: 27, scope: !6839)
!6846 = !DILocation(line: 513, column: 17, scope: !6839)
!6847 = !DILocation(line: 514, column: 14, scope: !6839)
!6848 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h5fbdf7450f1e0026E", scope: !2754, file: !5485, line: 532, type: !6849, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !6851)
!6849 = !DISubroutineType(types: !6850)
!6850 = !{!2754}
!6851 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h5fbdf7450f1e0026E", scope: !2754, file: !5485, line: 532, type: !6849, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!6852 = !DILocation(line: 533, column: 17, scope: !6848)
!6853 = !DILocation(line: 541, column: 14, scope: !6848)
!6854 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h6bdd832a98cb26edE", scope: !2754, file: !5485, line: 545, type: !6855, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !6857, retainedNodes: !6858)
!6855 = !DISubroutineType(types: !6856)
!6856 = !{!17, !6627}
!6857 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h6bdd832a98cb26edE", scope: !2754, file: !5485, line: 545, type: !6855, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!6858 = !{!6859}
!6859 = !DILocalVariable(name: "self", arg: 1, scope: !6854, file: !5485, line: 545, type: !6627)
!6860 = !DILocation(line: 545, column: 31, scope: !6854)
!6861 = !DILocation(line: 546, column: 17, scope: !6854)
!6862 = !DILocation(line: 547, column: 14, scope: !6854)
!6863 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hb6e95ba179b252a3E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6868)
!6864 = !DINamespace(name: "{impl#0}", scope: !6865)
!6865 = !DINamespace(name: "fmt", scope: !6624)
!6866 = !DISubroutineType(types: !6867)
!6867 = !{!226, !6627}
!6868 = !{!6869}
!6869 = !DILocalVariable(name: "self", arg: 1, scope: !6870, file: !2704, line: 110, type: !6627)
!6870 = !DILexicalBlockFile(scope: !6863, file: !2704, discriminator: 0)
!6871 = !DILocation(line: 110, column: 1, scope: !6870)
!6872 = !DILocation(line: 875, column: 11, scope: !6863)
!6873 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h23bcbb7016e792a4E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6874)
!6874 = !{!6875}
!6875 = !DILocalVariable(name: "self", arg: 1, scope: !6876, file: !2704, line: 110, type: !6627)
!6876 = !DILexicalBlockFile(scope: !6873, file: !2704, discriminator: 0)
!6877 = !DILocation(line: 110, column: 1, scope: !6876)
!6878 = !DILocation(line: 875, column: 11, scope: !6873)
!6879 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h08286da21428729fE", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6880)
!6880 = !{!6881}
!6881 = !DILocalVariable(name: "self", arg: 1, scope: !6882, file: !2704, line: 110, type: !6627)
!6882 = !DILexicalBlockFile(scope: !6879, file: !2704, discriminator: 0)
!6883 = !DILocation(line: 110, column: 1, scope: !6882)
!6884 = !DILocation(line: 875, column: 11, scope: !6879)
!6885 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h8af5c0cf315e4b42E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6886)
!6886 = !{!6887}
!6887 = !DILocalVariable(name: "self", arg: 1, scope: !6888, file: !2704, line: 110, type: !6627)
!6888 = !DILexicalBlockFile(scope: !6885, file: !2704, discriminator: 0)
!6889 = !DILocation(line: 110, column: 1, scope: !6888)
!6890 = !DILocation(line: 875, column: 11, scope: !6885)
!6891 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hf9238a6b1bb0f191E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6892)
!6892 = !{!6893}
!6893 = !DILocalVariable(name: "self", arg: 1, scope: !6894, file: !2704, line: 110, type: !6627)
!6894 = !DILexicalBlockFile(scope: !6891, file: !2704, discriminator: 0)
!6895 = !DILocation(line: 110, column: 1, scope: !6894)
!6896 = !DILocation(line: 875, column: 11, scope: !6891)
!6897 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h5d8b57dfc0a4f653E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6898)
!6898 = !{!6899}
!6899 = !DILocalVariable(name: "self", arg: 1, scope: !6900, file: !2704, line: 110, type: !6627)
!6900 = !DILexicalBlockFile(scope: !6897, file: !2704, discriminator: 0)
!6901 = !DILocation(line: 110, column: 1, scope: !6900)
!6902 = !DILocation(line: 875, column: 11, scope: !6897)
!6903 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17he959c0642f4c3a50E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6904)
!6904 = !{!6905}
!6905 = !DILocalVariable(name: "self", arg: 1, scope: !6906, file: !2704, line: 110, type: !6627)
!6906 = !DILexicalBlockFile(scope: !6903, file: !2704, discriminator: 0)
!6907 = !DILocation(line: 110, column: 1, scope: !6906)
!6908 = !DILocation(line: 875, column: 11, scope: !6903)
!6909 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h993666760a581268E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6910)
!6910 = !{!6911}
!6911 = !DILocalVariable(name: "self", arg: 1, scope: !6912, file: !2704, line: 110, type: !6627)
!6912 = !DILexicalBlockFile(scope: !6909, file: !2704, discriminator: 0)
!6913 = !DILocation(line: 110, column: 1, scope: !6912)
!6914 = !DILocation(line: 875, column: 11, scope: !6909)
!6915 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hcf035ac81d6164c9E", scope: !6864, file: !5485, line: 460, type: !6866, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6916)
!6916 = !{!6917}
!6917 = !DILocalVariable(name: "self", arg: 1, scope: !6918, file: !2704, line: 110, type: !6627)
!6918 = !DILexicalBlockFile(scope: !6915, file: !2704, discriminator: 0)
!6919 = !DILocation(line: 110, column: 1, scope: !6918)
!6920 = !DILocation(line: 875, column: 11, scope: !6915)
!6921 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5eb72c6f5d7d46fcE", scope: !6922, file: !5485, line: 434, type: !6923, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !6926)
!6922 = !DINamespace(name: "{impl#58}", scope: !295)
!6923 = !DISubroutineType(types: !6924)
!6924 = !{!110, !6925, !128}
!6925 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !2771, size: 64, align: 64, dwarfAddressSpace: 0)
!6926 = !{!6927, !6928, !6929, !6931, !6933, !6935, !6937, !6939, !6941, !6943, !6945, !6947, !6949, !6951, !6953, !6955, !6957, !6959, !6961, !6963, !6965, !6967, !6969, !6971, !6973, !6975, !6977, !6979, !6981, !6983, !6985, !6987, !6989, !6991, !6993, !6995, !6997, !6999, !7001, !7003, !7005, !7007, !7009, !7011, !7013, !7015, !7017, !7019, !7021, !7023, !7025, !7027, !7029, !7031, !7033, !7035, !7037, !7039, !7041, !7043}
!6927 = !DILocalVariable(name: "self", arg: 1, scope: !6921, file: !5485, line: 434, type: !6925)
!6928 = !DILocalVariable(name: "f", arg: 2, scope: !6921, file: !5485, line: 434, type: !128)
!6929 = !DILocalVariable(name: "first", scope: !6930, file: !5485, line: 471, type: !226, align: 1)
!6930 = distinct !DILexicalBlock(scope: !6921, file: !5485, line: 471, column: 17)
!6931 = !DILocalVariable(name: "residual", scope: !6932, file: !5485, line: 475, type: !5501, align: 1)
!6932 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6933 = !DILocalVariable(name: "val", scope: !6934, file: !5485, line: 475, type: !7, align: 1)
!6934 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6935 = !DILocalVariable(name: "residual", scope: !6936, file: !5485, line: 478, type: !5501, align: 1)
!6936 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6937 = !DILocalVariable(name: "val", scope: !6938, file: !5485, line: 478, type: !7, align: 1)
!6938 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6939 = !DILocalVariable(name: "residual", scope: !6940, file: !5485, line: 475, type: !5501, align: 1)
!6940 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6941 = !DILocalVariable(name: "val", scope: !6942, file: !5485, line: 475, type: !7, align: 1)
!6942 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6943 = !DILocalVariable(name: "residual", scope: !6944, file: !5485, line: 478, type: !5501, align: 1)
!6944 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6945 = !DILocalVariable(name: "val", scope: !6946, file: !5485, line: 478, type: !7, align: 1)
!6946 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6947 = !DILocalVariable(name: "residual", scope: !6948, file: !5485, line: 475, type: !5501, align: 1)
!6948 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6949 = !DILocalVariable(name: "val", scope: !6950, file: !5485, line: 475, type: !7, align: 1)
!6950 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6951 = !DILocalVariable(name: "residual", scope: !6952, file: !5485, line: 478, type: !5501, align: 1)
!6952 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6953 = !DILocalVariable(name: "val", scope: !6954, file: !5485, line: 478, type: !7, align: 1)
!6954 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6955 = !DILocalVariable(name: "residual", scope: !6956, file: !5485, line: 475, type: !5501, align: 1)
!6956 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6957 = !DILocalVariable(name: "val", scope: !6958, file: !5485, line: 475, type: !7, align: 1)
!6958 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6959 = !DILocalVariable(name: "residual", scope: !6960, file: !5485, line: 478, type: !5501, align: 1)
!6960 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6961 = !DILocalVariable(name: "val", scope: !6962, file: !5485, line: 478, type: !7, align: 1)
!6962 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6963 = !DILocalVariable(name: "residual", scope: !6964, file: !5485, line: 475, type: !5501, align: 1)
!6964 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6965 = !DILocalVariable(name: "val", scope: !6966, file: !5485, line: 475, type: !7, align: 1)
!6966 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6967 = !DILocalVariable(name: "residual", scope: !6968, file: !5485, line: 478, type: !5501, align: 1)
!6968 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6969 = !DILocalVariable(name: "val", scope: !6970, file: !5485, line: 478, type: !7, align: 1)
!6970 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6971 = !DILocalVariable(name: "residual", scope: !6972, file: !5485, line: 475, type: !5501, align: 1)
!6972 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6973 = !DILocalVariable(name: "val", scope: !6974, file: !5485, line: 475, type: !7, align: 1)
!6974 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6975 = !DILocalVariable(name: "residual", scope: !6976, file: !5485, line: 478, type: !5501, align: 1)
!6976 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6977 = !DILocalVariable(name: "val", scope: !6978, file: !5485, line: 478, type: !7, align: 1)
!6978 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6979 = !DILocalVariable(name: "residual", scope: !6980, file: !5485, line: 475, type: !5501, align: 1)
!6980 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6981 = !DILocalVariable(name: "val", scope: !6982, file: !5485, line: 475, type: !7, align: 1)
!6982 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6983 = !DILocalVariable(name: "residual", scope: !6984, file: !5485, line: 478, type: !5501, align: 1)
!6984 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6985 = !DILocalVariable(name: "val", scope: !6986, file: !5485, line: 478, type: !7, align: 1)
!6986 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6987 = !DILocalVariable(name: "residual", scope: !6988, file: !5485, line: 475, type: !5501, align: 1)
!6988 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6989 = !DILocalVariable(name: "val", scope: !6990, file: !5485, line: 475, type: !7, align: 1)
!6990 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6991 = !DILocalVariable(name: "residual", scope: !6992, file: !5485, line: 478, type: !5501, align: 1)
!6992 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!6993 = !DILocalVariable(name: "val", scope: !6994, file: !5485, line: 478, type: !7, align: 1)
!6994 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!6995 = !DILocalVariable(name: "residual", scope: !6996, file: !5485, line: 475, type: !5501, align: 1)
!6996 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!6997 = !DILocalVariable(name: "val", scope: !6998, file: !5485, line: 475, type: !7, align: 1)
!6998 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!6999 = !DILocalVariable(name: "residual", scope: !7000, file: !5485, line: 478, type: !5501, align: 1)
!7000 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!7001 = !DILocalVariable(name: "val", scope: !7002, file: !5485, line: 478, type: !7, align: 1)
!7002 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!7003 = !DILocalVariable(name: "residual", scope: !7004, file: !5485, line: 475, type: !5501, align: 1)
!7004 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!7005 = !DILocalVariable(name: "val", scope: !7006, file: !5485, line: 475, type: !7, align: 1)
!7006 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!7007 = !DILocalVariable(name: "residual", scope: !7008, file: !5485, line: 478, type: !5501, align: 1)
!7008 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!7009 = !DILocalVariable(name: "val", scope: !7010, file: !5485, line: 478, type: !7, align: 1)
!7010 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!7011 = !DILocalVariable(name: "residual", scope: !7012, file: !5485, line: 475, type: !5501, align: 1)
!7012 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!7013 = !DILocalVariable(name: "val", scope: !7014, file: !5485, line: 475, type: !7, align: 1)
!7014 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!7015 = !DILocalVariable(name: "residual", scope: !7016, file: !5485, line: 478, type: !5501, align: 1)
!7016 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!7017 = !DILocalVariable(name: "val", scope: !7018, file: !5485, line: 478, type: !7, align: 1)
!7018 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!7019 = !DILocalVariable(name: "residual", scope: !7020, file: !5485, line: 475, type: !5501, align: 1)
!7020 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 47)
!7021 = !DILocalVariable(name: "val", scope: !7022, file: !5485, line: 475, type: !7, align: 1)
!7022 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 475, column: 29)
!7023 = !DILocalVariable(name: "residual", scope: !7024, file: !5485, line: 478, type: !5501, align: 1)
!7024 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 70)
!7025 = !DILocalVariable(name: "val", scope: !7026, file: !5485, line: 478, type: !7, align: 1)
!7026 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 478, column: 25)
!7027 = !DILocalVariable(name: "extra_bits", scope: !7028, file: !5485, line: 481, type: !17, align: 8)
!7028 = distinct !DILexicalBlock(scope: !6930, file: !5485, line: 481, column: 17)
!7029 = !DILocalVariable(name: "residual", scope: !7030, file: !5485, line: 484, type: !5501, align: 1)
!7030 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 484, column: 43)
!7031 = !DILocalVariable(name: "val", scope: !7032, file: !5485, line: 484, type: !7, align: 1)
!7032 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 484, column: 25)
!7033 = !DILocalVariable(name: "residual", scope: !7034, file: !5485, line: 487, type: !5501, align: 1)
!7034 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 487, column: 38)
!7035 = !DILocalVariable(name: "val", scope: !7036, file: !5485, line: 487, type: !7, align: 1)
!7036 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 487, column: 21)
!7037 = !DILocalVariable(name: "residual", scope: !7038, file: !5485, line: 488, type: !5501, align: 1)
!7038 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 488, column: 70)
!7039 = !DILocalVariable(name: "val", scope: !7040, file: !5485, line: 488, type: !7, align: 1)
!7040 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 488, column: 21)
!7041 = !DILocalVariable(name: "residual", scope: !7042, file: !5485, line: 491, type: !5501, align: 1)
!7042 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 491, column: 43)
!7043 = !DILocalVariable(name: "val", scope: !7044, file: !5485, line: 491, type: !7, align: 1)
!7044 = distinct !DILexicalBlock(scope: !7028, file: !5485, line: 491, column: 21)
!7045 = !DILocation(line: 475, column: 47, scope: !6932)
!7046 = !DILocation(line: 475, column: 29, scope: !6934)
!7047 = !DILocation(line: 478, column: 70, scope: !6936)
!7048 = !DILocation(line: 478, column: 25, scope: !6938)
!7049 = !DILocation(line: 475, column: 47, scope: !6940)
!7050 = !DILocation(line: 475, column: 29, scope: !6942)
!7051 = !DILocation(line: 478, column: 70, scope: !6944)
!7052 = !DILocation(line: 478, column: 25, scope: !6946)
!7053 = !DILocation(line: 475, column: 47, scope: !6948)
!7054 = !DILocation(line: 475, column: 29, scope: !6950)
!7055 = !DILocation(line: 478, column: 70, scope: !6952)
!7056 = !DILocation(line: 478, column: 25, scope: !6954)
!7057 = !DILocation(line: 475, column: 47, scope: !6956)
!7058 = !DILocation(line: 475, column: 29, scope: !6958)
!7059 = !DILocation(line: 478, column: 70, scope: !6960)
!7060 = !DILocation(line: 478, column: 25, scope: !6962)
!7061 = !DILocation(line: 475, column: 47, scope: !6964)
!7062 = !DILocation(line: 475, column: 29, scope: !6966)
!7063 = !DILocation(line: 478, column: 70, scope: !6968)
!7064 = !DILocation(line: 478, column: 25, scope: !6970)
!7065 = !DILocation(line: 475, column: 47, scope: !6972)
!7066 = !DILocation(line: 475, column: 29, scope: !6974)
!7067 = !DILocation(line: 478, column: 70, scope: !6976)
!7068 = !DILocation(line: 478, column: 25, scope: !6978)
!7069 = !DILocation(line: 475, column: 47, scope: !6980)
!7070 = !DILocation(line: 475, column: 29, scope: !6982)
!7071 = !DILocation(line: 478, column: 70, scope: !6984)
!7072 = !DILocation(line: 478, column: 25, scope: !6986)
!7073 = !DILocation(line: 475, column: 47, scope: !6988)
!7074 = !DILocation(line: 475, column: 29, scope: !6990)
!7075 = !DILocation(line: 478, column: 70, scope: !6992)
!7076 = !DILocation(line: 478, column: 25, scope: !6994)
!7077 = !DILocation(line: 475, column: 47, scope: !6996)
!7078 = !DILocation(line: 475, column: 29, scope: !6998)
!7079 = !DILocation(line: 478, column: 70, scope: !7000)
!7080 = !DILocation(line: 478, column: 25, scope: !7002)
!7081 = !DILocation(line: 475, column: 47, scope: !7004)
!7082 = !DILocation(line: 475, column: 29, scope: !7006)
!7083 = !DILocation(line: 478, column: 70, scope: !7008)
!7084 = !DILocation(line: 478, column: 25, scope: !7010)
!7085 = !DILocation(line: 475, column: 47, scope: !7012)
!7086 = !DILocation(line: 475, column: 29, scope: !7014)
!7087 = !DILocation(line: 478, column: 70, scope: !7016)
!7088 = !DILocation(line: 478, column: 25, scope: !7018)
!7089 = !DILocation(line: 475, column: 47, scope: !7020)
!7090 = !DILocation(line: 475, column: 29, scope: !7022)
!7091 = !DILocation(line: 478, column: 70, scope: !7024)
!7092 = !DILocation(line: 478, column: 25, scope: !7026)
!7093 = !DILocation(line: 484, column: 43, scope: !7030)
!7094 = !DILocation(line: 484, column: 25, scope: !7032)
!7095 = !DILocation(line: 487, column: 38, scope: !7034)
!7096 = !DILocation(line: 487, column: 21, scope: !7036)
!7097 = !DILocation(line: 488, column: 70, scope: !7038)
!7098 = !DILocation(line: 488, column: 21, scope: !7040)
!7099 = !DILocation(line: 491, column: 43, scope: !7042)
!7100 = !DILocation(line: 491, column: 21, scope: !7044)
!7101 = !DILocation(line: 434, column: 20, scope: !6921)
!7102 = !DILocation(line: 434, column: 27, scope: !6921)
!7103 = !DILocation(line: 471, column: 21, scope: !6930)
!7104 = !DILocation(line: 481, column: 21, scope: !7028)
!7105 = !DILocation(line: 471, column: 33, scope: !6921)
!7106 = !DILocation(line: 473, column: 46, scope: !6930)
!7107 = !DILocation(line: 474, column: 29, scope: !6930)
!7108 = !DILocation(line: 475, column: 29, scope: !6930)
!7109 = !DILocation(line: 477, column: 25, scope: !6930)
!7110 = !DILocation(line: 478, column: 25, scope: !6930)
!7111 = !DILocation(line: 475, column: 29, scope: !6932)
!7112 = !DILocation(line: 494, column: 14, scope: !6921)
!7113 = !DILocation(line: 478, column: 25, scope: !6936)
!7114 = !DILocation(line: 475, column: 29, scope: !6940)
!7115 = !DILocation(line: 478, column: 25, scope: !6944)
!7116 = !DILocation(line: 475, column: 29, scope: !6948)
!7117 = !DILocation(line: 478, column: 25, scope: !6952)
!7118 = !DILocation(line: 475, column: 29, scope: !6956)
!7119 = !DILocation(line: 478, column: 25, scope: !6960)
!7120 = !DILocation(line: 475, column: 29, scope: !6964)
!7121 = !DILocation(line: 478, column: 25, scope: !6968)
!7122 = !DILocation(line: 475, column: 29, scope: !6972)
!7123 = !DILocation(line: 478, column: 25, scope: !6976)
!7124 = !DILocation(line: 475, column: 29, scope: !6980)
!7125 = !DILocation(line: 478, column: 25, scope: !6984)
!7126 = !DILocation(line: 475, column: 29, scope: !6988)
!7127 = !DILocation(line: 478, column: 25, scope: !6992)
!7128 = !DILocation(line: 475, column: 29, scope: !6996)
!7129 = !DILocation(line: 478, column: 25, scope: !7000)
!7130 = !DILocation(line: 475, column: 29, scope: !7004)
!7131 = !DILocation(line: 478, column: 25, scope: !7008)
!7132 = !DILocation(line: 475, column: 29, scope: !7012)
!7133 = !DILocation(line: 478, column: 25, scope: !7016)
!7134 = !DILocation(line: 481, column: 34, scope: !6930)
!7135 = !DILocation(line: 481, column: 47, scope: !6930)
!7136 = !DILocation(line: 481, column: 46, scope: !6930)
!7137 = !DILocation(line: 482, column: 20, scope: !7028)
!7138 = !DILocation(line: 475, column: 29, scope: !7020)
!7139 = !DILocation(line: 478, column: 25, scope: !7024)
!7140 = !DILocation(line: 490, column: 20, scope: !7028)
!7141 = !DILocation(line: 483, column: 25, scope: !7028)
!7142 = !DILocation(line: 484, column: 25, scope: !7028)
!7143 = !DILocation(line: 486, column: 21, scope: !7028)
!7144 = !DILocation(line: 487, column: 21, scope: !7028)
!7145 = !DILocation(line: 484, column: 25, scope: !7030)
!7146 = !DILocation(line: 488, column: 21, scope: !7028)
!7147 = !DILocation(line: 487, column: 21, scope: !7034)
!7148 = !DILocation(line: 488, column: 21, scope: !7038)
!7149 = !DILocation(line: 493, column: 17, scope: !7028)
!7150 = !DILocation(line: 491, column: 21, scope: !7028)
!7151 = !DILocation(line: 491, column: 21, scope: !7042)
!7152 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1270e25c9e5a46c1E", scope: !7153, file: !5485, line: 497, type: !6923, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7154)
!7153 = !DINamespace(name: "{impl#59}", scope: !295)
!7154 = !{!7155, !7156}
!7155 = !DILocalVariable(name: "self", arg: 1, scope: !7152, file: !5485, line: 497, type: !6925)
!7156 = !DILocalVariable(name: "f", arg: 2, scope: !7152, file: !5485, line: 497, type: !128)
!7157 = !DILocation(line: 497, column: 20, scope: !7152)
!7158 = !DILocation(line: 497, column: 27, scope: !7152)
!7159 = !DILocation(line: 498, column: 17, scope: !7152)
!7160 = !DILocation(line: 499, column: 14, scope: !7152)
!7161 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd8ffda01995026c3E", scope: !7162, file: !5485, line: 502, type: !6923, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7163)
!7162 = !DINamespace(name: "{impl#60}", scope: !295)
!7163 = !{!7164, !7165}
!7164 = !DILocalVariable(name: "self", arg: 1, scope: !7161, file: !5485, line: 502, type: !6925)
!7165 = !DILocalVariable(name: "f", arg: 2, scope: !7161, file: !5485, line: 502, type: !128)
!7166 = !DILocation(line: 502, column: 20, scope: !7161)
!7167 = !DILocation(line: 502, column: 27, scope: !7161)
!7168 = !DILocation(line: 503, column: 17, scope: !7161)
!7169 = !DILocation(line: 504, column: 14, scope: !7161)
!7170 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h076b5d4e031d7219E", scope: !7171, file: !5485, line: 507, type: !6923, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7172)
!7171 = !DINamespace(name: "{impl#61}", scope: !295)
!7172 = !{!7173, !7174}
!7173 = !DILocalVariable(name: "self", arg: 1, scope: !7170, file: !5485, line: 507, type: !6925)
!7174 = !DILocalVariable(name: "f", arg: 2, scope: !7170, file: !5485, line: 507, type: !128)
!7175 = !DILocation(line: 507, column: 20, scope: !7170)
!7176 = !DILocation(line: 507, column: 27, scope: !7170)
!7177 = !DILocation(line: 508, column: 17, scope: !7170)
!7178 = !DILocation(line: 509, column: 14, scope: !7170)
!7179 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hb091141bfede0c4fE", scope: !7180, file: !5485, line: 512, type: !6923, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7181)
!7180 = !DINamespace(name: "{impl#62}", scope: !295)
!7181 = !{!7182, !7183}
!7182 = !DILocalVariable(name: "self", arg: 1, scope: !7179, file: !5485, line: 512, type: !6925)
!7183 = !DILocalVariable(name: "f", arg: 2, scope: !7179, file: !5485, line: 512, type: !128)
!7184 = !DILocation(line: 512, column: 20, scope: !7179)
!7185 = !DILocation(line: 512, column: 27, scope: !7179)
!7186 = !DILocation(line: 513, column: 17, scope: !7179)
!7187 = !DILocation(line: 514, column: 14, scope: !7179)
!7188 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h9f86c83d0982c01fE", scope: !2771, file: !5485, line: 532, type: !7189, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !7191)
!7189 = !DISubroutineType(types: !7190)
!7190 = !{!2771}
!7191 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h9f86c83d0982c01fE", scope: !2771, file: !5485, line: 532, type: !7189, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!7192 = !DILocation(line: 533, column: 17, scope: !7188)
!7193 = !DILocation(line: 541, column: 14, scope: !7188)
!7194 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h7566c46f128b625eE", scope: !2771, file: !5485, line: 545, type: !7195, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !7197, retainedNodes: !7198)
!7195 = !DISubroutineType(types: !7196)
!7196 = !{!17, !6925}
!7197 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h7566c46f128b625eE", scope: !2771, file: !5485, line: 545, type: !7195, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!7198 = !{!7199}
!7199 = !DILocalVariable(name: "self", arg: 1, scope: !7194, file: !5485, line: 545, type: !6925)
!7200 = !DILocation(line: 545, column: 31, scope: !7194)
!7201 = !DILocation(line: 546, column: 17, scope: !7194)
!7202 = !DILocation(line: 547, column: 14, scope: !7194)
!7203 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h2577851f3a0a5353E", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7208)
!7204 = !DINamespace(name: "{impl#0}", scope: !7205)
!7205 = !DINamespace(name: "fmt", scope: !6922)
!7206 = !DISubroutineType(types: !7207)
!7207 = !{!226, !6925}
!7208 = !{!7209}
!7209 = !DILocalVariable(name: "self", arg: 1, scope: !7210, file: !2704, line: 163, type: !6925)
!7210 = !DILexicalBlockFile(scope: !7203, file: !2704, discriminator: 0)
!7211 = !DILocation(line: 163, column: 1, scope: !7210)
!7212 = !DILocation(line: 875, column: 11, scope: !7203)
!7213 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h9fae6015fce81c0aE", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7214)
!7214 = !{!7215}
!7215 = !DILocalVariable(name: "self", arg: 1, scope: !7216, file: !2704, line: 163, type: !6925)
!7216 = !DILexicalBlockFile(scope: !7213, file: !2704, discriminator: 0)
!7217 = !DILocation(line: 163, column: 1, scope: !7216)
!7218 = !DILocation(line: 875, column: 11, scope: !7213)
!7219 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h1230d328e7c6bfacE", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7220)
!7220 = !{!7221}
!7221 = !DILocalVariable(name: "self", arg: 1, scope: !7222, file: !2704, line: 163, type: !6925)
!7222 = !DILexicalBlockFile(scope: !7219, file: !2704, discriminator: 0)
!7223 = !DILocation(line: 163, column: 1, scope: !7222)
!7224 = !DILocation(line: 875, column: 11, scope: !7219)
!7225 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hd78635b0692e69bbE", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7226)
!7226 = !{!7227}
!7227 = !DILocalVariable(name: "self", arg: 1, scope: !7228, file: !2704, line: 163, type: !6925)
!7228 = !DILexicalBlockFile(scope: !7225, file: !2704, discriminator: 0)
!7229 = !DILocation(line: 163, column: 1, scope: !7228)
!7230 = !DILocation(line: 875, column: 11, scope: !7225)
!7231 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17he29cfdb3ac0c84a1E", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7232)
!7232 = !{!7233}
!7233 = !DILocalVariable(name: "self", arg: 1, scope: !7234, file: !2704, line: 163, type: !6925)
!7234 = !DILexicalBlockFile(scope: !7231, file: !2704, discriminator: 0)
!7235 = !DILocation(line: 163, column: 1, scope: !7234)
!7236 = !DILocation(line: 875, column: 11, scope: !7231)
!7237 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h6951e3266ee5e5f7E", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7238)
!7238 = !{!7239}
!7239 = !DILocalVariable(name: "self", arg: 1, scope: !7240, file: !2704, line: 163, type: !6925)
!7240 = !DILexicalBlockFile(scope: !7237, file: !2704, discriminator: 0)
!7241 = !DILocation(line: 163, column: 1, scope: !7240)
!7242 = !DILocation(line: 875, column: 11, scope: !7237)
!7243 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h0f97c7384575535dE", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7244)
!7244 = !{!7245}
!7245 = !DILocalVariable(name: "self", arg: 1, scope: !7246, file: !2704, line: 163, type: !6925)
!7246 = !DILexicalBlockFile(scope: !7243, file: !2704, discriminator: 0)
!7247 = !DILocation(line: 163, column: 1, scope: !7246)
!7248 = !DILocation(line: 875, column: 11, scope: !7243)
!7249 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h24c511c212704dd5E", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7250)
!7250 = !{!7251}
!7251 = !DILocalVariable(name: "self", arg: 1, scope: !7252, file: !2704, line: 163, type: !6925)
!7252 = !DILexicalBlockFile(scope: !7249, file: !2704, discriminator: 0)
!7253 = !DILocation(line: 163, column: 1, scope: !7252)
!7254 = !DILocation(line: 875, column: 11, scope: !7249)
!7255 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hce87b0461397571fE", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7256)
!7256 = !{!7257}
!7257 = !DILocalVariable(name: "self", arg: 1, scope: !7258, file: !2704, line: 163, type: !6925)
!7258 = !DILexicalBlockFile(scope: !7255, file: !2704, discriminator: 0)
!7259 = !DILocation(line: 163, column: 1, scope: !7258)
!7260 = !DILocation(line: 875, column: 11, scope: !7255)
!7261 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h2d29e50ff17dabaaE", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7262)
!7262 = !{!7263}
!7263 = !DILocalVariable(name: "self", arg: 1, scope: !7264, file: !2704, line: 163, type: !6925)
!7264 = !DILexicalBlockFile(scope: !7261, file: !2704, discriminator: 0)
!7265 = !DILocation(line: 163, column: 1, scope: !7264)
!7266 = !DILocation(line: 875, column: 11, scope: !7261)
!7267 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17hef97698cb725211eE", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7268)
!7268 = !{!7269}
!7269 = !DILocalVariable(name: "self", arg: 1, scope: !7270, file: !2704, line: 163, type: !6925)
!7270 = !DILexicalBlockFile(scope: !7267, file: !2704, discriminator: 0)
!7271 = !DILocation(line: 163, column: 1, scope: !7270)
!7272 = !DILocation(line: 875, column: 11, scope: !7267)
!7273 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h0c6ba1f92fb99046E", scope: !7204, file: !5485, line: 460, type: !7206, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7274)
!7274 = !{!7275}
!7275 = !DILocalVariable(name: "self", arg: 1, scope: !7276, file: !2704, line: 163, type: !6925)
!7276 = !DILexicalBlockFile(scope: !7273, file: !2704, discriminator: 0)
!7277 = !DILocation(line: 163, column: 1, scope: !7276)
!7278 = !DILocation(line: 875, column: 11, scope: !7273)
!7279 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hb36b7fcbb883c7faE", scope: !7280, file: !5485, line: 434, type: !7282, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7288)
!7280 = !DINamespace(name: "{impl#29}", scope: !7281)
!7281 = !DINamespace(name: "model_specific", scope: !296)
!7282 = !DISubroutineType(types: !7283)
!7283 = !{!110, !7284, !128}
!7284 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !7285, size: 64, align: 64, dwarfAddressSpace: 0)
!7285 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !7281, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !7286, templateParams: !18, identifier: "f71dca7a9a9eebb62a67abec3f2de1f8")
!7286 = !{!7287}
!7287 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !7285, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!7288 = !{!7289, !7290, !7291, !7293, !7295, !7297, !7299, !7301, !7303, !7305, !7307, !7309, !7311, !7313, !7315, !7317, !7319, !7321, !7323, !7325, !7327, !7329, !7331, !7333, !7335, !7337, !7339, !7341, !7343, !7345, !7347, !7349, !7351, !7353, !7355, !7357, !7359, !7361, !7363, !7365, !7367, !7369, !7371, !7373}
!7289 = !DILocalVariable(name: "self", arg: 1, scope: !7279, file: !5485, line: 434, type: !7284)
!7290 = !DILocalVariable(name: "f", arg: 2, scope: !7279, file: !5485, line: 434, type: !128)
!7291 = !DILocalVariable(name: "first", scope: !7292, file: !5485, line: 471, type: !226, align: 1)
!7292 = distinct !DILexicalBlock(scope: !7279, file: !5485, line: 471, column: 17)
!7293 = !DILocalVariable(name: "residual", scope: !7294, file: !5485, line: 475, type: !5501, align: 1)
!7294 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7295 = !DILocalVariable(name: "val", scope: !7296, file: !5485, line: 475, type: !7, align: 1)
!7296 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7297 = !DILocalVariable(name: "residual", scope: !7298, file: !5485, line: 478, type: !5501, align: 1)
!7298 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7299 = !DILocalVariable(name: "val", scope: !7300, file: !5485, line: 478, type: !7, align: 1)
!7300 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7301 = !DILocalVariable(name: "residual", scope: !7302, file: !5485, line: 475, type: !5501, align: 1)
!7302 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7303 = !DILocalVariable(name: "val", scope: !7304, file: !5485, line: 475, type: !7, align: 1)
!7304 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7305 = !DILocalVariable(name: "residual", scope: !7306, file: !5485, line: 478, type: !5501, align: 1)
!7306 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7307 = !DILocalVariable(name: "val", scope: !7308, file: !5485, line: 478, type: !7, align: 1)
!7308 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7309 = !DILocalVariable(name: "residual", scope: !7310, file: !5485, line: 475, type: !5501, align: 1)
!7310 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7311 = !DILocalVariable(name: "val", scope: !7312, file: !5485, line: 475, type: !7, align: 1)
!7312 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7313 = !DILocalVariable(name: "residual", scope: !7314, file: !5485, line: 478, type: !5501, align: 1)
!7314 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7315 = !DILocalVariable(name: "val", scope: !7316, file: !5485, line: 478, type: !7, align: 1)
!7316 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7317 = !DILocalVariable(name: "residual", scope: !7318, file: !5485, line: 475, type: !5501, align: 1)
!7318 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7319 = !DILocalVariable(name: "val", scope: !7320, file: !5485, line: 475, type: !7, align: 1)
!7320 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7321 = !DILocalVariable(name: "residual", scope: !7322, file: !5485, line: 478, type: !5501, align: 1)
!7322 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7323 = !DILocalVariable(name: "val", scope: !7324, file: !5485, line: 478, type: !7, align: 1)
!7324 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7325 = !DILocalVariable(name: "residual", scope: !7326, file: !5485, line: 475, type: !5501, align: 1)
!7326 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7327 = !DILocalVariable(name: "val", scope: !7328, file: !5485, line: 475, type: !7, align: 1)
!7328 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7329 = !DILocalVariable(name: "residual", scope: !7330, file: !5485, line: 478, type: !5501, align: 1)
!7330 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7331 = !DILocalVariable(name: "val", scope: !7332, file: !5485, line: 478, type: !7, align: 1)
!7332 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7333 = !DILocalVariable(name: "residual", scope: !7334, file: !5485, line: 475, type: !5501, align: 1)
!7334 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7335 = !DILocalVariable(name: "val", scope: !7336, file: !5485, line: 475, type: !7, align: 1)
!7336 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7337 = !DILocalVariable(name: "residual", scope: !7338, file: !5485, line: 478, type: !5501, align: 1)
!7338 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7339 = !DILocalVariable(name: "val", scope: !7340, file: !5485, line: 478, type: !7, align: 1)
!7340 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7341 = !DILocalVariable(name: "residual", scope: !7342, file: !5485, line: 475, type: !5501, align: 1)
!7342 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7343 = !DILocalVariable(name: "val", scope: !7344, file: !5485, line: 475, type: !7, align: 1)
!7344 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7345 = !DILocalVariable(name: "residual", scope: !7346, file: !5485, line: 478, type: !5501, align: 1)
!7346 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7347 = !DILocalVariable(name: "val", scope: !7348, file: !5485, line: 478, type: !7, align: 1)
!7348 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7349 = !DILocalVariable(name: "residual", scope: !7350, file: !5485, line: 475, type: !5501, align: 1)
!7350 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 47)
!7351 = !DILocalVariable(name: "val", scope: !7352, file: !5485, line: 475, type: !7, align: 1)
!7352 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 475, column: 29)
!7353 = !DILocalVariable(name: "residual", scope: !7354, file: !5485, line: 478, type: !5501, align: 1)
!7354 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 70)
!7355 = !DILocalVariable(name: "val", scope: !7356, file: !5485, line: 478, type: !7, align: 1)
!7356 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 478, column: 25)
!7357 = !DILocalVariable(name: "extra_bits", scope: !7358, file: !5485, line: 481, type: !17, align: 8)
!7358 = distinct !DILexicalBlock(scope: !7292, file: !5485, line: 481, column: 17)
!7359 = !DILocalVariable(name: "residual", scope: !7360, file: !5485, line: 484, type: !5501, align: 1)
!7360 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 484, column: 43)
!7361 = !DILocalVariable(name: "val", scope: !7362, file: !5485, line: 484, type: !7, align: 1)
!7362 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 484, column: 25)
!7363 = !DILocalVariable(name: "residual", scope: !7364, file: !5485, line: 487, type: !5501, align: 1)
!7364 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 487, column: 38)
!7365 = !DILocalVariable(name: "val", scope: !7366, file: !5485, line: 487, type: !7, align: 1)
!7366 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 487, column: 21)
!7367 = !DILocalVariable(name: "residual", scope: !7368, file: !5485, line: 488, type: !5501, align: 1)
!7368 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 488, column: 70)
!7369 = !DILocalVariable(name: "val", scope: !7370, file: !5485, line: 488, type: !7, align: 1)
!7370 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 488, column: 21)
!7371 = !DILocalVariable(name: "residual", scope: !7372, file: !5485, line: 491, type: !5501, align: 1)
!7372 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 491, column: 43)
!7373 = !DILocalVariable(name: "val", scope: !7374, file: !5485, line: 491, type: !7, align: 1)
!7374 = distinct !DILexicalBlock(scope: !7358, file: !5485, line: 491, column: 21)
!7375 = !DILocation(line: 475, column: 47, scope: !7294)
!7376 = !DILocation(line: 475, column: 29, scope: !7296)
!7377 = !DILocation(line: 478, column: 70, scope: !7298)
!7378 = !DILocation(line: 478, column: 25, scope: !7300)
!7379 = !DILocation(line: 475, column: 47, scope: !7302)
!7380 = !DILocation(line: 475, column: 29, scope: !7304)
!7381 = !DILocation(line: 478, column: 70, scope: !7306)
!7382 = !DILocation(line: 478, column: 25, scope: !7308)
!7383 = !DILocation(line: 475, column: 47, scope: !7310)
!7384 = !DILocation(line: 475, column: 29, scope: !7312)
!7385 = !DILocation(line: 478, column: 70, scope: !7314)
!7386 = !DILocation(line: 478, column: 25, scope: !7316)
!7387 = !DILocation(line: 475, column: 47, scope: !7318)
!7388 = !DILocation(line: 475, column: 29, scope: !7320)
!7389 = !DILocation(line: 478, column: 70, scope: !7322)
!7390 = !DILocation(line: 478, column: 25, scope: !7324)
!7391 = !DILocation(line: 475, column: 47, scope: !7326)
!7392 = !DILocation(line: 475, column: 29, scope: !7328)
!7393 = !DILocation(line: 478, column: 70, scope: !7330)
!7394 = !DILocation(line: 478, column: 25, scope: !7332)
!7395 = !DILocation(line: 475, column: 47, scope: !7334)
!7396 = !DILocation(line: 475, column: 29, scope: !7336)
!7397 = !DILocation(line: 478, column: 70, scope: !7338)
!7398 = !DILocation(line: 478, column: 25, scope: !7340)
!7399 = !DILocation(line: 475, column: 47, scope: !7342)
!7400 = !DILocation(line: 475, column: 29, scope: !7344)
!7401 = !DILocation(line: 478, column: 70, scope: !7346)
!7402 = !DILocation(line: 478, column: 25, scope: !7348)
!7403 = !DILocation(line: 475, column: 47, scope: !7350)
!7404 = !DILocation(line: 475, column: 29, scope: !7352)
!7405 = !DILocation(line: 478, column: 70, scope: !7354)
!7406 = !DILocation(line: 478, column: 25, scope: !7356)
!7407 = !DILocation(line: 484, column: 43, scope: !7360)
!7408 = !DILocation(line: 484, column: 25, scope: !7362)
!7409 = !DILocation(line: 487, column: 38, scope: !7364)
!7410 = !DILocation(line: 487, column: 21, scope: !7366)
!7411 = !DILocation(line: 488, column: 70, scope: !7368)
!7412 = !DILocation(line: 488, column: 21, scope: !7370)
!7413 = !DILocation(line: 491, column: 43, scope: !7372)
!7414 = !DILocation(line: 491, column: 21, scope: !7374)
!7415 = !DILocation(line: 434, column: 20, scope: !7279)
!7416 = !DILocation(line: 434, column: 27, scope: !7279)
!7417 = !DILocation(line: 471, column: 21, scope: !7292)
!7418 = !DILocation(line: 481, column: 21, scope: !7358)
!7419 = !DILocation(line: 471, column: 33, scope: !7279)
!7420 = !DILocation(line: 473, column: 46, scope: !7292)
!7421 = !DILocation(line: 474, column: 29, scope: !7292)
!7422 = !DILocation(line: 475, column: 29, scope: !7292)
!7423 = !DILocation(line: 477, column: 25, scope: !7292)
!7424 = !DILocation(line: 478, column: 25, scope: !7292)
!7425 = !DILocation(line: 475, column: 29, scope: !7294)
!7426 = !DILocation(line: 494, column: 14, scope: !7279)
!7427 = !DILocation(line: 478, column: 25, scope: !7298)
!7428 = !DILocation(line: 475, column: 29, scope: !7302)
!7429 = !DILocation(line: 478, column: 25, scope: !7306)
!7430 = !DILocation(line: 475, column: 29, scope: !7310)
!7431 = !DILocation(line: 478, column: 25, scope: !7314)
!7432 = !DILocation(line: 475, column: 29, scope: !7318)
!7433 = !DILocation(line: 478, column: 25, scope: !7322)
!7434 = !DILocation(line: 475, column: 29, scope: !7326)
!7435 = !DILocation(line: 478, column: 25, scope: !7330)
!7436 = !DILocation(line: 475, column: 29, scope: !7334)
!7437 = !DILocation(line: 478, column: 25, scope: !7338)
!7438 = !DILocation(line: 475, column: 29, scope: !7342)
!7439 = !DILocation(line: 478, column: 25, scope: !7346)
!7440 = !DILocation(line: 481, column: 34, scope: !7292)
!7441 = !DILocation(line: 481, column: 47, scope: !7292)
!7442 = !DILocation(line: 481, column: 46, scope: !7292)
!7443 = !DILocation(line: 482, column: 20, scope: !7358)
!7444 = !DILocation(line: 475, column: 29, scope: !7350)
!7445 = !DILocation(line: 478, column: 25, scope: !7354)
!7446 = !DILocation(line: 490, column: 20, scope: !7358)
!7447 = !DILocation(line: 483, column: 25, scope: !7358)
!7448 = !DILocation(line: 484, column: 25, scope: !7358)
!7449 = !DILocation(line: 486, column: 21, scope: !7358)
!7450 = !DILocation(line: 487, column: 21, scope: !7358)
!7451 = !DILocation(line: 484, column: 25, scope: !7360)
!7452 = !DILocation(line: 488, column: 21, scope: !7358)
!7453 = !DILocation(line: 487, column: 21, scope: !7364)
!7454 = !DILocation(line: 488, column: 21, scope: !7368)
!7455 = !DILocation(line: 493, column: 17, scope: !7358)
!7456 = !DILocation(line: 491, column: 21, scope: !7358)
!7457 = !DILocation(line: 491, column: 21, scope: !7372)
!7458 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdd73c8c5c1826266E", scope: !7459, file: !5485, line: 497, type: !7282, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7460)
!7459 = !DINamespace(name: "{impl#30}", scope: !7281)
!7460 = !{!7461, !7462}
!7461 = !DILocalVariable(name: "self", arg: 1, scope: !7458, file: !5485, line: 497, type: !7284)
!7462 = !DILocalVariable(name: "f", arg: 2, scope: !7458, file: !5485, line: 497, type: !128)
!7463 = !DILocation(line: 497, column: 20, scope: !7458)
!7464 = !DILocation(line: 497, column: 27, scope: !7458)
!7465 = !DILocation(line: 498, column: 17, scope: !7458)
!7466 = !DILocation(line: 499, column: 14, scope: !7458)
!7467 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h5762fb0eb46f5755E", scope: !7468, file: !5485, line: 502, type: !7282, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7469)
!7468 = !DINamespace(name: "{impl#31}", scope: !7281)
!7469 = !{!7470, !7471}
!7470 = !DILocalVariable(name: "self", arg: 1, scope: !7467, file: !5485, line: 502, type: !7284)
!7471 = !DILocalVariable(name: "f", arg: 2, scope: !7467, file: !5485, line: 502, type: !128)
!7472 = !DILocation(line: 502, column: 20, scope: !7467)
!7473 = !DILocation(line: 502, column: 27, scope: !7467)
!7474 = !DILocation(line: 503, column: 17, scope: !7467)
!7475 = !DILocation(line: 504, column: 14, scope: !7467)
!7476 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9f3fdf6f32977053E", scope: !7477, file: !5485, line: 507, type: !7282, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7478)
!7477 = !DINamespace(name: "{impl#32}", scope: !7281)
!7478 = !{!7479, !7480}
!7479 = !DILocalVariable(name: "self", arg: 1, scope: !7476, file: !5485, line: 507, type: !7284)
!7480 = !DILocalVariable(name: "f", arg: 2, scope: !7476, file: !5485, line: 507, type: !128)
!7481 = !DILocation(line: 507, column: 20, scope: !7476)
!7482 = !DILocation(line: 507, column: 27, scope: !7476)
!7483 = !DILocation(line: 508, column: 17, scope: !7476)
!7484 = !DILocation(line: 509, column: 14, scope: !7476)
!7485 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hef9f1a41814b1f36E", scope: !7486, file: !5485, line: 512, type: !7282, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7487)
!7486 = !DINamespace(name: "{impl#33}", scope: !7281)
!7487 = !{!7488, !7489}
!7488 = !DILocalVariable(name: "self", arg: 1, scope: !7485, file: !5485, line: 512, type: !7284)
!7489 = !DILocalVariable(name: "f", arg: 2, scope: !7485, file: !5485, line: 512, type: !128)
!7490 = !DILocation(line: 512, column: 20, scope: !7485)
!7491 = !DILocation(line: 512, column: 27, scope: !7485)
!7492 = !DILocation(line: 513, column: 17, scope: !7485)
!7493 = !DILocation(line: 514, column: 14, scope: !7485)
!7494 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17he3c94fd3d44f99a6E", scope: !7285, file: !5485, line: 532, type: !7495, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !7497)
!7495 = !DISubroutineType(types: !7496)
!7496 = !{!7285}
!7497 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17he3c94fd3d44f99a6E", scope: !7285, file: !5485, line: 532, type: !7495, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!7498 = !DILocation(line: 533, column: 17, scope: !7494)
!7499 = !DILocation(line: 541, column: 14, scope: !7494)
!7500 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h6ca6660b3bda49c2E", scope: !7285, file: !5485, line: 545, type: !7501, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !7503, retainedNodes: !7504)
!7501 = !DISubroutineType(types: !7502)
!7502 = !{!17, !7284}
!7503 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h6ca6660b3bda49c2E", scope: !7285, file: !5485, line: 545, type: !7501, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!7504 = !{!7505}
!7505 = !DILocalVariable(name: "self", arg: 1, scope: !7500, file: !5485, line: 545, type: !7284)
!7506 = !DILocation(line: 545, column: 31, scope: !7500)
!7507 = !DILocation(line: 546, column: 17, scope: !7500)
!7508 = !DILocation(line: 547, column: 14, scope: !7500)
!7509 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17he488b27489fe1731E", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7514)
!7510 = !DINamespace(name: "{impl#0}", scope: !7511)
!7511 = !DINamespace(name: "fmt", scope: !7280)
!7512 = !DISubroutineType(types: !7513)
!7513 = !{!226, !7284}
!7514 = !{!7515}
!7515 = !DILocalVariable(name: "self", arg: 1, scope: !7516, file: !7517, line: 111, type: !7284)
!7516 = !DILexicalBlockFile(scope: !7509, file: !7517, discriminator: 0)
!7517 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!7518 = !DILocation(line: 111, column: 1, scope: !7516)
!7519 = !DILocation(line: 875, column: 11, scope: !7509)
!7520 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h9beae84082c3dd5aE", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7521)
!7521 = !{!7522}
!7522 = !DILocalVariable(name: "self", arg: 1, scope: !7523, file: !7517, line: 111, type: !7284)
!7523 = !DILexicalBlockFile(scope: !7520, file: !7517, discriminator: 0)
!7524 = !DILocation(line: 111, column: 1, scope: !7523)
!7525 = !DILocation(line: 875, column: 11, scope: !7520)
!7526 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17hfe86d006607b1de9E", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7527)
!7527 = !{!7528}
!7528 = !DILocalVariable(name: "self", arg: 1, scope: !7529, file: !7517, line: 111, type: !7284)
!7529 = !DILexicalBlockFile(scope: !7526, file: !7517, discriminator: 0)
!7530 = !DILocation(line: 111, column: 1, scope: !7529)
!7531 = !DILocation(line: 875, column: 11, scope: !7526)
!7532 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h8b8c9903644c2e2fE", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7533)
!7533 = !{!7534}
!7534 = !DILocalVariable(name: "self", arg: 1, scope: !7535, file: !7517, line: 111, type: !7284)
!7535 = !DILexicalBlockFile(scope: !7532, file: !7517, discriminator: 0)
!7536 = !DILocation(line: 111, column: 1, scope: !7535)
!7537 = !DILocation(line: 875, column: 11, scope: !7532)
!7538 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h001513420f086c0aE", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7539)
!7539 = !{!7540}
!7540 = !DILocalVariable(name: "self", arg: 1, scope: !7541, file: !7517, line: 111, type: !7284)
!7541 = !DILexicalBlockFile(scope: !7538, file: !7517, discriminator: 0)
!7542 = !DILocation(line: 111, column: 1, scope: !7541)
!7543 = !DILocation(line: 875, column: 11, scope: !7538)
!7544 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hb66b9203ef27fb0aE", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7545)
!7545 = !{!7546}
!7546 = !DILocalVariable(name: "self", arg: 1, scope: !7547, file: !7517, line: 111, type: !7284)
!7547 = !DILexicalBlockFile(scope: !7544, file: !7517, discriminator: 0)
!7548 = !DILocation(line: 111, column: 1, scope: !7547)
!7549 = !DILocation(line: 875, column: 11, scope: !7544)
!7550 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17hb73a80137a2cb709E", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7551)
!7551 = !{!7552}
!7552 = !DILocalVariable(name: "self", arg: 1, scope: !7553, file: !7517, line: 111, type: !7284)
!7553 = !DILexicalBlockFile(scope: !7550, file: !7517, discriminator: 0)
!7554 = !DILocation(line: 111, column: 1, scope: !7553)
!7555 = !DILocation(line: 875, column: 11, scope: !7550)
!7556 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17he593f09c6fba90a4E", scope: !7510, file: !5485, line: 460, type: !7512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7557)
!7557 = !{!7558}
!7558 = !DILocalVariable(name: "self", arg: 1, scope: !7559, file: !7517, line: 111, type: !7284)
!7559 = !DILexicalBlockFile(scope: !7556, file: !7517, discriminator: 0)
!7560 = !DILocation(line: 111, column: 1, scope: !7559)
!7561 = !DILocation(line: 875, column: 11, scope: !7556)
!7562 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf286cdda13cefe5cE", scope: !7563, file: !5485, line: 434, type: !7564, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7570)
!7563 = !DINamespace(name: "{impl#55}", scope: !7281)
!7564 = !DISubroutineType(types: !7565)
!7565 = !{!110, !7566, !128}
!7566 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !7567, size: 64, align: 64, dwarfAddressSpace: 0)
!7567 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !7281, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !7568, templateParams: !18, identifier: "feee9a674efc4ed65999ff86dd7b50d1")
!7568 = !{!7569}
!7569 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !7567, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!7570 = !{!7571, !7572, !7573, !7575, !7577, !7579, !7581, !7583, !7585, !7587, !7589, !7591, !7593, !7595, !7597, !7599, !7601, !7603, !7605, !7607, !7609, !7611, !7613, !7615, !7617, !7619, !7621, !7623, !7625, !7627, !7629, !7631, !7633, !7635, !7637, !7639, !7641, !7643, !7645, !7647, !7649, !7651, !7653, !7655}
!7571 = !DILocalVariable(name: "self", arg: 1, scope: !7562, file: !5485, line: 434, type: !7566)
!7572 = !DILocalVariable(name: "f", arg: 2, scope: !7562, file: !5485, line: 434, type: !128)
!7573 = !DILocalVariable(name: "first", scope: !7574, file: !5485, line: 471, type: !226, align: 1)
!7574 = distinct !DILexicalBlock(scope: !7562, file: !5485, line: 471, column: 17)
!7575 = !DILocalVariable(name: "residual", scope: !7576, file: !5485, line: 475, type: !5501, align: 1)
!7576 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7577 = !DILocalVariable(name: "val", scope: !7578, file: !5485, line: 475, type: !7, align: 1)
!7578 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7579 = !DILocalVariable(name: "residual", scope: !7580, file: !5485, line: 478, type: !5501, align: 1)
!7580 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7581 = !DILocalVariable(name: "val", scope: !7582, file: !5485, line: 478, type: !7, align: 1)
!7582 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7583 = !DILocalVariable(name: "residual", scope: !7584, file: !5485, line: 475, type: !5501, align: 1)
!7584 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7585 = !DILocalVariable(name: "val", scope: !7586, file: !5485, line: 475, type: !7, align: 1)
!7586 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7587 = !DILocalVariable(name: "residual", scope: !7588, file: !5485, line: 478, type: !5501, align: 1)
!7588 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7589 = !DILocalVariable(name: "val", scope: !7590, file: !5485, line: 478, type: !7, align: 1)
!7590 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7591 = !DILocalVariable(name: "residual", scope: !7592, file: !5485, line: 475, type: !5501, align: 1)
!7592 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7593 = !DILocalVariable(name: "val", scope: !7594, file: !5485, line: 475, type: !7, align: 1)
!7594 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7595 = !DILocalVariable(name: "residual", scope: !7596, file: !5485, line: 478, type: !5501, align: 1)
!7596 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7597 = !DILocalVariable(name: "val", scope: !7598, file: !5485, line: 478, type: !7, align: 1)
!7598 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7599 = !DILocalVariable(name: "residual", scope: !7600, file: !5485, line: 475, type: !5501, align: 1)
!7600 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7601 = !DILocalVariable(name: "val", scope: !7602, file: !5485, line: 475, type: !7, align: 1)
!7602 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7603 = !DILocalVariable(name: "residual", scope: !7604, file: !5485, line: 478, type: !5501, align: 1)
!7604 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7605 = !DILocalVariable(name: "val", scope: !7606, file: !5485, line: 478, type: !7, align: 1)
!7606 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7607 = !DILocalVariable(name: "residual", scope: !7608, file: !5485, line: 475, type: !5501, align: 1)
!7608 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7609 = !DILocalVariable(name: "val", scope: !7610, file: !5485, line: 475, type: !7, align: 1)
!7610 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7611 = !DILocalVariable(name: "residual", scope: !7612, file: !5485, line: 478, type: !5501, align: 1)
!7612 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7613 = !DILocalVariable(name: "val", scope: !7614, file: !5485, line: 478, type: !7, align: 1)
!7614 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7615 = !DILocalVariable(name: "residual", scope: !7616, file: !5485, line: 475, type: !5501, align: 1)
!7616 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7617 = !DILocalVariable(name: "val", scope: !7618, file: !5485, line: 475, type: !7, align: 1)
!7618 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7619 = !DILocalVariable(name: "residual", scope: !7620, file: !5485, line: 478, type: !5501, align: 1)
!7620 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7621 = !DILocalVariable(name: "val", scope: !7622, file: !5485, line: 478, type: !7, align: 1)
!7622 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7623 = !DILocalVariable(name: "residual", scope: !7624, file: !5485, line: 475, type: !5501, align: 1)
!7624 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7625 = !DILocalVariable(name: "val", scope: !7626, file: !5485, line: 475, type: !7, align: 1)
!7626 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7627 = !DILocalVariable(name: "residual", scope: !7628, file: !5485, line: 478, type: !5501, align: 1)
!7628 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7629 = !DILocalVariable(name: "val", scope: !7630, file: !5485, line: 478, type: !7, align: 1)
!7630 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7631 = !DILocalVariable(name: "residual", scope: !7632, file: !5485, line: 475, type: !5501, align: 1)
!7632 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 47)
!7633 = !DILocalVariable(name: "val", scope: !7634, file: !5485, line: 475, type: !7, align: 1)
!7634 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 475, column: 29)
!7635 = !DILocalVariable(name: "residual", scope: !7636, file: !5485, line: 478, type: !5501, align: 1)
!7636 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 70)
!7637 = !DILocalVariable(name: "val", scope: !7638, file: !5485, line: 478, type: !7, align: 1)
!7638 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 478, column: 25)
!7639 = !DILocalVariable(name: "extra_bits", scope: !7640, file: !5485, line: 481, type: !17, align: 8)
!7640 = distinct !DILexicalBlock(scope: !7574, file: !5485, line: 481, column: 17)
!7641 = !DILocalVariable(name: "residual", scope: !7642, file: !5485, line: 484, type: !5501, align: 1)
!7642 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 484, column: 43)
!7643 = !DILocalVariable(name: "val", scope: !7644, file: !5485, line: 484, type: !7, align: 1)
!7644 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 484, column: 25)
!7645 = !DILocalVariable(name: "residual", scope: !7646, file: !5485, line: 487, type: !5501, align: 1)
!7646 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 487, column: 38)
!7647 = !DILocalVariable(name: "val", scope: !7648, file: !5485, line: 487, type: !7, align: 1)
!7648 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 487, column: 21)
!7649 = !DILocalVariable(name: "residual", scope: !7650, file: !5485, line: 488, type: !5501, align: 1)
!7650 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 488, column: 70)
!7651 = !DILocalVariable(name: "val", scope: !7652, file: !5485, line: 488, type: !7, align: 1)
!7652 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 488, column: 21)
!7653 = !DILocalVariable(name: "residual", scope: !7654, file: !5485, line: 491, type: !5501, align: 1)
!7654 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 491, column: 43)
!7655 = !DILocalVariable(name: "val", scope: !7656, file: !5485, line: 491, type: !7, align: 1)
!7656 = distinct !DILexicalBlock(scope: !7640, file: !5485, line: 491, column: 21)
!7657 = !DILocation(line: 475, column: 47, scope: !7576)
!7658 = !DILocation(line: 475, column: 29, scope: !7578)
!7659 = !DILocation(line: 478, column: 70, scope: !7580)
!7660 = !DILocation(line: 478, column: 25, scope: !7582)
!7661 = !DILocation(line: 475, column: 47, scope: !7584)
!7662 = !DILocation(line: 475, column: 29, scope: !7586)
!7663 = !DILocation(line: 478, column: 70, scope: !7588)
!7664 = !DILocation(line: 478, column: 25, scope: !7590)
!7665 = !DILocation(line: 475, column: 47, scope: !7592)
!7666 = !DILocation(line: 475, column: 29, scope: !7594)
!7667 = !DILocation(line: 478, column: 70, scope: !7596)
!7668 = !DILocation(line: 478, column: 25, scope: !7598)
!7669 = !DILocation(line: 475, column: 47, scope: !7600)
!7670 = !DILocation(line: 475, column: 29, scope: !7602)
!7671 = !DILocation(line: 478, column: 70, scope: !7604)
!7672 = !DILocation(line: 478, column: 25, scope: !7606)
!7673 = !DILocation(line: 475, column: 47, scope: !7608)
!7674 = !DILocation(line: 475, column: 29, scope: !7610)
!7675 = !DILocation(line: 478, column: 70, scope: !7612)
!7676 = !DILocation(line: 478, column: 25, scope: !7614)
!7677 = !DILocation(line: 475, column: 47, scope: !7616)
!7678 = !DILocation(line: 475, column: 29, scope: !7618)
!7679 = !DILocation(line: 478, column: 70, scope: !7620)
!7680 = !DILocation(line: 478, column: 25, scope: !7622)
!7681 = !DILocation(line: 475, column: 47, scope: !7624)
!7682 = !DILocation(line: 475, column: 29, scope: !7626)
!7683 = !DILocation(line: 478, column: 70, scope: !7628)
!7684 = !DILocation(line: 478, column: 25, scope: !7630)
!7685 = !DILocation(line: 475, column: 47, scope: !7632)
!7686 = !DILocation(line: 475, column: 29, scope: !7634)
!7687 = !DILocation(line: 478, column: 70, scope: !7636)
!7688 = !DILocation(line: 478, column: 25, scope: !7638)
!7689 = !DILocation(line: 484, column: 43, scope: !7642)
!7690 = !DILocation(line: 484, column: 25, scope: !7644)
!7691 = !DILocation(line: 487, column: 38, scope: !7646)
!7692 = !DILocation(line: 487, column: 21, scope: !7648)
!7693 = !DILocation(line: 488, column: 70, scope: !7650)
!7694 = !DILocation(line: 488, column: 21, scope: !7652)
!7695 = !DILocation(line: 491, column: 43, scope: !7654)
!7696 = !DILocation(line: 491, column: 21, scope: !7656)
!7697 = !DILocation(line: 434, column: 20, scope: !7562)
!7698 = !DILocation(line: 434, column: 27, scope: !7562)
!7699 = !DILocation(line: 471, column: 21, scope: !7574)
!7700 = !DILocation(line: 481, column: 21, scope: !7640)
!7701 = !DILocation(line: 471, column: 33, scope: !7562)
!7702 = !DILocation(line: 473, column: 46, scope: !7574)
!7703 = !DILocation(line: 474, column: 29, scope: !7574)
!7704 = !DILocation(line: 475, column: 29, scope: !7574)
!7705 = !DILocation(line: 477, column: 25, scope: !7574)
!7706 = !DILocation(line: 478, column: 25, scope: !7574)
!7707 = !DILocation(line: 475, column: 29, scope: !7576)
!7708 = !DILocation(line: 494, column: 14, scope: !7562)
!7709 = !DILocation(line: 478, column: 25, scope: !7580)
!7710 = !DILocation(line: 475, column: 29, scope: !7584)
!7711 = !DILocation(line: 478, column: 25, scope: !7588)
!7712 = !DILocation(line: 475, column: 29, scope: !7592)
!7713 = !DILocation(line: 478, column: 25, scope: !7596)
!7714 = !DILocation(line: 475, column: 29, scope: !7600)
!7715 = !DILocation(line: 478, column: 25, scope: !7604)
!7716 = !DILocation(line: 475, column: 29, scope: !7608)
!7717 = !DILocation(line: 478, column: 25, scope: !7612)
!7718 = !DILocation(line: 475, column: 29, scope: !7616)
!7719 = !DILocation(line: 478, column: 25, scope: !7620)
!7720 = !DILocation(line: 475, column: 29, scope: !7624)
!7721 = !DILocation(line: 478, column: 25, scope: !7628)
!7722 = !DILocation(line: 481, column: 34, scope: !7574)
!7723 = !DILocation(line: 481, column: 47, scope: !7574)
!7724 = !DILocation(line: 481, column: 46, scope: !7574)
!7725 = !DILocation(line: 482, column: 20, scope: !7640)
!7726 = !DILocation(line: 475, column: 29, scope: !7632)
!7727 = !DILocation(line: 478, column: 25, scope: !7636)
!7728 = !DILocation(line: 490, column: 20, scope: !7640)
!7729 = !DILocation(line: 483, column: 25, scope: !7640)
!7730 = !DILocation(line: 484, column: 25, scope: !7640)
!7731 = !DILocation(line: 486, column: 21, scope: !7640)
!7732 = !DILocation(line: 487, column: 21, scope: !7640)
!7733 = !DILocation(line: 484, column: 25, scope: !7642)
!7734 = !DILocation(line: 488, column: 21, scope: !7640)
!7735 = !DILocation(line: 487, column: 21, scope: !7646)
!7736 = !DILocation(line: 488, column: 21, scope: !7650)
!7737 = !DILocation(line: 493, column: 17, scope: !7640)
!7738 = !DILocation(line: 491, column: 21, scope: !7640)
!7739 = !DILocation(line: 491, column: 21, scope: !7654)
!7740 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb6aa068611a55200E", scope: !7741, file: !5485, line: 497, type: !7564, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7742)
!7741 = !DINamespace(name: "{impl#56}", scope: !7281)
!7742 = !{!7743, !7744}
!7743 = !DILocalVariable(name: "self", arg: 1, scope: !7740, file: !5485, line: 497, type: !7566)
!7744 = !DILocalVariable(name: "f", arg: 2, scope: !7740, file: !5485, line: 497, type: !128)
!7745 = !DILocation(line: 497, column: 20, scope: !7740)
!7746 = !DILocation(line: 497, column: 27, scope: !7740)
!7747 = !DILocation(line: 498, column: 17, scope: !7740)
!7748 = !DILocation(line: 499, column: 14, scope: !7740)
!7749 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd8d4e63ec84fb840E", scope: !7750, file: !5485, line: 502, type: !7564, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7751)
!7750 = !DINamespace(name: "{impl#57}", scope: !7281)
!7751 = !{!7752, !7753}
!7752 = !DILocalVariable(name: "self", arg: 1, scope: !7749, file: !5485, line: 502, type: !7566)
!7753 = !DILocalVariable(name: "f", arg: 2, scope: !7749, file: !5485, line: 502, type: !128)
!7754 = !DILocation(line: 502, column: 20, scope: !7749)
!7755 = !DILocation(line: 502, column: 27, scope: !7749)
!7756 = !DILocation(line: 503, column: 17, scope: !7749)
!7757 = !DILocation(line: 504, column: 14, scope: !7749)
!7758 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8b98ae63a746bfb8E", scope: !7759, file: !5485, line: 507, type: !7564, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7760)
!7759 = !DINamespace(name: "{impl#58}", scope: !7281)
!7760 = !{!7761, !7762}
!7761 = !DILocalVariable(name: "self", arg: 1, scope: !7758, file: !5485, line: 507, type: !7566)
!7762 = !DILocalVariable(name: "f", arg: 2, scope: !7758, file: !5485, line: 507, type: !128)
!7763 = !DILocation(line: 507, column: 20, scope: !7758)
!7764 = !DILocation(line: 507, column: 27, scope: !7758)
!7765 = !DILocation(line: 508, column: 17, scope: !7758)
!7766 = !DILocation(line: 509, column: 14, scope: !7758)
!7767 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h1b4f32e3d88c044eE", scope: !7768, file: !5485, line: 512, type: !7564, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7769)
!7768 = !DINamespace(name: "{impl#59}", scope: !7281)
!7769 = !{!7770, !7771}
!7770 = !DILocalVariable(name: "self", arg: 1, scope: !7767, file: !5485, line: 512, type: !7566)
!7771 = !DILocalVariable(name: "f", arg: 2, scope: !7767, file: !5485, line: 512, type: !128)
!7772 = !DILocation(line: 512, column: 20, scope: !7767)
!7773 = !DILocation(line: 512, column: 27, scope: !7767)
!7774 = !DILocation(line: 513, column: 17, scope: !7767)
!7775 = !DILocation(line: 514, column: 14, scope: !7767)
!7776 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17hd206a38c784bce6cE", scope: !7567, file: !5485, line: 532, type: !7777, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !7779)
!7777 = !DISubroutineType(types: !7778)
!7778 = !{!7567}
!7779 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17hd206a38c784bce6cE", scope: !7567, file: !5485, line: 532, type: !7777, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!7780 = !DILocation(line: 533, column: 17, scope: !7776)
!7781 = !DILocation(line: 541, column: 14, scope: !7776)
!7782 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h466caceae0672a49E", scope: !7567, file: !5485, line: 545, type: !7783, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !7785, retainedNodes: !7786)
!7783 = !DISubroutineType(types: !7784)
!7784 = !{!17, !7566}
!7785 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h466caceae0672a49E", scope: !7567, file: !5485, line: 545, type: !7783, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!7786 = !{!7787}
!7787 = !DILocalVariable(name: "self", arg: 1, scope: !7782, file: !5485, line: 545, type: !7566)
!7788 = !DILocation(line: 545, column: 31, scope: !7782)
!7789 = !DILocation(line: 546, column: 17, scope: !7782)
!7790 = !DILocation(line: 547, column: 14, scope: !7782)
!7791 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17hf3b22a8d8f6ce595E", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7796)
!7792 = !DINamespace(name: "{impl#0}", scope: !7793)
!7793 = !DINamespace(name: "fmt", scope: !7563)
!7794 = !DISubroutineType(types: !7795)
!7795 = !{!226, !7566}
!7796 = !{!7797}
!7797 = !DILocalVariable(name: "self", arg: 1, scope: !7798, file: !7517, line: 133, type: !7566)
!7798 = !DILexicalBlockFile(scope: !7791, file: !7517, discriminator: 0)
!7799 = !DILocation(line: 133, column: 1, scope: !7798)
!7800 = !DILocation(line: 875, column: 11, scope: !7791)
!7801 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h62362879d758c392E", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7802)
!7802 = !{!7803}
!7803 = !DILocalVariable(name: "self", arg: 1, scope: !7804, file: !7517, line: 133, type: !7566)
!7804 = !DILexicalBlockFile(scope: !7801, file: !7517, discriminator: 0)
!7805 = !DILocation(line: 133, column: 1, scope: !7804)
!7806 = !DILocation(line: 875, column: 11, scope: !7801)
!7807 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h6c63d94f9034c401E", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7808)
!7808 = !{!7809}
!7809 = !DILocalVariable(name: "self", arg: 1, scope: !7810, file: !7517, line: 133, type: !7566)
!7810 = !DILexicalBlockFile(scope: !7807, file: !7517, discriminator: 0)
!7811 = !DILocation(line: 133, column: 1, scope: !7810)
!7812 = !DILocation(line: 875, column: 11, scope: !7807)
!7813 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h5e5e8c67395d04b0E", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7814)
!7814 = !{!7815}
!7815 = !DILocalVariable(name: "self", arg: 1, scope: !7816, file: !7517, line: 133, type: !7566)
!7816 = !DILexicalBlockFile(scope: !7813, file: !7517, discriminator: 0)
!7817 = !DILocation(line: 133, column: 1, scope: !7816)
!7818 = !DILocation(line: 875, column: 11, scope: !7813)
!7819 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hd77e62a1388463afE", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7820)
!7820 = !{!7821}
!7821 = !DILocalVariable(name: "self", arg: 1, scope: !7822, file: !7517, line: 133, type: !7566)
!7822 = !DILexicalBlockFile(scope: !7819, file: !7517, discriminator: 0)
!7823 = !DILocation(line: 133, column: 1, scope: !7822)
!7824 = !DILocation(line: 875, column: 11, scope: !7819)
!7825 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h6a9587eccb103e8cE", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7826)
!7826 = !{!7827}
!7827 = !DILocalVariable(name: "self", arg: 1, scope: !7828, file: !7517, line: 133, type: !7566)
!7828 = !DILexicalBlockFile(scope: !7825, file: !7517, discriminator: 0)
!7829 = !DILocation(line: 133, column: 1, scope: !7828)
!7830 = !DILocation(line: 875, column: 11, scope: !7825)
!7831 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17ha806800707839fcdE", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7832)
!7832 = !{!7833}
!7833 = !DILocalVariable(name: "self", arg: 1, scope: !7834, file: !7517, line: 133, type: !7566)
!7834 = !DILexicalBlockFile(scope: !7831, file: !7517, discriminator: 0)
!7835 = !DILocation(line: 133, column: 1, scope: !7834)
!7836 = !DILocation(line: 875, column: 11, scope: !7831)
!7837 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17ha614772f8a8156bbE", scope: !7792, file: !5485, line: 460, type: !7794, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7838)
!7838 = !{!7839}
!7839 = !DILocalVariable(name: "self", arg: 1, scope: !7840, file: !7517, line: 133, type: !7566)
!7840 = !DILexicalBlockFile(scope: !7837, file: !7517, discriminator: 0)
!7841 = !DILocation(line: 133, column: 1, scope: !7840)
!7842 = !DILocation(line: 875, column: 11, scope: !7837)
!7843 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb27bf14a8d3a9f21E", scope: !7844, file: !5485, line: 434, type: !7846, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !7852)
!7844 = !DINamespace(name: "{impl#10}", scope: !7845)
!7845 = !DINamespace(name: "mxcsr", scope: !296)
!7846 = !DISubroutineType(types: !7847)
!7847 = !{!110, !7848, !128}
!7848 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !7849, size: 64, align: 64, dwarfAddressSpace: 0)
!7849 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !7845, file: !2, size: 32, align: 32, flags: DIFlagPublic, elements: !7850, templateParams: !18, identifier: "cadf0919a4ace8acce23db0240754767")
!7850 = !{!7851}
!7851 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !7849, file: !2, baseType: !71, size: 32, align: 32, flags: DIFlagPrivate)
!7852 = !{!7853, !7854, !7855, !7857, !7859, !7861, !7863, !7865, !7867, !7869, !7871, !7873, !7875, !7877, !7879, !7881, !7883, !7885, !7887, !7889, !7891, !7893, !7895, !7897, !7899, !7901, !7903, !7905, !7907, !7909, !7911, !7913, !7915, !7917, !7919, !7921, !7923, !7925, !7927, !7929, !7931, !7933, !7935, !7937, !7939, !7941, !7943, !7945, !7947, !7949, !7951, !7953, !7955, !7957, !7959, !7961, !7963, !7965, !7967, !7969, !7971, !7973, !7975, !7977, !7979, !7981, !7983, !7985, !7987, !7989, !7991, !7993, !7995, !7997, !7999, !8001, !8003, !8005, !8007, !8009}
!7853 = !DILocalVariable(name: "self", arg: 1, scope: !7843, file: !5485, line: 434, type: !7848)
!7854 = !DILocalVariable(name: "f", arg: 2, scope: !7843, file: !5485, line: 434, type: !128)
!7855 = !DILocalVariable(name: "first", scope: !7856, file: !5485, line: 471, type: !226, align: 1)
!7856 = distinct !DILexicalBlock(scope: !7843, file: !5485, line: 471, column: 17)
!7857 = !DILocalVariable(name: "residual", scope: !7858, file: !5485, line: 475, type: !5501, align: 1)
!7858 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7859 = !DILocalVariable(name: "val", scope: !7860, file: !5485, line: 475, type: !7, align: 1)
!7860 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7861 = !DILocalVariable(name: "residual", scope: !7862, file: !5485, line: 478, type: !5501, align: 1)
!7862 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7863 = !DILocalVariable(name: "val", scope: !7864, file: !5485, line: 478, type: !7, align: 1)
!7864 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7865 = !DILocalVariable(name: "residual", scope: !7866, file: !5485, line: 475, type: !5501, align: 1)
!7866 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7867 = !DILocalVariable(name: "val", scope: !7868, file: !5485, line: 475, type: !7, align: 1)
!7868 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7869 = !DILocalVariable(name: "residual", scope: !7870, file: !5485, line: 478, type: !5501, align: 1)
!7870 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7871 = !DILocalVariable(name: "val", scope: !7872, file: !5485, line: 478, type: !7, align: 1)
!7872 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7873 = !DILocalVariable(name: "residual", scope: !7874, file: !5485, line: 475, type: !5501, align: 1)
!7874 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7875 = !DILocalVariable(name: "val", scope: !7876, file: !5485, line: 475, type: !7, align: 1)
!7876 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7877 = !DILocalVariable(name: "residual", scope: !7878, file: !5485, line: 478, type: !5501, align: 1)
!7878 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7879 = !DILocalVariable(name: "val", scope: !7880, file: !5485, line: 478, type: !7, align: 1)
!7880 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7881 = !DILocalVariable(name: "residual", scope: !7882, file: !5485, line: 475, type: !5501, align: 1)
!7882 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7883 = !DILocalVariable(name: "val", scope: !7884, file: !5485, line: 475, type: !7, align: 1)
!7884 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7885 = !DILocalVariable(name: "residual", scope: !7886, file: !5485, line: 478, type: !5501, align: 1)
!7886 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7887 = !DILocalVariable(name: "val", scope: !7888, file: !5485, line: 478, type: !7, align: 1)
!7888 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7889 = !DILocalVariable(name: "residual", scope: !7890, file: !5485, line: 475, type: !5501, align: 1)
!7890 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7891 = !DILocalVariable(name: "val", scope: !7892, file: !5485, line: 475, type: !7, align: 1)
!7892 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7893 = !DILocalVariable(name: "residual", scope: !7894, file: !5485, line: 478, type: !5501, align: 1)
!7894 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7895 = !DILocalVariable(name: "val", scope: !7896, file: !5485, line: 478, type: !7, align: 1)
!7896 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7897 = !DILocalVariable(name: "residual", scope: !7898, file: !5485, line: 475, type: !5501, align: 1)
!7898 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7899 = !DILocalVariable(name: "val", scope: !7900, file: !5485, line: 475, type: !7, align: 1)
!7900 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7901 = !DILocalVariable(name: "residual", scope: !7902, file: !5485, line: 478, type: !5501, align: 1)
!7902 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7903 = !DILocalVariable(name: "val", scope: !7904, file: !5485, line: 478, type: !7, align: 1)
!7904 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7905 = !DILocalVariable(name: "residual", scope: !7906, file: !5485, line: 475, type: !5501, align: 1)
!7906 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7907 = !DILocalVariable(name: "val", scope: !7908, file: !5485, line: 475, type: !7, align: 1)
!7908 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7909 = !DILocalVariable(name: "residual", scope: !7910, file: !5485, line: 478, type: !5501, align: 1)
!7910 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7911 = !DILocalVariable(name: "val", scope: !7912, file: !5485, line: 478, type: !7, align: 1)
!7912 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7913 = !DILocalVariable(name: "residual", scope: !7914, file: !5485, line: 475, type: !5501, align: 1)
!7914 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7915 = !DILocalVariable(name: "val", scope: !7916, file: !5485, line: 475, type: !7, align: 1)
!7916 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7917 = !DILocalVariable(name: "residual", scope: !7918, file: !5485, line: 478, type: !5501, align: 1)
!7918 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7919 = !DILocalVariable(name: "val", scope: !7920, file: !5485, line: 478, type: !7, align: 1)
!7920 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7921 = !DILocalVariable(name: "residual", scope: !7922, file: !5485, line: 475, type: !5501, align: 1)
!7922 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7923 = !DILocalVariable(name: "val", scope: !7924, file: !5485, line: 475, type: !7, align: 1)
!7924 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7925 = !DILocalVariable(name: "residual", scope: !7926, file: !5485, line: 478, type: !5501, align: 1)
!7926 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7927 = !DILocalVariable(name: "val", scope: !7928, file: !5485, line: 478, type: !7, align: 1)
!7928 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7929 = !DILocalVariable(name: "residual", scope: !7930, file: !5485, line: 475, type: !5501, align: 1)
!7930 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7931 = !DILocalVariable(name: "val", scope: !7932, file: !5485, line: 475, type: !7, align: 1)
!7932 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7933 = !DILocalVariable(name: "residual", scope: !7934, file: !5485, line: 478, type: !5501, align: 1)
!7934 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7935 = !DILocalVariable(name: "val", scope: !7936, file: !5485, line: 478, type: !7, align: 1)
!7936 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7937 = !DILocalVariable(name: "residual", scope: !7938, file: !5485, line: 475, type: !5501, align: 1)
!7938 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7939 = !DILocalVariable(name: "val", scope: !7940, file: !5485, line: 475, type: !7, align: 1)
!7940 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7941 = !DILocalVariable(name: "residual", scope: !7942, file: !5485, line: 478, type: !5501, align: 1)
!7942 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7943 = !DILocalVariable(name: "val", scope: !7944, file: !5485, line: 478, type: !7, align: 1)
!7944 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7945 = !DILocalVariable(name: "residual", scope: !7946, file: !5485, line: 475, type: !5501, align: 1)
!7946 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7947 = !DILocalVariable(name: "val", scope: !7948, file: !5485, line: 475, type: !7, align: 1)
!7948 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7949 = !DILocalVariable(name: "residual", scope: !7950, file: !5485, line: 478, type: !5501, align: 1)
!7950 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7951 = !DILocalVariable(name: "val", scope: !7952, file: !5485, line: 478, type: !7, align: 1)
!7952 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7953 = !DILocalVariable(name: "residual", scope: !7954, file: !5485, line: 475, type: !5501, align: 1)
!7954 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7955 = !DILocalVariable(name: "val", scope: !7956, file: !5485, line: 475, type: !7, align: 1)
!7956 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7957 = !DILocalVariable(name: "residual", scope: !7958, file: !5485, line: 478, type: !5501, align: 1)
!7958 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7959 = !DILocalVariable(name: "val", scope: !7960, file: !5485, line: 478, type: !7, align: 1)
!7960 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7961 = !DILocalVariable(name: "residual", scope: !7962, file: !5485, line: 475, type: !5501, align: 1)
!7962 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7963 = !DILocalVariable(name: "val", scope: !7964, file: !5485, line: 475, type: !7, align: 1)
!7964 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7965 = !DILocalVariable(name: "residual", scope: !7966, file: !5485, line: 478, type: !5501, align: 1)
!7966 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7967 = !DILocalVariable(name: "val", scope: !7968, file: !5485, line: 478, type: !7, align: 1)
!7968 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7969 = !DILocalVariable(name: "residual", scope: !7970, file: !5485, line: 475, type: !5501, align: 1)
!7970 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7971 = !DILocalVariable(name: "val", scope: !7972, file: !5485, line: 475, type: !7, align: 1)
!7972 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7973 = !DILocalVariable(name: "residual", scope: !7974, file: !5485, line: 478, type: !5501, align: 1)
!7974 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7975 = !DILocalVariable(name: "val", scope: !7976, file: !5485, line: 478, type: !7, align: 1)
!7976 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7977 = !DILocalVariable(name: "residual", scope: !7978, file: !5485, line: 475, type: !5501, align: 1)
!7978 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7979 = !DILocalVariable(name: "val", scope: !7980, file: !5485, line: 475, type: !7, align: 1)
!7980 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7981 = !DILocalVariable(name: "residual", scope: !7982, file: !5485, line: 478, type: !5501, align: 1)
!7982 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7983 = !DILocalVariable(name: "val", scope: !7984, file: !5485, line: 478, type: !7, align: 1)
!7984 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7985 = !DILocalVariable(name: "residual", scope: !7986, file: !5485, line: 475, type: !5501, align: 1)
!7986 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 47)
!7987 = !DILocalVariable(name: "val", scope: !7988, file: !5485, line: 475, type: !7, align: 1)
!7988 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 475, column: 29)
!7989 = !DILocalVariable(name: "residual", scope: !7990, file: !5485, line: 478, type: !5501, align: 1)
!7990 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 70)
!7991 = !DILocalVariable(name: "val", scope: !7992, file: !5485, line: 478, type: !7, align: 1)
!7992 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 478, column: 25)
!7993 = !DILocalVariable(name: "extra_bits", scope: !7994, file: !5485, line: 481, type: !71, align: 4)
!7994 = distinct !DILexicalBlock(scope: !7856, file: !5485, line: 481, column: 17)
!7995 = !DILocalVariable(name: "residual", scope: !7996, file: !5485, line: 484, type: !5501, align: 1)
!7996 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 484, column: 43)
!7997 = !DILocalVariable(name: "val", scope: !7998, file: !5485, line: 484, type: !7, align: 1)
!7998 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 484, column: 25)
!7999 = !DILocalVariable(name: "residual", scope: !8000, file: !5485, line: 487, type: !5501, align: 1)
!8000 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 487, column: 38)
!8001 = !DILocalVariable(name: "val", scope: !8002, file: !5485, line: 487, type: !7, align: 1)
!8002 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 487, column: 21)
!8003 = !DILocalVariable(name: "residual", scope: !8004, file: !5485, line: 488, type: !5501, align: 1)
!8004 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 488, column: 70)
!8005 = !DILocalVariable(name: "val", scope: !8006, file: !5485, line: 488, type: !7, align: 1)
!8006 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 488, column: 21)
!8007 = !DILocalVariable(name: "residual", scope: !8008, file: !5485, line: 491, type: !5501, align: 1)
!8008 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 491, column: 43)
!8009 = !DILocalVariable(name: "val", scope: !8010, file: !5485, line: 491, type: !7, align: 1)
!8010 = distinct !DILexicalBlock(scope: !7994, file: !5485, line: 491, column: 21)
!8011 = !DILocation(line: 475, column: 47, scope: !7858)
!8012 = !DILocation(line: 475, column: 29, scope: !7860)
!8013 = !DILocation(line: 478, column: 70, scope: !7862)
!8014 = !DILocation(line: 478, column: 25, scope: !7864)
!8015 = !DILocation(line: 475, column: 47, scope: !7866)
!8016 = !DILocation(line: 475, column: 29, scope: !7868)
!8017 = !DILocation(line: 478, column: 70, scope: !7870)
!8018 = !DILocation(line: 478, column: 25, scope: !7872)
!8019 = !DILocation(line: 475, column: 47, scope: !7874)
!8020 = !DILocation(line: 475, column: 29, scope: !7876)
!8021 = !DILocation(line: 478, column: 70, scope: !7878)
!8022 = !DILocation(line: 478, column: 25, scope: !7880)
!8023 = !DILocation(line: 475, column: 47, scope: !7882)
!8024 = !DILocation(line: 475, column: 29, scope: !7884)
!8025 = !DILocation(line: 478, column: 70, scope: !7886)
!8026 = !DILocation(line: 478, column: 25, scope: !7888)
!8027 = !DILocation(line: 475, column: 47, scope: !7890)
!8028 = !DILocation(line: 475, column: 29, scope: !7892)
!8029 = !DILocation(line: 478, column: 70, scope: !7894)
!8030 = !DILocation(line: 478, column: 25, scope: !7896)
!8031 = !DILocation(line: 475, column: 47, scope: !7898)
!8032 = !DILocation(line: 475, column: 29, scope: !7900)
!8033 = !DILocation(line: 478, column: 70, scope: !7902)
!8034 = !DILocation(line: 478, column: 25, scope: !7904)
!8035 = !DILocation(line: 475, column: 47, scope: !7906)
!8036 = !DILocation(line: 475, column: 29, scope: !7908)
!8037 = !DILocation(line: 478, column: 70, scope: !7910)
!8038 = !DILocation(line: 478, column: 25, scope: !7912)
!8039 = !DILocation(line: 475, column: 47, scope: !7914)
!8040 = !DILocation(line: 475, column: 29, scope: !7916)
!8041 = !DILocation(line: 478, column: 70, scope: !7918)
!8042 = !DILocation(line: 478, column: 25, scope: !7920)
!8043 = !DILocation(line: 475, column: 47, scope: !7922)
!8044 = !DILocation(line: 475, column: 29, scope: !7924)
!8045 = !DILocation(line: 478, column: 70, scope: !7926)
!8046 = !DILocation(line: 478, column: 25, scope: !7928)
!8047 = !DILocation(line: 475, column: 47, scope: !7930)
!8048 = !DILocation(line: 475, column: 29, scope: !7932)
!8049 = !DILocation(line: 478, column: 70, scope: !7934)
!8050 = !DILocation(line: 478, column: 25, scope: !7936)
!8051 = !DILocation(line: 475, column: 47, scope: !7938)
!8052 = !DILocation(line: 475, column: 29, scope: !7940)
!8053 = !DILocation(line: 478, column: 70, scope: !7942)
!8054 = !DILocation(line: 478, column: 25, scope: !7944)
!8055 = !DILocation(line: 475, column: 47, scope: !7946)
!8056 = !DILocation(line: 475, column: 29, scope: !7948)
!8057 = !DILocation(line: 478, column: 70, scope: !7950)
!8058 = !DILocation(line: 478, column: 25, scope: !7952)
!8059 = !DILocation(line: 475, column: 47, scope: !7954)
!8060 = !DILocation(line: 475, column: 29, scope: !7956)
!8061 = !DILocation(line: 478, column: 70, scope: !7958)
!8062 = !DILocation(line: 478, column: 25, scope: !7960)
!8063 = !DILocation(line: 475, column: 47, scope: !7962)
!8064 = !DILocation(line: 475, column: 29, scope: !7964)
!8065 = !DILocation(line: 478, column: 70, scope: !7966)
!8066 = !DILocation(line: 478, column: 25, scope: !7968)
!8067 = !DILocation(line: 475, column: 47, scope: !7970)
!8068 = !DILocation(line: 475, column: 29, scope: !7972)
!8069 = !DILocation(line: 478, column: 70, scope: !7974)
!8070 = !DILocation(line: 478, column: 25, scope: !7976)
!8071 = !DILocation(line: 475, column: 47, scope: !7978)
!8072 = !DILocation(line: 475, column: 29, scope: !7980)
!8073 = !DILocation(line: 478, column: 70, scope: !7982)
!8074 = !DILocation(line: 478, column: 25, scope: !7984)
!8075 = !DILocation(line: 475, column: 47, scope: !7986)
!8076 = !DILocation(line: 475, column: 29, scope: !7988)
!8077 = !DILocation(line: 478, column: 70, scope: !7990)
!8078 = !DILocation(line: 478, column: 25, scope: !7992)
!8079 = !DILocation(line: 484, column: 43, scope: !7996)
!8080 = !DILocation(line: 484, column: 25, scope: !7998)
!8081 = !DILocation(line: 487, column: 38, scope: !8000)
!8082 = !DILocation(line: 487, column: 21, scope: !8002)
!8083 = !DILocation(line: 488, column: 70, scope: !8004)
!8084 = !DILocation(line: 488, column: 21, scope: !8006)
!8085 = !DILocation(line: 491, column: 43, scope: !8008)
!8086 = !DILocation(line: 491, column: 21, scope: !8010)
!8087 = !DILocation(line: 434, column: 20, scope: !7843)
!8088 = !DILocation(line: 434, column: 27, scope: !7843)
!8089 = !DILocation(line: 471, column: 21, scope: !7856)
!8090 = !DILocation(line: 481, column: 21, scope: !7994)
!8091 = !DILocation(line: 471, column: 33, scope: !7843)
!8092 = !DILocation(line: 473, column: 46, scope: !7856)
!8093 = !DILocation(line: 474, column: 29, scope: !7856)
!8094 = !DILocation(line: 475, column: 29, scope: !7856)
!8095 = !DILocation(line: 477, column: 25, scope: !7856)
!8096 = !DILocation(line: 478, column: 25, scope: !7856)
!8097 = !DILocation(line: 475, column: 29, scope: !7858)
!8098 = !DILocation(line: 494, column: 14, scope: !7843)
!8099 = !DILocation(line: 478, column: 25, scope: !7862)
!8100 = !DILocation(line: 475, column: 29, scope: !7866)
!8101 = !DILocation(line: 478, column: 25, scope: !7870)
!8102 = !DILocation(line: 475, column: 29, scope: !7874)
!8103 = !DILocation(line: 478, column: 25, scope: !7878)
!8104 = !DILocation(line: 475, column: 29, scope: !7882)
!8105 = !DILocation(line: 478, column: 25, scope: !7886)
!8106 = !DILocation(line: 475, column: 29, scope: !7890)
!8107 = !DILocation(line: 478, column: 25, scope: !7894)
!8108 = !DILocation(line: 475, column: 29, scope: !7898)
!8109 = !DILocation(line: 478, column: 25, scope: !7902)
!8110 = !DILocation(line: 475, column: 29, scope: !7906)
!8111 = !DILocation(line: 478, column: 25, scope: !7910)
!8112 = !DILocation(line: 475, column: 29, scope: !7914)
!8113 = !DILocation(line: 478, column: 25, scope: !7918)
!8114 = !DILocation(line: 475, column: 29, scope: !7922)
!8115 = !DILocation(line: 478, column: 25, scope: !7926)
!8116 = !DILocation(line: 475, column: 29, scope: !7930)
!8117 = !DILocation(line: 478, column: 25, scope: !7934)
!8118 = !DILocation(line: 475, column: 29, scope: !7938)
!8119 = !DILocation(line: 478, column: 25, scope: !7942)
!8120 = !DILocation(line: 475, column: 29, scope: !7946)
!8121 = !DILocation(line: 478, column: 25, scope: !7950)
!8122 = !DILocation(line: 475, column: 29, scope: !7954)
!8123 = !DILocation(line: 478, column: 25, scope: !7958)
!8124 = !DILocation(line: 475, column: 29, scope: !7962)
!8125 = !DILocation(line: 478, column: 25, scope: !7966)
!8126 = !DILocation(line: 475, column: 29, scope: !7970)
!8127 = !DILocation(line: 478, column: 25, scope: !7974)
!8128 = !DILocation(line: 475, column: 29, scope: !7978)
!8129 = !DILocation(line: 478, column: 25, scope: !7982)
!8130 = !DILocation(line: 481, column: 34, scope: !7856)
!8131 = !DILocation(line: 481, column: 47, scope: !7856)
!8132 = !DILocation(line: 481, column: 46, scope: !7856)
!8133 = !DILocation(line: 482, column: 20, scope: !7994)
!8134 = !DILocation(line: 475, column: 29, scope: !7986)
!8135 = !DILocation(line: 478, column: 25, scope: !7990)
!8136 = !DILocation(line: 490, column: 20, scope: !7994)
!8137 = !DILocation(line: 483, column: 25, scope: !7994)
!8138 = !DILocation(line: 484, column: 25, scope: !7994)
!8139 = !DILocation(line: 486, column: 21, scope: !7994)
!8140 = !DILocation(line: 487, column: 21, scope: !7994)
!8141 = !DILocation(line: 484, column: 25, scope: !7996)
!8142 = !DILocation(line: 488, column: 21, scope: !7994)
!8143 = !DILocation(line: 487, column: 21, scope: !8000)
!8144 = !DILocation(line: 488, column: 21, scope: !8004)
!8145 = !DILocation(line: 493, column: 17, scope: !7994)
!8146 = !DILocation(line: 491, column: 21, scope: !7994)
!8147 = !DILocation(line: 491, column: 21, scope: !8008)
!8148 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17hed18c78fa5c211a6E", scope: !8149, file: !5485, line: 497, type: !7846, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8150)
!8149 = !DINamespace(name: "{impl#11}", scope: !7845)
!8150 = !{!8151, !8152}
!8151 = !DILocalVariable(name: "self", arg: 1, scope: !8148, file: !5485, line: 497, type: !7848)
!8152 = !DILocalVariable(name: "f", arg: 2, scope: !8148, file: !5485, line: 497, type: !128)
!8153 = !DILocation(line: 497, column: 20, scope: !8148)
!8154 = !DILocation(line: 497, column: 27, scope: !8148)
!8155 = !DILocation(line: 498, column: 17, scope: !8148)
!8156 = !DILocation(line: 499, column: 14, scope: !8148)
!8157 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h40eea95926f08697E", scope: !8158, file: !5485, line: 502, type: !7846, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8159)
!8158 = !DINamespace(name: "{impl#12}", scope: !7845)
!8159 = !{!8160, !8161}
!8160 = !DILocalVariable(name: "self", arg: 1, scope: !8157, file: !5485, line: 502, type: !7848)
!8161 = !DILocalVariable(name: "f", arg: 2, scope: !8157, file: !5485, line: 502, type: !128)
!8162 = !DILocation(line: 502, column: 20, scope: !8157)
!8163 = !DILocation(line: 502, column: 27, scope: !8157)
!8164 = !DILocation(line: 503, column: 17, scope: !8157)
!8165 = !DILocation(line: 504, column: 14, scope: !8157)
!8166 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h822947fa16af1312E", scope: !8167, file: !5485, line: 507, type: !7846, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8168)
!8167 = !DINamespace(name: "{impl#13}", scope: !7845)
!8168 = !{!8169, !8170}
!8169 = !DILocalVariable(name: "self", arg: 1, scope: !8166, file: !5485, line: 507, type: !7848)
!8170 = !DILocalVariable(name: "f", arg: 2, scope: !8166, file: !5485, line: 507, type: !128)
!8171 = !DILocation(line: 507, column: 20, scope: !8166)
!8172 = !DILocation(line: 507, column: 27, scope: !8166)
!8173 = !DILocation(line: 508, column: 17, scope: !8166)
!8174 = !DILocation(line: 509, column: 14, scope: !8166)
!8175 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h50b4a9d6f3ca9b4eE", scope: !8176, file: !5485, line: 512, type: !7846, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8177)
!8176 = !DINamespace(name: "{impl#14}", scope: !7845)
!8177 = !{!8178, !8179}
!8178 = !DILocalVariable(name: "self", arg: 1, scope: !8175, file: !5485, line: 512, type: !7848)
!8179 = !DILocalVariable(name: "f", arg: 2, scope: !8175, file: !5485, line: 512, type: !128)
!8180 = !DILocation(line: 512, column: 20, scope: !8175)
!8181 = !DILocation(line: 512, column: 27, scope: !8175)
!8182 = !DILocation(line: 513, column: 17, scope: !8175)
!8183 = !DILocation(line: 514, column: 14, scope: !8175)
!8184 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h5c207acd8caabb8dE", scope: !7849, file: !5485, line: 532, type: !8185, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !8187)
!8185 = !DISubroutineType(types: !8186)
!8186 = !{!7849}
!8187 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h5c207acd8caabb8dE", scope: !7849, file: !5485, line: 532, type: !8185, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!8188 = !DILocation(line: 533, column: 17, scope: !8184)
!8189 = !DILocation(line: 541, column: 14, scope: !8184)
!8190 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17hcc8809dea0647c43E", scope: !7849, file: !5485, line: 545, type: !8191, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !8193, retainedNodes: !8194)
!8191 = !DISubroutineType(types: !8192)
!8192 = !{!71, !7848}
!8193 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17hcc8809dea0647c43E", scope: !7849, file: !5485, line: 545, type: !8191, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!8194 = !{!8195}
!8195 = !DILocalVariable(name: "self", arg: 1, scope: !8190, file: !5485, line: 545, type: !7848)
!8196 = !DILocation(line: 545, column: 31, scope: !8190)
!8197 = !DILocation(line: 546, column: 17, scope: !8190)
!8198 = !DILocation(line: 547, column: 14, scope: !8190)
!8199 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h1bc4c703292e3f51E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8204)
!8200 = !DINamespace(name: "{impl#0}", scope: !8201)
!8201 = !DINamespace(name: "fmt", scope: !7844)
!8202 = !DISubroutineType(types: !8203)
!8203 = !{!226, !7848}
!8204 = !{!8205}
!8205 = !DILocalVariable(name: "self", arg: 1, scope: !8206, file: !8207, line: 8, type: !7848)
!8206 = !DILexicalBlockFile(scope: !8199, file: !8207, discriminator: 0)
!8207 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!8208 = !DILocation(line: 8, column: 1, scope: !8206)
!8209 = !DILocation(line: 875, column: 11, scope: !8199)
!8210 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h7f6d6b35c4e98a31E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8211)
!8211 = !{!8212}
!8212 = !DILocalVariable(name: "self", arg: 1, scope: !8213, file: !8207, line: 8, type: !7848)
!8213 = !DILexicalBlockFile(scope: !8210, file: !8207, discriminator: 0)
!8214 = !DILocation(line: 8, column: 1, scope: !8213)
!8215 = !DILocation(line: 875, column: 11, scope: !8210)
!8216 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hd30840261ba47345E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8217)
!8217 = !{!8218}
!8218 = !DILocalVariable(name: "self", arg: 1, scope: !8219, file: !8207, line: 8, type: !7848)
!8219 = !DILexicalBlockFile(scope: !8216, file: !8207, discriminator: 0)
!8220 = !DILocation(line: 8, column: 1, scope: !8219)
!8221 = !DILocation(line: 875, column: 11, scope: !8216)
!8222 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17habbf3be471248d5cE", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8223)
!8223 = !{!8224}
!8224 = !DILocalVariable(name: "self", arg: 1, scope: !8225, file: !8207, line: 8, type: !7848)
!8225 = !DILexicalBlockFile(scope: !8222, file: !8207, discriminator: 0)
!8226 = !DILocation(line: 8, column: 1, scope: !8225)
!8227 = !DILocation(line: 875, column: 11, scope: !8222)
!8228 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h5615079b3c5a00ceE", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8229)
!8229 = !{!8230}
!8230 = !DILocalVariable(name: "self", arg: 1, scope: !8231, file: !8207, line: 8, type: !7848)
!8231 = !DILexicalBlockFile(scope: !8228, file: !8207, discriminator: 0)
!8232 = !DILocation(line: 8, column: 1, scope: !8231)
!8233 = !DILocation(line: 875, column: 11, scope: !8228)
!8234 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h3793ec418e4e744dE", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8235)
!8235 = !{!8236}
!8236 = !DILocalVariable(name: "self", arg: 1, scope: !8237, file: !8207, line: 8, type: !7848)
!8237 = !DILexicalBlockFile(scope: !8234, file: !8207, discriminator: 0)
!8238 = !DILocation(line: 8, column: 1, scope: !8237)
!8239 = !DILocation(line: 875, column: 11, scope: !8234)
!8240 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h7e24842ee233ae11E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8241)
!8241 = !{!8242}
!8242 = !DILocalVariable(name: "self", arg: 1, scope: !8243, file: !8207, line: 8, type: !7848)
!8243 = !DILexicalBlockFile(scope: !8240, file: !8207, discriminator: 0)
!8244 = !DILocation(line: 8, column: 1, scope: !8243)
!8245 = !DILocation(line: 875, column: 11, scope: !8240)
!8246 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h9a1483cd7311aeabE", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8247)
!8247 = !{!8248}
!8248 = !DILocalVariable(name: "self", arg: 1, scope: !8249, file: !8207, line: 8, type: !7848)
!8249 = !DILexicalBlockFile(scope: !8246, file: !8207, discriminator: 0)
!8250 = !DILocation(line: 8, column: 1, scope: !8249)
!8251 = !DILocation(line: 875, column: 11, scope: !8246)
!8252 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hbb90354406b2a9e1E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8253)
!8253 = !{!8254}
!8254 = !DILocalVariable(name: "self", arg: 1, scope: !8255, file: !8207, line: 8, type: !7848)
!8255 = !DILexicalBlockFile(scope: !8252, file: !8207, discriminator: 0)
!8256 = !DILocation(line: 8, column: 1, scope: !8255)
!8257 = !DILocation(line: 875, column: 11, scope: !8252)
!8258 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h6fa01253f2374b0eE", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8259)
!8259 = !{!8260}
!8260 = !DILocalVariable(name: "self", arg: 1, scope: !8261, file: !8207, line: 8, type: !7848)
!8261 = !DILexicalBlockFile(scope: !8258, file: !8207, discriminator: 0)
!8262 = !DILocation(line: 8, column: 1, scope: !8261)
!8263 = !DILocation(line: 875, column: 11, scope: !8258)
!8264 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h82b0dcd96c61edf8E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8265)
!8265 = !{!8266}
!8266 = !DILocalVariable(name: "self", arg: 1, scope: !8267, file: !8207, line: 8, type: !7848)
!8267 = !DILexicalBlockFile(scope: !8264, file: !8207, discriminator: 0)
!8268 = !DILocation(line: 8, column: 1, scope: !8267)
!8269 = !DILocation(line: 875, column: 11, scope: !8264)
!8270 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h86a93d1844e417e9E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8271)
!8271 = !{!8272}
!8272 = !DILocalVariable(name: "self", arg: 1, scope: !8273, file: !8207, line: 8, type: !7848)
!8273 = !DILexicalBlockFile(scope: !8270, file: !8207, discriminator: 0)
!8274 = !DILocation(line: 8, column: 1, scope: !8273)
!8275 = !DILocation(line: 875, column: 11, scope: !8270)
!8276 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17he7556d4b9af8bb1bE", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8277)
!8277 = !{!8278}
!8278 = !DILocalVariable(name: "self", arg: 1, scope: !8279, file: !8207, line: 8, type: !7848)
!8279 = !DILexicalBlockFile(scope: !8276, file: !8207, discriminator: 0)
!8280 = !DILocation(line: 8, column: 1, scope: !8279)
!8281 = !DILocation(line: 875, column: 11, scope: !8276)
!8282 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17ha42ab606db4a878dE", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8283)
!8283 = !{!8284}
!8284 = !DILocalVariable(name: "self", arg: 1, scope: !8285, file: !8207, line: 8, type: !7848)
!8285 = !DILexicalBlockFile(scope: !8282, file: !8207, discriminator: 0)
!8286 = !DILocation(line: 8, column: 1, scope: !8285)
!8287 = !DILocation(line: 875, column: 11, scope: !8282)
!8288 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h21b7d4f1600ab387E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8289)
!8289 = !{!8290}
!8290 = !DILocalVariable(name: "self", arg: 1, scope: !8291, file: !8207, line: 8, type: !7848)
!8291 = !DILexicalBlockFile(scope: !8288, file: !8207, discriminator: 0)
!8292 = !DILocation(line: 8, column: 1, scope: !8291)
!8293 = !DILocation(line: 875, column: 11, scope: !8288)
!8294 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h5aa50ef256438c77E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8295)
!8295 = !{!8296}
!8296 = !DILocalVariable(name: "self", arg: 1, scope: !8297, file: !8207, line: 8, type: !7848)
!8297 = !DILexicalBlockFile(scope: !8294, file: !8207, discriminator: 0)
!8298 = !DILocation(line: 8, column: 1, scope: !8297)
!8299 = !DILocation(line: 875, column: 11, scope: !8294)
!8300 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h6d3411ed168dc1e0E", scope: !8200, file: !5485, line: 460, type: !8202, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8301)
!8301 = !{!8302}
!8302 = !DILocalVariable(name: "self", arg: 1, scope: !8303, file: !8207, line: 8, type: !7848)
!8303 = !DILexicalBlockFile(scope: !8300, file: !8207, discriminator: 0)
!8304 = !DILocation(line: 8, column: 1, scope: !8303)
!8305 = !DILocation(line: 875, column: 11, scope: !8300)
!8306 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8224d297e0fe41fcE", scope: !8307, file: !5485, line: 434, type: !8309, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8315)
!8307 = !DINamespace(name: "{impl#9}", scope: !8308)
!8308 = !DINamespace(name: "rflags", scope: !296)
!8309 = !DISubroutineType(types: !8310)
!8310 = !{!110, !8311, !128}
!8311 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !8312, size: 64, align: 64, dwarfAddressSpace: 0)
!8312 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !8308, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !8313, templateParams: !18, identifier: "ced3841ee908040f958b8986c7bf68d8")
!8313 = !{!8314}
!8314 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8312, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!8315 = !{!8316, !8317, !8318, !8320, !8322, !8324, !8326, !8328, !8330, !8332, !8334, !8336, !8338, !8340, !8342, !8344, !8346, !8348, !8350, !8352, !8354, !8356, !8358, !8360, !8362, !8364, !8366, !8368, !8370, !8372, !8374, !8376, !8378, !8380, !8382, !8384, !8386, !8388, !8390, !8392, !8394, !8396, !8398, !8400, !8402, !8404, !8406, !8408, !8410, !8412, !8414, !8416, !8418, !8420, !8422, !8424, !8426, !8428, !8430, !8432, !8434, !8436, !8438, !8440, !8442, !8444, !8446, !8448, !8450, !8452, !8454, !8456, !8458, !8460, !8462, !8464, !8466, !8468, !8470, !8472, !8474, !8476, !8478, !8480}
!8316 = !DILocalVariable(name: "self", arg: 1, scope: !8306, file: !5485, line: 434, type: !8311)
!8317 = !DILocalVariable(name: "f", arg: 2, scope: !8306, file: !5485, line: 434, type: !128)
!8318 = !DILocalVariable(name: "first", scope: !8319, file: !5485, line: 471, type: !226, align: 1)
!8319 = distinct !DILexicalBlock(scope: !8306, file: !5485, line: 471, column: 17)
!8320 = !DILocalVariable(name: "residual", scope: !8321, file: !5485, line: 475, type: !5501, align: 1)
!8321 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8322 = !DILocalVariable(name: "val", scope: !8323, file: !5485, line: 475, type: !7, align: 1)
!8323 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8324 = !DILocalVariable(name: "residual", scope: !8325, file: !5485, line: 478, type: !5501, align: 1)
!8325 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8326 = !DILocalVariable(name: "val", scope: !8327, file: !5485, line: 478, type: !7, align: 1)
!8327 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8328 = !DILocalVariable(name: "residual", scope: !8329, file: !5485, line: 475, type: !5501, align: 1)
!8329 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8330 = !DILocalVariable(name: "val", scope: !8331, file: !5485, line: 475, type: !7, align: 1)
!8331 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8332 = !DILocalVariable(name: "residual", scope: !8333, file: !5485, line: 478, type: !5501, align: 1)
!8333 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8334 = !DILocalVariable(name: "val", scope: !8335, file: !5485, line: 478, type: !7, align: 1)
!8335 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8336 = !DILocalVariable(name: "residual", scope: !8337, file: !5485, line: 475, type: !5501, align: 1)
!8337 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8338 = !DILocalVariable(name: "val", scope: !8339, file: !5485, line: 475, type: !7, align: 1)
!8339 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8340 = !DILocalVariable(name: "residual", scope: !8341, file: !5485, line: 478, type: !5501, align: 1)
!8341 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8342 = !DILocalVariable(name: "val", scope: !8343, file: !5485, line: 478, type: !7, align: 1)
!8343 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8344 = !DILocalVariable(name: "residual", scope: !8345, file: !5485, line: 475, type: !5501, align: 1)
!8345 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8346 = !DILocalVariable(name: "val", scope: !8347, file: !5485, line: 475, type: !7, align: 1)
!8347 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8348 = !DILocalVariable(name: "residual", scope: !8349, file: !5485, line: 478, type: !5501, align: 1)
!8349 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8350 = !DILocalVariable(name: "val", scope: !8351, file: !5485, line: 478, type: !7, align: 1)
!8351 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8352 = !DILocalVariable(name: "residual", scope: !8353, file: !5485, line: 475, type: !5501, align: 1)
!8353 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8354 = !DILocalVariable(name: "val", scope: !8355, file: !5485, line: 475, type: !7, align: 1)
!8355 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8356 = !DILocalVariable(name: "residual", scope: !8357, file: !5485, line: 478, type: !5501, align: 1)
!8357 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8358 = !DILocalVariable(name: "val", scope: !8359, file: !5485, line: 478, type: !7, align: 1)
!8359 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8360 = !DILocalVariable(name: "residual", scope: !8361, file: !5485, line: 475, type: !5501, align: 1)
!8361 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8362 = !DILocalVariable(name: "val", scope: !8363, file: !5485, line: 475, type: !7, align: 1)
!8363 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8364 = !DILocalVariable(name: "residual", scope: !8365, file: !5485, line: 478, type: !5501, align: 1)
!8365 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8366 = !DILocalVariable(name: "val", scope: !8367, file: !5485, line: 478, type: !7, align: 1)
!8367 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8368 = !DILocalVariable(name: "residual", scope: !8369, file: !5485, line: 475, type: !5501, align: 1)
!8369 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8370 = !DILocalVariable(name: "val", scope: !8371, file: !5485, line: 475, type: !7, align: 1)
!8371 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8372 = !DILocalVariable(name: "residual", scope: !8373, file: !5485, line: 478, type: !5501, align: 1)
!8373 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8374 = !DILocalVariable(name: "val", scope: !8375, file: !5485, line: 478, type: !7, align: 1)
!8375 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8376 = !DILocalVariable(name: "residual", scope: !8377, file: !5485, line: 475, type: !5501, align: 1)
!8377 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8378 = !DILocalVariable(name: "val", scope: !8379, file: !5485, line: 475, type: !7, align: 1)
!8379 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8380 = !DILocalVariable(name: "residual", scope: !8381, file: !5485, line: 478, type: !5501, align: 1)
!8381 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8382 = !DILocalVariable(name: "val", scope: !8383, file: !5485, line: 478, type: !7, align: 1)
!8383 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8384 = !DILocalVariable(name: "residual", scope: !8385, file: !5485, line: 475, type: !5501, align: 1)
!8385 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8386 = !DILocalVariable(name: "val", scope: !8387, file: !5485, line: 475, type: !7, align: 1)
!8387 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8388 = !DILocalVariable(name: "residual", scope: !8389, file: !5485, line: 478, type: !5501, align: 1)
!8389 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8390 = !DILocalVariable(name: "val", scope: !8391, file: !5485, line: 478, type: !7, align: 1)
!8391 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8392 = !DILocalVariable(name: "residual", scope: !8393, file: !5485, line: 475, type: !5501, align: 1)
!8393 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8394 = !DILocalVariable(name: "val", scope: !8395, file: !5485, line: 475, type: !7, align: 1)
!8395 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8396 = !DILocalVariable(name: "residual", scope: !8397, file: !5485, line: 478, type: !5501, align: 1)
!8397 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8398 = !DILocalVariable(name: "val", scope: !8399, file: !5485, line: 478, type: !7, align: 1)
!8399 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8400 = !DILocalVariable(name: "residual", scope: !8401, file: !5485, line: 475, type: !5501, align: 1)
!8401 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8402 = !DILocalVariable(name: "val", scope: !8403, file: !5485, line: 475, type: !7, align: 1)
!8403 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8404 = !DILocalVariable(name: "residual", scope: !8405, file: !5485, line: 478, type: !5501, align: 1)
!8405 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8406 = !DILocalVariable(name: "val", scope: !8407, file: !5485, line: 478, type: !7, align: 1)
!8407 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8408 = !DILocalVariable(name: "residual", scope: !8409, file: !5485, line: 475, type: !5501, align: 1)
!8409 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8410 = !DILocalVariable(name: "val", scope: !8411, file: !5485, line: 475, type: !7, align: 1)
!8411 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8412 = !DILocalVariable(name: "residual", scope: !8413, file: !5485, line: 478, type: !5501, align: 1)
!8413 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8414 = !DILocalVariable(name: "val", scope: !8415, file: !5485, line: 478, type: !7, align: 1)
!8415 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8416 = !DILocalVariable(name: "residual", scope: !8417, file: !5485, line: 475, type: !5501, align: 1)
!8417 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8418 = !DILocalVariable(name: "val", scope: !8419, file: !5485, line: 475, type: !7, align: 1)
!8419 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8420 = !DILocalVariable(name: "residual", scope: !8421, file: !5485, line: 478, type: !5501, align: 1)
!8421 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8422 = !DILocalVariable(name: "val", scope: !8423, file: !5485, line: 478, type: !7, align: 1)
!8423 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8424 = !DILocalVariable(name: "residual", scope: !8425, file: !5485, line: 475, type: !5501, align: 1)
!8425 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8426 = !DILocalVariable(name: "val", scope: !8427, file: !5485, line: 475, type: !7, align: 1)
!8427 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8428 = !DILocalVariable(name: "residual", scope: !8429, file: !5485, line: 478, type: !5501, align: 1)
!8429 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8430 = !DILocalVariable(name: "val", scope: !8431, file: !5485, line: 478, type: !7, align: 1)
!8431 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8432 = !DILocalVariable(name: "residual", scope: !8433, file: !5485, line: 475, type: !5501, align: 1)
!8433 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8434 = !DILocalVariable(name: "val", scope: !8435, file: !5485, line: 475, type: !7, align: 1)
!8435 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8436 = !DILocalVariable(name: "residual", scope: !8437, file: !5485, line: 478, type: !5501, align: 1)
!8437 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8438 = !DILocalVariable(name: "val", scope: !8439, file: !5485, line: 478, type: !7, align: 1)
!8439 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8440 = !DILocalVariable(name: "residual", scope: !8441, file: !5485, line: 475, type: !5501, align: 1)
!8441 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8442 = !DILocalVariable(name: "val", scope: !8443, file: !5485, line: 475, type: !7, align: 1)
!8443 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8444 = !DILocalVariable(name: "residual", scope: !8445, file: !5485, line: 478, type: !5501, align: 1)
!8445 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8446 = !DILocalVariable(name: "val", scope: !8447, file: !5485, line: 478, type: !7, align: 1)
!8447 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8448 = !DILocalVariable(name: "residual", scope: !8449, file: !5485, line: 475, type: !5501, align: 1)
!8449 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8450 = !DILocalVariable(name: "val", scope: !8451, file: !5485, line: 475, type: !7, align: 1)
!8451 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8452 = !DILocalVariable(name: "residual", scope: !8453, file: !5485, line: 478, type: !5501, align: 1)
!8453 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8454 = !DILocalVariable(name: "val", scope: !8455, file: !5485, line: 478, type: !7, align: 1)
!8455 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8456 = !DILocalVariable(name: "residual", scope: !8457, file: !5485, line: 475, type: !5501, align: 1)
!8457 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 47)
!8458 = !DILocalVariable(name: "val", scope: !8459, file: !5485, line: 475, type: !7, align: 1)
!8459 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 475, column: 29)
!8460 = !DILocalVariable(name: "residual", scope: !8461, file: !5485, line: 478, type: !5501, align: 1)
!8461 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 70)
!8462 = !DILocalVariable(name: "val", scope: !8463, file: !5485, line: 478, type: !7, align: 1)
!8463 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 478, column: 25)
!8464 = !DILocalVariable(name: "extra_bits", scope: !8465, file: !5485, line: 481, type: !17, align: 8)
!8465 = distinct !DILexicalBlock(scope: !8319, file: !5485, line: 481, column: 17)
!8466 = !DILocalVariable(name: "residual", scope: !8467, file: !5485, line: 484, type: !5501, align: 1)
!8467 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 484, column: 43)
!8468 = !DILocalVariable(name: "val", scope: !8469, file: !5485, line: 484, type: !7, align: 1)
!8469 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 484, column: 25)
!8470 = !DILocalVariable(name: "residual", scope: !8471, file: !5485, line: 487, type: !5501, align: 1)
!8471 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 487, column: 38)
!8472 = !DILocalVariable(name: "val", scope: !8473, file: !5485, line: 487, type: !7, align: 1)
!8473 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 487, column: 21)
!8474 = !DILocalVariable(name: "residual", scope: !8475, file: !5485, line: 488, type: !5501, align: 1)
!8475 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 488, column: 70)
!8476 = !DILocalVariable(name: "val", scope: !8477, file: !5485, line: 488, type: !7, align: 1)
!8477 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 488, column: 21)
!8478 = !DILocalVariable(name: "residual", scope: !8479, file: !5485, line: 491, type: !5501, align: 1)
!8479 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 491, column: 43)
!8480 = !DILocalVariable(name: "val", scope: !8481, file: !5485, line: 491, type: !7, align: 1)
!8481 = distinct !DILexicalBlock(scope: !8465, file: !5485, line: 491, column: 21)
!8482 = !DILocation(line: 475, column: 47, scope: !8321)
!8483 = !DILocation(line: 475, column: 29, scope: !8323)
!8484 = !DILocation(line: 478, column: 70, scope: !8325)
!8485 = !DILocation(line: 478, column: 25, scope: !8327)
!8486 = !DILocation(line: 475, column: 47, scope: !8329)
!8487 = !DILocation(line: 475, column: 29, scope: !8331)
!8488 = !DILocation(line: 478, column: 70, scope: !8333)
!8489 = !DILocation(line: 478, column: 25, scope: !8335)
!8490 = !DILocation(line: 475, column: 47, scope: !8337)
!8491 = !DILocation(line: 475, column: 29, scope: !8339)
!8492 = !DILocation(line: 478, column: 70, scope: !8341)
!8493 = !DILocation(line: 478, column: 25, scope: !8343)
!8494 = !DILocation(line: 475, column: 47, scope: !8345)
!8495 = !DILocation(line: 475, column: 29, scope: !8347)
!8496 = !DILocation(line: 478, column: 70, scope: !8349)
!8497 = !DILocation(line: 478, column: 25, scope: !8351)
!8498 = !DILocation(line: 475, column: 47, scope: !8353)
!8499 = !DILocation(line: 475, column: 29, scope: !8355)
!8500 = !DILocation(line: 478, column: 70, scope: !8357)
!8501 = !DILocation(line: 478, column: 25, scope: !8359)
!8502 = !DILocation(line: 475, column: 47, scope: !8361)
!8503 = !DILocation(line: 475, column: 29, scope: !8363)
!8504 = !DILocation(line: 478, column: 70, scope: !8365)
!8505 = !DILocation(line: 478, column: 25, scope: !8367)
!8506 = !DILocation(line: 475, column: 47, scope: !8369)
!8507 = !DILocation(line: 475, column: 29, scope: !8371)
!8508 = !DILocation(line: 478, column: 70, scope: !8373)
!8509 = !DILocation(line: 478, column: 25, scope: !8375)
!8510 = !DILocation(line: 475, column: 47, scope: !8377)
!8511 = !DILocation(line: 475, column: 29, scope: !8379)
!8512 = !DILocation(line: 478, column: 70, scope: !8381)
!8513 = !DILocation(line: 478, column: 25, scope: !8383)
!8514 = !DILocation(line: 475, column: 47, scope: !8385)
!8515 = !DILocation(line: 475, column: 29, scope: !8387)
!8516 = !DILocation(line: 478, column: 70, scope: !8389)
!8517 = !DILocation(line: 478, column: 25, scope: !8391)
!8518 = !DILocation(line: 475, column: 47, scope: !8393)
!8519 = !DILocation(line: 475, column: 29, scope: !8395)
!8520 = !DILocation(line: 478, column: 70, scope: !8397)
!8521 = !DILocation(line: 478, column: 25, scope: !8399)
!8522 = !DILocation(line: 475, column: 47, scope: !8401)
!8523 = !DILocation(line: 475, column: 29, scope: !8403)
!8524 = !DILocation(line: 478, column: 70, scope: !8405)
!8525 = !DILocation(line: 478, column: 25, scope: !8407)
!8526 = !DILocation(line: 475, column: 47, scope: !8409)
!8527 = !DILocation(line: 475, column: 29, scope: !8411)
!8528 = !DILocation(line: 478, column: 70, scope: !8413)
!8529 = !DILocation(line: 478, column: 25, scope: !8415)
!8530 = !DILocation(line: 475, column: 47, scope: !8417)
!8531 = !DILocation(line: 475, column: 29, scope: !8419)
!8532 = !DILocation(line: 478, column: 70, scope: !8421)
!8533 = !DILocation(line: 478, column: 25, scope: !8423)
!8534 = !DILocation(line: 475, column: 47, scope: !8425)
!8535 = !DILocation(line: 475, column: 29, scope: !8427)
!8536 = !DILocation(line: 478, column: 70, scope: !8429)
!8537 = !DILocation(line: 478, column: 25, scope: !8431)
!8538 = !DILocation(line: 475, column: 47, scope: !8433)
!8539 = !DILocation(line: 475, column: 29, scope: !8435)
!8540 = !DILocation(line: 478, column: 70, scope: !8437)
!8541 = !DILocation(line: 478, column: 25, scope: !8439)
!8542 = !DILocation(line: 475, column: 47, scope: !8441)
!8543 = !DILocation(line: 475, column: 29, scope: !8443)
!8544 = !DILocation(line: 478, column: 70, scope: !8445)
!8545 = !DILocation(line: 478, column: 25, scope: !8447)
!8546 = !DILocation(line: 475, column: 47, scope: !8449)
!8547 = !DILocation(line: 475, column: 29, scope: !8451)
!8548 = !DILocation(line: 478, column: 70, scope: !8453)
!8549 = !DILocation(line: 478, column: 25, scope: !8455)
!8550 = !DILocation(line: 475, column: 47, scope: !8457)
!8551 = !DILocation(line: 475, column: 29, scope: !8459)
!8552 = !DILocation(line: 478, column: 70, scope: !8461)
!8553 = !DILocation(line: 478, column: 25, scope: !8463)
!8554 = !DILocation(line: 484, column: 43, scope: !8467)
!8555 = !DILocation(line: 484, column: 25, scope: !8469)
!8556 = !DILocation(line: 487, column: 38, scope: !8471)
!8557 = !DILocation(line: 487, column: 21, scope: !8473)
!8558 = !DILocation(line: 488, column: 70, scope: !8475)
!8559 = !DILocation(line: 488, column: 21, scope: !8477)
!8560 = !DILocation(line: 491, column: 43, scope: !8479)
!8561 = !DILocation(line: 491, column: 21, scope: !8481)
!8562 = !DILocation(line: 434, column: 20, scope: !8306)
!8563 = !DILocation(line: 434, column: 27, scope: !8306)
!8564 = !DILocation(line: 471, column: 21, scope: !8319)
!8565 = !DILocation(line: 481, column: 21, scope: !8465)
!8566 = !DILocation(line: 471, column: 33, scope: !8306)
!8567 = !DILocation(line: 473, column: 46, scope: !8319)
!8568 = !DILocation(line: 474, column: 29, scope: !8319)
!8569 = !DILocation(line: 475, column: 29, scope: !8319)
!8570 = !DILocation(line: 477, column: 25, scope: !8319)
!8571 = !DILocation(line: 478, column: 25, scope: !8319)
!8572 = !DILocation(line: 475, column: 29, scope: !8321)
!8573 = !DILocation(line: 494, column: 14, scope: !8306)
!8574 = !DILocation(line: 478, column: 25, scope: !8325)
!8575 = !DILocation(line: 475, column: 29, scope: !8329)
!8576 = !DILocation(line: 478, column: 25, scope: !8333)
!8577 = !DILocation(line: 475, column: 29, scope: !8337)
!8578 = !DILocation(line: 478, column: 25, scope: !8341)
!8579 = !DILocation(line: 475, column: 29, scope: !8345)
!8580 = !DILocation(line: 478, column: 25, scope: !8349)
!8581 = !DILocation(line: 475, column: 29, scope: !8353)
!8582 = !DILocation(line: 478, column: 25, scope: !8357)
!8583 = !DILocation(line: 475, column: 29, scope: !8361)
!8584 = !DILocation(line: 478, column: 25, scope: !8365)
!8585 = !DILocation(line: 475, column: 29, scope: !8369)
!8586 = !DILocation(line: 478, column: 25, scope: !8373)
!8587 = !DILocation(line: 475, column: 29, scope: !8377)
!8588 = !DILocation(line: 478, column: 25, scope: !8381)
!8589 = !DILocation(line: 475, column: 29, scope: !8385)
!8590 = !DILocation(line: 478, column: 25, scope: !8389)
!8591 = !DILocation(line: 475, column: 29, scope: !8393)
!8592 = !DILocation(line: 478, column: 25, scope: !8397)
!8593 = !DILocation(line: 475, column: 29, scope: !8401)
!8594 = !DILocation(line: 478, column: 25, scope: !8405)
!8595 = !DILocation(line: 475, column: 29, scope: !8409)
!8596 = !DILocation(line: 478, column: 25, scope: !8413)
!8597 = !DILocation(line: 475, column: 29, scope: !8417)
!8598 = !DILocation(line: 478, column: 25, scope: !8421)
!8599 = !DILocation(line: 475, column: 29, scope: !8425)
!8600 = !DILocation(line: 478, column: 25, scope: !8429)
!8601 = !DILocation(line: 475, column: 29, scope: !8433)
!8602 = !DILocation(line: 478, column: 25, scope: !8437)
!8603 = !DILocation(line: 475, column: 29, scope: !8441)
!8604 = !DILocation(line: 478, column: 25, scope: !8445)
!8605 = !DILocation(line: 475, column: 29, scope: !8449)
!8606 = !DILocation(line: 478, column: 25, scope: !8453)
!8607 = !DILocation(line: 481, column: 34, scope: !8319)
!8608 = !DILocation(line: 481, column: 47, scope: !8319)
!8609 = !DILocation(line: 481, column: 46, scope: !8319)
!8610 = !DILocation(line: 482, column: 20, scope: !8465)
!8611 = !DILocation(line: 475, column: 29, scope: !8457)
!8612 = !DILocation(line: 478, column: 25, scope: !8461)
!8613 = !DILocation(line: 490, column: 20, scope: !8465)
!8614 = !DILocation(line: 483, column: 25, scope: !8465)
!8615 = !DILocation(line: 484, column: 25, scope: !8465)
!8616 = !DILocation(line: 486, column: 21, scope: !8465)
!8617 = !DILocation(line: 487, column: 21, scope: !8465)
!8618 = !DILocation(line: 484, column: 25, scope: !8467)
!8619 = !DILocation(line: 488, column: 21, scope: !8465)
!8620 = !DILocation(line: 487, column: 21, scope: !8471)
!8621 = !DILocation(line: 488, column: 21, scope: !8475)
!8622 = !DILocation(line: 493, column: 17, scope: !8465)
!8623 = !DILocation(line: 491, column: 21, scope: !8465)
!8624 = !DILocation(line: 491, column: 21, scope: !8479)
!8625 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h07c27bdcddc20b5eE", scope: !8626, file: !5485, line: 497, type: !8309, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8627)
!8626 = !DINamespace(name: "{impl#10}", scope: !8308)
!8627 = !{!8628, !8629}
!8628 = !DILocalVariable(name: "self", arg: 1, scope: !8625, file: !5485, line: 497, type: !8311)
!8629 = !DILocalVariable(name: "f", arg: 2, scope: !8625, file: !5485, line: 497, type: !128)
!8630 = !DILocation(line: 497, column: 20, scope: !8625)
!8631 = !DILocation(line: 497, column: 27, scope: !8625)
!8632 = !DILocation(line: 498, column: 17, scope: !8625)
!8633 = !DILocation(line: 499, column: 14, scope: !8625)
!8634 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h86ecf632dd5a5481E", scope: !8635, file: !5485, line: 502, type: !8309, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8636)
!8635 = !DINamespace(name: "{impl#11}", scope: !8308)
!8636 = !{!8637, !8638}
!8637 = !DILocalVariable(name: "self", arg: 1, scope: !8634, file: !5485, line: 502, type: !8311)
!8638 = !DILocalVariable(name: "f", arg: 2, scope: !8634, file: !5485, line: 502, type: !128)
!8639 = !DILocation(line: 502, column: 20, scope: !8634)
!8640 = !DILocation(line: 502, column: 27, scope: !8634)
!8641 = !DILocation(line: 503, column: 17, scope: !8634)
!8642 = !DILocation(line: 504, column: 14, scope: !8634)
!8643 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5ed415c9479f5618E", scope: !8644, file: !5485, line: 507, type: !8309, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8645)
!8644 = !DINamespace(name: "{impl#12}", scope: !8308)
!8645 = !{!8646, !8647}
!8646 = !DILocalVariable(name: "self", arg: 1, scope: !8643, file: !5485, line: 507, type: !8311)
!8647 = !DILocalVariable(name: "f", arg: 2, scope: !8643, file: !5485, line: 507, type: !128)
!8648 = !DILocation(line: 507, column: 20, scope: !8643)
!8649 = !DILocation(line: 507, column: 27, scope: !8643)
!8650 = !DILocation(line: 508, column: 17, scope: !8643)
!8651 = !DILocation(line: 509, column: 14, scope: !8643)
!8652 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hbda233a5e3776324E", scope: !8653, file: !5485, line: 512, type: !8309, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8654)
!8653 = !DINamespace(name: "{impl#13}", scope: !8308)
!8654 = !{!8655, !8656}
!8655 = !DILocalVariable(name: "self", arg: 1, scope: !8652, file: !5485, line: 512, type: !8311)
!8656 = !DILocalVariable(name: "f", arg: 2, scope: !8652, file: !5485, line: 512, type: !128)
!8657 = !DILocation(line: 512, column: 20, scope: !8652)
!8658 = !DILocation(line: 512, column: 27, scope: !8652)
!8659 = !DILocation(line: 513, column: 17, scope: !8652)
!8660 = !DILocation(line: 514, column: 14, scope: !8652)
!8661 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17ha3bfe0a7f3bc675fE", scope: !8312, file: !5485, line: 532, type: !8662, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !8664)
!8662 = !DISubroutineType(types: !8663)
!8663 = !{!8312}
!8664 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17ha3bfe0a7f3bc675fE", scope: !8312, file: !5485, line: 532, type: !8662, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!8665 = !DILocation(line: 533, column: 17, scope: !8661)
!8666 = !DILocation(line: 541, column: 14, scope: !8661)
!8667 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17hccbaf3c3bd63e977E", scope: !8312, file: !5485, line: 545, type: !8668, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !8670, retainedNodes: !8671)
!8668 = !DISubroutineType(types: !8669)
!8669 = !{!17, !8311}
!8670 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17hccbaf3c3bd63e977E", scope: !8312, file: !5485, line: 545, type: !8668, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!8671 = !{!8672}
!8672 = !DILocalVariable(name: "self", arg: 1, scope: !8667, file: !5485, line: 545, type: !8311)
!8673 = !DILocation(line: 545, column: 31, scope: !8667)
!8674 = !DILocation(line: 546, column: 17, scope: !8667)
!8675 = !DILocation(line: 547, column: 14, scope: !8667)
!8676 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17hffac708e5e7e3a30E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8681)
!8677 = !DINamespace(name: "{impl#0}", scope: !8678)
!8678 = !DINamespace(name: "fmt", scope: !8307)
!8679 = !DISubroutineType(types: !8680)
!8680 = !{!226, !8311}
!8681 = !{!8682}
!8682 = !DILocalVariable(name: "self", arg: 1, scope: !8683, file: !8684, line: 8, type: !8311)
!8683 = !DILexicalBlockFile(scope: !8676, file: !8684, discriminator: 0)
!8684 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!8685 = !DILocation(line: 8, column: 1, scope: !8683)
!8686 = !DILocation(line: 875, column: 11, scope: !8676)
!8687 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hcecf94eacfcc5ce6E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8688)
!8688 = !{!8689}
!8689 = !DILocalVariable(name: "self", arg: 1, scope: !8690, file: !8684, line: 8, type: !8311)
!8690 = !DILexicalBlockFile(scope: !8687, file: !8684, discriminator: 0)
!8691 = !DILocation(line: 8, column: 1, scope: !8690)
!8692 = !DILocation(line: 875, column: 11, scope: !8687)
!8693 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h06764f13902b8816E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8694)
!8694 = !{!8695}
!8695 = !DILocalVariable(name: "self", arg: 1, scope: !8696, file: !8684, line: 8, type: !8311)
!8696 = !DILexicalBlockFile(scope: !8693, file: !8684, discriminator: 0)
!8697 = !DILocation(line: 8, column: 1, scope: !8696)
!8698 = !DILocation(line: 875, column: 11, scope: !8693)
!8699 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h78765aebe8754443E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8700)
!8700 = !{!8701}
!8701 = !DILocalVariable(name: "self", arg: 1, scope: !8702, file: !8684, line: 8, type: !8311)
!8702 = !DILexicalBlockFile(scope: !8699, file: !8684, discriminator: 0)
!8703 = !DILocation(line: 8, column: 1, scope: !8702)
!8704 = !DILocation(line: 875, column: 11, scope: !8699)
!8705 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h3d359f302f49a556E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8706)
!8706 = !{!8707}
!8707 = !DILocalVariable(name: "self", arg: 1, scope: !8708, file: !8684, line: 8, type: !8311)
!8708 = !DILexicalBlockFile(scope: !8705, file: !8684, discriminator: 0)
!8709 = !DILocation(line: 8, column: 1, scope: !8708)
!8710 = !DILocation(line: 875, column: 11, scope: !8705)
!8711 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h23baef15cce0de71E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8712)
!8712 = !{!8713}
!8713 = !DILocalVariable(name: "self", arg: 1, scope: !8714, file: !8684, line: 8, type: !8311)
!8714 = !DILexicalBlockFile(scope: !8711, file: !8684, discriminator: 0)
!8715 = !DILocation(line: 8, column: 1, scope: !8714)
!8716 = !DILocation(line: 875, column: 11, scope: !8711)
!8717 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hbd4cce1c299ff98bE", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8718)
!8718 = !{!8719}
!8719 = !DILocalVariable(name: "self", arg: 1, scope: !8720, file: !8684, line: 8, type: !8311)
!8720 = !DILexicalBlockFile(scope: !8717, file: !8684, discriminator: 0)
!8721 = !DILocation(line: 8, column: 1, scope: !8720)
!8722 = !DILocation(line: 875, column: 11, scope: !8717)
!8723 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h3780154355357b53E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8724)
!8724 = !{!8725}
!8725 = !DILocalVariable(name: "self", arg: 1, scope: !8726, file: !8684, line: 8, type: !8311)
!8726 = !DILexicalBlockFile(scope: !8723, file: !8684, discriminator: 0)
!8727 = !DILocation(line: 8, column: 1, scope: !8726)
!8728 = !DILocation(line: 875, column: 11, scope: !8723)
!8729 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h777ae4dd1b6b6029E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8730)
!8730 = !{!8731}
!8731 = !DILocalVariable(name: "self", arg: 1, scope: !8732, file: !8684, line: 8, type: !8311)
!8732 = !DILexicalBlockFile(scope: !8729, file: !8684, discriminator: 0)
!8733 = !DILocation(line: 8, column: 1, scope: !8732)
!8734 = !DILocation(line: 875, column: 11, scope: !8729)
!8735 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h8c311ca3d06e4601E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8736)
!8736 = !{!8737}
!8737 = !DILocalVariable(name: "self", arg: 1, scope: !8738, file: !8684, line: 8, type: !8311)
!8738 = !DILexicalBlockFile(scope: !8735, file: !8684, discriminator: 0)
!8739 = !DILocation(line: 8, column: 1, scope: !8738)
!8740 = !DILocation(line: 875, column: 11, scope: !8735)
!8741 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h575f0cc769091c0fE", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8742)
!8742 = !{!8743}
!8743 = !DILocalVariable(name: "self", arg: 1, scope: !8744, file: !8684, line: 8, type: !8311)
!8744 = !DILexicalBlockFile(scope: !8741, file: !8684, discriminator: 0)
!8745 = !DILocation(line: 8, column: 1, scope: !8744)
!8746 = !DILocation(line: 875, column: 11, scope: !8741)
!8747 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h0dad436d9514047dE", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8748)
!8748 = !{!8749}
!8749 = !DILocalVariable(name: "self", arg: 1, scope: !8750, file: !8684, line: 8, type: !8311)
!8750 = !DILexicalBlockFile(scope: !8747, file: !8684, discriminator: 0)
!8751 = !DILocation(line: 8, column: 1, scope: !8750)
!8752 = !DILocation(line: 875, column: 11, scope: !8747)
!8753 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17hfb1b23248e3312d4E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8754)
!8754 = !{!8755}
!8755 = !DILocalVariable(name: "self", arg: 1, scope: !8756, file: !8684, line: 8, type: !8311)
!8756 = !DILexicalBlockFile(scope: !8753, file: !8684, discriminator: 0)
!8757 = !DILocation(line: 8, column: 1, scope: !8756)
!8758 = !DILocation(line: 875, column: 11, scope: !8753)
!8759 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h92ea430b4b8dd8e3E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8760)
!8760 = !{!8761}
!8761 = !DILocalVariable(name: "self", arg: 1, scope: !8762, file: !8684, line: 8, type: !8311)
!8762 = !DILexicalBlockFile(scope: !8759, file: !8684, discriminator: 0)
!8763 = !DILocation(line: 8, column: 1, scope: !8762)
!8764 = !DILocation(line: 875, column: 11, scope: !8759)
!8765 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hfff5449ec6b36ae6E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8766)
!8766 = !{!8767}
!8767 = !DILocalVariable(name: "self", arg: 1, scope: !8768, file: !8684, line: 8, type: !8311)
!8768 = !DILexicalBlockFile(scope: !8765, file: !8684, discriminator: 0)
!8769 = !DILocation(line: 8, column: 1, scope: !8768)
!8770 = !DILocation(line: 875, column: 11, scope: !8765)
!8771 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hee4c2790cdd19b6fE", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8772)
!8772 = !{!8773}
!8773 = !DILocalVariable(name: "self", arg: 1, scope: !8774, file: !8684, line: 8, type: !8311)
!8774 = !DILexicalBlockFile(scope: !8771, file: !8684, discriminator: 0)
!8775 = !DILocation(line: 8, column: 1, scope: !8774)
!8776 = !DILocation(line: 875, column: 11, scope: !8771)
!8777 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hd089308ca6fda350E", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8778)
!8778 = !{!8779}
!8779 = !DILocalVariable(name: "self", arg: 1, scope: !8780, file: !8684, line: 8, type: !8311)
!8780 = !DILexicalBlockFile(scope: !8777, file: !8684, discriminator: 0)
!8781 = !DILocation(line: 8, column: 1, scope: !8780)
!8782 = !DILocation(line: 875, column: 11, scope: !8777)
!8783 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h4c306e461ef02c0eE", scope: !8677, file: !5485, line: 460, type: !8679, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8784)
!8784 = !{!8785}
!8785 = !DILocalVariable(name: "self", arg: 1, scope: !8786, file: !8684, line: 8, type: !8311)
!8786 = !DILexicalBlockFile(scope: !8783, file: !8684, discriminator: 0)
!8787 = !DILocation(line: 8, column: 1, scope: !8786)
!8788 = !DILocation(line: 875, column: 11, scope: !8783)
!8789 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h648d120758aefb33E", scope: !8790, file: !5485, line: 434, type: !8792, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !8798)
!8790 = !DINamespace(name: "{impl#10}", scope: !8791)
!8791 = !DINamespace(name: "xcontrol", scope: !296)
!8792 = !DISubroutineType(types: !8793)
!8793 = !{!110, !8794, !128}
!8794 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !8795, size: 64, align: 64, dwarfAddressSpace: 0)
!8795 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !8791, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !8796, templateParams: !18, identifier: "b5243c915f92f2087feac2b9e2bb055")
!8796 = !{!8797}
!8797 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8795, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!8798 = !{!8799, !8800, !8801, !8803, !8805, !8807, !8809, !8811, !8813, !8815, !8817, !8819, !8821, !8823, !8825, !8827, !8829, !8831, !8833, !8835, !8837, !8839, !8841, !8843, !8845, !8847, !8849, !8851, !8853, !8855, !8857, !8859, !8861, !8863, !8865, !8867, !8869, !8871, !8873, !8875, !8877, !8879, !8881, !8883, !8885, !8887, !8889, !8891, !8893, !8895, !8897, !8899, !8901, !8903, !8905, !8907}
!8799 = !DILocalVariable(name: "self", arg: 1, scope: !8789, file: !5485, line: 434, type: !8794)
!8800 = !DILocalVariable(name: "f", arg: 2, scope: !8789, file: !5485, line: 434, type: !128)
!8801 = !DILocalVariable(name: "first", scope: !8802, file: !5485, line: 471, type: !226, align: 1)
!8802 = distinct !DILexicalBlock(scope: !8789, file: !5485, line: 471, column: 17)
!8803 = !DILocalVariable(name: "residual", scope: !8804, file: !5485, line: 475, type: !5501, align: 1)
!8804 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8805 = !DILocalVariable(name: "val", scope: !8806, file: !5485, line: 475, type: !7, align: 1)
!8806 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8807 = !DILocalVariable(name: "residual", scope: !8808, file: !5485, line: 478, type: !5501, align: 1)
!8808 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8809 = !DILocalVariable(name: "val", scope: !8810, file: !5485, line: 478, type: !7, align: 1)
!8810 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8811 = !DILocalVariable(name: "residual", scope: !8812, file: !5485, line: 475, type: !5501, align: 1)
!8812 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8813 = !DILocalVariable(name: "val", scope: !8814, file: !5485, line: 475, type: !7, align: 1)
!8814 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8815 = !DILocalVariable(name: "residual", scope: !8816, file: !5485, line: 478, type: !5501, align: 1)
!8816 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8817 = !DILocalVariable(name: "val", scope: !8818, file: !5485, line: 478, type: !7, align: 1)
!8818 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8819 = !DILocalVariable(name: "residual", scope: !8820, file: !5485, line: 475, type: !5501, align: 1)
!8820 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8821 = !DILocalVariable(name: "val", scope: !8822, file: !5485, line: 475, type: !7, align: 1)
!8822 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8823 = !DILocalVariable(name: "residual", scope: !8824, file: !5485, line: 478, type: !5501, align: 1)
!8824 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8825 = !DILocalVariable(name: "val", scope: !8826, file: !5485, line: 478, type: !7, align: 1)
!8826 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8827 = !DILocalVariable(name: "residual", scope: !8828, file: !5485, line: 475, type: !5501, align: 1)
!8828 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8829 = !DILocalVariable(name: "val", scope: !8830, file: !5485, line: 475, type: !7, align: 1)
!8830 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8831 = !DILocalVariable(name: "residual", scope: !8832, file: !5485, line: 478, type: !5501, align: 1)
!8832 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8833 = !DILocalVariable(name: "val", scope: !8834, file: !5485, line: 478, type: !7, align: 1)
!8834 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8835 = !DILocalVariable(name: "residual", scope: !8836, file: !5485, line: 475, type: !5501, align: 1)
!8836 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8837 = !DILocalVariable(name: "val", scope: !8838, file: !5485, line: 475, type: !7, align: 1)
!8838 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8839 = !DILocalVariable(name: "residual", scope: !8840, file: !5485, line: 478, type: !5501, align: 1)
!8840 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8841 = !DILocalVariable(name: "val", scope: !8842, file: !5485, line: 478, type: !7, align: 1)
!8842 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8843 = !DILocalVariable(name: "residual", scope: !8844, file: !5485, line: 475, type: !5501, align: 1)
!8844 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8845 = !DILocalVariable(name: "val", scope: !8846, file: !5485, line: 475, type: !7, align: 1)
!8846 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8847 = !DILocalVariable(name: "residual", scope: !8848, file: !5485, line: 478, type: !5501, align: 1)
!8848 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8849 = !DILocalVariable(name: "val", scope: !8850, file: !5485, line: 478, type: !7, align: 1)
!8850 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8851 = !DILocalVariable(name: "residual", scope: !8852, file: !5485, line: 475, type: !5501, align: 1)
!8852 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8853 = !DILocalVariable(name: "val", scope: !8854, file: !5485, line: 475, type: !7, align: 1)
!8854 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8855 = !DILocalVariable(name: "residual", scope: !8856, file: !5485, line: 478, type: !5501, align: 1)
!8856 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8857 = !DILocalVariable(name: "val", scope: !8858, file: !5485, line: 478, type: !7, align: 1)
!8858 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8859 = !DILocalVariable(name: "residual", scope: !8860, file: !5485, line: 475, type: !5501, align: 1)
!8860 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8861 = !DILocalVariable(name: "val", scope: !8862, file: !5485, line: 475, type: !7, align: 1)
!8862 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8863 = !DILocalVariable(name: "residual", scope: !8864, file: !5485, line: 478, type: !5501, align: 1)
!8864 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8865 = !DILocalVariable(name: "val", scope: !8866, file: !5485, line: 478, type: !7, align: 1)
!8866 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8867 = !DILocalVariable(name: "residual", scope: !8868, file: !5485, line: 475, type: !5501, align: 1)
!8868 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8869 = !DILocalVariable(name: "val", scope: !8870, file: !5485, line: 475, type: !7, align: 1)
!8870 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8871 = !DILocalVariable(name: "residual", scope: !8872, file: !5485, line: 478, type: !5501, align: 1)
!8872 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8873 = !DILocalVariable(name: "val", scope: !8874, file: !5485, line: 478, type: !7, align: 1)
!8874 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8875 = !DILocalVariable(name: "residual", scope: !8876, file: !5485, line: 475, type: !5501, align: 1)
!8876 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8877 = !DILocalVariable(name: "val", scope: !8878, file: !5485, line: 475, type: !7, align: 1)
!8878 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8879 = !DILocalVariable(name: "residual", scope: !8880, file: !5485, line: 478, type: !5501, align: 1)
!8880 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8881 = !DILocalVariable(name: "val", scope: !8882, file: !5485, line: 478, type: !7, align: 1)
!8882 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8883 = !DILocalVariable(name: "residual", scope: !8884, file: !5485, line: 475, type: !5501, align: 1)
!8884 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 47)
!8885 = !DILocalVariable(name: "val", scope: !8886, file: !5485, line: 475, type: !7, align: 1)
!8886 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 475, column: 29)
!8887 = !DILocalVariable(name: "residual", scope: !8888, file: !5485, line: 478, type: !5501, align: 1)
!8888 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 70)
!8889 = !DILocalVariable(name: "val", scope: !8890, file: !5485, line: 478, type: !7, align: 1)
!8890 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 478, column: 25)
!8891 = !DILocalVariable(name: "extra_bits", scope: !8892, file: !5485, line: 481, type: !17, align: 8)
!8892 = distinct !DILexicalBlock(scope: !8802, file: !5485, line: 481, column: 17)
!8893 = !DILocalVariable(name: "residual", scope: !8894, file: !5485, line: 484, type: !5501, align: 1)
!8894 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 484, column: 43)
!8895 = !DILocalVariable(name: "val", scope: !8896, file: !5485, line: 484, type: !7, align: 1)
!8896 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 484, column: 25)
!8897 = !DILocalVariable(name: "residual", scope: !8898, file: !5485, line: 487, type: !5501, align: 1)
!8898 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 487, column: 38)
!8899 = !DILocalVariable(name: "val", scope: !8900, file: !5485, line: 487, type: !7, align: 1)
!8900 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 487, column: 21)
!8901 = !DILocalVariable(name: "residual", scope: !8902, file: !5485, line: 488, type: !5501, align: 1)
!8902 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 488, column: 70)
!8903 = !DILocalVariable(name: "val", scope: !8904, file: !5485, line: 488, type: !7, align: 1)
!8904 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 488, column: 21)
!8905 = !DILocalVariable(name: "residual", scope: !8906, file: !5485, line: 491, type: !5501, align: 1)
!8906 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 491, column: 43)
!8907 = !DILocalVariable(name: "val", scope: !8908, file: !5485, line: 491, type: !7, align: 1)
!8908 = distinct !DILexicalBlock(scope: !8892, file: !5485, line: 491, column: 21)
!8909 = !DILocation(line: 475, column: 47, scope: !8804)
!8910 = !DILocation(line: 475, column: 29, scope: !8806)
!8911 = !DILocation(line: 478, column: 70, scope: !8808)
!8912 = !DILocation(line: 478, column: 25, scope: !8810)
!8913 = !DILocation(line: 475, column: 47, scope: !8812)
!8914 = !DILocation(line: 475, column: 29, scope: !8814)
!8915 = !DILocation(line: 478, column: 70, scope: !8816)
!8916 = !DILocation(line: 478, column: 25, scope: !8818)
!8917 = !DILocation(line: 475, column: 47, scope: !8820)
!8918 = !DILocation(line: 475, column: 29, scope: !8822)
!8919 = !DILocation(line: 478, column: 70, scope: !8824)
!8920 = !DILocation(line: 478, column: 25, scope: !8826)
!8921 = !DILocation(line: 475, column: 47, scope: !8828)
!8922 = !DILocation(line: 475, column: 29, scope: !8830)
!8923 = !DILocation(line: 478, column: 70, scope: !8832)
!8924 = !DILocation(line: 478, column: 25, scope: !8834)
!8925 = !DILocation(line: 475, column: 47, scope: !8836)
!8926 = !DILocation(line: 475, column: 29, scope: !8838)
!8927 = !DILocation(line: 478, column: 70, scope: !8840)
!8928 = !DILocation(line: 478, column: 25, scope: !8842)
!8929 = !DILocation(line: 475, column: 47, scope: !8844)
!8930 = !DILocation(line: 475, column: 29, scope: !8846)
!8931 = !DILocation(line: 478, column: 70, scope: !8848)
!8932 = !DILocation(line: 478, column: 25, scope: !8850)
!8933 = !DILocation(line: 475, column: 47, scope: !8852)
!8934 = !DILocation(line: 475, column: 29, scope: !8854)
!8935 = !DILocation(line: 478, column: 70, scope: !8856)
!8936 = !DILocation(line: 478, column: 25, scope: !8858)
!8937 = !DILocation(line: 475, column: 47, scope: !8860)
!8938 = !DILocation(line: 475, column: 29, scope: !8862)
!8939 = !DILocation(line: 478, column: 70, scope: !8864)
!8940 = !DILocation(line: 478, column: 25, scope: !8866)
!8941 = !DILocation(line: 475, column: 47, scope: !8868)
!8942 = !DILocation(line: 475, column: 29, scope: !8870)
!8943 = !DILocation(line: 478, column: 70, scope: !8872)
!8944 = !DILocation(line: 478, column: 25, scope: !8874)
!8945 = !DILocation(line: 475, column: 47, scope: !8876)
!8946 = !DILocation(line: 475, column: 29, scope: !8878)
!8947 = !DILocation(line: 478, column: 70, scope: !8880)
!8948 = !DILocation(line: 478, column: 25, scope: !8882)
!8949 = !DILocation(line: 475, column: 47, scope: !8884)
!8950 = !DILocation(line: 475, column: 29, scope: !8886)
!8951 = !DILocation(line: 478, column: 70, scope: !8888)
!8952 = !DILocation(line: 478, column: 25, scope: !8890)
!8953 = !DILocation(line: 484, column: 43, scope: !8894)
!8954 = !DILocation(line: 484, column: 25, scope: !8896)
!8955 = !DILocation(line: 487, column: 38, scope: !8898)
!8956 = !DILocation(line: 487, column: 21, scope: !8900)
!8957 = !DILocation(line: 488, column: 70, scope: !8902)
!8958 = !DILocation(line: 488, column: 21, scope: !8904)
!8959 = !DILocation(line: 491, column: 43, scope: !8906)
!8960 = !DILocation(line: 491, column: 21, scope: !8908)
!8961 = !DILocation(line: 434, column: 20, scope: !8789)
!8962 = !DILocation(line: 434, column: 27, scope: !8789)
!8963 = !DILocation(line: 471, column: 21, scope: !8802)
!8964 = !DILocation(line: 481, column: 21, scope: !8892)
!8965 = !DILocation(line: 471, column: 33, scope: !8789)
!8966 = !DILocation(line: 473, column: 46, scope: !8802)
!8967 = !DILocation(line: 474, column: 29, scope: !8802)
!8968 = !DILocation(line: 475, column: 29, scope: !8802)
!8969 = !DILocation(line: 477, column: 25, scope: !8802)
!8970 = !DILocation(line: 478, column: 25, scope: !8802)
!8971 = !DILocation(line: 475, column: 29, scope: !8804)
!8972 = !DILocation(line: 494, column: 14, scope: !8789)
!8973 = !DILocation(line: 478, column: 25, scope: !8808)
!8974 = !DILocation(line: 475, column: 29, scope: !8812)
!8975 = !DILocation(line: 478, column: 25, scope: !8816)
!8976 = !DILocation(line: 475, column: 29, scope: !8820)
!8977 = !DILocation(line: 478, column: 25, scope: !8824)
!8978 = !DILocation(line: 475, column: 29, scope: !8828)
!8979 = !DILocation(line: 478, column: 25, scope: !8832)
!8980 = !DILocation(line: 475, column: 29, scope: !8836)
!8981 = !DILocation(line: 478, column: 25, scope: !8840)
!8982 = !DILocation(line: 475, column: 29, scope: !8844)
!8983 = !DILocation(line: 478, column: 25, scope: !8848)
!8984 = !DILocation(line: 475, column: 29, scope: !8852)
!8985 = !DILocation(line: 478, column: 25, scope: !8856)
!8986 = !DILocation(line: 475, column: 29, scope: !8860)
!8987 = !DILocation(line: 478, column: 25, scope: !8864)
!8988 = !DILocation(line: 475, column: 29, scope: !8868)
!8989 = !DILocation(line: 478, column: 25, scope: !8872)
!8990 = !DILocation(line: 475, column: 29, scope: !8876)
!8991 = !DILocation(line: 478, column: 25, scope: !8880)
!8992 = !DILocation(line: 481, column: 34, scope: !8802)
!8993 = !DILocation(line: 481, column: 47, scope: !8802)
!8994 = !DILocation(line: 481, column: 46, scope: !8802)
!8995 = !DILocation(line: 482, column: 20, scope: !8892)
!8996 = !DILocation(line: 475, column: 29, scope: !8884)
!8997 = !DILocation(line: 478, column: 25, scope: !8888)
!8998 = !DILocation(line: 490, column: 20, scope: !8892)
!8999 = !DILocation(line: 483, column: 25, scope: !8892)
!9000 = !DILocation(line: 484, column: 25, scope: !8892)
!9001 = !DILocation(line: 486, column: 21, scope: !8892)
!9002 = !DILocation(line: 487, column: 21, scope: !8892)
!9003 = !DILocation(line: 484, column: 25, scope: !8894)
!9004 = !DILocation(line: 488, column: 21, scope: !8892)
!9005 = !DILocation(line: 487, column: 21, scope: !8898)
!9006 = !DILocation(line: 488, column: 21, scope: !8902)
!9007 = !DILocation(line: 493, column: 17, scope: !8892)
!9008 = !DILocation(line: 491, column: 21, scope: !8892)
!9009 = !DILocation(line: 491, column: 21, scope: !8906)
!9010 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7e61d0b158eb0de9E", scope: !9011, file: !5485, line: 497, type: !8792, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9012)
!9011 = !DINamespace(name: "{impl#11}", scope: !8791)
!9012 = !{!9013, !9014}
!9013 = !DILocalVariable(name: "self", arg: 1, scope: !9010, file: !5485, line: 497, type: !8794)
!9014 = !DILocalVariable(name: "f", arg: 2, scope: !9010, file: !5485, line: 497, type: !128)
!9015 = !DILocation(line: 497, column: 20, scope: !9010)
!9016 = !DILocation(line: 497, column: 27, scope: !9010)
!9017 = !DILocation(line: 498, column: 17, scope: !9010)
!9018 = !DILocation(line: 499, column: 14, scope: !9010)
!9019 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h7e0d39b80bd801faE", scope: !9020, file: !5485, line: 502, type: !8792, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9021)
!9020 = !DINamespace(name: "{impl#12}", scope: !8791)
!9021 = !{!9022, !9023}
!9022 = !DILocalVariable(name: "self", arg: 1, scope: !9019, file: !5485, line: 502, type: !8794)
!9023 = !DILocalVariable(name: "f", arg: 2, scope: !9019, file: !5485, line: 502, type: !128)
!9024 = !DILocation(line: 502, column: 20, scope: !9019)
!9025 = !DILocation(line: 502, column: 27, scope: !9019)
!9026 = !DILocation(line: 503, column: 17, scope: !9019)
!9027 = !DILocation(line: 504, column: 14, scope: !9019)
!9028 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hc5d393aad29a2b55E", scope: !9029, file: !5485, line: 507, type: !8792, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9030)
!9029 = !DINamespace(name: "{impl#13}", scope: !8791)
!9030 = !{!9031, !9032}
!9031 = !DILocalVariable(name: "self", arg: 1, scope: !9028, file: !5485, line: 507, type: !8794)
!9032 = !DILocalVariable(name: "f", arg: 2, scope: !9028, file: !5485, line: 507, type: !128)
!9033 = !DILocation(line: 507, column: 20, scope: !9028)
!9034 = !DILocation(line: 507, column: 27, scope: !9028)
!9035 = !DILocation(line: 508, column: 17, scope: !9028)
!9036 = !DILocation(line: 509, column: 14, scope: !9028)
!9037 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8d7ab7c0f3d0b291E", scope: !9038, file: !5485, line: 512, type: !8792, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9039)
!9038 = !DINamespace(name: "{impl#14}", scope: !8791)
!9039 = !{!9040, !9041}
!9040 = !DILocalVariable(name: "self", arg: 1, scope: !9037, file: !5485, line: 512, type: !8794)
!9041 = !DILocalVariable(name: "f", arg: 2, scope: !9037, file: !5485, line: 512, type: !128)
!9042 = !DILocation(line: 512, column: 20, scope: !9037)
!9043 = !DILocation(line: 512, column: 27, scope: !9037)
!9044 = !DILocation(line: 513, column: 17, scope: !9037)
!9045 = !DILocation(line: 514, column: 14, scope: !9037)
!9046 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17hbd5900470970872aE", scope: !8795, file: !5485, line: 532, type: !9047, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !9049)
!9047 = !DISubroutineType(types: !9048)
!9048 = !{!8795}
!9049 = !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17hbd5900470970872aE", scope: !8795, file: !5485, line: 532, type: !9047, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!9050 = !DILocation(line: 533, column: 17, scope: !9046)
!9051 = !DILocation(line: 541, column: 14, scope: !9046)
!9052 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h065c95b6410bbbfaE", scope: !8795, file: !5485, line: 545, type: !9053, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !9055, retainedNodes: !9056)
!9053 = !DISubroutineType(types: !9054)
!9054 = !{!17, !8794}
!9055 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h065c95b6410bbbfaE", scope: !8795, file: !5485, line: 545, type: !9053, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!9056 = !{!9057}
!9057 = !DILocalVariable(name: "self", arg: 1, scope: !9052, file: !5485, line: 545, type: !8794)
!9058 = !DILocation(line: 545, column: 31, scope: !9052)
!9059 = !DILocation(line: 546, column: 17, scope: !9052)
!9060 = !DILocation(line: 547, column: 14, scope: !9052)
!9061 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h432fe7a88afb6dc8E", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9066)
!9062 = !DINamespace(name: "{impl#0}", scope: !9063)
!9063 = !DINamespace(name: "fmt", scope: !8790)
!9064 = !DISubroutineType(types: !9065)
!9065 = !{!226, !8794}
!9066 = !{!9067}
!9067 = !DILocalVariable(name: "self", arg: 1, scope: !9068, file: !9069, line: 8, type: !8794)
!9068 = !DILexicalBlockFile(scope: !9061, file: !9069, discriminator: 0)
!9069 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!9070 = !DILocation(line: 8, column: 1, scope: !9068)
!9071 = !DILocation(line: 875, column: 11, scope: !9061)
!9072 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hae8b666dc9b5e9beE", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9073)
!9073 = !{!9074}
!9074 = !DILocalVariable(name: "self", arg: 1, scope: !9075, file: !9069, line: 8, type: !8794)
!9075 = !DILexicalBlockFile(scope: !9072, file: !9069, discriminator: 0)
!9076 = !DILocation(line: 8, column: 1, scope: !9075)
!9077 = !DILocation(line: 875, column: 11, scope: !9072)
!9078 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h113a099eee5a4c09E", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9079)
!9079 = !{!9080}
!9080 = !DILocalVariable(name: "self", arg: 1, scope: !9081, file: !9069, line: 8, type: !8794)
!9081 = !DILexicalBlockFile(scope: !9078, file: !9069, discriminator: 0)
!9082 = !DILocation(line: 8, column: 1, scope: !9081)
!9083 = !DILocation(line: 875, column: 11, scope: !9078)
!9084 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h12ba8b82d9ade5e0E", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9085)
!9085 = !{!9086}
!9086 = !DILocalVariable(name: "self", arg: 1, scope: !9087, file: !9069, line: 8, type: !8794)
!9087 = !DILexicalBlockFile(scope: !9084, file: !9069, discriminator: 0)
!9088 = !DILocation(line: 8, column: 1, scope: !9087)
!9089 = !DILocation(line: 875, column: 11, scope: !9084)
!9090 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h0715b551a7b49a71E", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9091)
!9091 = !{!9092}
!9092 = !DILocalVariable(name: "self", arg: 1, scope: !9093, file: !9069, line: 8, type: !8794)
!9093 = !DILexicalBlockFile(scope: !9090, file: !9069, discriminator: 0)
!9094 = !DILocation(line: 8, column: 1, scope: !9093)
!9095 = !DILocation(line: 875, column: 11, scope: !9090)
!9096 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17hcad969aa6dbb8162E", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9097)
!9097 = !{!9098}
!9098 = !DILocalVariable(name: "self", arg: 1, scope: !9099, file: !9069, line: 8, type: !8794)
!9099 = !DILexicalBlockFile(scope: !9096, file: !9069, discriminator: 0)
!9100 = !DILocation(line: 8, column: 1, scope: !9099)
!9101 = !DILocation(line: 875, column: 11, scope: !9096)
!9102 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17h0bb6d1ef2cfcacaaE", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9103)
!9103 = !{!9104}
!9104 = !DILocalVariable(name: "self", arg: 1, scope: !9105, file: !9069, line: 8, type: !8794)
!9105 = !DILexicalBlockFile(scope: !9102, file: !9069, discriminator: 0)
!9106 = !DILocation(line: 8, column: 1, scope: !9105)
!9107 = !DILocation(line: 875, column: 11, scope: !9102)
!9108 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hf0353293b85cd4b2E", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9109)
!9109 = !{!9110}
!9110 = !DILocalVariable(name: "self", arg: 1, scope: !9111, file: !9069, line: 8, type: !8794)
!9111 = !DILexicalBlockFile(scope: !9108, file: !9069, discriminator: 0)
!9112 = !DILocation(line: 8, column: 1, scope: !9111)
!9113 = !DILocation(line: 875, column: 11, scope: !9108)
!9114 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hadd363ac0c4604e8E", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9115)
!9115 = !{!9116}
!9116 = !DILocalVariable(name: "self", arg: 1, scope: !9117, file: !9069, line: 8, type: !8794)
!9117 = !DILexicalBlockFile(scope: !9114, file: !9069, discriminator: 0)
!9118 = !DILocation(line: 8, column: 1, scope: !9117)
!9119 = !DILocation(line: 875, column: 11, scope: !9114)
!9120 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17ha49b24604402e65dE", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9121)
!9121 = !{!9122}
!9122 = !DILocalVariable(name: "self", arg: 1, scope: !9123, file: !9069, line: 8, type: !8794)
!9123 = !DILexicalBlockFile(scope: !9120, file: !9069, discriminator: 0)
!9124 = !DILocation(line: 8, column: 1, scope: !9123)
!9125 = !DILocation(line: 875, column: 11, scope: !9120)
!9126 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h3537fa8c2c56349bE", scope: !9062, file: !5485, line: 460, type: !9064, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9127)
!9127 = !{!9128}
!9128 = !DILocalVariable(name: "self", arg: 1, scope: !9129, file: !9069, line: 8, type: !8794)
!9129 = !DILexicalBlockFile(scope: !9126, file: !9069, discriminator: 0)
!9130 = !DILocation(line: 8, column: 1, scope: !9129)
!9131 = !DILocation(line: 875, column: 11, scope: !9126)
!9132 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h88399ad37a962105E", scope: !9133, file: !5485, line: 434, type: !9134, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9140)
!9133 = !DINamespace(name: "{impl#16}", scope: !3048)
!9134 = !DISubroutineType(types: !9135)
!9135 = !{!110, !9136, !128}
!9136 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !9137, size: 64, align: 64, dwarfAddressSpace: 0)
!9137 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !3048, file: !2, size: 64, align: 64, flags: DIFlagPublic, elements: !9138, templateParams: !18, identifier: "17e768851f634139ab07809efbd36255")
!9138 = !{!9139}
!9139 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !9137, file: !2, baseType: !17, size: 64, align: 64, flags: DIFlagPrivate)
!9140 = !{!9141, !9142, !9143, !9145, !9147, !9149, !9151, !9153, !9155, !9157, !9159, !9161, !9163, !9165, !9167, !9169, !9171, !9173, !9175, !9177, !9179, !9181, !9183, !9185, !9187, !9189, !9191, !9193, !9195, !9197, !9199, !9201, !9203, !9205, !9207, !9209, !9211, !9213, !9215, !9217, !9219, !9221, !9223, !9225, !9227, !9229, !9231, !9233, !9235, !9237, !9239, !9241, !9243, !9245, !9247, !9249, !9251, !9253, !9255, !9257, !9259, !9261, !9263, !9265, !9267, !9269, !9271, !9273, !9275, !9277, !9279, !9281}
!9141 = !DILocalVariable(name: "self", arg: 1, scope: !9132, file: !5485, line: 434, type: !9136)
!9142 = !DILocalVariable(name: "f", arg: 2, scope: !9132, file: !5485, line: 434, type: !128)
!9143 = !DILocalVariable(name: "first", scope: !9144, file: !5485, line: 471, type: !226, align: 1)
!9144 = distinct !DILexicalBlock(scope: !9132, file: !5485, line: 471, column: 17)
!9145 = !DILocalVariable(name: "residual", scope: !9146, file: !5485, line: 475, type: !5501, align: 1)
!9146 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9147 = !DILocalVariable(name: "val", scope: !9148, file: !5485, line: 475, type: !7, align: 1)
!9148 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9149 = !DILocalVariable(name: "residual", scope: !9150, file: !5485, line: 478, type: !5501, align: 1)
!9150 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9151 = !DILocalVariable(name: "val", scope: !9152, file: !5485, line: 478, type: !7, align: 1)
!9152 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9153 = !DILocalVariable(name: "residual", scope: !9154, file: !5485, line: 475, type: !5501, align: 1)
!9154 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9155 = !DILocalVariable(name: "val", scope: !9156, file: !5485, line: 475, type: !7, align: 1)
!9156 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9157 = !DILocalVariable(name: "residual", scope: !9158, file: !5485, line: 478, type: !5501, align: 1)
!9158 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9159 = !DILocalVariable(name: "val", scope: !9160, file: !5485, line: 478, type: !7, align: 1)
!9160 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9161 = !DILocalVariable(name: "residual", scope: !9162, file: !5485, line: 475, type: !5501, align: 1)
!9162 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9163 = !DILocalVariable(name: "val", scope: !9164, file: !5485, line: 475, type: !7, align: 1)
!9164 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9165 = !DILocalVariable(name: "residual", scope: !9166, file: !5485, line: 478, type: !5501, align: 1)
!9166 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9167 = !DILocalVariable(name: "val", scope: !9168, file: !5485, line: 478, type: !7, align: 1)
!9168 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9169 = !DILocalVariable(name: "residual", scope: !9170, file: !5485, line: 475, type: !5501, align: 1)
!9170 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9171 = !DILocalVariable(name: "val", scope: !9172, file: !5485, line: 475, type: !7, align: 1)
!9172 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9173 = !DILocalVariable(name: "residual", scope: !9174, file: !5485, line: 478, type: !5501, align: 1)
!9174 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9175 = !DILocalVariable(name: "val", scope: !9176, file: !5485, line: 478, type: !7, align: 1)
!9176 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9177 = !DILocalVariable(name: "residual", scope: !9178, file: !5485, line: 475, type: !5501, align: 1)
!9178 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9179 = !DILocalVariable(name: "val", scope: !9180, file: !5485, line: 475, type: !7, align: 1)
!9180 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9181 = !DILocalVariable(name: "residual", scope: !9182, file: !5485, line: 478, type: !5501, align: 1)
!9182 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9183 = !DILocalVariable(name: "val", scope: !9184, file: !5485, line: 478, type: !7, align: 1)
!9184 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9185 = !DILocalVariable(name: "residual", scope: !9186, file: !5485, line: 475, type: !5501, align: 1)
!9186 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9187 = !DILocalVariable(name: "val", scope: !9188, file: !5485, line: 475, type: !7, align: 1)
!9188 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9189 = !DILocalVariable(name: "residual", scope: !9190, file: !5485, line: 478, type: !5501, align: 1)
!9190 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9191 = !DILocalVariable(name: "val", scope: !9192, file: !5485, line: 478, type: !7, align: 1)
!9192 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9193 = !DILocalVariable(name: "residual", scope: !9194, file: !5485, line: 475, type: !5501, align: 1)
!9194 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9195 = !DILocalVariable(name: "val", scope: !9196, file: !5485, line: 475, type: !7, align: 1)
!9196 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9197 = !DILocalVariable(name: "residual", scope: !9198, file: !5485, line: 478, type: !5501, align: 1)
!9198 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9199 = !DILocalVariable(name: "val", scope: !9200, file: !5485, line: 478, type: !7, align: 1)
!9200 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9201 = !DILocalVariable(name: "residual", scope: !9202, file: !5485, line: 475, type: !5501, align: 1)
!9202 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9203 = !DILocalVariable(name: "val", scope: !9204, file: !5485, line: 475, type: !7, align: 1)
!9204 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9205 = !DILocalVariable(name: "residual", scope: !9206, file: !5485, line: 478, type: !5501, align: 1)
!9206 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9207 = !DILocalVariable(name: "val", scope: !9208, file: !5485, line: 478, type: !7, align: 1)
!9208 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9209 = !DILocalVariable(name: "residual", scope: !9210, file: !5485, line: 475, type: !5501, align: 1)
!9210 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9211 = !DILocalVariable(name: "val", scope: !9212, file: !5485, line: 475, type: !7, align: 1)
!9212 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9213 = !DILocalVariable(name: "residual", scope: !9214, file: !5485, line: 478, type: !5501, align: 1)
!9214 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9215 = !DILocalVariable(name: "val", scope: !9216, file: !5485, line: 478, type: !7, align: 1)
!9216 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9217 = !DILocalVariable(name: "residual", scope: !9218, file: !5485, line: 475, type: !5501, align: 1)
!9218 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9219 = !DILocalVariable(name: "val", scope: !9220, file: !5485, line: 475, type: !7, align: 1)
!9220 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9221 = !DILocalVariable(name: "residual", scope: !9222, file: !5485, line: 478, type: !5501, align: 1)
!9222 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9223 = !DILocalVariable(name: "val", scope: !9224, file: !5485, line: 478, type: !7, align: 1)
!9224 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9225 = !DILocalVariable(name: "residual", scope: !9226, file: !5485, line: 475, type: !5501, align: 1)
!9226 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9227 = !DILocalVariable(name: "val", scope: !9228, file: !5485, line: 475, type: !7, align: 1)
!9228 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9229 = !DILocalVariable(name: "residual", scope: !9230, file: !5485, line: 478, type: !5501, align: 1)
!9230 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9231 = !DILocalVariable(name: "val", scope: !9232, file: !5485, line: 478, type: !7, align: 1)
!9232 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9233 = !DILocalVariable(name: "residual", scope: !9234, file: !5485, line: 475, type: !5501, align: 1)
!9234 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9235 = !DILocalVariable(name: "val", scope: !9236, file: !5485, line: 475, type: !7, align: 1)
!9236 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9237 = !DILocalVariable(name: "residual", scope: !9238, file: !5485, line: 478, type: !5501, align: 1)
!9238 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9239 = !DILocalVariable(name: "val", scope: !9240, file: !5485, line: 478, type: !7, align: 1)
!9240 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9241 = !DILocalVariable(name: "residual", scope: !9242, file: !5485, line: 475, type: !5501, align: 1)
!9242 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9243 = !DILocalVariable(name: "val", scope: !9244, file: !5485, line: 475, type: !7, align: 1)
!9244 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9245 = !DILocalVariable(name: "residual", scope: !9246, file: !5485, line: 478, type: !5501, align: 1)
!9246 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9247 = !DILocalVariable(name: "val", scope: !9248, file: !5485, line: 478, type: !7, align: 1)
!9248 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9249 = !DILocalVariable(name: "residual", scope: !9250, file: !5485, line: 475, type: !5501, align: 1)
!9250 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9251 = !DILocalVariable(name: "val", scope: !9252, file: !5485, line: 475, type: !7, align: 1)
!9252 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9253 = !DILocalVariable(name: "residual", scope: !9254, file: !5485, line: 478, type: !5501, align: 1)
!9254 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9255 = !DILocalVariable(name: "val", scope: !9256, file: !5485, line: 478, type: !7, align: 1)
!9256 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9257 = !DILocalVariable(name: "residual", scope: !9258, file: !5485, line: 475, type: !5501, align: 1)
!9258 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 47)
!9259 = !DILocalVariable(name: "val", scope: !9260, file: !5485, line: 475, type: !7, align: 1)
!9260 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 475, column: 29)
!9261 = !DILocalVariable(name: "residual", scope: !9262, file: !5485, line: 478, type: !5501, align: 1)
!9262 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 70)
!9263 = !DILocalVariable(name: "val", scope: !9264, file: !5485, line: 478, type: !7, align: 1)
!9264 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 478, column: 25)
!9265 = !DILocalVariable(name: "extra_bits", scope: !9266, file: !5485, line: 481, type: !17, align: 8)
!9266 = distinct !DILexicalBlock(scope: !9144, file: !5485, line: 481, column: 17)
!9267 = !DILocalVariable(name: "residual", scope: !9268, file: !5485, line: 484, type: !5501, align: 1)
!9268 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 484, column: 43)
!9269 = !DILocalVariable(name: "val", scope: !9270, file: !5485, line: 484, type: !7, align: 1)
!9270 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 484, column: 25)
!9271 = !DILocalVariable(name: "residual", scope: !9272, file: !5485, line: 487, type: !5501, align: 1)
!9272 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 487, column: 38)
!9273 = !DILocalVariable(name: "val", scope: !9274, file: !5485, line: 487, type: !7, align: 1)
!9274 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 487, column: 21)
!9275 = !DILocalVariable(name: "residual", scope: !9276, file: !5485, line: 488, type: !5501, align: 1)
!9276 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 488, column: 70)
!9277 = !DILocalVariable(name: "val", scope: !9278, file: !5485, line: 488, type: !7, align: 1)
!9278 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 488, column: 21)
!9279 = !DILocalVariable(name: "residual", scope: !9280, file: !5485, line: 491, type: !5501, align: 1)
!9280 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 491, column: 43)
!9281 = !DILocalVariable(name: "val", scope: !9282, file: !5485, line: 491, type: !7, align: 1)
!9282 = distinct !DILexicalBlock(scope: !9266, file: !5485, line: 491, column: 21)
!9283 = !DILocation(line: 475, column: 47, scope: !9146)
!9284 = !DILocation(line: 475, column: 29, scope: !9148)
!9285 = !DILocation(line: 478, column: 70, scope: !9150)
!9286 = !DILocation(line: 478, column: 25, scope: !9152)
!9287 = !DILocation(line: 475, column: 47, scope: !9154)
!9288 = !DILocation(line: 475, column: 29, scope: !9156)
!9289 = !DILocation(line: 478, column: 70, scope: !9158)
!9290 = !DILocation(line: 478, column: 25, scope: !9160)
!9291 = !DILocation(line: 475, column: 47, scope: !9162)
!9292 = !DILocation(line: 475, column: 29, scope: !9164)
!9293 = !DILocation(line: 478, column: 70, scope: !9166)
!9294 = !DILocation(line: 478, column: 25, scope: !9168)
!9295 = !DILocation(line: 475, column: 47, scope: !9170)
!9296 = !DILocation(line: 475, column: 29, scope: !9172)
!9297 = !DILocation(line: 478, column: 70, scope: !9174)
!9298 = !DILocation(line: 478, column: 25, scope: !9176)
!9299 = !DILocation(line: 475, column: 47, scope: !9178)
!9300 = !DILocation(line: 475, column: 29, scope: !9180)
!9301 = !DILocation(line: 478, column: 70, scope: !9182)
!9302 = !DILocation(line: 478, column: 25, scope: !9184)
!9303 = !DILocation(line: 475, column: 47, scope: !9186)
!9304 = !DILocation(line: 475, column: 29, scope: !9188)
!9305 = !DILocation(line: 478, column: 70, scope: !9190)
!9306 = !DILocation(line: 478, column: 25, scope: !9192)
!9307 = !DILocation(line: 475, column: 47, scope: !9194)
!9308 = !DILocation(line: 475, column: 29, scope: !9196)
!9309 = !DILocation(line: 478, column: 70, scope: !9198)
!9310 = !DILocation(line: 478, column: 25, scope: !9200)
!9311 = !DILocation(line: 475, column: 47, scope: !9202)
!9312 = !DILocation(line: 475, column: 29, scope: !9204)
!9313 = !DILocation(line: 478, column: 70, scope: !9206)
!9314 = !DILocation(line: 478, column: 25, scope: !9208)
!9315 = !DILocation(line: 475, column: 47, scope: !9210)
!9316 = !DILocation(line: 475, column: 29, scope: !9212)
!9317 = !DILocation(line: 478, column: 70, scope: !9214)
!9318 = !DILocation(line: 478, column: 25, scope: !9216)
!9319 = !DILocation(line: 475, column: 47, scope: !9218)
!9320 = !DILocation(line: 475, column: 29, scope: !9220)
!9321 = !DILocation(line: 478, column: 70, scope: !9222)
!9322 = !DILocation(line: 478, column: 25, scope: !9224)
!9323 = !DILocation(line: 475, column: 47, scope: !9226)
!9324 = !DILocation(line: 475, column: 29, scope: !9228)
!9325 = !DILocation(line: 478, column: 70, scope: !9230)
!9326 = !DILocation(line: 478, column: 25, scope: !9232)
!9327 = !DILocation(line: 475, column: 47, scope: !9234)
!9328 = !DILocation(line: 475, column: 29, scope: !9236)
!9329 = !DILocation(line: 478, column: 70, scope: !9238)
!9330 = !DILocation(line: 478, column: 25, scope: !9240)
!9331 = !DILocation(line: 475, column: 47, scope: !9242)
!9332 = !DILocation(line: 475, column: 29, scope: !9244)
!9333 = !DILocation(line: 478, column: 70, scope: !9246)
!9334 = !DILocation(line: 478, column: 25, scope: !9248)
!9335 = !DILocation(line: 475, column: 47, scope: !9250)
!9336 = !DILocation(line: 475, column: 29, scope: !9252)
!9337 = !DILocation(line: 478, column: 70, scope: !9254)
!9338 = !DILocation(line: 478, column: 25, scope: !9256)
!9339 = !DILocation(line: 475, column: 47, scope: !9258)
!9340 = !DILocation(line: 475, column: 29, scope: !9260)
!9341 = !DILocation(line: 478, column: 70, scope: !9262)
!9342 = !DILocation(line: 478, column: 25, scope: !9264)
!9343 = !DILocation(line: 484, column: 43, scope: !9268)
!9344 = !DILocation(line: 484, column: 25, scope: !9270)
!9345 = !DILocation(line: 487, column: 38, scope: !9272)
!9346 = !DILocation(line: 487, column: 21, scope: !9274)
!9347 = !DILocation(line: 488, column: 70, scope: !9276)
!9348 = !DILocation(line: 488, column: 21, scope: !9278)
!9349 = !DILocation(line: 491, column: 43, scope: !9280)
!9350 = !DILocation(line: 491, column: 21, scope: !9282)
!9351 = !DILocation(line: 434, column: 20, scope: !9132)
!9352 = !DILocation(line: 434, column: 27, scope: !9132)
!9353 = !DILocation(line: 471, column: 21, scope: !9144)
!9354 = !DILocation(line: 481, column: 21, scope: !9266)
!9355 = !DILocation(line: 471, column: 33, scope: !9132)
!9356 = !DILocation(line: 473, column: 46, scope: !9144)
!9357 = !DILocation(line: 474, column: 29, scope: !9144)
!9358 = !DILocation(line: 475, column: 29, scope: !9144)
!9359 = !DILocation(line: 477, column: 25, scope: !9144)
!9360 = !DILocation(line: 478, column: 25, scope: !9144)
!9361 = !DILocation(line: 475, column: 29, scope: !9146)
!9362 = !DILocation(line: 494, column: 14, scope: !9132)
!9363 = !DILocation(line: 478, column: 25, scope: !9150)
!9364 = !DILocation(line: 475, column: 29, scope: !9154)
!9365 = !DILocation(line: 478, column: 25, scope: !9158)
!9366 = !DILocation(line: 475, column: 29, scope: !9162)
!9367 = !DILocation(line: 478, column: 25, scope: !9166)
!9368 = !DILocation(line: 475, column: 29, scope: !9170)
!9369 = !DILocation(line: 478, column: 25, scope: !9174)
!9370 = !DILocation(line: 475, column: 29, scope: !9178)
!9371 = !DILocation(line: 478, column: 25, scope: !9182)
!9372 = !DILocation(line: 475, column: 29, scope: !9186)
!9373 = !DILocation(line: 478, column: 25, scope: !9190)
!9374 = !DILocation(line: 475, column: 29, scope: !9194)
!9375 = !DILocation(line: 478, column: 25, scope: !9198)
!9376 = !DILocation(line: 475, column: 29, scope: !9202)
!9377 = !DILocation(line: 478, column: 25, scope: !9206)
!9378 = !DILocation(line: 475, column: 29, scope: !9210)
!9379 = !DILocation(line: 478, column: 25, scope: !9214)
!9380 = !DILocation(line: 475, column: 29, scope: !9218)
!9381 = !DILocation(line: 478, column: 25, scope: !9222)
!9382 = !DILocation(line: 475, column: 29, scope: !9226)
!9383 = !DILocation(line: 478, column: 25, scope: !9230)
!9384 = !DILocation(line: 475, column: 29, scope: !9234)
!9385 = !DILocation(line: 478, column: 25, scope: !9238)
!9386 = !DILocation(line: 475, column: 29, scope: !9242)
!9387 = !DILocation(line: 478, column: 25, scope: !9246)
!9388 = !DILocation(line: 475, column: 29, scope: !9250)
!9389 = !DILocation(line: 478, column: 25, scope: !9254)
!9390 = !DILocation(line: 481, column: 34, scope: !9144)
!9391 = !DILocation(line: 481, column: 47, scope: !9144)
!9392 = !DILocation(line: 481, column: 46, scope: !9144)
!9393 = !DILocation(line: 482, column: 20, scope: !9266)
!9394 = !DILocation(line: 475, column: 29, scope: !9258)
!9395 = !DILocation(line: 478, column: 25, scope: !9262)
!9396 = !DILocation(line: 490, column: 20, scope: !9266)
!9397 = !DILocation(line: 483, column: 25, scope: !9266)
!9398 = !DILocation(line: 484, column: 25, scope: !9266)
!9399 = !DILocation(line: 486, column: 21, scope: !9266)
!9400 = !DILocation(line: 487, column: 21, scope: !9266)
!9401 = !DILocation(line: 484, column: 25, scope: !9268)
!9402 = !DILocation(line: 488, column: 21, scope: !9266)
!9403 = !DILocation(line: 487, column: 21, scope: !9272)
!9404 = !DILocation(line: 488, column: 21, scope: !9276)
!9405 = !DILocation(line: 493, column: 17, scope: !9266)
!9406 = !DILocation(line: 491, column: 21, scope: !9266)
!9407 = !DILocation(line: 491, column: 21, scope: !9280)
!9408 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdb295418cb553b3fE", scope: !9409, file: !5485, line: 497, type: !9134, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9410)
!9409 = !DINamespace(name: "{impl#17}", scope: !3048)
!9410 = !{!9411, !9412}
!9411 = !DILocalVariable(name: "self", arg: 1, scope: !9408, file: !5485, line: 497, type: !9136)
!9412 = !DILocalVariable(name: "f", arg: 2, scope: !9408, file: !5485, line: 497, type: !128)
!9413 = !DILocation(line: 497, column: 20, scope: !9408)
!9414 = !DILocation(line: 497, column: 27, scope: !9408)
!9415 = !DILocation(line: 498, column: 17, scope: !9408)
!9416 = !DILocation(line: 499, column: 14, scope: !9408)
!9417 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hefe6ba7513723738E", scope: !9418, file: !5485, line: 502, type: !9134, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9419)
!9418 = !DINamespace(name: "{impl#18}", scope: !3048)
!9419 = !{!9420, !9421}
!9420 = !DILocalVariable(name: "self", arg: 1, scope: !9417, file: !5485, line: 502, type: !9136)
!9421 = !DILocalVariable(name: "f", arg: 2, scope: !9417, file: !5485, line: 502, type: !128)
!9422 = !DILocation(line: 502, column: 20, scope: !9417)
!9423 = !DILocation(line: 502, column: 27, scope: !9417)
!9424 = !DILocation(line: 503, column: 17, scope: !9417)
!9425 = !DILocation(line: 504, column: 14, scope: !9417)
!9426 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h554306c7358a42e0E", scope: !9427, file: !5485, line: 507, type: !9134, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9428)
!9427 = !DINamespace(name: "{impl#19}", scope: !3048)
!9428 = !{!9429, !9430}
!9429 = !DILocalVariable(name: "self", arg: 1, scope: !9426, file: !5485, line: 507, type: !9136)
!9430 = !DILocalVariable(name: "f", arg: 2, scope: !9426, file: !5485, line: 507, type: !128)
!9431 = !DILocation(line: 507, column: 20, scope: !9426)
!9432 = !DILocation(line: 507, column: 27, scope: !9426)
!9433 = !DILocation(line: 508, column: 17, scope: !9426)
!9434 = !DILocation(line: 509, column: 14, scope: !9426)
!9435 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he22b300db266db3fE", scope: !9436, file: !5485, line: 512, type: !9134, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9437)
!9436 = !DINamespace(name: "{impl#20}", scope: !3048)
!9437 = !{!9438, !9439}
!9438 = !DILocalVariable(name: "self", arg: 1, scope: !9435, file: !5485, line: 512, type: !9136)
!9439 = !DILocalVariable(name: "f", arg: 2, scope: !9435, file: !5485, line: 512, type: !128)
!9440 = !DILocation(line: 512, column: 20, scope: !9435)
!9441 = !DILocation(line: 512, column: 27, scope: !9435)
!9442 = !DILocation(line: 513, column: 17, scope: !9435)
!9443 = !DILocation(line: 514, column: 14, scope: !9435)
!9444 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h2b4c5f4cbf92a9b1E", scope: !9137, file: !5485, line: 532, type: !9445, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !9447)
!9445 = !DISubroutineType(types: !9446)
!9446 = !{!9137}
!9447 = !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h2b4c5f4cbf92a9b1E", scope: !9137, file: !5485, line: 532, type: !9445, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!9448 = !DILocation(line: 533, column: 17, scope: !9444)
!9449 = !DILocation(line: 541, column: 14, scope: !9444)
!9450 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h45689b9294a5b6f2E", scope: !9137, file: !5485, line: 545, type: !9451, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !9453, retainedNodes: !9454)
!9451 = !DISubroutineType(types: !9452)
!9452 = !{!17, !9136}
!9453 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h45689b9294a5b6f2E", scope: !9137, file: !5485, line: 545, type: !9451, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!9454 = !{!9455}
!9455 = !DILocalVariable(name: "self", arg: 1, scope: !9450, file: !5485, line: 545, type: !9136)
!9456 = !DILocation(line: 545, column: 31, scope: !9450)
!9457 = !DILocation(line: 546, column: 17, scope: !9450)
!9458 = !DILocation(line: 547, column: 14, scope: !9450)
!9459 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h60ab49545763ea1bE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9464)
!9460 = !DINamespace(name: "{impl#0}", scope: !9461)
!9461 = !DINamespace(name: "fmt", scope: !9133)
!9462 = !DISubroutineType(types: !9463)
!9463 = !{!226, !9136}
!9464 = !{!9465}
!9465 = !DILocalVariable(name: "self", arg: 1, scope: !9466, file: !3046, line: 201, type: !9136)
!9466 = !DILexicalBlockFile(scope: !9459, file: !3046, discriminator: 0)
!9467 = !DILocation(line: 201, column: 1, scope: !9466)
!9468 = !DILocation(line: 875, column: 11, scope: !9459)
!9469 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6d416de7ef006cbfE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9470)
!9470 = !{!9471}
!9471 = !DILocalVariable(name: "self", arg: 1, scope: !9472, file: !3046, line: 201, type: !9136)
!9472 = !DILexicalBlockFile(scope: !9469, file: !3046, discriminator: 0)
!9473 = !DILocation(line: 201, column: 1, scope: !9472)
!9474 = !DILocation(line: 875, column: 11, scope: !9469)
!9475 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hf598c4c571af5eeeE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9476)
!9476 = !{!9477}
!9477 = !DILocalVariable(name: "self", arg: 1, scope: !9478, file: !3046, line: 201, type: !9136)
!9478 = !DILexicalBlockFile(scope: !9475, file: !3046, discriminator: 0)
!9479 = !DILocation(line: 201, column: 1, scope: !9478)
!9480 = !DILocation(line: 875, column: 11, scope: !9475)
!9481 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h7c43014073644ab3E", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9482)
!9482 = !{!9483}
!9483 = !DILocalVariable(name: "self", arg: 1, scope: !9484, file: !3046, line: 201, type: !9136)
!9484 = !DILexicalBlockFile(scope: !9481, file: !3046, discriminator: 0)
!9485 = !DILocation(line: 201, column: 1, scope: !9484)
!9486 = !DILocation(line: 875, column: 11, scope: !9481)
!9487 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h15e9449032f3bde0E", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9488)
!9488 = !{!9489}
!9489 = !DILocalVariable(name: "self", arg: 1, scope: !9490, file: !3046, line: 201, type: !9136)
!9490 = !DILexicalBlockFile(scope: !9487, file: !3046, discriminator: 0)
!9491 = !DILocation(line: 201, column: 1, scope: !9490)
!9492 = !DILocation(line: 875, column: 11, scope: !9487)
!9493 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h51defb996ac64b8eE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9494)
!9494 = !{!9495}
!9495 = !DILocalVariable(name: "self", arg: 1, scope: !9496, file: !3046, line: 201, type: !9136)
!9496 = !DILexicalBlockFile(scope: !9493, file: !3046, discriminator: 0)
!9497 = !DILocation(line: 201, column: 1, scope: !9496)
!9498 = !DILocation(line: 875, column: 11, scope: !9493)
!9499 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h4eeae07ab8ba7156E", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9500)
!9500 = !{!9501}
!9501 = !DILocalVariable(name: "self", arg: 1, scope: !9502, file: !3046, line: 201, type: !9136)
!9502 = !DILexicalBlockFile(scope: !9499, file: !3046, discriminator: 0)
!9503 = !DILocation(line: 201, column: 1, scope: !9502)
!9504 = !DILocation(line: 875, column: 11, scope: !9499)
!9505 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h8a8a43996a8eab2dE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9506)
!9506 = !{!9507}
!9507 = !DILocalVariable(name: "self", arg: 1, scope: !9508, file: !3046, line: 201, type: !9136)
!9508 = !DILexicalBlockFile(scope: !9505, file: !3046, discriminator: 0)
!9509 = !DILocation(line: 201, column: 1, scope: !9508)
!9510 = !DILocation(line: 875, column: 11, scope: !9505)
!9511 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hb2b88ec81401fa63E", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9512)
!9512 = !{!9513}
!9513 = !DILocalVariable(name: "self", arg: 1, scope: !9514, file: !3046, line: 201, type: !9136)
!9514 = !DILexicalBlockFile(scope: !9511, file: !3046, discriminator: 0)
!9515 = !DILocation(line: 201, column: 1, scope: !9514)
!9516 = !DILocation(line: 875, column: 11, scope: !9511)
!9517 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h0d2d01f8e9bebf98E", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9518)
!9518 = !{!9519}
!9519 = !DILocalVariable(name: "self", arg: 1, scope: !9520, file: !3046, line: 201, type: !9136)
!9520 = !DILexicalBlockFile(scope: !9517, file: !3046, discriminator: 0)
!9521 = !DILocation(line: 201, column: 1, scope: !9520)
!9522 = !DILocation(line: 875, column: 11, scope: !9517)
!9523 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h674b31b491aa644aE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9524)
!9524 = !{!9525}
!9525 = !DILocalVariable(name: "self", arg: 1, scope: !9526, file: !3046, line: 201, type: !9136)
!9526 = !DILexicalBlockFile(scope: !9523, file: !3046, discriminator: 0)
!9527 = !DILocation(line: 201, column: 1, scope: !9526)
!9528 = !DILocation(line: 875, column: 11, scope: !9523)
!9529 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h8f57dc00754bc36bE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9530)
!9530 = !{!9531}
!9531 = !DILocalVariable(name: "self", arg: 1, scope: !9532, file: !3046, line: 201, type: !9136)
!9532 = !DILexicalBlockFile(scope: !9529, file: !3046, discriminator: 0)
!9533 = !DILocation(line: 201, column: 1, scope: !9532)
!9534 = !DILocation(line: 875, column: 11, scope: !9529)
!9535 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917he618c15514f1c786E", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9536)
!9536 = !{!9537}
!9537 = !DILocalVariable(name: "self", arg: 1, scope: !9538, file: !3046, line: 201, type: !9136)
!9538 = !DILexicalBlockFile(scope: !9535, file: !3046, discriminator: 0)
!9539 = !DILocation(line: 201, column: 1, scope: !9538)
!9540 = !DILocation(line: 875, column: 11, scope: !9535)
!9541 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317ha65edf016e4e54c7E", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9542)
!9542 = !{!9543}
!9543 = !DILocalVariable(name: "self", arg: 1, scope: !9544, file: !3046, line: 201, type: !9136)
!9544 = !DILexicalBlockFile(scope: !9541, file: !3046, discriminator: 0)
!9545 = !DILocation(line: 201, column: 1, scope: !9544)
!9546 = !DILocation(line: 875, column: 11, scope: !9541)
!9547 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h8e688c57d2fdefccE", scope: !9460, file: !5485, line: 460, type: !9462, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9548)
!9548 = !{!9549}
!9549 = !DILocalVariable(name: "self", arg: 1, scope: !9550, file: !3046, line: 201, type: !9136)
!9550 = !DILexicalBlockFile(scope: !9547, file: !3046, discriminator: 0)
!9551 = !DILocation(line: 201, column: 1, scope: !9550)
!9552 = !DILocation(line: 875, column: 11, scope: !9547)
!9553 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h84e36ff809eba3f8E", scope: !9554, file: !5485, line: 434, type: !9555, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9558)
!9554 = !DINamespace(name: "{impl#38}", scope: !214)
!9555 = !DISubroutineType(types: !9556)
!9556 = !{!110, !9557, !128}
!9557 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !3187, size: 64, align: 64, dwarfAddressSpace: 0)
!9558 = !{!9559, !9560, !9561, !9563, !9565, !9567, !9569, !9571, !9573, !9575, !9577, !9579, !9581, !9583, !9585, !9587, !9589, !9591, !9593, !9595, !9597, !9599, !9601, !9603, !9605, !9607, !9609, !9611, !9613, !9615, !9617, !9619, !9621, !9623, !9625, !9627, !9629, !9631, !9633, !9635, !9637, !9639, !9641, !9643, !9645, !9647, !9649, !9651}
!9559 = !DILocalVariable(name: "self", arg: 1, scope: !9553, file: !5485, line: 434, type: !9557)
!9560 = !DILocalVariable(name: "f", arg: 2, scope: !9553, file: !5485, line: 434, type: !128)
!9561 = !DILocalVariable(name: "first", scope: !9562, file: !5485, line: 471, type: !226, align: 1)
!9562 = distinct !DILexicalBlock(scope: !9553, file: !5485, line: 471, column: 17)
!9563 = !DILocalVariable(name: "residual", scope: !9564, file: !5485, line: 475, type: !5501, align: 1)
!9564 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9565 = !DILocalVariable(name: "val", scope: !9566, file: !5485, line: 475, type: !7, align: 1)
!9566 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9567 = !DILocalVariable(name: "residual", scope: !9568, file: !5485, line: 478, type: !5501, align: 1)
!9568 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9569 = !DILocalVariable(name: "val", scope: !9570, file: !5485, line: 478, type: !7, align: 1)
!9570 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9571 = !DILocalVariable(name: "residual", scope: !9572, file: !5485, line: 475, type: !5501, align: 1)
!9572 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9573 = !DILocalVariable(name: "val", scope: !9574, file: !5485, line: 475, type: !7, align: 1)
!9574 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9575 = !DILocalVariable(name: "residual", scope: !9576, file: !5485, line: 478, type: !5501, align: 1)
!9576 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9577 = !DILocalVariable(name: "val", scope: !9578, file: !5485, line: 478, type: !7, align: 1)
!9578 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9579 = !DILocalVariable(name: "residual", scope: !9580, file: !5485, line: 475, type: !5501, align: 1)
!9580 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9581 = !DILocalVariable(name: "val", scope: !9582, file: !5485, line: 475, type: !7, align: 1)
!9582 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9583 = !DILocalVariable(name: "residual", scope: !9584, file: !5485, line: 478, type: !5501, align: 1)
!9584 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9585 = !DILocalVariable(name: "val", scope: !9586, file: !5485, line: 478, type: !7, align: 1)
!9586 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9587 = !DILocalVariable(name: "residual", scope: !9588, file: !5485, line: 475, type: !5501, align: 1)
!9588 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9589 = !DILocalVariable(name: "val", scope: !9590, file: !5485, line: 475, type: !7, align: 1)
!9590 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9591 = !DILocalVariable(name: "residual", scope: !9592, file: !5485, line: 478, type: !5501, align: 1)
!9592 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9593 = !DILocalVariable(name: "val", scope: !9594, file: !5485, line: 478, type: !7, align: 1)
!9594 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9595 = !DILocalVariable(name: "residual", scope: !9596, file: !5485, line: 475, type: !5501, align: 1)
!9596 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9597 = !DILocalVariable(name: "val", scope: !9598, file: !5485, line: 475, type: !7, align: 1)
!9598 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9599 = !DILocalVariable(name: "residual", scope: !9600, file: !5485, line: 478, type: !5501, align: 1)
!9600 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9601 = !DILocalVariable(name: "val", scope: !9602, file: !5485, line: 478, type: !7, align: 1)
!9602 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9603 = !DILocalVariable(name: "residual", scope: !9604, file: !5485, line: 475, type: !5501, align: 1)
!9604 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9605 = !DILocalVariable(name: "val", scope: !9606, file: !5485, line: 475, type: !7, align: 1)
!9606 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9607 = !DILocalVariable(name: "residual", scope: !9608, file: !5485, line: 478, type: !5501, align: 1)
!9608 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9609 = !DILocalVariable(name: "val", scope: !9610, file: !5485, line: 478, type: !7, align: 1)
!9610 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9611 = !DILocalVariable(name: "residual", scope: !9612, file: !5485, line: 475, type: !5501, align: 1)
!9612 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9613 = !DILocalVariable(name: "val", scope: !9614, file: !5485, line: 475, type: !7, align: 1)
!9614 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9615 = !DILocalVariable(name: "residual", scope: !9616, file: !5485, line: 478, type: !5501, align: 1)
!9616 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9617 = !DILocalVariable(name: "val", scope: !9618, file: !5485, line: 478, type: !7, align: 1)
!9618 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9619 = !DILocalVariable(name: "residual", scope: !9620, file: !5485, line: 475, type: !5501, align: 1)
!9620 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9621 = !DILocalVariable(name: "val", scope: !9622, file: !5485, line: 475, type: !7, align: 1)
!9622 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9623 = !DILocalVariable(name: "residual", scope: !9624, file: !5485, line: 478, type: !5501, align: 1)
!9624 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9625 = !DILocalVariable(name: "val", scope: !9626, file: !5485, line: 478, type: !7, align: 1)
!9626 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9627 = !DILocalVariable(name: "residual", scope: !9628, file: !5485, line: 475, type: !5501, align: 1)
!9628 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 47)
!9629 = !DILocalVariable(name: "val", scope: !9630, file: !5485, line: 475, type: !7, align: 1)
!9630 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 475, column: 29)
!9631 = !DILocalVariable(name: "residual", scope: !9632, file: !5485, line: 478, type: !5501, align: 1)
!9632 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 70)
!9633 = !DILocalVariable(name: "val", scope: !9634, file: !5485, line: 478, type: !7, align: 1)
!9634 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 478, column: 25)
!9635 = !DILocalVariable(name: "extra_bits", scope: !9636, file: !5485, line: 481, type: !17, align: 8)
!9636 = distinct !DILexicalBlock(scope: !9562, file: !5485, line: 481, column: 17)
!9637 = !DILocalVariable(name: "residual", scope: !9638, file: !5485, line: 484, type: !5501, align: 1)
!9638 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 484, column: 43)
!9639 = !DILocalVariable(name: "val", scope: !9640, file: !5485, line: 484, type: !7, align: 1)
!9640 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 484, column: 25)
!9641 = !DILocalVariable(name: "residual", scope: !9642, file: !5485, line: 487, type: !5501, align: 1)
!9642 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 487, column: 38)
!9643 = !DILocalVariable(name: "val", scope: !9644, file: !5485, line: 487, type: !7, align: 1)
!9644 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 487, column: 21)
!9645 = !DILocalVariable(name: "residual", scope: !9646, file: !5485, line: 488, type: !5501, align: 1)
!9646 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 488, column: 70)
!9647 = !DILocalVariable(name: "val", scope: !9648, file: !5485, line: 488, type: !7, align: 1)
!9648 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 488, column: 21)
!9649 = !DILocalVariable(name: "residual", scope: !9650, file: !5485, line: 491, type: !5501, align: 1)
!9650 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 491, column: 43)
!9651 = !DILocalVariable(name: "val", scope: !9652, file: !5485, line: 491, type: !7, align: 1)
!9652 = distinct !DILexicalBlock(scope: !9636, file: !5485, line: 491, column: 21)
!9653 = !DILocation(line: 475, column: 47, scope: !9564)
!9654 = !DILocation(line: 475, column: 29, scope: !9566)
!9655 = !DILocation(line: 478, column: 70, scope: !9568)
!9656 = !DILocation(line: 478, column: 25, scope: !9570)
!9657 = !DILocation(line: 475, column: 47, scope: !9572)
!9658 = !DILocation(line: 475, column: 29, scope: !9574)
!9659 = !DILocation(line: 478, column: 70, scope: !9576)
!9660 = !DILocation(line: 478, column: 25, scope: !9578)
!9661 = !DILocation(line: 475, column: 47, scope: !9580)
!9662 = !DILocation(line: 475, column: 29, scope: !9582)
!9663 = !DILocation(line: 478, column: 70, scope: !9584)
!9664 = !DILocation(line: 478, column: 25, scope: !9586)
!9665 = !DILocation(line: 475, column: 47, scope: !9588)
!9666 = !DILocation(line: 475, column: 29, scope: !9590)
!9667 = !DILocation(line: 478, column: 70, scope: !9592)
!9668 = !DILocation(line: 478, column: 25, scope: !9594)
!9669 = !DILocation(line: 475, column: 47, scope: !9596)
!9670 = !DILocation(line: 475, column: 29, scope: !9598)
!9671 = !DILocation(line: 478, column: 70, scope: !9600)
!9672 = !DILocation(line: 478, column: 25, scope: !9602)
!9673 = !DILocation(line: 475, column: 47, scope: !9604)
!9674 = !DILocation(line: 475, column: 29, scope: !9606)
!9675 = !DILocation(line: 478, column: 70, scope: !9608)
!9676 = !DILocation(line: 478, column: 25, scope: !9610)
!9677 = !DILocation(line: 475, column: 47, scope: !9612)
!9678 = !DILocation(line: 475, column: 29, scope: !9614)
!9679 = !DILocation(line: 478, column: 70, scope: !9616)
!9680 = !DILocation(line: 478, column: 25, scope: !9618)
!9681 = !DILocation(line: 475, column: 47, scope: !9620)
!9682 = !DILocation(line: 475, column: 29, scope: !9622)
!9683 = !DILocation(line: 478, column: 70, scope: !9624)
!9684 = !DILocation(line: 478, column: 25, scope: !9626)
!9685 = !DILocation(line: 475, column: 47, scope: !9628)
!9686 = !DILocation(line: 475, column: 29, scope: !9630)
!9687 = !DILocation(line: 478, column: 70, scope: !9632)
!9688 = !DILocation(line: 478, column: 25, scope: !9634)
!9689 = !DILocation(line: 484, column: 43, scope: !9638)
!9690 = !DILocation(line: 484, column: 25, scope: !9640)
!9691 = !DILocation(line: 487, column: 38, scope: !9642)
!9692 = !DILocation(line: 487, column: 21, scope: !9644)
!9693 = !DILocation(line: 488, column: 70, scope: !9646)
!9694 = !DILocation(line: 488, column: 21, scope: !9648)
!9695 = !DILocation(line: 491, column: 43, scope: !9650)
!9696 = !DILocation(line: 491, column: 21, scope: !9652)
!9697 = !DILocation(line: 434, column: 20, scope: !9553)
!9698 = !DILocation(line: 434, column: 27, scope: !9553)
!9699 = !DILocation(line: 471, column: 21, scope: !9562)
!9700 = !DILocation(line: 481, column: 21, scope: !9636)
!9701 = !DILocation(line: 471, column: 33, scope: !9553)
!9702 = !DILocation(line: 473, column: 46, scope: !9562)
!9703 = !DILocation(line: 474, column: 29, scope: !9562)
!9704 = !DILocation(line: 475, column: 29, scope: !9562)
!9705 = !DILocation(line: 477, column: 25, scope: !9562)
!9706 = !DILocation(line: 478, column: 25, scope: !9562)
!9707 = !DILocation(line: 475, column: 29, scope: !9564)
!9708 = !DILocation(line: 494, column: 14, scope: !9553)
!9709 = !DILocation(line: 478, column: 25, scope: !9568)
!9710 = !DILocation(line: 475, column: 29, scope: !9572)
!9711 = !DILocation(line: 478, column: 25, scope: !9576)
!9712 = !DILocation(line: 475, column: 29, scope: !9580)
!9713 = !DILocation(line: 478, column: 25, scope: !9584)
!9714 = !DILocation(line: 475, column: 29, scope: !9588)
!9715 = !DILocation(line: 478, column: 25, scope: !9592)
!9716 = !DILocation(line: 475, column: 29, scope: !9596)
!9717 = !DILocation(line: 478, column: 25, scope: !9600)
!9718 = !DILocation(line: 475, column: 29, scope: !9604)
!9719 = !DILocation(line: 478, column: 25, scope: !9608)
!9720 = !DILocation(line: 475, column: 29, scope: !9612)
!9721 = !DILocation(line: 478, column: 25, scope: !9616)
!9722 = !DILocation(line: 475, column: 29, scope: !9620)
!9723 = !DILocation(line: 478, column: 25, scope: !9624)
!9724 = !DILocation(line: 481, column: 34, scope: !9562)
!9725 = !DILocation(line: 481, column: 47, scope: !9562)
!9726 = !DILocation(line: 481, column: 46, scope: !9562)
!9727 = !DILocation(line: 482, column: 20, scope: !9636)
!9728 = !DILocation(line: 475, column: 29, scope: !9628)
!9729 = !DILocation(line: 478, column: 25, scope: !9632)
!9730 = !DILocation(line: 490, column: 20, scope: !9636)
!9731 = !DILocation(line: 483, column: 25, scope: !9636)
!9732 = !DILocation(line: 484, column: 25, scope: !9636)
!9733 = !DILocation(line: 486, column: 21, scope: !9636)
!9734 = !DILocation(line: 487, column: 21, scope: !9636)
!9735 = !DILocation(line: 484, column: 25, scope: !9638)
!9736 = !DILocation(line: 488, column: 21, scope: !9636)
!9737 = !DILocation(line: 487, column: 21, scope: !9642)
!9738 = !DILocation(line: 488, column: 21, scope: !9646)
!9739 = !DILocation(line: 493, column: 17, scope: !9636)
!9740 = !DILocation(line: 491, column: 21, scope: !9636)
!9741 = !DILocation(line: 491, column: 21, scope: !9650)
!9742 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h73e8a780a02061fbE", scope: !9743, file: !5485, line: 497, type: !9555, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9744)
!9743 = !DINamespace(name: "{impl#39}", scope: !214)
!9744 = !{!9745, !9746}
!9745 = !DILocalVariable(name: "self", arg: 1, scope: !9742, file: !5485, line: 497, type: !9557)
!9746 = !DILocalVariable(name: "f", arg: 2, scope: !9742, file: !5485, line: 497, type: !128)
!9747 = !DILocation(line: 497, column: 20, scope: !9742)
!9748 = !DILocation(line: 497, column: 27, scope: !9742)
!9749 = !DILocation(line: 498, column: 17, scope: !9742)
!9750 = !DILocation(line: 499, column: 14, scope: !9742)
!9751 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h5540c22264815684E", scope: !9752, file: !5485, line: 502, type: !9555, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9753)
!9752 = !DINamespace(name: "{impl#40}", scope: !214)
!9753 = !{!9754, !9755}
!9754 = !DILocalVariable(name: "self", arg: 1, scope: !9751, file: !5485, line: 502, type: !9557)
!9755 = !DILocalVariable(name: "f", arg: 2, scope: !9751, file: !5485, line: 502, type: !128)
!9756 = !DILocation(line: 502, column: 20, scope: !9751)
!9757 = !DILocation(line: 502, column: 27, scope: !9751)
!9758 = !DILocation(line: 503, column: 17, scope: !9751)
!9759 = !DILocation(line: 504, column: 14, scope: !9751)
!9760 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h4080f07e8d76fe08E", scope: !9761, file: !5485, line: 507, type: !9555, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9762)
!9761 = !DINamespace(name: "{impl#41}", scope: !214)
!9762 = !{!9763, !9764}
!9763 = !DILocalVariable(name: "self", arg: 1, scope: !9760, file: !5485, line: 507, type: !9557)
!9764 = !DILocalVariable(name: "f", arg: 2, scope: !9760, file: !5485, line: 507, type: !128)
!9765 = !DILocation(line: 507, column: 20, scope: !9760)
!9766 = !DILocation(line: 507, column: 27, scope: !9760)
!9767 = !DILocation(line: 508, column: 17, scope: !9760)
!9768 = !DILocation(line: 509, column: 14, scope: !9760)
!9769 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h901af284c20e6a44E", scope: !9770, file: !5485, line: 512, type: !9555, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9771)
!9770 = !DINamespace(name: "{impl#42}", scope: !214)
!9771 = !{!9772, !9773}
!9772 = !DILocalVariable(name: "self", arg: 1, scope: !9769, file: !5485, line: 512, type: !9557)
!9773 = !DILocalVariable(name: "f", arg: 2, scope: !9769, file: !5485, line: 512, type: !128)
!9774 = !DILocation(line: 512, column: 20, scope: !9769)
!9775 = !DILocation(line: 512, column: 27, scope: !9769)
!9776 = !DILocation(line: 513, column: 17, scope: !9769)
!9777 = !DILocation(line: 514, column: 14, scope: !9769)
!9778 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf904596ec0dfcdf7E", scope: !3187, file: !5485, line: 532, type: !9779, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !9781)
!9779 = !DISubroutineType(types: !9780)
!9780 = !{!3187}
!9781 = !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf904596ec0dfcdf7E", scope: !3187, file: !5485, line: 532, type: !9779, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!9782 = !DILocation(line: 533, column: 17, scope: !9778)
!9783 = !DILocation(line: 541, column: 14, scope: !9778)
!9784 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h67fc58a204b3c338E", scope: !3187, file: !5485, line: 545, type: !9785, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !9787, retainedNodes: !9788)
!9785 = !DISubroutineType(types: !9786)
!9786 = !{!17, !9557}
!9787 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17h67fc58a204b3c338E", scope: !3187, file: !5485, line: 545, type: !9785, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!9788 = !{!9789}
!9789 = !DILocalVariable(name: "self", arg: 1, scope: !9784, file: !5485, line: 545, type: !9557)
!9790 = !DILocation(line: 545, column: 31, scope: !9784)
!9791 = !DILocation(line: 546, column: 17, scope: !9784)
!9792 = !DILocation(line: 547, column: 14, scope: !9784)
!9793 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h8159cc10cd5ebc86E", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9798)
!9794 = !DINamespace(name: "{impl#0}", scope: !9795)
!9795 = !DINamespace(name: "fmt", scope: !9554)
!9796 = !DISubroutineType(types: !9797)
!9797 = !{!226, !9557}
!9798 = !{!9799}
!9799 = !DILocalVariable(name: "self", arg: 1, scope: !9800, file: !3089, line: 930, type: !9557)
!9800 = !DILexicalBlockFile(scope: !9793, file: !3089, discriminator: 0)
!9801 = !DILocation(line: 930, column: 1, scope: !9800)
!9802 = !DILocation(line: 875, column: 11, scope: !9793)
!9803 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h5f81c07775e82fc7E", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9804)
!9804 = !{!9805}
!9805 = !DILocalVariable(name: "self", arg: 1, scope: !9806, file: !3089, line: 930, type: !9557)
!9806 = !DILexicalBlockFile(scope: !9803, file: !3089, discriminator: 0)
!9807 = !DILocation(line: 930, column: 1, scope: !9806)
!9808 = !DILocation(line: 875, column: 11, scope: !9803)
!9809 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h64ea6e583730f484E", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9810)
!9810 = !{!9811}
!9811 = !DILocalVariable(name: "self", arg: 1, scope: !9812, file: !3089, line: 930, type: !9557)
!9812 = !DILexicalBlockFile(scope: !9809, file: !3089, discriminator: 0)
!9813 = !DILocation(line: 930, column: 1, scope: !9812)
!9814 = !DILocation(line: 875, column: 11, scope: !9809)
!9815 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h12e785d02a8158baE", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9816)
!9816 = !{!9817}
!9817 = !DILocalVariable(name: "self", arg: 1, scope: !9818, file: !3089, line: 930, type: !9557)
!9818 = !DILexicalBlockFile(scope: !9815, file: !3089, discriminator: 0)
!9819 = !DILocation(line: 930, column: 1, scope: !9818)
!9820 = !DILocation(line: 875, column: 11, scope: !9815)
!9821 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h57869bb50d82d93bE", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9822)
!9822 = !{!9823}
!9823 = !DILocalVariable(name: "self", arg: 1, scope: !9824, file: !3089, line: 930, type: !9557)
!9824 = !DILexicalBlockFile(scope: !9821, file: !3089, discriminator: 0)
!9825 = !DILocation(line: 930, column: 1, scope: !9824)
!9826 = !DILocation(line: 875, column: 11, scope: !9821)
!9827 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h957cbdf8694b4d45E", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9828)
!9828 = !{!9829}
!9829 = !DILocalVariable(name: "self", arg: 1, scope: !9830, file: !3089, line: 930, type: !9557)
!9830 = !DILexicalBlockFile(scope: !9827, file: !3089, discriminator: 0)
!9831 = !DILocation(line: 930, column: 1, scope: !9830)
!9832 = !DILocation(line: 875, column: 11, scope: !9827)
!9833 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hfc2fc3be88e349e7E", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9834)
!9834 = !{!9835}
!9835 = !DILocalVariable(name: "self", arg: 1, scope: !9836, file: !3089, line: 930, type: !9557)
!9836 = !DILexicalBlockFile(scope: !9833, file: !3089, discriminator: 0)
!9837 = !DILocation(line: 930, column: 1, scope: !9836)
!9838 = !DILocation(line: 875, column: 11, scope: !9833)
!9839 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hdd95250fe49287f0E", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9840)
!9840 = !{!9841}
!9841 = !DILocalVariable(name: "self", arg: 1, scope: !9842, file: !3089, line: 930, type: !9557)
!9842 = !DILexicalBlockFile(scope: !9839, file: !3089, discriminator: 0)
!9843 = !DILocation(line: 930, column: 1, scope: !9842)
!9844 = !DILocation(line: 875, column: 11, scope: !9839)
!9845 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h0e1915603d3a9682E", scope: !9794, file: !5485, line: 460, type: !9796, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9846)
!9846 = !{!9847}
!9847 = !DILocalVariable(name: "self", arg: 1, scope: !9848, file: !3089, line: 930, type: !9557)
!9848 = !DILexicalBlockFile(scope: !9845, file: !3089, discriminator: 0)
!9849 = !DILocation(line: 930, column: 1, scope: !9848)
!9850 = !DILocation(line: 875, column: 11, scope: !9845)
!9851 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hf82a64b4cdb88507E", scope: !9852, file: !3089, line: 1042, type: !9853, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9856)
!9852 = !DINamespace(name: "{impl#62}", scope: !214)
!9853 = !DISubroutineType(types: !9854)
!9854 = !{!110, !9855, !128}
!9855 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !235, size: 64, align: 64, dwarfAddressSpace: 0)
!9856 = !{!9857, !9858}
!9857 = !DILocalVariable(name: "self", arg: 1, scope: !9851, file: !3089, line: 1042, type: !9855)
!9858 = !DILocalVariable(name: "f", arg: 2, scope: !9851, file: !3089, line: 1042, type: !128)
!9859 = !DILocation(line: 1042, column: 10, scope: !9851)
!9860 = !DILocation(line: 1042, column: 14, scope: !9851)
!9861 = !DILocation(line: 1042, column: 15, scope: !9851)
!9862 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h3affeb5ed2ce9fc3E", scope: !459, file: !3437, line: 40, type: !3484, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !9863, retainedNodes: !9864)
!9863 = !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h3affeb5ed2ce9fc3E", scope: !459, file: !3437, line: 40, type: !3484, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!9864 = !{!9865}
!9865 = !DILocalVariable(name: "start_address", arg: 1, scope: !9862, file: !3437, line: 40, type: !272)
!9866 = !DILocation(line: 40, column: 48, scope: !9862)
!9867 = !DILocation(line: 41, column: 9, scope: !9862)
!9868 = !DILocation(line: 45, column: 6, scope: !9862)
!9869 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h671a415d9b1853c7E", scope: !514, file: !3437, line: 40, type: !3494, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !9870, retainedNodes: !9871)
!9870 = !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h671a415d9b1853c7E", scope: !514, file: !3437, line: 40, type: !3494, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!9871 = !{!9872}
!9872 = !DILocalVariable(name: "start_address", arg: 1, scope: !9869, file: !3437, line: 40, type: !272)
!9873 = !DILocation(line: 40, column: 48, scope: !9869)
!9874 = !DILocation(line: 41, column: 9, scope: !9869)
!9875 = !DILocation(line: 45, column: 6, scope: !9869)
!9876 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hdde90ad87cef6976E", scope: !350, file: !3437, line: 40, type: !3474, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, declaration: !9877, retainedNodes: !9878)
!9877 = !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hdde90ad87cef6976E", scope: !350, file: !3437, line: 40, type: !3474, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !363)
!9878 = !{!9879}
!9879 = !DILocalVariable(name: "start_address", arg: 1, scope: !9876, file: !3437, line: 40, type: !272)
!9880 = !DILocation(line: 40, column: 48, scope: !9876)
!9881 = !DILocation(line: 41, column: 9, scope: !9876)
!9882 = !DILocation(line: 45, column: 6, scope: !9876)
!9883 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hb20672c46db6bb85E", scope: !514, file: !3437, line: 59, type: !9884, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !9886, retainedNodes: !9887)
!9884 = !DISubroutineType(types: !9885)
!9885 = !{!272, !514}
!9886 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hb20672c46db6bb85E", scope: !514, file: !3437, line: 59, type: !9884, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!9887 = !{!9888}
!9888 = !DILocalVariable(name: "self", arg: 1, scope: !9883, file: !3437, line: 59, type: !514)
!9889 = !DILocation(line: 59, column: 26, scope: !9883)
!9890 = !DILocation(line: 60, column: 9, scope: !9883)
!9891 = !DILocation(line: 61, column: 6, scope: !9883)
!9892 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E", scope: !530, file: !5005, line: 106, type: !9893, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !9895, retainedNodes: !9896)
!9893 = !DISubroutineType(types: !9894)
!9894 = !{!192, !530}
!9895 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h20c77173f815c8e8E", scope: !530, file: !5005, line: 106, type: !9893, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!9896 = !{!9897}
!9897 = !DILocalVariable(name: "self", arg: 1, scope: !9892, file: !5005, line: 106, type: !530)
!9898 = !DILocation(line: 106, column: 26, scope: !9892)
!9899 = !DILocation(line: 107, column: 9, scope: !9892)
!9900 = !DILocation(line: 108, column: 6, scope: !9892)
!9901 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h49ab864e1d1142feE", scope: !369, file: !5005, line: 106, type: !9902, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, declaration: !9904, retainedNodes: !9905)
!9902 = !DISubroutineType(types: !9903)
!9903 = !{!192, !369}
!9904 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h49ab864e1d1142feE", scope: !369, file: !5005, line: 106, type: !9902, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !363)
!9905 = !{!9906}
!9906 = !DILocalVariable(name: "self", arg: 1, scope: !9901, file: !5005, line: 106, type: !369)
!9907 = !DILocation(line: 106, column: 26, scope: !9901)
!9908 = !DILocation(line: 107, column: 9, scope: !9901)
!9909 = !DILocation(line: 108, column: 6, scope: !9901)
!9910 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h87cfc6a343303536E", scope: !475, file: !5005, line: 106, type: !9911, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !9913, retainedNodes: !9914)
!9911 = !DISubroutineType(types: !9912)
!9912 = !{!192, !475}
!9913 = !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h87cfc6a343303536E", scope: !475, file: !5005, line: 106, type: !9911, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!9914 = !{!9915}
!9915 = !DILocalVariable(name: "self", arg: 1, scope: !9910, file: !5005, line: 106, type: !475)
!9916 = !DILocation(line: 106, column: 26, scope: !9910)
!9917 = !DILocation(line: 107, column: 9, scope: !9910)
!9918 = !DILocation(line: 108, column: 6, scope: !9910)
!9919 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E", scope: !369, file: !5005, line: 120, type: !9920, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, declaration: !9922, retainedNodes: !9923)
!9920 = !DISubroutineType(types: !9921)
!9921 = !{!2251, !369}
!9922 = !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h20749c9ee51457e1E", scope: !369, file: !5005, line: 120, type: !9920, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !363)
!9923 = !{!9924}
!9924 = !DILocalVariable(name: "self", arg: 1, scope: !9919, file: !5005, line: 120, type: !369)
!9925 = !DILocation(line: 120, column: 21, scope: !9919)
!9926 = !DILocation(line: 121, column: 9, scope: !9919)
!9927 = !DILocation(line: 122, column: 6, scope: !9919)
!9928 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E", scope: !475, file: !5005, line: 120, type: !9929, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !9931, retainedNodes: !9932)
!9929 = !DISubroutineType(types: !9930)
!9930 = !{!2251, !475}
!9931 = !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5c0f988cdb67a857E", scope: !475, file: !5005, line: 120, type: !9929, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!9932 = !{!9933}
!9933 = !DILocalVariable(name: "self", arg: 1, scope: !9928, file: !5005, line: 120, type: !475)
!9934 = !DILocation(line: 120, column: 21, scope: !9928)
!9935 = !DILocation(line: 121, column: 9, scope: !9928)
!9936 = !DILocation(line: 122, column: 6, scope: !9928)
!9937 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE", scope: !530, file: !5005, line: 120, type: !5049, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !9938, retainedNodes: !9939)
!9938 = !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h9bacf343aba4e63eE", scope: !530, file: !5005, line: 120, type: !5049, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!9939 = !{!9940}
!9940 = !DILocalVariable(name: "self", arg: 1, scope: !9937, file: !5005, line: 120, type: !530)
!9941 = !DILocation(line: 120, column: 21, scope: !9937)
!9942 = !DILocation(line: 121, column: 9, scope: !9937)
!9943 = !DILocation(line: 122, column: 6, scope: !9937)
!9944 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE", scope: !530, file: !5005, line: 127, type: !5049, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !9945, retainedNodes: !9946)
!9945 = !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h4df1e43b9d13892bE", scope: !530, file: !5005, line: 127, type: !5049, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!9946 = !{!9947}
!9947 = !DILocalVariable(name: "self", arg: 1, scope: !9944, file: !5005, line: 127, type: !530)
!9948 = !DILocation(line: 127, column: 21, scope: !9944)
!9949 = !DILocation(line: 128, column: 9, scope: !9944)
!9950 = !DILocation(line: 129, column: 6, scope: !9944)
!9951 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E", scope: !475, file: !5005, line: 127, type: !9929, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !9952, retainedNodes: !9953)
!9952 = !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h5bce624a91171fd9E", scope: !475, file: !5005, line: 127, type: !9929, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!9953 = !{!9954}
!9954 = !DILocalVariable(name: "self", arg: 1, scope: !9951, file: !5005, line: 127, type: !475)
!9955 = !DILocation(line: 127, column: 21, scope: !9951)
!9956 = !DILocation(line: 128, column: 9, scope: !9951)
!9957 = !DILocation(line: 129, column: 6, scope: !9951)
!9958 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c25a790f21a1f56E", scope: !369, file: !5005, line: 127, type: !9920, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !363, declaration: !9959, retainedNodes: !9960)
!9959 = !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c25a790f21a1f56E", scope: !369, file: !5005, line: 127, type: !9920, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !363)
!9960 = !{!9961}
!9961 = !DILocalVariable(name: "self", arg: 1, scope: !9958, file: !5005, line: 127, type: !369)
!9962 = !DILocation(line: 127, column: 21, scope: !9958)
!9963 = !DILocation(line: 128, column: 9, scope: !9958)
!9964 = !DILocation(line: 129, column: 6, scope: !9958)
!9965 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE", scope: !530, file: !5005, line: 157, type: !5049, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !524, declaration: !9966, retainedNodes: !9967)
!9966 = !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h1c87749733d0e51bE", scope: !530, file: !5005, line: 157, type: !5049, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !524)
!9967 = !{!9968}
!9968 = !DILocalVariable(name: "self", arg: 1, scope: !9965, file: !5005, line: 157, type: !530)
!9969 = !DILocation(line: 157, column: 21, scope: !9965)
!9970 = !DILocation(line: 158, column: 9, scope: !9965)
!9971 = !DILocation(line: 159, column: 6, scope: !9965)
!9972 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h3e19fe5e4910c5d8E", scope: !475, file: !5005, line: 157, type: !9929, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !469, declaration: !9973, retainedNodes: !9974)
!9973 = !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h3e19fe5e4910c5d8E", scope: !475, file: !5005, line: 157, type: !9929, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !469)
!9974 = !{!9975}
!9975 = !DILocalVariable(name: "self", arg: 1, scope: !9972, file: !5005, line: 157, type: !475)
!9976 = !DILocation(line: 157, column: 21, scope: !9972)
!9977 = !DILocation(line: 158, column: 9, scope: !9972)
!9978 = !DILocation(line: 159, column: 6, scope: !9972)
!9979 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc535e861e648b40E", scope: !9980, file: !5485, line: 434, type: !9981, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !9984)
!9980 = !DINamespace(name: "{impl#35}", scope: !284)
!9981 = !DISubroutineType(types: !9982)
!9982 = !{!110, !9983, !128}
!9983 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !283, size: 64, align: 64, dwarfAddressSpace: 0)
!9984 = !{!9985, !9986, !9987, !9989, !9991, !9993, !9995, !9997, !9999, !10001, !10003, !10005, !10007, !10009, !10011, !10013, !10015, !10017, !10019, !10021, !10023, !10025, !10027, !10029, !10031, !10033, !10035, !10037, !10039, !10041, !10043, !10045, !10047, !10049, !10051, !10053, !10055, !10057, !10059, !10061, !10063, !10065, !10067, !10069, !10071, !10073, !10075, !10077, !10079, !10081, !10083, !10085, !10087, !10089, !10091, !10093, !10095, !10097, !10099, !10101, !10103, !10105, !10107, !10109, !10111, !10113, !10115, !10117, !10119, !10121, !10123, !10125, !10127, !10129, !10131, !10133, !10135, !10137, !10139, !10141, !10143, !10145, !10147, !10149, !10151, !10153, !10155, !10157, !10159, !10161, !10163, !10165, !10167, !10169, !10171, !10173, !10175, !10177, !10179, !10181, !10183, !10185, !10187, !10189, !10191, !10193, !10195, !10197}
!9985 = !DILocalVariable(name: "self", arg: 1, scope: !9979, file: !5485, line: 434, type: !9983)
!9986 = !DILocalVariable(name: "f", arg: 2, scope: !9979, file: !5485, line: 434, type: !128)
!9987 = !DILocalVariable(name: "first", scope: !9988, file: !5485, line: 471, type: !226, align: 1)
!9988 = distinct !DILexicalBlock(scope: !9979, file: !5485, line: 471, column: 17)
!9989 = !DILocalVariable(name: "residual", scope: !9990, file: !5485, line: 475, type: !5501, align: 1)
!9990 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!9991 = !DILocalVariable(name: "val", scope: !9992, file: !5485, line: 475, type: !7, align: 1)
!9992 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!9993 = !DILocalVariable(name: "residual", scope: !9994, file: !5485, line: 478, type: !5501, align: 1)
!9994 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!9995 = !DILocalVariable(name: "val", scope: !9996, file: !5485, line: 478, type: !7, align: 1)
!9996 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!9997 = !DILocalVariable(name: "residual", scope: !9998, file: !5485, line: 475, type: !5501, align: 1)
!9998 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!9999 = !DILocalVariable(name: "val", scope: !10000, file: !5485, line: 475, type: !7, align: 1)
!10000 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10001 = !DILocalVariable(name: "residual", scope: !10002, file: !5485, line: 478, type: !5501, align: 1)
!10002 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10003 = !DILocalVariable(name: "val", scope: !10004, file: !5485, line: 478, type: !7, align: 1)
!10004 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10005 = !DILocalVariable(name: "residual", scope: !10006, file: !5485, line: 475, type: !5501, align: 1)
!10006 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10007 = !DILocalVariable(name: "val", scope: !10008, file: !5485, line: 475, type: !7, align: 1)
!10008 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10009 = !DILocalVariable(name: "residual", scope: !10010, file: !5485, line: 478, type: !5501, align: 1)
!10010 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10011 = !DILocalVariable(name: "val", scope: !10012, file: !5485, line: 478, type: !7, align: 1)
!10012 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10013 = !DILocalVariable(name: "residual", scope: !10014, file: !5485, line: 475, type: !5501, align: 1)
!10014 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10015 = !DILocalVariable(name: "val", scope: !10016, file: !5485, line: 475, type: !7, align: 1)
!10016 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10017 = !DILocalVariable(name: "residual", scope: !10018, file: !5485, line: 478, type: !5501, align: 1)
!10018 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10019 = !DILocalVariable(name: "val", scope: !10020, file: !5485, line: 478, type: !7, align: 1)
!10020 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10021 = !DILocalVariable(name: "residual", scope: !10022, file: !5485, line: 475, type: !5501, align: 1)
!10022 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10023 = !DILocalVariable(name: "val", scope: !10024, file: !5485, line: 475, type: !7, align: 1)
!10024 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10025 = !DILocalVariable(name: "residual", scope: !10026, file: !5485, line: 478, type: !5501, align: 1)
!10026 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10027 = !DILocalVariable(name: "val", scope: !10028, file: !5485, line: 478, type: !7, align: 1)
!10028 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10029 = !DILocalVariable(name: "residual", scope: !10030, file: !5485, line: 475, type: !5501, align: 1)
!10030 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10031 = !DILocalVariable(name: "val", scope: !10032, file: !5485, line: 475, type: !7, align: 1)
!10032 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10033 = !DILocalVariable(name: "residual", scope: !10034, file: !5485, line: 478, type: !5501, align: 1)
!10034 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10035 = !DILocalVariable(name: "val", scope: !10036, file: !5485, line: 478, type: !7, align: 1)
!10036 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10037 = !DILocalVariable(name: "residual", scope: !10038, file: !5485, line: 475, type: !5501, align: 1)
!10038 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10039 = !DILocalVariable(name: "val", scope: !10040, file: !5485, line: 475, type: !7, align: 1)
!10040 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10041 = !DILocalVariable(name: "residual", scope: !10042, file: !5485, line: 478, type: !5501, align: 1)
!10042 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10043 = !DILocalVariable(name: "val", scope: !10044, file: !5485, line: 478, type: !7, align: 1)
!10044 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10045 = !DILocalVariable(name: "residual", scope: !10046, file: !5485, line: 475, type: !5501, align: 1)
!10046 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10047 = !DILocalVariable(name: "val", scope: !10048, file: !5485, line: 475, type: !7, align: 1)
!10048 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10049 = !DILocalVariable(name: "residual", scope: !10050, file: !5485, line: 478, type: !5501, align: 1)
!10050 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10051 = !DILocalVariable(name: "val", scope: !10052, file: !5485, line: 478, type: !7, align: 1)
!10052 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10053 = !DILocalVariable(name: "residual", scope: !10054, file: !5485, line: 475, type: !5501, align: 1)
!10054 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10055 = !DILocalVariable(name: "val", scope: !10056, file: !5485, line: 475, type: !7, align: 1)
!10056 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10057 = !DILocalVariable(name: "residual", scope: !10058, file: !5485, line: 478, type: !5501, align: 1)
!10058 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10059 = !DILocalVariable(name: "val", scope: !10060, file: !5485, line: 478, type: !7, align: 1)
!10060 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10061 = !DILocalVariable(name: "residual", scope: !10062, file: !5485, line: 475, type: !5501, align: 1)
!10062 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10063 = !DILocalVariable(name: "val", scope: !10064, file: !5485, line: 475, type: !7, align: 1)
!10064 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10065 = !DILocalVariable(name: "residual", scope: !10066, file: !5485, line: 478, type: !5501, align: 1)
!10066 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10067 = !DILocalVariable(name: "val", scope: !10068, file: !5485, line: 478, type: !7, align: 1)
!10068 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10069 = !DILocalVariable(name: "residual", scope: !10070, file: !5485, line: 475, type: !5501, align: 1)
!10070 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10071 = !DILocalVariable(name: "val", scope: !10072, file: !5485, line: 475, type: !7, align: 1)
!10072 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10073 = !DILocalVariable(name: "residual", scope: !10074, file: !5485, line: 478, type: !5501, align: 1)
!10074 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10075 = !DILocalVariable(name: "val", scope: !10076, file: !5485, line: 478, type: !7, align: 1)
!10076 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10077 = !DILocalVariable(name: "residual", scope: !10078, file: !5485, line: 475, type: !5501, align: 1)
!10078 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10079 = !DILocalVariable(name: "val", scope: !10080, file: !5485, line: 475, type: !7, align: 1)
!10080 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10081 = !DILocalVariable(name: "residual", scope: !10082, file: !5485, line: 478, type: !5501, align: 1)
!10082 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10083 = !DILocalVariable(name: "val", scope: !10084, file: !5485, line: 478, type: !7, align: 1)
!10084 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10085 = !DILocalVariable(name: "residual", scope: !10086, file: !5485, line: 475, type: !5501, align: 1)
!10086 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10087 = !DILocalVariable(name: "val", scope: !10088, file: !5485, line: 475, type: !7, align: 1)
!10088 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10089 = !DILocalVariable(name: "residual", scope: !10090, file: !5485, line: 478, type: !5501, align: 1)
!10090 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10091 = !DILocalVariable(name: "val", scope: !10092, file: !5485, line: 478, type: !7, align: 1)
!10092 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10093 = !DILocalVariable(name: "residual", scope: !10094, file: !5485, line: 475, type: !5501, align: 1)
!10094 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10095 = !DILocalVariable(name: "val", scope: !10096, file: !5485, line: 475, type: !7, align: 1)
!10096 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10097 = !DILocalVariable(name: "residual", scope: !10098, file: !5485, line: 478, type: !5501, align: 1)
!10098 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10099 = !DILocalVariable(name: "val", scope: !10100, file: !5485, line: 478, type: !7, align: 1)
!10100 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10101 = !DILocalVariable(name: "residual", scope: !10102, file: !5485, line: 475, type: !5501, align: 1)
!10102 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10103 = !DILocalVariable(name: "val", scope: !10104, file: !5485, line: 475, type: !7, align: 1)
!10104 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10105 = !DILocalVariable(name: "residual", scope: !10106, file: !5485, line: 478, type: !5501, align: 1)
!10106 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10107 = !DILocalVariable(name: "val", scope: !10108, file: !5485, line: 478, type: !7, align: 1)
!10108 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10109 = !DILocalVariable(name: "residual", scope: !10110, file: !5485, line: 475, type: !5501, align: 1)
!10110 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10111 = !DILocalVariable(name: "val", scope: !10112, file: !5485, line: 475, type: !7, align: 1)
!10112 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10113 = !DILocalVariable(name: "residual", scope: !10114, file: !5485, line: 478, type: !5501, align: 1)
!10114 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10115 = !DILocalVariable(name: "val", scope: !10116, file: !5485, line: 478, type: !7, align: 1)
!10116 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10117 = !DILocalVariable(name: "residual", scope: !10118, file: !5485, line: 475, type: !5501, align: 1)
!10118 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10119 = !DILocalVariable(name: "val", scope: !10120, file: !5485, line: 475, type: !7, align: 1)
!10120 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10121 = !DILocalVariable(name: "residual", scope: !10122, file: !5485, line: 478, type: !5501, align: 1)
!10122 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10123 = !DILocalVariable(name: "val", scope: !10124, file: !5485, line: 478, type: !7, align: 1)
!10124 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10125 = !DILocalVariable(name: "residual", scope: !10126, file: !5485, line: 475, type: !5501, align: 1)
!10126 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10127 = !DILocalVariable(name: "val", scope: !10128, file: !5485, line: 475, type: !7, align: 1)
!10128 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10129 = !DILocalVariable(name: "residual", scope: !10130, file: !5485, line: 478, type: !5501, align: 1)
!10130 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10131 = !DILocalVariable(name: "val", scope: !10132, file: !5485, line: 478, type: !7, align: 1)
!10132 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10133 = !DILocalVariable(name: "residual", scope: !10134, file: !5485, line: 475, type: !5501, align: 1)
!10134 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10135 = !DILocalVariable(name: "val", scope: !10136, file: !5485, line: 475, type: !7, align: 1)
!10136 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10137 = !DILocalVariable(name: "residual", scope: !10138, file: !5485, line: 478, type: !5501, align: 1)
!10138 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10139 = !DILocalVariable(name: "val", scope: !10140, file: !5485, line: 478, type: !7, align: 1)
!10140 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10141 = !DILocalVariable(name: "residual", scope: !10142, file: !5485, line: 475, type: !5501, align: 1)
!10142 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10143 = !DILocalVariable(name: "val", scope: !10144, file: !5485, line: 475, type: !7, align: 1)
!10144 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10145 = !DILocalVariable(name: "residual", scope: !10146, file: !5485, line: 478, type: !5501, align: 1)
!10146 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10147 = !DILocalVariable(name: "val", scope: !10148, file: !5485, line: 478, type: !7, align: 1)
!10148 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10149 = !DILocalVariable(name: "residual", scope: !10150, file: !5485, line: 475, type: !5501, align: 1)
!10150 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10151 = !DILocalVariable(name: "val", scope: !10152, file: !5485, line: 475, type: !7, align: 1)
!10152 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10153 = !DILocalVariable(name: "residual", scope: !10154, file: !5485, line: 478, type: !5501, align: 1)
!10154 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10155 = !DILocalVariable(name: "val", scope: !10156, file: !5485, line: 478, type: !7, align: 1)
!10156 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10157 = !DILocalVariable(name: "residual", scope: !10158, file: !5485, line: 475, type: !5501, align: 1)
!10158 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10159 = !DILocalVariable(name: "val", scope: !10160, file: !5485, line: 475, type: !7, align: 1)
!10160 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10161 = !DILocalVariable(name: "residual", scope: !10162, file: !5485, line: 478, type: !5501, align: 1)
!10162 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10163 = !DILocalVariable(name: "val", scope: !10164, file: !5485, line: 478, type: !7, align: 1)
!10164 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10165 = !DILocalVariable(name: "residual", scope: !10166, file: !5485, line: 475, type: !5501, align: 1)
!10166 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10167 = !DILocalVariable(name: "val", scope: !10168, file: !5485, line: 475, type: !7, align: 1)
!10168 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10169 = !DILocalVariable(name: "residual", scope: !10170, file: !5485, line: 478, type: !5501, align: 1)
!10170 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10171 = !DILocalVariable(name: "val", scope: !10172, file: !5485, line: 478, type: !7, align: 1)
!10172 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10173 = !DILocalVariable(name: "residual", scope: !10174, file: !5485, line: 475, type: !5501, align: 1)
!10174 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 47)
!10175 = !DILocalVariable(name: "val", scope: !10176, file: !5485, line: 475, type: !7, align: 1)
!10176 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 475, column: 29)
!10177 = !DILocalVariable(name: "residual", scope: !10178, file: !5485, line: 478, type: !5501, align: 1)
!10178 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 70)
!10179 = !DILocalVariable(name: "val", scope: !10180, file: !5485, line: 478, type: !7, align: 1)
!10180 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 478, column: 25)
!10181 = !DILocalVariable(name: "extra_bits", scope: !10182, file: !5485, line: 481, type: !17, align: 8)
!10182 = distinct !DILexicalBlock(scope: !9988, file: !5485, line: 481, column: 17)
!10183 = !DILocalVariable(name: "residual", scope: !10184, file: !5485, line: 484, type: !5501, align: 1)
!10184 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 484, column: 43)
!10185 = !DILocalVariable(name: "val", scope: !10186, file: !5485, line: 484, type: !7, align: 1)
!10186 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 484, column: 25)
!10187 = !DILocalVariable(name: "residual", scope: !10188, file: !5485, line: 487, type: !5501, align: 1)
!10188 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 487, column: 38)
!10189 = !DILocalVariable(name: "val", scope: !10190, file: !5485, line: 487, type: !7, align: 1)
!10190 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 487, column: 21)
!10191 = !DILocalVariable(name: "residual", scope: !10192, file: !5485, line: 488, type: !5501, align: 1)
!10192 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 488, column: 70)
!10193 = !DILocalVariable(name: "val", scope: !10194, file: !5485, line: 488, type: !7, align: 1)
!10194 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 488, column: 21)
!10195 = !DILocalVariable(name: "residual", scope: !10196, file: !5485, line: 491, type: !5501, align: 1)
!10196 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 491, column: 43)
!10197 = !DILocalVariable(name: "val", scope: !10198, file: !5485, line: 491, type: !7, align: 1)
!10198 = distinct !DILexicalBlock(scope: !10182, file: !5485, line: 491, column: 21)
!10199 = !DILocation(line: 475, column: 47, scope: !9990)
!10200 = !DILocation(line: 475, column: 29, scope: !9992)
!10201 = !DILocation(line: 478, column: 70, scope: !9994)
!10202 = !DILocation(line: 478, column: 25, scope: !9996)
!10203 = !DILocation(line: 475, column: 47, scope: !9998)
!10204 = !DILocation(line: 475, column: 29, scope: !10000)
!10205 = !DILocation(line: 478, column: 70, scope: !10002)
!10206 = !DILocation(line: 478, column: 25, scope: !10004)
!10207 = !DILocation(line: 475, column: 47, scope: !10006)
!10208 = !DILocation(line: 475, column: 29, scope: !10008)
!10209 = !DILocation(line: 478, column: 70, scope: !10010)
!10210 = !DILocation(line: 478, column: 25, scope: !10012)
!10211 = !DILocation(line: 475, column: 47, scope: !10014)
!10212 = !DILocation(line: 475, column: 29, scope: !10016)
!10213 = !DILocation(line: 478, column: 70, scope: !10018)
!10214 = !DILocation(line: 478, column: 25, scope: !10020)
!10215 = !DILocation(line: 475, column: 47, scope: !10022)
!10216 = !DILocation(line: 475, column: 29, scope: !10024)
!10217 = !DILocation(line: 478, column: 70, scope: !10026)
!10218 = !DILocation(line: 478, column: 25, scope: !10028)
!10219 = !DILocation(line: 475, column: 47, scope: !10030)
!10220 = !DILocation(line: 475, column: 29, scope: !10032)
!10221 = !DILocation(line: 478, column: 70, scope: !10034)
!10222 = !DILocation(line: 478, column: 25, scope: !10036)
!10223 = !DILocation(line: 475, column: 47, scope: !10038)
!10224 = !DILocation(line: 475, column: 29, scope: !10040)
!10225 = !DILocation(line: 478, column: 70, scope: !10042)
!10226 = !DILocation(line: 478, column: 25, scope: !10044)
!10227 = !DILocation(line: 475, column: 47, scope: !10046)
!10228 = !DILocation(line: 475, column: 29, scope: !10048)
!10229 = !DILocation(line: 478, column: 70, scope: !10050)
!10230 = !DILocation(line: 478, column: 25, scope: !10052)
!10231 = !DILocation(line: 475, column: 47, scope: !10054)
!10232 = !DILocation(line: 475, column: 29, scope: !10056)
!10233 = !DILocation(line: 478, column: 70, scope: !10058)
!10234 = !DILocation(line: 478, column: 25, scope: !10060)
!10235 = !DILocation(line: 475, column: 47, scope: !10062)
!10236 = !DILocation(line: 475, column: 29, scope: !10064)
!10237 = !DILocation(line: 478, column: 70, scope: !10066)
!10238 = !DILocation(line: 478, column: 25, scope: !10068)
!10239 = !DILocation(line: 475, column: 47, scope: !10070)
!10240 = !DILocation(line: 475, column: 29, scope: !10072)
!10241 = !DILocation(line: 478, column: 70, scope: !10074)
!10242 = !DILocation(line: 478, column: 25, scope: !10076)
!10243 = !DILocation(line: 475, column: 47, scope: !10078)
!10244 = !DILocation(line: 475, column: 29, scope: !10080)
!10245 = !DILocation(line: 478, column: 70, scope: !10082)
!10246 = !DILocation(line: 478, column: 25, scope: !10084)
!10247 = !DILocation(line: 475, column: 47, scope: !10086)
!10248 = !DILocation(line: 475, column: 29, scope: !10088)
!10249 = !DILocation(line: 478, column: 70, scope: !10090)
!10250 = !DILocation(line: 478, column: 25, scope: !10092)
!10251 = !DILocation(line: 475, column: 47, scope: !10094)
!10252 = !DILocation(line: 475, column: 29, scope: !10096)
!10253 = !DILocation(line: 478, column: 70, scope: !10098)
!10254 = !DILocation(line: 478, column: 25, scope: !10100)
!10255 = !DILocation(line: 475, column: 47, scope: !10102)
!10256 = !DILocation(line: 475, column: 29, scope: !10104)
!10257 = !DILocation(line: 478, column: 70, scope: !10106)
!10258 = !DILocation(line: 478, column: 25, scope: !10108)
!10259 = !DILocation(line: 475, column: 47, scope: !10110)
!10260 = !DILocation(line: 475, column: 29, scope: !10112)
!10261 = !DILocation(line: 478, column: 70, scope: !10114)
!10262 = !DILocation(line: 478, column: 25, scope: !10116)
!10263 = !DILocation(line: 475, column: 47, scope: !10118)
!10264 = !DILocation(line: 475, column: 29, scope: !10120)
!10265 = !DILocation(line: 478, column: 70, scope: !10122)
!10266 = !DILocation(line: 478, column: 25, scope: !10124)
!10267 = !DILocation(line: 475, column: 47, scope: !10126)
!10268 = !DILocation(line: 475, column: 29, scope: !10128)
!10269 = !DILocation(line: 478, column: 70, scope: !10130)
!10270 = !DILocation(line: 478, column: 25, scope: !10132)
!10271 = !DILocation(line: 475, column: 47, scope: !10134)
!10272 = !DILocation(line: 475, column: 29, scope: !10136)
!10273 = !DILocation(line: 478, column: 70, scope: !10138)
!10274 = !DILocation(line: 478, column: 25, scope: !10140)
!10275 = !DILocation(line: 475, column: 47, scope: !10142)
!10276 = !DILocation(line: 475, column: 29, scope: !10144)
!10277 = !DILocation(line: 478, column: 70, scope: !10146)
!10278 = !DILocation(line: 478, column: 25, scope: !10148)
!10279 = !DILocation(line: 475, column: 47, scope: !10150)
!10280 = !DILocation(line: 475, column: 29, scope: !10152)
!10281 = !DILocation(line: 478, column: 70, scope: !10154)
!10282 = !DILocation(line: 478, column: 25, scope: !10156)
!10283 = !DILocation(line: 475, column: 47, scope: !10158)
!10284 = !DILocation(line: 475, column: 29, scope: !10160)
!10285 = !DILocation(line: 478, column: 70, scope: !10162)
!10286 = !DILocation(line: 478, column: 25, scope: !10164)
!10287 = !DILocation(line: 475, column: 47, scope: !10166)
!10288 = !DILocation(line: 475, column: 29, scope: !10168)
!10289 = !DILocation(line: 478, column: 70, scope: !10170)
!10290 = !DILocation(line: 478, column: 25, scope: !10172)
!10291 = !DILocation(line: 475, column: 47, scope: !10174)
!10292 = !DILocation(line: 475, column: 29, scope: !10176)
!10293 = !DILocation(line: 478, column: 70, scope: !10178)
!10294 = !DILocation(line: 478, column: 25, scope: !10180)
!10295 = !DILocation(line: 484, column: 43, scope: !10184)
!10296 = !DILocation(line: 484, column: 25, scope: !10186)
!10297 = !DILocation(line: 487, column: 38, scope: !10188)
!10298 = !DILocation(line: 487, column: 21, scope: !10190)
!10299 = !DILocation(line: 488, column: 70, scope: !10192)
!10300 = !DILocation(line: 488, column: 21, scope: !10194)
!10301 = !DILocation(line: 491, column: 43, scope: !10196)
!10302 = !DILocation(line: 491, column: 21, scope: !10198)
!10303 = !DILocation(line: 434, column: 20, scope: !9979)
!10304 = !DILocation(line: 434, column: 27, scope: !9979)
!10305 = !DILocation(line: 471, column: 21, scope: !9988)
!10306 = !DILocation(line: 481, column: 21, scope: !10182)
!10307 = !DILocation(line: 471, column: 33, scope: !9979)
!10308 = !DILocation(line: 473, column: 46, scope: !9988)
!10309 = !DILocation(line: 474, column: 29, scope: !9988)
!10310 = !DILocation(line: 475, column: 29, scope: !9988)
!10311 = !DILocation(line: 477, column: 25, scope: !9988)
!10312 = !DILocation(line: 478, column: 25, scope: !9988)
!10313 = !DILocation(line: 475, column: 29, scope: !9990)
!10314 = !DILocation(line: 494, column: 14, scope: !9979)
!10315 = !DILocation(line: 478, column: 25, scope: !9994)
!10316 = !DILocation(line: 475, column: 29, scope: !9998)
!10317 = !DILocation(line: 478, column: 25, scope: !10002)
!10318 = !DILocation(line: 475, column: 29, scope: !10006)
!10319 = !DILocation(line: 478, column: 25, scope: !10010)
!10320 = !DILocation(line: 475, column: 29, scope: !10014)
!10321 = !DILocation(line: 478, column: 25, scope: !10018)
!10322 = !DILocation(line: 475, column: 29, scope: !10022)
!10323 = !DILocation(line: 478, column: 25, scope: !10026)
!10324 = !DILocation(line: 475, column: 29, scope: !10030)
!10325 = !DILocation(line: 478, column: 25, scope: !10034)
!10326 = !DILocation(line: 475, column: 29, scope: !10038)
!10327 = !DILocation(line: 478, column: 25, scope: !10042)
!10328 = !DILocation(line: 475, column: 29, scope: !10046)
!10329 = !DILocation(line: 478, column: 25, scope: !10050)
!10330 = !DILocation(line: 475, column: 29, scope: !10054)
!10331 = !DILocation(line: 478, column: 25, scope: !10058)
!10332 = !DILocation(line: 475, column: 29, scope: !10062)
!10333 = !DILocation(line: 478, column: 25, scope: !10066)
!10334 = !DILocation(line: 475, column: 29, scope: !10070)
!10335 = !DILocation(line: 478, column: 25, scope: !10074)
!10336 = !DILocation(line: 475, column: 29, scope: !10078)
!10337 = !DILocation(line: 478, column: 25, scope: !10082)
!10338 = !DILocation(line: 475, column: 29, scope: !10086)
!10339 = !DILocation(line: 478, column: 25, scope: !10090)
!10340 = !DILocation(line: 475, column: 29, scope: !10094)
!10341 = !DILocation(line: 478, column: 25, scope: !10098)
!10342 = !DILocation(line: 475, column: 29, scope: !10102)
!10343 = !DILocation(line: 478, column: 25, scope: !10106)
!10344 = !DILocation(line: 475, column: 29, scope: !10110)
!10345 = !DILocation(line: 478, column: 25, scope: !10114)
!10346 = !DILocation(line: 475, column: 29, scope: !10118)
!10347 = !DILocation(line: 478, column: 25, scope: !10122)
!10348 = !DILocation(line: 475, column: 29, scope: !10126)
!10349 = !DILocation(line: 478, column: 25, scope: !10130)
!10350 = !DILocation(line: 475, column: 29, scope: !10134)
!10351 = !DILocation(line: 478, column: 25, scope: !10138)
!10352 = !DILocation(line: 475, column: 29, scope: !10142)
!10353 = !DILocation(line: 478, column: 25, scope: !10146)
!10354 = !DILocation(line: 475, column: 29, scope: !10150)
!10355 = !DILocation(line: 478, column: 25, scope: !10154)
!10356 = !DILocation(line: 475, column: 29, scope: !10158)
!10357 = !DILocation(line: 478, column: 25, scope: !10162)
!10358 = !DILocation(line: 475, column: 29, scope: !10166)
!10359 = !DILocation(line: 478, column: 25, scope: !10170)
!10360 = !DILocation(line: 481, column: 34, scope: !9988)
!10361 = !DILocation(line: 481, column: 47, scope: !9988)
!10362 = !DILocation(line: 481, column: 46, scope: !9988)
!10363 = !DILocation(line: 482, column: 20, scope: !10182)
!10364 = !DILocation(line: 475, column: 29, scope: !10174)
!10365 = !DILocation(line: 478, column: 25, scope: !10178)
!10366 = !DILocation(line: 490, column: 20, scope: !10182)
!10367 = !DILocation(line: 483, column: 25, scope: !10182)
!10368 = !DILocation(line: 484, column: 25, scope: !10182)
!10369 = !DILocation(line: 486, column: 21, scope: !10182)
!10370 = !DILocation(line: 487, column: 21, scope: !10182)
!10371 = !DILocation(line: 484, column: 25, scope: !10184)
!10372 = !DILocation(line: 488, column: 21, scope: !10182)
!10373 = !DILocation(line: 487, column: 21, scope: !10188)
!10374 = !DILocation(line: 488, column: 21, scope: !10192)
!10375 = !DILocation(line: 493, column: 17, scope: !10182)
!10376 = !DILocation(line: 491, column: 21, scope: !10182)
!10377 = !DILocation(line: 491, column: 21, scope: !10196)
!10378 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h63a2fb15cd3aeefeE", scope: !10379, file: !5485, line: 497, type: !9981, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10380)
!10379 = !DINamespace(name: "{impl#36}", scope: !284)
!10380 = !{!10381, !10382}
!10381 = !DILocalVariable(name: "self", arg: 1, scope: !10378, file: !5485, line: 497, type: !9983)
!10382 = !DILocalVariable(name: "f", arg: 2, scope: !10378, file: !5485, line: 497, type: !128)
!10383 = !DILocation(line: 497, column: 20, scope: !10378)
!10384 = !DILocation(line: 497, column: 27, scope: !10378)
!10385 = !DILocation(line: 498, column: 17, scope: !10378)
!10386 = !DILocation(line: 499, column: 14, scope: !10378)
!10387 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hee41408d0b911d31E", scope: !10388, file: !5485, line: 502, type: !9981, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10389)
!10388 = !DINamespace(name: "{impl#37}", scope: !284)
!10389 = !{!10390, !10391}
!10390 = !DILocalVariable(name: "self", arg: 1, scope: !10387, file: !5485, line: 502, type: !9983)
!10391 = !DILocalVariable(name: "f", arg: 2, scope: !10387, file: !5485, line: 502, type: !128)
!10392 = !DILocation(line: 502, column: 20, scope: !10387)
!10393 = !DILocation(line: 502, column: 27, scope: !10387)
!10394 = !DILocation(line: 503, column: 17, scope: !10387)
!10395 = !DILocation(line: 504, column: 14, scope: !10387)
!10396 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hec11c367d213ab73E", scope: !10397, file: !5485, line: 507, type: !9981, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10398)
!10397 = !DINamespace(name: "{impl#38}", scope: !284)
!10398 = !{!10399, !10400}
!10399 = !DILocalVariable(name: "self", arg: 1, scope: !10396, file: !5485, line: 507, type: !9983)
!10400 = !DILocalVariable(name: "f", arg: 2, scope: !10396, file: !5485, line: 507, type: !128)
!10401 = !DILocation(line: 507, column: 20, scope: !10396)
!10402 = !DILocation(line: 507, column: 27, scope: !10396)
!10403 = !DILocation(line: 508, column: 17, scope: !10396)
!10404 = !DILocation(line: 509, column: 14, scope: !10396)
!10405 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h17420348ad05c89aE", scope: !10406, file: !5485, line: 512, type: !9981, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10407)
!10406 = !DINamespace(name: "{impl#39}", scope: !284)
!10407 = !{!10408, !10409}
!10408 = !DILocalVariable(name: "self", arg: 1, scope: !10405, file: !5485, line: 512, type: !9983)
!10409 = !DILocalVariable(name: "f", arg: 2, scope: !10405, file: !5485, line: 512, type: !128)
!10410 = !DILocation(line: 512, column: 20, scope: !10405)
!10411 = !DILocation(line: 512, column: 27, scope: !10405)
!10412 = !DILocation(line: 513, column: 17, scope: !10405)
!10413 = !DILocation(line: 514, column: 14, scope: !10405)
!10414 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he9af510ad610a753E", scope: !283, file: !5485, line: 532, type: !10415, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !10417)
!10415 = !DISubroutineType(types: !10416)
!10416 = !{!283}
!10417 = !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he9af510ad610a753E", scope: !283, file: !5485, line: 532, type: !10415, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!10418 = !DILocation(line: 533, column: 17, scope: !10414)
!10419 = !DILocation(line: 541, column: 14, scope: !10414)
!10420 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h58cb23e37608cd97E", scope: !283, file: !5485, line: 545, type: !10421, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !10423, retainedNodes: !10424)
!10421 = !DISubroutineType(types: !10422)
!10422 = !{!17, !9983}
!10423 = !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h58cb23e37608cd97E", scope: !283, file: !5485, line: 545, type: !10421, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!10424 = !{!10425}
!10425 = !DILocalVariable(name: "self", arg: 1, scope: !10420, file: !5485, line: 545, type: !9983)
!10426 = !DILocation(line: 545, column: 31, scope: !10420)
!10427 = !DILocation(line: 546, column: 17, scope: !10420)
!10428 = !DILocation(line: 547, column: 14, scope: !10420)
!10429 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h9fba3681590687e6E", scope: !283, file: !5485, line: 563, type: !10430, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !10432, retainedNodes: !10433)
!10430 = !DISubroutineType(types: !10431)
!10431 = !{!283, !17}
!10432 = !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h9fba3681590687e6E", scope: !283, file: !5485, line: 563, type: !10430, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!10433 = !{!10434}
!10434 = !DILocalVariable(name: "bits", arg: 1, scope: !10429, file: !5485, line: 563, type: !17)
!10435 = !DILocation(line: 563, column: 45, scope: !10429)
!10436 = !DILocation(line: 564, column: 37, scope: !10429)
!10437 = !DILocation(line: 564, column: 30, scope: !10429)
!10438 = !DILocation(line: 564, column: 17, scope: !10429)
!10439 = !DILocation(line: 565, column: 14, scope: !10429)
!10440 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE", scope: !283, file: !5485, line: 603, type: !10441, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, declaration: !10443, retainedNodes: !10444)
!10441 = !DISubroutineType(types: !10442)
!10442 = !{!226, !9983, !283}
!10443 = !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h7a07dda32965e7eaE", scope: !283, file: !5485, line: 603, type: !10441, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit, templateParams: !18)
!10444 = !{!10445, !10446}
!10445 = !DILocalVariable(name: "self", arg: 1, scope: !10440, file: !5485, line: 603, type: !9983)
!10446 = !DILocalVariable(name: "other", arg: 2, scope: !10440, file: !5485, line: 603, type: !283)
!10447 = !DILocation(line: 603, column: 35, scope: !10440)
!10448 = !DILocation(line: 603, column: 42, scope: !10440)
!10449 = !DILocation(line: 604, column: 18, scope: !10440)
!10450 = !DILocation(line: 604, column: 17, scope: !10440)
!10451 = !DILocation(line: 605, column: 14, scope: !10440)
!10452 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h1cf8d049be2ec752E", scope: !10453, file: !5485, line: 731, type: !10454, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10456)
!10453 = !DINamespace(name: "{impl#41}", scope: !284)
!10454 = !DISubroutineType(types: !10455)
!10455 = !{!283, !283, !283}
!10456 = !{!10457, !10458}
!10457 = !DILocalVariable(name: "self", arg: 1, scope: !10452, file: !5485, line: 731, type: !283)
!10458 = !DILocalVariable(name: "other", arg: 2, scope: !10452, file: !5485, line: 731, type: !283)
!10459 = !DILocation(line: 731, column: 22, scope: !10452)
!10460 = !DILocation(line: 731, column: 28, scope: !10452)
!10461 = !DILocation(line: 732, column: 30, scope: !10452)
!10462 = !DILocation(line: 732, column: 17, scope: !10452)
!10463 = !DILocation(line: 733, column: 14, scope: !10452)
!10464 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17ha1459e7071ae85e8E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10469)
!10465 = !DINamespace(name: "{impl#0}", scope: !10466)
!10466 = !DINamespace(name: "fmt", scope: !9980)
!10467 = !DISubroutineType(types: !10468)
!10468 = !{!226, !9983}
!10469 = !{!10470}
!10470 = !DILocalVariable(name: "self", arg: 1, scope: !10471, file: !5070, line: 107, type: !9983)
!10471 = !DILexicalBlockFile(scope: !10464, file: !5070, discriminator: 0)
!10472 = !DILocation(line: 107, column: 1, scope: !10471)
!10473 = !DILocation(line: 875, column: 11, scope: !10464)
!10474 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb4c820b24890a69aE", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10475)
!10475 = !{!10476}
!10476 = !DILocalVariable(name: "self", arg: 1, scope: !10477, file: !5070, line: 107, type: !9983)
!10477 = !DILexicalBlockFile(scope: !10474, file: !5070, discriminator: 0)
!10478 = !DILocation(line: 107, column: 1, scope: !10477)
!10479 = !DILocation(line: 875, column: 11, scope: !10474)
!10480 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hd9a45d65ef0e8ba9E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10481)
!10481 = !{!10482}
!10482 = !DILocalVariable(name: "self", arg: 1, scope: !10483, file: !5070, line: 107, type: !9983)
!10483 = !DILexicalBlockFile(scope: !10480, file: !5070, discriminator: 0)
!10484 = !DILocation(line: 107, column: 1, scope: !10483)
!10485 = !DILocation(line: 875, column: 11, scope: !10480)
!10486 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h63722bc7c0e902f3E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10487)
!10487 = !{!10488}
!10488 = !DILocalVariable(name: "self", arg: 1, scope: !10489, file: !5070, line: 107, type: !9983)
!10489 = !DILexicalBlockFile(scope: !10486, file: !5070, discriminator: 0)
!10490 = !DILocation(line: 107, column: 1, scope: !10489)
!10491 = !DILocation(line: 875, column: 11, scope: !10486)
!10492 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h771fbcf72c11a57aE", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10493)
!10493 = !{!10494}
!10494 = !DILocalVariable(name: "self", arg: 1, scope: !10495, file: !5070, line: 107, type: !9983)
!10495 = !DILexicalBlockFile(scope: !10492, file: !5070, discriminator: 0)
!10496 = !DILocation(line: 107, column: 1, scope: !10495)
!10497 = !DILocation(line: 875, column: 11, scope: !10492)
!10498 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb68cd73f44b18339E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10499)
!10499 = !{!10500}
!10500 = !DILocalVariable(name: "self", arg: 1, scope: !10501, file: !5070, line: 107, type: !9983)
!10501 = !DILexicalBlockFile(scope: !10498, file: !5070, discriminator: 0)
!10502 = !DILocation(line: 107, column: 1, scope: !10501)
!10503 = !DILocation(line: 875, column: 11, scope: !10498)
!10504 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h25483ee40e50f4e1E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10505)
!10505 = !{!10506}
!10506 = !DILocalVariable(name: "self", arg: 1, scope: !10507, file: !5070, line: 107, type: !9983)
!10507 = !DILexicalBlockFile(scope: !10504, file: !5070, discriminator: 0)
!10508 = !DILocation(line: 107, column: 1, scope: !10507)
!10509 = !DILocation(line: 875, column: 11, scope: !10504)
!10510 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h348e89d7aa0d7769E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10511)
!10511 = !{!10512}
!10512 = !DILocalVariable(name: "self", arg: 1, scope: !10513, file: !5070, line: 107, type: !9983)
!10513 = !DILexicalBlockFile(scope: !10510, file: !5070, discriminator: 0)
!10514 = !DILocation(line: 107, column: 1, scope: !10513)
!10515 = !DILocation(line: 875, column: 11, scope: !10510)
!10516 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h4ccac4178de072cdE", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10517)
!10517 = !{!10518}
!10518 = !DILocalVariable(name: "self", arg: 1, scope: !10519, file: !5070, line: 107, type: !9983)
!10519 = !DILexicalBlockFile(scope: !10516, file: !5070, discriminator: 0)
!10520 = !DILocation(line: 107, column: 1, scope: !10519)
!10521 = !DILocation(line: 875, column: 11, scope: !10516)
!10522 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h5d069258c14cbd12E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10523)
!10523 = !{!10524}
!10524 = !DILocalVariable(name: "self", arg: 1, scope: !10525, file: !5070, line: 107, type: !9983)
!10525 = !DILexicalBlockFile(scope: !10522, file: !5070, discriminator: 0)
!10526 = !DILocation(line: 107, column: 1, scope: !10525)
!10527 = !DILocation(line: 875, column: 11, scope: !10522)
!10528 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h3e702702858fe5a9E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10529)
!10529 = !{!10530}
!10530 = !DILocalVariable(name: "self", arg: 1, scope: !10531, file: !5070, line: 107, type: !9983)
!10531 = !DILexicalBlockFile(scope: !10528, file: !5070, discriminator: 0)
!10532 = !DILocation(line: 107, column: 1, scope: !10531)
!10533 = !DILocation(line: 875, column: 11, scope: !10528)
!10534 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h28262fd1750e93d7E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10535)
!10535 = !{!10536}
!10536 = !DILocalVariable(name: "self", arg: 1, scope: !10537, file: !5070, line: 107, type: !9983)
!10537 = !DILexicalBlockFile(scope: !10534, file: !5070, discriminator: 0)
!10538 = !DILocation(line: 107, column: 1, scope: !10537)
!10539 = !DILocation(line: 875, column: 11, scope: !10534)
!10540 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h4e04a6dd4585b306E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10541)
!10541 = !{!10542}
!10542 = !DILocalVariable(name: "self", arg: 1, scope: !10543, file: !5070, line: 107, type: !9983)
!10543 = !DILexicalBlockFile(scope: !10540, file: !5070, discriminator: 0)
!10544 = !DILocation(line: 107, column: 1, scope: !10543)
!10545 = !DILocation(line: 875, column: 11, scope: !10540)
!10546 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h3fcf4e4b1fe52bf9E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10547)
!10547 = !{!10548}
!10548 = !DILocalVariable(name: "self", arg: 1, scope: !10549, file: !5070, line: 107, type: !9983)
!10549 = !DILexicalBlockFile(scope: !10546, file: !5070, discriminator: 0)
!10550 = !DILocation(line: 107, column: 1, scope: !10549)
!10551 = !DILocation(line: 875, column: 11, scope: !10546)
!10552 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hc235c02ad4d95e22E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10553)
!10553 = !{!10554}
!10554 = !DILocalVariable(name: "self", arg: 1, scope: !10555, file: !5070, line: 107, type: !9983)
!10555 = !DILexicalBlockFile(scope: !10552, file: !5070, discriminator: 0)
!10556 = !DILocation(line: 107, column: 1, scope: !10555)
!10557 = !DILocation(line: 875, column: 11, scope: !10552)
!10558 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517he0f25cb4a2b417c4E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10559)
!10559 = !{!10560}
!10560 = !DILocalVariable(name: "self", arg: 1, scope: !10561, file: !5070, line: 107, type: !9983)
!10561 = !DILexicalBlockFile(scope: !10558, file: !5070, discriminator: 0)
!10562 = !DILocation(line: 107, column: 1, scope: !10561)
!10563 = !DILocation(line: 875, column: 11, scope: !10558)
!10564 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617he61267d8a2715a71E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10565)
!10565 = !{!10566}
!10566 = !DILocalVariable(name: "self", arg: 1, scope: !10567, file: !5070, line: 107, type: !9983)
!10567 = !DILexicalBlockFile(scope: !10564, file: !5070, discriminator: 0)
!10568 = !DILocation(line: 107, column: 1, scope: !10567)
!10569 = !DILocation(line: 875, column: 11, scope: !10564)
!10570 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h12aa493ad6be5aa8E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10571)
!10571 = !{!10572}
!10572 = !DILocalVariable(name: "self", arg: 1, scope: !10573, file: !5070, line: 107, type: !9983)
!10573 = !DILexicalBlockFile(scope: !10570, file: !5070, discriminator: 0)
!10574 = !DILocation(line: 107, column: 1, scope: !10573)
!10575 = !DILocation(line: 875, column: 11, scope: !10570)
!10576 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha8418bc4ac329351E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10577)
!10577 = !{!10578}
!10578 = !DILocalVariable(name: "self", arg: 1, scope: !10579, file: !5070, line: 107, type: !9983)
!10579 = !DILexicalBlockFile(scope: !10576, file: !5070, discriminator: 0)
!10580 = !DILocation(line: 107, column: 1, scope: !10579)
!10581 = !DILocation(line: 875, column: 11, scope: !10576)
!10582 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h327c44d2eaf97953E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10583)
!10583 = !{!10584}
!10584 = !DILocalVariable(name: "self", arg: 1, scope: !10585, file: !5070, line: 107, type: !9983)
!10585 = !DILexicalBlockFile(scope: !10582, file: !5070, discriminator: 0)
!10586 = !DILocation(line: 107, column: 1, scope: !10585)
!10587 = !DILocation(line: 875, column: 11, scope: !10582)
!10588 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h81869ecb02db6180E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10589)
!10589 = !{!10590}
!10590 = !DILocalVariable(name: "self", arg: 1, scope: !10591, file: !5070, line: 107, type: !9983)
!10591 = !DILexicalBlockFile(scope: !10588, file: !5070, discriminator: 0)
!10592 = !DILocation(line: 107, column: 1, scope: !10591)
!10593 = !DILocation(line: 875, column: 11, scope: !10588)
!10594 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hadd2a3f8b4fe8af6E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10595)
!10595 = !{!10596}
!10596 = !DILocalVariable(name: "self", arg: 1, scope: !10597, file: !5070, line: 107, type: !9983)
!10597 = !DILexicalBlockFile(scope: !10594, file: !5070, discriminator: 0)
!10598 = !DILocation(line: 107, column: 1, scope: !10597)
!10599 = !DILocation(line: 875, column: 11, scope: !10594)
!10600 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h51ae97606096866fE", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10601)
!10601 = !{!10602}
!10602 = !DILocalVariable(name: "self", arg: 1, scope: !10603, file: !5070, line: 107, type: !9983)
!10603 = !DILexicalBlockFile(scope: !10600, file: !5070, discriminator: 0)
!10604 = !DILocation(line: 107, column: 1, scope: !10603)
!10605 = !DILocation(line: 875, column: 11, scope: !10600)
!10606 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h6cbf547ff546e446E", scope: !10465, file: !5485, line: 460, type: !10467, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10607)
!10607 = !{!10608}
!10608 = !DILocalVariable(name: "self", arg: 1, scope: !10609, file: !5070, line: 107, type: !9983)
!10609 = !DILexicalBlockFile(scope: !10606, file: !5070, discriminator: 0)
!10610 = !DILocation(line: 107, column: 1, scope: !10609)
!10611 = !DILocation(line: 875, column: 11, scope: !10606)
!10612 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hfdcac3f0bc46b0eeE", scope: !10613, file: !2388, line: 21, type: !10614, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !291, templateParams: !18, retainedNodes: !10617)
!10613 = !DINamespace(name: "{impl#1}", scope: !14)
!10614 = !DISubroutineType(types: !10615)
!10615 = !{!110, !10616, !128}
!10616 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !178, size: 64, align: 64, dwarfAddressSpace: 0)
!10617 = !{!10618, !10619}
!10618 = !DILocalVariable(name: "self", arg: 1, scope: !10612, file: !2388, line: 21, type: !10616)
!10619 = !DILocalVariable(name: "f", arg: 2, scope: !10612, file: !2388, line: 21, type: !128)
!10620 = !DILocation(line: 21, column: 10, scope: !10612)
!10621 = !DILocation(line: 21, column: 14, scope: !10612)
!10622 = !DILocation(line: 21, column: 15, scope: !10612)
