#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001f57e10 .scope module, "ControlUnit_Tester_pepo" "ControlUnit_Tester_pepo" 2 2;
 .timescale 0 0;
P_0000000001f538f0 .param/l "sim_time" 0 2 16, +C4<00000000000000000000000000101000>;
v0000000001fa9740_0 .var "CLK", 0 0;
v0000000001faa1e0_0 .var "COND", 0 0;
v0000000001faa280_0 .var "IR", 31 0;
v0000000001fa9600_0 .var "LSM_DETECT", 0 0;
v0000000001fa97e0_0 .var "LSM_END", 0 0;
v0000000001faa3c0_0 .var "MOC", 0 0;
v0000000001faa500_0 .var "RESET", 0 0;
v0000000001faa5a0_0 .net "cu_datapath", 33 0, v0000000001f4fc40_0;  1 drivers
S_0000000001f57250 .scope module, "cu_pepo" "cu_pepo" 2 19, 3 1 0, S_0000000001f57e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IR"
    .port_info 1 /INPUT 1 "MOC"
    .port_info 2 /INPUT 1 "COND"
    .port_info 3 /INPUT 1 "LSM_DETECT"
    .port_info 4 /INPUT 1 "LSM_END"
    .port_info 5 /INPUT 1 "RESET"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /OUTPUT 34 "cu_datapath"
v0000000001faaa00_0 .net "ADDER_COUT", 0 0, L_0000000001faaaa0;  1 drivers
v0000000001fa9b00_0 .net "ADD_OUT", 7 0, L_0000000001faa960;  1 drivers
v0000000001fa9d80_0 .net "CLK", 0 0, v0000000001fa9740_0;  1 drivers
v0000000001faad20_0 .net "COND", 0 0, v0000000001faa1e0_0;  1 drivers
v0000000001fa99c0_0 .net "CTL_REG_CUI", 29 0, v0000000001f50280_0;  1 drivers
v0000000001faa640_0 .net "ENC_OUT", 7 0, v0000000001f4ed40_0;  1 drivers
v0000000001fa91a0_0 .net "INC_REG_OUT", 7 0, v0000000001f503c0_0;  1 drivers
v0000000001fa9c40_0 .net "INV_OUT", 0 0, L_0000000002201bd0;  1 drivers
v0000000001fa9380_0 .net "IR", 31 0, v0000000001faa280_0;  1 drivers
v0000000001faa460_0 .net "LSM_DETECT", 0 0, v0000000001fa9600_0;  1 drivers
v0000000001faae60_0 .net "LSM_END", 0 0, v0000000001fa97e0_0;  1 drivers
v0000000001fa9ec0_0 .net "M1M0", 1 0, v0000000001f4ea20_0;  1 drivers
v0000000001faa320_0 .net "MA_OUT", 7 0, v0000000001f4f420_0;  1 drivers
v0000000001faa6e0_0 .net "MC_OUT", 0 0, v0000000001fa9920_0;  1 drivers
v0000000001fa9420_0 .net "ME_OUT", 7 0, v0000000001fa9ba0_0;  1 drivers
v0000000001faa000_0 .net "MOC", 0 0, v0000000001faa3c0_0;  1 drivers
v0000000001faa0a0_0 .net "MR_OUT", 7 0, v0000000001fa9100_0;  1 drivers
v0000000001faa140_0 .net "RESET", 0 0, v0000000001faa500_0;  1 drivers
v0000000001faaf00_0 .net "ROM_OUT", 63 0, v0000000001f4ec00_0;  1 drivers
v0000000001fa9060_0 .net "cu_datapath", 33 0, v0000000001f4fc40_0;  alias, 1 drivers
L_0000000001faa780 .part v0000000001f50280_0, 0, 8;
L_00000000022007d0 .part v0000000001f50280_0, 19, 1;
L_0000000002201770 .part v0000000001f50280_0, 8, 8;
L_0000000002201090 .part v0000000001f50280_0, 16, 3;
L_0000000002201ef0 .part v0000000001faa280_0, 20, 1;
L_0000000002201310 .part v0000000001faa280_0, 21, 1;
L_0000000002201c70 .part v0000000001f50280_0, 20, 1;
L_0000000002200730 .part v0000000001f50280_0, 21, 3;
S_0000000001f0ab40 .scope module, "AdderCU" "AdderCU" 3 44, 4 4 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "COUT"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 1 "CIN"
v0000000001f4f600_0 .net "A", 7 0, v0000000001f4f420_0;  alias, 1 drivers
L_00000000021b81b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000000001f4fe20_0 .net "B", 7 0, L_00000000021b81b8;  1 drivers
L_00000000021b8200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001f4f560_0 .net "CIN", 0 0, L_00000000021b8200;  1 drivers
v0000000001f50460_0 .net "COUT", 0 0, L_0000000001faaaa0;  alias, 1 drivers
v0000000001f4eac0_0 .net "S", 7 0, L_0000000001faa960;  alias, 1 drivers
v0000000001f4ee80_0 .net *"_s11", 8 0, L_0000000001faa8c0;  1 drivers
L_00000000021b8368 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f4ff60_0 .net *"_s13", 8 0, L_00000000021b8368;  1 drivers
v0000000001f4fec0_0 .net *"_s17", 8 0, L_0000000001faabe0;  1 drivers
v0000000001f4f9c0_0 .net *"_s3", 8 0, L_0000000001faa820;  1 drivers
L_00000000021b8170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001f50000_0 .net *"_s6", 0 0, L_00000000021b8170;  1 drivers
L_00000000021b8320 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0000000001f500a0_0 .net *"_s7", 8 0, L_00000000021b8320;  1 drivers
L_0000000001faaaa0 .part L_0000000001faabe0, 8, 1;
L_0000000001faa960 .part L_0000000001faabe0, 0, 8;
L_0000000001faa820 .concat [ 8 1 0 0], v0000000001f4f420_0, L_00000000021b8170;
L_0000000001faa8c0 .arith/sum 9, L_0000000001faa820, L_00000000021b8320;
L_0000000001faabe0 .arith/sum 9, L_0000000001faa8c0, L_00000000021b8368;
S_0000000001f0acc0 .scope module, "ControlRegister_pepo" "ControlRegister_pepo" 3 42, 5 1 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "D"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /OUTPUT 30 "Q_cu"
    .port_info 4 /OUTPUT 34 "Q_datapath"
v0000000001f501e0_0 .net "CLK", 0 0, v0000000001fa9740_0;  alias, 1 drivers
v0000000001f4f1a0_0 .net "D", 63 0, v0000000001f4ec00_0;  alias, 1 drivers
L_00000000021b8128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001f4f240_0 .net "Enable", 0 0, L_00000000021b8128;  1 drivers
v0000000001f50280_0 .var "Q_cu", 29 0;
v0000000001f4fc40_0 .var "Q_datapath", 33 0;
E_0000000001f538b0 .event posedge, v0000000001f501e0_0;
S_0000000001f06b10 .scope module, "IncRegister_pepo" "IncRegister_pepo" 3 46, 6 1 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /OUTPUT 8 "Q"
v0000000001f4fb00_0 .net "CLK", 0 0, v0000000001fa9740_0;  alias, 1 drivers
v0000000001f4f6a0_0 .net "D", 7 0, L_0000000001faa960;  alias, 1 drivers
L_00000000021b8248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001f4fa60_0 .net "Enable", 0 0, L_00000000021b8248;  1 drivers
v0000000001f503c0_0 .var "Q", 7 0;
v0000000001f4f060_0 .net "RESET", 0 0, v0000000001faa500_0;  alias, 1 drivers
E_0000000001f53bf0/0 .event edge, v0000000001f4f060_0;
E_0000000001f53bf0/1 .event posedge, v0000000001f501e0_0;
E_0000000001f53bf0 .event/or E_0000000001f53bf0/0, E_0000000001f53bf0/1;
S_0000000001f06c90 .scope module, "InverterCU" "InverterCU" 3 52, 7 1 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN"
    .port_info 2 /INPUT 1 "INV"
v0000000001f4e700_0 .net "IN", 0 0, v0000000001fa9920_0;  alias, 1 drivers
v0000000001f4e980_0 .net "INV", 0 0, L_0000000002201c70;  1 drivers
v0000000001f4f740_0 .net "OUT", 0 0, L_0000000002201bd0;  alias, 1 drivers
v0000000001f4f880_0 .net *"_s1", 0 0, L_0000000002201450;  1 drivers
L_0000000002201450 .reduce/nor v0000000001fa9920_0;
L_0000000002201bd0 .functor MUXZ 1, v0000000001fa9920_0, L_0000000002201450, L_0000000002201c70, C4<>;
S_0000000001ef65b0 .scope module, "NextStateAdd" "NextStateAdd" 3 54, 8 1 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "M1M0"
    .port_info 1 /INPUT 3 "IN"
    .port_info 2 /INPUT 1 "STS"
v0000000001f4e7a0_0 .net "IN", 2 0, L_0000000002200730;  1 drivers
v0000000001f4ea20_0 .var "M1M0", 1 0;
v0000000001f4f920_0 .net "STS", 0 0, L_0000000002201bd0;  alias, 1 drivers
E_0000000001f53970 .event edge, v0000000001f4f740_0, v0000000001f4e7a0_0;
S_0000000001ef6730 .scope module, "ROM" "rom" 3 40, 9 3 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "OUT"
    .port_info 1 /INPUT 8 "IN"
v0000000001f4e840_0 .net "IN", 7 0, v0000000001fa9100_0;  alias, 1 drivers
v0000000001f4ec00_0 .var "OUT", 63 0;
E_0000000001f543b0 .event edge, v0000000001f4e840_0;
S_0000000001f22230 .scope module, "encoder" "Encoder" 3 33, 10 1 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 32 "IR"
v0000000001f4eca0_0 .net "IR", 31 0, v0000000001faa280_0;  alias, 1 drivers
v0000000001f4ed40_0 .var "OUT", 7 0;
E_0000000001f543f0 .event edge, v0000000001f4eca0_0;
S_0000000001f223b0 .scope module, "muxAc" "mux_4x1_8bit" 3 35, 11 2 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 2 "S"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 8 "C"
    .port_info 5 /INPUT 8 "D"
v0000000001f4ede0_0 .net "A", 7 0, v0000000001f4ed40_0;  alias, 1 drivers
L_00000000021b8098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000001f4ef20_0 .net "B", 7 0, L_00000000021b8098;  1 drivers
v0000000001f4f2e0_0 .net "C", 7 0, L_0000000001faa780;  1 drivers
v0000000001f4efc0_0 .net "D", 7 0, v0000000001fa9ba0_0;  alias, 1 drivers
v0000000001f4f380_0 .net "S", 1 0, v0000000001f4ea20_0;  alias, 1 drivers
v0000000001f4f420_0 .var "Y", 7 0;
E_0000000001f53d70/0 .event edge, v0000000001f4efc0_0, v0000000001f4f2e0_0, v0000000001f4ef20_0, v0000000001f4ed40_0;
E_0000000001f53d70/1 .event edge, v0000000001f4ea20_0;
E_0000000001f53d70 .event/or E_0000000001f53d70/0, E_0000000001f53d70/1;
S_0000000001f20e20 .scope module, "muxCc" "mux_8x1_1bit" 3 50, 12 2 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 3 "S"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "C"
    .port_info 5 /INPUT 1 "D"
    .port_info 6 /INPUT 1 "E"
    .port_info 7 /INPUT 1 "F"
    .port_info 8 /INPUT 1 "G"
    .port_info 9 /INPUT 1 "H"
v0000000001f43d10_0 .net "A", 0 0, v0000000001faa3c0_0;  alias, 1 drivers
v0000000001f436d0_0 .net "B", 0 0, v0000000001faa1e0_0;  alias, 1 drivers
v0000000001fa94c0_0 .net "C", 0 0, L_0000000002201ef0;  1 drivers
v0000000001fa9a60_0 .net "D", 0 0, v0000000001fa9600_0;  alias, 1 drivers
v0000000001faac80_0 .net "E", 0 0, v0000000001fa97e0_0;  alias, 1 drivers
v0000000001fa9880_0 .net "F", 0 0, L_0000000002201310;  1 drivers
L_00000000021b8290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001fa9560_0 .net "G", 0 0, L_00000000021b8290;  1 drivers
L_00000000021b82d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001fa9f60_0 .net "H", 0 0, L_00000000021b82d8;  1 drivers
v0000000001fa92e0_0 .net "S", 2 0, L_0000000002201090;  1 drivers
v0000000001fa9920_0 .var "Y", 0 0;
E_0000000001f54030/0 .event edge, v0000000001fa9f60_0, v0000000001fa9560_0, v0000000001fa9880_0, v0000000001faac80_0;
E_0000000001f54030/1 .event edge, v0000000001fa9a60_0, v0000000001fa94c0_0, v0000000001f436d0_0, v0000000001f43d10_0;
E_0000000001f54030/2 .event edge, v0000000001fa92e0_0;
E_0000000001f54030 .event/or E_0000000001f54030/0, E_0000000001f54030/1, E_0000000001f54030/2;
S_0000000001f20fa0 .scope module, "muxEc" "mux_2x1_8bit" 3 48, 13 8 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 1 "S"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
v0000000001fa9ce0_0 .net "A", 7 0, v0000000001f503c0_0;  alias, 1 drivers
v0000000001faadc0_0 .net "B", 7 0, L_0000000002201770;  1 drivers
v0000000001fa9240_0 .net "S", 0 0, L_00000000022007d0;  1 drivers
v0000000001fa9ba0_0 .var "Y", 7 0;
E_0000000001f54430 .event edge, v0000000001faadc0_0, v0000000001f503c0_0, v0000000001fa9240_0;
S_0000000001efd3b0 .scope module, "muxRc" "mux_2x1_8bit" 3 37, 13 8 0, S_0000000001f57250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 1 "S"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
v0000000001faab40_0 .net "A", 7 0, v0000000001f4f420_0;  alias, 1 drivers
L_00000000021b80e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000001fa96a0_0 .net "B", 7 0, L_00000000021b80e0;  1 drivers
v0000000001fa9e20_0 .net "S", 0 0, v0000000001faa500_0;  alias, 1 drivers
v0000000001fa9100_0 .var "Y", 7 0;
E_0000000001f54470 .event edge, v0000000001fa96a0_0, v0000000001f4f600_0, v0000000001f4f060_0;
    .scope S_0000000001f22230;
T_0 ;
    %wait E_0000000001f543f0;
    %load/vec4 v0000000001f4eca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 23, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 3, 25, 6;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 23, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 3, 25, 6;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 21, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.15 ;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 3, 25, 6;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 21, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.21 ;
T_0.19 ;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 22, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 46, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 21, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 47, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.27 ;
T_0.25 ;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 22, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 21, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.33;
T_0.32 ;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.33 ;
T_0.31 ;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 3, 25, 6;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.34, 4;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.37;
T_0.36 ;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.37 ;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0000000001f4eca0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
    %jmp T_0.39;
T_0.38 ;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0000000001f4ed40_0, 0, 8;
T_0.39 ;
T_0.35 ;
T_0.29 ;
T_0.23 ;
T_0.17 ;
T_0.11 ;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000001f223b0;
T_1 ;
    %wait E_0000000001f53d70;
    %load/vec4 v0000000001f4f380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000000001f4ede0_0;
    %store/vec4 v0000000001f4f420_0, 0, 8;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000000001f4ef20_0;
    %store/vec4 v0000000001f4f420_0, 0, 8;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000000001f4f2e0_0;
    %store/vec4 v0000000001f4f420_0, 0, 8;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000000001f4efc0_0;
    %store/vec4 v0000000001f4f420_0, 0, 8;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001efd3b0;
T_2 ;
    %wait E_0000000001f54470;
    %load/vec4 v0000000001fa9e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000000001faab40_0;
    %store/vec4 v0000000001fa9100_0, 0, 8;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000000001fa96a0_0;
    %store/vec4 v0000000001fa9100_0, 0, 8;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001ef6730;
T_3 ;
    %wait E_0000000001f543b0;
    %load/vec4 v0000000001f4e840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 8;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 8;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 8;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %jmp T_3.45;
T_3.0 ;
    %pushi/vec4 3221225472, 0, 39;
    %concati/vec4 0, 0, 25;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.1 ;
    %pushi/vec4 2952790024, 0, 37;
    %concati/vec4 33587456, 0, 27;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.2 ;
    %pushi/vec4 2550136849, 0, 36;
    %concati/vec4 168331520, 0, 28;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.3 ;
    %pushi/vec4 3690987721, 0, 36;
    %concati/vec4 134217984, 0, 28;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.4 ;
    %pushi/vec4 2451570720, 0, 35;
    %concati/vec4 0, 0, 29;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.5 ;
    %pushi/vec4 2751463452, 0, 34;
    %concati/vec4 5898240, 0, 30;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.6 ;
    %pushi/vec4 3019898908, 0, 34;
    %concati/vec4 5898240, 0, 30;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.7 ;
    %pushi/vec4 3825205272, 0, 34;
    %concati/vec4 5898240, 0, 30;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.8 ;
    %pushi/vec4 4093640728, 0, 34;
    %concati/vec4 5898240, 0, 30;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.9 ;
    %pushi/vec4 2236670152, 0, 33;
    %concati/vec4 1078198272, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.10 ;
    %pushi/vec4 2332033024, 0, 33;
    %concati/vec4 1078198272, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.11 ;
    %pushi/vec4 2505105610, 0, 33;
    %concati/vec4 12634112, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.12 ;
    %pushi/vec4 2600468480, 0, 33;
    %concati/vec4 1073774592, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.13 ;
    %pushi/vec4 2773541066, 0, 33;
    %concati/vec4 4456448, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.14 ;
    %pushi/vec4 2907758792, 0, 33;
    %concati/vec4 1074003968, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.15 ;
    %pushi/vec4 2986344592, 0, 33;
    %concati/vec4 1074003968, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.16 ;
    %pushi/vec4 3137339392, 0, 33;
    %concati/vec4 1073774592, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.17 ;
    %pushi/vec4 3310411978, 0, 33;
    %concati/vec4 262144, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.18 ;
    %pushi/vec4 3448826088, 0, 33;
    %concati/vec4 134218755, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.19 ;
    %pushi/vec4 3581935824, 0, 33;
    %concati/vec4 671155203, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.20 ;
    %pushi/vec4 3657433100, 0, 33;
    %concati/vec4 10012672, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.21 ;
    %pushi/vec4 3791651016, 0, 33;
    %concati/vec4 637566976, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.22 ;
    %pushi/vec4 3988785384, 0, 33;
    %concati/vec4 134218755, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.23 ;
    %pushi/vec4 4060086528, 0, 33;
    %concati/vec4 1073774664, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.24 ;
    %pushi/vec4 4211081216, 0, 33;
    %concati/vec4 1074135112, 0, 31;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.25 ;
    %pushi/vec4 2194407592, 0, 32;
    %concati/vec4 64, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.26 ;
    %pushi/vec4 2261254284, 0, 32;
    %concati/vec4 64, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.27 ;
    %pushi/vec4 2330497176, 0, 32;
    %concati/vec4 134218052, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.28 ;
    %pushi/vec4 2365587592, 0, 32;
    %concati/vec4 604012608, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.29 ;
    %pushi/vec4 2462056592, 0, 32;
    %concati/vec4 536936448, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.30 ;
    %pushi/vec4 2499805341, 0, 32;
    %concati/vec4 10537024, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.31 ;
    %pushi/vec4 2596274328, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.32 ;
    %pushi/vec4 2664431788, 0, 32;
    %concati/vec4 1086718016, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.33 ;
    %pushi/vec4 2731802640, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.34 ;
    %pushi/vec4 2768240659, 0, 32;
    %concati/vec4 12634112, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.35 ;
    %pushi/vec4 2861564064, 0, 32;
    %concati/vec4 64, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.36 ;
    %pushi/vec4 2902458496, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.37 ;
    %pushi/vec4 2977955841, 0, 32;
    %concati/vec4 34635776, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.38 ;
    %pushi/vec4 3036676101, 0, 32;
    %concati/vec4 38316032, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.39 ;
    %pushi/vec4 3103785032, 0, 32;
    %concati/vec4 1078198272, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.40 ;
    %pushi/vec4 3198709860, 0, 32;
    %concati/vec4 1078198272, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.41 ;
    %pushi/vec4 3238002768, 0, 32;
    %concati/vec4 1073774592, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.42 ;
    %pushi/vec4 3305111624, 0, 32;
    %concati/vec4 1074003968, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.43 ;
    %pushi/vec4 3400036452, 0, 32;
    %concati/vec4 1074003968, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 3439329376, 0, 32;
    %concati/vec4 1073774592, 0, 32;
    %store/vec4 v0000000001f4ec00_0, 0, 64;
    %jmp T_3.45;
T_3.45 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001f0acc0;
T_4 ;
    %wait E_0000000001f538b0;
    %load/vec4 v0000000001f4f240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0000000001f0acc0;
    %fork t_2, S_0000000001f0acc0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %load/vec4 v0000000001f4f1a0_0;
    %parti/s 30, 34, 7;
    %store/vec4 v0000000001f50280_0, 0, 30;
    %end;
t_2 ;
    %load/vec4 v0000000001f4f1a0_0;
    %parti/s 34, 0, 2;
    %store/vec4 v0000000001f4fc40_0, 0, 34;
    %end;
    .scope S_0000000001f0acc0;
t_0 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001f06b10;
T_5 ;
    %wait E_0000000001f53bf0;
    %load/vec4 v0000000001f4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001f503c0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001f4fa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000001f4f6a0_0;
    %store/vec4 v0000000001f503c0_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001f20fa0;
T_6 ;
    %wait E_0000000001f54430;
    %load/vec4 v0000000001fa9240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0000000001fa9ce0_0;
    %store/vec4 v0000000001fa9ba0_0, 0, 8;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0000000001faadc0_0;
    %store/vec4 v0000000001fa9ba0_0, 0, 8;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001f20e20;
T_7 ;
    %wait E_0000000001f54030;
    %load/vec4 v0000000001fa92e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0000000001f43d10_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0000000001f436d0_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0000000001fa94c0_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0000000001fa9a60_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0000000001faac80_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0000000001fa9880_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0000000001fa9560_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0000000001fa9f60_0;
    %store/vec4 v0000000001fa9920_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001ef65b0;
T_8 ;
    %wait E_0000000001f53970;
    %load/vec4 v0000000001f4e7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000000001f4f920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
T_8.8 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0000000001f4f920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
T_8.10 ;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0000000001f4f920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f4ea20_0, 0, 2;
T_8.12 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001f57e10;
T_9 ;
    %fork t_4, S_0000000001f57e10;
    %fork t_5, S_0000000001f57e10;
    %fork t_6, S_0000000001f57e10;
    %fork t_7, S_0000000001f57e10;
    %fork t_8, S_0000000001f57e10;
    %fork t_9, S_0000000001f57e10;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001faa3c0_0, 0, 1;
    %end;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001faa1e0_0, 0, 1;
    %end;
t_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001fa9600_0, 0, 1;
    %end;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001fa97e0_0, 0, 1;
    %end;
t_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001faa500_0, 0, 1;
    %end;
t_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001fa9740_0, 0, 1;
    %end;
    .scope S_0000000001f57e10;
t_3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001faa500_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001faa500_0, 0, 1;
    %pushi/vec4 452984829, 0, 32;
    %store/vec4 v0000000001faa280_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001faa3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001faa1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001fa9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001fa97e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001fa9740_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000000001f57e10;
T_10 ;
    %vpi_call 2 44 "$display", "MA_OUT \011M1M0 \011MR_OUT \011RESET \011ME_OUT \011MI \011INC_REG_OUT \011cu_datapath \011CLK \011TIME" {0 0 0};
    %vpi_call 2 45 "$monitor", "%d %d %d %b %d %b %d %b %b %d", v0000000001faa320_0, v0000000001fa9ec0_0, v0000000001faa0a0_0, v0000000001faa140_0, v0000000001fa9420_0, &PV<v0000000001fa99c0_0, 19, 1>, v0000000001fa91a0_0, v0000000001faa5a0_0, v0000000001fa9740_0, $time {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000001f57e10;
T_11 ;
    %delay 2, 0;
    %load/vec4 v0000000001fa9740_0;
    %inv;
    %store/vec4 v0000000001fa9740_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001f57e10;
T_12 ;
    %delay 40, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ControlUnit_Tester_pepo.v";
    "cu_pepo.v";
    "AdderCU.v";
    "ControlRegister_pepo.v";
    "IncRegister_pepo.v";
    "InverterCU.v";
    "NextStateAdd.v";
    "rom_64bits.v";
    "Encoder.v";
    "mux_4x1_8bit.v";
    "mux_8x1_1bit.v";
    "mux_2x1_8bit.v";
