Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 17:23:36 2019
| Host         : DESKTOP-7FQ3E2M running 64-bit major release  (build 9200)
| Command      : report_methodology -file xadc_pl2ps_wrapper_methodology_drc_routed.rpt -pb xadc_pl2ps_wrapper_methodology_drc_routed.pb -rpx xadc_pl2ps_wrapper_methodology_drc_routed.rpx
| Design       : xadc_pl2ps_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 13         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on PWM_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[0] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[10] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[11] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[12] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[1] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[2] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[3] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[4] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[5] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[6] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[7] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[8] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[9] cannot be properly analyzed as its control pin xadc_pl2ps_i/pwm_control_0/U0/dutyCycleVal_sig_reg[9]/G is not reached by a timing clock
Related violations: <none>


