{
  "design": {
    "design_info": {
      "boundary_crc": "0x8A58CFD6E029C0FA",
      "design_src": "SBD",
      "device": "xcu50-fsvh2104-2-e",
      "name": "bd_5dca",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "hbm_inst": "",
      "hbm_reset_sync_SLR0": "",
      "hbm_reset_sync_SLR2": "",
      "vip_S01": "",
      "vip_S02": "",
      "vip_S03": "",
      "vip_S00": "",
      "axi_apb_bridge_inst": "",
      "path_0": {
        "interconnect1_0": "",
        "slice1_0": ""
      },
      "path_1": {
        "interconnect2_1": "",
        "slice2_1": ""
      },
      "path_2": {
        "interconnect3_2": "",
        "slice3_2": ""
      },
      "path_3": {
        "interconnect0_3": "",
        "slice0_3": ""
      },
      "init_logic": {
        "init_concat": "",
        "init_reduce": ""
      }
    },
    "interface_ports": {
      "S_AXI_CTRL": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "22"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_ctrl_aclk_1_0_clk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "constant"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "user_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "constant"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          }
        },
        "address_space_ref": "S_AXI_CTRL",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x003FFFFF",
          "width": "22"
        }
      },
      "S00_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "1"
          }
        },
        "address_space_ref": "S00_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0001FFFFFFFF",
          "width": "33"
        }
      },
      "S01_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "28"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_kernel_clk_0_clk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "master_id": {
            "value": "1"
          }
        },
        "address_space_ref": "S01_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0FFFFFFF",
          "width": "28"
        }
      },
      "S02_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "28"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_kernel_clk_0_clk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "master_id": {
            "value": "1"
          }
        },
        "address_space_ref": "S02_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0FFFFFFF",
          "width": "28"
        }
      },
      "S03_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "28"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_kernel_clk_0_clk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "64",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "master_id": {
            "value": "1"
          }
        },
        "address_space_ref": "S03_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0FFFFFFF",
          "width": "28"
        }
      }
    },
    "ports": {
      "hbm_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_CLKEN": {
            "value": "s_sc_aclken",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_hbm_aclk_1_0_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "450000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "hbm_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "hbm_ref_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_hbm_ref_clk_1_0_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "hbm_mc_init_seq_complete": {
        "direction": "O"
      },
      "DRAM_0_STAT_TEMP": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "DRAM_1_STAT_TEMP": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "DRAM_STAT_CATTRIP": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "ctrl_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_CTRL"
          },
          "ASSOCIATED_RESET": {
            "value": "ctrl_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_ctrl_aclk_1_0_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ctrl_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI"
          },
          "ASSOCIATED_CLKEN": {
            "value": "m_sc_aclken",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aclk1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S01_AXI:S02_AXI:S03_AXI"
          },
          "ASSOCIATED_CLKEN": {
            "value": "m_sc_aclken",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_kernel_clk_0_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "aresetn1": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "hbm_inst": {
        "vlnv": "xilinx.com:ip:hbm:1.0",
        "xci_name": "bd_5dca_hbm_inst_0",
        "xci_path": "ip/ip_0/bd_5dca_hbm_inst_0.xci",
        "inst_hier_path": "hbm_inst",
        "parameters": {
          "USER_CLK_SEL_LIST0": {
            "value": "AXI_03_ACLK"
          },
          "USER_DIS_REF_CLK_BUFG": {
            "value": "TRUE"
          },
          "USER_HBM_DENSITY": {
            "value": "4GB"
          },
          "USER_HBM_STACK": {
            "value": "1"
          },
          "USER_INIT_TIMEOUT_VAL": {
            "value": "0"
          },
          "USER_MC0_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC0_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC0_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC0_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC10_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC10_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC10_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC10_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC10_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC11_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC11_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC11_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC11_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC11_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC12_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC12_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC12_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC12_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC12_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC13_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC13_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC13_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC13_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC13_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC14_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC14_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC14_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC14_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC14_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC15_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC15_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC15_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC15_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC15_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC1_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC1_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC1_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC1_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC1_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC2_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC2_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC2_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC2_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC2_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC3_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC3_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC3_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC3_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC3_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC4_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC4_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC4_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC4_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC4_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC5_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC5_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC5_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC5_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC5_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC6_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC6_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC6_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC6_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC6_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC7_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC7_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC7_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC7_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC7_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC8_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC8_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC8_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC8_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC8_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC9_ECC_SCRUB_PERIOD": {
            "value": "0x0032"
          },
          "USER_MC9_ENABLE_ECC_CORRECTION": {
            "value": "true"
          },
          "USER_MC9_ENABLE_ECC_SCRUBBING": {
            "value": "true"
          },
          "USER_MC9_INITILIZE_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "USER_MC9_TEMP_CTRL_SELF_REF_INTVL": {
            "value": "true"
          },
          "USER_MC_ENABLE_00": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_01": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_02": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_03": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_04": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_05": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_06": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_07": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_08": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_09": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_10": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_11": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_12": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_13": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_14": {
            "value": "FALSE"
          },
          "USER_MC_ENABLE_15": {
            "value": "FALSE"
          },
          "USER_SAXI_00": {
            "value": "true"
          },
          "USER_SAXI_01": {
            "value": "true"
          },
          "USER_SAXI_02": {
            "value": "true"
          },
          "USER_SAXI_03": {
            "value": "true"
          },
          "USER_SAXI_04": {
            "value": "false"
          },
          "USER_SAXI_05": {
            "value": "false"
          },
          "USER_SAXI_06": {
            "value": "false"
          },
          "USER_SAXI_07": {
            "value": "false"
          },
          "USER_SAXI_08": {
            "value": "false"
          },
          "USER_SAXI_09": {
            "value": "false"
          },
          "USER_SAXI_10": {
            "value": "false"
          },
          "USER_SAXI_11": {
            "value": "false"
          },
          "USER_SAXI_12": {
            "value": "false"
          },
          "USER_SAXI_13": {
            "value": "false"
          },
          "USER_SAXI_14": {
            "value": "false"
          },
          "USER_SAXI_15": {
            "value": "false"
          },
          "USER_SAXI_16": {
            "value": "false"
          },
          "USER_SAXI_17": {
            "value": "false"
          },
          "USER_SAXI_18": {
            "value": "false"
          },
          "USER_SAXI_19": {
            "value": "false"
          },
          "USER_SAXI_20": {
            "value": "false"
          },
          "USER_SAXI_21": {
            "value": "false"
          },
          "USER_SAXI_22": {
            "value": "false"
          },
          "USER_SAXI_23": {
            "value": "false"
          },
          "USER_SAXI_24": {
            "value": "false"
          },
          "USER_SAXI_25": {
            "value": "false"
          },
          "USER_SAXI_26": {
            "value": "false"
          },
          "USER_SAXI_27": {
            "value": "false"
          },
          "USER_SAXI_28": {
            "value": "false"
          },
          "USER_SAXI_29": {
            "value": "false"
          },
          "USER_SAXI_30": {
            "value": "false"
          },
          "USER_SAXI_31": {
            "value": "false"
          },
          "USER_XSDB_INTF_EN": {
            "value": "FALSE"
          }
        },
        "interface_ports": {
          "SAXI_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXI_00"
          },
          "SAXI_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXI_01"
          },
          "SAXI_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXI_02"
          },
          "SAXI_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXI_03"
          }
        }
      },
      "hbm_reset_sync_SLR0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_5dca_hbm_reset_sync_SLR0_0",
        "xci_path": "ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xci",
        "inst_hier_path": "hbm_reset_sync_SLR0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "hbm_reset_sync_SLR2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_5dca_hbm_reset_sync_SLR2_0",
        "xci_path": "ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xci",
        "inst_hier_path": "hbm_reset_sync_SLR2",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "vip_S01": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "bd_5dca_vip_S01_0",
        "xci_path": "ip/ip_5/bd_5dca_vip_S01_0.xci",
        "inst_hier_path": "vip_S01",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "vip_S02": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "bd_5dca_vip_S02_0",
        "xci_path": "ip/ip_8/bd_5dca_vip_S02_0.xci",
        "inst_hier_path": "vip_S02",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "vip_S03": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "bd_5dca_vip_S03_0",
        "xci_path": "ip/ip_11/bd_5dca_vip_S03_0.xci",
        "inst_hier_path": "vip_S03",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "vip_S00": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "bd_5dca_vip_S00_0",
        "xci_path": "ip/ip_14/bd_5dca_vip_S00_0.xci",
        "inst_hier_path": "vip_S00",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_apb_bridge_inst": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "bd_5dca_axi_apb_bridge_inst_0",
        "xci_path": "ip/ip_15/bd_5dca_axi_apb_bridge_inst_0.xci",
        "inst_hier_path": "axi_apb_bridge_inst",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "1"
          },
          "C_M_APB_PROTOCOL": {
            "value": "apb3"
          }
        },
        "interface_ports": {
          "AXI4_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "APB_M"
            ]
          }
        }
      },
      "path_0": {
        "interface_ports": {
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "hbm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "interconnect1_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_5dca_interconnect1_0_0",
            "xci_path": "ip/ip_3/bd_5dca_interconnect1_0_0.xci",
            "inst_hier_path": "path_0/interconnect1_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Entry {SUPPORTS_WRAP 0}} timing {S00_Entry {MMU_REGSLICE 1} M00_Exit {REGSLICE 1}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "slice1_0": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "bd_5dca_slice1_0_0",
            "xci_path": "ip/ip_4/bd_5dca_slice1_0_0.xci",
            "inst_hier_path": "path_0/slice1_0",
            "parameters": {
              "REG_AR": {
                "value": "7"
              },
              "REG_AW": {
                "value": "7"
              },
              "REG_B": {
                "value": "7"
              },
              "REG_R": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "interconnect1_0/S00_AXI"
            ]
          },
          "interconnect1_0_M00_AXI": {
            "interface_ports": [
              "interconnect1_0/M00_AXI",
              "slice1_0/S_AXI"
            ]
          },
          "slice1_0_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "slice1_0/M_AXI"
            ]
          }
        },
        "nets": {
          "aclk1_1": {
            "ports": [
              "aclk1",
              "interconnect1_0/aclk"
            ]
          },
          "aresetn1_1": {
            "ports": [
              "aresetn1",
              "interconnect1_0/aresetn"
            ]
          },
          "hbm_aclk_1": {
            "ports": [
              "hbm_aclk",
              "slice1_0/aclk",
              "interconnect1_0/aclk1"
            ]
          },
          "hbm_reset_sync_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "slice1_0/aresetn"
            ]
          }
        }
      },
      "path_1": {
        "interface_ports": {
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "hbm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "interconnect2_1": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_5dca_interconnect2_1_0",
            "xci_path": "ip/ip_6/bd_5dca_interconnect2_1_0.xci",
            "inst_hier_path": "path_1/interconnect2_1",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Entry {SUPPORTS_WRAP 0}} timing {S00_Entry {MMU_REGSLICE 1} M00_Exit {REGSLICE 1}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "slice2_1": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "bd_5dca_slice2_1_0",
            "xci_path": "ip/ip_7/bd_5dca_slice2_1_0.xci",
            "inst_hier_path": "path_1/slice2_1",
            "parameters": {
              "REG_AR": {
                "value": "7"
              },
              "REG_AW": {
                "value": "7"
              },
              "REG_B": {
                "value": "7"
              },
              "REG_R": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "interconnect2_1/S00_AXI"
            ]
          },
          "interconnect2_1_M00_AXI": {
            "interface_ports": [
              "interconnect2_1/M00_AXI",
              "slice2_1/S_AXI"
            ]
          },
          "slice2_1_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "slice2_1/M_AXI"
            ]
          }
        },
        "nets": {
          "aclk1_1": {
            "ports": [
              "aclk1",
              "interconnect2_1/aclk"
            ]
          },
          "aresetn1_1": {
            "ports": [
              "aresetn1",
              "interconnect2_1/aresetn"
            ]
          },
          "hbm_aclk_1": {
            "ports": [
              "hbm_aclk",
              "slice2_1/aclk",
              "interconnect2_1/aclk1"
            ]
          },
          "hbm_reset_sync_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "slice2_1/aresetn"
            ]
          }
        }
      },
      "path_2": {
        "interface_ports": {
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "hbm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "interconnect3_2": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_5dca_interconnect3_2_0",
            "xci_path": "ip/ip_9/bd_5dca_interconnect3_2_0.xci",
            "inst_hier_path": "path_2/interconnect3_2",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Entry {SUPPORTS_WRAP 0}} timing {S00_Entry {MMU_REGSLICE 1} M00_Exit {REGSLICE 1}}}"
              },
              "HAS_ARESETN": {
                "value": "0"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "32"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "32"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "slice3_2": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "bd_5dca_slice3_2_0",
            "xci_path": "ip/ip_10/bd_5dca_slice3_2_0.xci",
            "inst_hier_path": "path_2/slice3_2",
            "parameters": {
              "REG_AR": {
                "value": "7"
              },
              "REG_AW": {
                "value": "7"
              },
              "REG_B": {
                "value": "7"
              },
              "REG_R": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S03_AXI_1": {
            "interface_ports": [
              "S03_AXI",
              "interconnect3_2/S00_AXI"
            ]
          },
          "interconnect3_2_M00_AXI": {
            "interface_ports": [
              "interconnect3_2/M00_AXI",
              "slice3_2/S_AXI"
            ]
          },
          "slice3_2_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "slice3_2/M_AXI"
            ]
          }
        },
        "nets": {
          "aclk1_1": {
            "ports": [
              "aclk1",
              "interconnect3_2/aclk"
            ]
          },
          "hbm_aclk_1": {
            "ports": [
              "hbm_aclk",
              "slice3_2/aclk",
              "interconnect3_2/aclk1"
            ]
          },
          "hbm_reset_sync_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "slice3_2/aresetn"
            ]
          }
        }
      },
      "path_3": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "hbm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "interconnect0_3": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_5dca_interconnect0_3_0",
            "xci_path": "ip/ip_12/bd_5dca_interconnect0_3_0.xci",
            "inst_hier_path": "path_3/interconnect0_3",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Entry {SUPPORTS_WRAP 0}} timing {S00_Entry {MMU_REGSLICE 1} M00_Exit {REGSLICE 1}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "slice0_3": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "bd_5dca_slice0_3_0",
            "xci_path": "ip/ip_13/bd_5dca_slice0_3_0.xci",
            "inst_hier_path": "path_3/slice0_3",
            "parameters": {
              "NUM_SLR_CROSSINGS": {
                "value": "2"
              },
              "PIPELINES_MASTER_AR": {
                "value": "4"
              },
              "PIPELINES_MASTER_AW": {
                "value": "4"
              },
              "PIPELINES_MASTER_B": {
                "value": "4"
              },
              "PIPELINES_MASTER_R": {
                "value": "4"
              },
              "PIPELINES_MASTER_W": {
                "value": "4"
              },
              "PIPELINES_MIDDLE_AR": {
                "value": "4"
              },
              "PIPELINES_MIDDLE_AW": {
                "value": "4"
              },
              "PIPELINES_MIDDLE_B": {
                "value": "4"
              },
              "PIPELINES_MIDDLE_R": {
                "value": "4"
              },
              "PIPELINES_MIDDLE_W": {
                "value": "4"
              },
              "PIPELINES_SLAVE_AR": {
                "value": "4"
              },
              "PIPELINES_SLAVE_AW": {
                "value": "4"
              },
              "PIPELINES_SLAVE_B": {
                "value": "4"
              },
              "PIPELINES_SLAVE_R": {
                "value": "4"
              },
              "PIPELINES_SLAVE_W": {
                "value": "4"
              },
              "REG_AR": {
                "value": "15"
              },
              "REG_AW": {
                "value": "15"
              },
              "REG_B": {
                "value": "15"
              },
              "REG_R": {
                "value": "15"
              },
              "REG_W": {
                "value": "15"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "interconnect0_3/S00_AXI"
            ]
          },
          "interconnect0_3_M00_AXI": {
            "interface_ports": [
              "interconnect0_3/M00_AXI",
              "slice0_3/S_AXI"
            ]
          },
          "slice0_3_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "slice0_3/M_AXI"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "interconnect0_3/aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "interconnect0_3/aresetn"
            ]
          },
          "hbm_aclk_1": {
            "ports": [
              "hbm_aclk",
              "slice0_3/aclk",
              "interconnect0_3/aclk1"
            ]
          },
          "hbm_reset_sync_SLR2_interconnect_aresetn": {
            "ports": [
              "aresetn1",
              "slice0_3/aresetn"
            ]
          }
        }
      },
      "init_logic": {
        "ports": {
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "hbm_mc_init_seq_complete": {
            "direction": "O"
          }
        },
        "components": {
          "init_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bd_5dca_init_concat_0",
            "xci_path": "ip/ip_16/bd_5dca_init_concat_0.xci",
            "inst_hier_path": "init_logic/init_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "1"
              }
            }
          },
          "init_reduce": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "bd_5dca_init_reduce_0",
            "xci_path": "ip/ip_17/bd_5dca_init_reduce_0.xci",
            "inst_hier_path": "init_logic/init_reduce",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "hbm_inst_apb_complete_0": {
            "ports": [
              "In0",
              "init_concat/In0"
            ]
          },
          "init_concat_dout": {
            "ports": [
              "init_concat/dout",
              "init_reduce/Op1"
            ]
          },
          "init_reduce_Res": {
            "ports": [
              "init_reduce/Res",
              "hbm_mc_init_seq_complete"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "S00_AXI",
          "path_3/S00_AXI"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "S01_AXI",
          "path_0/S01_AXI"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "S02_AXI",
          "path_1/S02_AXI"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "S03_AXI",
          "path_2/S03_AXI"
        ]
      },
      "S_AXI_CTRL_1": {
        "interface_ports": [
          "S_AXI_CTRL",
          "axi_apb_bridge_inst/AXI4_LITE"
        ]
      },
      "axi_apb_bridge_inst_APB_M": {
        "interface_ports": [
          "axi_apb_bridge_inst/APB_M",
          "hbm_inst/SAPB_0"
        ]
      },
      "slice0_3_M_AXI": {
        "interface_ports": [
          "path_3/M_AXI",
          "vip_S00/S_AXI"
        ]
      },
      "slice1_0_M_AXI": {
        "interface_ports": [
          "path_0/M_AXI",
          "vip_S01/S_AXI"
        ]
      },
      "slice2_1_M_AXI": {
        "interface_ports": [
          "path_1/M_AXI",
          "vip_S02/S_AXI"
        ]
      },
      "slice3_2_M_AXI": {
        "interface_ports": [
          "path_2/M_AXI",
          "vip_S03/S_AXI"
        ]
      },
      "vip_S00_M_AXI": {
        "interface_ports": [
          "vip_S00/M_AXI",
          "hbm_inst/SAXI_03"
        ]
      },
      "vip_S01_M_AXI": {
        "interface_ports": [
          "vip_S01/M_AXI",
          "hbm_inst/SAXI_00"
        ]
      },
      "vip_S02_M_AXI": {
        "interface_ports": [
          "vip_S02/M_AXI",
          "hbm_inst/SAXI_01"
        ]
      },
      "vip_S03_M_AXI": {
        "interface_ports": [
          "vip_S03/M_AXI",
          "hbm_inst/SAXI_02"
        ]
      }
    },
    "nets": {
      "aclk1_1": {
        "ports": [
          "aclk1",
          "path_0/aclk1",
          "path_1/aclk1",
          "path_2/aclk1"
        ]
      },
      "aclk_1": {
        "ports": [
          "aclk",
          "path_3/aclk"
        ]
      },
      "aresetn1_1": {
        "ports": [
          "aresetn1",
          "path_0/aresetn1",
          "path_1/aresetn1"
        ]
      },
      "aresetn_1": {
        "ports": [
          "aresetn",
          "path_3/aresetn"
        ]
      },
      "cattrip_net": {
        "ports": [
          "hbm_inst/DRAM_0_STAT_CATTRIP",
          "hbm_reset_sync_SLR0/aux_reset_in",
          "hbm_reset_sync_SLR2/aux_reset_in",
          "DRAM_STAT_CATTRIP"
        ]
      },
      "ctrl_aclk_1": {
        "ports": [
          "ctrl_aclk",
          "axi_apb_bridge_inst/s_axi_aclk",
          "hbm_inst/APB_0_PCLK"
        ]
      },
      "ctrl_aresetn_1": {
        "ports": [
          "ctrl_aresetn",
          "axi_apb_bridge_inst/s_axi_aresetn",
          "hbm_inst/APB_0_PRESET_N"
        ]
      },
      "hbm_aclk_1": {
        "ports": [
          "hbm_aclk",
          "hbm_reset_sync_SLR0/slowest_sync_clk",
          "hbm_reset_sync_SLR2/slowest_sync_clk",
          "vip_S01/aclk",
          "hbm_inst/AXI_00_ACLK",
          "vip_S02/aclk",
          "hbm_inst/AXI_01_ACLK",
          "vip_S03/aclk",
          "hbm_inst/AXI_02_ACLK",
          "vip_S00/aclk",
          "hbm_inst/AXI_03_ACLK",
          "path_0/hbm_aclk",
          "path_1/hbm_aclk",
          "path_2/hbm_aclk",
          "path_3/hbm_aclk"
        ]
      },
      "hbm_aresetn_1": {
        "ports": [
          "hbm_aresetn",
          "hbm_reset_sync_SLR0/ext_reset_in",
          "hbm_reset_sync_SLR2/ext_reset_in"
        ]
      },
      "hbm_inst_DRAM_0_STAT_TEMP": {
        "ports": [
          "hbm_inst/DRAM_0_STAT_TEMP",
          "DRAM_0_STAT_TEMP",
          "DRAM_1_STAT_TEMP"
        ]
      },
      "hbm_inst_apb_complete_0": {
        "ports": [
          "hbm_inst/apb_complete_0",
          "init_logic/In0"
        ]
      },
      "hbm_ref_clk_1": {
        "ports": [
          "hbm_ref_clk",
          "hbm_inst/HBM_REF_CLK_0"
        ]
      },
      "hbm_reset_sync_SLR0_interconnect_aresetn": {
        "ports": [
          "hbm_reset_sync_SLR0/interconnect_aresetn",
          "vip_S01/aresetn",
          "hbm_inst/AXI_00_ARESET_N",
          "vip_S02/aresetn",
          "hbm_inst/AXI_01_ARESET_N",
          "vip_S03/aresetn",
          "hbm_inst/AXI_02_ARESET_N",
          "hbm_inst/AXI_03_ARESET_N",
          "path_0/aresetn",
          "path_1/aresetn",
          "path_2/aresetn"
        ]
      },
      "hbm_reset_sync_SLR2_interconnect_aresetn": {
        "ports": [
          "hbm_reset_sync_SLR2/interconnect_aresetn",
          "vip_S00/aresetn",
          "path_3/aresetn1"
        ]
      },
      "init_reduce_Res": {
        "ports": [
          "init_logic/hbm_mc_init_seq_complete",
          "hbm_mc_init_seq_complete"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_CTRL": {
            "range": "4M",
            "width": "22",
            "local_memory_map": {
              "name": "S_AXI_CTRL",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S_AXI_CTRL:HBM_CTRL00": {
                  "name": ":S_AXI_CTRL:HBM_CTRL00",
                  "display_name": "HBM_CTRL00",
                  "base_address": "0x00000000",
                  "range": "4M",
                  "width": "22",
                  "usage": "register"
                }
              }
            },
            "segments": {
              "HBM_CTRL00": {
                "address_block": "/hbm_inst/SAPB_0/Reg",
                "offset": "0x000000",
                "range": "4M"
              }
            }
          },
          "S00_AXI": {
            "range": "8G",
            "width": "33",
            "local_memory_map": {
              "name": "S00_AXI",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S00_AXI:HBM_MEM00": {
                  "name": ":S00_AXI:HBM_MEM00",
                  "display_name": "HBM_MEM00",
                  "base_address": "0x00000000",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM01": {
                  "name": ":S00_AXI:HBM_MEM01",
                  "display_name": "HBM_MEM01",
                  "base_address": "0x10000000",
                  "range": "256M",
                  "width": "29",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM02": {
                  "name": ":S00_AXI:HBM_MEM02",
                  "display_name": "HBM_MEM02",
                  "base_address": "0x20000000",
                  "range": "256M",
                  "width": "30",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM03": {
                  "name": ":S00_AXI:HBM_MEM03",
                  "display_name": "HBM_MEM03",
                  "base_address": "0x30000000",
                  "range": "256M",
                  "width": "30",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM04": {
                  "name": ":S00_AXI:HBM_MEM04",
                  "display_name": "HBM_MEM04",
                  "base_address": "0x40000000",
                  "range": "256M",
                  "width": "31",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM05": {
                  "name": ":S00_AXI:HBM_MEM05",
                  "display_name": "HBM_MEM05",
                  "base_address": "0x50000000",
                  "range": "256M",
                  "width": "31",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM06": {
                  "name": ":S00_AXI:HBM_MEM06",
                  "display_name": "HBM_MEM06",
                  "base_address": "0x60000000",
                  "range": "256M",
                  "width": "31",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM07": {
                  "name": ":S00_AXI:HBM_MEM07",
                  "display_name": "HBM_MEM07",
                  "base_address": "0x70000000",
                  "range": "256M",
                  "width": "31",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM08": {
                  "name": ":S00_AXI:HBM_MEM08",
                  "display_name": "HBM_MEM08",
                  "base_address": "0x80000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM09": {
                  "name": ":S00_AXI:HBM_MEM09",
                  "display_name": "HBM_MEM09",
                  "base_address": "0x90000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM10": {
                  "name": ":S00_AXI:HBM_MEM10",
                  "display_name": "HBM_MEM10",
                  "base_address": "0xA0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM11": {
                  "name": ":S00_AXI:HBM_MEM11",
                  "display_name": "HBM_MEM11",
                  "base_address": "0xB0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM12": {
                  "name": ":S00_AXI:HBM_MEM12",
                  "display_name": "HBM_MEM12",
                  "base_address": "0xC0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM13": {
                  "name": ":S00_AXI:HBM_MEM13",
                  "display_name": "HBM_MEM13",
                  "base_address": "0xD0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM14": {
                  "name": ":S00_AXI:HBM_MEM14",
                  "display_name": "HBM_MEM14",
                  "base_address": "0xE0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM15": {
                  "name": ":S00_AXI:HBM_MEM15",
                  "display_name": "HBM_MEM15",
                  "base_address": "0xF0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM16": {
                  "name": ":S00_AXI:HBM_MEM16",
                  "display_name": "HBM_MEM16",
                  "base_address": "0x000100000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM17": {
                  "name": ":S00_AXI:HBM_MEM17",
                  "display_name": "HBM_MEM17",
                  "base_address": "0x000110000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM18": {
                  "name": ":S00_AXI:HBM_MEM18",
                  "display_name": "HBM_MEM18",
                  "base_address": "0x000120000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM19": {
                  "name": ":S00_AXI:HBM_MEM19",
                  "display_name": "HBM_MEM19",
                  "base_address": "0x000130000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM20": {
                  "name": ":S00_AXI:HBM_MEM20",
                  "display_name": "HBM_MEM20",
                  "base_address": "0x000140000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM21": {
                  "name": ":S00_AXI:HBM_MEM21",
                  "display_name": "HBM_MEM21",
                  "base_address": "0x000150000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM22": {
                  "name": ":S00_AXI:HBM_MEM22",
                  "display_name": "HBM_MEM22",
                  "base_address": "0x000160000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM23": {
                  "name": ":S00_AXI:HBM_MEM23",
                  "display_name": "HBM_MEM23",
                  "base_address": "0x000170000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM24": {
                  "name": ":S00_AXI:HBM_MEM24",
                  "display_name": "HBM_MEM24",
                  "base_address": "0x000180000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM25": {
                  "name": ":S00_AXI:HBM_MEM25",
                  "display_name": "HBM_MEM25",
                  "base_address": "0x000190000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM26": {
                  "name": ":S00_AXI:HBM_MEM26",
                  "display_name": "HBM_MEM26",
                  "base_address": "0x0001A0000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM27": {
                  "name": ":S00_AXI:HBM_MEM27",
                  "display_name": "HBM_MEM27",
                  "base_address": "0x0001B0000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM28": {
                  "name": ":S00_AXI:HBM_MEM28",
                  "display_name": "HBM_MEM28",
                  "base_address": "0x0001C0000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM29": {
                  "name": ":S00_AXI:HBM_MEM29",
                  "display_name": "HBM_MEM29",
                  "base_address": "0x0001D0000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM30": {
                  "name": ":S00_AXI:HBM_MEM30",
                  "display_name": "HBM_MEM30",
                  "base_address": "0x0001E0000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                },
                ":S00_AXI:HBM_MEM31": {
                  "name": ":S00_AXI:HBM_MEM31",
                  "display_name": "HBM_MEM31",
                  "base_address": "0x0001F0000000",
                  "range": "256M",
                  "width": "33",
                  "usage": "memory"
                }
              }
            },
            "segments": {
              "HBM_MEM00": {
                "address_block": "/hbm_inst/SAXI_03/HBM_MEM00",
                "offset": "0x000000000",
                "range": "256M"
              }
            }
          },
          "S01_AXI": {
            "range": "256M",
            "width": "28",
            "local_memory_map": {
              "name": "S01_AXI",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S01_AXI:HBM_MEM00": {
                  "name": ":S01_AXI:HBM_MEM00",
                  "display_name": "HBM_MEM00",
                  "base_address": "0x00000000",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory"
                }
              }
            },
            "segments": {
              "HBM_MEM00": {
                "address_block": "/hbm_inst/SAXI_00/HBM_MEM00",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          },
          "S02_AXI": {
            "range": "256M",
            "width": "28",
            "local_memory_map": {
              "name": "S02_AXI",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S02_AXI:HBM_MEM00": {
                  "name": ":S02_AXI:HBM_MEM00",
                  "display_name": "HBM_MEM00",
                  "base_address": "0x00000000",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory"
                }
              }
            },
            "segments": {
              "HBM_MEM00": {
                "address_block": "/hbm_inst/SAXI_01/HBM_MEM00",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          },
          "S03_AXI": {
            "range": "256M",
            "width": "28",
            "local_memory_map": {
              "name": "S03_AXI",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S03_AXI:HBM_MEM00": {
                  "name": ":S03_AXI:HBM_MEM00",
                  "display_name": "HBM_MEM00",
                  "base_address": "0x00000000",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory"
                }
              }
            },
            "segments": {
              "HBM_MEM00": {
                "address_block": "/hbm_inst/SAXI_02/HBM_MEM00",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}