// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="demodulationFM,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.525000,HLS_SYN_LAT=100083,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=58,HLS_SYN_FF=13004,HLS_SYN_LUT=9775,HLS_VERSION=2019_2}" *)

module demodulationFM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_I_V_V_dout,
        y_I_V_V_empty_n,
        y_I_V_V_read,
        y_Q_V_V_dout,
        y_Q_V_V_empty_n,
        y_Q_V_V_read,
        y_demod_d_V_V_din,
        y_demod_d_V_V_full_n,
        y_demod_d_V_V_write,
        ap_return
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state85 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] y_I_V_V_dout;
input   y_I_V_V_empty_n;
output   y_I_V_V_read;
input  [17:0] y_Q_V_V_dout;
input   y_Q_V_V_empty_n;
output   y_Q_V_V_read;
output  [17:0] y_demod_d_V_V_din;
input   y_demod_d_V_V_full_n;
output   y_demod_d_V_V_write;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_I_V_V_read;
reg y_Q_V_V_read;
reg y_demod_d_V_V_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] cos_table_address0;
reg    cos_table_ce0;
wire   [8:0] cos_table_q0;
wire   [6:0] sin_table_address0;
reg    sin_table_ce0;
wire   [8:0] sin_table_q0;
reg    y_I_V_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln176_reg_4179;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter2_reg;
reg    y_Q_V_V_blk_n;
reg    y_demod_d_V_V_blk_n;
reg    ap_enable_reg_pp0_iter82;
reg   [0:0] icmp_ln219_reg_4259;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter81_reg;
reg   [0:0] icmp_ln225_reg_4263;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter81_reg;
reg   [17:0] value_V_3_reg_405;
reg   [16:0] l_0_reg_416;
reg   [16:0] phi_urem_reg_427;
reg  signed [17:0] hwin_Q_29_V_reg_516;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter5_reg;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
wire    ap_block_state33_pp0_stage0_iter31;
wire    ap_block_state34_pp0_stage0_iter32;
wire    ap_block_state35_pp0_stage0_iter33;
wire    ap_block_state36_pp0_stage0_iter34;
wire    ap_block_state37_pp0_stage0_iter35;
wire    ap_block_state38_pp0_stage0_iter36;
wire    ap_block_state39_pp0_stage0_iter37;
wire    ap_block_state40_pp0_stage0_iter38;
wire    ap_block_state41_pp0_stage0_iter39;
wire    ap_block_state42_pp0_stage0_iter40;
wire    ap_block_state43_pp0_stage0_iter41;
wire    ap_block_state44_pp0_stage0_iter42;
wire    ap_block_state45_pp0_stage0_iter43;
wire    ap_block_state46_pp0_stage0_iter44;
wire    ap_block_state47_pp0_stage0_iter45;
wire    ap_block_state48_pp0_stage0_iter46;
wire    ap_block_state49_pp0_stage0_iter47;
wire    ap_block_state50_pp0_stage0_iter48;
wire    ap_block_state51_pp0_stage0_iter49;
wire    ap_block_state52_pp0_stage0_iter50;
wire    ap_block_state53_pp0_stage0_iter51;
wire    ap_block_state54_pp0_stage0_iter52;
wire    ap_block_state55_pp0_stage0_iter53;
wire    ap_block_state56_pp0_stage0_iter54;
wire    ap_block_state57_pp0_stage0_iter55;
wire    ap_block_state58_pp0_stage0_iter56;
wire    ap_block_state59_pp0_stage0_iter57;
wire    ap_block_state60_pp0_stage0_iter58;
wire    ap_block_state61_pp0_stage0_iter59;
wire    ap_block_state62_pp0_stage0_iter60;
wire    ap_block_state63_pp0_stage0_iter61;
wire    ap_block_state64_pp0_stage0_iter62;
wire    ap_block_state65_pp0_stage0_iter63;
wire    ap_block_state66_pp0_stage0_iter64;
wire    ap_block_state67_pp0_stage0_iter65;
wire    ap_block_state68_pp0_stage0_iter66;
wire    ap_block_state69_pp0_stage0_iter67;
wire    ap_block_state70_pp0_stage0_iter68;
wire    ap_block_state71_pp0_stage0_iter69;
wire    ap_block_state72_pp0_stage0_iter70;
wire    ap_block_state73_pp0_stage0_iter71;
wire    ap_block_state74_pp0_stage0_iter72;
wire    ap_block_state75_pp0_stage0_iter73;
wire    ap_block_state76_pp0_stage0_iter74;
wire    ap_block_state77_pp0_stage0_iter75;
wire    ap_block_state78_pp0_stage0_iter76;
wire    ap_block_state79_pp0_stage0_iter77;
wire    ap_block_state80_pp0_stage0_iter78;
wire    ap_block_state81_pp0_stage0_iter79;
wire    ap_block_state82_pp0_stage0_iter80;
wire    ap_block_state83_pp0_stage0_iter81;
reg    ap_predicate_op850_write_state84;
reg    ap_block_state84_pp0_stage0_iter82;
reg    ap_block_pp0_stage0_11001;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter13_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter14_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter15_reg;
reg  signed [17:0] hwin_Q_29_V_reg_516_pp0_iter16_reg;
reg   [17:0] hwin_Q_28_V_reg_528;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter5_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter6_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter7_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter8_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter9_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter10_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter11_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter12_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter13_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter14_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter15_reg;
reg   [17:0] hwin_Q_28_V_reg_528_pp0_iter16_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter13_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter14_reg;
reg  signed [17:0] hwin_Q_27_V_reg_541_pp0_iter15_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter13_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter14_reg;
reg  signed [17:0] hwin_Q_26_V_reg_554_pp0_iter15_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter13_reg;
reg  signed [17:0] hwin_Q_25_V_reg_567_pp0_iter14_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter13_reg;
reg  signed [17:0] hwin_Q_24_V_reg_580_pp0_iter14_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_23_V_reg_593_pp0_iter13_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_22_V_reg_606_pp0_iter13_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_21_V_reg_619_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_20_V_reg_632_pp0_iter12_reg;
reg  signed [17:0] hwin_Q_19_V_reg_645;
reg  signed [17:0] hwin_Q_19_V_reg_645_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_19_V_reg_645_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_19_V_reg_645_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_19_V_reg_645_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_19_V_reg_645_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_19_V_reg_645_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_19_V_reg_645_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_18_V_reg_658;
reg  signed [17:0] hwin_Q_18_V_reg_658_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_18_V_reg_658_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_18_V_reg_658_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_18_V_reg_658_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_18_V_reg_658_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_18_V_reg_658_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_18_V_reg_658_pp0_iter11_reg;
reg  signed [17:0] hwin_Q_17_V_reg_671;
reg  signed [17:0] hwin_Q_17_V_reg_671_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_17_V_reg_671_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_17_V_reg_671_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_17_V_reg_671_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_17_V_reg_671_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_17_V_reg_671_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_16_V_reg_684;
reg  signed [17:0] hwin_Q_16_V_reg_684_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_16_V_reg_684_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_16_V_reg_684_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_16_V_reg_684_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_16_V_reg_684_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_16_V_reg_684_pp0_iter10_reg;
reg  signed [17:0] hwin_Q_15_V_reg_697;
reg  signed [17:0] hwin_Q_15_V_reg_697_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_15_V_reg_697_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_15_V_reg_697_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_15_V_reg_697_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_15_V_reg_697_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_14_V_reg_710;
reg  signed [17:0] hwin_Q_14_V_reg_710_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_14_V_reg_710_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_14_V_reg_710_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_14_V_reg_710_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_14_V_reg_710_pp0_iter9_reg;
reg  signed [17:0] hwin_Q_13_V_reg_723;
reg  signed [17:0] hwin_Q_13_V_reg_723_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_13_V_reg_723_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_13_V_reg_723_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_13_V_reg_723_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_12_V_reg_736;
reg  signed [17:0] hwin_Q_12_V_reg_736_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_12_V_reg_736_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_12_V_reg_736_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_12_V_reg_736_pp0_iter8_reg;
reg  signed [17:0] hwin_Q_11_V_reg_749;
reg  signed [17:0] hwin_Q_11_V_reg_749_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_11_V_reg_749_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_11_V_reg_749_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_10_V_reg_762;
reg  signed [17:0] hwin_Q_10_V_reg_762_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_10_V_reg_762_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_10_V_reg_762_pp0_iter7_reg;
reg  signed [17:0] hwin_Q_9_V_reg_775;
reg  signed [17:0] hwin_Q_9_V_reg_775_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_9_V_reg_775_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_8_V_reg_788;
reg  signed [17:0] hwin_Q_8_V_reg_788_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_8_V_reg_788_pp0_iter6_reg;
reg  signed [17:0] hwin_Q_7_V_reg_801;
reg  signed [17:0] hwin_Q_7_V_reg_801_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_6_V_reg_814;
reg  signed [17:0] hwin_Q_6_V_reg_814_pp0_iter5_reg;
reg  signed [17:0] hwin_Q_5_V_reg_827;
reg  signed [17:0] hwin_Q_4_V_reg_840;
reg  signed [17:0] hwin_Q_3_V_reg_853;
reg   [17:0] hwin_Q_2_V_reg_866;
reg  signed [17:0] hwin_Q_1_V_reg_879;
reg   [17:0] hwin_Q_V_1_0_reg_892;
wire   [0:0] icmp_ln176_fu_926_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter1_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter3_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter4_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter5_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter6_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter7_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter8_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter9_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter10_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter11_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter12_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter13_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter14_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter15_reg;
reg   [0:0] icmp_ln176_reg_4179_pp0_iter16_reg;
wire   [16:0] l_fu_932_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] select_ln850_fu_1019_p3;
reg   [9:0] select_ln850_reg_4188;
reg   [9:0] select_ln850_reg_4188_pp0_iter1_reg;
reg   [9:0] select_ln850_reg_4188_pp0_iter2_reg;
reg   [9:0] select_ln850_reg_4188_pp0_iter3_reg;
wire   [5:0] idx_1_fu_1027_p1;
reg   [5:0] idx_1_reg_4200;
wire   [0:0] icmp_ln42_fu_1031_p2;
reg   [0:0] icmp_ln42_reg_4206;
wire   [0:0] and_ln46_fu_1057_p2;
reg   [0:0] and_ln46_reg_4210;
wire   [0:0] and_ln50_fu_1095_p2;
reg   [0:0] and_ln50_reg_4214;
wire   [0:0] and_ln54_fu_1123_p2;
reg   [0:0] and_ln54_reg_4218;
wire   [9:0] zext_ln55_fu_1129_p1;
wire   [9:0] zext_ln51_1_fu_1143_p1;
wire   [0:0] and_ln11_fu_1167_p2;
reg   [0:0] and_ln11_reg_4232;
wire   [0:0] and_ln15_fu_1205_p2;
reg   [0:0] and_ln15_reg_4236;
wire   [0:0] and_ln19_fu_1233_p2;
reg   [0:0] and_ln19_reg_4240;
wire   [9:0] zext_ln20_fu_1239_p1;
wire   [9:0] zext_ln16_1_fu_1253_p1;
reg   [17:0] tmp_13_reg_4254;
wire   [0:0] icmp_ln219_fu_1434_p2;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter1_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter2_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter3_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter4_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter5_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter6_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter7_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter8_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter9_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter10_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter11_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter12_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter13_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter14_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter15_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter16_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter17_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter18_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter19_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter20_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter21_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter22_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter23_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter24_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter25_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter26_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter27_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter28_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter29_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter30_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter31_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter32_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter33_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter34_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter35_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter36_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter37_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter38_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter39_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter40_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter41_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter42_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter43_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter44_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter45_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter46_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter47_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter48_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter49_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter50_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter51_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter52_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter53_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter54_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter55_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter56_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter57_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter58_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter59_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter60_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter61_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter62_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter63_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter64_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter65_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter66_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter67_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter68_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter69_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter70_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter71_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter72_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter73_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter74_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter75_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter76_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter77_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter78_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter79_reg;
reg   [0:0] icmp_ln219_reg_4259_pp0_iter80_reg;
wire   [0:0] icmp_ln225_fu_1444_p2;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter1_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter2_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter3_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter4_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter5_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter6_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter7_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter8_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter9_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter10_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter11_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter12_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter13_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter14_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter15_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter16_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter17_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter18_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter19_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter20_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter21_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter22_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter23_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter24_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter25_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter26_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter27_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter28_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter29_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter30_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter31_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter32_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter33_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter34_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter35_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter36_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter37_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter38_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter39_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter40_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter41_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter42_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter43_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter44_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter45_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter46_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter47_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter48_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter49_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter50_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter51_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter52_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter53_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter54_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter55_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter56_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter57_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter58_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter59_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter60_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter61_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter62_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter63_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter64_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter65_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter66_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter67_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter68_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter69_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter70_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter71_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter72_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter73_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter74_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter75_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter76_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter77_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter78_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter79_reg;
reg   [0:0] icmp_ln225_reg_4263_pp0_iter80_reg;
wire   [16:0] select_ln233_fu_1462_p3;
wire   [17:0] add_ln176_fu_1470_p2;
reg   [17:0] tmp_17_reg_4287;
reg   [8:0] p_Val2_8_reg_4292;
reg   [8:0] p_Val2_10_reg_4298;
reg   [17:0] tmp_21_reg_4304;
wire  signed [26:0] r_V_12_fu_3526_p2;
reg  signed [26:0] r_V_12_reg_4309;
wire  signed [26:0] r_V_2_fu_1760_p1;
reg  signed [26:0] r_V_2_reg_4314;
wire  signed [26:0] sext_ln1118_1_fu_1764_p1;
reg  signed [26:0] sext_ln1118_1_reg_4319;
wire  signed [26:0] r_V_14_fu_3532_p2;
reg  signed [26:0] r_V_14_reg_4324;
wire  signed [26:0] r_V_15_fu_3538_p2;
reg  signed [26:0] r_V_15_reg_4329;
reg   [17:0] tmp_25_reg_4334;
reg  signed [17:0] hwin_I_12_V_load_reg_4339;
reg  signed [17:0] hwin_I_13_V_load_reg_4344;
reg  signed [17:0] hwin_I_14_V_load_reg_4349;
reg  signed [17:0] hwin_I_14_V_load_reg_4349_pp0_iter5_reg;
reg  signed [17:0] hwin_I_15_V_load_reg_4354;
reg  signed [17:0] hwin_I_15_V_load_reg_4354_pp0_iter5_reg;
reg  signed [17:0] hwin_I_16_V_load_reg_4359;
reg  signed [17:0] hwin_I_16_V_load_reg_4359_pp0_iter5_reg;
reg  signed [17:0] hwin_I_16_V_load_reg_4359_pp0_iter6_reg;
reg  signed [17:0] hwin_I_17_V_load_reg_4364;
reg  signed [17:0] hwin_I_17_V_load_reg_4364_pp0_iter5_reg;
reg  signed [17:0] hwin_I_17_V_load_reg_4364_pp0_iter6_reg;
reg  signed [17:0] hwin_I_18_V_load_reg_4369;
reg  signed [17:0] hwin_I_18_V_load_reg_4369_pp0_iter5_reg;
reg  signed [17:0] hwin_I_18_V_load_reg_4369_pp0_iter6_reg;
reg  signed [17:0] hwin_I_18_V_load_reg_4369_pp0_iter7_reg;
reg  signed [17:0] hwin_I_19_V_load_reg_4374;
reg  signed [17:0] hwin_I_19_V_load_reg_4374_pp0_iter5_reg;
reg  signed [17:0] hwin_I_19_V_load_reg_4374_pp0_iter6_reg;
reg  signed [17:0] hwin_I_19_V_load_reg_4374_pp0_iter7_reg;
reg  signed [17:0] hwin_I_20_V_load_reg_4379;
reg  signed [17:0] hwin_I_20_V_load_reg_4379_pp0_iter5_reg;
reg  signed [17:0] hwin_I_20_V_load_reg_4379_pp0_iter6_reg;
reg  signed [17:0] hwin_I_20_V_load_reg_4379_pp0_iter7_reg;
reg  signed [17:0] hwin_I_20_V_load_reg_4379_pp0_iter8_reg;
reg  signed [17:0] hwin_I_21_V_load_reg_4384;
reg  signed [17:0] hwin_I_21_V_load_reg_4384_pp0_iter5_reg;
reg  signed [17:0] hwin_I_21_V_load_reg_4384_pp0_iter6_reg;
reg  signed [17:0] hwin_I_21_V_load_reg_4384_pp0_iter7_reg;
reg  signed [17:0] hwin_I_21_V_load_reg_4384_pp0_iter8_reg;
reg  signed [17:0] hwin_I_22_V_load_reg_4389;
reg  signed [17:0] hwin_I_22_V_load_reg_4389_pp0_iter5_reg;
reg  signed [17:0] hwin_I_22_V_load_reg_4389_pp0_iter6_reg;
reg  signed [17:0] hwin_I_22_V_load_reg_4389_pp0_iter7_reg;
reg  signed [17:0] hwin_I_22_V_load_reg_4389_pp0_iter8_reg;
reg  signed [17:0] hwin_I_22_V_load_reg_4389_pp0_iter9_reg;
reg  signed [17:0] hwin_I_23_V_load_reg_4394;
reg  signed [17:0] hwin_I_23_V_load_reg_4394_pp0_iter5_reg;
reg  signed [17:0] hwin_I_23_V_load_reg_4394_pp0_iter6_reg;
reg  signed [17:0] hwin_I_23_V_load_reg_4394_pp0_iter7_reg;
reg  signed [17:0] hwin_I_23_V_load_reg_4394_pp0_iter8_reg;
reg  signed [17:0] hwin_I_23_V_load_reg_4394_pp0_iter9_reg;
reg  signed [17:0] hwin_I_24_V_load_reg_4399;
reg  signed [17:0] hwin_I_24_V_load_reg_4399_pp0_iter5_reg;
reg  signed [17:0] hwin_I_24_V_load_reg_4399_pp0_iter6_reg;
reg  signed [17:0] hwin_I_24_V_load_reg_4399_pp0_iter7_reg;
reg  signed [17:0] hwin_I_24_V_load_reg_4399_pp0_iter8_reg;
reg  signed [17:0] hwin_I_24_V_load_reg_4399_pp0_iter9_reg;
reg  signed [17:0] hwin_I_24_V_load_reg_4399_pp0_iter10_reg;
reg  signed [17:0] hwin_I_25_V_load_reg_4404;
reg  signed [17:0] hwin_I_25_V_load_reg_4404_pp0_iter5_reg;
reg  signed [17:0] hwin_I_25_V_load_reg_4404_pp0_iter6_reg;
reg  signed [17:0] hwin_I_25_V_load_reg_4404_pp0_iter7_reg;
reg  signed [17:0] hwin_I_25_V_load_reg_4404_pp0_iter8_reg;
reg  signed [17:0] hwin_I_25_V_load_reg_4404_pp0_iter9_reg;
reg  signed [17:0] hwin_I_25_V_load_reg_4404_pp0_iter10_reg;
reg  signed [17:0] hwin_I_26_V_load_reg_4409;
reg  signed [17:0] hwin_I_26_V_load_reg_4409_pp0_iter5_reg;
reg  signed [17:0] hwin_I_26_V_load_reg_4409_pp0_iter6_reg;
reg  signed [17:0] hwin_I_26_V_load_reg_4409_pp0_iter7_reg;
reg  signed [17:0] hwin_I_26_V_load_reg_4409_pp0_iter8_reg;
reg  signed [17:0] hwin_I_26_V_load_reg_4409_pp0_iter9_reg;
reg  signed [17:0] hwin_I_26_V_load_reg_4409_pp0_iter10_reg;
reg  signed [17:0] hwin_I_26_V_load_reg_4409_pp0_iter11_reg;
reg  signed [17:0] hwin_I_27_V_load_reg_4414;
reg  signed [17:0] hwin_I_27_V_load_reg_4414_pp0_iter5_reg;
reg  signed [17:0] hwin_I_27_V_load_reg_4414_pp0_iter6_reg;
reg  signed [17:0] hwin_I_27_V_load_reg_4414_pp0_iter7_reg;
reg  signed [17:0] hwin_I_27_V_load_reg_4414_pp0_iter8_reg;
reg  signed [17:0] hwin_I_27_V_load_reg_4414_pp0_iter9_reg;
reg  signed [17:0] hwin_I_27_V_load_reg_4414_pp0_iter10_reg;
reg  signed [17:0] hwin_I_27_V_load_reg_4414_pp0_iter11_reg;
reg   [17:0] hwin_I_28_V_load_reg_4419;
reg   [17:0] hwin_I_28_V_load_reg_4419_pp0_iter5_reg;
reg   [17:0] hwin_I_28_V_load_reg_4419_pp0_iter6_reg;
reg   [17:0] hwin_I_28_V_load_reg_4419_pp0_iter7_reg;
reg   [17:0] hwin_I_28_V_load_reg_4419_pp0_iter8_reg;
reg   [17:0] hwin_I_28_V_load_reg_4419_pp0_iter9_reg;
reg   [17:0] hwin_I_28_V_load_reg_4419_pp0_iter10_reg;
reg   [17:0] hwin_I_28_V_load_reg_4419_pp0_iter11_reg;
reg   [17:0] tmp_r_V_reg_4425;
wire   [0:0] icmp_ln190_fu_2000_p2;
reg   [0:0] icmp_ln190_reg_4431;
wire   [0:0] and_ln195_fu_2022_p2;
reg   [0:0] and_ln195_reg_4436;
wire   [17:0] tmp_i_V_5_fu_2036_p3;
reg   [17:0] tmp_i_V_5_reg_4441;
reg    ap_enable_reg_pp0_iter4;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter5_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter6_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter7_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter8_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter9_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter10_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter11_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter12_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter13_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter14_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter15_reg;
reg   [17:0] tmp_i_V_5_reg_4441_pp0_iter16_reg;
reg   [17:0] tmp_14_reg_4448;
reg   [17:0] tmp_29_reg_4453;
reg  signed [17:0] hwin_I_29_V_load_reg_4458;
reg  signed [17:0] hwin_I_29_V_load_reg_4458_pp0_iter6_reg;
reg  signed [17:0] hwin_I_29_V_load_reg_4458_pp0_iter7_reg;
reg  signed [17:0] hwin_I_29_V_load_reg_4458_pp0_iter8_reg;
reg  signed [17:0] hwin_I_29_V_load_reg_4458_pp0_iter9_reg;
reg  signed [17:0] hwin_I_29_V_load_reg_4458_pp0_iter10_reg;
reg  signed [17:0] hwin_I_29_V_load_reg_4458_pp0_iter11_reg;
reg  signed [17:0] hwin_I_29_V_load_reg_4458_pp0_iter12_reg;
wire   [17:0] tmp_r_V_5_fu_2276_p3;
reg   [17:0] tmp_r_V_5_reg_4464;
reg   [17:0] tmp_r_V_5_reg_4464_pp0_iter6_reg;
reg   [17:0] tmp_r_V_5_reg_4464_pp0_iter7_reg;
reg   [17:0] tmp_r_V_5_reg_4464_pp0_iter8_reg;
reg   [17:0] tmp_r_V_5_reg_4464_pp0_iter9_reg;
reg   [17:0] tmp_r_V_5_reg_4464_pp0_iter10_reg;
reg   [17:0] tmp_r_V_5_reg_4464_pp0_iter11_reg;
reg   [17:0] tmp_r_V_5_reg_4464_pp0_iter12_reg;
reg   [17:0] tmp_18_reg_4470;
reg   [17:0] tmp_33_reg_4475;
reg   [17:0] tmp_22_reg_4480;
reg   [17:0] tmp_37_reg_4485;
reg   [17:0] tmp_26_reg_4490;
reg   [17:0] tmp_41_reg_4495;
reg   [17:0] tmp_30_reg_4500;
reg   [17:0] tmp_45_reg_4505;
reg   [17:0] tmp_34_reg_4510;
reg   [17:0] tmp_49_reg_4515;
reg   [17:0] tmp_38_reg_4520;
reg   [17:0] tmp_53_reg_4525;
reg   [17:0] tmp_42_reg_4530;
reg   [17:0] tmp_57_reg_4535;
reg   [17:0] tmp_46_reg_4540;
reg   [17:0] tmp_63_reg_4545;
reg   [17:0] tmp_50_reg_4550;
reg  signed [17:0] trunc_ln708_s_reg_4555;
reg  signed [17:0] trunc_ln708_s_reg_4555_pp0_iter14_reg;
reg  signed [17:0] trunc_ln708_s_reg_4555_pp0_iter15_reg;
reg  signed [17:0] trunc_ln708_s_reg_4555_pp0_iter16_reg;
reg  signed [17:0] trunc_ln708_s_reg_4555_pp0_iter17_reg;
reg   [17:0] tmp_54_reg_4562;
reg   [17:0] tmp_58_reg_4567;
reg   [17:0] tmp_62_reg_4572;
reg  signed [17:0] trunc_ln708_2_reg_4577;
reg  signed [17:0] trunc_ln708_2_reg_4577_pp0_iter18_reg;
wire   [17:0] dii_V_fu_3420_p2;
reg  signed [17:0] dii_V_reg_4584;
wire  signed [35:0] r_V_16_fu_3955_p2;
reg  signed [35:0] r_V_16_reg_4589;
wire  signed [35:0] r_V_18_fu_3961_p2;
reg  signed [35:0] r_V_18_reg_4594;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter5;
reg    ap_condition_pp0_exit_iter4_state6;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg   [9:0] ap_phi_mux_idx_3_i_phi_fu_442_p10;
wire   [9:0] ap_phi_reg_pp0_iter0_idx_3_i_reg_438;
reg   [9:0] ap_phi_reg_pp0_iter1_idx_3_i_reg_438;
wire   [9:0] zext_ln59_fu_1543_p1;
reg   [9:0] ap_phi_mux_idx_3_i9_phi_fu_459_p10;
wire   [9:0] ap_phi_reg_pp0_iter0_idx_3_i9_reg_455;
reg   [9:0] ap_phi_reg_pp0_iter1_idx_3_i9_reg_455;
wire   [9:0] zext_ln24_fu_1604_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_sign_3_i_reg_472;
reg   [0:0] ap_phi_reg_pp0_iter1_sign_3_i_reg_472;
reg   [0:0] ap_phi_reg_pp0_iter2_sign_3_i_reg_472;
reg   [0:0] ap_phi_reg_pp0_iter3_sign_3_i_reg_472;
wire   [0:0] ap_phi_reg_pp0_iter0_sign_3_i10_reg_494;
reg   [0:0] ap_phi_reg_pp0_iter1_sign_3_i10_reg_494;
reg   [0:0] ap_phi_reg_pp0_iter2_sign_3_i10_reg_494;
reg   [0:0] ap_phi_reg_pp0_iter3_sign_3_i10_reg_494;
reg  signed [17:0] ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4;
reg   [17:0] ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4;
reg  signed [17:0] ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4;
reg   [17:0] ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4;
wire  signed [63:0] sext_ln1265_fu_1548_p1;
wire  signed [63:0] sext_ln1265_1_fu_1609_p1;
reg   [17:0] hwin_I_V_1_0100_fu_232;
reg   [17:0] hwin_I_1_V_fu_236;
reg   [17:0] hwin_I_2_V_fu_240;
reg   [17:0] hwin_I_3_V_fu_244;
reg  signed [17:0] ap_sig_allocacmp_hwin_I_3_V_load;
reg  signed [17:0] hwin_I_4_V_fu_248;
reg   [17:0] hwin_I_5_V_fu_252;
reg  signed [17:0] ap_sig_allocacmp_hwin_I_5_V_load;
reg  signed [17:0] hwin_I_6_V_fu_256;
reg   [17:0] hwin_I_7_V_fu_260;
reg  signed [17:0] ap_sig_allocacmp_hwin_I_7_V_load;
reg  signed [17:0] hwin_I_8_V_fu_264;
reg   [17:0] hwin_I_9_V_fu_268;
reg  signed [17:0] ap_sig_allocacmp_hwin_I_9_V_load;
reg  signed [17:0] hwin_I_10_V_fu_272;
reg  signed [17:0] hwin_I_11_V_fu_276;
reg   [17:0] hwin_I_12_V_fu_280;
reg   [17:0] hwin_I_13_V_fu_284;
reg   [17:0] hwin_I_14_V_fu_288;
reg   [17:0] hwin_I_15_V_fu_292;
reg   [17:0] hwin_I_16_V_fu_296;
reg   [17:0] hwin_I_17_V_fu_300;
reg   [17:0] hwin_I_18_V_fu_304;
reg   [17:0] hwin_I_19_V_fu_308;
reg   [17:0] hwin_I_20_V_fu_312;
reg   [17:0] hwin_I_21_V_fu_316;
reg   [17:0] hwin_I_22_V_fu_320;
reg   [17:0] hwin_I_23_V_fu_324;
reg   [17:0] hwin_I_24_V_fu_328;
reg   [17:0] hwin_I_25_V_fu_332;
reg   [17:0] hwin_I_26_V_fu_336;
reg   [17:0] hwin_I_27_V_fu_340;
reg   [17:0] hwin_I_28_V_fu_344;
reg   [17:0] hwin_I_29_V_fu_348;
reg   [17:0] ap_sig_allocacmp_hwin_I_29_V_load_1;
reg   [17:0] p_Val2_s_fu_352;
reg   [17:0] p_Val2_1_fu_356;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln1494_fu_957_p2;
wire   [17:0] value_V_fu_963_p2;
wire   [17:0] value_V_4_fu_969_p3;
wire   [7:0] trunc_ln851_fu_995_p1;
wire   [9:0] ret_V_fu_977_p4;
wire   [0:0] icmp_ln851_fu_999_p2;
wire   [9:0] ret_V_1_fu_1005_p2;
wire   [0:0] p_Result_s_fu_987_p3;
wire   [9:0] select_ln851_fu_1011_p3;
wire   [0:0] tmp_2_fu_1037_p3;
wire   [0:0] icmp_ln46_fu_1051_p2;
wire   [0:0] xor_ln46_fu_1045_p2;
wire   [3:0] tmp_3_fu_1063_p4;
wire   [2:0] tmp_5_fu_1079_p4;
wire   [0:0] icmp_ln50_fu_1073_p2;
wire   [0:0] icmp_ln50_1_fu_1089_p2;
wire   [2:0] tmp_6_fu_1101_p4;
wire   [0:0] icmp_ln54_fu_1111_p2;
wire   [0:0] icmp_ln54_1_fu_1117_p2;
wire   [6:0] zext_ln51_fu_1133_p1;
wire   [6:0] idx_fu_1137_p2;
wire   [0:0] tmp_12_fu_1147_p3;
wire   [0:0] icmp_ln11_fu_1161_p2;
wire   [0:0] xor_ln11_fu_1155_p2;
wire   [3:0] tmp_70_fu_1173_p4;
wire   [2:0] tmp_71_fu_1189_p4;
wire   [0:0] icmp_ln15_fu_1183_p2;
wire   [0:0] icmp_ln15_1_fu_1199_p2;
wire   [2:0] tmp_72_fu_1211_p4;
wire   [0:0] icmp_ln19_fu_1221_p2;
wire   [0:0] icmp_ln19_1_fu_1227_p2;
wire   [6:0] zext_ln16_fu_1243_p1;
wire   [6:0] idx_3_fu_1247_p2;
wire   [20:0] shl_ln_fu_1257_p3;
wire   [18:0] shl_ln1118_1_fu_1269_p3;
wire  signed [21:0] sext_ln1118_4_fu_1265_p1;
wire  signed [21:0] sext_ln1118_5_fu_1277_p1;
wire   [21:0] sub_ln1118_fu_1281_p2;
wire  signed [17:0] sext_ln1118_8_fu_1297_p0;
wire  signed [17:0] shl_ln1118_4_fu_1301_p1;
wire   [21:0] shl_ln1118_4_fu_1301_p3;
wire  signed [22:0] sext_ln1118_8_fu_1297_p1;
wire  signed [22:0] sext_ln1118_9_fu_1309_p1;
wire   [22:0] add_ln1118_fu_1313_p2;
wire   [7:0] trunc_ln1_fu_1287_p4;
wire   [21:0] tmp_9_fu_1323_p3;
wire  signed [23:0] sext_ln728_fu_1319_p1;
wire  signed [23:0] sext_ln1192_fu_1331_p1;
wire   [22:0] shl_ln1118_6_fu_1341_p3;
wire   [18:0] shl_ln1118_7_fu_1353_p3;
wire  signed [23:0] sext_ln1118_12_fu_1349_p1;
wire  signed [23:0] sext_ln1118_13_fu_1361_p1;
wire   [23:0] add_ln1118_2_fu_1365_p2;
wire   [23:0] add_ln1192_fu_1335_p2;
wire   [9:0] tmp_75_fu_1375_p4;
wire   [23:0] tmp_76_fu_1385_p3;
wire  signed [31:0] sext_ln1118_14_fu_1371_p1;
wire  signed [31:0] sext_ln728_2_fu_1393_p1;
wire   [31:0] add_ln1192_2_fu_1397_p2;
wire   [17:0] tmp_1_fu_1407_p4;
wire  signed [31:0] grp_fu_3481_p3;
wire   [2:0] trunc_ln176_fu_953_p1;
wire   [6:0] trunc_ln225_fu_1440_p1;
wire   [16:0] add_ln233_fu_1450_p2;
wire   [0:0] icmp_ln233_fu_1456_p2;
wire   [5:0] trunc_ln59_fu_1499_p1;
wire   [5:0] sub_ln59_fu_1502_p2;
wire   [6:0] tmp_11_fu_1508_p3;
wire   [0:0] tmp_7_fu_1492_p3;
wire   [6:0] sub_ln59_1_fu_1516_p2;
wire   [6:0] tmp_4_fu_1522_p3;
wire   [6:0] select_ln59_fu_1529_p3;
wire   [6:0] idx_2_fu_1537_p2;
wire   [5:0] trunc_ln24_fu_1560_p1;
wire   [5:0] sub_ln24_fu_1563_p2;
wire   [6:0] tmp_74_fu_1569_p3;
wire   [0:0] tmp_73_fu_1553_p3;
wire   [6:0] sub_ln24_1_fu_1577_p2;
wire   [6:0] tmp_8_fu_1583_p3;
wire   [6:0] select_ln24_fu_1590_p3;
wire   [6:0] idx_4_fu_1598_p2;
wire  signed [31:0] grp_fu_3490_p3;
wire   [17:0] tmp_15_fu_1629_p4;
wire  signed [31:0] grp_fu_3499_p3;
wire  signed [31:0] grp_fu_3508_p3;
wire   [17:0] tmp_19_fu_1686_p4;
wire  signed [31:0] grp_fu_3517_p3;
wire   [8:0] sub_ln703_fu_1728_p2;
wire   [8:0] p_Val2_9_fu_1733_p3;
wire   [8:0] sub_ln703_1_fu_1748_p2;
wire  signed [8:0] p_Val2_11_fu_1753_p3;
wire  signed [31:0] grp_fu_3544_p3;
wire   [17:0] tmp_23_fu_1783_p4;
wire  signed [31:0] grp_fu_3553_p3;
wire  signed [26:0] grp_fu_3562_p3;
wire   [27:0] zext_ln703_fu_1978_p1;
wire   [27:0] zext_ln703_1_fu_1981_p1;
wire   [27:0] ret_V_5_fu_1984_p2;
wire   [17:0] tmp_i_V_fu_1990_p4;
wire   [0:0] icmp_ln195_fu_2011_p2;
wire   [0:0] xor_ln190_fu_2016_p2;
wire   [17:0] tmp_i_V_2_fu_2005_p2;
wire   [17:0] tmp_i_V_3_fu_2028_p3;
wire   [20:0] shl_ln1118_2_fu_2044_p3;
wire   [18:0] shl_ln1118_3_fu_2056_p3;
wire  signed [21:0] sext_ln1118_6_fu_2052_p1;
wire  signed [21:0] sext_ln1118_7_fu_2064_p1;
wire   [21:0] sub_ln1118_1_fu_2068_p2;
wire   [21:0] shl_ln1118_5_fu_2088_p3;
wire  signed [22:0] sext_ln1118_10_fu_2084_p1;
wire  signed [22:0] sext_ln1118_11_fu_2096_p1;
wire   [22:0] add_ln1118_1_fu_2100_p2;
wire   [7:0] trunc_ln708_1_fu_2074_p4;
wire   [21:0] tmp_s_fu_2110_p3;
wire  signed [23:0] sext_ln728_1_fu_2106_p1;
wire  signed [23:0] sext_ln1192_1_fu_2118_p1;
wire   [22:0] shl_ln1118_8_fu_2128_p3;
wire   [18:0] shl_ln1118_9_fu_2140_p3;
wire  signed [23:0] sext_ln1118_15_fu_2136_p1;
wire  signed [23:0] sext_ln1118_16_fu_2148_p1;
wire   [23:0] add_ln1118_3_fu_2152_p2;
wire   [23:0] add_ln1192_1_fu_2122_p2;
wire   [9:0] tmp_77_fu_2162_p4;
wire   [23:0] tmp_78_fu_2172_p3;
wire  signed [31:0] sext_ln1118_17_fu_2158_p1;
wire  signed [31:0] sext_ln728_3_fu_2180_p1;
wire   [31:0] add_ln1192_3_fu_2184_p2;
wire   [17:0] tmp_10_fu_2194_p4;
wire  signed [31:0] grp_fu_3568_p3;
wire  signed [31:0] grp_fu_3577_p3;
wire   [17:0] tmp_27_fu_2236_p4;
wire  signed [31:0] grp_fu_3586_p3;
wire   [17:0] tmp_r_V_2_fu_2265_p2;
wire   [17:0] tmp_r_V_3_fu_2270_p3;
wire  signed [31:0] grp_fu_3595_p3;
wire   [17:0] tmp_16_fu_2298_p4;
wire  signed [31:0] grp_fu_3604_p3;
wire  signed [31:0] grp_fu_3613_p3;
wire   [17:0] tmp_31_fu_2337_p4;
wire  signed [31:0] grp_fu_3622_p3;
wire  signed [31:0] grp_fu_3631_p3;
wire   [17:0] tmp_20_fu_2383_p4;
wire  signed [31:0] grp_fu_3640_p3;
wire  signed [31:0] grp_fu_3649_p3;
wire   [17:0] tmp_35_fu_2422_p4;
wire  signed [31:0] grp_fu_3658_p3;
wire  signed [31:0] grp_fu_3667_p3;
wire   [17:0] tmp_24_fu_2463_p4;
wire  signed [31:0] grp_fu_3676_p3;
wire  signed [31:0] grp_fu_3685_p3;
wire   [17:0] tmp_39_fu_2502_p4;
wire  signed [31:0] grp_fu_3694_p3;
wire  signed [31:0] grp_fu_3703_p3;
wire   [17:0] tmp_28_fu_2543_p4;
wire  signed [31:0] grp_fu_3712_p3;
wire  signed [31:0] grp_fu_3721_p3;
wire   [17:0] tmp_43_fu_2582_p4;
wire  signed [31:0] grp_fu_3730_p3;
wire  signed [31:0] grp_fu_3739_p3;
wire   [17:0] tmp_32_fu_2623_p4;
wire  signed [31:0] grp_fu_3748_p3;
wire  signed [31:0] grp_fu_3757_p3;
wire   [17:0] tmp_47_fu_2662_p4;
wire  signed [31:0] grp_fu_3766_p3;
wire  signed [31:0] grp_fu_3775_p3;
wire   [17:0] tmp_36_fu_2703_p4;
wire  signed [31:0] grp_fu_3784_p3;
wire  signed [31:0] grp_fu_3793_p3;
wire   [17:0] tmp_51_fu_2742_p4;
wire  signed [31:0] grp_fu_3802_p3;
wire  signed [31:0] grp_fu_3811_p3;
wire   [17:0] tmp_40_fu_2783_p4;
wire  signed [31:0] grp_fu_3820_p3;
wire  signed [31:0] grp_fu_3829_p3;
wire   [17:0] tmp_55_fu_2822_p4;
wire  signed [31:0] grp_fu_3838_p3;
wire  signed [31:0] grp_fu_3847_p3;
wire   [17:0] tmp_44_fu_2863_p4;
wire  signed [31:0] grp_fu_3856_p3;
wire  signed [31:0] grp_fu_3865_p3;
wire   [17:0] tmp_59_fu_2902_p4;
wire   [22:0] shl_ln1118_s_fu_2919_p3;
wire   [18:0] shl_ln1118_10_fu_2930_p3;
wire  signed [23:0] sext_ln1118_118_fu_2926_p1;
wire  signed [23:0] sext_ln1118_119_fu_2937_p1;
wire   [23:0] add_ln1118_4_fu_2941_p2;
wire  signed [31:0] grp_fu_3874_p3;
wire   [17:0] tmp_61_fu_2951_p4;
wire  signed [31:0] sext_ln1118_120_fu_2947_p1;
wire   [31:0] shl_ln728_50_fu_2960_p3;
wire   [31:0] add_ln1192_54_fu_2968_p2;
wire  signed [31:0] grp_fu_3883_p3;
wire   [17:0] tmp_48_fu_2999_p4;
wire  signed [31:0] grp_fu_3892_p3;
wire   [21:0] shl_ln1118_13_fu_3028_p3;
wire  signed [22:0] sext_ln1118_124_fu_3025_p1;
wire  signed [22:0] sext_ln1118_125_fu_3035_p1;
wire   [22:0] add_ln1118_6_fu_3039_p2;
wire  signed [31:0] sext_ln1118_126_fu_3045_p1;
wire   [31:0] shl_ln728_52_fu_3049_p3;
wire   [20:0] shl_ln1118_15_fu_3062_p3;
wire   [18:0] shl_ln1118_16_fu_3073_p3;
wire  signed [21:0] sext_ln1118_130_fu_3069_p1;
wire  signed [21:0] sext_ln1118_131_fu_3080_p1;
wire   [21:0] sub_ln1118_2_fu_3084_p2;
wire   [31:0] add_ln1192_56_fu_3056_p2;
wire   [17:0] tmp_65_fu_3094_p4;
wire  signed [31:0] sext_ln1118_132_fu_3090_p1;
wire   [31:0] shl_ln728_54_fu_3104_p3;
wire   [31:0] add_ln1192_58_fu_3112_p2;
wire  signed [31:0] grp_fu_3901_p3;
wire   [17:0] tmp_52_fu_3143_p4;
wire  signed [31:0] grp_fu_3910_p3;
wire  signed [31:0] grp_fu_3919_p3;
wire   [17:0] tmp_56_fu_3184_p4;
wire  signed [31:0] grp_fu_3928_p3;
wire  signed [31:0] grp_fu_3937_p3;
wire   [17:0] tmp_60_fu_3225_p4;
wire  signed [31:0] grp_fu_3946_p3;
wire   [22:0] shl_ln1118_11_fu_3251_p3;
wire   [18:0] shl_ln1118_12_fu_3263_p3;
wire  signed [23:0] sext_ln1118_121_fu_3259_p1;
wire  signed [23:0] sext_ln1118_122_fu_3271_p1;
wire   [23:0] add_ln1118_5_fu_3275_p2;
wire  signed [31:0] sext_ln1118_123_fu_3281_p1;
wire   [31:0] shl_ln728_51_fu_3285_p3;
wire   [21:0] shl_ln1118_14_fu_3302_p3;
wire  signed [22:0] sext_ln1118_127_fu_3298_p1;
wire  signed [22:0] sext_ln1118_128_fu_3310_p1;
wire   [22:0] add_ln1118_7_fu_3314_p2;
wire   [31:0] add_ln1192_55_fu_3292_p2;
wire   [17:0] tmp_64_fu_3324_p4;
wire  signed [31:0] sext_ln1118_129_fu_3320_p1;
wire   [31:0] shl_ln728_53_fu_3334_p3;
wire   [20:0] shl_ln1118_17_fu_3348_p3;
wire   [18:0] shl_ln1118_18_fu_3359_p3;
wire  signed [21:0] sext_ln1118_133_fu_3355_p1;
wire  signed [21:0] sext_ln1118_134_fu_3366_p1;
wire   [21:0] sub_ln1118_3_fu_3370_p2;
wire   [31:0] add_ln1192_57_fu_3342_p2;
wire   [17:0] tmp_66_fu_3380_p4;
wire  signed [31:0] sext_ln1118_135_fu_3376_p1;
wire   [31:0] shl_ln728_55_fu_3390_p3;
wire   [31:0] add_ln1192_59_fu_3398_p2;
wire  signed [17:0] dqq_V_fu_3425_p2;
wire  signed [35:0] grp_fu_3967_p3;
wire  signed [36:0] grp_fu_3975_p3;
wire   [59:0] grp_fu_3464_p0;
wire   [59:0] grp_fu_3464_p2;
wire   [6:0] grp_fu_3481_p1;
wire   [31:0] grp_fu_3481_p2;
wire   [7:0] grp_fu_3490_p1;
wire   [31:0] grp_fu_3490_p2;
wire   [8:0] grp_fu_3499_p1;
wire   [31:0] grp_fu_3499_p2;
wire   [8:0] grp_fu_3508_p1;
wire   [31:0] grp_fu_3508_p2;
wire   [8:0] grp_fu_3517_p1;
wire   [31:0] grp_fu_3517_p2;
wire  signed [17:0] r_V_12_fu_3526_p0;
wire  signed [26:0] sext_ln1118_fu_1744_p1;
wire  signed [8:0] r_V_12_fu_3526_p1;
wire  signed [26:0] r_V_fu_1740_p1;
wire  signed [8:0] r_V_14_fu_3532_p0;
wire  signed [17:0] r_V_15_fu_3538_p1;
wire   [9:0] grp_fu_3544_p1;
wire   [31:0] grp_fu_3544_p2;
wire   [9:0] grp_fu_3553_p1;
wire   [31:0] grp_fu_3553_p2;
wire  signed [8:0] grp_fu_3562_p0;
wire  signed [17:0] grp_fu_3562_p1;
wire   [6:0] grp_fu_3568_p1;
wire   [31:0] grp_fu_3568_p2;
wire   [9:0] grp_fu_3577_p1;
wire   [31:0] grp_fu_3577_p2;
wire   [10:0] grp_fu_3586_p1;
wire   [31:0] grp_fu_3586_p2;
wire   [7:0] grp_fu_3595_p1;
wire   [31:0] grp_fu_3595_p2;
wire   [8:0] grp_fu_3604_p1;
wire   [31:0] grp_fu_3604_p2;
wire   [10:0] grp_fu_3613_p1;
wire   [31:0] grp_fu_3613_p2;
wire   [10:0] grp_fu_3622_p1;
wire   [31:0] grp_fu_3622_p2;
wire   [8:0] grp_fu_3631_p1;
wire   [31:0] grp_fu_3631_p2;
wire   [8:0] grp_fu_3640_p1;
wire   [31:0] grp_fu_3640_p2;
wire   [10:0] grp_fu_3649_p1;
wire   [31:0] grp_fu_3649_p2;
wire   [10:0] grp_fu_3658_p1;
wire   [31:0] grp_fu_3658_p2;
wire   [9:0] grp_fu_3667_p1;
wire   [31:0] grp_fu_3667_p2;
wire   [9:0] grp_fu_3676_p1;
wire   [31:0] grp_fu_3676_p2;
wire   [10:0] grp_fu_3685_p1;
wire   [31:0] grp_fu_3685_p2;
wire   [10:0] grp_fu_3694_p1;
wire   [31:0] grp_fu_3694_p2;
wire   [9:0] grp_fu_3703_p1;
wire   [31:0] grp_fu_3703_p2;
wire   [10:0] grp_fu_3712_p1;
wire   [31:0] grp_fu_3712_p2;
wire   [10:0] grp_fu_3721_p1;
wire   [31:0] grp_fu_3721_p2;
wire   [10:0] grp_fu_3730_p1;
wire   [31:0] grp_fu_3730_p2;
wire   [10:0] grp_fu_3739_p1;
wire   [31:0] grp_fu_3739_p2;
wire   [10:0] grp_fu_3748_p1;
wire   [31:0] grp_fu_3748_p2;
wire   [9:0] grp_fu_3757_p1;
wire   [31:0] grp_fu_3757_p2;
wire   [9:0] grp_fu_3766_p1;
wire   [31:0] grp_fu_3766_p2;
wire   [10:0] grp_fu_3775_p1;
wire   [31:0] grp_fu_3775_p2;
wire   [10:0] grp_fu_3784_p1;
wire   [31:0] grp_fu_3784_p2;
wire   [9:0] grp_fu_3793_p1;
wire   [31:0] grp_fu_3793_p2;
wire   [8:0] grp_fu_3802_p1;
wire   [31:0] grp_fu_3802_p2;
wire   [10:0] grp_fu_3811_p1;
wire   [31:0] grp_fu_3811_p2;
wire   [10:0] grp_fu_3820_p1;
wire   [31:0] grp_fu_3820_p2;
wire   [8:0] grp_fu_3829_p1;
wire   [31:0] grp_fu_3829_p2;
wire   [8:0] grp_fu_3838_p1;
wire   [31:0] grp_fu_3838_p2;
wire   [10:0] grp_fu_3847_p1;
wire   [31:0] grp_fu_3847_p2;
wire   [10:0] grp_fu_3856_p1;
wire   [31:0] grp_fu_3856_p2;
wire   [7:0] grp_fu_3865_p1;
wire   [31:0] grp_fu_3865_p2;
wire   [6:0] grp_fu_3874_p1;
wire   [31:0] grp_fu_3874_p2;
wire   [9:0] grp_fu_3883_p1;
wire   [31:0] grp_fu_3883_p2;
wire   [9:0] grp_fu_3892_p1;
wire   [31:0] grp_fu_3892_p2;
wire   [9:0] grp_fu_3901_p1;
wire   [31:0] grp_fu_3901_p2;
wire   [8:0] grp_fu_3910_p1;
wire   [31:0] grp_fu_3910_p2;
wire   [8:0] grp_fu_3919_p1;
wire   [31:0] grp_fu_3919_p2;
wire   [8:0] grp_fu_3928_p1;
wire   [31:0] grp_fu_3928_p2;
wire   [7:0] grp_fu_3937_p1;
wire   [31:0] grp_fu_3937_p2;
wire   [6:0] grp_fu_3946_p1;
wire   [31:0] grp_fu_3946_p2;
wire  signed [17:0] r_V_16_fu_3955_p0;
wire  signed [35:0] r_V_6_fu_3430_p1;
wire  signed [17:0] r_V_18_fu_3961_p0;
wire  signed [17:0] r_V_18_fu_3961_p1;
wire  signed [17:0] grp_fu_3967_p0;
wire  signed [35:0] r_V_8_fu_3445_p1;
wire  signed [17:0] grp_fu_3975_p0;
wire  signed [17:0] grp_fu_3975_p1;
reg    grp_fu_3464_ce;
wire    ap_CS_fsm_state85;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1130;
reg    ap_condition_1125;
reg    ap_condition_1855;
reg    ap_condition_498;
reg    ap_condition_862;
reg    ap_condition_857;
reg    ap_condition_1839;
reg    ap_condition_1852;
reg    ap_condition_1822;
reg    ap_condition_1832;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
end

demodulationFM_cobkb #(
    .DataWidth( 9 ),
    .AddressRange( 65 ),
    .AddressWidth( 7 ))
cos_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_table_address0),
    .ce0(cos_table_ce0),
    .q0(cos_table_q0)
);

demodulationFM_sicud #(
    .DataWidth( 9 ),
    .AddressRange( 65 ),
    .AddressWidth( 7 ))
sin_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_table_address0),
    .ce0(sin_table_ce0),
    .q0(sin_table_q0)
);

demodulationFM_sddEe #(
    .ID( 1 ),
    .NUM_STAGE( 64 ),
    .din0_WIDTH( 60 ),
    .din1_WIDTH( 37 ),
    .dout_WIDTH( 60 ))
demodulationFM_sddEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3464_p0),
    .din1(grp_fu_3975_p3),
    .ce(grp_fu_3464_ce),
    .dout(grp_fu_3464_p2)
);

demodulationFM_maeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_maeOg_U2(
    .din0(ap_sig_allocacmp_hwin_I_3_V_load),
    .din1(grp_fu_3481_p1),
    .din2(grp_fu_3481_p2),
    .dout(grp_fu_3481_p3)
);

demodulationFM_mafYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mafYi_U3(
    .din0(hwin_I_4_V_fu_248),
    .din1(grp_fu_3490_p1),
    .din2(grp_fu_3490_p2),
    .dout(grp_fu_3490_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U4(
    .din0(ap_sig_allocacmp_hwin_I_5_V_load),
    .din1(grp_fu_3499_p1),
    .din2(grp_fu_3499_p2),
    .dout(grp_fu_3499_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U5(
    .din0(hwin_I_6_V_fu_256),
    .din1(grp_fu_3508_p1),
    .din2(grp_fu_3508_p2),
    .dout(grp_fu_3508_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U6(
    .din0(ap_sig_allocacmp_hwin_I_7_V_load),
    .din1(grp_fu_3517_p1),
    .din2(grp_fu_3517_p2),
    .dout(grp_fu_3517_p3)
);

demodulationFM_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
demodulationFM_muhbi_U7(
    .din0(r_V_12_fu_3526_p0),
    .din1(r_V_12_fu_3526_p1),
    .dout(r_V_12_fu_3526_p2)
);

demodulationFM_muibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 27 ))
demodulationFM_muibs_U8(
    .din0(r_V_14_fu_3532_p0),
    .din1(y_Q_V_V_dout),
    .dout(r_V_14_fu_3532_p2)
);

demodulationFM_muibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 27 ))
demodulationFM_muibs_U9(
    .din0(p_Val2_11_fu_1753_p3),
    .din1(r_V_15_fu_3538_p1),
    .dout(r_V_15_fu_3538_p2)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U10(
    .din0(hwin_I_8_V_fu_264),
    .din1(grp_fu_3544_p1),
    .din2(grp_fu_3544_p2),
    .dout(grp_fu_3544_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U11(
    .din0(ap_sig_allocacmp_hwin_I_9_V_load),
    .din1(grp_fu_3553_p1),
    .din2(grp_fu_3553_p2),
    .dout(grp_fu_3553_p3)
);

demodulationFM_makbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
demodulationFM_makbM_U12(
    .din0(grp_fu_3562_p0),
    .din1(grp_fu_3562_p1),
    .din2(r_V_12_reg_4309),
    .dout(grp_fu_3562_p3)
);

demodulationFM_maeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_maeOg_U13(
    .din0(ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4),
    .din1(grp_fu_3568_p1),
    .din2(grp_fu_3568_p2),
    .dout(grp_fu_3568_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U14(
    .din0(hwin_I_10_V_fu_272),
    .din1(grp_fu_3577_p1),
    .din2(grp_fu_3577_p2),
    .dout(grp_fu_3577_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U15(
    .din0(hwin_I_11_V_fu_276),
    .din1(grp_fu_3586_p1),
    .din2(grp_fu_3586_p2),
    .dout(grp_fu_3586_p3)
);

demodulationFM_mafYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mafYi_U16(
    .din0(hwin_Q_4_V_reg_840),
    .din1(grp_fu_3595_p1),
    .din2(grp_fu_3595_p2),
    .dout(grp_fu_3595_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U17(
    .din0(hwin_Q_5_V_reg_827),
    .din1(grp_fu_3604_p1),
    .din2(grp_fu_3604_p2),
    .dout(grp_fu_3604_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U18(
    .din0(hwin_I_12_V_load_reg_4339),
    .din1(grp_fu_3613_p1),
    .din2(grp_fu_3613_p2),
    .dout(grp_fu_3613_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U19(
    .din0(hwin_I_13_V_load_reg_4344),
    .din1(grp_fu_3622_p1),
    .din2(grp_fu_3622_p2),
    .dout(grp_fu_3622_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U20(
    .din0(hwin_Q_6_V_reg_814_pp0_iter5_reg),
    .din1(grp_fu_3631_p1),
    .din2(grp_fu_3631_p2),
    .dout(grp_fu_3631_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U21(
    .din0(hwin_Q_7_V_reg_801_pp0_iter5_reg),
    .din1(grp_fu_3640_p1),
    .din2(grp_fu_3640_p2),
    .dout(grp_fu_3640_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U22(
    .din0(hwin_I_14_V_load_reg_4349_pp0_iter5_reg),
    .din1(grp_fu_3649_p1),
    .din2(grp_fu_3649_p2),
    .dout(grp_fu_3649_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U23(
    .din0(hwin_I_15_V_load_reg_4354_pp0_iter5_reg),
    .din1(grp_fu_3658_p1),
    .din2(grp_fu_3658_p2),
    .dout(grp_fu_3658_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U24(
    .din0(hwin_Q_8_V_reg_788_pp0_iter6_reg),
    .din1(grp_fu_3667_p1),
    .din2(grp_fu_3667_p2),
    .dout(grp_fu_3667_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U25(
    .din0(hwin_Q_9_V_reg_775_pp0_iter6_reg),
    .din1(grp_fu_3676_p1),
    .din2(grp_fu_3676_p2),
    .dout(grp_fu_3676_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U26(
    .din0(hwin_I_16_V_load_reg_4359_pp0_iter6_reg),
    .din1(grp_fu_3685_p1),
    .din2(grp_fu_3685_p2),
    .dout(grp_fu_3685_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U27(
    .din0(hwin_I_17_V_load_reg_4364_pp0_iter6_reg),
    .din1(grp_fu_3694_p1),
    .din2(grp_fu_3694_p2),
    .dout(grp_fu_3694_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U28(
    .din0(hwin_Q_10_V_reg_762_pp0_iter7_reg),
    .din1(grp_fu_3703_p1),
    .din2(grp_fu_3703_p2),
    .dout(grp_fu_3703_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U29(
    .din0(hwin_Q_11_V_reg_749_pp0_iter7_reg),
    .din1(grp_fu_3712_p1),
    .din2(grp_fu_3712_p2),
    .dout(grp_fu_3712_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U30(
    .din0(hwin_I_18_V_load_reg_4369_pp0_iter7_reg),
    .din1(grp_fu_3721_p1),
    .din2(grp_fu_3721_p2),
    .dout(grp_fu_3721_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U31(
    .din0(hwin_I_19_V_load_reg_4374_pp0_iter7_reg),
    .din1(grp_fu_3730_p1),
    .din2(grp_fu_3730_p2),
    .dout(grp_fu_3730_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U32(
    .din0(hwin_Q_12_V_reg_736_pp0_iter8_reg),
    .din1(grp_fu_3739_p1),
    .din2(grp_fu_3739_p2),
    .dout(grp_fu_3739_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U33(
    .din0(hwin_Q_13_V_reg_723_pp0_iter8_reg),
    .din1(grp_fu_3748_p1),
    .din2(grp_fu_3748_p2),
    .dout(grp_fu_3748_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U34(
    .din0(hwin_I_20_V_load_reg_4379_pp0_iter8_reg),
    .din1(grp_fu_3757_p1),
    .din2(grp_fu_3757_p2),
    .dout(grp_fu_3757_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U35(
    .din0(hwin_I_21_V_load_reg_4384_pp0_iter8_reg),
    .din1(grp_fu_3766_p1),
    .din2(grp_fu_3766_p2),
    .dout(grp_fu_3766_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U36(
    .din0(hwin_Q_14_V_reg_710_pp0_iter9_reg),
    .din1(grp_fu_3775_p1),
    .din2(grp_fu_3775_p2),
    .dout(grp_fu_3775_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U37(
    .din0(hwin_Q_15_V_reg_697_pp0_iter9_reg),
    .din1(grp_fu_3784_p1),
    .din2(grp_fu_3784_p2),
    .dout(grp_fu_3784_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U38(
    .din0(hwin_I_22_V_load_reg_4389_pp0_iter9_reg),
    .din1(grp_fu_3793_p1),
    .din2(grp_fu_3793_p2),
    .dout(grp_fu_3793_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U39(
    .din0(hwin_I_23_V_load_reg_4394_pp0_iter9_reg),
    .din1(grp_fu_3802_p1),
    .din2(grp_fu_3802_p2),
    .dout(grp_fu_3802_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U40(
    .din0(hwin_Q_16_V_reg_684_pp0_iter10_reg),
    .din1(grp_fu_3811_p1),
    .din2(grp_fu_3811_p2),
    .dout(grp_fu_3811_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U41(
    .din0(hwin_Q_17_V_reg_671_pp0_iter10_reg),
    .din1(grp_fu_3820_p1),
    .din2(grp_fu_3820_p2),
    .dout(grp_fu_3820_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U42(
    .din0(hwin_I_24_V_load_reg_4399_pp0_iter10_reg),
    .din1(grp_fu_3829_p1),
    .din2(grp_fu_3829_p2),
    .dout(grp_fu_3829_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U43(
    .din0(hwin_I_25_V_load_reg_4404_pp0_iter10_reg),
    .din1(grp_fu_3838_p1),
    .din2(grp_fu_3838_p2),
    .dout(grp_fu_3838_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U44(
    .din0(hwin_Q_18_V_reg_658_pp0_iter11_reg),
    .din1(grp_fu_3847_p1),
    .din2(grp_fu_3847_p2),
    .dout(grp_fu_3847_p3)
);

demodulationFM_malbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_malbW_U45(
    .din0(hwin_Q_19_V_reg_645_pp0_iter11_reg),
    .din1(grp_fu_3856_p1),
    .din2(grp_fu_3856_p2),
    .dout(grp_fu_3856_p3)
);

demodulationFM_mafYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mafYi_U46(
    .din0(hwin_I_26_V_load_reg_4409_pp0_iter11_reg),
    .din1(grp_fu_3865_p1),
    .din2(grp_fu_3865_p2),
    .dout(grp_fu_3865_p3)
);

demodulationFM_maeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_maeOg_U47(
    .din0(hwin_I_27_V_load_reg_4414_pp0_iter11_reg),
    .din1(grp_fu_3874_p1),
    .din2(grp_fu_3874_p2),
    .dout(grp_fu_3874_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U48(
    .din0(hwin_Q_20_V_reg_632_pp0_iter12_reg),
    .din1(grp_fu_3883_p1),
    .din2(grp_fu_3883_p2),
    .dout(grp_fu_3883_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U49(
    .din0(hwin_Q_21_V_reg_619_pp0_iter12_reg),
    .din1(grp_fu_3892_p1),
    .din2(grp_fu_3892_p2),
    .dout(grp_fu_3892_p3)
);

demodulationFM_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_majbC_U50(
    .din0(hwin_Q_22_V_reg_606_pp0_iter13_reg),
    .din1(grp_fu_3901_p1),
    .din2(grp_fu_3901_p2),
    .dout(grp_fu_3901_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U51(
    .din0(hwin_Q_23_V_reg_593_pp0_iter13_reg),
    .din1(grp_fu_3910_p1),
    .din2(grp_fu_3910_p2),
    .dout(grp_fu_3910_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U52(
    .din0(hwin_Q_24_V_reg_580_pp0_iter14_reg),
    .din1(grp_fu_3919_p1),
    .din2(grp_fu_3919_p2),
    .dout(grp_fu_3919_p3)
);

demodulationFM_mag8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mag8j_U53(
    .din0(hwin_Q_25_V_reg_567_pp0_iter14_reg),
    .din1(grp_fu_3928_p1),
    .din2(grp_fu_3928_p2),
    .dout(grp_fu_3928_p3)
);

demodulationFM_mafYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_mafYi_U54(
    .din0(hwin_Q_26_V_reg_554_pp0_iter15_reg),
    .din1(grp_fu_3937_p1),
    .din2(grp_fu_3937_p2),
    .dout(grp_fu_3937_p3)
);

demodulationFM_maeOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
demodulationFM_maeOg_U55(
    .din0(hwin_Q_27_V_reg_541_pp0_iter15_reg),
    .din1(grp_fu_3946_p1),
    .din2(grp_fu_3946_p2),
    .dout(grp_fu_3946_p3)
);

demodulationFM_mumb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
demodulationFM_mumb6_U56(
    .din0(r_V_16_fu_3955_p0),
    .din1(dqq_V_fu_3425_p2),
    .dout(r_V_16_fu_3955_p2)
);

demodulationFM_mumb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
demodulationFM_mumb6_U57(
    .din0(r_V_18_fu_3961_p0),
    .din1(r_V_18_fu_3961_p1),
    .dout(r_V_18_fu_3961_p2)
);

demodulationFM_mancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
demodulationFM_mancg_U58(
    .din0(grp_fu_3967_p0),
    .din1(dii_V_reg_4584),
    .din2(r_V_16_reg_4589),
    .dout(grp_fu_3967_p3)
);

demodulationFM_maocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 37 ))
demodulationFM_maocq_U59(
    .din0(grp_fu_3975_p0),
    .din1(grp_fu_3975_p1),
    .din2(r_V_18_reg_4594),
    .dout(grp_fu_3975_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln176_fu_926_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter4_state6)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter82 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_498)) begin
        if ((1'b1 == ap_condition_1855)) begin
            ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= select_ln850_fu_1019_p3;
        end else if (((icmp_ln42_fu_1031_p2 == 1'd1) & (icmp_ln176_fu_926_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= 10'd0;
        end else if ((1'b1 == ap_condition_1125)) begin
            ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= zext_ln20_fu_1239_p1;
        end else if ((1'b1 == ap_condition_1130)) begin
            ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= zext_ln16_1_fu_1253_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= ap_phi_reg_pp0_iter0_idx_3_i9_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_498)) begin
        if ((1'b1 == ap_condition_1839)) begin
            ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= select_ln850_fu_1019_p3;
        end else if (((icmp_ln42_fu_1031_p2 == 1'd1) & (icmp_ln176_fu_926_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= 10'd0;
        end else if ((1'b1 == ap_condition_857)) begin
            ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= zext_ln55_fu_1129_p1;
        end else if ((1'b1 == ap_condition_862)) begin
            ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= zext_ln51_1_fu_1143_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= ap_phi_reg_pp0_iter0_idx_3_i_reg_438;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln19_fu_1233_p2) & (1'd0 == and_ln15_fu_1205_p2) & (1'd0 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_sign_3_i10_reg_494 <= 1'd1;
    end else if ((((1'd1 == and_ln15_fu_1205_p2) & (1'd0 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln42_fu_1031_p2 == 1'd1) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_sign_3_i10_reg_494 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_sign_3_i10_reg_494 <= ap_phi_reg_pp0_iter0_sign_3_i10_reg_494;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln42_fu_1031_p2 == 1'd1) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_sign_3_i_reg_472 <= 1'd0;
    end else if ((((1'd1 == and_ln50_fu_1095_p2) & (1'd0 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln54_fu_1123_p2) & (1'd0 == and_ln50_fu_1095_p2) & (1'd0 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_sign_3_i_reg_472 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_sign_3_i_reg_472 <= ap_phi_reg_pp0_iter0_sign_3_i_reg_472;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1822)) begin
        if ((1'b1 == ap_condition_1852)) begin
            ap_phi_reg_pp0_iter2_sign_3_i10_reg_494 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_sign_3_i10_reg_494 <= ap_phi_reg_pp0_iter1_sign_3_i10_reg_494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1822)) begin
        if ((1'b1 == ap_condition_1832)) begin
            ap_phi_reg_pp0_iter2_sign_3_i_reg_472 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_sign_3_i_reg_472 <= ap_phi_reg_pp0_iter1_sign_3_i_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_10_V_reg_762 <= hwin_Q_11_V_reg_749;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_10_V_reg_762 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_11_V_reg_749 <= hwin_Q_12_V_reg_736;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_11_V_reg_749 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_12_V_reg_736 <= hwin_Q_13_V_reg_723;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_12_V_reg_736 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_13_V_reg_723 <= hwin_Q_14_V_reg_710;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_13_V_reg_723 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_14_V_reg_710 <= hwin_Q_15_V_reg_697;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_14_V_reg_710 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_15_V_reg_697 <= hwin_Q_16_V_reg_684;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_15_V_reg_697 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_16_V_reg_684 <= hwin_Q_17_V_reg_671;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_16_V_reg_684 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_17_V_reg_671 <= hwin_Q_18_V_reg_658;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_17_V_reg_671 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_18_V_reg_658 <= hwin_Q_19_V_reg_645;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_18_V_reg_658 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_19_V_reg_645 <= hwin_Q_20_V_reg_632;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_19_V_reg_645 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_1_V_reg_879 <= hwin_Q_2_V_reg_866;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_1_V_reg_879 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_20_V_reg_632 <= hwin_Q_21_V_reg_619;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_20_V_reg_632 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_21_V_reg_619 <= hwin_Q_22_V_reg_606;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_21_V_reg_619 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_22_V_reg_606 <= hwin_Q_23_V_reg_593;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_22_V_reg_606 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_23_V_reg_593 <= hwin_Q_24_V_reg_580;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_23_V_reg_593 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_24_V_reg_580 <= hwin_Q_25_V_reg_567;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_24_V_reg_580 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_25_V_reg_567 <= hwin_Q_26_V_reg_554;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_25_V_reg_567 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_26_V_reg_554 <= hwin_Q_27_V_reg_541;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_26_V_reg_554 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_27_V_reg_541 <= hwin_Q_28_V_reg_528;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_27_V_reg_541 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_28_V_reg_528 <= hwin_Q_29_V_reg_516;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_28_V_reg_528 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_29_V_reg_516 <= tmp_i_V_5_reg_4441;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_29_V_reg_516 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_2_V_reg_866 <= hwin_Q_3_V_reg_853;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_2_V_reg_866 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_3_V_reg_853 <= hwin_Q_4_V_reg_840;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_3_V_reg_853 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_4_V_reg_840 <= hwin_Q_5_V_reg_827;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_4_V_reg_840 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_5_V_reg_827 <= hwin_Q_6_V_reg_814;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_5_V_reg_827 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_6_V_reg_814 <= hwin_Q_7_V_reg_801;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_6_V_reg_814 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_7_V_reg_801 <= hwin_Q_8_V_reg_788;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_7_V_reg_801 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_8_V_reg_788 <= hwin_Q_9_V_reg_775;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_8_V_reg_788 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_9_V_reg_775 <= hwin_Q_10_V_reg_762;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_9_V_reg_775 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_Q_V_1_0_reg_892 <= hwin_Q_1_V_reg_879;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hwin_Q_V_1_0_reg_892 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        l_0_reg_416 <= l_fu_932_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        l_0_reg_416 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln219_reg_4259_pp0_iter17_reg == 1'd1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_fu_356 <= trunc_ln708_2_reg_4577;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_1_fu_356 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln219_reg_4259_pp0_iter17_reg == 1'd1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_fu_352 <= trunc_ln708_s_reg_4555_pp0_iter17_reg;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_fu_352 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_urem_reg_427 <= select_ln233_fu_1462_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_urem_reg_427 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_fu_926_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        value_V_3_reg_405 <= add_ln176_fu_1470_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        value_V_3_reg_405 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln11_reg_4232 <= and_ln11_fu_1167_p2;
        and_ln46_reg_4210 <= and_ln46_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln15_reg_4236 <= and_ln15_fu_1205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln195_reg_4436 <= and_ln195_fu_2022_p2;
        icmp_ln190_reg_4431 <= icmp_ln190_fu_2000_p2;
        tmp_14_reg_4448 <= {{grp_fu_3568_p3[31:14]}};
        tmp_29_reg_4453 <= {{grp_fu_3586_p3[31:14]}};
        tmp_r_V_reg_4425 <= {{grp_fu_3562_p3[25:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln15_fu_1205_p2) & (1'd0 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln19_reg_4240 <= and_ln19_fu_1233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln50_reg_4214 <= and_ln50_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln50_fu_1095_p2) & (1'd0 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln54_reg_4218 <= and_ln54_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_sign_3_i10_reg_494 <= ap_phi_reg_pp0_iter2_sign_3_i10_reg_494;
        ap_phi_reg_pp0_iter3_sign_3_i_reg_472 <= ap_phi_reg_pp0_iter2_sign_3_i_reg_472;
        hwin_I_5_V_fu_252 <= hwin_I_6_V_fu_256;
        hwin_I_6_V_fu_256 <= ap_sig_allocacmp_hwin_I_7_V_load;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln219_reg_4259_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dii_V_reg_4584 <= dii_V_fu_3420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_I_10_V_fu_272 <= hwin_I_11_V_fu_276;
        hwin_I_11_V_fu_276 <= hwin_I_12_V_fu_280;
        hwin_I_12_V_fu_280 <= hwin_I_13_V_fu_284;
        hwin_I_13_V_fu_284 <= hwin_I_14_V_fu_288;
        hwin_I_14_V_fu_288 <= hwin_I_15_V_fu_292;
        hwin_I_15_V_fu_292 <= hwin_I_16_V_fu_296;
        hwin_I_16_V_fu_296 <= hwin_I_17_V_fu_300;
        hwin_I_17_V_fu_300 <= hwin_I_18_V_fu_304;
        hwin_I_18_V_fu_304 <= hwin_I_19_V_fu_308;
        hwin_I_19_V_fu_308 <= hwin_I_20_V_fu_312;
        hwin_I_20_V_fu_312 <= hwin_I_21_V_fu_316;
        hwin_I_21_V_fu_316 <= hwin_I_22_V_fu_320;
        hwin_I_22_V_fu_320 <= hwin_I_23_V_fu_324;
        hwin_I_23_V_fu_324 <= hwin_I_24_V_fu_328;
        hwin_I_24_V_fu_328 <= hwin_I_25_V_fu_332;
        hwin_I_25_V_fu_332 <= hwin_I_26_V_fu_336;
        hwin_I_26_V_fu_336 <= hwin_I_27_V_fu_340;
        hwin_I_27_V_fu_340 <= hwin_I_28_V_fu_344;
        hwin_I_28_V_fu_344 <= ap_sig_allocacmp_hwin_I_29_V_load_1;
        hwin_I_9_V_fu_268 <= hwin_I_10_V_fu_272;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        hwin_I_12_V_load_reg_4339 <= hwin_I_12_V_fu_280;
        hwin_I_13_V_load_reg_4344 <= hwin_I_13_V_fu_284;
        hwin_I_14_V_load_reg_4349 <= hwin_I_14_V_fu_288;
        hwin_I_14_V_load_reg_4349_pp0_iter5_reg <= hwin_I_14_V_load_reg_4349;
        hwin_I_15_V_load_reg_4354 <= hwin_I_15_V_fu_292;
        hwin_I_15_V_load_reg_4354_pp0_iter5_reg <= hwin_I_15_V_load_reg_4354;
        hwin_I_16_V_load_reg_4359 <= hwin_I_16_V_fu_296;
        hwin_I_16_V_load_reg_4359_pp0_iter5_reg <= hwin_I_16_V_load_reg_4359;
        hwin_I_16_V_load_reg_4359_pp0_iter6_reg <= hwin_I_16_V_load_reg_4359_pp0_iter5_reg;
        hwin_I_17_V_load_reg_4364 <= hwin_I_17_V_fu_300;
        hwin_I_17_V_load_reg_4364_pp0_iter5_reg <= hwin_I_17_V_load_reg_4364;
        hwin_I_17_V_load_reg_4364_pp0_iter6_reg <= hwin_I_17_V_load_reg_4364_pp0_iter5_reg;
        hwin_I_18_V_load_reg_4369 <= hwin_I_18_V_fu_304;
        hwin_I_18_V_load_reg_4369_pp0_iter5_reg <= hwin_I_18_V_load_reg_4369;
        hwin_I_18_V_load_reg_4369_pp0_iter6_reg <= hwin_I_18_V_load_reg_4369_pp0_iter5_reg;
        hwin_I_18_V_load_reg_4369_pp0_iter7_reg <= hwin_I_18_V_load_reg_4369_pp0_iter6_reg;
        hwin_I_19_V_load_reg_4374 <= hwin_I_19_V_fu_308;
        hwin_I_19_V_load_reg_4374_pp0_iter5_reg <= hwin_I_19_V_load_reg_4374;
        hwin_I_19_V_load_reg_4374_pp0_iter6_reg <= hwin_I_19_V_load_reg_4374_pp0_iter5_reg;
        hwin_I_19_V_load_reg_4374_pp0_iter7_reg <= hwin_I_19_V_load_reg_4374_pp0_iter6_reg;
        hwin_I_20_V_load_reg_4379 <= hwin_I_20_V_fu_312;
        hwin_I_20_V_load_reg_4379_pp0_iter5_reg <= hwin_I_20_V_load_reg_4379;
        hwin_I_20_V_load_reg_4379_pp0_iter6_reg <= hwin_I_20_V_load_reg_4379_pp0_iter5_reg;
        hwin_I_20_V_load_reg_4379_pp0_iter7_reg <= hwin_I_20_V_load_reg_4379_pp0_iter6_reg;
        hwin_I_20_V_load_reg_4379_pp0_iter8_reg <= hwin_I_20_V_load_reg_4379_pp0_iter7_reg;
        hwin_I_21_V_load_reg_4384 <= hwin_I_21_V_fu_316;
        hwin_I_21_V_load_reg_4384_pp0_iter5_reg <= hwin_I_21_V_load_reg_4384;
        hwin_I_21_V_load_reg_4384_pp0_iter6_reg <= hwin_I_21_V_load_reg_4384_pp0_iter5_reg;
        hwin_I_21_V_load_reg_4384_pp0_iter7_reg <= hwin_I_21_V_load_reg_4384_pp0_iter6_reg;
        hwin_I_21_V_load_reg_4384_pp0_iter8_reg <= hwin_I_21_V_load_reg_4384_pp0_iter7_reg;
        hwin_I_22_V_load_reg_4389 <= hwin_I_22_V_fu_320;
        hwin_I_22_V_load_reg_4389_pp0_iter5_reg <= hwin_I_22_V_load_reg_4389;
        hwin_I_22_V_load_reg_4389_pp0_iter6_reg <= hwin_I_22_V_load_reg_4389_pp0_iter5_reg;
        hwin_I_22_V_load_reg_4389_pp0_iter7_reg <= hwin_I_22_V_load_reg_4389_pp0_iter6_reg;
        hwin_I_22_V_load_reg_4389_pp0_iter8_reg <= hwin_I_22_V_load_reg_4389_pp0_iter7_reg;
        hwin_I_22_V_load_reg_4389_pp0_iter9_reg <= hwin_I_22_V_load_reg_4389_pp0_iter8_reg;
        hwin_I_23_V_load_reg_4394 <= hwin_I_23_V_fu_324;
        hwin_I_23_V_load_reg_4394_pp0_iter5_reg <= hwin_I_23_V_load_reg_4394;
        hwin_I_23_V_load_reg_4394_pp0_iter6_reg <= hwin_I_23_V_load_reg_4394_pp0_iter5_reg;
        hwin_I_23_V_load_reg_4394_pp0_iter7_reg <= hwin_I_23_V_load_reg_4394_pp0_iter6_reg;
        hwin_I_23_V_load_reg_4394_pp0_iter8_reg <= hwin_I_23_V_load_reg_4394_pp0_iter7_reg;
        hwin_I_23_V_load_reg_4394_pp0_iter9_reg <= hwin_I_23_V_load_reg_4394_pp0_iter8_reg;
        hwin_I_24_V_load_reg_4399 <= hwin_I_24_V_fu_328;
        hwin_I_24_V_load_reg_4399_pp0_iter10_reg <= hwin_I_24_V_load_reg_4399_pp0_iter9_reg;
        hwin_I_24_V_load_reg_4399_pp0_iter5_reg <= hwin_I_24_V_load_reg_4399;
        hwin_I_24_V_load_reg_4399_pp0_iter6_reg <= hwin_I_24_V_load_reg_4399_pp0_iter5_reg;
        hwin_I_24_V_load_reg_4399_pp0_iter7_reg <= hwin_I_24_V_load_reg_4399_pp0_iter6_reg;
        hwin_I_24_V_load_reg_4399_pp0_iter8_reg <= hwin_I_24_V_load_reg_4399_pp0_iter7_reg;
        hwin_I_24_V_load_reg_4399_pp0_iter9_reg <= hwin_I_24_V_load_reg_4399_pp0_iter8_reg;
        hwin_I_25_V_load_reg_4404 <= hwin_I_25_V_fu_332;
        hwin_I_25_V_load_reg_4404_pp0_iter10_reg <= hwin_I_25_V_load_reg_4404_pp0_iter9_reg;
        hwin_I_25_V_load_reg_4404_pp0_iter5_reg <= hwin_I_25_V_load_reg_4404;
        hwin_I_25_V_load_reg_4404_pp0_iter6_reg <= hwin_I_25_V_load_reg_4404_pp0_iter5_reg;
        hwin_I_25_V_load_reg_4404_pp0_iter7_reg <= hwin_I_25_V_load_reg_4404_pp0_iter6_reg;
        hwin_I_25_V_load_reg_4404_pp0_iter8_reg <= hwin_I_25_V_load_reg_4404_pp0_iter7_reg;
        hwin_I_25_V_load_reg_4404_pp0_iter9_reg <= hwin_I_25_V_load_reg_4404_pp0_iter8_reg;
        hwin_I_26_V_load_reg_4409 <= hwin_I_26_V_fu_336;
        hwin_I_26_V_load_reg_4409_pp0_iter10_reg <= hwin_I_26_V_load_reg_4409_pp0_iter9_reg;
        hwin_I_26_V_load_reg_4409_pp0_iter11_reg <= hwin_I_26_V_load_reg_4409_pp0_iter10_reg;
        hwin_I_26_V_load_reg_4409_pp0_iter5_reg <= hwin_I_26_V_load_reg_4409;
        hwin_I_26_V_load_reg_4409_pp0_iter6_reg <= hwin_I_26_V_load_reg_4409_pp0_iter5_reg;
        hwin_I_26_V_load_reg_4409_pp0_iter7_reg <= hwin_I_26_V_load_reg_4409_pp0_iter6_reg;
        hwin_I_26_V_load_reg_4409_pp0_iter8_reg <= hwin_I_26_V_load_reg_4409_pp0_iter7_reg;
        hwin_I_26_V_load_reg_4409_pp0_iter9_reg <= hwin_I_26_V_load_reg_4409_pp0_iter8_reg;
        hwin_I_27_V_load_reg_4414 <= hwin_I_27_V_fu_340;
        hwin_I_27_V_load_reg_4414_pp0_iter10_reg <= hwin_I_27_V_load_reg_4414_pp0_iter9_reg;
        hwin_I_27_V_load_reg_4414_pp0_iter11_reg <= hwin_I_27_V_load_reg_4414_pp0_iter10_reg;
        hwin_I_27_V_load_reg_4414_pp0_iter5_reg <= hwin_I_27_V_load_reg_4414;
        hwin_I_27_V_load_reg_4414_pp0_iter6_reg <= hwin_I_27_V_load_reg_4414_pp0_iter5_reg;
        hwin_I_27_V_load_reg_4414_pp0_iter7_reg <= hwin_I_27_V_load_reg_4414_pp0_iter6_reg;
        hwin_I_27_V_load_reg_4414_pp0_iter8_reg <= hwin_I_27_V_load_reg_4414_pp0_iter7_reg;
        hwin_I_27_V_load_reg_4414_pp0_iter9_reg <= hwin_I_27_V_load_reg_4414_pp0_iter8_reg;
        hwin_I_28_V_load_reg_4419 <= hwin_I_28_V_fu_344;
        hwin_I_28_V_load_reg_4419_pp0_iter10_reg <= hwin_I_28_V_load_reg_4419_pp0_iter9_reg;
        hwin_I_28_V_load_reg_4419_pp0_iter11_reg <= hwin_I_28_V_load_reg_4419_pp0_iter10_reg;
        hwin_I_28_V_load_reg_4419_pp0_iter5_reg <= hwin_I_28_V_load_reg_4419;
        hwin_I_28_V_load_reg_4419_pp0_iter6_reg <= hwin_I_28_V_load_reg_4419_pp0_iter5_reg;
        hwin_I_28_V_load_reg_4419_pp0_iter7_reg <= hwin_I_28_V_load_reg_4419_pp0_iter6_reg;
        hwin_I_28_V_load_reg_4419_pp0_iter8_reg <= hwin_I_28_V_load_reg_4419_pp0_iter7_reg;
        hwin_I_28_V_load_reg_4419_pp0_iter9_reg <= hwin_I_28_V_load_reg_4419_pp0_iter8_reg;
        hwin_I_29_V_load_reg_4458_pp0_iter10_reg <= hwin_I_29_V_load_reg_4458_pp0_iter9_reg;
        hwin_I_29_V_load_reg_4458_pp0_iter11_reg <= hwin_I_29_V_load_reg_4458_pp0_iter10_reg;
        hwin_I_29_V_load_reg_4458_pp0_iter12_reg <= hwin_I_29_V_load_reg_4458_pp0_iter11_reg;
        hwin_I_29_V_load_reg_4458_pp0_iter6_reg <= hwin_I_29_V_load_reg_4458;
        hwin_I_29_V_load_reg_4458_pp0_iter7_reg <= hwin_I_29_V_load_reg_4458_pp0_iter6_reg;
        hwin_I_29_V_load_reg_4458_pp0_iter8_reg <= hwin_I_29_V_load_reg_4458_pp0_iter7_reg;
        hwin_I_29_V_load_reg_4458_pp0_iter9_reg <= hwin_I_29_V_load_reg_4458_pp0_iter8_reg;
        hwin_Q_10_V_reg_762_pp0_iter5_reg <= hwin_Q_10_V_reg_762;
        hwin_Q_10_V_reg_762_pp0_iter6_reg <= hwin_Q_10_V_reg_762_pp0_iter5_reg;
        hwin_Q_10_V_reg_762_pp0_iter7_reg <= hwin_Q_10_V_reg_762_pp0_iter6_reg;
        hwin_Q_11_V_reg_749_pp0_iter5_reg <= hwin_Q_11_V_reg_749;
        hwin_Q_11_V_reg_749_pp0_iter6_reg <= hwin_Q_11_V_reg_749_pp0_iter5_reg;
        hwin_Q_11_V_reg_749_pp0_iter7_reg <= hwin_Q_11_V_reg_749_pp0_iter6_reg;
        hwin_Q_12_V_reg_736_pp0_iter5_reg <= hwin_Q_12_V_reg_736;
        hwin_Q_12_V_reg_736_pp0_iter6_reg <= hwin_Q_12_V_reg_736_pp0_iter5_reg;
        hwin_Q_12_V_reg_736_pp0_iter7_reg <= hwin_Q_12_V_reg_736_pp0_iter6_reg;
        hwin_Q_12_V_reg_736_pp0_iter8_reg <= hwin_Q_12_V_reg_736_pp0_iter7_reg;
        hwin_Q_13_V_reg_723_pp0_iter5_reg <= hwin_Q_13_V_reg_723;
        hwin_Q_13_V_reg_723_pp0_iter6_reg <= hwin_Q_13_V_reg_723_pp0_iter5_reg;
        hwin_Q_13_V_reg_723_pp0_iter7_reg <= hwin_Q_13_V_reg_723_pp0_iter6_reg;
        hwin_Q_13_V_reg_723_pp0_iter8_reg <= hwin_Q_13_V_reg_723_pp0_iter7_reg;
        hwin_Q_14_V_reg_710_pp0_iter5_reg <= hwin_Q_14_V_reg_710;
        hwin_Q_14_V_reg_710_pp0_iter6_reg <= hwin_Q_14_V_reg_710_pp0_iter5_reg;
        hwin_Q_14_V_reg_710_pp0_iter7_reg <= hwin_Q_14_V_reg_710_pp0_iter6_reg;
        hwin_Q_14_V_reg_710_pp0_iter8_reg <= hwin_Q_14_V_reg_710_pp0_iter7_reg;
        hwin_Q_14_V_reg_710_pp0_iter9_reg <= hwin_Q_14_V_reg_710_pp0_iter8_reg;
        hwin_Q_15_V_reg_697_pp0_iter5_reg <= hwin_Q_15_V_reg_697;
        hwin_Q_15_V_reg_697_pp0_iter6_reg <= hwin_Q_15_V_reg_697_pp0_iter5_reg;
        hwin_Q_15_V_reg_697_pp0_iter7_reg <= hwin_Q_15_V_reg_697_pp0_iter6_reg;
        hwin_Q_15_V_reg_697_pp0_iter8_reg <= hwin_Q_15_V_reg_697_pp0_iter7_reg;
        hwin_Q_15_V_reg_697_pp0_iter9_reg <= hwin_Q_15_V_reg_697_pp0_iter8_reg;
        hwin_Q_16_V_reg_684_pp0_iter10_reg <= hwin_Q_16_V_reg_684_pp0_iter9_reg;
        hwin_Q_16_V_reg_684_pp0_iter5_reg <= hwin_Q_16_V_reg_684;
        hwin_Q_16_V_reg_684_pp0_iter6_reg <= hwin_Q_16_V_reg_684_pp0_iter5_reg;
        hwin_Q_16_V_reg_684_pp0_iter7_reg <= hwin_Q_16_V_reg_684_pp0_iter6_reg;
        hwin_Q_16_V_reg_684_pp0_iter8_reg <= hwin_Q_16_V_reg_684_pp0_iter7_reg;
        hwin_Q_16_V_reg_684_pp0_iter9_reg <= hwin_Q_16_V_reg_684_pp0_iter8_reg;
        hwin_Q_17_V_reg_671_pp0_iter10_reg <= hwin_Q_17_V_reg_671_pp0_iter9_reg;
        hwin_Q_17_V_reg_671_pp0_iter5_reg <= hwin_Q_17_V_reg_671;
        hwin_Q_17_V_reg_671_pp0_iter6_reg <= hwin_Q_17_V_reg_671_pp0_iter5_reg;
        hwin_Q_17_V_reg_671_pp0_iter7_reg <= hwin_Q_17_V_reg_671_pp0_iter6_reg;
        hwin_Q_17_V_reg_671_pp0_iter8_reg <= hwin_Q_17_V_reg_671_pp0_iter7_reg;
        hwin_Q_17_V_reg_671_pp0_iter9_reg <= hwin_Q_17_V_reg_671_pp0_iter8_reg;
        hwin_Q_18_V_reg_658_pp0_iter10_reg <= hwin_Q_18_V_reg_658_pp0_iter9_reg;
        hwin_Q_18_V_reg_658_pp0_iter11_reg <= hwin_Q_18_V_reg_658_pp0_iter10_reg;
        hwin_Q_18_V_reg_658_pp0_iter5_reg <= hwin_Q_18_V_reg_658;
        hwin_Q_18_V_reg_658_pp0_iter6_reg <= hwin_Q_18_V_reg_658_pp0_iter5_reg;
        hwin_Q_18_V_reg_658_pp0_iter7_reg <= hwin_Q_18_V_reg_658_pp0_iter6_reg;
        hwin_Q_18_V_reg_658_pp0_iter8_reg <= hwin_Q_18_V_reg_658_pp0_iter7_reg;
        hwin_Q_18_V_reg_658_pp0_iter9_reg <= hwin_Q_18_V_reg_658_pp0_iter8_reg;
        hwin_Q_19_V_reg_645_pp0_iter10_reg <= hwin_Q_19_V_reg_645_pp0_iter9_reg;
        hwin_Q_19_V_reg_645_pp0_iter11_reg <= hwin_Q_19_V_reg_645_pp0_iter10_reg;
        hwin_Q_19_V_reg_645_pp0_iter5_reg <= hwin_Q_19_V_reg_645;
        hwin_Q_19_V_reg_645_pp0_iter6_reg <= hwin_Q_19_V_reg_645_pp0_iter5_reg;
        hwin_Q_19_V_reg_645_pp0_iter7_reg <= hwin_Q_19_V_reg_645_pp0_iter6_reg;
        hwin_Q_19_V_reg_645_pp0_iter8_reg <= hwin_Q_19_V_reg_645_pp0_iter7_reg;
        hwin_Q_19_V_reg_645_pp0_iter9_reg <= hwin_Q_19_V_reg_645_pp0_iter8_reg;
        hwin_Q_20_V_reg_632_pp0_iter10_reg <= hwin_Q_20_V_reg_632_pp0_iter9_reg;
        hwin_Q_20_V_reg_632_pp0_iter11_reg <= hwin_Q_20_V_reg_632_pp0_iter10_reg;
        hwin_Q_20_V_reg_632_pp0_iter12_reg <= hwin_Q_20_V_reg_632_pp0_iter11_reg;
        hwin_Q_20_V_reg_632_pp0_iter5_reg <= hwin_Q_20_V_reg_632;
        hwin_Q_20_V_reg_632_pp0_iter6_reg <= hwin_Q_20_V_reg_632_pp0_iter5_reg;
        hwin_Q_20_V_reg_632_pp0_iter7_reg <= hwin_Q_20_V_reg_632_pp0_iter6_reg;
        hwin_Q_20_V_reg_632_pp0_iter8_reg <= hwin_Q_20_V_reg_632_pp0_iter7_reg;
        hwin_Q_20_V_reg_632_pp0_iter9_reg <= hwin_Q_20_V_reg_632_pp0_iter8_reg;
        hwin_Q_21_V_reg_619_pp0_iter10_reg <= hwin_Q_21_V_reg_619_pp0_iter9_reg;
        hwin_Q_21_V_reg_619_pp0_iter11_reg <= hwin_Q_21_V_reg_619_pp0_iter10_reg;
        hwin_Q_21_V_reg_619_pp0_iter12_reg <= hwin_Q_21_V_reg_619_pp0_iter11_reg;
        hwin_Q_21_V_reg_619_pp0_iter5_reg <= hwin_Q_21_V_reg_619;
        hwin_Q_21_V_reg_619_pp0_iter6_reg <= hwin_Q_21_V_reg_619_pp0_iter5_reg;
        hwin_Q_21_V_reg_619_pp0_iter7_reg <= hwin_Q_21_V_reg_619_pp0_iter6_reg;
        hwin_Q_21_V_reg_619_pp0_iter8_reg <= hwin_Q_21_V_reg_619_pp0_iter7_reg;
        hwin_Q_21_V_reg_619_pp0_iter9_reg <= hwin_Q_21_V_reg_619_pp0_iter8_reg;
        hwin_Q_22_V_reg_606_pp0_iter10_reg <= hwin_Q_22_V_reg_606_pp0_iter9_reg;
        hwin_Q_22_V_reg_606_pp0_iter11_reg <= hwin_Q_22_V_reg_606_pp0_iter10_reg;
        hwin_Q_22_V_reg_606_pp0_iter12_reg <= hwin_Q_22_V_reg_606_pp0_iter11_reg;
        hwin_Q_22_V_reg_606_pp0_iter13_reg <= hwin_Q_22_V_reg_606_pp0_iter12_reg;
        hwin_Q_22_V_reg_606_pp0_iter5_reg <= hwin_Q_22_V_reg_606;
        hwin_Q_22_V_reg_606_pp0_iter6_reg <= hwin_Q_22_V_reg_606_pp0_iter5_reg;
        hwin_Q_22_V_reg_606_pp0_iter7_reg <= hwin_Q_22_V_reg_606_pp0_iter6_reg;
        hwin_Q_22_V_reg_606_pp0_iter8_reg <= hwin_Q_22_V_reg_606_pp0_iter7_reg;
        hwin_Q_22_V_reg_606_pp0_iter9_reg <= hwin_Q_22_V_reg_606_pp0_iter8_reg;
        hwin_Q_23_V_reg_593_pp0_iter10_reg <= hwin_Q_23_V_reg_593_pp0_iter9_reg;
        hwin_Q_23_V_reg_593_pp0_iter11_reg <= hwin_Q_23_V_reg_593_pp0_iter10_reg;
        hwin_Q_23_V_reg_593_pp0_iter12_reg <= hwin_Q_23_V_reg_593_pp0_iter11_reg;
        hwin_Q_23_V_reg_593_pp0_iter13_reg <= hwin_Q_23_V_reg_593_pp0_iter12_reg;
        hwin_Q_23_V_reg_593_pp0_iter5_reg <= hwin_Q_23_V_reg_593;
        hwin_Q_23_V_reg_593_pp0_iter6_reg <= hwin_Q_23_V_reg_593_pp0_iter5_reg;
        hwin_Q_23_V_reg_593_pp0_iter7_reg <= hwin_Q_23_V_reg_593_pp0_iter6_reg;
        hwin_Q_23_V_reg_593_pp0_iter8_reg <= hwin_Q_23_V_reg_593_pp0_iter7_reg;
        hwin_Q_23_V_reg_593_pp0_iter9_reg <= hwin_Q_23_V_reg_593_pp0_iter8_reg;
        hwin_Q_24_V_reg_580_pp0_iter10_reg <= hwin_Q_24_V_reg_580_pp0_iter9_reg;
        hwin_Q_24_V_reg_580_pp0_iter11_reg <= hwin_Q_24_V_reg_580_pp0_iter10_reg;
        hwin_Q_24_V_reg_580_pp0_iter12_reg <= hwin_Q_24_V_reg_580_pp0_iter11_reg;
        hwin_Q_24_V_reg_580_pp0_iter13_reg <= hwin_Q_24_V_reg_580_pp0_iter12_reg;
        hwin_Q_24_V_reg_580_pp0_iter14_reg <= hwin_Q_24_V_reg_580_pp0_iter13_reg;
        hwin_Q_24_V_reg_580_pp0_iter5_reg <= hwin_Q_24_V_reg_580;
        hwin_Q_24_V_reg_580_pp0_iter6_reg <= hwin_Q_24_V_reg_580_pp0_iter5_reg;
        hwin_Q_24_V_reg_580_pp0_iter7_reg <= hwin_Q_24_V_reg_580_pp0_iter6_reg;
        hwin_Q_24_V_reg_580_pp0_iter8_reg <= hwin_Q_24_V_reg_580_pp0_iter7_reg;
        hwin_Q_24_V_reg_580_pp0_iter9_reg <= hwin_Q_24_V_reg_580_pp0_iter8_reg;
        hwin_Q_25_V_reg_567_pp0_iter10_reg <= hwin_Q_25_V_reg_567_pp0_iter9_reg;
        hwin_Q_25_V_reg_567_pp0_iter11_reg <= hwin_Q_25_V_reg_567_pp0_iter10_reg;
        hwin_Q_25_V_reg_567_pp0_iter12_reg <= hwin_Q_25_V_reg_567_pp0_iter11_reg;
        hwin_Q_25_V_reg_567_pp0_iter13_reg <= hwin_Q_25_V_reg_567_pp0_iter12_reg;
        hwin_Q_25_V_reg_567_pp0_iter14_reg <= hwin_Q_25_V_reg_567_pp0_iter13_reg;
        hwin_Q_25_V_reg_567_pp0_iter5_reg <= hwin_Q_25_V_reg_567;
        hwin_Q_25_V_reg_567_pp0_iter6_reg <= hwin_Q_25_V_reg_567_pp0_iter5_reg;
        hwin_Q_25_V_reg_567_pp0_iter7_reg <= hwin_Q_25_V_reg_567_pp0_iter6_reg;
        hwin_Q_25_V_reg_567_pp0_iter8_reg <= hwin_Q_25_V_reg_567_pp0_iter7_reg;
        hwin_Q_25_V_reg_567_pp0_iter9_reg <= hwin_Q_25_V_reg_567_pp0_iter8_reg;
        hwin_Q_26_V_reg_554_pp0_iter10_reg <= hwin_Q_26_V_reg_554_pp0_iter9_reg;
        hwin_Q_26_V_reg_554_pp0_iter11_reg <= hwin_Q_26_V_reg_554_pp0_iter10_reg;
        hwin_Q_26_V_reg_554_pp0_iter12_reg <= hwin_Q_26_V_reg_554_pp0_iter11_reg;
        hwin_Q_26_V_reg_554_pp0_iter13_reg <= hwin_Q_26_V_reg_554_pp0_iter12_reg;
        hwin_Q_26_V_reg_554_pp0_iter14_reg <= hwin_Q_26_V_reg_554_pp0_iter13_reg;
        hwin_Q_26_V_reg_554_pp0_iter15_reg <= hwin_Q_26_V_reg_554_pp0_iter14_reg;
        hwin_Q_26_V_reg_554_pp0_iter5_reg <= hwin_Q_26_V_reg_554;
        hwin_Q_26_V_reg_554_pp0_iter6_reg <= hwin_Q_26_V_reg_554_pp0_iter5_reg;
        hwin_Q_26_V_reg_554_pp0_iter7_reg <= hwin_Q_26_V_reg_554_pp0_iter6_reg;
        hwin_Q_26_V_reg_554_pp0_iter8_reg <= hwin_Q_26_V_reg_554_pp0_iter7_reg;
        hwin_Q_26_V_reg_554_pp0_iter9_reg <= hwin_Q_26_V_reg_554_pp0_iter8_reg;
        hwin_Q_27_V_reg_541_pp0_iter10_reg <= hwin_Q_27_V_reg_541_pp0_iter9_reg;
        hwin_Q_27_V_reg_541_pp0_iter11_reg <= hwin_Q_27_V_reg_541_pp0_iter10_reg;
        hwin_Q_27_V_reg_541_pp0_iter12_reg <= hwin_Q_27_V_reg_541_pp0_iter11_reg;
        hwin_Q_27_V_reg_541_pp0_iter13_reg <= hwin_Q_27_V_reg_541_pp0_iter12_reg;
        hwin_Q_27_V_reg_541_pp0_iter14_reg <= hwin_Q_27_V_reg_541_pp0_iter13_reg;
        hwin_Q_27_V_reg_541_pp0_iter15_reg <= hwin_Q_27_V_reg_541_pp0_iter14_reg;
        hwin_Q_27_V_reg_541_pp0_iter5_reg <= hwin_Q_27_V_reg_541;
        hwin_Q_27_V_reg_541_pp0_iter6_reg <= hwin_Q_27_V_reg_541_pp0_iter5_reg;
        hwin_Q_27_V_reg_541_pp0_iter7_reg <= hwin_Q_27_V_reg_541_pp0_iter6_reg;
        hwin_Q_27_V_reg_541_pp0_iter8_reg <= hwin_Q_27_V_reg_541_pp0_iter7_reg;
        hwin_Q_27_V_reg_541_pp0_iter9_reg <= hwin_Q_27_V_reg_541_pp0_iter8_reg;
        hwin_Q_28_V_reg_528_pp0_iter10_reg <= hwin_Q_28_V_reg_528_pp0_iter9_reg;
        hwin_Q_28_V_reg_528_pp0_iter11_reg <= hwin_Q_28_V_reg_528_pp0_iter10_reg;
        hwin_Q_28_V_reg_528_pp0_iter12_reg <= hwin_Q_28_V_reg_528_pp0_iter11_reg;
        hwin_Q_28_V_reg_528_pp0_iter13_reg <= hwin_Q_28_V_reg_528_pp0_iter12_reg;
        hwin_Q_28_V_reg_528_pp0_iter14_reg <= hwin_Q_28_V_reg_528_pp0_iter13_reg;
        hwin_Q_28_V_reg_528_pp0_iter15_reg <= hwin_Q_28_V_reg_528_pp0_iter14_reg;
        hwin_Q_28_V_reg_528_pp0_iter16_reg <= hwin_Q_28_V_reg_528_pp0_iter15_reg;
        hwin_Q_28_V_reg_528_pp0_iter5_reg <= hwin_Q_28_V_reg_528;
        hwin_Q_28_V_reg_528_pp0_iter6_reg <= hwin_Q_28_V_reg_528_pp0_iter5_reg;
        hwin_Q_28_V_reg_528_pp0_iter7_reg <= hwin_Q_28_V_reg_528_pp0_iter6_reg;
        hwin_Q_28_V_reg_528_pp0_iter8_reg <= hwin_Q_28_V_reg_528_pp0_iter7_reg;
        hwin_Q_28_V_reg_528_pp0_iter9_reg <= hwin_Q_28_V_reg_528_pp0_iter8_reg;
        hwin_Q_29_V_reg_516_pp0_iter10_reg <= hwin_Q_29_V_reg_516_pp0_iter9_reg;
        hwin_Q_29_V_reg_516_pp0_iter11_reg <= hwin_Q_29_V_reg_516_pp0_iter10_reg;
        hwin_Q_29_V_reg_516_pp0_iter12_reg <= hwin_Q_29_V_reg_516_pp0_iter11_reg;
        hwin_Q_29_V_reg_516_pp0_iter13_reg <= hwin_Q_29_V_reg_516_pp0_iter12_reg;
        hwin_Q_29_V_reg_516_pp0_iter14_reg <= hwin_Q_29_V_reg_516_pp0_iter13_reg;
        hwin_Q_29_V_reg_516_pp0_iter15_reg <= hwin_Q_29_V_reg_516_pp0_iter14_reg;
        hwin_Q_29_V_reg_516_pp0_iter16_reg <= hwin_Q_29_V_reg_516_pp0_iter15_reg;
        hwin_Q_29_V_reg_516_pp0_iter5_reg <= hwin_Q_29_V_reg_516;
        hwin_Q_29_V_reg_516_pp0_iter6_reg <= hwin_Q_29_V_reg_516_pp0_iter5_reg;
        hwin_Q_29_V_reg_516_pp0_iter7_reg <= hwin_Q_29_V_reg_516_pp0_iter6_reg;
        hwin_Q_29_V_reg_516_pp0_iter8_reg <= hwin_Q_29_V_reg_516_pp0_iter7_reg;
        hwin_Q_29_V_reg_516_pp0_iter9_reg <= hwin_Q_29_V_reg_516_pp0_iter8_reg;
        hwin_Q_6_V_reg_814_pp0_iter5_reg <= hwin_Q_6_V_reg_814;
        hwin_Q_7_V_reg_801_pp0_iter5_reg <= hwin_Q_7_V_reg_801;
        hwin_Q_8_V_reg_788_pp0_iter5_reg <= hwin_Q_8_V_reg_788;
        hwin_Q_8_V_reg_788_pp0_iter6_reg <= hwin_Q_8_V_reg_788_pp0_iter5_reg;
        hwin_Q_9_V_reg_775_pp0_iter5_reg <= hwin_Q_9_V_reg_775;
        hwin_Q_9_V_reg_775_pp0_iter6_reg <= hwin_Q_9_V_reg_775_pp0_iter5_reg;
        icmp_ln176_reg_4179_pp0_iter10_reg <= icmp_ln176_reg_4179_pp0_iter9_reg;
        icmp_ln176_reg_4179_pp0_iter11_reg <= icmp_ln176_reg_4179_pp0_iter10_reg;
        icmp_ln176_reg_4179_pp0_iter12_reg <= icmp_ln176_reg_4179_pp0_iter11_reg;
        icmp_ln176_reg_4179_pp0_iter13_reg <= icmp_ln176_reg_4179_pp0_iter12_reg;
        icmp_ln176_reg_4179_pp0_iter14_reg <= icmp_ln176_reg_4179_pp0_iter13_reg;
        icmp_ln176_reg_4179_pp0_iter15_reg <= icmp_ln176_reg_4179_pp0_iter14_reg;
        icmp_ln176_reg_4179_pp0_iter16_reg <= icmp_ln176_reg_4179_pp0_iter15_reg;
        icmp_ln176_reg_4179_pp0_iter2_reg <= icmp_ln176_reg_4179_pp0_iter1_reg;
        icmp_ln176_reg_4179_pp0_iter3_reg <= icmp_ln176_reg_4179_pp0_iter2_reg;
        icmp_ln176_reg_4179_pp0_iter4_reg <= icmp_ln176_reg_4179_pp0_iter3_reg;
        icmp_ln176_reg_4179_pp0_iter5_reg <= icmp_ln176_reg_4179_pp0_iter4_reg;
        icmp_ln176_reg_4179_pp0_iter6_reg <= icmp_ln176_reg_4179_pp0_iter5_reg;
        icmp_ln176_reg_4179_pp0_iter7_reg <= icmp_ln176_reg_4179_pp0_iter6_reg;
        icmp_ln176_reg_4179_pp0_iter8_reg <= icmp_ln176_reg_4179_pp0_iter7_reg;
        icmp_ln176_reg_4179_pp0_iter9_reg <= icmp_ln176_reg_4179_pp0_iter8_reg;
        icmp_ln219_reg_4259_pp0_iter10_reg <= icmp_ln219_reg_4259_pp0_iter9_reg;
        icmp_ln219_reg_4259_pp0_iter11_reg <= icmp_ln219_reg_4259_pp0_iter10_reg;
        icmp_ln219_reg_4259_pp0_iter12_reg <= icmp_ln219_reg_4259_pp0_iter11_reg;
        icmp_ln219_reg_4259_pp0_iter13_reg <= icmp_ln219_reg_4259_pp0_iter12_reg;
        icmp_ln219_reg_4259_pp0_iter14_reg <= icmp_ln219_reg_4259_pp0_iter13_reg;
        icmp_ln219_reg_4259_pp0_iter15_reg <= icmp_ln219_reg_4259_pp0_iter14_reg;
        icmp_ln219_reg_4259_pp0_iter16_reg <= icmp_ln219_reg_4259_pp0_iter15_reg;
        icmp_ln219_reg_4259_pp0_iter17_reg <= icmp_ln219_reg_4259_pp0_iter16_reg;
        icmp_ln219_reg_4259_pp0_iter18_reg <= icmp_ln219_reg_4259_pp0_iter17_reg;
        icmp_ln219_reg_4259_pp0_iter19_reg <= icmp_ln219_reg_4259_pp0_iter18_reg;
        icmp_ln219_reg_4259_pp0_iter20_reg <= icmp_ln219_reg_4259_pp0_iter19_reg;
        icmp_ln219_reg_4259_pp0_iter21_reg <= icmp_ln219_reg_4259_pp0_iter20_reg;
        icmp_ln219_reg_4259_pp0_iter22_reg <= icmp_ln219_reg_4259_pp0_iter21_reg;
        icmp_ln219_reg_4259_pp0_iter23_reg <= icmp_ln219_reg_4259_pp0_iter22_reg;
        icmp_ln219_reg_4259_pp0_iter24_reg <= icmp_ln219_reg_4259_pp0_iter23_reg;
        icmp_ln219_reg_4259_pp0_iter25_reg <= icmp_ln219_reg_4259_pp0_iter24_reg;
        icmp_ln219_reg_4259_pp0_iter26_reg <= icmp_ln219_reg_4259_pp0_iter25_reg;
        icmp_ln219_reg_4259_pp0_iter27_reg <= icmp_ln219_reg_4259_pp0_iter26_reg;
        icmp_ln219_reg_4259_pp0_iter28_reg <= icmp_ln219_reg_4259_pp0_iter27_reg;
        icmp_ln219_reg_4259_pp0_iter29_reg <= icmp_ln219_reg_4259_pp0_iter28_reg;
        icmp_ln219_reg_4259_pp0_iter2_reg <= icmp_ln219_reg_4259_pp0_iter1_reg;
        icmp_ln219_reg_4259_pp0_iter30_reg <= icmp_ln219_reg_4259_pp0_iter29_reg;
        icmp_ln219_reg_4259_pp0_iter31_reg <= icmp_ln219_reg_4259_pp0_iter30_reg;
        icmp_ln219_reg_4259_pp0_iter32_reg <= icmp_ln219_reg_4259_pp0_iter31_reg;
        icmp_ln219_reg_4259_pp0_iter33_reg <= icmp_ln219_reg_4259_pp0_iter32_reg;
        icmp_ln219_reg_4259_pp0_iter34_reg <= icmp_ln219_reg_4259_pp0_iter33_reg;
        icmp_ln219_reg_4259_pp0_iter35_reg <= icmp_ln219_reg_4259_pp0_iter34_reg;
        icmp_ln219_reg_4259_pp0_iter36_reg <= icmp_ln219_reg_4259_pp0_iter35_reg;
        icmp_ln219_reg_4259_pp0_iter37_reg <= icmp_ln219_reg_4259_pp0_iter36_reg;
        icmp_ln219_reg_4259_pp0_iter38_reg <= icmp_ln219_reg_4259_pp0_iter37_reg;
        icmp_ln219_reg_4259_pp0_iter39_reg <= icmp_ln219_reg_4259_pp0_iter38_reg;
        icmp_ln219_reg_4259_pp0_iter3_reg <= icmp_ln219_reg_4259_pp0_iter2_reg;
        icmp_ln219_reg_4259_pp0_iter40_reg <= icmp_ln219_reg_4259_pp0_iter39_reg;
        icmp_ln219_reg_4259_pp0_iter41_reg <= icmp_ln219_reg_4259_pp0_iter40_reg;
        icmp_ln219_reg_4259_pp0_iter42_reg <= icmp_ln219_reg_4259_pp0_iter41_reg;
        icmp_ln219_reg_4259_pp0_iter43_reg <= icmp_ln219_reg_4259_pp0_iter42_reg;
        icmp_ln219_reg_4259_pp0_iter44_reg <= icmp_ln219_reg_4259_pp0_iter43_reg;
        icmp_ln219_reg_4259_pp0_iter45_reg <= icmp_ln219_reg_4259_pp0_iter44_reg;
        icmp_ln219_reg_4259_pp0_iter46_reg <= icmp_ln219_reg_4259_pp0_iter45_reg;
        icmp_ln219_reg_4259_pp0_iter47_reg <= icmp_ln219_reg_4259_pp0_iter46_reg;
        icmp_ln219_reg_4259_pp0_iter48_reg <= icmp_ln219_reg_4259_pp0_iter47_reg;
        icmp_ln219_reg_4259_pp0_iter49_reg <= icmp_ln219_reg_4259_pp0_iter48_reg;
        icmp_ln219_reg_4259_pp0_iter4_reg <= icmp_ln219_reg_4259_pp0_iter3_reg;
        icmp_ln219_reg_4259_pp0_iter50_reg <= icmp_ln219_reg_4259_pp0_iter49_reg;
        icmp_ln219_reg_4259_pp0_iter51_reg <= icmp_ln219_reg_4259_pp0_iter50_reg;
        icmp_ln219_reg_4259_pp0_iter52_reg <= icmp_ln219_reg_4259_pp0_iter51_reg;
        icmp_ln219_reg_4259_pp0_iter53_reg <= icmp_ln219_reg_4259_pp0_iter52_reg;
        icmp_ln219_reg_4259_pp0_iter54_reg <= icmp_ln219_reg_4259_pp0_iter53_reg;
        icmp_ln219_reg_4259_pp0_iter55_reg <= icmp_ln219_reg_4259_pp0_iter54_reg;
        icmp_ln219_reg_4259_pp0_iter56_reg <= icmp_ln219_reg_4259_pp0_iter55_reg;
        icmp_ln219_reg_4259_pp0_iter57_reg <= icmp_ln219_reg_4259_pp0_iter56_reg;
        icmp_ln219_reg_4259_pp0_iter58_reg <= icmp_ln219_reg_4259_pp0_iter57_reg;
        icmp_ln219_reg_4259_pp0_iter59_reg <= icmp_ln219_reg_4259_pp0_iter58_reg;
        icmp_ln219_reg_4259_pp0_iter5_reg <= icmp_ln219_reg_4259_pp0_iter4_reg;
        icmp_ln219_reg_4259_pp0_iter60_reg <= icmp_ln219_reg_4259_pp0_iter59_reg;
        icmp_ln219_reg_4259_pp0_iter61_reg <= icmp_ln219_reg_4259_pp0_iter60_reg;
        icmp_ln219_reg_4259_pp0_iter62_reg <= icmp_ln219_reg_4259_pp0_iter61_reg;
        icmp_ln219_reg_4259_pp0_iter63_reg <= icmp_ln219_reg_4259_pp0_iter62_reg;
        icmp_ln219_reg_4259_pp0_iter64_reg <= icmp_ln219_reg_4259_pp0_iter63_reg;
        icmp_ln219_reg_4259_pp0_iter65_reg <= icmp_ln219_reg_4259_pp0_iter64_reg;
        icmp_ln219_reg_4259_pp0_iter66_reg <= icmp_ln219_reg_4259_pp0_iter65_reg;
        icmp_ln219_reg_4259_pp0_iter67_reg <= icmp_ln219_reg_4259_pp0_iter66_reg;
        icmp_ln219_reg_4259_pp0_iter68_reg <= icmp_ln219_reg_4259_pp0_iter67_reg;
        icmp_ln219_reg_4259_pp0_iter69_reg <= icmp_ln219_reg_4259_pp0_iter68_reg;
        icmp_ln219_reg_4259_pp0_iter6_reg <= icmp_ln219_reg_4259_pp0_iter5_reg;
        icmp_ln219_reg_4259_pp0_iter70_reg <= icmp_ln219_reg_4259_pp0_iter69_reg;
        icmp_ln219_reg_4259_pp0_iter71_reg <= icmp_ln219_reg_4259_pp0_iter70_reg;
        icmp_ln219_reg_4259_pp0_iter72_reg <= icmp_ln219_reg_4259_pp0_iter71_reg;
        icmp_ln219_reg_4259_pp0_iter73_reg <= icmp_ln219_reg_4259_pp0_iter72_reg;
        icmp_ln219_reg_4259_pp0_iter74_reg <= icmp_ln219_reg_4259_pp0_iter73_reg;
        icmp_ln219_reg_4259_pp0_iter75_reg <= icmp_ln219_reg_4259_pp0_iter74_reg;
        icmp_ln219_reg_4259_pp0_iter76_reg <= icmp_ln219_reg_4259_pp0_iter75_reg;
        icmp_ln219_reg_4259_pp0_iter77_reg <= icmp_ln219_reg_4259_pp0_iter76_reg;
        icmp_ln219_reg_4259_pp0_iter78_reg <= icmp_ln219_reg_4259_pp0_iter77_reg;
        icmp_ln219_reg_4259_pp0_iter79_reg <= icmp_ln219_reg_4259_pp0_iter78_reg;
        icmp_ln219_reg_4259_pp0_iter7_reg <= icmp_ln219_reg_4259_pp0_iter6_reg;
        icmp_ln219_reg_4259_pp0_iter80_reg <= icmp_ln219_reg_4259_pp0_iter79_reg;
        icmp_ln219_reg_4259_pp0_iter81_reg <= icmp_ln219_reg_4259_pp0_iter80_reg;
        icmp_ln219_reg_4259_pp0_iter8_reg <= icmp_ln219_reg_4259_pp0_iter7_reg;
        icmp_ln219_reg_4259_pp0_iter9_reg <= icmp_ln219_reg_4259_pp0_iter8_reg;
        icmp_ln225_reg_4263_pp0_iter10_reg <= icmp_ln225_reg_4263_pp0_iter9_reg;
        icmp_ln225_reg_4263_pp0_iter11_reg <= icmp_ln225_reg_4263_pp0_iter10_reg;
        icmp_ln225_reg_4263_pp0_iter12_reg <= icmp_ln225_reg_4263_pp0_iter11_reg;
        icmp_ln225_reg_4263_pp0_iter13_reg <= icmp_ln225_reg_4263_pp0_iter12_reg;
        icmp_ln225_reg_4263_pp0_iter14_reg <= icmp_ln225_reg_4263_pp0_iter13_reg;
        icmp_ln225_reg_4263_pp0_iter15_reg <= icmp_ln225_reg_4263_pp0_iter14_reg;
        icmp_ln225_reg_4263_pp0_iter16_reg <= icmp_ln225_reg_4263_pp0_iter15_reg;
        icmp_ln225_reg_4263_pp0_iter17_reg <= icmp_ln225_reg_4263_pp0_iter16_reg;
        icmp_ln225_reg_4263_pp0_iter18_reg <= icmp_ln225_reg_4263_pp0_iter17_reg;
        icmp_ln225_reg_4263_pp0_iter19_reg <= icmp_ln225_reg_4263_pp0_iter18_reg;
        icmp_ln225_reg_4263_pp0_iter20_reg <= icmp_ln225_reg_4263_pp0_iter19_reg;
        icmp_ln225_reg_4263_pp0_iter21_reg <= icmp_ln225_reg_4263_pp0_iter20_reg;
        icmp_ln225_reg_4263_pp0_iter22_reg <= icmp_ln225_reg_4263_pp0_iter21_reg;
        icmp_ln225_reg_4263_pp0_iter23_reg <= icmp_ln225_reg_4263_pp0_iter22_reg;
        icmp_ln225_reg_4263_pp0_iter24_reg <= icmp_ln225_reg_4263_pp0_iter23_reg;
        icmp_ln225_reg_4263_pp0_iter25_reg <= icmp_ln225_reg_4263_pp0_iter24_reg;
        icmp_ln225_reg_4263_pp0_iter26_reg <= icmp_ln225_reg_4263_pp0_iter25_reg;
        icmp_ln225_reg_4263_pp0_iter27_reg <= icmp_ln225_reg_4263_pp0_iter26_reg;
        icmp_ln225_reg_4263_pp0_iter28_reg <= icmp_ln225_reg_4263_pp0_iter27_reg;
        icmp_ln225_reg_4263_pp0_iter29_reg <= icmp_ln225_reg_4263_pp0_iter28_reg;
        icmp_ln225_reg_4263_pp0_iter2_reg <= icmp_ln225_reg_4263_pp0_iter1_reg;
        icmp_ln225_reg_4263_pp0_iter30_reg <= icmp_ln225_reg_4263_pp0_iter29_reg;
        icmp_ln225_reg_4263_pp0_iter31_reg <= icmp_ln225_reg_4263_pp0_iter30_reg;
        icmp_ln225_reg_4263_pp0_iter32_reg <= icmp_ln225_reg_4263_pp0_iter31_reg;
        icmp_ln225_reg_4263_pp0_iter33_reg <= icmp_ln225_reg_4263_pp0_iter32_reg;
        icmp_ln225_reg_4263_pp0_iter34_reg <= icmp_ln225_reg_4263_pp0_iter33_reg;
        icmp_ln225_reg_4263_pp0_iter35_reg <= icmp_ln225_reg_4263_pp0_iter34_reg;
        icmp_ln225_reg_4263_pp0_iter36_reg <= icmp_ln225_reg_4263_pp0_iter35_reg;
        icmp_ln225_reg_4263_pp0_iter37_reg <= icmp_ln225_reg_4263_pp0_iter36_reg;
        icmp_ln225_reg_4263_pp0_iter38_reg <= icmp_ln225_reg_4263_pp0_iter37_reg;
        icmp_ln225_reg_4263_pp0_iter39_reg <= icmp_ln225_reg_4263_pp0_iter38_reg;
        icmp_ln225_reg_4263_pp0_iter3_reg <= icmp_ln225_reg_4263_pp0_iter2_reg;
        icmp_ln225_reg_4263_pp0_iter40_reg <= icmp_ln225_reg_4263_pp0_iter39_reg;
        icmp_ln225_reg_4263_pp0_iter41_reg <= icmp_ln225_reg_4263_pp0_iter40_reg;
        icmp_ln225_reg_4263_pp0_iter42_reg <= icmp_ln225_reg_4263_pp0_iter41_reg;
        icmp_ln225_reg_4263_pp0_iter43_reg <= icmp_ln225_reg_4263_pp0_iter42_reg;
        icmp_ln225_reg_4263_pp0_iter44_reg <= icmp_ln225_reg_4263_pp0_iter43_reg;
        icmp_ln225_reg_4263_pp0_iter45_reg <= icmp_ln225_reg_4263_pp0_iter44_reg;
        icmp_ln225_reg_4263_pp0_iter46_reg <= icmp_ln225_reg_4263_pp0_iter45_reg;
        icmp_ln225_reg_4263_pp0_iter47_reg <= icmp_ln225_reg_4263_pp0_iter46_reg;
        icmp_ln225_reg_4263_pp0_iter48_reg <= icmp_ln225_reg_4263_pp0_iter47_reg;
        icmp_ln225_reg_4263_pp0_iter49_reg <= icmp_ln225_reg_4263_pp0_iter48_reg;
        icmp_ln225_reg_4263_pp0_iter4_reg <= icmp_ln225_reg_4263_pp0_iter3_reg;
        icmp_ln225_reg_4263_pp0_iter50_reg <= icmp_ln225_reg_4263_pp0_iter49_reg;
        icmp_ln225_reg_4263_pp0_iter51_reg <= icmp_ln225_reg_4263_pp0_iter50_reg;
        icmp_ln225_reg_4263_pp0_iter52_reg <= icmp_ln225_reg_4263_pp0_iter51_reg;
        icmp_ln225_reg_4263_pp0_iter53_reg <= icmp_ln225_reg_4263_pp0_iter52_reg;
        icmp_ln225_reg_4263_pp0_iter54_reg <= icmp_ln225_reg_4263_pp0_iter53_reg;
        icmp_ln225_reg_4263_pp0_iter55_reg <= icmp_ln225_reg_4263_pp0_iter54_reg;
        icmp_ln225_reg_4263_pp0_iter56_reg <= icmp_ln225_reg_4263_pp0_iter55_reg;
        icmp_ln225_reg_4263_pp0_iter57_reg <= icmp_ln225_reg_4263_pp0_iter56_reg;
        icmp_ln225_reg_4263_pp0_iter58_reg <= icmp_ln225_reg_4263_pp0_iter57_reg;
        icmp_ln225_reg_4263_pp0_iter59_reg <= icmp_ln225_reg_4263_pp0_iter58_reg;
        icmp_ln225_reg_4263_pp0_iter5_reg <= icmp_ln225_reg_4263_pp0_iter4_reg;
        icmp_ln225_reg_4263_pp0_iter60_reg <= icmp_ln225_reg_4263_pp0_iter59_reg;
        icmp_ln225_reg_4263_pp0_iter61_reg <= icmp_ln225_reg_4263_pp0_iter60_reg;
        icmp_ln225_reg_4263_pp0_iter62_reg <= icmp_ln225_reg_4263_pp0_iter61_reg;
        icmp_ln225_reg_4263_pp0_iter63_reg <= icmp_ln225_reg_4263_pp0_iter62_reg;
        icmp_ln225_reg_4263_pp0_iter64_reg <= icmp_ln225_reg_4263_pp0_iter63_reg;
        icmp_ln225_reg_4263_pp0_iter65_reg <= icmp_ln225_reg_4263_pp0_iter64_reg;
        icmp_ln225_reg_4263_pp0_iter66_reg <= icmp_ln225_reg_4263_pp0_iter65_reg;
        icmp_ln225_reg_4263_pp0_iter67_reg <= icmp_ln225_reg_4263_pp0_iter66_reg;
        icmp_ln225_reg_4263_pp0_iter68_reg <= icmp_ln225_reg_4263_pp0_iter67_reg;
        icmp_ln225_reg_4263_pp0_iter69_reg <= icmp_ln225_reg_4263_pp0_iter68_reg;
        icmp_ln225_reg_4263_pp0_iter6_reg <= icmp_ln225_reg_4263_pp0_iter5_reg;
        icmp_ln225_reg_4263_pp0_iter70_reg <= icmp_ln225_reg_4263_pp0_iter69_reg;
        icmp_ln225_reg_4263_pp0_iter71_reg <= icmp_ln225_reg_4263_pp0_iter70_reg;
        icmp_ln225_reg_4263_pp0_iter72_reg <= icmp_ln225_reg_4263_pp0_iter71_reg;
        icmp_ln225_reg_4263_pp0_iter73_reg <= icmp_ln225_reg_4263_pp0_iter72_reg;
        icmp_ln225_reg_4263_pp0_iter74_reg <= icmp_ln225_reg_4263_pp0_iter73_reg;
        icmp_ln225_reg_4263_pp0_iter75_reg <= icmp_ln225_reg_4263_pp0_iter74_reg;
        icmp_ln225_reg_4263_pp0_iter76_reg <= icmp_ln225_reg_4263_pp0_iter75_reg;
        icmp_ln225_reg_4263_pp0_iter77_reg <= icmp_ln225_reg_4263_pp0_iter76_reg;
        icmp_ln225_reg_4263_pp0_iter78_reg <= icmp_ln225_reg_4263_pp0_iter77_reg;
        icmp_ln225_reg_4263_pp0_iter79_reg <= icmp_ln225_reg_4263_pp0_iter78_reg;
        icmp_ln225_reg_4263_pp0_iter7_reg <= icmp_ln225_reg_4263_pp0_iter6_reg;
        icmp_ln225_reg_4263_pp0_iter80_reg <= icmp_ln225_reg_4263_pp0_iter79_reg;
        icmp_ln225_reg_4263_pp0_iter81_reg <= icmp_ln225_reg_4263_pp0_iter80_reg;
        icmp_ln225_reg_4263_pp0_iter8_reg <= icmp_ln225_reg_4263_pp0_iter7_reg;
        icmp_ln225_reg_4263_pp0_iter9_reg <= icmp_ln225_reg_4263_pp0_iter8_reg;
        select_ln850_reg_4188_pp0_iter2_reg <= select_ln850_reg_4188_pp0_iter1_reg;
        select_ln850_reg_4188_pp0_iter3_reg <= select_ln850_reg_4188_pp0_iter2_reg;
        tmp_i_V_5_reg_4441_pp0_iter10_reg <= tmp_i_V_5_reg_4441_pp0_iter9_reg;
        tmp_i_V_5_reg_4441_pp0_iter11_reg <= tmp_i_V_5_reg_4441_pp0_iter10_reg;
        tmp_i_V_5_reg_4441_pp0_iter12_reg <= tmp_i_V_5_reg_4441_pp0_iter11_reg;
        tmp_i_V_5_reg_4441_pp0_iter13_reg <= tmp_i_V_5_reg_4441_pp0_iter12_reg;
        tmp_i_V_5_reg_4441_pp0_iter14_reg <= tmp_i_V_5_reg_4441_pp0_iter13_reg;
        tmp_i_V_5_reg_4441_pp0_iter15_reg <= tmp_i_V_5_reg_4441_pp0_iter14_reg;
        tmp_i_V_5_reg_4441_pp0_iter16_reg <= tmp_i_V_5_reg_4441_pp0_iter15_reg;
        tmp_i_V_5_reg_4441_pp0_iter5_reg <= tmp_i_V_5_reg_4441;
        tmp_i_V_5_reg_4441_pp0_iter6_reg <= tmp_i_V_5_reg_4441_pp0_iter5_reg;
        tmp_i_V_5_reg_4441_pp0_iter7_reg <= tmp_i_V_5_reg_4441_pp0_iter6_reg;
        tmp_i_V_5_reg_4441_pp0_iter8_reg <= tmp_i_V_5_reg_4441_pp0_iter7_reg;
        tmp_i_V_5_reg_4441_pp0_iter9_reg <= tmp_i_V_5_reg_4441_pp0_iter8_reg;
        tmp_r_V_5_reg_4464_pp0_iter10_reg <= tmp_r_V_5_reg_4464_pp0_iter9_reg;
        tmp_r_V_5_reg_4464_pp0_iter11_reg <= tmp_r_V_5_reg_4464_pp0_iter10_reg;
        tmp_r_V_5_reg_4464_pp0_iter12_reg <= tmp_r_V_5_reg_4464_pp0_iter11_reg;
        tmp_r_V_5_reg_4464_pp0_iter6_reg <= tmp_r_V_5_reg_4464;
        tmp_r_V_5_reg_4464_pp0_iter7_reg <= tmp_r_V_5_reg_4464_pp0_iter6_reg;
        tmp_r_V_5_reg_4464_pp0_iter8_reg <= tmp_r_V_5_reg_4464_pp0_iter7_reg;
        tmp_r_V_5_reg_4464_pp0_iter9_reg <= tmp_r_V_5_reg_4464_pp0_iter8_reg;
        trunc_ln708_2_reg_4577_pp0_iter18_reg <= trunc_ln708_2_reg_4577;
        trunc_ln708_s_reg_4555_pp0_iter14_reg <= trunc_ln708_s_reg_4555;
        trunc_ln708_s_reg_4555_pp0_iter15_reg <= trunc_ln708_s_reg_4555_pp0_iter14_reg;
        trunc_ln708_s_reg_4555_pp0_iter16_reg <= trunc_ln708_s_reg_4555_pp0_iter15_reg;
        trunc_ln708_s_reg_4555_pp0_iter17_reg <= trunc_ln708_s_reg_4555_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_I_1_V_fu_236 <= hwin_I_2_V_fu_240;
        hwin_I_2_V_fu_240 <= ap_sig_allocacmp_hwin_I_3_V_load;
        hwin_I_V_1_0100_fu_232 <= hwin_I_1_V_fu_236;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_I_29_V_fu_348 <= tmp_r_V_5_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_I_29_V_load_reg_4458 <= hwin_I_29_V_fu_348;
        tmp_18_reg_4470 <= {{grp_fu_3604_p3[31:14]}};
        tmp_33_reg_4475 <= {{grp_fu_3622_p3[31:14]}};
        tmp_r_V_5_reg_4464 <= tmp_r_V_5_fu_2276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_I_3_V_fu_244 <= hwin_I_4_V_fu_248;
        hwin_I_4_V_fu_248 <= ap_sig_allocacmp_hwin_I_5_V_load;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hwin_I_7_V_fu_260 <= hwin_I_8_V_fu_264;
        hwin_I_8_V_fu_264 <= ap_sig_allocacmp_hwin_I_9_V_load;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln176_reg_4179 <= icmp_ln176_fu_926_p2;
        icmp_ln176_reg_4179_pp0_iter1_reg <= icmp_ln176_reg_4179;
        icmp_ln219_reg_4259_pp0_iter1_reg <= icmp_ln219_reg_4259;
        icmp_ln225_reg_4263_pp0_iter1_reg <= icmp_ln225_reg_4263;
        select_ln850_reg_4188_pp0_iter1_reg <= select_ln850_reg_4188;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_fu_926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln219_reg_4259 <= icmp_ln219_fu_1434_p2;
        icmp_ln42_reg_4206 <= icmp_ln42_fu_1031_p2;
        idx_1_reg_4200 <= idx_1_fu_1027_p1;
        select_ln850_reg_4188 <= select_ln850_fu_1019_p3;
        tmp_13_reg_4254 <= {{grp_fu_3481_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln219_fu_1434_p2 == 1'd1) & (icmp_ln176_fu_926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln225_reg_4263 <= icmp_ln225_fu_1444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_10_reg_4298 <= sin_table_q0;
        p_Val2_8_reg_4292 <= cos_table_q0;
        tmp_21_reg_4304 <= {{grp_fu_3517_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_12_reg_4309 <= r_V_12_fu_3526_p2;
        r_V_14_reg_4324 <= r_V_14_fu_3532_p2;
        r_V_15_reg_4329 <= r_V_15_fu_3538_p2;
        r_V_2_reg_4314 <= r_V_2_fu_1760_p1;
        sext_ln1118_1_reg_4319 <= sext_ln1118_1_fu_1764_p1;
        tmp_25_reg_4334 <= {{grp_fu_3553_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_reg_4263_pp0_iter17_reg == 1'd1) & (icmp_ln219_reg_4259_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_16_reg_4589 <= r_V_16_fu_3955_p2;
        r_V_18_reg_4594 <= r_V_18_fu_3961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_17_reg_4287 <= {{grp_fu_3499_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_22_reg_4480 <= {{grp_fu_3640_p3[31:14]}};
        tmp_37_reg_4485 <= {{grp_fu_3658_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_26_reg_4490 <= {{grp_fu_3676_p3[31:14]}};
        tmp_41_reg_4495 <= {{grp_fu_3694_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_30_reg_4500 <= {{grp_fu_3712_p3[31:14]}};
        tmp_45_reg_4505 <= {{grp_fu_3730_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_34_reg_4510 <= {{grp_fu_3748_p3[31:14]}};
        tmp_49_reg_4515 <= {{grp_fu_3766_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_38_reg_4520 <= {{grp_fu_3784_p3[31:14]}};
        tmp_53_reg_4525 <= {{grp_fu_3802_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_42_reg_4530 <= {{grp_fu_3820_p3[31:14]}};
        tmp_57_reg_4535 <= {{grp_fu_3838_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_46_reg_4540 <= {{grp_fu_3856_p3[31:14]}};
        tmp_63_reg_4545 <= {{add_ln1192_54_fu_2968_p2[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_50_reg_4550 <= {{grp_fu_3892_p3[31:14]}};
        trunc_ln708_s_reg_4555 <= {{add_ln1192_58_fu_3112_p2[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_54_reg_4562 <= {{grp_fu_3910_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_58_reg_4567 <= {{grp_fu_3928_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_62_reg_4572 <= {{grp_fu_3946_p3[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_V_5_reg_4441 <= tmp_i_V_5_fu_2036_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_4179_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln708_2_reg_4577 <= {{add_ln1192_59_fu_3398_p2[31:14]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_condition_pp0_exit_iter4_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter4_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4 = hwin_Q_2_V_reg_866;
    end else begin
        ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4 = hwin_Q_1_V_reg_879;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4 = hwin_Q_3_V_reg_853;
    end else begin
        ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4 = hwin_Q_2_V_reg_866;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4 = hwin_Q_4_V_reg_840;
    end else begin
        ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4 = hwin_Q_3_V_reg_853;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4 = hwin_Q_1_V_reg_879;
    end else begin
        ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4 = hwin_Q_V_1_0_reg_892;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln15_reg_4236) & (1'd0 == and_ln11_reg_4232) & (icmp_ln42_reg_4206 == 1'd0) & (1'd0 == and_ln19_reg_4240) & (icmp_ln176_reg_4179 == 1'd0))) begin
        ap_phi_mux_idx_3_i9_phi_fu_459_p10 = zext_ln24_fu_1604_p1;
    end else begin
        ap_phi_mux_idx_3_i9_phi_fu_459_p10 = ap_phi_reg_pp0_iter1_idx_3_i9_reg_455;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln54_reg_4218) & (1'd0 == and_ln50_reg_4214) & (1'd0 == and_ln46_reg_4210) & (icmp_ln42_reg_4206 == 1'd0) & (icmp_ln176_reg_4179 == 1'd0))) begin
        ap_phi_mux_idx_3_i_phi_fu_442_p10 = zext_ln59_fu_1543_p1;
    end else begin
        ap_phi_mux_idx_3_i_phi_fu_442_p10 = ap_phi_reg_pp0_iter1_idx_3_i_reg_438;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_hwin_I_29_V_load_1 = tmp_r_V_5_fu_2276_p3;
    end else begin
        ap_sig_allocacmp_hwin_I_29_V_load_1 = hwin_I_29_V_fu_348;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_sig_allocacmp_hwin_I_3_V_load = hwin_I_4_V_fu_248;
    end else begin
        ap_sig_allocacmp_hwin_I_3_V_load = hwin_I_3_V_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_hwin_I_5_V_load = hwin_I_6_V_fu_256;
    end else begin
        ap_sig_allocacmp_hwin_I_5_V_load = hwin_I_5_V_fu_252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_hwin_I_7_V_load = hwin_I_8_V_fu_264;
    end else begin
        ap_sig_allocacmp_hwin_I_7_V_load = hwin_I_7_V_fu_260;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_hwin_I_9_V_load = hwin_I_10_V_fu_272;
    end else begin
        ap_sig_allocacmp_hwin_I_9_V_load = hwin_I_9_V_fu_268;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cos_table_ce0 = 1'b1;
    end else begin
        cos_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3464_ce = 1'b1;
    end else begin
        grp_fu_3464_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sin_table_ce0 = 1'b1;
    end else begin
        sin_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_I_V_V_blk_n = y_I_V_V_empty_n;
    end else begin
        y_I_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_I_V_V_read = 1'b1;
    end else begin
        y_I_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_Q_V_V_blk_n = y_Q_V_V_empty_n;
    end else begin
        y_Q_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_Q_V_V_read = 1'b1;
    end else begin
        y_Q_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln225_reg_4263_pp0_iter81_reg == 1'd1) & (icmp_ln219_reg_4259_pp0_iter81_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter82 == 1'b1))) begin
        y_demod_d_V_V_blk_n = y_demod_d_V_V_full_n;
    end else begin
        y_demod_d_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter82 == 1'b1) & (ap_predicate_op850_write_state84 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_demod_d_V_V_write = 1'b1;
    end else begin
        y_demod_d_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter82 == 1'b1) & (ap_enable_reg_pp0_iter81 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter82 == 1'b1) & (ap_enable_reg_pp0_iter81 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1118_1_fu_2100_p2 = ($signed(sext_ln1118_10_fu_2084_p1) + $signed(sext_ln1118_11_fu_2096_p1));

assign add_ln1118_2_fu_1365_p2 = ($signed(sext_ln1118_12_fu_1349_p1) + $signed(sext_ln1118_13_fu_1361_p1));

assign add_ln1118_3_fu_2152_p2 = ($signed(sext_ln1118_15_fu_2136_p1) + $signed(sext_ln1118_16_fu_2148_p1));

assign add_ln1118_4_fu_2941_p2 = ($signed(sext_ln1118_118_fu_2926_p1) + $signed(sext_ln1118_119_fu_2937_p1));

assign add_ln1118_5_fu_3275_p2 = ($signed(sext_ln1118_121_fu_3259_p1) + $signed(sext_ln1118_122_fu_3271_p1));

assign add_ln1118_6_fu_3039_p2 = ($signed(sext_ln1118_124_fu_3025_p1) + $signed(sext_ln1118_125_fu_3035_p1));

assign add_ln1118_7_fu_3314_p2 = ($signed(sext_ln1118_127_fu_3298_p1) + $signed(sext_ln1118_128_fu_3310_p1));

assign add_ln1118_fu_1313_p2 = ($signed(sext_ln1118_8_fu_1297_p1) + $signed(sext_ln1118_9_fu_1309_p1));

assign add_ln1192_1_fu_2122_p2 = ($signed(sext_ln728_1_fu_2106_p1) + $signed(sext_ln1192_1_fu_2118_p1));

assign add_ln1192_2_fu_1397_p2 = ($signed(sext_ln1118_14_fu_1371_p1) + $signed(sext_ln728_2_fu_1393_p1));

assign add_ln1192_3_fu_2184_p2 = ($signed(sext_ln1118_17_fu_2158_p1) + $signed(sext_ln728_3_fu_2180_p1));

assign add_ln1192_54_fu_2968_p2 = ($signed(sext_ln1118_120_fu_2947_p1) + $signed(shl_ln728_50_fu_2960_p3));

assign add_ln1192_55_fu_3292_p2 = ($signed(sext_ln1118_123_fu_3281_p1) + $signed(shl_ln728_51_fu_3285_p3));

assign add_ln1192_56_fu_3056_p2 = ($signed(sext_ln1118_126_fu_3045_p1) + $signed(shl_ln728_52_fu_3049_p3));

assign add_ln1192_57_fu_3342_p2 = ($signed(sext_ln1118_129_fu_3320_p1) + $signed(shl_ln728_53_fu_3334_p3));

assign add_ln1192_58_fu_3112_p2 = ($signed(sext_ln1118_132_fu_3090_p1) + $signed(shl_ln728_54_fu_3104_p3));

assign add_ln1192_59_fu_3398_p2 = ($signed(sext_ln1118_135_fu_3376_p1) + $signed(shl_ln728_55_fu_3390_p3));

assign add_ln1192_fu_1335_p2 = ($signed(sext_ln728_fu_1319_p1) + $signed(sext_ln1192_fu_1331_p1));

assign add_ln176_fu_1470_p2 = (value_V_4_fu_969_p3 + 18'd4666);

assign add_ln233_fu_1450_p2 = (phi_urem_reg_427 + 17'd1);

assign and_ln11_fu_1167_p2 = (xor_ln11_fu_1155_p2 & icmp_ln11_fu_1161_p2);

assign and_ln15_fu_1205_p2 = (icmp_ln15_fu_1183_p2 & icmp_ln15_1_fu_1199_p2);

assign and_ln195_fu_2022_p2 = (xor_ln190_fu_2016_p2 & icmp_ln195_fu_2011_p2);

assign and_ln19_fu_1233_p2 = (icmp_ln19_fu_1221_p2 & icmp_ln19_1_fu_1227_p2);

assign and_ln46_fu_1057_p2 = (xor_ln46_fu_1045_p2 & icmp_ln46_fu_1051_p2);

assign and_ln50_fu_1095_p2 = (icmp_ln50_fu_1073_p2 & icmp_ln50_1_fu_1089_p2);

assign and_ln54_fu_1123_p2 = (icmp_ln54_fu_1111_p2 & icmp_ln54_1_fu_1117_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((y_demod_d_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b1) & (ap_predicate_op850_write_state84 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_Q_V_V_empty_n == 1'b0)) | ((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_I_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((y_demod_d_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b1) & (ap_predicate_op850_write_state84 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_Q_V_V_empty_n == 1'b0)) | ((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_I_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((y_demod_d_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b1) & (ap_predicate_op850_write_state84 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_Q_V_V_empty_n == 1'b0)) | ((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_I_V_V_empty_n == 1'b0)))));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = (((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_Q_V_V_empty_n == 1'b0)) | ((icmp_ln176_reg_4179_pp0_iter2_reg == 1'd0) & (y_I_V_V_empty_n == 1'b0)));
end

assign ap_block_state60_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter78 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter79 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter80 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter81 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state84_pp0_stage0_iter82 = ((y_demod_d_V_V_full_n == 1'b0) & (ap_predicate_op850_write_state84 == 1'b1));
end

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1125 = ((1'd1 == and_ln19_fu_1233_p2) & (1'd0 == and_ln15_fu_1205_p2) & (1'd0 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1130 = ((1'd1 == and_ln15_fu_1205_p2) & (1'd0 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1822 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1832 = ((1'd0 == and_ln54_reg_4218) & (1'd0 == and_ln50_reg_4214) & (1'd0 == and_ln46_reg_4210) & (icmp_ln42_reg_4206 == 1'd0) & (icmp_ln176_reg_4179 == 1'd0));
end

always @ (*) begin
    ap_condition_1839 = ((1'd1 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1852 = ((1'd0 == and_ln15_reg_4236) & (1'd0 == and_ln11_reg_4232) & (icmp_ln42_reg_4206 == 1'd0) & (1'd0 == and_ln19_reg_4240) & (icmp_ln176_reg_4179 == 1'd0));
end

always @ (*) begin
    ap_condition_1855 = ((1'd1 == and_ln11_fu_1167_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_498 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_857 = ((1'd1 == and_ln54_fu_1123_p2) & (1'd0 == and_ln50_fu_1095_p2) & (1'd0 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_862 = ((1'd1 == and_ln50_fu_1095_p2) & (1'd0 == and_ln46_fu_1057_p2) & (icmp_ln42_fu_1031_p2 == 1'd0) & (icmp_ln176_fu_926_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_idx_3_i9_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_3_i_reg_438 = 'bx;

assign ap_phi_reg_pp0_iter0_sign_3_i10_reg_494 = 'bx;

assign ap_phi_reg_pp0_iter0_sign_3_i_reg_472 = 'bx;

always @ (*) begin
    ap_predicate_op850_write_state84 = ((icmp_ln225_reg_4263_pp0_iter81_reg == 1'd1) & (icmp_ln219_reg_4259_pp0_iter81_reg == 1'd1));
end

assign ap_return = 32'd0;

assign cos_table_address0 = sext_ln1265_fu_1548_p1;

assign dii_V_fu_3420_p2 = ($signed(trunc_ln708_s_reg_4555_pp0_iter17_reg) - $signed(p_Val2_s_fu_352));

assign dqq_V_fu_3425_p2 = ($signed(trunc_ln708_2_reg_4577) - $signed(p_Val2_1_fu_356));

assign grp_fu_3464_p0 = {{grp_fu_3967_p3}, {24'd0}};

assign grp_fu_3481_p1 = 25'd59;

assign grp_fu_3481_p2 = {{tmp_1_fu_1407_p4}, {14'd0}};

assign grp_fu_3490_p1 = 26'd93;

assign grp_fu_3490_p2 = {{tmp_13_reg_4254}, {14'd0}};

assign grp_fu_3499_p1 = 27'd137;

assign grp_fu_3499_p2 = {{tmp_15_fu_1629_p4}, {14'd0}};

assign grp_fu_3508_p1 = 27'd190;

assign grp_fu_3508_p2 = {{tmp_17_reg_4287}, {14'd0}};

assign grp_fu_3517_p1 = 27'd251;

assign grp_fu_3517_p2 = {{tmp_19_fu_1686_p4}, {14'd0}};

assign grp_fu_3544_p1 = 28'd318;

assign grp_fu_3544_p2 = {{tmp_21_reg_4304}, {14'd0}};

assign grp_fu_3553_p1 = 28'd388;

assign grp_fu_3553_p2 = {{tmp_23_fu_1783_p4}, {14'd0}};

assign grp_fu_3562_p0 = r_V_2_reg_4314;

assign grp_fu_3562_p1 = sext_ln1118_1_reg_4319;

assign grp_fu_3568_p1 = 25'd59;

assign grp_fu_3568_p2 = {{tmp_10_fu_2194_p4}, {14'd0}};

assign grp_fu_3577_p1 = 28'd457;

assign grp_fu_3577_p2 = {{tmp_25_reg_4334}, {14'd0}};

assign grp_fu_3586_p1 = 29'd521;

assign grp_fu_3586_p2 = {{tmp_27_fu_2236_p4}, {14'd0}};

assign grp_fu_3595_p1 = 26'd93;

assign grp_fu_3595_p2 = {{tmp_14_reg_4448}, {14'd0}};

assign grp_fu_3604_p1 = 27'd137;

assign grp_fu_3604_p2 = {{tmp_16_fu_2298_p4}, {14'd0}};

assign grp_fu_3613_p1 = 29'd577;

assign grp_fu_3613_p2 = {{tmp_29_reg_4453}, {14'd0}};

assign grp_fu_3622_p1 = 29'd619;

assign grp_fu_3622_p2 = {{tmp_31_fu_2337_p4}, {14'd0}};

assign grp_fu_3631_p1 = 27'd190;

assign grp_fu_3631_p2 = {{tmp_18_reg_4470}, {14'd0}};

assign grp_fu_3640_p1 = 27'd251;

assign grp_fu_3640_p2 = {{tmp_20_fu_2383_p4}, {14'd0}};

assign grp_fu_3649_p1 = 29'd646;

assign grp_fu_3649_p2 = {{tmp_33_reg_4475}, {14'd0}};

assign grp_fu_3658_p1 = 29'd655;

assign grp_fu_3658_p2 = {{tmp_35_fu_2422_p4}, {14'd0}};

assign grp_fu_3667_p1 = 28'd318;

assign grp_fu_3667_p2 = {{tmp_22_reg_4480}, {14'd0}};

assign grp_fu_3676_p1 = 28'd388;

assign grp_fu_3676_p2 = {{tmp_24_fu_2463_p4}, {14'd0}};

assign grp_fu_3685_p1 = 29'd646;

assign grp_fu_3685_p2 = {{tmp_37_reg_4485}, {14'd0}};

assign grp_fu_3694_p1 = 29'd619;

assign grp_fu_3694_p2 = {{tmp_39_fu_2502_p4}, {14'd0}};

assign grp_fu_3703_p1 = 28'd457;

assign grp_fu_3703_p2 = {{tmp_26_reg_4490}, {14'd0}};

assign grp_fu_3712_p1 = 29'd521;

assign grp_fu_3712_p2 = {{tmp_28_fu_2543_p4}, {14'd0}};

assign grp_fu_3721_p1 = 29'd577;

assign grp_fu_3721_p2 = {{tmp_41_reg_4495}, {14'd0}};

assign grp_fu_3730_p1 = 29'd521;

assign grp_fu_3730_p2 = {{tmp_43_fu_2582_p4}, {14'd0}};

assign grp_fu_3739_p1 = 29'd577;

assign grp_fu_3739_p2 = {{tmp_30_reg_4500}, {14'd0}};

assign grp_fu_3748_p1 = 29'd619;

assign grp_fu_3748_p2 = {{tmp_32_fu_2623_p4}, {14'd0}};

assign grp_fu_3757_p1 = 28'd457;

assign grp_fu_3757_p2 = {{tmp_45_reg_4505}, {14'd0}};

assign grp_fu_3766_p1 = 28'd388;

assign grp_fu_3766_p2 = {{tmp_47_fu_2662_p4}, {14'd0}};

assign grp_fu_3775_p1 = 29'd646;

assign grp_fu_3775_p2 = {{tmp_34_reg_4510}, {14'd0}};

assign grp_fu_3784_p1 = 29'd655;

assign grp_fu_3784_p2 = {{tmp_36_fu_2703_p4}, {14'd0}};

assign grp_fu_3793_p1 = 28'd318;

assign grp_fu_3793_p2 = {{tmp_49_reg_4515}, {14'd0}};

assign grp_fu_3802_p1 = 27'd251;

assign grp_fu_3802_p2 = {{tmp_51_fu_2742_p4}, {14'd0}};

assign grp_fu_3811_p1 = 29'd646;

assign grp_fu_3811_p2 = {{tmp_38_reg_4520}, {14'd0}};

assign grp_fu_3820_p1 = 29'd619;

assign grp_fu_3820_p2 = {{tmp_40_fu_2783_p4}, {14'd0}};

assign grp_fu_3829_p1 = 27'd190;

assign grp_fu_3829_p2 = {{tmp_53_reg_4525}, {14'd0}};

assign grp_fu_3838_p1 = 27'd137;

assign grp_fu_3838_p2 = {{tmp_55_fu_2822_p4}, {14'd0}};

assign grp_fu_3847_p1 = 29'd577;

assign grp_fu_3847_p2 = {{tmp_42_reg_4530}, {14'd0}};

assign grp_fu_3856_p1 = 29'd521;

assign grp_fu_3856_p2 = {{tmp_44_fu_2863_p4}, {14'd0}};

assign grp_fu_3865_p1 = 26'd93;

assign grp_fu_3865_p2 = {{tmp_57_reg_4535}, {14'd0}};

assign grp_fu_3874_p1 = 25'd59;

assign grp_fu_3874_p2 = {{tmp_59_fu_2902_p4}, {14'd0}};

assign grp_fu_3883_p1 = 28'd457;

assign grp_fu_3883_p2 = {{tmp_46_reg_4540}, {14'd0}};

assign grp_fu_3892_p1 = 28'd388;

assign grp_fu_3892_p2 = {{tmp_48_fu_2999_p4}, {14'd0}};

assign grp_fu_3901_p1 = 28'd318;

assign grp_fu_3901_p2 = {{tmp_50_reg_4550}, {14'd0}};

assign grp_fu_3910_p1 = 27'd251;

assign grp_fu_3910_p2 = {{tmp_52_fu_3143_p4}, {14'd0}};

assign grp_fu_3919_p1 = 27'd190;

assign grp_fu_3919_p2 = {{tmp_54_reg_4562}, {14'd0}};

assign grp_fu_3928_p1 = 27'd137;

assign grp_fu_3928_p2 = {{tmp_56_fu_3184_p4}, {14'd0}};

assign grp_fu_3937_p1 = 26'd93;

assign grp_fu_3937_p2 = {{tmp_58_reg_4567}, {14'd0}};

assign grp_fu_3946_p1 = 25'd59;

assign grp_fu_3946_p2 = {{tmp_60_fu_3225_p4}, {14'd0}};

assign grp_fu_3967_p0 = r_V_8_fu_3445_p1;

assign grp_fu_3975_p0 = r_V_8_fu_3445_p1;

assign grp_fu_3975_p1 = r_V_8_fu_3445_p1;

assign icmp_ln11_fu_1161_p2 = (($signed(select_ln850_fu_1019_p3) < $signed(10'd65)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_957_p2 = (($signed(value_V_3_reg_405) > $signed(18'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln15_1_fu_1199_p2 = (($signed(tmp_71_fu_1189_p4) < $signed(3'd1)) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_1183_p2 = (($signed(tmp_70_fu_1173_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_926_p2 = ((l_0_reg_416 == 17'd100000) ? 1'b1 : 1'b0);

assign icmp_ln190_fu_2000_p2 = ((select_ln850_reg_4188_pp0_iter3_reg == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln195_fu_2011_p2 = ((select_ln850_reg_4188_pp0_iter3_reg == 10'd64) ? 1'b1 : 1'b0);

assign icmp_ln19_1_fu_1227_p2 = (($signed(select_ln850_fu_1019_p3) < $signed(10'd192)) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_1221_p2 = (($signed(tmp_72_fu_1211_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln219_fu_1434_p2 = ((trunc_ln176_fu_953_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_1444_p2 = ((trunc_ln225_fu_1440_p1 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_1456_p2 = ((add_ln233_fu_1450_p2 < 17'd80) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1031_p2 = ((select_ln850_fu_1019_p3 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1051_p2 = (($signed(select_ln850_fu_1019_p3) < $signed(10'd65)) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_1089_p2 = (($signed(tmp_5_fu_1079_p4) < $signed(3'd1)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1073_p2 = (($signed(tmp_3_fu_1063_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_1117_p2 = (($signed(select_ln850_fu_1019_p3) < $signed(10'd192)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1111_p2 = (($signed(tmp_6_fu_1101_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_999_p2 = ((trunc_ln851_fu_995_p1 == 8'd0) ? 1'b1 : 1'b0);

assign idx_1_fu_1027_p1 = select_ln850_fu_1019_p3[5:0];

assign idx_2_fu_1537_p2 = ($signed(7'd64) - $signed(select_ln59_fu_1529_p3));

assign idx_3_fu_1247_p2 = ($signed(7'd64) - $signed(zext_ln16_fu_1243_p1));

assign idx_4_fu_1598_p2 = ($signed(7'd64) - $signed(select_ln24_fu_1590_p3));

assign idx_fu_1137_p2 = ($signed(7'd64) - $signed(zext_ln51_fu_1133_p1));

assign l_fu_932_p2 = (l_0_reg_416 + 17'd1);

assign p_Result_s_fu_987_p3 = value_V_4_fu_969_p3[32'd17];

assign p_Val2_11_fu_1753_p3 = ((ap_phi_reg_pp0_iter3_sign_3_i10_reg_494[0:0] === 1'b1) ? sub_ln703_1_fu_1748_p2 : p_Val2_10_reg_4298);

assign p_Val2_9_fu_1733_p3 = ((ap_phi_reg_pp0_iter3_sign_3_i_reg_472[0:0] === 1'b1) ? sub_ln703_fu_1728_p2 : p_Val2_8_reg_4292);

assign r_V_12_fu_3526_p0 = sext_ln1118_fu_1744_p1;

assign r_V_12_fu_3526_p1 = r_V_fu_1740_p1;

assign r_V_14_fu_3532_p0 = r_V_fu_1740_p1;

assign r_V_15_fu_3538_p1 = sext_ln1118_fu_1744_p1;

assign r_V_16_fu_3955_p0 = r_V_6_fu_3430_p1;

assign r_V_18_fu_3961_p0 = r_V_6_fu_3430_p1;

assign r_V_18_fu_3961_p1 = r_V_6_fu_3430_p1;

assign r_V_2_fu_1760_p1 = p_Val2_11_fu_1753_p3;

assign r_V_6_fu_3430_p1 = trunc_ln708_s_reg_4555_pp0_iter17_reg;

assign r_V_8_fu_3445_p1 = trunc_ln708_2_reg_4577_pp0_iter18_reg;

assign r_V_fu_1740_p1 = $signed(p_Val2_9_fu_1733_p3);

assign ret_V_1_fu_1005_p2 = (10'd1 + ret_V_fu_977_p4);

assign ret_V_5_fu_1984_p2 = (zext_ln703_fu_1978_p1 - zext_ln703_1_fu_1981_p1);

assign ret_V_fu_977_p4 = {{value_V_4_fu_969_p3[17:8]}};

assign select_ln233_fu_1462_p3 = ((icmp_ln233_fu_1456_p2[0:0] === 1'b1) ? add_ln233_fu_1450_p2 : 17'd0);

assign select_ln24_fu_1590_p3 = ((tmp_73_fu_1553_p3[0:0] === 1'b1) ? sub_ln24_1_fu_1577_p2 : tmp_8_fu_1583_p3);

assign select_ln59_fu_1529_p3 = ((tmp_7_fu_1492_p3[0:0] === 1'b1) ? sub_ln59_1_fu_1516_p2 : tmp_4_fu_1522_p3);

assign select_ln850_fu_1019_p3 = ((p_Result_s_fu_987_p3[0:0] === 1'b1) ? select_ln851_fu_1011_p3 : ret_V_fu_977_p4);

assign select_ln851_fu_1011_p3 = ((icmp_ln851_fu_999_p2[0:0] === 1'b1) ? ret_V_fu_977_p4 : ret_V_1_fu_1005_p2);

assign sext_ln1118_10_fu_2084_p1 = ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4;

assign sext_ln1118_118_fu_2926_p1 = $signed(shl_ln1118_s_fu_2919_p3);

assign sext_ln1118_119_fu_2937_p1 = $signed(shl_ln1118_10_fu_2930_p3);

assign sext_ln1118_11_fu_2096_p1 = $signed(shl_ln1118_5_fu_2088_p3);

assign sext_ln1118_120_fu_2947_p1 = $signed(add_ln1118_4_fu_2941_p2);

assign sext_ln1118_121_fu_3259_p1 = $signed(shl_ln1118_11_fu_3251_p3);

assign sext_ln1118_122_fu_3271_p1 = $signed(shl_ln1118_12_fu_3263_p3);

assign sext_ln1118_123_fu_3281_p1 = $signed(add_ln1118_5_fu_3275_p2);

assign sext_ln1118_124_fu_3025_p1 = hwin_I_29_V_load_reg_4458_pp0_iter12_reg;

assign sext_ln1118_125_fu_3035_p1 = $signed(shl_ln1118_13_fu_3028_p3);

assign sext_ln1118_126_fu_3045_p1 = $signed(add_ln1118_6_fu_3039_p2);

assign sext_ln1118_127_fu_3298_p1 = hwin_Q_29_V_reg_516_pp0_iter16_reg;

assign sext_ln1118_128_fu_3310_p1 = $signed(shl_ln1118_14_fu_3302_p3);

assign sext_ln1118_129_fu_3320_p1 = $signed(add_ln1118_7_fu_3314_p2);

assign sext_ln1118_12_fu_1349_p1 = $signed(shl_ln1118_6_fu_1341_p3);

assign sext_ln1118_130_fu_3069_p1 = $signed(shl_ln1118_15_fu_3062_p3);

assign sext_ln1118_131_fu_3080_p1 = $signed(shl_ln1118_16_fu_3073_p3);

assign sext_ln1118_132_fu_3090_p1 = $signed(sub_ln1118_2_fu_3084_p2);

assign sext_ln1118_133_fu_3355_p1 = $signed(shl_ln1118_17_fu_3348_p3);

assign sext_ln1118_134_fu_3366_p1 = $signed(shl_ln1118_18_fu_3359_p3);

assign sext_ln1118_135_fu_3376_p1 = $signed(sub_ln1118_3_fu_3370_p2);

assign sext_ln1118_13_fu_1361_p1 = $signed(shl_ln1118_7_fu_1353_p3);

assign sext_ln1118_14_fu_1371_p1 = $signed(add_ln1118_2_fu_1365_p2);

assign sext_ln1118_15_fu_2136_p1 = $signed(shl_ln1118_8_fu_2128_p3);

assign sext_ln1118_16_fu_2148_p1 = $signed(shl_ln1118_9_fu_2140_p3);

assign sext_ln1118_17_fu_2158_p1 = $signed(add_ln1118_3_fu_2152_p2);

assign sext_ln1118_1_fu_1764_p1 = $signed(y_Q_V_V_dout);

assign sext_ln1118_4_fu_1265_p1 = $signed(shl_ln_fu_1257_p3);

assign sext_ln1118_5_fu_1277_p1 = $signed(shl_ln1118_1_fu_1269_p3);

assign sext_ln1118_6_fu_2052_p1 = $signed(shl_ln1118_2_fu_2044_p3);

assign sext_ln1118_7_fu_2064_p1 = $signed(shl_ln1118_3_fu_2056_p3);

assign sext_ln1118_8_fu_1297_p0 = hwin_I_1_V_fu_236;

assign sext_ln1118_8_fu_1297_p1 = sext_ln1118_8_fu_1297_p0;

assign sext_ln1118_9_fu_1309_p1 = $signed(shl_ln1118_4_fu_1301_p3);

assign sext_ln1118_fu_1744_p1 = $signed(y_I_V_V_dout);

assign sext_ln1192_1_fu_2118_p1 = $signed(tmp_s_fu_2110_p3);

assign sext_ln1192_fu_1331_p1 = $signed(tmp_9_fu_1323_p3);

assign sext_ln1265_1_fu_1609_p1 = $signed(ap_phi_mux_idx_3_i9_phi_fu_459_p10);

assign sext_ln1265_fu_1548_p1 = $signed(ap_phi_mux_idx_3_i_phi_fu_442_p10);

assign sext_ln728_1_fu_2106_p1 = $signed(add_ln1118_1_fu_2100_p2);

assign sext_ln728_2_fu_1393_p1 = $signed(tmp_76_fu_1385_p3);

assign sext_ln728_3_fu_2180_p1 = $signed(tmp_78_fu_2172_p3);

assign sext_ln728_fu_1319_p1 = $signed(add_ln1118_fu_1313_p2);

assign shl_ln1118_10_fu_2930_p3 = {{hwin_I_28_V_load_reg_4419_pp0_iter11_reg}, {1'd0}};

assign shl_ln1118_11_fu_3251_p3 = {{hwin_Q_28_V_reg_528_pp0_iter16_reg}, {5'd0}};

assign shl_ln1118_12_fu_3263_p3 = {{hwin_Q_28_V_reg_528_pp0_iter16_reg}, {1'd0}};

assign shl_ln1118_13_fu_3028_p3 = {{hwin_I_29_V_load_reg_4458_pp0_iter12_reg}, {4'd0}};

assign shl_ln1118_14_fu_3302_p3 = {{hwin_Q_29_V_reg_516_pp0_iter16_reg}, {4'd0}};

assign shl_ln1118_15_fu_3062_p3 = {{tmp_r_V_5_reg_4464_pp0_iter12_reg}, {3'd0}};

assign shl_ln1118_16_fu_3073_p3 = {{tmp_r_V_5_reg_4464_pp0_iter12_reg}, {1'd0}};

assign shl_ln1118_17_fu_3348_p3 = {{tmp_i_V_5_reg_4441_pp0_iter16_reg}, {3'd0}};

assign shl_ln1118_18_fu_3359_p3 = {{tmp_i_V_5_reg_4441_pp0_iter16_reg}, {1'd0}};

assign shl_ln1118_1_fu_1269_p3 = {{hwin_I_V_1_0100_fu_232}, {1'd0}};

assign shl_ln1118_2_fu_2044_p3 = {{ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4}, {3'd0}};

assign shl_ln1118_3_fu_2056_p3 = {{ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4}, {1'd0}};

assign shl_ln1118_4_fu_1301_p1 = hwin_I_1_V_fu_236;

assign shl_ln1118_4_fu_1301_p3 = {{shl_ln1118_4_fu_1301_p1}, {4'd0}};

assign shl_ln1118_5_fu_2088_p3 = {{ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4}, {4'd0}};

assign shl_ln1118_6_fu_1341_p3 = {{hwin_I_2_V_fu_240}, {5'd0}};

assign shl_ln1118_7_fu_1353_p3 = {{hwin_I_2_V_fu_240}, {1'd0}};

assign shl_ln1118_8_fu_2128_p3 = {{ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4}, {5'd0}};

assign shl_ln1118_9_fu_2140_p3 = {{ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4}, {1'd0}};

assign shl_ln1118_s_fu_2919_p3 = {{hwin_I_28_V_load_reg_4419_pp0_iter11_reg}, {5'd0}};

assign shl_ln728_50_fu_2960_p3 = {{tmp_61_fu_2951_p4}, {14'd0}};

assign shl_ln728_51_fu_3285_p3 = {{tmp_62_reg_4572}, {14'd0}};

assign shl_ln728_52_fu_3049_p3 = {{tmp_63_reg_4545}, {14'd0}};

assign shl_ln728_53_fu_3334_p3 = {{tmp_64_fu_3324_p4}, {14'd0}};

assign shl_ln728_54_fu_3104_p3 = {{tmp_65_fu_3094_p4}, {14'd0}};

assign shl_ln728_55_fu_3390_p3 = {{tmp_66_fu_3380_p4}, {14'd0}};

assign shl_ln_fu_1257_p3 = {{hwin_I_V_1_0100_fu_232}, {3'd0}};

assign sin_table_address0 = sext_ln1265_1_fu_1609_p1;

assign sub_ln1118_1_fu_2068_p2 = ($signed(sext_ln1118_6_fu_2052_p1) - $signed(sext_ln1118_7_fu_2064_p1));

assign sub_ln1118_2_fu_3084_p2 = ($signed(sext_ln1118_130_fu_3069_p1) - $signed(sext_ln1118_131_fu_3080_p1));

assign sub_ln1118_3_fu_3370_p2 = ($signed(sext_ln1118_133_fu_3355_p1) - $signed(sext_ln1118_134_fu_3366_p1));

assign sub_ln1118_fu_1281_p2 = ($signed(sext_ln1118_4_fu_1265_p1) - $signed(sext_ln1118_5_fu_1277_p1));

assign sub_ln24_1_fu_1577_p2 = (7'd0 - tmp_74_fu_1569_p3);

assign sub_ln24_fu_1563_p2 = (6'd0 - trunc_ln24_fu_1560_p1);

assign sub_ln59_1_fu_1516_p2 = (7'd0 - tmp_11_fu_1508_p3);

assign sub_ln59_fu_1502_p2 = (6'd0 - trunc_ln59_fu_1499_p1);

assign sub_ln703_1_fu_1748_p2 = (9'd0 - p_Val2_10_reg_4298);

assign sub_ln703_fu_1728_p2 = (9'd0 - p_Val2_8_reg_4292);

assign tmp_10_fu_2194_p4 = {{add_ln1192_3_fu_2184_p2[31:14]}};

assign tmp_11_fu_1508_p3 = {{1'd0}, {sub_ln59_fu_1502_p2}};

assign tmp_12_fu_1147_p3 = select_ln850_fu_1019_p3[32'd9];

assign tmp_15_fu_1629_p4 = {{grp_fu_3490_p3[31:14]}};

assign tmp_16_fu_2298_p4 = {{grp_fu_3595_p3[31:14]}};

assign tmp_19_fu_1686_p4 = {{grp_fu_3508_p3[31:14]}};

assign tmp_1_fu_1407_p4 = {{add_ln1192_2_fu_1397_p2[31:14]}};

assign tmp_20_fu_2383_p4 = {{grp_fu_3631_p3[31:14]}};

assign tmp_23_fu_1783_p4 = {{grp_fu_3544_p3[31:14]}};

assign tmp_24_fu_2463_p4 = {{grp_fu_3667_p3[31:14]}};

assign tmp_27_fu_2236_p4 = {{grp_fu_3577_p3[31:14]}};

assign tmp_28_fu_2543_p4 = {{grp_fu_3703_p3[31:14]}};

assign tmp_2_fu_1037_p3 = select_ln850_fu_1019_p3[32'd9];

assign tmp_31_fu_2337_p4 = {{grp_fu_3613_p3[31:14]}};

assign tmp_32_fu_2623_p4 = {{grp_fu_3739_p3[31:14]}};

assign tmp_35_fu_2422_p4 = {{grp_fu_3649_p3[31:14]}};

assign tmp_36_fu_2703_p4 = {{grp_fu_3775_p3[31:14]}};

assign tmp_39_fu_2502_p4 = {{grp_fu_3685_p3[31:14]}};

assign tmp_3_fu_1063_p4 = {{select_ln850_fu_1019_p3[9:6]}};

assign tmp_40_fu_2783_p4 = {{grp_fu_3811_p3[31:14]}};

assign tmp_43_fu_2582_p4 = {{grp_fu_3721_p3[31:14]}};

assign tmp_44_fu_2863_p4 = {{grp_fu_3847_p3[31:14]}};

assign tmp_47_fu_2662_p4 = {{grp_fu_3757_p3[31:14]}};

assign tmp_48_fu_2999_p4 = {{grp_fu_3883_p3[31:14]}};

assign tmp_4_fu_1522_p3 = {{1'd0}, {idx_1_reg_4200}};

assign tmp_51_fu_2742_p4 = {{grp_fu_3793_p3[31:14]}};

assign tmp_52_fu_3143_p4 = {{grp_fu_3901_p3[31:14]}};

assign tmp_55_fu_2822_p4 = {{grp_fu_3829_p3[31:14]}};

assign tmp_56_fu_3184_p4 = {{grp_fu_3919_p3[31:14]}};

assign tmp_59_fu_2902_p4 = {{grp_fu_3865_p3[31:14]}};

assign tmp_5_fu_1079_p4 = {{select_ln850_fu_1019_p3[9:7]}};

assign tmp_60_fu_3225_p4 = {{grp_fu_3937_p3[31:14]}};

assign tmp_61_fu_2951_p4 = {{grp_fu_3874_p3[31:14]}};

assign tmp_64_fu_3324_p4 = {{add_ln1192_55_fu_3292_p2[31:14]}};

assign tmp_65_fu_3094_p4 = {{add_ln1192_56_fu_3056_p2[31:14]}};

assign tmp_66_fu_3380_p4 = {{add_ln1192_57_fu_3342_p2[31:14]}};

assign tmp_6_fu_1101_p4 = {{select_ln850_fu_1019_p3[9:7]}};

assign tmp_70_fu_1173_p4 = {{select_ln850_fu_1019_p3[9:6]}};

assign tmp_71_fu_1189_p4 = {{select_ln850_fu_1019_p3[9:7]}};

assign tmp_72_fu_1211_p4 = {{select_ln850_fu_1019_p3[9:7]}};

assign tmp_73_fu_1553_p3 = select_ln850_reg_4188[32'd9];

assign tmp_74_fu_1569_p3 = {{1'd0}, {sub_ln24_fu_1563_p2}};

assign tmp_75_fu_1375_p4 = {{add_ln1192_fu_1335_p2[23:14]}};

assign tmp_76_fu_1385_p3 = {{tmp_75_fu_1375_p4}, {14'd0}};

assign tmp_77_fu_2162_p4 = {{add_ln1192_1_fu_2122_p2[23:14]}};

assign tmp_78_fu_2172_p3 = {{tmp_77_fu_2162_p4}, {14'd0}};

assign tmp_7_fu_1492_p3 = select_ln850_reg_4188[32'd9];

assign tmp_8_fu_1583_p3 = {{1'd0}, {idx_1_reg_4200}};

assign tmp_9_fu_1323_p3 = {{trunc_ln1_fu_1287_p4}, {14'd0}};

assign tmp_i_V_2_fu_2005_p2 = (18'd0 - tmp_i_V_fu_1990_p4);

assign tmp_i_V_3_fu_2028_p3 = ((icmp_ln190_fu_2000_p2[0:0] === 1'b1) ? tmp_i_V_2_fu_2005_p2 : tmp_i_V_fu_1990_p4);

assign tmp_i_V_5_fu_2036_p3 = ((and_ln195_fu_2022_p2[0:0] === 1'b1) ? tmp_i_V_2_fu_2005_p2 : tmp_i_V_3_fu_2028_p3);

assign tmp_i_V_fu_1990_p4 = {{ret_V_5_fu_1984_p2[25:8]}};

assign tmp_r_V_2_fu_2265_p2 = (18'd0 - tmp_r_V_reg_4425);

assign tmp_r_V_3_fu_2270_p3 = ((icmp_ln190_reg_4431[0:0] === 1'b1) ? tmp_r_V_2_fu_2265_p2 : tmp_r_V_reg_4425);

assign tmp_r_V_5_fu_2276_p3 = ((and_ln195_reg_4436[0:0] === 1'b1) ? tmp_r_V_2_fu_2265_p2 : tmp_r_V_3_fu_2270_p3);

assign tmp_s_fu_2110_p3 = {{trunc_ln708_1_fu_2074_p4}, {14'd0}};

assign trunc_ln176_fu_953_p1 = l_0_reg_416[2:0];

assign trunc_ln1_fu_1287_p4 = {{sub_ln1118_fu_1281_p2[21:14]}};

assign trunc_ln225_fu_1440_p1 = phi_urem_reg_427[6:0];

assign trunc_ln24_fu_1560_p1 = select_ln850_reg_4188[5:0];

assign trunc_ln59_fu_1499_p1 = select_ln850_reg_4188[5:0];

assign trunc_ln708_1_fu_2074_p4 = {{sub_ln1118_1_fu_2068_p2[21:14]}};

assign trunc_ln851_fu_995_p1 = value_V_4_fu_969_p3[7:0];

assign value_V_4_fu_969_p3 = ((icmp_ln1494_fu_957_p2[0:0] === 1'b1) ? value_V_fu_963_p2 : value_V_3_reg_405);

assign value_V_fu_963_p2 = ($signed(18'd196608) + $signed(value_V_3_reg_405));

assign xor_ln11_fu_1155_p2 = (tmp_12_fu_1147_p3 ^ 1'd1);

assign xor_ln190_fu_2016_p2 = (icmp_ln190_fu_2000_p2 ^ 1'd1);

assign xor_ln46_fu_1045_p2 = (tmp_2_fu_1037_p3 ^ 1'd1);

assign y_demod_d_V_V_din = {{grp_fu_3464_p2[29:12]}};

assign zext_ln16_1_fu_1253_p1 = idx_3_fu_1247_p2;

assign zext_ln16_fu_1243_p1 = idx_1_fu_1027_p1;

assign zext_ln20_fu_1239_p1 = idx_1_fu_1027_p1;

assign zext_ln24_fu_1604_p1 = idx_4_fu_1598_p2;

assign zext_ln51_1_fu_1143_p1 = idx_fu_1137_p2;

assign zext_ln51_fu_1133_p1 = idx_1_fu_1027_p1;

assign zext_ln55_fu_1129_p1 = idx_1_fu_1027_p1;

assign zext_ln59_fu_1543_p1 = idx_2_fu_1537_p2;

assign zext_ln703_1_fu_1981_p1 = $unsigned(r_V_15_reg_4329);

assign zext_ln703_fu_1978_p1 = $unsigned(r_V_14_reg_4324);

endmodule //demodulationFM
