# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../gcd.srcs/sources_1/imports/binary_gcd/Mux.v" \
"../../../../gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/complementer.v" \
"../../../../gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/controlPath.v" \
"../../../../gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/gcd.v" \
"../../../../gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/input_Mux.v" \
"../../../../gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/lShift.v" \
"../../../../gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/rShift.v" \
"../../../../gcd.srcs/sources_1/new/register.v" \
"../../../../gcd.srcs/sources_1/substractor.v" \
"../../../../gcd.srcs/sources_1/new/up_down_counter.v" \
"../../../../gcd.srcs/sim_1/new/simul.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
