============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:20 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
async_fifo_i_rptr_empty_inst
  rbin_reg[4]/CP                                                 0    +0       0 R 
  rbin_reg[4]/Q          DFCNQD0BWP16P90(timing)       5  5.3   67  +131     131 F 
async_fifo_i_rptr_empty_inst/raddr[4] 
async_fifo_i_fifomem_inst/raddr[4] 
  g1011__1666/A1                                                      +0     131   
  g1011__1666/ZN         INR2D0BWP16P90(timing)        2  2.1   39   +56     187 F 
  g1009/I                                                             +0     187   
  g1009/ZN               INVD0BWP16P90(timing)         1  1.2   23   +30     218 R 
  g993__1617/A1                                                       +0     218   
  g993__1617/ZN          NR2D0BWP16P90(timing)         8  6.8  100   +64     282 F 
  g951__2883/A1                                                       +0     282   
  g951__2883/Z           AN2D0BWP16P90(timing)         8  6.8   84  +100     381 F 
  g2038__5107/B1                                                      +0     381   
  g2038__5107/ZN         AOI22D0BWP16P90(timing)       1  1.2   47   +61     442 R 
  g1750__9945/A4                                                      +0     442   
  g1750__9945/ZN         ND4D0BWP16P90(timing)         1  1.2   70   +69     511 F 
  g1713__8246/A4                                                      +0     511   
  g1713__8246/ZN         NR4D0BWP16P90(timing)         1  1.2   76   +76     587 R 
  g1711__1705/A1                                                      +0     587   
  g1711__1705/ZN         ND2D0BWP16P90(timing)         1  0.8   35   +46     633 F 
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                           35    +0     633 F 
                         out port                                     +0     633 F 
(fp.sdc_line_36_324_1)   ext delay                                  +500    1133 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              async                                                   R 
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : async_fifo_i_rptr_empty_inst/rbin_reg[4]/CP
End-point    : read_if_rdata[0]

