#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-P' '/root/synopsys/verdi/Verdi_N-2017.12-SP2/share/PLI/VCS/LINUX64/novas.tab' '/root/synopsys/verdi/Verdi_N-2017.12-SP2/share/PLI/VCS/LINUX64/pli.a' '+v2k' '-Mupdate' '-sverilog' '+define+TSMC_NO_WARNING' '+define+NO_MONITOR' '+nospecify' '+notimingchecks' '-timescale=1ns/100ps' '../tb/tb.v' '/home/stu02/project/smartL//workdir/' '+incdir+../workdir+../cpu+../tb' '+libext+.v+.sv+.inc+.h' '-R' '-y' '../cpu/' '-v' '../tb/tb.v' '-v' '../tb/mnt.v' '-v' '../tb/uart_mnt.v' '-y' '../tb/' '-y' '../soc' '-y' '../soc/ahb/' '-y' '../soc/apb/' '-y' '../soc/common' '-y' '../soc/gpio/' '-y' '../soc/mem/' '-y' '../soc/pmu/' '-y' '../soc/smpu/' '-y' '../soc/uart/' '-y' '../soc/usi/' '-y' '../soc/spi_slave/' '-y' '../soc/spi_master/' '-y' '../soc/wic/' 2>&1
