DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "work"
unitName "pkg_hsio_globals"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
instances [
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 1544,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 18643,0
)
(Instance
name "Utxpktfmt"
duLibraryName "hsio"
duName "net_tx_pktfmt16"
elements [
]
mwi 0
uid 18728,0
)
(Instance
name "Uclkstop"
duLibraryName "hsio"
duName "clocks_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
mwi 0
uid 18793,0
)
(Instance
name "Urb0"
duLibraryName "hsio"
duName "ocb_regblock"
elements [
]
mwi 0
uid 20041,0
)
(Instance
name "Uticksgen"
duLibraryName "hsio"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
mwi 0
uid 24687,0
)
(Instance
name "Ucmd2"
duLibraryName "hsio"
duName "ocb_command"
elements [
]
mwi 0
uid 26700,0
)
(Instance
name "U_3"
duLibraryName "hsio"
duName "lls_break"
elements [
]
mwi 0
uid 28449,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 28475,0
)
(Instance
name "Ustr3"
duLibraryName "hsio"
duName "ocb_statread"
elements [
]
mwi 0
uid 29080,0
)
(Instance
name "Uechw4"
duLibraryName "hsio"
duName "ocb_echo_watchdog"
elements [
]
mwi 0
uid 29238,0
)
(Instance
name "Utstr"
duLibraryName "hsio"
duName "rx_packet_decoder_tester"
elements [
(GiElement
name "USE_EXTERNAL_CLK80"
type "integer"
value "1"
)
]
mwi 0
uid 30109,0
)
(Instance
name "Ullsmake"
duLibraryName "hsio"
duName "lls_make"
elements [
]
mwi 0
uid 30473,0
)
(Instance
name "Upktdec"
duLibraryName "hsio"
duName "rx_packet_decoder"
elements [
]
mwi 0
uid 30562,0
)
(Instance
name "Umux128"
duLibraryName "hsio"
duName "ll_syncmux128"
elements [
]
mwi 0
uid 31156,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 31241,0
)
(Instance
name "Urx_pkt_fmt1"
duLibraryName "hsio"
duName "net_rx_pktfmt16"
elements [
]
mwi 0
uid 32007,0
)
(Instance
name "Usimpktdec"
duLibraryName "hsio"
duName "sim_packet_decode"
elements [
(GiElement
name "UDP"
type "integer"
value "0"
)
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "1"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#D000#"
)
]
mwi 0
uid 32818,0
)
(Instance
name "Usimpktdec1"
duLibraryName "hsio"
duName "sim_packet_decode"
elements [
(GiElement
name "UDP"
type "integer"
value "0"
)
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "0"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0050#"
)
]
mwi 0
uid 32891,0
)
(Instance
name "Uocbseq"
duLibraryName "hsio"
duName "ocb_rawseq"
elements [
]
mwi 0
uid 32956,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
frameInstances [
(FrameInstance
name "g1"
lb "0"
rb "31"
emInsts [
(EmbeddedInstance
name "eb1"
number "1"
)
]
)
(FrameInstance
name "g2"
style 1
insts [
(Instance
name "Utw1"
duLibraryName "hsio"
duName "ocb_twowire"
elements [
]
mwi 0
uid 21806,0
)
]
frInsts [
(FrameInstance
name "g0"
lb "0"
rb "15"
insts [
(Instance
name "Utwowiretri"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 26184,0
)
]
)
]
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/rx_packet_decoder_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/rx_packet_decoder_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/rx_packet_decoder_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/rx_packet_decoder_tb"
)
(vvPair
variable "date"
value "10/09/13"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "rx_packet_decoder_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "rx_packet_decoder_tb"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/rx_packet_decoder_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/rx_packet_decoder_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:20:26"
)
(vvPair
variable "unit"
value "rx_packet_decoder_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 246,0
optionalChildren [
*1 (Net
uid 98,0
decl (Decl
n "clk"
t "std_logic"
o 4
suid 7,0
)
declText (MLText
uid 99,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,-21800,47500,-20600"
st "SIGNAL clk          : std_logic"
)
)
*2 (Net
uid 106,0
decl (Decl
n "rst"
t "std_logic"
o 37
suid 8,0
)
declText (MLText
uid 107,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,-1400,47300,-200"
st "SIGNAL rst          : std_logic"
)
)
*3 (Grouping
uid 187,0
optionalChildren [
*4 (CommentText
uid 189,0
shape (Rectangle
uid 190,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-267000,121000,-250000,122000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 191,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-266800,121000,-254300,122000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 192,0
shape (Rectangle
uid 193,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-250000,117000,-246000,118000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 194,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-249800,117000,-245800,118000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 195,0
shape (Rectangle
uid 196,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-267000,119000,-250000,120000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 197,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-266800,119000,-253300,120000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 198,0
shape (Rectangle
uid 199,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-271000,119000,-267000,120000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 200,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-270800,119000,-267800,120000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 201,0
shape (Rectangle
uid 202,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-250000,118000,-230000,122000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 203,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-249800,118200,-238800,119200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 204,0
shape (Rectangle
uid 205,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-246000,117000,-230000,118000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 206,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-245800,117000,-243800,118000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 207,0
shape (Rectangle
uid 208,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-271000,117000,-250000,119000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 209,0
va (VaSet
fg "32768,0,0"
font "lucidatypewriter,8,0"
)
xt "-264250,117500,-256750,118500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 210,0
shape (Rectangle
uid 211,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-271000,120000,-267000,121000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 212,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-270800,120000,-268300,121000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 213,0
shape (Rectangle
uid 214,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-271000,121000,-267000,122000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 215,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-270800,121000,-267300,122000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 216,0
shape (Rectangle
uid 217,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-267000,120000,-250000,121000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 218,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "lucidatypewriter,8,0"
)
xt "-266800,120000,-250300,121000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 188,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-271000,117000,-230000,122000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 645,0
decl (Decl
n "rx_opcode"
t "std_logic_vector"
b "(15 downto 0)"
o 52
suid 14,0
)
declText (MLText
uid 646,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,4600,59400,5800"
st "SIGNAL rx_opcode    : std_logic_vector(15 downto 0)"
)
)
*15 (Net
uid 777,0
decl (Decl
n "rx_magicn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 20,0
)
declText (MLText
uid 778,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,3400,60200,4600"
st "SIGNAL rx_magicn    : std_logic_vector(15 DOWNTO 0)"
)
)
*16 (Net
uid 833,0
decl (Decl
n "rx_size"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 54
suid 27,0
)
declText (MLText
uid 834,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,7000,58200,8200"
st "SIGNAL rx_size      : std_logic_vector(15 downto 0)"
)
)
*17 (Net
uid 835,0
decl (Decl
n "rx_seq"
t "std_logic_vector"
b "(15 downto 0)"
o 53
suid 28,0
)
declText (MLText
uid 836,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,5800,58300,7000"
st "SIGNAL rx_seq       : std_logic_vector(15 downto 0)"
)
)
*18 (Net
uid 837,0
decl (Decl
n "rx_len"
t "std_logic_vector"
b "(15 downto 0)"
o 42
suid 29,0
)
declText (MLText
uid 838,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,2200,58200,3400"
st "SIGNAL rx_len       : std_logic_vector(15 downto 0)"
)
)
*19 (Net
uid 859,0
decl (Decl
n "rx_cbcnt"
t "std_logic_vector"
b "(15 downto 0)"
o 38
suid 31,0
)
declText (MLText
uid 860,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,-200,58700,1000"
st "SIGNAL rx_cbcnt     : std_logic_vector(15 downto 0)"
)
)
*20 (Net
uid 1367,0
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
prec "-- decoded out"
preAdd 0
o 56
suid 59,0
)
declText (MLText
uid 1368,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,8200,59300,10600"
st "-- decoded out
SIGNAL rx_src_mac   : std_logic_vector(47 downto 0)"
)
)
*21 (SaComponent
uid 1544,0
optionalChildren [
*22 (CptPort
uid 1536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-256000,103625,-255250,104375"
)
tg (CPTG
uid 1538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1539,0
va (VaSet
)
xt "-257700,103500,-257000,104500"
st "hi"
ju 2
blo "-257000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*23 (CptPort
uid 1540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-256000,104625,-255250,105375"
)
tg (CPTG
uid 1542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1543,0
va (VaSet
)
xt "-257700,104500,-257000,105500"
st "lo"
ju 2
blo "-257000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
]
shape (Rectangle
uid 1545,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-263000,103000,-256000,106000"
)
oxt "17000,9000,20000,12000"
ttg (MlTextGroup
uid 1546,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 1547,0
va (VaSet
font "helvetica,8,1"
)
xt "-260400,105000,-258700,106000"
st "utils"
blo "-260400,105800"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 1548,0
va (VaSet
font "helvetica,8,1"
)
xt "-260400,106000,-256800,107000"
st "m_power"
blo "-260400,106800"
tm "CptNameMgr"
)
*26 (Text
uid 1549,0
va (VaSet
font "helvetica,8,1"
)
xt "-260400,107000,-256700,108000"
st "Umpower"
blo "-260400,107800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1550,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1551,0
text (MLText
uid 1552,0
va (VaSet
font "clean,8,0"
)
xt "-259500,95000,-259500,95000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*27 (Net
uid 1553,0
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 60,0
)
declText (MLText
uid 1554,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*28 (Net
uid 1561,0
decl (Decl
n "LO"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 61,0
)
declText (MLText
uid 1562,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*29 (Net
uid 5218,0
decl (Decl
n "tx_eof"
t "std_logic"
o 79
suid 191,0
)
declText (MLText
uid 5219,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*30 (Net
uid 5220,0
decl (Decl
n "tx_sof"
t "std_logic"
o 88
suid 192,0
)
declText (MLText
uid 5221,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*31 (Net
uid 5222,0
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 89
suid 193,0
)
declText (MLText
uid 5223,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*32 (Net
uid 5224,0
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 77
suid 194,0
)
declText (MLText
uid 5225,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*33 (Net
uid 7812,0
decl (Decl
n "oc_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio oc bus"
preAdd 0
o 27
suid 242,0
)
declText (MLText
uid 7813,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*34 (Net
uid 9690,0
decl (Decl
n "oc_valid"
t "std_logic"
o 28
suid 303,0
)
declText (MLText
uid 9691,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*35 (Net
uid 11217,0
decl (Decl
n "rx_ocseq"
t "std_logic_vector"
b "(15 downto 0)"
o 51
suid 318,0
)
declText (MLText
uid 11218,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*36 (Net
uid 17981,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 36
suid 484,0
)
declText (MLText
uid 17982,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*37 (HdlText
uid 18634,0
optionalChildren [
*38 (EmbeddedText
uid 18639,0
commentText (CommentText
uid 18640,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 18641,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-237000,29000,-220000,33000"
)
oxt "0,0,18000,5000"
text (MLText
uid 18642,0
va (VaSet
font "clean,8,0"
)
xt "-236800,29200,-219800,33200"
st "
-- eb1 1
mac_source <= x\"505152535455\";
--mac_dest   <= x\"d0d1d2d3d4d5\";
                                        

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
)
]
shape (Rectangle
uid 18635,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-238000,28000,-219000,34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18636,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 18637,0
va (VaSet
font "charter,8,0"
)
xt "-237700,28000,-236300,29000"
st "eb6"
blo "-237700,28800"
tm "HdlTextNameMgr"
)
*40 (Text
uid 18638,0
va (VaSet
font "charter,8,0"
)
xt "-237700,29000,-237200,30000"
st "6"
blo "-237700,29800"
tm "HdlTextNumberMgr"
)
]
)
)
*41 (MWC
uid 18643,0
optionalChildren [
*42 (CptPort
uid 18652,0
optionalChildren [
*43 (Line
uid 18657,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-237000,-3000,-235999,-3000"
pts [
"-237000,-3000"
"-235999,-3000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-237750,-3375,-237000,-2625"
)
tg (CPTG
uid 18654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18655,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-240000,-3500,-238500,-2600"
st "din"
blo "-240000,-2800"
)
s (Text
uid 18656,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-240000,-2600,-240000,-2600"
blo "-240000,-2600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_ulogic"
o 34
)
)
)
*44 (CptPort
uid 18658,0
optionalChildren [
*45 (Line
uid 18663,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-232250,-3000,-232000,-3000"
pts [
"-232000,-3000"
"-232250,-3000"
]
)
*46 (Circle
uid 18664,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-233000,-3375,-232250,-2625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18659,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-232000,-3375,-231250,-2625"
)
tg (CPTG
uid 18660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18661,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-230250,-3500,-228250,-2600"
st "dout"
ju 2
blo "-228250,-2800"
)
s (Text
uid 18662,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-228250,-2600,-228250,-2600"
ju 2
blo "-228250,-2600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_ulogic"
o 35
)
)
)
*47 (CommentGraphic
uid 18665,0
shape (CustomPolygon
pts [
"-236000,-5000"
"-233000,-3000"
"-236000,-1000"
"-236000,-5000"
]
uid 18666,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-236000,-5000,-233000,-1000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 18644,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-237000,-5000,-232000,-1000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 18645,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 18646,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-234650,-2800,-229350,-1800"
st "moduleware"
blo "-234650,-2000"
)
*49 (Text
uid 18647,0
va (VaSet
font "helvetica,8,1"
)
xt "-234650,-1800,-233450,-800"
st "inv"
blo "-234650,-1000"
)
*50 (Text
uid 18648,0
va (VaSet
font "helvetica,8,1"
)
xt "-234650,-800,-233050,200"
st "U_1"
blo "-234650,0"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18649,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18650,0
text (MLText
uid 18651,0
va (VaSet
font "clean,8,0"
)
xt "-240000,-23700,-240000,-23700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*51 (SaComponent
uid 18728,0
optionalChildren [
*52 (CptPort
uid 18737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,35625,-237000,36375"
)
tg (CPTG
uid 18739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18740,0
va (VaSet
)
xt "-236000,35500,-235000,36500"
st "clk"
blo "-236000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
)
)
)
*53 (CptPort
uid 18741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18742,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,42625,-219250,43375"
)
tg (CPTG
uid 18743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18744,0
va (VaSet
)
xt "-226700,42500,-221000,43500"
st "data_i : (15:0)"
ju 2
blo "-221000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- input interface"
preAdd 0
o 1
)
)
)
*54 (CptPort
uid 18745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,46625,-219250,47375"
)
tg (CPTG
uid 18747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18748,0
va (VaSet
)
xt "-224900,46500,-221000,47500"
st "dst_rdy_o"
ju 2
blo "-221000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
)
)
)
*55 (CptPort
uid 18749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18750,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,40625,-219250,41375"
)
tg (CPTG
uid 18751,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18752,0
va (VaSet
)
xt "-222900,40500,-221000,41500"
st "eof_i"
ju 2
blo "-221000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
)
)
)
*56 (CptPort
uid 18753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18754,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,42625,-237000,43375"
)
tg (CPTG
uid 18755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18756,0
va (VaSet
)
xt "-236000,42500,-229100,43500"
st "ll_data_o : (15:0)"
blo "-236000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- net client side (output) interface"
eolc "--(7 downto 0); -- Erdem"
preAdd 0
posAdd 0
o 8
)
)
)
*57 (CptPort
uid 18757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,41625,-237000,42375"
)
tg (CPTG
uid 18759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18760,0
va (VaSet
)
xt "-236000,41500,-231000,42500"
st "ll_dst_rdy_i"
blo "-236000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 11
)
)
)
*58 (CptPort
uid 18761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18762,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,40625,-237000,41375"
)
tg (CPTG
uid 18763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18764,0
va (VaSet
)
xt "-236000,40500,-232900,41500"
st "ll_eof_o"
blo "-236000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
)
)
)
*59 (CptPort
uid 18765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18766,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,39625,-237000,40375"
)
tg (CPTG
uid 18767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18768,0
va (VaSet
)
xt "-236000,39500,-232900,40500"
st "ll_sof_o"
blo "-236000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
preAdd 0
o 9
)
)
)
*60 (CptPort
uid 18769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18770,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,38625,-237000,39375"
)
tg (CPTG
uid 18771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18772,0
va (VaSet
)
xt "-236000,38500,-230800,39500"
st "ll_src_rdy_o"
blo "-236000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 12
)
)
)
*61 (CptPort
uid 18773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,46625,-237000,47375"
)
tg (CPTG
uid 18775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18776,0
va (VaSet
)
xt "-236000,46500,-228400,47500"
st "mac_dest_i : (47:0)"
blo "-236000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_dest_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "--data_length_i : in  std_logic_vector (15 downto 0);  -- HSIO length field"
preAdd 0
o 6
)
)
)
*62 (CptPort
uid 18777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,45625,-237000,46375"
)
tg (CPTG
uid 18779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18780,0
va (VaSet
)
xt "-236000,45500,-227600,46500"
st "mac_source_i : (47:0)"
blo "-236000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_source_i"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 7
)
)
)
*63 (CptPort
uid 18781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,36625,-237000,37375"
)
tg (CPTG
uid 18783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18784,0
va (VaSet
)
xt "-236000,36500,-235000,37500"
st "rst"
blo "-236000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
)
)
)
*64 (CptPort
uid 18785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18786,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,39625,-219250,40375"
)
tg (CPTG
uid 18787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18788,0
va (VaSet
)
xt "-222900,39500,-221000,40500"
st "sof_i"
ju 2
blo "-221000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
)
)
)
*65 (CptPort
uid 18789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18790,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,38625,-219250,39375"
)
tg (CPTG
uid 18791,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18792,0
va (VaSet
)
xt "-224500,38500,-221000,39500"
st "src_rdy_i"
ju 2
blo "-221000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
posAdd 0
o 5
)
)
)
]
shape (Rectangle
uid 18729,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-237000,35000,-220000,48000"
)
oxt "15000,13000,35000,26000"
ttg (MlTextGroup
uid 18730,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 18731,0
va (VaSet
font "helvetica,8,1"
)
xt "-231550,35000,-229850,36000"
st "hsio"
blo "-231550,35800"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 18732,0
va (VaSet
font "helvetica,8,1"
)
xt "-231550,36000,-224250,37000"
st "net_tx_pktfmt16"
blo "-231550,36800"
tm "CptNameMgr"
)
*68 (Text
uid 18733,0
va (VaSet
font "helvetica,8,1"
)
xt "-231550,37000,-227450,38000"
st "Utxpktfmt"
blo "-231550,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18734,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18735,0
text (MLText
uid 18736,0
va (VaSet
font "clean,8,0"
)
xt "-232000,31000,-232000,31000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*69 (SaComponent
uid 18793,0
optionalChildren [
*70 (CptPort
uid 18802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-221750,-8375,-221000,-7625"
)
tg (CPTG
uid 18804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18805,0
va (VaSet
)
xt "-220000,-8500,-217500,-7500"
st "clk125"
blo "-220000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
)
)
)
*71 (CptPort
uid 18806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,2625,-201250,3375"
)
tg (CPTG
uid 18808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18809,0
va (VaSet
)
xt "-210200,2500,-203000,3500"
st "clks_top_ready_o"
ju 2
blo "-203000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 13
)
)
)
*72 (CptPort
uid 18810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-221750,7625,-221000,8375"
)
tg (CPTG
uid 18812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18813,0
va (VaSet
)
xt "-220000,7500,-214000,8500"
st "net_usb_ready"
blo "-220000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 4
)
)
)
*73 (CptPort
uid 18814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-221750,-3375,-221000,-2625"
)
tg (CPTG
uid 18816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18817,0
va (VaSet
)
xt "-220000,-3500,-216000,-2500"
st "por_sw_ni"
blo "-220000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 5
)
)
)
*74 (CptPort
uid 18818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-221750,2625,-221000,3375"
)
tg (CPTG
uid 18820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18821,0
va (VaSet
)
xt "-220000,2500,-215600,3500"
st "rst_local_i"
blo "-220000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 7
)
)
)
*75 (CptPort
uid 18822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-221750,-7375,-221000,-6625"
)
tg (CPTG
uid 18824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18825,0
va (VaSet
)
xt "-220000,-7500,-217500,-6500"
st "clk156"
blo "-220000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
)
)
)
*76 (CptPort
uid 18826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,-1375,-201250,-625"
)
tg (CPTG
uid 18828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18829,0
va (VaSet
)
xt "-207100,-1500,-203000,-500"
st "clk_idelay"
ju 2
blo "-203000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_idelay"
t "std_logic"
o 12
)
)
)
*77 (CptPort
uid 18842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,6625,-201250,7375"
)
tg (CPTG
uid 18844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18845,0
va (VaSet
)
xt "-205500,6500,-203000,7500"
st "rst125"
ju 2
blo "-203000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 14
)
)
)
*78 (CptPort
uid 31939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,-4375,-201250,-3625"
)
tg (CPTG
uid 31941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31942,0
va (VaSet
)
xt "-206000,-4500,-203000,-3500"
st "clk40_o"
ju 2
blo "-203000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 9
suid 74,0
)
)
)
*79 (CptPort
uid 31943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,-3375,-201250,-2625"
)
tg (CPTG
uid 31945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31946,0
va (VaSet
)
xt "-206000,-3500,-203000,-2500"
st "clk80_o"
ju 2
blo "-203000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 10
suid 73,0
)
)
)
*80 (CptPort
uid 31947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,-375,-201250,375"
)
tg (CPTG
uid 31949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31950,0
va (VaSet
)
xt "-205000,-500,-203000,500"
st "rst_o"
ju 2
blo "-203000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 15
suid 72,0
)
)
)
*81 (CptPort
uid 31951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,7625,-201250,8375"
)
tg (CPTG
uid 31953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31954,0
va (VaSet
)
xt "-207900,7500,-203000,8500"
st "strobe40_o"
ju 2
blo "-203000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 16
suid 71,0
)
)
)
*82 (CptPort
uid 32335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,8625,-201250,9375"
)
tg (CPTG
uid 32337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32338,0
va (VaSet
)
xt "-206500,8500,-203000,9500"
st "clk160_o"
ju 2
blo "-203000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 8
suid 75,0
)
)
)
*83 (CptPort
uid 32339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-221750,8625,-221000,9375"
)
tg (CPTG
uid 32341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32342,0
va (VaSet
)
xt "-220000,8500,-215100,9500"
st "clk40_ext_i"
blo "-220000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40_ext_i"
t "std_logic"
o 3
suid 76,0
)
)
)
*84 (CptPort
uid 32343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-202000,9625,-201250,10375"
)
tg (CPTG
uid 32345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32346,0
va (VaSet
)
xt "-208700,9500,-203000,10500"
st "clk_ext_on_o"
ju 2
blo "-203000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 11
suid 78,0
)
)
)
*85 (CptPort
uid 32347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-221750,9625,-221000,10375"
)
tg (CPTG
uid 32349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32350,0
va (VaSet
)
xt "-220000,9500,-218800,10500"
st "reg"
blo "-220000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 6
suid 80,0
)
)
)
]
shape (Rectangle
uid 18794,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-221000,-9000,-202000,11000"
)
oxt "15000,23000,32000,35000"
ttg (MlTextGroup
uid 18795,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 18796,0
va (VaSet
font "helvetica,8,1"
)
xt "-215150,-8000,-213450,-7000"
st "hsio"
blo "-215150,-7200"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 18797,0
va (VaSet
font "helvetica,8,1"
)
xt "-215150,-7000,-210350,-6000"
st "clocks_top"
blo "-215150,-6200"
tm "CptNameMgr"
)
*88 (Text
uid 18798,0
va (VaSet
font "helvetica,8,1"
)
xt "-215150,-6000,-211650,-5000"
st "Uclkstop"
blo "-215150,-5200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18799,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18800,0
text (MLText
uid 18801,0
va (VaSet
font "clean,8,0"
)
xt "-218000,-9800,-203000,-9000"
st "SIM_MODE = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*89 (Net
uid 19373,0
lang 2
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 78
suid 491,0
)
declText (MLText
uid 19374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,119600,105500,120800"
st "signal tx_dst_rdy     : std_logic"
)
)
*90 (Net
uid 19377,0
decl (Decl
n "clk125"
t "std_logic"
o 5
suid 493,0
)
declText (MLText
uid 19378,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,89900,105000,91100"
st "signal clk125         : std_logic"
)
)
*91 (Net
uid 19379,0
decl (Decl
n "mac_source"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 19
suid 494,0
)
declText (MLText
uid 19380,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*92 (Net
uid 19381,0
decl (Decl
n "por"
t "std_ulogic"
o 34
suid 495,0
)
declText (MLText
uid 19382,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,102800,105100,104000"
st "signal por            : std_ulogic"
)
)
*93 (Net
uid 19383,0
decl (Decl
n "tx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 80
suid 496,0
)
declText (MLText
uid 19384,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,124400,114600,126800"
st "-- net client side (output) interface
signal tx_ll_data     : std_logic_vector(7 downto 0)"
)
)
*94 (Net
uid 19385,0
decl (Decl
n "tx_ll_dst_rdy"
t "std_logic"
o 82
suid 497,0
)
declText (MLText
uid 19386,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,126800,105700,128000"
st "signal tx_ll_dst_rdy  : std_logic"
)
)
*95 (Net
uid 19387,0
decl (Decl
n "tx_ll_eof"
t "std_logic"
o 83
suid 498,0
)
declText (MLText
uid 19388,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,128000,104800,129200"
st "signal tx_ll_eof      : std_logic"
)
)
*96 (Net
uid 19389,0
decl (Decl
n "tx_ll_sof"
t "std_logic"
o 84
suid 499,0
)
declText (MLText
uid 19390,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,129200,104700,130400"
st "signal tx_ll_sof      : std_logic"
)
)
*97 (Net
uid 19391,0
decl (Decl
n "tx_ll_src_rdy"
t "std_logic"
o 85
suid 500,0
)
declText (MLText
uid 19392,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,130400,105600,131600"
st "signal tx_ll_src_rdy  : std_logic"
)
)
*98 (Net
uid 19393,0
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 40
suid 501,0
)
declText (MLText
uid 19394,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*99 (Net
uid 19395,0
decl (Decl
n "rx_eof"
t "std_logic"
o 41
suid 502,0
)
declText (MLText
uid 19396,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*100 (Net
uid 19397,0
decl (Decl
n "rx_sof"
t "std_logic"
o 55
suid 503,0
)
declText (MLText
uid 19398,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*101 (Net
uid 19399,0
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 57
suid 504,0
)
declText (MLText
uid 19400,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*102 (Net
uid 19401,0
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio side side (output) interface"
preAdd 0
o 39
suid 505,0
)
declText (MLText
uid 19402,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*103 (Net
uid 19403,0
decl (Decl
n "rx_ll_src_rdy"
t "std_logic"
o 47
suid 506,0
)
declText (MLText
uid 19404,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,111200,105700,112400"
st "signal rx_ll_src_rdy  : std_logic"
)
)
*104 (Net
uid 19405,0
decl (Decl
n "rx_ll_sof"
t "std_logic"
o 46
suid 507,0
)
declText (MLText
uid 19406,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,110000,104800,111200"
st "signal rx_ll_sof      : std_logic"
)
)
*105 (Net
uid 19407,0
decl (Decl
n "rx_ll_eof"
t "std_logic"
o 45
suid 508,0
)
declText (MLText
uid 19408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,107600,104900,108800"
st "signal rx_ll_eof      : std_logic"
)
)
*106 (Net
uid 19409,0
decl (Decl
n "rx_ll_dst_rdy"
t "std_logic"
o 44
suid 509,0
)
declText (MLText
uid 19410,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,106400,105800,107600"
st "signal rx_ll_dst_rdy  : std_logic"
)
)
*107 (Net
uid 19411,0
decl (Decl
n "rx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 43
suid 510,0
)
declText (MLText
uid 19412,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,105200,116300,106400"
st "signal rx_ll_data     : std_logic_vector(15 DOWNTO 0)"
)
)
*108 (Net
uid 19413,0
decl (Decl
n "clks_top_ready"
t "std_logic"
o 8
suid 511,0
)
declText (MLText
uid 19414,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*109 (Net
uid 19421,0
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 35
suid 515,0
)
declText (MLText
uid 19422,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*110 (Net
uid 19425,0
decl (Decl
n "clk_idelay"
t "std_logic"
o 7
suid 517,0
)
declText (MLText
uid 19426,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*111 (Net
uid 19427,0
decl (Decl
n "clk156"
t "std_logic"
o 6
suid 518,0
)
declText (MLText
uid 19428,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*112 (Net
uid 19431,0
decl (Decl
n "magicn"
t "slv16"
o 20
suid 520,0
)
declText (MLText
uid 19432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*113 (Net
uid 19433,0
decl (Decl
n "seq"
t "slv16"
o 71
suid 521,0
)
declText (MLText
uid 19434,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*114 (Net
uid 19435,0
decl (Decl
n "len"
t "slv16"
o 10
suid 522,0
)
declText (MLText
uid 19436,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*115 (Net
uid 19437,0
decl (Decl
n "cbcnt"
t "slv16"
o 3
suid 523,0
)
declText (MLText
uid 19438,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*116 (Net
uid 19439,0
decl (Decl
n "opcode"
t "slv16"
o 30
suid 524,0
)
declText (MLText
uid 19440,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*117 (Net
uid 19441,0
decl (Decl
n "ocseq"
t "slv16"
o 29
suid 525,0
)
declText (MLText
uid 19442,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*118 (Net
uid 19443,0
decl (Decl
n "size"
t "slv16"
o 72
suid 526,0
)
declText (MLText
uid 19444,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*119 (Net
uid 19445,0
decl (Decl
n "words"
t "slv16"
o 90
suid 527,0
)
declText (MLText
uid 19446,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*120 (Net
uid 19457,0
decl (Decl
n "ll_words"
t "slv16"
o 18
suid 533,0
)
declText (MLText
uid 19458,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*121 (Net
uid 19459,0
decl (Decl
n "ll_ocseq"
t "slv16"
o 14
suid 534,0
)
declText (MLText
uid 19460,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*122 (Net
uid 19461,0
decl (Decl
n "ll_cbcnt"
t "slv16"
o 11
suid 535,0
)
declText (MLText
uid 19462,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*123 (Net
uid 19463,0
decl (Decl
n "ll_opcode"
t "slv16"
o 15
suid 536,0
)
declText (MLText
uid 19464,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*124 (Net
uid 19465,0
decl (Decl
n "ll_magicn"
t "slv16"
o 13
suid 537,0
)
declText (MLText
uid 19466,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*125 (Net
uid 19467,0
decl (Decl
n "ll_seq"
t "slv16"
o 16
suid 538,0
)
declText (MLText
uid 19468,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*126 (Net
uid 19469,0
decl (Decl
n "ll_size"
t "slv16"
o 17
suid 539,0
)
declText (MLText
uid 19470,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*127 (Net
uid 19471,0
decl (Decl
n "ll_len"
t "slv16"
o 12
suid 540,0
)
declText (MLText
uid 19472,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*128 (Net
uid 19473,0
decl (Decl
n "opcode_catch0"
t "std_logic"
o 31
suid 541,0
)
declText (MLText
uid 19474,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*129 (Net
uid 19475,0
decl (Decl
n "opcode_catch1"
t "std_logic"
o 32
suid 542,0
)
declText (MLText
uid 19476,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*130 (SaComponent
uid 20041,0
optionalChildren [
*131 (CptPort
uid 20005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,42625,-154000,43375"
)
tg (CPTG
uid 20007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20008,0
va (VaSet
)
xt "-153000,42500,-152000,43500"
st "clk"
blo "-153000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 9
suid 6,0
)
)
)
*132 (CptPort
uid 20009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,43625,-154000,44375"
)
tg (CPTG
uid 20011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20012,0
va (VaSet
)
xt "-153000,43600,-152000,44600"
st "rst"
blo "-153000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
suid 32,0
)
)
)
*133 (CptPort
uid 20013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,51625,-138250,52375"
)
tg (CPTG
uid 20015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20016,0
va (VaSet
)
xt "-144100,51500,-140000,52500"
st "db_data_o"
ju 2
blo "-140000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_data_o"
t "slv16"
posAdd 0
o 8
suid 70,0
)
)
)
*134 (CptPort
uid 20017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,52625,-138250,53375"
)
tg (CPTG
uid 20019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20020,0
va (VaSet
)
xt "-143400,52500,-140000,53500"
st "db_wr_o"
ju 2
blo "-140000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_wr_o"
t "slv32"
preAdd 0
o 7
suid 71,0
)
)
)
*135 (CptPort
uid 20021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,46625,-154000,47375"
)
tg (CPTG
uid 20023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20024,0
va (VaSet
)
xt "-153000,46500,-149300,47500"
st "oc_data_i"
blo "-153000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 4
suid 72,0
)
)
)
*136 (CptPort
uid 20029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,45625,-154000,46375"
)
tg (CPTG
uid 20031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20032,0
va (VaSet
)
xt "-153000,45500,-148600,46500"
st "oc_valid_i"
blo "-153000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 3
suid 74,0
)
)
)
*137 (CptPort
uid 20033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,53625,-138250,54375"
)
tg (CPTG
uid 20035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20036,0
va (VaSet
)
xt "-142200,53500,-140000,54500"
st "reg_o"
ju 2
blo "-140000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_o"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 6
suid 82,0
)
)
)
*138 (CptPort
uid 28303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28304,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,46625,-138250,47375"
)
tg (CPTG
uid 28305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28306,0
va (VaSet
)
xt "-141600,46500,-140000,47500"
st "lld_i"
ju 2
blo "-140000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
suid 84,0
)
)
)
*139 (CptPort
uid 28307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,45625,-138250,46375"
)
tg (CPTG
uid 28309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28310,0
va (VaSet
)
xt "-141800,45500,-140000,46500"
st "lls_o"
ju 2
blo "-140000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 1
suid 85,0
)
)
)
*140 (CptPort
uid 28311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28312,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,47625,-154000,48375"
)
tg (CPTG
uid 28313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28314,0
va (VaSet
)
xt "-153000,47500,-147900,48500"
st "oc_dack_no"
blo "-153000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 5
suid 86,0
)
)
)
]
shape (Rectangle
uid 20042,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-154000,42000,-139000,56000"
)
oxt "15000,56000,30000,88000"
ttg (MlTextGroup
uid 20043,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 20044,0
va (VaSet
font "helvetica,8,1"
)
xt "-147050,42000,-145350,43000"
st "hsio"
blo "-147050,42800"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 20045,0
va (VaSet
font "helvetica,8,1"
)
xt "-147050,43000,-141250,44000"
st "ocb_regblock"
blo "-147050,43800"
tm "CptNameMgr"
)
*143 (Text
uid 20046,0
va (VaSet
font "helvetica,8,1"
)
xt "-147050,44000,-145150,45000"
st "Urb0"
blo "-147050,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20047,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20048,0
text (MLText
uid 20049,0
va (VaSet
font "clean,8,0"
)
xt "-188000,121000,-188000,121000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*144 (Net
uid 21233,0
decl (Decl
n "strobe40"
t "std_logic"
o 74
suid 583,0
)
declText (MLText
uid 21234,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*145 (Net
uid 21253,0
decl (Decl
n "pattern_go"
t "std_logic"
o 33
suid 587,0
)
declText (MLText
uid 21254,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*146 (SaComponent
uid 21806,0
optionalChildren [
*147 (CptPort
uid 21770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,63625,-76000,64375"
)
tg (CPTG
uid 21772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21773,0
va (VaSet
)
xt "-75000,63500,-70600,64500"
st "oc_valid_i"
blo "-75000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*148 (CptPort
uid 21774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,64625,-76000,65375"
)
tg (CPTG
uid 21776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21777,0
va (VaSet
)
xt "-75000,64500,-71300,65500"
st "oc_data_i"
blo "-75000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*149 (CptPort
uid 21798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,60625,-76000,61375"
)
tg (CPTG
uid 21800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21801,0
va (VaSet
)
xt "-75000,60500,-74000,61500"
st "clk"
blo "-75000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 19
)
)
)
*150 (CptPort
uid 21802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,61625,-76000,62375"
)
tg (CPTG
uid 21804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21805,0
va (VaSet
)
xt "-75000,61500,-74000,62500"
st "rst"
blo "-75000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 20
)
)
)
*151 (CptPort
uid 21815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,76625,-76000,77375"
)
tg (CPTG
uid 21817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21818,0
va (VaSet
)
xt "-75000,76500,-69900,77500"
st "wdog_tick_i"
blo "-75000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "wdog_tick_i"
t "std_logic"
preAdd 0
o 9
suid 10,0
)
)
)
*152 (CptPort
uid 23286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,75625,-60250,76375"
)
tg (CPTG
uid 23288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23289,0
va (VaSet
)
xt "-66200,75500,-62000,76500"
st "sck_dbg_o"
ju 2
blo "-62000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_dbg_o"
t "std_logic"
o 10
suid 11,0
)
)
)
*153 (CptPort
uid 23290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,76625,-60250,77375"
)
tg (CPTG
uid 23292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23293,0
va (VaSet
)
xt "-66300,76500,-62000,77500"
st "sda_dbg_o"
ju 2
blo "-62000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_dbg_o"
t "std_logic"
posAdd 0
o 11
suid 12,0
)
)
)
*154 (CptPort
uid 25900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,66625,-60250,67375"
)
tg (CPTG
uid 25902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25903,0
va (VaSet
)
xt "-64200,66500,-62000,67500"
st "sck_o"
ju 2
blo "-62000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 14
suid 46,0
)
)
)
*155 (CptPort
uid 25904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,67625,-60250,68375"
)
tg (CPTG
uid 25906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25907,0
va (VaSet
)
xt "-64500,67500,-62000,68500"
st "sck_to"
ju 2
blo "-62000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 15
suid 47,0
)
)
)
*156 (CptPort
uid 25908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,69625,-60250,70375"
)
tg (CPTG
uid 25910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25911,0
va (VaSet
)
xt "-64300,69500,-62000,70500"
st "sda_o"
ju 2
blo "-62000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 16
suid 48,0
)
)
)
*157 (CptPort
uid 25912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,70625,-60250,71375"
)
tg (CPTG
uid 25914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25915,0
va (VaSet
)
xt "-64600,70500,-62000,71500"
st "sda_to"
ju 2
blo "-62000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 17
suid 49,0
)
)
)
*158 (CptPort
uid 26001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26292,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,71625,-60250,72375"
)
tg (CPTG
uid 26003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26004,0
va (VaSet
)
xt "-64000,71500,-62000,72500"
st "sda_i"
ju 2
blo "-62000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 18
suid 50,0
)
)
)
*159 (CptPort
uid 26213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,77625,-60250,78375"
)
tg (CPTG
uid 26215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26216,0
va (VaSet
)
xt "-68000,77500,-62000,78500"
st "sda_in_dbg_o"
ju 2
blo "-62000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_in_dbg_o"
t "std_logic"
o 12
suid 51,0
)
)
)
*160 (CptPort
uid 26227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,68625,-76000,69375"
)
tg (CPTG
uid 26229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26230,0
va (VaSet
)
xt "-75000,68500,-69200,69500"
st "tick_400khz_i"
blo "-75000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_400khz_i"
t "std_logic"
prec "-- serialiser"
eolc "--100kHz"
preAdd 0
posAdd 0
o 6
suid 52,0
)
)
)
*161 (CptPort
uid 26231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,69625,-76000,70375"
)
tg (CPTG
uid 26233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26234,0
va (VaSet
)
xt "-75000,69500,-69700,70500"
st "tick_40khz_i"
blo "-75000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_40khz_i"
t "std_logic"
eolc "-- 10kHz"
preAdd 0
posAdd 0
o 7
suid 53,0
)
)
)
*162 (CptPort
uid 26235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,70625,-76000,71375"
)
tg (CPTG
uid 26237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26238,0
va (VaSet
)
xt "-75000,70500,-70200,71500"
st "tick_4khz_i"
blo "-75000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_4khz_i"
t "std_logic"
eolc "-- 1kHz"
preAdd 0
posAdd 0
o 8
suid 54,0
)
)
)
*163 (CptPort
uid 26255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,78625,-60250,79375"
)
tg (CPTG
uid 26257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26258,0
va (VaSet
)
xt "-67600,78500,-62000,79500"
st "sda_t_dbg_o"
ju 2
blo "-62000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_t_dbg_o"
t "std_logic"
o 13
suid 55,0
)
)
)
*164 (CptPort
uid 28339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28340,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,64625,-60250,65375"
)
tg (CPTG
uid 28341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28342,0
va (VaSet
)
xt "-63600,64500,-62000,65500"
st "lld_i"
ju 2
blo "-62000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
suid 56,0
)
)
)
*165 (CptPort
uid 28343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,63625,-60250,64375"
)
tg (CPTG
uid 28345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28346,0
va (VaSet
)
xt "-63800,63500,-62000,64500"
st "lls_o"
ju 2
blo "-62000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
suid 57,0
)
)
)
*166 (CptPort
uid 28347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28348,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76750,65625,-76000,66375"
)
tg (CPTG
uid 28349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28350,0
va (VaSet
)
xt "-75000,65500,-69900,66500"
st "oc_dack_no"
blo "-75000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
suid 58,0
)
)
)
]
shape (Rectangle
uid 21807,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-76000,60000,-61000,81000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 21808,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*167 (Text
uid 21809,0
va (VaSet
font "helvetica,8,1"
)
xt "-71200,60000,-69500,61000"
st "hsio"
blo "-71200,60800"
tm "BdLibraryNameMgr"
)
*168 (Text
uid 21810,0
va (VaSet
font "helvetica,8,1"
)
xt "-71200,61000,-65800,62000"
st "ocb_twowire"
blo "-71200,61800"
tm "CptNameMgr"
)
*169 (Text
uid 21811,0
va (VaSet
font "helvetica,8,1"
)
xt "-71200,62000,-69200,63000"
st "Utw1"
blo "-71200,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21812,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21813,0
text (MLText
uid 21814,0
va (VaSet
font "clean,8,0"
)
xt "-69500,63000,-69500,63000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*170 (SaComponent
uid 24687,0
optionalChildren [
*171 (CptPort
uid 24671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,-7375,-162250,-6625"
)
tg (CPTG
uid 24673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24674,0
va (VaSet
)
xt "-173900,-7500,-164000,-6500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "-164000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*172 (CptPort
uid 24675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,-6375,-162250,-5625"
)
tg (CPTG
uid 24677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24678,0
va (VaSet
)
xt "-175000,-6500,-164000,-5500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "-164000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*173 (CptPort
uid 24679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-178750,-7375,-178000,-6625"
)
tg (CPTG
uid 24681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24682,0
va (VaSet
)
xt "-177000,-7500,-176000,-6500"
st "clk"
blo "-177000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*174 (CptPort
uid 24683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-178750,-6375,-178000,-5625"
)
tg (CPTG
uid 24685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24686,0
va (VaSet
)
xt "-177000,-6500,-176000,-5500"
st "rst"
blo "-177000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 24688,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-178000,-8000,-163000,-2000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24689,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 24690,0
va (VaSet
font "helvetica,8,1"
)
xt "-172450,-5000,-170750,-4000"
st "hsio"
blo "-172450,-4200"
tm "BdLibraryNameMgr"
)
*176 (Text
uid 24691,0
va (VaSet
font "helvetica,8,1"
)
xt "-172450,-4000,-168550,-3000"
st "ticks_gen"
blo "-172450,-3200"
tm "CptNameMgr"
)
*177 (Text
uid 24692,0
va (VaSet
font "helvetica,8,1"
)
xt "-172450,-3000,-168450,-2000"
st "Uticksgen"
blo "-172450,-2200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24693,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24694,0
text (MLText
uid 24695,0
va (VaSet
font "clean,8,0"
)
xt "-175000,-9600,-159500,-8000"
st "SIM_MODE = 1     ( integer )  
CLK_MHZ  = 80    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*178 (Net
uid 24712,0
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 75
suid 633,0
)
declText (MLText
uid 24713,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*179 (Net
uid 24714,0
decl (Decl
n "toggle"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 76
suid 634,0
)
declText (MLText
uid 24715,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*180 (Net
uid 25945,0
decl (Decl
n "sck_dbg_o"
t "std_logic"
o 61
suid 655,0
)
declText (MLText
uid 25946,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*181 (Net
uid 25953,0
decl (Decl
n "sda_dbg_o"
t "std_logic"
posAdd 0
o 64
suid 656,0
)
declText (MLText
uid 25954,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*182 (Net
uid 25993,0
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 60
suid 661,0
)
declText (MLText
uid 25994,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*183 (Net
uid 25995,0
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 63
suid 662,0
)
declText (MLText
uid 25996,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*184 (Net
uid 25999,0
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 69
suid 664,0
)
declText (MLText
uid 26000,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*185 (Frame
uid 26126,0
shape (RectFrame
uid 26127,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-38000,67000,-12000,79000"
)
title (TextAssociate
uid 26128,0
ps "TopLeftStrategy"
text (MLText
uid 26129,0
va (VaSet
font "charter,10,0"
)
xt "-38000,65400,-22000,66600"
st "g0: FOR i IN 0 TO 15 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 26130,0
ps "TopLeftStrategy"
shape (Rectangle
uid 26131,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-37500,67200,-36500,68800"
)
num (Text
uid 26132,0
va (VaSet
font "charter,10,0"
)
xt "-37300,67400,-36700,68600"
st "1"
blo "-37300,68400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 26133,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 26134,0
va (VaSet
font "charter,10,1"
)
xt "-21000,79000,-9800,80300"
st "Frame Declarations"
blo "-21000,80000"
)
*187 (MLText
uid 26135,0
va (VaSet
font "charter,10,0"
)
xt "-21000,80300,-21000,80300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "15"
)
*188 (SaComponent
uid 26184,0
optionalChildren [
*189 (CptPort
uid 26156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,69625,-29000,70375"
)
tg (CPTG
uid 26158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26159,0
va (VaSet
)
xt "-28000,69500,-26100,70500"
st "sck_i"
blo "-28000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*190 (CptPort
uid 26160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,70625,-29000,71375"
)
tg (CPTG
uid 26162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26163,0
va (VaSet
)
xt "-28000,70500,-25800,71500"
st "sck_ti"
blo "-28000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*191 (CptPort
uid 26164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,69625,-18250,70375"
)
tg (CPTG
uid 26166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26167,0
va (VaSet
)
xt "-22900,69500,-20000,70500"
st "sck_pin"
ju 2
blo "-20000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*192 (CptPort
uid 26168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,72625,-29000,73375"
)
tg (CPTG
uid 26170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26171,0
va (VaSet
)
xt "-28000,72500,-26000,73500"
st "sda_i"
blo "-28000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*193 (CptPort
uid 26172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26173,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,73625,-29000,74375"
)
tg (CPTG
uid 26174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26175,0
va (VaSet
)
xt "-28000,73500,-25700,74500"
st "sda_o"
blo "-28000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*194 (CptPort
uid 26176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,74625,-29000,75375"
)
tg (CPTG
uid 26178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26179,0
va (VaSet
)
xt "-28000,74500,-25700,75500"
st "sda_ti"
blo "-28000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*195 (CptPort
uid 26180,0
ps "OnEdgeStrategy"
shape (Diamond
uid 26181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19000,72625,-18250,73375"
)
tg (CPTG
uid 26182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26183,0
va (VaSet
)
xt "-23000,72500,-20000,73500"
st "sda_pin"
ju 2
blo "-20000,73300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 26185,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-29000,69000,-19000,78000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26186,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
uid 26187,0
va (VaSet
font "helvetica,8,1"
)
xt "-24400,75000,-22700,76000"
st "utils"
blo "-24400,75800"
tm "BdLibraryNameMgr"
)
*197 (Text
uid 26188,0
va (VaSet
font "helvetica,8,1"
)
xt "-24400,76000,-19600,77000"
st "twowire_tri"
blo "-24400,76800"
tm "CptNameMgr"
)
*198 (Text
uid 26189,0
va (VaSet
font "helvetica,8,1"
)
xt "-24400,77000,-19500,78000"
st "Utwowiretri"
blo "-24400,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26190,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26191,0
text (MLText
uid 26192,0
va (VaSet
font "clean,8,0"
)
xt "-24000,69000,-24000,69000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*199 (Net
uid 26197,0
decl (Decl
n "sck_pin"
t "std_logic"
o 62
suid 673,0
)
declText (MLText
uid 26198,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*200 (Net
uid 26199,0
decl (Decl
n "sda_pin"
t "std_logic"
o 68
suid 674,0
)
declText (MLText
uid 26200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*201 (Net
uid 26205,0
decl (Decl
n "sda_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 65
suid 675,0
)
declText (MLText
uid 26206,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*202 (Net
uid 26207,0
decl (Decl
n "sda_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 67
suid 676,0
)
declText (MLText
uid 26208,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*203 (Net
uid 26217,0
decl (Decl
n "sda_in_dbg_o"
t "std_logic"
o 66
suid 677,0
)
declText (MLText
uid 26218,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*204 (Net
uid 26259,0
decl (Decl
n "sda_t_dbg_o"
t "std_logic"
o 70
suid 678,0
)
declText (MLText
uid 26260,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*205 (SaComponent
uid 26700,0
optionalChildren [
*206 (CptPort
uid 26640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,87625,-154000,88375"
)
tg (CPTG
uid 26642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26643,0
va (VaSet
)
xt "-153000,87500,-152000,88500"
st "clk"
blo "-153000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 14
suid 1,0
)
)
)
*207 (CptPort
uid 26644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,93625,-138250,94375"
)
tg (CPTG
uid 26646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26647,0
va (VaSet
)
xt "-144500,93500,-140000,94500"
st "command_o"
ju 2
blo "-140000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "command_o"
t "slv16"
prec "-- payload output"
preAdd 0
o 6
suid 2,0
)
)
)
*208 (CptPort
uid 26648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,91625,-154000,92375"
)
tg (CPTG
uid 26650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26651,0
va (VaSet
)
xt "-153000,91500,-149300,92500"
st "oc_data_i"
blo "-153000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
suid 6,0
)
)
)
*209 (CptPort
uid 26656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,90625,-154000,91375"
)
tg (CPTG
uid 26658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26659,0
va (VaSet
)
xt "-153000,90500,-148600,91500"
st "oc_valid_i"
blo "-153000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
suid 8,0
)
)
)
*210 (CptPort
uid 26660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,88625,-154000,89375"
)
tg (CPTG
uid 26662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26663,0
va (VaSet
)
xt "-153000,88500,-152000,89500"
st "rst"
blo "-153000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 9,0
)
)
)
*211 (CptPort
uid 26664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,102625,-138250,103375"
)
tg (CPTG
uid 26666,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26667,0
va (VaSet
)
xt "-144600,102500,-140000,103500"
st "rst_disp_o"
ju 2
blo "-140000,103300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_disp_o"
t "std_logic"
o 10
suid 12,0
)
)
)
*212 (CptPort
uid 26668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,98625,-138250,99375"
)
tg (CPTG
uid 26670,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26671,0
va (VaSet
)
xt "-143700,98500,-140000,99500"
st "rst_feo_o"
ju 2
blo "-140000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_feo_o"
t "std_logic"
prec "--rst_ocb_o   : out std_logic;"
preAdd 0
o 9
suid 13,0
)
)
)
*213 (CptPort
uid 26676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,100625,-138250,101375"
)
tg (CPTG
uid 26678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26679,0
va (VaSet
)
xt "-143300,100500,-140000,101500"
st "rst_ro_o"
ju 2
blo "-140000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_ro_o"
t "std_logic"
o 7
suid 15,0
)
)
)
*214 (CptPort
uid 26680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,101625,-138250,102375"
)
tg (CPTG
uid 26682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26683,0
va (VaSet
)
xt "-144300,101500,-140000,102500"
st "rst_trig_o"
ju 2
blo "-140000,102300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_trig_o"
t "std_logic"
posAdd 0
o 8
suid 16,0
)
)
)
*215 (CptPort
uid 26688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,103625,-138250,104375"
)
tg (CPTG
uid 26690,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26691,0
va (VaSet
)
xt "-145000,103500,-140000,104500"
st "rst_netrx_o"
ju 2
blo "-140000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_netrx_o"
t "std_logic"
o 12
suid 18,0
)
)
)
*216 (CptPort
uid 26692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,104625,-138250,105375"
)
tg (CPTG
uid 26694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26695,0
va (VaSet
)
xt "-145000,104500,-140000,105500"
st "rst_nettx_o"
ju 2
blo "-140000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_nettx_o"
t "std_logic"
o 11
suid 19,0
)
)
)
*217 (CptPort
uid 26696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,101625,-154000,102375"
)
tg (CPTG
uid 26698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26699,0
va (VaSet
)
xt "-153000,101500,-146000,102500"
st "slow_reset_tick_i"
blo "-153000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "slow_reset_tick_i"
t "std_logic"
posAdd 0
o 13
suid 20,0
)
)
)
*218 (CptPort
uid 28387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28388,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,91625,-138250,92375"
)
tg (CPTG
uid 28389,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28390,0
va (VaSet
)
xt "-141600,91500,-140000,92500"
st "lld_i"
ju 2
blo "-140000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
posAdd 0
o 5
suid 3,0
)
)
)
*219 (CptPort
uid 28391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,90625,-138250,91375"
)
tg (CPTG
uid 28393,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28394,0
va (VaSet
)
xt "-141800,90500,-140000,91500"
st "lls_o"
ju 2
blo "-140000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
suid 4,0
)
)
)
*220 (CptPort
uid 28395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28396,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,92625,-154000,93375"
)
tg (CPTG
uid 28397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28398,0
va (VaSet
)
xt "-153000,92500,-147900,93500"
st "oc_dack_no"
blo "-153000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
suid 18,0
)
)
)
]
shape (Rectangle
uid 26701,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-154000,87000,-139000,107000"
)
oxt "15000,15000,35000,34000"
ttg (MlTextGroup
uid 26702,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
uid 26703,0
va (VaSet
font "helvetica,8,1"
)
xt "-147100,87000,-145400,88000"
st "hsio"
blo "-147100,87800"
tm "BdLibraryNameMgr"
)
*222 (Text
uid 26704,0
va (VaSet
font "helvetica,8,1"
)
xt "-147100,88000,-140900,89000"
st "ocb_command"
blo "-147100,88800"
tm "CptNameMgr"
)
*223 (Text
uid 26705,0
va (VaSet
font "helvetica,8,1"
)
xt "-147100,89000,-144400,90000"
st "Ucmd2"
blo "-147100,89800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26706,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26707,0
text (MLText
uid 26708,0
va (VaSet
font "clean,8,0"
)
xt "-465000,23000,-465000,23000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*224 (Net
uid 28191,0
decl (Decl
n "oc_dack_n"
t "std_logic"
o 21
suid 691,0
)
declText (MLText
uid 28192,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*225 (Net
uid 28239,0
decl (Decl
n "s_lls"
t "t_llsrc_array"
b "(127 DOWNTO 0)"
prec "-- locallink interfaces
--in"
preAdd 0
o 59
suid 696,0
)
declText (MLText
uid 28240,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*226 (Net
uid 28271,0
decl (Decl
n "s_lld"
t "std_logic_vector"
b "(127 DOWNTO 0)"
posAdd 0
o 58
suid 699,0
)
declText (MLText
uid 28272,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*227 (SaComponent
uid 28449,0
optionalChildren [
*228 (CptPort
uid 28429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28430,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-211750,42625,-211000,43375"
)
tg (CPTG
uid 28431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28432,0
va (VaSet
)
xt "-210000,42500,-204000,43500"
st "data_o : (15:0)"
blo "-210000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*229 (CptPort
uid 28433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28434,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-211750,40625,-211000,41375"
)
tg (CPTG
uid 28435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28436,0
va (VaSet
)
xt "-210000,40500,-207800,41500"
st "eof_o"
blo "-210000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
)
)
)
*230 (CptPort
uid 28437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28438,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-211750,39625,-211000,40375"
)
tg (CPTG
uid 28439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28440,0
va (VaSet
)
xt "-210000,39500,-207800,40500"
st "sof_o"
blo "-210000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 3
)
)
)
*231 (CptPort
uid 28441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28442,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-211750,38625,-211000,39375"
)
tg (CPTG
uid 28443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28444,0
va (VaSet
)
xt "-210000,38500,-206200,39500"
st "src_rdy_o"
blo "-210000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 4
)
)
)
*232 (CptPort
uid 28445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28446,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-200000,38625,-199250,39375"
)
tg (CPTG
uid 28447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28448,0
va (VaSet
)
xt "-202500,38500,-201000,39500"
st "lls_i"
ju 2
blo "-201000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc"
o 5
)
)
)
]
shape (Rectangle
uid 28450,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-211000,38000,-200000,44000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 28451,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
uid 28452,0
va (VaSet
font "helvetica,8,1"
)
xt "-205350,39000,-203650,40000"
st "hsio"
blo "-205350,39800"
tm "BdLibraryNameMgr"
)
*234 (Text
uid 28453,0
va (VaSet
font "helvetica,8,1"
)
xt "-205350,40000,-201650,41000"
st "lls_break"
blo "-205350,40800"
tm "CptNameMgr"
)
*235 (Text
uid 28454,0
va (VaSet
font "helvetica,8,1"
)
xt "-205350,41000,-203750,42000"
st "U_3"
blo "-205350,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28455,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28456,0
text (MLText
uid 28457,0
va (VaSet
font "clean,8,0"
)
xt "-205500,38000,-205500,38000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*236 (MWC
uid 28475,0
optionalChildren [
*237 (CptPort
uid 28458,0
optionalChildren [
*238 (Line
uid 28462,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-209000,47000,-207999,47000"
pts [
"-209000,47000"
"-207999,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28459,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-209750,46625,-209000,47375"
)
tg (CPTG
uid 28460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28461,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1032000,46500,-1030500,47400"
st "din"
blo "-1032000,47200"
)
s (Text
uid 28484,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1032000,47400,-1032000,47400"
blo "-1032000,47400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 78
suid 1,0
)
)
)
*239 (CptPort
uid 28463,0
optionalChildren [
*240 (Line
uid 28467,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-204999,47000,-204000,47000"
pts [
"-204000,47000"
"-204999,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28464,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-204000,46625,-203250,47375"
)
tg (CPTG
uid 28465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28466,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1023000,46500,-1021000,47400"
st "dout"
ju 2
blo "-1021000,47200"
)
s (Text
uid 28485,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1021000,47400,-1021000,47400"
ju 2
blo "-1021000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 86
suid 2,0
)
)
)
*241 (Grouping
uid 28468,0
optionalChildren [
*242 (CommentGraphic
uid 28470,0
shape (CustomPolygon
pts [
"-208000,45000"
"-205000,47000"
"-208000,49000"
"-208000,45000"
]
uid 28471,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-208000,45000,-205000,49000"
)
oxt "7000,6000,10000,10000"
)
*243 (CommentText
uid 28472,0
shape (Rectangle
uid 28473,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-208000,46000,-205750,48000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 28474,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-207875,46550,-205875,47450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 28469,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-208000,45000,-205000,49000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 28476,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-209000,45000,-204000,49000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 28477,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
uid 28478,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-206650,47200,-201350,48200"
st "moduleware"
blo "-206650,48000"
)
*245 (Text
uid 28479,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-206650,48100,-205050,49100"
st "buff"
blo "-206650,48900"
)
*246 (Text
uid 28480,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-206650,48200,-205050,49200"
st "U_4"
blo "-206650,49000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28481,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28482,0
text (MLText
uid 28483,0
va (VaSet
font "clean,8,0"
)
xt "-212000,26300,-212000,26300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*247 (SaComponent
uid 29080,0
optionalChildren [
*248 (CptPort
uid 29089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,110625,-154000,111375"
)
tg (CPTG
uid 29091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29092,0
va (VaSet
)
xt "-153000,110500,-152000,111500"
st "clk"
blo "-153000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 7
)
)
)
*249 (CptPort
uid 29093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,114625,-154000,115375"
)
tg (CPTG
uid 29095,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29096,0
va (VaSet
)
xt "-153000,114500,-149300,115500"
st "oc_data_i"
blo "-153000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*250 (CptPort
uid 29097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,113625,-154000,114375"
)
tg (CPTG
uid 29099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29100,0
va (VaSet
)
xt "-153000,113500,-148600,114500"
st "oc_valid_i"
blo "-153000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*251 (CptPort
uid 29101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,111625,-154000,112375"
)
tg (CPTG
uid 29103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29104,0
va (VaSet
)
xt "-153000,111500,-152000,112500"
st "rst"
blo "-153000,112300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*252 (CptPort
uid 29105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,118625,-154000,119375"
)
tg (CPTG
uid 29107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29108,0
va (VaSet
)
xt "-153000,118500,-147500,119500"
st "stat_i : (31:0)"
blo "-153000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_i"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 6
)
)
)
*253 (CptPort
uid 29109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,114625,-138250,115375"
)
tg (CPTG
uid 29111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29112,0
va (VaSet
)
xt "-141600,114500,-140000,115500"
st "lld_i"
ju 2
blo "-140000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
)
)
)
*254 (CptPort
uid 29113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,113625,-138250,114375"
)
tg (CPTG
uid 29115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29116,0
va (VaSet
)
xt "-141800,113500,-140000,114500"
st "lls_o"
ju 2
blo "-140000,114300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
)
)
)
*255 (CptPort
uid 29117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29118,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,115625,-154000,116375"
)
tg (CPTG
uid 29119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29120,0
va (VaSet
)
xt "-153000,115500,-147900,116500"
st "oc_dack_no"
blo "-153000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 29081,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-154000,110000,-139000,121000"
)
oxt "15000,0,30000,44000"
ttg (MlTextGroup
uid 29082,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*256 (Text
uid 29083,0
va (VaSet
font "helvetica,8,1"
)
xt "-148050,110000,-146350,111000"
st "hsio"
blo "-148050,110800"
tm "BdLibraryNameMgr"
)
*257 (Text
uid 29084,0
va (VaSet
font "helvetica,8,1"
)
xt "-148050,111000,-142250,112000"
st "ocb_statread"
blo "-148050,111800"
tm "CptNameMgr"
)
*258 (Text
uid 29085,0
va (VaSet
font "helvetica,8,1"
)
xt "-148050,112000,-145850,113000"
st "Ustr3"
blo "-148050,112800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29086,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29087,0
text (MLText
uid 29088,0
va (VaSet
font "clean,8,0"
)
xt "-509000,-4000,-509000,-4000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*259 (Net
uid 29157,0
decl (Decl
n "stat"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 73
suid 709,0
)
declText (MLText
uid 29158,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*260 (Frame
uid 29207,0
shape (RectFrame
uid 29208,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-223000,114000,-186000,123000"
)
title (TextAssociate
uid 29209,0
ps "TopLeftStrategy"
text (MLText
uid 29210,0
va (VaSet
font "charter,10,0"
)
xt "-223000,112400,-207000,113600"
st "g1: FOR i IN 0 TO 31 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 29211,0
ps "TopLeftStrategy"
shape (Rectangle
uid 29212,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-222500,114200,-221500,115800"
)
num (Text
uid 29213,0
va (VaSet
font "charter,10,0"
)
xt "-222300,114400,-221700,115600"
st "2"
blo "-222300,115400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 29214,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
uid 29215,0
va (VaSet
font "charter,10,1"
)
xt "-195000,123000,-183800,124300"
st "Frame Declarations"
blo "-195000,124000"
)
*262 (MLText
uid 29216,0
va (VaSet
font "charter,10,0"
)
xt "-195000,124300,-195000,124300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "31"
)
*263 (HdlText
uid 29217,0
optionalChildren [
*264 (EmbeddedText
uid 29222,0
commentText (CommentText
uid 29223,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 29224,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-220000,116000,-196000,121000"
)
oxt "0,0,18000,5000"
text (MLText
uid 29225,0
va (VaSet
font "clean,8,0"
)
xt "-219800,116200,-199800,117800"
st "
-- eb1 1
stat(i) <= conv_std_logic_vector(i,16);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 24000
)
)
)
]
shape (Rectangle
uid 29218,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-221000,115000,-195000,122000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29219,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*265 (Text
uid 29220,0
va (VaSet
font "charter,8,0"
)
xt "-220700,115000,-219300,116000"
st "eb1"
blo "-220700,115800"
tm "HdlTextNameMgr"
)
*266 (Text
uid 29221,0
va (VaSet
font "charter,8,0"
)
xt "-220700,116000,-220200,117000"
st "1"
blo "-220700,116800"
tm "HdlTextNumberMgr"
)
]
)
)
*267 (SaComponent
uid 29238,0
optionalChildren [
*268 (CptPort
uid 29247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,126625,-154000,127375"
)
tg (CPTG
uid 29249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29250,0
va (VaSet
)
xt "-153000,126500,-152000,127500"
st "clk"
blo "-153000,127300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 7
)
)
)
*269 (CptPort
uid 29251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,131625,-154000,132375"
)
tg (CPTG
uid 29253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29254,0
va (VaSet
)
xt "-153000,131500,-149300,132500"
st "oc_data_i"
blo "-153000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*270 (CptPort
uid 29255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,130625,-154000,131375"
)
tg (CPTG
uid 29257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29258,0
va (VaSet
)
xt "-153000,130500,-148600,131500"
st "oc_valid_i"
blo "-153000,131300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
prec "-- oc rx interface"
preAdd 0
o 1
)
)
)
*271 (CptPort
uid 29259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,127625,-154000,128375"
)
tg (CPTG
uid 29261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29262,0
va (VaSet
)
xt "-153000,127500,-152000,128500"
st "rst"
blo "-153000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*272 (CptPort
uid 29263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,134625,-154000,135375"
)
tg (CPTG
uid 29265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29266,0
va (VaSet
)
xt "-153000,134500,-148600,135500"
st "tick_4hz_i"
blo "-153000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_4hz_i"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 6
)
)
)
*273 (CptPort
uid 29267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29268,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,131625,-138250,132375"
)
tg (CPTG
uid 29269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29270,0
va (VaSet
)
xt "-141600,131500,-140000,132500"
st "lld_i"
ju 2
blo "-140000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
)
)
)
*274 (CptPort
uid 29271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,130625,-138250,131375"
)
tg (CPTG
uid 29273,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29274,0
va (VaSet
)
xt "-141800,130500,-140000,131500"
st "lls_o"
ju 2
blo "-140000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 4
)
)
)
*275 (CptPort
uid 30494,0
ps "OnEdgeStrategy"
shape (Diamond
uid 30495,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,132625,-154000,133375"
)
tg (CPTG
uid 30496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30497,0
va (VaSet
)
xt "-153000,132500,-147700,133500"
st "oc_dack_nio"
blo "-153000,133300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "oc_dack_nio"
t "std_logic"
o 3
suid 17,0
)
)
)
]
shape (Rectangle
uid 29239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-154000,126000,-139000,137000"
)
oxt "15000,15000,35000,26000"
ttg (MlTextGroup
uid 29240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
uid 29241,0
va (VaSet
font "helvetica,8,1"
)
xt "-149400,126000,-147700,127000"
st "hsio"
blo "-149400,126800"
tm "BdLibraryNameMgr"
)
*277 (Text
uid 29242,0
va (VaSet
font "helvetica,8,1"
)
xt "-149400,127000,-140800,128000"
st "ocb_echo_watchdog"
blo "-149400,127800"
tm "CptNameMgr"
)
*278 (Text
uid 29243,0
va (VaSet
font "helvetica,8,1"
)
xt "-149400,128000,-146300,129000"
st "Uechw4"
blo "-149400,128800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29245,0
text (MLText
uid 29246,0
va (VaSet
font "clean,8,0"
)
xt "-509000,-29000,-509000,-29000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*279 (SaComponent
uid 30109,0
optionalChildren [
*280 (CptPort
uid 30013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,-8375,-250250,-7625"
)
tg (CPTG
uid 30015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30016,0
va (VaSet
)
xt "-256700,-8500,-252000,-7500"
st "clk125_out"
ju 2
blo "-252000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk125_out"
t "std_logic"
o 16
suid 1,0
)
)
)
*281 (CptPort
uid 30017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,-7375,-250250,-6625"
)
tg (CPTG
uid 30019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30020,0
va (VaSet
)
xt "-256700,-7500,-252000,-6500"
st "clk156_out"
ju 2
blo "-252000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk156_out"
t "std_logic"
o 17
suid 2,0
)
)
)
*282 (CptPort
uid 30021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,-2375,-250250,-1625"
)
tg (CPTG
uid 30023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30024,0
va (VaSet
)
xt "-253000,-2500,-252000,-1500"
st "rst"
ju 2
blo "-252000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst"
t "std_logic"
o 25
suid 8,0
)
)
)
*283 (CptPort
uid 30025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30026,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,20625,-250250,21375"
)
tg (CPTG
uid 30027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30028,0
va (VaSet
)
xt "-256700,20500,-252000,21500"
st "rx_dst_rdy"
ju 2
blo "-252000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 1
suid 10,0
)
)
)
*284 (CptPort
uid 30029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,19625,-250250,20375"
)
tg (CPTG
uid 30031,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30032,0
va (VaSet
)
xt "-254500,19500,-252000,20500"
st "rx_eof"
ju 2
blo "-252000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof"
t "std_logic"
o 3
suid 11,0
)
)
)
*285 (CptPort
uid 30033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,18625,-250250,19375"
)
tg (CPTG
uid 30035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30036,0
va (VaSet
)
xt "-254500,18500,-252000,19500"
st "rx_sof"
ju 2
blo "-252000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof"
t "std_logic"
o 4
suid 12,0
)
)
)
*286 (CptPort
uid 30037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,17625,-250250,18375"
)
tg (CPTG
uid 30039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30040,0
va (VaSet
)
xt "-256600,17500,-252000,18500"
st "rx_src_rdy"
ju 2
blo "-252000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 5
suid 13,0
)
)
)
*287 (CptPort
uid 30041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30042,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,42625,-250250,43375"
)
tg (CPTG
uid 30043,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30044,0
va (VaSet
)
xt "-259000,42500,-252000,43500"
st "tx_data_i : (15:0)"
ju 2
blo "-252000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
suid 16,0
)
)
)
*288 (CptPort
uid 30045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,41625,-250250,42375"
)
tg (CPTG
uid 30047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30048,0
va (VaSet
)
xt "-257700,41500,-252000,42500"
st "tx_dst_rdy_o"
ju 2
blo "-252000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 6
suid 17,0
)
)
)
*289 (CptPort
uid 30049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30050,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,40625,-250250,41375"
)
tg (CPTG
uid 30051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30052,0
va (VaSet
)
xt "-255200,40500,-252000,41500"
st "tx_eof_i"
ju 2
blo "-252000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic"
o 8
suid 18,0
)
)
)
*290 (CptPort
uid 30053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30054,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,39625,-250250,40375"
)
tg (CPTG
uid 30055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30056,0
va (VaSet
)
xt "-255200,39500,-252000,40500"
st "tx_sof_i"
ju 2
blo "-252000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic"
o 9
suid 19,0
)
)
)
*291 (CptPort
uid 30057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30058,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,38625,-250250,39375"
)
tg (CPTG
uid 30059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30060,0
va (VaSet
)
xt "-257300,38500,-252000,39500"
st "tx_src_rdy_i"
ju 2
blo "-252000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 10
suid 20,0
)
)
)
*292 (CptPort
uid 30061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,-5375,-250250,-4625"
)
tg (CPTG
uid 30063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30064,0
va (VaSet
)
xt "-255700,-5500,-252000,-4500"
st "clk40_out"
ju 2
blo "-252000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_out"
t "std_logic"
o 11
suid 24,0
)
)
)
*293 (CptPort
uid 30065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-271750,-8375,-271000,-7625"
)
tg (CPTG
uid 30067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30068,0
va (VaSet
)
xt "-270000,-8500,-266800,-7500"
st "clk80_in"
blo "-270000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "clk80_in"
t "std_logic"
o 13
suid 25,0
)
)
)
*294 (CptPort
uid 30069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,-6375,-250250,-5625"
)
tg (CPTG
uid 30071,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30072,0
va (VaSet
)
xt "-255700,-6500,-252000,-5500"
st "clk80_out"
ju 2
blo "-252000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_out"
t "std_logic"
o 12
suid 26,0
)
)
)
*295 (CptPort
uid 30073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-271750,-6375,-271000,-5625"
)
tg (CPTG
uid 30075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30076,0
va (VaSet
)
xt "-270000,-6500,-262700,-5500"
st "clks_main_ready_i"
blo "-270000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "clks_main_ready_i"
t "std_logic"
o 15
suid 27,0
)
)
)
*296 (CptPort
uid 30077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,625,-250250,1375"
)
tg (CPTG
uid 30079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30080,0
va (VaSet
)
xt "-259200,500,-252000,1500"
st "clks_top_ready_o"
ju 2
blo "-252000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 14
suid 28,0
)
)
)
*297 (CptPort
uid 30081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,49625,-250250,50375"
)
tg (CPTG
uid 30083,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30084,0
va (VaSet
)
xt "-257700,49500,-252000,50500"
st "pattern_go_o"
ju 2
blo "-252000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pattern_go_o"
t "std_logic"
o 19
suid 29,0
)
)
)
*298 (CptPort
uid 30085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,-3375,-250250,-2625"
)
tg (CPTG
uid 30087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30088,0
va (VaSet
)
xt "-253300,-3500,-252000,-2500"
st "por"
ju 2
blo "-252000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "por"
t "std_logic"
o 24
suid 30,0
)
)
)
*299 (CptPort
uid 30089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,21625,-250250,22375"
)
tg (CPTG
uid 30091,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30092,0
va (VaSet
)
xt "-259300,21500,-252000,22500"
st "rx_data_o : (15:0)"
ju 2
blo "-252000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 31,0
)
)
)
*300 (CptPort
uid 30093,0
ps "OnEdgeStrategy"
shape (Diamond
uid 30094,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-271750,36625,-271000,37375"
)
tg (CPTG
uid 30095,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30096,0
va (VaSet
)
xt "-270000,36500,-267600,37500"
st "sck_io"
blo "-270000,37300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sck_io"
t "std_logic"
o 22
suid 32,0
)
)
)
*301 (CptPort
uid 30097,0
ps "OnEdgeStrategy"
shape (Diamond
uid 30098,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-271750,37625,-271000,38375"
)
tg (CPTG
uid 30099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30100,0
va (VaSet
)
xt "-270000,37500,-267500,38500"
st "sda_io"
blo "-270000,38300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_io"
t "std_logic"
o 21
suid 33,0
)
)
)
*302 (CptPort
uid 30101,0
ps "OnEdgeStrategy"
shape (Diamond
uid 30102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,32625,-250250,33375"
)
tg (CPTG
uid 30103,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30104,0
va (VaSet
)
xt "-257500,32500,-252000,33500"
st "sma_io : (8:1)"
ju 2
blo "-252000,33300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
o 23
suid 34,0
)
)
)
*303 (CptPort
uid 30105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,33625,-250250,34375"
)
tg (CPTG
uid 30107,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30108,0
va (VaSet
)
xt "-261100,33500,-252000,34500"
st "st_hyb_data_o : (23:0)"
ju 2
blo "-252000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "st_hyb_data_o"
t "std_logic_vector"
b "(23 downto 0)"
o 18
suid 35,0
)
)
)
*304 (CptPort
uid 33094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-251000,50625,-250250,51375"
)
tg (CPTG
uid 33096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33097,0
va (VaSet
)
xt "-255300,50500,-252000,51500"
st "sq_ctl_o"
ju 2
blo "-252000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_ctl_o"
t "slv16"
o 20
suid 37,0
)
)
)
]
shape (Rectangle
uid 30110,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-271000,-9000,-251000,52000"
)
oxt "15000,-27000,35000,33000"
ttg (MlTextGroup
uid 30111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
uid 30112,0
va (VaSet
font "helvetica,8,1"
)
xt "-269100,10000,-267400,11000"
st "hsio"
blo "-269100,10800"
tm "BdLibraryNameMgr"
)
*306 (Text
uid 30113,0
va (VaSet
font "helvetica,8,1"
)
xt "-269100,11000,-257900,12000"
st "rx_packet_decoder_tester"
blo "-269100,11800"
tm "CptNameMgr"
)
*307 (Text
uid 30114,0
va (VaSet
font "helvetica,8,1"
)
xt "-269100,12000,-267100,13000"
st "Utstr"
blo "-269100,12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30116,0
text (MLText
uid 30117,0
va (VaSet
font "clean,8,0"
)
xt "-269000,-9800,-249000,-9000"
st "USE_EXTERNAL_CLK80 = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "USE_EXTERNAL_CLK80"
type "integer"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*308 (SaComponent
uid 30473,0
optionalChildren [
*309 (CptPort
uid 30453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-198000,17625,-197250,18375"
)
tg (CPTG
uid 30455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30456,0
va (VaSet
)
xt "-199800,17500,-199000,18500"
st "lls"
ju 2
blo "-199000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls"
t "t_llsrc"
o 1
)
)
)
*310 (CptPort
uid 30457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-209750,17625,-209000,18375"
)
tg (CPTG
uid 30459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30460,0
va (VaSet
)
xt "-208000,17500,-204500,18500"
st "src_rdy_i"
blo "-208000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
o 2
)
)
)
*311 (CptPort
uid 30461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-209750,18625,-209000,19375"
)
tg (CPTG
uid 30463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30464,0
va (VaSet
)
xt "-208000,18500,-206100,19500"
st "sof_i"
blo "-208000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 3
)
)
)
*312 (CptPort
uid 30465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-209750,19625,-209000,20375"
)
tg (CPTG
uid 30467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30468,0
va (VaSet
)
xt "-208000,19500,-206100,20500"
st "eof_i"
blo "-208000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 4
)
)
)
*313 (CptPort
uid 30469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-209750,20625,-209000,21375"
)
tg (CPTG
uid 30471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30472,0
va (VaSet
)
xt "-208000,20500,-202300,21500"
st "data_i : (15:0)"
blo "-208000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
]
shape (Rectangle
uid 30474,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-209000,17000,-198000,22000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 30475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*314 (Text
uid 30476,0
va (VaSet
font "helvetica,8,1"
)
xt "-201800,19000,-200100,20000"
st "hsio"
blo "-201800,19800"
tm "BdLibraryNameMgr"
)
*315 (Text
uid 30477,0
va (VaSet
font "helvetica,8,1"
)
xt "-201800,20000,-198200,21000"
st "lls_make"
blo "-201800,20800"
tm "CptNameMgr"
)
*316 (Text
uid 30478,0
va (VaSet
font "helvetica,8,1"
)
xt "-201800,21000,-198100,22000"
st "Ullsmake"
blo "-201800,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30480,0
text (MLText
uid 30481,0
va (VaSet
font "clean,8,0"
)
xt "-204000,17000,-204000,17000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*317 (Net
uid 30490,0
decl (Decl
n "rx_lls"
t "t_llsrc"
o 49
suid 720,0
)
declText (MLText
uid 30491,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*318 (SaComponent
uid 30562,0
optionalChildren [
*319 (CptPort
uid 30498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-186750,14625,-186000,15375"
)
tg (CPTG
uid 30500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30501,0
va (VaSet
)
xt "-185000,14500,-184000,15500"
st "clk"
blo "-185000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure
--tick_1khz_i  : in    std_logic;"
preAdd 0
o 16
suid 6,0
)
)
)
*320 (CptPort
uid 30502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-186750,15625,-186000,16375"
)
tg (CPTG
uid 30504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30505,0
va (VaSet
)
xt "-185000,15600,-184000,16600"
st "rst"
blo "-185000,16400"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 17
suid 32,0
)
)
)
*321 (CptPort
uid 30506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,17625,-170250,18375"
)
tg (CPTG
uid 30508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30509,0
va (VaSet
)
xt "-176600,17600,-171700,18600"
st "rx_cbcnt_o"
ju 2
blo "-171700,18400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_cbcnt_o"
t "slv16"
o 7
suid 34,0
)
)
)
*322 (CptPort
uid 30510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,16625,-170250,17375"
)
tg (CPTG
uid 30512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30513,0
va (VaSet
)
xt "-175100,16600,-171700,17600"
st "rx_len_o"
ju 2
blo "-171700,17400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_len_o"
t "slv16"
o 6
suid 36,0
)
)
)
*323 (CptPort
uid 30514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,14625,-170250,15375"
)
tg (CPTG
uid 30516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30517,0
va (VaSet
)
xt "-177100,14500,-171700,15500"
st "rx_magicn_o"
ju 2
blo "-171700,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_magicn_o"
t "slv16"
prec "--      rx_src_rdy_i : in     std_logic;
--      rx_data_i    : in     slv16;
--      rx_sof_i     : in     std_logic;
--      rx_eof_i     : in     std_logic;
--      rx_dst_rdy_o : out    std_logic;
-- decoded out (for debug)"
preAdd 0
o 4
suid 37,0
)
)
)
*324 (CptPort
uid 30518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,19625,-170250,20375"
)
tg (CPTG
uid 30520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30521,0
va (VaSet
)
xt "-177400,19600,-171800,20600"
st "rx_opcode_o"
ju 2
blo "-171800,20400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_opcode_o"
t "slv16"
o 8
suid 38,0
)
)
)
*325 (CptPort
uid 30522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,15625,-170250,16375"
)
tg (CPTG
uid 30524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30525,0
va (VaSet
)
xt "-175400,15600,-171800,16600"
st "rx_seq_o"
ju 2
blo "-171800,16400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_seq_o"
t "slv16"
o 5
suid 39,0
)
)
)
*326 (CptPort
uid 30526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,21625,-170250,22375"
)
tg (CPTG
uid 30528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30529,0
va (VaSet
)
xt "-175300,21600,-171600,22600"
st "rx_size_o"
ju 2
blo "-171600,22400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_size_o"
t "slv16"
posAdd 0
o 10
suid 40,0
)
)
)
*327 (CptPort
uid 30530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,30625,-170250,31375"
)
tg (CPTG
uid 30532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30533,0
va (VaSet
)
xt "-176000,30500,-172000,31500"
st "oc_data_o"
ju 2
blo "-172000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_data_o"
t "slv16"
prec "-- hsio oc bus"
preAdd 0
o 13
suid 65,0
)
)
)
*328 (CptPort
uid 30534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,29625,-170250,30375"
)
tg (CPTG
uid 30536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30537,0
va (VaSet
)
xt "-176700,29500,-172000,30500"
st "oc_valid_o"
ju 2
blo "-172000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_valid_o"
t "std_logic"
o 14
suid 71,0
)
)
)
*329 (CptPort
uid 30538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,20625,-170250,21375"
)
tg (CPTG
uid 30540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30541,0
va (VaSet
)
xt "-177000,20500,-172000,21500"
st "rx_ocseq_o"
ju 2
blo "-172000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ocseq_o"
t "slv16"
o 9
suid 73,0
)
)
)
*330 (CptPort
uid 30542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30543,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,27625,-170250,28375"
)
tg (CPTG
uid 30544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30545,0
va (VaSet
)
xt "-173600,27500,-172000,28500"
st "lld_i"
ju 2
blo "-172000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 12
suid 97,0
)
)
)
*331 (CptPort
uid 30546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,26625,-170250,27375"
)
tg (CPTG
uid 30548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30549,0
va (VaSet
)
xt "-173800,26500,-172000,27500"
st "lls_o"
ju 2
blo "-172000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 11
suid 98,0
)
)
)
*332 (CptPort
uid 30550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,31625,-170250,32375"
)
tg (CPTG
uid 30552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30553,0
va (VaSet
)
xt "-176800,31500,-172000,32500"
st "oc_dack_ni"
ju 2
blo "-172000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_dack_ni"
t "std_logic"
o 15
suid 99,0
)
)
)
*333 (CptPort
uid 30554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-186750,24625,-186000,25375"
)
tg (CPTG
uid 30556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30557,0
va (VaSet
)
xt "-185000,24500,-181800,25500"
st "rx_lld_o"
blo "-185000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 3
suid 100,0
)
)
)
*334 (CptPort
uid 30558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-186750,17625,-186000,18375"
)
tg (CPTG
uid 30560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30561,0
va (VaSet
)
xt "-185000,17500,-182200,18500"
st "rx_lls_i"
blo "-185000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 2
suid 101,0
)
)
)
*335 (CptPort
uid 31622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171000,33625,-170250,34375"
)
tg (CPTG
uid 31624,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31625,0
va (VaSet
)
xt "-175900,33500,-172000,34500"
st "rst_ocb_o"
ju 2
blo "-172000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_ocb_o"
t "std_logic"
o 1
suid 102,0
)
)
)
]
shape (Rectangle
uid 30563,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-186000,14000,-171000,35000"
)
oxt "10000,29000,25000,49000"
ttg (MlTextGroup
uid 30564,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
uid 30565,0
va (VaSet
font "helvetica,8,1"
)
xt "-185050,27000,-183350,28000"
st "hsio"
blo "-185050,27800"
tm "BdLibraryNameMgr"
)
*337 (Text
uid 30566,0
va (VaSet
font "helvetica,8,1"
)
xt "-185050,28000,-176750,29000"
st "rx_packet_decoder"
blo "-185050,28800"
tm "CptNameMgr"
)
*338 (Text
uid 30567,0
va (VaSet
font "helvetica,8,1"
)
xt "-185050,29000,-181750,30000"
st "Upktdec"
blo "-185050,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30568,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30569,0
text (MLText
uid 30570,0
va (VaSet
font "clean,8,0"
)
xt "-180000,13000,-180000,13000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*339 (Net
uid 30891,0
decl (Decl
n "oc_dack_n0"
t "std_logic"
o 22
suid 721,0
)
declText (MLText
uid 30892,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*340 (Net
uid 30927,0
decl (Decl
n "oc_dack_n4"
t "std_logic"
o 26
suid 722,0
)
declText (MLText
uid 30928,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*341 (Net
uid 30929,0
decl (Decl
n "oc_dack_n3"
t "std_logic"
o 25
suid 723,0
)
declText (MLText
uid 30930,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*342 (Net
uid 30931,0
decl (Decl
n "oc_dack_n2"
t "std_logic"
o 24
suid 724,0
)
declText (MLText
uid 30932,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*343 (Net
uid 30933,0
decl (Decl
n "oc_dack_n1"
t "std_logic"
o 23
suid 725,0
)
declText (MLText
uid 30934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*344 (SaComponent
uid 31156,0
optionalChildren [
*345 (CptPort
uid 31165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-137750,14625,-137000,15375"
)
tg (CPTG
uid 31167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31168,0
va (VaSet
)
xt "-136000,14500,-135000,15500"
st "clk"
blo "-136000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*346 (CptPort
uid 31169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-137750,15625,-137000,16375"
)
tg (CPTG
uid 31171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31172,0
va (VaSet
)
xt "-136000,15500,-135000,16500"
st "rst"
blo "-136000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
)
)
)
*347 (CptPort
uid 31173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-121000,19625,-120250,20375"
)
tg (CPTG
uid 31175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31176,0
va (VaSet
)
xt "-130400,19500,-122000,20500"
st "selected_str_o : (6:0)"
ju 2
blo "-122000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
)
)
)
*348 (CptPort
uid 31177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31178,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-121000,18625,-120250,19375"
)
tg (CPTG
uid 31179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31180,0
va (VaSet
)
xt "-123600,18500,-122000,19500"
st "lld_i"
ju 2
blo "-122000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 2
)
)
)
*349 (CptPort
uid 31181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-121000,17625,-120250,18375"
)
tg (CPTG
uid 31183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31184,0
va (VaSet
)
xt "-123800,17500,-122000,18500"
st "lls_o"
ju 2
blo "-122000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 5
)
)
)
*350 (CptPort
uid 31185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31186,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-137750,18625,-137000,19375"
)
tg (CPTG
uid 31187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31188,0
va (VaSet
)
xt "-136000,18500,-129300,19500"
st "s_lld_o : (127:0)"
blo "-136000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s_lld_o"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 6
)
)
)
*351 (CptPort
uid 31189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-137750,17625,-137000,18375"
)
tg (CPTG
uid 31191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31192,0
va (VaSet
)
xt "-136000,17500,-129700,18500"
st "s_lls_i : (127:0)"
blo "-136000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "s_lls_i"
t "t_llsrc_array"
b "(127 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 31157,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-137000,14000,-121000,22000"
)
oxt "1000,14000,19000,30000"
ttg (MlTextGroup
uid 31158,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
uid 31159,0
va (VaSet
font "helvetica,8,1"
)
xt "-131050,14000,-129350,15000"
st "hsio"
blo "-131050,14800"
tm "BdLibraryNameMgr"
)
*353 (Text
uid 31160,0
va (VaSet
font "helvetica,8,1"
)
xt "-131050,15000,-124450,16000"
st "ll_syncmux128"
blo "-131050,15800"
tm "CptNameMgr"
)
*354 (Text
uid 31161,0
va (VaSet
font "helvetica,8,1"
)
xt "-131050,16000,-127150,17000"
st "Umux128"
blo "-131050,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31162,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31163,0
text (MLText
uid 31164,0
va (VaSet
font "clean,8,0"
)
xt "-257000,51000,-257000,51000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*355 (Net
uid 31233,0
decl (Decl
n "tx_lls"
t "t_llsrc"
o 87
suid 729,0
)
declText (MLText
uid 31234,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*356 (Net
uid 31235,0
decl (Decl
n "tx_lld"
t "std_logic"
o 86
suid 730,0
)
declText (MLText
uid 31236,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*357 (MWC
uid 31241,0
optionalChildren [
*358 (CptPort
uid 31250,0
optionalChildren [
*359 (Line
uid 31255,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-201999,25000,-201000,25000"
pts [
"-201000,25000"
"-201999,25000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 31251,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-201000,24625,-200250,25375"
)
tg (CPTG
uid 31252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31253,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1426250,24500,-1424750,25400"
st "din"
ju 2
blo "-1424750,25200"
)
s (Text
uid 31254,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1424750,25400,-1424750,25400"
ju 2
blo "-1424750,25400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 48
)
)
)
*360 (CptPort
uid 31256,0
optionalChildren [
*361 (Line
uid 31261,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-206000,25000,-204999,25000"
pts [
"-206000,25000"
"-204999,25000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 31257,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-206750,24625,-206000,25375"
)
tg (CPTG
uid 31258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31259,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1428750,24500,-1426750,25400"
st "dout"
blo "-1428750,25200"
)
s (Text
uid 31260,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1428750,25400,-1428750,25400"
blo "-1428750,25400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 40
)
)
)
*362 (Grouping
uid 31262,0
optionalChildren [
*363 (CommentGraphic
uid 31264,0
shape (CustomPolygon
pts [
"-202000,23000"
"-202000,27000"
"-205000,25000"
"-202000,23000"
]
uid 31265,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-205000,23000,-202000,27000"
)
oxt "7000,6000,10000,10000"
)
*364 (CommentText
uid 31266,0
shape (Rectangle
uid 31267,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-204250,24000,-202000,26000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 31268,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-204125,24550,-202125,25450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 31263,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-205000,23000,-202000,27000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 31242,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-206000,23000,-201000,27000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 31243,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 31244,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-203650,25200,-198350,26200"
st "moduleware"
blo "-203650,26000"
)
*366 (Text
uid 31245,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-203650,26100,-202050,27100"
st "buff"
blo "-203650,26900"
)
*367 (Text
uid 31246,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-203650,26200,-202050,27200"
st "U_5"
blo "-203650,27000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31247,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31248,0
text (MLText
uid 31249,0
va (VaSet
font "clean,8,0"
)
xt "-209000,4300,-209000,4300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*368 (Net
uid 31277,0
decl (Decl
n "rx_lld"
t "std_logic"
o 48
suid 732,0
)
declText (MLText
uid 31278,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*369 (HdlText
uid 31281,0
optionalChildren [
*370 (EmbeddedText
uid 31291,0
commentText (CommentText
uid 31292,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 31293,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-202000,94000,-176000,106000"
)
oxt "0,0,18000,5000"
text (MLText
uid 31294,0
va (VaSet
font "clean,8,0"
)
xt "-201800,94200,-178300,102200"
st "
-- eb2 2
oc_dack_n <= '1' when 
( 
((oc_dack_n0 = '1') or (oc_dack_n0 = 'Z')) and
((oc_dack_n1 = '1') or (oc_dack_n1 = 'Z')) and
((oc_dack_n2 = '1') or (oc_dack_n2 = 'Z')) and
((oc_dack_n3 = '1') or (oc_dack_n3 = 'Z')) and
((oc_dack_n4 = '1') or (oc_dack_n4 = 'Z'))
) 
else '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 26000
)
)
)
]
shape (Rectangle
uid 31282,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-187000,88000,-182000,94000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 31283,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*371 (Text
uid 31284,0
va (VaSet
font "charter,8,0"
)
xt "-186700,89000,-185300,90000"
st "eb2"
blo "-186700,89800"
tm "HdlTextNameMgr"
)
*372 (Text
uid 31285,0
va (VaSet
font "charter,8,0"
)
xt "-186700,90000,-186200,91000"
st "2"
blo "-186700,90800"
tm "HdlTextNumberMgr"
)
]
)
)
*373 (SaComponent
uid 32007,0
optionalChildren [
*374 (CptPort
uid 31955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,13625,-237000,14375"
)
tg (CPTG
uid 31957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31958,0
va (VaSet
)
xt "-236000,13500,-235000,14500"
st "clk"
blo "-236000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 12
suid 1,0
)
)
)
*375 (CptPort
uid 31959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,20625,-219250,21375"
)
tg (CPTG
uid 31961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31962,0
va (VaSet
)
xt "-226200,20500,-221000,21500"
st "hsio_data_o"
ju 2
blo "-221000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_data_o"
t "slv16"
prec "-- hsio side side (output) interface"
preAdd 0
o 6
suid 2,0
i "x\"0000\""
)
)
)
*376 (CptPort
uid 31963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31964,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,24625,-219250,25375"
)
tg (CPTG
uid 31965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31966,0
va (VaSet
)
xt "-227200,24500,-221000,25500"
st "hsio_dst_rdy_i"
ju 2
blo "-221000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_dst_rdy_i"
t "std_logic"
o 9
suid 3,0
)
)
)
*377 (CptPort
uid 31967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,19625,-219250,20375"
)
tg (CPTG
uid 31969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31970,0
va (VaSet
)
xt "-225800,19500,-221000,20500"
st "hsio_eof_o"
ju 2
blo "-221000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_eof_o"
t "std_logic"
o 8
suid 4,0
)
)
)
*378 (CptPort
uid 31971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,18625,-219250,19375"
)
tg (CPTG
uid 31973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31974,0
va (VaSet
)
xt "-225800,18500,-221000,19500"
st "hsio_sof_o"
ju 2
blo "-221000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_sof_o"
t "std_logic"
o 7
suid 5,0
)
)
)
*379 (CptPort
uid 31975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,17625,-219250,18375"
)
tg (CPTG
uid 31977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31978,0
va (VaSet
)
xt "-227400,17500,-221000,18500"
st "hsio_src_rdy_o"
ju 2
blo "-221000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_src_rdy_o"
t "std_logic"
o 10
suid 6,0
)
)
)
*380 (CptPort
uid 31979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,21625,-237000,22375"
)
tg (CPTG
uid 31981,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31982,0
va (VaSet
)
xt "-236000,21500,-231500,22500"
st "net_data_i"
blo "-236000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "net_data_i"
t "slv16"
prec "-- net side input interface"
eolc "-- Erdem slv8;"
preAdd 0
posAdd 0
o 1
suid 7,0
)
)
)
*381 (CptPort
uid 31983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31984,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,20625,-237000,21375"
)
tg (CPTG
uid 31985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31986,0
va (VaSet
)
xt "-236000,20500,-229900,21500"
st "net_dst_rdy_o"
blo "-236000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "net_dst_rdy_o"
t "std_logic"
o 4
suid 8,0
)
)
)
*382 (CptPort
uid 31987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,19625,-237000,20375"
)
tg (CPTG
uid 31989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31990,0
va (VaSet
)
xt "-236000,19500,-232400,20500"
st "net_eof_i"
blo "-236000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "net_eof_i"
t "std_logic"
o 3
suid 9,0
)
)
)
*383 (CptPort
uid 31991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,18625,-237000,19375"
)
tg (CPTG
uid 31993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31994,0
va (VaSet
)
xt "-236000,18500,-232400,19500"
st "net_sof_i"
blo "-236000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "net_sof_i"
t "std_logic"
preAdd 0
o 2
suid 10,0
)
)
)
*384 (CptPort
uid 31995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,17625,-237000,18375"
)
tg (CPTG
uid 31997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31998,0
va (VaSet
)
xt "-236000,17500,-230300,18500"
st "net_src_rdy_i"
blo "-236000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "net_src_rdy_i"
t "std_logic"
posAdd 0
o 5
suid 11,0
)
)
)
*385 (CptPort
uid 31999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-237750,14625,-237000,15375"
)
tg (CPTG
uid 32001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32002,0
va (VaSet
)
xt "-236000,14500,-235000,15500"
st "rst"
blo "-236000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 12,0
)
)
)
*386 (CptPort
uid 32003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-220000,14625,-219250,15375"
)
tg (CPTG
uid 32005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32006,0
va (VaSet
)
xt "-226800,14500,-221000,15500"
st "rx_src_mac_o"
ju 2
blo "-221000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_mac_o"
t "slv48"
o 11
suid 13,0
)
)
)
]
shape (Rectangle
uid 32008,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-237000,13000,-220000,27000"
)
oxt "15000,15000,32000,26000"
ttg (MlTextGroup
uid 32009,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*387 (Text
uid 32010,0
va (VaSet
font "helvetica,8,1"
)
xt "-233650,13000,-231950,14000"
st "hsio"
blo "-233650,13800"
tm "BdLibraryNameMgr"
)
*388 (Text
uid 32011,0
va (VaSet
font "helvetica,8,1"
)
xt "-233650,14000,-226350,15000"
st "net_rx_pktfmt16"
blo "-233650,14800"
tm "CptNameMgr"
)
*389 (Text
uid 32012,0
va (VaSet
font "helvetica,8,1"
)
xt "-233650,15000,-227550,16000"
st "Urx_pkt_fmt1"
blo "-233650,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32013,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32014,0
text (MLText
uid 32015,0
va (VaSet
font "clean,8,0"
)
xt "-566000,20000,-566000,20000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*390 (Net
uid 32373,0
decl (Decl
n "clk40"
t "std_logic"
o 91
suid 735,0
)
declText (MLText
uid 32374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*391 (Frame
uid 32696,0
shape (RectFrame
uid 32697,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-100000,47000,-4000,89000"
)
title (TextAssociate
uid 32698,0
ps "TopLeftStrategy"
text (MLText
uid 32699,0
va (VaSet
font "charter,10,0"
)
xt "-99550,45400,-88350,46600"
st "g2: IF 1=2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 32700,0
ps "TopLeftStrategy"
shape (Rectangle
uid 32701,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-99500,47200,-98500,48800"
)
num (Text
uid 32702,0
va (VaSet
font "charter,10,0"
)
xt "-99300,47400,-98700,48600"
st "3"
blo "-99300,48400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 32703,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*392 (Text
uid 32704,0
va (VaSet
font "charter,10,1"
)
xt "-13000,89000,-1800,90300"
st "Frame Declarations"
blo "-13000,90000"
)
*393 (MLText
uid 32705,0
va (VaSet
font "charter,10,0"
)
xt "-13000,90300,-13000,90300"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*394 (SaComponent
uid 32818,0
optionalChildren [
*395 (CptPort
uid 32754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,62625,-232250,63375"
)
tg (CPTG
uid 32756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32757,0
va (VaSet
)
xt "-236100,62500,-234000,63500"
st "cbcnt"
ju 2
blo "-234000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cbcnt"
t "slv16"
o 10
suid 1,0
)
)
)
*396 (CptPort
uid 32758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,56625,-242000,57375"
)
tg (CPTG
uid 32760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32761,0
va (VaSet
)
xt "-241000,56500,-240000,57500"
st "clk"
blo "-241000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 15
suid 2,0
)
)
)
*397 (CptPort
uid 32762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,63625,-242000,64375"
)
tg (CPTG
uid 32764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32765,0
va (VaSet
)
xt "-241000,63500,-238700,64500"
st "data_i"
blo "-241000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "slv16"
o 3
suid 3,0
)
)
)
*398 (CptPort
uid 32766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,62625,-242000,63375"
)
tg (CPTG
uid 32768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32769,0
va (VaSet
)
xt "-241000,62500,-237400,63500"
st "dst_rdy_i"
blo "-241000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
eolc "-- we monitor a link only"
posAdd 0
o 6
suid 4,0
)
)
)
*399 (CptPort
uid 32770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,61625,-242000,62375"
)
tg (CPTG
uid 32772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32773,0
va (VaSet
)
xt "-241000,61500,-239100,62500"
st "eof_i"
blo "-241000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*400 (CptPort
uid 32774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,61625,-232250,62375"
)
tg (CPTG
uid 32776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32777,0
va (VaSet
)
xt "-235100,61500,-234000,62500"
st "len"
ju 2
blo "-234000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len"
t "slv16"
o 9
suid 6,0
)
)
)
*401 (CptPort
uid 32778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,59625,-232250,60375"
)
tg (CPTG
uid 32780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32781,0
va (VaSet
)
xt "-236600,59500,-234000,60500"
st "magicn"
ju 2
blo "-234000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "magicn"
t "slv16"
prec "-- decoded out"
preAdd 0
o 7
suid 7,0
)
)
)
*402 (CptPort
uid 32782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,64625,-232250,65375"
)
tg (CPTG
uid 32784,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32785,0
va (VaSet
)
xt "-236200,64500,-234000,65500"
st "ocseq"
ju 2
blo "-234000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocseq"
t "slv16"
o 12
suid 8,0
)
)
)
*403 (CptPort
uid 32786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,63625,-232250,64375"
)
tg (CPTG
uid 32788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32789,0
va (VaSet
)
xt "-236800,63500,-234000,64500"
st "opcode"
ju 2
blo "-234000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode"
t "slv16"
o 11
suid 9,0
)
)
)
*404 (CptPort
uid 32790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,57625,-242000,58375"
)
tg (CPTG
uid 32792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32793,0
va (VaSet
)
xt "-241000,57500,-240000,58500"
st "rst"
blo "-241000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 10,0
)
)
)
*405 (CptPort
uid 32794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,60625,-232250,61375"
)
tg (CPTG
uid 32796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32797,0
va (VaSet
)
xt "-235300,60500,-234000,61500"
st "seq"
ju 2
blo "-234000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "seq"
t "slv16"
o 8
suid 11,0
)
)
)
*406 (CptPort
uid 32798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,65625,-232250,66375"
)
tg (CPTG
uid 32800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32801,0
va (VaSet
)
xt "-235400,65500,-234000,66500"
st "size"
ju 2
blo "-234000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "size"
t "slv16"
o 13
suid 12,0
)
)
)
*407 (CptPort
uid 32802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,60625,-242000,61375"
)
tg (CPTG
uid 32804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32805,0
va (VaSet
)
xt "-241000,60500,-239100,61500"
st "sof_i"
blo "-241000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 4
suid 13,0
)
)
)
*408 (CptPort
uid 32806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,59625,-242000,60375"
)
tg (CPTG
uid 32808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32809,0
va (VaSet
)
xt "-241000,59500,-237500,60500"
st "src_rdy_i"
blo "-241000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
prec "-- rx ll fifo interface"
preAdd 0
o 2
suid 14,0
)
)
)
*409 (CptPort
uid 32810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,66625,-232250,67375"
)
tg (CPTG
uid 32812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32813,0
va (VaSet
)
xt "-236300,66500,-234000,67500"
st "words"
ju 2
blo "-234000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "words"
t "slv16"
posAdd 0
o 14
suid 15,0
)
)
)
*410 (CptPort
uid 32814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,68625,-232250,69375"
)
tg (CPTG
uid 32816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32817,0
va (VaSet
)
xt "-240800,68500,-234000,69500"
st "opcode_catch_o"
ju 2
blo "-234000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode_catch_o"
t "std_logic"
o 1
suid 16,0
)
)
)
]
shape (Rectangle
uid 32819,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-242000,56000,-233000,72000"
)
oxt "18000,12000,27000,28000"
ttg (MlTextGroup
uid 32820,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*411 (Text
uid 32821,0
va (VaSet
font "helvetica,8,1"
)
xt "-241750,69000,-240050,70000"
st "hsio"
blo "-241750,69800"
tm "BdLibraryNameMgr"
)
*412 (Text
uid 32822,0
va (VaSet
font "helvetica,8,1"
)
xt "-241750,70000,-233250,71000"
st "sim_packet_decode"
blo "-241750,70800"
tm "CptNameMgr"
)
*413 (Text
uid 32823,0
va (VaSet
font "helvetica,8,1"
)
xt "-241750,71000,-236550,72000"
st "Usimpktdec"
blo "-241750,71800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32824,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32825,0
text (MLText
uid 32826,0
va (VaSet
font "clean,8,0"
)
xt "-242000,53600,-220500,56000"
st "UDP            = 0           ( integer )  
OC_HEADER_ONLY = 1           ( integer )  
OPCODE_CATCH   = 16#D000#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "UDP"
type "integer"
value "0"
)
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "1"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#D000#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*414 (SaComponent
uid 32891,0
optionalChildren [
*415 (CptPort
uid 32827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,84625,-232250,85375"
)
tg (CPTG
uid 32829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32830,0
va (VaSet
)
xt "-236100,84500,-234000,85500"
st "cbcnt"
ju 2
blo "-234000,85300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cbcnt"
t "slv16"
o 10
suid 1,0
)
)
)
*416 (CptPort
uid 32831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,78625,-242000,79375"
)
tg (CPTG
uid 32833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32834,0
va (VaSet
)
xt "-241000,78500,-240000,79500"
st "clk"
blo "-241000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 15
suid 2,0
)
)
)
*417 (CptPort
uid 32835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,85625,-242000,86375"
)
tg (CPTG
uid 32837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32838,0
va (VaSet
)
xt "-241000,85500,-238700,86500"
st "data_i"
blo "-241000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "slv16"
o 3
suid 3,0
)
)
)
*418 (CptPort
uid 32839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,84625,-242000,85375"
)
tg (CPTG
uid 32841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32842,0
va (VaSet
)
xt "-241000,84500,-237400,85500"
st "dst_rdy_i"
blo "-241000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
eolc "-- we monitor a link only"
posAdd 0
o 6
suid 4,0
)
)
)
*419 (CptPort
uid 32843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,83625,-242000,84375"
)
tg (CPTG
uid 32845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32846,0
va (VaSet
)
xt "-241000,83500,-239100,84500"
st "eof_i"
blo "-241000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*420 (CptPort
uid 32847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,83625,-232250,84375"
)
tg (CPTG
uid 32849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32850,0
va (VaSet
)
xt "-235100,83500,-234000,84500"
st "len"
ju 2
blo "-234000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len"
t "slv16"
o 9
suid 6,0
)
)
)
*421 (CptPort
uid 32851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,81625,-232250,82375"
)
tg (CPTG
uid 32853,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32854,0
va (VaSet
)
xt "-236600,81500,-234000,82500"
st "magicn"
ju 2
blo "-234000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "magicn"
t "slv16"
prec "-- decoded out"
preAdd 0
o 7
suid 7,0
)
)
)
*422 (CptPort
uid 32855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,86625,-232250,87375"
)
tg (CPTG
uid 32857,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32858,0
va (VaSet
)
xt "-236200,86500,-234000,87500"
st "ocseq"
ju 2
blo "-234000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocseq"
t "slv16"
o 12
suid 8,0
)
)
)
*423 (CptPort
uid 32859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,85625,-232250,86375"
)
tg (CPTG
uid 32861,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32862,0
va (VaSet
)
xt "-236800,85500,-234000,86500"
st "opcode"
ju 2
blo "-234000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode"
t "slv16"
o 11
suid 9,0
)
)
)
*424 (CptPort
uid 32863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,79625,-242000,80375"
)
tg (CPTG
uid 32865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32866,0
va (VaSet
)
xt "-241000,79500,-240000,80500"
st "rst"
blo "-241000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 10,0
)
)
)
*425 (CptPort
uid 32867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,82625,-232250,83375"
)
tg (CPTG
uid 32869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32870,0
va (VaSet
)
xt "-235300,82500,-234000,83500"
st "seq"
ju 2
blo "-234000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "seq"
t "slv16"
o 8
suid 11,0
)
)
)
*426 (CptPort
uid 32871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,87625,-232250,88375"
)
tg (CPTG
uid 32873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32874,0
va (VaSet
)
xt "-235400,87500,-234000,88500"
st "size"
ju 2
blo "-234000,88300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "size"
t "slv16"
o 13
suid 12,0
)
)
)
*427 (CptPort
uid 32875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,82625,-242000,83375"
)
tg (CPTG
uid 32877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32878,0
va (VaSet
)
xt "-241000,82500,-239100,83500"
st "sof_i"
blo "-241000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 4
suid 13,0
)
)
)
*428 (CptPort
uid 32879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-242750,81625,-242000,82375"
)
tg (CPTG
uid 32881,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32882,0
va (VaSet
)
xt "-241000,81500,-237500,82500"
st "src_rdy_i"
blo "-241000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
prec "-- rx ll fifo interface"
preAdd 0
o 2
suid 14,0
)
)
)
*429 (CptPort
uid 32883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,88625,-232250,89375"
)
tg (CPTG
uid 32885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32886,0
va (VaSet
)
xt "-236300,88500,-234000,89500"
st "words"
ju 2
blo "-234000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "words"
t "slv16"
posAdd 0
o 14
suid 15,0
)
)
)
*430 (CptPort
uid 32887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-233000,90625,-232250,91375"
)
tg (CPTG
uid 32889,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32890,0
va (VaSet
)
xt "-240800,90500,-234000,91500"
st "opcode_catch_o"
ju 2
blo "-234000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode_catch_o"
t "std_logic"
o 1
suid 16,0
)
)
)
]
shape (Rectangle
uid 32892,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-242000,78000,-233000,94000"
)
oxt "18000,12000,27000,28000"
ttg (MlTextGroup
uid 32893,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*431 (Text
uid 32894,0
va (VaSet
font "helvetica,8,1"
)
xt "-241750,91000,-240050,92000"
st "hsio"
blo "-241750,91800"
tm "BdLibraryNameMgr"
)
*432 (Text
uid 32895,0
va (VaSet
font "helvetica,8,1"
)
xt "-241750,92000,-233250,93000"
st "sim_packet_decode"
blo "-241750,92800"
tm "CptNameMgr"
)
*433 (Text
uid 32896,0
va (VaSet
font "helvetica,8,1"
)
xt "-241750,93000,-236050,94000"
st "Usimpktdec1"
blo "-241750,93800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32897,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32898,0
text (MLText
uid 32899,0
va (VaSet
font "clean,8,0"
)
xt "-242000,75600,-220500,78000"
st "UDP            = 0           ( integer )  
OC_HEADER_ONLY = 0           ( integer )  
OPCODE_CATCH   = 16#0050#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "UDP"
type "integer"
value "0"
)
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "0"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0050#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*434 (SaComponent
uid 32956,0
optionalChildren [
*435 (CptPort
uid 32900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,63625,-154000,64375"
)
tg (CPTG
uid 32902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32903,0
va (VaSet
)
xt "-153000,63500,-148600,64500"
st "oc_valid_i"
blo "-153000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_valid_i"
t "std_logic"
o 1
)
)
)
*436 (CptPort
uid 32904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,64625,-154000,65375"
)
tg (CPTG
uid 32906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32907,0
va (VaSet
)
xt "-153000,64500,-149300,65500"
st "oc_data_i"
blo "-153000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "oc_data_i"
t "slv16"
o 2
)
)
)
*437 (CptPort
uid 32908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32909,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,65625,-154000,66375"
)
tg (CPTG
uid 32910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32911,0
va (VaSet
)
xt "-153000,65500,-147900,66500"
st "oc_dack_no"
blo "-153000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "oc_dack_no"
t "std_logic"
o 3
)
)
)
*438 (CptPort
uid 32912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,62625,-138250,63375"
)
tg (CPTG
uid 32914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32915,0
va (VaSet
)
xt "-141800,62500,-140000,63500"
st "lls_o"
ju 2
blo "-140000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 4
)
)
)
*439 (CptPort
uid 32916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32917,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,63625,-138250,64375"
)
tg (CPTG
uid 32918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32919,0
va (VaSet
)
xt "-141600,63500,-140000,64500"
st "lld_i"
ju 2
blo "-140000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 5
)
)
)
*440 (CptPort
uid 32920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,74625,-138250,75375"
)
tg (CPTG
uid 32922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32923,0
va (VaSet
)
xt "-145900,74500,-140000,75500"
st "sigs_o : (15:0)"
ju 2
blo "-140000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 6
)
)
)
*441 (CptPort
uid 32924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,78625,-154000,79375"
)
tg (CPTG
uid 32926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32927,0
va (VaSet
)
xt "-153000,78500,-147600,79500"
st "pattern_go_i"
blo "-153000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "pattern_go_i"
t "std_logic"
o 7
)
)
)
*442 (CptPort
uid 32932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,80625,-154000,81375"
)
tg (CPTG
uid 32934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32935,0
va (VaSet
)
xt "-153000,80500,-144900,81500"
st "reg_sq_ctl_i : (15:0)"
blo "-153000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_sq_ctl_i"
t "std_logic_vector"
b "(15 downto 0)"
o 8
)
)
)
*443 (CptPort
uid 32936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,77625,-138250,78375"
)
tg (CPTG
uid 32938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32939,0
va (VaSet
)
xt "-146700,77500,-140000,78500"
st "sq_stat_o : (7:0)"
ju 2
blo "-140000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 9
)
)
)
*444 (CptPort
uid 32940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,61625,-154000,62375"
)
tg (CPTG
uid 32942,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32943,0
va (VaSet
)
xt "-153000,61500,-148400,62500"
st "strobe40_i"
blo "-153000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 11
)
)
)
*445 (CptPort
uid 32944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,59625,-154000,60375"
)
tg (CPTG
uid 32946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32947,0
va (VaSet
)
xt "-153000,59500,-152000,60500"
st "clk"
blo "-153000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 12
)
)
)
*446 (CptPort
uid 32948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-154750,60625,-154000,61375"
)
tg (CPTG
uid 32950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32951,0
va (VaSet
)
xt "-153000,60500,-152000,61500"
st "rst"
blo "-153000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
)
)
)
*447 (CptPort
uid 32952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,76625,-138250,77375"
)
tg (CPTG
uid 32954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32955,0
va (VaSet
)
xt "-147200,76500,-140000,77500"
st "ocrawseq_start_o"
ju 2
blo "-140000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocrawseq_start_o"
t "std_logic"
o 14
)
)
)
*448 (CptPort
uid 33060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-139000,78625,-138250,79375"
)
tg (CPTG
uid 33062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33063,0
va (VaSet
)
xt "-147500,78500,-140000,79500"
st "sq_addr_o : (15:0)"
ju 2
blo "-140000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_addr_o"
t "std_logic_vector"
b "(15 downto 0)"
o 10
)
)
)
]
shape (Rectangle
uid 32957,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-154000,59000,-139000,84000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 32958,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*449 (Text
uid 32959,0
va (VaSet
font "helvetica,8,1"
)
xt "-148650,69000,-146950,70000"
st "hsio"
blo "-148650,69800"
tm "BdLibraryNameMgr"
)
*450 (Text
uid 32960,0
va (VaSet
font "helvetica,8,1"
)
xt "-148650,70000,-143350,71000"
st "ocb_rawseq"
blo "-148650,70800"
tm "CptNameMgr"
)
*451 (Text
uid 32961,0
va (VaSet
font "helvetica,8,1"
)
xt "-148650,71000,-145150,72000"
st "Uocbseq"
blo "-148650,71800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32962,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32963,0
text (MLText
uid 32964,0
va (VaSet
font "clean,8,0"
)
xt "-146000,59000,-146000,59000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*452 (Net
uid 32991,0
decl (Decl
n "command"
t "slv16"
prec "-- payload output"
preAdd 0
posAdd 0
o 9
suid 739,0
)
declText (MLText
uid 32992,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*453 (Net
uid 33019,0
decl (Decl
n "sq_sigs"
t "std_logic_vector"
b "(15 downto 0)"
o 91
suid 743,0
)
declText (MLText
uid 33020,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*454 (Net
uid 33021,0
decl (Decl
n "ocrawseq_start"
t "std_logic"
o 93
suid 744,0
)
declText (MLText
uid 33022,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*455 (Net
uid 33023,0
decl (Decl
n "sq_stat"
t "std_logic_vector"
b "(7 downto 0)"
o 92
suid 745,0
)
declText (MLText
uid 33024,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*456 (Net
uid 33090,0
decl (Decl
n "sq_ctl"
t "slv16"
o 95
suid 752,0
)
declText (MLText
uid 33091,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*457 (Wire
uid 639,0
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,20000,-162000,20000"
pts [
"-170250,20000"
"-162000,20000"
]
)
start &324
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 644,0
va (VaSet
)
xt "-169000,19000,-164900,20000"
st "rx_opcode"
blo "-169000,19800"
tm "WireNameMgr"
)
)
on &14
)
*458 (Wire
uid 710,0
shape (OrthoPolyLine
uid 711,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,15000,-162000,15000"
pts [
"-170250,15000"
"-162000,15000"
]
)
start &323
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 714,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 715,0
va (VaSet
)
xt "-169000,14000,-165100,15000"
st "rx_magicn"
blo "-169000,14800"
tm "WireNameMgr"
)
)
on &15
)
*459 (Wire
uid 801,0
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,21000,-162000,21000"
pts [
"-170250,21000"
"-162000,21000"
]
)
start &329
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "-169000,20000,-165500,21000"
st "rx_ocseq"
blo "-169000,20800"
tm "WireNameMgr"
)
)
on &35
)
*460 (Wire
uid 809,0
shape (OrthoPolyLine
uid 810,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,22000,-162000,22000"
pts [
"-170250,22000"
"-162000,22000"
]
)
start &326
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 814,0
va (VaSet
)
xt "-169000,21000,-166300,22000"
st "rx_size"
blo "-169000,21800"
tm "WireNameMgr"
)
)
on &16
)
*461 (Wire
uid 817,0
shape (OrthoPolyLine
uid 818,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,17000,-162000,17000"
pts [
"-170250,17000"
"-162000,17000"
]
)
start &322
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 822,0
va (VaSet
)
xt "-169000,16000,-166600,17000"
st "rx_len"
blo "-169000,16800"
tm "WireNameMgr"
)
)
on &18
)
*462 (Wire
uid 825,0
shape (OrthoPolyLine
uid 826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,16000,-162000,16000"
pts [
"-170250,16000"
"-162000,16000"
]
)
start &325
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 830,0
va (VaSet
)
xt "-169000,15000,-166400,16000"
st "rx_seq"
blo "-169000,15800"
tm "WireNameMgr"
)
)
on &17
)
*463 (Wire
uid 853,0
shape (OrthoPolyLine
uid 854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,18000,-162000,18000"
pts [
"-170250,18000"
"-162000,18000"
]
)
start &321
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 858,0
va (VaSet
)
xt "-169000,17000,-165600,18000"
st "rx_cbcnt"
blo "-169000,17800"
tm "WireNameMgr"
)
)
on &19
)
*464 (Wire
uid 940,0
shape (OrthoPolyLine
uid 941,0
va (VaSet
vasetType 3
)
xt "-190000,15000,-186750,15000"
pts [
"-190000,15000"
"-186750,15000"
]
)
end &319
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 945,0
va (VaSet
)
xt "-189000,14000,-188000,15000"
st "clk"
blo "-189000,14800"
tm "WireNameMgr"
)
)
on &1
)
*465 (Wire
uid 946,0
shape (OrthoPolyLine
uid 947,0
va (VaSet
vasetType 3
)
xt "-190000,16000,-186750,16000"
pts [
"-190000,16000"
"-186750,16000"
]
)
end &320
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 951,0
va (VaSet
)
xt "-189000,15000,-188000,16000"
st "rst"
blo "-189000,15800"
tm "WireNameMgr"
)
)
on &2
)
*466 (Wire
uid 1555,0
shape (OrthoPolyLine
uid 1556,0
va (VaSet
vasetType 3
)
xt "-255250,104000,-252000,104000"
pts [
"-255250,104000"
"-252000,104000"
]
)
start &22
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1560,0
va (VaSet
)
xt "-254000,103000,-253200,104000"
st "HI"
blo "-254000,103800"
tm "WireNameMgr"
)
)
on &27
)
*467 (Wire
uid 1563,0
shape (OrthoPolyLine
uid 1564,0
va (VaSet
vasetType 3
)
xt "-255250,105000,-252000,105000"
pts [
"-255250,105000"
"-252000,105000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1568,0
va (VaSet
)
xt "-254000,104000,-252900,105000"
st "LO"
blo "-254000,104800"
tm "WireNameMgr"
)
)
on &28
)
*468 (Wire
uid 7742,0
shape (OrthoPolyLine
uid 7743,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,31000,-162000,31000"
pts [
"-170250,31000"
"-162000,31000"
]
)
start &327
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7747,0
va (VaSet
)
xt "-169000,30000,-166000,31000"
st "oc_data"
blo "-169000,30800"
tm "WireNameMgr"
)
)
on &33
)
*469 (Wire
uid 9684,0
shape (OrthoPolyLine
uid 9685,0
va (VaSet
vasetType 3
)
xt "-170250,30000,-162000,30000"
pts [
"-170250,30000"
"-162000,30000"
]
)
start &328
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9689,0
va (VaSet
)
xt "-169000,29000,-165800,30000"
st "oc_valid"
blo "-169000,29800"
tm "WireNameMgr"
)
)
on &34
)
*470 (Wire
uid 12748,0
shape (OrthoPolyLine
uid 12749,0
va (VaSet
vasetType 3
)
xt "-182000,-7000,-178750,-7000"
pts [
"-182000,-7000"
"-178750,-7000"
]
)
end &173
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12753,0
va (VaSet
)
xt "-181000,-8000,-180000,-7000"
st "clk"
blo "-181000,-7200"
tm "WireNameMgr"
)
)
on &1
)
*471 (Wire
uid 12754,0
shape (OrthoPolyLine
uid 12755,0
va (VaSet
vasetType 3
)
xt "-182000,-6000,-178750,-6000"
pts [
"-182000,-6000"
"-178750,-6000"
]
)
end &174
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12759,0
va (VaSet
)
xt "-181000,-7000,-180000,-6000"
st "rst"
blo "-181000,-6200"
tm "WireNameMgr"
)
)
on &2
)
*472 (Wire
uid 17975,0
shape (OrthoPolyLine
uid 17976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,54000,-134000,54000"
pts [
"-138250,54000"
"-134000,54000"
]
)
start &137
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17980,0
va (VaSet
)
xt "-137000,53000,-135800,54000"
st "reg"
blo "-137000,53800"
tm "WireNameMgr"
)
)
on &36
)
*473 (Wire
uid 18228,0
shape (OrthoPolyLine
uid 18229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-85000,65000,-76750,65000"
pts [
"-85000,65000"
"-76750,65000"
]
)
end &148
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18235,0
va (VaSet
)
xt "-84000,64000,-81000,65000"
st "oc_data"
blo "-84000,64800"
tm "WireNameMgr"
)
)
on &33
)
*474 (Wire
uid 18236,0
shape (OrthoPolyLine
uid 18237,0
va (VaSet
vasetType 3
)
xt "-85000,64000,-76750,64000"
pts [
"-85000,64000"
"-76750,64000"
]
)
end &147
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18243,0
va (VaSet
)
xt "-84000,63000,-80800,64000"
st "oc_valid"
blo "-84000,63800"
tm "WireNameMgr"
)
)
on &34
)
*475 (Wire
uid 18252,0
shape (OrthoPolyLine
uid 18253,0
va (VaSet
vasetType 3
)
xt "-80000,61000,-76750,61000"
pts [
"-80000,61000"
"-76750,61000"
]
)
end &149
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18257,0
va (VaSet
)
xt "-79000,60000,-78000,61000"
st "clk"
blo "-79000,60800"
tm "WireNameMgr"
)
)
on &1
)
*476 (Wire
uid 18258,0
shape (OrthoPolyLine
uid 18259,0
va (VaSet
vasetType 3
)
xt "-80000,62000,-76750,62000"
pts [
"-80000,62000"
"-76750,62000"
]
)
end &150
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18263,0
va (VaSet
)
xt "-79000,61000,-78000,62000"
st "rst"
blo "-79000,61800"
tm "WireNameMgr"
)
)
on &2
)
*477 (Wire
uid 18879,0
shape (OrthoPolyLine
uid 18880,0
va (VaSet
vasetType 3
)
xt "-219250,39000,-211750,39000"
pts [
"-211750,39000"
"-219250,39000"
]
)
start &231
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18884,0
va (VaSet
)
xt "-218000,38000,-213400,39000"
st "tx_src_rdy"
blo "-218000,38800"
tm "WireNameMgr"
)
)
on &31
)
*478 (Wire
uid 18885,0
shape (OrthoPolyLine
uid 18886,0
va (VaSet
vasetType 3
)
xt "-219250,40000,-211750,40000"
pts [
"-211750,40000"
"-219250,40000"
]
)
start &230
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18890,0
va (VaSet
)
xt "-218000,39000,-215500,40000"
st "tx_sof"
blo "-218000,39800"
tm "WireNameMgr"
)
)
on &30
)
*479 (Wire
uid 18891,0
shape (OrthoPolyLine
uid 18892,0
va (VaSet
vasetType 3
)
xt "-219250,41000,-211750,41000"
pts [
"-211750,41000"
"-219250,41000"
]
)
start &229
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18896,0
va (VaSet
)
xt "-218000,40000,-215500,41000"
st "tx_eof"
blo "-218000,40800"
tm "WireNameMgr"
)
)
on &29
)
*480 (Wire
uid 18897,0
shape (OrthoPolyLine
uid 18898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-219250,43000,-211750,43000"
pts [
"-211750,43000"
"-219250,43000"
]
)
start &228
end &53
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18902,0
va (VaSet
)
xt "-218000,42000,-215100,43000"
st "tx_data"
blo "-218000,42800"
tm "WireNameMgr"
)
)
on &32
)
*481 (Wire
uid 18903,0
shape (OrthoPolyLine
uid 18904,0
va (VaSet
vasetType 3
)
xt "-219250,47000,-209000,47000"
pts [
"-219250,47000"
"-209000,47000"
]
)
start &54
end &237
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18908,0
va (VaSet
)
xt "-218000,46000,-213300,47000"
st "tx_dst_rdy"
blo "-218000,46800"
tm "WireNameMgr"
)
)
on &89
)
*482 (Wire
uid 18917,0
shape (OrthoPolyLine
uid 18918,0
va (VaSet
vasetType 3
)
xt "-250250,-8000,-221750,-8000"
pts [
"-250250,-8000"
"-221750,-8000"
]
)
start &280
end &70
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18920,0
va (VaSet
)
xt "-240000,-9000,-237500,-8000"
st "clk125"
blo "-240000,-8200"
tm "WireNameMgr"
)
)
on &90
)
*483 (Wire
uid 18921,0
shape (OrthoPolyLine
uid 18922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-248000,46000,-237750,46000"
pts [
"-248000,46000"
"-237750,46000"
]
)
end &62
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18926,0
va (VaSet
)
xt "-247000,45000,-242200,46000"
st "mac_source"
blo "-247000,45800"
tm "WireNameMgr"
)
)
on &91
)
*484 (Wire
uid 18939,0
shape (OrthoPolyLine
uid 18940,0
va (VaSet
vasetType 3
)
xt "-250250,-3000,-237000,-3000"
pts [
"-250250,-3000"
"-237000,-3000"
]
)
start &298
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18942,0
va (VaSet
)
xt "-249000,-4000,-247700,-3000"
st "por"
blo "-249000,-3200"
tm "WireNameMgr"
)
)
on &92
)
*485 (Wire
uid 18943,0
shape (OrthoPolyLine
uid 18944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-250250,43000,-237750,43000"
pts [
"-237750,43000"
"-250250,43000"
]
)
start &56
end &287
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18946,0
va (VaSet
)
xt "-248000,42000,-243700,43000"
st "tx_ll_data"
blo "-248000,42800"
tm "WireNameMgr"
)
)
on &93
)
*486 (Wire
uid 18947,0
shape (OrthoPolyLine
uid 18948,0
va (VaSet
vasetType 3
)
xt "-250250,42000,-237750,42000"
pts [
"-250250,42000"
"-237750,42000"
]
)
start &288
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18950,0
va (VaSet
)
xt "-248000,41000,-242400,42000"
st "tx_ll_dst_rdy"
blo "-248000,41800"
tm "WireNameMgr"
)
)
on &94
)
*487 (Wire
uid 18951,0
shape (OrthoPolyLine
uid 18952,0
va (VaSet
vasetType 3
)
xt "-250250,41000,-237750,41000"
pts [
"-237750,41000"
"-250250,41000"
]
)
start &58
end &289
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18954,0
va (VaSet
)
xt "-248000,40000,-244600,41000"
st "tx_ll_eof"
blo "-248000,40800"
tm "WireNameMgr"
)
)
on &95
)
*488 (Wire
uid 18955,0
shape (OrthoPolyLine
uid 18956,0
va (VaSet
vasetType 3
)
xt "-250250,40000,-237750,40000"
pts [
"-237750,40000"
"-250250,40000"
]
)
start &59
end &290
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18958,0
va (VaSet
)
xt "-248000,39000,-244600,40000"
st "tx_ll_sof"
blo "-248000,39800"
tm "WireNameMgr"
)
)
on &96
)
*489 (Wire
uid 18959,0
shape (OrthoPolyLine
uid 18960,0
va (VaSet
vasetType 3
)
xt "-250250,39000,-237750,39000"
pts [
"-237750,39000"
"-250250,39000"
]
)
start &60
end &291
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18962,0
va (VaSet
)
xt "-248000,38000,-242500,39000"
st "tx_ll_src_rdy"
blo "-248000,38800"
tm "WireNameMgr"
)
)
on &97
)
*490 (Wire
uid 18963,0
shape (OrthoPolyLine
uid 18964,0
va (VaSet
vasetType 3
)
xt "-219250,25000,-206000,25000"
pts [
"-206000,25000"
"-219250,25000"
]
)
start &360
end &376
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18968,0
va (VaSet
)
xt "-218000,24000,-213300,25000"
st "rx_dst_rdy"
blo "-218000,24800"
tm "WireNameMgr"
)
)
on &98
)
*491 (Wire
uid 18969,0
shape (OrthoPolyLine
uid 18970,0
va (VaSet
vasetType 3
)
xt "-219250,20000,-209750,20000"
pts [
"-219250,20000"
"-209750,20000"
]
)
start &377
end &312
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18974,0
va (VaSet
)
xt "-218000,19000,-215500,20000"
st "rx_eof"
blo "-218000,19800"
tm "WireNameMgr"
)
)
on &99
)
*492 (Wire
uid 18975,0
shape (OrthoPolyLine
uid 18976,0
va (VaSet
vasetType 3
)
xt "-219250,19000,-209750,19000"
pts [
"-219250,19000"
"-209750,19000"
]
)
start &378
end &311
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18980,0
va (VaSet
)
xt "-218000,18000,-215500,19000"
st "rx_sof"
blo "-218000,18800"
tm "WireNameMgr"
)
)
on &100
)
*493 (Wire
uid 18981,0
shape (OrthoPolyLine
uid 18982,0
va (VaSet
vasetType 3
)
xt "-219250,18000,-209750,18000"
pts [
"-219250,18000"
"-209750,18000"
]
)
start &379
end &310
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18986,0
va (VaSet
)
xt "-218000,17000,-213400,18000"
st "rx_src_rdy"
blo "-218000,17800"
tm "WireNameMgr"
)
)
on &101
)
*494 (Wire
uid 18987,0
shape (OrthoPolyLine
uid 18988,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-219250,21000,-209750,21000"
pts [
"-219250,21000"
"-209750,21000"
]
)
start &375
end &313
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18992,0
va (VaSet
)
xt "-218000,20000,-215100,21000"
st "rx_data"
blo "-218000,20800"
tm "WireNameMgr"
)
)
on &102
)
*495 (Wire
uid 18993,0
shape (OrthoPolyLine
uid 18994,0
va (VaSet
vasetType 3
)
xt "-250250,18000,-237750,18000"
pts [
"-250250,18000"
"-237750,18000"
]
)
start &286
end &384
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18996,0
va (VaSet
)
xt "-249000,17000,-243500,18000"
st "rx_ll_src_rdy"
blo "-249000,17800"
tm "WireNameMgr"
)
)
on &103
)
*496 (Wire
uid 18997,0
shape (OrthoPolyLine
uid 18998,0
va (VaSet
vasetType 3
)
xt "-250250,19000,-237750,19000"
pts [
"-250250,19000"
"-237750,19000"
]
)
start &285
end &383
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19000,0
va (VaSet
)
xt "-249000,18000,-245600,19000"
st "rx_ll_sof"
blo "-249000,18800"
tm "WireNameMgr"
)
)
on &104
)
*497 (Wire
uid 19001,0
shape (OrthoPolyLine
uid 19002,0
va (VaSet
vasetType 3
)
xt "-250250,20000,-237750,20000"
pts [
"-250250,20000"
"-237750,20000"
]
)
start &284
end &382
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19004,0
va (VaSet
)
xt "-249000,19000,-245600,20000"
st "rx_ll_eof"
blo "-249000,19800"
tm "WireNameMgr"
)
)
on &105
)
*498 (Wire
uid 19005,0
shape (OrthoPolyLine
uid 19006,0
va (VaSet
vasetType 3
)
xt "-250250,21000,-237750,21000"
pts [
"-237750,21000"
"-250250,21000"
]
)
start &381
end &283
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19008,0
va (VaSet
)
xt "-249000,20000,-243400,21000"
st "rx_ll_dst_rdy"
blo "-249000,20800"
tm "WireNameMgr"
)
)
on &106
)
*499 (Wire
uid 19009,0
shape (OrthoPolyLine
uid 19010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-250250,22000,-237750,22000"
pts [
"-250250,22000"
"-237750,22000"
]
)
start &299
end &380
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19012,0
va (VaSet
)
xt "-249000,21000,-244700,22000"
st "rx_ll_data"
blo "-249000,21800"
tm "WireNameMgr"
)
)
on &107
)
*500 (Wire
uid 19013,0
shape (OrthoPolyLine
uid 19014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-248000,47000,-237750,47000"
pts [
"-248000,47000"
"-237750,47000"
]
)
end &61
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19018,0
va (VaSet
)
xt "-247000,46000,-242200,47000"
st "rx_src_mac"
blo "-247000,46800"
tm "WireNameMgr"
)
)
on &20
)
*501 (Wire
uid 19019,0
shape (OrthoPolyLine
uid 19020,0
va (VaSet
vasetType 3
)
xt "-201250,3000,-192750,3000"
pts [
"-201250,3000"
"-192750,3000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19024,0
va (VaSet
)
xt "-200000,2000,-193800,3000"
st "clks_top_ready"
blo "-200000,2800"
tm "WireNameMgr"
)
)
on &108
)
*502 (Wire
uid 19025,0
shape (OrthoPolyLine
uid 19026,0
va (VaSet
vasetType 3
)
xt "-226000,8000,-221750,8000"
pts [
"-226000,8000"
"-221750,8000"
]
)
end &72
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19030,0
va (VaSet
)
xt "-225000,7000,-224200,8000"
st "HI"
blo "-225000,7800"
tm "WireNameMgr"
)
)
on &27
)
*503 (Wire
uid 19031,0
shape (OrthoPolyLine
uid 19032,0
va (VaSet
vasetType 3
)
xt "-281000,-6000,-271750,-6000"
pts [
"-281000,-6000"
"-271750,-6000"
]
)
end &295
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19036,0
va (VaSet
)
xt "-280000,-7000,-273800,-6000"
st "clks_top_ready"
blo "-280000,-6200"
tm "WireNameMgr"
)
)
on &108
)
*504 (Wire
uid 19049,0
shape (OrthoPolyLine
uid 19050,0
va (VaSet
vasetType 3
)
xt "-232000,-3000,-221750,-3000"
pts [
"-232000,-3000"
"-221750,-3000"
]
)
start &44
end &73
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19052,0
va (VaSet
)
xt "-231000,-4000,-227200,-3000"
st "por_sw_n"
blo "-231000,-3200"
tm "WireNameMgr"
)
)
on &109
)
*505 (Wire
uid 19069,0
shape (OrthoPolyLine
uid 19070,0
va (VaSet
vasetType 3
)
xt "-226000,3000,-221750,3000"
pts [
"-226000,3000"
"-221750,3000"
]
)
end &74
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19074,0
va (VaSet
)
xt "-225000,2000,-223900,3000"
st "LO"
blo "-225000,2800"
tm "WireNameMgr"
)
)
on &28
)
*506 (Wire
uid 19075,0
shape (OrthoPolyLine
uid 19076,0
va (VaSet
vasetType 3
)
xt "-201250,-3000,-191750,-3000"
pts [
"-201250,-3000"
"-191750,-3000"
]
)
start &79
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19080,0
va (VaSet
)
xt "-200000,-4000,-199000,-3000"
st "clk"
blo "-200000,-3200"
tm "WireNameMgr"
)
)
on &1
)
*507 (Wire
uid 19081,0
shape (OrthoPolyLine
uid 19082,0
va (VaSet
vasetType 3
)
xt "-201250,0,-192750,0"
pts [
"-201250,0"
"-192750,0"
]
)
start &80
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19086,0
va (VaSet
)
xt "-200000,-1000,-199000,0"
st "rst"
blo "-200000,-200"
tm "WireNameMgr"
)
)
on &2
)
*508 (Wire
uid 19087,0
shape (OrthoPolyLine
uid 19088,0
va (VaSet
vasetType 3
)
xt "-201250,-1000,-192750,-1000"
pts [
"-201250,-1000"
"-192750,-1000"
]
)
start &76
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19092,0
va (VaSet
)
xt "-200000,-2000,-195900,-1000"
st "clk_idelay"
blo "-200000,-1200"
tm "WireNameMgr"
)
)
on &110
)
*509 (Wire
uid 19093,0
shape (OrthoPolyLine
uid 19094,0
va (VaSet
vasetType 3
)
xt "-250250,-7000,-221750,-7000"
pts [
"-250250,-7000"
"-221750,-7000"
]
)
start &281
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19096,0
va (VaSet
)
xt "-240000,-8000,-237500,-7000"
st "clk156"
blo "-240000,-7200"
tm "WireNameMgr"
)
)
on &111
)
*510 (Wire
uid 19103,0
shape (OrthoPolyLine
uid 19104,0
va (VaSet
vasetType 3
)
xt "-242000,36000,-237750,36000"
pts [
"-242000,36000"
"-237750,36000"
]
)
end &52
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19108,0
va (VaSet
)
xt "-240000,35000,-239000,36000"
st "clk"
blo "-240000,35800"
tm "WireNameMgr"
)
)
on &1
)
*511 (Wire
uid 19109,0
shape (OrthoPolyLine
uid 19110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-219250,15000,-209000,15000"
pts [
"-219250,15000"
"-209000,15000"
]
)
start &386
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19114,0
va (VaSet
)
xt "-217000,14000,-212200,15000"
st "rx_src_mac"
blo "-217000,14800"
tm "WireNameMgr"
)
)
on &20
)
*512 (Wire
uid 19115,0
shape (OrthoPolyLine
uid 19116,0
va (VaSet
vasetType 3
)
xt "-241000,14000,-237750,14000"
pts [
"-241000,14000"
"-237750,14000"
]
)
end &374
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19120,0
va (VaSet
)
xt "-240000,13000,-239000,14000"
st "clk"
blo "-240000,13800"
tm "WireNameMgr"
)
)
on &1
)
*513 (Wire
uid 19121,0
shape (OrthoPolyLine
uid 19122,0
va (VaSet
vasetType 3
)
xt "-241000,15000,-237750,15000"
pts [
"-241000,15000"
"-237750,15000"
]
)
end &385
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19126,0
va (VaSet
)
xt "-240000,14000,-239000,15000"
st "rst"
blo "-240000,14800"
tm "WireNameMgr"
)
)
on &2
)
*514 (Wire
uid 19127,0
shape (OrthoPolyLine
uid 19128,0
va (VaSet
vasetType 3
)
xt "-201250,8000,-191750,8000"
pts [
"-201250,8000"
"-191750,8000"
]
)
start &81
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19132,0
va (VaSet
)
xt "-200000,7000,-196600,8000"
st "strobe40"
blo "-200000,7800"
tm "WireNameMgr"
)
)
on &144
)
*515 (Wire
uid 19133,0
shape (OrthoPolyLine
uid 19134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-257250,64000,-242750,64000"
pts [
"-257250,64000"
"-242750,64000"
]
)
end &397
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19138,0
va (VaSet
)
xt "-256000,63000,-253100,64000"
st "tx_data"
blo "-256000,63800"
tm "WireNameMgr"
)
)
on &32
)
*516 (Wire
uid 19139,0
shape (OrthoPolyLine
uid 19140,0
va (VaSet
vasetType 3
)
xt "-257250,61000,-242750,61000"
pts [
"-257250,61000"
"-242750,61000"
]
)
end &407
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19144,0
va (VaSet
)
xt "-256000,60000,-253500,61000"
st "tx_sof"
blo "-256000,60800"
tm "WireNameMgr"
)
)
on &30
)
*517 (Wire
uid 19145,0
shape (OrthoPolyLine
uid 19146,0
va (VaSet
vasetType 3
)
xt "-257250,60000,-242750,60000"
pts [
"-257250,60000"
"-242750,60000"
]
)
end &408
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19150,0
va (VaSet
)
xt "-256000,59000,-251400,60000"
st "tx_src_rdy"
blo "-256000,59800"
tm "WireNameMgr"
)
)
on &31
)
*518 (Wire
uid 19151,0
shape (OrthoPolyLine
uid 19152,0
va (VaSet
vasetType 3
)
xt "-257250,63000,-242750,63000"
pts [
"-257250,63000"
"-242750,63000"
]
)
end &398
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19156,0
va (VaSet
)
xt "-256000,62000,-251300,63000"
st "tx_dst_rdy"
blo "-256000,62800"
tm "WireNameMgr"
)
)
on &89
)
*519 (Wire
uid 19157,0
shape (OrthoPolyLine
uid 19158,0
va (VaSet
vasetType 3
)
xt "-257250,62000,-242750,62000"
pts [
"-257250,62000"
"-242750,62000"
]
)
end &399
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19162,0
va (VaSet
)
xt "-256000,61000,-253500,62000"
st "tx_eof"
blo "-256000,61800"
tm "WireNameMgr"
)
)
on &29
)
*520 (Wire
uid 19163,0
shape (OrthoPolyLine
uid 19164,0
va (VaSet
vasetType 3
)
xt "-232250,60000,-227000,60000"
pts [
"-232250,60000"
"-227000,60000"
]
)
start &401
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19168,0
va (VaSet
)
xt "-231000,59000,-228400,60000"
st "magicn"
blo "-231000,59800"
tm "WireNameMgr"
)
)
on &112
)
*521 (Wire
uid 19169,0
shape (OrthoPolyLine
uid 19170,0
va (VaSet
vasetType 3
)
xt "-232250,61000,-227000,61000"
pts [
"-232250,61000"
"-227000,61000"
]
)
start &405
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19174,0
va (VaSet
)
xt "-231000,60000,-229700,61000"
st "seq"
blo "-231000,60800"
tm "WireNameMgr"
)
)
on &113
)
*522 (Wire
uid 19175,0
shape (OrthoPolyLine
uid 19176,0
va (VaSet
vasetType 3
)
xt "-232250,62000,-227000,62000"
pts [
"-232250,62000"
"-227000,62000"
]
)
start &400
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19180,0
va (VaSet
)
xt "-231000,61000,-229900,62000"
st "len"
blo "-231000,61800"
tm "WireNameMgr"
)
)
on &114
)
*523 (Wire
uid 19181,0
shape (OrthoPolyLine
uid 19182,0
va (VaSet
vasetType 3
)
xt "-232250,63000,-227000,63000"
pts [
"-232250,63000"
"-227000,63000"
]
)
start &395
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19186,0
va (VaSet
)
xt "-231000,62000,-228900,63000"
st "cbcnt"
blo "-231000,62800"
tm "WireNameMgr"
)
)
on &115
)
*524 (Wire
uid 19187,0
shape (OrthoPolyLine
uid 19188,0
va (VaSet
vasetType 3
)
xt "-232250,64000,-227000,64000"
pts [
"-232250,64000"
"-227000,64000"
]
)
start &403
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19192,0
va (VaSet
)
xt "-231000,63000,-228200,64000"
st "opcode"
blo "-231000,63800"
tm "WireNameMgr"
)
)
on &116
)
*525 (Wire
uid 19193,0
shape (OrthoPolyLine
uid 19194,0
va (VaSet
vasetType 3
)
xt "-232250,65000,-227000,65000"
pts [
"-232250,65000"
"-227000,65000"
]
)
start &402
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19198,0
va (VaSet
)
xt "-231000,64000,-228800,65000"
st "ocseq"
blo "-231000,64800"
tm "WireNameMgr"
)
)
on &117
)
*526 (Wire
uid 19199,0
shape (OrthoPolyLine
uid 19200,0
va (VaSet
vasetType 3
)
xt "-232250,66000,-227000,66000"
pts [
"-232250,66000"
"-227000,66000"
]
)
start &406
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19204,0
va (VaSet
)
xt "-231000,65000,-229600,66000"
st "size"
blo "-231000,65800"
tm "WireNameMgr"
)
)
on &118
)
*527 (Wire
uid 19205,0
shape (OrthoPolyLine
uid 19206,0
va (VaSet
vasetType 3
)
xt "-232250,67000,-227000,67000"
pts [
"-232250,67000"
"-227000,67000"
]
)
start &409
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19210,0
va (VaSet
)
xt "-231000,66000,-228700,67000"
st "words"
blo "-231000,66800"
tm "WireNameMgr"
)
)
on &119
)
*528 (Wire
uid 19211,0
shape (OrthoPolyLine
uid 19212,0
va (VaSet
vasetType 3
)
xt "-246000,57000,-242750,57000"
pts [
"-246000,57000"
"-242750,57000"
]
)
end &396
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19216,0
va (VaSet
)
xt "-245000,56000,-244000,57000"
st "clk"
blo "-245000,56800"
tm "WireNameMgr"
)
)
on &1
)
*529 (Wire
uid 19217,0
shape (OrthoPolyLine
uid 19218,0
va (VaSet
vasetType 3
)
xt "-246000,58000,-242750,58000"
pts [
"-246000,58000"
"-242750,58000"
]
)
end &404
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19222,0
va (VaSet
)
xt "-245000,57000,-244000,58000"
st "rst"
blo "-245000,57800"
tm "WireNameMgr"
)
)
on &2
)
*530 (Wire
uid 19247,0
shape (OrthoPolyLine
uid 19248,0
va (VaSet
vasetType 3
)
xt "-242000,37000,-237750,37000"
pts [
"-242000,37000"
"-237750,37000"
]
)
end &63
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19252,0
va (VaSet
)
xt "-240000,36000,-239000,37000"
st "rst"
blo "-240000,36800"
tm "WireNameMgr"
)
)
on &2
)
*531 (Wire
uid 19265,0
shape (OrthoPolyLine
uid 19266,0
va (VaSet
vasetType 3
)
xt "-257250,84000,-242750,84000"
pts [
"-257250,84000"
"-242750,84000"
]
)
end &419
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19270,0
va (VaSet
)
xt "-255000,83000,-251600,84000"
st "tx_ll_eof"
blo "-255000,83800"
tm "WireNameMgr"
)
)
on &95
)
*532 (Wire
uid 19271,0
shape (OrthoPolyLine
uid 19272,0
va (VaSet
vasetType 3
)
xt "-232250,89000,-227000,89000"
pts [
"-232250,89000"
"-227000,89000"
]
)
start &429
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19276,0
va (VaSet
)
xt "-231000,88000,-227800,89000"
st "ll_words"
blo "-231000,88800"
tm "WireNameMgr"
)
)
on &120
)
*533 (Wire
uid 19277,0
shape (OrthoPolyLine
uid 19278,0
va (VaSet
vasetType 3
)
xt "-232250,87000,-227000,87000"
pts [
"-232250,87000"
"-227000,87000"
]
)
start &422
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19282,0
va (VaSet
)
xt "-231000,86000,-227900,87000"
st "ll_ocseq"
blo "-231000,86800"
tm "WireNameMgr"
)
)
on &121
)
*534 (Wire
uid 19283,0
shape (OrthoPolyLine
uid 19284,0
va (VaSet
vasetType 3
)
xt "-246000,79000,-242750,79000"
pts [
"-246000,79000"
"-242750,79000"
]
)
end &416
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19288,0
va (VaSet
)
xt "-245000,78000,-244000,79000"
st "clk"
blo "-245000,78800"
tm "WireNameMgr"
)
)
on &1
)
*535 (Wire
uid 19289,0
shape (OrthoPolyLine
uid 19290,0
va (VaSet
vasetType 3
)
xt "-257250,83000,-242750,83000"
pts [
"-257250,83000"
"-242750,83000"
]
)
end &427
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19294,0
va (VaSet
)
xt "-255000,82000,-251600,83000"
st "tx_ll_sof"
blo "-255000,82800"
tm "WireNameMgr"
)
)
on &96
)
*536 (Wire
uid 19295,0
shape (OrthoPolyLine
uid 19296,0
va (VaSet
vasetType 3
)
xt "-232250,85000,-227000,85000"
pts [
"-232250,85000"
"-227000,85000"
]
)
start &415
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19300,0
va (VaSet
)
xt "-231000,84000,-228000,85000"
st "ll_cbcnt"
blo "-231000,84800"
tm "WireNameMgr"
)
)
on &122
)
*537 (Wire
uid 19301,0
shape (OrthoPolyLine
uid 19302,0
va (VaSet
vasetType 3
)
xt "-257250,85000,-242750,85000"
pts [
"-257250,85000"
"-242750,85000"
]
)
end &418
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19306,0
va (VaSet
)
xt "-256000,84000,-250400,85000"
st "tx_ll_dst_rdy"
blo "-256000,84800"
tm "WireNameMgr"
)
)
on &94
)
*538 (Wire
uid 19307,0
shape (OrthoPolyLine
uid 19308,0
va (VaSet
vasetType 3
)
xt "-232250,86000,-227000,86000"
pts [
"-232250,86000"
"-227000,86000"
]
)
start &423
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19312,0
va (VaSet
)
xt "-231000,85000,-227300,86000"
st "ll_opcode"
blo "-231000,85800"
tm "WireNameMgr"
)
)
on &123
)
*539 (Wire
uid 19313,0
shape (OrthoPolyLine
uid 19314,0
va (VaSet
vasetType 3
)
xt "-232250,82000,-227000,82000"
pts [
"-232250,82000"
"-227000,82000"
]
)
start &421
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19318,0
va (VaSet
)
xt "-231000,81000,-227500,82000"
st "ll_magicn"
blo "-231000,81800"
tm "WireNameMgr"
)
)
on &124
)
*540 (Wire
uid 19319,0
shape (OrthoPolyLine
uid 19320,0
va (VaSet
vasetType 3
)
xt "-232250,83000,-227000,83000"
pts [
"-232250,83000"
"-227000,83000"
]
)
start &425
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19324,0
va (VaSet
)
xt "-231000,82000,-228800,83000"
st "ll_seq"
blo "-231000,82800"
tm "WireNameMgr"
)
)
on &125
)
*541 (Wire
uid 19325,0
shape (OrthoPolyLine
uid 19326,0
va (VaSet
vasetType 3
)
xt "-257250,82000,-242750,82000"
pts [
"-257250,82000"
"-242750,82000"
]
)
end &428
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19330,0
va (VaSet
)
xt "-255000,81000,-249500,82000"
st "tx_ll_src_rdy"
blo "-255000,81800"
tm "WireNameMgr"
)
)
on &97
)
*542 (Wire
uid 19331,0
shape (OrthoPolyLine
uid 19332,0
va (VaSet
vasetType 3
)
xt "-246000,80000,-242750,80000"
pts [
"-246000,80000"
"-242750,80000"
]
)
end &424
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19336,0
va (VaSet
)
xt "-245000,79000,-244000,80000"
st "rst"
blo "-245000,79800"
tm "WireNameMgr"
)
)
on &2
)
*543 (Wire
uid 19337,0
shape (OrthoPolyLine
uid 19338,0
va (VaSet
vasetType 3
)
xt "-232250,88000,-227000,88000"
pts [
"-232250,88000"
"-227000,88000"
]
)
start &426
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19342,0
va (VaSet
)
xt "-231000,87000,-228700,88000"
st "ll_size"
blo "-231000,87800"
tm "WireNameMgr"
)
)
on &126
)
*544 (Wire
uid 19343,0
shape (OrthoPolyLine
uid 19344,0
va (VaSet
vasetType 3
)
xt "-232250,84000,-227000,84000"
pts [
"-232250,84000"
"-227000,84000"
]
)
start &420
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19348,0
va (VaSet
)
xt "-231000,83000,-229000,84000"
st "ll_len"
blo "-231000,83800"
tm "WireNameMgr"
)
)
on &127
)
*545 (Wire
uid 19349,0
shape (OrthoPolyLine
uid 19350,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-257000,86000,-242750,86000"
pts [
"-257000,86000"
"-242750,86000"
]
)
end &417
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19356,0
va (VaSet
)
xt "-256000,85000,-251700,86000"
st "tx_ll_data"
blo "-256000,85800"
tm "WireNameMgr"
)
)
on &93
)
*546 (Wire
uid 19357,0
shape (OrthoPolyLine
uid 19358,0
va (VaSet
vasetType 3
)
xt "-232250,69000,-223000,69000"
pts [
"-232250,69000"
"-223000,69000"
]
)
start &410
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19362,0
va (VaSet
)
xt "-231000,68000,-224700,69000"
st "opcode_catch0"
blo "-231000,68800"
tm "WireNameMgr"
)
)
on &128
)
*547 (Wire
uid 19363,0
shape (OrthoPolyLine
uid 19364,0
va (VaSet
vasetType 3
)
xt "-232250,91000,-223000,91000"
pts [
"-232250,91000"
"-223000,91000"
]
)
start &430
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19368,0
va (VaSet
)
xt "-231000,90000,-224700,91000"
st "opcode_catch1"
blo "-231000,90800"
tm "WireNameMgr"
)
)
on &129
)
*548 (Wire
uid 20050,0
shape (OrthoPolyLine
uid 20051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163000,47000,-154750,47000"
pts [
"-163000,47000"
"-154750,47000"
]
)
end &135
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20057,0
va (VaSet
)
xt "-162000,46000,-159000,47000"
st "oc_data"
blo "-162000,46800"
tm "WireNameMgr"
)
)
on &33
)
*549 (Wire
uid 20058,0
shape (OrthoPolyLine
uid 20059,0
va (VaSet
vasetType 3
)
xt "-163000,46000,-154750,46000"
pts [
"-163000,46000"
"-154750,46000"
]
)
end &136
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20065,0
va (VaSet
)
xt "-162000,45000,-158800,46000"
st "oc_valid"
blo "-162000,45800"
tm "WireNameMgr"
)
)
on &34
)
*550 (Wire
uid 20539,0
shape (OrthoPolyLine
uid 20540,0
va (VaSet
vasetType 3
)
xt "-162000,91000,-154750,91000"
pts [
"-162000,91000"
"-154750,91000"
]
)
end &209
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20544,0
va (VaSet
)
xt "-161000,90000,-157800,91000"
st "oc_valid"
blo "-161000,90800"
tm "WireNameMgr"
)
)
on &34
)
*551 (Wire
uid 20547,0
shape (OrthoPolyLine
uid 20548,0
va (VaSet
vasetType 3
)
xt "-162000,92000,-154750,92000"
pts [
"-162000,92000"
"-154750,92000"
]
)
end &208
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20552,0
va (VaSet
)
xt "-161000,91000,-158000,92000"
st "oc_data"
blo "-161000,91800"
tm "WireNameMgr"
)
)
on &33
)
*552 (Wire
uid 20561,0
shape (OrthoPolyLine
uid 20562,0
va (VaSet
vasetType 3
)
xt "-162000,88000,-154750,88000"
pts [
"-162000,88000"
"-154750,88000"
]
)
end &206
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20566,0
va (VaSet
)
xt "-161000,87000,-160000,88000"
st "clk"
blo "-161000,87800"
tm "WireNameMgr"
)
)
on &1
)
*553 (Wire
uid 20567,0
shape (OrthoPolyLine
uid 20568,0
va (VaSet
vasetType 3
)
xt "-162000,89000,-154750,89000"
pts [
"-162000,89000"
"-154750,89000"
]
)
end &210
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20572,0
va (VaSet
)
xt "-161000,88000,-160000,89000"
st "rst"
blo "-161000,88800"
tm "WireNameMgr"
)
)
on &2
)
*554 (Wire
uid 20630,0
shape (OrthoPolyLine
uid 20631,0
va (VaSet
vasetType 3
)
xt "-158000,43000,-154750,43000"
pts [
"-158000,43000"
"-154750,43000"
]
)
end &131
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20634,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20635,0
va (VaSet
)
xt "-157000,42000,-156000,43000"
st "clk"
blo "-157000,42800"
tm "WireNameMgr"
)
)
on &1
)
*555 (Wire
uid 20636,0
shape (OrthoPolyLine
uid 20637,0
va (VaSet
vasetType 3
)
xt "-158000,44000,-154750,44000"
pts [
"-158000,44000"
"-154750,44000"
]
)
end &132
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20641,0
va (VaSet
)
xt "-157000,43000,-156000,44000"
st "rst"
blo "-157000,43800"
tm "WireNameMgr"
)
)
on &2
)
*556 (Wire
uid 21265,0
shape (OrthoPolyLine
uid 21266,0
va (VaSet
vasetType 3
)
xt "-250250,50000,-242000,50000"
pts [
"-250250,50000"
"-242000,50000"
]
)
start &297
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21270,0
va (VaSet
)
xt "-249000,49000,-244300,50000"
st "pattern_go"
blo "-249000,49800"
tm "WireNameMgr"
)
)
on &145
)
*557 (Wire
uid 21724,0
shape (OrthoPolyLine
uid 21725,0
va (VaSet
vasetType 3
)
xt "-91000,69000,-76750,69000"
pts [
"-91000,69000"
"-76750,69000"
]
)
end &160
sat 16
eat 32
sl "(T_400kHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21731,0
va (VaSet
)
xt "-89000,68000,-82800,69000"
st "tick(T_400kHz)"
blo "-89000,68800"
tm "WireNameMgr"
)
)
on &178
)
*558 (Wire
uid 21764,0
shape (OrthoPolyLine
uid 21765,0
va (VaSet
vasetType 3
)
xt "-279000,38000,-271750,38000"
pts [
"-271750,38000"
"-279000,38000"
]
)
start &301
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21769,0
va (VaSet
)
xt "-278000,37000,-275000,38000"
st "sda_pin"
blo "-278000,37800"
tm "WireNameMgr"
)
)
on &200
)
*559 (Wire
uid 21819,0
shape (OrthoPolyLine
uid 21820,0
va (VaSet
vasetType 3
)
xt "-91000,77000,-76750,77000"
pts [
"-91000,77000"
"-76750,77000"
]
)
end &151
es 0
sat 16
eat 32
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21826,0
va (VaSet
)
xt "-89000,76000,-83700,77000"
st "tick(T_10Hz)"
blo "-89000,76800"
tm "WireNameMgr"
)
)
on &178
)
*560 (Wire
uid 22174,0
shape (OrthoPolyLine
uid 22175,0
va (VaSet
vasetType 3
)
xt "-279000,37000,-271750,37000"
pts [
"-271750,37000"
"-279000,37000"
]
)
start &300
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22179,0
va (VaSet
)
xt "-278000,36000,-275100,37000"
st "sck_pin"
blo "-278000,36800"
tm "WireNameMgr"
)
)
on &199
)
*561 (Wire
uid 24698,0
shape (OrthoPolyLine
uid 24699,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-162250,-7000,-150000,-7000"
pts [
"-162250,-7000"
"-150000,-7000"
]
)
start &171
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24703,0
va (VaSet
)
xt "-161000,-8000,-159700,-7000"
st "tick"
blo "-161000,-7200"
tm "WireNameMgr"
)
)
on &178
)
*562 (Wire
uid 24706,0
shape (OrthoPolyLine
uid 24707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-162250,-6000,-150000,-6000"
pts [
"-162250,-6000"
"-150000,-6000"
]
)
start &172
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24711,0
va (VaSet
)
xt "-161000,-7000,-158600,-6000"
st "toggle"
blo "-161000,-6200"
tm "WireNameMgr"
)
)
on &179
)
*563 (Wire
uid 25947,0
shape (OrthoPolyLine
uid 25948,0
va (VaSet
vasetType 3
)
xt "-60250,76000,-52000,76000"
pts [
"-60250,76000"
"-52000,76000"
]
)
start &152
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25952,0
va (VaSet
)
xt "-59000,75000,-54800,76000"
st "sck_dbg_o"
blo "-59000,75800"
tm "WireNameMgr"
)
)
on &180
)
*564 (Wire
uid 25955,0
shape (OrthoPolyLine
uid 25956,0
va (VaSet
vasetType 3
)
xt "-60250,77000,-52000,77000"
pts [
"-60250,77000"
"-52000,77000"
]
)
start &153
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25960,0
va (VaSet
)
xt "-59000,76000,-54700,77000"
st "sda_dbg_o"
blo "-59000,76800"
tm "WireNameMgr"
)
)
on &181
)
*565 (Wire
uid 25963,0
shape (OrthoPolyLine
uid 25964,0
va (VaSet
vasetType 3
)
xt "-60250,67000,-52000,67000"
pts [
"-60250,67000"
"-52000,67000"
]
)
start &154
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25968,0
va (VaSet
)
xt "-59000,66000,-57800,67000"
st "sck"
blo "-59000,66800"
tm "WireNameMgr"
)
)
on &182
)
*566 (Wire
uid 25971,0
shape (OrthoPolyLine
uid 25972,0
va (VaSet
vasetType 3
)
xt "-60250,68000,-52000,68000"
pts [
"-60250,68000"
"-52000,68000"
]
)
start &155
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25976,0
va (VaSet
)
xt "-59000,67000,-57000,68000"
st "sck_t"
blo "-59000,67800"
tm "WireNameMgr"
)
)
on &183
)
*567 (Wire
uid 25979,0
shape (OrthoPolyLine
uid 25980,0
va (VaSet
vasetType 3
)
xt "-60250,70000,-52000,70000"
pts [
"-60250,70000"
"-52000,70000"
]
)
start &156
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25984,0
va (VaSet
)
xt "-59000,69000,-56000,70000"
st "sda_out"
blo "-59000,69800"
tm "WireNameMgr"
)
)
on &202
)
*568 (Wire
uid 25987,0
shape (OrthoPolyLine
uid 25988,0
va (VaSet
vasetType 3
)
xt "-60250,71000,-52000,71000"
pts [
"-60250,71000"
"-52000,71000"
]
)
start &157
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25992,0
va (VaSet
)
xt "-59000,70000,-56900,71000"
st "sda_t"
blo "-59000,70800"
tm "WireNameMgr"
)
)
on &184
)
*569 (Wire
uid 26007,0
shape (OrthoPolyLine
uid 26008,0
va (VaSet
vasetType 3
)
xt "-60250,72000,-52000,72000"
pts [
"-52000,72000"
"-60250,72000"
]
)
end &158
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26012,0
va (VaSet
)
xt "-67000,71000,-64500,72000"
st "sda_in"
blo "-67000,71800"
tm "WireNameMgr"
)
)
on &201
)
*570 (Wire
uid 26013,0
shape (OrthoPolyLine
uid 26014,0
va (VaSet
vasetType 3
)
xt "-37000,70000,-29750,70000"
pts [
"-37000,70000"
"-29750,70000"
]
)
end &189
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26020,0
va (VaSet
)
xt "-36000,69000,-34000,70000"
st "sck(i)"
blo "-36000,69800"
tm "WireNameMgr"
)
)
on &182
)
*571 (Wire
uid 26021,0
shape (OrthoPolyLine
uid 26022,0
va (VaSet
vasetType 3
)
xt "-37000,74000,-29750,74000"
pts [
"-29750,74000"
"-37000,74000"
]
)
start &193
ss 0
es 0
sat 32
eat 16
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26028,0
va (VaSet
)
xt "-43000,73000,-39700,74000"
st "sda_in(i)"
blo "-43000,73800"
tm "WireNameMgr"
)
)
on &201
)
*572 (Wire
uid 26029,0
shape (OrthoPolyLine
uid 26030,0
va (VaSet
vasetType 3
)
xt "-37000,71000,-29750,71000"
pts [
"-37000,71000"
"-29750,71000"
]
)
end &190
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26036,0
va (VaSet
)
xt "-36000,70000,-33200,71000"
st "sck_t(i)"
blo "-36000,70800"
tm "WireNameMgr"
)
)
on &183
)
*573 (Wire
uid 26037,0
shape (OrthoPolyLine
uid 26038,0
va (VaSet
vasetType 3
)
xt "-37000,75000,-29750,75000"
pts [
"-37000,75000"
"-29750,75000"
]
)
end &194
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26044,0
va (VaSet
)
xt "-36000,74000,-33100,75000"
st "sda_t(i)"
blo "-36000,74800"
tm "WireNameMgr"
)
)
on &184
)
*574 (Wire
uid 26045,0
shape (OrthoPolyLine
uid 26046,0
va (VaSet
vasetType 3
)
xt "-37000,73000,-29750,73000"
pts [
"-37000,73000"
"-29750,73000"
]
)
end &192
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26052,0
va (VaSet
)
xt "-36000,72000,-31700,73000"
st "sda_out(i)"
blo "-36000,72800"
tm "WireNameMgr"
)
)
on &202
)
*575 (Wire
uid 26100,0
shape (OrthoPolyLine
uid 26101,0
va (VaSet
vasetType 3
)
xt "-18250,70000,-13000,70000"
pts [
"-18250,70000"
"-13000,70000"
]
)
start &191
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26105,0
va (VaSet
)
xt "-18000,69000,-15100,70000"
st "sck_pin"
blo "-18000,69800"
tm "WireNameMgr"
)
)
on &199
)
*576 (Wire
uid 26118,0
shape (OrthoPolyLine
uid 26119,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,73000,-13000,73000"
pts [
"-18250,73000"
"-13000,73000"
]
)
start &195
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26125,0
va (VaSet
)
xt "-18000,72000,-15000,73000"
st "sda_pin"
blo "-18000,72800"
tm "WireNameMgr"
)
)
on &200
)
*577 (Wire
uid 26219,0
shape (OrthoPolyLine
uid 26220,0
va (VaSet
vasetType 3
)
xt "-60250,78000,-52000,78000"
pts [
"-60250,78000"
"-52000,78000"
]
)
start &159
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26224,0
va (VaSet
)
xt "-59000,77000,-53000,78000"
st "sda_in_dbg_o"
blo "-59000,77800"
tm "WireNameMgr"
)
)
on &203
)
*578 (Wire
uid 26239,0
shape (OrthoPolyLine
uid 26240,0
va (VaSet
vasetType 3
)
xt "-91000,70000,-76750,70000"
pts [
"-91000,70000"
"-76750,70000"
]
)
end &161
sat 16
eat 32
sl "(T_40kHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26246,0
va (VaSet
)
xt "-89000,69000,-83300,70000"
st "tick(T_40kHz)"
blo "-89000,69800"
tm "WireNameMgr"
)
)
on &178
)
*579 (Wire
uid 26247,0
shape (OrthoPolyLine
uid 26248,0
va (VaSet
vasetType 3
)
xt "-91000,71000,-76750,71000"
pts [
"-91000,71000"
"-76750,71000"
]
)
end &162
sat 16
eat 32
sl "(T_4kHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26254,0
va (VaSet
)
xt "-89000,70000,-83800,71000"
st "tick(T_4kHz)"
blo "-89000,70800"
tm "WireNameMgr"
)
)
on &178
)
*580 (Wire
uid 26261,0
shape (OrthoPolyLine
uid 26262,0
va (VaSet
vasetType 3
)
xt "-60250,79000,-52000,79000"
pts [
"-60250,79000"
"-52000,79000"
]
)
start &163
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26266,0
va (VaSet
)
xt "-59000,78000,-53400,79000"
st "sda_t_dbg_o"
blo "-59000,78800"
tm "WireNameMgr"
)
)
on &204
)
*581 (Wire
uid 26767,0
shape (OrthoPolyLine
uid 26768,0
va (VaSet
vasetType 3
)
xt "-170000,102000,-154750,102000"
pts [
"-170000,102000"
"-154750,102000"
]
)
end &217
sat 16
eat 32
sl "(T_1MHz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26772,0
va (VaSet
)
xt "-168000,101000,-162500,102000"
st "tick(T_1MHz)"
blo "-168000,101800"
tm "WireNameMgr"
)
)
on &178
)
*582 (Wire
uid 26775,0
shape (OrthoPolyLine
uid 26776,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,94000,-130000,94000"
pts [
"-138250,94000"
"-130000,94000"
]
)
start &207
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26780,0
va (VaSet
)
xt "-137000,93000,-133500,94000"
st "command"
blo "-137000,93800"
tm "WireNameMgr"
)
)
on &452
)
*583 (Wire
uid 28185,0
shape (OrthoPolyLine
uid 28186,0
va (VaSet
vasetType 3
)
xt "-170250,32000,-162000,32000"
pts [
"-162000,32000"
"-170250,32000"
]
)
end &332
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28190,0
va (VaSet
)
xt "-169000,31000,-164900,32000"
st "oc_dack_n"
blo "-169000,31800"
tm "WireNameMgr"
)
)
on &224
)
*584 (Wire
uid 28287,0
shape (OrthoPolyLine
uid 28288,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,28000,-162000,28000"
pts [
"-162000,28000"
"-170250,28000"
]
)
end &330
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28294,0
va (VaSet
)
xt "-169000,27000,-166100,28000"
st "s_lld(7)"
blo "-169000,27800"
tm "WireNameMgr"
)
)
on &226
)
*585 (Wire
uid 28295,0
shape (OrthoPolyLine
uid 28296,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-170250,27000,-162000,27000"
pts [
"-170250,27000"
"-162000,27000"
]
)
start &331
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28302,0
va (VaSet
)
xt "-169000,26000,-166200,27000"
st "s_lls(7)"
blo "-169000,26800"
tm "WireNameMgr"
)
)
on &225
)
*586 (Wire
uid 28317,0
shape (OrthoPolyLine
uid 28318,0
va (VaSet
vasetType 3
)
xt "-182000,48000,-154750,89000"
pts [
"-154750,48000"
"-173000,48000"
"-173000,89000"
"-182000,89000"
]
)
start &140
end &369
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28322,0
va (VaSet
)
xt "-181000,88000,-175900,89000"
st "oc_dack_n0"
blo "-181000,88800"
tm "WireNameMgr"
)
)
on &339
)
*587 (Wire
uid 28323,0
shape (OrthoPolyLine
uid 28324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,47000,-130000,47000"
pts [
"-130000,47000"
"-138250,47000"
]
)
end &138
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28330,0
va (VaSet
)
xt "-137000,46000,-134100,47000"
st "s_lld(0)"
blo "-137000,46800"
tm "WireNameMgr"
)
)
on &226
)
*588 (Wire
uid 28331,0
shape (OrthoPolyLine
uid 28332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,46000,-130000,46000"
pts [
"-138250,46000"
"-130000,46000"
]
)
start &139
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28338,0
va (VaSet
)
xt "-137000,45000,-134200,46000"
st "s_lls(0)"
blo "-137000,45800"
tm "WireNameMgr"
)
)
on &225
)
*589 (Wire
uid 28353,0
shape (OrthoPolyLine
uid 28354,0
va (VaSet
vasetType 3
)
xt "-182000,66000,-154750,90000"
pts [
"-154750,66000"
"-171000,66000"
"-171000,90000"
"-182000,90000"
]
)
start &437
end &369
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28358,0
va (VaSet
)
xt "-181000,89000,-175900,90000"
st "oc_dack_n1"
blo "-181000,89800"
tm "WireNameMgr"
)
)
on &343
)
*590 (Wire
uid 28365,0
shape (OrthoPolyLine
uid 28366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-60250,64000,-52000,64000"
pts [
"-60250,64000"
"-52000,64000"
]
)
start &165
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28372,0
va (VaSet
)
xt "-59000,63000,-56200,64000"
st "s_lls(1)"
blo "-59000,63800"
tm "WireNameMgr"
)
)
on &225
)
*591 (Wire
uid 28373,0
shape (OrthoPolyLine
uid 28374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-60250,65000,-52000,65000"
pts [
"-52000,65000"
"-60250,65000"
]
)
end &164
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28380,0
va (VaSet
)
xt "-59000,64000,-56100,65000"
st "s_lld(1)"
blo "-59000,64800"
tm "WireNameMgr"
)
)
on &226
)
*592 (Wire
uid 28401,0
shape (OrthoPolyLine
uid 28402,0
va (VaSet
vasetType 3
)
xt "-182000,91000,-154750,93000"
pts [
"-154750,93000"
"-171000,93000"
"-171000,91000"
"-182000,91000"
]
)
start &220
end &369
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28406,0
va (VaSet
)
xt "-181000,90000,-175900,91000"
st "oc_dack_n2"
blo "-181000,90800"
tm "WireNameMgr"
)
)
on &342
)
*593 (Wire
uid 28488,0
shape (OrthoPolyLine
uid 28489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-199250,39000,-187000,39000"
pts [
"-187000,39000"
"-199250,39000"
]
)
end &232
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28493,0
va (VaSet
)
xt "-194000,38000,-191900,39000"
st "tx_lls"
blo "-194000,38800"
tm "WireNameMgr"
)
)
on &355
)
*594 (Wire
uid 28496,0
shape (OrthoPolyLine
uid 28497,0
va (VaSet
vasetType 3
)
xt "-204000,47000,-187000,47000"
pts [
"-204000,47000"
"-187000,47000"
]
)
start &239
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28501,0
va (VaSet
)
xt "-194000,46000,-191800,47000"
st "tx_lld"
blo "-194000,46800"
tm "WireNameMgr"
)
)
on &356
)
*595 (Wire
uid 29121,0
shape (OrthoPolyLine
uid 29122,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163000,115000,-154750,115000"
pts [
"-163000,115000"
"-154750,115000"
]
)
end &249
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29126,0
va (VaSet
)
xt "-162000,114000,-159000,115000"
st "oc_data"
blo "-162000,114800"
tm "WireNameMgr"
)
)
on &33
)
*596 (Wire
uid 29127,0
shape (OrthoPolyLine
uid 29128,0
va (VaSet
vasetType 3
)
xt "-163000,114000,-154750,114000"
pts [
"-163000,114000"
"-154750,114000"
]
)
end &250
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29132,0
va (VaSet
)
xt "-162000,113000,-158800,114000"
st "oc_valid"
blo "-162000,113800"
tm "WireNameMgr"
)
)
on &34
)
*597 (Wire
uid 29133,0
shape (OrthoPolyLine
uid 29134,0
va (VaSet
vasetType 3
)
xt "-182000,92000,-154750,116000"
pts [
"-154750,116000"
"-173000,116000"
"-173000,92000"
"-182000,92000"
]
)
start &255
end &369
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29138,0
va (VaSet
)
xt "-181000,91000,-175900,92000"
st "oc_dack_n3"
blo "-181000,91800"
tm "WireNameMgr"
)
)
on &341
)
*598 (Wire
uid 29139,0
shape (OrthoPolyLine
uid 29140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-166000,119000,-154750,119000"
pts [
"-166000,119000"
"-154750,119000"
]
)
end &252
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29144,0
va (VaSet
)
xt "-161000,118000,-159600,119000"
st "stat"
blo "-161000,118800"
tm "WireNameMgr"
)
)
on &259
)
*599 (Wire
uid 29145,0
shape (OrthoPolyLine
uid 29146,0
va (VaSet
vasetType 3
)
xt "-160000,111000,-154750,111000"
pts [
"-160000,111000"
"-154750,111000"
]
)
end &248
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29150,0
va (VaSet
)
xt "-159000,110000,-158000,111000"
st "clk"
blo "-159000,110800"
tm "WireNameMgr"
)
)
on &1
)
*600 (Wire
uid 29151,0
shape (OrthoPolyLine
uid 29152,0
va (VaSet
vasetType 3
)
xt "-160000,112000,-154750,112000"
pts [
"-160000,112000"
"-154750,112000"
]
)
end &251
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29156,0
va (VaSet
)
xt "-159000,111000,-158000,112000"
st "rst"
blo "-159000,111800"
tm "WireNameMgr"
)
)
on &2
)
*601 (Wire
uid 29226,0
shape (OrthoPolyLine
uid 29227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-195000,118000,-186750,118000"
pts [
"-195000,118000"
"-186750,118000"
]
)
start &263
sat 2
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29233,0
va (VaSet
)
xt "-193000,117000,-190800,118000"
st "stat(i)"
blo "-193000,117800"
tm "WireNameMgr"
)
)
on &259
)
*602 (Wire
uid 29279,0
shape (OrthoPolyLine
uid 29280,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-169000,135000,-154750,135000"
pts [
"-169000,135000"
"-154750,135000"
]
)
end &272
es 0
sat 16
eat 32
sty 1
sl "(T_2Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29284,0
va (VaSet
)
xt "-168000,134000,-163200,135000"
st "tick(T_2Hz)"
blo "-168000,134800"
tm "WireNameMgr"
)
)
on &178
)
*603 (Wire
uid 29285,0
shape (OrthoPolyLine
uid 29286,0
va (VaSet
vasetType 3
)
xt "-138250,132000,-128000,132000"
pts [
"-128000,132000"
"-138250,132000"
]
)
end &273
sat 16
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29290,0
va (VaSet
)
xt "-137000,131000,-134100,132000"
st "s_lld(4)"
blo "-137000,131800"
tm "WireNameMgr"
)
)
on &226
)
*604 (Wire
uid 29291,0
shape (OrthoPolyLine
uid 29292,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,131000,-128000,131000"
pts [
"-138250,131000"
"-128000,131000"
]
)
start &274
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29296,0
va (VaSet
)
xt "-137000,130000,-134200,131000"
st "s_lls(4)"
blo "-137000,130800"
tm "WireNameMgr"
)
)
on &225
)
*605 (Wire
uid 29297,0
shape (OrthoPolyLine
uid 29298,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163000,132000,-154750,132000"
pts [
"-163000,132000"
"-154750,132000"
]
)
end &269
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29302,0
va (VaSet
)
xt "-162000,131000,-159000,132000"
st "oc_data"
blo "-162000,131800"
tm "WireNameMgr"
)
)
on &33
)
*606 (Wire
uid 29303,0
shape (OrthoPolyLine
uid 29304,0
va (VaSet
vasetType 3
)
xt "-163000,131000,-154750,131000"
pts [
"-163000,131000"
"-154750,131000"
]
)
end &270
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29308,0
va (VaSet
)
xt "-162000,130000,-158800,131000"
st "oc_valid"
blo "-162000,130800"
tm "WireNameMgr"
)
)
on &34
)
*607 (Wire
uid 29309,0
shape (OrthoPolyLine
uid 29310,0
va (VaSet
vasetType 3
)
xt "-182000,93000,-154750,133000"
pts [
"-154750,133000"
"-175000,133000"
"-175000,93000"
"-182000,93000"
]
)
start &275
end &369
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29314,0
va (VaSet
)
xt "-181000,92000,-175900,93000"
st "oc_dack_n4"
blo "-181000,92800"
tm "WireNameMgr"
)
)
on &340
)
*608 (Wire
uid 29315,0
shape (OrthoPolyLine
uid 29316,0
va (VaSet
vasetType 3
)
xt "-160000,127000,-154750,127000"
pts [
"-160000,127000"
"-154750,127000"
]
)
end &268
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29320,0
va (VaSet
)
xt "-159000,126000,-158000,127000"
st "clk"
blo "-159000,126800"
tm "WireNameMgr"
)
)
on &1
)
*609 (Wire
uid 29321,0
shape (OrthoPolyLine
uid 29322,0
va (VaSet
vasetType 3
)
xt "-160000,128000,-154750,128000"
pts [
"-160000,128000"
"-154750,128000"
]
)
end &271
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29326,0
va (VaSet
)
xt "-159000,127000,-158000,128000"
st "rst"
blo "-159000,127800"
tm "WireNameMgr"
)
)
on &2
)
*610 (Wire
uid 29476,0
shape (OrthoPolyLine
uid 29477,0
va (VaSet
vasetType 3
)
xt "-281000,-8000,-271750,-8000"
pts [
"-281000,-8000"
"-271750,-8000"
]
)
end &293
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29481,0
va (VaSet
)
xt "-280000,-9000,-279000,-8000"
st "clk"
blo "-280000,-8200"
tm "WireNameMgr"
)
)
on &1
)
*611 (Wire
uid 30484,0
shape (OrthoPolyLine
uid 30485,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-197250,18000,-186750,18000"
pts [
"-197250,18000"
"-192000,18000"
"-186750,18000"
]
)
start &309
end &334
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30489,0
va (VaSet
)
xt "-194000,17000,-191900,18000"
st "rx_lls"
blo "-194000,17800"
tm "WireNameMgr"
)
)
on &317
)
*612 (Wire
uid 30893,0
shape (OrthoPolyLine
uid 30894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,91000,-129000,91000"
pts [
"-138250,91000"
"-129000,91000"
]
)
start &219
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30900,0
va (VaSet
)
xt "-136000,90000,-133200,91000"
st "s_lls(2)"
blo "-136000,90800"
tm "WireNameMgr"
)
)
on &225
)
*613 (Wire
uid 30901,0
shape (OrthoPolyLine
uid 30902,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,92000,-129000,92000"
pts [
"-129000,92000"
"-138250,92000"
]
)
end &218
es 0
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30908,0
va (VaSet
)
xt "-136000,91000,-133100,92000"
st "s_lld(2)"
blo "-136000,91800"
tm "WireNameMgr"
)
)
on &226
)
*614 (Wire
uid 30909,0
shape (OrthoPolyLine
uid 30910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,115000,-129000,115000"
pts [
"-129000,115000"
"-138250,115000"
]
)
end &253
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30916,0
va (VaSet
)
xt "-136000,114000,-133100,115000"
st "s_lld(3)"
blo "-136000,114800"
tm "WireNameMgr"
)
)
on &226
)
*615 (Wire
uid 30917,0
shape (OrthoPolyLine
uid 30918,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,114000,-129000,114000"
pts [
"-138250,114000"
"-129000,114000"
]
)
start &254
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30924,0
va (VaSet
)
xt "-136000,113000,-133200,114000"
st "s_lls(3)"
blo "-136000,113800"
tm "WireNameMgr"
)
)
on &225
)
*616 (Wire
uid 31136,0
shape (OrthoPolyLine
uid 31137,0
va (VaSet
vasetType 3
)
xt "-194000,91000,-187000,91000"
pts [
"-187000,91000"
"-194000,91000"
]
)
start &369
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31141,0
va (VaSet
)
xt "-192000,90000,-187900,91000"
st "oc_dack_n"
blo "-192000,90800"
tm "WireNameMgr"
)
)
on &224
)
*617 (Wire
uid 31193,0
shape (OrthoPolyLine
uid 31194,0
va (VaSet
vasetType 3
)
xt "-143000,16000,-137750,16000"
pts [
"-143000,16000"
"-137750,16000"
]
)
end &346
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31198,0
va (VaSet
)
xt "-142000,15000,-141000,16000"
st "rst"
blo "-142000,15800"
tm "WireNameMgr"
)
)
on &2
)
*618 (Wire
uid 31199,0
shape (OrthoPolyLine
uid 31200,0
va (VaSet
vasetType 3
)
xt "-143000,15000,-137750,15000"
pts [
"-143000,15000"
"-137750,15000"
]
)
end &345
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31204,0
va (VaSet
)
xt "-142000,14000,-141000,15000"
st "clk"
blo "-142000,14800"
tm "WireNameMgr"
)
)
on &1
)
*619 (Wire
uid 31205,0
shape (OrthoPolyLine
uid 31206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-120250,18000,-112000,18000"
pts [
"-120250,18000"
"-112000,18000"
]
)
start &349
ss 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31210,0
va (VaSet
)
xt "-119000,17000,-116900,18000"
st "tx_lls"
blo "-119000,17800"
tm "WireNameMgr"
)
)
on &355
)
*620 (Wire
uid 31211,0
shape (OrthoPolyLine
uid 31212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-147000,19000,-137750,19000"
pts [
"-137750,19000"
"-147000,19000"
]
)
start &350
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31216,0
va (VaSet
)
xt "-146000,18000,-144200,19000"
st "s_lld"
blo "-146000,18800"
tm "WireNameMgr"
)
)
on &226
)
*621 (Wire
uid 31217,0
shape (OrthoPolyLine
uid 31218,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-147000,18000,-137750,18000"
pts [
"-147000,18000"
"-137750,18000"
]
)
end &351
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31222,0
va (VaSet
)
xt "-146000,17000,-144300,18000"
st "s_lls"
blo "-146000,17800"
tm "WireNameMgr"
)
)
on &225
)
*622 (Wire
uid 31223,0
shape (OrthoPolyLine
uid 31224,0
va (VaSet
vasetType 3
)
xt "-120250,19000,-112000,19000"
pts [
"-112000,19000"
"-120250,19000"
]
)
end &348
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31228,0
va (VaSet
)
xt "-119000,18000,-116800,19000"
st "tx_lld"
blo "-119000,18800"
tm "WireNameMgr"
)
)
on &356
)
*623 (Wire
uid 31271,0
shape (OrthoPolyLine
uid 31272,0
va (VaSet
vasetType 3
)
xt "-201000,25000,-186750,25000"
pts [
"-186750,25000"
"-201000,25000"
]
)
start &333
end &358
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31276,0
va (VaSet
)
xt "-194000,24000,-191800,25000"
st "rx_lld"
blo "-194000,24800"
tm "WireNameMgr"
)
)
on &368
)
*624 (Wire
uid 32353,0
shape (OrthoPolyLine
uid 32354,0
va (VaSet
vasetType 3
)
xt "-229000,9000,-221750,9000"
pts [
"-229000,9000"
"-221750,9000"
]
)
end &83
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32358,0
va (VaSet
)
xt "-228000,8000,-226900,9000"
st "LO"
blo "-228000,8800"
tm "WireNameMgr"
)
)
on &28
)
*625 (Wire
uid 32359,0
shape (OrthoPolyLine
uid 32360,0
va (VaSet
vasetType 3
)
xt "-225000,10000,-221750,10000"
pts [
"-225000,10000"
"-221750,10000"
]
)
end &85
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32364,0
va (VaSet
)
xt "-224000,9000,-222800,10000"
st "reg"
blo "-224000,9800"
tm "WireNameMgr"
)
)
on &36
)
*626 (Wire
uid 32367,0
shape (OrthoPolyLine
uid 32368,0
va (VaSet
vasetType 3
)
xt "-201250,-4000,-196000,-4000"
pts [
"-201250,-4000"
"-196000,-4000"
]
)
start &78
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32372,0
va (VaSet
)
xt "-200000,-5000,-198000,-4000"
st "clk40"
blo "-200000,-4200"
tm "WireNameMgr"
)
)
on &390
)
*627 (Wire
uid 32706,0
shape (OrthoPolyLine
uid 32707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-164000,65000,-154750,65000"
pts [
"-164000,65000"
"-154750,65000"
]
)
end &436
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32713,0
va (VaSet
)
xt "-163000,64000,-160000,65000"
st "oc_data"
blo "-163000,64800"
tm "WireNameMgr"
)
)
on &33
)
*628 (Wire
uid 32714,0
shape (OrthoPolyLine
uid 32715,0
va (VaSet
vasetType 3
)
xt "-164000,64000,-154750,64000"
pts [
"-164000,64000"
"-154750,64000"
]
)
end &435
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32721,0
va (VaSet
)
xt "-163000,63000,-159800,64000"
st "oc_valid"
blo "-163000,63800"
tm "WireNameMgr"
)
)
on &34
)
*629 (Wire
uid 32722,0
shape (OrthoPolyLine
uid 32723,0
va (VaSet
vasetType 3
)
xt "-159000,60000,-154750,60000"
pts [
"-159000,60000"
"-154750,60000"
]
)
end &445
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32729,0
va (VaSet
)
xt "-158000,59000,-157000,60000"
st "clk"
blo "-158000,59800"
tm "WireNameMgr"
)
)
on &1
)
*630 (Wire
uid 32730,0
shape (OrthoPolyLine
uid 32731,0
va (VaSet
vasetType 3
)
xt "-159000,61000,-154750,61000"
pts [
"-159000,61000"
"-154750,61000"
]
)
end &446
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32737,0
va (VaSet
)
xt "-158000,60000,-157000,61000"
st "rst"
blo "-158000,60800"
tm "WireNameMgr"
)
)
on &2
)
*631 (Wire
uid 32738,0
shape (OrthoPolyLine
uid 32739,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,63000,-129000,63000"
pts [
"-138250,63000"
"-129000,63000"
]
)
start &438
ss 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32745,0
va (VaSet
)
xt "-137000,62000,-134200,63000"
st "s_lls(1)"
blo "-137000,62800"
tm "WireNameMgr"
)
)
on &225
)
*632 (Wire
uid 32746,0
shape (OrthoPolyLine
uid 32747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,64000,-129000,64000"
pts [
"-129000,64000"
"-138250,64000"
]
)
end &439
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32753,0
va (VaSet
)
xt "-137000,63000,-134100,64000"
st "s_lld(1)"
blo "-137000,63800"
tm "WireNameMgr"
)
)
on &226
)
*633 (Wire
uid 32967,0
shape (OrthoPolyLine
uid 32968,0
va (VaSet
vasetType 3
)
xt "-159000,62000,-154750,62000"
pts [
"-159000,62000"
"-154750,62000"
]
)
end &444
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32972,0
va (VaSet
)
xt "-158000,61000,-154600,62000"
st "strobe40"
blo "-158000,61800"
tm "WireNameMgr"
)
)
on &144
)
*634 (Wire
uid 32997,0
shape (OrthoPolyLine
uid 32998,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,75000,-129000,75000"
pts [
"-138250,75000"
"-129000,75000"
]
)
start &440
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33002,0
va (VaSet
)
xt "-137000,74000,-130700,75000"
st "sq_sigs : (15:0)"
blo "-137000,74800"
tm "WireNameMgr"
)
)
on &453
)
*635 (Wire
uid 33005,0
shape (OrthoPolyLine
uid 33006,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138250,78000,-129000,78000"
pts [
"-138250,78000"
"-129000,78000"
]
)
start &443
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33010,0
va (VaSet
)
xt "-137000,77000,-131300,78000"
st "sq_stat : (7:0)"
blo "-137000,77800"
tm "WireNameMgr"
)
)
on &455
)
*636 (Wire
uid 33013,0
shape (OrthoPolyLine
uid 33014,0
va (VaSet
vasetType 3
)
xt "-138250,77000,-129000,77000"
pts [
"-138250,77000"
"-129000,77000"
]
)
start &447
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 33017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33018,0
va (VaSet
)
xt "-137000,76000,-130800,77000"
st "ocrawseq_start"
blo "-137000,76800"
tm "WireNameMgr"
)
)
on &454
)
*637 (Wire
uid 33035,0
shape (OrthoPolyLine
uid 33036,0
va (VaSet
vasetType 3
)
xt "-162000,79000,-154750,79000"
pts [
"-162000,79000"
"-154750,79000"
]
)
end &441
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33040,0
va (VaSet
)
xt "-161000,78000,-156300,79000"
st "pattern_go"
blo "-161000,78800"
tm "WireNameMgr"
)
)
on &145
)
*638 (Wire
uid 33070,0
shape (OrthoPolyLine
uid 33071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-250250,51000,-244000,51000"
pts [
"-250250,51000"
"-244000,51000"
]
)
start &304
ss 0
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33075,0
va (VaSet
)
xt "-249000,50000,-246700,51000"
st "sq_ctl"
blo "-249000,50800"
tm "WireNameMgr"
)
)
on &456
)
*639 (Wire
uid 33078,0
shape (OrthoPolyLine
uid 33079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-162000,81000,-154750,81000"
pts [
"-162000,81000"
"-154750,81000"
]
)
end &442
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33085,0
va (VaSet
)
xt "-161000,80000,-158700,81000"
st "sq_ctl"
blo "-161000,80800"
tm "WireNameMgr"
)
)
on &456
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *640 (PackageList
uid 235,0
stg "VerticalLayoutStrategy"
textVec [
*641 (Text
uid 236,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*642 (MLText
uid 237,0
va (VaSet
isHidden 1
)
xt "0,900,12900,10900"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;
use work.pkg_hsio_globals.all;
use ieee.numeric_std.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_hsio_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 238,0
stg "VerticalLayoutStrategy"
textVec [
*643 (Text
uid 239,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*644 (Text
uid 240,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*645 (MLText
uid 241,0
va (VaSet
isHidden 1
font "lucidatypewriter,8,0"
)
xt "20000,2000,30000,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*646 (Text
uid 242,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*647 (MLText
uid 243,0
va (VaSet
isHidden 1
font "lucidatypewriter,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*648 (Text
uid 244,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*649 (MLText
uid 245,0
va (VaSet
isHidden 1
font "lucidatypewriter,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-238998,38274,-134945,115656"
cachedDiagramExtent "-1428750,-25000,116300,137000"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-79000,0"
lastUid 33097,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*650 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*651 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*652 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*653 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*654 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*655 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*656 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*657 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*658 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*659 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*660 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*661 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*662 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*663 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*664 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*665 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*666 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*667 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*668 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*669 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*670 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "32000,-25000,37500,-24000"
st "Declarations"
blo "32000,-24200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "32000,-24000,34400,-23000"
st "Ports:"
blo "32000,-23200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "32000,-25000,35700,-24000"
st "Pre User:"
blo "32000,-24200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "32000,-25000,32000,-25000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "32000,-24000,39200,-23000"
st "Diagram Signals:"
blo "32000,-23200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "32000,-25000,36700,-24000"
st "Post User:"
blo "32000,-24200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "32000,-25000,32000,-25000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 752,0
usingSuid 1
emptyRow *671 (LEmptyRow
)
uid 248,0
optionalChildren [
*672 (RefLabelRowHdr
)
*673 (TitleRowHdr
)
*674 (FilterRowHdr
)
*675 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*676 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*677 (GroupColHdr
tm "GroupColHdrMgr"
)
*678 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*679 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*680 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*681 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*682 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*683 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*684 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 4
suid 7,0
)
)
uid 231,0
)
*685 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 37
suid 8,0
)
)
uid 233,0
)
*686 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_opcode"
t "std_logic_vector"
b "(15 downto 0)"
o 52
suid 14,0
)
)
uid 653,0
)
*687 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_magicn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 20,0
)
)
uid 787,0
)
*688 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_size"
t "std_logic_vector"
b "(15 downto 0)"
posAdd 0
o 54
suid 27,0
)
)
uid 841,0
)
*689 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_seq"
t "std_logic_vector"
b "(15 downto 0)"
o 53
suid 28,0
)
)
uid 843,0
)
*690 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_len"
t "std_logic_vector"
b "(15 downto 0)"
o 42
suid 29,0
)
)
uid 845,0
)
*691 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_cbcnt"
t "std_logic_vector"
b "(15 downto 0)"
o 38
suid 31,0
)
)
uid 861,0
)
*692 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
prec "-- decoded out"
preAdd 0
o 56
suid 59,0
)
)
uid 1379,0
)
*693 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 60,0
)
)
uid 1577,0
)
*694 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 61,0
)
)
uid 1579,0
)
*695 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof"
t "std_logic"
o 79
suid 191,0
)
)
uid 5370,0
)
*696 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof"
t "std_logic"
o 88
suid 192,0
)
)
uid 5372,0
)
*697 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 89
suid 193,0
)
)
uid 5374,0
)
*698 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 77
suid 194,0
)
)
uid 5376,0
)
*699 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio oc bus"
preAdd 0
o 27
suid 242,0
)
)
uid 7820,0
)
*700 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_valid"
t "std_logic"
o 28
suid 303,0
)
)
uid 9700,0
)
*701 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ocseq"
t "std_logic_vector"
b "(15 downto 0)"
o 51
suid 318,0
)
)
uid 11264,0
)
*702 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 36
suid 484,0
)
)
uid 18010,0
)
*703 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 78
suid 491,0
)
)
uid 19481,0
)
*704 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 5
suid 493,0
)
)
uid 19485,0
)
*705 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mac_source"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 19
suid 494,0
)
)
uid 19487,0
)
*706 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por"
t "std_ulogic"
o 34
suid 495,0
)
)
uid 19489,0
)
*707 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 80
suid 496,0
)
)
uid 19491,0
)
*708 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_dst_rdy"
t "std_logic"
o 82
suid 497,0
)
)
uid 19493,0
)
*709 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_eof"
t "std_logic"
o 83
suid 498,0
)
)
uid 19495,0
)
*710 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_sof"
t "std_logic"
o 84
suid 499,0
)
)
uid 19497,0
)
*711 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_src_rdy"
t "std_logic"
o 85
suid 500,0
)
)
uid 19499,0
)
*712 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 40
suid 501,0
)
)
uid 19501,0
)
*713 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof"
t "std_logic"
o 41
suid 502,0
)
)
uid 19503,0
)
*714 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof"
t "std_logic"
o 55
suid 503,0
)
)
uid 19505,0
)
*715 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 57
suid 504,0
)
)
uid 19507,0
)
*716 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio side side (output) interface"
preAdd 0
o 39
suid 505,0
)
)
uid 19509,0
)
*717 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdy"
t "std_logic"
o 47
suid 506,0
)
)
uid 19511,0
)
*718 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sof"
t "std_logic"
o 46
suid 507,0
)
)
uid 19513,0
)
*719 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eof"
t "std_logic"
o 45
suid 508,0
)
)
uid 19515,0
)
*720 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_dst_rdy"
t "std_logic"
o 44
suid 509,0
)
)
uid 19517,0
)
*721 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 43
suid 510,0
)
)
uid 19519,0
)
*722 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_ready"
t "std_logic"
o 8
suid 511,0
)
)
uid 19521,0
)
*723 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 35
suid 515,0
)
)
uid 19529,0
)
*724 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_idelay"
t "std_logic"
o 7
suid 517,0
)
)
uid 19533,0
)
*725 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk156"
t "std_logic"
o 6
suid 518,0
)
)
uid 19535,0
)
*726 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "magicn"
t "slv16"
o 20
suid 520,0
)
)
uid 19539,0
)
*727 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "seq"
t "slv16"
o 71
suid 521,0
)
)
uid 19541,0
)
*728 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len"
t "slv16"
o 10
suid 522,0
)
)
uid 19543,0
)
*729 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cbcnt"
t "slv16"
o 3
suid 523,0
)
)
uid 19545,0
)
*730 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode"
t "slv16"
o 30
suid 524,0
)
)
uid 19547,0
)
*731 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocseq"
t "slv16"
o 29
suid 525,0
)
)
uid 19549,0
)
*732 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "size"
t "slv16"
o 72
suid 526,0
)
)
uid 19551,0
)
*733 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "words"
t "slv16"
o 90
suid 527,0
)
)
uid 19553,0
)
*734 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_words"
t "slv16"
o 18
suid 533,0
)
)
uid 19565,0
)
*735 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_ocseq"
t "slv16"
o 14
suid 534,0
)
)
uid 19567,0
)
*736 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_cbcnt"
t "slv16"
o 11
suid 535,0
)
)
uid 19569,0
)
*737 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_opcode"
t "slv16"
o 15
suid 536,0
)
)
uid 19571,0
)
*738 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_magicn"
t "slv16"
o 13
suid 537,0
)
)
uid 19573,0
)
*739 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_seq"
t "slv16"
o 16
suid 538,0
)
)
uid 19575,0
)
*740 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_size"
t "slv16"
o 17
suid 539,0
)
)
uid 19577,0
)
*741 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_len"
t "slv16"
o 12
suid 540,0
)
)
uid 19579,0
)
*742 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode_catch0"
t "std_logic"
o 31
suid 541,0
)
)
uid 19581,0
)
*743 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode_catch1"
t "std_logic"
o 32
suid 542,0
)
)
uid 19583,0
)
*744 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 74
suid 583,0
)
)
uid 21255,0
)
*745 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pattern_go"
t "std_logic"
o 33
suid 587,0
)
)
uid 21257,0
)
*746 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 75
suid 633,0
)
)
uid 24716,0
)
*747 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "toggle"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 76
suid 634,0
)
)
uid 24718,0
)
*748 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_dbg_o"
t "std_logic"
o 61
suid 655,0
)
)
uid 26053,0
)
*749 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_dbg_o"
t "std_logic"
posAdd 0
o 64
suid 656,0
)
)
uid 26055,0
)
*750 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 60
suid 661,0
)
)
uid 26057,0
)
*751 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 63
suid 662,0
)
)
uid 26059,0
)
*752 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 69
suid 664,0
)
)
uid 26063,0
)
*753 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_pin"
t "std_logic"
o 62
suid 673,0
)
)
uid 26201,0
)
*754 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pin"
t "std_logic"
o 68
suid 674,0
)
)
uid 26203,0
)
*755 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 65
suid 675,0
)
)
uid 26209,0
)
*756 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 67
suid 676,0
)
)
uid 26211,0
)
*757 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_in_dbg_o"
t "std_logic"
o 66
suid 677,0
)
)
uid 26225,0
)
*758 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_t_dbg_o"
t "std_logic"
o 70
suid 678,0
)
)
uid 26267,0
)
*759 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_dack_n"
t "std_logic"
o 21
suid 691,0
)
)
uid 28243,0
)
*760 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_lls"
t "t_llsrc_array"
b "(127 DOWNTO 0)"
prec "-- locallink interfaces
--in"
preAdd 0
o 59
suid 696,0
)
)
uid 28247,0
)
*761 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_lld"
t "std_logic_vector"
b "(127 DOWNTO 0)"
posAdd 0
o 58
suid 699,0
)
)
uid 28423,0
)
*762 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat"
t "slv16_array"
b "(31 downto 0)"
prec "-- status words in"
preAdd 0
posAdd 0
o 73
suid 709,0
)
)
uid 29195,0
)
*763 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lls"
t "t_llsrc"
o 49
suid 720,0
)
)
uid 30492,0
)
*764 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_dack_n0"
t "std_logic"
o 22
suid 721,0
)
)
uid 30925,0
)
*765 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_dack_n4"
t "std_logic"
o 26
suid 722,0
)
)
uid 31148,0
)
*766 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_dack_n3"
t "std_logic"
o 25
suid 723,0
)
)
uid 31150,0
)
*767 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_dack_n2"
t "std_logic"
o 24
suid 724,0
)
)
uid 31152,0
)
*768 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oc_dack_n1"
t "std_logic"
o 23
suid 725,0
)
)
uid 31154,0
)
*769 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lls"
t "t_llsrc"
o 87
suid 729,0
)
)
uid 31237,0
)
*770 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lld"
t "std_logic"
o 86
suid 730,0
)
)
uid 31239,0
)
*771 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lld"
t "std_logic"
o 48
suid 732,0
)
)
uid 31279,0
)
*772 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 91
suid 735,0
)
)
uid 32375,0
)
*773 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "command"
t "slv16"
prec "-- payload output"
preAdd 0
posAdd 0
o 9
suid 739,0
)
)
uid 32993,0
)
*774 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sq_sigs"
t "std_logic_vector"
b "(15 downto 0)"
o 91
suid 743,0
)
)
uid 33052,0
)
*775 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocrawseq_start"
t "std_logic"
o 93
suid 744,0
)
)
uid 33054,0
)
*776 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sq_stat"
t "std_logic_vector"
b "(7 downto 0)"
o 92
suid 745,0
)
)
uid 33056,0
)
*777 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sq_ctl"
t "slv16"
o 95
suid 752,0
)
)
uid 33092,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 261,0
optionalChildren [
*778 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *779 (MRCItem
litem &671
pos 94
dimension 20
)
uid 263,0
optionalChildren [
*780 (MRCItem
litem &672
pos 0
dimension 20
uid 264,0
)
*781 (MRCItem
litem &673
pos 1
dimension 23
uid 265,0
)
*782 (MRCItem
litem &674
pos 2
hidden 1
dimension 20
uid 266,0
)
*783 (MRCItem
litem &684
pos 0
dimension 20
uid 232,0
)
*784 (MRCItem
litem &685
pos 1
dimension 20
uid 234,0
)
*785 (MRCItem
litem &686
pos 2
dimension 20
uid 654,0
)
*786 (MRCItem
litem &687
pos 3
dimension 20
uid 788,0
)
*787 (MRCItem
litem &688
pos 4
dimension 20
uid 842,0
)
*788 (MRCItem
litem &689
pos 5
dimension 20
uid 844,0
)
*789 (MRCItem
litem &690
pos 6
dimension 20
uid 846,0
)
*790 (MRCItem
litem &691
pos 7
dimension 20
uid 862,0
)
*791 (MRCItem
litem &692
pos 8
dimension 20
uid 1380,0
)
*792 (MRCItem
litem &693
pos 9
dimension 20
uid 1578,0
)
*793 (MRCItem
litem &694
pos 10
dimension 20
uid 1580,0
)
*794 (MRCItem
litem &695
pos 11
dimension 20
uid 5371,0
)
*795 (MRCItem
litem &696
pos 12
dimension 20
uid 5373,0
)
*796 (MRCItem
litem &697
pos 13
dimension 20
uid 5375,0
)
*797 (MRCItem
litem &698
pos 14
dimension 20
uid 5377,0
)
*798 (MRCItem
litem &699
pos 15
dimension 20
uid 7821,0
)
*799 (MRCItem
litem &700
pos 16
dimension 20
uid 9701,0
)
*800 (MRCItem
litem &701
pos 17
dimension 20
uid 11265,0
)
*801 (MRCItem
litem &702
pos 18
dimension 20
uid 18011,0
)
*802 (MRCItem
litem &703
pos 19
dimension 20
uid 19482,0
)
*803 (MRCItem
litem &704
pos 20
dimension 20
uid 19486,0
)
*804 (MRCItem
litem &705
pos 21
dimension 20
uid 19488,0
)
*805 (MRCItem
litem &706
pos 22
dimension 20
uid 19490,0
)
*806 (MRCItem
litem &707
pos 23
dimension 20
uid 19492,0
)
*807 (MRCItem
litem &708
pos 24
dimension 20
uid 19494,0
)
*808 (MRCItem
litem &709
pos 25
dimension 20
uid 19496,0
)
*809 (MRCItem
litem &710
pos 26
dimension 20
uid 19498,0
)
*810 (MRCItem
litem &711
pos 27
dimension 20
uid 19500,0
)
*811 (MRCItem
litem &712
pos 28
dimension 20
uid 19502,0
)
*812 (MRCItem
litem &713
pos 29
dimension 20
uid 19504,0
)
*813 (MRCItem
litem &714
pos 30
dimension 20
uid 19506,0
)
*814 (MRCItem
litem &715
pos 31
dimension 20
uid 19508,0
)
*815 (MRCItem
litem &716
pos 32
dimension 20
uid 19510,0
)
*816 (MRCItem
litem &717
pos 33
dimension 20
uid 19512,0
)
*817 (MRCItem
litem &718
pos 34
dimension 20
uid 19514,0
)
*818 (MRCItem
litem &719
pos 35
dimension 20
uid 19516,0
)
*819 (MRCItem
litem &720
pos 36
dimension 20
uid 19518,0
)
*820 (MRCItem
litem &721
pos 37
dimension 20
uid 19520,0
)
*821 (MRCItem
litem &722
pos 38
dimension 20
uid 19522,0
)
*822 (MRCItem
litem &723
pos 39
dimension 20
uid 19530,0
)
*823 (MRCItem
litem &724
pos 40
dimension 20
uid 19534,0
)
*824 (MRCItem
litem &725
pos 41
dimension 20
uid 19536,0
)
*825 (MRCItem
litem &726
pos 42
dimension 20
uid 19540,0
)
*826 (MRCItem
litem &727
pos 43
dimension 20
uid 19542,0
)
*827 (MRCItem
litem &728
pos 44
dimension 20
uid 19544,0
)
*828 (MRCItem
litem &729
pos 45
dimension 20
uid 19546,0
)
*829 (MRCItem
litem &730
pos 46
dimension 20
uid 19548,0
)
*830 (MRCItem
litem &731
pos 47
dimension 20
uid 19550,0
)
*831 (MRCItem
litem &732
pos 48
dimension 20
uid 19552,0
)
*832 (MRCItem
litem &733
pos 49
dimension 20
uid 19554,0
)
*833 (MRCItem
litem &734
pos 50
dimension 20
uid 19566,0
)
*834 (MRCItem
litem &735
pos 51
dimension 20
uid 19568,0
)
*835 (MRCItem
litem &736
pos 52
dimension 20
uid 19570,0
)
*836 (MRCItem
litem &737
pos 53
dimension 20
uid 19572,0
)
*837 (MRCItem
litem &738
pos 54
dimension 20
uid 19574,0
)
*838 (MRCItem
litem &739
pos 55
dimension 20
uid 19576,0
)
*839 (MRCItem
litem &740
pos 56
dimension 20
uid 19578,0
)
*840 (MRCItem
litem &741
pos 57
dimension 20
uid 19580,0
)
*841 (MRCItem
litem &742
pos 58
dimension 20
uid 19582,0
)
*842 (MRCItem
litem &743
pos 59
dimension 20
uid 19584,0
)
*843 (MRCItem
litem &744
pos 60
dimension 20
uid 21256,0
)
*844 (MRCItem
litem &745
pos 61
dimension 20
uid 21258,0
)
*845 (MRCItem
litem &746
pos 62
dimension 20
uid 24717,0
)
*846 (MRCItem
litem &747
pos 63
dimension 20
uid 24719,0
)
*847 (MRCItem
litem &748
pos 64
dimension 20
uid 26054,0
)
*848 (MRCItem
litem &749
pos 65
dimension 20
uid 26056,0
)
*849 (MRCItem
litem &750
pos 66
dimension 20
uid 26058,0
)
*850 (MRCItem
litem &751
pos 67
dimension 20
uid 26060,0
)
*851 (MRCItem
litem &752
pos 68
dimension 20
uid 26064,0
)
*852 (MRCItem
litem &753
pos 69
dimension 20
uid 26202,0
)
*853 (MRCItem
litem &754
pos 70
dimension 20
uid 26204,0
)
*854 (MRCItem
litem &755
pos 71
dimension 20
uid 26210,0
)
*855 (MRCItem
litem &756
pos 72
dimension 20
uid 26212,0
)
*856 (MRCItem
litem &757
pos 73
dimension 20
uid 26226,0
)
*857 (MRCItem
litem &758
pos 74
dimension 20
uid 26268,0
)
*858 (MRCItem
litem &759
pos 75
dimension 20
uid 28244,0
)
*859 (MRCItem
litem &760
pos 76
dimension 20
uid 28248,0
)
*860 (MRCItem
litem &761
pos 77
dimension 20
uid 28424,0
)
*861 (MRCItem
litem &762
pos 78
dimension 20
uid 29196,0
)
*862 (MRCItem
litem &763
pos 79
dimension 20
uid 30493,0
)
*863 (MRCItem
litem &764
pos 80
dimension 20
uid 30926,0
)
*864 (MRCItem
litem &765
pos 81
dimension 20
uid 31149,0
)
*865 (MRCItem
litem &766
pos 82
dimension 20
uid 31151,0
)
*866 (MRCItem
litem &767
pos 83
dimension 20
uid 31153,0
)
*867 (MRCItem
litem &768
pos 84
dimension 20
uid 31155,0
)
*868 (MRCItem
litem &769
pos 85
dimension 20
uid 31238,0
)
*869 (MRCItem
litem &770
pos 86
dimension 20
uid 31240,0
)
*870 (MRCItem
litem &771
pos 87
dimension 20
uid 31280,0
)
*871 (MRCItem
litem &772
pos 88
dimension 20
uid 32376,0
)
*872 (MRCItem
litem &773
pos 89
dimension 20
uid 32994,0
)
*873 (MRCItem
litem &774
pos 90
dimension 20
uid 33053,0
)
*874 (MRCItem
litem &775
pos 91
dimension 20
uid 33055,0
)
*875 (MRCItem
litem &776
pos 92
dimension 20
uid 33057,0
)
*876 (MRCItem
litem &777
pos 93
dimension 20
uid 33093,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 267,0
optionalChildren [
*877 (MRCItem
litem &675
pos 0
dimension 20
uid 268,0
)
*878 (MRCItem
litem &677
pos 1
dimension 50
uid 269,0
)
*879 (MRCItem
litem &678
pos 2
dimension 100
uid 270,0
)
*880 (MRCItem
litem &679
pos 3
dimension 50
uid 271,0
)
*881 (MRCItem
litem &680
pos 4
dimension 100
uid 272,0
)
*882 (MRCItem
litem &681
pos 5
dimension 100
uid 273,0
)
*883 (MRCItem
litem &682
pos 6
dimension 50
uid 274,0
)
*884 (MRCItem
litem &683
pos 7
dimension 80
uid 275,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 262,0
vaOverrides [
]
)
]
)
uid 247,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *885 (LEmptyRow
)
uid 277,0
optionalChildren [
*886 (RefLabelRowHdr
)
*887 (TitleRowHdr
)
*888 (FilterRowHdr
)
*889 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*890 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*891 (GroupColHdr
tm "GroupColHdrMgr"
)
*892 (NameColHdr
tm "GenericNameColHdrMgr"
)
*893 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*894 (InitColHdr
tm "GenericValueColHdrMgr"
)
*895 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*896 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 289,0
optionalChildren [
*897 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *898 (MRCItem
litem &885
pos 0
dimension 20
)
uid 291,0
optionalChildren [
*899 (MRCItem
litem &886
pos 0
dimension 20
uid 292,0
)
*900 (MRCItem
litem &887
pos 1
dimension 23
uid 293,0
)
*901 (MRCItem
litem &888
pos 2
hidden 1
dimension 20
uid 294,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 295,0
optionalChildren [
*902 (MRCItem
litem &889
pos 0
dimension 20
uid 296,0
)
*903 (MRCItem
litem &891
pos 1
dimension 50
uid 297,0
)
*904 (MRCItem
litem &892
pos 2
dimension 100
uid 298,0
)
*905 (MRCItem
litem &893
pos 3
dimension 100
uid 299,0
)
*906 (MRCItem
litem &894
pos 4
dimension 50
uid 300,0
)
*907 (MRCItem
litem &895
pos 5
dimension 50
uid 301,0
)
*908 (MRCItem
litem &896
pos 6
dimension 80
uid 302,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 290,0
vaOverrides [
]
)
]
)
uid 276,0
type 1
)
activeModelName "BlockDiag"
frameCount 3
)
