# fsm-median-filter
A VHDL implementation of a median filter as an FSM over a serial input. Output is delayed by 2 clock cycles.</br>
Removes single 0s between two 1s and puts a 1 instead: 000110100 -> 000111100
