

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_2'
================================================================
* Date:           Wed Jul  9 04:19:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.813 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     559|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      100|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      100|     613|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |i_3_fu_148_p2             |         +|   0|  0|    9|           2|           1|
    |sub_ln403_1_fu_190_p2     |         -|   0|  0|   13|           6|           6|
    |sub_ln403_2_fu_196_p2     |         -|   0|  0|   13|           3|           6|
    |sub_ln403_3_fu_202_p2     |         -|   0|  0|   13|           6|           6|
    |sub_ln403_4_fu_232_p2     |         -|   0|  0|   13|           3|           6|
    |sub_ln403_fu_168_p2       |         -|   0|  0|   13|           3|           6|
    |sub_ln404_fu_162_p2       |         -|   0|  0|   13|           6|           6|
    |and_ln403_fu_266_p2       |       and|   0|  0|   16|          16|          16|
    |ap_condition_78           |       and|   0|  0|    2|           1|           1|
    |icmp_ln401_fu_142_p2      |      icmp|   0|  0|    9|           2|           2|
    |icmp_ln403_fu_174_p2      |      icmp|   0|  0|   13|           6|           6|
    |lshr_ln403_1_fu_256_p2    |      lshr|   0|  0|  179|           2|          63|
    |lshr_ln403_fu_246_p2      |      lshr|   0|  0|  179|          63|          63|
    |select_ln403_1_fu_216_p3  |    select|   0|  0|   62|           1|          63|
    |select_ln403_2_fu_224_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln403_fu_208_p3    |    select|   0|  0|    6|           1|           6|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  559|         122|         263|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    2|          4|
    |i_fu_58               |   9|          2|    2|          4|
    |out_bits_0_21_fu_62   |   9|          2|   32|         64|
    |out_bits_1_2_fu_66    |   9|          2|   32|         64|
    |out_bits_2_2_fu_70    |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  54|         12|  101|        202|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   1|   0|    1|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |i_fu_58              |   2|   0|    2|          0|
    |out_bits_0_21_fu_62  |  32|   0|   32|          0|
    |out_bits_1_2_fu_66   |  32|   0|   32|          0|
    |out_bits_2_2_fu_70   |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 100|   0|  100|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_2|  return value|
|out_bits_2_1_reload       |   in|   32|     ap_none|                  out_bits_2_1_reload|        scalar|
|out_bits_1_1_reload       |   in|   32|     ap_none|                  out_bits_1_1_reload|        scalar|
|out_bits_0_1_reload       |   in|   32|     ap_none|                  out_bits_0_1_reload|        scalar|
|in_val                    |   in|   63|     ap_none|                               in_val|        scalar|
|out_bits_2_2_out          |  out|   32|      ap_vld|                     out_bits_2_2_out|       pointer|
|out_bits_2_2_out_ap_vld   |  out|    1|      ap_vld|                     out_bits_2_2_out|       pointer|
|out_bits_1_2_out          |  out|   32|      ap_vld|                     out_bits_1_2_out|       pointer|
|out_bits_1_2_out_ap_vld   |  out|    1|      ap_vld|                     out_bits_1_2_out|       pointer|
|out_bits_0_21_out         |  out|   32|      ap_vld|                    out_bits_0_21_out|       pointer|
|out_bits_0_21_out_ap_vld  |  out|    1|      ap_vld|                    out_bits_0_21_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

