// Seed: 2622524850
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  always @(posedge 1 or posedge id_3) begin
    id_3 <= id_2;
  end
endmodule
