Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\ChangeCICAliasing\oldProject\TestP5.qsys --block-symbol-file --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\ChangeCICAliasing\oldProject\TestP5 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading oldProject/TestP5.qsys
Progress: Reading input file
Progress: Adding Tone_generation_0 [Tone_generation 1.1]
Progress: Parameterizing module Tone_generation_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_serializer_0 [audio_serializer 1.0]
Progress: Parameterizing module audio_serializer_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 17.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TestP5.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: TestP5.pll_0: Able to implement PLL with user settings
Warning: TestP5.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\ChangeCICAliasing\oldProject\TestP5.qsys --synthesis=VHDL --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\ChangeCICAliasing\oldProject\TestP5\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading oldProject/TestP5.qsys
Progress: Reading input file
Progress: Adding Tone_generation_0 [Tone_generation 1.1]
Progress: Parameterizing module Tone_generation_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_serializer_0 [audio_serializer 1.0]
Progress: Parameterizing module audio_serializer_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 17.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TestP5.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: TestP5.pll_0: Able to implement PLL with user settings
Warning: TestP5.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: TestP5: Generating TestP5 "TestP5" for QUARTUS_SYNTH
Info: Tone_generation_0: "TestP5" instantiated Tone_generation "Tone_generation_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "TestP5" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_serializer_0: "TestP5" instantiated audio_serializer "audio_serializer_0"
Info: dc_fifo_0: "TestP5" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: pll_0: "TestP5" instantiated altera_pll "pll_0"
Info: rst_controller: "TestP5" instantiated altera_reset_controller "rst_controller"
Info: TestP5: Done "TestP5" with 7 modules, 35 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
