# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/ip/multiplier_ip_42_42/multiplier_ip_42_42_funcsim.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_42.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/tools/test_complex_abs_power2_42.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
