<?xml version="1.0" encoding="UTF-8"?>
<Module name="godson_mcu_top" Register="58" Alu="21" Lut="53" T_Register="5880(58)" T_Alu="877(21)" T_Lut="17521(53)" T_MULTALU27X18="2(0)" T_Bsram="73(0)">
    <SubModule name="pll_CLK50M_to_8M"/>
    <SubModule name="A_cpu" Register="3112" Alu="644" Lut="11812" T_Register="3231(3112)" T_Alu="644(644)" T_Lut="13229(11812)" T_Bsram="68(0)">
        <SubModule name="A_flash" Lut="1" T_Register="5(0)" T_Lut="1057(1)" T_Bsram="64(0)">
            <SubModule name="flash_128k_inst" Register="5" Lut="1056" Bsram="64" T_Register="5(5)" T_Lut="1056(1056)" T_Bsram="64(64)"/>
        </SubModule>
        <SubModule name="A_dram" T_Register="1(0)" T_Lut="32(0)" T_Bsram="4(0)">
            <SubModule name="ram_8k_inst" Register="1" Lut="32" Bsram="4" T_Register="1(1)" T_Lut="32(32)" T_Bsram="4(4)"/>
        </SubModule>
        <SubModule name="A_cpu_mux" Register="2" Lut="18" T_Register="6(2)" T_Lut="23(18)">
            <SubModule name="wr_fifo" Register="4" Lut="5" T_Register="4(4)" T_Lut="5(5)"/>
        </SubModule>
        <SubModule name="A_axi2apb" Register="107" Lut="202" T_Register="107(107)" T_Lut="202(202)"/>
        <SubModule name="A_apb_mux_cpu" Lut="103" T_Lut="103(103)"/>
    </SubModule>
    <SubModule name="my_gpio" Register="160" Lut="119" T_Register="160(160)" T_Lut="125(119)">
        <SubModule name="pad_GPIO01" Lut="1" T_Lut="1(1)"/>
        <SubModule name="pad_GPIO13" Lut="1" T_Lut="1(1)"/>
        <SubModule name="pad_GPIO18" Lut="1" T_Lut="1(1)"/>
        <SubModule name="pad_GPIO19" Lut="1" T_Lut="1(1)"/>
        <SubModule name="pad_GPIO20" Lut="1" T_Lut="1(1)"/>
        <SubModule name="pad_GPIO34" Lut="1" T_Lut="1(1)"/>
    </SubModule>
    <SubModule name="my_hpet_timer" Register="132" Alu="64" Lut="191" T_Register="132(132)" T_Alu="64(64)" T_Lut="191(191)"/>
    <SubModule name="my_confreg" Register="24" Lut="13" T_Register="34(24)" T_Lut="29(13)">
        <SubModule name="int0" Register="2" Lut="6" T_Register="2(2)" T_Lut="6(6)"/>
        <SubModule name="int1" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
        <SubModule name="int2" Register="2" Lut="4" T_Register="2(2)" T_Lut="4(4)"/>
        <SubModule name="int3" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
        <SubModule name="int4" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
        <SubModule name="int5" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
        <SubModule name="int6" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
        <SubModule name="int7" Register="1" Lut="1" T_Register="1(1)" T_Lut="1(1)"/>
    </SubModule>
    <SubModule name="my_uart1" Register="13" Lut="11" T_Register="347(13)" T_Lut="315(11)">
        <SubModule name="uBAUDGEN" Register="22" Lut="33" T_Register="22(22)" T_Lut="33(33)"/>
        <SubModule name="uFIFO_TX" Register="139" Lut="103" T_Register="139(139)" T_Lut="103(103)"/>
        <SubModule name="uFIFO_RX" Register="138" Lut="115" T_Register="138(138)" T_Lut="115(115)"/>
        <SubModule name="uUART_RX" Register="17" Lut="20" T_Register="17(17)" T_Lut="20(20)"/>
        <SubModule name="uUART_TX" Register="18" Lut="33" T_Register="18(18)" T_Lut="33(33)"/>
    </SubModule>
    <SubModule name="gw_gao_inst_0" Register="431" Alu="13" Lut="538" Bsram="2" T_Register="431(431)" T_Alu="13(13)" T_Lut="538(538)" T_Bsram="2(2)"/>
    <SubModule name="Game_Interface" Register="144" Lut="203" T_Register="144(144)" T_Lut="203(203)"/>
    <SubModule name="Game" Register="103" Alu="16" Lut="155" T_Register="103(103)" T_Alu="16(16)" T_Lut="155(155)"/>
    <SubModule name="Video_output" T_Register="1240(0)" T_Alu="119(0)" T_Lut="2683(0)" T_MULTALU27X18="2(0)" T_Bsram="3(0)">
        <SubModule name="vga" T_Register="313(0)" T_Lut="1379(0)">
            <SubModule name="pll_vga_inst"/>
            <SubModule name="vga_ctrl_inst" Register="20" Lut="68" T_Register="20(20)" T_Lut="68(68)"/>
            <SubModule name="vga_pic_inst" Register="293" Lut="1311" T_Register="293(293)" T_Lut="1311(1311)"/>
        </SubModule>
        <SubModule name="sd_rd" Register="42" Alu="7" Lut="56" MULTALU27X18="2" T_Register="927(42)" T_Alu="119(7)" T_Lut="1304(56)" T_MULTALU27X18="2(2)" T_Bsram="3(0)">
            <SubModule name="u_pll_clk"/>
            <SubModule name="u_sd_read_photo" Register="58" Lut="177" T_Register="58(58)" T_Lut="177(177)"/>
            <SubModule name="u_sd_ctrl_top" Lut="4" T_Register="217(0)" T_Lut="234(4)">
                <SubModule name="u_sd_init" Register="111" Lut="133" T_Register="111(111)" T_Lut="133(133)"/>
                <SubModule name="u_sd_read" Register="106" Lut="97" T_Register="106(106)" T_Lut="97(97)"/>
            </SubModule>
            <SubModule name="u_sdram" T_Register="610(0)" T_Alu="112(0)" T_Lut="837(0)" T_Bsram="3(0)">
                <SubModule name="u_sdram_fifo_ctrl" Register="129" Alu="14" Lut="276" T_Register="509(129)" T_Alu="98(14)" T_Lut="640(276)" T_Bsram="3(0)">
                    <SubModule name="u_wrFIFO_0" Register="95" Alu="21" Lut="92" Bsram="1" T_Register="95(95)" T_Alu="21(21)" T_Lut="92(92)" T_Bsram="1(1)"/>
                    <SubModule name="u_wrFIFO_1" Register="95" Alu="21" Lut="92" Bsram="1" T_Register="95(95)" T_Alu="21(21)" T_Lut="92(92)" T_Bsram="1(1)"/>
                    <SubModule name="u_rdFIFO_0" Register="95" Alu="21" Lut="91" Bsram="1" T_Register="95(95)" T_Alu="21(21)" T_Lut="91(91)" T_Bsram="1(1)"/>
                    <SubModule name="u_rdFIFO_1" Register="95" Alu="21" Lut="89" T_Register="95(95)" T_Alu="21(21)" T_Lut="89(89)"/>
                </SubModule>
                <SubModule name="u_sdram_controller" T_Register="101(0)" T_Alu="14(0)" T_Lut="197(0)">
                    <SubModule name="u_sdram_ctrl" Register="48" Alu="14" Lut="111" T_Register="48(48)" T_Alu="14(14)" T_Lut="111(111)"/>
                    <SubModule name="u_sdram_cmd" Register="20" Lut="81" T_Register="20(20)" T_Lut="81(81)"/>
                    <SubModule name="u_sdram_data" Register="33" Lut="5" T_Register="33(33)" T_Lut="5(5)"/>
                </SubModule>
            </SubModule>
        </SubModule>
    </SubModule>
</Module>
