{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654598437122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654598437131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 22:40:36 2022 " "Processing started: Tue Jun 07 22:40:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654598437131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598437131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time_critical_system -c time_critical_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off time_critical_system -c time_critical_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598437131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654598438055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654598438055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopregisterfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopregisterfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPRegisterFile-rtl " "Found design unit 1: ReCOPRegisterFile-rtl" {  } { { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452437 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPRegisterFile " "Found entity 1: ReCOPRegisterFile" {  } { { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/time_critical_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/time_critical_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 time_critical_system " "Found entity 1: time_critical_system" {  } { { "schematic/time_critical_system.bdf" "" { Schematic "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/schematic/time_critical_system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lib/recoptypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/lib/recoptypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPTypes " "Found design unit 1: ReCOPTypes" {  } { { "rtl/lib/ReCOPTypes.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/lib/ReCOPTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lib/recopisaconstants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/lib/recopisaconstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPISAConstants " "Found design unit 1: ReCOPISAConstants" {  } { { "rtl/lib/ReCOPISAConstants.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/lib/ReCOPISAConstants.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lib/recopconstants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/lib/recopconstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPConstants " "Found design unit 1: ReCOPConstants" {  } { { "rtl/lib/ReCOPConstants.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/lib/ReCOPConstants.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/recopdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/recopdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPDataPath-rtl " "Found design unit 1: ReCOPDataPath-rtl" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452468 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPDataPath " "Found entity 1: ReCOPDataPath" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/recopcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/recopcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOP_Control_Unit-control " "Found design unit 1: ReCOP_Control_Unit-control" {  } { { "rtl/ReCOPControlUnit.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPControlUnit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOP_Control_Unit " "Found entity 1: ReCOP_Control_Unit" {  } { { "rtl/ReCOPControlUnit.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPControlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/built design/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/built design/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "rtl/Built Design/single_port_ram.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/Built Design/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452479 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "rtl/Built Design/single_port_ram.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/Built Design/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopstackpointer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopstackpointer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPStackPointer-rtl " "Found design unit 1: ReCOPStackPointer-rtl" {  } { { "rtl/datapath_blocks/ReCOPStackPointer.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPStackPointer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452485 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPStackPointer " "Found entity 1: ReCOPStackPointer" {  } { { "rtl/datapath_blocks/ReCOPStackPointer.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPStackPointer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopprogrammemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopprogrammemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPProgramMemory-rtl " "Found design unit 1: ReCOPProgramMemory-rtl" {  } { { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452491 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPProgramMemory " "Found entity 1: ReCOPProgramMemory" {  } { { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopprogramcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopprogramcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPProgramCounter-rtl " "Found design unit 1: ReCOPProgramCounter-rtl" {  } { { "rtl/datapath_blocks/ReCOPProgramCounter.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramCounter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452497 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPProgramCounter " "Found entity 1: ReCOPProgramCounter" {  } { { "rtl/datapath_blocks/ReCOPProgramCounter.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramCounter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopinstructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopinstructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPInstructionRegister-rtl " "Found design unit 1: ReCOPInstructionRegister-rtl" {  } { { "rtl/datapath_blocks/ReCOPInstructionRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPInstructionRegister.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452504 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPInstructionRegister " "Found entity 1: ReCOPInstructionRegister" {  } { { "rtl/datapath_blocks/ReCOPInstructionRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPInstructionRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPALU-beh " "Found design unit 1: ReCOPALU-beh" {  } { { "rtl/datapath_blocks/ReCOPALU.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452510 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPALU " "Found entity 1: ReCOPALU" {  } { { "rtl/datapath_blocks/ReCOPALU.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopaddressregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopaddressregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPAddressRegister-rtl " "Found design unit 1: ReCOPAddressRegister-rtl" {  } { { "rtl/datapath_blocks/ReCOPAddressRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPAddressRegister.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452516 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPAddressRegister " "Found entity 1: ReCOPAddressRegister" {  } { { "rtl/datapath_blocks/ReCOPAddressRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPAddressRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598452516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "time_critical_system " "Elaborating entity \"time_critical_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654598452584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPDataPath ReCOPDataPath:inst " "Elaborating entity \"ReCOPDataPath\" for hierarchy \"ReCOPDataPath:inst\"" {  } { { "schematic/time_critical_system.bdf" "inst" { Schematic "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/schematic/time_critical_system.bdf" { { 200 1008 1216 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ry ReCOPDataPath.vhd(78) " "VHDL Signal Declaration warning at ReCOPDataPath.vhd(78): used implicit default value for signal \"Ry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654598452589 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_AM ReCOPDataPath.vhd(117) " "Verilog HDL or VHDL warning at ReCOPDataPath.vhd(117): object \"IR_AM\" assigned a value but never read" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654598452589 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_Opcode ReCOPDataPath.vhd(118) " "Verilog HDL or VHDL warning at ReCOPDataPath.vhd(118): object \"IR_Opcode\" assigned a value but never read" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654598452589 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SP ReCOPDataPath.vhd(187) " "VHDL Signal Declaration warning at ReCOPDataPath.vhd(187): used implicit default value for signal \"SP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654598452589 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SP_incremented ReCOPDataPath.vhd(188) " "VHDL Signal Declaration warning at ReCOPDataPath.vhd(188): used implicit default value for signal \"SP_incremented\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 188 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654598452589 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DM_OUT\[31..16\] ReCOPDataPath.vhd(77) " "Using initial value X (don't care) for net \"DM_OUT\[31..16\]\" at ReCOPDataPath.vhd(77)" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 77 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598452597 "|time_critical_system|ReCOPDataPath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPProgramCounter ReCOPDataPath:inst\|ReCOPProgramCounter:ProgramCounter " "Elaborating entity \"ReCOPProgramCounter\" for hierarchy \"ReCOPDataPath:inst\|ReCOPProgramCounter:ProgramCounter\"" {  } { { "rtl/ReCOPDataPath.vhd" "ProgramCounter" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPProgramMemory ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory " "Elaborating entity \"ReCOPProgramMemory\" for hierarchy \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\"" {  } { { "rtl/ReCOPDataPath.vhd" "ProgramMemory" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom " "Elaborating entity \"LPM_ROM\" for hierarchy \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\"" {  } { { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "int_rom" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom " "Elaborated megafunction instantiation \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\"" {  } { { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom " "Instantiated megafunction \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE pm.mif " "Parameter \"LPM_FILE\" = \"pm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598452705 ""}  } { { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 30 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654598452705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452780 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom " "Elaborated megafunction instantiation \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\", which is child of megafunction instantiation \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\"" {  } { { "lpm_rom.tdf" "" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 30 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\|altsyncram:rom_block ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom " "Elaborated megafunction instantiation \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\"" {  } { { "altrom.tdf" "" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 30 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598452928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6261 " "Found entity 1: altsyncram_6261" {  } { { "db/altsyncram_6261.tdf" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/db/altsyncram_6261.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598453010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598453010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6261 ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6261:auto_generated " "Elaborating entity \"altsyncram_6261\" for hierarchy \"ReCOPDataPath:inst\|ReCOPProgramMemory:ProgramMemory\|LPM_ROM:int_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6261:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453013 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "pm.mif 0 " "Width of data items in \"pm.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/pm.mif" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/pm.mif" 23 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1654598453021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPInstructionRegister ReCOPDataPath:inst\|ReCOPInstructionRegister:InstructionRegister " "Elaborating entity \"ReCOPInstructionRegister\" for hierarchy \"ReCOPDataPath:inst\|ReCOPInstructionRegister:InstructionRegister\"" {  } { { "rtl/ReCOPDataPath.vhd" "InstructionRegister" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPRegisterFile ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile " "Elaborating entity \"ReCOPRegisterFile\" for hierarchy \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\"" {  } { { "rtl/ReCOPDataPath.vhd" "RegisterFile" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt3pram ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component " "Elaborating entity \"alt3pram\" for hierarchy \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\"" {  } { { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "alt3pram_component" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\"" {  } { { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component " "Instantiated megafunction \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 16 " "Parameter \"widthad\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a INCLOCK " "Parameter \"rdcontrol_reg_a\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b INCLOCK " "Parameter \"rdcontrol_reg_b\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598453377 ""}  } { { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654598453377 ""}
{ "Warning" "WCBX_ALTDPRAM_ALTSYNCRAM_CONVERSION" "" "ALTDPRAM doesn't support Cyclone V. Trying for best case memory conversions. The power up states will be different for stratix as well as read during write modes" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 114 1 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1654598453702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 " "Elaborating entity \"altdpram\" for hierarchy \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 114 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\"" {  } { { "alt3pram.tdf" "" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 114 1 0 } } { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 83 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453908 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\"" {  } { { "altdpram.tdf" "" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 83 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598453925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c802.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c802 " "Found entity 1: altsyncram_c802" {  } { { "db/altsyncram_c802.tdf" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/db/altsyncram_c802.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598454045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598454045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c802 ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_c802:auto_generated " "Elaborating entity \"altsyncram_c802\" for hierarchy \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_c802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598454049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598454208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598454208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_c802:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_c802:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_c802.tdf" "decode2" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/db/altsyncram_c802.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598454212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598454315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598454315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_c802:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_c802:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_c802.tdf" "mux3" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/db/altsyncram_c802.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598454319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPAddressRegister ReCOPDataPath:inst\|ReCOPAddressRegister:AddressRegister " "Elaborating entity \"ReCOPAddressRegister\" for hierarchy \"ReCOPDataPath:inst\|ReCOPAddressRegister:AddressRegister\"" {  } { { "rtl/ReCOPDataPath.vhd" "AddressRegister" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598454463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPALU ReCOPDataPath:inst\|ReCOPALU:ALU " "Elaborating entity \"ReCOPALU\" for hierarchy \"ReCOPDataPath:inst\|ReCOPALU:ALU\"" {  } { { "rtl/ReCOPDataPath.vhd" "ALU" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598454483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram ReCOPDataPath:inst\|single_port_ram:InternalDataMemory " "Elaborating entity \"single_port_ram\" for hierarchy \"ReCOPDataPath:inst\|single_port_ram:InternalDataMemory\"" {  } { { "rtl/ReCOPDataPath.vhd" "InternalDataMemory" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598454495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOP_Control_Unit ReCOP_Control_Unit:inst3 " "Elaborating entity \"ReCOP_Control_Unit\" for hierarchy \"ReCOP_Control_Unit:inst3\"" {  } { { "schematic/time_critical_system.bdf" "inst3" { Schematic "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/schematic/time_critical_system.bdf" { { 224 512 744 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598454513 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_sel ReCOPControlUnit.vhd(23) " "VHDL Signal Declaration warning at ReCOPControlUnit.vhd(23): used implicit default value for signal \"mem_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/ReCOPControlUnit.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPControlUnit.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654598454513 "|time_critical_system|ReCOP_Control_Unit:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ReCOPControlUnit.vhd(42) " "VHDL Process Statement warning at ReCOPControlUnit.vhd(42): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/ReCOPControlUnit.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPControlUnit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654598454514 "|time_critical_system|ReCOP_Control_Unit:inst3"}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|wraddress\[13\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|wraddress\[13\]\" is missing source" {  } { { "alt3pram.tdf" "wraddress\[13\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 98 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454741 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|wraddress\[14\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|wraddress\[14\]\" is missing source" {  } { { "alt3pram.tdf" "wraddress\[14\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 98 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|wraddress\[15\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|wraddress\[15\]\" is missing source" {  } { { "alt3pram.tdf" "wraddress\[15\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 98 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_a\[13\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_a\[13\]\" is missing source" {  } { { "alt3pram.tdf" "rdaddress_a\[13\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 106 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_a\[14\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_a\[14\]\" is missing source" {  } { { "alt3pram.tdf" "rdaddress_a\[14\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 106 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_a\[15\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_a\[15\]\" is missing source" {  } { { "alt3pram.tdf" "rdaddress_a\[15\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 106 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_b\[13\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_b\[13\]\" is missing source" {  } { { "alt3pram.tdf" "rdaddress_b\[13\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 107 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_b\[14\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_b\[14\]\" is missing source" {  } { { "alt3pram.tdf" "rdaddress_b\[14\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 107 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_b\[15\] " "Node \"ReCOPDataPath:inst\|ReCOPRegisterFile:RegisterFile\|alt3pram:alt3pram_component\|rdaddress_b\[15\]\" is missing source" {  } { { "alt3pram.tdf" "rdaddress_b\[15\]" { Text "d:/uni/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt3pram.tdf" 107 2 0 } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1654598454742 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654598454947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 07 22:40:54 2022 " "Processing ended: Tue Jun 07 22:40:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654598454947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654598454947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654598454947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598454947 ""}
