$date
	Wed Mar 29 16:31:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Mux4Way $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & sel [1:0] $end
$scope module mymodule $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' sel [1:0] $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 1 ! out $end
$scope module mux0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ) out $end
$var wire 1 * sel $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$var wire 1 - w3 $end
$upscope $end
$scope module mux1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ( out $end
$var wire 1 . sel $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$var wire 1 1 w3 $end
$upscope $end
$scope module mux2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 ! out $end
$var wire 1 2 sel $end
$var wire 1 3 w1 $end
$var wire 1 4 w2 $end
$var wire 1 5 w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
15
14
13
02
11
10
1/
0.
1-
1,
1+
0*
0)
0(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#2
1%
#4
1(
0-
00
01
1*
1.
b1 &
b1 '
#5
0(
0!
1-
10
11
14
05
0*
0.
12
b10 &
b10 '
#6
15
1(
02
0/
b0 &
b0 '
0%
1$
#7
0(
1/
0-
01
1*
1.
b1 &
b1 '
#8
05
12
b11 &
b11 '
#9
0!
13
1-
11
15
0(
0)
0*
0.
02
10
1,
b0 &
b0 '
1%
0$
1#
#12
1!
04
05
1(
12
0/
b10 &
b10 '
0%
1$
#13
0!
14
0(
1)
1/
0,
0-
01
1*
1.
b11 &
b11 '
#14
15
0)
02
1,
b1 &
b1 '
0$
0#
1"
#17
1)
0+
1-
11
05
0*
0.
12
b10 &
b10 '
#18
0)
0!
1+
1(
13
0-
00
01
15
1*
1.
02
b1 &
b1 '
1%
#19
1)
0+
0(
0!
1-
10
11
14
05
0*
0.
12
b10 &
b10 '
#20
1!
0)
04
1+
1(
0-
00
01
1*
1.
b11 &
b11 '
#21
03
1)
0+
0/
1!
1-
11
14
15
1(
0*
0.
02
10
b0 &
b0 '
0%
1$
#22
13
04
05
12
b10 &
b10 '
#23
0!
14
0(
1/
0$
1#
#25
1!
1+
03
0,
0-
00
01
15
1(
1*
1.
02
1/
b1 &
b1 '
1%
1$
#26
0+
0/
13
1,
1-
10
11
04
05
0*
0.
12
b10 &
b10 '
#29
1+
1/
0,
0-
00
01
1*
1.
b11 &
b11 '
#30
