// Seed: 2070581887
module module_0 (
    input  supply0 id_0,
    output supply1 id_1
);
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    output supply1 id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input wor id_10,
    output wire id_11,
    input wand id_12,
    output wand id_13,
    input tri id_14,
    output wand id_15,
    output wand id_16,
    input tri0 id_17,
    input supply1 id_18,
    inout wand id_19,
    input wor id_20,
    input tri id_21,
    output tri0 id_22,
    output tri id_23,
    input wand id_24,
    input tri id_25,
    input tri0 id_26,
    input tri1 id_27,
    input wor id_28,
    input tri id_29,
    output tri0 id_30,
    output tri id_31,
    input wire id_32,
    input tri id_33,
    output wire id_34,
    output tri0 id_35,
    input supply0 id_36,
    input wire id_37,
    output wor id_38,
    input wor id_39
);
  module_0(
      id_8, id_15
  );
  assign id_16 = 1'b0 == id_0;
endmodule
