{
  "Top": "div",
  "RtlTop": "div",
  "RtlPrefix": "",
  "RtlSubPrefix": "div_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in_0": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_int<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in_1": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_int<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out_0": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_bind -effort=high"],
    "DirectiveTcl": ["set_directive_top div -name div"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "div"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "35"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "div",
    "Version": "1.0",
    "DisplayName": "Div",
    "Revision": "2113675971",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_div_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/div.cpp"],
    "Vhdl": [
      "impl\/vhdl\/div_sdiv_32ns_32ns_16_36_1.vhd",
      "impl\/vhdl\/div.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/div_sdiv_32ns_32ns_16_36_1.v",
      "impl\/verilog\/div.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/div.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_in_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "data_in_0_",
      "portMap": {
        "data_in_0_dout": "RD_DATA",
        "data_in_0_empty_n": "EMPTY_N",
        "data_in_0_read": "RD_EN"
      },
      "ports": [
        "data_in_0_dout",
        "data_in_0_empty_n",
        "data_in_0_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_in_0"
        }]
    },
    "data_in_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "data_in_1_",
      "portMap": {
        "data_in_1_dout": "RD_DATA",
        "data_in_1_empty_n": "EMPTY_N",
        "data_in_1_read": "RD_EN"
      },
      "ports": [
        "data_in_1_dout",
        "data_in_1_empty_n",
        "data_in_1_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_in_1"
        }]
    },
    "data_out_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "data_out_0_",
      "portMap": {
        "data_out_0_din": "WR_DATA",
        "data_out_0_full_n": "FULL_N",
        "data_out_0_write": "WR_EN"
      },
      "ports": [
        "data_out_0_din",
        "data_out_0_full_n",
        "data_out_0_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_out_0"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_in_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "data_in_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_0_read": {
      "dir": "out",
      "width": "1"
    },
    "data_in_1_dout": {
      "dir": "in",
      "width": "32"
    },
    "data_in_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_1_read": {
      "dir": "out",
      "width": "1"
    },
    "data_out_0_din": {
      "dir": "out",
      "width": "16"
    },
    "data_out_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data_out_0_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "div"},
    "Info": {"div": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"div": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "1",
          "PipelineDepth": "36",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.593"
        },
        "Area": {
          "FF": "2449",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1808",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-04 22:51:45 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
