
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v' to AST representation.
Generating RTLIL representation for module `\RLE_BlobMerging'.
Generating RTLIL representation for module `\divider'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450.1-1584.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: divider             
root of   1 design levels: RLE_BlobMerging     
Automatically selected RLE_BlobMerging as design top module.

2.2. Analyzing design hierarchy..
Top module:  \RLE_BlobMerging
Used module:     \divider

2.3. Analyzing design hierarchy..
Top module:  \RLE_BlobMerging
Used module:     \divider
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072 in module divider.
Marked 30 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1 in module RLE_BlobMerging.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 45 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
     1/16: $1\quotient8[0:0]
     2/16: $1\dividend_copy8[10:0]
     3/16: $1\quotient7[0:0]
     4/16: $1\dividend_copy7[10:0]
     5/16: $1\quotient6[0:0]
     6/16: $1\dividend_copy6[10:0]
     7/16: $1\quotient5[0:0]
     8/16: $1\dividend_copy5[10:0]
     9/16: $1\quotient4[0:0]
    10/16: $1\dividend_copy4[10:0]
    11/16: $1\quotient3[0:0]
    12/16: $1\dividend_copy3[10:0]
    13/16: $1\quotient2[0:0]
    14/16: $1\dividend_copy2[10:0]
    15/16: $1\quotient1[0:0]
    16/16: $1\dividend_copy1[10:0]
Creating decoders for process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
     1/112: $0\ContainerAdjacentResult[14:0] [14]
     2/112: $0\ContainerAdjacentResult[14:0] [13]
     3/112: $0\ContainerAdjacentResult[14:0] [12]
     4/112: $0\ContainerAdjacentResult[14:0] [8]
     5/112: $0\ContainerAdjacentResult[14:0] [7]
     6/112: $0\ContainerAdjacentResult[14:0] [11]
     7/112: $0\ContainerAdjacentResult[14:0] [6]
     8/112: $0\ContainerAdjacentResult[14:0] [5]
     9/112: $0\ContainerAdjacentResult[14:0] [4]
    10/112: $0\ContainerAdjacentResult[14:0] [10]
    11/112: $0\ContainerAdjacentResult[14:0] [9]
    12/112: $0\ContainerAdjacentResult[14:0] [3]
    13/112: $0\ContainerAdjacentResult[14:0] [2]
    14/112: $0\ContainerAdjacentResult[14:0] [1]
    15/112: $0\ContainerAdjacentResult[14:0] [0]
    16/112: $0\oWriteBlobData[75:0] [53:43]
    17/112: $0\oWriteBlobData[75:0] [42:32]
    18/112: $0\oWriteBlobData[75:0] [31:21]
    19/112: $0\oWriteBlobData[75:0] [20:10]
    20/112: $0\oWriteBlobData[75:0] [9:0]
    21/112: $0\oWriteBlobData[75:0] [64:54]
    22/112: $0\checkResult[17:0] [16]
    23/112: $0\checkResult[17:0] [13]
    24/112: $0\checkResult[17:0] [10]
    25/112: $0\checkResult[17:0] [7]
    26/112: $0\checkResult[17:0] [4]
    27/112: $0\checkResult[17:0] [1]
    28/112: $0\checkResult[17:0] [15]
    29/112: $0\checkResult[17:0] [11]
    30/112: $0\checkResult[17:0] [12]
    31/112: $0\checkResult[17:0] [8]
    32/112: $0\checkResult[17:0] [9]
    33/112: $0\checkResult[17:0] [5]
    34/112: $0\checkResult[17:0] [6]
    35/112: $0\checkResult[17:0] [2]
    36/112: $0\checkResult[17:0] [3]
    37/112: $0\checkResult[17:0] [14]
    38/112: $0\checkResult[17:0] [0]
    39/112: $0\blob6Y_com_center[35:0]
    40/112: $0\blob6X_com_center[35:0]
    41/112: $0\blob6Y_bb_center[10:0]
    42/112: $0\blob6X_bb_center[10:0]
    43/112: $0\blob6maxY[10:0]
    44/112: $0\blob6maxX[10:0]
    45/112: $0\blob6minY[10:0]
    46/112: $0\blob6minX[10:0]
    47/112: $0\blob5empty[0:0]
    48/112: $0\blob5Y_com_center[35:0]
    49/112: $0\blob5X_com_center[35:0]
    50/112: $0\blob5Y_bb_center[10:0]
    51/112: $0\blob5X_bb_center[10:0]
    52/112: $0\blob5maxY[10:0]
    53/112: $0\blob5maxX[10:0]
    54/112: $0\blob5minY[10:0]
    55/112: $0\blob5minX[10:0]
    56/112: $0\blob4empty[0:0]
    57/112: $0\blob4Y_com_center[35:0]
    58/112: $0\blob4X_com_center[35:0]
    59/112: $0\blob4Y_bb_center[10:0]
    60/112: $0\blob4X_bb_center[10:0]
    61/112: $0\blob4maxY[10:0]
    62/112: $0\blob4maxX[10:0]
    63/112: $0\blob4minY[10:0]
    64/112: $0\blob4minX[10:0]
    65/112: $0\blob3empty[0:0]
    66/112: $0\blob3Y_com_center[35:0]
    67/112: $0\blob3X_com_center[35:0]
    68/112: $0\blob3Y_bb_center[10:0]
    69/112: $0\blob3X_bb_center[10:0]
    70/112: $0\blob3maxY[10:0]
    71/112: $0\blob3maxX[10:0]
    72/112: $0\blob3minY[10:0]
    73/112: $0\blob3minX[10:0]
    74/112: $0\blob2empty[0:0]
    75/112: $0\blob2Y_com_center[35:0]
    76/112: $0\blob2X_com_center[35:0]
    77/112: $0\blob2Y_bb_center[10:0]
    78/112: $0\blob2X_bb_center[10:0]
    79/112: $0\blob2maxY[10:0]
    80/112: $0\blob2maxX[10:0]
    81/112: $0\blob2minY[10:0]
    82/112: $0\blob2minX[10:0]
    83/112: $0\blob1empty[0:0]
    84/112: $0\blob1Y_com_center[35:0]
    85/112: $0\blob1X_com_center[35:0]
    86/112: $0\blob1Y_bb_center[10:0]
    87/112: $0\blob1X_bb_center[10:0]
    88/112: $0\blob1maxY[10:0]
    89/112: $0\blob1maxX[10:0]
    90/112: $0\blob1minY[10:0]
    91/112: $0\blob1minX[10:0]
    92/112: $0\delayCounterCOM[3:0]
    93/112: $0\enableCOMcomputation[0:0]
    94/112: $0\avgSizeYaxis[10:0]
    95/112: $0\avgSizeXaxis[10:0]
    96/112: $0\countDetectedBlobs[3:0]
    97/112: $0\oWriteBlobData[75:0] [75:65]
    98/112: $0\RunAdded[0:0]
    99/112: $0\state[4:0]
   100/112: $0\write_result_pointer[3:0]
   101/112: $0\run_sum_values[31:0]
   102/112: $0\run_sum_y_positions[31:0]
   103/112: $0\run_sum_x_positions[31:0]
   104/112: $0\run_start_y[10:0]
   105/112: $0\run_start_x[10:0]
   106/112: $0\run_length[9:0]
   107/112: $0\blob6empty[0:0]
   108/112: $0\oAvgSizeYaxis[10:0]
   109/112: $0\oAvgSizeXaxis[10:0]
   110/112: $0\oWriteRequest[0:0]
   111/112: $0\checkResult[17:0] [17]
   112/112: $0\oReadFifoRequest[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\divider.\quo' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\rem' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient0' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy0' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy0' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient1' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy1' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff1' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy1' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient2' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy2' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff2' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy2' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient3' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy3' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff3' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy3' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient4' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy4' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff4' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy4' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient5' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy5' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff5' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy5' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient6' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy6' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff6' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy6' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient7' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy7' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff7' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy7' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\quotient8' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\dividend_copy8' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\diff8' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
No latch inferred for signal `\divider.\divider_copy8' from process `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RLE_BlobMerging.\oReadFifoRequest' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\oWriteBlobData' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\oWriteRequest' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\oAvgSizeXaxis' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\oAvgSizeYaxis' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\checkResult' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\run_length' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\run_start_x' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\run_start_y' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\run_sum_x_positions' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\run_sum_y_positions' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\run_sum_values' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\write_result_pointer' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\state' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\RunAdded' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\ContainerAdjacentResult' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\countDetectedBlobs' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\avgSizeXaxis' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\avgSizeYaxis' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\enableCOMcomputation' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\delayCounterCOM' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1minX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1minY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1maxX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1maxY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1X_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1Y_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1X_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1Y_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob1empty' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2minX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2minY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2maxX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2maxY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4746' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2X_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4747' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2Y_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4748' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2X_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4749' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2Y_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4750' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob2empty' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4751' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3minX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4752' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3minY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4753' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3maxX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4754' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3maxY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4755' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3X_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4756' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3Y_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4757' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3X_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4758' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3Y_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4759' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob3empty' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4760' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4minX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4761' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4minY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4762' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4maxX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4763' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4maxY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4764' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4X_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4765' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4Y_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4766' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4X_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4767' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4Y_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4768' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob4empty' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4769' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5minX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4770' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5minY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4771' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5maxX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4772' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5maxY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4773' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5X_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4774' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5Y_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4775' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5X_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4776' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5Y_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4777' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob5empty' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4778' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6minX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4779' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6minY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4780' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6maxX' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4781' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6maxY' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4782' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6X_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4783' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6Y_bb_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4784' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6X_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4785' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6Y_com_center' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4786' with positive edge clock.
Creating register for signal `\RLE_BlobMerging.\blob6empty' using process `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
  created $dff cell `$procdff$4787' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 8 empty switches in `\divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
Removing empty process `divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1450$1072'.
Found and cleaned up 177 empty switches in `\RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
Removing empty process `RLE_BlobMerging.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:254$1'.
Cleaned up 185 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module divider.
<suppressed ~24 debug messages>
Optimizing module RLE_BlobMerging.
<suppressed ~223 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module divider.
Optimizing module RLE_BlobMerging.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\divider'.
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~1473 debug messages>
Removed a total of 491 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$1119: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1520$1085_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1520$1085_Y [9:0] }
      Replacing known input bits on port A of cell $procmux$1113: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1535$1088_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1535$1088_Y [9:0] }
      Replacing known input bits on port A of cell $procmux$1107: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1551$1091_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1551$1091_Y [9:0] }
      Replacing known input bits on port A of cell $procmux$1101: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1566$1094_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1566$1094_Y [9:0] }
      Replacing known input bits on port A of cell $procmux$1125: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1505$1082_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1505$1082_Y [9:0] }
      Replacing known input bits on port A of cell $procmux$1131: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1489$1079_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1489$1079_Y [9:0] }
      Replacing known input bits on port A of cell $procmux$1137: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1473$1076_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1473$1076_Y [9:0] }
      Replacing known input bits on port A of cell $procmux$1143: $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1458$1073_Y -> { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1458$1073_Y [9:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~128 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \divider.
  Optimizing cells in module \RLE_BlobMerging.
    New ctrl vector for $pmux cell $procmux$3067: { $procmux$4549_CMP $auto$opt_reduce.cc:134:opt_mux$4789 }
    New ctrl vector for $pmux cell $procmux$4162: { $procmux$4675_CMP $procmux$4709_CMP $procmux$4705_CMP $procmux$4670_CMP $procmux$4264_CMP $procmux$4263_CMP $procmux$4549_CMP $procmux$4614_CMP $procmux$4639_CMP $auto$opt_reduce.cc:134:opt_mux$4793 $procmux$4225_CMP $auto$opt_reduce.cc:134:opt_mux$4791 }
    New ctrl vector for $pmux cell $procmux$2838: { $procmux$4549_CMP $auto$opt_reduce.cc:134:opt_mux$4795 }
    New ctrl vector for $pmux cell $procmux$2613: { $procmux$4549_CMP $auto$opt_reduce.cc:134:opt_mux$4797 }
    New ctrl vector for $pmux cell $procmux$4606: $auto$opt_reduce.cc:134:opt_mux$4799
    New ctrl vector for $pmux cell $procmux$4574: $auto$opt_reduce.cc:134:opt_mux$4801
    New ctrl vector for $pmux cell $procmux$4532: { $procmux$4549_CMP $auto$opt_reduce.cc:134:opt_mux$4803 }
    New ctrl vector for $pmux cell $procmux$3305: { $procmux$4549_CMP $auto$opt_reduce.cc:134:opt_mux$4805 }
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 8 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\divider'.
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4726 ($dff) from module RLE_BlobMerging (D = $procmux$4162_Y, Q = \state, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4806 ($sdff) from module RLE_BlobMerging (D = $procmux$4162_Y, Q = \state).
Adding EN signal on $procdff$4727 ($dff) from module RLE_BlobMerging (D = $procmux$4152_Y, Q = \RunAdded).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1418_Y, Q = \ContainerAdjacentResult [0]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1392_Y, Q = \ContainerAdjacentResult [1]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1367_Y, Q = \ContainerAdjacentResult [2]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1343_Y, Q = \ContainerAdjacentResult [3]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1306_Y, Q = \ContainerAdjacentResult [10]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1284_Y, Q = \ContainerAdjacentResult [4]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1263_Y, Q = \ContainerAdjacentResult [5]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1243_Y, Q = \ContainerAdjacentResult [6]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1224_Y, Q = \ContainerAdjacentResult [11]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1206_Y, Q = \ContainerAdjacentResult [7]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1189_Y, Q = \ContainerAdjacentResult [8]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1173_Y, Q = \ContainerAdjacentResult [12]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1320_Y, Q = \ContainerAdjacentResult [9]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1158_Y, Q = \ContainerAdjacentResult [13]).
Adding EN signal on $procdff$4728 ($dff) from module RLE_BlobMerging (D = $procmux$1145_Y, Q = \ContainerAdjacentResult [14]).
Adding EN signal on $procdff$4729 ($dff) from module RLE_BlobMerging (D = $procmux$4071_Y, Q = \countDetectedBlobs).
Adding EN signal on $procdff$4724 ($dff) from module RLE_BlobMerging (D = \iReadFifoData [63:32], Q = \run_sum_values).
Adding EN signal on $procdff$4730 ($dff) from module RLE_BlobMerging (D = $procmux$4020_Y, Q = \avgSizeXaxis).
Adding EN signal on $procdff$4725 ($dff) from module RLE_BlobMerging (D = $procmux$4295_Y, Q = \write_result_pointer).
Adding EN signal on $procdff$4731 ($dff) from module RLE_BlobMerging (D = $procmux$3969_Y, Q = \avgSizeYaxis).
Adding EN signal on $procdff$4723 ($dff) from module RLE_BlobMerging (D = \iReadFifoData [127:96], Q = \run_sum_y_positions).
Adding EN signal on $procdff$4732 ($dff) from module RLE_BlobMerging (D = $procmux$3918_Y, Q = \enableCOMcomputation).
Adding EN signal on $procdff$4733 ($dff) from module RLE_BlobMerging (D = 4'0000, Q = \delayCounterCOM).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5131 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5131 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5131 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5131 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4734 ($dff) from module RLE_BlobMerging (D = $procmux$3830_Y, Q = \blob1minX).
Adding EN signal on $procdff$4787 ($dff) from module RLE_BlobMerging (D = $procmux$4532_Y, Q = \blob6empty).
Adding EN signal on $procdff$4786 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob6Y_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5174 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4785 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob6X_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5179 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4784 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:669$205_Y [10:1] }, Q = \blob6Y_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5184 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4783 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:668$203_Y [10:1] }, Q = \blob6X_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5190 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4782 ($dff) from module RLE_BlobMerging (D = $procmux$2476_Y, Q = \blob6maxY).
Adding EN signal on $procdff$4781 ($dff) from module RLE_BlobMerging (D = $procmux$2519_Y, Q = \blob6maxX).
Adding EN signal on $procdff$4780 ($dff) from module RLE_BlobMerging (D = $procmux$2562_Y, Q = \blob6minY).
Adding EN signal on $procdff$4779 ($dff) from module RLE_BlobMerging (D = $procmux$2600_Y, Q = \blob6minX).
Adding EN signal on $procdff$4778 ($dff) from module RLE_BlobMerging (D = $procmux$2613_Y, Q = \blob5empty).
Adding EN signal on $procdff$4777 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob5Y_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5281 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4776 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob5X_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5286 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4735 ($dff) from module RLE_BlobMerging (D = $procmux$3796_Y, Q = \blob1minY).
Adding EN signal on $procdff$4736 ($dff) from module RLE_BlobMerging (D = $procmux$3757_Y, Q = \blob1maxX).
Adding EN signal on $procdff$4737 ($dff) from module RLE_BlobMerging (D = $procmux$3718_Y, Q = \blob1maxY).
Adding EN signal on $procdff$4738 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:653$183_Y [10:1] }, Q = \blob1X_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5356 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4739 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:654$185_Y [10:1] }, Q = \blob1Y_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5362 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4740 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob1X_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5368 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4741 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob1Y_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5373 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4742 ($dff) from module RLE_BlobMerging (D = $procmux$3586_Y, Q = \blob1empty).
Adding EN signal on $procdff$4743 ($dff) from module RLE_BlobMerging (D = $procmux$3536_Y, Q = \blob2minX).
Adding EN signal on $procdff$4775 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:666$201_Y [10:1] }, Q = \blob5Y_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5410 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4774 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:665$199_Y [10:1] }, Q = \blob5X_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5416 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4773 ($dff) from module RLE_BlobMerging (D = $procmux$2748_Y, Q = \blob5maxY).
Adding EN signal on $procdff$4772 ($dff) from module RLE_BlobMerging (D = $procmux$2771_Y, Q = \blob5maxX).
Adding EN signal on $procdff$4771 ($dff) from module RLE_BlobMerging (D = $procmux$2794_Y, Q = \blob5minY).
Adding EN signal on $procdff$4770 ($dff) from module RLE_BlobMerging (D = $procmux$2812_Y, Q = \blob5minX).
Adding EN signal on $procdff$4769 ($dff) from module RLE_BlobMerging (D = $procmux$2838_Y, Q = \blob4empty).
Adding EN signal on $procdff$4768 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob4Y_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5505 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4767 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob4X_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5510 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4766 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:663$197_Y [10:1] }, Q = \blob4Y_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5515 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4765 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:662$195_Y [10:1] }, Q = \blob4X_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5521 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4764 ($dff) from module RLE_BlobMerging (D = $procmux$2970_Y, Q = \blob4maxY).
Adding EN signal on $procdff$4763 ($dff) from module RLE_BlobMerging (D = $procmux$2994_Y, Q = \blob4maxX).
Adding EN signal on $procdff$4762 ($dff) from module RLE_BlobMerging (D = $procmux$3018_Y, Q = \blob4minY).
Adding EN signal on $procdff$4761 ($dff) from module RLE_BlobMerging (D = $procmux$3037_Y, Q = \blob4minX).
Adding EN signal on $procdff$4744 ($dff) from module RLE_BlobMerging (D = $procmux$3507_Y, Q = \blob2minY).
Adding EN signal on $procdff$4745 ($dff) from module RLE_BlobMerging (D = $procmux$3473_Y, Q = \blob2maxX).
Adding EN signal on $procdff$4746 ($dff) from module RLE_BlobMerging (D = $procmux$3439_Y, Q = \blob2maxY).
Adding EN signal on $procdff$4747 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:656$187_Y [10:1] }, Q = \blob2X_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5664 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4748 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:657$189_Y [10:1] }, Q = \blob2Y_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5670 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4749 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob2X_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5676 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4750 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob2Y_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5681 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4751 ($dff) from module RLE_BlobMerging (D = $procmux$3305_Y, Q = \blob2empty).
Adding EN signal on $procdff$4752 ($dff) from module RLE_BlobMerging (D = $procmux$3270_Y, Q = \blob3minX).
Adding EN signal on $procdff$4753 ($dff) from module RLE_BlobMerging (D = $procmux$3249_Y, Q = \blob3minY).
Adding EN signal on $procdff$4754 ($dff) from module RLE_BlobMerging (D = $procmux$3223_Y, Q = \blob3maxX).
Adding EN signal on $procdff$4755 ($dff) from module RLE_BlobMerging (D = $procmux$3197_Y, Q = \blob3maxY).
Adding EN signal on $procdff$4756 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:659$191_Y [10:1] }, Q = \blob3X_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5769 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4757 ($dff) from module RLE_BlobMerging (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:660$193_Y [10:1] }, Q = \blob3Y_bb_center).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5775 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4758 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob3X_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5781 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4759 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob3Y_com_center).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$5786 ($dffe) from module RLE_BlobMerging.
Adding EN signal on $procdff$4760 ($dff) from module RLE_BlobMerging (D = $procmux$3067_Y, Q = \blob3empty).
Adding EN signal on $procdff$4713 ($dff) from module RLE_BlobMerging (D = $procmux$4704_Y, Q = \oReadFifoRequest).
Adding EN signal on $procdff$4714 ($dff) from module RLE_BlobMerging (D = { $procmux$4100_Y $procmux$1703_Y $procmux$1453_Y $procmux$1503_Y $procmux$1553_Y $procmux$1603_Y $procmux$1653_Y }, Q = \oWriteBlobData).
Adding EN signal on $procdff$4715 ($dff) from module RLE_BlobMerging (D = $procmux$4635_Y, Q = \oWriteRequest).
Adding EN signal on $procdff$4716 ($dff) from module RLE_BlobMerging (D = \divider_res_x, Q = \oAvgSizeXaxis).
Adding EN signal on $procdff$4717 ($dff) from module RLE_BlobMerging (D = \divider_res_y, Q = \oAvgSizeYaxis).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$1936_Y, Q = \checkResult [1]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$1900_Y, Q = \checkResult [4]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$1864_Y, Q = \checkResult [7]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$1828_Y, Q = \checkResult [10]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$1792_Y, Q = \checkResult [13]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$1756_Y, Q = \checkResult [16]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$2216_Y, Q = \checkResult [2]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$2146_Y, Q = \checkResult [5]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$2076_Y, Q = \checkResult [8]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$2006_Y, Q = \checkResult [11]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$2286_Y, Q = \checkResult [14]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = $procmux$4669_Y, Q = \checkResult [17]).
Adding EN signal on $procdff$4718 ($dff) from module RLE_BlobMerging (D = { $procmux$1970_Y $procmux$2040_Y $procmux$2110_Y $procmux$2180_Y $procmux$2250_Y $procmux$2320_Y }, Q = { \checkResult [15] \checkResult [12] \checkResult [9] \checkResult [6] \checkResult [3] \checkResult [0] }).
Adding EN signal on $procdff$4719 ($dff) from module RLE_BlobMerging (D = $procmux$4526_Y, Q = \run_length).
Adding EN signal on $procdff$4720 ($dff) from module RLE_BlobMerging (D = $procmux$4492_Y, Q = \run_start_x).
Adding EN signal on $procdff$4721 ($dff) from module RLE_BlobMerging (D = $procmux$4458_Y, Q = \run_start_y).
Adding EN signal on $procdff$4722 ($dff) from module RLE_BlobMerging (D = \iReadFifoData [95:64], Q = \run_sum_x_positions).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \divider..
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 210 unused cells and 1386 unused wires.
<suppressed ~244 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~69 debug messages>
Optimizing module divider.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~97 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
  Optimizing cells in module \divider.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~801 debug messages>
Finding identical cells in module `\divider'.
Removed a total of 267 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Finding unused cells or wires in module \divider..
Removed 0 unused cells and 267 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
Optimizing module divider.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
  Optimizing cells in module \divider.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Finding identical cells in module `\divider'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Finding unused cells or wires in module \divider..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
Optimizing module divider.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:               1719
   Number of wire bits:           8266
   Number of public wires:          83
   Number of public wire bits:    1241
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1722
     $add                          545
     $and                           24
     $dffe                         586
     $eq                           413
     $ge                           132
     $gt                           428
     $le                           132
     $logic_and                     15
     $logic_not                     41
     $logic_or                     227
     $lt                          3102
     $mux                         2273
     $ne                           457
     $not                           14
     $pmux                         473
     $reduce_and                   395
     $reduce_bool                  129
     $reduce_or                     44
     $sdffe                          5
     $sub                         2772

=== divider ===

   Number of wires:                 39
   Number of wire bits:            422
   Number of public wires:          39
   Number of public wire bits:     422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $mux                           96
     $sub                           88

=== design hierarchy ===

   RLE_BlobMerging                   1
     divider                         0

   Number of wires:               1719
   Number of wire bits:           8266
   Number of public wires:          83
   Number of public wire bits:    1241
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1722
     $add                          545
     $and                           24
     $dffe                         586
     $eq                           413
     $ge                           132
     $gt                           428
     $le                           132
     $logic_and                     15
     $logic_not                     41
     $logic_or                     227
     $lt                          3102
     $mux                         2273
     $ne                           457
     $not                           14
     $pmux                         473
     $reduce_and                   395
     $reduce_bool                  129
     $reduce_or                     44
     $sdffe                          5
     $sub                         2772

End of script. Logfile hash: f3b25502aa, CPU: user 1.19s system 0.02s, MEM: 30.29 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 31% 5x opt_expr (0 sec), 15% 2x read_verilog (0 sec), ...
