xst -intstyle ise -ifn "D:/Verilog/AlarmClock/aclock.xst" -ofn "D:/Verilog/AlarmClock/aclock.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 aclock.ngc aclock.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o aclock_map.ncd aclock.ngd aclock.pcf 
par -w -intstyle ise -ol high -mt off aclock_map.ncd aclock.ncd aclock.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml aclock.twx aclock.ncd -o aclock.twr aclock.pcf 
bitgen -intstyle ise -f aclock.ut aclock.ncd 
