Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /media/parth/F/Parth/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto c772c1a21e4f4c11846c2ff7a514b22e --debug typical --relax --mt 8 --include ../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0 --include ../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog --include ../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl -L xil_defaultlib -L generic_baseblocks_v2_1 -L axi_data_fifo_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L axi_protocol_converter_v2_1 -L fifo_generator_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_controller_testbench_behav xil_defaultlib.axi_controller_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix master [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:16]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix master [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:17]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:18]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:19]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:20]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:21]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:22]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:23]
ERROR: [VRFC 10-93] set_stop_on_error is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:24]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix master [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:45]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix master [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:46]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:47]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:48]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:49]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:50]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:51]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:52]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix slave [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:53]
ERROR: [VRFC 10-93] set_channel_level_info is not declared under prefix master [../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_apis.v:55]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
