// Seed: 3355872110
module module_0 (
    output wire id_0,
    output supply1 id_1,
    output wor id_2
);
  assign id_0 = -1 * -1 * -1 + 1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1
);
  logic [1 : -1 'b0] id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_3 = 1;
  assign id_1 = 1 ? id_3 : 1 / 1 - -1;
  logic [7:0] id_4;
  assign id_3 = id_0;
  assign id_4[1] = id_4 ? -1 ** -1 : id_4;
endmodule
