Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/period_dual_count.vhd in Library work.
Entity <period_dual_count> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd in Library work.
ERROR:HDLParsers:3317 - F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd Line 26.  Library modelsim_lib cannot be found.
ERROR:HDLParsers:3013 - F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd Line 27. Library modelsim_lib is not declared.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/period_dual_count.vhd in Library work.
Entity <period_dual_count> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd in Library work.
ERROR:HDLParsers:3317 - F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd Line 26.  Library modelsim_lib cannot be found.
ERROR:HDLParsers:3013 - F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/FSD_Testbench.vhd Line 27. Library modelsim_lib is not declared.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <period_dual_count> (Architecture <behavioral>).
ERROR:Xst:834 - F:/PT8611/Xilinx/fpga_version/v5_debug/period_dual_count/period_dual_count.vhd line 10: Generic <count_val1> has not been given a value.
--> 

Total memory usage is 56704 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


