library verilog;
use verilog.vl_types.all;
entity LTC231512 is
    port(
        clk_50M         : in     vl_logic;
        reset_n         : in     vl_logic;
        SDO             : in     vl_logic;
        CS_n            : out    vl_logic;
        SCK             : out    vl_logic;
        data_out        : out    vl_logic_vector(11 downto 0)
    );
end LTC231512;
