$date
	Thu Apr 22 16:26:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module encoder_tb $end
$var reg 1 ! clk $end
$var reg 1 " enablen $end
$var reg 10 # key [9:0] $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 " enablen $end
$var wire 10 $ key [9:0] $end
$var wire 1 % loadn $end
$var wire 1 & pgt_1Hz $end
$var reg 4 ' D [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
z&
0%
b0 $
b0 #
0"
0!
$end
#1000
1%
1"
#3000
1!
#4000
0"
#5000
0%
0!
#6000
1%
1!
#16000
