// Seed: 1540524611
module module_0 #(
    parameter id_36 = 32'd11,
    parameter id_56 = 32'd42
) (
    input wand id_0,
    output tri id_1,
    input tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    input supply1 id_13,
    input tri1 id_14,
    output uwire id_15,
    input wor id_16,
    input tri1 id_17,
    output tri id_18,
    output uwire id_19
);
  supply0 id_21 = 1;
  wire  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  _id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  _id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ;
  logic [id_56 : 1  |  ~  id_36  &  1] id_65 = id_54;
  parameter id_66 = -1;
  assign id_47 = 1;
  logic id_67;
  parameter [-1 : 1] id_68 = id_66;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3
);
  wor id_5 = -1 & id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_18 = 0;
endmodule
