static void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = (struct V_5 * ) V_4 -> V_7 ;\r\nint V_8 ;\r\nT_1 V_9 ;\r\nV_8 = V_2 -> V_10 - V_6 -> V_11 ;\r\nif ( V_6 == & V_12 [ 0 ] ) {\r\nV_9 = F_2 ( V_13 + ( V_8 << 2 ) ) ;\r\nV_9 &= ~ V_6 -> V_14 ;\r\nV_9 |= V_6 -> V_15 ;\r\nF_3 ( V_9 , V_13 + ( V_8 << 2 ) ) ;\r\n} else {\r\n#ifdef F_4\r\nif ( ( V_6 -> V_11 == V_6 -> V_16 )\r\n&& ( V_8 == V_6 -> V_17 ) )\r\nF_5 () ;\r\n#endif\r\nV_9 = F_2 ( V_6 -> V_18 ) | ( 1 << V_8 ) ;\r\nF_3 ( V_9 , V_6 -> V_18 ) ;\r\n}\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = (struct V_5 * ) V_4 -> V_7 ;\r\nint V_8 ;\r\nT_1 V_9 ;\r\nV_8 = V_2 -> V_10 - V_6 -> V_11 ;\r\nif ( V_6 == & V_12 [ 0 ] ) {\r\nV_9 = F_2 ( V_13 + ( V_8 << 2 ) ) ;\r\nV_9 &= ~ V_6 -> V_14 ;\r\nV_9 |= V_6 -> V_15 ;\r\nF_3 ( V_9 , V_13 + ( V_8 << 2 ) ) ;\r\n} else {\r\nV_9 = F_2 ( V_6 -> V_18 ) | ( 1 << V_8 ) ;\r\nF_3 ( V_9 , V_6 -> V_18 ) ;\r\n}\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = (struct V_5 * ) V_4 -> V_7 ;\r\nint V_8 ;\r\nT_1 V_9 ;\r\nV_8 = V_2 -> V_10 - V_6 -> V_11 ;\r\nif ( V_6 == & V_12 [ 0 ] ) {\r\nV_9 = F_2 ( V_13 + ( V_8 << 2 ) ) ;\r\nV_9 &= ~ V_6 -> V_14 ;\r\nV_9 |= V_6 -> V_19 ;\r\nF_3 ( V_9 , V_13 + ( V_8 << 2 ) ) ;\r\n} else {\r\nV_9 = F_2 ( V_6 -> V_18 ) & ~ ( 1 << V_8 ) ;\r\nF_3 ( V_9 , V_6 -> V_18 ) ;\r\n}\r\n}\r\nstatic void F_8 ( unsigned int V_10 , struct V_20 * V_21 )\r\n{\r\nstruct V_3 * V_4 ;\r\nstruct V_5 * V_6 ;\r\nint V_22 ;\r\nunsigned long V_23 , V_24 , V_25 ;\r\nfor ( V_22 = 1 ; V_22 < V_26 ; V_22 ++ ) {\r\nif ( V_10 == V_12 [ V_22 ] . V_27 ) {\r\nV_4 = V_12 [ V_22 ] . V_4 ;\r\nV_6 = (struct V_5 * ) V_4 -> V_7 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_22 >= V_26 ) {\r\nF_9 ( L_1 , V_10 ) ;\r\nreturn;\r\n}\r\nV_23 = F_2 ( V_6 -> V_18 ) ;\r\nwhile ( 1 ) {\r\nV_24 = F_2 ( V_6 -> V_28 ) & ~ V_23 ;\r\nif ( V_24 == 0 )\r\nbreak;\r\nF_10 (n, &status, BITS_PER_LONG) {\r\nF_11 ( V_12 [ V_22 ] . V_11 + V_25 ) ;\r\n}\r\n}\r\n}\r\nstatic int F_12 ( struct V_3 * V_2 , unsigned int V_10 ,\r\nT_2 V_29 )\r\n{\r\nF_13 ( V_10 , & V_30 , V_31 ) ;\r\nF_14 ( V_10 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( struct V_3 * V_2 , struct V_33 * V_34 ,\r\nconst T_1 * V_35 , unsigned int V_36 ,\r\nunsigned long * V_37 ,\r\nunsigned int * V_38 )\r\n{\r\n* V_37 = V_35 [ 0 ] ;\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_16 ( struct V_39 * V_40 )\r\n{\r\nint V_8 ;\r\nV_8 = F_2 ( V_13 + V_41 ) ;\r\nif ( ! ( V_8 & V_42 ) )\r\nreturn;\r\nV_8 &= V_43 ;\r\nF_17 ( V_12 [ 0 ] . V_4 , V_8 , V_40 ) ;\r\n}\r\nstatic void T_3 F_18 ( struct V_39 * V_40 )\r\n{\r\nint V_8 ;\r\nV_8 = F_2 ( V_13 + V_44 ) ;\r\nif ( ! ( V_8 & V_42 ) )\r\nreturn;\r\nV_8 &= V_43 ;\r\nF_17 ( V_12 [ 0 ] . V_4 , V_8 , V_40 ) ;\r\n}\r\nvoid T_4 F_19 ( void )\r\n{\r\nint V_10 ;\r\nV_26 = 1 ;\r\nV_13 = F_20 ( 0xd4282000 , 0x1000 ) ;\r\nV_12 [ 0 ] . V_19 = V_45 . V_19 ;\r\nV_12 [ 0 ] . V_15 = V_45 . V_15 ;\r\nV_12 [ 0 ] . V_14 = V_45 . V_14 ;\r\nV_12 [ 0 ] . V_46 = 64 ;\r\nV_12 [ 0 ] . V_11 = 0 ;\r\nV_12 [ 0 ] . V_4 = F_21 ( NULL , 64 , 0 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 0 ] ) ;\r\nfor ( V_10 = 0 ; V_10 < 64 ; V_10 ++ ) {\r\nF_6 ( F_22 ( V_10 ) ) ;\r\nF_13 ( V_10 , & V_30 , V_31 ) ;\r\nF_14 ( V_10 , V_32 ) ;\r\n}\r\nF_23 ( V_12 [ 0 ] . V_4 ) ;\r\nF_24 ( F_16 ) ;\r\n}\r\nvoid T_4 F_25 ( void )\r\n{\r\nint V_10 , V_48 ;\r\nV_26 = 8 ;\r\nV_13 = F_20 ( 0xd4282000 , 0x1000 ) ;\r\nV_12 [ 0 ] . V_19 = V_49 . V_19 ;\r\nV_12 [ 0 ] . V_15 = V_49 . V_15 ;\r\nV_12 [ 0 ] . V_14 = V_49 . V_14 ;\r\nV_12 [ 0 ] . V_46 = 64 ;\r\nV_12 [ 0 ] . V_11 = 0 ;\r\nV_12 [ 0 ] . V_4 = F_21 ( NULL , 64 , 0 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 0 ] ) ;\r\nV_12 [ 1 ] . V_28 = V_13 + 0x150 ;\r\nV_12 [ 1 ] . V_18 = V_13 + 0x168 ;\r\nV_12 [ 1 ] . V_16 = V_12 [ 0 ] . V_11 +\r\nV_12 [ 0 ] . V_46 ;\r\nV_12 [ 1 ] . V_17 = 1 ;\r\nV_12 [ 1 ] . V_46 = 2 ;\r\nV_12 [ 1 ] . V_27 = 4 ;\r\nV_12 [ 1 ] . V_11 = V_12 [ 0 ] . V_11 + V_12 [ 0 ] . V_46 ;\r\nV_12 [ 1 ] . V_4 = F_21 ( NULL , V_12 [ 1 ] . V_46 ,\r\nV_12 [ 1 ] . V_11 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 1 ] ) ;\r\nV_12 [ 2 ] . V_28 = V_13 + 0x154 ;\r\nV_12 [ 2 ] . V_18 = V_13 + 0x16c ;\r\nV_12 [ 2 ] . V_46 = 2 ;\r\nV_12 [ 2 ] . V_27 = 5 ;\r\nV_12 [ 2 ] . V_11 = V_12 [ 1 ] . V_11 + V_12 [ 1 ] . V_46 ;\r\nV_12 [ 2 ] . V_4 = F_21 ( NULL , V_12 [ 2 ] . V_46 ,\r\nV_12 [ 2 ] . V_11 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 2 ] ) ;\r\nV_12 [ 3 ] . V_28 = V_13 + 0x180 ;\r\nV_12 [ 3 ] . V_18 = V_13 + 0x17c ;\r\nV_12 [ 3 ] . V_46 = 3 ;\r\nV_12 [ 3 ] . V_27 = 9 ;\r\nV_12 [ 3 ] . V_11 = V_12 [ 2 ] . V_11 + V_12 [ 2 ] . V_46 ;\r\nV_12 [ 3 ] . V_4 = F_21 ( NULL , V_12 [ 3 ] . V_46 ,\r\nV_12 [ 3 ] . V_11 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 3 ] ) ;\r\nV_12 [ 4 ] . V_28 = V_13 + 0x158 ;\r\nV_12 [ 4 ] . V_18 = V_13 + 0x170 ;\r\nV_12 [ 4 ] . V_46 = 5 ;\r\nV_12 [ 4 ] . V_27 = 17 ;\r\nV_12 [ 4 ] . V_11 = V_12 [ 3 ] . V_11 + V_12 [ 3 ] . V_46 ;\r\nV_12 [ 4 ] . V_4 = F_21 ( NULL , V_12 [ 4 ] . V_46 ,\r\nV_12 [ 4 ] . V_11 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 4 ] ) ;\r\nV_12 [ 5 ] . V_28 = V_13 + 0x15c ;\r\nV_12 [ 5 ] . V_18 = V_13 + 0x174 ;\r\nV_12 [ 5 ] . V_46 = 15 ;\r\nV_12 [ 5 ] . V_27 = 35 ;\r\nV_12 [ 5 ] . V_11 = V_12 [ 4 ] . V_11 + V_12 [ 4 ] . V_46 ;\r\nV_12 [ 5 ] . V_4 = F_21 ( NULL , V_12 [ 5 ] . V_46 ,\r\nV_12 [ 5 ] . V_11 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 5 ] ) ;\r\nV_12 [ 6 ] . V_28 = V_13 + 0x160 ;\r\nV_12 [ 6 ] . V_18 = V_13 + 0x178 ;\r\nV_12 [ 6 ] . V_46 = 2 ;\r\nV_12 [ 6 ] . V_27 = 51 ;\r\nV_12 [ 6 ] . V_11 = V_12 [ 5 ] . V_11 + V_12 [ 5 ] . V_46 ;\r\nV_12 [ 6 ] . V_4 = F_21 ( NULL , V_12 [ 6 ] . V_46 ,\r\nV_12 [ 6 ] . V_11 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 6 ] ) ;\r\nV_12 [ 7 ] . V_28 = V_13 + 0x188 ;\r\nV_12 [ 7 ] . V_18 = V_13 + 0x184 ;\r\nV_12 [ 7 ] . V_46 = 2 ;\r\nV_12 [ 7 ] . V_27 = 55 ;\r\nV_12 [ 7 ] . V_11 = V_12 [ 6 ] . V_11 + V_12 [ 6 ] . V_46 ;\r\nV_12 [ 7 ] . V_4 = F_21 ( NULL , V_12 [ 7 ] . V_46 ,\r\nV_12 [ 7 ] . V_11 , 0 ,\r\n& V_47 ,\r\n& V_12 [ 7 ] ) ;\r\nV_48 = V_12 [ 7 ] . V_11 + V_12 [ 7 ] . V_46 ;\r\nfor ( V_10 = 0 ; V_10 < V_48 ; V_10 ++ ) {\r\nF_6 ( F_22 ( V_10 ) ) ;\r\nif ( V_10 == V_12 [ 1 ] . V_27 ||\r\nV_10 == V_12 [ 2 ] . V_27 ||\r\nV_10 == V_12 [ 3 ] . V_27 ||\r\nV_10 == V_12 [ 4 ] . V_27 ||\r\nV_10 == V_12 [ 5 ] . V_27 ||\r\nV_10 == V_12 [ 6 ] . V_27 ||\r\nV_10 == V_12 [ 7 ] . V_27 ) {\r\nF_26 ( V_10 , & V_30 ) ;\r\nF_27 ( V_10 , F_8 ) ;\r\n} else {\r\nF_13 ( V_10 , & V_30 ,\r\nV_31 ) ;\r\n}\r\nF_14 ( V_10 , V_32 ) ;\r\n}\r\nF_23 ( V_12 [ 0 ] . V_4 ) ;\r\nF_24 ( F_18 ) ;\r\n}\r\nstatic int T_4 F_28 ( struct V_33 * V_34 )\r\n{\r\nint V_50 , V_46 , V_10 , V_22 = 0 ;\r\nV_50 = F_29 ( V_34 , L_2 , & V_46 ) ;\r\nif ( V_50 ) {\r\nF_9 ( L_3 ) ;\r\nreturn V_50 ;\r\n}\r\nV_13 = F_30 ( V_34 , 0 ) ;\r\nif ( ! V_13 ) {\r\nF_9 ( L_4 ) ;\r\nreturn - V_51 ;\r\n}\r\nV_12 [ 0 ] . V_11 = 0 ;\r\nV_12 [ 0 ] . V_4 = F_31 ( V_34 , V_46 ,\r\n& V_52 ,\r\n& V_12 [ 0 ] ) ;\r\nfor ( V_10 = 0 ; V_10 < V_46 ; V_10 ++ ) {\r\nV_50 = F_32 ( V_12 [ 0 ] . V_4 , V_10 ) ;\r\nif ( ! V_50 ) {\r\nF_9 ( L_5 ) ;\r\ngoto V_53;\r\n}\r\nif ( ! V_10 )\r\nV_12 [ 0 ] . V_11 = V_50 ;\r\n}\r\nV_12 [ 0 ] . V_46 = V_46 ;\r\nreturn 0 ;\r\nV_53:\r\nif ( V_12 [ 0 ] . V_11 ) {\r\nfor ( V_22 = 0 ; V_22 < V_10 ; V_22 ++ )\r\nF_33 ( V_12 [ 0 ] . V_11 + V_22 ) ;\r\n}\r\nF_34 ( V_12 [ 0 ] . V_4 ) ;\r\nF_35 ( V_13 ) ;\r\nreturn - V_54 ;\r\n}\r\nstatic int T_4 F_36 ( struct V_33 * V_34 ,\r\nstruct V_33 * V_55 )\r\n{\r\nint V_50 ;\r\nV_50 = F_28 ( V_34 ) ;\r\nif ( V_50 < 0 )\r\nreturn V_50 ;\r\nV_12 [ 0 ] . V_19 = V_45 . V_19 ;\r\nV_12 [ 0 ] . V_15 = V_45 . V_15 ;\r\nV_12 [ 0 ] . V_14 = V_45 . V_14 ;\r\nF_23 ( V_12 [ 0 ] . V_4 ) ;\r\nF_24 ( F_16 ) ;\r\nV_26 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_37 ( struct V_33 * V_34 ,\r\nstruct V_33 * V_55 )\r\n{\r\nint V_50 ;\r\nV_50 = F_28 ( V_34 ) ;\r\nif ( V_50 < 0 )\r\nreturn V_50 ;\r\nV_12 [ 0 ] . V_19 = V_49 . V_19 ;\r\nV_12 [ 0 ] . V_15 = V_49 . V_15 ;\r\nV_12 [ 0 ] . V_14 = V_49 . V_14 ;\r\nF_23 ( V_12 [ 0 ] . V_4 ) ;\r\nF_24 ( F_18 ) ;\r\nV_26 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_38 ( struct V_33 * V_34 ,\r\nstruct V_33 * V_55 )\r\n{\r\nstruct V_56 V_57 ;\r\nint V_22 , V_50 , V_10 , V_58 = 0 ;\r\nT_1 V_46 , V_59 ;\r\nif ( ! V_55 )\r\nreturn - V_60 ;\r\nV_22 = V_26 ;\r\nV_50 = F_29 ( V_34 , L_2 ,\r\n& V_46 ) ;\r\nif ( V_50 ) {\r\nF_9 ( L_3 ) ;\r\nreturn - V_54 ;\r\n}\r\nV_50 = F_39 ( V_34 , 0 , & V_57 ) ;\r\nif ( V_50 < 0 ) {\r\nF_9 ( L_6 ) ;\r\nreturn - V_54 ;\r\n}\r\nV_12 [ V_22 ] . V_28 = V_13 + V_57 . V_61 ;\r\nV_50 = F_39 ( V_34 , 1 , & V_57 ) ;\r\nif ( V_50 < 0 ) {\r\nF_9 ( L_6 ) ;\r\nreturn - V_54 ;\r\n}\r\nV_12 [ V_22 ] . V_18 = V_13 + V_57 . V_61 ;\r\nV_12 [ V_22 ] . V_27 = F_40 ( V_34 , 0 ) ;\r\nif ( ! V_12 [ V_22 ] . V_27 )\r\nreturn - V_54 ;\r\nV_12 [ V_22 ] . V_11 = 0 ;\r\nV_12 [ V_22 ] . V_4 = F_31 ( V_34 , V_46 ,\r\n& V_52 ,\r\n& V_12 [ V_22 ] ) ;\r\nfor ( V_10 = 0 ; V_10 < V_46 ; V_10 ++ ) {\r\nV_50 = F_32 ( V_12 [ V_22 ] . V_4 , V_10 ) ;\r\nif ( ! V_50 ) {\r\nF_9 ( L_5 ) ;\r\ngoto V_53;\r\n}\r\nif ( ! V_10 )\r\nV_12 [ V_22 ] . V_11 = V_50 ;\r\n}\r\nV_12 [ V_22 ] . V_46 = V_46 ;\r\nif ( ! F_29 ( V_34 , L_7 ,\r\n& V_59 ) ) {\r\nV_12 [ V_22 ] . V_16 = V_12 [ V_22 ] . V_11 ;\r\nV_12 [ V_22 ] . V_17 = V_59 ;\r\n}\r\nF_27 ( V_12 [ V_22 ] . V_27 ,\r\nF_8 ) ;\r\nV_26 ++ ;\r\nreturn 0 ;\r\nV_53:\r\nif ( V_12 [ V_22 ] . V_11 ) {\r\nfor ( V_58 = 0 ; V_58 < V_10 ; V_58 ++ )\r\nF_33 ( V_12 [ V_22 ] . V_11 + V_58 ) ;\r\n}\r\nF_34 ( V_12 [ V_22 ] . V_4 ) ;\r\nreturn - V_54 ;\r\n}
