Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 21 18:15:57 2020
| Host         : LAPTOP-MNNJTF3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: ps2_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.701        0.000                      0                  997        0.192        0.000                      0                  997        3.000        0.000                       0                   498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_65mhz_mod/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65mhz_mod/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz         5.954        0.000                      0                   57        0.192        0.000                      0                   57        7.192        0.000                       0                    37  
  clkfbout_clk_wiz_65mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                       3.701        0.000                      0                  940        0.202        0.000                      0                  940        4.500        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_mod/inst/clk_in1
  To Clock:  clk_65mhz_mod/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_mod/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_65mhz_mod/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        5.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.350ns (25.422%)  route 6.894ns (74.578%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     2.177 f  xvga_mod/vcount_out_reg[1]/Q
                         net (fo=62, routed)          2.905     5.082    xvga_mod/O72[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.124     5.206 r  xvga_mod/rgb[11]_i_157/O
                         net (fo=1, routed)           0.000     5.206    xvga_mod/rgb[11]_i_157_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.719 r  xvga_mod/rgb_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.719    xvga_mod/rgb_reg[11]_i_58_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 f  xvga_mod/rgb_reg[11]_i_20/CO[0]
                         net (fo=2, routed)           0.710     6.684    xvga_mod/rgb_reg[11]_i_20_n_3
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.393     7.077 f  xvga_mod/rgb[3]_i_6/O
                         net (fo=2, routed)           1.139     8.215    xvga_mod/rgb[3]_i_6_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.332     8.547 r  xvga_mod/rgb[7]_i_6/O
                         net (fo=2, routed)           0.820     9.367    xvga_mod/rgb[7]_i_6_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  xvga_mod/rgb[7]_i_2/O
                         net (fo=2, routed)           1.321    10.811    xvga_mod/rgb[7]_i_2_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.154    10.965 r  xvga_mod/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    10.965    pixel[7]
    SLICE_X5Y104         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X5Y104         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.075    16.919    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         16.919    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 2.320ns (25.408%)  route 6.811ns (74.592%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     2.177 f  xvga_mod/vcount_out_reg[1]/Q
                         net (fo=62, routed)          2.905     5.082    xvga_mod/O72[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.124     5.206 r  xvga_mod/rgb[11]_i_157/O
                         net (fo=1, routed)           0.000     5.206    xvga_mod/rgb[11]_i_157_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.719 r  xvga_mod/rgb_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.719    xvga_mod/rgb_reg[11]_i_58_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 f  xvga_mod/rgb_reg[11]_i_20/CO[0]
                         net (fo=2, routed)           0.710     6.684    xvga_mod/rgb_reg[11]_i_20_n_3
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.393     7.077 f  xvga_mod/rgb[3]_i_6/O
                         net (fo=2, routed)           1.139     8.215    xvga_mod/rgb[3]_i_6_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.332     8.547 r  xvga_mod/rgb[7]_i_6/O
                         net (fo=2, routed)           0.820     9.367    xvga_mod/rgb[7]_i_6_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  xvga_mod/rgb[7]_i_2/O
                         net (fo=2, routed)           1.238    10.729    xvga_mod/rgb[7]_i_2_n_0
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.124    10.853 r  xvga_mod/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    10.853    pixel[1]
    SLICE_X4Y103         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X4Y103         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.032    16.876    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 2.345ns (26.224%)  route 6.597ns (73.776%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     2.177 f  xvga_mod/vcount_out_reg[1]/Q
                         net (fo=62, routed)          2.905     5.082    xvga_mod/O72[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.124     5.206 r  xvga_mod/rgb[11]_i_157/O
                         net (fo=1, routed)           0.000     5.206    xvga_mod/rgb[11]_i_157_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.719 r  xvga_mod/rgb_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.719    xvga_mod/rgb_reg[11]_i_58_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 f  xvga_mod/rgb_reg[11]_i_20/CO[0]
                         net (fo=2, routed)           0.710     6.684    xvga_mod/rgb_reg[11]_i_20_n_3
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.393     7.077 f  xvga_mod/rgb[3]_i_6/O
                         net (fo=2, routed)           1.139     8.215    xvga_mod/rgb[3]_i_6_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.332     8.547 r  xvga_mod/rgb[7]_i_6/O
                         net (fo=2, routed)           0.533     9.080    xvga_mod/rgb[7]_i_6_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.124     9.204 r  xvga_mod/rgb[4]_i_2/O
                         net (fo=2, routed)           1.311    10.515    xvga_mod/rgb[4]_i_2_n_0
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.149    10.664 r  xvga_mod/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    10.664    pixel[3]
    SLICE_X4Y103         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X4Y103         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.075    16.919    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.919    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 2.320ns (26.390%)  route 6.471ns (73.610%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     2.177 f  xvga_mod/vcount_out_reg[1]/Q
                         net (fo=62, routed)          2.905     5.082    xvga_mod/O72[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.124     5.206 r  xvga_mod/rgb[11]_i_157/O
                         net (fo=1, routed)           0.000     5.206    xvga_mod/rgb[11]_i_157_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.719 r  xvga_mod/rgb_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.719    xvga_mod/rgb_reg[11]_i_58_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.973 f  xvga_mod/rgb_reg[11]_i_20/CO[0]
                         net (fo=2, routed)           0.710     6.684    xvga_mod/rgb_reg[11]_i_20_n_3
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.393     7.077 f  xvga_mod/rgb[3]_i_6/O
                         net (fo=2, routed)           1.139     8.215    xvga_mod/rgb[3]_i_6_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.332     8.547 r  xvga_mod/rgb[7]_i_6/O
                         net (fo=2, routed)           0.533     9.080    xvga_mod/rgb[7]_i_6_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.124     9.204 r  xvga_mod/rgb[4]_i_2/O
                         net (fo=2, routed)           1.185    10.388    xvga_mod/rgb[4]_i_2_n_0
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.124    10.512 r  xvga_mod/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    10.512    pixel[4]
    SLICE_X5Y104         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X5Y104         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.031    16.875    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.139ns (25.289%)  route 6.319ns (74.711%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.717     1.719    xvga_mod/CLK
    SLICE_X4Y86          FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          2.718     4.894    xvga_mod/O72[0]
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     5.018 r  xvga_mod/p_1_out_carry_i_3__10/O
                         net (fo=1, routed)           0.000     5.018    display_mod/blob_ASharp/p_1_out_carry__0_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.550 r  display_mod/blob_ASharp/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.001     5.551    display_mod/blob_ASharp/p_1_out_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  display_mod/blob_ASharp/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.665    display_mod/blob_ASharp/p_1_out_carry__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.893 r  display_mod/blob_ASharp/p_1_out_carry__1/CO[2]
                         net (fo=1, routed)           0.644     6.536    display_mod/blob_ASharp/p_1_out_carry__1_n_1
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.313     6.849 f  display_mod/blob_ASharp/rgb[11]_i_13/O
                         net (fo=5, routed)           1.131     7.980    xvga_mod/rgb_reg[3]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.104 r  xvga_mod/rgb[11]_i_16/O
                         net (fo=3, routed)           1.162     9.266    xvga_mod/rgb[11]_i_16_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  xvga_mod/rgb[11]_i_5/O
                         net (fo=2, routed)           0.664    10.054    xvga_mod/rgb[11]_i_5_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I3_O)        0.124    10.178 r  xvga_mod/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    10.178    pixel[11]
    SLICE_X4Y103         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X4Y103         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.029    16.873    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 1.855ns (22.925%)  route 6.237ns (77.075%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 16.983 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X6Y88          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.478     2.199 r  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.966     4.165    xvga_mod/out[4]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.323     4.488 r  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.682     5.170    xvga_mod/hblank_i_4_n_0
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.355     5.525 r  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.674     6.200    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.327     6.527 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.016     7.542    xvga_mod/hreset
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.666 r  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.525     8.191    xvga_mod/vblank_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.775     9.090    xvga_mod/vreset
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.214 r  xvga_mod/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.599     9.813    xvga_mod/vcount_out0
    SLICE_X5Y86          FDRE                                         r  xvga_mod/vcount_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.595    16.983    xvga_mod/CLK
    SLICE_X5Y86          FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism              0.096    17.079    
                         clock uncertainty           -0.132    16.947    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    16.518    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 2.139ns (25.912%)  route 6.116ns (74.088%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 16.978 - 15.385 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.717     1.719    xvga_mod/CLK
    SLICE_X4Y86          FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          2.718     4.894    xvga_mod/O72[0]
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.124     5.018 r  xvga_mod/p_1_out_carry_i_3__10/O
                         net (fo=1, routed)           0.000     5.018    display_mod/blob_ASharp/p_1_out_carry__0_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.550 r  display_mod/blob_ASharp/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.001     5.551    display_mod/blob_ASharp/p_1_out_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  display_mod/blob_ASharp/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.665    display_mod/blob_ASharp/p_1_out_carry__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.893 r  display_mod/blob_ASharp/p_1_out_carry__1/CO[2]
                         net (fo=1, routed)           0.644     6.536    display_mod/blob_ASharp/p_1_out_carry__1_n_1
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.313     6.849 f  display_mod/blob_ASharp/rgb[11]_i_13/O
                         net (fo=5, routed)           1.131     7.980    xvga_mod/rgb_reg[3]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.104 r  xvga_mod/rgb[11]_i_16/O
                         net (fo=3, routed)           1.162     9.266    xvga_mod/rgb[11]_i_16_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  xvga_mod/rgb[11]_i_5/O
                         net (fo=2, routed)           0.460     9.850    xvga_mod/rgb[11]_i_5_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     9.974 r  xvga_mod/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000     9.974    pixel[9]
    SLICE_X4Y102         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.591    16.978    clk_65mhz
    SLICE_X4Y102         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism             -0.001    16.977    
                         clock uncertainty           -0.132    16.845    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029    16.874    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         16.874    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 2.083ns (26.657%)  route 5.731ns (73.343%))
  Logic Levels:           6  (LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 16.984 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X6Y88          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.478     2.199 r  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.966     4.165    xvga_mod/out[4]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.323     4.488 r  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.682     5.170    xvga_mod/hblank_i_4_n_0
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.355     5.525 r  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.674     6.200    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.327     6.527 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.016     7.542    xvga_mod/hreset
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.666 r  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.811     8.477    xvga_mod/vblank_i_5_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.150     8.627 r  xvga_mod/vsync_out_i_2/O
                         net (fo=1, routed)           0.582     9.209    xvga_mod/vsync_out_i_2_n_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.326     9.535 r  xvga_mod/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     9.535    xvga_mod/vsync_out_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  xvga_mod/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.596    16.984    xvga_mod/CLK
    SLICE_X4Y87          FDRE                                         r  xvga_mod/vsync_out_reg/C
                         clock pessimism              0.096    17.080    
                         clock uncertainty           -0.132    16.948    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.031    16.979    xvga_mod/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         16.979    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.855ns (24.499%)  route 5.717ns (75.501%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 16.985 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X6Y88          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.478     2.199 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.966     4.165    xvga_mod/out[4]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.323     4.488 f  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.682     5.170    xvga_mod/hblank_i_4_n_0
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.355     5.525 f  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.674     6.200    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.327     6.527 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.016     7.542    xvga_mod/hreset
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.525     8.191    xvga_mod/vblank_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.315 f  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.854     9.169    xvga_mod/vreset
    SLICE_X4Y88          LUT3 (Prop_lut3_I0_O)        0.124     9.293 r  xvga_mod/vcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.293    xvga_mod/vcount_out[1]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.597    16.985    xvga_mod/CLK
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[1]/C
                         clock pessimism              0.096    17.081    
                         clock uncertainty           -0.132    16.949    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    16.978    xvga_mod/vcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.849ns (24.439%)  route 5.717ns (75.561%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 16.985 - 15.385 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.719     1.721    xvga_mod/CLK
    SLICE_X6Y88          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.478     2.199 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.966     4.165    xvga_mod/out[4]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.323     4.488 f  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.682     5.170    xvga_mod/hblank_i_4_n_0
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.355     5.525 f  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.674     6.200    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.327     6.527 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.016     7.542    xvga_mod/hreset
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.525     8.191    xvga_mod/vblank_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.315 f  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.854     9.169    xvga_mod/vreset
    SLICE_X4Y88          LUT3 (Prop_lut3_I0_O)        0.118     9.287 r  xvga_mod/vcount_out[6]_i_1/O
                         net (fo=1, routed)           0.000     9.287    xvga_mod/vcount_out[6]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.597    16.985    xvga_mod/CLK
    SLICE_X4Y88          FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
                         clock pessimism              0.096    17.081    
                         clock uncertainty           -0.132    16.949    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.075    17.024    xvga_mod/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  7.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.601     0.603    xvga_mod/CLK
    SLICE_X1Y102         FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.134     0.877    hsync
    SLICE_X0Y102         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.873     0.875    clk_65mhz
    SLICE_X0Y102         FDRE                                         r  hs_reg/C
                         clock pessimism             -0.260     0.616    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070     0.686    hs_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 xvga_mod/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.598     0.600    xvga_mod/CLK
    SLICE_X4Y87          FDRE                                         r  xvga_mod/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  xvga_mod/vsync_out_reg/Q
                         net (fo=2, routed)           0.136     0.877    vsync
    SLICE_X4Y87          FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.868     0.870    clk_65mhz
    SLICE_X4Y87          FDRE                                         r  vs_reg/C
                         clock pessimism             -0.270     0.600    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.075     0.675    vs_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 xvga_mod/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.886%)  route 0.130ns (41.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.598     0.600    xvga_mod/CLK
    SLICE_X5Y87          FDRE                                         r  xvga_mod/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  xvga_mod/vblank_reg/Q
                         net (fo=2, routed)           0.130     0.870    xvga_mod/vblank
    SLICE_X4Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.915 r  xvga_mod/blank_out_i_1/O
                         net (fo=1, routed)           0.000     0.915    xvga_mod/blank_out_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  xvga_mod/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.868     0.870    xvga_mod/CLK
    SLICE_X4Y87          FDRE                                         r  xvga_mod/blank_out_reg/C
                         clock pessimism             -0.257     0.613    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.091     0.704    xvga_mod/blank_out_reg
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.597     0.599    xvga_mod/CLK
    SLICE_X4Y86          FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          0.145     0.885    xvga_mod/O72[0]
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.930 r  xvga_mod/vcount_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.930    xvga_mod/p_0_in__1[5]
    SLICE_X5Y86          FDRE                                         r  xvga_mod/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.867     0.869    xvga_mod/CLK
    SLICE_X5Y86          FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.091     0.703    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.049%)  route 0.152ns (44.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.600     0.602    xvga_mod/CLK
    SLICE_X4Y90          FDRE                                         r  xvga_mod/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  xvga_mod/hcount_out_reg[2]/Q
                         net (fo=71, routed)          0.152     0.894    xvga_mod/out[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.939 r  xvga_mod/hcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.939    xvga_mod/p_0_in__0[5]
    SLICE_X5Y90          FDRE                                         r  xvga_mod/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.871     0.873    xvga_mod/CLK
    SLICE_X5Y90          FDRE                                         r  xvga_mod/hcount_out_reg[5]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.092     0.707    xvga_mod/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 xvga_mod/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.598     0.600    xvga_mod/CLK
    SLICE_X5Y87          FDRE                                         r  xvga_mod/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  xvga_mod/vblank_reg/Q
                         net (fo=2, routed)           0.167     0.908    xvga_mod/vblank
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.045     0.953 r  xvga_mod/vblank_i_1/O
                         net (fo=1, routed)           0.000     0.953    xvga_mod/next_vblank
    SLICE_X5Y87          FDRE                                         r  xvga_mod/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.868     0.870    xvga_mod/CLK
    SLICE_X5Y87          FDRE                                         r  xvga_mod/vblank_reg/C
                         clock pessimism             -0.270     0.600    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091     0.691    xvga_mod/vblank_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.624%)  route 0.218ns (54.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.600     0.602    xvga_mod/CLK
    SLICE_X7Y90          FDRE                                         r  xvga_mod/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  xvga_mod/hcount_out_reg[8]/Q
                         net (fo=46, routed)          0.218     0.961    xvga_mod/out[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.042     1.003 r  xvga_mod/hcount_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.003    xvga_mod/p_0_in__0[9]
    SLICE_X7Y90          FDRE                                         r  xvga_mod/hcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.871     0.873    xvga_mod/CLK
    SLICE_X7Y90          FDRE                                         r  xvga_mod/hcount_out_reg[9]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.107     0.709    xvga_mod/hcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.598     0.600    xvga_mod/CLK
    SLICE_X6Y87          FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     0.764 r  xvga_mod/vcount_out_reg[4]/Q
                         net (fo=44, routed)          0.212     0.975    xvga_mod/O72[4]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.020 r  xvga_mod/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.020    xvga_mod/vcount_out[4]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  xvga_mod/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.868     0.870    xvga_mod/CLK
    SLICE_X6Y87          FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
                         clock pessimism             -0.270     0.600    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.120     0.720    xvga_mod/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.371%)  route 0.207ns (52.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.601     0.603    xvga_mod/CLK
    SLICE_X1Y102         FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.207     0.950    xvga_mod/hsync
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.045     0.995 r  xvga_mod/hsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.995    xvga_mod/hsync_out_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  xvga_mod/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.873     0.875    xvga_mod/CLK
    SLICE_X1Y102         FDRE                                         r  xvga_mod/hsync_out_reg/C
                         clock pessimism             -0.273     0.603    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.091     0.694    xvga_mod/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.207ns (47.784%)  route 0.226ns (52.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599     0.601    xvga_mod/CLK
    SLICE_X6Y88          FDRE                                         r  xvga_mod/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.765 r  xvga_mod/hcount_out_reg[3]/Q
                         net (fo=62, routed)          0.226     0.991    xvga_mod/out[3]
    SLICE_X6Y88          LUT5 (Prop_lut5_I3_O)        0.043     1.034 r  xvga_mod/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.034    xvga_mod/p_0_in__0[4]
    SLICE_X6Y88          FDRE                                         r  xvga_mod/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.870     0.872    xvga_mod/CLK
    SLICE_X6Y88          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.131     0.732    xvga_mod/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_65mhz_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y93      b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y102     hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y87      xvga_mod/vblank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y86      xvga_mod/vcount_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y88      xvga_mod/vcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y86      xvga_mod/vcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y86      xvga_mod/vcount_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y87      xvga_mod/vcount_out_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y102     hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y102     hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y103     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y103     rgb_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y103     rgb_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y104     rgb_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y104     rgb_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y102     rgb_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y102     xvga_mod/hsync_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y102     xvga_mod/hsync_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y93      b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y93      b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y102     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y87      xvga_mod/vblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y87      xvga_mod/vblank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y86      xvga_mod/vcount_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y86      xvga_mod/vcount_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y88      xvga_mod/vcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y88      xvga_mod/vcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y86      xvga_mod/vcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz
  To Clock:  clkfbout_clk_wiz_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.828ns (13.933%)  route 5.115ns (86.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.266    11.259    oc4/toneAs/phase_reg[1]_0
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.518    14.941    oc4/toneAs/clk_100mhz
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[1]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X15Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.959    oc4/toneAs/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.828ns (13.933%)  route 5.115ns (86.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.266    11.259    oc4/toneAs/phase_reg[1]_0
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.518    14.941    oc4/toneAs/clk_100mhz
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X15Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.959    oc4/toneAs/phase_reg[2]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.828ns (13.933%)  route 5.115ns (86.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.266    11.259    oc4/toneAs/phase_reg[1]_0
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.518    14.941    oc4/toneAs/clk_100mhz
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X15Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.959    oc4/toneAs/phase_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.828ns (13.933%)  route 5.115ns (86.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.266    11.259    oc4/toneAs/phase_reg[1]_0
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.518    14.941    oc4/toneAs/clk_100mhz
    SLICE_X15Y65         FDRE                                         r  oc4/toneAs/phase_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X15Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.959    oc4/toneAs/phase_reg[4]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneE/phase_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.271    11.263    oc4/toneE/phase_reg[1]_0
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.519    14.942    oc4/toneE/clk_100mhz
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[10]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X12Y64         FDRE (Setup_fdre_C_CE)      -0.169    14.996    oc4/toneE/phase_reg[10]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneE/phase_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.271    11.263    oc4/toneE/phase_reg[1]_0
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.519    14.942    oc4/toneE/clk_100mhz
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[11]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X12Y64         FDRE (Setup_fdre_C_CE)      -0.169    14.996    oc4/toneE/phase_reg[11]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneE/phase_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.271    11.263    oc4/toneE/phase_reg[1]_0
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.519    14.942    oc4/toneE/clk_100mhz
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[12]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X12Y64         FDRE (Setup_fdre_C_CE)      -0.169    14.996    oc4/toneE/phase_reg[12]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneE/phase_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.271    11.263    oc4/toneE/phase_reg[1]_0
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.519    14.942    oc4/toneE/clk_100mhz
    SLICE_X12Y64         FDRE                                         r  oc4/toneE/phase_reg[9]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X12Y64         FDRE (Setup_fdre_C_CE)      -0.169    14.996    oc4/toneE/phase_reg[9]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneE/phase_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.828ns (13.937%)  route 5.113ns (86.063%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.264    11.257    oc4/toneE/phase_reg[1]_0
    SLICE_X12Y63         FDRE                                         r  oc4/toneE/phase_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.519    14.942    oc4/toneE/clk_100mhz
    SLICE_X12Y63         FDRE                                         r  oc4/toneE/phase_reg[5]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X12Y63         FDRE (Setup_fdre_C_CE)      -0.169    14.996    oc4/toneE/phase_reg[5]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneE/phase_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.828ns (13.937%)  route 5.113ns (86.063%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.713     5.316    clk_100mhz_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.841     6.612    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.436     7.173    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.572     7.868    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         3.264    11.257    oc4/toneE/phase_reg[1]_0
    SLICE_X12Y63         FDRE                                         r  oc4/toneE/phase_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.519    14.942    oc4/toneE/clk_100mhz
    SLICE_X12Y63         FDRE                                         r  oc4/toneE/phase_reg[6]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X12Y63         FDRE (Setup_fdre_C_CE)      -0.169    14.996    oc4/toneE/phase_reg[6]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.604     1.523    seven_seg_mod/clk_100mhz
    SLICE_X3Y54          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDSE (Prop_fdse_C_Q)         0.141     1.664 r  seven_seg_mod/segment_state_reg[0]/Q
                         net (fo=8, routed)           0.136     1.801    seven_seg_mod/Q[0]
    SLICE_X2Y55          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.877     2.042    seven_seg_mod/clk_100mhz
    SLICE_X2Y55          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.059     1.598    seven_seg_mod/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line71/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.063%)  route 0.117ns (35.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.563     1.482    nolabel_line71/clk_100mhz
    SLICE_X12Y76         FDRE                                         r  nolabel_line71/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  nolabel_line71/count_reg[1]/Q
                         net (fo=8, routed)           0.117     1.764    nolabel_line71/Q[1]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  nolabel_line71/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    nolabel_line71/p_0_in__2[5]
    SLICE_X13Y76         FDRE                                         r  nolabel_line71/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.831     1.996    nolabel_line71/clk_100mhz
    SLICE_X13Y76         FDRE                                         r  nolabel_line71/count_reg[5]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.092     1.587    nolabel_line71/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 oc4/toneC5/phase_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneC5/phase_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.601     1.520    oc4/toneC5/clk_100mhz
    SLICE_X7Y60          FDRE                                         r  oc4/toneC5/phase_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  oc4/toneC5/phase_reg[15]/Q
                         net (fo=2, routed)           0.118     1.779    oc4/toneC5/phase_reg[15]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  oc4/toneC5/phase_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    oc4/toneC5/phase_reg[12]_i_1_n_4
    SLICE_X7Y60          FDRE                                         r  oc4/toneC5/phase_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.872     2.037    oc4/toneC5/clk_100mhz
    SLICE_X7Y60          FDRE                                         r  oc4/toneC5/phase_reg[15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.105     1.625    oc4/toneC5/phase_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 oc4/toneC5/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneC5/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.599     1.518    oc4/toneC5/clk_100mhz
    SLICE_X7Y63          FDRE                                         r  oc4/toneC5/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  oc4/toneC5/phase_reg[27]/Q
                         net (fo=2, routed)           0.118     1.777    oc4/toneC5/phase_reg[27]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  oc4/toneC5/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    oc4/toneC5/phase_reg[24]_i_1_n_4
    SLICE_X7Y63          FDRE                                         r  oc4/toneC5/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.869     2.034    oc4/toneC5/clk_100mhz
    SLICE_X7Y63          FDRE                                         r  oc4/toneC5/phase_reg[27]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.105     1.623    oc4/toneC5/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneDs/phase_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.562     1.481    oc4/toneDs/clk_100mhz
    SLICE_X11Y74         FDRE                                         r  oc4/toneDs/phase_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  oc4/toneDs/phase_reg[15]/Q
                         net (fo=2, routed)           0.119     1.741    oc4/toneDs/phase_reg[15]
    SLICE_X11Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  oc4/toneDs/phase_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.849    oc4/toneDs/phase_reg[12]_i_1__2_n_4
    SLICE_X11Y74         FDRE                                         r  oc4/toneDs/phase_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.830     1.995    oc4/toneDs/clk_100mhz
    SLICE_X11Y74         FDRE                                         r  oc4/toneDs/phase_reg[15]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X11Y74         FDRE (Hold_fdre_C_D)         0.105     1.586    oc4/toneDs/phase_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneDs/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.565     1.484    oc4/toneDs/clk_100mhz
    SLICE_X11Y78         FDRE                                         r  oc4/toneDs/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  oc4/toneDs/phase_reg[31]/Q
                         net (fo=2, routed)           0.119     1.744    oc4/toneDs/phase_reg[31]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  oc4/toneDs/phase_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.852    oc4/toneDs/phase_reg[28]_i_1__2_n_4
    SLICE_X11Y78         FDRE                                         r  oc4/toneDs/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.834     1.999    oc4/toneDs/clk_100mhz
    SLICE_X11Y78         FDRE                                         r  oc4/toneDs/phase_reg[31]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.105     1.589    oc4/toneDs/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneDs/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.565     1.484    oc4/toneDs/clk_100mhz
    SLICE_X11Y77         FDRE                                         r  oc4/toneDs/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  oc4/toneDs/phase_reg[27]/Q
                         net (fo=2, routed)           0.119     1.744    oc4/toneDs/phase_reg[27]
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  oc4/toneDs/phase_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.852    oc4/toneDs/phase_reg[24]_i_1__2_n_4
    SLICE_X11Y77         FDRE                                         r  oc4/toneDs/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.833     1.998    oc4/toneDs/clk_100mhz
    SLICE_X11Y77         FDRE                                         r  oc4/toneDs/phase_reg[27]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.105     1.589    oc4/toneDs/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneDs/phase_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.565     1.484    oc4/toneDs/clk_100mhz
    SLICE_X11Y72         FDRE                                         r  oc4/toneDs/phase_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  oc4/toneDs/phase_reg[7]/Q
                         net (fo=2, routed)           0.119     1.744    oc4/toneDs/phase_reg[7]
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  oc4/toneDs/phase_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.852    oc4/toneDs/phase_reg[4]_i_1__2_n_4
    SLICE_X11Y72         FDRE                                         r  oc4/toneDs/phase_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.833     1.998    oc4/toneDs/clk_100mhz
    SLICE_X11Y72         FDRE                                         r  oc4/toneDs/phase_reg[7]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.105     1.589    oc4/toneDs/phase_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 oc4/toneC5/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneC5/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.599     1.518    oc4/toneC5/clk_100mhz
    SLICE_X7Y64          FDRE                                         r  oc4/toneC5/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  oc4/toneC5/phase_reg[31]/Q
                         net (fo=2, routed)           0.120     1.780    oc4/toneC5/phase_reg[31]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  oc4/toneC5/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    oc4/toneC5/phase_reg[28]_i_1_n_4
    SLICE_X7Y64          FDRE                                         r  oc4/toneC5/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.869     2.034    oc4/toneC5/clk_100mhz
    SLICE_X7Y64          FDRE                                         r  oc4/toneC5/phase_reg[31]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.105     1.623    oc4/toneC5/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 oc4/toneF/phase_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneF/phase_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.512    oc4/toneF/clk_100mhz
    SLICE_X7Y72          FDRE                                         r  oc4/toneF/phase_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  oc4/toneF/phase_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    oc4/toneF/phase_reg[11]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  oc4/toneF/phase_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.882    oc4/toneF/phase_reg[8]_i_1__1_n_4
    SLICE_X7Y72          FDRE                                         r  oc4/toneF/phase_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.861     2.026    oc4/toneF/clk_100mhz
    SLICE_X7Y72          FDRE                                         r  oc4/toneF/phase_reg[11]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.617    oc4/toneF/phase_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  amp_out__131_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  amp_out__131_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29  amp_out__87_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29  amp_out__87_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28  amp_out__175_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28  amp_out__175_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  amp_out_carry__0_i_13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  amp_out_carry__0_i_13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31  amp_out__65_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31  amp_out__65_carry__0_i_5/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y56  oc4/toneG/phase_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y56  oc4/toneG/phase_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   oc4/toneF/phase_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   oc4/toneF/phase_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   oc4/toneF/phase_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73   oc4/toneF/phase_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76   oc4/toneF/phase_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76   oc4/toneF/phase_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76   oc4/toneF/phase_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76   oc4/toneF/phase_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y67  oc4/toneAs/phase_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y67  oc4/toneAs/phase_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y67  oc4/toneAs/phase_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65   oc4/toneC/phase_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65   oc4/toneC/phase_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66   oc4/toneC/phase_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66   oc4/toneC/phase_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66   oc4/toneC/phase_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66   oc4/toneC/phase_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y67  oc4/toneE/phase_reg[21]/C



