<?xml version="1.0"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta charset="utf-8">
<meta http-equiv="cache-control" content="no-cache" />
<meta http-equiv="Pragma" content="no-cache" />
<meta http-equiv="Expires" content="-1" />
<!--
   Note to customizers: the body of the webrev is IDed as SUNWwebrev
   to allow easy overriding by users of webrev via the userContent.css
   mechanism available in some browsers.

   For example, to have all "removed" information be red instead of
   brown, set a rule in your userContent.css file like:

       body#SUNWwebrev span.removed { color: red ! important; }
-->
<style type="text/css" media="screen">
body {
    background-color: #eeeeee;
}
hr {
    border: none 0;
    border-top: 1px solid #aaa;
    height: 1px;
}
div.summary {
    font-size: .8em;
    border-bottom: 1px solid #aaa;
    padding-left: 1em;
    padding-right: 1em;
}
div.summary h2 {
    margin-bottom: 0.3em;
}
div.summary table th {
    text-align: right;
    vertical-align: top;
    white-space: nowrap;
}
span.lineschanged {
    font-size: 0.7em;
}
span.oldmarker {
    color: red;
    font-size: large;
    font-weight: bold;
}
span.newmarker {
    color: green;
    font-size: large;
    font-weight: bold;
}
span.removed {
    color: brown;
}
span.changed {
    color: blue;
}
span.new {
    color: blue;
    font-weight: bold;
}
a.print { font-size: x-small; }

</style>

<style type="text/css" media="print">
pre { font-size: 0.8em; font-family: courier, monospace; }
span.removed { color: #444; font-style: italic }
span.changed { font-weight: bold; }
span.new { font-weight: bold; }
span.newmarker { font-size: 1.2em; font-weight: bold; }
span.oldmarker { font-size: 1.2em; font-weight: bold; }
a.print {display: none}
hr { border: none 0; border-top: 1px solid #aaa; height: 1px; }
</style>

<title>jdk Sdiff src/hotspot/cpu/x86 </title>
</head><body id="SUNWwebrev">
<center><a href='../../../../src/hotspot/cpu/x86/vm_version_ext_x86.cpp.sdiff.html' target='_top'>&lt prev</a> <a href='../../../../index.html' target='_top'>index</a> <a href='../../../../src/hotspot/cpu/x86/vm_version_x86.hpp.sdiff.html' target='_top'>next &gt</a></center>
<h2>src/hotspot/cpu/x86/vm_version_x86.cpp</h2>
<a class="print" href="javascript:print()">Print this page</a>
<pre></pre>

<table><tr valign="top">
<td><pre>

</pre><hr></hr><pre>
1148           UseUnalignedLoadStores = true; // use movdqu on newest ZX cpus
1149         }
1150       }
1151       if (supports_sse4_2()) {
1152         if (FLAG_IS_DEFAULT(UseSSE42Intrinsics)) {
1153           FLAG_SET_DEFAULT(UseSSE42Intrinsics, true);
1154         }
1155       } else {
1156         if (UseSSE42Intrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
1157           warning("SSE4.2 intrinsics require SSE4.2 instructions or higher. Intrinsics will be disabled.");
1158         }
1159         FLAG_SET_DEFAULT(UseSSE42Intrinsics, false);
1160       }
1161     }
1162 
1163     if (FLAG_IS_DEFAULT(AllocatePrefetchInstr) &amp;&amp; supports_3dnow_prefetch()) {
1164       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1165     }
1166   }
1167 
<span class="changed">1168   if( is_amd() ) { // AMD cpus specific settings</span>
1169     if( supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseAddressNop) ) {
1170       // Use it on new AMD cpus starting from Opteron.
1171       UseAddressNop = true;
1172     }
1173     if( supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseNewLongLShift) ) {
1174       // Use it on new AMD cpus starting from Opteron.
1175       UseNewLongLShift = true;
1176     }
1177     if( FLAG_IS_DEFAULT(UseXmmLoadAndClearUpper) ) {
1178       if (supports_sse4a()) {
1179         UseXmmLoadAndClearUpper = true; // use movsd only on '10h' Opteron
1180       } else {
1181         UseXmmLoadAndClearUpper = false;
1182       }
1183     }
1184     if( FLAG_IS_DEFAULT(UseXmmRegToRegMoveAll) ) {
1185       if( supports_sse4a() ) {
1186         UseXmmRegToRegMoveAll = true; // use movaps, movapd only on '10h'
1187       } else {
1188         UseXmmRegToRegMoveAll = false;

</pre><hr></hr><pre>
1222       // Also, if some other prefetch style is specified, default instruction type is PREFETCHW
1223       if (FLAG_IS_DEFAULT(AllocatePrefetchInstr)) {
1224         FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1225       }
1226       // On family 15h processors use XMM and UnalignedLoadStores for Array Copy
1227       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1228         FLAG_SET_DEFAULT(UseXMMForArrayCopy, true);
1229       }
1230       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1231         FLAG_SET_DEFAULT(UseUnalignedLoadStores, true);
1232       }
1233     }
1234 
1235 #ifdef COMPILER2
1236     if (cpu_family() &lt; 0x17 &amp;&amp; MaxVectorSize &gt; 16) {
1237       // Limit vectors size to 16 bytes on AMD cpus &lt; 17h.
1238       FLAG_SET_DEFAULT(MaxVectorSize, 16);
1239     }
1240 #endif // COMPILER2
1241 
<span class="changed">1242     // Some defaults for AMD family 17h</span>
<span class="changed">1243     if ( cpu_family() == 0x17 ) {</span>
1244       // On family 17h processors use XMM and UnalignedLoadStores for Array Copy
1245       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1246         FLAG_SET_DEFAULT(UseXMMForArrayCopy, true);
1247       }
1248       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1249         FLAG_SET_DEFAULT(UseUnalignedLoadStores, true);
1250       }
1251 #ifdef COMPILER2
1252       if (supports_sse4_2() &amp;&amp; FLAG_IS_DEFAULT(UseFPUForSpilling)) {
1253         FLAG_SET_DEFAULT(UseFPUForSpilling, true);
1254       }
1255 #endif
1256     }
1257   }
1258 
1259   if( is_intel() ) { // Intel cpus specific settings
1260     if( FLAG_IS_DEFAULT(UseStoreImmI16) ) {
1261       UseStoreImmI16 = false; // don't use it on Intel cpus
1262     }
1263     if( cpu_family() == 6 || cpu_family() == 15 ) {

</pre><hr></hr>
</pre></td><td><pre>

</pre><hr></hr><pre>
1148           UseUnalignedLoadStores = true; // use movdqu on newest ZX cpus
1149         }
1150       }
1151       if (supports_sse4_2()) {
1152         if (FLAG_IS_DEFAULT(UseSSE42Intrinsics)) {
1153           FLAG_SET_DEFAULT(UseSSE42Intrinsics, true);
1154         }
1155       } else {
1156         if (UseSSE42Intrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
1157           warning("SSE4.2 intrinsics require SSE4.2 instructions or higher. Intrinsics will be disabled.");
1158         }
1159         FLAG_SET_DEFAULT(UseSSE42Intrinsics, false);
1160       }
1161     }
1162 
1163     if (FLAG_IS_DEFAULT(AllocatePrefetchInstr) &amp;&amp; supports_3dnow_prefetch()) {
1164       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1165     }
1166   }
1167 
<span class="changed">1168   if( is_amd() || is_hygon() ) { // AMD cpus specific settings</span>
1169     if( supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseAddressNop) ) {
1170       // Use it on new AMD cpus starting from Opteron.
1171       UseAddressNop = true;
1172     }
1173     if( supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseNewLongLShift) ) {
1174       // Use it on new AMD cpus starting from Opteron.
1175       UseNewLongLShift = true;
1176     }
1177     if( FLAG_IS_DEFAULT(UseXmmLoadAndClearUpper) ) {
1178       if (supports_sse4a()) {
1179         UseXmmLoadAndClearUpper = true; // use movsd only on '10h' Opteron
1180       } else {
1181         UseXmmLoadAndClearUpper = false;
1182       }
1183     }
1184     if( FLAG_IS_DEFAULT(UseXmmRegToRegMoveAll) ) {
1185       if( supports_sse4a() ) {
1186         UseXmmRegToRegMoveAll = true; // use movaps, movapd only on '10h'
1187       } else {
1188         UseXmmRegToRegMoveAll = false;

</pre><hr></hr><pre>
1222       // Also, if some other prefetch style is specified, default instruction type is PREFETCHW
1223       if (FLAG_IS_DEFAULT(AllocatePrefetchInstr)) {
1224         FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1225       }
1226       // On family 15h processors use XMM and UnalignedLoadStores for Array Copy
1227       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1228         FLAG_SET_DEFAULT(UseXMMForArrayCopy, true);
1229       }
1230       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1231         FLAG_SET_DEFAULT(UseUnalignedLoadStores, true);
1232       }
1233     }
1234 
1235 #ifdef COMPILER2
1236     if (cpu_family() &lt; 0x17 &amp;&amp; MaxVectorSize &gt; 16) {
1237       // Limit vectors size to 16 bytes on AMD cpus &lt; 17h.
1238       FLAG_SET_DEFAULT(MaxVectorSize, 16);
1239     }
1240 #endif // COMPILER2
1241 
<span class="changed">1242     // Some defaults for AMD family 17h || Hygon family 18h</span>
<span class="changed">1243     if ( cpu_family() == 0x17 || cpu_family() == 0x18 ) {</span>
1244       // On family 17h processors use XMM and UnalignedLoadStores for Array Copy
1245       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1246         FLAG_SET_DEFAULT(UseXMMForArrayCopy, true);
1247       }
1248       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1249         FLAG_SET_DEFAULT(UseUnalignedLoadStores, true);
1250       }
1251 #ifdef COMPILER2
1252       if (supports_sse4_2() &amp;&amp; FLAG_IS_DEFAULT(UseFPUForSpilling)) {
1253         FLAG_SET_DEFAULT(UseFPUForSpilling, true);
1254       }
1255 #endif
1256     }
1257   }
1258 
1259   if( is_intel() ) { // Intel cpus specific settings
1260     if( FLAG_IS_DEFAULT(UseStoreImmI16) ) {
1261       UseStoreImmI16 = false; // don't use it on Intel cpus
1262     }
1263     if( cpu_family() == 6 || cpu_family() == 15 ) {

</pre><hr></hr>
</pre></td>
</tr></table>
<center><a href='../../../../src/hotspot/cpu/x86/vm_version_ext_x86.cpp.sdiff.html' target='_top'>&lt prev</a> <a href='../../../../index.html' target='_top'>index</a> <a href='../../../../src/hotspot/cpu/x86/vm_version_x86.hpp.sdiff.html' target='_top'>next &gt</a></center>
</body></html>
