

================================================================
== Vitis HLS Report for 'hist_1'
================================================================
* Date:           Sat Oct  4 15:13:02 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.434 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- hist_1_hist_2  |     6144|     6144|         4|          3|          1|  2048|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1914|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     133|    -|
|Register         |        -|     -|     271|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     271|    2065|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U3  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_22_32_1_1_U4  |mux_22_32_1_1  |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  18|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln52_1_fu_421_p2     |         +|   0|  0|   17|          10|          10|
    |add_ln52_fu_291_p2       |         +|   0|  0|   16|           9|           1|
    |add_ln54_1_fu_220_p2     |         +|   0|  0|   17|          10|           1|
    |add_ln54_fu_194_p2       |         +|   0|  0|   19|          12|           1|
    |add_ln55_fu_499_p2       |         +|   0|  0|   11|           3|           1|
    |add_ln56_fu_305_p2       |         +|   0|  0|   18|          11|          11|
    |add_ln57_1_fu_311_p2     |         +|   0|  0|   17|          10|          10|
    |add_ln57_fu_254_p2       |         +|   0|  0|   16|           9|           9|
    |add_ln58_fu_509_p2       |         +|   0|  0|   39|          32|           1|
    |bucket_indx_fu_415_p2    |         +|   0|  0|   19|          12|          12|
    |and_ln58_1_fu_529_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln58_fu_551_p2       |       and|   0|  0|   64|          64|          64|
    |ashr_ln57_fu_385_p2      |      ashr|   0|  0|   84|          32|          32|
    |icmp_ln54_fu_188_p2      |      icmp|   0|  0|   12|          12|          13|
    |icmp_ln55_fu_206_p2      |      icmp|   0|  0|    9|           3|           4|
    |lshr_ln57_1_fu_359_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln57_fu_345_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln58_1_fu_471_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln58_fu_457_p2      |      lshr|   0|  0|  182|          64|          64|
    |bucket_0_d0              |        or|   0|  0|   64|          64|          64|
    |bucket_1_d0              |        or|   0|  0|   64|          64|          64|
    |or_ln57_fu_401_p2        |        or|   0|  0|   11|          11|           1|
    |select_ln54_1_fu_226_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln54_fu_212_p3    |    select|   0|  0|    3|           1|           1|
    |shl_ln58_1_fu_560_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln58_2_fu_538_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln58_fu_517_p2       |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln58_fu_523_p2       |       xor|   0|  0|   64|          64|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1914|         915|         826|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  17|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_blockID_load         |   9|          2|   10|         20|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |blockID_fu_100                        |   9|          2|   10|         20|
    |bucket_0_address0                     |  13|          3|    9|         27|
    |bucket_1_address0                     |  13|          3|    9|         27|
    |i_fu_96                               |   9|          2|    3|          6|
    |indvar_flatten_fu_104                 |   9|          2|   12|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 133|         30|   73|        166|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |blockID_fu_100               |  10|   0|   10|          0|
    |bucket_0_addr_reg_633        |   9|   0|    9|          0|
    |bucket_0_load_reg_653        |  64|   0|   64|          0|
    |bucket_1_addr_reg_638        |   9|   0|    9|          0|
    |bucket_1_load_reg_658        |  64|   0|   64|          0|
    |empty_25_reg_615             |   9|   0|    9|          0|
    |exp_cast_reg_594             |   5|   0|   32|         27|
    |i_fu_96                      |   3|   0|    3|          0|
    |icmp_ln54_reg_599            |   1|   0|    1|          0|
    |indvar_flatten_fu_104        |  12|   0|   12|          0|
    |select_ln54_1_reg_610        |  10|   0|   10|          0|
    |select_ln54_reg_603          |   3|   0|    3|          0|
    |shl_ln1_reg_648              |   1|   0|    6|          5|
    |tmp_19_reg_643               |  32|   0|   32|          0|
    |tmp_20_reg_663               |  32|   0|   32|          0|
    |tmp_35_reg_668               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 271|   0|  303|         32|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        hist.1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        hist.1|  return value|
|bucket_0_address0  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d0        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d0        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|      bucket_1|         array|
|b_0_address0       |  out|    9|   ap_memory|           b_0|         array|
|b_0_ce0            |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0             |   in|   64|   ap_memory|           b_0|         array|
|b_1_address0       |  out|    9|   ap_memory|           b_1|         array|
|b_1_ce0            |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0             |   in|   64|   ap_memory|           b_1|         array|
|exp                |   in|    5|     ap_none|           exp|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

