\doxysection{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if Class Reference}
\hypertarget{classtlm_1_1tlm__base__socket__if}{}\label{classtlm_1_1tlm__base__socket__if}\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}


{\ttfamily \#include $<$tlm\+\_\+base\+\_\+socket\+\_\+if.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classtlm_1_1tlm__base__socket__if__inherit__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_ace8220372db0702024681f1a92860d22}{get\+\_\+port\+\_\+base}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a8adad025f6431428d04112bbf8f65f97}{get\+\_\+port\+\_\+base}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a29e75a61bbd3000fb25aaa68a0eaf390}{get\+\_\+export\+\_\+base}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a380cf8026d4829f4edc8584bbb9b13c1}{get\+\_\+export\+\_\+base}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_ab9948b826b7933f08fce0edfdc23ca32}{get\+\_\+bus\+\_\+width}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__type__index}{sc\+\_\+core\+::sc\+\_\+type\+\_\+index}} \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_ab51465d195bd6350a6172088ebf7dd81}{get\+\_\+protocol\+\_\+types}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacetlm_a4c4ab9add0ec354433809466943bece8}{tlm\+\_\+socket\+\_\+category}} \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a78dd755c5d2abe0e59217675daf01f33}{get\+\_\+socket\+\_\+category}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a019499978858e8bc60354bd79e98c241}{\texorpdfstring{$\sim$}{\string~}tlm\+\_\+base\+\_\+socket\+\_\+if}} ()
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classtlm_1_1tlm__base__socket__if_a019499978858e8bc60354bd79e98c241}\label{classtlm_1_1tlm__base__socket__if_a019499978858e8bc60354bd79e98c241} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!````~tlm\_base\_socket\_if@{\texorpdfstring{$\sim$}{\string~}tlm\_base\_socket\_if}}
\index{````~tlm\_base\_socket\_if@{\texorpdfstring{$\sim$}{\string~}tlm\_base\_socket\_if}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{\texorpdfstring{$\sim$}{\string~}tlm\_base\_socket\_if()}{\string~tlm\_base\_socket\_if()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::\texorpdfstring{$\sim$}{\string~}tlm\+\_\+base\+\_\+socket\+\_\+if (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}, {\ttfamily [virtual]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__base__socket__if_ab9948b826b7933f08fce0edfdc23ca32}\label{classtlm_1_1tlm__base__socket__if_ab9948b826b7933f08fce0edfdc23ca32} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!get\_bus\_width@{get\_bus\_width}}
\index{get\_bus\_width@{get\_bus\_width}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{get\_bus\_width()}{get\_bus\_width()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::get\+\_\+bus\+\_\+width (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa77c15039acb1adc837c9924a5719130}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa77c15039acb1adc837c9924a5719130}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa77c15039acb1adc837c9924a5719130}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa77c15039acb1adc837c9924a5719130}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_aa920feecd13cdd104527d2d40823dd49}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_aa920feecd13cdd104527d2d40823dd49}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_aa920feecd13cdd104527d2d40823dd49}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_aa920feecd13cdd104527d2d40823dd49}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

\Hypertarget{classtlm_1_1tlm__base__socket__if_a380cf8026d4829f4edc8584bbb9b13c1}\label{classtlm_1_1tlm__base__socket__if_a380cf8026d4829f4edc8584bbb9b13c1} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!get\_export\_base@{get\_export\_base}}
\index{get\_export\_base@{get\_export\_base}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{get\_export\_base()}{get\_export\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::get\+\_\+export\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a97a54f87247c3f390f7520e6503b5d14}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a97a54f87247c3f390f7520e6503b5d14}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a97a54f87247c3f390f7520e6503b5d14}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a97a54f87247c3f390f7520e6503b5d14}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a7c3c1ea18548e55985f6d84a1128248f}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a7c3c1ea18548e55985f6d84a1128248f}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a7c3c1ea18548e55985f6d84a1128248f}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a7c3c1ea18548e55985f6d84a1128248f}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

\Hypertarget{classtlm_1_1tlm__base__socket__if_a29e75a61bbd3000fb25aaa68a0eaf390}\label{classtlm_1_1tlm__base__socket__if_a29e75a61bbd3000fb25aaa68a0eaf390} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!get\_export\_base@{get\_export\_base}}
\index{get\_export\_base@{get\_export\_base}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{get\_export\_base()}{get\_export\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \& tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::get\+\_\+export\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa28e69399a4416c31761589ce4decde9}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa28e69399a4416c31761589ce4decde9}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa28e69399a4416c31761589ce4decde9}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa28e69399a4416c31761589ce4decde9}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1c608b74ca15582ba56b571064408e3}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1c608b74ca15582ba56b571064408e3}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1c608b74ca15582ba56b571064408e3}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1c608b74ca15582ba56b571064408e3}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

\Hypertarget{classtlm_1_1tlm__base__socket__if_a8adad025f6431428d04112bbf8f65f97}\label{classtlm_1_1tlm__base__socket__if_a8adad025f6431428d04112bbf8f65f97} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!get\_port\_base@{get\_port\_base}}
\index{get\_port\_base@{get\_port\_base}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{get\_port\_base()}{get\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::get\+\_\+port\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa70f7c6e9012a93032e32502a0bfee7c}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa70f7c6e9012a93032e32502a0bfee7c}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa70f7c6e9012a93032e32502a0bfee7c}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa70f7c6e9012a93032e32502a0bfee7c}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a1138472bd60410f360a5c073680a7f33}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a1138472bd60410f360a5c073680a7f33}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a1138472bd60410f360a5c073680a7f33}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a1138472bd60410f360a5c073680a7f33}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

\Hypertarget{classtlm_1_1tlm__base__socket__if_ace8220372db0702024681f1a92860d22}\label{classtlm_1_1tlm__base__socket__if_ace8220372db0702024681f1a92860d22} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!get\_port\_base@{get\_port\_base}}
\index{get\_port\_base@{get\_port\_base}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{get\_port\_base()}{get\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \& tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::get\+\_\+port\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a69f47d761981a7ac99bf699032336974}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a69f47d761981a7ac99bf699032336974}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a69f47d761981a7ac99bf699032336974}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a69f47d761981a7ac99bf699032336974}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1d7eef9bbab490588788a0b19bd1ade}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1d7eef9bbab490588788a0b19bd1ade}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1d7eef9bbab490588788a0b19bd1ade}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_ac1d7eef9bbab490588788a0b19bd1ade}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

\Hypertarget{classtlm_1_1tlm__base__socket__if_ab51465d195bd6350a6172088ebf7dd81}\label{classtlm_1_1tlm__base__socket__if_ab51465d195bd6350a6172088ebf7dd81} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!get\_protocol\_types@{get\_protocol\_types}}
\index{get\_protocol\_types@{get\_protocol\_types}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{get\_protocol\_types()}{get\_protocol\_types()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__type__index}{sc\+\_\+core\+::sc\+\_\+type\+\_\+index}} tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::get\+\_\+protocol\+\_\+types (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a666216118f40ae5ae5dcc2ec79ec36f6}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, TYPES, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a666216118f40ae5ae5dcc2ec79ec36f6}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a666216118f40ae5ae5dcc2ec79ec36f6}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a666216118f40ae5ae5dcc2ec79ec36f6}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a666216118f40ae5ae5dcc2ec79ec36f6}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a666216118f40ae5ae5dcc2ec79ec36f6}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, TYPES, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__target__socket_a0952632bcd29738426259971a3547c14}{tlm\+::tlm\+\_\+target\+\_\+socket$<$ BUSWIDTH, TYPES, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__target__socket_a0952632bcd29738426259971a3547c14}{tlm\+::tlm\+\_\+target\+\_\+socket$<$ 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__target__socket_a0952632bcd29738426259971a3547c14}{tlm\+::tlm\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__target__socket_a0952632bcd29738426259971a3547c14}{tlm\+::tlm\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__target__socket_a0952632bcd29738426259971a3547c14}{tlm\+::tlm\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__target__socket_a0952632bcd29738426259971a3547c14}{tlm\+::tlm\+\_\+target\+\_\+socket$<$ BUSWIDTH, TYPES, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classtlm_1_1tlm__base__socket__if_a78dd755c5d2abe0e59217675daf01f33}\label{classtlm_1_1tlm__base__socket__if_a78dd755c5d2abe0e59217675daf01f33} 
\index{tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}!get\_socket\_category@{get\_socket\_category}}
\index{get\_socket\_category@{get\_socket\_category}!tlm::tlm\_base\_socket\_if@{tlm::tlm\_base\_socket\_if}}
\doxysubsubsection{\texorpdfstring{get\_socket\_category()}{get\_socket\_category()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacetlm_a4c4ab9add0ec354433809466943bece8}{tlm\+\_\+socket\+\_\+category}} tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if\+::get\+\_\+socket\+\_\+category (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aca446229803ab065a1bddcd2e005d678}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aca446229803ab065a1bddcd2e005d678}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aca446229803ab065a1bddcd2e005d678}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aca446229803ab065a1bddcd2e005d678}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a4f1655f2b4a810af20028162efbc0ea2}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a4f1655f2b4a810af20028162efbc0ea2}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a4f1655f2b4a810af20028162efbc0ea2}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a4f1655f2b4a810af20028162efbc0ea2}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__init__base_af68eb7bb497871aae0e186a1cd02fbfb}{tlm\+\_\+utils\+::multi\+\_\+init\+\_\+base$<$ BUSWIDTH, TYPES, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__init__base_af68eb7bb497871aae0e186a1cd02fbfb}{tlm\+\_\+utils\+::multi\+\_\+init\+\_\+base$<$ 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__init__base_af68eb7bb497871aae0e186a1cd02fbfb}{tlm\+\_\+utils\+::multi\+\_\+init\+\_\+base$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__target__base_a8b9483e1a3e104f9c49ce73536abdc15}{tlm\+\_\+utils\+::multi\+\_\+target\+\_\+base$<$ BUSWIDTH, TYPES, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__target__base_a8b9483e1a3e104f9c49ce73536abdc15}{tlm\+\_\+utils\+::multi\+\_\+target\+\_\+base$<$ 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__target__base_a8b9483e1a3e104f9c49ce73536abdc15}{tlm\+\_\+utils\+::multi\+\_\+target\+\_\+base$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, N, POL $>$}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+sockets/\mbox{\hyperlink{tlm__base__socket__if_8h}{tlm\+\_\+base\+\_\+socket\+\_\+if.\+h}}\end{DoxyCompactItemize}
