-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "10/06/2023 15:23:11"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	clk : INOUT std_logic;
	\termination_blk0~_rzq_pad\ : IN std_logic := '0';
	upload : IN std_logic;
	butt_clk : IN std_logic;
	tx : OUT std_logic;
	rx_echo : OUT std_logic;
	rx : IN std_logic;
	ser_clk_out : OUT std_logic
	);
END top;

-- Design Ports Information
-- tx	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- rx_echo	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ser_clk_out	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- clk	=>  Location: PIN_M9,	 I/O Standard: 1.2-V HSUL,	 Current Strength: Default
-- rx	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- upload	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- butt_clk	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- termination_blk0~_rzq_pad	=>  Location: PIN_T19,	 I/O Standard: 1.2 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \ww_termination_blk0~_rzq_pad\ : std_logic;
SIGNAL ww_upload : std_logic;
SIGNAL ww_butt_clk : std_logic;
SIGNAL ww_tx : std_logic;
SIGNAL ww_rx_echo : std_logic;
SIGNAL ww_rx : std_logic;
SIGNAL ww_ser_clk_out : std_logic;
SIGNAL \clk~output_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \clk~output_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \termination_blk0~_rzq_ibuf_o\ : std_logic;
SIGNAL \termination_blk0~O_SERDATAOUT\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ : std_logic;
SIGNAL \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add6~125_sumout\ : std_logic;
SIGNAL \LessThan4~3_combout\ : std_logic;
SIGNAL \LessThan4~5_combout\ : std_logic;
SIGNAL \clk_div_cnt[12]~DUPLICATE_q\ : std_logic;
SIGNAL \clk_div_cnt[15]~DUPLICATE_q\ : std_logic;
SIGNAL \clk_div_cnt[16]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan4~4_combout\ : std_logic;
SIGNAL \LessThan4~6_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \LessThan4~1_combout\ : std_logic;
SIGNAL \LessThan4~2_combout\ : std_logic;
SIGNAL \LessThan4~7_combout\ : std_logic;
SIGNAL \Add6~126\ : std_logic;
SIGNAL \Add6~121_sumout\ : std_logic;
SIGNAL \Add6~122\ : std_logic;
SIGNAL \Add6~29_sumout\ : std_logic;
SIGNAL \Add6~30\ : std_logic;
SIGNAL \Add6~25_sumout\ : std_logic;
SIGNAL \Add6~26\ : std_logic;
SIGNAL \Add6~21_sumout\ : std_logic;
SIGNAL \clk_div_cnt[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~22\ : std_logic;
SIGNAL \Add6~17_sumout\ : std_logic;
SIGNAL \Add6~18\ : std_logic;
SIGNAL \Add6~33_sumout\ : std_logic;
SIGNAL \Add6~34\ : std_logic;
SIGNAL \Add6~37_sumout\ : std_logic;
SIGNAL \Add6~38\ : std_logic;
SIGNAL \Add6~41_sumout\ : std_logic;
SIGNAL \Add6~42\ : std_logic;
SIGNAL \Add6~13_sumout\ : std_logic;
SIGNAL \clk_div_cnt[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~14\ : std_logic;
SIGNAL \Add6~9_sumout\ : std_logic;
SIGNAL \clk_div_cnt[10]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~10\ : std_logic;
SIGNAL \Add6~5_sumout\ : std_logic;
SIGNAL \Add6~6\ : std_logic;
SIGNAL \Add6~85_sumout\ : std_logic;
SIGNAL \Add6~86\ : std_logic;
SIGNAL \Add6~89_sumout\ : std_logic;
SIGNAL \Add6~90\ : std_logic;
SIGNAL \Add6~93_sumout\ : std_logic;
SIGNAL \Add6~94\ : std_logic;
SIGNAL \Add6~97_sumout\ : std_logic;
SIGNAL \Add6~98\ : std_logic;
SIGNAL \Add6~81_sumout\ : std_logic;
SIGNAL \Add6~82\ : std_logic;
SIGNAL \Add6~101_sumout\ : std_logic;
SIGNAL \Add6~102\ : std_logic;
SIGNAL \Add6~105_sumout\ : std_logic;
SIGNAL \Add6~106\ : std_logic;
SIGNAL \Add6~109_sumout\ : std_logic;
SIGNAL \Add6~110\ : std_logic;
SIGNAL \Add6~113_sumout\ : std_logic;
SIGNAL \Add6~114\ : std_logic;
SIGNAL \Add6~65_sumout\ : std_logic;
SIGNAL \Add6~66\ : std_logic;
SIGNAL \Add6~69_sumout\ : std_logic;
SIGNAL \Add6~70\ : std_logic;
SIGNAL \Add6~73_sumout\ : std_logic;
SIGNAL \Add6~74\ : std_logic;
SIGNAL \Add6~77_sumout\ : std_logic;
SIGNAL \Add6~78\ : std_logic;
SIGNAL \Add6~53_sumout\ : std_logic;
SIGNAL \Add6~54\ : std_logic;
SIGNAL \Add6~57_sumout\ : std_logic;
SIGNAL \Add6~58\ : std_logic;
SIGNAL \Add6~1_sumout\ : std_logic;
SIGNAL \Add6~2\ : std_logic;
SIGNAL \Add6~49_sumout\ : std_logic;
SIGNAL \Add6~50\ : std_logic;
SIGNAL \Add6~117_sumout\ : std_logic;
SIGNAL \Add6~118\ : std_logic;
SIGNAL \Add6~61_sumout\ : std_logic;
SIGNAL \Add6~62\ : std_logic;
SIGNAL \Add6~45_sumout\ : std_logic;
SIGNAL \t_clk~0_combout\ : std_logic;
SIGNAL \t_clk~q\ : std_logic;
SIGNAL \btx|Add1~0_combout\ : std_logic;
SIGNAL \btx|count~3_combout\ : std_logic;
SIGNAL \btx|count~1_combout\ : std_logic;
SIGNAL \btx|count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \btx|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \btx|count~0_combout\ : std_logic;
SIGNAL \btx|count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \btx|count~2_combout\ : std_logic;
SIGNAL \btx|lclk~0_combout\ : std_logic;
SIGNAL \btx|lclk~q\ : std_logic;
SIGNAL \btx|Add0~0_combout\ : std_logic;
SIGNAL \uart|Add1~13_sumout\ : std_logic;
SIGNAL \uart|current_state.receive_data~DUPLICATE_q\ : std_logic;
SIGNAL \rx~input_o\ : std_logic;
SIGNAL \uart|r_RX_Data_R~q\ : std_logic;
SIGNAL \uart|r_RX_Data~q\ : std_logic;
SIGNAL \uart|current_state~14_combout\ : std_logic;
SIGNAL \uart|LessThan0~6_combout\ : std_logic;
SIGNAL \uart|current_state~13_combout\ : std_logic;
SIGNAL \uart|current_state.start_bit~q\ : std_logic;
SIGNAL \uart|data_counter[9]~2_combout\ : std_logic;
SIGNAL \uart|data_counter[9]~1_combout\ : std_logic;
SIGNAL \uart|data_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|LessThan1~3_combout\ : std_logic;
SIGNAL \uart|data_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|LessThan1~6_combout\ : std_logic;
SIGNAL \uart|LessThan1~2_combout\ : std_logic;
SIGNAL \uart|LessThan1~1_combout\ : std_logic;
SIGNAL \uart|data_counter[15]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|LessThan1~4_combout\ : std_logic;
SIGNAL \uart|LessThan1~5_combout\ : std_logic;
SIGNAL \uart|current_state~11_combout\ : std_logic;
SIGNAL \uart|current_state~12_combout\ : std_logic;
SIGNAL \uart|current_state.idle~q\ : std_logic;
SIGNAL \uart|rx_proc~1_combout\ : std_logic;
SIGNAL \uart|current_state.stop_bit~q\ : std_logic;
SIGNAL \uart|counter[6]~1_combout\ : std_logic;
SIGNAL \uart|counter[30]~4_combout\ : std_logic;
SIGNAL \uart|Add0~81_sumout\ : std_logic;
SIGNAL \uart|counter[0]~24_combout\ : std_logic;
SIGNAL \uart|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~82\ : std_logic;
SIGNAL \uart|Add0~85_sumout\ : std_logic;
SIGNAL \uart|counter[1]~25_combout\ : std_logic;
SIGNAL \uart|counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~86\ : std_logic;
SIGNAL \uart|Add0~89_sumout\ : std_logic;
SIGNAL \uart|counter[2]~26_combout\ : std_logic;
SIGNAL \uart|counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~90\ : std_logic;
SIGNAL \uart|Add0~93_sumout\ : std_logic;
SIGNAL \uart|counter[3]~27_combout\ : std_logic;
SIGNAL \uart|counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~94\ : std_logic;
SIGNAL \uart|Add0~97_sumout\ : std_logic;
SIGNAL \uart|counter[4]~28_combout\ : std_logic;
SIGNAL \uart|counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~98\ : std_logic;
SIGNAL \uart|Add0~101_sumout\ : std_logic;
SIGNAL \uart|counter[5]~29_combout\ : std_logic;
SIGNAL \uart|counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~102\ : std_logic;
SIGNAL \uart|Add0~105_sumout\ : std_logic;
SIGNAL \uart|counter[6]~30_combout\ : std_logic;
SIGNAL \uart|counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~106\ : std_logic;
SIGNAL \uart|Add0~109_sumout\ : std_logic;
SIGNAL \uart|counter[7]~31_combout\ : std_logic;
SIGNAL \uart|counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~110\ : std_logic;
SIGNAL \uart|Add0~113_sumout\ : std_logic;
SIGNAL \uart|counter[8]~32_combout\ : std_logic;
SIGNAL \uart|counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~114\ : std_logic;
SIGNAL \uart|Add0~117_sumout\ : std_logic;
SIGNAL \uart|counter[9]~33_combout\ : std_logic;
SIGNAL \uart|counter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~118\ : std_logic;
SIGNAL \uart|Add0~121_sumout\ : std_logic;
SIGNAL \uart|counter[10]~34_combout\ : std_logic;
SIGNAL \uart|Add0~122\ : std_logic;
SIGNAL \uart|Add0~125_sumout\ : std_logic;
SIGNAL \uart|counter[11]~35_combout\ : std_logic;
SIGNAL \uart|counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~126\ : std_logic;
SIGNAL \uart|Add0~57_sumout\ : std_logic;
SIGNAL \uart|counter[12]~18_combout\ : std_logic;
SIGNAL \uart|counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~58\ : std_logic;
SIGNAL \uart|Add0~61_sumout\ : std_logic;
SIGNAL \uart|counter[13]~19_combout\ : std_logic;
SIGNAL \uart|Add0~62\ : std_logic;
SIGNAL \uart|Add0~65_sumout\ : std_logic;
SIGNAL \uart|counter[14]~20_combout\ : std_logic;
SIGNAL \uart|counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~66\ : std_logic;
SIGNAL \uart|Add0~69_sumout\ : std_logic;
SIGNAL \uart|counter[15]~21_combout\ : std_logic;
SIGNAL \uart|counter[15]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~70\ : std_logic;
SIGNAL \uart|Add0~73_sumout\ : std_logic;
SIGNAL \uart|counter[16]~22_combout\ : std_logic;
SIGNAL \uart|Add0~74\ : std_logic;
SIGNAL \uart|Add0~77_sumout\ : std_logic;
SIGNAL \uart|counter[17]~23_combout\ : std_logic;
SIGNAL \uart|Add0~78\ : std_logic;
SIGNAL \uart|Add0~33_sumout\ : std_logic;
SIGNAL \uart|counter[18]~12_combout\ : std_logic;
SIGNAL \uart|counter[18]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~34\ : std_logic;
SIGNAL \uart|Add0~37_sumout\ : std_logic;
SIGNAL \uart|counter[19]~13_combout\ : std_logic;
SIGNAL \uart|Add0~38\ : std_logic;
SIGNAL \uart|Add0~41_sumout\ : std_logic;
SIGNAL \uart|counter[20]~14_combout\ : std_logic;
SIGNAL \uart|counter[20]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~42\ : std_logic;
SIGNAL \uart|Add0~45_sumout\ : std_logic;
SIGNAL \uart|counter[21]~15_combout\ : std_logic;
SIGNAL \uart|counter[21]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~46\ : std_logic;
SIGNAL \uart|Add0~49_sumout\ : std_logic;
SIGNAL \uart|counter[22]~16_combout\ : std_logic;
SIGNAL \uart|counter[22]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~50\ : std_logic;
SIGNAL \uart|Add0~53_sumout\ : std_logic;
SIGNAL \uart|counter[23]~17_combout\ : std_logic;
SIGNAL \uart|Add0~54\ : std_logic;
SIGNAL \uart|Add0~9_sumout\ : std_logic;
SIGNAL \uart|counter[24]~6_combout\ : std_logic;
SIGNAL \uart|counter[24]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~10\ : std_logic;
SIGNAL \uart|Add0~13_sumout\ : std_logic;
SIGNAL \uart|counter[25]~7_combout\ : std_logic;
SIGNAL \uart|Add0~14\ : std_logic;
SIGNAL \uart|Add0~17_sumout\ : std_logic;
SIGNAL \uart|counter[26]~8_combout\ : std_logic;
SIGNAL \uart|Add0~18\ : std_logic;
SIGNAL \uart|Add0~21_sumout\ : std_logic;
SIGNAL \uart|counter[27]~9_combout\ : std_logic;
SIGNAL \uart|counter[27]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add0~22\ : std_logic;
SIGNAL \uart|Add0~25_sumout\ : std_logic;
SIGNAL \uart|counter[28]~10_combout\ : std_logic;
SIGNAL \uart|Add0~26\ : std_logic;
SIGNAL \uart|Add0~29_sumout\ : std_logic;
SIGNAL \uart|counter[29]~11_combout\ : std_logic;
SIGNAL \uart|Add0~30\ : std_logic;
SIGNAL \uart|Add0~6\ : std_logic;
SIGNAL \uart|Add0~1_sumout\ : std_logic;
SIGNAL \uart|counter[31]~2_combout\ : std_logic;
SIGNAL \uart|counter[31]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|data_counter[9]~0_combout\ : std_logic;
SIGNAL \uart|Add1~14\ : std_logic;
SIGNAL \uart|Add1~9_sumout\ : std_logic;
SIGNAL \uart|Add1~10\ : std_logic;
SIGNAL \uart|Add1~17_sumout\ : std_logic;
SIGNAL \uart|Add1~18\ : std_logic;
SIGNAL \uart|Add1~5_sumout\ : std_logic;
SIGNAL \uart|Add1~6\ : std_logic;
SIGNAL \uart|Add1~53_sumout\ : std_logic;
SIGNAL \uart|Add1~54\ : std_logic;
SIGNAL \uart|Add1~21_sumout\ : std_logic;
SIGNAL \uart|Add1~22\ : std_logic;
SIGNAL \uart|Add1~25_sumout\ : std_logic;
SIGNAL \uart|Add1~26\ : std_logic;
SIGNAL \uart|Add1~49_sumout\ : std_logic;
SIGNAL \uart|data_counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|Add1~50\ : std_logic;
SIGNAL \uart|Add1~29_sumout\ : std_logic;
SIGNAL \uart|Add1~30\ : std_logic;
SIGNAL \uart|Add1~81_sumout\ : std_logic;
SIGNAL \uart|Add1~82\ : std_logic;
SIGNAL \uart|Add1~85_sumout\ : std_logic;
SIGNAL \uart|Add1~86\ : std_logic;
SIGNAL \uart|Add1~89_sumout\ : std_logic;
SIGNAL \uart|Add1~90\ : std_logic;
SIGNAL \uart|Add1~93_sumout\ : std_logic;
SIGNAL \uart|Add1~94\ : std_logic;
SIGNAL \uart|Add1~97_sumout\ : std_logic;
SIGNAL \uart|Add1~98\ : std_logic;
SIGNAL \uart|Add1~101_sumout\ : std_logic;
SIGNAL \uart|Add1~102\ : std_logic;
SIGNAL \uart|Add1~105_sumout\ : std_logic;
SIGNAL \uart|Add1~106\ : std_logic;
SIGNAL \uart|Add1~109_sumout\ : std_logic;
SIGNAL \uart|Add1~110\ : std_logic;
SIGNAL \uart|Add1~113_sumout\ : std_logic;
SIGNAL \uart|Add1~114\ : std_logic;
SIGNAL \uart|Add1~117_sumout\ : std_logic;
SIGNAL \uart|Add1~118\ : std_logic;
SIGNAL \uart|Add1~121_sumout\ : std_logic;
SIGNAL \uart|Add1~122\ : std_logic;
SIGNAL \uart|Add1~125_sumout\ : std_logic;
SIGNAL \uart|Add1~126\ : std_logic;
SIGNAL \uart|Add1~57_sumout\ : std_logic;
SIGNAL \uart|Add1~58\ : std_logic;
SIGNAL \uart|Add1~61_sumout\ : std_logic;
SIGNAL \uart|Add1~62\ : std_logic;
SIGNAL \uart|Add1~65_sumout\ : std_logic;
SIGNAL \uart|Add1~66\ : std_logic;
SIGNAL \uart|Add1~69_sumout\ : std_logic;
SIGNAL \uart|Add1~70\ : std_logic;
SIGNAL \uart|Add1~73_sumout\ : std_logic;
SIGNAL \uart|Add1~74\ : std_logic;
SIGNAL \uart|Add1~77_sumout\ : std_logic;
SIGNAL \uart|Add1~78\ : std_logic;
SIGNAL \uart|Add1~33_sumout\ : std_logic;
SIGNAL \uart|Add1~34\ : std_logic;
SIGNAL \uart|Add1~37_sumout\ : std_logic;
SIGNAL \uart|Add1~38\ : std_logic;
SIGNAL \uart|Add1~41_sumout\ : std_logic;
SIGNAL \uart|Add1~42\ : std_logic;
SIGNAL \uart|Add1~45_sumout\ : std_logic;
SIGNAL \uart|Add1~46\ : std_logic;
SIGNAL \uart|Add1~1_sumout\ : std_logic;
SIGNAL \uart|current_state~9_combout\ : std_logic;
SIGNAL \uart|current_state.receive_data~q\ : std_logic;
SIGNAL \uart|counter[31]~0_combout\ : std_logic;
SIGNAL \uart|counter[6]~3_combout\ : std_logic;
SIGNAL \uart|Add0~5_sumout\ : std_logic;
SIGNAL \uart|counter[30]~5_combout\ : std_logic;
SIGNAL \uart|counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|counter[13]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|counter[17]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|LessThan0~2_combout\ : std_logic;
SIGNAL \uart|LessThan0~4_combout\ : std_logic;
SIGNAL \uart|LessThan0~1_combout\ : std_logic;
SIGNAL \uart|LessThan0~0_combout\ : std_logic;
SIGNAL \uart|LessThan0~3_combout\ : std_logic;
SIGNAL \uart|LessThan0~5_combout\ : std_logic;
SIGNAL \uart|current_state~10_combout\ : std_logic;
SIGNAL \uart|current_state.stop_bit~DUPLICATE_q\ : std_logic;
SIGNAL \uart|data_valid~0_combout\ : std_logic;
SIGNAL \uart|data_valid~feeder_combout\ : std_logic;
SIGNAL \uart|data_valid~q\ : std_logic;
SIGNAL \uart|LessThan1~0_combout\ : std_logic;
SIGNAL \uart|data_out[7]~0_combout\ : std_logic;
SIGNAL \uart|data_out[7]~1_combout\ : std_logic;
SIGNAL \uart|data_out[7]~2_combout\ : std_logic;
SIGNAL \uart|data_out[4]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|data_out[3]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \uart|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \uart|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \uart|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \uart|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \Equal5~0_combout\ : std_logic;
SIGNAL \rxbyte_c~1_combout\ : std_logic;
SIGNAL \rx_state~feeder_combout\ : std_logic;
SIGNAL \rx_state~q\ : std_logic;
SIGNAL \rxbyte_c[7]~0_combout\ : std_logic;
SIGNAL \RAM[25][4]~feeder_combout\ : std_logic;
SIGNAL \butt_clk~input_o\ : std_logic;
SIGNAL \butt_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \upload~input_o\ : std_logic;
SIGNAL \A2D[2][7]~feeder_combout\ : std_logic;
SIGNAL \uart|data_out[2]~DUPLICATE_q\ : std_logic;
SIGNAL \RAM[3][2]~feeder_combout\ : std_logic;
SIGNAL \Add9~1_sumout\ : std_logic;
SIGNAL \uart|data_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal5~1_combout\ : std_logic;
SIGNAL \Add9~2\ : std_logic;
SIGNAL \Add9~5_sumout\ : std_logic;
SIGNAL \Add9~6\ : std_logic;
SIGNAL \Add9~9_sumout\ : std_logic;
SIGNAL \Add9~10\ : std_logic;
SIGNAL \Add9~17_sumout\ : std_logic;
SIGNAL \Add9~18\ : std_logic;
SIGNAL \Add9~13_sumout\ : std_logic;
SIGNAL \Add9~14\ : std_logic;
SIGNAL \Add9~61_sumout\ : std_logic;
SIGNAL \Add9~62\ : std_logic;
SIGNAL \Add9~109_sumout\ : std_logic;
SIGNAL \Add9~110\ : std_logic;
SIGNAL \Add9~117_sumout\ : std_logic;
SIGNAL \Add9~118\ : std_logic;
SIGNAL \Add9~125_sumout\ : std_logic;
SIGNAL \Add9~126\ : std_logic;
SIGNAL \Add9~121_sumout\ : std_logic;
SIGNAL \Add9~122\ : std_logic;
SIGNAL \Add9~65_sumout\ : std_logic;
SIGNAL \Add9~66\ : std_logic;
SIGNAL \Add9~69_sumout\ : std_logic;
SIGNAL \Add9~70\ : std_logic;
SIGNAL \Add9~73_sumout\ : std_logic;
SIGNAL \Add9~74\ : std_logic;
SIGNAL \Add9~57_sumout\ : std_logic;
SIGNAL \Add9~58\ : std_logic;
SIGNAL \Add9~25_sumout\ : std_logic;
SIGNAL \Add9~26\ : std_logic;
SIGNAL \Add9~29_sumout\ : std_logic;
SIGNAL \Add9~30\ : std_logic;
SIGNAL \Add9~33_sumout\ : std_logic;
SIGNAL \Add9~34\ : std_logic;
SIGNAL \Add9~37_sumout\ : std_logic;
SIGNAL \Add9~38\ : std_logic;
SIGNAL \Add9~89_sumout\ : std_logic;
SIGNAL \Add9~90\ : std_logic;
SIGNAL \Add9~93_sumout\ : std_logic;
SIGNAL \Add9~94\ : std_logic;
SIGNAL \Add9~97_sumout\ : std_logic;
SIGNAL \Add9~98\ : std_logic;
SIGNAL \Add9~101_sumout\ : std_logic;
SIGNAL \Add9~102\ : std_logic;
SIGNAL \Add9~105_sumout\ : std_logic;
SIGNAL \Add9~106\ : std_logic;
SIGNAL \Add9~113_sumout\ : std_logic;
SIGNAL \LessThan3~4_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \Add9~114\ : std_logic;
SIGNAL \Add9~77_sumout\ : std_logic;
SIGNAL \Add9~78\ : std_logic;
SIGNAL \Add9~81_sumout\ : std_logic;
SIGNAL \Add9~82\ : std_logic;
SIGNAL \Add9~85_sumout\ : std_logic;
SIGNAL \Add9~86\ : std_logic;
SIGNAL \Add9~41_sumout\ : std_logic;
SIGNAL \Add9~42\ : std_logic;
SIGNAL \Add9~45_sumout\ : std_logic;
SIGNAL \Add9~46\ : std_logic;
SIGNAL \Add9~49_sumout\ : std_logic;
SIGNAL \Add9~50\ : std_logic;
SIGNAL \Add9~53_sumout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \LessThan3~2_combout\ : std_logic;
SIGNAL \LessThan3~3_combout\ : std_logic;
SIGNAL \Decoder3~0_combout\ : std_logic;
SIGNAL \LessThan3~5_combout\ : std_logic;
SIGNAL \Add9~54\ : std_logic;
SIGNAL \Add9~21_sumout\ : std_logic;
SIGNAL \mem~0_combout\ : std_logic;
SIGNAL \Decoder3~9_combout\ : std_logic;
SIGNAL \Decoder3~24_combout\ : std_logic;
SIGNAL \Decoder3~10_combout\ : std_logic;
SIGNAL \addr_reg[0]~13_combout\ : std_logic;
SIGNAL \state.fst2~q\ : std_logic;
SIGNAL \IR[6]~0_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \uart|data_out[5]~DUPLICATE_q\ : std_logic;
SIGNAL \rxbyte_c[5]~6_combout\ : std_logic;
SIGNAL \rxbyte_c[5]~_wirecell_combout\ : std_logic;
SIGNAL \RAM[6][5]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~16_combout\ : std_logic;
SIGNAL \Decoder3~27_combout\ : std_logic;
SIGNAL \Mux46~3_combout\ : std_logic;
SIGNAL \Mux34~7_combout\ : std_logic;
SIGNAL \Mux34~6_combout\ : std_logic;
SIGNAL \Mux34~8_combout\ : std_logic;
SIGNAL \Mux35~1_combout\ : std_logic;
SIGNAL \Mux34~1_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Mux46~1_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \I_state~18_combout\ : std_logic;
SIGNAL \I_state~17_combout\ : std_logic;
SIGNAL \I_state.ist3~q\ : std_logic;
SIGNAL \Mux50~3_combout\ : std_logic;
SIGNAL \Mux50~4_combout\ : std_logic;
SIGNAL \Mux50~1_combout\ : std_logic;
SIGNAL \Mux50~2_combout\ : std_logic;
SIGNAL \state~27_combout\ : std_logic;
SIGNAL \state.wst1~q\ : std_logic;
SIGNAL \WideOr6~0_combout\ : std_logic;
SIGNAL \RW~0_combout\ : std_logic;
SIGNAL \RW~q\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \SP~4_combout\ : std_logic;
SIGNAL \SP[2]~1_combout\ : std_logic;
SIGNAL \SP[2]~0_combout\ : std_logic;
SIGNAL \SP[2]~2_combout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add0~33_combout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \SP~3_combout\ : std_logic;
SIGNAL \addr_reg[4]~0_combout\ : std_logic;
SIGNAL \addr_reg[4]~1_combout\ : std_logic;
SIGNAL \IP[6]~0_combout\ : std_logic;
SIGNAL \Add4~10\ : std_logic;
SIGNAL \Add4~13_sumout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \IP~15_combout\ : std_logic;
SIGNAL \IP[6]~3_combout\ : std_logic;
SIGNAL \IP[6]~4_combout\ : std_logic;
SIGNAL \IP[6]~5_combout\ : std_logic;
SIGNAL \IP[6]~6_combout\ : std_logic;
SIGNAL \IP[6]~10_combout\ : std_logic;
SIGNAL \IP[6]~11_combout\ : std_logic;
SIGNAL \IP[6]~9_combout\ : std_logic;
SIGNAL \IP[6]~12_combout\ : std_logic;
SIGNAL \I_state~15_combout\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Mux35~9_combout\ : std_logic;
SIGNAL \Mux46~12_combout\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \Mux35~7_combout\ : std_logic;
SIGNAL \Mux35~6_combout\ : std_logic;
SIGNAL \Mux35~4_combout\ : std_logic;
SIGNAL \Mux46~6_combout\ : std_logic;
SIGNAL \Mux35~5_combout\ : std_logic;
SIGNAL \Mux35~8_combout\ : std_logic;
SIGNAL \Mux35~10_combout\ : std_logic;
SIGNAL \I_state~16_combout\ : std_logic;
SIGNAL \I_state.ist4~q\ : std_logic;
SIGNAL \IP[6]~7_combout\ : std_logic;
SIGNAL \IP[6]~8_combout\ : std_logic;
SIGNAL \IP[6]~13_combout\ : std_logic;
SIGNAL \Add4~14\ : std_logic;
SIGNAL \Add4~2\ : std_logic;
SIGNAL \Add4~5_sumout\ : std_logic;
SIGNAL \IP~14_combout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \A2D[0][3]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][3]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][0]~0_combout\ : std_logic;
SIGNAL \A2D[3][0]~7_combout\ : std_logic;
SIGNAL \A2D[3][0]~6_combout\ : std_logic;
SIGNAL \Decoder3~17_combout\ : std_logic;
SIGNAL \Decoder3~22_combout\ : std_logic;
SIGNAL \databus[0]~29_combout\ : std_logic;
SIGNAL \rxbyte_c~2_combout\ : std_logic;
SIGNAL \databus[0]~23_combout\ : std_logic;
SIGNAL \A2D[3][0]~feeder_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \A2D[1][0]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][0]~4_combout\ : std_logic;
SIGNAL \A2D[1][1]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][1]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][1]~q\ : std_logic;
SIGNAL \A2D[0][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~13_combout\ : std_logic;
SIGNAL \rxbyte_c~3_combout\ : std_logic;
SIGNAL \RAM~82_combout\ : std_logic;
SIGNAL \Decoder2~1_combout\ : std_logic;
SIGNAL \addr_reg[0]~14_combout\ : std_logic;
SIGNAL \addr_reg[0]~12_combout\ : std_logic;
SIGNAL \Mux31~13_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \addr_reg[0]~15_combout\ : std_logic;
SIGNAL \Decoder2~7_combout\ : std_logic;
SIGNAL \RAM[14][2]~26_combout\ : std_logic;
SIGNAL \RAM[14][1]~q\ : std_logic;
SIGNAL \rxbyte_c[1]~_wirecell_combout\ : std_logic;
SIGNAL \RAM[6][1]~feeder_combout\ : std_logic;
SIGNAL \RAM[6][1]~q\ : std_logic;
SIGNAL \RAM[2][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~15_combout\ : std_logic;
SIGNAL \Decoder3~23_combout\ : std_logic;
SIGNAL \Decoder2~13_combout\ : std_logic;
SIGNAL \Decoder3~14_combout\ : std_logic;
SIGNAL \RAM[2][3]~35_combout\ : std_logic;
SIGNAL \RAM[2][1]~q\ : std_logic;
SIGNAL \RAM~75_combout\ : std_logic;
SIGNAL \Decoder2~6_combout\ : std_logic;
SIGNAL \RAM[10][3]~24_combout\ : std_logic;
SIGNAL \RAM[10][1]~q\ : std_logic;
SIGNAL \databus[1]~36_combout\ : std_logic;
SIGNAL \RAM[4][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~25_combout\ : std_logic;
SIGNAL \Decoder2~14_combout\ : std_logic;
SIGNAL \RAM[4][5]~37_combout\ : std_logic;
SIGNAL \RAM[4][1]~q\ : std_logic;
SIGNAL \Decoder3~6_combout\ : std_logic;
SIGNAL \RAM~78_combout\ : std_logic;
SIGNAL \Decoder2~8_combout\ : std_logic;
SIGNAL \RAM[12][7]~12_combout\ : std_logic;
SIGNAL \RAM[12][1]~q\ : std_logic;
SIGNAL \RAM~84_combout\ : std_logic;
SIGNAL \Decoder2~12_combout\ : std_logic;
SIGNAL \RAM[0][6]~32_combout\ : std_logic;
SIGNAL \RAM[0][1]~q\ : std_logic;
SIGNAL \RAM[8][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~11_combout\ : std_logic;
SIGNAL \Decoder3~12_combout\ : std_logic;
SIGNAL \RAM[8][1]~10_combout\ : std_logic;
SIGNAL \RAM[8][1]~q\ : std_logic;
SIGNAL \databus[1]~35_combout\ : std_logic;
SIGNAL \Decoder3~4_combout\ : std_logic;
SIGNAL \databus[1]~31_combout\ : std_logic;
SIGNAL \RAM[21][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~19_combout\ : std_logic;
SIGNAL \Decoder3~20_combout\ : std_logic;
SIGNAL \Decoder2~0_combout\ : std_logic;
SIGNAL \RAM[21][0]~22_combout\ : std_logic;
SIGNAL \RAM[21][1]~q\ : std_logic;
SIGNAL \Decoder3~1_combout\ : std_logic;
SIGNAL \databus[1]~40_combout\ : std_logic;
SIGNAL \RAM~71_combout\ : std_logic;
SIGNAL \RAM[23][1]~1_combout\ : std_logic;
SIGNAL \RAM[23][1]~q\ : std_logic;
SIGNAL \RAM~80_combout\ : std_logic;
SIGNAL \Decoder2~10_combout\ : std_logic;
SIGNAL \RAM[20][0]~16_combout\ : std_logic;
SIGNAL \RAM[20][1]~q\ : std_logic;
SIGNAL \Decoder3~21_combout\ : std_logic;
SIGNAL \RAM~83_combout\ : std_logic;
SIGNAL \Decoder2~11_combout\ : std_logic;
SIGNAL \RAM[22][1]~30_combout\ : std_logic;
SIGNAL \RAM[22][1]~q\ : std_logic;
SIGNAL \databus[1]~33_combout\ : std_logic;
SIGNAL \RAM~73_combout\ : std_logic;
SIGNAL \Decoder2~2_combout\ : std_logic;
SIGNAL \RAM[16][2]~14_combout\ : std_logic;
SIGNAL \RAM[16][1]~q\ : std_logic;
SIGNAL \RAM~79_combout\ : std_logic;
SIGNAL \RAM[19][3]~9_combout\ : std_logic;
SIGNAL \RAM[19][1]~q\ : std_logic;
SIGNAL \RAM[17][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~18_combout\ : std_logic;
SIGNAL \RAM[17][5]~21_combout\ : std_logic;
SIGNAL \RAM[17][1]~q\ : std_logic;
SIGNAL \RAM~76_combout\ : std_logic;
SIGNAL \RAM[18][0]~28_combout\ : std_logic;
SIGNAL \RAM[18][1]~q\ : std_logic;
SIGNAL \databus[1]~32_combout\ : std_logic;
SIGNAL \RAM[25][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~28_combout\ : std_logic;
SIGNAL \RAM[25][4]~40_combout\ : std_logic;
SIGNAL \RAM[25][1]~q\ : std_logic;
SIGNAL \RAM[24][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~2_combout\ : std_logic;
SIGNAL \Decoder3~3_combout\ : std_logic;
SIGNAL \RAM[24][6]~2_combout\ : std_logic;
SIGNAL \RAM[24][1]~q\ : std_logic;
SIGNAL \databus[1]~34_combout\ : std_logic;
SIGNAL \RAM~72_combout\ : std_logic;
SIGNAL \Decoder2~3_combout\ : std_logic;
SIGNAL \RAM[7][6]~4_combout\ : std_logic;
SIGNAL \RAM[7][1]~q\ : std_logic;
SIGNAL \RAM[15][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~7_combout\ : std_logic;
SIGNAL \Decoder3~8_combout\ : std_logic;
SIGNAL \Decoder2~5_combout\ : std_logic;
SIGNAL \RAM[15][1]~7_combout\ : std_logic;
SIGNAL \RAM[15][1]~q\ : std_logic;
SIGNAL \Decoder3~5_combout\ : std_logic;
SIGNAL \RAM~77_combout\ : std_logic;
SIGNAL \RAM[11][7]~6_combout\ : std_logic;
SIGNAL \RAM[11][1]~q\ : std_logic;
SIGNAL \RAM[3][1]~feeder_combout\ : std_logic;
SIGNAL \RAM[3][1]~q\ : std_logic;
SIGNAL \databus[1]~38_combout\ : std_logic;
SIGNAL \RAM~74_combout\ : std_logic;
SIGNAL \RAM[9][3]~18_combout\ : std_logic;
SIGNAL \RAM[9][1]~q\ : std_logic;
SIGNAL \RAM[5][1]~feeder_combout\ : std_logic;
SIGNAL \Decoder3~26_combout\ : std_logic;
SIGNAL \Decoder2~15_combout\ : std_logic;
SIGNAL \RAM[5][5]~38_combout\ : std_logic;
SIGNAL \RAM[5][1]~q\ : std_logic;
SIGNAL \RAM~81_combout\ : std_logic;
SIGNAL \RAM[13][7]~20_combout\ : std_logic;
SIGNAL \RAM[13][1]~q\ : std_logic;
SIGNAL \RAM~85_combout\ : std_logic;
SIGNAL \RAM[1][4]~34_combout\ : std_logic;
SIGNAL \RAM[1][1]~q\ : std_logic;
SIGNAL \databus[1]~37_combout\ : std_logic;
SIGNAL \databus[1]~39_combout\ : std_logic;
SIGNAL \H~0_combout\ : std_logic;
SIGNAL \H[0]~1_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \H[0]~2_combout\ : std_logic;
SIGNAL \A2D[3][0]~1_combout\ : std_logic;
SIGNAL \A2D[0][1]~9_combout\ : std_logic;
SIGNAL \A2D[0][1]~10_combout\ : std_logic;
SIGNAL \A2D[0][1]~11_combout\ : std_logic;
SIGNAL \A2D[0][1]~12_combout\ : std_logic;
SIGNAL \A2D[0][1]~q\ : std_logic;
SIGNAL \A2D[2][1]~feeder_combout\ : std_logic;
SIGNAL \A2D[2][5]~17_combout\ : std_logic;
SIGNAL \A2D[2][5]~18_combout\ : std_logic;
SIGNAL \A2D[2][5]~19_combout\ : std_logic;
SIGNAL \A2D[2][5]~20_combout\ : std_logic;
SIGNAL \A2D[2][1]~q\ : std_logic;
SIGNAL \Mux110~0_combout\ : std_logic;
SIGNAL \Cf~0_combout\ : std_logic;
SIGNAL \argA[7]~0_combout\ : std_logic;
SIGNAL \argA[7]~1_combout\ : std_logic;
SIGNAL \aluI|Add1~22\ : std_logic;
SIGNAL \aluI|Add1~5_sumout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \aluI|Mux4~4_combout\ : std_logic;
SIGNAL \A2D[1][6]~feeder_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \A2D[3][2]~feeder_combout\ : std_logic;
SIGNAL \A2D[0][2]~feeder_combout\ : std_logic;
SIGNAL \A2D[0][2]~q\ : std_logic;
SIGNAL \A2D[2][2]~feeder_combout\ : std_logic;
SIGNAL \A2D[2][2]~q\ : std_logic;
SIGNAL \A2D[1][2]~feeder_combout\ : std_logic;
SIGNAL \A2D[1][2]~q\ : std_logic;
SIGNAL \Mux109~0_combout\ : std_logic;
SIGNAL \aluI|Add1~6\ : std_logic;
SIGNAL \aluI|Add1~1_sumout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \A2D[0][5]~feeder_combout\ : std_logic;
SIGNAL \A2D[1][4]~feeder_combout\ : std_logic;
SIGNAL \aluI|Mux0~1_combout\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \A2D[0][7]~feeder_combout\ : std_logic;
SIGNAL \A2D[0][7]~q\ : std_logic;
SIGNAL \A2D[3][7]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][7]~q\ : std_logic;
SIGNAL \A2D[1][7]~feeder_combout\ : std_logic;
SIGNAL \A2D[1][7]~q\ : std_logic;
SIGNAL \Mux104~0_combout\ : std_logic;
SIGNAL \aluI|ShiftRight1~2_combout\ : std_logic;
SIGNAL \A2D[2][4]~feeder_combout\ : std_logic;
SIGNAL \A2D[2][4]~q\ : std_logic;
SIGNAL \A2D[3][4]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][4]~q\ : std_logic;
SIGNAL \A2D[0][4]~feeder_combout\ : std_logic;
SIGNAL \A2D[0][4]~q\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \A2D[3][5]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][5]~q\ : std_logic;
SIGNAL \A2D[2][5]~feeder_combout\ : std_logic;
SIGNAL \A2D[2][5]~q\ : std_logic;
SIGNAL \A2D[1][5]~feeder_combout\ : std_logic;
SIGNAL \A2D[1][5]~q\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \aluI|diff[7]~2_combout\ : std_logic;
SIGNAL \aluI|LessThan0~0_combout\ : std_logic;
SIGNAL \aluI|diff[7]~3_combout\ : std_logic;
SIGNAL \aluI|diff[7]~0_combout\ : std_logic;
SIGNAL \aluI|diff[7]~1_combout\ : std_logic;
SIGNAL \aluI|LessThan0~1_combout\ : std_logic;
SIGNAL \aluI|LessThan0~2_combout\ : std_logic;
SIGNAL \aluI|diff[7]~4_combout\ : std_logic;
SIGNAL \aluI|Mux3~2_combout\ : std_logic;
SIGNAL \aluI|Mux3~5_combout\ : std_logic;
SIGNAL \aluI|Mux3~6_combout\ : std_logic;
SIGNAL \aluI|Mux0~4_combout\ : std_logic;
SIGNAL \aluI|Add1~2\ : std_logic;
SIGNAL \aluI|Add1~18\ : std_logic;
SIGNAL \aluI|Add1~29_sumout\ : std_logic;
SIGNAL \aluI|Mux0~0_combout\ : std_logic;
SIGNAL \aluI|Mux3~4_combout\ : std_logic;
SIGNAL \aluI|Mux3~7_combout\ : std_logic;
SIGNAL \aluI|Mux3~0_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~2_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~0_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \aluI|Mux3~1_combout\ : std_logic;
SIGNAL \aluI|Mux0~9_combout\ : std_logic;
SIGNAL \aluI|Add0~22\ : std_logic;
SIGNAL \aluI|Add0~23\ : std_logic;
SIGNAL \aluI|Add0~6\ : std_logic;
SIGNAL \aluI|Add0~7\ : std_logic;
SIGNAL \aluI|Add0~2\ : std_logic;
SIGNAL \aluI|Add0~3\ : std_logic;
SIGNAL \aluI|Add0~18\ : std_logic;
SIGNAL \aluI|Add0~19\ : std_logic;
SIGNAL \aluI|Add0~29_sumout\ : std_logic;
SIGNAL \aluI|Mux3~3_combout\ : std_logic;
SIGNAL \aluI|Mux3~8_combout\ : std_logic;
SIGNAL \A2D[1][4]~q\ : std_logic;
SIGNAL \Mux107~0_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \aluI|ShiftRight1~1_combout\ : std_logic;
SIGNAL \aluI|Mux2~1_combout\ : std_logic;
SIGNAL \aluI|Mux0~2_combout\ : std_logic;
SIGNAL \aluI|Mux2~2_combout\ : std_logic;
SIGNAL \aluI|Mux2~3_combout\ : std_logic;
SIGNAL \aluI|Mux2~4_combout\ : std_logic;
SIGNAL \aluI|Add1~30\ : std_logic;
SIGNAL \aluI|Add1~13_sumout\ : std_logic;
SIGNAL \aluI|Mux2~5_combout\ : std_logic;
SIGNAL \aluI|Add0~30\ : std_logic;
SIGNAL \aluI|Add0~31\ : std_logic;
SIGNAL \aluI|Add0~13_sumout\ : std_logic;
SIGNAL \aluI|Mux2~0_combout\ : std_logic;
SIGNAL \aluI|Mux2~6_combout\ : std_logic;
SIGNAL \A2D[0][5]~q\ : std_logic;
SIGNAL \Mux106~0_combout\ : std_logic;
SIGNAL \aluI|Mux5~1_combout\ : std_logic;
SIGNAL \aluI|ShiftRight1~0_combout\ : std_logic;
SIGNAL \aluI|Mux5~2_combout\ : std_logic;
SIGNAL \aluI|Add0~1_sumout\ : std_logic;
SIGNAL \aluI|Mux4~3_combout\ : std_logic;
SIGNAL \aluI|Mux4~0_combout\ : std_logic;
SIGNAL \aluI|Mux4~1_combout\ : std_logic;
SIGNAL \aluI|Mux4~2_combout\ : std_logic;
SIGNAL \aluI|Mux5~0_combout\ : std_logic;
SIGNAL \aluI|Mux5~3_combout\ : std_logic;
SIGNAL \A2D[3][2]~q\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \argB[2]~feeder_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~1_combout\ : std_logic;
SIGNAL \aluI|Mux0~3_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \aluI|Mux1~1_combout\ : std_logic;
SIGNAL \aluI|Mux1~2_combout\ : std_logic;
SIGNAL \aluI|Add1~14\ : std_logic;
SIGNAL \aluI|Add1~9_sumout\ : std_logic;
SIGNAL \aluI|Mux1~3_combout\ : std_logic;
SIGNAL \aluI|Mux1~4_combout\ : std_logic;
SIGNAL \aluI|Mux1~5_combout\ : std_logic;
SIGNAL \aluI|Add0~14\ : std_logic;
SIGNAL \aluI|Add0~15\ : std_logic;
SIGNAL \aluI|Add0~9_sumout\ : std_logic;
SIGNAL \aluI|Mux1~0_combout\ : std_logic;
SIGNAL \aluI|Mux1~6_combout\ : std_logic;
SIGNAL \A2D[1][6]~q\ : std_logic;
SIGNAL \A2D[3][6]~feeder_combout\ : std_logic;
SIGNAL \A2D[3][6]~q\ : std_logic;
SIGNAL \A2D[0][6]~feeder_combout\ : std_logic;
SIGNAL \A2D[0][6]~q\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \aluI|LessThan0~3_combout\ : std_logic;
SIGNAL \aluI|LessThan0~4_combout\ : std_logic;
SIGNAL \aluI|Mux4~5_combout\ : std_logic;
SIGNAL \aluI|Mux6~1_combout\ : std_logic;
SIGNAL \aluI|Mux6~2_combout\ : std_logic;
SIGNAL \aluI|Add0~5_sumout\ : std_logic;
SIGNAL \aluI|Mux6~0_combout\ : std_logic;
SIGNAL \aluI|Mux6~3_combout\ : std_logic;
SIGNAL \A2D[1][1]~q\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \data_reg[7]~0_combout\ : std_logic;
SIGNAL \data_reg[7]~1_combout\ : std_logic;
SIGNAL \A2D[1][7]~14_combout\ : std_logic;
SIGNAL \A2D[1][7]~15_combout\ : std_logic;
SIGNAL \A2D[1][7]~13_combout\ : std_logic;
SIGNAL \A2D[1][7]~16_combout\ : std_logic;
SIGNAL \A2D[1][0]~q\ : std_logic;
SIGNAL \A2D[2][0]~feeder_combout\ : std_logic;
SIGNAL \A2D[2][0]~q\ : std_logic;
SIGNAL \A2D[0][0]~feeder_combout\ : std_logic;
SIGNAL \A2D[0][0]~q\ : std_logic;
SIGNAL \Mux111~0_combout\ : std_logic;
SIGNAL \aluI|Mux7~0_combout\ : std_logic;
SIGNAL \aluI|Add1~21_sumout\ : std_logic;
SIGNAL \aluI|Mux7~1_combout\ : std_logic;
SIGNAL \aluI|ShiftRight1~3_combout\ : std_logic;
SIGNAL \aluI|Mux7~3_combout\ : std_logic;
SIGNAL \aluI|Mux7~4_combout\ : std_logic;
SIGNAL \aluI|Mux7~5_combout\ : std_logic;
SIGNAL \aluI|Add0~21_sumout\ : std_logic;
SIGNAL \aluI|Mux7~2_combout\ : std_logic;
SIGNAL \aluI|Mux7~6_combout\ : std_logic;
SIGNAL \A2D[3][0]~q\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \databus[0]~19_combout\ : std_logic;
SIGNAL \rxbyte_c[0]~_wirecell_combout\ : std_logic;
SIGNAL \RAM[24][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[24][0]~q\ : std_logic;
SIGNAL \Decoder2~17_combout\ : std_logic;
SIGNAL \RAM~59_combout\ : std_logic;
SIGNAL \RAM[19][0]~q\ : std_logic;
SIGNAL \RAM~66_combout\ : std_logic;
SIGNAL \RAM[18][0]~q\ : std_logic;
SIGNAL \RAM[17][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[17][0]~q\ : std_logic;
SIGNAL \RAM~60_combout\ : std_logic;
SIGNAL \RAM[16][0]~q\ : std_logic;
SIGNAL \databus[0]~20_combout\ : std_logic;
SIGNAL \RAM[25][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[25][0]~q\ : std_logic;
SIGNAL \RAM~62_combout\ : std_logic;
SIGNAL \RAM[20][0]~q\ : std_logic;
SIGNAL \RAM~56_combout\ : std_logic;
SIGNAL \RAM[23][0]~q\ : std_logic;
SIGNAL \Decoder2~19_combout\ : std_logic;
SIGNAL \RAM~68_combout\ : std_logic;
SIGNAL \RAM[22][0]~q\ : std_logic;
SIGNAL \RAM[21][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[21][0]~q\ : std_logic;
SIGNAL \databus[0]~21_combout\ : std_logic;
SIGNAL \databus[0]~22_combout\ : std_logic;
SIGNAL \RAM~70_combout\ : std_logic;
SIGNAL \RAM[1][0]~q\ : std_logic;
SIGNAL \RAM~64_combout\ : std_logic;
SIGNAL \RAM[13][0]~q\ : std_logic;
SIGNAL \RAM[5][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[5][0]~q\ : std_logic;
SIGNAL \RAM~63_combout\ : std_logic;
SIGNAL \RAM[9][0]~q\ : std_logic;
SIGNAL \databus[0]~26_combout\ : std_logic;
SIGNAL \RAM~65_combout\ : std_logic;
SIGNAL \RAM[10][0]~q\ : std_logic;
SIGNAL \RAM[6][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[6][0]~q\ : std_logic;
SIGNAL \Decoder2~18_combout\ : std_logic;
SIGNAL \RAM~67_combout\ : std_logic;
SIGNAL \RAM[14][0]~q\ : std_logic;
SIGNAL \RAM[2][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[2][0]~q\ : std_logic;
SIGNAL \databus[0]~25_combout\ : std_logic;
SIGNAL \RAM[15][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[15][0]~q\ : std_logic;
SIGNAL \RAM~57_combout\ : std_logic;
SIGNAL \RAM[7][0]~q\ : std_logic;
SIGNAL \Decoder2~16_combout\ : std_logic;
SIGNAL \RAM~58_combout\ : std_logic;
SIGNAL \RAM[11][0]~q\ : std_logic;
SIGNAL \RAM[3][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[3][0]~q\ : std_logic;
SIGNAL \databus[0]~27_combout\ : std_logic;
SIGNAL \RAM[4][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[4][0]~q\ : std_logic;
SIGNAL \RAM~61_combout\ : std_logic;
SIGNAL \RAM[12][0]~q\ : std_logic;
SIGNAL \RAM~69_combout\ : std_logic;
SIGNAL \RAM[0][0]~q\ : std_logic;
SIGNAL \RAM[8][0]~feeder_combout\ : std_logic;
SIGNAL \RAM[8][0]~q\ : std_logic;
SIGNAL \databus[0]~24_combout\ : std_logic;
SIGNAL \databus[0]~28_combout\ : std_logic;
SIGNAL \H~3_combout\ : std_logic;
SIGNAL \A2D[3][0]~2_combout\ : std_logic;
SIGNAL \A2D[3][0]~3_combout\ : std_logic;
SIGNAL \A2D[3][0]~5_combout\ : std_logic;
SIGNAL \A2D[3][0]~8_combout\ : std_logic;
SIGNAL \A2D[3][3]~q\ : std_logic;
SIGNAL \A2D[1][3]~feeder_combout\ : std_logic;
SIGNAL \A2D[1][3]~q\ : std_logic;
SIGNAL \A2D[2][3]~feeder_combout\ : std_logic;
SIGNAL \A2D[2][3]~q\ : std_logic;
SIGNAL \Mux108~0_combout\ : std_logic;
SIGNAL \aluI|Add0~17_sumout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \aluI|Mux4~7_combout\ : std_logic;
SIGNAL \aluI|Mux4~8_combout\ : std_logic;
SIGNAL \aluI|Mux4~9_combout\ : std_logic;
SIGNAL \aluI|Add1~17_sumout\ : std_logic;
SIGNAL \aluI|Mux4~6_combout\ : std_logic;
SIGNAL \aluI|Mux4~10_combout\ : std_logic;
SIGNAL \A2D[0][3]~q\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Selector54~0_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \Selector54~1_combout\ : std_logic;
SIGNAL \I_state~14_combout\ : std_logic;
SIGNAL \addr_reg[4]~2_combout\ : std_logic;
SIGNAL \addr_reg[4]~3_combout\ : std_logic;
SIGNAL \addr_reg[4]~8_combout\ : std_logic;
SIGNAL \addr_reg[4]~7_combout\ : std_logic;
SIGNAL \addr_reg[4]~9_combout\ : std_logic;
SIGNAL \addr_reg[4]~10_combout\ : std_logic;
SIGNAL \addr_reg[4]~4_combout\ : std_logic;
SIGNAL \addr_reg[4]~5_combout\ : std_logic;
SIGNAL \addr_reg[4]~16_combout\ : std_logic;
SIGNAL \addr_reg[4]~6_combout\ : std_logic;
SIGNAL \addr_reg[4]~11_combout\ : std_logic;
SIGNAL \Decoder2~9_combout\ : std_logic;
SIGNAL \RAM[6][1]~39_combout\ : std_logic;
SIGNAL \RAM[6][5]~q\ : std_logic;
SIGNAL \RAM~125_combout\ : std_logic;
SIGNAL \RAM[10][5]~q\ : std_logic;
SIGNAL \RAM[2][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[2][5]~q\ : std_logic;
SIGNAL \RAM~127_combout\ : std_logic;
SIGNAL \RAM[14][5]~q\ : std_logic;
SIGNAL \databus[5]~64_combout\ : std_logic;
SIGNAL \RAM~121_combout\ : std_logic;
SIGNAL \RAM[12][5]~q\ : std_logic;
SIGNAL \RAM~129_combout\ : std_logic;
SIGNAL \RAM[0][5]~q\ : std_logic;
SIGNAL \RAM[4][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[4][5]~q\ : std_logic;
SIGNAL \RAM[8][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[8][5]~q\ : std_logic;
SIGNAL \databus[5]~63_combout\ : std_logic;
SIGNAL \RAM[3][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[3][5]~q\ : std_logic;
SIGNAL \RAM~117_combout\ : std_logic;
SIGNAL \RAM[7][5]~q\ : std_logic;
SIGNAL \RAM[15][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[15][5]~q\ : std_logic;
SIGNAL \RAM~118_combout\ : std_logic;
SIGNAL \RAM[11][5]~q\ : std_logic;
SIGNAL \databus[5]~66_combout\ : std_logic;
SIGNAL \RAM[5][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[5][5]~q\ : std_logic;
SIGNAL \RAM~123_combout\ : std_logic;
SIGNAL \RAM[9][5]~q\ : std_logic;
SIGNAL \RAM~124_combout\ : std_logic;
SIGNAL \RAM[13][5]~q\ : std_logic;
SIGNAL \RAM~130_combout\ : std_logic;
SIGNAL \RAM[1][5]~q\ : std_logic;
SIGNAL \databus[5]~65_combout\ : std_logic;
SIGNAL \databus[5]~67_combout\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \Add4~6\ : std_logic;
SIGNAL \Add4~29_sumout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \IP~19_combout\ : std_logic;
SIGNAL \Add4~30\ : std_logic;
SIGNAL \Add4~25_sumout\ : std_logic;
SIGNAL \IP~18_combout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \RAM[24][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[24][5]~q\ : std_logic;
SIGNAL \RAM~122_combout\ : std_logic;
SIGNAL \RAM[20][5]~q\ : std_logic;
SIGNAL \RAM~128_combout\ : std_logic;
SIGNAL \RAM[22][5]~q\ : std_logic;
SIGNAL \RAM[21][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[21][5]~q\ : std_logic;
SIGNAL \RAM~116_combout\ : std_logic;
SIGNAL \RAM[23][5]~q\ : std_logic;
SIGNAL \databus[5]~61_combout\ : std_logic;
SIGNAL \RAM[25][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[25][5]~q\ : std_logic;
SIGNAL \RAM~120_combout\ : std_logic;
SIGNAL \RAM[16][5]~q\ : std_logic;
SIGNAL \RAM~126_combout\ : std_logic;
SIGNAL \RAM[18][5]~q\ : std_logic;
SIGNAL \RAM[17][5]~feeder_combout\ : std_logic;
SIGNAL \RAM[17][5]~q\ : std_logic;
SIGNAL \RAM~119_combout\ : std_logic;
SIGNAL \RAM[19][5]~q\ : std_logic;
SIGNAL \databus[5]~60_combout\ : std_logic;
SIGNAL \databus[5]~62_combout\ : std_logic;
SIGNAL \databus[5]~68_combout\ : std_logic;
SIGNAL \IP[6]~1_combout\ : std_logic;
SIGNAL \Add4~1_sumout\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \IP~2_combout\ : std_logic;
SIGNAL \Selector55~0_combout\ : std_logic;
SIGNAL \Selector55~1_combout\ : std_logic;
SIGNAL \databus[7]~2_combout\ : std_logic;
SIGNAL \RAM[21][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[21][3]~q\ : std_logic;
SIGNAL \RAM~53_combout\ : std_logic;
SIGNAL \RAM[22][3]~q\ : std_logic;
SIGNAL \RAM~47_combout\ : std_logic;
SIGNAL \RAM[20][3]~q\ : std_logic;
SIGNAL \RAM~41_combout\ : std_logic;
SIGNAL \RAM[23][3]~q\ : std_logic;
SIGNAL \databus[3]~11_combout\ : std_logic;
SIGNAL \RAM[25][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[25][3]~q\ : std_logic;
SIGNAL \RAM[24][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[24][3]~q\ : std_logic;
SIGNAL \RAM~44_combout\ : std_logic;
SIGNAL \RAM[19][3]~q\ : std_logic;
SIGNAL \RAM~45_combout\ : std_logic;
SIGNAL \RAM[16][3]~q\ : std_logic;
SIGNAL \RAM~51_combout\ : std_logic;
SIGNAL \RAM[18][3]~q\ : std_logic;
SIGNAL \RAM[17][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[17][3]~q\ : std_logic;
SIGNAL \databus[3]~10_combout\ : std_logic;
SIGNAL \databus[3]~12_combout\ : std_logic;
SIGNAL \RAM[2][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[2][3]~q\ : std_logic;
SIGNAL \RAM~52_combout\ : std_logic;
SIGNAL \RAM[14][3]~q\ : std_logic;
SIGNAL \RAM~50_combout\ : std_logic;
SIGNAL \RAM[10][3]~q\ : std_logic;
SIGNAL \RAM[6][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[6][3]~q\ : std_logic;
SIGNAL \databus[3]~14_combout\ : std_logic;
SIGNAL \RAM~54_combout\ : std_logic;
SIGNAL \RAM[0][3]~q\ : std_logic;
SIGNAL \RAM[8][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[8][3]~q\ : std_logic;
SIGNAL \RAM[4][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[4][3]~q\ : std_logic;
SIGNAL \RAM~46_combout\ : std_logic;
SIGNAL \RAM[12][3]~q\ : std_logic;
SIGNAL \databus[3]~13_combout\ : std_logic;
SIGNAL \RAM~43_combout\ : std_logic;
SIGNAL \RAM[11][3]~q\ : std_logic;
SIGNAL \RAM~42_combout\ : std_logic;
SIGNAL \RAM[7][3]~q\ : std_logic;
SIGNAL \RAM[3][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[3][3]~q\ : std_logic;
SIGNAL \RAM[15][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[15][3]~q\ : std_logic;
SIGNAL \databus[3]~16_combout\ : std_logic;
SIGNAL \RAM[5][3]~feeder_combout\ : std_logic;
SIGNAL \RAM[5][3]~q\ : std_logic;
SIGNAL \RAM~55_combout\ : std_logic;
SIGNAL \RAM[1][3]~q\ : std_logic;
SIGNAL \RAM~48_combout\ : std_logic;
SIGNAL \RAM[9][3]~q\ : std_logic;
SIGNAL \RAM~49_combout\ : std_logic;
SIGNAL \RAM[13][3]~q\ : std_logic;
SIGNAL \databus[3]~15_combout\ : std_logic;
SIGNAL \databus[3]~17_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \databus[3]~18_combout\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \Mux38~4_combout\ : std_logic;
SIGNAL \Mux38~1_combout\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \Mux38~5_combout\ : std_logic;
SIGNAL \Mux38~6_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux38~7_combout\ : std_logic;
SIGNAL \Selector52~0_combout\ : std_logic;
SIGNAL \OE~q\ : std_logic;
SIGNAL \databus[1]~41_combout\ : std_logic;
SIGNAL \state~18_combout\ : std_logic;
SIGNAL \state~19_combout\ : std_logic;
SIGNAL \state~20_combout\ : std_logic;
SIGNAL \state~15_combout\ : std_logic;
SIGNAL \state~14_combout\ : std_logic;
SIGNAL \state~16_combout\ : std_logic;
SIGNAL \state~17_combout\ : std_logic;
SIGNAL \state~21_combout\ : std_logic;
SIGNAL \state.fst3~q\ : std_logic;
SIGNAL \state~13_combout\ : std_logic;
SIGNAL \Mux46~9_combout\ : std_logic;
SIGNAL \Mux46~10_combout\ : std_logic;
SIGNAL \Add4~9_sumout\ : std_logic;
SIGNAL \Mux46~7_combout\ : std_logic;
SIGNAL \Mux46~5_combout\ : std_logic;
SIGNAL \Mux46~8_combout\ : std_logic;
SIGNAL \Mux46~11_combout\ : std_logic;
SIGNAL \Mux46~4_combout\ : std_logic;
SIGNAL \Mux46~2_combout\ : std_logic;
SIGNAL \IP~20_combout\ : std_logic;
SIGNAL \Selector56~0_combout\ : std_logic;
SIGNAL \Selector56~1_combout\ : std_logic;
SIGNAL \Decoder2~4_combout\ : std_logic;
SIGNAL \RAM[3][3]~36_combout\ : std_logic;
SIGNAL \RAM[3][2]~q\ : std_logic;
SIGNAL \RAM[5][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[5][2]~q\ : std_logic;
SIGNAL \RAM~3_combout\ : std_logic;
SIGNAL \RAM[7][2]~q\ : std_logic;
SIGNAL \RAM~33_combout\ : std_logic;
SIGNAL \RAM[1][2]~q\ : std_logic;
SIGNAL \databus[2]~6_combout\ : std_logic;
SIGNAL \RAM~17_combout\ : std_logic;
SIGNAL \RAM[9][2]~q\ : std_logic;
SIGNAL \RAM[15][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[15][2]~q\ : std_logic;
SIGNAL \RAM~19_combout\ : std_logic;
SIGNAL \RAM[13][2]~q\ : std_logic;
SIGNAL \RAM~5_combout\ : std_logic;
SIGNAL \RAM[11][2]~q\ : std_logic;
SIGNAL \databus[2]~7_combout\ : std_logic;
SIGNAL \RAM[4][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[4][2]~q\ : std_logic;
SIGNAL \RAM~31_combout\ : std_logic;
SIGNAL \RAM[0][2]~q\ : std_logic;
SIGNAL \RAM[2][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[2][2]~q\ : std_logic;
SIGNAL \RAM[6][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[6][2]~q\ : std_logic;
SIGNAL \databus[2]~4_combout\ : std_logic;
SIGNAL \RAM~23_combout\ : std_logic;
SIGNAL \RAM[10][2]~q\ : std_logic;
SIGNAL \RAM~25_combout\ : std_logic;
SIGNAL \RAM[14][2]~q\ : std_logic;
SIGNAL \RAM[8][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[8][2]~q\ : std_logic;
SIGNAL \RAM~11_combout\ : std_logic;
SIGNAL \RAM[12][2]~q\ : std_logic;
SIGNAL \databus[2]~5_combout\ : std_logic;
SIGNAL \databus[2]~8_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \RAM[21][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[21][2]~q\ : std_logic;
SIGNAL \RAM~0_combout\ : std_logic;
SIGNAL \RAM[23][2]~q\ : std_logic;
SIGNAL \RAM~15_combout\ : std_logic;
SIGNAL \RAM[20][2]~q\ : std_logic;
SIGNAL \RAM~29_combout\ : std_logic;
SIGNAL \RAM[22][2]~q\ : std_logic;
SIGNAL \databus[2]~1_combout\ : std_logic;
SIGNAL \RAM[24][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[24][2]~q\ : std_logic;
SIGNAL \RAM~27_combout\ : std_logic;
SIGNAL \RAM[18][2]~q\ : std_logic;
SIGNAL \RAM~8_combout\ : std_logic;
SIGNAL \RAM[19][2]~q\ : std_logic;
SIGNAL \RAM[17][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[17][2]~q\ : std_logic;
SIGNAL \RAM~13_combout\ : std_logic;
SIGNAL \RAM[16][2]~q\ : std_logic;
SIGNAL \databus[2]~0_combout\ : std_logic;
SIGNAL \RAM[25][2]~feeder_combout\ : std_logic;
SIGNAL \RAM[25][2]~q\ : std_logic;
SIGNAL \databus[2]~3_combout\ : std_logic;
SIGNAL \databus[2]~9_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \Add4~26\ : std_logic;
SIGNAL \Add4~21_sumout\ : std_logic;
SIGNAL \IP~17_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \RAM~101_combout\ : std_logic;
SIGNAL \RAM[23][6]~q\ : std_logic;
SIGNAL \RAM~107_combout\ : std_logic;
SIGNAL \RAM[20][6]~q\ : std_logic;
SIGNAL \RAM[21][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[21][6]~q\ : std_logic;
SIGNAL \RAM~113_combout\ : std_logic;
SIGNAL \RAM[22][6]~q\ : std_logic;
SIGNAL \databus[6]~52_combout\ : std_logic;
SIGNAL \RAM[25][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[25][6]~q\ : std_logic;
SIGNAL \RAM[24][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[24][6]~q\ : std_logic;
SIGNAL \RAM~104_combout\ : std_logic;
SIGNAL \RAM[19][6]~q\ : std_logic;
SIGNAL \RAM~111_combout\ : std_logic;
SIGNAL \RAM[18][6]~q\ : std_logic;
SIGNAL \RAM[17][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[17][6]~q\ : std_logic;
SIGNAL \RAM~105_combout\ : std_logic;
SIGNAL \RAM[16][6]~q\ : std_logic;
SIGNAL \databus[6]~51_combout\ : std_logic;
SIGNAL \databus[6]~53_combout\ : std_logic;
SIGNAL \RAM~112_combout\ : std_logic;
SIGNAL \RAM[14][6]~q\ : std_logic;
SIGNAL \RAM[8][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[8][6]~q\ : std_logic;
SIGNAL \RAM~110_combout\ : std_logic;
SIGNAL \RAM[10][6]~q\ : std_logic;
SIGNAL \RAM~106_combout\ : std_logic;
SIGNAL \RAM[12][6]~q\ : std_logic;
SIGNAL \databus[6]~55_combout\ : std_logic;
SIGNAL \RAM[5][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[5][6]~q\ : std_logic;
SIGNAL \RAM[3][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[3][6]~q\ : std_logic;
SIGNAL \RAM~115_combout\ : std_logic;
SIGNAL \RAM[1][6]~q\ : std_logic;
SIGNAL \RAM~102_combout\ : std_logic;
SIGNAL \RAM[7][6]~q\ : std_logic;
SIGNAL \databus[6]~56_combout\ : std_logic;
SIGNAL \RAM[15][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[15][6]~q\ : std_logic;
SIGNAL \RAM~103_combout\ : std_logic;
SIGNAL \RAM[11][6]~q\ : std_logic;
SIGNAL \RAM~108_combout\ : std_logic;
SIGNAL \RAM[9][6]~q\ : std_logic;
SIGNAL \RAM~109_combout\ : std_logic;
SIGNAL \RAM[13][6]~q\ : std_logic;
SIGNAL \databus[6]~57_combout\ : std_logic;
SIGNAL \RAM~114_combout\ : std_logic;
SIGNAL \RAM[0][6]~q\ : std_logic;
SIGNAL \RAM[6][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[6][6]~q\ : std_logic;
SIGNAL \RAM[4][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[4][6]~q\ : std_logic;
SIGNAL \RAM[2][6]~feeder_combout\ : std_logic;
SIGNAL \RAM[2][6]~q\ : std_logic;
SIGNAL \databus[6]~54_combout\ : std_logic;
SIGNAL \databus[6]~58_combout\ : std_logic;
SIGNAL \databus[6]~59_combout\ : std_logic;
SIGNAL \A2D[2][6]~feeder_combout\ : std_logic;
SIGNAL \A2D[2][6]~q\ : std_logic;
SIGNAL \Mux105~0_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \aluI|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \aluI|Mux0~6_combout\ : std_logic;
SIGNAL \aluI|Mux0~7_combout\ : std_logic;
SIGNAL \aluI|Mux0~5_combout\ : std_logic;
SIGNAL \aluI|Add1~10\ : std_logic;
SIGNAL \aluI|Add1~25_sumout\ : std_logic;
SIGNAL \aluI|Mux0~10_combout\ : std_logic;
SIGNAL \aluI|Add0~10\ : std_logic;
SIGNAL \aluI|Add0~11\ : std_logic;
SIGNAL \aluI|Add0~25_sumout\ : std_logic;
SIGNAL \aluI|Mux0~11_combout\ : std_logic;
SIGNAL \aluI|Mux0~8_combout\ : std_logic;
SIGNAL \A2D[2][7]~q\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Add4~22\ : std_logic;
SIGNAL \Add4~17_sumout\ : std_logic;
SIGNAL \IP~16_combout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \RAM[15][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[15][7]~q\ : std_logic;
SIGNAL \RAM[3][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[3][7]~q\ : std_logic;
SIGNAL \RAM~87_combout\ : std_logic;
SIGNAL \RAM[7][7]~q\ : std_logic;
SIGNAL \RAM~88_combout\ : std_logic;
SIGNAL \RAM[11][7]~q\ : std_logic;
SIGNAL \databus[7]~48_combout\ : std_logic;
SIGNAL \RAM~91_combout\ : std_logic;
SIGNAL \RAM[12][7]~q\ : std_logic;
SIGNAL \RAM[8][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[8][7]~q\ : std_logic;
SIGNAL \RAM~99_combout\ : std_logic;
SIGNAL \RAM[0][7]~q\ : std_logic;
SIGNAL \RAM[4][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[4][7]~q\ : std_logic;
SIGNAL \databus[7]~45_combout\ : std_logic;
SIGNAL \RAM~93_combout\ : std_logic;
SIGNAL \RAM[9][7]~q\ : std_logic;
SIGNAL \RAM~100_combout\ : std_logic;
SIGNAL \RAM[1][7]~q\ : std_logic;
SIGNAL \RAM[5][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[5][7]~q\ : std_logic;
SIGNAL \RAM~94_combout\ : std_logic;
SIGNAL \RAM[13][7]~q\ : std_logic;
SIGNAL \databus[7]~47_combout\ : std_logic;
SIGNAL \RAM[6][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[6][7]~q\ : std_logic;
SIGNAL \RAM~97_combout\ : std_logic;
SIGNAL \RAM[14][7]~q\ : std_logic;
SIGNAL \RAM[2][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[2][7]~q\ : std_logic;
SIGNAL \RAM~95_combout\ : std_logic;
SIGNAL \RAM[10][7]~q\ : std_logic;
SIGNAL \databus[7]~46_combout\ : std_logic;
SIGNAL \databus[7]~49_combout\ : std_logic;
SIGNAL \RAM[25][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[25][7]~q\ : std_logic;
SIGNAL \RAM~96_combout\ : std_logic;
SIGNAL \RAM[18][7]~q\ : std_logic;
SIGNAL \RAM~89_combout\ : std_logic;
SIGNAL \RAM[19][7]~q\ : std_logic;
SIGNAL \RAM[17][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[17][7]~q\ : std_logic;
SIGNAL \RAM~90_combout\ : std_logic;
SIGNAL \RAM[16][7]~q\ : std_logic;
SIGNAL \databus[7]~42_combout\ : std_logic;
SIGNAL \RAM[24][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[24][7]~q\ : std_logic;
SIGNAL \RAM[21][7]~feeder_combout\ : std_logic;
SIGNAL \RAM[21][7]~q\ : std_logic;
SIGNAL \RAM~92_combout\ : std_logic;
SIGNAL \RAM[20][7]~q\ : std_logic;
SIGNAL \RAM~98_combout\ : std_logic;
SIGNAL \RAM[22][7]~q\ : std_logic;
SIGNAL \RAM~86_combout\ : std_logic;
SIGNAL \RAM[23][7]~q\ : std_logic;
SIGNAL \databus[7]~43_combout\ : std_logic;
SIGNAL \databus[7]~44_combout\ : std_logic;
SIGNAL \databus[7]~50_combout\ : std_logic;
SIGNAL \state~25_combout\ : std_logic;
SIGNAL \state~26_combout\ : std_logic;
SIGNAL \state.wst2~q\ : std_logic;
SIGNAL \state~29_combout\ : std_logic;
SIGNAL \state.wst3~q\ : std_logic;
SIGNAL \state~28_combout\ : std_logic;
SIGNAL \state.wst4~q\ : std_logic;
SIGNAL \Selector58~0_combout\ : std_logic;
SIGNAL \state~22_combout\ : std_logic;
SIGNAL \state~23_combout\ : std_logic;
SIGNAL \Mux47~3_combout\ : std_logic;
SIGNAL \Mux47~1_combout\ : std_logic;
SIGNAL \Mux47~2_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~4_combout\ : std_logic;
SIGNAL \state~24_combout\ : std_logic;
SIGNAL \state.fst1~q\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Mux32~1_combout\ : std_logic;
SIGNAL \I_state~20_combout\ : std_logic;
SIGNAL \I_state.ist1~q\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~5_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \Mux33~6_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \I_state~19_combout\ : std_logic;
SIGNAL \I_state.ist2~q\ : std_logic;
SIGNAL \addr_reg[4]~20_combout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \SP~5_combout\ : std_logic;
SIGNAL \Selector53~1_combout\ : std_logic;
SIGNAL \Selector53~0_combout\ : std_logic;
SIGNAL \databus[0]~30_combout\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \RAM[6][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[6][4]~q\ : std_logic;
SIGNAL \RAM~144_combout\ : std_logic;
SIGNAL \RAM[0][4]~q\ : std_logic;
SIGNAL \RAM[2][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[2][4]~q\ : std_logic;
SIGNAL \RAM[4][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[4][4]~q\ : std_logic;
SIGNAL \databus[4]~72_combout\ : std_logic;
SIGNAL \RAM[3][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[3][4]~q\ : std_logic;
SIGNAL \RAM~145_combout\ : std_logic;
SIGNAL \RAM[1][4]~q\ : std_logic;
SIGNAL \RAM~132_combout\ : std_logic;
SIGNAL \RAM[7][4]~q\ : std_logic;
SIGNAL \RAM[5][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[5][4]~q\ : std_logic;
SIGNAL \databus[4]~74_combout\ : std_logic;
SIGNAL \RAM[15][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[15][4]~q\ : std_logic;
SIGNAL \RAM~133_combout\ : std_logic;
SIGNAL \RAM[11][4]~q\ : std_logic;
SIGNAL \RAM~138_combout\ : std_logic;
SIGNAL \RAM[9][4]~q\ : std_logic;
SIGNAL \RAM~139_combout\ : std_logic;
SIGNAL \RAM[13][4]~q\ : std_logic;
SIGNAL \databus[4]~75_combout\ : std_logic;
SIGNAL \RAM~140_combout\ : std_logic;
SIGNAL \RAM[10][4]~q\ : std_logic;
SIGNAL \RAM~142_combout\ : std_logic;
SIGNAL \RAM[14][4]~q\ : std_logic;
SIGNAL \RAM[8][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[8][4]~q\ : std_logic;
SIGNAL \RAM~136_combout\ : std_logic;
SIGNAL \RAM[12][4]~q\ : std_logic;
SIGNAL \databus[4]~73_combout\ : std_logic;
SIGNAL \databus[4]~76_combout\ : std_logic;
SIGNAL \RAM~141_combout\ : std_logic;
SIGNAL \RAM[18][4]~q\ : std_logic;
SIGNAL \RAM[17][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[17][4]~q\ : std_logic;
SIGNAL \RAM~134_combout\ : std_logic;
SIGNAL \RAM[19][4]~q\ : std_logic;
SIGNAL \RAM~135_combout\ : std_logic;
SIGNAL \RAM[16][4]~q\ : std_logic;
SIGNAL \databus[4]~69_combout\ : std_logic;
SIGNAL \RAM[21][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[21][4]~q\ : std_logic;
SIGNAL \RAM~143_combout\ : std_logic;
SIGNAL \RAM[22][4]~q\ : std_logic;
SIGNAL \RAM~137_combout\ : std_logic;
SIGNAL \RAM[20][4]~q\ : std_logic;
SIGNAL \RAM~131_combout\ : std_logic;
SIGNAL \RAM[23][4]~q\ : std_logic;
SIGNAL \databus[4]~70_combout\ : std_logic;
SIGNAL \RAM[24][4]~feeder_combout\ : std_logic;
SIGNAL \RAM[24][4]~q\ : std_logic;
SIGNAL \databus[4]~71_combout\ : std_logic;
SIGNAL \databus[4]~77_combout\ : std_logic;
SIGNAL \RAM[25][4]~q\ : std_logic;
SIGNAL \Add8~9_sumout\ : std_logic;
SIGNAL \Add8~14\ : std_logic;
SIGNAL \Add8~1_sumout\ : std_logic;
SIGNAL \Add8~6\ : std_logic;
SIGNAL \Add8~17_sumout\ : std_logic;
SIGNAL \Add8~18\ : std_logic;
SIGNAL \Add8~21_sumout\ : std_logic;
SIGNAL \Add8~22\ : std_logic;
SIGNAL \Add8~29_sumout\ : std_logic;
SIGNAL \Add8~30\ : std_logic;
SIGNAL \Add8~25_sumout\ : std_logic;
SIGNAL \Add8~26\ : std_logic;
SIGNAL \Add8~37_sumout\ : std_logic;
SIGNAL \Add8~38\ : std_logic;
SIGNAL \Add8~81_sumout\ : std_logic;
SIGNAL \Add8~82\ : std_logic;
SIGNAL \Add8~85_sumout\ : std_logic;
SIGNAL \Add8~86\ : std_logic;
SIGNAL \Add8~117_sumout\ : std_logic;
SIGNAL \Add8~118\ : std_logic;
SIGNAL \Add8~73_sumout\ : std_logic;
SIGNAL \Add8~74\ : std_logic;
SIGNAL \Add8~53_sumout\ : std_logic;
SIGNAL \Add8~54\ : std_logic;
SIGNAL \Add8~33_sumout\ : std_logic;
SIGNAL \Add8~34\ : std_logic;
SIGNAL \Add8~77_sumout\ : std_logic;
SIGNAL \Add8~78\ : std_logic;
SIGNAL \Add8~109_sumout\ : std_logic;
SIGNAL \Add8~110\ : std_logic;
SIGNAL \Add8~69_sumout\ : std_logic;
SIGNAL \Add8~70\ : std_logic;
SIGNAL \Add8~65_sumout\ : std_logic;
SIGNAL \Add8~66\ : std_logic;
SIGNAL \Add8~61_sumout\ : std_logic;
SIGNAL \Add8~62\ : std_logic;
SIGNAL \Add8~57_sumout\ : std_logic;
SIGNAL \Add8~58\ : std_logic;
SIGNAL \Add8~125_sumout\ : std_logic;
SIGNAL \Add8~126\ : std_logic;
SIGNAL \Add8~121_sumout\ : std_logic;
SIGNAL \Add8~122\ : std_logic;
SIGNAL \Add8~49_sumout\ : std_logic;
SIGNAL \Add8~50\ : std_logic;
SIGNAL \Add8~113_sumout\ : std_logic;
SIGNAL \Add8~114\ : std_logic;
SIGNAL \Add8~45_sumout\ : std_logic;
SIGNAL \Add8~46\ : std_logic;
SIGNAL \Add8~105_sumout\ : std_logic;
SIGNAL \Add8~106\ : std_logic;
SIGNAL \Add8~101_sumout\ : std_logic;
SIGNAL \Add8~102\ : std_logic;
SIGNAL \Add8~97_sumout\ : std_logic;
SIGNAL \Add8~98\ : std_logic;
SIGNAL \Add8~93_sumout\ : std_logic;
SIGNAL \Add8~94\ : std_logic;
SIGNAL \Add8~89_sumout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Add8~90\ : std_logic;
SIGNAL \Add8~41_sumout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Equal1~4_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \tb_byte_cnt[9]~0_combout\ : std_logic;
SIGNAL \Mux125~4_combout\ : std_logic;
SIGNAL \Mux128~8_combout\ : std_logic;
SIGNAL \Mux125~2_combout\ : std_logic;
SIGNAL \Mux128~7_combout\ : std_logic;
SIGNAL \Mux125~3_combout\ : std_logic;
SIGNAL \Mux125~0_combout\ : std_logic;
SIGNAL \Mux125~1_combout\ : std_logic;
SIGNAL \Mux128~5_combout\ : std_logic;
SIGNAL \Mux128~6_combout\ : std_logic;
SIGNAL \Mux128~3_combout\ : std_logic;
SIGNAL \Mux128~2_combout\ : std_logic;
SIGNAL \Mux128~0_combout\ : std_logic;
SIGNAL \Mux128~1_combout\ : std_logic;
SIGNAL \Mux128~4_combout\ : std_logic;
SIGNAL \Mux128~9_combout\ : std_logic;
SIGNAL \Mux128~10_combout\ : std_logic;
SIGNAL \Mux126~5_combout\ : std_logic;
SIGNAL \Mux126~6_combout\ : std_logic;
SIGNAL \Mux126~8_combout\ : std_logic;
SIGNAL \aluI|Equal1~1_combout\ : std_logic;
SIGNAL \aluI|Equal1~0_combout\ : std_logic;
SIGNAL \Mux121~0_combout\ : std_logic;
SIGNAL \Cf~1_combout\ : std_logic;
SIGNAL \Zf~q\ : std_logic;
SIGNAL \Mux126~7_combout\ : std_logic;
SIGNAL \Mux126~3_combout\ : std_logic;
SIGNAL \Mux126~1_combout\ : std_logic;
SIGNAL \Mux126~2_combout\ : std_logic;
SIGNAL \Mux126~0_combout\ : std_logic;
SIGNAL \Mux126~4_combout\ : std_logic;
SIGNAL \Mux126~9_combout\ : std_logic;
SIGNAL \Mux126~10_combout\ : std_logic;
SIGNAL \Mux125~13_combout\ : std_logic;
SIGNAL \Mux125~14_combout\ : std_logic;
SIGNAL \Mux125~11_combout\ : std_logic;
SIGNAL \Mux125~12_combout\ : std_logic;
SIGNAL \Mux125~9_combout\ : std_logic;
SIGNAL \Mux125~6_combout\ : std_logic;
SIGNAL \Mux125~8_combout\ : std_logic;
SIGNAL \Mux125~7_combout\ : std_logic;
SIGNAL \Mux125~10_combout\ : std_logic;
SIGNAL \Mux125~15_combout\ : std_logic;
SIGNAL \Mux125~16_combout\ : std_logic;
SIGNAL \Mux127~2_combout\ : std_logic;
SIGNAL \Mux127~1_combout\ : std_logic;
SIGNAL \Mux127~0_combout\ : std_logic;
SIGNAL \Mux127~3_combout\ : std_logic;
SIGNAL \Mux127~4_combout\ : std_logic;
SIGNAL \Mux127~5_combout\ : std_logic;
SIGNAL \Mux127~6_combout\ : std_logic;
SIGNAL \Mux127~8_combout\ : std_logic;
SIGNAL \aluI|Add1~26\ : std_logic;
SIGNAL \aluI|Add1~33_sumout\ : std_logic;
SIGNAL \aluI|Mux8~0_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~5_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~12_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~4_combout\ : std_logic;
SIGNAL \aluI|Mux4~11_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~11_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~13_combout\ : std_logic;
SIGNAL \aluI|Equal0~5_combout\ : std_logic;
SIGNAL \aluI|Mux8~1_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~3_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~6_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~7_combout\ : std_logic;
SIGNAL \aluI|Equal0~0_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~14_combout\ : std_logic;
SIGNAL \aluI|Equal0~2_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~10_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~8_combout\ : std_logic;
SIGNAL \aluI|Equal0~3_combout\ : std_logic;
SIGNAL \aluI|Equal0~4_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~9_combout\ : std_logic;
SIGNAL \aluI|ShiftRight0~15_combout\ : std_logic;
SIGNAL \aluI|Equal0~1_combout\ : std_logic;
SIGNAL \aluI|Mux8~2_combout\ : std_logic;
SIGNAL \Cf~q\ : std_logic;
SIGNAL \Mux127~7_combout\ : std_logic;
SIGNAL \Mux127~9_combout\ : std_logic;
SIGNAL \Mux127~10_combout\ : std_logic;
SIGNAL \trbyte~0_combout\ : std_logic;
SIGNAL \tb_byte_cnt[9]~1_combout\ : std_logic;
SIGNAL \Add8~2\ : std_logic;
SIGNAL \Add8~5_sumout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~5_combout\ : std_logic;
SIGNAL \Equal1~6_combout\ : std_logic;
SIGNAL \Add8~10\ : std_logic;
SIGNAL \Add8~13_sumout\ : std_logic;
SIGNAL \Mux125~5_combout\ : std_logic;
SIGNAL \Mux124~7_combout\ : std_logic;
SIGNAL \Mux124~8_combout\ : std_logic;
SIGNAL \Mux124~5_combout\ : std_logic;
SIGNAL \Mux124~6_combout\ : std_logic;
SIGNAL \Mux124~3_combout\ : std_logic;
SIGNAL \Mux124~0_combout\ : std_logic;
SIGNAL \Mux124~2_combout\ : std_logic;
SIGNAL \Mux124~1_combout\ : std_logic;
SIGNAL \Mux124~4_combout\ : std_logic;
SIGNAL \Mux124~9_combout\ : std_logic;
SIGNAL \Mux124~10_combout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Mux123~5_combout\ : std_logic;
SIGNAL \Mux123~6_combout\ : std_logic;
SIGNAL \Mux123~8_combout\ : std_logic;
SIGNAL \Mux123~7_combout\ : std_logic;
SIGNAL \Mux123~0_combout\ : std_logic;
SIGNAL \Mux123~1_combout\ : std_logic;
SIGNAL \Mux123~3_combout\ : std_logic;
SIGNAL \Mux123~2_combout\ : std_logic;
SIGNAL \Mux123~4_combout\ : std_logic;
SIGNAL \Mux123~9_combout\ : std_logic;
SIGNAL \Mux123~10_combout\ : std_logic;
SIGNAL \Mux122~8_combout\ : std_logic;
SIGNAL \Mux122~7_combout\ : std_logic;
SIGNAL \Mux122~0_combout\ : std_logic;
SIGNAL \Mux122~3_combout\ : std_logic;
SIGNAL \Mux122~2_combout\ : std_logic;
SIGNAL \Mux122~1_combout\ : std_logic;
SIGNAL \Mux122~4_combout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Mux122~5_combout\ : std_logic;
SIGNAL \Mux122~6_combout\ : std_logic;
SIGNAL \Mux122~9_combout\ : std_logic;
SIGNAL \Mux122~10_combout\ : std_logic;
SIGNAL \esc_state~0_combout\ : std_logic;
SIGNAL \esc_state~q\ : std_logic;
SIGNAL \Mux129~7_combout\ : std_logic;
SIGNAL \Mux129~0_combout\ : std_logic;
SIGNAL \Mux129~1_combout\ : std_logic;
SIGNAL \Mux129~2_combout\ : std_logic;
SIGNAL \Mux129~3_combout\ : std_logic;
SIGNAL \Mux129~4_combout\ : std_logic;
SIGNAL \Mux129~8_combout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Mux129~5_combout\ : std_logic;
SIGNAL \Mux129~6_combout\ : std_logic;
SIGNAL \Mux129~9_combout\ : std_logic;
SIGNAL \Mux129~10_combout\ : std_logic;
SIGNAL \trbyte~1_combout\ : std_logic;
SIGNAL \trbyte~2_combout\ : std_logic;
SIGNAL \trbyte~5_combout\ : std_logic;
SIGNAL \trbyte~3_combout\ : std_logic;
SIGNAL \trbyte~7_combout\ : std_logic;
SIGNAL \trbyte~9_combout\ : std_logic;
SIGNAL \trbyte~6_combout\ : std_logic;
SIGNAL \btx|count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \trbyte~8_combout\ : std_logic;
SIGNAL \btx|Mux0~4_combout\ : std_logic;
SIGNAL \trbyte~4_combout\ : std_logic;
SIGNAL \btx|Mux0~0_combout\ : std_logic;
SIGNAL \btx|tx~0_combout\ : std_logic;
SIGNAL \btx|tx~q\ : std_logic;
SIGNAL clk_div_cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL addr_reg : std_logic_vector(7 DOWNTO 0);
SIGNAL tb_byte_cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL SP : std_logic_vector(7 DOWNTO 0);
SIGNAL IR : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|data_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL data_reg : std_logic_vector(7 DOWNTO 0);
SIGNAL IP : std_logic_vector(7 DOWNTO 0);
SIGNAL rx_cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL \btx|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL trbyte : std_logic_vector(7 DOWNTO 0);
SIGNAL rxbyte_c : std_logic_vector(7 DOWNTO 0);
SIGNAL argB : std_logic_vector(7 DOWNTO 0);
SIGNAL argA : std_logic_vector(7 DOWNTO 0);
SIGNAL H : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|data_buffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_RAM[14][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[18][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux123~2_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[13][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux123~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[16][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux123~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[19][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux122~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux122~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux122~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux122~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux122~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux122~5_combout\ : std_logic;
SIGNAL ALT_INV_IP : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_Mux122~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux122~3_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[14][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[18][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux122~2_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[13][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux122~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[16][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux122~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[19][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux129~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux129~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux129~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux129~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux129~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux129~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux129~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux129~3_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[14][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[18][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux129~2_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[13][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux129~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[16][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux129~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[19][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][7]~q\ : std_logic;
SIGNAL \ALT_INV_esc_state~q\ : std_logic;
SIGNAL \ALT_INV_trbyte~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux127~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux127~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux127~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux127~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux127~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux127~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux127~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux127~3_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[14][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[13][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux127~2_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[19][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux127~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[18][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux127~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[16][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux128~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux128~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux128~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux128~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux128~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux128~5_combout\ : std_logic;
SIGNAL ALT_INV_SP : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_Mux128~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux128~3_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[14][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[18][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux128~2_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[13][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux128~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[16][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux128~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[19][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux125~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~13_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux125~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~9_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[14][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[18][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux125~8_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[13][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux125~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[16][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux125~6_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[19][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][3]~q\ : std_logic;
SIGNAL \ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux126~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux126~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux126~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux126~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux126~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux125~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux126~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux126~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux126~3_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[18][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[14][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux126~2_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[13][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux126~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[16][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux126~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[19][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][2]~q\ : std_logic;
SIGNAL \ALT_INV_LessThan4~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL ALT_INV_trbyte : std_logic_vector(7 DOWNTO 0);
SIGNAL \btx|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \btx|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \ALT_INV_t_clk~q\ : std_logic;
SIGNAL \btx|ALT_INV_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \btx|ALT_INV_lclk~q\ : std_logic;
SIGNAL \uart|ALT_INV_r_RX_Data~q\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~20_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \ALT_INV_Selector53~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \uart|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL ALT_INV_clk_div_cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart|ALT_INV_data_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_I_state.ist1~q\ : std_logic;
SIGNAL \ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL ALT_INV_data_reg : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_I_state.ist2~q\ : std_logic;
SIGNAL \ALT_INV_I_state.ist3~q\ : std_logic;
SIGNAL \ALT_INV_I_state.ist4~q\ : std_logic;
SIGNAL \aluI|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \aluI|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL ALT_INV_addr_reg : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_rx_cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_RAM[25][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][4]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][4]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][4]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][4]~q\ : std_logic;
SIGNAL ALT_INV_IR : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_A2D[3][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[25][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][5]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][5]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][5]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[3][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[25][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][6]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][6]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][6]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[3][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][6]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[25][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][7]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][7]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][7]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[3][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][7]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[25][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][1]~q\ : std_logic;
SIGNAL \ALT_INV_Cf~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][1]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][1]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[3][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][1]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[25][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][0]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][0]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][0]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[25][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][3]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][3]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][3]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[3][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][3]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][3]~q\ : std_logic;
SIGNAL ALT_INV_tb_byte_cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_RAM[25][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[6][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[5][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[4][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[3][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[2][2]~q\ : std_logic;
SIGNAL \ALT_INV_Zf~q\ : std_logic;
SIGNAL \ALT_INV_A2D[2][2]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[1][2]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_A2D[3][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[21][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[17][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[8][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[15][2]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[24][2]~q\ : std_logic;
SIGNAL \btx|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \btx|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \uart|ALT_INV_current_state.stop_bit~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[17]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[15]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[13]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[22]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[21]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[20]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[18]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[27]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[24]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_counter[31]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_current_state.receive_data~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_data_out[5]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_data_out[3]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_data_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \btx|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \btx|ALT_INV_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \btx|ALT_INV_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \btx|ALT_INV_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_data_counter[15]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_data_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_data_counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \uart|ALT_INV_data_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_cnt[15]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_cnt[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_cnt[16]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_cnt[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_cnt[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_cnt[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_upload~input_o\ : std_logic;
SIGNAL \ALT_INV_rxbyte_c[5]~_wirecell_combout\ : std_logic;
SIGNAL \ALT_INV_rxbyte_c[1]~_wirecell_combout\ : std_logic;
SIGNAL \ALT_INV_rxbyte_c[0]~_wirecell_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \uart|ALT_INV_data_counter[9]~2_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan1~6_combout\ : std_logic;
SIGNAL \uart|ALT_INV_current_state~11_combout\ : std_logic;
SIGNAL \uart|ALT_INV_counter[30]~4_combout\ : std_logic;
SIGNAL \uart|ALT_INV_counter[6]~3_combout\ : std_logic;
SIGNAL \uart|ALT_INV_counter[6]~1_combout\ : std_logic;
SIGNAL \uart|ALT_INV_counter[31]~0_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \uart|ALT_INV_rx_proc~1_combout\ : std_logic;
SIGNAL \uart|ALT_INV_current_state.idle~q\ : std_logic;
SIGNAL \uart|ALT_INV_data_counter[9]~0_combout\ : std_logic;
SIGNAL \ALT_INV_state.wst3~q\ : std_logic;
SIGNAL \ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \ALT_INV_state~25_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_state~23_combout\ : std_logic;
SIGNAL \ALT_INV_state~22_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector58~0_combout\ : std_logic;
SIGNAL \uart|ALT_INV_data_buffer\ : std_logic_vector(7 DOWNTO 1);
SIGNAL \uart|ALT_INV_data_valid~0_combout\ : std_logic;
SIGNAL \uart|ALT_INV_current_state.start_bit~q\ : std_logic;
SIGNAL \uart|ALT_INV_current_state.stop_bit~q\ : std_logic;
SIGNAL \uart|ALT_INV_data_out[7]~1_combout\ : std_logic;
SIGNAL \uart|ALT_INV_data_out[7]~0_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \uart|ALT_INV_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \uart|ALT_INV_current_state.receive_data~q\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan1~5_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \uart|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \ALT_INV_state~20_combout\ : std_logic;
SIGNAL \ALT_INV_state~19_combout\ : std_logic;
SIGNAL \ALT_INV_state~18_combout\ : std_logic;
SIGNAL \ALT_INV_state~17_combout\ : std_logic;
SIGNAL \ALT_INV_state~16_combout\ : std_logic;
SIGNAL \ALT_INV_state~15_combout\ : std_logic;
SIGNAL \ALT_INV_state~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \ALT_INV_H[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_argA[7]~0_combout\ : std_logic;
SIGNAL \ALT_INV_state.wst4~q\ : std_logic;
SIGNAL \ALT_INV_state.wst1~q\ : std_logic;
SIGNAL \ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector55~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector54~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_combout\ : std_logic;
SIGNAL \ALT_INV_Add0~32_combout\ : std_logic;
SIGNAL \ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[0]~14_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[0]~13_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~10_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~9_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~8_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~7_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~6_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~5_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_I_state~15_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~3_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~2_combout\ : std_logic;
SIGNAL \ALT_INV_I_state~14_combout\ : std_logic;
SIGNAL \ALT_INV_Selector56~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~1_combout\ : std_logic;
SIGNAL \ALT_INV_addr_reg[4]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \ALT_INV_data_reg[7]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_state.wst2~q\ : std_logic;
SIGNAL \ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~12_combout\ : std_logic;
SIGNAL \ALT_INV_state.fst1~q\ : std_logic;
SIGNAL \ALT_INV_rxbyte_c~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \uart|ALT_INV_data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_rx_state~q\ : std_logic;
SIGNAL \uart|ALT_INV_data_valid~q\ : std_logic;
SIGNAL \ALT_INV_databus[4]~77_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~76_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~75_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~74_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~73_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~72_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~71_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~70_combout\ : std_logic;
SIGNAL \ALT_INV_databus[4]~69_combout\ : std_logic;
SIGNAL ALT_INV_rxbyte_c : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_databus[5]~68_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~67_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~66_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~65_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~64_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~63_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~62_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~61_combout\ : std_logic;
SIGNAL \ALT_INV_databus[5]~60_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~59_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~58_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~57_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~56_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~55_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~54_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~53_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~52_combout\ : std_logic;
SIGNAL \ALT_INV_databus[6]~51_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~50_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~49_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~48_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~47_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~46_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~45_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~44_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~43_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~42_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~11_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~41_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~40_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~39_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~38_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~37_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~36_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~35_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~34_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~33_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~32_combout\ : std_logic;
SIGNAL \ALT_INV_databus[1]~31_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~19_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~18_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~17_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~16_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~30_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~29_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~28_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~27_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~26_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~25_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~24_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~23_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~22_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~21_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~20_combout\ : std_logic;
SIGNAL \ALT_INV_databus[0]~19_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~18_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~17_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~16_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~15_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~14_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~13_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~12_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~11_combout\ : std_logic;
SIGNAL \ALT_INV_databus[3]~10_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~28_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~15_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~14_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~13_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~22_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~12_combout\ : std_logic;
SIGNAL \ALT_INV_Cf~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux121~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[2][5]~19_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[2][5]~18_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[2][5]~17_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[1][7]~15_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[1][7]~14_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[1][7]~13_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[0][1]~11_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[0][1]~10_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[0][1]~9_combout\ : std_logic;
SIGNAL \ALT_INV_state.fst2~q\ : std_logic;
SIGNAL \ALT_INV_IP[6]~12_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~11_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~10_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~9_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~8_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~7_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~6_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~5_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~4_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~3_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~1_combout\ : std_logic;
SIGNAL \ALT_INV_IP[6]~0_combout\ : std_logic;
SIGNAL \ALT_INV_SP[2]~1_combout\ : std_logic;
SIGNAL \ALT_INV_SP[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~7_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~6_combout\ : std_logic;
SIGNAL \ALT_INV_state~13_combout\ : std_logic;
SIGNAL \ALT_INV_state.fst3~q\ : std_logic;
SIGNAL \ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~5_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_A2D[3][0]~1_combout\ : std_logic;
SIGNAL ALT_INV_H : std_logic_vector(1 DOWNTO 0);
SIGNAL \aluI|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_diff[7]~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_diff[7]~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_diff[7]~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_diff[7]~1_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_diff[7]~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL ALT_INV_argA : std_logic_vector(7 DOWNTO 0);
SIGNAL ALT_INV_argB : std_logic_vector(7 DOWNTO 0);
SIGNAL \aluI|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \aluI|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~11_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~21_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~20_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~18_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~17_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~16_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~15_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~10_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~9_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~14_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~8_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~7_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~13_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~11_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~10_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~9_combout\ : std_logic;
SIGNAL \ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~7_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~6_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~5_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~6_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~5_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~2_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~0_combout\ : std_logic;
SIGNAL \ALT_INV_RW~q\ : std_logic;
SIGNAL \ALT_INV_databus[2]~9_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~8_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~7_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~6_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~5_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_databus[7]~2_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~1_combout\ : std_logic;
SIGNAL \ALT_INV_databus[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_OE~q\ : std_logic;
SIGNAL \ALT_INV_Decoder3~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~0_combout\ : std_logic;
SIGNAL \ALT_INV_tb_byte_cnt[9]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_trbyte~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux124~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux124~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux124~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux124~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux124~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux124~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux124~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux124~3_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[14][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[18][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[10][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux124~2_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[13][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[9][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux124~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[20][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[12][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[16][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux124~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[19][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[11][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[7][4]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[23][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux123~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux123~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux123~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux123~7_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[1][5]~q\ : std_logic;
SIGNAL \ALT_INV_RAM[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux123~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux123~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux123~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux123~3_combout\ : std_logic;
SIGNAL \ALT_INV_RAM[22][5]~q\ : std_logic;

BEGIN

\ww_termination_blk0~_rzq_pad\ <= \termination_blk0~_rzq_pad\;
ww_upload <= upload;
ww_butt_clk <= butt_clk;
tx <= ww_tx;
rx_echo <= ww_rx_echo;
ww_rx <= rx;
ser_clk_out <= ww_ser_clk_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~output_SERIESTERMINATIONCONTROL_bus\ <= (\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & 
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & 
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\clk~output_PARALLELTERMINATIONCONTROL_bus\ <= (\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & 
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & 
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & 
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(0);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(1);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(2);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(3);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(4);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(5);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(6);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(7);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(8);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(9);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(10);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(11);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(12);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(13);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(14);
\clk~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ <= \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(15);

\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(0);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(1);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(2);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(3);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(4);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(5);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(6);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(7);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(8);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(9);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(10);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(11);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(12);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(13);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(14);
\clk~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ <= \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(15);
\ALT_INV_RAM[14][5]~q\ <= NOT \RAM[14][5]~q\;
\ALT_INV_RAM[18][5]~q\ <= NOT \RAM[18][5]~q\;
\ALT_INV_RAM[10][5]~q\ <= NOT \RAM[10][5]~q\;
\ALT_INV_Mux123~2_combout\ <= NOT \Mux123~2_combout\;
\ALT_INV_RAM[13][5]~q\ <= NOT \RAM[13][5]~q\;
\ALT_INV_RAM[9][5]~q\ <= NOT \RAM[9][5]~q\;
\ALT_INV_Mux123~1_combout\ <= NOT \Mux123~1_combout\;
\ALT_INV_RAM[20][5]~q\ <= NOT \RAM[20][5]~q\;
\ALT_INV_RAM[12][5]~q\ <= NOT \RAM[12][5]~q\;
\ALT_INV_RAM[16][5]~q\ <= NOT \RAM[16][5]~q\;
\ALT_INV_Mux123~0_combout\ <= NOT \Mux123~0_combout\;
\ALT_INV_RAM[19][5]~q\ <= NOT \RAM[19][5]~q\;
\ALT_INV_RAM[11][5]~q\ <= NOT \RAM[11][5]~q\;
\ALT_INV_RAM[7][5]~q\ <= NOT \RAM[7][5]~q\;
\ALT_INV_RAM[23][5]~q\ <= NOT \RAM[23][5]~q\;
\ALT_INV_Mux122~10_combout\ <= NOT \Mux122~10_combout\;
\ALT_INV_Mux122~9_combout\ <= NOT \Mux122~9_combout\;
\ALT_INV_Mux122~8_combout\ <= NOT \Mux122~8_combout\;
\ALT_INV_Mux122~7_combout\ <= NOT \Mux122~7_combout\;
\ALT_INV_RAM[1][6]~q\ <= NOT \RAM[1][6]~q\;
\ALT_INV_RAM[0][6]~q\ <= NOT \RAM[0][6]~q\;
\ALT_INV_Mux122~6_combout\ <= NOT \Mux122~6_combout\;
\ALT_INV_Mux122~5_combout\ <= NOT \Mux122~5_combout\;
ALT_INV_IP(6) <= NOT IP(6);
\ALT_INV_Mux122~4_combout\ <= NOT \Mux122~4_combout\;
\ALT_INV_Mux122~3_combout\ <= NOT \Mux122~3_combout\;
\ALT_INV_RAM[22][6]~q\ <= NOT \RAM[22][6]~q\;
\ALT_INV_RAM[14][6]~q\ <= NOT \RAM[14][6]~q\;
\ALT_INV_RAM[18][6]~q\ <= NOT \RAM[18][6]~q\;
\ALT_INV_RAM[10][6]~q\ <= NOT \RAM[10][6]~q\;
\ALT_INV_Mux122~2_combout\ <= NOT \Mux122~2_combout\;
\ALT_INV_RAM[13][6]~q\ <= NOT \RAM[13][6]~q\;
\ALT_INV_RAM[9][6]~q\ <= NOT \RAM[9][6]~q\;
\ALT_INV_Mux122~1_combout\ <= NOT \Mux122~1_combout\;
\ALT_INV_RAM[20][6]~q\ <= NOT \RAM[20][6]~q\;
\ALT_INV_RAM[12][6]~q\ <= NOT \RAM[12][6]~q\;
\ALT_INV_RAM[16][6]~q\ <= NOT \RAM[16][6]~q\;
\ALT_INV_Mux122~0_combout\ <= NOT \Mux122~0_combout\;
\ALT_INV_RAM[19][6]~q\ <= NOT \RAM[19][6]~q\;
\ALT_INV_RAM[11][6]~q\ <= NOT \RAM[11][6]~q\;
\ALT_INV_RAM[7][6]~q\ <= NOT \RAM[7][6]~q\;
\ALT_INV_RAM[23][6]~q\ <= NOT \RAM[23][6]~q\;
\ALT_INV_Mux129~10_combout\ <= NOT \Mux129~10_combout\;
\ALT_INV_Mux129~9_combout\ <= NOT \Mux129~9_combout\;
\ALT_INV_Mux129~8_combout\ <= NOT \Mux129~8_combout\;
\ALT_INV_Mux129~7_combout\ <= NOT \Mux129~7_combout\;
\ALT_INV_RAM[1][7]~q\ <= NOT \RAM[1][7]~q\;
\ALT_INV_RAM[0][7]~q\ <= NOT \RAM[0][7]~q\;
\ALT_INV_Mux129~6_combout\ <= NOT \Mux129~6_combout\;
\ALT_INV_Mux129~5_combout\ <= NOT \Mux129~5_combout\;
ALT_INV_IP(7) <= NOT IP(7);
\ALT_INV_Mux129~4_combout\ <= NOT \Mux129~4_combout\;
\ALT_INV_Mux129~3_combout\ <= NOT \Mux129~3_combout\;
\ALT_INV_RAM[22][7]~q\ <= NOT \RAM[22][7]~q\;
\ALT_INV_RAM[14][7]~q\ <= NOT \RAM[14][7]~q\;
\ALT_INV_RAM[18][7]~q\ <= NOT \RAM[18][7]~q\;
\ALT_INV_RAM[10][7]~q\ <= NOT \RAM[10][7]~q\;
\ALT_INV_Mux129~2_combout\ <= NOT \Mux129~2_combout\;
\ALT_INV_RAM[13][7]~q\ <= NOT \RAM[13][7]~q\;
\ALT_INV_RAM[9][7]~q\ <= NOT \RAM[9][7]~q\;
\ALT_INV_Mux129~1_combout\ <= NOT \Mux129~1_combout\;
\ALT_INV_RAM[20][7]~q\ <= NOT \RAM[20][7]~q\;
\ALT_INV_RAM[12][7]~q\ <= NOT \RAM[12][7]~q\;
\ALT_INV_RAM[16][7]~q\ <= NOT \RAM[16][7]~q\;
\ALT_INV_Mux129~0_combout\ <= NOT \Mux129~0_combout\;
\ALT_INV_RAM[19][7]~q\ <= NOT \RAM[19][7]~q\;
\ALT_INV_RAM[11][7]~q\ <= NOT \RAM[11][7]~q\;
\ALT_INV_RAM[7][7]~q\ <= NOT \RAM[7][7]~q\;
\ALT_INV_RAM[23][7]~q\ <= NOT \RAM[23][7]~q\;
\ALT_INV_esc_state~q\ <= NOT \esc_state~q\;
\ALT_INV_trbyte~0_combout\ <= NOT \trbyte~0_combout\;
\ALT_INV_Mux127~10_combout\ <= NOT \Mux127~10_combout\;
\ALT_INV_Mux127~9_combout\ <= NOT \Mux127~9_combout\;
\ALT_INV_Mux127~8_combout\ <= NOT \Mux127~8_combout\;
\ALT_INV_Mux127~7_combout\ <= NOT \Mux127~7_combout\;
\ALT_INV_RAM[1][1]~q\ <= NOT \RAM[1][1]~q\;
\ALT_INV_RAM[0][1]~q\ <= NOT \RAM[0][1]~q\;
\ALT_INV_Mux127~6_combout\ <= NOT \Mux127~6_combout\;
\ALT_INV_Mux127~5_combout\ <= NOT \Mux127~5_combout\;
ALT_INV_IP(1) <= NOT IP(1);
\ALT_INV_Mux127~4_combout\ <= NOT \Mux127~4_combout\;
\ALT_INV_Mux127~3_combout\ <= NOT \Mux127~3_combout\;
\ALT_INV_RAM[22][1]~q\ <= NOT \RAM[22][1]~q\;
\ALT_INV_RAM[14][1]~q\ <= NOT \RAM[14][1]~q\;
\ALT_INV_RAM[13][1]~q\ <= NOT \RAM[13][1]~q\;
\ALT_INV_Mux127~2_combout\ <= NOT \Mux127~2_combout\;
\ALT_INV_RAM[20][1]~q\ <= NOT \RAM[20][1]~q\;
\ALT_INV_RAM[19][1]~q\ <= NOT \RAM[19][1]~q\;
\ALT_INV_RAM[12][1]~q\ <= NOT \RAM[12][1]~q\;
\ALT_INV_RAM[11][1]~q\ <= NOT \RAM[11][1]~q\;
\ALT_INV_Mux127~1_combout\ <= NOT \Mux127~1_combout\;
\ALT_INV_RAM[18][1]~q\ <= NOT \RAM[18][1]~q\;
\ALT_INV_RAM[10][1]~q\ <= NOT \RAM[10][1]~q\;
\ALT_INV_RAM[9][1]~q\ <= NOT \RAM[9][1]~q\;
\ALT_INV_Mux127~0_combout\ <= NOT \Mux127~0_combout\;
\ALT_INV_RAM[16][1]~q\ <= NOT \RAM[16][1]~q\;
\ALT_INV_RAM[7][1]~q\ <= NOT \RAM[7][1]~q\;
\ALT_INV_RAM[23][1]~q\ <= NOT \RAM[23][1]~q\;
\ALT_INV_Mux128~10_combout\ <= NOT \Mux128~10_combout\;
\ALT_INV_Mux128~9_combout\ <= NOT \Mux128~9_combout\;
\ALT_INV_Mux128~8_combout\ <= NOT \Mux128~8_combout\;
\ALT_INV_Mux128~7_combout\ <= NOT \Mux128~7_combout\;
\ALT_INV_RAM[1][0]~q\ <= NOT \RAM[1][0]~q\;
\ALT_INV_RAM[0][0]~q\ <= NOT \RAM[0][0]~q\;
\ALT_INV_Mux128~6_combout\ <= NOT \Mux128~6_combout\;
\ALT_INV_Mux128~5_combout\ <= NOT \Mux128~5_combout\;
ALT_INV_SP(0) <= NOT SP(0);
\ALT_INV_Mux128~4_combout\ <= NOT \Mux128~4_combout\;
\ALT_INV_Mux128~3_combout\ <= NOT \Mux128~3_combout\;
\ALT_INV_RAM[22][0]~q\ <= NOT \RAM[22][0]~q\;
\ALT_INV_RAM[14][0]~q\ <= NOT \RAM[14][0]~q\;
\ALT_INV_RAM[18][0]~q\ <= NOT \RAM[18][0]~q\;
\ALT_INV_RAM[10][0]~q\ <= NOT \RAM[10][0]~q\;
\ALT_INV_Mux128~2_combout\ <= NOT \Mux128~2_combout\;
\ALT_INV_RAM[13][0]~q\ <= NOT \RAM[13][0]~q\;
\ALT_INV_RAM[9][0]~q\ <= NOT \RAM[9][0]~q\;
\ALT_INV_Mux128~1_combout\ <= NOT \Mux128~1_combout\;
\ALT_INV_RAM[20][0]~q\ <= NOT \RAM[20][0]~q\;
\ALT_INV_RAM[12][0]~q\ <= NOT \RAM[12][0]~q\;
\ALT_INV_RAM[16][0]~q\ <= NOT \RAM[16][0]~q\;
\ALT_INV_Mux128~0_combout\ <= NOT \Mux128~0_combout\;
\ALT_INV_RAM[19][0]~q\ <= NOT \RAM[19][0]~q\;
\ALT_INV_RAM[11][0]~q\ <= NOT \RAM[11][0]~q\;
\ALT_INV_RAM[7][0]~q\ <= NOT \RAM[7][0]~q\;
\ALT_INV_RAM[23][0]~q\ <= NOT \RAM[23][0]~q\;
\ALT_INV_Mux125~16_combout\ <= NOT \Mux125~16_combout\;
\ALT_INV_Mux125~15_combout\ <= NOT \Mux125~15_combout\;
\ALT_INV_Mux125~14_combout\ <= NOT \Mux125~14_combout\;
\ALT_INV_Mux125~13_combout\ <= NOT \Mux125~13_combout\;
\ALT_INV_RAM[1][3]~q\ <= NOT \RAM[1][3]~q\;
\ALT_INV_RAM[0][3]~q\ <= NOT \RAM[0][3]~q\;
\ALT_INV_Mux125~12_combout\ <= NOT \Mux125~12_combout\;
\ALT_INV_Mux125~11_combout\ <= NOT \Mux125~11_combout\;
ALT_INV_IP(3) <= NOT IP(3);
ALT_INV_SP(3) <= NOT SP(3);
\ALT_INV_Mux125~10_combout\ <= NOT \Mux125~10_combout\;
\ALT_INV_Mux125~9_combout\ <= NOT \Mux125~9_combout\;
\ALT_INV_RAM[22][3]~q\ <= NOT \RAM[22][3]~q\;
\ALT_INV_RAM[14][3]~q\ <= NOT \RAM[14][3]~q\;
\ALT_INV_RAM[18][3]~q\ <= NOT \RAM[18][3]~q\;
\ALT_INV_RAM[10][3]~q\ <= NOT \RAM[10][3]~q\;
\ALT_INV_Mux125~8_combout\ <= NOT \Mux125~8_combout\;
\ALT_INV_RAM[13][3]~q\ <= NOT \RAM[13][3]~q\;
\ALT_INV_RAM[9][3]~q\ <= NOT \RAM[9][3]~q\;
\ALT_INV_Mux125~7_combout\ <= NOT \Mux125~7_combout\;
\ALT_INV_RAM[20][3]~q\ <= NOT \RAM[20][3]~q\;
\ALT_INV_RAM[12][3]~q\ <= NOT \RAM[12][3]~q\;
\ALT_INV_RAM[16][3]~q\ <= NOT \RAM[16][3]~q\;
\ALT_INV_Mux125~6_combout\ <= NOT \Mux125~6_combout\;
\ALT_INV_RAM[19][3]~q\ <= NOT \RAM[19][3]~q\;
\ALT_INV_RAM[11][3]~q\ <= NOT \RAM[11][3]~q\;
\ALT_INV_RAM[7][3]~q\ <= NOT \RAM[7][3]~q\;
\ALT_INV_RAM[23][3]~q\ <= NOT \RAM[23][3]~q\;
\ALT_INV_Equal1~6_combout\ <= NOT \Equal1~6_combout\;
\ALT_INV_Equal1~5_combout\ <= NOT \Equal1~5_combout\;
\ALT_INV_Equal1~4_combout\ <= NOT \Equal1~4_combout\;
\ALT_INV_Equal1~3_combout\ <= NOT \Equal1~3_combout\;
\ALT_INV_Equal1~2_combout\ <= NOT \Equal1~2_combout\;
\ALT_INV_Equal1~1_combout\ <= NOT \Equal1~1_combout\;
\ALT_INV_Equal1~0_combout\ <= NOT \Equal1~0_combout\;
\ALT_INV_Mux126~10_combout\ <= NOT \Mux126~10_combout\;
\ALT_INV_Mux125~5_combout\ <= NOT \Mux125~5_combout\;
\ALT_INV_Mux125~4_combout\ <= NOT \Mux125~4_combout\;
\ALT_INV_Mux126~9_combout\ <= NOT \Mux126~9_combout\;
\ALT_INV_Mux125~3_combout\ <= NOT \Mux125~3_combout\;
\ALT_INV_Mux125~2_combout\ <= NOT \Mux125~2_combout\;
\ALT_INV_Mux126~8_combout\ <= NOT \Mux126~8_combout\;
\ALT_INV_Mux126~7_combout\ <= NOT \Mux126~7_combout\;
\ALT_INV_RAM[1][2]~q\ <= NOT \RAM[1][2]~q\;
\ALT_INV_RAM[0][2]~q\ <= NOT \RAM[0][2]~q\;
\ALT_INV_Mux126~6_combout\ <= NOT \Mux126~6_combout\;
\ALT_INV_Mux125~1_combout\ <= NOT \Mux125~1_combout\;
\ALT_INV_Mux125~0_combout\ <= NOT \Mux125~0_combout\;
\ALT_INV_Mux126~5_combout\ <= NOT \Mux126~5_combout\;
ALT_INV_IP(2) <= NOT IP(2);
\ALT_INV_Mux126~4_combout\ <= NOT \Mux126~4_combout\;
\ALT_INV_Mux126~3_combout\ <= NOT \Mux126~3_combout\;
\ALT_INV_RAM[22][2]~q\ <= NOT \RAM[22][2]~q\;
\ALT_INV_RAM[18][2]~q\ <= NOT \RAM[18][2]~q\;
\ALT_INV_RAM[14][2]~q\ <= NOT \RAM[14][2]~q\;
\ALT_INV_RAM[10][2]~q\ <= NOT \RAM[10][2]~q\;
\ALT_INV_Mux126~2_combout\ <= NOT \Mux126~2_combout\;
\ALT_INV_RAM[13][2]~q\ <= NOT \RAM[13][2]~q\;
\ALT_INV_RAM[9][2]~q\ <= NOT \RAM[9][2]~q\;
\ALT_INV_Mux126~1_combout\ <= NOT \Mux126~1_combout\;
\ALT_INV_RAM[20][2]~q\ <= NOT \RAM[20][2]~q\;
\ALT_INV_RAM[16][2]~q\ <= NOT \RAM[16][2]~q\;
\ALT_INV_RAM[12][2]~q\ <= NOT \RAM[12][2]~q\;
\ALT_INV_Mux126~0_combout\ <= NOT \Mux126~0_combout\;
\ALT_INV_RAM[19][2]~q\ <= NOT \RAM[19][2]~q\;
\ALT_INV_RAM[11][2]~q\ <= NOT \RAM[11][2]~q\;
\ALT_INV_RAM[7][2]~q\ <= NOT \RAM[7][2]~q\;
\ALT_INV_RAM[23][2]~q\ <= NOT \RAM[23][2]~q\;
\ALT_INV_LessThan4~6_combout\ <= NOT \LessThan4~6_combout\;
\ALT_INV_LessThan4~5_combout\ <= NOT \LessThan4~5_combout\;
\ALT_INV_LessThan4~4_combout\ <= NOT \LessThan4~4_combout\;
\ALT_INV_LessThan4~3_combout\ <= NOT \LessThan4~3_combout\;
\ALT_INV_LessThan4~2_combout\ <= NOT \LessThan4~2_combout\;
\ALT_INV_LessThan4~1_combout\ <= NOT \LessThan4~1_combout\;
\ALT_INV_LessThan4~0_combout\ <= NOT \LessThan4~0_combout\;
ALT_INV_trbyte(1) <= NOT trbyte(1);
\btx|ALT_INV_Add0~0_combout\ <= NOT \btx|Add0~0_combout\;
ALT_INV_trbyte(3) <= NOT trbyte(3);
ALT_INV_trbyte(0) <= NOT trbyte(0);
ALT_INV_trbyte(2) <= NOT trbyte(2);
\btx|ALT_INV_Add1~0_combout\ <= NOT \btx|Add1~0_combout\;
\ALT_INV_t_clk~q\ <= NOT \t_clk~q\;
\btx|ALT_INV_count\(1) <= NOT \btx|count\(1);
\btx|ALT_INV_count\(0) <= NOT \btx|count\(0);
\btx|ALT_INV_count\(2) <= NOT \btx|count\(2);
\btx|ALT_INV_count\(3) <= NOT \btx|count\(3);
\btx|ALT_INV_lclk~q\ <= NOT \btx|lclk~q\;
\uart|ALT_INV_r_RX_Data~q\ <= NOT \uart|r_RX_Data~q\;
\aluI|ALT_INV_ShiftRight0~15_combout\ <= NOT \aluI|ShiftRight0~15_combout\;
\ALT_INV_addr_reg[4]~20_combout\ <= NOT \addr_reg[4]~20_combout\;
\ALT_INV_addr_reg[4]~16_combout\ <= NOT \addr_reg[4]~16_combout\;
\ALT_INV_Mux31~13_combout\ <= NOT \Mux31~13_combout\;
\ALT_INV_Mux31~9_combout\ <= NOT \Mux31~9_combout\;
\ALT_INV_Selector53~1_combout\ <= NOT \Selector53~1_combout\;
\ALT_INV_Mux34~2_combout\ <= NOT \Mux34~2_combout\;
\ALT_INV_Mux32~1_combout\ <= NOT \Mux32~1_combout\;
\uart|ALT_INV_Add0~125_sumout\ <= NOT \uart|Add0~125_sumout\;
\uart|ALT_INV_Add0~121_sumout\ <= NOT \uart|Add0~121_sumout\;
\uart|ALT_INV_Add0~117_sumout\ <= NOT \uart|Add0~117_sumout\;
\uart|ALT_INV_Add0~113_sumout\ <= NOT \uart|Add0~113_sumout\;
\uart|ALT_INV_Add0~109_sumout\ <= NOT \uart|Add0~109_sumout\;
\uart|ALT_INV_Add0~105_sumout\ <= NOT \uart|Add0~105_sumout\;
\uart|ALT_INV_Add0~101_sumout\ <= NOT \uart|Add0~101_sumout\;
\uart|ALT_INV_Add0~97_sumout\ <= NOT \uart|Add0~97_sumout\;
\uart|ALT_INV_Add0~93_sumout\ <= NOT \uart|Add0~93_sumout\;
\uart|ALT_INV_Add0~89_sumout\ <= NOT \uart|Add0~89_sumout\;
\uart|ALT_INV_Add0~85_sumout\ <= NOT \uart|Add0~85_sumout\;
\uart|ALT_INV_Add0~81_sumout\ <= NOT \uart|Add0~81_sumout\;
\uart|ALT_INV_Add0~77_sumout\ <= NOT \uart|Add0~77_sumout\;
\uart|ALT_INV_Add0~73_sumout\ <= NOT \uart|Add0~73_sumout\;
\uart|ALT_INV_Add0~69_sumout\ <= NOT \uart|Add0~69_sumout\;
\uart|ALT_INV_Add0~65_sumout\ <= NOT \uart|Add0~65_sumout\;
\uart|ALT_INV_Add0~61_sumout\ <= NOT \uart|Add0~61_sumout\;
\uart|ALT_INV_Add0~57_sumout\ <= NOT \uart|Add0~57_sumout\;
\uart|ALT_INV_Add0~53_sumout\ <= NOT \uart|Add0~53_sumout\;
\uart|ALT_INV_Add0~49_sumout\ <= NOT \uart|Add0~49_sumout\;
\uart|ALT_INV_Add0~45_sumout\ <= NOT \uart|Add0~45_sumout\;
\uart|ALT_INV_Add0~41_sumout\ <= NOT \uart|Add0~41_sumout\;
\uart|ALT_INV_Add0~37_sumout\ <= NOT \uart|Add0~37_sumout\;
\uart|ALT_INV_Add0~33_sumout\ <= NOT \uart|Add0~33_sumout\;
\uart|ALT_INV_Add0~29_sumout\ <= NOT \uart|Add0~29_sumout\;
\uart|ALT_INV_Add0~25_sumout\ <= NOT \uart|Add0~25_sumout\;
\uart|ALT_INV_Add0~21_sumout\ <= NOT \uart|Add0~21_sumout\;
\uart|ALT_INV_Add0~17_sumout\ <= NOT \uart|Add0~17_sumout\;
\uart|ALT_INV_Add0~13_sumout\ <= NOT \uart|Add0~13_sumout\;
\uart|ALT_INV_Add0~9_sumout\ <= NOT \uart|Add0~9_sumout\;
\uart|ALT_INV_Add0~5_sumout\ <= NOT \uart|Add0~5_sumout\;
\uart|ALT_INV_Add0~1_sumout\ <= NOT \uart|Add0~1_sumout\;
ALT_INV_clk_div_cnt(0) <= NOT clk_div_cnt(0);
\uart|ALT_INV_data_counter\(20) <= NOT \uart|data_counter\(20);
\uart|ALT_INV_data_counter\(19) <= NOT \uart|data_counter\(19);
\uart|ALT_INV_data_counter\(18) <= NOT \uart|data_counter\(18);
\uart|ALT_INV_data_counter\(17) <= NOT \uart|data_counter\(17);
\uart|ALT_INV_data_counter\(16) <= NOT \uart|data_counter\(16);
\uart|ALT_INV_data_counter\(15) <= NOT \uart|data_counter\(15);
\uart|ALT_INV_data_counter\(14) <= NOT \uart|data_counter\(14);
\uart|ALT_INV_data_counter\(13) <= NOT \uart|data_counter\(13);
\uart|ALT_INV_data_counter\(12) <= NOT \uart|data_counter\(12);
\uart|ALT_INV_data_counter\(11) <= NOT \uart|data_counter\(11);
\uart|ALT_INV_data_counter\(10) <= NOT \uart|data_counter\(10);
\uart|ALT_INV_data_counter\(9) <= NOT \uart|data_counter\(9);
\uart|ALT_INV_data_counter\(26) <= NOT \uart|data_counter\(26);
\uart|ALT_INV_data_counter\(25) <= NOT \uart|data_counter\(25);
\uart|ALT_INV_data_counter\(24) <= NOT \uart|data_counter\(24);
\uart|ALT_INV_data_counter\(23) <= NOT \uart|data_counter\(23);
\uart|ALT_INV_data_counter\(22) <= NOT \uart|data_counter\(22);
\uart|ALT_INV_data_counter\(21) <= NOT \uart|data_counter\(21);
\uart|ALT_INV_data_counter\(4) <= NOT \uart|data_counter\(4);
\uart|ALT_INV_data_counter\(7) <= NOT \uart|data_counter\(7);
\uart|ALT_INV_data_counter\(30) <= NOT \uart|data_counter\(30);
\uart|ALT_INV_data_counter\(29) <= NOT \uart|data_counter\(29);
\uart|ALT_INV_data_counter\(28) <= NOT \uart|data_counter\(28);
\uart|ALT_INV_data_counter\(27) <= NOT \uart|data_counter\(27);
\uart|ALT_INV_data_counter\(8) <= NOT \uart|data_counter\(8);
\uart|ALT_INV_data_counter\(6) <= NOT \uart|data_counter\(6);
\uart|ALT_INV_data_counter\(5) <= NOT \uart|data_counter\(5);
\uart|ALT_INV_data_counter\(2) <= NOT \uart|data_counter\(2);
\uart|ALT_INV_data_counter\(0) <= NOT \uart|data_counter\(0);
\uart|ALT_INV_data_counter\(1) <= NOT \uart|data_counter\(1);
\uart|ALT_INV_data_counter\(3) <= NOT \uart|data_counter\(3);
\uart|ALT_INV_data_counter\(31) <= NOT \uart|data_counter\(31);
ALT_INV_clk_div_cnt(1) <= NOT clk_div_cnt(1);
\ALT_INV_I_state.ist1~q\ <= NOT \I_state.ist1~q\;
\ALT_INV_Add4~29_sumout\ <= NOT \Add4~29_sumout\;
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
ALT_INV_data_reg(4) <= NOT data_reg(4);
\ALT_INV_Add4~25_sumout\ <= NOT \Add4~25_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
ALT_INV_data_reg(5) <= NOT data_reg(5);
\ALT_INV_Add4~21_sumout\ <= NOT \Add4~21_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
ALT_INV_data_reg(6) <= NOT data_reg(6);
\ALT_INV_Add4~17_sumout\ <= NOT \Add4~17_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
ALT_INV_data_reg(7) <= NOT data_reg(7);
\aluI|ALT_INV_Add1~33_sumout\ <= NOT \aluI|Add1~33_sumout\;
\ALT_INV_Add4~13_sumout\ <= NOT \Add4~13_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add4~9_sumout\ <= NOT \Add4~9_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALT_INV_Add4~5_sumout\ <= NOT \Add4~5_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
ALT_INV_data_reg(3) <= NOT data_reg(3);
\aluI|ALT_INV_Add1~29_sumout\ <= NOT \aluI|Add1~29_sumout\;
\aluI|ALT_INV_Add0~29_sumout\ <= NOT \aluI|Add0~29_sumout\;
\aluI|ALT_INV_Add1~25_sumout\ <= NOT \aluI|Add1~25_sumout\;
\aluI|ALT_INV_Add0~25_sumout\ <= NOT \aluI|Add0~25_sumout\;
\aluI|ALT_INV_Add0~21_sumout\ <= NOT \aluI|Add0~21_sumout\;
\aluI|ALT_INV_Add1~21_sumout\ <= NOT \aluI|Add1~21_sumout\;
\aluI|ALT_INV_Add0~17_sumout\ <= NOT \aluI|Add0~17_sumout\;
\aluI|ALT_INV_Add1~17_sumout\ <= NOT \aluI|Add1~17_sumout\;
\aluI|ALT_INV_Add1~13_sumout\ <= NOT \aluI|Add1~13_sumout\;
\aluI|ALT_INV_Add0~13_sumout\ <= NOT \aluI|Add0~13_sumout\;
\aluI|ALT_INV_Add1~9_sumout\ <= NOT \aluI|Add1~9_sumout\;
\aluI|ALT_INV_Add0~9_sumout\ <= NOT \aluI|Add0~9_sumout\;
\aluI|ALT_INV_Add0~5_sumout\ <= NOT \aluI|Add0~5_sumout\;
\aluI|ALT_INV_Add1~5_sumout\ <= NOT \aluI|Add1~5_sumout\;
\ALT_INV_Add4~1_sumout\ <= NOT \Add4~1_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALT_INV_I_state.ist2~q\ <= NOT \I_state.ist2~q\;
\ALT_INV_I_state.ist3~q\ <= NOT \I_state.ist3~q\;
ALT_INV_data_reg(0) <= NOT data_reg(0);
ALT_INV_data_reg(1) <= NOT data_reg(1);
\ALT_INV_I_state.ist4~q\ <= NOT \I_state.ist4~q\;
\aluI|ALT_INV_Add0~1_sumout\ <= NOT \aluI|Add0~1_sumout\;
\aluI|ALT_INV_Add1~1_sumout\ <= NOT \aluI|Add1~1_sumout\;
ALT_INV_addr_reg(4) <= NOT addr_reg(4);
ALT_INV_addr_reg(2) <= NOT addr_reg(2);
ALT_INV_addr_reg(3) <= NOT addr_reg(3);
ALT_INV_addr_reg(1) <= NOT addr_reg(1);
ALT_INV_data_reg(2) <= NOT data_reg(2);
ALT_INV_rx_cnt(8) <= NOT rx_cnt(8);
ALT_INV_rx_cnt(9) <= NOT rx_cnt(9);
ALT_INV_rx_cnt(7) <= NOT rx_cnt(7);
ALT_INV_rx_cnt(23) <= NOT rx_cnt(23);
ALT_INV_rx_cnt(6) <= NOT rx_cnt(6);
ALT_INV_rx_cnt(22) <= NOT rx_cnt(22);
ALT_INV_rx_cnt(21) <= NOT rx_cnt(21);
ALT_INV_rx_cnt(20) <= NOT rx_cnt(20);
ALT_INV_rx_cnt(19) <= NOT rx_cnt(19);
ALT_INV_rx_cnt(18) <= NOT rx_cnt(18);
ALT_INV_rx_cnt(26) <= NOT rx_cnt(26);
ALT_INV_rx_cnt(25) <= NOT rx_cnt(25);
ALT_INV_rx_cnt(24) <= NOT rx_cnt(24);
ALT_INV_rx_cnt(12) <= NOT rx_cnt(12);
ALT_INV_rx_cnt(11) <= NOT rx_cnt(11);
ALT_INV_rx_cnt(10) <= NOT rx_cnt(10);
ALT_INV_rx_cnt(5) <= NOT rx_cnt(5);
ALT_INV_rx_cnt(13) <= NOT rx_cnt(13);
ALT_INV_rx_cnt(30) <= NOT rx_cnt(30);
ALT_INV_rx_cnt(29) <= NOT rx_cnt(29);
ALT_INV_rx_cnt(28) <= NOT rx_cnt(28);
ALT_INV_rx_cnt(27) <= NOT rx_cnt(27);
ALT_INV_rx_cnt(17) <= NOT rx_cnt(17);
ALT_INV_rx_cnt(16) <= NOT rx_cnt(16);
ALT_INV_rx_cnt(15) <= NOT rx_cnt(15);
ALT_INV_rx_cnt(14) <= NOT rx_cnt(14);
ALT_INV_rx_cnt(31) <= NOT rx_cnt(31);
ALT_INV_rx_cnt(3) <= NOT rx_cnt(3);
ALT_INV_rx_cnt(4) <= NOT rx_cnt(4);
ALT_INV_rx_cnt(2) <= NOT rx_cnt(2);
ALT_INV_rx_cnt(1) <= NOT rx_cnt(1);
ALT_INV_rx_cnt(0) <= NOT rx_cnt(0);
\ALT_INV_RAM[25][4]~q\ <= NOT \RAM[25][4]~q\;
\ALT_INV_RAM[6][4]~q\ <= NOT \RAM[6][4]~q\;
\ALT_INV_RAM[5][4]~q\ <= NOT \RAM[5][4]~q\;
\ALT_INV_RAM[4][4]~q\ <= NOT \RAM[4][4]~q\;
\ALT_INV_RAM[3][4]~q\ <= NOT \RAM[3][4]~q\;
\ALT_INV_RAM[2][4]~q\ <= NOT \RAM[2][4]~q\;
\ALT_INV_A2D[2][4]~q\ <= NOT \A2D[2][4]~q\;
\ALT_INV_A2D[1][4]~q\ <= NOT \A2D[1][4]~q\;
\ALT_INV_A2D[0][4]~q\ <= NOT \A2D[0][4]~q\;
ALT_INV_IR(4) <= NOT IR(4);
\ALT_INV_A2D[3][4]~q\ <= NOT \A2D[3][4]~q\;
\ALT_INV_RAM[21][4]~q\ <= NOT \RAM[21][4]~q\;
\ALT_INV_RAM[17][4]~q\ <= NOT \RAM[17][4]~q\;
\ALT_INV_RAM[8][4]~q\ <= NOT \RAM[8][4]~q\;
\ALT_INV_RAM[15][4]~q\ <= NOT \RAM[15][4]~q\;
\ALT_INV_RAM[24][4]~q\ <= NOT \RAM[24][4]~q\;
\ALT_INV_RAM[25][5]~q\ <= NOT \RAM[25][5]~q\;
\ALT_INV_RAM[6][5]~q\ <= NOT \RAM[6][5]~q\;
\ALT_INV_RAM[5][5]~q\ <= NOT \RAM[5][5]~q\;
\ALT_INV_RAM[4][5]~q\ <= NOT \RAM[4][5]~q\;
\ALT_INV_RAM[3][5]~q\ <= NOT \RAM[3][5]~q\;
\ALT_INV_RAM[2][5]~q\ <= NOT \RAM[2][5]~q\;
\ALT_INV_A2D[2][5]~q\ <= NOT \A2D[2][5]~q\;
\ALT_INV_A2D[1][5]~q\ <= NOT \A2D[1][5]~q\;
\ALT_INV_A2D[0][5]~q\ <= NOT \A2D[0][5]~q\;
ALT_INV_IR(5) <= NOT IR(5);
ALT_INV_SP(5) <= NOT SP(5);
\ALT_INV_A2D[3][5]~q\ <= NOT \A2D[3][5]~q\;
\ALT_INV_RAM[21][5]~q\ <= NOT \RAM[21][5]~q\;
\ALT_INV_RAM[17][5]~q\ <= NOT \RAM[17][5]~q\;
\ALT_INV_RAM[8][5]~q\ <= NOT \RAM[8][5]~q\;
\ALT_INV_RAM[15][5]~q\ <= NOT \RAM[15][5]~q\;
\ALT_INV_RAM[24][5]~q\ <= NOT \RAM[24][5]~q\;
\ALT_INV_RAM[25][6]~q\ <= NOT \RAM[25][6]~q\;
\ALT_INV_RAM[6][6]~q\ <= NOT \RAM[6][6]~q\;
\ALT_INV_RAM[5][6]~q\ <= NOT \RAM[5][6]~q\;
\ALT_INV_RAM[4][6]~q\ <= NOT \RAM[4][6]~q\;
\ALT_INV_RAM[3][6]~q\ <= NOT \RAM[3][6]~q\;
\ALT_INV_RAM[2][6]~q\ <= NOT \RAM[2][6]~q\;
\ALT_INV_A2D[2][6]~q\ <= NOT \A2D[2][6]~q\;
\ALT_INV_A2D[1][6]~q\ <= NOT \A2D[1][6]~q\;
\ALT_INV_A2D[0][6]~q\ <= NOT \A2D[0][6]~q\;
ALT_INV_IR(6) <= NOT IR(6);
ALT_INV_SP(6) <= NOT SP(6);
\ALT_INV_A2D[3][6]~q\ <= NOT \A2D[3][6]~q\;
\ALT_INV_RAM[21][6]~q\ <= NOT \RAM[21][6]~q\;
\ALT_INV_RAM[17][6]~q\ <= NOT \RAM[17][6]~q\;
\ALT_INV_RAM[8][6]~q\ <= NOT \RAM[8][6]~q\;
\ALT_INV_RAM[15][6]~q\ <= NOT \RAM[15][6]~q\;
\ALT_INV_RAM[24][6]~q\ <= NOT \RAM[24][6]~q\;
\ALT_INV_RAM[25][7]~q\ <= NOT \RAM[25][7]~q\;
\ALT_INV_RAM[6][7]~q\ <= NOT \RAM[6][7]~q\;
\ALT_INV_RAM[5][7]~q\ <= NOT \RAM[5][7]~q\;
\ALT_INV_RAM[4][7]~q\ <= NOT \RAM[4][7]~q\;
\ALT_INV_RAM[3][7]~q\ <= NOT \RAM[3][7]~q\;
\ALT_INV_RAM[2][7]~q\ <= NOT \RAM[2][7]~q\;
\ALT_INV_A2D[2][7]~q\ <= NOT \A2D[2][7]~q\;
\ALT_INV_A2D[1][7]~q\ <= NOT \A2D[1][7]~q\;
\ALT_INV_A2D[0][7]~q\ <= NOT \A2D[0][7]~q\;
ALT_INV_IR(7) <= NOT IR(7);
ALT_INV_SP(7) <= NOT SP(7);
\ALT_INV_A2D[3][7]~q\ <= NOT \A2D[3][7]~q\;
\ALT_INV_RAM[21][7]~q\ <= NOT \RAM[21][7]~q\;
\ALT_INV_RAM[17][7]~q\ <= NOT \RAM[17][7]~q\;
\ALT_INV_RAM[8][7]~q\ <= NOT \RAM[8][7]~q\;
\ALT_INV_RAM[15][7]~q\ <= NOT \RAM[15][7]~q\;
\ALT_INV_RAM[24][7]~q\ <= NOT \RAM[24][7]~q\;
\ALT_INV_RAM[25][1]~q\ <= NOT \RAM[25][1]~q\;
\ALT_INV_RAM[6][1]~q\ <= NOT \RAM[6][1]~q\;
\ALT_INV_RAM[5][1]~q\ <= NOT \RAM[5][1]~q\;
\ALT_INV_RAM[4][1]~q\ <= NOT \RAM[4][1]~q\;
\ALT_INV_RAM[3][1]~q\ <= NOT \RAM[3][1]~q\;
\ALT_INV_RAM[2][1]~q\ <= NOT \RAM[2][1]~q\;
\ALT_INV_Cf~q\ <= NOT \Cf~q\;
\ALT_INV_A2D[2][1]~q\ <= NOT \A2D[2][1]~q\;
\ALT_INV_A2D[1][1]~q\ <= NOT \A2D[1][1]~q\;
\ALT_INV_A2D[0][1]~q\ <= NOT \A2D[0][1]~q\;
ALT_INV_IR(1) <= NOT IR(1);
ALT_INV_SP(1) <= NOT SP(1);
\ALT_INV_A2D[3][1]~q\ <= NOT \A2D[3][1]~q\;
\ALT_INV_RAM[21][1]~q\ <= NOT \RAM[21][1]~q\;
\ALT_INV_RAM[17][1]~q\ <= NOT \RAM[17][1]~q\;
\ALT_INV_RAM[15][1]~q\ <= NOT \RAM[15][1]~q\;
\ALT_INV_RAM[8][1]~q\ <= NOT \RAM[8][1]~q\;
\ALT_INV_RAM[24][1]~q\ <= NOT \RAM[24][1]~q\;
\ALT_INV_RAM[25][0]~q\ <= NOT \RAM[25][0]~q\;
\ALT_INV_RAM[6][0]~q\ <= NOT \RAM[6][0]~q\;
\ALT_INV_RAM[5][0]~q\ <= NOT \RAM[5][0]~q\;
\ALT_INV_RAM[4][0]~q\ <= NOT \RAM[4][0]~q\;
\ALT_INV_RAM[3][0]~q\ <= NOT \RAM[3][0]~q\;
\ALT_INV_RAM[2][0]~q\ <= NOT \RAM[2][0]~q\;
\ALT_INV_A2D[2][0]~q\ <= NOT \A2D[2][0]~q\;
\ALT_INV_A2D[1][0]~q\ <= NOT \A2D[1][0]~q\;
\ALT_INV_A2D[0][0]~q\ <= NOT \A2D[0][0]~q\;
ALT_INV_IR(0) <= NOT IR(0);
ALT_INV_IP(0) <= NOT IP(0);
\ALT_INV_A2D[3][0]~q\ <= NOT \A2D[3][0]~q\;
\ALT_INV_RAM[21][0]~q\ <= NOT \RAM[21][0]~q\;
\ALT_INV_RAM[17][0]~q\ <= NOT \RAM[17][0]~q\;
\ALT_INV_RAM[8][0]~q\ <= NOT \RAM[8][0]~q\;
\ALT_INV_RAM[15][0]~q\ <= NOT \RAM[15][0]~q\;
\ALT_INV_RAM[24][0]~q\ <= NOT \RAM[24][0]~q\;
\ALT_INV_RAM[25][3]~q\ <= NOT \RAM[25][3]~q\;
\ALT_INV_RAM[6][3]~q\ <= NOT \RAM[6][3]~q\;
\ALT_INV_RAM[5][3]~q\ <= NOT \RAM[5][3]~q\;
\ALT_INV_RAM[4][3]~q\ <= NOT \RAM[4][3]~q\;
\ALT_INV_RAM[3][3]~q\ <= NOT \RAM[3][3]~q\;
\ALT_INV_RAM[2][3]~q\ <= NOT \RAM[2][3]~q\;
\ALT_INV_A2D[2][3]~q\ <= NOT \A2D[2][3]~q\;
\ALT_INV_A2D[1][3]~q\ <= NOT \A2D[1][3]~q\;
\ALT_INV_A2D[0][3]~q\ <= NOT \A2D[0][3]~q\;
ALT_INV_IR(3) <= NOT IR(3);
\ALT_INV_A2D[3][3]~q\ <= NOT \A2D[3][3]~q\;
\ALT_INV_RAM[21][3]~q\ <= NOT \RAM[21][3]~q\;
\ALT_INV_RAM[17][3]~q\ <= NOT \RAM[17][3]~q\;
\ALT_INV_RAM[8][3]~q\ <= NOT \RAM[8][3]~q\;
\ALT_INV_RAM[15][3]~q\ <= NOT \RAM[15][3]~q\;
\ALT_INV_RAM[24][3]~q\ <= NOT \RAM[24][3]~q\;
ALT_INV_tb_byte_cnt(21) <= NOT tb_byte_cnt(21);
ALT_INV_tb_byte_cnt(22) <= NOT tb_byte_cnt(22);
ALT_INV_tb_byte_cnt(11) <= NOT tb_byte_cnt(11);
ALT_INV_tb_byte_cnt(24) <= NOT tb_byte_cnt(24);
ALT_INV_tb_byte_cnt(16) <= NOT tb_byte_cnt(16);
ALT_INV_tb_byte_cnt(26) <= NOT tb_byte_cnt(26);
ALT_INV_tb_byte_cnt(27) <= NOT tb_byte_cnt(27);
ALT_INV_tb_byte_cnt(28) <= NOT tb_byte_cnt(28);
ALT_INV_tb_byte_cnt(29) <= NOT tb_byte_cnt(29);
ALT_INV_tb_byte_cnt(30) <= NOT tb_byte_cnt(30);
ALT_INV_tb_byte_cnt(10) <= NOT tb_byte_cnt(10);
ALT_INV_tb_byte_cnt(9) <= NOT tb_byte_cnt(9);
ALT_INV_tb_byte_cnt(15) <= NOT tb_byte_cnt(15);
ALT_INV_tb_byte_cnt(12) <= NOT tb_byte_cnt(12);
ALT_INV_tb_byte_cnt(17) <= NOT tb_byte_cnt(17);
ALT_INV_tb_byte_cnt(18) <= NOT tb_byte_cnt(18);
ALT_INV_tb_byte_cnt(19) <= NOT tb_byte_cnt(19);
ALT_INV_tb_byte_cnt(20) <= NOT tb_byte_cnt(20);
ALT_INV_tb_byte_cnt(13) <= NOT tb_byte_cnt(13);
ALT_INV_tb_byte_cnt(23) <= NOT tb_byte_cnt(23);
ALT_INV_tb_byte_cnt(25) <= NOT tb_byte_cnt(25);
ALT_INV_tb_byte_cnt(31) <= NOT tb_byte_cnt(31);
ALT_INV_tb_byte_cnt(8) <= NOT tb_byte_cnt(8);
ALT_INV_tb_byte_cnt(14) <= NOT tb_byte_cnt(14);
ALT_INV_tb_byte_cnt(6) <= NOT tb_byte_cnt(6);
ALT_INV_tb_byte_cnt(7) <= NOT tb_byte_cnt(7);
ALT_INV_tb_byte_cnt(5) <= NOT tb_byte_cnt(5);
\ALT_INV_RAM[25][2]~q\ <= NOT \RAM[25][2]~q\;
ALT_INV_tb_byte_cnt(4) <= NOT tb_byte_cnt(4);
\ALT_INV_RAM[6][2]~q\ <= NOT \RAM[6][2]~q\;
\ALT_INV_RAM[5][2]~q\ <= NOT \RAM[5][2]~q\;
\ALT_INV_RAM[4][2]~q\ <= NOT \RAM[4][2]~q\;
\ALT_INV_RAM[3][2]~q\ <= NOT \RAM[3][2]~q\;
\ALT_INV_RAM[2][2]~q\ <= NOT \RAM[2][2]~q\;
\ALT_INV_Zf~q\ <= NOT \Zf~q\;
\ALT_INV_A2D[2][2]~q\ <= NOT \A2D[2][2]~q\;
\ALT_INV_A2D[1][2]~q\ <= NOT \A2D[1][2]~q\;
\ALT_INV_A2D[0][2]~q\ <= NOT \A2D[0][2]~q\;
ALT_INV_IR(2) <= NOT IR(2);
ALT_INV_SP(2) <= NOT SP(2);
\ALT_INV_A2D[3][2]~q\ <= NOT \A2D[3][2]~q\;
ALT_INV_tb_byte_cnt(1) <= NOT tb_byte_cnt(1);
ALT_INV_tb_byte_cnt(0) <= NOT tb_byte_cnt(0);
\ALT_INV_RAM[21][2]~q\ <= NOT \RAM[21][2]~q\;
\ALT_INV_RAM[17][2]~q\ <= NOT \RAM[17][2]~q\;
\ALT_INV_RAM[8][2]~q\ <= NOT \RAM[8][2]~q\;
ALT_INV_tb_byte_cnt(3) <= NOT tb_byte_cnt(3);
ALT_INV_tb_byte_cnt(2) <= NOT tb_byte_cnt(2);
\ALT_INV_RAM[15][2]~q\ <= NOT \RAM[15][2]~q\;
\ALT_INV_RAM[24][2]~q\ <= NOT \RAM[24][2]~q\;
ALT_INV_clk_div_cnt(29) <= NOT clk_div_cnt(29);
ALT_INV_clk_div_cnt(20) <= NOT clk_div_cnt(20);
ALT_INV_clk_div_cnt(19) <= NOT clk_div_cnt(19);
ALT_INV_clk_div_cnt(18) <= NOT clk_div_cnt(18);
ALT_INV_clk_div_cnt(17) <= NOT clk_div_cnt(17);
ALT_INV_clk_div_cnt(15) <= NOT clk_div_cnt(15);
ALT_INV_clk_div_cnt(14) <= NOT clk_div_cnt(14);
ALT_INV_clk_div_cnt(13) <= NOT clk_div_cnt(13);
ALT_INV_clk_div_cnt(12) <= NOT clk_div_cnt(12);
ALT_INV_clk_div_cnt(16) <= NOT clk_div_cnt(16);
ALT_INV_clk_div_cnt(24) <= NOT clk_div_cnt(24);
ALT_INV_clk_div_cnt(23) <= NOT clk_div_cnt(23);
ALT_INV_clk_div_cnt(22) <= NOT clk_div_cnt(22);
ALT_INV_clk_div_cnt(21) <= NOT clk_div_cnt(21);
ALT_INV_clk_div_cnt(30) <= NOT clk_div_cnt(30);
ALT_INV_clk_div_cnt(26) <= NOT clk_div_cnt(26);
ALT_INV_clk_div_cnt(25) <= NOT clk_div_cnt(25);
ALT_INV_clk_div_cnt(28) <= NOT clk_div_cnt(28);
ALT_INV_clk_div_cnt(31) <= NOT clk_div_cnt(31);
ALT_INV_clk_div_cnt(8) <= NOT clk_div_cnt(8);
ALT_INV_clk_div_cnt(7) <= NOT clk_div_cnt(7);
ALT_INV_clk_div_cnt(6) <= NOT clk_div_cnt(6);
ALT_INV_clk_div_cnt(2) <= NOT clk_div_cnt(2);
ALT_INV_clk_div_cnt(3) <= NOT clk_div_cnt(3);
ALT_INV_clk_div_cnt(4) <= NOT clk_div_cnt(4);
ALT_INV_clk_div_cnt(5) <= NOT clk_div_cnt(5);
ALT_INV_clk_div_cnt(9) <= NOT clk_div_cnt(9);
ALT_INV_clk_div_cnt(10) <= NOT clk_div_cnt(10);
ALT_INV_clk_div_cnt(11) <= NOT clk_div_cnt(11);
ALT_INV_clk_div_cnt(27) <= NOT clk_div_cnt(27);
\btx|ALT_INV_Mux0~4_combout\ <= NOT \btx|Mux0~4_combout\;
\btx|ALT_INV_Mux0~0_combout\ <= NOT \btx|Mux0~0_combout\;
\uart|ALT_INV_current_state.stop_bit~DUPLICATE_q\ <= NOT \uart|current_state.stop_bit~DUPLICATE_q\;
\uart|ALT_INV_counter[11]~DUPLICATE_q\ <= NOT \uart|counter[11]~DUPLICATE_q\;
\uart|ALT_INV_counter[9]~DUPLICATE_q\ <= NOT \uart|counter[9]~DUPLICATE_q\;
\uart|ALT_INV_counter[8]~DUPLICATE_q\ <= NOT \uart|counter[8]~DUPLICATE_q\;
\uart|ALT_INV_counter[7]~DUPLICATE_q\ <= NOT \uart|counter[7]~DUPLICATE_q\;
\uart|ALT_INV_counter[6]~DUPLICATE_q\ <= NOT \uart|counter[6]~DUPLICATE_q\;
\uart|ALT_INV_counter[5]~DUPLICATE_q\ <= NOT \uart|counter[5]~DUPLICATE_q\;
\uart|ALT_INV_counter[4]~DUPLICATE_q\ <= NOT \uart|counter[4]~DUPLICATE_q\;
\uart|ALT_INV_counter[3]~DUPLICATE_q\ <= NOT \uart|counter[3]~DUPLICATE_q\;
\uart|ALT_INV_counter[2]~DUPLICATE_q\ <= NOT \uart|counter[2]~DUPLICATE_q\;
\uart|ALT_INV_counter[1]~DUPLICATE_q\ <= NOT \uart|counter[1]~DUPLICATE_q\;
\uart|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \uart|counter[0]~DUPLICATE_q\;
\uart|ALT_INV_counter[17]~DUPLICATE_q\ <= NOT \uart|counter[17]~DUPLICATE_q\;
\uart|ALT_INV_counter[16]~DUPLICATE_q\ <= NOT \uart|counter[16]~DUPLICATE_q\;
\uart|ALT_INV_counter[15]~DUPLICATE_q\ <= NOT \uart|counter[15]~DUPLICATE_q\;
\uart|ALT_INV_counter[14]~DUPLICATE_q\ <= NOT \uart|counter[14]~DUPLICATE_q\;
\uart|ALT_INV_counter[13]~DUPLICATE_q\ <= NOT \uart|counter[13]~DUPLICATE_q\;
\uart|ALT_INV_counter[12]~DUPLICATE_q\ <= NOT \uart|counter[12]~DUPLICATE_q\;
\uart|ALT_INV_counter[22]~DUPLICATE_q\ <= NOT \uart|counter[22]~DUPLICATE_q\;
\uart|ALT_INV_counter[21]~DUPLICATE_q\ <= NOT \uart|counter[21]~DUPLICATE_q\;
\uart|ALT_INV_counter[20]~DUPLICATE_q\ <= NOT \uart|counter[20]~DUPLICATE_q\;
\uart|ALT_INV_counter[18]~DUPLICATE_q\ <= NOT \uart|counter[18]~DUPLICATE_q\;
\uart|ALT_INV_counter[27]~DUPLICATE_q\ <= NOT \uart|counter[27]~DUPLICATE_q\;
\uart|ALT_INV_counter[24]~DUPLICATE_q\ <= NOT \uart|counter[24]~DUPLICATE_q\;
\uart|ALT_INV_counter[31]~DUPLICATE_q\ <= NOT \uart|counter[31]~DUPLICATE_q\;
\uart|ALT_INV_current_state.receive_data~DUPLICATE_q\ <= NOT \uart|current_state.receive_data~DUPLICATE_q\;
\uart|ALT_INV_data_out[5]~DUPLICATE_q\ <= NOT \uart|data_out[5]~DUPLICATE_q\;
\uart|ALT_INV_data_out[3]~DUPLICATE_q\ <= NOT \uart|data_out[3]~DUPLICATE_q\;
\uart|ALT_INV_data_out[1]~DUPLICATE_q\ <= NOT \uart|data_out[1]~DUPLICATE_q\;
\btx|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \btx|count[1]~DUPLICATE_q\;
\btx|ALT_INV_count[0]~DUPLICATE_q\ <= NOT \btx|count[0]~DUPLICATE_q\;
\btx|ALT_INV_count[2]~DUPLICATE_q\ <= NOT \btx|count[2]~DUPLICATE_q\;
\btx|ALT_INV_count[3]~DUPLICATE_q\ <= NOT \btx|count[3]~DUPLICATE_q\;
\uart|ALT_INV_data_counter[15]~DUPLICATE_q\ <= NOT \uart|data_counter[15]~DUPLICATE_q\;
\uart|ALT_INV_data_counter[12]~DUPLICATE_q\ <= NOT \uart|data_counter[12]~DUPLICATE_q\;
\uart|ALT_INV_data_counter[7]~DUPLICATE_q\ <= NOT \uart|data_counter[7]~DUPLICATE_q\;
\uart|ALT_INV_data_counter[3]~DUPLICATE_q\ <= NOT \uart|data_counter[3]~DUPLICATE_q\;
\ALT_INV_clk_div_cnt[15]~DUPLICATE_q\ <= NOT \clk_div_cnt[15]~DUPLICATE_q\;
\ALT_INV_clk_div_cnt[12]~DUPLICATE_q\ <= NOT \clk_div_cnt[12]~DUPLICATE_q\;
\ALT_INV_clk_div_cnt[16]~DUPLICATE_q\ <= NOT \clk_div_cnt[16]~DUPLICATE_q\;
\ALT_INV_clk_div_cnt[4]~DUPLICATE_q\ <= NOT \clk_div_cnt[4]~DUPLICATE_q\;
\ALT_INV_clk_div_cnt[9]~DUPLICATE_q\ <= NOT \clk_div_cnt[9]~DUPLICATE_q\;
\ALT_INV_clk_div_cnt[10]~DUPLICATE_q\ <= NOT \clk_div_cnt[10]~DUPLICATE_q\;
\ALT_INV_upload~input_o\ <= NOT \upload~input_o\;
\ALT_INV_rxbyte_c[5]~_wirecell_combout\ <= NOT \rxbyte_c[5]~_wirecell_combout\;
\ALT_INV_rxbyte_c[1]~_wirecell_combout\ <= NOT \rxbyte_c[1]~_wirecell_combout\;
\ALT_INV_rxbyte_c[0]~_wirecell_combout\ <= NOT \rxbyte_c[0]~_wirecell_combout\;
\aluI|ALT_INV_ShiftRight0~14_combout\ <= NOT \aluI|ShiftRight0~14_combout\;
\ALT_INV_Mux34~8_combout\ <= NOT \Mux34~8_combout\;
\ALT_INV_Mux34~7_combout\ <= NOT \Mux34~7_combout\;
\ALT_INV_Mux34~6_combout\ <= NOT \Mux34~6_combout\;
\ALT_INV_Mux33~6_combout\ <= NOT \Mux33~6_combout\;
\ALT_INV_Mux33~5_combout\ <= NOT \Mux33~5_combout\;
\ALT_INV_Mux33~4_combout\ <= NOT \Mux33~4_combout\;
\aluI|ALT_INV_Mux0~11_combout\ <= NOT \aluI|Mux0~11_combout\;
\aluI|ALT_INV_Mux0~10_combout\ <= NOT \aluI|Mux0~10_combout\;
\ALT_INV_Mux31~8_combout\ <= NOT \Mux31~8_combout\;
\ALT_INV_Mux31~7_combout\ <= NOT \Mux31~7_combout\;
\ALT_INV_Mux31~6_combout\ <= NOT \Mux31~6_combout\;
\ALT_INV_Mux31~5_combout\ <= NOT \Mux31~5_combout\;
\ALT_INV_Mux31~4_combout\ <= NOT \Mux31~4_combout\;
\aluI|ALT_INV_Equal1~1_combout\ <= NOT \aluI|Equal1~1_combout\;
\uart|ALT_INV_data_counter[9]~2_combout\ <= NOT \uart|data_counter[9]~2_combout\;
\uart|ALT_INV_LessThan1~6_combout\ <= NOT \uart|LessThan1~6_combout\;
\uart|ALT_INV_current_state~11_combout\ <= NOT \uart|current_state~11_combout\;
\uart|ALT_INV_counter[30]~4_combout\ <= NOT \uart|counter[30]~4_combout\;
\uart|ALT_INV_counter[6]~3_combout\ <= NOT \uart|counter[6]~3_combout\;
\uart|ALT_INV_counter[6]~1_combout\ <= NOT \uart|counter[6]~1_combout\;
\uart|ALT_INV_counter[31]~0_combout\ <= NOT \uart|counter[31]~0_combout\;
\uart|ALT_INV_LessThan0~6_combout\ <= NOT \uart|LessThan0~6_combout\;
\uart|ALT_INV_rx_proc~1_combout\ <= NOT \uart|rx_proc~1_combout\;
\uart|ALT_INV_current_state.idle~q\ <= NOT \uart|current_state.idle~q\;
\uart|ALT_INV_data_counter[9]~0_combout\ <= NOT \uart|data_counter[9]~0_combout\;
\ALT_INV_state.wst3~q\ <= NOT \state.wst3~q\;
\ALT_INV_Mux50~4_combout\ <= NOT \Mux50~4_combout\;
\ALT_INV_Mux50~3_combout\ <= NOT \Mux50~3_combout\;
\ALT_INV_Mux50~2_combout\ <= NOT \Mux50~2_combout\;
\ALT_INV_state~25_combout\ <= NOT \state~25_combout\;
\ALT_INV_Mux32~0_combout\ <= NOT \Mux32~0_combout\;
\ALT_INV_state~23_combout\ <= NOT \state~23_combout\;
\ALT_INV_state~22_combout\ <= NOT \state~22_combout\;
\ALT_INV_Mux47~4_combout\ <= NOT \Mux47~4_combout\;
\ALT_INV_Mux47~3_combout\ <= NOT \Mux47~3_combout\;
\ALT_INV_Mux47~2_combout\ <= NOT \Mux47~2_combout\;
\ALT_INV_Mux47~1_combout\ <= NOT \Mux47~1_combout\;
\ALT_INV_Mux47~0_combout\ <= NOT \Mux47~0_combout\;
\ALT_INV_Selector58~0_combout\ <= NOT \Selector58~0_combout\;
\uart|ALT_INV_data_buffer\(7) <= NOT \uart|data_buffer\(7);
\uart|ALT_INV_data_buffer\(6) <= NOT \uart|data_buffer\(6);
\uart|ALT_INV_data_buffer\(1) <= NOT \uart|data_buffer\(1);
\uart|ALT_INV_data_buffer\(2) <= NOT \uart|data_buffer\(2);
\uart|ALT_INV_data_valid~0_combout\ <= NOT \uart|data_valid~0_combout\;
\uart|ALT_INV_current_state.start_bit~q\ <= NOT \uart|current_state.start_bit~q\;
\uart|ALT_INV_current_state.stop_bit~q\ <= NOT \uart|current_state.stop_bit~q\;
\uart|ALT_INV_data_out[7]~1_combout\ <= NOT \uart|data_out[7]~1_combout\;
\uart|ALT_INV_data_out[7]~0_combout\ <= NOT \uart|data_out[7]~0_combout\;
\uart|ALT_INV_LessThan0~5_combout\ <= NOT \uart|LessThan0~5_combout\;
\uart|ALT_INV_LessThan0~4_combout\ <= NOT \uart|LessThan0~4_combout\;
\uart|ALT_INV_counter\(11) <= NOT \uart|counter\(11);
\uart|ALT_INV_counter\(10) <= NOT \uart|counter\(10);
\uart|ALT_INV_counter\(9) <= NOT \uart|counter\(9);
\uart|ALT_INV_counter\(8) <= NOT \uart|counter\(8);
\uart|ALT_INV_counter\(7) <= NOT \uart|counter\(7);
\uart|ALT_INV_counter\(6) <= NOT \uart|counter\(6);
\uart|ALT_INV_LessThan0~3_combout\ <= NOT \uart|LessThan0~3_combout\;
\uart|ALT_INV_counter\(5) <= NOT \uart|counter\(5);
\uart|ALT_INV_counter\(4) <= NOT \uart|counter\(4);
\uart|ALT_INV_counter\(3) <= NOT \uart|counter\(3);
\uart|ALT_INV_counter\(2) <= NOT \uart|counter\(2);
\uart|ALT_INV_counter\(1) <= NOT \uart|counter\(1);
\uart|ALT_INV_counter\(0) <= NOT \uart|counter\(0);
\uart|ALT_INV_LessThan0~2_combout\ <= NOT \uart|LessThan0~2_combout\;
\uart|ALT_INV_counter\(17) <= NOT \uart|counter\(17);
\uart|ALT_INV_counter\(16) <= NOT \uart|counter\(16);
\uart|ALT_INV_counter\(15) <= NOT \uart|counter\(15);
\uart|ALT_INV_counter\(14) <= NOT \uart|counter\(14);
\uart|ALT_INV_counter\(13) <= NOT \uart|counter\(13);
\uart|ALT_INV_counter\(12) <= NOT \uart|counter\(12);
\uart|ALT_INV_LessThan0~1_combout\ <= NOT \uart|LessThan0~1_combout\;
\uart|ALT_INV_counter\(23) <= NOT \uart|counter\(23);
\uart|ALT_INV_counter\(22) <= NOT \uart|counter\(22);
\uart|ALT_INV_counter\(21) <= NOT \uart|counter\(21);
\uart|ALT_INV_counter\(20) <= NOT \uart|counter\(20);
\uart|ALT_INV_counter\(19) <= NOT \uart|counter\(19);
\uart|ALT_INV_counter\(18) <= NOT \uart|counter\(18);
\uart|ALT_INV_LessThan0~0_combout\ <= NOT \uart|LessThan0~0_combout\;
\uart|ALT_INV_counter\(29) <= NOT \uart|counter\(29);
\uart|ALT_INV_counter\(28) <= NOT \uart|counter\(28);
\uart|ALT_INV_counter\(27) <= NOT \uart|counter\(27);
\uart|ALT_INV_counter\(26) <= NOT \uart|counter\(26);
\uart|ALT_INV_counter\(25) <= NOT \uart|counter\(25);
\uart|ALT_INV_counter\(24) <= NOT \uart|counter\(24);
\uart|ALT_INV_counter\(30) <= NOT \uart|counter\(30);
\uart|ALT_INV_counter\(31) <= NOT \uart|counter\(31);
\uart|ALT_INV_current_state.receive_data~q\ <= NOT \uart|current_state.receive_data~q\;
\uart|ALT_INV_LessThan1~5_combout\ <= NOT \uart|LessThan1~5_combout\;
\uart|ALT_INV_LessThan1~4_combout\ <= NOT \uart|LessThan1~4_combout\;
\uart|ALT_INV_LessThan1~3_combout\ <= NOT \uart|LessThan1~3_combout\;
\uart|ALT_INV_LessThan1~2_combout\ <= NOT \uart|LessThan1~2_combout\;
\uart|ALT_INV_LessThan1~1_combout\ <= NOT \uart|LessThan1~1_combout\;
\uart|ALT_INV_LessThan1~0_combout\ <= NOT \uart|LessThan1~0_combout\;
\uart|ALT_INV_data_buffer\(3) <= NOT \uart|data_buffer\(3);
\ALT_INV_Mux33~3_combout\ <= NOT \Mux33~3_combout\;
\ALT_INV_Mux33~2_combout\ <= NOT \Mux33~2_combout\;
\ALT_INV_Mux33~1_combout\ <= NOT \Mux33~1_combout\;
\ALT_INV_Mux33~0_combout\ <= NOT \Mux33~0_combout\;
\ALT_INV_state~20_combout\ <= NOT \state~20_combout\;
\ALT_INV_state~19_combout\ <= NOT \state~19_combout\;
\ALT_INV_state~18_combout\ <= NOT \state~18_combout\;
\ALT_INV_state~17_combout\ <= NOT \state~17_combout\;
\ALT_INV_state~16_combout\ <= NOT \state~16_combout\;
\ALT_INV_state~15_combout\ <= NOT \state~15_combout\;
\ALT_INV_state~14_combout\ <= NOT \state~14_combout\;
\ALT_INV_Mux34~1_combout\ <= NOT \Mux34~1_combout\;
\ALT_INV_Mux34~0_combout\ <= NOT \Mux34~0_combout\;
\ALT_INV_Mux35~10_combout\ <= NOT \Mux35~10_combout\;
\ALT_INV_Mux35~9_combout\ <= NOT \Mux35~9_combout\;
\ALT_INV_Mux35~8_combout\ <= NOT \Mux35~8_combout\;
\ALT_INV_Mux35~7_combout\ <= NOT \Mux35~7_combout\;
\ALT_INV_Mux35~6_combout\ <= NOT \Mux35~6_combout\;
\ALT_INV_Mux35~5_combout\ <= NOT \Mux35~5_combout\;
\ALT_INV_Mux35~4_combout\ <= NOT \Mux35~4_combout\;
\ALT_INV_Mux35~3_combout\ <= NOT \Mux35~3_combout\;
\ALT_INV_Mux35~2_combout\ <= NOT \Mux35~2_combout\;
\ALT_INV_H[0]~1_combout\ <= NOT \H[0]~1_combout\;
\ALT_INV_Mux10~4_combout\ <= NOT \Mux10~4_combout\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux20~0_combout\ <= NOT \Mux20~0_combout\;
\ALT_INV_Mux19~0_combout\ <= NOT \Mux19~0_combout\;
\ALT_INV_argA[7]~0_combout\ <= NOT \argA[7]~0_combout\;
\ALT_INV_state.wst4~q\ <= NOT \state.wst4~q\;
\ALT_INV_state.wst1~q\ <= NOT \state.wst1~q\;
\ALT_INV_WideOr6~0_combout\ <= NOT \WideOr6~0_combout\;
\ALT_INV_Mux22~0_combout\ <= NOT \Mux22~0_combout\;
\ALT_INV_Selector55~0_combout\ <= NOT \Selector55~0_combout\;
\ALT_INV_Selector54~0_combout\ <= NOT \Selector54~0_combout\;
\ALT_INV_Mux23~0_combout\ <= NOT \Mux23~0_combout\;
\ALT_INV_Add0~33_combout\ <= NOT \Add0~33_combout\;
\ALT_INV_Add0~32_combout\ <= NOT \Add0~32_combout\;
\ALT_INV_Add3~0_combout\ <= NOT \Add3~0_combout\;
\ALT_INV_addr_reg[0]~14_combout\ <= NOT \addr_reg[0]~14_combout\;
\ALT_INV_addr_reg[0]~13_combout\ <= NOT \addr_reg[0]~13_combout\;
\ALT_INV_addr_reg[0]~12_combout\ <= NOT \addr_reg[0]~12_combout\;
\ALT_INV_Mux31~3_combout\ <= NOT \Mux31~3_combout\;
\ALT_INV_Mux35~1_combout\ <= NOT \Mux35~1_combout\;
\ALT_INV_Mux31~2_combout\ <= NOT \Mux31~2_combout\;
\ALT_INV_Mux31~1_combout\ <= NOT \Mux31~1_combout\;
\ALT_INV_Mux31~0_combout\ <= NOT \Mux31~0_combout\;
\ALT_INV_Mux26~0_combout\ <= NOT \Mux26~0_combout\;
\ALT_INV_addr_reg[4]~10_combout\ <= NOT \addr_reg[4]~10_combout\;
\ALT_INV_addr_reg[4]~9_combout\ <= NOT \addr_reg[4]~9_combout\;
\ALT_INV_addr_reg[4]~8_combout\ <= NOT \addr_reg[4]~8_combout\;
\ALT_INV_addr_reg[4]~7_combout\ <= NOT \addr_reg[4]~7_combout\;
\ALT_INV_addr_reg[4]~6_combout\ <= NOT \addr_reg[4]~6_combout\;
\ALT_INV_addr_reg[4]~5_combout\ <= NOT \addr_reg[4]~5_combout\;
\ALT_INV_addr_reg[4]~4_combout\ <= NOT \addr_reg[4]~4_combout\;
\ALT_INV_I_state~15_combout\ <= NOT \I_state~15_combout\;
\ALT_INV_addr_reg[4]~3_combout\ <= NOT \addr_reg[4]~3_combout\;
\ALT_INV_addr_reg[4]~2_combout\ <= NOT \addr_reg[4]~2_combout\;
\ALT_INV_I_state~14_combout\ <= NOT \I_state~14_combout\;
\ALT_INV_Selector56~0_combout\ <= NOT \Selector56~0_combout\;
\ALT_INV_Mux25~0_combout\ <= NOT \Mux25~0_combout\;
\ALT_INV_addr_reg[4]~1_combout\ <= NOT \addr_reg[4]~1_combout\;
\ALT_INV_addr_reg[4]~0_combout\ <= NOT \addr_reg[4]~0_combout\;
\ALT_INV_Mux50~1_combout\ <= NOT \Mux50~1_combout\;
\ALT_INV_data_reg[7]~0_combout\ <= NOT \data_reg[7]~0_combout\;
\ALT_INV_Mux24~0_combout\ <= NOT \Mux24~0_combout\;
\ALT_INV_state.wst2~q\ <= NOT \state.wst2~q\;
\ALT_INV_Mux38~7_combout\ <= NOT \Mux38~7_combout\;
\ALT_INV_Mux38~6_combout\ <= NOT \Mux38~6_combout\;
\ALT_INV_Mux38~5_combout\ <= NOT \Mux38~5_combout\;
\ALT_INV_Mux38~4_combout\ <= NOT \Mux38~4_combout\;
\ALT_INV_Mux38~3_combout\ <= NOT \Mux38~3_combout\;
\ALT_INV_Mux38~2_combout\ <= NOT \Mux38~2_combout\;
\ALT_INV_Mux38~1_combout\ <= NOT \Mux38~1_combout\;
\ALT_INV_Mux38~0_combout\ <= NOT \Mux38~0_combout\;
\ALT_INV_Mux46~12_combout\ <= NOT \Mux46~12_combout\;
\ALT_INV_state.fst1~q\ <= NOT \state.fst1~q\;
\ALT_INV_rxbyte_c~1_combout\ <= NOT \rxbyte_c~1_combout\;
\ALT_INV_Equal5~0_combout\ <= NOT \Equal5~0_combout\;
\uart|ALT_INV_data_out\(7) <= NOT \uart|data_out\(7);
\uart|ALT_INV_data_out\(6) <= NOT \uart|data_out\(6);
\uart|ALT_INV_data_out\(5) <= NOT \uart|data_out\(5);
\uart|ALT_INV_data_out\(4) <= NOT \uart|data_out\(4);
\uart|ALT_INV_data_out\(3) <= NOT \uart|data_out\(3);
\uart|ALT_INV_data_out\(0) <= NOT \uart|data_out\(0);
\uart|ALT_INV_data_out\(1) <= NOT \uart|data_out\(1);
\ALT_INV_rx_state~q\ <= NOT \rx_state~q\;
\uart|ALT_INV_data_valid~q\ <= NOT \uart|data_valid~q\;
\uart|ALT_INV_data_out\(2) <= NOT \uart|data_out\(2);
\ALT_INV_databus[4]~77_combout\ <= NOT \databus[4]~77_combout\;
\ALT_INV_databus[4]~76_combout\ <= NOT \databus[4]~76_combout\;
\ALT_INV_databus[4]~75_combout\ <= NOT \databus[4]~75_combout\;
\ALT_INV_databus[4]~74_combout\ <= NOT \databus[4]~74_combout\;
\ALT_INV_databus[4]~73_combout\ <= NOT \databus[4]~73_combout\;
\ALT_INV_databus[4]~72_combout\ <= NOT \databus[4]~72_combout\;
\ALT_INV_databus[4]~71_combout\ <= NOT \databus[4]~71_combout\;
\ALT_INV_databus[4]~70_combout\ <= NOT \databus[4]~70_combout\;
\ALT_INV_databus[4]~69_combout\ <= NOT \databus[4]~69_combout\;
ALT_INV_rxbyte_c(4) <= NOT rxbyte_c(4);
\ALT_INV_databus[5]~68_combout\ <= NOT \databus[5]~68_combout\;
\ALT_INV_databus[5]~67_combout\ <= NOT \databus[5]~67_combout\;
\ALT_INV_databus[5]~66_combout\ <= NOT \databus[5]~66_combout\;
\ALT_INV_databus[5]~65_combout\ <= NOT \databus[5]~65_combout\;
\ALT_INV_databus[5]~64_combout\ <= NOT \databus[5]~64_combout\;
\ALT_INV_databus[5]~63_combout\ <= NOT \databus[5]~63_combout\;
\ALT_INV_databus[5]~62_combout\ <= NOT \databus[5]~62_combout\;
\ALT_INV_databus[5]~61_combout\ <= NOT \databus[5]~61_combout\;
\ALT_INV_databus[5]~60_combout\ <= NOT \databus[5]~60_combout\;
ALT_INV_rxbyte_c(5) <= NOT rxbyte_c(5);
\ALT_INV_databus[6]~59_combout\ <= NOT \databus[6]~59_combout\;
\ALT_INV_databus[6]~58_combout\ <= NOT \databus[6]~58_combout\;
\ALT_INV_databus[6]~57_combout\ <= NOT \databus[6]~57_combout\;
\ALT_INV_databus[6]~56_combout\ <= NOT \databus[6]~56_combout\;
\ALT_INV_databus[6]~55_combout\ <= NOT \databus[6]~55_combout\;
\ALT_INV_databus[6]~54_combout\ <= NOT \databus[6]~54_combout\;
\ALT_INV_databus[6]~53_combout\ <= NOT \databus[6]~53_combout\;
\ALT_INV_databus[6]~52_combout\ <= NOT \databus[6]~52_combout\;
\ALT_INV_databus[6]~51_combout\ <= NOT \databus[6]~51_combout\;
ALT_INV_rxbyte_c(6) <= NOT rxbyte_c(6);
\ALT_INV_databus[7]~50_combout\ <= NOT \databus[7]~50_combout\;
\ALT_INV_databus[7]~49_combout\ <= NOT \databus[7]~49_combout\;
\ALT_INV_databus[7]~48_combout\ <= NOT \databus[7]~48_combout\;
\ALT_INV_databus[7]~47_combout\ <= NOT \databus[7]~47_combout\;
\ALT_INV_databus[7]~46_combout\ <= NOT \databus[7]~46_combout\;
\ALT_INV_databus[7]~45_combout\ <= NOT \databus[7]~45_combout\;
\ALT_INV_databus[7]~44_combout\ <= NOT \databus[7]~44_combout\;
\ALT_INV_databus[7]~43_combout\ <= NOT \databus[7]~43_combout\;
\ALT_INV_databus[7]~42_combout\ <= NOT \databus[7]~42_combout\;
ALT_INV_rxbyte_c(7) <= NOT rxbyte_c(7);
\aluI|ALT_INV_Mux8~1_combout\ <= NOT \aluI|Mux8~1_combout\;
\aluI|ALT_INV_Equal0~5_combout\ <= NOT \aluI|Equal0~5_combout\;
\aluI|ALT_INV_ShiftRight0~13_combout\ <= NOT \aluI|ShiftRight0~13_combout\;
\aluI|ALT_INV_ShiftRight0~12_combout\ <= NOT \aluI|ShiftRight0~12_combout\;
\aluI|ALT_INV_ShiftRight0~11_combout\ <= NOT \aluI|ShiftRight0~11_combout\;
\aluI|ALT_INV_Equal0~4_combout\ <= NOT \aluI|Equal0~4_combout\;
\aluI|ALT_INV_Equal0~3_combout\ <= NOT \aluI|Equal0~3_combout\;
\aluI|ALT_INV_Equal0~2_combout\ <= NOT \aluI|Equal0~2_combout\;
\aluI|ALT_INV_ShiftRight0~10_combout\ <= NOT \aluI|ShiftRight0~10_combout\;
\aluI|ALT_INV_Equal0~1_combout\ <= NOT \aluI|Equal0~1_combout\;
\aluI|ALT_INV_ShiftRight0~9_combout\ <= NOT \aluI|ShiftRight0~9_combout\;
\aluI|ALT_INV_Mux4~11_combout\ <= NOT \aluI|Mux4~11_combout\;
\aluI|ALT_INV_ShiftRight0~8_combout\ <= NOT \aluI|ShiftRight0~8_combout\;
\aluI|ALT_INV_Mux8~0_combout\ <= NOT \aluI|Mux8~0_combout\;
\aluI|ALT_INV_Equal0~0_combout\ <= NOT \aluI|Equal0~0_combout\;
\aluI|ALT_INV_ShiftRight0~7_combout\ <= NOT \aluI|ShiftRight0~7_combout\;
\aluI|ALT_INV_ShiftRight0~6_combout\ <= NOT \aluI|ShiftRight0~6_combout\;
\aluI|ALT_INV_ShiftRight0~5_combout\ <= NOT \aluI|ShiftRight0~5_combout\;
\aluI|ALT_INV_ShiftRight0~4_combout\ <= NOT \aluI|ShiftRight0~4_combout\;
\aluI|ALT_INV_ShiftRight0~3_combout\ <= NOT \aluI|ShiftRight0~3_combout\;
\ALT_INV_databus[1]~41_combout\ <= NOT \databus[1]~41_combout\;
\ALT_INV_databus[1]~40_combout\ <= NOT \databus[1]~40_combout\;
\ALT_INV_databus[1]~39_combout\ <= NOT \databus[1]~39_combout\;
\ALT_INV_databus[1]~38_combout\ <= NOT \databus[1]~38_combout\;
\ALT_INV_databus[1]~37_combout\ <= NOT \databus[1]~37_combout\;
\ALT_INV_databus[1]~36_combout\ <= NOT \databus[1]~36_combout\;
\ALT_INV_databus[1]~35_combout\ <= NOT \databus[1]~35_combout\;
\ALT_INV_databus[1]~34_combout\ <= NOT \databus[1]~34_combout\;
\ALT_INV_databus[1]~33_combout\ <= NOT \databus[1]~33_combout\;
\ALT_INV_databus[1]~32_combout\ <= NOT \databus[1]~32_combout\;
\ALT_INV_databus[1]~31_combout\ <= NOT \databus[1]~31_combout\;
ALT_INV_rxbyte_c(1) <= NOT rxbyte_c(1);
\ALT_INV_Mux46~11_combout\ <= NOT \Mux46~11_combout\;
\ALT_INV_Mux46~10_combout\ <= NOT \Mux46~10_combout\;
\ALT_INV_Mux46~9_combout\ <= NOT \Mux46~9_combout\;
\ALT_INV_Mux46~8_combout\ <= NOT \Mux46~8_combout\;
\ALT_INV_Mux46~7_combout\ <= NOT \Mux46~7_combout\;
\ALT_INV_Mux46~6_combout\ <= NOT \Mux46~6_combout\;
\ALT_INV_Mux46~5_combout\ <= NOT \Mux46~5_combout\;
\ALT_INV_Mux46~4_combout\ <= NOT \Mux46~4_combout\;
\ALT_INV_Mux46~3_combout\ <= NOT \Mux46~3_combout\;
\ALT_INV_Mux46~2_combout\ <= NOT \Mux46~2_combout\;
\ALT_INV_Mux46~1_combout\ <= NOT \Mux46~1_combout\;
\ALT_INV_Decoder2~19_combout\ <= NOT \Decoder2~19_combout\;
\ALT_INV_Decoder2~18_combout\ <= NOT \Decoder2~18_combout\;
\ALT_INV_Decoder2~17_combout\ <= NOT \Decoder2~17_combout\;
\ALT_INV_Decoder2~16_combout\ <= NOT \Decoder2~16_combout\;
\ALT_INV_databus[0]~30_combout\ <= NOT \databus[0]~30_combout\;
\ALT_INV_databus[0]~29_combout\ <= NOT \databus[0]~29_combout\;
\ALT_INV_databus[0]~28_combout\ <= NOT \databus[0]~28_combout\;
\ALT_INV_databus[0]~27_combout\ <= NOT \databus[0]~27_combout\;
\ALT_INV_databus[0]~26_combout\ <= NOT \databus[0]~26_combout\;
\ALT_INV_databus[0]~25_combout\ <= NOT \databus[0]~25_combout\;
\ALT_INV_databus[0]~24_combout\ <= NOT \databus[0]~24_combout\;
\ALT_INV_databus[0]~23_combout\ <= NOT \databus[0]~23_combout\;
\ALT_INV_databus[0]~22_combout\ <= NOT \databus[0]~22_combout\;
\ALT_INV_databus[0]~21_combout\ <= NOT \databus[0]~21_combout\;
\ALT_INV_databus[0]~20_combout\ <= NOT \databus[0]~20_combout\;
\ALT_INV_databus[0]~19_combout\ <= NOT \databus[0]~19_combout\;
ALT_INV_rxbyte_c(0) <= NOT rxbyte_c(0);
\ALT_INV_databus[3]~18_combout\ <= NOT \databus[3]~18_combout\;
\ALT_INV_databus[3]~17_combout\ <= NOT \databus[3]~17_combout\;
\ALT_INV_databus[3]~16_combout\ <= NOT \databus[3]~16_combout\;
\ALT_INV_databus[3]~15_combout\ <= NOT \databus[3]~15_combout\;
\ALT_INV_databus[3]~14_combout\ <= NOT \databus[3]~14_combout\;
\ALT_INV_databus[3]~13_combout\ <= NOT \databus[3]~13_combout\;
\ALT_INV_databus[3]~12_combout\ <= NOT \databus[3]~12_combout\;
\ALT_INV_databus[3]~11_combout\ <= NOT \databus[3]~11_combout\;
\ALT_INV_databus[3]~10_combout\ <= NOT \databus[3]~10_combout\;
ALT_INV_rxbyte_c(3) <= NOT rxbyte_c(3);
\ALT_INV_Decoder3~28_combout\ <= NOT \Decoder3~28_combout\;
\ALT_INV_Decoder2~15_combout\ <= NOT \Decoder2~15_combout\;
\ALT_INV_Decoder2~14_combout\ <= NOT \Decoder2~14_combout\;
\ALT_INV_Decoder2~13_combout\ <= NOT \Decoder2~13_combout\;
\ALT_INV_Decoder3~22_combout\ <= NOT \Decoder3~22_combout\;
\ALT_INV_Decoder2~12_combout\ <= NOT \Decoder2~12_combout\;
\ALT_INV_Cf~0_combout\ <= NOT \Cf~0_combout\;
\ALT_INV_Mux121~0_combout\ <= NOT \Mux121~0_combout\;
\aluI|ALT_INV_Mux3~8_combout\ <= NOT \aluI|Mux3~8_combout\;
\aluI|ALT_INV_Mux3~7_combout\ <= NOT \aluI|Mux3~7_combout\;
\aluI|ALT_INV_Mux3~6_combout\ <= NOT \aluI|Mux3~6_combout\;
\aluI|ALT_INV_Mux3~5_combout\ <= NOT \aluI|Mux3~5_combout\;
\aluI|ALT_INV_Mux3~4_combout\ <= NOT \aluI|Mux3~4_combout\;
\aluI|ALT_INV_Mux3~3_combout\ <= NOT \aluI|Mux3~3_combout\;
\aluI|ALT_INV_Mux3~2_combout\ <= NOT \aluI|Mux3~2_combout\;
\aluI|ALT_INV_Mux3~1_combout\ <= NOT \aluI|Mux3~1_combout\;
\aluI|ALT_INV_ShiftLeft0~11_combout\ <= NOT \aluI|ShiftLeft0~11_combout\;
\aluI|ALT_INV_ShiftLeft0~10_combout\ <= NOT \aluI|ShiftLeft0~10_combout\;
\aluI|ALT_INV_Mux0~9_combout\ <= NOT \aluI|Mux0~9_combout\;
\aluI|ALT_INV_Mux3~0_combout\ <= NOT \aluI|Mux3~0_combout\;
\aluI|ALT_INV_Mux0~8_combout\ <= NOT \aluI|Mux0~8_combout\;
\aluI|ALT_INV_Mux0~7_combout\ <= NOT \aluI|Mux0~7_combout\;
\aluI|ALT_INV_Mux0~6_combout\ <= NOT \aluI|Mux0~6_combout\;
\aluI|ALT_INV_Mux0~5_combout\ <= NOT \aluI|Mux0~5_combout\;
\aluI|ALT_INV_ShiftLeft0~9_combout\ <= NOT \aluI|ShiftLeft0~9_combout\;
\aluI|ALT_INV_ShiftLeft0~8_combout\ <= NOT \aluI|ShiftLeft0~8_combout\;
\aluI|ALT_INV_Mux7~6_combout\ <= NOT \aluI|Mux7~6_combout\;
\aluI|ALT_INV_Mux7~5_combout\ <= NOT \aluI|Mux7~5_combout\;
\aluI|ALT_INV_Mux7~4_combout\ <= NOT \aluI|Mux7~4_combout\;
\aluI|ALT_INV_ShiftLeft0~7_combout\ <= NOT \aluI|ShiftLeft0~7_combout\;
\aluI|ALT_INV_Mux7~3_combout\ <= NOT \aluI|Mux7~3_combout\;
\aluI|ALT_INV_ShiftRight1~3_combout\ <= NOT \aluI|ShiftRight1~3_combout\;
\aluI|ALT_INV_ShiftRight1~2_combout\ <= NOT \aluI|ShiftRight1~2_combout\;
\aluI|ALT_INV_Mux7~2_combout\ <= NOT \aluI|Mux7~2_combout\;
\aluI|ALT_INV_Mux7~1_combout\ <= NOT \aluI|Mux7~1_combout\;
\aluI|ALT_INV_Mux7~0_combout\ <= NOT \aluI|Mux7~0_combout\;
\aluI|ALT_INV_Mux4~10_combout\ <= NOT \aluI|Mux4~10_combout\;
\aluI|ALT_INV_Mux4~9_combout\ <= NOT \aluI|Mux4~9_combout\;
\aluI|ALT_INV_ShiftLeft0~6_combout\ <= NOT \aluI|ShiftLeft0~6_combout\;
\aluI|ALT_INV_Mux4~8_combout\ <= NOT \aluI|Mux4~8_combout\;
\aluI|ALT_INV_Mux4~7_combout\ <= NOT \aluI|Mux4~7_combout\;
\aluI|ALT_INV_Mux4~6_combout\ <= NOT \aluI|Mux4~6_combout\;
\aluI|ALT_INV_Mux2~6_combout\ <= NOT \aluI|Mux2~6_combout\;
\aluI|ALT_INV_Mux2~5_combout\ <= NOT \aluI|Mux2~5_combout\;
\aluI|ALT_INV_Mux2~4_combout\ <= NOT \aluI|Mux2~4_combout\;
\aluI|ALT_INV_Mux2~3_combout\ <= NOT \aluI|Mux2~3_combout\;
\aluI|ALT_INV_Mux2~2_combout\ <= NOT \aluI|Mux2~2_combout\;
\aluI|ALT_INV_Mux2~1_combout\ <= NOT \aluI|Mux2~1_combout\;
\aluI|ALT_INV_Mux2~0_combout\ <= NOT \aluI|Mux2~0_combout\;
\aluI|ALT_INV_ShiftLeft0~5_combout\ <= NOT \aluI|ShiftLeft0~5_combout\;
\aluI|ALT_INV_ShiftLeft0~4_combout\ <= NOT \aluI|ShiftLeft0~4_combout\;
\aluI|ALT_INV_Mux1~6_combout\ <= NOT \aluI|Mux1~6_combout\;
\aluI|ALT_INV_Mux1~5_combout\ <= NOT \aluI|Mux1~5_combout\;
\aluI|ALT_INV_Mux1~4_combout\ <= NOT \aluI|Mux1~4_combout\;
\aluI|ALT_INV_Mux1~3_combout\ <= NOT \aluI|Mux1~3_combout\;
\aluI|ALT_INV_Mux1~2_combout\ <= NOT \aluI|Mux1~2_combout\;
\aluI|ALT_INV_Mux0~4_combout\ <= NOT \aluI|Mux0~4_combout\;
\aluI|ALT_INV_Mux1~1_combout\ <= NOT \aluI|Mux1~1_combout\;
\aluI|ALT_INV_Mux1~0_combout\ <= NOT \aluI|Mux1~0_combout\;
\aluI|ALT_INV_ShiftLeft0~3_combout\ <= NOT \aluI|ShiftLeft0~3_combout\;
\aluI|ALT_INV_ShiftLeft0~2_combout\ <= NOT \aluI|ShiftLeft0~2_combout\;
\aluI|ALT_INV_ShiftRight0~2_combout\ <= NOT \aluI|ShiftRight0~2_combout\;
\aluI|ALT_INV_Mux0~3_combout\ <= NOT \aluI|Mux0~3_combout\;
\aluI|ALT_INV_Mux0~2_combout\ <= NOT \aluI|Mux0~2_combout\;
\aluI|ALT_INV_ShiftRight0~1_combout\ <= NOT \aluI|ShiftRight0~1_combout\;
\ALT_INV_Mux10~3_combout\ <= NOT \Mux10~3_combout\;
\aluI|ALT_INV_Mux6~3_combout\ <= NOT \aluI|Mux6~3_combout\;
\aluI|ALT_INV_Mux6~2_combout\ <= NOT \aluI|Mux6~2_combout\;
\aluI|ALT_INV_ShiftLeft0~1_combout\ <= NOT \aluI|ShiftLeft0~1_combout\;
\aluI|ALT_INV_Mux6~1_combout\ <= NOT \aluI|Mux6~1_combout\;
\aluI|ALT_INV_ShiftRight1~1_combout\ <= NOT \aluI|ShiftRight1~1_combout\;
\aluI|ALT_INV_Mux6~0_combout\ <= NOT \aluI|Mux6~0_combout\;
\ALT_INV_A2D[2][5]~19_combout\ <= NOT \A2D[2][5]~19_combout\;
\ALT_INV_A2D[2][5]~18_combout\ <= NOT \A2D[2][5]~18_combout\;
\ALT_INV_A2D[2][5]~17_combout\ <= NOT \A2D[2][5]~17_combout\;
\ALT_INV_A2D[1][7]~15_combout\ <= NOT \A2D[1][7]~15_combout\;
\ALT_INV_A2D[1][7]~14_combout\ <= NOT \A2D[1][7]~14_combout\;
\ALT_INV_A2D[1][7]~13_combout\ <= NOT \A2D[1][7]~13_combout\;
\ALT_INV_A2D[0][1]~11_combout\ <= NOT \A2D[0][1]~11_combout\;
\ALT_INV_A2D[0][1]~10_combout\ <= NOT \A2D[0][1]~10_combout\;
\ALT_INV_A2D[0][1]~9_combout\ <= NOT \A2D[0][1]~9_combout\;
\ALT_INV_state.fst2~q\ <= NOT \state.fst2~q\;
\ALT_INV_IP[6]~12_combout\ <= NOT \IP[6]~12_combout\;
\ALT_INV_IP[6]~11_combout\ <= NOT \IP[6]~11_combout\;
\ALT_INV_IP[6]~10_combout\ <= NOT \IP[6]~10_combout\;
\ALT_INV_IP[6]~9_combout\ <= NOT \IP[6]~9_combout\;
\ALT_INV_IP[6]~8_combout\ <= NOT \IP[6]~8_combout\;
\ALT_INV_IP[6]~7_combout\ <= NOT \IP[6]~7_combout\;
\ALT_INV_IP[6]~6_combout\ <= NOT \IP[6]~6_combout\;
\ALT_INV_IP[6]~5_combout\ <= NOT \IP[6]~5_combout\;
\ALT_INV_IP[6]~4_combout\ <= NOT \IP[6]~4_combout\;
\ALT_INV_IP[6]~3_combout\ <= NOT \IP[6]~3_combout\;
\ALT_INV_IP[6]~1_combout\ <= NOT \IP[6]~1_combout\;
\ALT_INV_IP[6]~0_combout\ <= NOT \IP[6]~0_combout\;
\ALT_INV_SP[2]~1_combout\ <= NOT \SP[2]~1_combout\;
\ALT_INV_SP[2]~0_combout\ <= NOT \SP[2]~0_combout\;
\ALT_INV_A2D[3][0]~7_combout\ <= NOT \A2D[3][0]~7_combout\;
\ALT_INV_A2D[3][0]~6_combout\ <= NOT \A2D[3][0]~6_combout\;
\ALT_INV_state~13_combout\ <= NOT \state~13_combout\;
\ALT_INV_state.fst3~q\ <= NOT \state.fst3~q\;
\ALT_INV_Mux35~0_combout\ <= NOT \Mux35~0_combout\;
\ALT_INV_A2D[3][0]~5_combout\ <= NOT \A2D[3][0]~5_combout\;
\ALT_INV_A2D[3][0]~4_combout\ <= NOT \A2D[3][0]~4_combout\;
\ALT_INV_Mux46~0_combout\ <= NOT \Mux46~0_combout\;
\ALT_INV_A2D[3][0]~3_combout\ <= NOT \A2D[3][0]~3_combout\;
\ALT_INV_A2D[3][0]~2_combout\ <= NOT \A2D[3][0]~2_combout\;
\ALT_INV_A2D[3][0]~1_combout\ <= NOT \A2D[3][0]~1_combout\;
ALT_INV_H(0) <= NOT H(0);
ALT_INV_H(1) <= NOT H(1);
\aluI|ALT_INV_Mux5~3_combout\ <= NOT \aluI|Mux5~3_combout\;
\aluI|ALT_INV_Mux4~5_combout\ <= NOT \aluI|Mux4~5_combout\;
\aluI|ALT_INV_Mux4~4_combout\ <= NOT \aluI|Mux4~4_combout\;
\aluI|ALT_INV_Mux4~3_combout\ <= NOT \aluI|Mux4~3_combout\;
\aluI|ALT_INV_diff[7]~4_combout\ <= NOT \aluI|diff[7]~4_combout\;
\aluI|ALT_INV_Mux5~2_combout\ <= NOT \aluI|Mux5~2_combout\;
\aluI|ALT_INV_ShiftLeft0~0_combout\ <= NOT \aluI|ShiftLeft0~0_combout\;
\aluI|ALT_INV_Mux5~1_combout\ <= NOT \aluI|Mux5~1_combout\;
\aluI|ALT_INV_ShiftRight0~0_combout\ <= NOT \aluI|ShiftRight0~0_combout\;
\aluI|ALT_INV_ShiftRight1~0_combout\ <= NOT \aluI|ShiftRight1~0_combout\;
\aluI|ALT_INV_Mux5~0_combout\ <= NOT \aluI|Mux5~0_combout\;
\aluI|ALT_INV_Mux4~2_combout\ <= NOT \aluI|Mux4~2_combout\;
\aluI|ALT_INV_Mux4~1_combout\ <= NOT \aluI|Mux4~1_combout\;
\ALT_INV_Mux10~2_combout\ <= NOT \Mux10~2_combout\;
\ALT_INV_Mux8~2_combout\ <= NOT \Mux8~2_combout\;
\aluI|ALT_INV_Mux0~1_combout\ <= NOT \aluI|Mux0~1_combout\;
\aluI|ALT_INV_Mux4~0_combout\ <= NOT \aluI|Mux4~0_combout\;
\aluI|ALT_INV_diff[7]~3_combout\ <= NOT \aluI|diff[7]~3_combout\;
\aluI|ALT_INV_diff[7]~2_combout\ <= NOT \aluI|diff[7]~2_combout\;
\aluI|ALT_INV_LessThan0~4_combout\ <= NOT \aluI|LessThan0~4_combout\;
\aluI|ALT_INV_LessThan0~3_combout\ <= NOT \aluI|LessThan0~3_combout\;
\aluI|ALT_INV_diff[7]~1_combout\ <= NOT \aluI|diff[7]~1_combout\;
\aluI|ALT_INV_diff[7]~0_combout\ <= NOT \aluI|diff[7]~0_combout\;
\aluI|ALT_INV_LessThan0~2_combout\ <= NOT \aluI|LessThan0~2_combout\;
\aluI|ALT_INV_LessThan0~1_combout\ <= NOT \aluI|LessThan0~1_combout\;
ALT_INV_argA(0) <= NOT argA(0);
ALT_INV_argB(0) <= NOT argB(0);
ALT_INV_argA(1) <= NOT argA(1);
ALT_INV_argB(1) <= NOT argB(1);
ALT_INV_argA(3) <= NOT argA(3);
ALT_INV_argB(3) <= NOT argB(3);
\aluI|ALT_INV_LessThan0~0_combout\ <= NOT \aluI|LessThan0~0_combout\;
ALT_INV_argA(5) <= NOT argA(5);
ALT_INV_argB(5) <= NOT argB(5);
ALT_INV_argA(6) <= NOT argA(6);
ALT_INV_argB(6) <= NOT argB(6);
ALT_INV_argA(7) <= NOT argA(7);
ALT_INV_argB(7) <= NOT argB(7);
ALT_INV_argA(4) <= NOT argA(4);
ALT_INV_argB(4) <= NOT argB(4);
\ALT_INV_Mux8~1_combout\ <= NOT \Mux8~1_combout\;
\ALT_INV_Mux8~0_combout\ <= NOT \Mux8~0_combout\;
\aluI|ALT_INV_Mux0~0_combout\ <= NOT \aluI|Mux0~0_combout\;
\ALT_INV_Mux9~1_combout\ <= NOT \Mux9~1_combout\;
\ALT_INV_Mux10~1_combout\ <= NOT \Mux10~1_combout\;
\ALT_INV_Mux9~0_combout\ <= NOT \Mux9~0_combout\;
\ALT_INV_Mux10~0_combout\ <= NOT \Mux10~0_combout\;
ALT_INV_argA(2) <= NOT argA(2);
ALT_INV_argB(2) <= NOT argB(2);
\ALT_INV_Decoder2~11_combout\ <= NOT \Decoder2~11_combout\;
\ALT_INV_Decoder3~21_combout\ <= NOT \Decoder3~21_combout\;
\ALT_INV_Decoder3~20_combout\ <= NOT \Decoder3~20_combout\;
\ALT_INV_Decoder3~18_combout\ <= NOT \Decoder3~18_combout\;
\ALT_INV_Decoder3~17_combout\ <= NOT \Decoder3~17_combout\;
\ALT_INV_Decoder3~16_combout\ <= NOT \Decoder3~16_combout\;
\ALT_INV_Decoder3~15_combout\ <= NOT \Decoder3~15_combout\;
\ALT_INV_Decoder2~10_combout\ <= NOT \Decoder2~10_combout\;
\ALT_INV_Decoder2~9_combout\ <= NOT \Decoder2~9_combout\;
\ALT_INV_Decoder3~14_combout\ <= NOT \Decoder3~14_combout\;
\ALT_INV_Decoder2~8_combout\ <= NOT \Decoder2~8_combout\;
\ALT_INV_Decoder2~7_combout\ <= NOT \Decoder2~7_combout\;
\ALT_INV_Decoder3~13_combout\ <= NOT \Decoder3~13_combout\;
\ALT_INV_Decoder3~11_combout\ <= NOT \Decoder3~11_combout\;
\ALT_INV_Decoder3~10_combout\ <= NOT \Decoder3~10_combout\;
\ALT_INV_Decoder3~9_combout\ <= NOT \Decoder3~9_combout\;
\ALT_INV_mem~0_combout\ <= NOT \mem~0_combout\;
\ALT_INV_Decoder3~7_combout\ <= NOT \Decoder3~7_combout\;
\ALT_INV_Decoder2~6_combout\ <= NOT \Decoder2~6_combout\;
\ALT_INV_Decoder2~5_combout\ <= NOT \Decoder2~5_combout\;
\ALT_INV_Decoder3~6_combout\ <= NOT \Decoder3~6_combout\;
\ALT_INV_Decoder3~5_combout\ <= NOT \Decoder3~5_combout\;
\ALT_INV_Decoder2~4_combout\ <= NOT \Decoder2~4_combout\;
\ALT_INV_Decoder2~3_combout\ <= NOT \Decoder2~3_combout\;
\ALT_INV_Decoder3~4_combout\ <= NOT \Decoder3~4_combout\;
\ALT_INV_Decoder2~2_combout\ <= NOT \Decoder2~2_combout\;
\ALT_INV_Decoder3~3_combout\ <= NOT \Decoder3~3_combout\;
\ALT_INV_Decoder3~2_combout\ <= NOT \Decoder3~2_combout\;
\ALT_INV_Decoder2~1_combout\ <= NOT \Decoder2~1_combout\;
\ALT_INV_Decoder2~0_combout\ <= NOT \Decoder2~0_combout\;
\ALT_INV_RW~q\ <= NOT \RW~q\;
\ALT_INV_databus[2]~9_combout\ <= NOT \databus[2]~9_combout\;
\ALT_INV_databus[2]~8_combout\ <= NOT \databus[2]~8_combout\;
\ALT_INV_databus[2]~7_combout\ <= NOT \databus[2]~7_combout\;
\ALT_INV_databus[2]~6_combout\ <= NOT \databus[2]~6_combout\;
\ALT_INV_databus[2]~5_combout\ <= NOT \databus[2]~5_combout\;
\ALT_INV_databus[2]~4_combout\ <= NOT \databus[2]~4_combout\;
\ALT_INV_databus[2]~3_combout\ <= NOT \databus[2]~3_combout\;
\ALT_INV_databus[7]~2_combout\ <= NOT \databus[7]~2_combout\;
\ALT_INV_databus[2]~1_combout\ <= NOT \databus[2]~1_combout\;
\ALT_INV_databus[2]~0_combout\ <= NOT \databus[2]~0_combout\;
ALT_INV_addr_reg(0) <= NOT addr_reg(0);
\ALT_INV_OE~q\ <= NOT \OE~q\;
\ALT_INV_Decoder3~1_combout\ <= NOT \Decoder3~1_combout\;
\ALT_INV_LessThan3~5_combout\ <= NOT \LessThan3~5_combout\;
\ALT_INV_LessThan3~4_combout\ <= NOT \LessThan3~4_combout\;
\ALT_INV_LessThan3~3_combout\ <= NOT \LessThan3~3_combout\;
\ALT_INV_LessThan3~2_combout\ <= NOT \LessThan3~2_combout\;
\ALT_INV_LessThan3~1_combout\ <= NOT \LessThan3~1_combout\;
\ALT_INV_LessThan3~0_combout\ <= NOT \LessThan3~0_combout\;
\ALT_INV_Decoder3~0_combout\ <= NOT \Decoder3~0_combout\;
ALT_INV_rxbyte_c(2) <= NOT rxbyte_c(2);
ALT_INV_trbyte(5) <= NOT trbyte(5);
ALT_INV_trbyte(7) <= NOT trbyte(7);
ALT_INV_trbyte(4) <= NOT trbyte(4);
ALT_INV_trbyte(6) <= NOT trbyte(6);
\ALT_INV_tb_byte_cnt[9]~0_combout\ <= NOT \tb_byte_cnt[9]~0_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\ALT_INV_trbyte~1_combout\ <= NOT \trbyte~1_combout\;
\ALT_INV_Mux124~10_combout\ <= NOT \Mux124~10_combout\;
\ALT_INV_Mux124~9_combout\ <= NOT \Mux124~9_combout\;
\ALT_INV_Mux124~8_combout\ <= NOT \Mux124~8_combout\;
\ALT_INV_Mux124~7_combout\ <= NOT \Mux124~7_combout\;
\ALT_INV_RAM[1][4]~q\ <= NOT \RAM[1][4]~q\;
\ALT_INV_RAM[0][4]~q\ <= NOT \RAM[0][4]~q\;
\ALT_INV_Mux124~6_combout\ <= NOT \Mux124~6_combout\;
\ALT_INV_Mux124~5_combout\ <= NOT \Mux124~5_combout\;
ALT_INV_IP(4) <= NOT IP(4);
ALT_INV_SP(4) <= NOT SP(4);
\ALT_INV_Mux124~4_combout\ <= NOT \Mux124~4_combout\;
\ALT_INV_Mux124~3_combout\ <= NOT \Mux124~3_combout\;
\ALT_INV_RAM[22][4]~q\ <= NOT \RAM[22][4]~q\;
\ALT_INV_RAM[14][4]~q\ <= NOT \RAM[14][4]~q\;
\ALT_INV_RAM[18][4]~q\ <= NOT \RAM[18][4]~q\;
\ALT_INV_RAM[10][4]~q\ <= NOT \RAM[10][4]~q\;
\ALT_INV_Mux124~2_combout\ <= NOT \Mux124~2_combout\;
\ALT_INV_RAM[13][4]~q\ <= NOT \RAM[13][4]~q\;
\ALT_INV_RAM[9][4]~q\ <= NOT \RAM[9][4]~q\;
\ALT_INV_Mux124~1_combout\ <= NOT \Mux124~1_combout\;
\ALT_INV_RAM[20][4]~q\ <= NOT \RAM[20][4]~q\;
\ALT_INV_RAM[12][4]~q\ <= NOT \RAM[12][4]~q\;
\ALT_INV_RAM[16][4]~q\ <= NOT \RAM[16][4]~q\;
\ALT_INV_Mux124~0_combout\ <= NOT \Mux124~0_combout\;
\ALT_INV_RAM[19][4]~q\ <= NOT \RAM[19][4]~q\;
\ALT_INV_RAM[11][4]~q\ <= NOT \RAM[11][4]~q\;
\ALT_INV_RAM[7][4]~q\ <= NOT \RAM[7][4]~q\;
\ALT_INV_RAM[23][4]~q\ <= NOT \RAM[23][4]~q\;
\ALT_INV_Mux123~10_combout\ <= NOT \Mux123~10_combout\;
\ALT_INV_Mux123~9_combout\ <= NOT \Mux123~9_combout\;
\ALT_INV_Mux123~8_combout\ <= NOT \Mux123~8_combout\;
\ALT_INV_Mux123~7_combout\ <= NOT \Mux123~7_combout\;
\ALT_INV_RAM[1][5]~q\ <= NOT \RAM[1][5]~q\;
\ALT_INV_RAM[0][5]~q\ <= NOT \RAM[0][5]~q\;
\ALT_INV_Mux123~6_combout\ <= NOT \Mux123~6_combout\;
\ALT_INV_Mux123~5_combout\ <= NOT \Mux123~5_combout\;
ALT_INV_IP(5) <= NOT IP(5);
\ALT_INV_Mux123~4_combout\ <= NOT \Mux123~4_combout\;
\ALT_INV_Mux123~3_combout\ <= NOT \Mux123~3_combout\;
\ALT_INV_RAM[22][5]~q\ <= NOT \RAM[22][5]~q\;

-- Location: IOOBUF_X54_Y18_N62
\tx~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \btx|tx~q\,
	devoe => ww_devoe,
	o => ww_tx);

-- Location: IOOBUF_X52_Y45_N36
\rx_echo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \uart|r_RX_Data~q\,
	devoe => ww_devoe,
	o => ww_rx_echo);

-- Location: IOOBUF_X50_Y45_N2
\ser_clk_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clk~inputCLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_ser_clk_out);

-- Location: IOOBUF_X22_Y0_N2
\clk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	seriesterminationcontrol => \clk~output_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \clk~output_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => clk);

-- Location: IOIBUF_X54_Y14_N78
\termination_blk0~_rzq_ibuf\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_termination_blk0~_rzq_pad\,
	o => \termination_blk0~_rzq_ibuf_o\);

-- Location: TERMINATION_X54_Y6_N3
termination_blk0 : cyclonev_termination
PORT MAP (
	rzqin => \termination_blk0~_rzq_ibuf_o\,
	serdataout => \termination_blk0~O_SERDATAOUT\);

-- Location: TERMINATIONLOGIC_X31_Y0_N0
\clk~_s2p_logic_blk\ : cyclonev_termination_logic
PORT MAP (
	serdata => \termination_blk0~O_SERDATAOUT\,
	parallelterminationcontrol => \clk~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\,
	seriesterminationcontrol => \clk~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\);

-- Location: IOIBUF_X22_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G5
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: LABCELL_X36_Y29_N0
\Add6~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~125_sumout\ = SUM(( clk_div_cnt(0) ) + ( VCC ) + ( !VCC ))
-- \Add6~126\ = CARRY(( clk_div_cnt(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(0),
	cin => GND,
	sumout => \Add6~125_sumout\,
	cout => \Add6~126\);

-- Location: LABCELL_X36_Y28_N45
\LessThan4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~3_combout\ = ( !clk_div_cnt(21) & ( !clk_div_cnt(30) & ( (!clk_div_cnt(23) & (!clk_div_cnt(24) & !clk_div_cnt(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(23),
	datac => ALT_INV_clk_div_cnt(24),
	datad => ALT_INV_clk_div_cnt(22),
	datae => ALT_INV_clk_div_cnt(21),
	dataf => ALT_INV_clk_div_cnt(30),
	combout => \LessThan4~3_combout\);

-- Location: LABCELL_X36_Y28_N36
\LessThan4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~5_combout\ = ( !clk_div_cnt(18) & ( !clk_div_cnt(19) & ( (!clk_div_cnt(17) & (!clk_div_cnt(20) & !clk_div_cnt(29))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(17),
	datac => ALT_INV_clk_div_cnt(20),
	datad => ALT_INV_clk_div_cnt(29),
	datae => ALT_INV_clk_div_cnt(18),
	dataf => ALT_INV_clk_div_cnt(19),
	combout => \LessThan4~5_combout\);

-- Location: FF_X36_Y29_N37
\clk_div_cnt[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~85_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_cnt[12]~DUPLICATE_q\);

-- Location: FF_X36_Y29_N46
\clk_div_cnt[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~97_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_cnt[15]~DUPLICATE_q\);

-- Location: FF_X36_Y29_N49
\clk_div_cnt[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~81_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_cnt[16]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y29_N48
\LessThan4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~4_combout\ = ( !clk_div_cnt(14) & ( !clk_div_cnt(13) & ( (!\clk_div_cnt[12]~DUPLICATE_q\ & (!\clk_div_cnt[15]~DUPLICATE_q\ & !\clk_div_cnt[16]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_clk_div_cnt[12]~DUPLICATE_q\,
	datac => \ALT_INV_clk_div_cnt[15]~DUPLICATE_q\,
	datad => \ALT_INV_clk_div_cnt[16]~DUPLICATE_q\,
	datae => ALT_INV_clk_div_cnt(14),
	dataf => ALT_INV_clk_div_cnt(13),
	combout => \LessThan4~4_combout\);

-- Location: LABCELL_X36_Y28_N54
\LessThan4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~6_combout\ = ( \LessThan4~5_combout\ & ( \LessThan4~4_combout\ & ( (!clk_div_cnt(26) & (!clk_div_cnt(25) & (!clk_div_cnt(28) & \LessThan4~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(26),
	datab => ALT_INV_clk_div_cnt(25),
	datac => ALT_INV_clk_div_cnt(28),
	datad => \ALT_INV_LessThan4~3_combout\,
	datae => \ALT_INV_LessThan4~5_combout\,
	dataf => \ALT_INV_LessThan4~4_combout\,
	combout => \LessThan4~6_combout\);

-- Location: FF_X36_Y29_N32
\clk_div_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~9_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(10));

-- Location: FF_X36_Y29_N29
\clk_div_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~13_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(9));

-- Location: FF_X36_Y29_N13
\clk_div_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~21_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(4));

-- Location: MLABCELL_X37_Y28_N36
\LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = ( clk_div_cnt(2) & ( (clk_div_cnt(5) & ((clk_div_cnt(4)) # (clk_div_cnt(3)))) ) ) # ( !clk_div_cnt(2) & ( (clk_div_cnt(5) & clk_div_cnt(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(3),
	datac => ALT_INV_clk_div_cnt(5),
	datad => ALT_INV_clk_div_cnt(4),
	dataf => ALT_INV_clk_div_cnt(2),
	combout => \LessThan4~0_combout\);

-- Location: MLABCELL_X37_Y28_N33
\LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~1_combout\ = ( !clk_div_cnt(7) & ( !clk_div_cnt(8) & ( !clk_div_cnt(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(6),
	datae => ALT_INV_clk_div_cnt(7),
	dataf => ALT_INV_clk_div_cnt(8),
	combout => \LessThan4~1_combout\);

-- Location: MLABCELL_X37_Y28_N57
\LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~2_combout\ = ( \LessThan4~1_combout\ & ( (clk_div_cnt(11) & (((clk_div_cnt(9) & \LessThan4~0_combout\)) # (clk_div_cnt(10)))) ) ) # ( !\LessThan4~1_combout\ & ( (clk_div_cnt(11) & ((clk_div_cnt(9)) # (clk_div_cnt(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(11),
	datab => ALT_INV_clk_div_cnt(10),
	datac => ALT_INV_clk_div_cnt(9),
	datad => \ALT_INV_LessThan4~0_combout\,
	dataf => \ALT_INV_LessThan4~1_combout\,
	combout => \LessThan4~2_combout\);

-- Location: LABCELL_X36_Y28_N51
\LessThan4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~7_combout\ = ( \LessThan4~2_combout\ & ( !clk_div_cnt(31) ) ) # ( !\LessThan4~2_combout\ & ( (!clk_div_cnt(31) & ((!\LessThan4~6_combout\) # (clk_div_cnt(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010101010100000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(31),
	datac => ALT_INV_clk_div_cnt(27),
	datad => \ALT_INV_LessThan4~6_combout\,
	dataf => \ALT_INV_LessThan4~2_combout\,
	combout => \LessThan4~7_combout\);

-- Location: FF_X36_Y29_N2
\clk_div_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~125_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(0));

-- Location: LABCELL_X36_Y29_N3
\Add6~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~121_sumout\ = SUM(( clk_div_cnt(1) ) + ( GND ) + ( \Add6~126\ ))
-- \Add6~122\ = CARRY(( clk_div_cnt(1) ) + ( GND ) + ( \Add6~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(1),
	cin => \Add6~126\,
	sumout => \Add6~121_sumout\,
	cout => \Add6~122\);

-- Location: FF_X36_Y29_N5
\clk_div_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~121_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(1));

-- Location: LABCELL_X36_Y29_N6
\Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~29_sumout\ = SUM(( clk_div_cnt(2) ) + ( GND ) + ( \Add6~122\ ))
-- \Add6~30\ = CARRY(( clk_div_cnt(2) ) + ( GND ) + ( \Add6~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_clk_div_cnt(2),
	cin => \Add6~122\,
	sumout => \Add6~29_sumout\,
	cout => \Add6~30\);

-- Location: FF_X36_Y29_N7
\clk_div_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~29_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(2));

-- Location: LABCELL_X36_Y29_N9
\Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~25_sumout\ = SUM(( clk_div_cnt(3) ) + ( GND ) + ( \Add6~30\ ))
-- \Add6~26\ = CARRY(( clk_div_cnt(3) ) + ( GND ) + ( \Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(3),
	cin => \Add6~30\,
	sumout => \Add6~25_sumout\,
	cout => \Add6~26\);

-- Location: FF_X36_Y29_N11
\clk_div_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~25_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(3));

-- Location: LABCELL_X36_Y29_N12
\Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~21_sumout\ = SUM(( \clk_div_cnt[4]~DUPLICATE_q\ ) + ( GND ) + ( \Add6~26\ ))
-- \Add6~22\ = CARRY(( \clk_div_cnt[4]~DUPLICATE_q\ ) + ( GND ) + ( \Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_clk_div_cnt[4]~DUPLICATE_q\,
	cin => \Add6~26\,
	sumout => \Add6~21_sumout\,
	cout => \Add6~22\);

-- Location: FF_X36_Y29_N14
\clk_div_cnt[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~21_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_cnt[4]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y29_N15
\Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~17_sumout\ = SUM(( clk_div_cnt(5) ) + ( GND ) + ( \Add6~22\ ))
-- \Add6~18\ = CARRY(( clk_div_cnt(5) ) + ( GND ) + ( \Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(5),
	cin => \Add6~22\,
	sumout => \Add6~17_sumout\,
	cout => \Add6~18\);

-- Location: FF_X36_Y29_N17
\clk_div_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~17_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(5));

-- Location: LABCELL_X36_Y29_N18
\Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~33_sumout\ = SUM(( clk_div_cnt(6) ) + ( GND ) + ( \Add6~18\ ))
-- \Add6~34\ = CARRY(( clk_div_cnt(6) ) + ( GND ) + ( \Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(6),
	cin => \Add6~18\,
	sumout => \Add6~33_sumout\,
	cout => \Add6~34\);

-- Location: FF_X36_Y29_N20
\clk_div_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~33_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(6));

-- Location: LABCELL_X36_Y29_N21
\Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~37_sumout\ = SUM(( clk_div_cnt(7) ) + ( GND ) + ( \Add6~34\ ))
-- \Add6~38\ = CARRY(( clk_div_cnt(7) ) + ( GND ) + ( \Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(7),
	cin => \Add6~34\,
	sumout => \Add6~37_sumout\,
	cout => \Add6~38\);

-- Location: FF_X36_Y29_N22
\clk_div_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~37_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(7));

-- Location: LABCELL_X36_Y29_N24
\Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~41_sumout\ = SUM(( clk_div_cnt(8) ) + ( GND ) + ( \Add6~38\ ))
-- \Add6~42\ = CARRY(( clk_div_cnt(8) ) + ( GND ) + ( \Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(8),
	cin => \Add6~38\,
	sumout => \Add6~41_sumout\,
	cout => \Add6~42\);

-- Location: FF_X36_Y29_N25
\clk_div_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~41_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(8));

-- Location: LABCELL_X36_Y29_N27
\Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~13_sumout\ = SUM(( \clk_div_cnt[9]~DUPLICATE_q\ ) + ( GND ) + ( \Add6~42\ ))
-- \Add6~14\ = CARRY(( \clk_div_cnt[9]~DUPLICATE_q\ ) + ( GND ) + ( \Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_clk_div_cnt[9]~DUPLICATE_q\,
	cin => \Add6~42\,
	sumout => \Add6~13_sumout\,
	cout => \Add6~14\);

-- Location: FF_X36_Y29_N28
\clk_div_cnt[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~13_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_cnt[9]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y29_N30
\Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~9_sumout\ = SUM(( \clk_div_cnt[10]~DUPLICATE_q\ ) + ( GND ) + ( \Add6~14\ ))
-- \Add6~10\ = CARRY(( \clk_div_cnt[10]~DUPLICATE_q\ ) + ( GND ) + ( \Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_clk_div_cnt[10]~DUPLICATE_q\,
	cin => \Add6~14\,
	sumout => \Add6~9_sumout\,
	cout => \Add6~10\);

-- Location: FF_X36_Y29_N31
\clk_div_cnt[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~9_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_cnt[10]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y29_N33
\Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~5_sumout\ = SUM(( clk_div_cnt(11) ) + ( GND ) + ( \Add6~10\ ))
-- \Add6~6\ = CARRY(( clk_div_cnt(11) ) + ( GND ) + ( \Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(11),
	cin => \Add6~10\,
	sumout => \Add6~5_sumout\,
	cout => \Add6~6\);

-- Location: FF_X36_Y29_N35
\clk_div_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~5_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(11));

-- Location: LABCELL_X36_Y29_N36
\Add6~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~85_sumout\ = SUM(( clk_div_cnt(12) ) + ( GND ) + ( \Add6~6\ ))
-- \Add6~86\ = CARRY(( clk_div_cnt(12) ) + ( GND ) + ( \Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(12),
	cin => \Add6~6\,
	sumout => \Add6~85_sumout\,
	cout => \Add6~86\);

-- Location: FF_X36_Y29_N38
\clk_div_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~85_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(12));

-- Location: LABCELL_X36_Y29_N39
\Add6~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~89_sumout\ = SUM(( clk_div_cnt(13) ) + ( GND ) + ( \Add6~86\ ))
-- \Add6~90\ = CARRY(( clk_div_cnt(13) ) + ( GND ) + ( \Add6~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_clk_div_cnt(13),
	cin => \Add6~86\,
	sumout => \Add6~89_sumout\,
	cout => \Add6~90\);

-- Location: FF_X36_Y29_N40
\clk_div_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~89_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(13));

-- Location: LABCELL_X36_Y29_N42
\Add6~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~93_sumout\ = SUM(( clk_div_cnt(14) ) + ( GND ) + ( \Add6~90\ ))
-- \Add6~94\ = CARRY(( clk_div_cnt(14) ) + ( GND ) + ( \Add6~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_clk_div_cnt(14),
	cin => \Add6~90\,
	sumout => \Add6~93_sumout\,
	cout => \Add6~94\);

-- Location: FF_X36_Y29_N43
\clk_div_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~93_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(14));

-- Location: LABCELL_X36_Y29_N45
\Add6~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~97_sumout\ = SUM(( clk_div_cnt(15) ) + ( GND ) + ( \Add6~94\ ))
-- \Add6~98\ = CARRY(( clk_div_cnt(15) ) + ( GND ) + ( \Add6~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(15),
	cin => \Add6~94\,
	sumout => \Add6~97_sumout\,
	cout => \Add6~98\);

-- Location: FF_X36_Y29_N47
\clk_div_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~97_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(15));

-- Location: LABCELL_X36_Y29_N48
\Add6~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~81_sumout\ = SUM(( clk_div_cnt(16) ) + ( GND ) + ( \Add6~98\ ))
-- \Add6~82\ = CARRY(( clk_div_cnt(16) ) + ( GND ) + ( \Add6~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(16),
	cin => \Add6~98\,
	sumout => \Add6~81_sumout\,
	cout => \Add6~82\);

-- Location: FF_X36_Y29_N50
\clk_div_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~81_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(16));

-- Location: LABCELL_X36_Y29_N51
\Add6~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~101_sumout\ = SUM(( clk_div_cnt(17) ) + ( GND ) + ( \Add6~82\ ))
-- \Add6~102\ = CARRY(( clk_div_cnt(17) ) + ( GND ) + ( \Add6~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_clk_div_cnt(17),
	cin => \Add6~82\,
	sumout => \Add6~101_sumout\,
	cout => \Add6~102\);

-- Location: FF_X36_Y29_N52
\clk_div_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~101_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(17));

-- Location: LABCELL_X36_Y29_N54
\Add6~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~105_sumout\ = SUM(( clk_div_cnt(18) ) + ( GND ) + ( \Add6~102\ ))
-- \Add6~106\ = CARRY(( clk_div_cnt(18) ) + ( GND ) + ( \Add6~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(18),
	cin => \Add6~102\,
	sumout => \Add6~105_sumout\,
	cout => \Add6~106\);

-- Location: FF_X36_Y29_N56
\clk_div_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~105_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(18));

-- Location: LABCELL_X36_Y29_N57
\Add6~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~109_sumout\ = SUM(( clk_div_cnt(19) ) + ( GND ) + ( \Add6~106\ ))
-- \Add6~110\ = CARRY(( clk_div_cnt(19) ) + ( GND ) + ( \Add6~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(19),
	cin => \Add6~106\,
	sumout => \Add6~109_sumout\,
	cout => \Add6~110\);

-- Location: FF_X36_Y29_N59
\clk_div_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~109_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(19));

-- Location: LABCELL_X36_Y28_N0
\Add6~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~113_sumout\ = SUM(( clk_div_cnt(20) ) + ( GND ) + ( \Add6~110\ ))
-- \Add6~114\ = CARRY(( clk_div_cnt(20) ) + ( GND ) + ( \Add6~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(20),
	cin => \Add6~110\,
	sumout => \Add6~113_sumout\,
	cout => \Add6~114\);

-- Location: FF_X36_Y28_N2
\clk_div_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~113_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(20));

-- Location: LABCELL_X36_Y28_N3
\Add6~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~65_sumout\ = SUM(( clk_div_cnt(21) ) + ( GND ) + ( \Add6~114\ ))
-- \Add6~66\ = CARRY(( clk_div_cnt(21) ) + ( GND ) + ( \Add6~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(21),
	cin => \Add6~114\,
	sumout => \Add6~65_sumout\,
	cout => \Add6~66\);

-- Location: FF_X36_Y28_N5
\clk_div_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~65_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(21));

-- Location: LABCELL_X36_Y28_N6
\Add6~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~69_sumout\ = SUM(( clk_div_cnt(22) ) + ( GND ) + ( \Add6~66\ ))
-- \Add6~70\ = CARRY(( clk_div_cnt(22) ) + ( GND ) + ( \Add6~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(22),
	cin => \Add6~66\,
	sumout => \Add6~69_sumout\,
	cout => \Add6~70\);

-- Location: FF_X36_Y28_N7
\clk_div_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~69_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(22));

-- Location: LABCELL_X36_Y28_N9
\Add6~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~73_sumout\ = SUM(( clk_div_cnt(23) ) + ( GND ) + ( \Add6~70\ ))
-- \Add6~74\ = CARRY(( clk_div_cnt(23) ) + ( GND ) + ( \Add6~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(23),
	cin => \Add6~70\,
	sumout => \Add6~73_sumout\,
	cout => \Add6~74\);

-- Location: FF_X36_Y28_N11
\clk_div_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~73_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(23));

-- Location: LABCELL_X36_Y28_N12
\Add6~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~77_sumout\ = SUM(( clk_div_cnt(24) ) + ( GND ) + ( \Add6~74\ ))
-- \Add6~78\ = CARRY(( clk_div_cnt(24) ) + ( GND ) + ( \Add6~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_cnt(24),
	cin => \Add6~74\,
	sumout => \Add6~77_sumout\,
	cout => \Add6~78\);

-- Location: FF_X36_Y28_N14
\clk_div_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~77_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(24));

-- Location: LABCELL_X36_Y28_N15
\Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~53_sumout\ = SUM(( clk_div_cnt(25) ) + ( GND ) + ( \Add6~78\ ))
-- \Add6~54\ = CARRY(( clk_div_cnt(25) ) + ( GND ) + ( \Add6~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(25),
	cin => \Add6~78\,
	sumout => \Add6~53_sumout\,
	cout => \Add6~54\);

-- Location: FF_X36_Y28_N16
\clk_div_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~53_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(25));

-- Location: LABCELL_X36_Y28_N18
\Add6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~57_sumout\ = SUM(( clk_div_cnt(26) ) + ( GND ) + ( \Add6~54\ ))
-- \Add6~58\ = CARRY(( clk_div_cnt(26) ) + ( GND ) + ( \Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(26),
	cin => \Add6~54\,
	sumout => \Add6~57_sumout\,
	cout => \Add6~58\);

-- Location: FF_X36_Y28_N20
\clk_div_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~57_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(26));

-- Location: LABCELL_X36_Y28_N21
\Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~1_sumout\ = SUM(( clk_div_cnt(27) ) + ( GND ) + ( \Add6~58\ ))
-- \Add6~2\ = CARRY(( clk_div_cnt(27) ) + ( GND ) + ( \Add6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(27),
	cin => \Add6~58\,
	sumout => \Add6~1_sumout\,
	cout => \Add6~2\);

-- Location: FF_X36_Y28_N22
\clk_div_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~1_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(27));

-- Location: LABCELL_X36_Y28_N24
\Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~49_sumout\ = SUM(( clk_div_cnt(28) ) + ( GND ) + ( \Add6~2\ ))
-- \Add6~50\ = CARRY(( clk_div_cnt(28) ) + ( GND ) + ( \Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(28),
	cin => \Add6~2\,
	sumout => \Add6~49_sumout\,
	cout => \Add6~50\);

-- Location: FF_X36_Y28_N26
\clk_div_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~49_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(28));

-- Location: LABCELL_X36_Y28_N27
\Add6~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~117_sumout\ = SUM(( clk_div_cnt(29) ) + ( GND ) + ( \Add6~50\ ))
-- \Add6~118\ = CARRY(( clk_div_cnt(29) ) + ( GND ) + ( \Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(29),
	cin => \Add6~50\,
	sumout => \Add6~117_sumout\,
	cout => \Add6~118\);

-- Location: FF_X36_Y28_N28
\clk_div_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~117_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(29));

-- Location: LABCELL_X36_Y28_N30
\Add6~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~61_sumout\ = SUM(( clk_div_cnt(30) ) + ( GND ) + ( \Add6~118\ ))
-- \Add6~62\ = CARRY(( clk_div_cnt(30) ) + ( GND ) + ( \Add6~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_cnt(30),
	cin => \Add6~118\,
	sumout => \Add6~61_sumout\,
	cout => \Add6~62\);

-- Location: FF_X36_Y28_N31
\clk_div_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~61_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(30));

-- Location: LABCELL_X36_Y28_N33
\Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~45_sumout\ = SUM(( clk_div_cnt(31) ) + ( GND ) + ( \Add6~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(31),
	cin => \Add6~62\,
	sumout => \Add6~45_sumout\);

-- Location: FF_X36_Y28_N35
\clk_div_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add6~45_sumout\,
	sclr => \LessThan4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_cnt(31));

-- Location: LABCELL_X36_Y28_N48
\t_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \t_clk~0_combout\ = ( \t_clk~q\ & ( ((!\LessThan4~2_combout\ & (\LessThan4~6_combout\ & !clk_div_cnt(27)))) # (clk_div_cnt(31)) ) ) # ( !\t_clk~q\ & ( (!clk_div_cnt(31) & (((!\LessThan4~6_combout\) # (clk_div_cnt(27))) # (\LessThan4~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010101000101010101001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_cnt(31),
	datab => \ALT_INV_LessThan4~2_combout\,
	datac => \ALT_INV_LessThan4~6_combout\,
	datad => ALT_INV_clk_div_cnt(27),
	dataf => \ALT_INV_t_clk~q\,
	combout => \t_clk~0_combout\);

-- Location: FF_X36_Y28_N59
t_clk : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \t_clk~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t_clk~q\);

-- Location: MLABCELL_X37_Y28_N51
\btx|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|Add1~0_combout\ = ( !\btx|count\(0) & ( \btx|count\(1) ) ) # ( \btx|count\(0) & ( !\btx|count\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \btx|ALT_INV_count\(0),
	dataf => \btx|ALT_INV_count\(1),
	combout => \btx|Add1~0_combout\);

-- Location: FF_X37_Y28_N22
\btx|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	asdata => \btx|count~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count\(3));

-- Location: MLABCELL_X37_Y28_N12
\btx|count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|count~3_combout\ = ( \btx|count\(3) & ( (!\btx|count[2]~DUPLICATE_q\ & \btx|Add1~0_combout\) ) ) # ( !\btx|count\(3) & ( \btx|Add1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \btx|ALT_INV_count[2]~DUPLICATE_q\,
	datab => \btx|ALT_INV_Add1~0_combout\,
	dataf => \btx|ALT_INV_count\(3),
	combout => \btx|count~3_combout\);

-- Location: FF_X37_Y28_N14
\btx|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	d => \btx|count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count\(1));

-- Location: MLABCELL_X37_Y28_N39
\btx|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|count~1_combout\ = ( \btx|count\(1) & ( (!\btx|count\(0) & (\btx|count[2]~DUPLICATE_q\ & !\btx|count[3]~DUPLICATE_q\)) # (\btx|count\(0) & (!\btx|count[2]~DUPLICATE_q\)) ) ) # ( !\btx|count\(1) & ( (\btx|count[2]~DUPLICATE_q\ & 
-- !\btx|count[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001011010010100000101101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \btx|ALT_INV_count\(0),
	datac => \btx|ALT_INV_count[2]~DUPLICATE_q\,
	datad => \btx|ALT_INV_count[3]~DUPLICATE_q\,
	dataf => \btx|ALT_INV_count\(1),
	combout => \btx|count~1_combout\);

-- Location: FF_X37_Y28_N32
\btx|count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	asdata => \btx|count~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count[2]~DUPLICATE_q\);

-- Location: FF_X37_Y28_N13
\btx|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	d => \btx|count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count[1]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y28_N24
\btx|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|count~0_combout\ = ( \btx|count\(0) & ( \btx|count[1]~DUPLICATE_q\ & ( !\btx|count[3]~DUPLICATE_q\ $ (!\btx|count[2]~DUPLICATE_q\) ) ) ) # ( !\btx|count\(0) & ( \btx|count[1]~DUPLICATE_q\ & ( (\btx|count[3]~DUPLICATE_q\ & !\btx|count[2]~DUPLICATE_q\) 
-- ) ) ) # ( \btx|count\(0) & ( !\btx|count[1]~DUPLICATE_q\ & ( (\btx|count[3]~DUPLICATE_q\ & !\btx|count[2]~DUPLICATE_q\) ) ) ) # ( !\btx|count\(0) & ( !\btx|count[1]~DUPLICATE_q\ & ( (\btx|count[3]~DUPLICATE_q\ & !\btx|count[2]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \btx|ALT_INV_count[3]~DUPLICATE_q\,
	datad => \btx|ALT_INV_count[2]~DUPLICATE_q\,
	datae => \btx|ALT_INV_count\(0),
	dataf => \btx|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \btx|count~0_combout\);

-- Location: FF_X37_Y28_N23
\btx|count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	asdata => \btx|count~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count[3]~DUPLICATE_q\);

-- Location: FF_X37_Y28_N31
\btx|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	asdata => \btx|count~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count\(2));

-- Location: MLABCELL_X37_Y28_N54
\btx|count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|count~2_combout\ = ( \btx|count\(2) & ( (!\btx|count\(0) & !\btx|count[3]~DUPLICATE_q\) ) ) # ( !\btx|count\(2) & ( !\btx|count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \btx|ALT_INV_count\(0),
	datad => \btx|ALT_INV_count[3]~DUPLICATE_q\,
	dataf => \btx|ALT_INV_count\(2),
	combout => \btx|count~2_combout\);

-- Location: FF_X37_Y28_N29
\btx|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	asdata => \btx|count~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count\(0));

-- Location: LABCELL_X39_Y29_N48
\btx|lclk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|lclk~0_combout\ = ( \btx|count[3]~DUPLICATE_q\ & ( !\btx|lclk~q\ $ (!\btx|count\(2)) ) ) # ( !\btx|count[3]~DUPLICATE_q\ & ( \btx|lclk~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \btx|ALT_INV_lclk~q\,
	datad => \btx|ALT_INV_count\(2),
	dataf => \btx|ALT_INV_count[3]~DUPLICATE_q\,
	combout => \btx|lclk~0_combout\);

-- Location: FF_X40_Y29_N59
\btx|lclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	asdata => \btx|lclk~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|lclk~q\);

-- Location: MLABCELL_X37_Y28_N3
\btx|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|Add0~0_combout\ = ( \btx|count\(2) & ( (!\btx|count\(1) & !\btx|count\(0)) ) ) # ( !\btx|count\(2) & ( (\btx|count\(0)) # (\btx|count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \btx|ALT_INV_count\(1),
	datad => \btx|ALT_INV_count\(0),
	dataf => \btx|ALT_INV_count\(2),
	combout => \btx|Add0~0_combout\);

-- Location: LABCELL_X53_Y32_N0
\uart|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~13_sumout\ = SUM(( \uart|data_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \uart|Add1~14\ = CARRY(( \uart|data_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(0),
	cin => GND,
	sumout => \uart|Add1~13_sumout\,
	cout => \uart|Add1~14\);

-- Location: FF_X53_Y30_N13
\uart|current_state.receive_data~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|current_state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|current_state.receive_data~DUPLICATE_q\);

-- Location: IOIBUF_X54_Y18_N44
\rx~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rx,
	o => \rx~input_o\);

-- Location: FF_X52_Y30_N53
\uart|r_RX_Data_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \rx~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|r_RX_Data_R~q\);

-- Location: FF_X52_Y30_N41
\uart|r_RX_Data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|r_RX_Data_R~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|r_RX_Data~q\);

-- Location: LABCELL_X52_Y30_N57
\uart|current_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|current_state~14_combout\ = ( \uart|LessThan0~5_combout\ & ( !\uart|current_state.stop_bit~DUPLICATE_q\ ) ) # ( !\uart|LessThan0~5_combout\ & ( (!\uart|current_state.stop_bit~DUPLICATE_q\) # (\uart|counter[31]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_current_state.stop_bit~DUPLICATE_q\,
	datac => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	dataf => \uart|ALT_INV_LessThan0~5_combout\,
	combout => \uart|current_state~14_combout\);

-- Location: LABCELL_X52_Y30_N18
\uart|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan0~6_combout\ = ( \uart|counter[31]~DUPLICATE_q\ & ( !\uart|LessThan0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_LessThan0~5_combout\,
	dataf => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	combout => \uart|LessThan0~6_combout\);

-- Location: LABCELL_X53_Y30_N42
\uart|current_state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|current_state~13_combout\ = ( \uart|current_state.start_bit~q\ & ( \uart|current_state.receive_data~q\ & ( \uart|LessThan0~6_combout\ ) ) ) # ( !\uart|current_state.start_bit~q\ & ( \uart|current_state.receive_data~q\ & ( (\uart|rx_proc~1_combout\ & 
-- (((\uart|LessThan1~5_combout\) # (\uart|LessThan0~6_combout\)) # (\uart|data_counter\(31)))) ) ) ) # ( \uart|current_state.start_bit~q\ & ( !\uart|current_state.receive_data~q\ & ( \uart|LessThan0~6_combout\ ) ) ) # ( !\uart|current_state.start_bit~q\ & ( 
-- !\uart|current_state.receive_data~q\ & ( \uart|rx_proc~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100010011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(31),
	datab => \uart|ALT_INV_rx_proc~1_combout\,
	datac => \uart|ALT_INV_LessThan0~6_combout\,
	datad => \uart|ALT_INV_LessThan1~5_combout\,
	datae => \uart|ALT_INV_current_state.start_bit~q\,
	dataf => \uart|ALT_INV_current_state.receive_data~q\,
	combout => \uart|current_state~13_combout\);

-- Location: FF_X53_Y30_N43
\uart|current_state.start_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|current_state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|current_state.start_bit~q\);

-- Location: LABCELL_X53_Y31_N51
\uart|data_counter[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_counter[9]~2_combout\ = ( !\uart|current_state.start_bit~q\ & ( \uart|data_counter\(31) & ( !\uart|current_state.receive_data~DUPLICATE_q\ ) ) ) # ( !\uart|current_state.start_bit~q\ & ( !\uart|data_counter\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_current_state.receive_data~DUPLICATE_q\,
	datae => \uart|ALT_INV_current_state.start_bit~q\,
	dataf => \uart|ALT_INV_data_counter\(31),
	combout => \uart|data_counter[9]~2_combout\);

-- Location: LABCELL_X52_Y31_N0
\uart|data_counter[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_counter[9]~1_combout\ = ( \uart|counter[31]~DUPLICATE_q\ & ( \uart|LessThan0~5_combout\ & ( ((!\uart|data_counter[9]~2_combout\) # ((\uart|LessThan1~5_combout\ & \uart|current_state.receive_data~DUPLICATE_q\))) # (\uart|rx_proc~1_combout\) ) ) 
-- ) # ( !\uart|counter[31]~DUPLICATE_q\ & ( \uart|LessThan0~5_combout\ & ( ((!\uart|data_counter[9]~2_combout\) # ((\uart|LessThan1~5_combout\ & \uart|current_state.receive_data~DUPLICATE_q\))) # (\uart|rx_proc~1_combout\) ) ) ) # ( 
-- \uart|counter[31]~DUPLICATE_q\ & ( !\uart|LessThan0~5_combout\ & ( \uart|rx_proc~1_combout\ ) ) ) # ( !\uart|counter[31]~DUPLICATE_q\ & ( !\uart|LessThan0~5_combout\ & ( ((!\uart|data_counter[9]~2_combout\) # ((\uart|LessThan1~5_combout\ & 
-- \uart|current_state.receive_data~DUPLICATE_q\))) # (\uart|rx_proc~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110111010101010101010111110101111101111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_rx_proc~1_combout\,
	datab => \uart|ALT_INV_LessThan1~5_combout\,
	datac => \uart|ALT_INV_data_counter[9]~2_combout\,
	datad => \uart|ALT_INV_current_state.receive_data~DUPLICATE_q\,
	datae => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	dataf => \uart|ALT_INV_LessThan0~5_combout\,
	combout => \uart|data_counter[9]~1_combout\);

-- Location: FF_X53_Y32_N37
\uart|data_counter[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~93_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter[12]~DUPLICATE_q\);

-- Location: LABCELL_X52_Y31_N24
\uart|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan1~3_combout\ = ( !\uart|data_counter\(13) & ( !\uart|data_counter\(9) & ( (!\uart|data_counter\(14) & (!\uart|data_counter[12]~DUPLICATE_q\ & (!\uart|data_counter\(10) & !\uart|data_counter\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(14),
	datab => \uart|ALT_INV_data_counter[12]~DUPLICATE_q\,
	datac => \uart|ALT_INV_data_counter\(10),
	datad => \uart|ALT_INV_data_counter\(11),
	datae => \uart|ALT_INV_data_counter\(13),
	dataf => \uart|ALT_INV_data_counter\(9),
	combout => \uart|LessThan1~3_combout\);

-- Location: FF_X53_Y32_N10
\uart|data_counter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~5_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter[3]~DUPLICATE_q\);

-- Location: LABCELL_X52_Y31_N6
\uart|LessThan1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan1~6_combout\ = ( \uart|data_counter\(1) & ( !\uart|data_counter\(8) & ( (!\uart|data_counter\(6) & !\uart|data_counter[3]~DUPLICATE_q\) ) ) ) # ( !\uart|data_counter\(1) & ( !\uart|data_counter\(8) & ( (!\uart|data_counter\(6) & 
-- ((!\uart|data_counter[3]~DUPLICATE_q\) # ((!\uart|data_counter\(0) & !\uart|data_counter\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(6),
	datab => \uart|ALT_INV_data_counter[3]~DUPLICATE_q\,
	datac => \uart|ALT_INV_data_counter\(0),
	datad => \uart|ALT_INV_data_counter\(2),
	datae => \uart|ALT_INV_data_counter\(1),
	dataf => \uart|ALT_INV_data_counter\(8),
	combout => \uart|LessThan1~6_combout\);

-- Location: LABCELL_X53_Y31_N42
\uart|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan1~2_combout\ = ( !\uart|data_counter\(21) & ( !\uart|data_counter\(23) & ( (!\uart|data_counter\(25) & (!\uart|data_counter\(24) & (!\uart|data_counter\(26) & !\uart|data_counter\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(25),
	datab => \uart|ALT_INV_data_counter\(24),
	datac => \uart|ALT_INV_data_counter\(26),
	datad => \uart|ALT_INV_data_counter\(22),
	datae => \uart|ALT_INV_data_counter\(21),
	dataf => \uart|ALT_INV_data_counter\(23),
	combout => \uart|LessThan1~2_combout\);

-- Location: FF_X53_Y32_N22
\uart|data_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~49_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(7));

-- Location: LABCELL_X53_Y31_N36
\uart|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan1~1_combout\ = ( !\uart|data_counter\(27) & ( !\uart|data_counter\(7) & ( (!\uart|data_counter\(28) & (!\uart|data_counter\(29) & (!\uart|data_counter\(30) & !\uart|data_counter\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(28),
	datab => \uart|ALT_INV_data_counter\(29),
	datac => \uart|ALT_INV_data_counter\(30),
	datad => \uart|ALT_INV_data_counter\(4),
	datae => \uart|ALT_INV_data_counter\(27),
	dataf => \uart|ALT_INV_data_counter\(7),
	combout => \uart|LessThan1~1_combout\);

-- Location: FF_X53_Y32_N46
\uart|data_counter[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~105_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter[15]~DUPLICATE_q\);

-- Location: LABCELL_X52_Y31_N39
\uart|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan1~4_combout\ = ( !\uart|data_counter\(20) & ( !\uart|data_counter[15]~DUPLICATE_q\ & ( (!\uart|data_counter\(16) & (!\uart|data_counter\(19) & (!\uart|data_counter\(18) & !\uart|data_counter\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(16),
	datab => \uart|ALT_INV_data_counter\(19),
	datac => \uart|ALT_INV_data_counter\(18),
	datad => \uart|ALT_INV_data_counter\(17),
	datae => \uart|ALT_INV_data_counter\(20),
	dataf => \uart|ALT_INV_data_counter[15]~DUPLICATE_q\,
	combout => \uart|LessThan1~4_combout\);

-- Location: LABCELL_X52_Y31_N42
\uart|LessThan1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan1~5_combout\ = ( \uart|LessThan1~1_combout\ & ( \uart|LessThan1~4_combout\ & ( (\uart|LessThan1~3_combout\ & (\uart|LessThan1~6_combout\ & (!\uart|data_counter\(5) & \uart|LessThan1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_LessThan1~3_combout\,
	datab => \uart|ALT_INV_LessThan1~6_combout\,
	datac => \uart|ALT_INV_data_counter\(5),
	datad => \uart|ALT_INV_LessThan1~2_combout\,
	datae => \uart|ALT_INV_LessThan1~1_combout\,
	dataf => \uart|ALT_INV_LessThan1~4_combout\,
	combout => \uart|LessThan1~5_combout\);

-- Location: LABCELL_X52_Y30_N54
\uart|current_state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|current_state~11_combout\ = ( \uart|LessThan0~5_combout\ & ( !\uart|current_state.stop_bit~DUPLICATE_q\ $ (!\uart|current_state.start_bit~q\ $ (\uart|rx_proc~1_combout\)) ) ) # ( !\uart|LessThan0~5_combout\ & ( !\uart|rx_proc~1_combout\ $ 
-- (((!\uart|current_state.stop_bit~DUPLICATE_q\ $ (\uart|current_state.start_bit~q\)) # (\uart|counter[31]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010110111010010001011011101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_current_state.stop_bit~DUPLICATE_q\,
	datab => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	datac => \uart|ALT_INV_current_state.start_bit~q\,
	datad => \uart|ALT_INV_rx_proc~1_combout\,
	dataf => \uart|ALT_INV_LessThan0~5_combout\,
	combout => \uart|current_state~11_combout\);

-- Location: LABCELL_X52_Y30_N27
\uart|current_state~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|current_state~12_combout\ = ( \uart|LessThan0~6_combout\ & ( \uart|current_state~11_combout\ ) ) # ( !\uart|LessThan0~6_combout\ & ( !\uart|current_state~11_combout\ $ ((((!\uart|current_state.receive_data~q\) # (\uart|LessThan1~5_combout\)) # 
-- (\uart|data_counter\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011011111001000001101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(31),
	datab => \uart|ALT_INV_current_state.receive_data~q\,
	datac => \uart|ALT_INV_LessThan1~5_combout\,
	datad => \uart|ALT_INV_current_state~11_combout\,
	dataf => \uart|ALT_INV_LessThan0~6_combout\,
	combout => \uart|current_state~12_combout\);

-- Location: FF_X52_Y30_N58
\uart|current_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|current_state~14_combout\,
	ena => \uart|current_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|current_state.idle~q\);

-- Location: LABCELL_X52_Y30_N3
\uart|rx_proc~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|rx_proc~1_combout\ = ( !\uart|current_state.idle~q\ & ( !\uart|r_RX_Data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_r_RX_Data~q\,
	dataf => \uart|ALT_INV_current_state.idle~q\,
	combout => \uart|rx_proc~1_combout\);

-- Location: FF_X53_Y30_N8
\uart|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(31));

-- Location: FF_X52_Y30_N22
\uart|current_state.stop_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|current_state~10_combout\,
	ena => \uart|current_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|current_state.stop_bit~q\);

-- Location: LABCELL_X53_Y30_N9
\uart|counter[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[6]~1_combout\ = ( \uart|current_state.stop_bit~q\ & ( (\uart|counter\(31) & !\uart|LessThan0~5_combout\) ) ) # ( !\uart|current_state.stop_bit~q\ & ( (!\uart|counter[31]~0_combout\ & (\uart|counter\(31) & !\uart|LessThan0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[31]~0_combout\,
	datac => \uart|ALT_INV_counter\(31),
	datad => \uart|ALT_INV_LessThan0~5_combout\,
	dataf => \uart|ALT_INV_current_state.stop_bit~q\,
	combout => \uart|counter[6]~1_combout\);

-- Location: LABCELL_X52_Y30_N15
\uart|counter[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[30]~4_combout\ = ( \uart|counter[31]~DUPLICATE_q\ & ( (!\uart|LessThan0~5_combout\ & ((!\uart|counter[31]~0_combout\) # (\uart|current_state.stop_bit~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_current_state.stop_bit~DUPLICATE_q\,
	datac => \uart|ALT_INV_counter[31]~0_combout\,
	datad => \uart|ALT_INV_LessThan0~5_combout\,
	dataf => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	combout => \uart|counter[30]~4_combout\);

-- Location: FF_X53_Y28_N50
\uart|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(27));

-- Location: FF_X53_Y28_N44
\uart|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(24));

-- Location: FF_X53_Y30_N59
\uart|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[22]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(22));

-- Location: FF_X53_Y30_N23
\uart|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(20));

-- Location: FF_X53_Y30_N32
\uart|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[18]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(18));

-- Location: FF_X52_Y29_N11
\uart|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(15));

-- Location: FF_X52_Y29_N29
\uart|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(14));

-- Location: FF_X52_Y29_N14
\uart|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(12));

-- Location: FF_X52_Y29_N5
\uart|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[11]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(11));

-- Location: FF_X52_Y29_N32
\uart|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(8));

-- Location: FF_X52_Y29_N2
\uart|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(6));

-- Location: FF_X52_Y30_N11
\uart|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(1));

-- Location: LABCELL_X53_Y29_N0
\uart|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~81_sumout\ = SUM(( !\uart|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \uart|Add0~82\ = CARRY(( !\uart|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \uart|Add0~81_sumout\,
	cout => \uart|Add0~82\);

-- Location: FF_X52_Y30_N14
\uart|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(0));

-- Location: LABCELL_X52_Y30_N12
\uart|counter[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[0]~24_combout\ = ( \uart|counter[6]~3_combout\ & ( (\uart|counter\(0) & ((!\uart|counter[30]~4_combout\) # (!\uart|Add0~81_sumout\))) ) ) # ( !\uart|counter[6]~3_combout\ & ( (!\uart|counter[30]~4_combout\) # (!\uart|Add0~81_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[30]~4_combout\,
	datac => \uart|ALT_INV_Add0~81_sumout\,
	datad => \uart|ALT_INV_counter\(0),
	dataf => \uart|ALT_INV_counter[6]~3_combout\,
	combout => \uart|counter[0]~24_combout\);

-- Location: FF_X52_Y30_N13
\uart|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N3
\uart|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~85_sumout\ = SUM(( \uart|counter[1]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~82\ ))
-- \uart|Add0~86\ = CARRY(( \uart|counter[1]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[1]~DUPLICATE_q\,
	cin => \uart|Add0~82\,
	sumout => \uart|Add0~85_sumout\,
	cout => \uart|Add0~86\);

-- Location: LABCELL_X52_Y30_N9
\uart|counter[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[1]~25_combout\ = ( \uart|Add0~85_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(1))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~85_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter\(1),
	dataf => \uart|ALT_INV_Add0~85_sumout\,
	combout => \uart|counter[1]~25_combout\);

-- Location: FF_X52_Y30_N10
\uart|counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N6
\uart|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~89_sumout\ = SUM(( \uart|counter[2]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~86\ ))
-- \uart|Add0~90\ = CARRY(( \uart|counter[2]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[2]~DUPLICATE_q\,
	cin => \uart|Add0~86\,
	sumout => \uart|Add0~89_sumout\,
	cout => \uart|Add0~90\);

-- Location: FF_X52_Y30_N44
\uart|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(2));

-- Location: LABCELL_X52_Y30_N42
\uart|counter[2]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[2]~26_combout\ = ( \uart|counter[31]~0_combout\ & ( (!\uart|counter[6]~3_combout\ & ((!\uart|counter[6]~1_combout\) # ((\uart|Add0~89_sumout\)))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(2))))) ) ) # ( !\uart|counter[31]~0_combout\ 
-- & ( (!\uart|counter[6]~3_combout\ & (\uart|counter[6]~1_combout\ & (\uart|Add0~89_sumout\))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[6]~3_combout\,
	datab => \uart|ALT_INV_counter[6]~1_combout\,
	datac => \uart|ALT_INV_Add0~89_sumout\,
	datad => \uart|ALT_INV_counter\(2),
	dataf => \uart|ALT_INV_counter[31]~0_combout\,
	combout => \uart|counter[2]~26_combout\);

-- Location: FF_X52_Y30_N43
\uart|counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N9
\uart|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~93_sumout\ = SUM(( \uart|counter[3]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~90\ ))
-- \uart|Add0~94\ = CARRY(( \uart|counter[3]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[3]~DUPLICATE_q\,
	cin => \uart|Add0~90\,
	sumout => \uart|Add0~93_sumout\,
	cout => \uart|Add0~94\);

-- Location: FF_X52_Y30_N8
\uart|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(3));

-- Location: LABCELL_X52_Y30_N6
\uart|counter[3]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[3]~27_combout\ = ( \uart|counter[6]~1_combout\ & ( (!\uart|counter[6]~3_combout\ & (\uart|Add0~93_sumout\)) # (\uart|counter[6]~3_combout\ & ((\uart|counter\(3)))) ) ) # ( !\uart|counter[6]~1_combout\ & ( (!\uart|counter[6]~3_combout\) # 
-- (\uart|counter\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_Add0~93_sumout\,
	datad => \uart|ALT_INV_counter\(3),
	dataf => \uart|ALT_INV_counter[6]~1_combout\,
	combout => \uart|counter[3]~27_combout\);

-- Location: FF_X52_Y30_N7
\uart|counter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[3]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N12
\uart|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~97_sumout\ = SUM(( \uart|counter[4]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~94\ ))
-- \uart|Add0~98\ = CARRY(( \uart|counter[4]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[4]~DUPLICATE_q\,
	cin => \uart|Add0~94\,
	sumout => \uart|Add0~97_sumout\,
	cout => \uart|Add0~98\);

-- Location: FF_X52_Y30_N47
\uart|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(4));

-- Location: LABCELL_X52_Y30_N45
\uart|counter[4]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[4]~28_combout\ = ( \uart|counter[31]~0_combout\ & ( (!\uart|counter[6]~3_combout\ & (\uart|counter[6]~1_combout\ & (\uart|Add0~97_sumout\))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(4))))) ) ) # ( !\uart|counter[31]~0_combout\ & ( 
-- (!\uart|counter[6]~3_combout\ & ((!\uart|counter[6]~1_combout\) # ((\uart|Add0~97_sumout\)))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011011111100010101101111100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[6]~3_combout\,
	datab => \uart|ALT_INV_counter[6]~1_combout\,
	datac => \uart|ALT_INV_Add0~97_sumout\,
	datad => \uart|ALT_INV_counter\(4),
	dataf => \uart|ALT_INV_counter[31]~0_combout\,
	combout => \uart|counter[4]~28_combout\);

-- Location: FF_X52_Y30_N46
\uart|counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[4]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N15
\uart|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~101_sumout\ = SUM(( \uart|counter[5]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~98\ ))
-- \uart|Add0~102\ = CARRY(( \uart|counter[5]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[5]~DUPLICATE_q\,
	cin => \uart|Add0~98\,
	sumout => \uart|Add0~101_sumout\,
	cout => \uart|Add0~102\);

-- Location: FF_X52_Y30_N2
\uart|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(5));

-- Location: LABCELL_X52_Y30_N0
\uart|counter[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[5]~29_combout\ = ( \uart|counter[31]~0_combout\ & ( (!\uart|counter[6]~3_combout\ & ((!\uart|counter[6]~1_combout\) # ((\uart|Add0~101_sumout\)))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(5))))) ) ) # ( 
-- !\uart|counter[31]~0_combout\ & ( (!\uart|counter[6]~3_combout\ & (\uart|counter[6]~1_combout\ & (\uart|Add0~101_sumout\))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[6]~3_combout\,
	datab => \uart|ALT_INV_counter[6]~1_combout\,
	datac => \uart|ALT_INV_Add0~101_sumout\,
	datad => \uart|ALT_INV_counter\(5),
	dataf => \uart|ALT_INV_counter[31]~0_combout\,
	combout => \uart|counter[5]~29_combout\);

-- Location: FF_X52_Y30_N1
\uart|counter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[5]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N18
\uart|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~105_sumout\ = SUM(( \uart|counter[6]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~102\ ))
-- \uart|Add0~106\ = CARRY(( \uart|counter[6]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~DUPLICATE_q\,
	cin => \uart|Add0~102\,
	sumout => \uart|Add0~105_sumout\,
	cout => \uart|Add0~106\);

-- Location: LABCELL_X52_Y29_N0
\uart|counter[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[6]~30_combout\ = ( \uart|Add0~105_sumout\ & ( (!\uart|counter[6]~3_combout\ & (((!\uart|counter[31]~0_combout\)) # (\uart|counter[6]~1_combout\))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(6))))) ) ) # ( !\uart|Add0~105_sumout\ & ( 
-- (!\uart|counter[6]~3_combout\ & (!\uart|counter[6]~1_combout\ & (!\uart|counter[31]~0_combout\))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010110011100000001011001111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[6]~1_combout\,
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[31]~0_combout\,
	datad => \uart|ALT_INV_counter\(6),
	dataf => \uart|ALT_INV_Add0~105_sumout\,
	combout => \uart|counter[6]~30_combout\);

-- Location: FF_X52_Y29_N1
\uart|counter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[6]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N21
\uart|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~109_sumout\ = SUM(( \uart|counter[7]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~106\ ))
-- \uart|Add0~110\ = CARRY(( \uart|counter[7]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[7]~DUPLICATE_q\,
	cin => \uart|Add0~106\,
	sumout => \uart|Add0~109_sumout\,
	cout => \uart|Add0~110\);

-- Location: FF_X52_Y29_N26
\uart|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(7));

-- Location: LABCELL_X52_Y29_N24
\uart|counter[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[7]~31_combout\ = ( \uart|counter[30]~4_combout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(7))) # (\uart|Add0~109_sumout\) ) ) # ( !\uart|counter[30]~4_combout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_Add0~109_sumout\,
	datad => \uart|ALT_INV_counter\(7),
	dataf => \uart|ALT_INV_counter[30]~4_combout\,
	combout => \uart|counter[7]~31_combout\);

-- Location: FF_X52_Y29_N25
\uart|counter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[7]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N24
\uart|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~113_sumout\ = SUM(( \uart|counter[8]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~110\ ))
-- \uart|Add0~114\ = CARRY(( \uart|counter[8]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[8]~DUPLICATE_q\,
	cin => \uart|Add0~110\,
	sumout => \uart|Add0~113_sumout\,
	cout => \uart|Add0~114\);

-- Location: LABCELL_X52_Y29_N30
\uart|counter[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[8]~32_combout\ = ( \uart|Add0~113_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(8))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~113_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_counter\(8),
	dataf => \uart|ALT_INV_Add0~113_sumout\,
	combout => \uart|counter[8]~32_combout\);

-- Location: FF_X52_Y29_N31
\uart|counter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[8]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N27
\uart|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~117_sumout\ = SUM(( \uart|counter[9]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~114\ ))
-- \uart|Add0~118\ = CARRY(( \uart|counter[9]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[9]~DUPLICATE_q\,
	cin => \uart|Add0~114\,
	sumout => \uart|Add0~117_sumout\,
	cout => \uart|Add0~118\);

-- Location: FF_X52_Y29_N23
\uart|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(9));

-- Location: LABCELL_X52_Y29_N21
\uart|counter[9]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[9]~33_combout\ = ( \uart|counter\(9) & ( \uart|counter[6]~1_combout\ & ( (\uart|Add0~117_sumout\) # (\uart|counter[6]~3_combout\) ) ) ) # ( !\uart|counter\(9) & ( \uart|counter[6]~1_combout\ & ( (!\uart|counter[6]~3_combout\ & 
-- \uart|Add0~117_sumout\) ) ) ) # ( \uart|counter\(9) & ( !\uart|counter[6]~1_combout\ & ( (\uart|counter[6]~3_combout\) # (\uart|counter[31]~0_combout\) ) ) ) # ( !\uart|counter\(9) & ( !\uart|counter[6]~1_combout\ & ( (\uart|counter[31]~0_combout\ & 
-- !\uart|counter[6]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[31]~0_combout\,
	datac => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_Add0~117_sumout\,
	datae => \uart|ALT_INV_counter\(9),
	dataf => \uart|ALT_INV_counter[6]~1_combout\,
	combout => \uart|counter[9]~33_combout\);

-- Location: FF_X52_Y29_N22
\uart|counter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[9]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N30
\uart|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~121_sumout\ = SUM(( \uart|counter\(10) ) + ( VCC ) + ( \uart|Add0~118\ ))
-- \uart|Add0~122\ = CARRY(( \uart|counter\(10) ) + ( VCC ) + ( \uart|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter\(10),
	cin => \uart|Add0~118\,
	sumout => \uart|Add0~121_sumout\,
	cout => \uart|Add0~122\);

-- Location: LABCELL_X52_Y29_N51
\uart|counter[10]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[10]~34_combout\ = ( \uart|counter\(10) & ( \uart|counter[6]~1_combout\ & ( (\uart|counter[6]~3_combout\) # (\uart|Add0~121_sumout\) ) ) ) # ( !\uart|counter\(10) & ( \uart|counter[6]~1_combout\ & ( (\uart|Add0~121_sumout\ & 
-- !\uart|counter[6]~3_combout\) ) ) ) # ( \uart|counter\(10) & ( !\uart|counter[6]~1_combout\ & ( (!\uart|counter[31]~0_combout\) # (\uart|counter[6]~3_combout\) ) ) ) # ( !\uart|counter\(10) & ( !\uart|counter[6]~1_combout\ & ( 
-- (!\uart|counter[31]~0_combout\ & !\uart|counter[6]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110011111100111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_Add0~121_sumout\,
	datab => \uart|ALT_INV_counter[31]~0_combout\,
	datac => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(10),
	dataf => \uart|ALT_INV_counter[6]~1_combout\,
	combout => \uart|counter[10]~34_combout\);

-- Location: FF_X52_Y29_N52
\uart|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(10));

-- Location: LABCELL_X53_Y29_N33
\uart|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~125_sumout\ = SUM(( \uart|counter[11]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~122\ ))
-- \uart|Add0~126\ = CARRY(( \uart|counter[11]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[11]~DUPLICATE_q\,
	cin => \uart|Add0~122\,
	sumout => \uart|Add0~125_sumout\,
	cout => \uart|Add0~126\);

-- Location: LABCELL_X52_Y29_N3
\uart|counter[11]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[11]~35_combout\ = ( \uart|Add0~125_sumout\ & ( (!\uart|counter[6]~3_combout\ & (((\uart|counter[31]~0_combout\)) # (\uart|counter[6]~1_combout\))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(11))))) ) ) # ( !\uart|Add0~125_sumout\ & ( 
-- (!\uart|counter[6]~3_combout\ & (!\uart|counter[6]~1_combout\ & (\uart|counter[31]~0_combout\))) # (\uart|counter[6]~3_combout\ & (((\uart|counter\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[6]~1_combout\,
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[31]~0_combout\,
	datad => \uart|ALT_INV_counter\(11),
	dataf => \uart|ALT_INV_Add0~125_sumout\,
	combout => \uart|counter[11]~35_combout\);

-- Location: FF_X52_Y29_N4
\uart|counter[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[11]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[11]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N36
\uart|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~57_sumout\ = SUM(( \uart|counter[12]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~126\ ))
-- \uart|Add0~58\ = CARRY(( \uart|counter[12]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[12]~DUPLICATE_q\,
	cin => \uart|Add0~126\,
	sumout => \uart|Add0~57_sumout\,
	cout => \uart|Add0~58\);

-- Location: LABCELL_X52_Y29_N12
\uart|counter[12]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[12]~18_combout\ = ( \uart|counter\(12) & ( \uart|Add0~57_sumout\ & ( (!\uart|counter[31]~0_combout\) # ((\uart|counter[6]~3_combout\) # (\uart|counter[6]~1_combout\)) ) ) ) # ( !\uart|counter\(12) & ( \uart|Add0~57_sumout\ & ( 
-- (!\uart|counter[6]~3_combout\ & ((!\uart|counter[31]~0_combout\) # (\uart|counter[6]~1_combout\))) ) ) ) # ( \uart|counter\(12) & ( !\uart|Add0~57_sumout\ & ( ((!\uart|counter[31]~0_combout\ & !\uart|counter[6]~1_combout\)) # (\uart|counter[6]~3_combout\) 
-- ) ) ) # ( !\uart|counter\(12) & ( !\uart|Add0~57_sumout\ & ( (!\uart|counter[31]~0_combout\ & (!\uart|counter[6]~1_combout\ & !\uart|counter[6]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000001111111111001111000000001100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[31]~0_combout\,
	datac => \uart|ALT_INV_counter[6]~1_combout\,
	datad => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(12),
	dataf => \uart|ALT_INV_Add0~57_sumout\,
	combout => \uart|counter[12]~18_combout\);

-- Location: FF_X52_Y29_N13
\uart|counter[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[12]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N39
\uart|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~61_sumout\ = SUM(( \uart|counter\(13) ) + ( VCC ) + ( \uart|Add0~58\ ))
-- \uart|Add0~62\ = CARRY(( \uart|counter\(13) ) + ( VCC ) + ( \uart|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter\(13),
	cin => \uart|Add0~58\,
	sumout => \uart|Add0~61_sumout\,
	cout => \uart|Add0~62\);

-- Location: LABCELL_X52_Y29_N33
\uart|counter[13]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[13]~19_combout\ = ( \uart|Add0~61_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(13))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~61_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datac => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_counter\(13),
	dataf => \uart|ALT_INV_Add0~61_sumout\,
	combout => \uart|counter[13]~19_combout\);

-- Location: FF_X52_Y29_N34
\uart|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(13));

-- Location: LABCELL_X53_Y29_N42
\uart|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~65_sumout\ = SUM(( \uart|counter[14]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~62\ ))
-- \uart|Add0~66\ = CARRY(( \uart|counter[14]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[14]~DUPLICATE_q\,
	cin => \uart|Add0~62\,
	sumout => \uart|Add0~65_sumout\,
	cout => \uart|Add0~66\);

-- Location: LABCELL_X52_Y29_N27
\uart|counter[14]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[14]~20_combout\ = ( \uart|Add0~65_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(14))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~65_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter\(14),
	dataf => \uart|ALT_INV_Add0~65_sumout\,
	combout => \uart|counter[14]~20_combout\);

-- Location: FF_X52_Y29_N28
\uart|counter[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[14]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N45
\uart|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~69_sumout\ = SUM(( \uart|counter[15]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~66\ ))
-- \uart|Add0~70\ = CARRY(( \uart|counter[15]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[15]~DUPLICATE_q\,
	cin => \uart|Add0~66\,
	sumout => \uart|Add0~69_sumout\,
	cout => \uart|Add0~70\);

-- Location: LABCELL_X52_Y29_N9
\uart|counter[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[15]~21_combout\ = ( \uart|Add0~69_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(15))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~69_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datac => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_counter\(15),
	dataf => \uart|ALT_INV_Add0~69_sumout\,
	combout => \uart|counter[15]~21_combout\);

-- Location: FF_X52_Y29_N10
\uart|counter[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[15]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N48
\uart|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~73_sumout\ = SUM(( \uart|counter\(16) ) + ( VCC ) + ( \uart|Add0~70\ ))
-- \uart|Add0~74\ = CARRY(( \uart|counter\(16) ) + ( VCC ) + ( \uart|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter\(16),
	cin => \uart|Add0~70\,
	sumout => \uart|Add0~73_sumout\,
	cout => \uart|Add0~74\);

-- Location: LABCELL_X52_Y29_N36
\uart|counter[16]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[16]~22_combout\ = ( \uart|counter\(16) & ( \uart|Add0~73_sumout\ & ( (\uart|counter[6]~3_combout\) # (\uart|counter[30]~4_combout\) ) ) ) # ( !\uart|counter\(16) & ( \uart|Add0~73_sumout\ & ( \uart|counter[30]~4_combout\ ) ) ) # ( 
-- \uart|counter\(16) & ( !\uart|Add0~73_sumout\ & ( \uart|counter[6]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100001111000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(16),
	dataf => \uart|ALT_INV_Add0~73_sumout\,
	combout => \uart|counter[16]~22_combout\);

-- Location: FF_X52_Y29_N37
\uart|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[16]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(16));

-- Location: LABCELL_X53_Y29_N51
\uart|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~77_sumout\ = SUM(( \uart|counter\(17) ) + ( VCC ) + ( \uart|Add0~74\ ))
-- \uart|Add0~78\ = CARRY(( \uart|counter\(17) ) + ( VCC ) + ( \uart|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter\(17),
	cin => \uart|Add0~74\,
	sumout => \uart|Add0~77_sumout\,
	cout => \uart|Add0~78\);

-- Location: LABCELL_X52_Y29_N6
\uart|counter[17]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[17]~23_combout\ = ( \uart|Add0~77_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(17))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~77_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_counter\(17),
	dataf => \uart|ALT_INV_Add0~77_sumout\,
	combout => \uart|counter[17]~23_combout\);

-- Location: FF_X52_Y29_N7
\uart|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(17));

-- Location: LABCELL_X53_Y29_N54
\uart|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~33_sumout\ = SUM(( \uart|counter[18]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~78\ ))
-- \uart|Add0~34\ = CARRY(( \uart|counter[18]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[18]~DUPLICATE_q\,
	cin => \uart|Add0~78\,
	sumout => \uart|Add0~33_sumout\,
	cout => \uart|Add0~34\);

-- Location: LABCELL_X53_Y30_N30
\uart|counter[18]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[18]~12_combout\ = ( \uart|counter\(18) & ( \uart|Add0~33_sumout\ & ( (\uart|counter[6]~3_combout\) # (\uart|counter[30]~4_combout\) ) ) ) # ( !\uart|counter\(18) & ( \uart|Add0~33_sumout\ & ( \uart|counter[30]~4_combout\ ) ) ) # ( 
-- \uart|counter\(18) & ( !\uart|Add0~33_sumout\ & ( \uart|counter[6]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100001111000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(18),
	dataf => \uart|ALT_INV_Add0~33_sumout\,
	combout => \uart|counter[18]~12_combout\);

-- Location: FF_X53_Y30_N31
\uart|counter[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[18]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[18]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y29_N57
\uart|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~37_sumout\ = SUM(( \uart|counter\(19) ) + ( VCC ) + ( \uart|Add0~34\ ))
-- \uart|Add0~38\ = CARRY(( \uart|counter\(19) ) + ( VCC ) + ( \uart|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter\(19),
	cin => \uart|Add0~34\,
	sumout => \uart|Add0~37_sumout\,
	cout => \uart|Add0~38\);

-- Location: LABCELL_X53_Y30_N51
\uart|counter[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[19]~13_combout\ = ( \uart|counter\(19) & ( \uart|Add0~37_sumout\ & ( (\uart|counter[6]~3_combout\) # (\uart|counter[30]~4_combout\) ) ) ) # ( !\uart|counter\(19) & ( \uart|Add0~37_sumout\ & ( \uart|counter[30]~4_combout\ ) ) ) # ( 
-- \uart|counter\(19) & ( !\uart|Add0~37_sumout\ & ( \uart|counter[6]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(19),
	dataf => \uart|ALT_INV_Add0~37_sumout\,
	combout => \uart|counter[19]~13_combout\);

-- Location: FF_X53_Y30_N52
\uart|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[19]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(19));

-- Location: LABCELL_X53_Y28_N0
\uart|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~41_sumout\ = SUM(( \uart|counter[20]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~38\ ))
-- \uart|Add0~42\ = CARRY(( \uart|counter[20]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[20]~DUPLICATE_q\,
	cin => \uart|Add0~38\,
	sumout => \uart|Add0~41_sumout\,
	cout => \uart|Add0~42\);

-- Location: LABCELL_X53_Y30_N21
\uart|counter[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[20]~14_combout\ = ( \uart|counter\(20) & ( \uart|Add0~41_sumout\ & ( (\uart|counter[6]~3_combout\) # (\uart|counter[30]~4_combout\) ) ) ) # ( !\uart|counter\(20) & ( \uart|Add0~41_sumout\ & ( \uart|counter[30]~4_combout\ ) ) ) # ( 
-- \uart|counter\(20) & ( !\uart|Add0~41_sumout\ & ( \uart|counter[6]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(20),
	dataf => \uart|ALT_INV_Add0~41_sumout\,
	combout => \uart|counter[20]~14_combout\);

-- Location: FF_X53_Y30_N22
\uart|counter[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[20]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y28_N3
\uart|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~45_sumout\ = SUM(( \uart|counter[21]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~42\ ))
-- \uart|Add0~46\ = CARRY(( \uart|counter[21]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[21]~DUPLICATE_q\,
	cin => \uart|Add0~42\,
	sumout => \uart|Add0~45_sumout\,
	cout => \uart|Add0~46\);

-- Location: FF_X53_Y30_N2
\uart|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[21]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(21));

-- Location: LABCELL_X53_Y30_N0
\uart|counter[21]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[21]~15_combout\ = ( \uart|counter\(21) & ( ((\uart|counter[30]~4_combout\ & \uart|Add0~45_sumout\)) # (\uart|counter[6]~3_combout\) ) ) # ( !\uart|counter\(21) & ( (\uart|counter[30]~4_combout\ & \uart|Add0~45_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011111111100000101000001010000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datac => \uart|ALT_INV_Add0~45_sumout\,
	datad => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(21),
	combout => \uart|counter[21]~15_combout\);

-- Location: FF_X53_Y30_N1
\uart|counter[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[21]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[21]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y28_N6
\uart|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~49_sumout\ = SUM(( \uart|counter[22]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~46\ ))
-- \uart|Add0~50\ = CARRY(( \uart|counter[22]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[22]~DUPLICATE_q\,
	cin => \uart|Add0~46\,
	sumout => \uart|Add0~49_sumout\,
	cout => \uart|Add0~50\);

-- Location: LABCELL_X53_Y30_N57
\uart|counter[22]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[22]~16_combout\ = ( \uart|Add0~49_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(22))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~49_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datac => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_counter\(22),
	dataf => \uart|ALT_INV_Add0~49_sumout\,
	combout => \uart|counter[22]~16_combout\);

-- Location: FF_X53_Y30_N58
\uart|counter[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[22]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[22]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y28_N9
\uart|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~53_sumout\ = SUM(( \uart|counter\(23) ) + ( VCC ) + ( \uart|Add0~50\ ))
-- \uart|Add0~54\ = CARRY(( \uart|counter\(23) ) + ( VCC ) + ( \uart|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter\(23),
	cin => \uart|Add0~50\,
	sumout => \uart|Add0~53_sumout\,
	cout => \uart|Add0~54\);

-- Location: LABCELL_X53_Y30_N54
\uart|counter[23]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[23]~17_combout\ = ( \uart|Add0~53_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(23))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~53_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_counter\(23),
	dataf => \uart|ALT_INV_Add0~53_sumout\,
	combout => \uart|counter[23]~17_combout\);

-- Location: FF_X53_Y30_N56
\uart|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[23]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(23));

-- Location: LABCELL_X53_Y28_N12
\uart|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~9_sumout\ = SUM(( \uart|counter[24]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~54\ ))
-- \uart|Add0~10\ = CARRY(( \uart|counter[24]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[24]~DUPLICATE_q\,
	cin => \uart|Add0~54\,
	sumout => \uart|Add0~9_sumout\,
	cout => \uart|Add0~10\);

-- Location: LABCELL_X53_Y28_N42
\uart|counter[24]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[24]~6_combout\ = ( \uart|Add0~9_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(24))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~9_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter\(24),
	dataf => \uart|ALT_INV_Add0~9_sumout\,
	combout => \uart|counter[24]~6_combout\);

-- Location: FF_X53_Y28_N43
\uart|counter[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[24]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y28_N15
\uart|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~13_sumout\ = SUM(( \uart|counter\(25) ) + ( VCC ) + ( \uart|Add0~10\ ))
-- \uart|Add0~14\ = CARRY(( \uart|counter\(25) ) + ( VCC ) + ( \uart|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter\(25),
	cin => \uart|Add0~10\,
	sumout => \uart|Add0~13_sumout\,
	cout => \uart|Add0~14\);

-- Location: LABCELL_X53_Y30_N24
\uart|counter[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[25]~7_combout\ = ( \uart|counter\(25) & ( \uart|Add0~13_sumout\ & ( (\uart|counter[6]~3_combout\) # (\uart|counter[30]~4_combout\) ) ) ) # ( !\uart|counter\(25) & ( \uart|Add0~13_sumout\ & ( \uart|counter[30]~4_combout\ ) ) ) # ( 
-- \uart|counter\(25) & ( !\uart|Add0~13_sumout\ & ( \uart|counter[6]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100001111000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter[6]~3_combout\,
	datae => \uart|ALT_INV_counter\(25),
	dataf => \uart|ALT_INV_Add0~13_sumout\,
	combout => \uart|counter[25]~7_combout\);

-- Location: FF_X53_Y30_N26
\uart|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(25));

-- Location: LABCELL_X53_Y28_N18
\uart|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~17_sumout\ = SUM(( \uart|counter\(26) ) + ( VCC ) + ( \uart|Add0~14\ ))
-- \uart|Add0~18\ = CARRY(( \uart|counter\(26) ) + ( VCC ) + ( \uart|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter\(26),
	cin => \uart|Add0~14\,
	sumout => \uart|Add0~17_sumout\,
	cout => \uart|Add0~18\);

-- Location: LABCELL_X53_Y28_N51
\uart|counter[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[26]~8_combout\ = ( \uart|Add0~17_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(26))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~17_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter\(26),
	dataf => \uart|ALT_INV_Add0~17_sumout\,
	combout => \uart|counter[26]~8_combout\);

-- Location: FF_X53_Y28_N53
\uart|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[26]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(26));

-- Location: LABCELL_X53_Y28_N21
\uart|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~21_sumout\ = SUM(( \uart|counter[27]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~18\ ))
-- \uart|Add0~22\ = CARRY(( \uart|counter[27]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter[27]~DUPLICATE_q\,
	cin => \uart|Add0~18\,
	sumout => \uart|Add0~21_sumout\,
	cout => \uart|Add0~22\);

-- Location: LABCELL_X53_Y28_N48
\uart|counter[27]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[27]~9_combout\ = ( \uart|Add0~21_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(27))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~21_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter\(27),
	dataf => \uart|ALT_INV_Add0~21_sumout\,
	combout => \uart|counter[27]~9_combout\);

-- Location: FF_X53_Y28_N49
\uart|counter[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[27]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y28_N24
\uart|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~25_sumout\ = SUM(( \uart|counter\(28) ) + ( VCC ) + ( \uart|Add0~22\ ))
-- \uart|Add0~26\ = CARRY(( \uart|counter\(28) ) + ( VCC ) + ( \uart|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter\(28),
	cin => \uart|Add0~22\,
	sumout => \uart|Add0~25_sumout\,
	cout => \uart|Add0~26\);

-- Location: LABCELL_X53_Y28_N39
\uart|counter[28]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[28]~10_combout\ = ( \uart|Add0~25_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(28))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~25_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[30]~4_combout\,
	datac => \uart|ALT_INV_counter[6]~3_combout\,
	datad => \uart|ALT_INV_counter\(28),
	dataf => \uart|ALT_INV_Add0~25_sumout\,
	combout => \uart|counter[28]~10_combout\);

-- Location: FF_X53_Y28_N40
\uart|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[28]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(28));

-- Location: LABCELL_X53_Y28_N27
\uart|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~29_sumout\ = SUM(( \uart|counter\(29) ) + ( VCC ) + ( \uart|Add0~26\ ))
-- \uart|Add0~30\ = CARRY(( \uart|counter\(29) ) + ( VCC ) + ( \uart|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter\(29),
	cin => \uart|Add0~26\,
	sumout => \uart|Add0~29_sumout\,
	cout => \uart|Add0~30\);

-- Location: LABCELL_X53_Y28_N45
\uart|counter[29]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[29]~11_combout\ = ( \uart|Add0~29_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(29))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~29_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter\(29),
	dataf => \uart|ALT_INV_Add0~29_sumout\,
	combout => \uart|counter[29]~11_combout\);

-- Location: FF_X53_Y28_N47
\uart|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(29));

-- Location: LABCELL_X53_Y28_N30
\uart|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~5_sumout\ = SUM(( \uart|counter\(30) ) + ( VCC ) + ( \uart|Add0~30\ ))
-- \uart|Add0~6\ = CARRY(( \uart|counter\(30) ) + ( VCC ) + ( \uart|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_counter\(30),
	cin => \uart|Add0~30\,
	sumout => \uart|Add0~5_sumout\,
	cout => \uart|Add0~6\);

-- Location: LABCELL_X53_Y28_N33
\uart|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add0~1_sumout\ = SUM(( !\uart|counter[31]~DUPLICATE_q\ ) + ( VCC ) + ( \uart|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	cin => \uart|Add0~6\,
	sumout => \uart|Add0~1_sumout\);

-- Location: LABCELL_X53_Y30_N6
\uart|counter[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[31]~2_combout\ = ( \uart|Add0~1_sumout\ & ( (!\uart|counter[6]~1_combout\ & ((!\uart|counter[31]~0_combout\) # ((\uart|counter\(31)) # (\uart|rx_proc~1_combout\)))) ) ) # ( !\uart|Add0~1_sumout\ & ( (!\uart|counter[31]~0_combout\) # 
-- ((\uart|counter\(31)) # (\uart|rx_proc~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111101110111111111110110000111100001011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[31]~0_combout\,
	datab => \uart|ALT_INV_rx_proc~1_combout\,
	datac => \uart|ALT_INV_counter[6]~1_combout\,
	datad => \uart|ALT_INV_counter\(31),
	dataf => \uart|ALT_INV_Add0~1_sumout\,
	combout => \uart|counter[31]~2_combout\);

-- Location: FF_X53_Y30_N7
\uart|counter[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[31]~DUPLICATE_q\);

-- Location: LABCELL_X52_Y31_N54
\uart|data_counter[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_counter[9]~0_combout\ = ( !\uart|current_state.start_bit~q\ & ( \uart|LessThan0~5_combout\ & ( (!\uart|current_state.receive_data~DUPLICATE_q\) # ((!\uart|data_counter\(31) & !\uart|LessThan1~5_combout\)) ) ) ) # ( 
-- \uart|current_state.start_bit~q\ & ( !\uart|LessThan0~5_combout\ & ( \uart|counter[31]~DUPLICATE_q\ ) ) ) # ( !\uart|current_state.start_bit~q\ & ( !\uart|LessThan0~5_combout\ & ( (!\uart|current_state.receive_data~DUPLICATE_q\) # 
-- (((!\uart|data_counter\(31) & !\uart|LessThan1~5_combout\)) # (\uart|counter[31]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001111000011110000111111101110110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(31),
	datab => \uart|ALT_INV_current_state.receive_data~DUPLICATE_q\,
	datac => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	datad => \uart|ALT_INV_LessThan1~5_combout\,
	datae => \uart|ALT_INV_current_state.start_bit~q\,
	dataf => \uart|ALT_INV_LessThan0~5_combout\,
	combout => \uart|data_counter[9]~0_combout\);

-- Location: FF_X53_Y32_N2
\uart|data_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~13_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(0));

-- Location: LABCELL_X53_Y32_N3
\uart|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~9_sumout\ = SUM(( \uart|data_counter\(1) ) + ( GND ) + ( \uart|Add1~14\ ))
-- \uart|Add1~10\ = CARRY(( \uart|data_counter\(1) ) + ( GND ) + ( \uart|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(1),
	cin => \uart|Add1~14\,
	sumout => \uart|Add1~9_sumout\,
	cout => \uart|Add1~10\);

-- Location: FF_X53_Y32_N5
\uart|data_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~9_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(1));

-- Location: LABCELL_X53_Y32_N6
\uart|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~17_sumout\ = SUM(( \uart|data_counter\(2) ) + ( GND ) + ( \uart|Add1~10\ ))
-- \uart|Add1~18\ = CARRY(( \uart|data_counter\(2) ) + ( GND ) + ( \uart|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_data_counter\(2),
	cin => \uart|Add1~10\,
	sumout => \uart|Add1~17_sumout\,
	cout => \uart|Add1~18\);

-- Location: FF_X53_Y32_N7
\uart|data_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~17_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(2));

-- Location: LABCELL_X53_Y32_N9
\uart|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~5_sumout\ = SUM(( \uart|data_counter\(3) ) + ( GND ) + ( \uart|Add1~18\ ))
-- \uart|Add1~6\ = CARRY(( \uart|data_counter\(3) ) + ( GND ) + ( \uart|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_data_counter\(3),
	cin => \uart|Add1~18\,
	sumout => \uart|Add1~5_sumout\,
	cout => \uart|Add1~6\);

-- Location: FF_X53_Y32_N11
\uart|data_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~5_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(3));

-- Location: LABCELL_X53_Y32_N12
\uart|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~53_sumout\ = SUM(( \uart|data_counter\(4) ) + ( GND ) + ( \uart|Add1~6\ ))
-- \uart|Add1~54\ = CARRY(( \uart|data_counter\(4) ) + ( GND ) + ( \uart|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_data_counter\(4),
	cin => \uart|Add1~6\,
	sumout => \uart|Add1~53_sumout\,
	cout => \uart|Add1~54\);

-- Location: FF_X53_Y32_N14
\uart|data_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~53_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(4));

-- Location: LABCELL_X53_Y32_N15
\uart|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~21_sumout\ = SUM(( \uart|data_counter\(5) ) + ( GND ) + ( \uart|Add1~54\ ))
-- \uart|Add1~22\ = CARRY(( \uart|data_counter\(5) ) + ( GND ) + ( \uart|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(5),
	cin => \uart|Add1~54\,
	sumout => \uart|Add1~21_sumout\,
	cout => \uart|Add1~22\);

-- Location: FF_X53_Y32_N16
\uart|data_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~21_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(5));

-- Location: LABCELL_X53_Y32_N18
\uart|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~25_sumout\ = SUM(( \uart|data_counter\(6) ) + ( GND ) + ( \uart|Add1~22\ ))
-- \uart|Add1~26\ = CARRY(( \uart|data_counter\(6) ) + ( GND ) + ( \uart|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_data_counter\(6),
	cin => \uart|Add1~22\,
	sumout => \uart|Add1~25_sumout\,
	cout => \uart|Add1~26\);

-- Location: FF_X53_Y32_N19
\uart|data_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~25_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(6));

-- Location: LABCELL_X53_Y32_N21
\uart|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~49_sumout\ = SUM(( \uart|data_counter[7]~DUPLICATE_q\ ) + ( GND ) + ( \uart|Add1~26\ ))
-- \uart|Add1~50\ = CARRY(( \uart|data_counter[7]~DUPLICATE_q\ ) + ( GND ) + ( \uart|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter[7]~DUPLICATE_q\,
	cin => \uart|Add1~26\,
	sumout => \uart|Add1~49_sumout\,
	cout => \uart|Add1~50\);

-- Location: FF_X53_Y32_N23
\uart|data_counter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~49_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter[7]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y32_N24
\uart|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~29_sumout\ = SUM(( \uart|data_counter\(8) ) + ( GND ) + ( \uart|Add1~50\ ))
-- \uart|Add1~30\ = CARRY(( \uart|data_counter\(8) ) + ( GND ) + ( \uart|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(8),
	cin => \uart|Add1~50\,
	sumout => \uart|Add1~29_sumout\,
	cout => \uart|Add1~30\);

-- Location: FF_X53_Y32_N26
\uart|data_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~29_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(8));

-- Location: LABCELL_X53_Y32_N27
\uart|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~81_sumout\ = SUM(( \uart|data_counter\(9) ) + ( GND ) + ( \uart|Add1~30\ ))
-- \uart|Add1~82\ = CARRY(( \uart|data_counter\(9) ) + ( GND ) + ( \uart|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(9),
	cin => \uart|Add1~30\,
	sumout => \uart|Add1~81_sumout\,
	cout => \uart|Add1~82\);

-- Location: FF_X53_Y32_N28
\uart|data_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~81_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(9));

-- Location: LABCELL_X53_Y32_N30
\uart|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~85_sumout\ = SUM(( \uart|data_counter\(10) ) + ( GND ) + ( \uart|Add1~82\ ))
-- \uart|Add1~86\ = CARRY(( \uart|data_counter\(10) ) + ( GND ) + ( \uart|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(10),
	cin => \uart|Add1~82\,
	sumout => \uart|Add1~85_sumout\,
	cout => \uart|Add1~86\);

-- Location: FF_X53_Y32_N31
\uart|data_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~85_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(10));

-- Location: LABCELL_X53_Y32_N33
\uart|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~89_sumout\ = SUM(( \uart|data_counter\(11) ) + ( GND ) + ( \uart|Add1~86\ ))
-- \uart|Add1~90\ = CARRY(( \uart|data_counter\(11) ) + ( GND ) + ( \uart|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(11),
	cin => \uart|Add1~86\,
	sumout => \uart|Add1~89_sumout\,
	cout => \uart|Add1~90\);

-- Location: FF_X53_Y32_N35
\uart|data_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~89_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(11));

-- Location: LABCELL_X53_Y32_N36
\uart|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~93_sumout\ = SUM(( \uart|data_counter\(12) ) + ( GND ) + ( \uart|Add1~90\ ))
-- \uart|Add1~94\ = CARRY(( \uart|data_counter\(12) ) + ( GND ) + ( \uart|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(12),
	cin => \uart|Add1~90\,
	sumout => \uart|Add1~93_sumout\,
	cout => \uart|Add1~94\);

-- Location: FF_X53_Y32_N38
\uart|data_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~93_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(12));

-- Location: LABCELL_X53_Y32_N39
\uart|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~97_sumout\ = SUM(( \uart|data_counter\(13) ) + ( GND ) + ( \uart|Add1~94\ ))
-- \uart|Add1~98\ = CARRY(( \uart|data_counter\(13) ) + ( GND ) + ( \uart|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(13),
	cin => \uart|Add1~94\,
	sumout => \uart|Add1~97_sumout\,
	cout => \uart|Add1~98\);

-- Location: FF_X53_Y32_N40
\uart|data_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~97_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(13));

-- Location: LABCELL_X53_Y32_N42
\uart|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~101_sumout\ = SUM(( \uart|data_counter\(14) ) + ( GND ) + ( \uart|Add1~98\ ))
-- \uart|Add1~102\ = CARRY(( \uart|data_counter\(14) ) + ( GND ) + ( \uart|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_data_counter\(14),
	cin => \uart|Add1~98\,
	sumout => \uart|Add1~101_sumout\,
	cout => \uart|Add1~102\);

-- Location: FF_X53_Y32_N43
\uart|data_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~101_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(14));

-- Location: LABCELL_X53_Y32_N45
\uart|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~105_sumout\ = SUM(( \uart|data_counter\(15) ) + ( GND ) + ( \uart|Add1~102\ ))
-- \uart|Add1~106\ = CARRY(( \uart|data_counter\(15) ) + ( GND ) + ( \uart|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_data_counter\(15),
	cin => \uart|Add1~102\,
	sumout => \uart|Add1~105_sumout\,
	cout => \uart|Add1~106\);

-- Location: FF_X53_Y32_N47
\uart|data_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~105_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(15));

-- Location: LABCELL_X53_Y32_N48
\uart|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~109_sumout\ = SUM(( \uart|data_counter\(16) ) + ( GND ) + ( \uart|Add1~106\ ))
-- \uart|Add1~110\ = CARRY(( \uart|data_counter\(16) ) + ( GND ) + ( \uart|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \uart|ALT_INV_data_counter\(16),
	cin => \uart|Add1~106\,
	sumout => \uart|Add1~109_sumout\,
	cout => \uart|Add1~110\);

-- Location: FF_X53_Y32_N49
\uart|data_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~109_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(16));

-- Location: LABCELL_X53_Y32_N51
\uart|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~113_sumout\ = SUM(( \uart|data_counter\(17) ) + ( GND ) + ( \uart|Add1~110\ ))
-- \uart|Add1~114\ = CARRY(( \uart|data_counter\(17) ) + ( GND ) + ( \uart|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(17),
	cin => \uart|Add1~110\,
	sumout => \uart|Add1~113_sumout\,
	cout => \uart|Add1~114\);

-- Location: FF_X53_Y32_N53
\uart|data_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~113_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(17));

-- Location: LABCELL_X53_Y32_N54
\uart|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~117_sumout\ = SUM(( \uart|data_counter\(18) ) + ( GND ) + ( \uart|Add1~114\ ))
-- \uart|Add1~118\ = CARRY(( \uart|data_counter\(18) ) + ( GND ) + ( \uart|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(18),
	cin => \uart|Add1~114\,
	sumout => \uart|Add1~117_sumout\,
	cout => \uart|Add1~118\);

-- Location: FF_X53_Y32_N56
\uart|data_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~117_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(18));

-- Location: LABCELL_X53_Y32_N57
\uart|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~121_sumout\ = SUM(( \uart|data_counter\(19) ) + ( GND ) + ( \uart|Add1~118\ ))
-- \uart|Add1~122\ = CARRY(( \uart|data_counter\(19) ) + ( GND ) + ( \uart|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(19),
	cin => \uart|Add1~118\,
	sumout => \uart|Add1~121_sumout\,
	cout => \uart|Add1~122\);

-- Location: FF_X53_Y32_N58
\uart|data_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~121_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(19));

-- Location: LABCELL_X53_Y31_N0
\uart|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~125_sumout\ = SUM(( \uart|data_counter\(20) ) + ( GND ) + ( \uart|Add1~122\ ))
-- \uart|Add1~126\ = CARRY(( \uart|data_counter\(20) ) + ( GND ) + ( \uart|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(20),
	cin => \uart|Add1~122\,
	sumout => \uart|Add1~125_sumout\,
	cout => \uart|Add1~126\);

-- Location: FF_X53_Y31_N2
\uart|data_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~125_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(20));

-- Location: LABCELL_X53_Y31_N3
\uart|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~57_sumout\ = SUM(( \uart|data_counter\(21) ) + ( GND ) + ( \uart|Add1~126\ ))
-- \uart|Add1~58\ = CARRY(( \uart|data_counter\(21) ) + ( GND ) + ( \uart|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(21),
	cin => \uart|Add1~126\,
	sumout => \uart|Add1~57_sumout\,
	cout => \uart|Add1~58\);

-- Location: FF_X53_Y31_N5
\uart|data_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~57_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(21));

-- Location: LABCELL_X53_Y31_N6
\uart|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~61_sumout\ = SUM(( \uart|data_counter\(22) ) + ( GND ) + ( \uart|Add1~58\ ))
-- \uart|Add1~62\ = CARRY(( \uart|data_counter\(22) ) + ( GND ) + ( \uart|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_data_counter\(22),
	cin => \uart|Add1~58\,
	sumout => \uart|Add1~61_sumout\,
	cout => \uart|Add1~62\);

-- Location: FF_X53_Y31_N8
\uart|data_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~61_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(22));

-- Location: LABCELL_X53_Y31_N9
\uart|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~65_sumout\ = SUM(( \uart|data_counter\(23) ) + ( GND ) + ( \uart|Add1~62\ ))
-- \uart|Add1~66\ = CARRY(( \uart|data_counter\(23) ) + ( GND ) + ( \uart|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(23),
	cin => \uart|Add1~62\,
	sumout => \uart|Add1~65_sumout\,
	cout => \uart|Add1~66\);

-- Location: FF_X53_Y31_N11
\uart|data_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~65_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(23));

-- Location: LABCELL_X53_Y31_N12
\uart|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~69_sumout\ = SUM(( \uart|data_counter\(24) ) + ( GND ) + ( \uart|Add1~66\ ))
-- \uart|Add1~70\ = CARRY(( \uart|data_counter\(24) ) + ( GND ) + ( \uart|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_data_counter\(24),
	cin => \uart|Add1~66\,
	sumout => \uart|Add1~69_sumout\,
	cout => \uart|Add1~70\);

-- Location: FF_X53_Y31_N14
\uart|data_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~69_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(24));

-- Location: LABCELL_X53_Y31_N15
\uart|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~73_sumout\ = SUM(( \uart|data_counter\(25) ) + ( GND ) + ( \uart|Add1~70\ ))
-- \uart|Add1~74\ = CARRY(( \uart|data_counter\(25) ) + ( GND ) + ( \uart|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(25),
	cin => \uart|Add1~70\,
	sumout => \uart|Add1~73_sumout\,
	cout => \uart|Add1~74\);

-- Location: FF_X53_Y31_N16
\uart|data_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~73_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(25));

-- Location: LABCELL_X53_Y31_N18
\uart|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~77_sumout\ = SUM(( \uart|data_counter\(26) ) + ( GND ) + ( \uart|Add1~74\ ))
-- \uart|Add1~78\ = CARRY(( \uart|data_counter\(26) ) + ( GND ) + ( \uart|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(26),
	cin => \uart|Add1~74\,
	sumout => \uart|Add1~77_sumout\,
	cout => \uart|Add1~78\);

-- Location: FF_X53_Y31_N20
\uart|data_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~77_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(26));

-- Location: LABCELL_X53_Y31_N21
\uart|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~33_sumout\ = SUM(( \uart|data_counter\(27) ) + ( GND ) + ( \uart|Add1~78\ ))
-- \uart|Add1~34\ = CARRY(( \uart|data_counter\(27) ) + ( GND ) + ( \uart|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(27),
	cin => \uart|Add1~78\,
	sumout => \uart|Add1~33_sumout\,
	cout => \uart|Add1~34\);

-- Location: FF_X53_Y31_N23
\uart|data_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~33_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(27));

-- Location: LABCELL_X53_Y31_N24
\uart|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~37_sumout\ = SUM(( \uart|data_counter\(28) ) + ( GND ) + ( \uart|Add1~34\ ))
-- \uart|Add1~38\ = CARRY(( \uart|data_counter\(28) ) + ( GND ) + ( \uart|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(28),
	cin => \uart|Add1~34\,
	sumout => \uart|Add1~37_sumout\,
	cout => \uart|Add1~38\);

-- Location: FF_X53_Y31_N26
\uart|data_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~37_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(28));

-- Location: LABCELL_X53_Y31_N27
\uart|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~41_sumout\ = SUM(( \uart|data_counter\(29) ) + ( GND ) + ( \uart|Add1~38\ ))
-- \uart|Add1~42\ = CARRY(( \uart|data_counter\(29) ) + ( GND ) + ( \uart|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(29),
	cin => \uart|Add1~38\,
	sumout => \uart|Add1~41_sumout\,
	cout => \uart|Add1~42\);

-- Location: FF_X53_Y31_N28
\uart|data_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~41_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(29));

-- Location: LABCELL_X53_Y31_N30
\uart|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~45_sumout\ = SUM(( \uart|data_counter\(30) ) + ( GND ) + ( \uart|Add1~42\ ))
-- \uart|Add1~46\ = CARRY(( \uart|data_counter\(30) ) + ( GND ) + ( \uart|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(30),
	cin => \uart|Add1~42\,
	sumout => \uart|Add1~45_sumout\,
	cout => \uart|Add1~46\);

-- Location: FF_X53_Y31_N31
\uart|data_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~45_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(30));

-- Location: LABCELL_X53_Y31_N33
\uart|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|Add1~1_sumout\ = SUM(( \uart|data_counter\(31) ) + ( GND ) + ( \uart|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(31),
	cin => \uart|Add1~46\,
	sumout => \uart|Add1~1_sumout\);

-- Location: FF_X53_Y31_N35
\uart|data_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|Add1~1_sumout\,
	sclr => \uart|data_counter[9]~0_combout\,
	ena => \uart|data_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_counter\(31));

-- Location: LABCELL_X53_Y30_N12
\uart|current_state~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|current_state~9_combout\ = ( \uart|current_state.receive_data~q\ & ( \uart|LessThan0~6_combout\ ) ) # ( \uart|current_state.receive_data~q\ & ( !\uart|LessThan0~6_combout\ & ( (!\uart|current_state.stop_bit~q\ & ((\uart|LessThan1~5_combout\) # 
-- (\uart|data_counter\(31)))) ) ) ) # ( !\uart|current_state.receive_data~q\ & ( !\uart|LessThan0~6_combout\ & ( (\uart|current_state.start_bit~q\ & !\uart|current_state.stop_bit~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100001111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(31),
	datab => \uart|ALT_INV_current_state.start_bit~q\,
	datac => \uart|ALT_INV_current_state.stop_bit~q\,
	datad => \uart|ALT_INV_LessThan1~5_combout\,
	datae => \uart|ALT_INV_current_state.receive_data~q\,
	dataf => \uart|ALT_INV_LessThan0~6_combout\,
	combout => \uart|current_state~9_combout\);

-- Location: FF_X53_Y30_N14
\uart|current_state.receive_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|current_state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|current_state.receive_data~q\);

-- Location: LABCELL_X52_Y30_N24
\uart|counter[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[31]~0_combout\ = ( !\uart|current_state.start_bit~q\ & ( !\uart|current_state.receive_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_current_state.receive_data~q\,
	dataf => \uart|ALT_INV_current_state.start_bit~q\,
	combout => \uart|counter[31]~0_combout\);

-- Location: LABCELL_X52_Y30_N36
\uart|counter[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[6]~3_combout\ = ( !\uart|rx_proc~1_combout\ & ( \uart|counter[31]~DUPLICATE_q\ & ( (\uart|counter[31]~0_combout\ & ((!\uart|current_state.stop_bit~DUPLICATE_q\) # (\uart|LessThan0~5_combout\))) ) ) ) # ( !\uart|rx_proc~1_combout\ & ( 
-- !\uart|counter[31]~DUPLICATE_q\ & ( \uart|counter[31]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110001001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_LessThan0~5_combout\,
	datab => \uart|ALT_INV_counter[31]~0_combout\,
	datac => \uart|ALT_INV_current_state.stop_bit~DUPLICATE_q\,
	datae => \uart|ALT_INV_rx_proc~1_combout\,
	dataf => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	combout => \uart|counter[6]~3_combout\);

-- Location: LABCELL_X53_Y28_N36
\uart|counter[30]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|counter[30]~5_combout\ = ( \uart|Add0~5_sumout\ & ( ((\uart|counter[6]~3_combout\ & \uart|counter\(30))) # (\uart|counter[30]~4_combout\) ) ) # ( !\uart|Add0~5_sumout\ & ( (\uart|counter[6]~3_combout\ & \uart|counter\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_counter[6]~3_combout\,
	datac => \uart|ALT_INV_counter[30]~4_combout\,
	datad => \uart|ALT_INV_counter\(30),
	dataf => \uart|ALT_INV_Add0~5_sumout\,
	combout => \uart|counter[30]~5_combout\);

-- Location: FF_X53_Y28_N38
\uart|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[30]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter\(30));

-- Location: FF_X52_Y29_N38
\uart|counter[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[16]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[16]~DUPLICATE_q\);

-- Location: FF_X52_Y29_N35
\uart|counter[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[13]~DUPLICATE_q\);

-- Location: FF_X52_Y29_N8
\uart|counter[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|counter[17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|counter[17]~DUPLICATE_q\);

-- Location: LABCELL_X52_Y29_N54
\uart|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan0~2_combout\ = ( !\uart|counter\(14) & ( !\uart|counter[17]~DUPLICATE_q\ & ( (!\uart|counter[16]~DUPLICATE_q\ & (!\uart|counter\(15) & (!\uart|counter[13]~DUPLICATE_q\ & !\uart|counter\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter[16]~DUPLICATE_q\,
	datab => \uart|ALT_INV_counter\(15),
	datac => \uart|ALT_INV_counter[13]~DUPLICATE_q\,
	datad => \uart|ALT_INV_counter\(12),
	datae => \uart|ALT_INV_counter\(14),
	dataf => \uart|ALT_INV_counter[17]~DUPLICATE_q\,
	combout => \uart|LessThan0~2_combout\);

-- Location: LABCELL_X52_Y29_N42
\uart|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan0~4_combout\ = ( !\uart|counter\(6) & ( !\uart|counter\(7) & ( (!\uart|counter\(9) & (!\uart|counter\(10) & (!\uart|counter\(11) & !\uart|counter\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter\(9),
	datab => \uart|ALT_INV_counter\(10),
	datac => \uart|ALT_INV_counter\(11),
	datad => \uart|ALT_INV_counter\(8),
	datae => \uart|ALT_INV_counter\(6),
	dataf => \uart|ALT_INV_counter\(7),
	combout => \uart|LessThan0~4_combout\);

-- Location: LABCELL_X53_Y30_N36
\uart|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan0~1_combout\ = ( !\uart|counter\(19) & ( !\uart|counter\(18) & ( (!\uart|counter\(21) & (!\uart|counter\(22) & (!\uart|counter\(23) & !\uart|counter\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter\(21),
	datab => \uart|ALT_INV_counter\(22),
	datac => \uart|ALT_INV_counter\(23),
	datad => \uart|ALT_INV_counter\(20),
	datae => \uart|ALT_INV_counter\(19),
	dataf => \uart|ALT_INV_counter\(18),
	combout => \uart|LessThan0~1_combout\);

-- Location: LABCELL_X53_Y28_N54
\uart|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan0~0_combout\ = ( !\uart|counter\(28) & ( !\uart|counter\(25) & ( (!\uart|counter\(27) & (!\uart|counter\(24) & (!\uart|counter\(26) & !\uart|counter\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter\(27),
	datab => \uart|ALT_INV_counter\(24),
	datac => \uart|ALT_INV_counter\(26),
	datad => \uart|ALT_INV_counter\(29),
	datae => \uart|ALT_INV_counter\(28),
	dataf => \uart|ALT_INV_counter\(25),
	combout => \uart|LessThan0~0_combout\);

-- Location: LABCELL_X52_Y30_N30
\uart|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan0~3_combout\ = ( !\uart|counter\(4) & ( !\uart|counter\(1) & ( (!\uart|counter\(3) & (!\uart|counter\(2) & (!\uart|counter\(5) & \uart|counter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter\(3),
	datab => \uart|ALT_INV_counter\(2),
	datac => \uart|ALT_INV_counter\(5),
	datad => \uart|ALT_INV_counter\(0),
	datae => \uart|ALT_INV_counter\(4),
	dataf => \uart|ALT_INV_counter\(1),
	combout => \uart|LessThan0~3_combout\);

-- Location: LABCELL_X52_Y30_N48
\uart|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan0~5_combout\ = ( \uart|LessThan0~0_combout\ & ( \uart|LessThan0~3_combout\ & ( (!\uart|counter\(30) & (\uart|LessThan0~2_combout\ & (\uart|LessThan0~4_combout\ & \uart|LessThan0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_counter\(30),
	datab => \uart|ALT_INV_LessThan0~2_combout\,
	datac => \uart|ALT_INV_LessThan0~4_combout\,
	datad => \uart|ALT_INV_LessThan0~1_combout\,
	datae => \uart|ALT_INV_LessThan0~0_combout\,
	dataf => \uart|ALT_INV_LessThan0~3_combout\,
	combout => \uart|LessThan0~5_combout\);

-- Location: LABCELL_X52_Y30_N21
\uart|current_state~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|current_state~10_combout\ = ( \uart|current_state.receive_data~q\ & ( (!\uart|LessThan1~5_combout\ & (!\uart|data_counter\(31) & ((!\uart|counter[31]~DUPLICATE_q\) # (\uart|LessThan0~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_LessThan0~5_combout\,
	datab => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	datac => \uart|ALT_INV_LessThan1~5_combout\,
	datad => \uart|ALT_INV_data_counter\(31),
	dataf => \uart|ALT_INV_current_state.receive_data~q\,
	combout => \uart|current_state~10_combout\);

-- Location: FF_X52_Y30_N23
\uart|current_state.stop_bit~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|current_state~10_combout\,
	ena => \uart|current_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|current_state.stop_bit~DUPLICATE_q\);

-- Location: LABCELL_X50_Y31_N57
\uart|data_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_valid~0_combout\ = ( \uart|LessThan0~5_combout\ & ( \uart|data_valid~q\ & ( (!\uart|current_state.start_bit~q\) # (\uart|current_state.stop_bit~DUPLICATE_q\) ) ) ) # ( !\uart|LessThan0~5_combout\ & ( \uart|data_valid~q\ & ( 
-- ((!\uart|current_state.start_bit~q\) # (\uart|counter[31]~DUPLICATE_q\)) # (\uart|current_state.stop_bit~DUPLICATE_q\) ) ) ) # ( \uart|LessThan0~5_combout\ & ( !\uart|data_valid~q\ & ( \uart|current_state.stop_bit~DUPLICATE_q\ ) ) ) # ( 
-- !\uart|LessThan0~5_combout\ & ( !\uart|data_valid~q\ & ( (\uart|current_state.stop_bit~DUPLICATE_q\ & !\uart|counter[31]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010101010101010111011111110111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_current_state.stop_bit~DUPLICATE_q\,
	datab => \uart|ALT_INV_current_state.start_bit~q\,
	datac => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	datae => \uart|ALT_INV_LessThan0~5_combout\,
	dataf => \uart|ALT_INV_data_valid~q\,
	combout => \uart|data_valid~0_combout\);

-- Location: LABCELL_X48_Y31_N36
\uart|data_valid~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_valid~feeder_combout\ = ( \uart|data_valid~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \uart|ALT_INV_data_valid~0_combout\,
	combout => \uart|data_valid~feeder_combout\);

-- Location: FF_X48_Y31_N38
\uart|data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \uart|data_valid~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_valid~q\);

-- Location: FF_X52_Y31_N59
\uart|data_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|r_RX_Data~q\,
	sload => VCC,
	ena => \uart|ALT_INV_data_counter[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_buffer\(7));

-- Location: FF_X52_Y31_N56
\uart|data_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(7),
	sload => VCC,
	ena => \uart|ALT_INV_data_counter[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_buffer\(6));

-- Location: FF_X52_Y31_N49
\uart|data_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(6),
	sload => VCC,
	ena => \uart|ALT_INV_data_counter[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_buffer\(5));

-- Location: LABCELL_X52_Y31_N21
\uart|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|LessThan1~0_combout\ = ( !\uart|data_counter\(5) & ( !\uart|data_counter\(6) & ( !\uart|data_counter\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_counter\(8),
	datae => \uart|ALT_INV_data_counter\(5),
	dataf => \uart|ALT_INV_data_counter\(6),
	combout => \uart|LessThan1~0_combout\);

-- Location: LABCELL_X52_Y31_N12
\uart|data_out[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[7]~0_combout\ = ( !\uart|data_counter\(1) & ( (!\uart|data_counter\(0) & (\uart|data_counter[3]~DUPLICATE_q\ & (!\uart|data_counter\(31) & !\uart|data_counter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_counter\(0),
	datab => \uart|ALT_INV_data_counter[3]~DUPLICATE_q\,
	datac => \uart|ALT_INV_data_counter\(31),
	datad => \uart|ALT_INV_data_counter\(2),
	datae => \uart|ALT_INV_data_counter\(1),
	combout => \uart|data_out[7]~0_combout\);

-- Location: LABCELL_X52_Y31_N30
\uart|data_out[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[7]~1_combout\ = ( \uart|LessThan1~2_combout\ & ( \uart|data_out[7]~0_combout\ & ( (\uart|LessThan1~3_combout\ & (\uart|LessThan1~4_combout\ & (\uart|LessThan1~0_combout\ & \uart|LessThan1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_LessThan1~3_combout\,
	datab => \uart|ALT_INV_LessThan1~4_combout\,
	datac => \uart|ALT_INV_LessThan1~0_combout\,
	datad => \uart|ALT_INV_LessThan1~1_combout\,
	datae => \uart|ALT_INV_LessThan1~2_combout\,
	dataf => \uart|ALT_INV_data_out[7]~0_combout\,
	combout => \uart|data_out[7]~1_combout\);

-- Location: MLABCELL_X49_Y31_N24
\uart|data_out[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[7]~2_combout\ = ( \uart|data_out[7]~1_combout\ & ( \uart|LessThan0~5_combout\ & ( (\uart|current_state.receive_data~DUPLICATE_q\ & ((\uart|data_counter\(31)) # (\uart|LessThan1~5_combout\))) ) ) ) # ( \uart|data_out[7]~1_combout\ & ( 
-- !\uart|LessThan0~5_combout\ & ( (!\uart|counter[31]~DUPLICATE_q\ & (\uart|current_state.receive_data~DUPLICATE_q\ & ((\uart|data_counter\(31)) # (\uart|LessThan1~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100110000000000000000000000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_LessThan1~5_combout\,
	datab => \uart|ALT_INV_counter[31]~DUPLICATE_q\,
	datac => \uart|ALT_INV_data_counter\(31),
	datad => \uart|ALT_INV_current_state.receive_data~DUPLICATE_q\,
	datae => \uart|ALT_INV_data_out[7]~1_combout\,
	dataf => \uart|ALT_INV_LessThan0~5_combout\,
	combout => \uart|data_out[7]~2_combout\);

-- Location: FF_X49_Y31_N40
\uart|data_out[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(5),
	sload => VCC,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out[4]~DUPLICATE_q\);

-- Location: FF_X52_Y31_N11
\uart|data_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(5),
	sload => VCC,
	ena => \uart|ALT_INV_data_counter[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_buffer\(4));

-- Location: FF_X49_Y31_N20
\uart|data_out[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(4),
	sload => VCC,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out[3]~DUPLICATE_q\);

-- Location: FF_X52_Y31_N26
\uart|data_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(4),
	sload => VCC,
	ena => \uart|ALT_INV_data_counter[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_buffer\(3));

-- Location: FF_X52_Y31_N4
\uart|data_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(3),
	sload => VCC,
	ena => \uart|ALT_INV_data_counter[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_buffer\(2));

-- Location: MLABCELL_X49_Y31_N48
\uart|data_out[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[1]~feeder_combout\ = ( \uart|data_buffer\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \uart|ALT_INV_data_buffer\(2),
	combout => \uart|data_out[1]~feeder_combout\);

-- Location: FF_X49_Y31_N49
\uart|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[1]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(1));

-- Location: FF_X52_Y31_N44
\uart|data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(2),
	sload => VCC,
	ena => \uart|ALT_INV_data_counter[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_buffer\(1));

-- Location: MLABCELL_X49_Y31_N45
\uart|data_out[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[0]~feeder_combout\ = ( \uart|data_buffer\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \uart|ALT_INV_data_buffer\(1),
	combout => \uart|data_out[0]~feeder_combout\);

-- Location: FF_X49_Y31_N47
\uart|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[0]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(0));

-- Location: FF_X49_Y31_N19
\uart|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(4),
	sload => VCC,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(3));

-- Location: MLABCELL_X49_Y31_N21
\uart|data_out[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[5]~feeder_combout\ = ( \uart|data_buffer\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \uart|ALT_INV_data_buffer\(6),
	combout => \uart|data_out[5]~feeder_combout\);

-- Location: FF_X49_Y31_N23
\uart|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[5]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(5));

-- Location: FF_X49_Y31_N41
\uart|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|data_buffer\(5),
	sload => VCC,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(4));

-- Location: MLABCELL_X49_Y31_N33
\uart|data_out[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[6]~feeder_combout\ = ( \uart|data_buffer\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \uart|ALT_INV_data_buffer\(7),
	combout => \uart|data_out[6]~feeder_combout\);

-- Location: FF_X49_Y31_N35
\uart|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[6]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(6));

-- Location: FF_X49_Y31_N56
\uart|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \uart|r_RX_Data~q\,
	sload => VCC,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(7));

-- Location: MLABCELL_X49_Y31_N42
\uart|data_out[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \uart|data_out[2]~feeder_combout\ = ( \uart|data_buffer\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \uart|ALT_INV_data_buffer\(3),
	combout => \uart|data_out[2]~feeder_combout\);

-- Location: FF_X49_Y31_N44
\uart|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[2]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out\(2));

-- Location: MLABCELL_X49_Y31_N12
\Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal5~0_combout\ = ( \uart|data_out\(2) & ( (\uart|data_out\(5) & (!\uart|data_out\(4) & (!\uart|data_out\(6) & !\uart|data_out\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_out\(5),
	datab => \uart|ALT_INV_data_out\(4),
	datac => \uart|ALT_INV_data_out\(6),
	datad => \uart|ALT_INV_data_out\(7),
	dataf => \uart|ALT_INV_data_out\(2),
	combout => \Equal5~0_combout\);

-- Location: MLABCELL_X49_Y31_N9
\rxbyte_c~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c~1_combout\ = ( \Equal5~0_combout\ & ( (!\rx_state~q\ & (\uart|data_out\(0) & (\uart|data_out\(3) & \uart|data_out\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rx_state~q\,
	datab => \uart|ALT_INV_data_out\(0),
	datac => \uart|ALT_INV_data_out\(3),
	datad => \uart|ALT_INV_data_out\(1),
	dataf => \ALT_INV_Equal5~0_combout\,
	combout => \rxbyte_c~1_combout\);

-- Location: LABCELL_X50_Y31_N15
\rx_state~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rx_state~feeder_combout\ = ( \rxbyte_c~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c~1_combout\,
	combout => \rx_state~feeder_combout\);

-- Location: FF_X50_Y31_N17
rx_state : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \rx_state~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rx_state~q\);

-- Location: MLABCELL_X49_Y31_N0
\rxbyte_c[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c[7]~0_combout\ = ( \Equal5~0_combout\ & ( (!\uart|data_out[3]~DUPLICATE_q\ & (((\uart|data_out\(0))) # (\uart|data_out\(1)))) # (\uart|data_out[3]~DUPLICATE_q\ & ((!\uart|data_out\(1)) # ((!\uart|data_out\(0)) # (\rx_state~q\)))) ) ) # ( 
-- !\Equal5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101110111111011110111011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_out[3]~DUPLICATE_q\,
	datab => \uart|ALT_INV_data_out\(1),
	datac => \ALT_INV_rx_state~q\,
	datad => \uart|ALT_INV_data_out\(0),
	dataf => \ALT_INV_Equal5~0_combout\,
	combout => \rxbyte_c[7]~0_combout\);

-- Location: FF_X49_Y31_N2
\rxbyte_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	asdata => \uart|data_out[4]~DUPLICATE_q\,
	sload => VCC,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(4));

-- Location: MLABCELL_X42_Y29_N54
\RAM[25][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(4),
	combout => \RAM[25][4]~feeder_combout\);

-- Location: IOIBUF_X10_Y0_N92
\butt_clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_butt_clk,
	o => \butt_clk~input_o\);

-- Location: CLKCTRL_G4
\butt_clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \butt_clk~input_o\,
	outclk => \butt_clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X52_Y45_N52
\upload~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_upload,
	o => \upload~input_o\);

-- Location: LABCELL_X40_Y33_N42
\A2D[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][7]~feeder_combout\ = ( \databus[7]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[7]~50_combout\,
	combout => \A2D[2][7]~feeder_combout\);

-- Location: FF_X49_Y31_N43
\uart|data_out[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[2]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out[2]~DUPLICATE_q\);

-- Location: FF_X49_Y31_N29
\rxbyte_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	asdata => \uart|data_out[2]~DUPLICATE_q\,
	sload => VCC,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(2));

-- Location: LABCELL_X47_Y30_N30
\RAM[3][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(2),
	combout => \RAM[3][2]~feeder_combout\);

-- Location: LABCELL_X48_Y32_N0
\Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~1_sumout\ = SUM(( rx_cnt(0) ) + ( VCC ) + ( !VCC ))
-- \Add9~2\ = CARRY(( rx_cnt(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(0),
	cin => GND,
	sumout => \Add9~1_sumout\,
	cout => \Add9~2\);

-- Location: FF_X49_Y31_N50
\uart|data_out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[1]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out[1]~DUPLICATE_q\);

-- Location: MLABCELL_X49_Y31_N57
\Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal5~1_combout\ = ( !\uart|data_out\(0) & ( \Equal5~0_combout\ & ( (!\uart|data_out[3]~DUPLICATE_q\ & !\uart|data_out[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \uart|ALT_INV_data_out[3]~DUPLICATE_q\,
	datad => \uart|ALT_INV_data_out[1]~DUPLICATE_q\,
	datae => \uart|ALT_INV_data_out\(0),
	dataf => \ALT_INV_Equal5~0_combout\,
	combout => \Equal5~1_combout\);

-- Location: FF_X48_Y32_N2
\rx_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~1_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(0));

-- Location: LABCELL_X48_Y32_N3
\Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~5_sumout\ = SUM(( rx_cnt(1) ) + ( GND ) + ( \Add9~2\ ))
-- \Add9~6\ = CARRY(( rx_cnt(1) ) + ( GND ) + ( \Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(1),
	cin => \Add9~2\,
	sumout => \Add9~5_sumout\,
	cout => \Add9~6\);

-- Location: FF_X48_Y32_N5
\rx_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~5_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(1));

-- Location: LABCELL_X48_Y32_N6
\Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~9_sumout\ = SUM(( rx_cnt(2) ) + ( GND ) + ( \Add9~6\ ))
-- \Add9~10\ = CARRY(( rx_cnt(2) ) + ( GND ) + ( \Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(2),
	cin => \Add9~6\,
	sumout => \Add9~9_sumout\,
	cout => \Add9~10\);

-- Location: FF_X48_Y32_N8
\rx_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~9_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(2));

-- Location: LABCELL_X48_Y32_N9
\Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~17_sumout\ = SUM(( rx_cnt(3) ) + ( GND ) + ( \Add9~10\ ))
-- \Add9~18\ = CARRY(( rx_cnt(3) ) + ( GND ) + ( \Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(3),
	cin => \Add9~10\,
	sumout => \Add9~17_sumout\,
	cout => \Add9~18\);

-- Location: FF_X48_Y32_N11
\rx_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~17_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(3));

-- Location: LABCELL_X48_Y32_N12
\Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~13_sumout\ = SUM(( rx_cnt(4) ) + ( GND ) + ( \Add9~18\ ))
-- \Add9~14\ = CARRY(( rx_cnt(4) ) + ( GND ) + ( \Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(4),
	cin => \Add9~18\,
	sumout => \Add9~13_sumout\,
	cout => \Add9~14\);

-- Location: FF_X48_Y32_N14
\rx_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~13_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(4));

-- Location: LABCELL_X48_Y32_N15
\Add9~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~61_sumout\ = SUM(( rx_cnt(5) ) + ( GND ) + ( \Add9~14\ ))
-- \Add9~62\ = CARRY(( rx_cnt(5) ) + ( GND ) + ( \Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(5),
	cin => \Add9~14\,
	sumout => \Add9~61_sumout\,
	cout => \Add9~62\);

-- Location: FF_X48_Y32_N17
\rx_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~61_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(5));

-- Location: LABCELL_X48_Y32_N18
\Add9~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~109_sumout\ = SUM(( rx_cnt(6) ) + ( GND ) + ( \Add9~62\ ))
-- \Add9~110\ = CARRY(( rx_cnt(6) ) + ( GND ) + ( \Add9~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rx_cnt(6),
	cin => \Add9~62\,
	sumout => \Add9~109_sumout\,
	cout => \Add9~110\);

-- Location: FF_X48_Y32_N20
\rx_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~109_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(6));

-- Location: LABCELL_X48_Y32_N21
\Add9~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~117_sumout\ = SUM(( rx_cnt(7) ) + ( GND ) + ( \Add9~110\ ))
-- \Add9~118\ = CARRY(( rx_cnt(7) ) + ( GND ) + ( \Add9~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(7),
	cin => \Add9~110\,
	sumout => \Add9~117_sumout\,
	cout => \Add9~118\);

-- Location: FF_X48_Y32_N23
\rx_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~117_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(7));

-- Location: LABCELL_X48_Y32_N24
\Add9~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~125_sumout\ = SUM(( rx_cnt(8) ) + ( GND ) + ( \Add9~118\ ))
-- \Add9~126\ = CARRY(( rx_cnt(8) ) + ( GND ) + ( \Add9~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rx_cnt(8),
	cin => \Add9~118\,
	sumout => \Add9~125_sumout\,
	cout => \Add9~126\);

-- Location: FF_X48_Y32_N26
\rx_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~125_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(8));

-- Location: LABCELL_X48_Y32_N27
\Add9~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~121_sumout\ = SUM(( rx_cnt(9) ) + ( GND ) + ( \Add9~126\ ))
-- \Add9~122\ = CARRY(( rx_cnt(9) ) + ( GND ) + ( \Add9~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(9),
	cin => \Add9~126\,
	sumout => \Add9~121_sumout\,
	cout => \Add9~122\);

-- Location: FF_X48_Y32_N29
\rx_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~121_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(9));

-- Location: LABCELL_X48_Y32_N30
\Add9~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~65_sumout\ = SUM(( rx_cnt(10) ) + ( GND ) + ( \Add9~122\ ))
-- \Add9~66\ = CARRY(( rx_cnt(10) ) + ( GND ) + ( \Add9~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(10),
	cin => \Add9~122\,
	sumout => \Add9~65_sumout\,
	cout => \Add9~66\);

-- Location: FF_X48_Y32_N32
\rx_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~65_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(10));

-- Location: LABCELL_X48_Y32_N33
\Add9~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~69_sumout\ = SUM(( rx_cnt(11) ) + ( GND ) + ( \Add9~66\ ))
-- \Add9~70\ = CARRY(( rx_cnt(11) ) + ( GND ) + ( \Add9~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(11),
	cin => \Add9~66\,
	sumout => \Add9~69_sumout\,
	cout => \Add9~70\);

-- Location: FF_X48_Y32_N35
\rx_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~69_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(11));

-- Location: LABCELL_X48_Y32_N36
\Add9~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~73_sumout\ = SUM(( rx_cnt(12) ) + ( GND ) + ( \Add9~70\ ))
-- \Add9~74\ = CARRY(( rx_cnt(12) ) + ( GND ) + ( \Add9~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(12),
	cin => \Add9~70\,
	sumout => \Add9~73_sumout\,
	cout => \Add9~74\);

-- Location: FF_X48_Y32_N38
\rx_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~73_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(12));

-- Location: LABCELL_X48_Y32_N39
\Add9~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~57_sumout\ = SUM(( GND ) + ( rx_cnt(13) ) + ( \Add9~74\ ))
-- \Add9~58\ = CARRY(( GND ) + ( rx_cnt(13) ) + ( \Add9~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rx_cnt(13),
	cin => \Add9~74\,
	sumout => \Add9~57_sumout\,
	cout => \Add9~58\);

-- Location: FF_X48_Y32_N41
\rx_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~57_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(13));

-- Location: LABCELL_X48_Y32_N42
\Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~25_sumout\ = SUM(( rx_cnt(14) ) + ( GND ) + ( \Add9~58\ ))
-- \Add9~26\ = CARRY(( rx_cnt(14) ) + ( GND ) + ( \Add9~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(14),
	cin => \Add9~58\,
	sumout => \Add9~25_sumout\,
	cout => \Add9~26\);

-- Location: FF_X48_Y32_N44
\rx_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~25_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(14));

-- Location: LABCELL_X48_Y32_N45
\Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~29_sumout\ = SUM(( rx_cnt(15) ) + ( GND ) + ( \Add9~26\ ))
-- \Add9~30\ = CARRY(( rx_cnt(15) ) + ( GND ) + ( \Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rx_cnt(15),
	cin => \Add9~26\,
	sumout => \Add9~29_sumout\,
	cout => \Add9~30\);

-- Location: FF_X48_Y32_N47
\rx_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~29_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(15));

-- Location: LABCELL_X48_Y32_N48
\Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~33_sumout\ = SUM(( rx_cnt(16) ) + ( GND ) + ( \Add9~30\ ))
-- \Add9~34\ = CARRY(( rx_cnt(16) ) + ( GND ) + ( \Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rx_cnt(16),
	cin => \Add9~30\,
	sumout => \Add9~33_sumout\,
	cout => \Add9~34\);

-- Location: FF_X48_Y32_N50
\rx_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~33_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(16));

-- Location: LABCELL_X48_Y32_N51
\Add9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~37_sumout\ = SUM(( rx_cnt(17) ) + ( GND ) + ( \Add9~34\ ))
-- \Add9~38\ = CARRY(( rx_cnt(17) ) + ( GND ) + ( \Add9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(17),
	cin => \Add9~34\,
	sumout => \Add9~37_sumout\,
	cout => \Add9~38\);

-- Location: FF_X48_Y32_N53
\rx_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~37_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(17));

-- Location: LABCELL_X48_Y32_N54
\Add9~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~89_sumout\ = SUM(( rx_cnt(18) ) + ( GND ) + ( \Add9~38\ ))
-- \Add9~90\ = CARRY(( rx_cnt(18) ) + ( GND ) + ( \Add9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(18),
	cin => \Add9~38\,
	sumout => \Add9~89_sumout\,
	cout => \Add9~90\);

-- Location: FF_X48_Y32_N56
\rx_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~89_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(18));

-- Location: LABCELL_X48_Y32_N57
\Add9~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~93_sumout\ = SUM(( rx_cnt(19) ) + ( GND ) + ( \Add9~90\ ))
-- \Add9~94\ = CARRY(( rx_cnt(19) ) + ( GND ) + ( \Add9~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(19),
	cin => \Add9~90\,
	sumout => \Add9~93_sumout\,
	cout => \Add9~94\);

-- Location: FF_X48_Y32_N59
\rx_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~93_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(19));

-- Location: LABCELL_X48_Y31_N0
\Add9~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~97_sumout\ = SUM(( rx_cnt(20) ) + ( GND ) + ( \Add9~94\ ))
-- \Add9~98\ = CARRY(( rx_cnt(20) ) + ( GND ) + ( \Add9~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(20),
	cin => \Add9~94\,
	sumout => \Add9~97_sumout\,
	cout => \Add9~98\);

-- Location: FF_X48_Y31_N2
\rx_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~97_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(20));

-- Location: LABCELL_X48_Y31_N3
\Add9~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~101_sumout\ = SUM(( rx_cnt(21) ) + ( GND ) + ( \Add9~98\ ))
-- \Add9~102\ = CARRY(( rx_cnt(21) ) + ( GND ) + ( \Add9~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(21),
	cin => \Add9~98\,
	sumout => \Add9~101_sumout\,
	cout => \Add9~102\);

-- Location: FF_X48_Y31_N5
\rx_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~101_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(21));

-- Location: LABCELL_X48_Y31_N6
\Add9~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~105_sumout\ = SUM(( rx_cnt(22) ) + ( GND ) + ( \Add9~102\ ))
-- \Add9~106\ = CARRY(( rx_cnt(22) ) + ( GND ) + ( \Add9~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(22),
	cin => \Add9~102\,
	sumout => \Add9~105_sumout\,
	cout => \Add9~106\);

-- Location: FF_X48_Y31_N8
\rx_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~105_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(22));

-- Location: LABCELL_X48_Y31_N9
\Add9~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~113_sumout\ = SUM(( rx_cnt(23) ) + ( GND ) + ( \Add9~106\ ))
-- \Add9~114\ = CARRY(( rx_cnt(23) ) + ( GND ) + ( \Add9~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rx_cnt(23),
	cin => \Add9~106\,
	sumout => \Add9~113_sumout\,
	cout => \Add9~114\);

-- Location: FF_X48_Y31_N11
\rx_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~113_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(23));

-- Location: LABCELL_X47_Y32_N18
\LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~4_combout\ = ( !rx_cnt(8) & ( !rx_cnt(23) & ( (!rx_cnt(6) & (!rx_cnt(4) & (!rx_cnt(7) & !rx_cnt(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(6),
	datab => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rx_cnt(7),
	datad => ALT_INV_rx_cnt(9),
	datae => ALT_INV_rx_cnt(8),
	dataf => ALT_INV_rx_cnt(23),
	combout => \LessThan3~4_combout\);

-- Location: LABCELL_X47_Y32_N6
\LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = ( !rx_cnt(14) & ( (!rx_cnt(15) & (!rx_cnt(16) & !rx_cnt(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(15),
	datac => ALT_INV_rx_cnt(16),
	datad => ALT_INV_rx_cnt(17),
	dataf => ALT_INV_rx_cnt(14),
	combout => \LessThan3~0_combout\);

-- Location: LABCELL_X48_Y31_N12
\Add9~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~77_sumout\ = SUM(( rx_cnt(24) ) + ( GND ) + ( \Add9~114\ ))
-- \Add9~78\ = CARRY(( rx_cnt(24) ) + ( GND ) + ( \Add9~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(24),
	cin => \Add9~114\,
	sumout => \Add9~77_sumout\,
	cout => \Add9~78\);

-- Location: FF_X48_Y31_N14
\rx_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~77_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(24));

-- Location: LABCELL_X48_Y31_N15
\Add9~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~81_sumout\ = SUM(( rx_cnt(25) ) + ( GND ) + ( \Add9~78\ ))
-- \Add9~82\ = CARRY(( rx_cnt(25) ) + ( GND ) + ( \Add9~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(25),
	cin => \Add9~78\,
	sumout => \Add9~81_sumout\,
	cout => \Add9~82\);

-- Location: FF_X48_Y31_N17
\rx_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~81_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(25));

-- Location: LABCELL_X48_Y31_N18
\Add9~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~85_sumout\ = SUM(( rx_cnt(26) ) + ( GND ) + ( \Add9~82\ ))
-- \Add9~86\ = CARRY(( rx_cnt(26) ) + ( GND ) + ( \Add9~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(26),
	cin => \Add9~82\,
	sumout => \Add9~85_sumout\,
	cout => \Add9~86\);

-- Location: FF_X48_Y31_N20
\rx_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~85_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(26));

-- Location: LABCELL_X48_Y31_N21
\Add9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~41_sumout\ = SUM(( rx_cnt(27) ) + ( GND ) + ( \Add9~86\ ))
-- \Add9~42\ = CARRY(( rx_cnt(27) ) + ( GND ) + ( \Add9~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(27),
	cin => \Add9~86\,
	sumout => \Add9~41_sumout\,
	cout => \Add9~42\);

-- Location: FF_X48_Y31_N23
\rx_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~41_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(27));

-- Location: LABCELL_X48_Y31_N24
\Add9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~45_sumout\ = SUM(( rx_cnt(28) ) + ( GND ) + ( \Add9~42\ ))
-- \Add9~46\ = CARRY(( rx_cnt(28) ) + ( GND ) + ( \Add9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(28),
	cin => \Add9~42\,
	sumout => \Add9~45_sumout\,
	cout => \Add9~46\);

-- Location: FF_X48_Y31_N26
\rx_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~45_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(28));

-- Location: LABCELL_X48_Y31_N27
\Add9~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~49_sumout\ = SUM(( rx_cnt(29) ) + ( GND ) + ( \Add9~46\ ))
-- \Add9~50\ = CARRY(( rx_cnt(29) ) + ( GND ) + ( \Add9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(29),
	cin => \Add9~46\,
	sumout => \Add9~49_sumout\,
	cout => \Add9~50\);

-- Location: FF_X48_Y31_N29
\rx_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~49_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(29));

-- Location: LABCELL_X48_Y31_N30
\Add9~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~53_sumout\ = SUM(( rx_cnt(30) ) + ( GND ) + ( \Add9~50\ ))
-- \Add9~54\ = CARRY(( rx_cnt(30) ) + ( GND ) + ( \Add9~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(30),
	cin => \Add9~50\,
	sumout => \Add9~53_sumout\,
	cout => \Add9~54\);

-- Location: FF_X48_Y31_N32
\rx_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~53_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(30));

-- Location: LABCELL_X47_Y32_N24
\LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = ( !rx_cnt(29) & ( !rx_cnt(27) & ( (!rx_cnt(13) & (!rx_cnt(5) & (!rx_cnt(28) & !rx_cnt(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(13),
	datab => ALT_INV_rx_cnt(5),
	datac => ALT_INV_rx_cnt(28),
	datad => ALT_INV_rx_cnt(30),
	datae => ALT_INV_rx_cnt(29),
	dataf => ALT_INV_rx_cnt(27),
	combout => \LessThan3~1_combout\);

-- Location: LABCELL_X47_Y32_N42
\LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~2_combout\ = ( !rx_cnt(24) & ( !rx_cnt(10) & ( (!rx_cnt(12) & (!rx_cnt(11) & (!rx_cnt(25) & !rx_cnt(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(12),
	datab => ALT_INV_rx_cnt(11),
	datac => ALT_INV_rx_cnt(25),
	datad => ALT_INV_rx_cnt(26),
	datae => ALT_INV_rx_cnt(24),
	dataf => ALT_INV_rx_cnt(10),
	combout => \LessThan3~2_combout\);

-- Location: LABCELL_X47_Y32_N0
\LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~3_combout\ = ( !rx_cnt(19) & ( !rx_cnt(22) & ( (!rx_cnt(18) & (!rx_cnt(3) & (!rx_cnt(20) & !rx_cnt(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(18),
	datab => ALT_INV_rx_cnt(3),
	datac => ALT_INV_rx_cnt(20),
	datad => ALT_INV_rx_cnt(21),
	datae => ALT_INV_rx_cnt(19),
	dataf => ALT_INV_rx_cnt(22),
	combout => \LessThan3~3_combout\);

-- Location: MLABCELL_X49_Y32_N39
\Decoder3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~0_combout\ = ( !rx_cnt(0) & ( (!rx_cnt(2) & !rx_cnt(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(2),
	datad => ALT_INV_rx_cnt(1),
	dataf => ALT_INV_rx_cnt(0),
	combout => \Decoder3~0_combout\);

-- Location: LABCELL_X47_Y32_N36
\LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~5_combout\ = ( \LessThan3~3_combout\ & ( \Decoder3~0_combout\ & ( (\LessThan3~4_combout\ & (\LessThan3~0_combout\ & (\LessThan3~1_combout\ & \LessThan3~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan3~4_combout\,
	datab => \ALT_INV_LessThan3~0_combout\,
	datac => \ALT_INV_LessThan3~1_combout\,
	datad => \ALT_INV_LessThan3~2_combout\,
	datae => \ALT_INV_LessThan3~3_combout\,
	dataf => \ALT_INV_Decoder3~0_combout\,
	combout => \LessThan3~5_combout\);

-- Location: LABCELL_X48_Y31_N33
\Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~21_sumout\ = SUM(( rx_cnt(31) ) + ( GND ) + ( \Add9~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(31),
	cin => \Add9~54\,
	sumout => \Add9~21_sumout\);

-- Location: FF_X48_Y31_N35
\rx_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \Add9~21_sumout\,
	sclr => \Equal5~1_combout\,
	ena => \ALT_INV_rxbyte_c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rx_cnt(31));

-- Location: LABCELL_X47_Y29_N30
\mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mem~0_combout\ = ( \upload~input_o\ & ( !rx_cnt(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(31),
	datae => \ALT_INV_upload~input_o\,
	combout => \mem~0_combout\);

-- Location: LABCELL_X47_Y30_N57
\Decoder3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~9_combout\ = (!rx_cnt(0) & rx_cnt(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(0),
	datac => ALT_INV_rx_cnt(2),
	combout => \Decoder3~9_combout\);

-- Location: LABCELL_X47_Y30_N18
\Decoder3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~24_combout\ = ( \Decoder3~9_combout\ & ( rx_cnt(4) ) ) # ( !\Decoder3~9_combout\ & ( rx_cnt(4) ) ) # ( \Decoder3~9_combout\ & ( !rx_cnt(4) & ( (((!\mem~0_combout\) # (rx_cnt(1))) # (rx_cnt(3))) # (\LessThan3~5_combout\) ) ) ) # ( 
-- !\Decoder3~9_combout\ & ( !rx_cnt(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan3~5_combout\,
	datab => ALT_INV_rx_cnt(3),
	datac => ALT_INV_rx_cnt(1),
	datad => \ALT_INV_mem~0_combout\,
	datae => \ALT_INV_Decoder3~9_combout\,
	dataf => ALT_INV_rx_cnt(4),
	combout => \Decoder3~24_combout\);

-- Location: LABCELL_X47_Y30_N6
\Decoder3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~10_combout\ = ( !rx_cnt(3) & ( !\LessThan3~5_combout\ & ( (!rx_cnt(1) & (\Decoder3~9_combout\ & (\upload~input_o\ & !rx_cnt(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	datab => \ALT_INV_Decoder3~9_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_rx_cnt(31),
	datae => ALT_INV_rx_cnt(3),
	dataf => \ALT_INV_LessThan3~5_combout\,
	combout => \Decoder3~10_combout\);

-- Location: LABCELL_X36_Y32_N51
\addr_reg[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[0]~13_combout\ = ( !\upload~input_o\ & ( !\state.fst1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_state.fst1~q\,
	dataf => \ALT_INV_upload~input_o\,
	combout => \addr_reg[0]~13_combout\);

-- Location: FF_X36_Y32_N53
\state.fst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.fst2~q\);

-- Location: LABCELL_X36_Y32_N30
\IR[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR[6]~0_combout\ = ( \state.fst2~q\ ) # ( !\state.fst2~q\ & ( \upload~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_upload~input_o\,
	dataf => \ALT_INV_state.fst2~q\,
	combout => \IR[6]~0_combout\);

-- Location: FF_X39_Y33_N2
\IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[6]~59_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(6));

-- Location: FF_X39_Y33_N47
\IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[4]~77_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(4));

-- Location: MLABCELL_X37_Y33_N36
\Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = ( IR(4) & ( !IR(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(6),
	dataf => ALT_INV_IR(4),
	combout => \Mux35~0_combout\);

-- Location: FF_X49_Y31_N22
\uart|data_out[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \uart|data_out[5]~feeder_combout\,
	ena => \uart|data_out[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|data_out[5]~DUPLICATE_q\);

-- Location: MLABCELL_X49_Y31_N3
\rxbyte_c[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c[5]~6_combout\ = !\uart|data_out[5]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_out[5]~DUPLICATE_q\,
	combout => \rxbyte_c[5]~6_combout\);

-- Location: FF_X49_Y31_N5
\rxbyte_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \rxbyte_c[5]~6_combout\,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(5));

-- Location: MLABCELL_X45_Y33_N30
\rxbyte_c[5]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c[5]~_wirecell_combout\ = !rxbyte_c(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(5),
	combout => \rxbyte_c[5]~_wirecell_combout\);

-- Location: LABCELL_X44_Y31_N57
\RAM[6][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[6][5]~feeder_combout\);

-- Location: LABCELL_X47_Y31_N24
\Decoder3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~16_combout\ = ( rx_cnt(2) & ( rx_cnt(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	dataf => ALT_INV_rx_cnt(2),
	combout => \Decoder3~16_combout\);

-- Location: LABCELL_X47_Y31_N48
\Decoder3~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~27_combout\ = ( \LessThan3~5_combout\ & ( rx_cnt(3) ) ) # ( !\LessThan3~5_combout\ & ( rx_cnt(3) ) ) # ( \LessThan3~5_combout\ & ( !rx_cnt(3) ) ) # ( !\LessThan3~5_combout\ & ( !rx_cnt(3) & ( (!rx_cnt(0)) # ((!\Decoder3~16_combout\) # 
-- ((!\mem~0_combout\) # (rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(0),
	datab => \ALT_INV_Decoder3~16_combout\,
	datac => \ALT_INV_mem~0_combout\,
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_LessThan3~5_combout\,
	dataf => ALT_INV_rx_cnt(3),
	combout => \Decoder3~27_combout\);

-- Location: LABCELL_X36_Y34_N9
\Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~3_combout\ = ( !IR(2) & ( (\Mux35~0_combout\ & (\I_state.ist2~q\ & IR(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~0_combout\,
	datac => \ALT_INV_I_state.ist2~q\,
	datad => ALT_INV_IR(3),
	dataf => ALT_INV_IR(2),
	combout => \Mux46~3_combout\);

-- Location: LABCELL_X36_Y34_N54
\Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~7_combout\ = ( IR(6) & ( IR(2) & ( !\I_state.ist3~q\ ) ) ) # ( !IR(6) & ( IR(2) & ( (!\I_state.ist3~q\ & ((!IR(3)) # ((!\I_state.ist2~q\) # (!IR(4))))) ) ) ) # ( IR(6) & ( !IR(2) & ( !\I_state.ist3~q\ ) ) ) # ( !IR(6) & ( !IR(2) & ( (!IR(3) & 
-- ((!IR(4) & (!\I_state.ist2~q\)) # (IR(4) & ((!\I_state.ist3~q\))))) # (IR(3) & (((!\I_state.ist3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011110000111100001111000011110000111000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => \ALT_INV_I_state.ist2~q\,
	datac => \ALT_INV_I_state.ist3~q\,
	datad => ALT_INV_IR(4),
	datae => ALT_INV_IR(6),
	dataf => ALT_INV_IR(2),
	combout => \Mux34~7_combout\);

-- Location: LABCELL_X44_Y34_N30
\Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~6_combout\ = ( \I_state.ist2~q\ & ( IR(2) & ( (IR(4) & (!\I_state.ist3~q\ & ((!IR(6)) # (!IR(3))))) ) ) ) # ( !\I_state.ist2~q\ & ( IR(2) & ( (!\I_state.ist3~q\) # ((!IR(4) & ((IR(3)) # (IR(6)))) # (IR(4) & (IR(6) & IR(3)))) ) ) ) # ( 
-- \I_state.ist2~q\ & ( !IR(2) & ( (!\I_state.ist3~q\ & ((!IR(3)) # ((IR(4) & !IR(6))))) ) ) ) # ( !\I_state.ist2~q\ & ( !IR(2) & ( (!\I_state.ist3~q\) # ((IR(3) & ((!IR(4)) # (IR(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011101111110011000100000011001110111011110100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_IR(6),
	datad => ALT_INV_IR(3),
	datae => \ALT_INV_I_state.ist2~q\,
	dataf => ALT_INV_IR(2),
	combout => \Mux34~6_combout\);

-- Location: LABCELL_X36_Y34_N24
\Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~8_combout\ = ( \Mux34~6_combout\ & ( (IR(0) & !\Mux34~7_combout\) ) ) # ( !\Mux34~6_combout\ & ( (!IR(0)) # (!\Mux34~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(0),
	datac => \ALT_INV_Mux34~7_combout\,
	dataf => \ALT_INV_Mux34~6_combout\,
	combout => \Mux34~8_combout\);

-- Location: LABCELL_X36_Y33_N54
\Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~1_combout\ = (!IR(3) & (!IR(0) & \Mux35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datac => ALT_INV_IR(0),
	datad => \ALT_INV_Mux35~0_combout\,
	combout => \Mux35~1_combout\);

-- Location: MLABCELL_X37_Y33_N48
\Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~1_combout\ = ( \I_state.ist2~q\ & ( ((IR(2) & \Mux35~1_combout\)) # (\I_state.ist3~q\) ) ) # ( !\I_state.ist2~q\ & ( \I_state.ist3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => \ALT_INV_I_state.ist3~q\,
	datac => \ALT_INV_Mux35~1_combout\,
	dataf => \ALT_INV_I_state.ist2~q\,
	combout => \Mux34~1_combout\);

-- Location: LABCELL_X39_Y32_N9
\Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = ( !IR(4) & ( IR(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IR(2),
	dataf => ALT_INV_IR(4),
	combout => \Mux46~0_combout\);

-- Location: MLABCELL_X37_Y32_N0
\Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~1_combout\ = ( IR(0) & ( \Mux46~0_combout\ & ( (!IR(3) & !IR(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(3),
	datad => ALT_INV_IR(6),
	datae => ALT_INV_IR(0),
	dataf => \ALT_INV_Mux46~0_combout\,
	combout => \Mux46~1_combout\);

-- Location: LABCELL_X41_Y32_N15
\Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = ( \Mux46~1_combout\ & ( (\I_state.ist3~q\) # (\I_state.ist2~q\) ) ) # ( !\Mux46~1_combout\ & ( \I_state.ist3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101011111111100000000111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist2~q\,
	datad => \ALT_INV_I_state.ist3~q\,
	datae => \ALT_INV_Mux46~1_combout\,
	combout => \Mux34~0_combout\);

-- Location: LABCELL_X36_Y34_N30
\Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = ( !IR(1) & ( (!IR(5) & ((((\Mux34~0_combout\))))) # (IR(5) & (((\I_state.ist3~q\)) # (\Mux46~3_combout\))) ) ) # ( IR(1) & ( ((!IR(5) & (\Mux34~8_combout\)) # (IR(5) & (((\Mux34~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001001100010011000011000011111111011111110111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~3_combout\,
	datab => ALT_INV_IR(5),
	datac => \ALT_INV_Mux34~8_combout\,
	datad => \ALT_INV_Mux34~1_combout\,
	datae => ALT_INV_IR(1),
	dataf => \ALT_INV_Mux34~0_combout\,
	datag => \ALT_INV_I_state.ist3~q\,
	combout => \Mux34~2_combout\);

-- Location: LABCELL_X36_Y34_N48
\I_state~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \I_state~18_combout\ = ( \Mux34~2_combout\ & ( (!\upload~input_o\ & (\state.fst1~q\ & !\state.fst2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_state.fst1~q\,
	datad => \ALT_INV_state.fst2~q\,
	dataf => \ALT_INV_Mux34~2_combout\,
	combout => \I_state~18_combout\);

-- Location: LABCELL_X36_Y32_N36
\I_state~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \I_state~17_combout\ = ( \state.fst2~q\ ) # ( !\state.fst2~q\ & ( ((\state.fst1~q\ & (\state.fst3~q\ & !IR(7)))) # (\upload~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110011001101110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst1~q\,
	datab => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_state.fst3~q\,
	datad => ALT_INV_IR(7),
	dataf => \ALT_INV_state.fst2~q\,
	combout => \I_state~17_combout\);

-- Location: FF_X36_Y34_N50
\I_state.ist3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \I_state~18_combout\,
	sclr => IR(7),
	ena => \I_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I_state.ist3~q\);

-- Location: LABCELL_X44_Y34_N24
\Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~3_combout\ = (!IR(3) & (IR(1) & (\I_state.ist2~q\))) # (IR(3) & (!IR(1) & ((\I_state.ist3~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000000010010001100000001001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => ALT_INV_IR(1),
	datac => \ALT_INV_I_state.ist2~q\,
	datad => \ALT_INV_I_state.ist3~q\,
	combout => \Mux50~3_combout\);

-- Location: LABCELL_X44_Y34_N36
\Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~4_combout\ = ( \Mux50~3_combout\ & ( (IR(4) & (!IR(2) & (IR(5) & !IR(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => ALT_INV_IR(2),
	datac => ALT_INV_IR(5),
	datad => ALT_INV_IR(0),
	dataf => \ALT_INV_Mux50~3_combout\,
	combout => \Mux50~4_combout\);

-- Location: LABCELL_X44_Y34_N27
\Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~1_combout\ = (!IR(1) & IR(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(0),
	combout => \Mux50~1_combout\);

-- Location: LABCELL_X43_Y34_N51
\Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~2_combout\ = ( !IR(5) & ( (!IR(3) & (\I_state.ist3~q\ & (\Mux50~1_combout\ & \Mux46~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => \ALT_INV_I_state.ist3~q\,
	datac => \ALT_INV_Mux50~1_combout\,
	datad => \ALT_INV_Mux46~0_combout\,
	dataf => ALT_INV_IR(5),
	combout => \Mux50~2_combout\);

-- Location: LABCELL_X44_Y34_N0
\state~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~27_combout\ = ( \Mux50~4_combout\ & ( \Mux50~2_combout\ & ( (!IR(6) & (!\upload~input_o\ & (!IR(7) & \state.fst3~q\))) ) ) ) # ( !\Mux50~4_combout\ & ( \Mux50~2_combout\ & ( (!IR(6) & (!\upload~input_o\ & (!IR(7) & \state.fst3~q\))) ) ) ) # ( 
-- \Mux50~4_combout\ & ( !\Mux50~2_combout\ & ( (!IR(6) & (!\upload~input_o\ & (!IR(7) & \state.fst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_IR(7),
	datad => \ALT_INV_state.fst3~q\,
	datae => \ALT_INV_Mux50~4_combout\,
	dataf => \ALT_INV_Mux50~2_combout\,
	combout => \state~27_combout\);

-- Location: FF_X44_Y34_N2
\state.wst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.wst1~q\);

-- Location: LABCELL_X36_Y32_N15
\WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WideOr6~0_combout\ = ( !\state.fst3~q\ & ( (!\state.fst2~q\ & \state.fst1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state.fst2~q\,
	datad => \ALT_INV_state.fst1~q\,
	dataf => \ALT_INV_state.fst3~q\,
	combout => \WideOr6~0_combout\);

-- Location: LABCELL_X41_Y31_N42
\RW~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RW~0_combout\ = ( \RW~q\ & ( \WideOr6~0_combout\ & ( ((!\state.wst1~q\ & !\state.wst4~q\)) # (\upload~input_o\) ) ) ) # ( !\RW~q\ & ( \WideOr6~0_combout\ & ( (!\state.wst1~q\ & (!\state.wst4~q\ & (!\upload~input_o\ & !\state.wst2~q\))) ) ) ) # ( \RW~q\ & 
-- ( !\WideOr6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110000000000000001000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.wst1~q\,
	datab => \ALT_INV_state.wst4~q\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_state.wst2~q\,
	datae => \ALT_INV_RW~q\,
	dataf => \ALT_INV_WideOr6~0_combout\,
	combout => \RW~0_combout\);

-- Location: FF_X41_Y31_N44
RW : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \RW~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RW~q\);

-- Location: LABCELL_X39_Y29_N0
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( !SP(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~10\ = CARRY(( !SP(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SP(0),
	cin => GND,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: LABCELL_X40_Y31_N54
\SP~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \SP~4_combout\ = ( !\Add0~9_sumout\ & ( !\upload~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_upload~input_o\,
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \SP~4_combout\);

-- Location: MLABCELL_X37_Y32_N54
\SP[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SP[2]~1_combout\ = ( IR(5) & ( IR(2) & ( (IR(4) & (!IR(3) & !IR(6))) ) ) ) # ( IR(5) & ( !IR(2) & ( (IR(4) & (!IR(6) & ((!IR(3)) # (!IR(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101000000000000000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => ALT_INV_IR(3),
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(6),
	datae => ALT_INV_IR(5),
	dataf => ALT_INV_IR(2),
	combout => \SP[2]~1_combout\);

-- Location: MLABCELL_X37_Y32_N51
\SP[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SP[2]~0_combout\ = ( !IR(3) & ( (!IR(1)) # (IR(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(0),
	dataf => ALT_INV_IR(3),
	combout => \SP[2]~0_combout\);

-- Location: LABCELL_X36_Y32_N57
\SP[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SP[2]~2_combout\ = ( \SP[2]~1_combout\ & ( \SP[2]~0_combout\ & ( \upload~input_o\ ) ) ) # ( !\SP[2]~1_combout\ & ( \SP[2]~0_combout\ & ( \upload~input_o\ ) ) ) # ( \SP[2]~1_combout\ & ( !\SP[2]~0_combout\ & ( ((\I_state.ist2~q\ & (!IR(7) & 
-- \state.fst3~q\))) # (\upload~input_o\) ) ) ) # ( !\SP[2]~1_combout\ & ( !\SP[2]~0_combout\ & ( \upload~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist2~q\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_state.fst3~q\,
	datae => \ALT_INV_SP[2]~1_combout\,
	dataf => \ALT_INV_SP[2]~0_combout\,
	combout => \SP[2]~2_combout\);

-- Location: FF_X40_Y31_N56
\SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \SP~4_combout\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(0));

-- Location: LABCELL_X39_Y29_N3
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( SP(1) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( SP(1) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datac => ALT_INV_IR(2),
	datad => ALT_INV_SP(1),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X39_Y29_N5
\SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \upload~input_o\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(1));

-- Location: LABCELL_X39_Y29_N6
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( SP(2) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~14\ ))
-- \Add0~2\ = CARRY(( SP(2) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(0),
	datad => ALT_INV_SP(2),
	dataf => ALT_INV_IR(2),
	cin => \Add0~14\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: FF_X39_Y29_N8
\SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Add0~1_sumout\,
	sclr => \upload~input_o\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(2));

-- Location: LABCELL_X41_Y32_N0
\Add0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (SP(1) & !SP(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SP(1),
	datac => ALT_INV_SP(0),
	combout => \Add0~32_combout\);

-- Location: MLABCELL_X42_Y32_N39
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_combout\ = ( \Add0~32_combout\ & ( SP(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SP(2),
	dataf => \ALT_INV_Add0~32_combout\,
	combout => \Add0~33_combout\);

-- Location: LABCELL_X39_Y29_N9
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( !SP(3) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( !SP(3) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datac => ALT_INV_SP(3),
	dataf => ALT_INV_IR(2),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X39_Y31_N54
\SP~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SP~3_combout\ = (!\Add0~5_sumout\ & !\upload~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	datad => \ALT_INV_upload~input_o\,
	combout => \SP~3_combout\);

-- Location: FF_X39_Y31_N56
\SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \SP~3_combout\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(3));

-- Location: MLABCELL_X37_Y35_N3
\addr_reg[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~0_combout\ = ( IR(2) & ( (!\I_state.ist2~q\ & (!IR(4) & (!\I_state.ist3~q\ & IR(0)))) # (\I_state.ist2~q\ & (((!IR(0))))) ) ) # ( !IR(2) & ( (\I_state.ist2~q\ & ((!IR(0)) # ((!IR(4) & !\I_state.ist3~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100000001100110010000000110011100000000011001110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => \ALT_INV_I_state.ist2~q\,
	datac => \ALT_INV_I_state.ist3~q\,
	datad => ALT_INV_IR(0),
	dataf => ALT_INV_IR(2),
	combout => \addr_reg[4]~0_combout\);

-- Location: LABCELL_X44_Y34_N45
\addr_reg[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~1_combout\ = ( IR(5) & ( \addr_reg[4]~0_combout\ & ( (IR(2)) # (\Mux50~1_combout\) ) ) ) # ( !IR(5) & ( \addr_reg[4]~0_combout\ ) ) # ( IR(5) & ( !\addr_reg[4]~0_combout\ & ( (IR(2)) # (\Mux50~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111111111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux50~1_combout\,
	datac => ALT_INV_IR(2),
	datae => ALT_INV_IR(5),
	dataf => \ALT_INV_addr_reg[4]~0_combout\,
	combout => \addr_reg[4]~1_combout\);

-- Location: LABCELL_X36_Y31_N36
\IP[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~0_combout\ = ( !IR(3) & ( IR(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(5),
	datae => ALT_INV_IR(3),
	combout => \IP[6]~0_combout\);

-- Location: LABCELL_X41_Y33_N30
\Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~9_sumout\ = SUM(( IP(0) ) + ( VCC ) + ( !VCC ))
-- \Add4~10\ = CARRY(( IP(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IP(0),
	cin => GND,
	sumout => \Add4~9_sumout\,
	cout => \Add4~10\);

-- Location: LABCELL_X41_Y33_N33
\Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~13_sumout\ = SUM(( IP(1) ) + ( VCC ) + ( \Add4~10\ ))
-- \Add4~14\ = CARRY(( IP(1) ) + ( VCC ) + ( \Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(1),
	cin => \Add4~10\,
	sumout => \Add4~13_sumout\,
	cout => \Add4~14\);

-- Location: MLABCELL_X42_Y36_N0
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( IP(1) ) + ( VCC ) + ( !VCC ))
-- \Add1~10\ = CARRY(( IP(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(1),
	cin => GND,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X39_Y31_N0
\IP~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~15_combout\ = ( \Add1~9_sumout\ & ( \databus[1]~41_combout\ & ( (!\upload~input_o\ & ((!\IP[6]~1_combout\) # ((!\IP[6]~0_combout\ & \Add4~13_sumout\)))) ) ) ) # ( !\Add1~9_sumout\ & ( \databus[1]~41_combout\ & ( (!\IP[6]~0_combout\ & 
-- (!\upload~input_o\ & ((!\IP[6]~1_combout\) # (\Add4~13_sumout\)))) ) ) ) # ( \Add1~9_sumout\ & ( !\databus[1]~41_combout\ & ( (!\upload~input_o\ & ((!\IP[6]~0_combout\ & (\IP[6]~1_combout\ & \Add4~13_sumout\)) # (\IP[6]~0_combout\ & 
-- (!\IP[6]~1_combout\)))) ) ) ) # ( !\Add1~9_sumout\ & ( !\databus[1]~41_combout\ & ( (!\IP[6]~0_combout\ & (!\upload~input_o\ & (\IP[6]~1_combout\ & \Add4~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000010000000100100010000000100010001100000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IP[6]~0_combout\,
	datab => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_IP[6]~1_combout\,
	datad => \ALT_INV_Add4~13_sumout\,
	datae => \ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \IP~15_combout\);

-- Location: MLABCELL_X37_Y33_N42
\IP[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~3_combout\ = ( IR(1) & ( \I_state.ist3~q\ & ( (IR(4)) # (IR(2)) ) ) ) # ( IR(1) & ( !\I_state.ist3~q\ & ( (!IR(2) & (IR(4) & ((IR(6)) # (IR(5))))) # (IR(2) & (((IR(6))) # (IR(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010011111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => ALT_INV_IR(5),
	datac => ALT_INV_IR(6),
	datad => ALT_INV_IR(4),
	datae => ALT_INV_IR(1),
	dataf => \ALT_INV_I_state.ist3~q\,
	combout => \IP[6]~3_combout\);

-- Location: MLABCELL_X37_Y33_N51
\IP[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~4_combout\ = ( \I_state.ist3~q\ & ( (IR(2) & (IR(1) & IR(0))) ) ) # ( !\I_state.ist3~q\ & ( (!IR(1)) # ((IR(2) & IR(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(0),
	dataf => \ALT_INV_I_state.ist3~q\,
	combout => \IP[6]~4_combout\);

-- Location: MLABCELL_X37_Y33_N6
\IP[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~5_combout\ = ( IR(4) & ( \IP[6]~4_combout\ & ( !IR(3) ) ) ) # ( !IR(4) & ( \IP[6]~4_combout\ & ( !IR(3) ) ) ) # ( IR(4) & ( !\IP[6]~4_combout\ & ( (!IR(3) & ((!\IP[6]~3_combout\) # ((!IR(5)) # (IR(0))))) ) ) ) # ( !IR(4) & ( !\IP[6]~4_combout\ & ( 
-- (!IR(3) & (!\IP[6]~3_combout\ & !IR(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000101010101000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => \ALT_INV_IP[6]~3_combout\,
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IR(5),
	datae => ALT_INV_IR(4),
	dataf => \ALT_INV_IP[6]~4_combout\,
	combout => \IP[6]~5_combout\);

-- Location: MLABCELL_X37_Y33_N12
\IP[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~6_combout\ = ( \I_state.ist3~q\ & ( (!IR(6) & ((!IR(3)) # (IR(4)))) ) ) # ( !\I_state.ist3~q\ & ( (!IR(2) & (!IR(6) & ((!IR(3)) # (IR(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => ALT_INV_IR(3),
	datac => ALT_INV_IR(6),
	datad => ALT_INV_IR(4),
	dataf => \ALT_INV_I_state.ist3~q\,
	combout => \IP[6]~6_combout\);

-- Location: MLABCELL_X37_Y33_N24
\IP[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~10_combout\ = ( IR(3) & ( IR(4) & ( (!IR(6) & (!IR(1) & \I_state.ist2~q\)) ) ) ) # ( !IR(3) & ( IR(4) & ( (!IR(6) & \I_state.ist2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => ALT_INV_IR(1),
	datad => \ALT_INV_I_state.ist2~q\,
	datae => ALT_INV_IR(3),
	dataf => ALT_INV_IR(4),
	combout => \IP[6]~10_combout\);

-- Location: MLABCELL_X37_Y33_N39
\IP[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~11_combout\ = ( IR(0) & ( (!IR(2) & ((!IR(1)) # ((!IR(6) & IR(4))))) ) ) # ( !IR(0) & ( (!IR(6) & (((!IR(1) & !IR(2))) # (IR(4)))) # (IR(6) & (((!IR(1) & !IR(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001000100010111100100010001011110010000000001111001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => ALT_INV_IR(4),
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(2),
	dataf => ALT_INV_IR(0),
	combout => \IP[6]~11_combout\);

-- Location: MLABCELL_X37_Y33_N15
\IP[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~9_combout\ = ( IR(2) & ( (!IR(1) & IR(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(3),
	dataf => ALT_INV_IR(2),
	combout => \IP[6]~9_combout\);

-- Location: MLABCELL_X37_Y33_N30
\IP[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~12_combout\ = ( \state.fst3~q\ & ( !\IP[6]~9_combout\ & ( (!IR(7) & ((!IR(5) & ((!\IP[6]~11_combout\))) # (IR(5) & (\IP[6]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IP[6]~10_combout\,
	datab => ALT_INV_IR(5),
	datac => ALT_INV_IR(7),
	datad => \ALT_INV_IP[6]~11_combout\,
	datae => \ALT_INV_state.fst3~q\,
	dataf => \ALT_INV_IP[6]~9_combout\,
	combout => \IP[6]~12_combout\);

-- Location: LABCELL_X41_Y32_N3
\I_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \I_state~15_combout\ = ( !\I_state.ist2~q\ & ( (\I_state.ist4~q\ & \I_state.ist1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_I_state.ist4~q\,
	datad => \ALT_INV_I_state.ist1~q\,
	dataf => \ALT_INV_I_state.ist2~q\,
	combout => \I_state~15_combout\);

-- Location: LABCELL_X36_Y33_N12
\Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = ( \Mux46~1_combout\ & ( \I_state~15_combout\ ) ) # ( !\Mux46~1_combout\ & ( \I_state.ist4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => \ALT_INV_I_state~15_combout\,
	dataf => \ALT_INV_Mux46~1_combout\,
	combout => \Mux35~2_combout\);

-- Location: LABCELL_X36_Y33_N42
\Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~9_combout\ = ( IR(2) & ( (!\Mux35~1_combout\ & ((\I_state.ist4~q\))) # (\Mux35~1_combout\ & (\I_state~15_combout\)) ) ) # ( !IR(2) & ( \I_state.ist4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state~15_combout\,
	datab => \ALT_INV_I_state.ist4~q\,
	datac => \ALT_INV_Mux35~1_combout\,
	dataf => ALT_INV_IR(2),
	combout => \Mux35~9_combout\);

-- Location: LABCELL_X36_Y33_N57
\Mux46~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~12_combout\ = ( !IR(2) & ( (IR(3) & \Mux35~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datac => \ALT_INV_Mux35~0_combout\,
	dataf => ALT_INV_IR(2),
	combout => \Mux46~12_combout\);

-- Location: LABCELL_X36_Y33_N45
\Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = ( \I_state~15_combout\ & ( (\Mux46~12_combout\) # (\I_state.ist4~q\) ) ) # ( !\I_state~15_combout\ & ( (\I_state.ist4~q\ & !\Mux46~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => \ALT_INV_Mux46~12_combout\,
	dataf => \ALT_INV_I_state~15_combout\,
	combout => \Mux35~3_combout\);

-- Location: LABCELL_X36_Y33_N0
\Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~7_combout\ = ( \I_state~15_combout\ & ( ((IR(2) & \Mux35~0_combout\)) # (\I_state.ist4~q\) ) ) # ( !\I_state~15_combout\ & ( (\I_state.ist4~q\ & ((!IR(2)) # (!\Mux35~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => ALT_INV_IR(2),
	datad => \ALT_INV_Mux35~0_combout\,
	dataf => \ALT_INV_I_state~15_combout\,
	combout => \Mux35~7_combout\);

-- Location: LABCELL_X36_Y33_N15
\Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~6_combout\ = ( \I_state.ist3~q\ & ( (!\I_state.ist4~q\ & \Mux35~0_combout\) ) ) # ( !\I_state.ist3~q\ & ( !\I_state.ist4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => \ALT_INV_Mux35~0_combout\,
	dataf => \ALT_INV_I_state.ist3~q\,
	combout => \Mux35~6_combout\);

-- Location: LABCELL_X36_Y33_N3
\Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~4_combout\ = ( \I_state~15_combout\ & ( (!\I_state.ist4~q\ & ((!\Mux46~0_combout\) # ((IR(6) & !\I_state.ist3~q\)))) ) ) # ( !\I_state~15_combout\ & ( (!\Mux46~0_combout\ & (((!\I_state.ist4~q\)))) # (\Mux46~0_combout\ & ((!IR(6)) # 
-- ((!\I_state.ist4~q\ & !\I_state.ist3~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011101010110011001110101011001100010000001100110001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => \ALT_INV_I_state.ist4~q\,
	datac => \ALT_INV_I_state.ist3~q\,
	datad => \ALT_INV_Mux46~0_combout\,
	dataf => \ALT_INV_I_state~15_combout\,
	combout => \Mux35~4_combout\);

-- Location: LABCELL_X41_Y34_N33
\Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~6_combout\ = ( !IR(2) & ( (!IR(6) & !IR(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(6),
	datad => ALT_INV_IR(4),
	dataf => ALT_INV_IR(2),
	combout => \Mux46~6_combout\);

-- Location: LABCELL_X36_Y33_N30
\Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~5_combout\ = ( !\I_state.ist4~q\ & ( (!\I_state.ist3~q\) # (!\Mux46~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist3~q\,
	datac => \ALT_INV_Mux46~6_combout\,
	dataf => \ALT_INV_I_state.ist4~q\,
	combout => \Mux35~5_combout\);

-- Location: LABCELL_X36_Y33_N24
\Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~8_combout\ = ( \Mux35~4_combout\ & ( \Mux35~5_combout\ & ( (IR(3) & ((!IR(0) & ((!\Mux35~6_combout\))) # (IR(0) & (\Mux35~7_combout\)))) ) ) ) # ( !\Mux35~4_combout\ & ( \Mux35~5_combout\ & ( (!IR(0) & ((!IR(3)) # ((!\Mux35~6_combout\)))) # (IR(0) 
-- & (IR(3) & (\Mux35~7_combout\))) ) ) ) # ( \Mux35~4_combout\ & ( !\Mux35~5_combout\ & ( (!IR(0) & (IR(3) & ((!\Mux35~6_combout\)))) # (IR(0) & ((!IR(3)) # ((\Mux35~7_combout\)))) ) ) ) # ( !\Mux35~4_combout\ & ( !\Mux35~5_combout\ & ( (!IR(3)) # ((!IR(0) 
-- & ((!\Mux35~6_combout\))) # (IR(0) & (\Mux35~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001101011001110100010110101011100010010010001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(3),
	datac => \ALT_INV_Mux35~7_combout\,
	datad => \ALT_INV_Mux35~6_combout\,
	datae => \ALT_INV_Mux35~4_combout\,
	dataf => \ALT_INV_Mux35~5_combout\,
	combout => \Mux35~8_combout\);

-- Location: LABCELL_X36_Y33_N6
\Mux35~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~10_combout\ = ( \Mux35~3_combout\ & ( \Mux35~8_combout\ & ( (!IR(5) & (((IR(1))) # (\Mux35~2_combout\))) # (IR(5) & (((!IR(1)) # (\Mux35~9_combout\)))) ) ) ) # ( !\Mux35~3_combout\ & ( \Mux35~8_combout\ & ( (!IR(5) & (((IR(1))) # 
-- (\Mux35~2_combout\))) # (IR(5) & (((IR(1) & \Mux35~9_combout\)))) ) ) ) # ( \Mux35~3_combout\ & ( !\Mux35~8_combout\ & ( (!IR(5) & (\Mux35~2_combout\ & (!IR(1)))) # (IR(5) & (((!IR(1)) # (\Mux35~9_combout\)))) ) ) ) # ( !\Mux35~3_combout\ & ( 
-- !\Mux35~8_combout\ & ( (!IR(5) & (\Mux35~2_combout\ & (!IR(1)))) # (IR(5) & (((IR(1) & \Mux35~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(5),
	datab => \ALT_INV_Mux35~2_combout\,
	datac => ALT_INV_IR(1),
	datad => \ALT_INV_Mux35~9_combout\,
	datae => \ALT_INV_Mux35~3_combout\,
	dataf => \ALT_INV_Mux35~8_combout\,
	combout => \Mux35~10_combout\);

-- Location: LABCELL_X36_Y32_N3
\I_state~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \I_state~16_combout\ = ( !\state.fst2~q\ & ( (\Mux35~10_combout\ & (!\upload~input_o\ & \state.fst1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~10_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_state.fst1~q\,
	dataf => \ALT_INV_state.fst2~q\,
	combout => \I_state~16_combout\);

-- Location: FF_X36_Y32_N5
\I_state.ist4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \I_state~16_combout\,
	sclr => IR(7),
	ena => \I_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I_state.ist4~q\);

-- Location: LABCELL_X36_Y34_N27
\IP[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~7_combout\ = ( IR(2) & ( (!IR(3) & (((\I_state.ist3~q\ & !IR(6))) # (IR(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110000001100000111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist3~q\,
	datab => ALT_INV_IR(0),
	datac => ALT_INV_IR(3),
	datad => ALT_INV_IR(6),
	dataf => ALT_INV_IR(2),
	combout => \IP[6]~7_combout\);

-- Location: MLABCELL_X37_Y33_N18
\IP[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~8_combout\ = ( IR(4) & ( \IP[6]~7_combout\ & ( (IR(6) & !\I_state.ist4~q\) ) ) ) # ( IR(4) & ( !\IP[6]~7_combout\ & ( (IR(6) & !\I_state.ist4~q\) ) ) ) # ( !IR(4) & ( !\IP[6]~7_combout\ & ( !\I_state.ist4~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010100000101000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datac => \ALT_INV_I_state.ist4~q\,
	datae => ALT_INV_IR(4),
	dataf => \ALT_INV_IP[6]~7_combout\,
	combout => \IP[6]~8_combout\);

-- Location: MLABCELL_X37_Y33_N0
\IP[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~13_combout\ = ( \IP[6]~12_combout\ & ( \IP[6]~8_combout\ & ( \upload~input_o\ ) ) ) # ( !\IP[6]~12_combout\ & ( \IP[6]~8_combout\ & ( \upload~input_o\ ) ) ) # ( \IP[6]~12_combout\ & ( !\IP[6]~8_combout\ & ( ((!\IP[6]~5_combout\ & ((!IR(0)) # 
-- (\IP[6]~6_combout\)))) # (\upload~input_o\) ) ) ) # ( !\IP[6]~12_combout\ & ( !\IP[6]~8_combout\ & ( \upload~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111100011111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => \ALT_INV_IP[6]~5_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_IP[6]~6_combout\,
	datae => \ALT_INV_IP[6]~12_combout\,
	dataf => \ALT_INV_IP[6]~8_combout\,
	combout => \IP[6]~13_combout\);

-- Location: FF_X39_Y31_N2
\IP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \IP~15_combout\,
	ena => \IP[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(1));

-- Location: LABCELL_X41_Y33_N36
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_sumout\ = SUM(( IP(2) ) + ( GND ) + ( \Add4~14\ ))
-- \Add4~2\ = CARRY(( IP(2) ) + ( GND ) + ( \Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IP(2),
	cin => \Add4~14\,
	sumout => \Add4~1_sumout\,
	cout => \Add4~2\);

-- Location: LABCELL_X41_Y33_N39
\Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~5_sumout\ = SUM(( IP(3) ) + ( GND ) + ( \Add4~2\ ))
-- \Add4~6\ = CARRY(( IP(3) ) + ( GND ) + ( \Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(3),
	cin => \Add4~2\,
	sumout => \Add4~5_sumout\,
	cout => \Add4~6\);

-- Location: LABCELL_X39_Y31_N36
\IP~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~14_combout\ = ( \IP[6]~0_combout\ & ( \Add1~5_sumout\ & ( (!\upload~input_o\ & !\IP[6]~1_combout\) ) ) ) # ( !\IP[6]~0_combout\ & ( \Add1~5_sumout\ & ( (!\upload~input_o\ & ((!\IP[6]~1_combout\ & ((\databus[3]~18_combout\))) # (\IP[6]~1_combout\ & 
-- (\Add4~5_sumout\)))) ) ) ) # ( !\IP[6]~0_combout\ & ( !\Add1~5_sumout\ & ( (!\upload~input_o\ & ((!\IP[6]~1_combout\ & ((\databus[3]~18_combout\))) # (\IP[6]~1_combout\ & (\Add4~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000000000000000000000100110001001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add4~5_sumout\,
	datab => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_IP[6]~1_combout\,
	datad => \ALT_INV_databus[3]~18_combout\,
	datae => \ALT_INV_IP[6]~0_combout\,
	dataf => \ALT_INV_Add1~5_sumout\,
	combout => \IP~14_combout\);

-- Location: FF_X39_Y31_N38
\IP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \IP~14_combout\,
	ena => \IP[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(3));

-- Location: MLABCELL_X42_Y36_N3
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( IP(2) ) + ( GND ) + ( \Add1~10\ ))
-- \Add1~2\ = CARRY(( IP(2) ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(2),
	cin => \Add1~10\,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: MLABCELL_X42_Y36_N6
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( IP(3) ) + ( GND ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( IP(3) ) + ( GND ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(3),
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X40_Y33_N39
\A2D[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][3]~feeder_combout\ = \databus[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[3]~18_combout\,
	combout => \A2D[0][3]~feeder_combout\);

-- Location: LABCELL_X40_Y35_N54
\A2D[3][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][3]~feeder_combout\ = \databus[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_databus[3]~18_combout\,
	combout => \A2D[3][3]~feeder_combout\);

-- Location: LABCELL_X40_Y33_N24
\A2D[3][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~0_combout\ = ( IR(3) & ( (!IR(5) & !IR(0)) ) ) # ( !IR(3) & ( (!IR(5) & (IR(6) & !IR(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(5),
	datac => ALT_INV_IR(6),
	datad => ALT_INV_IR(0),
	dataf => ALT_INV_IR(3),
	combout => \A2D[3][0]~0_combout\);

-- Location: LABCELL_X39_Y34_N27
\A2D[3][0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~7_combout\ = ( IR(3) & ( (!IR(0) & !IR(5)) ) ) # ( !IR(3) & ( (!IR(4) & (!IR(5) & ((!IR(2)) # (!IR(0))))) # (IR(4) & (((!IR(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000001100111011000000110011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => ALT_INV_IR(0),
	datac => ALT_INV_IR(4),
	datad => ALT_INV_IR(5),
	dataf => ALT_INV_IR(3),
	combout => \A2D[3][0]~7_combout\);

-- Location: LABCELL_X39_Y34_N39
\A2D[3][0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~6_combout\ = ( \Mux35~0_combout\ & ( (IR(1) & (IR(5) & \state~13_combout\)) ) ) # ( !\Mux35~0_combout\ & ( (IR(1) & \state~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(1),
	datac => ALT_INV_IR(5),
	datad => \ALT_INV_state~13_combout\,
	dataf => \ALT_INV_Mux35~0_combout\,
	combout => \A2D[3][0]~6_combout\);

-- Location: LABCELL_X43_Y32_N21
\Decoder3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~17_combout\ = ( !rx_cnt(2) & ( (rx_cnt(1) & !rx_cnt(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rx_cnt(1),
	datad => ALT_INV_rx_cnt(0),
	dataf => ALT_INV_rx_cnt(2),
	combout => \Decoder3~17_combout\);

-- Location: LABCELL_X43_Y32_N24
\Decoder3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~22_combout\ = ( !rx_cnt(3) & ( \Decoder3~17_combout\ & ( (!\LessThan3~5_combout\ & (!rx_cnt(4) & (\upload~input_o\ & !rx_cnt(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan3~5_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_rx_cnt(31),
	datae => ALT_INV_rx_cnt(3),
	dataf => \ALT_INV_Decoder3~17_combout\,
	combout => \Decoder3~22_combout\);

-- Location: MLABCELL_X42_Y34_N36
\databus[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~29_combout\ = (!addr_reg(4) & (\databus[0]~28_combout\ & \OE~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_addr_reg(4),
	datac => \ALT_INV_databus[0]~28_combout\,
	datad => \ALT_INV_OE~q\,
	combout => \databus[0]~29_combout\);

-- Location: MLABCELL_X49_Y31_N6
\rxbyte_c~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c~2_combout\ = !\uart|data_out\(0) $ (\rx_state~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \uart|ALT_INV_data_out\(0),
	datac => \ALT_INV_rx_state~q\,
	combout => \rxbyte_c~2_combout\);

-- Location: FF_X49_Y31_N8
\rxbyte_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \rxbyte_c~2_combout\,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(0));

-- Location: LABCELL_X43_Y35_N30
\databus[0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~23_combout\ = ( addr_reg(4) & ( \OE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_addr_reg(4),
	dataf => \ALT_INV_OE~q\,
	combout => \databus[0]~23_combout\);

-- Location: LABCELL_X40_Y34_N54
\A2D[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~feeder_combout\ = ( \databus[0]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \A2D[3][0]~feeder_combout\);

-- Location: LABCELL_X39_Y35_N54
\Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = ( !IR(5) & ( (!IR(7) & (!IR(4) & IR(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => ALT_INV_IR(4),
	datac => ALT_INV_IR(6),
	dataf => ALT_INV_IR(5),
	combout => \Mux8~1_combout\);

-- Location: LABCELL_X39_Y35_N42
\Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = ( !IR(0) & ( (IR(1) & ((IR(2)) # (IR(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(1),
	datab => ALT_INV_IR(3),
	datad => ALT_INV_IR(2),
	dataf => ALT_INV_IR(0),
	combout => \Mux8~0_combout\);

-- Location: LABCELL_X39_Y35_N57
\Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = ( \Mux8~0_combout\ & ( \Mux8~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mux8~1_combout\,
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => \Mux8~2_combout\);

-- Location: LABCELL_X39_Y34_N36
\A2D[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][0]~feeder_combout\ = ( \databus[0]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \A2D[1][0]~feeder_combout\);

-- Location: LABCELL_X39_Y34_N30
\A2D[3][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~4_combout\ = ( IR(6) & ( !\Mux46~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux46~0_combout\,
	dataf => ALT_INV_IR(6),
	combout => \A2D[3][0]~4_combout\);

-- Location: LABCELL_X39_Y34_N57
\A2D[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][1]~feeder_combout\ = \databus[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[1]~41_combout\,
	combout => \A2D[1][1]~feeder_combout\);

-- Location: LABCELL_X44_Y35_N27
\A2D[3][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][1]~feeder_combout\ = \databus[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_databus[1]~41_combout\,
	combout => \A2D[3][1]~feeder_combout\);

-- Location: FF_X44_Y35_N29
\A2D[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][1]~feeder_combout\,
	asdata => \aluI|Mux6~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][1]~q\);

-- Location: LABCELL_X40_Y33_N0
\A2D[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][1]~feeder_combout\ = \databus[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_databus[1]~41_combout\,
	combout => \A2D[0][1]~feeder_combout\);

-- Location: LABCELL_X47_Y32_N12
\Decoder3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~13_combout\ = ( !\LessThan3~5_combout\ & ( !rx_cnt(4) & ( (rx_cnt(0) & (!rx_cnt(31) & (\upload~input_o\ & rx_cnt(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(0),
	datab => ALT_INV_rx_cnt(31),
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_rx_cnt(3),
	datae => \ALT_INV_LessThan3~5_combout\,
	dataf => ALT_INV_rx_cnt(4),
	combout => \Decoder3~13_combout\);

-- Location: MLABCELL_X49_Y31_N15
\rxbyte_c~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c~3_combout\ = ( \rx_state~q\ & ( \uart|data_out\(1) ) ) # ( !\rx_state~q\ & ( !\uart|data_out\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \uart|ALT_INV_data_out\(1),
	dataf => \ALT_INV_rx_state~q\,
	combout => \rxbyte_c~3_combout\);

-- Location: FF_X49_Y31_N17
\rxbyte_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	d => \rxbyte_c~3_combout\,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(1));

-- Location: MLABCELL_X45_Y33_N18
\RAM~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~82_combout\ = ( \databus[1]~41_combout\ & ( (!\Decoder3~13_combout\) # ((!\Decoder3~16_combout\) # (!rxbyte_c(1))) ) ) # ( !\databus[1]~41_combout\ & ( (\Decoder3~13_combout\ & (\Decoder3~16_combout\ & !rxbyte_c(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000111111111110111000010001000000001111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => \ALT_INV_Decoder3~16_combout\,
	datad => ALT_INV_rxbyte_c(1),
	datae => \ALT_INV_databus[1]~41_combout\,
	combout => \RAM~82_combout\);

-- Location: MLABCELL_X42_Y32_N30
\Decoder2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~1_combout\ = ( addr_reg(1) & ( addr_reg(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(2),
	dataf => ALT_INV_addr_reg(1),
	combout => \Decoder2~1_combout\);

-- Location: LABCELL_X36_Y32_N45
\addr_reg[0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[0]~14_combout\ = ( !\state.fst2~q\ & ( (\state.fst3~q\ & (!IR(7) & (!\upload~input_o\ & \state.fst1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst3~q\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_state.fst1~q\,
	dataf => \ALT_INV_state.fst2~q\,
	combout => \addr_reg[0]~14_combout\);

-- Location: LABCELL_X36_Y32_N21
\addr_reg[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[0]~12_combout\ = ( \state.fst3~q\ & ( (!\upload~input_o\ & ((!\state.fst1~q\) # ((!\state.fst2~q\ & !IR(7))))) ) ) # ( !\state.fst3~q\ & ( (!\upload~input_o\ & !\state.fst1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100100000001100110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst2~q\,
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_IR(7),
	datad => \ALT_INV_state.fst1~q\,
	dataf => \ALT_INV_state.fst3~q\,
	combout => \addr_reg[0]~12_combout\);

-- Location: LABCELL_X35_Y32_N48
\Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~13_combout\ = ( !\I_state.ist1~q\ & ( (!\Mux46~12_combout\ & ((((addr_reg(0)))))) # (\Mux46~12_combout\ & ((!IR(0) & (((!IP(0))))) # (IR(0) & (SP(0))))) ) ) # ( \I_state.ist1~q\ & ( (!IR(0) & ((!\I_state.ist2~q\ & (((addr_reg(0))))) # 
-- (\I_state.ist2~q\ & ((!\Mux46~12_combout\ & ((addr_reg(0)))) # (\Mux46~12_combout\ & (!SP(0))))))) # (IR(0) & ((((addr_reg(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111111010001110100010000100011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SP(0),
	datab => ALT_INV_IR(0),
	datac => \ALT_INV_I_state.ist2~q\,
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_I_state.ist1~q\,
	dataf => \ALT_INV_Mux46~12_combout\,
	datag => ALT_INV_IP(0),
	combout => \Mux31~13_combout\);

-- Location: LABCELL_X41_Y32_N36
\Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = ( IP(0) & ( (!\I_state.ist1~q\ & \Mux46~1_combout\) ) ) # ( !IP(0) & ( (\I_state.ist2~q\ & \Mux46~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist1~q\,
	datac => \ALT_INV_I_state.ist2~q\,
	datad => \ALT_INV_Mux46~1_combout\,
	dataf => ALT_INV_IP(0),
	combout => \Mux31~0_combout\);

-- Location: LABCELL_X41_Y32_N48
\Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = ( !\Mux31~0_combout\ & ( \Mux26~0_combout\ & ( (!\Mux46~1_combout\ & (!addr_reg(0))) # (\Mux46~1_combout\ & (!\I_state.ist3~q\ & ((!addr_reg(0)) # (!\I_state~15_combout\)))) ) ) ) # ( !\Mux31~0_combout\ & ( !\Mux26~0_combout\ & ( 
-- (!addr_reg(0)) # ((\Mux46~1_combout\ & ((!\I_state~15_combout\) # (\I_state.ist3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111001101000000000000000011011000110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~1_combout\,
	datab => ALT_INV_addr_reg(0),
	datac => \ALT_INV_I_state.ist3~q\,
	datad => \ALT_INV_I_state~15_combout\,
	datae => \ALT_INV_Mux31~0_combout\,
	dataf => \ALT_INV_Mux26~0_combout\,
	combout => \Mux31~1_combout\);

-- Location: LABCELL_X35_Y32_N54
\Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = ( !\I_state.ist1~q\ & ( (((!\Mux35~1_combout\ & ((addr_reg(0)))) # (\Mux35~1_combout\ & (!IP(0))))) ) ) # ( \I_state.ist1~q\ & ( (!\I_state.ist2~q\ & ((((addr_reg(0)))))) # (\I_state.ist2~q\ & ((!\Mux35~1_combout\ & (((addr_reg(0))))) 
-- # (\Mux35~1_combout\ & (!SP(0) $ ((IR(2))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111111110000111100000000100111111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SP(0),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_I_state.ist2~q\,
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_I_state.ist1~q\,
	dataf => \ALT_INV_Mux35~1_combout\,
	datag => ALT_INV_IP(0),
	combout => \Mux31~9_combout\);

-- Location: MLABCELL_X37_Y32_N42
\Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = ( IR(0) & ( \I_state.ist1~q\ & ( (!\I_state.ist4~q\ & ((!IP(0)) # ((!\I_state.ist2~q\)))) # (\I_state.ist4~q\ & (!addr_reg(0) & ((!IP(0)) # (!\I_state.ist2~q\)))) ) ) ) # ( !IR(0) & ( \I_state.ist1~q\ & ( (!\I_state.ist2~q\ & 
-- ((!addr_reg(0)))) # (\I_state.ist2~q\ & (!IP(0))) ) ) ) # ( IR(0) & ( !\I_state.ist1~q\ & ( (IP(0) & (!\I_state.ist2~q\ & ((!\I_state.ist4~q\) # (!addr_reg(0))))) ) ) ) # ( !IR(0) & ( !\I_state.ist1~q\ & ( IP(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100100000000011110000110011001111101011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist4~q\,
	datab => ALT_INV_IP(0),
	datac => ALT_INV_addr_reg(0),
	datad => \ALT_INV_I_state.ist2~q\,
	datae => ALT_INV_IR(0),
	dataf => \ALT_INV_I_state.ist1~q\,
	combout => \Mux31~4_combout\);

-- Location: MLABCELL_X37_Y32_N33
\Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = ( \I_state.ist3~q\ & ( (!addr_reg(0) & (IR(3) & ((!\Mux35~0_combout\) # (\Mux31~4_combout\)))) ) ) # ( !\I_state.ist3~q\ & ( (!IR(3) & (((\Mux31~4_combout\)))) # (IR(3) & (!addr_reg(0) & ((!\Mux35~0_combout\) # (\Mux31~4_combout\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111000001110001011100000111000100010000000100010001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(0),
	datab => ALT_INV_IR(3),
	datac => \ALT_INV_Mux31~4_combout\,
	datad => \ALT_INV_Mux35~0_combout\,
	dataf => \ALT_INV_I_state.ist3~q\,
	combout => \Mux31~6_combout\);

-- Location: LABCELL_X35_Y32_N45
\Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = ( IR(2) & ( (!IR(0) & (((!addr_reg(0))))) # (IR(0) & (IP(0) & ((!\I_state.ist1~q\) # (!addr_reg(0))))) ) ) # ( !IR(2) & ( !addr_reg(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110011101100000011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist1~q\,
	datab => ALT_INV_addr_reg(0),
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IP(0),
	dataf => ALT_INV_IR(2),
	combout => \Mux31~5_combout\);

-- Location: MLABCELL_X37_Y32_N12
\Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = ( \Mux31~5_combout\ & ( \Mux46~0_combout\ & ( (!IR(0) & (((IR(3) & \Mux35~0_combout\)) # (\Mux31~4_combout\))) # (IR(0) & (IR(3) & (\Mux35~0_combout\))) ) ) ) # ( !\Mux31~5_combout\ & ( \Mux46~0_combout\ & ( (!IR(0) & 
-- (\Mux31~4_combout\ & ((!IR(3)) # (!\Mux35~0_combout\)))) ) ) ) # ( \Mux31~5_combout\ & ( !\Mux46~0_combout\ & ( (!IR(3) & (!IR(0))) # (IR(3) & (((!IR(0) & \Mux31~4_combout\)) # (\Mux35~0_combout\))) ) ) ) # ( !\Mux31~5_combout\ & ( !\Mux46~0_combout\ & ( 
-- (!IR(0) & (IR(3) & (!\Mux35~0_combout\ & \Mux31~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000100010111010101100000000101010000000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(3),
	datac => \ALT_INV_Mux35~0_combout\,
	datad => \ALT_INV_Mux31~4_combout\,
	datae => \ALT_INV_Mux31~5_combout\,
	dataf => \ALT_INV_Mux46~0_combout\,
	combout => \Mux31~7_combout\);

-- Location: MLABCELL_X37_Y32_N21
\Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = ( IR(0) & ( \Mux46~6_combout\ & ( (\Mux31~4_combout\) # (IR(3)) ) ) ) # ( IR(0) & ( !\Mux46~6_combout\ & ( (!addr_reg(0)) # (IR(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011101100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(0),
	datab => ALT_INV_IR(3),
	datac => \ALT_INV_Mux31~4_combout\,
	datae => ALT_INV_IR(0),
	dataf => \ALT_INV_Mux46~6_combout\,
	combout => \Mux31~8_combout\);

-- Location: MLABCELL_X42_Y32_N54
\Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = ( \Mux31~8_combout\ & ( \Mux26~0_combout\ & ( (!\Mux31~6_combout\ & (!\Mux31~7_combout\ & ((\Mux46~6_combout\) # (IR(3))))) ) ) ) # ( !\Mux31~8_combout\ & ( \Mux26~0_combout\ & ( !\Mux31~7_combout\ ) ) ) # ( \Mux31~8_combout\ & ( 
-- !\Mux26~0_combout\ & ( (!\Mux31~6_combout\ & (IR(3) & !\Mux31~7_combout\)) ) ) ) # ( !\Mux31~8_combout\ & ( !\Mux26~0_combout\ & ( !\Mux31~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000001000100000000011111111000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => ALT_INV_IR(3),
	datac => \ALT_INV_Mux46~6_combout\,
	datad => \ALT_INV_Mux31~7_combout\,
	datae => \ALT_INV_Mux31~8_combout\,
	dataf => \ALT_INV_Mux26~0_combout\,
	combout => \Mux31~2_combout\);

-- Location: MLABCELL_X42_Y32_N24
\Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = ( IR(5) & ( \Mux31~2_combout\ & ( (!IR(1) & (\Mux31~13_combout\)) # (IR(1) & ((\Mux31~9_combout\))) ) ) ) # ( !IR(5) & ( \Mux31~2_combout\ & ( (!\Mux31~1_combout\) # (IR(1)) ) ) ) # ( IR(5) & ( !\Mux31~2_combout\ & ( (!IR(1) & 
-- (\Mux31~13_combout\)) # (IR(1) & ((\Mux31~9_combout\))) ) ) ) # ( !IR(5) & ( !\Mux31~2_combout\ & ( (!\Mux31~1_combout\ & !IR(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000010101010000111111001100111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~13_combout\,
	datab => \ALT_INV_Mux31~1_combout\,
	datac => \ALT_INV_Mux31~9_combout\,
	datad => ALT_INV_IR(1),
	datae => ALT_INV_IR(5),
	dataf => \ALT_INV_Mux31~2_combout\,
	combout => \Mux31~3_combout\);

-- Location: MLABCELL_X42_Y32_N0
\addr_reg[0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[0]~15_combout\ = ( addr_reg(0) & ( \Mux31~3_combout\ & ( ((!\addr_reg[0]~12_combout\) # ((\addr_reg[0]~13_combout\ & IP(0)))) # (\addr_reg[0]~14_combout\) ) ) ) # ( !addr_reg(0) & ( \Mux31~3_combout\ & ( ((\addr_reg[0]~13_combout\ & IP(0))) # 
-- (\addr_reg[0]~14_combout\) ) ) ) # ( addr_reg(0) & ( !\Mux31~3_combout\ & ( (!\addr_reg[0]~12_combout\) # ((\addr_reg[0]~13_combout\ & IP(0))) ) ) ) # ( !addr_reg(0) & ( !\Mux31~3_combout\ & ( (\addr_reg[0]~13_combout\ & IP(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111100001111001101010101011101111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_addr_reg[0]~14_combout\,
	datab => \ALT_INV_addr_reg[0]~13_combout\,
	datac => \ALT_INV_addr_reg[0]~12_combout\,
	datad => ALT_INV_IP(0),
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_Mux31~3_combout\,
	combout => \addr_reg[0]~15_combout\);

-- Location: FF_X42_Y32_N2
\addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \addr_reg[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr_reg(0));

-- Location: LABCELL_X41_Y31_N33
\Decoder2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~7_combout\ = ( !addr_reg(0) & ( (!\upload~input_o\ & (\RW~q\ & (!addr_reg(4) & addr_reg(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => \ALT_INV_RW~q\,
	datac => ALT_INV_addr_reg(4),
	datad => ALT_INV_addr_reg(3),
	dataf => ALT_INV_addr_reg(0),
	combout => \Decoder2~7_combout\);

-- Location: MLABCELL_X45_Y29_N9
\RAM[14][2]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[14][2]~26_combout\ = ( \Decoder2~7_combout\ & ( ((\Decoder3~16_combout\ & \Decoder3~13_combout\)) # (\Decoder2~1_combout\) ) ) # ( !\Decoder2~7_combout\ & ( (\Decoder3~16_combout\ & \Decoder3~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~16_combout\,
	datac => \ALT_INV_Decoder3~13_combout\,
	datad => \ALT_INV_Decoder2~1_combout\,
	dataf => \ALT_INV_Decoder2~7_combout\,
	combout => \RAM[14][2]~26_combout\);

-- Location: FF_X45_Y33_N20
\RAM[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~82_combout\,
	ena => \RAM[14][2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][1]~q\);

-- Location: LABCELL_X40_Y32_N3
\rxbyte_c[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c[1]~_wirecell_combout\ = !rxbyte_c(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rxbyte_c(1),
	combout => \rxbyte_c[1]~_wirecell_combout\);

-- Location: LABCELL_X44_Y31_N54
\RAM[6][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[6][1]~feeder_combout\);

-- Location: FF_X44_Y31_N56
\RAM[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][1]~q\);

-- Location: LABCELL_X43_Y29_N39
\RAM[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[2][1]~feeder_combout\);

-- Location: MLABCELL_X45_Y33_N42
\Decoder3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~15_combout\ = ( !rx_cnt(2) & ( rx_cnt(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	dataf => ALT_INV_rx_cnt(2),
	combout => \Decoder3~15_combout\);

-- Location: LABCELL_X47_Y29_N54
\Decoder3~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~23_combout\ = ( \LessThan3~5_combout\ & ( \Decoder3~15_combout\ ) ) # ( !\LessThan3~5_combout\ & ( \Decoder3~15_combout\ & ( (!rx_cnt(0)) # ((!\mem~0_combout\) # ((rx_cnt(4)) # (rx_cnt(3)))) ) ) ) # ( \LessThan3~5_combout\ & ( 
-- !\Decoder3~15_combout\ ) ) # ( !\LessThan3~5_combout\ & ( !\Decoder3~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(0),
	datab => \ALT_INV_mem~0_combout\,
	datac => ALT_INV_rx_cnt(3),
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_LessThan3~5_combout\,
	dataf => \ALT_INV_Decoder3~15_combout\,
	combout => \Decoder3~23_combout\);

-- Location: LABCELL_X44_Y29_N45
\Decoder2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~13_combout\ = ( !addr_reg(4) & ( !addr_reg(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_addr_reg(2),
	dataf => ALT_INV_addr_reg(4),
	combout => \Decoder2~13_combout\);

-- Location: LABCELL_X47_Y32_N33
\Decoder3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~14_combout\ = ( !rx_cnt(31) & ( (rx_cnt(0) & (\upload~input_o\ & (!rx_cnt(3) & !\LessThan3~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(0),
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_rx_cnt(3),
	datad => \ALT_INV_LessThan3~5_combout\,
	dataf => ALT_INV_rx_cnt(31),
	combout => \Decoder3~14_combout\);

-- Location: LABCELL_X43_Y29_N18
\RAM[2][3]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][3]~35_combout\ = ( addr_reg(1) & ( \Decoder2~9_combout\ & ( ((\Decoder3~15_combout\ & (!rx_cnt(4) & \Decoder3~14_combout\))) # (\Decoder2~13_combout\) ) ) ) # ( !addr_reg(1) & ( \Decoder2~9_combout\ & ( (\Decoder3~15_combout\ & (!rx_cnt(4) & 
-- \Decoder3~14_combout\)) ) ) ) # ( addr_reg(1) & ( !\Decoder2~9_combout\ & ( (\Decoder3~15_combout\ & (!rx_cnt(4) & \Decoder3~14_combout\)) ) ) ) # ( !addr_reg(1) & ( !\Decoder2~9_combout\ & ( (\Decoder3~15_combout\ & (!rx_cnt(4) & \Decoder3~14_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~15_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_Decoder2~13_combout\,
	datad => \ALT_INV_Decoder3~14_combout\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_Decoder2~9_combout\,
	combout => \RAM[2][3]~35_combout\);

-- Location: FF_X43_Y29_N41
\RAM[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][1]~q\);

-- Location: LABCELL_X44_Y33_N54
\RAM~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~75_combout\ = ( \Decoder3~15_combout\ & ( (!\Decoder3~13_combout\ & ((!\databus[1]~41_combout\))) # (\Decoder3~13_combout\ & (rxbyte_c(1))) ) ) # ( !\Decoder3~15_combout\ & ( !\databus[1]~41_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101111000001011010111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datac => ALT_INV_rxbyte_c(1),
	datad => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_Decoder3~15_combout\,
	combout => \RAM~75_combout\);

-- Location: LABCELL_X44_Y28_N33
\Decoder2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~6_combout\ = ( !addr_reg(2) & ( addr_reg(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_addr_reg(1),
	datae => ALT_INV_addr_reg(2),
	combout => \Decoder2~6_combout\);

-- Location: LABCELL_X41_Y30_N21
\RAM[10][3]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[10][3]~24_combout\ = ( \Decoder2~6_combout\ & ( ((\Decoder3~13_combout\ & \Decoder3~15_combout\)) # (\Decoder2~7_combout\) ) ) # ( !\Decoder2~6_combout\ & ( (\Decoder3~13_combout\ & \Decoder3~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datac => \ALT_INV_Decoder3~15_combout\,
	datad => \ALT_INV_Decoder2~7_combout\,
	dataf => \ALT_INV_Decoder2~6_combout\,
	combout => \RAM[10][3]~24_combout\);

-- Location: FF_X44_Y33_N56
\RAM[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~75_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][1]~q\);

-- Location: MLABCELL_X42_Y33_N30
\databus[1]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~36_combout\ = ( \RAM[2][1]~q\ & ( \RAM[10][1]~q\ & ( (!addr_reg(3) & (((!addr_reg(2)) # (\RAM[6][1]~q\)))) # (addr_reg(3) & (\RAM[14][1]~q\ & ((addr_reg(2))))) ) ) ) # ( !\RAM[2][1]~q\ & ( \RAM[10][1]~q\ & ( (addr_reg(2) & ((!addr_reg(3) & 
-- ((\RAM[6][1]~q\))) # (addr_reg(3) & (\RAM[14][1]~q\)))) ) ) ) # ( \RAM[2][1]~q\ & ( !\RAM[10][1]~q\ & ( (!addr_reg(2)) # ((!addr_reg(3) & ((\RAM[6][1]~q\))) # (addr_reg(3) & (\RAM[14][1]~q\))) ) ) ) # ( !\RAM[2][1]~q\ & ( !\RAM[10][1]~q\ & ( (!addr_reg(3) 
-- & (((\RAM[6][1]~q\ & addr_reg(2))))) # (addr_reg(3) & (((!addr_reg(2))) # (\RAM[14][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110101111111110011010100000000001101011111000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[14][1]~q\,
	datab => \ALT_INV_RAM[6][1]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[2][1]~q\,
	dataf => \ALT_INV_RAM[10][1]~q\,
	combout => \databus[1]~36_combout\);

-- Location: LABCELL_X44_Y32_N6
\RAM[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][1]~feeder_combout\ = ( \rxbyte_c[1]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[4][1]~feeder_combout\);

-- Location: LABCELL_X44_Y32_N9
\Decoder3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~25_combout\ = ((!\Decoder3~14_combout\) # ((!rx_cnt(2)) # (rx_cnt(4)))) # (rx_cnt(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111111111111011111111111111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(2),
	datad => ALT_INV_rx_cnt(4),
	combout => \Decoder3~25_combout\);

-- Location: LABCELL_X44_Y33_N42
\Decoder2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~14_combout\ = ( addr_reg(2) & ( !addr_reg(1) & ( !addr_reg(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_addr_reg(4),
	datae => ALT_INV_addr_reg(2),
	dataf => ALT_INV_addr_reg(1),
	combout => \Decoder2~14_combout\);

-- Location: MLABCELL_X45_Y33_N24
\RAM[4][5]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][5]~37_combout\ = ( \Decoder2~14_combout\ & ( \Decoder2~9_combout\ ) ) # ( !\Decoder2~14_combout\ & ( \Decoder2~9_combout\ & ( (!rx_cnt(4) & (rx_cnt(2) & (!rx_cnt(1) & \Decoder3~14_combout\))) ) ) ) # ( \Decoder2~14_combout\ & ( 
-- !\Decoder2~9_combout\ & ( (!rx_cnt(4) & (rx_cnt(2) & (!rx_cnt(1) & \Decoder3~14_combout\))) ) ) ) # ( !\Decoder2~14_combout\ & ( !\Decoder2~9_combout\ & ( (!rx_cnt(4) & (rx_cnt(2) & (!rx_cnt(1) & \Decoder3~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => ALT_INV_rx_cnt(2),
	datac => ALT_INV_rx_cnt(1),
	datad => \ALT_INV_Decoder3~14_combout\,
	datae => \ALT_INV_Decoder2~14_combout\,
	dataf => \ALT_INV_Decoder2~9_combout\,
	combout => \RAM[4][5]~37_combout\);

-- Location: FF_X44_Y32_N8
\RAM[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][1]~q\);

-- Location: LABCELL_X44_Y29_N21
\Decoder3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~6_combout\ = ( rx_cnt(2) & ( !rx_cnt(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	dataf => ALT_INV_rx_cnt(2),
	combout => \Decoder3~6_combout\);

-- Location: LABCELL_X44_Y30_N45
\RAM~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~78_combout\ = ( \databus[1]~41_combout\ & ( (\Decoder3~6_combout\ & (rxbyte_c(1) & \Decoder3~13_combout\)) ) ) # ( !\databus[1]~41_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001111111111111100111100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(1),
	datad => \ALT_INV_Decoder3~13_combout\,
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \RAM~78_combout\);

-- Location: MLABCELL_X45_Y32_N33
\Decoder2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~8_combout\ = ( addr_reg(2) & ( !addr_reg(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_addr_reg(1),
	dataf => ALT_INV_addr_reg(2),
	combout => \Decoder2~8_combout\);

-- Location: MLABCELL_X45_Y31_N33
\RAM[12][7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[12][7]~12_combout\ = ( \Decoder2~7_combout\ & ( ((\Decoder3~13_combout\ & \Decoder3~6_combout\)) # (\Decoder2~8_combout\) ) ) # ( !\Decoder2~7_combout\ & ( (\Decoder3~13_combout\ & \Decoder3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => \ALT_INV_Decoder2~8_combout\,
	datac => \ALT_INV_Decoder3~6_combout\,
	dataf => \ALT_INV_Decoder2~7_combout\,
	combout => \RAM[12][7]~12_combout\);

-- Location: FF_X44_Y30_N47
\RAM[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~78_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][1]~q\);

-- Location: LABCELL_X43_Y35_N42
\RAM~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~84_combout\ = ( rxbyte_c(1) & ( \databus[1]~41_combout\ & ( (!\Decoder3~14_combout\) # (((rx_cnt(1)) # (rx_cnt(2))) # (rx_cnt(4))) ) ) ) # ( !rxbyte_c(1) & ( \databus[1]~41_combout\ ) ) # ( !rxbyte_c(1) & ( !\databus[1]~41_combout\ & ( 
-- (\Decoder3~14_combout\ & (!rx_cnt(4) & (!rx_cnt(2) & !rx_cnt(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000011111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rx_cnt(2),
	datad => ALT_INV_rx_cnt(1),
	datae => ALT_INV_rxbyte_c(1),
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \RAM~84_combout\);

-- Location: MLABCELL_X45_Y32_N21
\Decoder2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~12_combout\ = ( !addr_reg(2) & ( (!addr_reg(4) & !addr_reg(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(4),
	datad => ALT_INV_addr_reg(1),
	dataf => ALT_INV_addr_reg(2),
	combout => \Decoder2~12_combout\);

-- Location: LABCELL_X44_Y32_N0
\RAM[0][6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[0][6]~32_combout\ = ( \Decoder2~12_combout\ & ( \Decoder2~9_combout\ ) ) # ( !\Decoder2~12_combout\ & ( \Decoder2~9_combout\ & ( (\Decoder3~14_combout\ & (!rx_cnt(2) & (!rx_cnt(1) & !rx_cnt(4)))) ) ) ) # ( \Decoder2~12_combout\ & ( 
-- !\Decoder2~9_combout\ & ( (\Decoder3~14_combout\ & (!rx_cnt(2) & (!rx_cnt(1) & !rx_cnt(4)))) ) ) ) # ( !\Decoder2~12_combout\ & ( !\Decoder2~9_combout\ & ( (\Decoder3~14_combout\ & (!rx_cnt(2) & (!rx_cnt(1) & !rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rx_cnt(2),
	datac => ALT_INV_rx_cnt(1),
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_Decoder2~12_combout\,
	dataf => \ALT_INV_Decoder2~9_combout\,
	combout => \RAM[0][6]~32_combout\);

-- Location: FF_X43_Y35_N44
\RAM[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~84_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][1]~q\);

-- Location: MLABCELL_X42_Y33_N12
\RAM[8][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[8][1]~feeder_combout\);

-- Location: LABCELL_X47_Y31_N30
\Decoder3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~11_combout\ = ( !rx_cnt(2) & ( !rx_cnt(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	dataf => ALT_INV_rx_cnt(2),
	combout => \Decoder3~11_combout\);

-- Location: LABCELL_X47_Y29_N48
\Decoder3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~12_combout\ = ( rx_cnt(0) & ( \LessThan3~5_combout\ ) ) # ( !rx_cnt(0) & ( \LessThan3~5_combout\ ) ) # ( rx_cnt(0) & ( !\LessThan3~5_combout\ & ( (!\Decoder3~11_combout\) # ((!\mem~0_combout\) # ((!rx_cnt(3)) # (rx_cnt(4)))) ) ) ) # ( !rx_cnt(0) 
-- & ( !\LessThan3~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~11_combout\,
	datab => \ALT_INV_mem~0_combout\,
	datac => ALT_INV_rx_cnt(3),
	datad => ALT_INV_rx_cnt(4),
	datae => ALT_INV_rx_cnt(0),
	dataf => \ALT_INV_LessThan3~5_combout\,
	combout => \Decoder3~12_combout\);

-- Location: LABCELL_X44_Y31_N0
\RAM[8][1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][1]~10_combout\ = ( \Decoder2~7_combout\ & ( (!\Decoder3~11_combout\ & (!addr_reg(2) & (!addr_reg(1)))) # (\Decoder3~11_combout\ & (((!addr_reg(2) & !addr_reg(1))) # (\Decoder3~13_combout\))) ) ) # ( !\Decoder2~7_combout\ & ( (\Decoder3~11_combout\ 
-- & \Decoder3~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111000000110101011100000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~11_combout\,
	datab => ALT_INV_addr_reg(2),
	datac => ALT_INV_addr_reg(1),
	datad => \ALT_INV_Decoder3~13_combout\,
	dataf => \ALT_INV_Decoder2~7_combout\,
	combout => \RAM[8][1]~10_combout\);

-- Location: FF_X42_Y33_N14
\RAM[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][1]~q\);

-- Location: MLABCELL_X42_Y33_N36
\databus[1]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~35_combout\ = ( \RAM[0][1]~q\ & ( \RAM[8][1]~q\ & ( (!addr_reg(2)) # ((!addr_reg(3) & (\RAM[4][1]~q\)) # (addr_reg(3) & ((!\RAM[12][1]~q\)))) ) ) ) # ( !\RAM[0][1]~q\ & ( \RAM[8][1]~q\ & ( (!addr_reg(3) & (\RAM[4][1]~q\ & ((addr_reg(2))))) # 
-- (addr_reg(3) & (((!\RAM[12][1]~q\) # (!addr_reg(2))))) ) ) ) # ( \RAM[0][1]~q\ & ( !\RAM[8][1]~q\ & ( (!addr_reg(3) & (((!addr_reg(2))) # (\RAM[4][1]~q\))) # (addr_reg(3) & (((!\RAM[12][1]~q\ & addr_reg(2))))) ) ) ) # ( !\RAM[0][1]~q\ & ( !\RAM[8][1]~q\ & 
-- ( (addr_reg(2) & ((!addr_reg(3) & (\RAM[4][1]~q\)) # (addr_reg(3) & ((!\RAM[12][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011100111100000101110000001111010111001111111101011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[4][1]~q\,
	datab => \ALT_INV_RAM[12][1]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[0][1]~q\,
	dataf => \ALT_INV_RAM[8][1]~q\,
	combout => \databus[1]~35_combout\);

-- Location: LABCELL_X47_Y29_N24
\Decoder3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~4_combout\ = ( rx_cnt(3) & ( !\LessThan3~5_combout\ & ( (\Decoder3~0_combout\ & (!rx_cnt(4) & (\upload~input_o\ & !rx_cnt(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~0_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_rx_cnt(31),
	datae => ALT_INV_rx_cnt(3),
	dataf => \ALT_INV_LessThan3~5_combout\,
	combout => \Decoder3~4_combout\);

-- Location: MLABCELL_X37_Y35_N0
\databus[1]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~31_combout\ = ( data_reg(1) & ( !\OE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_OE~q\,
	dataf => ALT_INV_data_reg(1),
	combout => \databus[1]~31_combout\);

-- Location: LABCELL_X43_Y33_N51
\RAM[21][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][1]~feeder_combout\ = ( \rxbyte_c[1]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[21][1]~feeder_combout\);

-- Location: MLABCELL_X45_Y33_N57
\Decoder3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~19_combout\ = ( rx_cnt(1) & ( \LessThan3~5_combout\ ) ) # ( !rx_cnt(1) & ( \LessThan3~5_combout\ ) ) # ( rx_cnt(1) & ( !\LessThan3~5_combout\ & ( (!rx_cnt(4)) # (((!\Decoder3~9_combout\) # (!\mem~0_combout\)) # (rx_cnt(3))) ) ) ) # ( !rx_cnt(1) 
-- & ( !\LessThan3~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => ALT_INV_rx_cnt(3),
	datac => \ALT_INV_Decoder3~9_combout\,
	datad => \ALT_INV_mem~0_combout\,
	datae => ALT_INV_rx_cnt(1),
	dataf => \ALT_INV_LessThan3~5_combout\,
	combout => \Decoder3~19_combout\);

-- Location: LABCELL_X47_Y32_N9
\Decoder3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~20_combout\ = ( !rx_cnt(31) & ( (\upload~input_o\ & (!rx_cnt(3) & !\LessThan3~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datac => ALT_INV_rx_cnt(3),
	datad => \ALT_INV_LessThan3~5_combout\,
	dataf => ALT_INV_rx_cnt(31),
	combout => \Decoder3~20_combout\);

-- Location: MLABCELL_X42_Y32_N36
\Decoder2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~0_combout\ = ( addr_reg(4) & ( (\RW~q\ & (!\upload~input_o\ & (!addr_reg(3) & addr_reg(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RW~q\,
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(0),
	dataf => ALT_INV_addr_reg(4),
	combout => \Decoder2~0_combout\);

-- Location: LABCELL_X43_Y33_N42
\RAM[21][0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][0]~22_combout\ = ( \Decoder2~8_combout\ & ( \Decoder2~0_combout\ ) ) # ( !\Decoder2~8_combout\ & ( \Decoder2~0_combout\ & ( (rx_cnt(1) & (rx_cnt(4) & (\Decoder3~9_combout\ & \Decoder3~20_combout\))) ) ) ) # ( \Decoder2~8_combout\ & ( 
-- !\Decoder2~0_combout\ & ( (rx_cnt(1) & (rx_cnt(4) & (\Decoder3~9_combout\ & \Decoder3~20_combout\))) ) ) ) # ( !\Decoder2~8_combout\ & ( !\Decoder2~0_combout\ & ( (rx_cnt(1) & (rx_cnt(4) & (\Decoder3~9_combout\ & \Decoder3~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_Decoder3~9_combout\,
	datad => \ALT_INV_Decoder3~20_combout\,
	datae => \ALT_INV_Decoder2~8_combout\,
	dataf => \ALT_INV_Decoder2~0_combout\,
	combout => \RAM[21][0]~22_combout\);

-- Location: FF_X43_Y33_N53
\RAM[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][1]~q\);

-- Location: LABCELL_X43_Y33_N24
\Decoder3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~1_combout\ = ( \upload~input_o\ & ( !\LessThan3~5_combout\ & ( (rx_cnt(3) & (!rx_cnt(31) & (\Decoder3~0_combout\ & rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(3),
	datab => ALT_INV_rx_cnt(31),
	datac => \ALT_INV_Decoder3~0_combout\,
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_upload~input_o\,
	dataf => \ALT_INV_LessThan3~5_combout\,
	combout => \Decoder3~1_combout\);

-- Location: MLABCELL_X42_Y33_N9
\databus[1]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~40_combout\ = ( \databus[1]~39_combout\ & ( (!addr_reg(4) & \OE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_addr_reg(4),
	datad => \ALT_INV_OE~q\,
	dataf => \ALT_INV_databus[1]~39_combout\,
	combout => \databus[1]~40_combout\);

-- Location: LABCELL_X43_Y35_N48
\RAM~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~71_combout\ = ( rxbyte_c(1) & ( \databus[1]~40_combout\ & ( !\Decoder3~1_combout\ ) ) ) # ( !rxbyte_c(1) & ( \databus[1]~40_combout\ ) ) # ( rxbyte_c(1) & ( !\databus[1]~40_combout\ & ( (!\Decoder3~1_combout\ & (((\databus[1]~34_combout\ & 
-- \databus[0]~23_combout\)) # (\databus[1]~31_combout\))) ) ) ) # ( !rxbyte_c(1) & ( !\databus[1]~40_combout\ & ( (((\databus[1]~34_combout\ & \databus[0]~23_combout\)) # (\Decoder3~1_combout\)) # (\databus[1]~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101111111010001000100110011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[1]~31_combout\,
	datab => \ALT_INV_Decoder3~1_combout\,
	datac => \ALT_INV_databus[1]~34_combout\,
	datad => \ALT_INV_databus[0]~23_combout\,
	datae => ALT_INV_rxbyte_c(1),
	dataf => \ALT_INV_databus[1]~40_combout\,
	combout => \RAM~71_combout\);

-- Location: LABCELL_X43_Y33_N18
\RAM[23][1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[23][1]~1_combout\ = ( \Decoder2~0_combout\ & ( (\Decoder2~1_combout\) # (\Decoder3~1_combout\) ) ) # ( !\Decoder2~0_combout\ & ( \Decoder3~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Decoder3~1_combout\,
	datad => \ALT_INV_Decoder2~1_combout\,
	dataf => \ALT_INV_Decoder2~0_combout\,
	combout => \RAM[23][1]~1_combout\);

-- Location: FF_X43_Y35_N50
\RAM[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~71_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][1]~q\);

-- Location: MLABCELL_X45_Y33_N36
\RAM~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~80_combout\ = ( \databus[1]~41_combout\ & ( rxbyte_c(1) & ( (rx_cnt(2) & (\Decoder3~14_combout\ & (rx_cnt(4) & !rx_cnt(1)))) ) ) ) # ( !\databus[1]~41_combout\ & ( rxbyte_c(1) ) ) # ( !\databus[1]~41_combout\ & ( !rxbyte_c(1) & ( (!rx_cnt(2)) # 
-- ((!\Decoder3~14_combout\) # ((!rx_cnt(4)) # (rx_cnt(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111000000000000000011111111111111110000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(1),
	datae => \ALT_INV_databus[1]~41_combout\,
	dataf => ALT_INV_rxbyte_c(1),
	combout => \RAM~80_combout\);

-- Location: LABCELL_X41_Y31_N0
\Decoder2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~10_combout\ = ( !addr_reg(0) & ( (!\upload~input_o\ & (addr_reg(4) & (\RW~q\ & !addr_reg(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => ALT_INV_addr_reg(4),
	datac => \ALT_INV_RW~q\,
	datad => ALT_INV_addr_reg(3),
	dataf => ALT_INV_addr_reg(0),
	combout => \Decoder2~10_combout\);

-- Location: MLABCELL_X45_Y30_N48
\RAM[20][0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[20][0]~16_combout\ = ( \Decoder2~8_combout\ & ( \Decoder3~14_combout\ & ( ((rx_cnt(2) & (rx_cnt(4) & !rx_cnt(1)))) # (\Decoder2~10_combout\) ) ) ) # ( !\Decoder2~8_combout\ & ( \Decoder3~14_combout\ & ( (rx_cnt(2) & (rx_cnt(4) & !rx_cnt(1))) ) ) ) # 
-- ( \Decoder2~8_combout\ & ( !\Decoder3~14_combout\ & ( \Decoder2~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000011000000000101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~10_combout\,
	datab => ALT_INV_rx_cnt(2),
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(1),
	datae => \ALT_INV_Decoder2~8_combout\,
	dataf => \ALT_INV_Decoder3~14_combout\,
	combout => \RAM[20][0]~16_combout\);

-- Location: FF_X45_Y33_N38
\RAM[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~80_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][1]~q\);

-- Location: LABCELL_X44_Y31_N42
\Decoder3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~21_combout\ = ( \upload~input_o\ & ( !\LessThan3~5_combout\ & ( (!rx_cnt(3) & (!rx_cnt(31) & (\Decoder3~16_combout\ & rx_cnt(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(3),
	datab => ALT_INV_rx_cnt(31),
	datac => \ALT_INV_Decoder3~16_combout\,
	datad => ALT_INV_rx_cnt(0),
	datae => \ALT_INV_upload~input_o\,
	dataf => \ALT_INV_LessThan3~5_combout\,
	combout => \Decoder3~21_combout\);

-- Location: LABCELL_X40_Y32_N30
\RAM~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~83_combout\ = ( \databus[1]~41_combout\ & ( \Decoder3~21_combout\ & ( (!rx_cnt(4)) # (!rxbyte_c(1)) ) ) ) # ( !\databus[1]~41_combout\ & ( \Decoder3~21_combout\ & ( (rx_cnt(4) & !rxbyte_c(1)) ) ) ) # ( \databus[1]~41_combout\ & ( 
-- !\Decoder3~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010000010100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rxbyte_c(1),
	datae => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_Decoder3~21_combout\,
	combout => \RAM~83_combout\);

-- Location: LABCELL_X41_Y32_N6
\Decoder2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~11_combout\ = ( addr_reg(4) & ( addr_reg(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_addr_reg(2),
	dataf => ALT_INV_addr_reg(4),
	combout => \Decoder2~11_combout\);

-- Location: LABCELL_X44_Y31_N21
\RAM[22][1]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[22][1]~30_combout\ = ( \Decoder3~21_combout\ & ( ((\Decoder2~11_combout\ & (\Decoder2~9_combout\ & addr_reg(1)))) # (rx_cnt(4)) ) ) # ( !\Decoder3~21_combout\ & ( (\Decoder2~11_combout\ & (\Decoder2~9_combout\ & addr_reg(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101010101010101110101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder2~11_combout\,
	datac => \ALT_INV_Decoder2~9_combout\,
	datad => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_Decoder3~21_combout\,
	combout => \RAM[22][1]~30_combout\);

-- Location: FF_X40_Y32_N32
\RAM[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~83_combout\,
	ena => \RAM[22][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][1]~q\);

-- Location: LABCELL_X40_Y32_N24
\databus[1]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~33_combout\ = ( \RAM[20][1]~q\ & ( \RAM[22][1]~q\ & ( (!addr_reg(0) & (((addr_reg(1))))) # (addr_reg(0) & ((!addr_reg(1) & (\RAM[21][1]~q\)) # (addr_reg(1) & ((\RAM[23][1]~q\))))) ) ) ) # ( !\RAM[20][1]~q\ & ( \RAM[22][1]~q\ & ( (!addr_reg(0)) 
-- # ((!addr_reg(1) & (\RAM[21][1]~q\)) # (addr_reg(1) & ((\RAM[23][1]~q\)))) ) ) ) # ( \RAM[20][1]~q\ & ( !\RAM[22][1]~q\ & ( (addr_reg(0) & ((!addr_reg(1) & (\RAM[21][1]~q\)) # (addr_reg(1) & ((\RAM[23][1]~q\))))) ) ) ) # ( !\RAM[20][1]~q\ & ( 
-- !\RAM[22][1]~q\ & ( (!addr_reg(0) & (((!addr_reg(1))))) # (addr_reg(0) & ((!addr_reg(1) & (\RAM[21][1]~q\)) # (addr_reg(1) & ((\RAM[23][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000011000001010000001111110101111100110000010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[21][1]~q\,
	datab => \ALT_INV_RAM[23][1]~q\,
	datac => ALT_INV_addr_reg(0),
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[20][1]~q\,
	dataf => \ALT_INV_RAM[22][1]~q\,
	combout => \databus[1]~33_combout\);

-- Location: LABCELL_X41_Y34_N6
\RAM~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~73_combout\ = ( rxbyte_c(1) & ( \databus[1]~41_combout\ & ( (!rx_cnt(1) & (\Decoder3~14_combout\ & (rx_cnt(4) & !rx_cnt(2)))) ) ) ) # ( rxbyte_c(1) & ( !\databus[1]~41_combout\ ) ) # ( !rxbyte_c(1) & ( !\databus[1]~41_combout\ & ( 
-- ((!\Decoder3~14_combout\) # ((!rx_cnt(4)) # (rx_cnt(2)))) # (rx_cnt(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111111111111111111111100000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(2),
	datae => ALT_INV_rxbyte_c(1),
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \RAM~73_combout\);

-- Location: MLABCELL_X42_Y34_N21
\Decoder2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~2_combout\ = ( !addr_reg(1) & ( (addr_reg(4) & !addr_reg(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_addr_reg(4),
	datad => ALT_INV_addr_reg(2),
	dataf => ALT_INV_addr_reg(1),
	combout => \Decoder2~2_combout\);

-- Location: LABCELL_X41_Y34_N0
\RAM[16][2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[16][2]~14_combout\ = ( \Decoder2~2_combout\ & ( \Decoder2~9_combout\ ) ) # ( !\Decoder2~2_combout\ & ( \Decoder2~9_combout\ & ( (!rx_cnt(2) & (!rx_cnt(1) & (\Decoder3~14_combout\ & rx_cnt(4)))) ) ) ) # ( \Decoder2~2_combout\ & ( !\Decoder2~9_combout\ 
-- & ( (!rx_cnt(2) & (!rx_cnt(1) & (\Decoder3~14_combout\ & rx_cnt(4)))) ) ) ) # ( !\Decoder2~2_combout\ & ( !\Decoder2~9_combout\ & ( (!rx_cnt(2) & (!rx_cnt(1) & (\Decoder3~14_combout\ & rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => ALT_INV_rx_cnt(1),
	datac => \ALT_INV_Decoder3~14_combout\,
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_Decoder2~2_combout\,
	dataf => \ALT_INV_Decoder2~9_combout\,
	combout => \RAM[16][2]~14_combout\);

-- Location: FF_X41_Y34_N8
\RAM[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~73_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][1]~q\);

-- Location: LABCELL_X39_Y32_N18
\RAM~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~79_combout\ = ( \Decoder3~10_combout\ & ( \databus[1]~41_combout\ & ( (!rx_cnt(4)) # (!rxbyte_c(1)) ) ) ) # ( !\Decoder3~10_combout\ & ( \databus[1]~41_combout\ ) ) # ( \Decoder3~10_combout\ & ( !\databus[1]~41_combout\ & ( (rx_cnt(4) & !rxbyte_c(1)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000011111111111111111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rxbyte_c(1),
	datae => \ALT_INV_Decoder3~10_combout\,
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \RAM~79_combout\);

-- Location: MLABCELL_X42_Y30_N45
\RAM[19][3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[19][3]~9_combout\ = ( \Decoder2~0_combout\ & ( ((rx_cnt(4) & \Decoder3~10_combout\)) # (\Decoder2~6_combout\) ) ) # ( !\Decoder2~0_combout\ & ( (rx_cnt(4) & \Decoder3~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_Decoder3~10_combout\,
	datad => \ALT_INV_Decoder2~6_combout\,
	dataf => \ALT_INV_Decoder2~0_combout\,
	combout => \RAM[19][3]~9_combout\);

-- Location: FF_X39_Y32_N20
\RAM[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~79_combout\,
	ena => \RAM[19][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][1]~q\);

-- Location: LABCELL_X40_Y32_N54
\RAM[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[17][1]~feeder_combout\);

-- Location: LABCELL_X43_Y32_N54
\Decoder3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~18_combout\ = ( \LessThan3~5_combout\ & ( \Decoder3~17_combout\ ) ) # ( !\LessThan3~5_combout\ & ( \Decoder3~17_combout\ & ( ((!rx_cnt(4)) # ((!\upload~input_o\) # (rx_cnt(31)))) # (rx_cnt(3)) ) ) ) # ( \LessThan3~5_combout\ & ( 
-- !\Decoder3~17_combout\ ) ) # ( !\LessThan3~5_combout\ & ( !\Decoder3~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(3),
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_rx_cnt(31),
	datae => \ALT_INV_LessThan3~5_combout\,
	dataf => \ALT_INV_Decoder3~17_combout\,
	combout => \Decoder3~18_combout\);

-- Location: MLABCELL_X42_Y30_N33
\RAM[17][5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][5]~21_combout\ = ( \Decoder3~18_combout\ & ( (\Decoder2~0_combout\ & (!addr_reg(2) & !addr_reg(1))) ) ) # ( !\Decoder3~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~0_combout\,
	datac => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_Decoder3~18_combout\,
	combout => \RAM[17][5]~21_combout\);

-- Location: FF_X40_Y32_N56
\RAM[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][1]~q\);

-- Location: LABCELL_X40_Y32_N0
\RAM~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~76_combout\ = ( \Decoder3~14_combout\ & ( (!\Decoder3~15_combout\ & (((!\databus[1]~41_combout\)))) # (\Decoder3~15_combout\ & ((!rx_cnt(4) & ((!\databus[1]~41_combout\))) # (rx_cnt(4) & (rxbyte_c(1))))) ) ) # ( !\Decoder3~14_combout\ & ( 
-- !\databus[1]~41_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000011111110100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(1),
	datab => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_Decoder3~14_combout\,
	combout => \RAM~76_combout\);

-- Location: LABCELL_X40_Y32_N57
\RAM[18][0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[18][0]~28_combout\ = ( \Decoder2~6_combout\ & ( ((rx_cnt(4) & (\Decoder3~14_combout\ & \Decoder3~15_combout\))) # (\Decoder2~10_combout\) ) ) # ( !\Decoder2~6_combout\ & ( (rx_cnt(4) & (\Decoder3~14_combout\ & \Decoder3~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => \ALT_INV_Decoder3~15_combout\,
	datad => \ALT_INV_Decoder2~10_combout\,
	dataf => \ALT_INV_Decoder2~6_combout\,
	combout => \RAM[18][0]~28_combout\);

-- Location: FF_X40_Y32_N2
\RAM[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~76_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][1]~q\);

-- Location: LABCELL_X40_Y32_N36
\databus[1]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~32_combout\ = ( \RAM[17][1]~q\ & ( \RAM[18][1]~q\ & ( (!addr_reg(0) & (!\RAM[16][1]~q\ & ((!addr_reg(1))))) # (addr_reg(0) & (((!addr_reg(1)) # (\RAM[19][1]~q\)))) ) ) ) # ( !\RAM[17][1]~q\ & ( \RAM[18][1]~q\ & ( (!addr_reg(0) & 
-- (!\RAM[16][1]~q\ & ((!addr_reg(1))))) # (addr_reg(0) & (((\RAM[19][1]~q\ & addr_reg(1))))) ) ) ) # ( \RAM[17][1]~q\ & ( !\RAM[18][1]~q\ & ( (!addr_reg(0) & ((!\RAM[16][1]~q\) # ((addr_reg(1))))) # (addr_reg(0) & (((!addr_reg(1)) # (\RAM[19][1]~q\)))) ) ) 
-- ) # ( !\RAM[17][1]~q\ & ( !\RAM[18][1]~q\ & ( (!addr_reg(0) & ((!\RAM[16][1]~q\) # ((addr_reg(1))))) # (addr_reg(0) & (((\RAM[19][1]~q\ & addr_reg(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101111110111011010111110001000000001011101110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(0),
	datab => \ALT_INV_RAM[16][1]~q\,
	datac => \ALT_INV_RAM[19][1]~q\,
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[17][1]~q\,
	dataf => \ALT_INV_RAM[18][1]~q\,
	combout => \databus[1]~32_combout\);

-- Location: MLABCELL_X42_Y29_N51
\RAM[25][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[25][1]~feeder_combout\);

-- Location: LABCELL_X47_Y32_N54
\Decoder3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~28_combout\ = ( \Decoder3~17_combout\ & ( rx_cnt(4) & ( (((!rx_cnt(3)) # (!\upload~input_o\)) # (rx_cnt(31))) # (\LessThan3~5_combout\) ) ) ) # ( !\Decoder3~17_combout\ & ( rx_cnt(4) ) ) # ( \Decoder3~17_combout\ & ( !rx_cnt(4) ) ) # ( 
-- !\Decoder3~17_combout\ & ( !rx_cnt(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan3~5_combout\,
	datab => ALT_INV_rx_cnt(31),
	datac => ALT_INV_rx_cnt(3),
	datad => \ALT_INV_upload~input_o\,
	datae => \ALT_INV_Decoder3~17_combout\,
	dataf => ALT_INV_rx_cnt(4),
	combout => \Decoder3~28_combout\);

-- Location: LABCELL_X47_Y32_N48
\RAM[25][4]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][4]~40_combout\ = ( addr_reg(0) & ( \Decoder2~2_combout\ & ( (!\Decoder3~28_combout\) # ((!\upload~input_o\ & (addr_reg(3) & \RW~q\))) ) ) ) # ( !addr_reg(0) & ( \Decoder2~2_combout\ & ( !\Decoder3~28_combout\ ) ) ) # ( addr_reg(0) & ( 
-- !\Decoder2~2_combout\ & ( !\Decoder3~28_combout\ ) ) ) # ( !addr_reg(0) & ( !\Decoder2~2_combout\ & ( !\Decoder3~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~28_combout\,
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_RW~q\,
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_Decoder2~2_combout\,
	combout => \RAM[25][4]~40_combout\);

-- Location: FF_X42_Y29_N53
\RAM[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][1]~q\);

-- Location: MLABCELL_X45_Y31_N42
\RAM[24][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[24][1]~feeder_combout\);

-- Location: LABCELL_X44_Y30_N15
\Decoder3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~2_combout\ = ( !rx_cnt(2) & ( (rx_cnt(0) & !rx_cnt(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(0),
	datac => ALT_INV_rx_cnt(1),
	dataf => ALT_INV_rx_cnt(2),
	combout => \Decoder3~2_combout\);

-- Location: LABCELL_X43_Y32_N30
\Decoder3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~3_combout\ = ( rx_cnt(4) & ( \LessThan3~5_combout\ ) ) # ( !rx_cnt(4) & ( \LessThan3~5_combout\ ) ) # ( rx_cnt(4) & ( !\LessThan3~5_combout\ & ( (!\Decoder3~2_combout\) # ((!rx_cnt(3)) # ((!\upload~input_o\) # (rx_cnt(31)))) ) ) ) # ( !rx_cnt(4) 
-- & ( !\LessThan3~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~2_combout\,
	datab => ALT_INV_rx_cnt(3),
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_rx_cnt(31),
	datae => ALT_INV_rx_cnt(4),
	dataf => \ALT_INV_LessThan3~5_combout\,
	combout => \Decoder3~3_combout\);

-- Location: LABCELL_X43_Y32_N36
\RAM[24][6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][6]~2_combout\ = ( addr_reg(0) & ( \Decoder2~2_combout\ & ( !\Decoder3~3_combout\ ) ) ) # ( !addr_reg(0) & ( \Decoder2~2_combout\ & ( (!\Decoder3~3_combout\) # ((\RW~q\ & (!\upload~input_o\ & addr_reg(3)))) ) ) ) # ( addr_reg(0) & ( 
-- !\Decoder2~2_combout\ & ( !\Decoder3~3_combout\ ) ) ) # ( !addr_reg(0) & ( !\Decoder2~2_combout\ & ( !\Decoder3~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110111001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RW~q\,
	datab => \ALT_INV_Decoder3~3_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_addr_reg(3),
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_Decoder2~2_combout\,
	combout => \RAM[24][6]~2_combout\);

-- Location: FF_X45_Y31_N44
\RAM[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][1]~q\);

-- Location: LABCELL_X40_Y32_N42
\databus[1]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~34_combout\ = ( \RAM[25][1]~q\ & ( \RAM[24][1]~q\ & ( ((!\databus[7]~2_combout\ & ((\databus[1]~32_combout\))) # (\databus[7]~2_combout\ & (\databus[1]~33_combout\))) # (addr_reg(3)) ) ) ) # ( !\RAM[25][1]~q\ & ( \RAM[24][1]~q\ & ( 
-- (!addr_reg(3) & ((!\databus[7]~2_combout\ & ((\databus[1]~32_combout\))) # (\databus[7]~2_combout\ & (\databus[1]~33_combout\)))) # (addr_reg(3) & (((!\databus[7]~2_combout\)))) ) ) ) # ( \RAM[25][1]~q\ & ( !\RAM[24][1]~q\ & ( (!addr_reg(3) & 
-- ((!\databus[7]~2_combout\ & ((\databus[1]~32_combout\))) # (\databus[7]~2_combout\ & (\databus[1]~33_combout\)))) # (addr_reg(3) & (((\databus[7]~2_combout\)))) ) ) ) # ( !\RAM[25][1]~q\ & ( !\RAM[24][1]~q\ & ( (!addr_reg(3) & ((!\databus[7]~2_combout\ & 
-- ((\databus[1]~32_combout\))) # (\databus[7]~2_combout\ & (\databus[1]~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[1]~33_combout\,
	datab => \ALT_INV_databus[1]~32_combout\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_databus[7]~2_combout\,
	datae => \ALT_INV_RAM[25][1]~q\,
	dataf => \ALT_INV_RAM[24][1]~q\,
	combout => \databus[1]~34_combout\);

-- Location: LABCELL_X41_Y31_N24
\RAM~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~72_combout\ = ( \databus[1]~34_combout\ & ( \databus[1]~40_combout\ & ( (\Decoder3~4_combout\ & rxbyte_c(1)) ) ) ) # ( !\databus[1]~34_combout\ & ( \databus[1]~40_combout\ & ( (\Decoder3~4_combout\ & rxbyte_c(1)) ) ) ) # ( \databus[1]~34_combout\ & ( 
-- !\databus[1]~40_combout\ & ( (!\Decoder3~4_combout\ & (((!\databus[0]~23_combout\ & !\databus[1]~31_combout\)))) # (\Decoder3~4_combout\ & (rxbyte_c(1))) ) ) ) # ( !\databus[1]~34_combout\ & ( !\databus[1]~40_combout\ & ( (!\Decoder3~4_combout\ & 
-- ((!\databus[1]~31_combout\))) # (\Decoder3~4_combout\ & (rxbyte_c(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100010001101100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~4_combout\,
	datab => ALT_INV_rxbyte_c(1),
	datac => \ALT_INV_databus[0]~23_combout\,
	datad => \ALT_INV_databus[1]~31_combout\,
	datae => \ALT_INV_databus[1]~34_combout\,
	dataf => \ALT_INV_databus[1]~40_combout\,
	combout => \RAM~72_combout\);

-- Location: LABCELL_X43_Y29_N33
\Decoder2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~3_combout\ = ( !addr_reg(4) & ( addr_reg(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_addr_reg(2),
	dataf => ALT_INV_addr_reg(4),
	combout => \Decoder2~3_combout\);

-- Location: LABCELL_X43_Y29_N30
\RAM[7][6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[7][6]~4_combout\ = ( \Decoder2~4_combout\ & ( (\Decoder3~4_combout\) # (\Decoder2~3_combout\) ) ) # ( !\Decoder2~4_combout\ & ( \Decoder3~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Decoder2~3_combout\,
	datad => \ALT_INV_Decoder3~4_combout\,
	dataf => \ALT_INV_Decoder2~4_combout\,
	combout => \RAM[7][6]~4_combout\);

-- Location: FF_X41_Y31_N26
\RAM[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~72_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][1]~q\);

-- Location: LABCELL_X41_Y31_N30
\RAM[15][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][1]~feeder_combout\ = ( \rxbyte_c[1]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[15][1]~feeder_combout\);

-- Location: LABCELL_X47_Y30_N15
\Decoder3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~7_combout\ = ( !rx_cnt(2) & ( (rx_cnt(4) & (!rx_cnt(0) & !rx_cnt(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rx_cnt(0),
	datad => ALT_INV_rx_cnt(1),
	dataf => ALT_INV_rx_cnt(2),
	combout => \Decoder3~7_combout\);

-- Location: LABCELL_X41_Y31_N6
\Decoder3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~8_combout\ = ( rx_cnt(31) ) # ( !rx_cnt(31) & ( (!\Decoder3~7_combout\) # (((!\upload~input_o\) # (\LessThan3~5_combout\)) # (rx_cnt(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111111110111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~7_combout\,
	datab => ALT_INV_rx_cnt(3),
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_LessThan3~5_combout\,
	dataf => ALT_INV_rx_cnt(31),
	combout => \Decoder3~8_combout\);

-- Location: LABCELL_X41_Y31_N51
\Decoder2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~5_combout\ = ( addr_reg(0) & ( (!\upload~input_o\ & (\RW~q\ & (!addr_reg(4) & addr_reg(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => \ALT_INV_RW~q\,
	datac => ALT_INV_addr_reg(4),
	datad => ALT_INV_addr_reg(3),
	dataf => ALT_INV_addr_reg(0),
	combout => \Decoder2~5_combout\);

-- Location: LABCELL_X41_Y31_N36
\RAM[15][1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][1]~7_combout\ = ( \LessThan3~5_combout\ & ( \Decoder2~1_combout\ & ( \Decoder2~5_combout\ ) ) ) # ( !\LessThan3~5_combout\ & ( \Decoder2~1_combout\ & ( ((\Decoder3~7_combout\ & (!rx_cnt(3) & \mem~0_combout\))) # (\Decoder2~5_combout\) ) ) ) # ( 
-- !\LessThan3~5_combout\ & ( !\Decoder2~1_combout\ & ( (\Decoder3~7_combout\ & (!rx_cnt(3) & \mem~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000000000000001111010011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~7_combout\,
	datab => ALT_INV_rx_cnt(3),
	datac => \ALT_INV_Decoder2~5_combout\,
	datad => \ALT_INV_mem~0_combout\,
	datae => \ALT_INV_LessThan3~5_combout\,
	dataf => \ALT_INV_Decoder2~1_combout\,
	combout => \RAM[15][1]~7_combout\);

-- Location: FF_X41_Y31_N32
\RAM[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][1]~q\);

-- Location: LABCELL_X43_Y32_N27
\Decoder3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~5_combout\ = ( !rx_cnt(0) & ( rx_cnt(3) & ( (!\LessThan3~5_combout\ & (!rx_cnt(4) & (!rx_cnt(31) & \upload~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan3~5_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rx_cnt(31),
	datad => \ALT_INV_upload~input_o\,
	datae => ALT_INV_rx_cnt(0),
	dataf => ALT_INV_rx_cnt(3),
	combout => \Decoder3~5_combout\);

-- Location: MLABCELL_X45_Y34_N42
\RAM~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~77_combout\ = ( \databus[1]~41_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~5_combout\) # (!rxbyte_c(1))) ) ) # ( !\databus[1]~41_combout\ & ( (\Decoder3~6_combout\ & (\Decoder3~5_combout\ & !rxbyte_c(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~6_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(1),
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \RAM~77_combout\);

-- Location: LABCELL_X44_Y28_N12
\RAM[11][7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[11][7]~6_combout\ = ( \Decoder3~5_combout\ & ( ((\Decoder2~5_combout\ & \Decoder2~6_combout\)) # (\Decoder3~6_combout\) ) ) # ( !\Decoder3~5_combout\ & ( (\Decoder2~5_combout\ & \Decoder2~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~5_combout\,
	datac => \ALT_INV_Decoder2~6_combout\,
	datad => \ALT_INV_Decoder3~6_combout\,
	dataf => \ALT_INV_Decoder3~5_combout\,
	combout => \RAM[11][7]~6_combout\);

-- Location: FF_X45_Y34_N44
\RAM[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~77_combout\,
	ena => \RAM[11][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][1]~q\);

-- Location: LABCELL_X47_Y30_N42
\RAM[3][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[3][1]~feeder_combout\);

-- Location: FF_X47_Y30_N44
\RAM[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][1]~q\);

-- Location: MLABCELL_X42_Y33_N24
\databus[1]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~38_combout\ = ( \RAM[11][1]~q\ & ( \RAM[3][1]~q\ & ( (!addr_reg(2)) # ((!addr_reg(3) & (!\RAM[7][1]~q\)) # (addr_reg(3) & ((\RAM[15][1]~q\)))) ) ) ) # ( !\RAM[11][1]~q\ & ( \RAM[3][1]~q\ & ( (!addr_reg(3) & ((!\RAM[7][1]~q\) # 
-- ((!addr_reg(2))))) # (addr_reg(3) & (((\RAM[15][1]~q\ & addr_reg(2))))) ) ) ) # ( \RAM[11][1]~q\ & ( !\RAM[3][1]~q\ & ( (!addr_reg(3) & (!\RAM[7][1]~q\ & ((addr_reg(2))))) # (addr_reg(3) & (((!addr_reg(2)) # (\RAM[15][1]~q\)))) ) ) ) # ( !\RAM[11][1]~q\ & 
-- ( !\RAM[3][1]~q\ & ( (addr_reg(2) & ((!addr_reg(3) & (!\RAM[7][1]~q\)) # (addr_reg(3) & ((\RAM[15][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001101010101011000110110101010100011011111111110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(3),
	datab => \ALT_INV_RAM[7][1]~q\,
	datac => \ALT_INV_RAM[15][1]~q\,
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[11][1]~q\,
	dataf => \ALT_INV_RAM[3][1]~q\,
	combout => \databus[1]~38_combout\);

-- Location: LABCELL_X44_Y33_N39
\RAM~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~74_combout\ = ( \Decoder3~15_combout\ & ( (!\Decoder3~5_combout\ & (!\databus[1]~41_combout\)) # (\Decoder3~5_combout\ & ((rxbyte_c(1)))) ) ) # ( !\Decoder3~15_combout\ & ( !\databus[1]~41_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110011111100000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_databus[1]~41_combout\,
	datac => \ALT_INV_Decoder3~5_combout\,
	datad => ALT_INV_rxbyte_c(1),
	dataf => \ALT_INV_Decoder3~15_combout\,
	combout => \RAM~74_combout\);

-- Location: LABCELL_X43_Y31_N3
\RAM[9][3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[9][3]~18_combout\ = ( \Decoder2~5_combout\ & ( (!addr_reg(1) & ((!addr_reg(2)) # ((\Decoder3~5_combout\ & \Decoder3~15_combout\)))) # (addr_reg(1) & (\Decoder3~5_combout\ & ((\Decoder3~15_combout\)))) ) ) # ( !\Decoder2~5_combout\ & ( 
-- (\Decoder3~5_combout\ & \Decoder3~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001110100000101100111010000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(1),
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_addr_reg(2),
	datad => \ALT_INV_Decoder3~15_combout\,
	dataf => \ALT_INV_Decoder2~5_combout\,
	combout => \RAM[9][3]~18_combout\);

-- Location: FF_X44_Y33_N41
\RAM[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~74_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][1]~q\);

-- Location: LABCELL_X43_Y31_N12
\RAM[5][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][1]~feeder_combout\ = \rxbyte_c[1]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rxbyte_c[1]~_wirecell_combout\,
	combout => \RAM[5][1]~feeder_combout\);

-- Location: LABCELL_X47_Y31_N12
\Decoder3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~26_combout\ = ( \LessThan3~5_combout\ & ( rx_cnt(3) ) ) # ( !\LessThan3~5_combout\ & ( rx_cnt(3) ) ) # ( \LessThan3~5_combout\ & ( !rx_cnt(3) ) ) # ( !\LessThan3~5_combout\ & ( !rx_cnt(3) & ( (!rx_cnt(1)) # ((!\Decoder3~9_combout\) # 
-- ((!\mem~0_combout\) # (rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	datab => \ALT_INV_Decoder3~9_combout\,
	datac => \ALT_INV_mem~0_combout\,
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_LessThan3~5_combout\,
	dataf => ALT_INV_rx_cnt(3),
	combout => \Decoder3~26_combout\);

-- Location: MLABCELL_X45_Y33_N9
\Decoder2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~15_combout\ = ( \RW~q\ & ( addr_reg(0) & ( (!\upload~input_o\ & !addr_reg(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datad => ALT_INV_addr_reg(3),
	datae => \ALT_INV_RW~q\,
	dataf => ALT_INV_addr_reg(0),
	combout => \Decoder2~15_combout\);

-- Location: LABCELL_X44_Y33_N18
\RAM[5][5]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][5]~38_combout\ = ( \Decoder2~15_combout\ & ( \Decoder2~14_combout\ ) ) # ( !\Decoder2~15_combout\ & ( \Decoder2~14_combout\ & ( (\Decoder3~9_combout\ & (rx_cnt(1) & (!rx_cnt(4) & \Decoder3~20_combout\))) ) ) ) # ( \Decoder2~15_combout\ & ( 
-- !\Decoder2~14_combout\ & ( (\Decoder3~9_combout\ & (rx_cnt(1) & (!rx_cnt(4) & \Decoder3~20_combout\))) ) ) ) # ( !\Decoder2~15_combout\ & ( !\Decoder2~14_combout\ & ( (\Decoder3~9_combout\ & (rx_cnt(1) & (!rx_cnt(4) & \Decoder3~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~9_combout\,
	datab => ALT_INV_rx_cnt(1),
	datac => ALT_INV_rx_cnt(4),
	datad => \ALT_INV_Decoder3~20_combout\,
	datae => \ALT_INV_Decoder2~15_combout\,
	dataf => \ALT_INV_Decoder2~14_combout\,
	combout => \RAM[5][5]~38_combout\);

-- Location: FF_X43_Y31_N14
\RAM[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][1]~feeder_combout\,
	asdata => \databus[1]~41_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][1]~q\);

-- Location: LABCELL_X43_Y32_N12
\RAM~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~81_combout\ = ( \databus[1]~41_combout\ & ( (!\Decoder3~16_combout\) # ((!\Decoder3~5_combout\) # (!rxbyte_c(1))) ) ) # ( !\databus[1]~41_combout\ & ( (\Decoder3~16_combout\ & (\Decoder3~5_combout\ & !rxbyte_c(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011111111111011101111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datad => ALT_INV_rxbyte_c(1),
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \RAM~81_combout\);

-- Location: LABCELL_X43_Y32_N9
\RAM[13][7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[13][7]~20_combout\ = ( \Decoder3~5_combout\ & ( ((\Decoder2~8_combout\ & \Decoder2~5_combout\)) # (\Decoder3~16_combout\) ) ) # ( !\Decoder3~5_combout\ & ( (\Decoder2~8_combout\ & \Decoder2~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datac => \ALT_INV_Decoder2~8_combout\,
	datad => \ALT_INV_Decoder2~5_combout\,
	dataf => \ALT_INV_Decoder3~5_combout\,
	combout => \RAM[13][7]~20_combout\);

-- Location: FF_X43_Y32_N14
\RAM[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~81_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][1]~q\);

-- Location: LABCELL_X43_Y35_N54
\RAM~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~85_combout\ = ( rxbyte_c(1) & ( \databus[1]~40_combout\ & ( \Decoder3~22_combout\ ) ) ) # ( rxbyte_c(1) & ( !\databus[1]~40_combout\ & ( ((!\databus[1]~31_combout\ & ((!\databus[1]~34_combout\) # (!\databus[0]~23_combout\)))) # 
-- (\Decoder3~22_combout\) ) ) ) # ( !rxbyte_c(1) & ( !\databus[1]~40_combout\ & ( (!\databus[1]~31_combout\ & (!\Decoder3~22_combout\ & ((!\databus[1]~34_combout\) # (!\databus[0]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000101110111011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[1]~31_combout\,
	datab => \ALT_INV_Decoder3~22_combout\,
	datac => \ALT_INV_databus[1]~34_combout\,
	datad => \ALT_INV_databus[0]~23_combout\,
	datae => ALT_INV_rxbyte_c(1),
	dataf => \ALT_INV_databus[1]~40_combout\,
	combout => \RAM~85_combout\);

-- Location: LABCELL_X44_Y34_N12
\RAM[1][4]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[1][4]~34_combout\ = ( \Decoder3~22_combout\ & ( \Decoder2~12_combout\ ) ) # ( !\Decoder3~22_combout\ & ( \Decoder2~12_combout\ & ( (!\upload~input_o\ & (\RW~q\ & (!addr_reg(3) & addr_reg(0)))) ) ) ) # ( \Decoder3~22_combout\ & ( 
-- !\Decoder2~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000001000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => \ALT_INV_RW~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_Decoder3~22_combout\,
	dataf => \ALT_INV_Decoder2~12_combout\,
	combout => \RAM[1][4]~34_combout\);

-- Location: FF_X43_Y35_N56
\RAM[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~85_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][1]~q\);

-- Location: MLABCELL_X42_Y33_N0
\databus[1]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~37_combout\ = ( addr_reg(3) & ( \RAM[1][1]~q\ & ( (!addr_reg(2) & (!\RAM[9][1]~q\)) # (addr_reg(2) & ((\RAM[13][1]~q\))) ) ) ) # ( !addr_reg(3) & ( \RAM[1][1]~q\ & ( (\RAM[5][1]~q\ & addr_reg(2)) ) ) ) # ( addr_reg(3) & ( !\RAM[1][1]~q\ & ( 
-- (!addr_reg(2) & (!\RAM[9][1]~q\)) # (addr_reg(2) & ((\RAM[13][1]~q\))) ) ) ) # ( !addr_reg(3) & ( !\RAM[1][1]~q\ & ( (!addr_reg(2)) # (\RAM[5][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011101010100000111100000000001100111010101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[9][1]~q\,
	datab => \ALT_INV_RAM[5][1]~q\,
	datac => \ALT_INV_RAM[13][1]~q\,
	datad => ALT_INV_addr_reg(2),
	datae => ALT_INV_addr_reg(3),
	dataf => \ALT_INV_RAM[1][1]~q\,
	combout => \databus[1]~37_combout\);

-- Location: MLABCELL_X42_Y33_N48
\databus[1]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~39_combout\ = ( addr_reg(0) & ( \databus[1]~37_combout\ & ( (!addr_reg(1)) # (\databus[1]~38_combout\) ) ) ) # ( !addr_reg(0) & ( \databus[1]~37_combout\ & ( (!addr_reg(1) & ((\databus[1]~35_combout\))) # (addr_reg(1) & 
-- (\databus[1]~36_combout\)) ) ) ) # ( addr_reg(0) & ( !\databus[1]~37_combout\ & ( (addr_reg(1) & \databus[1]~38_combout\) ) ) ) # ( !addr_reg(0) & ( !\databus[1]~37_combout\ & ( (!addr_reg(1) & ((\databus[1]~35_combout\))) # (addr_reg(1) & 
-- (\databus[1]~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[1]~36_combout\,
	datab => \ALT_INV_databus[1]~35_combout\,
	datac => ALT_INV_addr_reg(1),
	datad => \ALT_INV_databus[1]~38_combout\,
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_databus[1]~37_combout\,
	combout => \databus[1]~39_combout\);

-- Location: MLABCELL_X37_Y35_N6
\H~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \H~0_combout\ = ( addr_reg(4) & ( \OE~q\ & ( (\databus[1]~34_combout\ & !\upload~input_o\) ) ) ) # ( !addr_reg(4) & ( \OE~q\ & ( (\databus[1]~39_combout\ & !\upload~input_o\) ) ) ) # ( addr_reg(4) & ( !\OE~q\ & ( (data_reg(1) & !\upload~input_o\) ) ) ) # 
-- ( !addr_reg(4) & ( !\OE~q\ & ( (data_reg(1) & !\upload~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001010101000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[1]~39_combout\,
	datab => \ALT_INV_databus[1]~34_combout\,
	datac => ALT_INV_data_reg(1),
	datad => \ALT_INV_upload~input_o\,
	datae => ALT_INV_addr_reg(4),
	dataf => \ALT_INV_OE~q\,
	combout => \H~0_combout\);

-- Location: MLABCELL_X37_Y35_N54
\H[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \H[0]~1_combout\ = ( \I_state.ist2~q\ & ( IR(2) & ( (!IR(0) & ((!IR(3) & (IR(6) & !IR(4))) # (IR(3) & ((!IR(4)) # (IR(6)))))) ) ) ) # ( \I_state.ist2~q\ & ( !IR(2) & ( (!IR(6) & (!IR(4) & (!IR(3) $ (!IR(0))))) # (IR(6) & (IR(3) & (!IR(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110000001000000000000000000000111000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => ALT_INV_IR(6),
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IR(4),
	datae => \ALT_INV_I_state.ist2~q\,
	dataf => ALT_INV_IR(2),
	combout => \H[0]~1_combout\);

-- Location: LABCELL_X44_Y34_N57
\Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = ( IR(1) & ( !IR(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IR(5),
	dataf => ALT_INV_IR(1),
	combout => \Mux10~4_combout\);

-- Location: MLABCELL_X37_Y35_N21
\H[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \H[0]~2_combout\ = ( \Mux10~4_combout\ & ( ((!IR(7) & (\state.fst3~q\ & \H[0]~1_combout\))) # (\upload~input_o\) ) ) # ( !\Mux10~4_combout\ & ( \upload~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001011110000111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => \ALT_INV_state.fst3~q\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_H[0]~1_combout\,
	dataf => \ALT_INV_Mux10~4_combout\,
	combout => \H[0]~2_combout\);

-- Location: FF_X37_Y35_N8
\H[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \H~0_combout\,
	ena => \H[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H(1));

-- Location: MLABCELL_X37_Y34_N3
\A2D[3][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~1_combout\ = ( IR(2) & ( (!IR(6) & !IR(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(6),
	datad => ALT_INV_IR(3),
	dataf => ALT_INV_IR(2),
	combout => \A2D[3][0]~1_combout\);

-- Location: MLABCELL_X37_Y34_N30
\A2D[0][1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][1]~9_combout\ = ( H(0) & ( !\A2D[3][0]~1_combout\ ) ) # ( !H(0) & ( (!\A2D[3][0]~1_combout\ & ((!\I_state.ist4~q\) # (H(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => ALT_INV_H(1),
	datad => \ALT_INV_A2D[3][0]~1_combout\,
	dataf => ALT_INV_H(0),
	combout => \A2D[0][1]~9_combout\);

-- Location: MLABCELL_X37_Y35_N39
\A2D[0][1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][1]~10_combout\ = ( data_reg(1) & ( !IR(6) ) ) # ( !data_reg(1) & ( (!IR(6) & ((!\I_state.ist3~q\) # (data_reg(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010100010101000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_data_reg(0),
	dataf => ALT_INV_data_reg(1),
	combout => \A2D[0][1]~10_combout\);

-- Location: LABCELL_X39_Y34_N42
\A2D[0][1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][1]~11_combout\ = ( \A2D[3][0]~4_combout\ & ( !IR(3) ) ) # ( !\A2D[3][0]~4_combout\ & ( (!IR(3) & (!IR(0) & ((!IR(2)) # (\A2D[0][1]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100011000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => ALT_INV_IR(3),
	datac => \ALT_INV_A2D[0][1]~10_combout\,
	datad => ALT_INV_IR(0),
	dataf => \ALT_INV_A2D[3][0]~4_combout\,
	combout => \A2D[0][1]~11_combout\);

-- Location: LABCELL_X39_Y34_N18
\A2D[0][1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][1]~12_combout\ = ( \A2D[0][1]~11_combout\ & ( \upload~input_o\ ) ) # ( !\A2D[0][1]~11_combout\ & ( ((\A2D[3][0]~7_combout\ & (\A2D[3][0]~6_combout\ & !\A2D[0][1]~9_combout\))) # (\upload~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100001111000111110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[3][0]~7_combout\,
	datab => \ALT_INV_A2D[3][0]~6_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_A2D[0][1]~9_combout\,
	dataf => \ALT_INV_A2D[0][1]~11_combout\,
	combout => \A2D[0][1]~12_combout\);

-- Location: FF_X40_Y33_N2
\A2D[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][1]~feeder_combout\,
	asdata => \aluI|Mux6~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][1]~q\);

-- Location: LABCELL_X40_Y33_N30
\A2D[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][1]~feeder_combout\ = \databus[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_databus[1]~41_combout\,
	combout => \A2D[2][1]~feeder_combout\);

-- Location: MLABCELL_X37_Y34_N36
\A2D[2][5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][5]~17_combout\ = ( H(0) & ( !\A2D[3][0]~1_combout\ ) ) # ( !H(0) & ( (!\A2D[3][0]~1_combout\ & ((!\I_state.ist4~q\) # (!H(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => \ALT_INV_A2D[3][0]~1_combout\,
	datad => ALT_INV_H(1),
	dataf => ALT_INV_H(0),
	combout => \A2D[2][5]~17_combout\);

-- Location: MLABCELL_X37_Y35_N36
\A2D[2][5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][5]~18_combout\ = ( data_reg(1) & ( (!IR(6) & ((!\I_state.ist3~q\) # (data_reg(0)))) ) ) # ( !data_reg(1) & ( !IR(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_data_reg(0),
	dataf => ALT_INV_data_reg(1),
	combout => \A2D[2][5]~18_combout\);

-- Location: LABCELL_X39_Y34_N6
\A2D[2][5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][5]~19_combout\ = ( \A2D[2][5]~18_combout\ & ( (!IR(3) & ((!IR(0)) # (\A2D[3][0]~4_combout\))) ) ) # ( !\A2D[2][5]~18_combout\ & ( (!IR(3) & (((!IR(2) & !IR(0))) # (\A2D[3][0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000110000101100000011000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => \ALT_INV_A2D[3][0]~4_combout\,
	datac => ALT_INV_IR(3),
	datad => ALT_INV_IR(0),
	dataf => \ALT_INV_A2D[2][5]~18_combout\,
	combout => \A2D[2][5]~19_combout\);

-- Location: LABCELL_X39_Y34_N12
\A2D[2][5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][5]~20_combout\ = ( \A2D[2][5]~19_combout\ & ( \upload~input_o\ ) ) # ( !\A2D[2][5]~19_combout\ & ( ((\A2D[3][0]~6_combout\ & (\A2D[3][0]~7_combout\ & !\A2D[2][5]~17_combout\))) # (\upload~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010101010101110101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => \ALT_INV_A2D[3][0]~6_combout\,
	datac => \ALT_INV_A2D[3][0]~7_combout\,
	datad => \ALT_INV_A2D[2][5]~17_combout\,
	dataf => \ALT_INV_A2D[2][5]~19_combout\,
	combout => \A2D[2][5]~20_combout\);

-- Location: FF_X40_Y33_N32
\A2D[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][1]~feeder_combout\,
	asdata => \aluI|Mux6~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][1]~q\);

-- Location: LABCELL_X41_Y32_N30
\Mux110~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux110~0_combout\ = ( H(0) & ( H(1) & ( \A2D[3][1]~q\ ) ) ) # ( !H(0) & ( H(1) & ( \A2D[2][1]~q\ ) ) ) # ( H(0) & ( !H(1) & ( \A2D[1][1]~q\ ) ) ) # ( !H(0) & ( !H(1) & ( \A2D[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[1][1]~q\,
	datab => \ALT_INV_A2D[3][1]~q\,
	datac => \ALT_INV_A2D[0][1]~q\,
	datad => \ALT_INV_A2D[2][1]~q\,
	datae => ALT_INV_H(0),
	dataf => ALT_INV_H(1),
	combout => \Mux110~0_combout\);

-- Location: MLABCELL_X37_Y34_N0
\Cf~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cf~0_combout\ = ( !IR(0) & ( (!IR(7) & (!IR(5) & (\state.fst3~q\ & IR(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => ALT_INV_IR(5),
	datac => \ALT_INV_state.fst3~q\,
	datad => ALT_INV_IR(1),
	dataf => ALT_INV_IR(0),
	combout => \Cf~0_combout\);

-- Location: LABCELL_X36_Y34_N0
\argA[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \argA[7]~0_combout\ = ( IR(2) & ( (!IR(4) & ((IR(6)) # (IR(3)))) # (IR(4) & (IR(3) & IR(6))) ) ) # ( !IR(2) & ( (IR(3) & ((!IR(4)) # (IR(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000011000000111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(4),
	datac => ALT_INV_IR(3),
	datad => ALT_INV_IR(6),
	dataf => ALT_INV_IR(2),
	combout => \argA[7]~0_combout\);

-- Location: MLABCELL_X37_Y34_N45
\argA[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \argA[7]~1_combout\ = ( \argA[7]~0_combout\ & ( (!\upload~input_o\ & (\I_state.ist3~q\ & \Cf~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_I_state.ist3~q\,
	datad => \ALT_INV_Cf~0_combout\,
	dataf => \ALT_INV_argA[7]~0_combout\,
	combout => \argA[7]~1_combout\);

-- Location: FF_X41_Y32_N32
\argA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux110~0_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(1));

-- Location: FF_X41_Y32_N2
\argB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux25~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(1));

-- Location: FF_X41_Y32_N14
\argB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux26~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(0));

-- Location: LABCELL_X39_Y36_N30
\aluI|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~21_sumout\ = SUM(( argB(0) ) + ( argA(0) ) + ( !VCC ))
-- \aluI|Add1~22\ = CARRY(( argB(0) ) + ( argA(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(0),
	datad => ALT_INV_argB(0),
	cin => GND,
	sumout => \aluI|Add1~21_sumout\,
	cout => \aluI|Add1~22\);

-- Location: LABCELL_X39_Y36_N33
\aluI|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~5_sumout\ = SUM(( argB(1) ) + ( argA(1) ) + ( \aluI|Add1~22\ ))
-- \aluI|Add1~6\ = CARRY(( argB(1) ) + ( argA(1) ) + ( \aluI|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(1),
	datad => ALT_INV_argB(1),
	cin => \aluI|Add1~22\,
	sumout => \aluI|Add1~5_sumout\,
	cout => \aluI|Add1~6\);

-- Location: LABCELL_X39_Y33_N18
\Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = ( IR(2) & ( (!IR(0) & IR(1)) ) ) # ( !IR(2) & ( (IR(4) & (!IR(0) & IR(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(4),
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IR(1),
	dataf => ALT_INV_IR(2),
	combout => \Mux9~0_combout\);

-- Location: LABCELL_X40_Y35_N30
\Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = ( IR(3) & ( (!IR(5) & IR(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IR(5),
	datad => ALT_INV_IR(6),
	dataf => ALT_INV_IR(3),
	combout => \Mux9~1_combout\);

-- Location: LABCELL_X39_Y35_N36
\aluI|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~4_combout\ = ( \Mux8~0_combout\ & ( ((!IR(7) & (\Mux9~0_combout\ & \Mux9~1_combout\))) # (\Mux8~1_combout\) ) ) # ( !\Mux8~0_combout\ & ( (!IR(7) & (\Mux9~0_combout\ & \Mux9~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => \ALT_INV_Mux9~0_combout\,
	datac => \ALT_INV_Mux9~1_combout\,
	datad => \ALT_INV_Mux8~1_combout\,
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => \aluI|Mux4~4_combout\);

-- Location: LABCELL_X40_Y36_N12
\A2D[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][6]~feeder_combout\ = ( \databus[6]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \A2D[1][6]~feeder_combout\);

-- Location: LABCELL_X39_Y33_N36
\Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = ( IR(2) & ( (!IR(0) & (!IR(6) $ (IR(4)))) ) ) # ( !IR(2) & ( (IR(6) & (!IR(0) & !IR(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000010100000010100001010000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IR(4),
	dataf => ALT_INV_IR(2),
	combout => \Mux10~0_combout\);

-- Location: LABCELL_X39_Y31_N57
\Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = ( IR(1) & ( (IR(3) & !IR(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(3),
	datac => ALT_INV_IR(5),
	dataf => ALT_INV_IR(1),
	combout => \Mux10~1_combout\);

-- Location: LABCELL_X39_Y33_N21
\Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = ( \Mux10~1_combout\ & ( (\Mux10~0_combout\ & !IR(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~0_combout\,
	datad => ALT_INV_IR(7),
	dataf => \ALT_INV_Mux10~1_combout\,
	combout => \Mux10~2_combout\);

-- Location: LABCELL_X40_Y35_N3
\A2D[3][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][2]~feeder_combout\ = ( \databus[2]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \A2D[3][2]~feeder_combout\);

-- Location: LABCELL_X40_Y33_N36
\A2D[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][2]~feeder_combout\ = \databus[2]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_databus[2]~9_combout\,
	combout => \A2D[0][2]~feeder_combout\);

-- Location: FF_X40_Y33_N38
\A2D[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][2]~feeder_combout\,
	asdata => \aluI|Mux5~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][2]~q\);

-- Location: LABCELL_X40_Y33_N33
\A2D[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][2]~feeder_combout\ = \databus[2]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_databus[2]~9_combout\,
	combout => \A2D[2][2]~feeder_combout\);

-- Location: FF_X40_Y33_N35
\A2D[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][2]~feeder_combout\,
	asdata => \aluI|Mux5~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][2]~q\);

-- Location: LABCELL_X39_Y34_N0
\A2D[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][2]~feeder_combout\ = \databus[2]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_databus[2]~9_combout\,
	combout => \A2D[1][2]~feeder_combout\);

-- Location: FF_X39_Y34_N2
\A2D[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][2]~feeder_combout\,
	asdata => \aluI|Mux5~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][2]~q\);

-- Location: MLABCELL_X42_Y32_N15
\Mux109~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux109~0_combout\ = ( \A2D[1][2]~q\ & ( H(0) & ( (!H(1)) # (\A2D[3][2]~q\) ) ) ) # ( !\A2D[1][2]~q\ & ( H(0) & ( (H(1) & \A2D[3][2]~q\) ) ) ) # ( \A2D[1][2]~q\ & ( !H(0) & ( (!H(1) & (\A2D[0][2]~q\)) # (H(1) & ((\A2D[2][2]~q\))) ) ) ) # ( !\A2D[1][2]~q\ 
-- & ( !H(0) & ( (!H(1) & (\A2D[0][2]~q\)) # (H(1) & ((\A2D[2][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[0][2]~q\,
	datab => \ALT_INV_A2D[2][2]~q\,
	datac => ALT_INV_H(1),
	datad => \ALT_INV_A2D[3][2]~q\,
	datae => \ALT_INV_A2D[1][2]~q\,
	dataf => ALT_INV_H(0),
	combout => \Mux109~0_combout\);

-- Location: FF_X42_Y32_N17
\argA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux109~0_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(2));

-- Location: LABCELL_X39_Y36_N36
\aluI|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~1_sumout\ = SUM(( argA(2) ) + ( argB(2) ) + ( \aluI|Add1~6\ ))
-- \aluI|Add1~2\ = CARRY(( argA(2) ) + ( argB(2) ) + ( \aluI|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(2),
	datad => ALT_INV_argA(2),
	cin => \aluI|Add1~6\,
	sumout => \aluI|Add1~1_sumout\,
	cout => \aluI|Add1~2\);

-- Location: LABCELL_X40_Y35_N33
\aluI|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~0_combout\ = ( argA(2) & ( (!argB(0) & (((!argB(1))) # (argA(0)))) # (argB(0) & (((argA(1) & !argB(1))))) ) ) # ( !argA(2) & ( (!argB(0) & (argA(0) & ((argB(1))))) # (argB(0) & (((argA(1) & !argB(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110100010011001111010001001100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(0),
	datab => ALT_INV_argB(0),
	datac => ALT_INV_argA(1),
	datad => ALT_INV_argB(1),
	dataf => ALT_INV_argA(2),
	combout => \aluI|ShiftLeft0~0_combout\);

-- Location: LABCELL_X40_Y36_N48
\A2D[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][5]~feeder_combout\ = \databus[5]~68_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[5]~68_combout\,
	combout => \A2D[0][5]~feeder_combout\);

-- Location: LABCELL_X39_Y34_N3
\A2D[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][4]~feeder_combout\ = ( \databus[4]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \A2D[1][4]~feeder_combout\);

-- Location: LABCELL_X39_Y33_N39
\aluI|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~1_combout\ = ( \Mux9~1_combout\ & ( (\Mux9~0_combout\ & !IR(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux9~0_combout\,
	datad => ALT_INV_IR(7),
	dataf => \ALT_INV_Mux9~1_combout\,
	combout => \aluI|Mux0~1_combout\);

-- Location: LABCELL_X40_Y34_N33
\Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = ( \Mux10~0_combout\ & ( \Mux10~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mux10~1_combout\,
	dataf => \ALT_INV_Mux10~0_combout\,
	combout => \Mux10~3_combout\);

-- Location: LABCELL_X40_Y34_N27
\A2D[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][7]~feeder_combout\ = ( \databus[7]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[7]~50_combout\,
	combout => \A2D[0][7]~feeder_combout\);

-- Location: FF_X40_Y34_N29
\A2D[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][7]~feeder_combout\,
	asdata => \aluI|Mux0~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][7]~q\);

-- Location: MLABCELL_X37_Y35_N33
\A2D[3][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][7]~feeder_combout\ = ( \databus[7]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[7]~50_combout\,
	combout => \A2D[3][7]~feeder_combout\);

-- Location: FF_X37_Y35_N35
\A2D[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][7]~feeder_combout\,
	asdata => \aluI|Mux0~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][7]~q\);

-- Location: LABCELL_X39_Y34_N54
\A2D[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][7]~feeder_combout\ = ( \databus[7]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[7]~50_combout\,
	combout => \A2D[1][7]~feeder_combout\);

-- Location: FF_X39_Y34_N56
\A2D[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][7]~feeder_combout\,
	asdata => \aluI|Mux0~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][7]~q\);

-- Location: MLABCELL_X42_Y35_N39
\Mux104~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux104~0_combout\ = ( H(1) & ( H(0) & ( \A2D[3][7]~q\ ) ) ) # ( !H(1) & ( H(0) & ( \A2D[1][7]~q\ ) ) ) # ( H(1) & ( !H(0) & ( \A2D[2][7]~q\ ) ) ) # ( !H(1) & ( !H(0) & ( \A2D[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[2][7]~q\,
	datab => \ALT_INV_A2D[0][7]~q\,
	datac => \ALT_INV_A2D[3][7]~q\,
	datad => \ALT_INV_A2D[1][7]~q\,
	datae => ALT_INV_H(1),
	dataf => ALT_INV_H(0),
	combout => \Mux104~0_combout\);

-- Location: FF_X42_Y35_N41
\argA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux104~0_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(7));

-- Location: MLABCELL_X37_Y34_N48
\aluI|ShiftRight1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight1~2_combout\ = ( argB(0) & ( argA(7) & ( (argA(5)) # (argB(1)) ) ) ) # ( !argB(0) & ( argA(7) & ( (!argB(1) & (argA(4))) # (argB(1) & ((argA(6)))) ) ) ) # ( argB(0) & ( !argA(7) & ( (!argB(1) & argA(5)) ) ) ) # ( !argB(0) & ( !argA(7) & ( 
-- (!argB(1) & (argA(4))) # (argB(1) & ((argA(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(4),
	datab => ALT_INV_argA(6),
	datac => ALT_INV_argB(1),
	datad => ALT_INV_argA(5),
	datae => ALT_INV_argB(0),
	dataf => ALT_INV_argA(7),
	combout => \aluI|ShiftRight1~2_combout\);

-- Location: LABCELL_X40_Y33_N51
\A2D[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][4]~feeder_combout\ = \databus[4]~77_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_databus[4]~77_combout\,
	combout => \A2D[2][4]~feeder_combout\);

-- Location: FF_X40_Y33_N53
\A2D[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][4]~feeder_combout\,
	asdata => \aluI|Mux3~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][4]~q\);

-- Location: LABCELL_X39_Y34_N15
\A2D[3][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][4]~feeder_combout\ = ( \databus[4]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \A2D[3][4]~feeder_combout\);

-- Location: FF_X39_Y34_N17
\A2D[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][4]~feeder_combout\,
	asdata => \aluI|Mux3~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][4]~q\);

-- Location: LABCELL_X40_Y33_N3
\A2D[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][4]~feeder_combout\ = \databus[4]~77_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[4]~77_combout\,
	combout => \A2D[0][4]~feeder_combout\);

-- Location: FF_X40_Y33_N5
\A2D[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][4]~feeder_combout\,
	asdata => \aluI|Mux3~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][4]~q\);

-- Location: LABCELL_X41_Y33_N15
\Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = ( \A2D[0][4]~q\ & ( \databus[1]~41_combout\ & ( (!\databus[0]~30_combout\ & (\A2D[2][4]~q\)) # (\databus[0]~30_combout\ & ((\A2D[3][4]~q\))) ) ) ) # ( !\A2D[0][4]~q\ & ( \databus[1]~41_combout\ & ( (!\databus[0]~30_combout\ & 
-- (\A2D[2][4]~q\)) # (\databus[0]~30_combout\ & ((\A2D[3][4]~q\))) ) ) ) # ( \A2D[0][4]~q\ & ( !\databus[1]~41_combout\ & ( (!\databus[0]~30_combout\) # (\A2D[1][4]~q\) ) ) ) # ( !\A2D[0][4]~q\ & ( !\databus[1]~41_combout\ & ( (\databus[0]~30_combout\ & 
-- \A2D[1][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[2][4]~q\,
	datab => \ALT_INV_databus[0]~30_combout\,
	datac => \ALT_INV_A2D[1][4]~q\,
	datad => \ALT_INV_A2D[3][4]~q\,
	datae => \ALT_INV_A2D[0][4]~q\,
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \Mux22~0_combout\);

-- Location: FF_X41_Y33_N14
\argB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux22~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(4));

-- Location: FF_X42_Y35_N47
\argB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux19~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(7));

-- Location: LABCELL_X39_Y34_N45
\A2D[3][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][5]~feeder_combout\ = ( \databus[5]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \A2D[3][5]~feeder_combout\);

-- Location: FF_X39_Y34_N47
\A2D[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][5]~feeder_combout\,
	asdata => \aluI|Mux2~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][5]~q\);

-- Location: LABCELL_X40_Y33_N6
\A2D[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][5]~feeder_combout\ = ( \databus[5]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \A2D[2][5]~feeder_combout\);

-- Location: FF_X40_Y33_N8
\A2D[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][5]~feeder_combout\,
	asdata => \aluI|Mux2~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][5]~q\);

-- Location: LABCELL_X40_Y36_N15
\A2D[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][5]~feeder_combout\ = \databus[5]~68_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[5]~68_combout\,
	combout => \A2D[1][5]~feeder_combout\);

-- Location: FF_X40_Y36_N17
\A2D[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][5]~feeder_combout\,
	asdata => \aluI|Mux2~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][5]~q\);

-- Location: MLABCELL_X42_Y36_N24
\Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = ( \databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[3][5]~q\ ) ) ) # ( !\databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[1][5]~q\ ) ) ) # ( \databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[2][5]~q\ ) 
-- ) ) # ( !\databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[0][5]~q\,
	datab => \ALT_INV_A2D[3][5]~q\,
	datac => \ALT_INV_A2D[2][5]~q\,
	datad => \ALT_INV_A2D[1][5]~q\,
	datae => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \Mux21~0_combout\);

-- Location: FF_X42_Y36_N50
\argB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux21~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(5));

-- Location: MLABCELL_X42_Y35_N0
\aluI|diff[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|diff[7]~2_combout\ = ( argA(5) & ( argB(5) & ( (!argA(7) & (!argB(6) & (argA(6) & !argB(7)))) # (argA(7) & ((!argB(7)) # ((!argB(6) & argA(6))))) ) ) ) # ( !argA(5) & ( argB(5) & ( (!argA(7) & (!argB(6) & (argA(6) & !argB(7)))) # (argA(7) & 
-- ((!argB(7)) # ((!argB(6) & argA(6))))) ) ) ) # ( argA(5) & ( !argB(5) & ( (!argA(7) & (!argB(7) & ((!argB(6)) # (argA(6))))) # (argA(7) & ((!argB(6)) # ((!argB(7)) # (argA(6))))) ) ) ) # ( !argA(5) & ( !argB(5) & ( (!argA(7) & (!argB(6) & (argA(6) & 
-- !argB(7)))) # (argA(7) & ((!argB(7)) # ((!argB(6) & argA(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100000010101111110010001100111011000000100011101100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(6),
	datab => ALT_INV_argA(7),
	datac => ALT_INV_argA(6),
	datad => ALT_INV_argB(7),
	datae => ALT_INV_argA(5),
	dataf => ALT_INV_argB(5),
	combout => \aluI|diff[7]~2_combout\);

-- Location: MLABCELL_X42_Y35_N42
\aluI|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|LessThan0~0_combout\ = ( argA(6) & ( argB(5) & ( (argA(5) & (argB(6) & (!argA(7) $ (argB(7))))) ) ) ) # ( !argA(6) & ( argB(5) & ( (argA(5) & (!argB(6) & (!argA(7) $ (argB(7))))) ) ) ) # ( argA(6) & ( !argB(5) & ( (!argA(5) & (argB(6) & (!argA(7) $ 
-- (argB(7))))) ) ) ) # ( !argA(6) & ( !argB(5) & ( (!argA(5) & (!argB(6) & (!argA(7) $ (argB(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(5),
	datab => ALT_INV_argA(7),
	datac => ALT_INV_argB(6),
	datad => ALT_INV_argB(7),
	datae => ALT_INV_argA(6),
	dataf => ALT_INV_argB(5),
	combout => \aluI|LessThan0~0_combout\);

-- Location: MLABCELL_X42_Y35_N18
\aluI|diff[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|diff[7]~3_combout\ = ( !\aluI|diff[7]~2_combout\ & ( \aluI|LessThan0~0_combout\ & ( (!argA(4)) # (argB(4)) ) ) ) # ( !\aluI|diff[7]~2_combout\ & ( !\aluI|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(4),
	datad => ALT_INV_argB(4),
	datae => \aluI|ALT_INV_diff[7]~2_combout\,
	dataf => \aluI|ALT_INV_LessThan0~0_combout\,
	combout => \aluI|diff[7]~3_combout\);

-- Location: FF_X42_Y35_N35
\argB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux23~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(3));

-- Location: LABCELL_X41_Y35_N24
\aluI|diff[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|diff[7]~0_combout\ = ( argA(1) & ( argA(2) & ( (!argB(2)) # ((!argB(1)) # ((argA(0) & !argB(0)))) ) ) ) # ( !argA(1) & ( argA(2) & ( (!argB(2)) # ((argA(0) & (!argB(0) & !argB(1)))) ) ) ) # ( argA(1) & ( !argA(2) & ( (!argB(2) & ((!argB(1)) # 
-- ((argA(0) & !argB(0))))) ) ) ) # ( !argA(1) & ( !argA(2) & ( (argA(0) & (!argB(2) & (!argB(0) & !argB(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000110011000100000011011100110011001111111111011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(0),
	datab => ALT_INV_argB(2),
	datac => ALT_INV_argB(0),
	datad => ALT_INV_argB(1),
	datae => ALT_INV_argA(1),
	dataf => ALT_INV_argA(2),
	combout => \aluI|diff[7]~0_combout\);

-- Location: LABCELL_X41_Y35_N54
\aluI|diff[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|diff[7]~1_combout\ = ( \aluI|LessThan0~0_combout\ & ( \aluI|diff[7]~0_combout\ & ( (!argA(3) & (!argB(3) & (!argA(4) $ (argB(4))))) # (argA(3) & ((!argA(4) $ (argB(4))))) ) ) ) # ( \aluI|LessThan0~0_combout\ & ( !\aluI|diff[7]~0_combout\ & ( 
-- (argA(3) & (!argB(3) & (!argA(4) $ (argB(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000010000000000000000001101000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(3),
	datab => ALT_INV_argB(3),
	datac => ALT_INV_argA(4),
	datad => ALT_INV_argB(4),
	datae => \aluI|ALT_INV_LessThan0~0_combout\,
	dataf => \aluI|ALT_INV_diff[7]~0_combout\,
	combout => \aluI|diff[7]~1_combout\);

-- Location: LABCELL_X41_Y35_N48
\aluI|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|LessThan0~1_combout\ = ( argA(1) & ( argA(2) & ( (argB(0) & (argB(2) & (!argA(0) & argB(1)))) ) ) ) # ( !argA(1) & ( argA(2) & ( (argB(2) & (((argB(0) & !argA(0))) # (argB(1)))) ) ) ) # ( argA(1) & ( !argA(2) & ( ((argB(0) & (!argA(0) & argB(1)))) # 
-- (argB(2)) ) ) ) # ( !argA(1) & ( !argA(2) & ( (((argB(0) & !argA(0))) # (argB(1))) # (argB(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111111111001100110111001100010000001100110000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(0),
	datab => ALT_INV_argB(2),
	datac => ALT_INV_argA(0),
	datad => ALT_INV_argB(1),
	datae => ALT_INV_argA(1),
	dataf => ALT_INV_argA(2),
	combout => \aluI|LessThan0~1_combout\);

-- Location: LABCELL_X41_Y35_N42
\aluI|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|LessThan0~2_combout\ = ( \aluI|LessThan0~0_combout\ & ( \aluI|LessThan0~1_combout\ & ( (!argA(3) & ((!argA(4) $ (argB(4))))) # (argA(3) & (argB(3) & (!argA(4) $ (argB(4))))) ) ) ) # ( \aluI|LessThan0~0_combout\ & ( !\aluI|LessThan0~1_combout\ & ( 
-- (!argA(3) & (argB(3) & (!argA(4) $ (argB(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000001000000000000000001011000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(3),
	datab => ALT_INV_argB(3),
	datac => ALT_INV_argA(4),
	datad => ALT_INV_argB(4),
	datae => \aluI|ALT_INV_LessThan0~0_combout\,
	dataf => \aluI|ALT_INV_LessThan0~1_combout\,
	combout => \aluI|LessThan0~2_combout\);

-- Location: LABCELL_X41_Y35_N36
\aluI|diff[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|diff[7]~4_combout\ = ( !\aluI|diff[7]~1_combout\ & ( !\aluI|LessThan0~2_combout\ & ( (\aluI|diff[7]~3_combout\ & \aluI|LessThan0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \aluI|ALT_INV_diff[7]~3_combout\,
	datad => \aluI|ALT_INV_LessThan0~4_combout\,
	datae => \aluI|ALT_INV_diff[7]~1_combout\,
	dataf => \aluI|ALT_INV_LessThan0~2_combout\,
	combout => \aluI|diff[7]~4_combout\);

-- Location: LABCELL_X39_Y36_N0
\aluI|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~2_combout\ = ( \aluI|diff[7]~4_combout\ & ( (\Mux10~3_combout\ & (\aluI|ShiftRight1~2_combout\ & ((!IR(7)) # (\aluI|Mux0~1_combout\)))) ) ) # ( !\aluI|diff[7]~4_combout\ & ( (\aluI|Mux0~1_combout\ & (\Mux10~3_combout\ & 
-- \aluI|ShiftRight1~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000011000000010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux0~1_combout\,
	datab => \ALT_INV_Mux10~3_combout\,
	datac => \aluI|ALT_INV_ShiftRight1~2_combout\,
	datad => ALT_INV_IR(7),
	dataf => \aluI|ALT_INV_diff[7]~4_combout\,
	combout => \aluI|Mux3~2_combout\);

-- Location: MLABCELL_X37_Y34_N18
\aluI|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~5_combout\ = (argA(4) & argB(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(4),
	datad => ALT_INV_argB(4),
	combout => \aluI|Mux3~5_combout\);

-- Location: LABCELL_X40_Y34_N48
\aluI|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~6_combout\ = ( \Mux9~1_combout\ & ( \aluI|Mux3~5_combout\ & ( ((!\Mux9~0_combout\ & ((!\Mux10~0_combout\) # (!\Mux10~1_combout\)))) # (IR(7)) ) ) ) # ( !\Mux9~1_combout\ & ( \aluI|Mux3~5_combout\ & ( (!\Mux10~0_combout\) # ((!\Mux10~1_combout\) 
-- # (IR(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011111110111111101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~0_combout\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_Mux10~1_combout\,
	datad => \ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_Mux9~1_combout\,
	dataf => \aluI|ALT_INV_Mux3~5_combout\,
	combout => \aluI|Mux3~6_combout\);

-- Location: LABCELL_X40_Y36_N33
\aluI|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~4_combout\ = ( \Mux9~0_combout\ & ( (!IR(7) & (!\Mux9~1_combout\ $ (((!\Mux10~0_combout\) # (!\Mux10~1_combout\))))) ) ) # ( !\Mux9~0_combout\ & ( (\Mux10~0_combout\ & (!IR(7) & \Mux10~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000001100010010000000110001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~0_combout\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_Mux9~1_combout\,
	datad => \ALT_INV_Mux10~1_combout\,
	dataf => \ALT_INV_Mux9~0_combout\,
	combout => \aluI|Mux0~4_combout\);

-- Location: LABCELL_X39_Y36_N39
\aluI|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~17_sumout\ = SUM(( argB(3) ) + ( argA(3) ) + ( \aluI|Add1~2\ ))
-- \aluI|Add1~18\ = CARRY(( argB(3) ) + ( argA(3) ) + ( \aluI|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(3),
	datad => ALT_INV_argB(3),
	cin => \aluI|Add1~2\,
	sumout => \aluI|Add1~17_sumout\,
	cout => \aluI|Add1~18\);

-- Location: LABCELL_X39_Y36_N42
\aluI|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~29_sumout\ = SUM(( argA(4) ) + ( argB(4) ) + ( \aluI|Add1~18\ ))
-- \aluI|Add1~30\ = CARRY(( argA(4) ) + ( argB(4) ) + ( \aluI|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(4),
	datad => ALT_INV_argA(4),
	cin => \aluI|Add1~18\,
	sumout => \aluI|Add1~29_sumout\,
	cout => \aluI|Add1~30\);

-- Location: LABCELL_X39_Y33_N33
\aluI|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~0_combout\ = ( \Mux9~1_combout\ & ( (!IR(7) & (((\Mux10~1_combout\ & \Mux10~0_combout\)) # (\Mux9~0_combout\))) ) ) # ( !\Mux9~1_combout\ & ( (!IR(7) & (\Mux10~1_combout\ & \Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => \ALT_INV_Mux9~0_combout\,
	datac => \ALT_INV_Mux10~1_combout\,
	datad => \ALT_INV_Mux10~0_combout\,
	dataf => \ALT_INV_Mux9~1_combout\,
	combout => \aluI|Mux0~0_combout\);

-- Location: LABCELL_X40_Y34_N45
\aluI|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~4_combout\ = ( \Mux10~0_combout\ & ( (!argB(4) & (!argA(4))) # (argB(4) & (argA(4) & ((!\Mux10~1_combout\) # (IR(7))))) ) ) # ( !\Mux10~0_combout\ & ( !argB(4) $ (argA(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100010011001100110001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(4),
	datab => ALT_INV_argA(4),
	datac => ALT_INV_IR(7),
	datad => \ALT_INV_Mux10~1_combout\,
	dataf => \ALT_INV_Mux10~0_combout\,
	combout => \aluI|Mux3~4_combout\);

-- Location: LABCELL_X39_Y36_N12
\aluI|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~7_combout\ = ( \aluI|Mux0~0_combout\ & ( \aluI|Mux3~4_combout\ & ( (\Mux8~2_combout\ & \aluI|Mux3~6_combout\) ) ) ) # ( !\aluI|Mux0~0_combout\ & ( \aluI|Mux3~4_combout\ & ( (!\Mux8~2_combout\ & ((\aluI|Add1~29_sumout\))) # (\Mux8~2_combout\ & 
-- (\aluI|Mux3~6_combout\)) ) ) ) # ( \aluI|Mux0~0_combout\ & ( !\aluI|Mux3~4_combout\ & ( (\Mux8~2_combout\ & ((\aluI|Mux0~4_combout\) # (\aluI|Mux3~6_combout\))) ) ) ) # ( !\aluI|Mux0~0_combout\ & ( !\aluI|Mux3~4_combout\ & ( (!\Mux8~2_combout\ & 
-- (((\aluI|Add1~29_sumout\)))) # (\Mux8~2_combout\ & (((\aluI|Mux0~4_combout\)) # (\aluI|Mux3~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110111111000101010001010100010001101110110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \aluI|ALT_INV_Mux3~6_combout\,
	datac => \aluI|ALT_INV_Mux0~4_combout\,
	datad => \aluI|ALT_INV_Add1~29_sumout\,
	datae => \aluI|ALT_INV_Mux0~0_combout\,
	dataf => \aluI|ALT_INV_Mux3~4_combout\,
	combout => \aluI|Mux3~7_combout\);

-- Location: LABCELL_X39_Y35_N39
\aluI|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~0_combout\ = ( \aluI|Mux0~0_combout\ & ( !\Mux8~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mux8~2_combout\,
	dataf => \aluI|ALT_INV_Mux0~0_combout\,
	combout => \aluI|Mux3~0_combout\);

-- Location: LABCELL_X41_Y36_N57
\aluI|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~2_combout\ = ( argB(0) & ( !argB(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(1),
	dataf => ALT_INV_argB(0),
	combout => \aluI|ShiftRight0~2_combout\);

-- Location: LABCELL_X41_Y36_N39
\aluI|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~0_combout\ = ( !argB(7) & ( (!argB(3) & (!argB(5) & (!argB(4) & !argB(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(3),
	datab => ALT_INV_argB(5),
	datac => ALT_INV_argB(4),
	datad => ALT_INV_argB(6),
	dataf => ALT_INV_argB(7),
	combout => \aluI|ShiftRight0~0_combout\);

-- Location: LABCELL_X41_Y36_N15
\aluI|ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~7_combout\ = ( !argB(0) & ( (!argB(1) & argA(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(1),
	datad => ALT_INV_argA(0),
	dataf => ALT_INV_argB(0),
	combout => \aluI|ShiftLeft0~7_combout\);

-- Location: LABCELL_X41_Y36_N24
\aluI|ShiftLeft0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~10_combout\ = ( argA(2) & ( argA(4) & ( (!argB(0)) # (argA(1)) ) ) ) # ( !argA(2) & ( argA(4) & ( (!argB(0) & ((!argB(1)))) # (argB(0) & (argA(1))) ) ) ) # ( argA(2) & ( !argA(4) & ( (!argB(0) & ((argB(1)))) # (argB(0) & (argA(1))) ) ) ) 
-- # ( !argA(2) & ( !argA(4) & ( (argA(1) & argB(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110101010111001100010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(1),
	datab => ALT_INV_argB(1),
	datad => ALT_INV_argB(0),
	datae => ALT_INV_argA(2),
	dataf => ALT_INV_argA(4),
	combout => \aluI|ShiftLeft0~10_combout\);

-- Location: MLABCELL_X37_Y36_N48
\aluI|ShiftLeft0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~11_combout\ = ( \aluI|ShiftLeft0~7_combout\ & ( \aluI|ShiftLeft0~10_combout\ & ( (\aluI|ShiftRight0~0_combout\ & (((!\aluI|ShiftRight0~2_combout\) # (argB(2))) # (argA(3)))) ) ) ) # ( !\aluI|ShiftLeft0~7_combout\ & ( 
-- \aluI|ShiftLeft0~10_combout\ & ( (!argB(2) & (\aluI|ShiftRight0~0_combout\ & ((!\aluI|ShiftRight0~2_combout\) # (argA(3))))) ) ) ) # ( \aluI|ShiftLeft0~7_combout\ & ( !\aluI|ShiftLeft0~10_combout\ & ( (\aluI|ShiftRight0~0_combout\ & (((argA(3) & 
-- \aluI|ShiftRight0~2_combout\)) # (argB(2)))) ) ) ) # ( !\aluI|ShiftLeft0~7_combout\ & ( !\aluI|ShiftLeft0~10_combout\ & ( (argA(3) & (!argB(2) & (\aluI|ShiftRight0~2_combout\ & \aluI|ShiftRight0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000011011100000000110001000000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(3),
	datab => ALT_INV_argB(2),
	datac => \aluI|ALT_INV_ShiftRight0~2_combout\,
	datad => \aluI|ALT_INV_ShiftRight0~0_combout\,
	datae => \aluI|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~10_combout\,
	combout => \aluI|ShiftLeft0~11_combout\);

-- Location: LABCELL_X39_Y36_N3
\aluI|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~1_combout\ = ( \aluI|ShiftLeft0~11_combout\ & ( (\aluI|Mux0~1_combout\ & !\Mux10~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux0~1_combout\,
	datad => \ALT_INV_Mux10~3_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~11_combout\,
	combout => \aluI|Mux3~1_combout\);

-- Location: LABCELL_X40_Y35_N57
\aluI|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~9_combout\ = ( \aluI|Mux0~1_combout\ & ( (!\aluI|ShiftRight0~1_combout\) # (!\Mux10~2_combout\) ) ) # ( !\aluI|Mux0~1_combout\ & ( (\aluI|diff[7]~4_combout\ & \Mux10~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datac => \aluI|ALT_INV_diff[7]~4_combout\,
	datad => \ALT_INV_Mux10~2_combout\,
	dataf => \aluI|ALT_INV_Mux0~1_combout\,
	combout => \aluI|Mux0~9_combout\);

-- Location: LABCELL_X41_Y35_N0
\aluI|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~21_sumout\ = SUM(( !argB(0) $ (!argA(0)) ) + ( !VCC ) + ( !VCC ))
-- \aluI|Add0~22\ = CARRY(( !argB(0) $ (!argA(0)) ) + ( !VCC ) + ( !VCC ))
-- \aluI|Add0~23\ = SHARE((!argB(0)) # (argA(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(0),
	datad => ALT_INV_argA(0),
	cin => GND,
	sharein => GND,
	sumout => \aluI|Add0~21_sumout\,
	cout => \aluI|Add0~22\,
	shareout => \aluI|Add0~23\);

-- Location: LABCELL_X41_Y35_N3
\aluI|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~5_sumout\ = SUM(( !argB(1) $ (argA(1)) ) + ( \aluI|Add0~23\ ) + ( \aluI|Add0~22\ ))
-- \aluI|Add0~6\ = CARRY(( !argB(1) $ (argA(1)) ) + ( \aluI|Add0~23\ ) + ( \aluI|Add0~22\ ))
-- \aluI|Add0~7\ = SHARE((!argB(1) & argA(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(1),
	datad => ALT_INV_argA(1),
	cin => \aluI|Add0~22\,
	sharein => \aluI|Add0~23\,
	sumout => \aluI|Add0~5_sumout\,
	cout => \aluI|Add0~6\,
	shareout => \aluI|Add0~7\);

-- Location: LABCELL_X41_Y35_N6
\aluI|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~1_sumout\ = SUM(( !argA(2) $ (argB(2)) ) + ( \aluI|Add0~7\ ) + ( \aluI|Add0~6\ ))
-- \aluI|Add0~2\ = CARRY(( !argA(2) $ (argB(2)) ) + ( \aluI|Add0~7\ ) + ( \aluI|Add0~6\ ))
-- \aluI|Add0~3\ = SHARE((argA(2) & !argB(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(2),
	datad => ALT_INV_argB(2),
	cin => \aluI|Add0~6\,
	sharein => \aluI|Add0~7\,
	sumout => \aluI|Add0~1_sumout\,
	cout => \aluI|Add0~2\,
	shareout => \aluI|Add0~3\);

-- Location: LABCELL_X41_Y35_N9
\aluI|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~17_sumout\ = SUM(( !argA(3) $ (argB(3)) ) + ( \aluI|Add0~3\ ) + ( \aluI|Add0~2\ ))
-- \aluI|Add0~18\ = CARRY(( !argA(3) $ (argB(3)) ) + ( \aluI|Add0~3\ ) + ( \aluI|Add0~2\ ))
-- \aluI|Add0~19\ = SHARE((argA(3) & !argB(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(3),
	datad => ALT_INV_argB(3),
	cin => \aluI|Add0~2\,
	sharein => \aluI|Add0~3\,
	sumout => \aluI|Add0~17_sumout\,
	cout => \aluI|Add0~18\,
	shareout => \aluI|Add0~19\);

-- Location: LABCELL_X41_Y35_N12
\aluI|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~29_sumout\ = SUM(( !argB(4) $ (argA(4)) ) + ( \aluI|Add0~19\ ) + ( \aluI|Add0~18\ ))
-- \aluI|Add0~30\ = CARRY(( !argB(4) $ (argA(4)) ) + ( \aluI|Add0~19\ ) + ( \aluI|Add0~18\ ))
-- \aluI|Add0~31\ = SHARE((!argB(4) & argA(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_argB(4),
	datac => ALT_INV_argA(4),
	cin => \aluI|Add0~18\,
	sharein => \aluI|Add0~19\,
	sumout => \aluI|Add0~29_sumout\,
	cout => \aluI|Add0~30\,
	shareout => \aluI|Add0~31\);

-- Location: LABCELL_X39_Y36_N9
\aluI|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~3_combout\ = ( \aluI|Add0~29_sumout\ & ( (!\Mux10~3_combout\) # ((!\aluI|Mux0~1_combout\ & ((!\aluI|diff[7]~4_combout\) # (IR(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101100001111111110110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_diff[7]~4_combout\,
	datab => ALT_INV_IR(7),
	datac => \aluI|ALT_INV_Mux0~1_combout\,
	datad => \ALT_INV_Mux10~3_combout\,
	dataf => \aluI|ALT_INV_Add0~29_sumout\,
	combout => \aluI|Mux3~3_combout\);

-- Location: LABCELL_X39_Y36_N24
\aluI|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux3~8_combout\ = ( \aluI|Mux0~9_combout\ & ( \aluI|Mux3~3_combout\ & ( ((\aluI|Mux3~0_combout\ & \aluI|Mux3~1_combout\)) # (\aluI|Mux3~7_combout\) ) ) ) # ( !\aluI|Mux0~9_combout\ & ( \aluI|Mux3~3_combout\ & ( (\aluI|Mux3~0_combout\) # 
-- (\aluI|Mux3~7_combout\) ) ) ) # ( \aluI|Mux0~9_combout\ & ( !\aluI|Mux3~3_combout\ & ( ((\aluI|Mux3~0_combout\ & \aluI|Mux3~1_combout\)) # (\aluI|Mux3~7_combout\) ) ) ) # ( !\aluI|Mux0~9_combout\ & ( !\aluI|Mux3~3_combout\ & ( ((\aluI|Mux3~0_combout\ & 
-- ((\aluI|Mux3~1_combout\) # (\aluI|Mux3~2_combout\)))) # (\aluI|Mux3~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100111111001100110011111100111111001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux3~2_combout\,
	datab => \aluI|ALT_INV_Mux3~7_combout\,
	datac => \aluI|ALT_INV_Mux3~0_combout\,
	datad => \aluI|ALT_INV_Mux3~1_combout\,
	datae => \aluI|ALT_INV_Mux0~9_combout\,
	dataf => \aluI|ALT_INV_Mux3~3_combout\,
	combout => \aluI|Mux3~8_combout\);

-- Location: FF_X39_Y34_N5
\A2D[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][4]~feeder_combout\,
	asdata => \aluI|Mux3~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][4]~q\);

-- Location: MLABCELL_X37_Y34_N24
\Mux107~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux107~0_combout\ = ( \A2D[3][4]~q\ & ( \A2D[2][4]~q\ & ( ((!H(0) & ((\A2D[0][4]~q\))) # (H(0) & (\A2D[1][4]~q\))) # (H(1)) ) ) ) # ( !\A2D[3][4]~q\ & ( \A2D[2][4]~q\ & ( (!H(0) & (((H(1)) # (\A2D[0][4]~q\)))) # (H(0) & (\A2D[1][4]~q\ & ((!H(1))))) ) ) ) 
-- # ( \A2D[3][4]~q\ & ( !\A2D[2][4]~q\ & ( (!H(0) & (((\A2D[0][4]~q\ & !H(1))))) # (H(0) & (((H(1))) # (\A2D[1][4]~q\))) ) ) ) # ( !\A2D[3][4]~q\ & ( !\A2D[2][4]~q\ & ( (!H(1) & ((!H(0) & ((\A2D[0][4]~q\))) # (H(0) & (\A2D[1][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[1][4]~q\,
	datab => \ALT_INV_A2D[0][4]~q\,
	datac => ALT_INV_H(0),
	datad => ALT_INV_H(1),
	datae => \ALT_INV_A2D[3][4]~q\,
	dataf => \ALT_INV_A2D[2][4]~q\,
	combout => \Mux107~0_combout\);

-- Location: FF_X37_Y34_N26
\argA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux107~0_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(4));

-- Location: LABCELL_X40_Y34_N36
\aluI|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~1_combout\ = ( !argB(1) & ( argA(1) & ( (!argB(0)) # (argA(0)) ) ) ) # ( !argB(1) & ( !argA(1) & ( (argB(0) & argA(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011110000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(0),
	datad => ALT_INV_argA(0),
	datae => ALT_INV_argB(1),
	dataf => ALT_INV_argA(1),
	combout => \aluI|ShiftLeft0~1_combout\);

-- Location: MLABCELL_X37_Y36_N33
\aluI|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~4_combout\ = ( argA(5) & ( (!argB(0) & ((!argB(1)) # ((argA(3))))) # (argB(0) & (((argA(2))))) ) ) # ( !argA(5) & ( (!argB(0) & (argB(1) & ((argA(3))))) # (argB(0) & (((argA(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(0),
	datab => ALT_INV_argB(1),
	datac => ALT_INV_argA(2),
	datad => ALT_INV_argA(3),
	dataf => ALT_INV_argA(5),
	combout => \aluI|ShiftLeft0~4_combout\);

-- Location: MLABCELL_X37_Y36_N36
\aluI|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~5_combout\ = ( \aluI|ShiftRight0~0_combout\ & ( \aluI|ShiftLeft0~4_combout\ & ( (!argB(2) & (((!\aluI|ShiftRight0~2_combout\)) # (argA(4)))) # (argB(2) & (((\aluI|ShiftLeft0~1_combout\)))) ) ) ) # ( \aluI|ShiftRight0~0_combout\ & ( 
-- !\aluI|ShiftLeft0~4_combout\ & ( (!argB(2) & (argA(4) & ((\aluI|ShiftRight0~2_combout\)))) # (argB(2) & (((\aluI|ShiftLeft0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010011001100000000000000001111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(4),
	datab => \aluI|ALT_INV_ShiftLeft0~1_combout\,
	datac => \aluI|ALT_INV_ShiftRight0~2_combout\,
	datad => ALT_INV_argB(2),
	datae => \aluI|ALT_INV_ShiftRight0~0_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~4_combout\,
	combout => \aluI|ShiftLeft0~5_combout\);

-- Location: LABCELL_X41_Y32_N57
\aluI|ShiftRight1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight1~1_combout\ = ( argA(5) & ( argA(6) & ( (!argB(1)) # ((!argB(0) & argA(7))) ) ) ) # ( !argA(5) & ( argA(6) & ( (!argB(1) & (argB(0))) # (argB(1) & (!argB(0) & argA(7))) ) ) ) # ( argA(5) & ( !argA(6) & ( (!argB(0) & ((!argB(1)) # 
-- (argA(7)))) ) ) ) # ( !argA(5) & ( !argA(6) & ( (argB(1) & (!argB(0) & argA(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000101000001111000000001010010110101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(1),
	datac => ALT_INV_argB(0),
	datad => ALT_INV_argA(7),
	datae => ALT_INV_argA(5),
	dataf => ALT_INV_argA(6),
	combout => \aluI|ShiftRight1~1_combout\);

-- Location: LABCELL_X40_Y36_N21
\aluI|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux2~1_combout\ = ( \Mux10~3_combout\ & ( (\aluI|ShiftRight1~1_combout\ & (((!IR(7) & \aluI|diff[7]~4_combout\)) # (\aluI|Mux0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000011110000001000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => \aluI|ALT_INV_diff[7]~4_combout\,
	datac => \aluI|ALT_INV_ShiftRight1~1_combout\,
	datad => \aluI|ALT_INV_Mux0~1_combout\,
	dataf => \ALT_INV_Mux10~3_combout\,
	combout => \aluI|Mux2~1_combout\);

-- Location: LABCELL_X40_Y34_N30
\aluI|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~2_combout\ = ( !\Mux8~2_combout\ & ( (\Mux9~1_combout\ & (!IR(7) & (!\Mux10~3_combout\ & \Mux9~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux9~1_combout\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_Mux10~3_combout\,
	datad => \ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_Mux8~2_combout\,
	combout => \aluI|Mux0~2_combout\);

-- Location: LABCELL_X40_Y34_N57
\aluI|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux2~2_combout\ = ( \Mux10~0_combout\ & ( (!argA(5) & (!argB(5))) # (argA(5) & (argB(5) & ((!\Mux10~1_combout\) # (IR(7))))) ) ) # ( !\Mux10~0_combout\ & ( !argA(5) $ (argB(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100010011001100110001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(5),
	datab => ALT_INV_argB(5),
	datac => ALT_INV_IR(7),
	datad => \ALT_INV_Mux10~1_combout\,
	dataf => \ALT_INV_Mux10~0_combout\,
	combout => \aluI|Mux2~2_combout\);

-- Location: MLABCELL_X42_Y35_N9
\aluI|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux2~3_combout\ = ( argB(5) & ( argA(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_argA(5),
	dataf => ALT_INV_argB(5),
	combout => \aluI|Mux2~3_combout\);

-- Location: LABCELL_X39_Y33_N15
\aluI|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux2~4_combout\ = ( \Mux9~1_combout\ & ( \aluI|Mux2~3_combout\ & ( ((!\Mux9~0_combout\ & ((!\Mux10~0_combout\) # (!\Mux10~1_combout\)))) # (IR(7)) ) ) ) # ( !\Mux9~1_combout\ & ( \aluI|Mux2~3_combout\ & ( (!\Mux10~0_combout\) # ((!\Mux10~1_combout\) 
-- # (IR(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111111111100100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~0_combout\,
	datab => \ALT_INV_Mux9~0_combout\,
	datac => \ALT_INV_Mux10~1_combout\,
	datad => ALT_INV_IR(7),
	datae => \ALT_INV_Mux9~1_combout\,
	dataf => \aluI|ALT_INV_Mux2~3_combout\,
	combout => \aluI|Mux2~4_combout\);

-- Location: LABCELL_X39_Y36_N45
\aluI|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~13_sumout\ = SUM(( argA(5) ) + ( argB(5) ) + ( \aluI|Add1~30\ ))
-- \aluI|Add1~14\ = CARRY(( argA(5) ) + ( argB(5) ) + ( \aluI|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(5),
	datac => ALT_INV_argA(5),
	cin => \aluI|Add1~30\,
	sumout => \aluI|Add1~13_sumout\,
	cout => \aluI|Add1~14\);

-- Location: LABCELL_X40_Y36_N54
\aluI|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux2~5_combout\ = ( \aluI|Mux2~4_combout\ & ( \aluI|Add1~13_sumout\ & ( (!\aluI|Mux0~0_combout\) # (\Mux8~2_combout\) ) ) ) # ( !\aluI|Mux2~4_combout\ & ( \aluI|Add1~13_sumout\ & ( (!\Mux8~2_combout\ & (!\aluI|Mux0~0_combout\)) # (\Mux8~2_combout\ & 
-- (((\aluI|Mux0~4_combout\ & !\aluI|Mux2~2_combout\)))) ) ) ) # ( \aluI|Mux2~4_combout\ & ( !\aluI|Add1~13_sumout\ & ( \Mux8~2_combout\ ) ) ) # ( !\aluI|Mux2~4_combout\ & ( !\aluI|Add1~13_sumout\ & ( (\Mux8~2_combout\ & (\aluI|Mux0~4_combout\ & 
-- !\aluI|Mux2~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000010101010101010110001101100010001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \aluI|ALT_INV_Mux0~0_combout\,
	datac => \aluI|ALT_INV_Mux0~4_combout\,
	datad => \aluI|ALT_INV_Mux2~2_combout\,
	datae => \aluI|ALT_INV_Mux2~4_combout\,
	dataf => \aluI|ALT_INV_Add1~13_sumout\,
	combout => \aluI|Mux2~5_combout\);

-- Location: LABCELL_X41_Y35_N15
\aluI|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~13_sumout\ = SUM(( !argA(5) $ (argB(5)) ) + ( \aluI|Add0~31\ ) + ( \aluI|Add0~30\ ))
-- \aluI|Add0~14\ = CARRY(( !argA(5) $ (argB(5)) ) + ( \aluI|Add0~31\ ) + ( \aluI|Add0~30\ ))
-- \aluI|Add0~15\ = SHARE((argA(5) & !argB(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(5),
	datad => ALT_INV_argB(5),
	cin => \aluI|Add0~30\,
	sharein => \aluI|Add0~31\,
	sumout => \aluI|Add0~13_sumout\,
	cout => \aluI|Add0~14\,
	shareout => \aluI|Add0~15\);

-- Location: LABCELL_X40_Y36_N18
\aluI|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux2~0_combout\ = ( \aluI|Add0~13_sumout\ & ( (!\Mux10~3_combout\) # ((!\aluI|Mux0~1_combout\ & ((!\aluI|diff[7]~4_combout\) # (IR(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111101111100001111110111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => \aluI|ALT_INV_diff[7]~4_combout\,
	datac => \ALT_INV_Mux10~3_combout\,
	datad => \aluI|ALT_INV_Mux0~1_combout\,
	dataf => \aluI|ALT_INV_Add0~13_sumout\,
	combout => \aluI|Mux2~0_combout\);

-- Location: LABCELL_X40_Y36_N6
\aluI|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux2~6_combout\ = ( \aluI|Mux2~5_combout\ & ( \aluI|Mux2~0_combout\ ) ) # ( !\aluI|Mux2~5_combout\ & ( \aluI|Mux2~0_combout\ & ( ((\aluI|ShiftLeft0~5_combout\ & \aluI|Mux0~2_combout\)) # (\aluI|Mux0~3_combout\) ) ) ) # ( \aluI|Mux2~5_combout\ & ( 
-- !\aluI|Mux2~0_combout\ ) ) # ( !\aluI|Mux2~5_combout\ & ( !\aluI|Mux2~0_combout\ & ( (!\aluI|Mux0~3_combout\ & (\aluI|ShiftLeft0~5_combout\ & ((\aluI|Mux0~2_combout\)))) # (\aluI|Mux0~3_combout\ & (((\aluI|ShiftLeft0~5_combout\ & \aluI|Mux0~2_combout\)) # 
-- (\aluI|Mux2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111101010101011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux0~3_combout\,
	datab => \aluI|ALT_INV_ShiftLeft0~5_combout\,
	datac => \aluI|ALT_INV_Mux2~1_combout\,
	datad => \aluI|ALT_INV_Mux0~2_combout\,
	datae => \aluI|ALT_INV_Mux2~5_combout\,
	dataf => \aluI|ALT_INV_Mux2~0_combout\,
	combout => \aluI|Mux2~6_combout\);

-- Location: FF_X40_Y36_N50
\A2D[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][5]~feeder_combout\,
	asdata => \aluI|Mux2~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][5]~q\);

-- Location: MLABCELL_X42_Y36_N48
\Mux106~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux106~0_combout\ = ( \A2D[2][5]~q\ & ( H(1) & ( (!H(0)) # (\A2D[3][5]~q\) ) ) ) # ( !\A2D[2][5]~q\ & ( H(1) & ( (H(0) & \A2D[3][5]~q\) ) ) ) # ( \A2D[2][5]~q\ & ( !H(1) & ( (!H(0) & (\A2D[0][5]~q\)) # (H(0) & ((\A2D[1][5]~q\))) ) ) ) # ( !\A2D[2][5]~q\ 
-- & ( !H(1) & ( (!H(0) & (\A2D[0][5]~q\)) # (H(0) & ((\A2D[1][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[0][5]~q\,
	datab => \ALT_INV_A2D[1][5]~q\,
	datac => ALT_INV_H(0),
	datad => \ALT_INV_A2D[3][5]~q\,
	datae => \ALT_INV_A2D[2][5]~q\,
	dataf => ALT_INV_H(1),
	combout => \Mux106~0_combout\);

-- Location: FF_X42_Y35_N56
\argA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux106~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(5));

-- Location: LABCELL_X40_Y35_N24
\aluI|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux5~1_combout\ = ( argA(4) & ( argA(2) & ( (!argB(0)) # ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5))))) ) ) ) # ( !argA(4) & ( argA(2) & ( (!argB(0) & (((!argB(1))))) # (argB(0) & ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5)))))) ) ) ) # ( 
-- argA(4) & ( !argA(2) & ( (!argB(0) & (((argB(1))))) # (argB(0) & ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5)))))) ) ) ) # ( !argA(4) & ( !argA(2) & ( (argB(0) & ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(3),
	datab => ALT_INV_argB(0),
	datac => ALT_INV_argB(1),
	datad => ALT_INV_argA(5),
	datae => ALT_INV_argA(4),
	dataf => ALT_INV_argA(2),
	combout => \aluI|Mux5~1_combout\);

-- Location: MLABCELL_X37_Y34_N21
\aluI|ShiftRight1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight1~0_combout\ = ( argA(7) & ( (!argB(1) & ((argB(0)) # (argA(6)))) ) ) # ( !argA(7) & ( (!argB(1) & (argA(6) & !argB(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_argB(1),
	datac => ALT_INV_argA(6),
	datad => ALT_INV_argB(0),
	dataf => ALT_INV_argA(7),
	combout => \aluI|ShiftRight1~0_combout\);

-- Location: LABCELL_X40_Y35_N18
\aluI|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux5~2_combout\ = ( \Mux10~2_combout\ & ( \aluI|ShiftRight1~0_combout\ & ( (\aluI|ShiftRight0~0_combout\ & ((\aluI|Mux5~1_combout\) # (argB(2)))) ) ) ) # ( !\Mux10~2_combout\ & ( \aluI|ShiftRight1~0_combout\ & ( (\aluI|ShiftLeft0~0_combout\ & 
-- (!argB(2) & \aluI|ShiftRight0~0_combout\)) ) ) ) # ( \Mux10~2_combout\ & ( !\aluI|ShiftRight1~0_combout\ & ( (!argB(2) & (\aluI|Mux5~1_combout\ & \aluI|ShiftRight0~0_combout\)) ) ) ) # ( !\Mux10~2_combout\ & ( !\aluI|ShiftRight1~0_combout\ & ( 
-- (\aluI|ShiftLeft0~0_combout\ & (!argB(2) & \aluI|ShiftRight0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000000110000000000010001000000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftLeft0~0_combout\,
	datab => ALT_INV_argB(2),
	datac => \aluI|ALT_INV_Mux5~1_combout\,
	datad => \aluI|ALT_INV_ShiftRight0~0_combout\,
	datae => \ALT_INV_Mux10~2_combout\,
	dataf => \aluI|ALT_INV_ShiftRight1~0_combout\,
	combout => \aluI|Mux5~2_combout\);

-- Location: LABCELL_X40_Y35_N9
\aluI|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~3_combout\ = ( \aluI|Mux0~1_combout\ & ( !\Mux8~2_combout\ ) ) # ( !\aluI|Mux0~1_combout\ & ( (\Mux10~2_combout\ & (!\Mux8~2_combout\ & !\aluI|diff[7]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~2_combout\,
	datab => \ALT_INV_Mux8~2_combout\,
	datad => \aluI|ALT_INV_diff[7]~4_combout\,
	dataf => \aluI|ALT_INV_Mux0~1_combout\,
	combout => \aluI|Mux4~3_combout\);

-- Location: LABCELL_X39_Y35_N24
\aluI|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~0_combout\ = ( \aluI|LessThan0~2_combout\ & ( \aluI|diff[7]~1_combout\ & ( (\Mux8~1_combout\ & \Mux8~0_combout\) ) ) ) # ( !\aluI|LessThan0~2_combout\ & ( \aluI|diff[7]~1_combout\ & ( (\Mux8~1_combout\ & \Mux8~0_combout\) ) ) ) # ( 
-- \aluI|LessThan0~2_combout\ & ( !\aluI|diff[7]~1_combout\ & ( (\Mux8~1_combout\ & \Mux8~0_combout\) ) ) ) # ( !\aluI|LessThan0~2_combout\ & ( !\aluI|diff[7]~1_combout\ & ( (!\Mux8~1_combout\ & (((\aluI|diff[7]~3_combout\ & \aluI|LessThan0~4_combout\)))) # 
-- (\Mux8~1_combout\ & (((\aluI|diff[7]~3_combout\ & \aluI|LessThan0~4_combout\)) # (\Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_Mux8~0_combout\,
	datac => \aluI|ALT_INV_diff[7]~3_combout\,
	datad => \aluI|ALT_INV_LessThan0~4_combout\,
	datae => \aluI|ALT_INV_LessThan0~2_combout\,
	dataf => \aluI|ALT_INV_diff[7]~1_combout\,
	combout => \aluI|Mux4~0_combout\);

-- Location: LABCELL_X39_Y35_N45
\aluI|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~1_combout\ = ( \aluI|Mux0~1_combout\ & ( (\Mux8~2_combout\ & \Mux10~2_combout\) ) ) # ( !\aluI|Mux0~1_combout\ & ( (!\Mux8~2_combout\ & \Mux10~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux8~2_combout\,
	datad => \ALT_INV_Mux10~2_combout\,
	dataf => \aluI|ALT_INV_Mux0~1_combout\,
	combout => \aluI|Mux4~1_combout\);

-- Location: LABCELL_X40_Y34_N18
\aluI|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~2_combout\ = ( \Mux9~1_combout\ & ( (\Mux10~1_combout\ & (!IR(7) & (\Mux10~0_combout\ & !\Mux9~0_combout\))) ) ) # ( !\Mux9~1_combout\ & ( (\Mux10~1_combout\ & (!IR(7) & \Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~1_combout\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_Mux10~0_combout\,
	datad => \ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_Mux9~1_combout\,
	combout => \aluI|Mux4~2_combout\);

-- Location: LABCELL_X39_Y35_N33
\aluI|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux5~0_combout\ = ( argB(2) & ( argA(2) & ( (!\aluI|Mux4~0_combout\ & ((!\aluI|Mux4~2_combout\ $ (\aluI|Mux0~0_combout\)))) # (\aluI|Mux4~0_combout\ & (!\aluI|Mux4~1_combout\ & (!\aluI|Mux4~2_combout\ $ (\aluI|Mux0~0_combout\)))) ) ) ) # ( !argB(2) 
-- & ( argA(2) & ( (\aluI|Mux0~0_combout\ & ((!\aluI|Mux4~0_combout\) # (!\aluI|Mux4~1_combout\))) ) ) ) # ( argB(2) & ( !argA(2) & ( (\aluI|Mux0~0_combout\ & ((!\aluI|Mux4~0_combout\) # (!\aluI|Mux4~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001110111000000000111011101110000000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux4~0_combout\,
	datab => \aluI|ALT_INV_Mux4~1_combout\,
	datac => \aluI|ALT_INV_Mux4~2_combout\,
	datad => \aluI|ALT_INV_Mux0~0_combout\,
	datae => ALT_INV_argB(2),
	dataf => ALT_INV_argA(2),
	combout => \aluI|Mux5~0_combout\);

-- Location: LABCELL_X39_Y35_N21
\aluI|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux5~3_combout\ = ( \aluI|Mux4~3_combout\ & ( \aluI|Mux5~0_combout\ & ( (!\aluI|Mux4~5_combout\ & (\aluI|Mux5~2_combout\)) # (\aluI|Mux4~5_combout\ & ((\aluI|Add0~1_sumout\))) ) ) ) # ( !\aluI|Mux4~3_combout\ & ( \aluI|Mux5~0_combout\ & ( 
-- (!\aluI|Mux4~5_combout\) # (\aluI|Add1~1_sumout\) ) ) ) # ( \aluI|Mux4~3_combout\ & ( !\aluI|Mux5~0_combout\ & ( (!\aluI|Mux4~5_combout\ & (\aluI|Mux5~2_combout\)) # (\aluI|Mux4~5_combout\ & ((\aluI|Add0~1_sumout\))) ) ) ) # ( !\aluI|Mux4~3_combout\ & ( 
-- !\aluI|Mux5~0_combout\ & ( (\aluI|Add1~1_sumout\ & \aluI|Mux4~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Add1~1_sumout\,
	datab => \aluI|ALT_INV_Mux4~5_combout\,
	datac => \aluI|ALT_INV_Mux5~2_combout\,
	datad => \aluI|ALT_INV_Add0~1_sumout\,
	datae => \aluI|ALT_INV_Mux4~3_combout\,
	dataf => \aluI|ALT_INV_Mux5~0_combout\,
	combout => \aluI|Mux5~3_combout\);

-- Location: FF_X40_Y35_N5
\A2D[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][2]~feeder_combout\,
	asdata => \aluI|Mux5~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][2]~q\);

-- Location: MLABCELL_X42_Y32_N21
\Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = ( \A2D[2][2]~q\ & ( \A2D[0][2]~q\ & ( (!\databus[0]~30_combout\) # ((!\databus[1]~41_combout\ & ((\A2D[1][2]~q\))) # (\databus[1]~41_combout\ & (\A2D[3][2]~q\))) ) ) ) # ( !\A2D[2][2]~q\ & ( \A2D[0][2]~q\ & ( (!\databus[1]~41_combout\ 
-- & (((!\databus[0]~30_combout\) # (\A2D[1][2]~q\)))) # (\databus[1]~41_combout\ & (\A2D[3][2]~q\ & (\databus[0]~30_combout\))) ) ) ) # ( \A2D[2][2]~q\ & ( !\A2D[0][2]~q\ & ( (!\databus[1]~41_combout\ & (((\databus[0]~30_combout\ & \A2D[1][2]~q\)))) # 
-- (\databus[1]~41_combout\ & (((!\databus[0]~30_combout\)) # (\A2D[3][2]~q\))) ) ) ) # ( !\A2D[2][2]~q\ & ( !\A2D[0][2]~q\ & ( (\databus[0]~30_combout\ & ((!\databus[1]~41_combout\ & ((\A2D[1][2]~q\))) # (\databus[1]~41_combout\ & (\A2D[3][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[3][2]~q\,
	datab => \ALT_INV_databus[1]~41_combout\,
	datac => \ALT_INV_databus[0]~30_combout\,
	datad => \ALT_INV_A2D[1][2]~q\,
	datae => \ALT_INV_A2D[2][2]~q\,
	dataf => \ALT_INV_A2D[0][2]~q\,
	combout => \Mux24~0_combout\);

-- Location: MLABCELL_X42_Y32_N42
\argB[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \argB[2]~feeder_combout\ = \Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux24~0_combout\,
	combout => \argB[2]~feeder_combout\);

-- Location: FF_X42_Y32_N44
\argB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \argB[2]~feeder_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(2));

-- Location: LABCELL_X41_Y36_N48
\aluI|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~1_combout\ = ( !argB(6) & ( !argB(7) & ( (!argB(2) & (!argB(5) & (!argB(3) & !argB(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(2),
	datab => ALT_INV_argB(5),
	datac => ALT_INV_argB(3),
	datad => ALT_INV_argB(4),
	datae => ALT_INV_argB(6),
	dataf => ALT_INV_argB(7),
	combout => \aluI|ShiftRight0~1_combout\);

-- Location: LABCELL_X40_Y36_N0
\aluI|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~3_combout\ = ( \aluI|Mux0~1_combout\ & ( \aluI|diff[7]~4_combout\ & ( (\Mux10~2_combout\ & (\aluI|ShiftRight0~1_combout\ & (!\Mux8~2_combout\ & \aluI|Mux0~0_combout\))) ) ) ) # ( !\aluI|Mux0~1_combout\ & ( \aluI|diff[7]~4_combout\ & ( 
-- (!\Mux10~2_combout\ & (!\Mux8~2_combout\ & \aluI|Mux0~0_combout\)) ) ) ) # ( \aluI|Mux0~1_combout\ & ( !\aluI|diff[7]~4_combout\ & ( (\Mux10~2_combout\ & (\aluI|ShiftRight0~1_combout\ & (!\Mux8~2_combout\ & \aluI|Mux0~0_combout\))) ) ) ) # ( 
-- !\aluI|Mux0~1_combout\ & ( !\aluI|diff[7]~4_combout\ & ( (!\Mux8~2_combout\ & \aluI|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000001000000000000101000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~2_combout\,
	datab => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datac => \ALT_INV_Mux8~2_combout\,
	datad => \aluI|ALT_INV_Mux0~0_combout\,
	datae => \aluI|ALT_INV_Mux0~1_combout\,
	dataf => \aluI|ALT_INV_diff[7]~4_combout\,
	combout => \aluI|Mux0~3_combout\);

-- Location: MLABCELL_X37_Y36_N54
\aluI|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~2_combout\ = ( argA(6) & ( (!argB(0) & (((!argB(1))) # (argA(4)))) # (argB(0) & (((argA(3))))) ) ) # ( !argA(6) & ( (!argB(0) & (argA(4) & (argB(1)))) # (argB(0) & (((argA(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111111011101000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(4),
	datab => ALT_INV_argB(1),
	datac => ALT_INV_argA(3),
	datad => ALT_INV_argB(0),
	dataf => ALT_INV_argA(6),
	combout => \aluI|ShiftLeft0~2_combout\);

-- Location: MLABCELL_X37_Y36_N24
\aluI|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~3_combout\ = ( \aluI|ShiftLeft0~0_combout\ & ( \aluI|ShiftRight0~0_combout\ & ( ((!\aluI|ShiftRight0~2_combout\ & (\aluI|ShiftLeft0~2_combout\)) # (\aluI|ShiftRight0~2_combout\ & ((argA(5))))) # (argB(2)) ) ) ) # ( 
-- !\aluI|ShiftLeft0~0_combout\ & ( \aluI|ShiftRight0~0_combout\ & ( (!argB(2) & ((!\aluI|ShiftRight0~2_combout\ & (\aluI|ShiftLeft0~2_combout\)) # (\aluI|ShiftRight0~2_combout\ & ((argA(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000010011000011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~2_combout\,
	datab => ALT_INV_argB(2),
	datac => \aluI|ALT_INV_ShiftLeft0~2_combout\,
	datad => ALT_INV_argA(5),
	datae => \aluI|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \aluI|ALT_INV_ShiftRight0~0_combout\,
	combout => \aluI|ShiftLeft0~3_combout\);

-- Location: LABCELL_X40_Y36_N45
\aluI|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux1~1_combout\ = ( \aluI|diff[7]~4_combout\ & ( (\Mux10~3_combout\ & (\aluI|ShiftRight1~0_combout\ & ((!IR(7)) # (\aluI|Mux0~1_combout\)))) ) ) # ( !\aluI|diff[7]~4_combout\ & ( (\Mux10~3_combout\ & (\aluI|ShiftRight1~0_combout\ & 
-- \aluI|Mux0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000100000001010000010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~3_combout\,
	datab => ALT_INV_IR(7),
	datac => \aluI|ALT_INV_ShiftRight1~0_combout\,
	datad => \aluI|ALT_INV_Mux0~1_combout\,
	dataf => \aluI|ALT_INV_diff[7]~4_combout\,
	combout => \aluI|Mux1~1_combout\);

-- Location: LABCELL_X40_Y36_N30
\aluI|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux1~2_combout\ = ( argB(6) & ( (argA(6) & ((!\Mux10~0_combout\) # ((!\Mux10~1_combout\) # (IR(7))))) ) ) # ( !argB(6) & ( !argA(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000010110000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~0_combout\,
	datab => ALT_INV_IR(7),
	datac => ALT_INV_argA(6),
	datad => \ALT_INV_Mux10~1_combout\,
	dataf => ALT_INV_argB(6),
	combout => \aluI|Mux1~2_combout\);

-- Location: LABCELL_X39_Y36_N48
\aluI|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~9_sumout\ = SUM(( argA(6) ) + ( argB(6) ) + ( \aluI|Add1~14\ ))
-- \aluI|Add1~10\ = CARRY(( argA(6) ) + ( argB(6) ) + ( \aluI|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(6),
	datac => ALT_INV_argA(6),
	cin => \aluI|Add1~14\,
	sumout => \aluI|Add1~9_sumout\,
	cout => \aluI|Add1~10\);

-- Location: MLABCELL_X37_Y35_N45
\aluI|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux1~3_combout\ = ( argA(6) & ( argB(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_argA(6),
	dataf => ALT_INV_argB(6),
	combout => \aluI|Mux1~3_combout\);

-- Location: LABCELL_X39_Y33_N12
\aluI|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux1~4_combout\ = ( \Mux9~1_combout\ & ( \aluI|Mux1~3_combout\ & ( ((!\Mux9~0_combout\ & ((!\Mux10~0_combout\) # (!\Mux10~1_combout\)))) # (IR(7)) ) ) ) # ( !\Mux9~1_combout\ & ( \aluI|Mux1~3_combout\ & ( (!\Mux10~0_combout\) # ((!\Mux10~1_combout\) 
-- # (IR(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101011111100111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~0_combout\,
	datab => \ALT_INV_Mux9~0_combout\,
	datac => ALT_INV_IR(7),
	datad => \ALT_INV_Mux10~1_combout\,
	datae => \ALT_INV_Mux9~1_combout\,
	dataf => \aluI|ALT_INV_Mux1~3_combout\,
	combout => \aluI|Mux1~4_combout\);

-- Location: LABCELL_X40_Y36_N36
\aluI|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux1~5_combout\ = ( \aluI|Add1~9_sumout\ & ( \aluI|Mux1~4_combout\ & ( (!\aluI|Mux0~0_combout\) # (\Mux8~2_combout\) ) ) ) # ( !\aluI|Add1~9_sumout\ & ( \aluI|Mux1~4_combout\ & ( \Mux8~2_combout\ ) ) ) # ( \aluI|Add1~9_sumout\ & ( 
-- !\aluI|Mux1~4_combout\ & ( (!\Mux8~2_combout\ & (((!\aluI|Mux0~0_combout\)))) # (\Mux8~2_combout\ & (\aluI|Mux0~4_combout\ & (!\aluI|Mux1~2_combout\))) ) ) ) # ( !\aluI|Add1~9_sumout\ & ( !\aluI|Mux1~4_combout\ & ( (\aluI|Mux0~4_combout\ & 
-- (!\aluI|Mux1~2_combout\ & \Mux8~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100111101000000010000001111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux0~4_combout\,
	datab => \aluI|ALT_INV_Mux1~2_combout\,
	datac => \ALT_INV_Mux8~2_combout\,
	datad => \aluI|ALT_INV_Mux0~0_combout\,
	datae => \aluI|ALT_INV_Add1~9_sumout\,
	dataf => \aluI|ALT_INV_Mux1~4_combout\,
	combout => \aluI|Mux1~5_combout\);

-- Location: LABCELL_X41_Y35_N18
\aluI|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~9_sumout\ = SUM(( !argA(6) $ (argB(6)) ) + ( \aluI|Add0~15\ ) + ( \aluI|Add0~14\ ))
-- \aluI|Add0~10\ = CARRY(( !argA(6) $ (argB(6)) ) + ( \aluI|Add0~15\ ) + ( \aluI|Add0~14\ ))
-- \aluI|Add0~11\ = SHARE((argA(6) & !argB(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(6),
	datad => ALT_INV_argB(6),
	cin => \aluI|Add0~14\,
	sharein => \aluI|Add0~15\,
	sumout => \aluI|Add0~9_sumout\,
	cout => \aluI|Add0~10\,
	shareout => \aluI|Add0~11\);

-- Location: LABCELL_X40_Y36_N42
\aluI|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux1~0_combout\ = ( \aluI|Add0~9_sumout\ & ( (!\Mux10~3_combout\) # ((!\aluI|Mux0~1_combout\ & ((!\aluI|diff[7]~4_combout\) # (IR(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010101110101111101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~3_combout\,
	datab => ALT_INV_IR(7),
	datac => \aluI|ALT_INV_Mux0~1_combout\,
	datad => \aluI|ALT_INV_diff[7]~4_combout\,
	dataf => \aluI|ALT_INV_Add0~9_sumout\,
	combout => \aluI|Mux1~0_combout\);

-- Location: LABCELL_X40_Y36_N24
\aluI|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux1~6_combout\ = ( \aluI|Mux1~5_combout\ & ( \aluI|Mux1~0_combout\ ) ) # ( !\aluI|Mux1~5_combout\ & ( \aluI|Mux1~0_combout\ & ( ((\aluI|ShiftLeft0~3_combout\ & \aluI|Mux0~2_combout\)) # (\aluI|Mux0~3_combout\) ) ) ) # ( \aluI|Mux1~5_combout\ & ( 
-- !\aluI|Mux1~0_combout\ ) ) # ( !\aluI|Mux1~5_combout\ & ( !\aluI|Mux1~0_combout\ & ( (!\aluI|Mux0~3_combout\ & (\aluI|ShiftLeft0~3_combout\ & (\aluI|Mux0~2_combout\))) # (\aluI|Mux0~3_combout\ & (((\aluI|ShiftLeft0~3_combout\ & \aluI|Mux0~2_combout\)) # 
-- (\aluI|Mux1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111111111111111111101010111010101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux0~3_combout\,
	datab => \aluI|ALT_INV_ShiftLeft0~3_combout\,
	datac => \aluI|ALT_INV_Mux0~2_combout\,
	datad => \aluI|ALT_INV_Mux1~1_combout\,
	datae => \aluI|ALT_INV_Mux1~5_combout\,
	dataf => \aluI|ALT_INV_Mux1~0_combout\,
	combout => \aluI|Mux1~6_combout\);

-- Location: FF_X40_Y36_N14
\A2D[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][6]~feeder_combout\,
	asdata => \aluI|Mux1~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][6]~q\);

-- Location: LABCELL_X39_Y34_N51
\A2D[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][6]~feeder_combout\ = ( \databus[6]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \A2D[3][6]~feeder_combout\);

-- Location: FF_X39_Y34_N53
\A2D[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][6]~feeder_combout\,
	asdata => \aluI|Mux1~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][6]~q\);

-- Location: LABCELL_X40_Y36_N51
\A2D[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][6]~feeder_combout\ = ( \databus[6]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \A2D[0][6]~feeder_combout\);

-- Location: FF_X40_Y36_N53
\A2D[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][6]~feeder_combout\,
	asdata => \aluI|Mux1~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][6]~q\);

-- Location: MLABCELL_X42_Y35_N24
\Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = ( \databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[3][6]~q\ ) ) ) # ( !\databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[1][6]~q\ ) ) ) # ( \databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[2][6]~q\ ) 
-- ) ) # ( !\databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[2][6]~q\,
	datab => \ALT_INV_A2D[1][6]~q\,
	datac => \ALT_INV_A2D[3][6]~q\,
	datad => \ALT_INV_A2D[0][6]~q\,
	datae => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \Mux20~0_combout\);

-- Location: FF_X42_Y35_N23
\argB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \Mux20~0_combout\,
	sload => VCC,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argB(6));

-- Location: MLABCELL_X42_Y35_N30
\aluI|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|LessThan0~3_combout\ = ( argA(5) & ( argB(5) & ( (!argB(7) & (argB(6) & (!argA(6) & !argA(7)))) # (argB(7) & ((!argA(7)) # ((argB(6) & !argA(6))))) ) ) ) # ( !argA(5) & ( argB(5) & ( (!argB(7) & (!argA(7) & ((!argA(6)) # (argB(6))))) # (argB(7) & 
-- (((!argA(6)) # (!argA(7))) # (argB(6)))) ) ) ) # ( argA(5) & ( !argB(5) & ( (!argB(7) & (argB(6) & (!argA(6) & !argA(7)))) # (argB(7) & ((!argA(7)) # ((argB(6) & !argA(6))))) ) ) ) # ( !argA(5) & ( !argB(5) & ( (!argB(7) & (argB(6) & (!argA(6) & 
-- !argA(7)))) # (argB(7) & ((!argA(7)) # ((argB(6) & !argA(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100010000011100110001000011110111001100010111001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(6),
	datab => ALT_INV_argB(7),
	datac => ALT_INV_argA(6),
	datad => ALT_INV_argA(7),
	datae => ALT_INV_argA(5),
	dataf => ALT_INV_argB(5),
	combout => \aluI|LessThan0~3_combout\);

-- Location: MLABCELL_X42_Y35_N57
\aluI|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|LessThan0~4_combout\ = ( argB(4) & ( \aluI|LessThan0~0_combout\ & ( (!\aluI|LessThan0~3_combout\ & argA(4)) ) ) ) # ( !argB(4) & ( \aluI|LessThan0~0_combout\ & ( !\aluI|LessThan0~3_combout\ ) ) ) # ( argB(4) & ( !\aluI|LessThan0~0_combout\ & ( 
-- !\aluI|LessThan0~3_combout\ ) ) ) # ( !argB(4) & ( !\aluI|LessThan0~0_combout\ & ( !\aluI|LessThan0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \aluI|ALT_INV_LessThan0~3_combout\,
	datad => ALT_INV_argA(4),
	datae => ALT_INV_argB(4),
	dataf => \aluI|ALT_INV_LessThan0~0_combout\,
	combout => \aluI|LessThan0~4_combout\);

-- Location: LABCELL_X39_Y35_N12
\aluI|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~5_combout\ = ( \aluI|LessThan0~2_combout\ & ( \aluI|diff[7]~1_combout\ & ( !\aluI|Mux4~4_combout\ ) ) ) # ( !\aluI|LessThan0~2_combout\ & ( \aluI|diff[7]~1_combout\ & ( !\aluI|Mux4~4_combout\ ) ) ) # ( \aluI|LessThan0~2_combout\ & ( 
-- !\aluI|diff[7]~1_combout\ & ( !\aluI|Mux4~4_combout\ ) ) ) # ( !\aluI|LessThan0~2_combout\ & ( !\aluI|diff[7]~1_combout\ & ( (!\aluI|Mux4~4_combout\ & ((!\aluI|LessThan0~4_combout\) # ((!\aluI|diff[7]~3_combout\) # (!\Mux10~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101000101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux4~4_combout\,
	datab => \aluI|ALT_INV_LessThan0~4_combout\,
	datac => \aluI|ALT_INV_diff[7]~3_combout\,
	datad => \ALT_INV_Mux10~2_combout\,
	datae => \aluI|ALT_INV_LessThan0~2_combout\,
	dataf => \aluI|ALT_INV_diff[7]~1_combout\,
	combout => \aluI|Mux4~5_combout\);

-- Location: LABCELL_X41_Y36_N6
\aluI|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux6~1_combout\ = ( argA(3) & ( argB(0) & ( (!argB(1) & ((argA(2)))) # (argB(1) & (argA(4))) ) ) ) # ( !argA(3) & ( argB(0) & ( (!argB(1) & ((argA(2)))) # (argB(1) & (argA(4))) ) ) ) # ( argA(3) & ( !argB(0) & ( (argB(1)) # (argA(1)) ) ) ) # ( 
-- !argA(3) & ( !argB(0) & ( (argA(1) & !argB(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(1),
	datab => ALT_INV_argA(4),
	datac => ALT_INV_argA(2),
	datad => ALT_INV_argB(1),
	datae => ALT_INV_argA(3),
	dataf => ALT_INV_argB(0),
	combout => \aluI|Mux6~1_combout\);

-- Location: LABCELL_X40_Y34_N12
\aluI|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux6~2_combout\ = ( \Mux10~2_combout\ & ( \aluI|ShiftRight1~1_combout\ & ( (\aluI|ShiftRight0~0_combout\ & ((\aluI|Mux6~1_combout\) # (argB(2)))) ) ) ) # ( !\Mux10~2_combout\ & ( \aluI|ShiftRight1~1_combout\ & ( (\aluI|ShiftLeft0~1_combout\ & 
-- (!argB(2) & \aluI|ShiftRight0~0_combout\)) ) ) ) # ( \Mux10~2_combout\ & ( !\aluI|ShiftRight1~1_combout\ & ( (!argB(2) & (\aluI|ShiftRight0~0_combout\ & \aluI|Mux6~1_combout\)) ) ) ) # ( !\Mux10~2_combout\ & ( !\aluI|ShiftRight1~1_combout\ & ( 
-- (\aluI|ShiftLeft0~1_combout\ & (!argB(2) & \aluI|ShiftRight0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000000000000110000000100000001000000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftLeft0~1_combout\,
	datab => ALT_INV_argB(2),
	datac => \aluI|ALT_INV_ShiftRight0~0_combout\,
	datad => \aluI|ALT_INV_Mux6~1_combout\,
	datae => \ALT_INV_Mux10~2_combout\,
	dataf => \aluI|ALT_INV_ShiftRight1~1_combout\,
	combout => \aluI|Mux6~2_combout\);

-- Location: LABCELL_X39_Y35_N48
\aluI|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux6~0_combout\ = ( \aluI|Mux4~1_combout\ & ( \aluI|Mux4~2_combout\ & ( (\aluI|Mux0~0_combout\ & (!\aluI|Mux4~0_combout\ & ((argA(1)) # (argB(1))))) ) ) ) # ( !\aluI|Mux4~1_combout\ & ( \aluI|Mux4~2_combout\ & ( (\aluI|Mux0~0_combout\ & ((argA(1)) # 
-- (argB(1)))) ) ) ) # ( \aluI|Mux4~1_combout\ & ( !\aluI|Mux4~2_combout\ & ( (!\aluI|Mux4~0_combout\ & ((!\aluI|Mux0~0_combout\ & (argB(1) & argA(1))) # (\aluI|Mux0~0_combout\ & (!argB(1) $ (!argA(1)))))) ) ) ) # ( !\aluI|Mux4~1_combout\ & ( 
-- !\aluI|Mux4~2_combout\ & ( (!\aluI|Mux0~0_combout\ & (argB(1) & argA(1))) # (\aluI|Mux0~0_combout\ & (!argB(1) $ (!argA(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101100110000100000110000000010001010101010001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux0~0_combout\,
	datab => ALT_INV_argB(1),
	datac => \aluI|ALT_INV_Mux4~0_combout\,
	datad => ALT_INV_argA(1),
	datae => \aluI|ALT_INV_Mux4~1_combout\,
	dataf => \aluI|ALT_INV_Mux4~2_combout\,
	combout => \aluI|Mux6~0_combout\);

-- Location: LABCELL_X39_Y35_N6
\aluI|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux6~3_combout\ = ( \aluI|Mux4~3_combout\ & ( \aluI|Mux6~0_combout\ & ( (!\aluI|Mux4~5_combout\ & (\aluI|Mux6~2_combout\)) # (\aluI|Mux4~5_combout\ & ((\aluI|Add0~5_sumout\))) ) ) ) # ( !\aluI|Mux4~3_combout\ & ( \aluI|Mux6~0_combout\ & ( 
-- (!\aluI|Mux4~5_combout\) # (\aluI|Add1~5_sumout\) ) ) ) # ( \aluI|Mux4~3_combout\ & ( !\aluI|Mux6~0_combout\ & ( (!\aluI|Mux4~5_combout\ & (\aluI|Mux6~2_combout\)) # (\aluI|Mux4~5_combout\ & ((\aluI|Add0~5_sumout\))) ) ) ) # ( !\aluI|Mux4~3_combout\ & ( 
-- !\aluI|Mux6~0_combout\ & ( (\aluI|Add1~5_sumout\ & \aluI|Mux4~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Add1~5_sumout\,
	datab => \aluI|ALT_INV_Mux4~5_combout\,
	datac => \aluI|ALT_INV_Mux6~2_combout\,
	datad => \aluI|ALT_INV_Add0~5_sumout\,
	datae => \aluI|ALT_INV_Mux4~3_combout\,
	dataf => \aluI|ALT_INV_Mux6~0_combout\,
	combout => \aluI|Mux6~3_combout\);

-- Location: FF_X39_Y34_N59
\A2D[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][1]~feeder_combout\,
	asdata => \aluI|Mux6~3_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][1]~q\);

-- Location: LABCELL_X41_Y32_N33
\Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = ( \databus[0]~30_combout\ & ( \databus[1]~41_combout\ & ( \A2D[3][1]~q\ ) ) ) # ( !\databus[0]~30_combout\ & ( \databus[1]~41_combout\ & ( \A2D[2][1]~q\ ) ) ) # ( \databus[0]~30_combout\ & ( !\databus[1]~41_combout\ & ( \A2D[1][1]~q\ ) 
-- ) ) # ( !\databus[0]~30_combout\ & ( !\databus[1]~41_combout\ & ( \A2D[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[1][1]~q\,
	datab => \ALT_INV_A2D[3][1]~q\,
	datac => \ALT_INV_A2D[2][1]~q\,
	datad => \ALT_INV_A2D[0][1]~q\,
	datae => \ALT_INV_databus[0]~30_combout\,
	dataf => \ALT_INV_databus[1]~41_combout\,
	combout => \Mux25~0_combout\);

-- Location: MLABCELL_X42_Y36_N54
\Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = ( \Mux25~0_combout\ & ( ((!IR(2)) # (\databus[1]~41_combout\)) # (IR(0)) ) ) # ( !\Mux25~0_combout\ & ( (!IR(0) & (IR(2) & \databus[1]~41_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_Mux25~0_combout\,
	combout => \Mux60~0_combout\);

-- Location: LABCELL_X44_Y34_N48
\data_reg[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_reg[7]~0_combout\ = ( IR(5) & ( IR(2) & ( (!IR(0) & (IR(1) & (IR(4) & !IR(3)))) ) ) ) # ( !IR(5) & ( IR(2) & ( (!IR(4) & (!IR(3) & (!IR(0) $ (!IR(1))))) ) ) ) # ( IR(5) & ( !IR(2) & ( (!IR(0) & (IR(4) & (!IR(1) $ (!IR(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000100001100000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(1),
	datac => ALT_INV_IR(4),
	datad => ALT_INV_IR(3),
	datae => ALT_INV_IR(5),
	dataf => ALT_INV_IR(2),
	combout => \data_reg[7]~0_combout\);

-- Location: LABCELL_X44_Y34_N6
\data_reg[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_reg[7]~1_combout\ = ( \I_state.ist2~q\ & ( \data_reg[7]~0_combout\ & ( (!IR(6) & (!\upload~input_o\ & (!IR(7) & \state.fst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_IR(7),
	datad => \ALT_INV_state.fst3~q\,
	datae => \ALT_INV_I_state.ist2~q\,
	dataf => \ALT_INV_data_reg[7]~0_combout\,
	combout => \data_reg[7]~1_combout\);

-- Location: FF_X42_Y36_N56
\data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux60~0_combout\,
	asdata => \Add1~9_sumout\,
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(1));

-- Location: MLABCELL_X37_Y35_N24
\A2D[1][7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][7]~14_combout\ = ( data_reg(1) & ( !IR(6) ) ) # ( !data_reg(1) & ( (!IR(6) & ((!\I_state.ist3~q\) # (!data_reg(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_IR(6),
	datad => ALT_INV_data_reg(0),
	dataf => ALT_INV_data_reg(1),
	combout => \A2D[1][7]~14_combout\);

-- Location: LABCELL_X39_Y34_N9
\A2D[1][7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][7]~15_combout\ = ( \A2D[1][7]~14_combout\ & ( (!IR(3) & ((!IR(0)) # (\A2D[3][0]~4_combout\))) ) ) # ( !\A2D[1][7]~14_combout\ & ( (!IR(3) & (((!IR(2) & !IR(0))) # (\A2D[3][0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000110000101100000011000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => \ALT_INV_A2D[3][0]~4_combout\,
	datac => ALT_INV_IR(3),
	datad => ALT_INV_IR(0),
	dataf => \ALT_INV_A2D[1][7]~14_combout\,
	combout => \A2D[1][7]~15_combout\);

-- Location: MLABCELL_X37_Y34_N39
\A2D[1][7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][7]~13_combout\ = ( H(0) & ( (!\A2D[3][0]~1_combout\ & ((!\I_state.ist4~q\) # (H(1)))) ) ) # ( !H(0) & ( !\A2D[3][0]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => ALT_INV_H(1),
	datad => \ALT_INV_A2D[3][0]~1_combout\,
	dataf => ALT_INV_H(0),
	combout => \A2D[1][7]~13_combout\);

-- Location: LABCELL_X39_Y34_N48
\A2D[1][7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][7]~16_combout\ = ( \A2D[3][0]~6_combout\ & ( ((!\A2D[1][7]~15_combout\ & (\A2D[3][0]~7_combout\ & !\A2D[1][7]~13_combout\))) # (\upload~input_o\) ) ) # ( !\A2D[3][0]~6_combout\ & ( \upload~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => \ALT_INV_A2D[1][7]~15_combout\,
	datac => \ALT_INV_A2D[3][0]~7_combout\,
	datad => \ALT_INV_A2D[1][7]~13_combout\,
	dataf => \ALT_INV_A2D[3][0]~6_combout\,
	combout => \A2D[1][7]~16_combout\);

-- Location: FF_X39_Y34_N38
\A2D[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][0]~feeder_combout\,
	asdata => \aluI|Mux7~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][0]~q\);

-- Location: LABCELL_X40_Y33_N9
\A2D[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][0]~feeder_combout\ = ( \databus[0]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \A2D[2][0]~feeder_combout\);

-- Location: FF_X40_Y33_N11
\A2D[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][0]~feeder_combout\,
	asdata => \aluI|Mux7~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][0]~q\);

-- Location: LABCELL_X40_Y34_N42
\A2D[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[0][0]~feeder_combout\ = ( \databus[0]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \A2D[0][0]~feeder_combout\);

-- Location: FF_X40_Y34_N44
\A2D[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][0]~feeder_combout\,
	asdata => \aluI|Mux7~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][0]~q\);

-- Location: LABCELL_X41_Y32_N45
\Mux111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux111~0_combout\ = ( H(1) & ( H(0) & ( \A2D[3][0]~q\ ) ) ) # ( !H(1) & ( H(0) & ( \A2D[1][0]~q\ ) ) ) # ( H(1) & ( !H(0) & ( \A2D[2][0]~q\ ) ) ) # ( !H(1) & ( !H(0) & ( \A2D[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[3][0]~q\,
	datab => \ALT_INV_A2D[1][0]~q\,
	datac => \ALT_INV_A2D[2][0]~q\,
	datad => \ALT_INV_A2D[0][0]~q\,
	datae => ALT_INV_H(1),
	dataf => ALT_INV_H(0),
	combout => \Mux111~0_combout\);

-- Location: FF_X41_Y32_N47
\argA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux111~0_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(0));

-- Location: LABCELL_X40_Y35_N0
\aluI|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux7~0_combout\ = ( argB(0) & ( (\Mux8~2_combout\ & ((\Mux10~2_combout\) # (argA(0)))) ) ) # ( !argB(0) & ( (argA(0) & (\Mux10~2_combout\ & \Mux8~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(0),
	datac => \ALT_INV_Mux10~2_combout\,
	datad => \ALT_INV_Mux8~2_combout\,
	dataf => ALT_INV_argB(0),
	combout => \aluI|Mux7~0_combout\);

-- Location: LABCELL_X41_Y36_N0
\aluI|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux7~1_combout\ = ( \aluI|Add1~21_sumout\ & ( (!\Mux10~1_combout\) # ((!\Mux10~0_combout\) # (IR(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux10~1_combout\,
	datac => \ALT_INV_Mux10~0_combout\,
	datad => ALT_INV_IR(7),
	dataf => \aluI|ALT_INV_Add1~21_sumout\,
	combout => \aluI|Mux7~1_combout\);

-- Location: LABCELL_X41_Y36_N42
\aluI|ShiftRight1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight1~3_combout\ = ( argA(2) & ( argA(1) & ( (!argB(0) & (((argB(1))) # (argA(0)))) # (argB(0) & (((!argB(1)) # (argA(3))))) ) ) ) # ( !argA(2) & ( argA(1) & ( (!argB(0) & (argA(0) & ((!argB(1))))) # (argB(0) & (((!argB(1)) # (argA(3))))) ) ) 
-- ) # ( argA(2) & ( !argA(1) & ( (!argB(0) & (((argB(1))) # (argA(0)))) # (argB(0) & (((argA(3) & argB(1))))) ) ) ) # ( !argA(2) & ( !argA(1) & ( (!argB(0) & (argA(0) & ((!argB(1))))) # (argB(0) & (((argA(3) & argB(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(0),
	datab => ALT_INV_argB(0),
	datac => ALT_INV_argA(3),
	datad => ALT_INV_argB(1),
	datae => ALT_INV_argA(2),
	dataf => ALT_INV_argA(1),
	combout => \aluI|ShiftRight1~3_combout\);

-- Location: LABCELL_X41_Y36_N3
\aluI|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux7~3_combout\ = ( \aluI|ShiftRight1~2_combout\ & ( (\aluI|ShiftRight1~3_combout\) # (argB(2)) ) ) # ( !\aluI|ShiftRight1~2_combout\ & ( (!argB(2) & \aluI|ShiftRight1~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(2),
	datac => \aluI|ALT_INV_ShiftRight1~3_combout\,
	dataf => \aluI|ALT_INV_ShiftRight1~2_combout\,
	combout => \aluI|Mux7~3_combout\);

-- Location: LABCELL_X41_Y36_N12
\aluI|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux7~4_combout\ = ( \aluI|Add1~21_sumout\ & ( (!\Mux8~0_combout\ & (\aluI|ShiftLeft0~7_combout\ & (\aluI|ShiftRight0~1_combout\))) # (\Mux8~0_combout\ & (((\aluI|ShiftLeft0~7_combout\ & \aluI|ShiftRight0~1_combout\)) # (\Mux8~1_combout\))) ) ) # ( 
-- !\aluI|Add1~21_sumout\ & ( (\aluI|ShiftLeft0~7_combout\ & (\aluI|ShiftRight0~1_combout\ & ((!\Mux8~0_combout\) # (!\Mux8~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000010000000110000001000000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~0_combout\,
	datab => \aluI|ALT_INV_ShiftLeft0~7_combout\,
	datac => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datad => \ALT_INV_Mux8~1_combout\,
	dataf => \aluI|ALT_INV_Add1~21_sumout\,
	combout => \aluI|Mux7~4_combout\);

-- Location: LABCELL_X41_Y36_N54
\aluI|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux7~5_combout\ = ( \aluI|Mux7~4_combout\ & ( (!\Mux10~2_combout\) # ((!\Mux8~2_combout\ & (\aluI|ShiftRight0~0_combout\ & \aluI|Mux7~3_combout\))) ) ) # ( !\aluI|Mux7~4_combout\ & ( (!\Mux8~2_combout\ & (\aluI|ShiftRight0~0_combout\ & 
-- (\Mux10~2_combout\ & \aluI|Mux7~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011110000111100101111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \aluI|ALT_INV_ShiftRight0~0_combout\,
	datac => \ALT_INV_Mux10~2_combout\,
	datad => \aluI|ALT_INV_Mux7~3_combout\,
	dataf => \aluI|ALT_INV_Mux7~4_combout\,
	combout => \aluI|Mux7~5_combout\);

-- Location: LABCELL_X41_Y35_N30
\aluI|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux7~2_combout\ = ( \aluI|Add0~21_sumout\ & ( \aluI|LessThan0~2_combout\ & ( \Mux10~2_combout\ ) ) ) # ( \aluI|Add0~21_sumout\ & ( !\aluI|LessThan0~2_combout\ & ( (\Mux10~2_combout\ & ((!\aluI|LessThan0~4_combout\) # ((!\aluI|diff[7]~3_combout\) # 
-- (\aluI|diff[7]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110010001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_LessThan0~4_combout\,
	datab => \ALT_INV_Mux10~2_combout\,
	datac => \aluI|ALT_INV_diff[7]~1_combout\,
	datad => \aluI|ALT_INV_diff[7]~3_combout\,
	datae => \aluI|ALT_INV_Add0~21_sumout\,
	dataf => \aluI|ALT_INV_LessThan0~2_combout\,
	combout => \aluI|Mux7~2_combout\);

-- Location: LABCELL_X41_Y36_N18
\aluI|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux7~6_combout\ = ( \aluI|Mux7~5_combout\ & ( \aluI|Mux7~2_combout\ & ( (!\Mux8~2_combout\) # ((\aluI|Mux0~1_combout\) # (\aluI|Mux7~0_combout\)) ) ) ) # ( !\aluI|Mux7~5_combout\ & ( \aluI|Mux7~2_combout\ & ( (!\aluI|Mux0~1_combout\ & 
-- ((!\Mux8~2_combout\) # (\aluI|Mux7~0_combout\))) ) ) ) # ( \aluI|Mux7~5_combout\ & ( !\aluI|Mux7~2_combout\ & ( (((!\Mux8~2_combout\ & \aluI|Mux7~1_combout\)) # (\aluI|Mux0~1_combout\)) # (\aluI|Mux7~0_combout\) ) ) ) # ( !\aluI|Mux7~5_combout\ & ( 
-- !\aluI|Mux7~2_combout\ & ( (!\aluI|Mux0~1_combout\ & (((!\Mux8~2_combout\ & \aluI|Mux7~1_combout\)) # (\aluI|Mux7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100000000001110111111111110111011000000001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~2_combout\,
	datab => \aluI|ALT_INV_Mux7~0_combout\,
	datac => \aluI|ALT_INV_Mux7~1_combout\,
	datad => \aluI|ALT_INV_Mux0~1_combout\,
	datae => \aluI|ALT_INV_Mux7~5_combout\,
	dataf => \aluI|ALT_INV_Mux7~2_combout\,
	combout => \aluI|Mux7~6_combout\);

-- Location: FF_X40_Y34_N56
\A2D[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][0]~feeder_combout\,
	asdata => \aluI|Mux7~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][0]~q\);

-- Location: LABCELL_X41_Y32_N42
\Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = ( \databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[3][0]~q\ ) ) ) # ( !\databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[1][0]~q\ ) ) ) # ( \databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[2][0]~q\ ) 
-- ) ) # ( !\databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[3][0]~q\,
	datab => \ALT_INV_A2D[1][0]~q\,
	datac => \ALT_INV_A2D[0][0]~q\,
	datad => \ALT_INV_A2D[2][0]~q\,
	datae => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \Mux26~0_combout\);

-- Location: MLABCELL_X42_Y36_N39
\Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = ( \Mux26~0_combout\ & ( ((!IR(2)) # (\databus[0]~30_combout\)) # (IR(0)) ) ) # ( !\Mux26~0_combout\ & ( (!IR(0) & (IR(2) & \databus[0]~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_databus[0]~30_combout\,
	dataf => \ALT_INV_Mux26~0_combout\,
	combout => \Mux61~0_combout\);

-- Location: FF_X42_Y36_N41
\data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux61~0_combout\,
	asdata => IP(0),
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(0));

-- Location: MLABCELL_X37_Y35_N18
\databus[0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~19_combout\ = ( data_reg(0) & ( !\OE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_OE~q\,
	dataf => ALT_INV_data_reg(0),
	combout => \databus[0]~19_combout\);

-- Location: MLABCELL_X42_Y29_N36
\rxbyte_c[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \rxbyte_c[0]~_wirecell_combout\ = !rxbyte_c(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(0),
	combout => \rxbyte_c[0]~_wirecell_combout\);

-- Location: LABCELL_X43_Y32_N45
\RAM[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[24][0]~feeder_combout\);

-- Location: FF_X43_Y32_N47
\RAM[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][0]~q\);

-- Location: LABCELL_X43_Y28_N39
\Decoder2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~17_combout\ = ( \RW~q\ & ( \Decoder2~6_combout\ & ( (addr_reg(4) & (!\upload~input_o\ & (!addr_reg(3) & addr_reg(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(4),
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_RW~q\,
	dataf => \ALT_INV_Decoder2~6_combout\,
	combout => \Decoder2~17_combout\);

-- Location: LABCELL_X40_Y31_N6
\RAM~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~59_combout\ = ( \RAM[19][0]~q\ & ( \databus[0]~30_combout\ & ( (!\Decoder3~10_combout\ & (((!\Decoder2~17_combout\)))) # (\Decoder3~10_combout\ & ((!rx_cnt(4) & (!\Decoder2~17_combout\)) # (rx_cnt(4) & ((rxbyte_c(0)))))) ) ) ) # ( !\RAM[19][0]~q\ & ( 
-- \databus[0]~30_combout\ & ( (\Decoder3~10_combout\ & (rx_cnt(4) & rxbyte_c(0))) ) ) ) # ( \RAM[19][0]~q\ & ( !\databus[0]~30_combout\ & ( (!\Decoder3~10_combout\) # ((!rx_cnt(4)) # (rxbyte_c(0))) ) ) ) # ( !\RAM[19][0]~q\ & ( !\databus[0]~30_combout\ & ( 
-- (!\Decoder3~10_combout\ & (((\Decoder2~17_combout\)))) # (\Decoder3~10_combout\ & ((!rx_cnt(4) & (\Decoder2~17_combout\)) # (rx_cnt(4) & ((rxbyte_c(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111111011101111111100000000000100011110000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~10_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_Decoder2~17_combout\,
	datad => ALT_INV_rxbyte_c(0),
	datae => \ALT_INV_RAM[19][0]~q\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~59_combout\);

-- Location: FF_X40_Y31_N8
\RAM[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][0]~q\);

-- Location: MLABCELL_X37_Y31_N42
\RAM~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~66_combout\ = ( \Decoder3~14_combout\ & ( \databus[0]~30_combout\ & ( (!rxbyte_c(0)) # ((!\Decoder3~15_combout\) # (!rx_cnt(4))) ) ) ) # ( !\Decoder3~14_combout\ & ( \databus[0]~30_combout\ ) ) # ( \Decoder3~14_combout\ & ( !\databus[0]~30_combout\ & 
-- ( (!rxbyte_c(0) & (\Decoder3~15_combout\ & rx_cnt(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001011111111111111111111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(0),
	datab => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_Decoder3~14_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~66_combout\);

-- Location: FF_X37_Y31_N44
\RAM[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~66_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][0]~q\);

-- Location: LABCELL_X39_Y32_N45
\RAM[17][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[17][0]~feeder_combout\);

-- Location: FF_X39_Y32_N47
\RAM[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][0]~q\);

-- Location: LABCELL_X41_Y34_N42
\RAM~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~60_combout\ = ( rxbyte_c(0) & ( \databus[0]~30_combout\ & ( ((!\Decoder3~14_combout\) # ((!rx_cnt(4)) # (rx_cnt(2)))) # (rx_cnt(1)) ) ) ) # ( !rxbyte_c(0) & ( \databus[0]~30_combout\ ) ) # ( !rxbyte_c(0) & ( !\databus[0]~30_combout\ & ( (!rx_cnt(1) & 
-- (\Decoder3~14_combout\ & (rx_cnt(4) & !rx_cnt(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000011111111111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(2),
	datae => ALT_INV_rxbyte_c(0),
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~60_combout\);

-- Location: FF_X41_Y34_N44
\RAM[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~60_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][0]~q\);

-- Location: LABCELL_X41_Y33_N0
\databus[0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~20_combout\ = ( addr_reg(0) & ( \RAM[16][0]~q\ & ( (!addr_reg(1) & ((\RAM[17][0]~q\))) # (addr_reg(1) & (!\RAM[19][0]~q\)) ) ) ) # ( !addr_reg(0) & ( \RAM[16][0]~q\ & ( (!addr_reg(1)) # (\RAM[18][0]~q\) ) ) ) # ( addr_reg(0) & ( 
-- !\RAM[16][0]~q\ & ( (!addr_reg(1) & ((\RAM[17][0]~q\))) # (addr_reg(1) & (!\RAM[19][0]~q\)) ) ) ) # ( !addr_reg(0) & ( !\RAM[16][0]~q\ & ( (\RAM[18][0]~q\ & addr_reg(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011111010101011111111001100110000111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[19][0]~q\,
	datab => \ALT_INV_RAM[18][0]~q\,
	datac => \ALT_INV_RAM[17][0]~q\,
	datad => ALT_INV_addr_reg(1),
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_RAM[16][0]~q\,
	combout => \databus[0]~20_combout\);

-- Location: MLABCELL_X42_Y29_N6
\RAM[25][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[25][0]~feeder_combout\);

-- Location: FF_X42_Y29_N8
\RAM[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][0]~q\);

-- Location: MLABCELL_X45_Y30_N21
\RAM~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~62_combout\ = ( rxbyte_c(0) & ( \databus[0]~30_combout\ & ( (!rx_cnt(2)) # ((!\Decoder3~14_combout\) # ((!rx_cnt(4)) # (rx_cnt(1)))) ) ) ) # ( !rxbyte_c(0) & ( \databus[0]~30_combout\ ) ) # ( !rxbyte_c(0) & ( !\databus[0]~30_combout\ & ( (rx_cnt(2) & 
-- (\Decoder3~14_combout\ & (!rx_cnt(1) & rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000011111111111111111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(1),
	datad => ALT_INV_rx_cnt(4),
	datae => ALT_INV_rxbyte_c(0),
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~62_combout\);

-- Location: FF_X45_Y30_N23
\RAM[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~62_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][0]~q\);

-- Location: LABCELL_X43_Y33_N6
\RAM~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~56_combout\ = ( \databus[0]~29_combout\ & ( \databus[0]~22_combout\ & ( (\Decoder3~1_combout\ & rxbyte_c(0)) ) ) ) # ( !\databus[0]~29_combout\ & ( \databus[0]~22_combout\ & ( (!\Decoder3~1_combout\ & (!\databus[0]~19_combout\ & 
-- ((!\databus[0]~23_combout\)))) # (\Decoder3~1_combout\ & (((rxbyte_c(0))))) ) ) ) # ( \databus[0]~29_combout\ & ( !\databus[0]~22_combout\ & ( (\Decoder3~1_combout\ & rxbyte_c(0)) ) ) ) # ( !\databus[0]~29_combout\ & ( !\databus[0]~22_combout\ & ( 
-- (!\Decoder3~1_combout\ & (!\databus[0]~19_combout\)) # (\Decoder3~1_combout\ & ((rxbyte_c(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101110001011000000110000001110001011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[0]~19_combout\,
	datab => \ALT_INV_Decoder3~1_combout\,
	datac => ALT_INV_rxbyte_c(0),
	datad => \ALT_INV_databus[0]~23_combout\,
	datae => \ALT_INV_databus[0]~29_combout\,
	dataf => \ALT_INV_databus[0]~22_combout\,
	combout => \RAM~56_combout\);

-- Location: FF_X43_Y33_N8
\RAM[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~56_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][0]~q\);

-- Location: MLABCELL_X37_Y33_N54
\Decoder2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~19_combout\ = ( \Decoder2~11_combout\ & ( !addr_reg(0) & ( (addr_reg(1) & (!addr_reg(3) & (!\upload~input_o\ & \RW~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(1),
	datab => ALT_INV_addr_reg(3),
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_RW~q\,
	datae => \ALT_INV_Decoder2~11_combout\,
	dataf => ALT_INV_addr_reg(0),
	combout => \Decoder2~19_combout\);

-- Location: LABCELL_X43_Y33_N36
\RAM~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~68_combout\ = ( \RAM[22][0]~q\ & ( \databus[0]~30_combout\ & ( (!\Decoder3~21_combout\ & (((!\Decoder2~19_combout\)))) # (\Decoder3~21_combout\ & ((!rx_cnt(4) & ((!\Decoder2~19_combout\))) # (rx_cnt(4) & (rxbyte_c(0))))) ) ) ) # ( !\RAM[22][0]~q\ & ( 
-- \databus[0]~30_combout\ & ( (\Decoder3~21_combout\ & (rx_cnt(4) & rxbyte_c(0))) ) ) ) # ( \RAM[22][0]~q\ & ( !\databus[0]~30_combout\ & ( (!\Decoder3~21_combout\) # ((!rx_cnt(4)) # (rxbyte_c(0))) ) ) ) # ( !\RAM[22][0]~q\ & ( !\databus[0]~30_combout\ & ( 
-- (!\Decoder3~21_combout\ & (((\Decoder2~19_combout\)))) # (\Decoder3~21_combout\ & ((!rx_cnt(4) & ((\Decoder2~19_combout\))) # (rx_cnt(4) & (rxbyte_c(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111111011111110111100000001000000011110111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~21_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rxbyte_c(0),
	datad => \ALT_INV_Decoder2~19_combout\,
	datae => \ALT_INV_RAM[22][0]~q\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~68_combout\);

-- Location: FF_X43_Y33_N38
\RAM[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][0]~q\);

-- Location: LABCELL_X43_Y33_N30
\RAM[21][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[21][0]~feeder_combout\);

-- Location: FF_X43_Y33_N32
\RAM[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][0]~q\);

-- Location: LABCELL_X43_Y33_N12
\databus[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~21_combout\ = ( \RAM[22][0]~q\ & ( \RAM[21][0]~q\ & ( (!addr_reg(1) & (((addr_reg(0))) # (\RAM[20][0]~q\))) # (addr_reg(1) & (((!\RAM[23][0]~q\ & addr_reg(0))))) ) ) ) # ( !\RAM[22][0]~q\ & ( \RAM[21][0]~q\ & ( (!addr_reg(1) & (((addr_reg(0))) 
-- # (\RAM[20][0]~q\))) # (addr_reg(1) & (((!\RAM[23][0]~q\) # (!addr_reg(0))))) ) ) ) # ( \RAM[22][0]~q\ & ( !\RAM[21][0]~q\ & ( (!addr_reg(1) & (\RAM[20][0]~q\ & ((!addr_reg(0))))) # (addr_reg(1) & (((!\RAM[23][0]~q\ & addr_reg(0))))) ) ) ) # ( 
-- !\RAM[22][0]~q\ & ( !\RAM[21][0]~q\ & ( (!addr_reg(1) & (\RAM[20][0]~q\ & ((!addr_reg(0))))) # (addr_reg(1) & (((!\RAM[23][0]~q\) # (!addr_reg(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001100010100000000110001011111111111000101000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[20][0]~q\,
	datab => \ALT_INV_RAM[23][0]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_RAM[22][0]~q\,
	dataf => \ALT_INV_RAM[21][0]~q\,
	combout => \databus[0]~21_combout\);

-- Location: LABCELL_X41_Y33_N6
\databus[0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~22_combout\ = ( \RAM[25][0]~q\ & ( \databus[0]~21_combout\ & ( ((!addr_reg(3) & ((\databus[0]~20_combout\))) # (addr_reg(3) & (\RAM[24][0]~q\))) # (\databus[7]~2_combout\) ) ) ) # ( !\RAM[25][0]~q\ & ( \databus[0]~21_combout\ & ( (!addr_reg(3) 
-- & (((\databus[7]~2_combout\) # (\databus[0]~20_combout\)))) # (addr_reg(3) & (\RAM[24][0]~q\ & ((!\databus[7]~2_combout\)))) ) ) ) # ( \RAM[25][0]~q\ & ( !\databus[0]~21_combout\ & ( (!addr_reg(3) & (((\databus[0]~20_combout\ & !\databus[7]~2_combout\)))) 
-- # (addr_reg(3) & (((\databus[7]~2_combout\)) # (\RAM[24][0]~q\))) ) ) ) # ( !\RAM[25][0]~q\ & ( !\databus[0]~21_combout\ & ( (!\databus[7]~2_combout\ & ((!addr_reg(3) & ((\databus[0]~20_combout\))) # (addr_reg(3) & (\RAM[24][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[24][0]~q\,
	datab => \ALT_INV_databus[0]~20_combout\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_databus[7]~2_combout\,
	datae => \ALT_INV_RAM[25][0]~q\,
	dataf => \ALT_INV_databus[0]~21_combout\,
	combout => \databus[0]~22_combout\);

-- Location: LABCELL_X41_Y34_N18
\RAM~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~70_combout\ = ( \databus[0]~19_combout\ & ( \databus[0]~22_combout\ & ( (\Decoder3~22_combout\ & rxbyte_c(0)) ) ) ) # ( !\databus[0]~19_combout\ & ( \databus[0]~22_combout\ & ( (!\Decoder3~22_combout\ & (!\databus[0]~29_combout\ & 
-- ((!\databus[0]~23_combout\)))) # (\Decoder3~22_combout\ & (((rxbyte_c(0))))) ) ) ) # ( \databus[0]~19_combout\ & ( !\databus[0]~22_combout\ & ( (\Decoder3~22_combout\ & rxbyte_c(0)) ) ) ) # ( !\databus[0]~19_combout\ & ( !\databus[0]~22_combout\ & ( 
-- (!\Decoder3~22_combout\ & (!\databus[0]~29_combout\)) # (\Decoder3~22_combout\ & ((rxbyte_c(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110110001101000001010000010110001101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~22_combout\,
	datab => \ALT_INV_databus[0]~29_combout\,
	datac => ALT_INV_rxbyte_c(0),
	datad => \ALT_INV_databus[0]~23_combout\,
	datae => \ALT_INV_databus[0]~19_combout\,
	dataf => \ALT_INV_databus[0]~22_combout\,
	combout => \RAM~70_combout\);

-- Location: FF_X41_Y34_N20
\RAM[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~70_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][0]~q\);

-- Location: LABCELL_X43_Y32_N3
\RAM~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~64_combout\ = (!\Decoder3~16_combout\ & (((!\databus[0]~30_combout\)))) # (\Decoder3~16_combout\ & ((!\Decoder3~5_combout\ & ((!\databus[0]~30_combout\))) # (\Decoder3~5_combout\ & (rxbyte_c(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111100000001111011110000000111101111000000011110111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(0),
	datad => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~64_combout\);

-- Location: FF_X43_Y32_N5
\RAM[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~64_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][0]~q\);

-- Location: LABCELL_X43_Y31_N21
\RAM[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[5][0]~feeder_combout\);

-- Location: FF_X43_Y31_N23
\RAM[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][0]~q\);

-- Location: LABCELL_X43_Y32_N6
\RAM~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~63_combout\ = ( rxbyte_c(0) & ( (!\databus[0]~30_combout\) # ((\Decoder3~5_combout\ & \Decoder3~15_combout\)) ) ) # ( !rxbyte_c(0) & ( (!\databus[0]~30_combout\ & ((!\Decoder3~5_combout\) # (!\Decoder3~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000011111111000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => \ALT_INV_Decoder3~15_combout\,
	datad => \ALT_INV_databus[0]~30_combout\,
	dataf => ALT_INV_rxbyte_c(0),
	combout => \RAM~63_combout\);

-- Location: FF_X43_Y32_N8
\RAM[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~63_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][0]~q\);

-- Location: MLABCELL_X42_Y34_N12
\databus[0]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~26_combout\ = ( addr_reg(2) & ( \RAM[9][0]~q\ & ( (!addr_reg(3) & ((\RAM[5][0]~q\))) # (addr_reg(3) & (!\RAM[13][0]~q\)) ) ) ) # ( !addr_reg(2) & ( \RAM[9][0]~q\ & ( (!\RAM[1][0]~q\ & !addr_reg(3)) ) ) ) # ( addr_reg(2) & ( !\RAM[9][0]~q\ & ( 
-- (!addr_reg(3) & ((\RAM[5][0]~q\))) # (addr_reg(3) & (!\RAM[13][0]~q\)) ) ) ) # ( !addr_reg(2) & ( !\RAM[9][0]~q\ & ( (!\RAM[1][0]~q\) # (addr_reg(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111000011111100110010101010000000000000111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[1][0]~q\,
	datab => \ALT_INV_RAM[13][0]~q\,
	datac => \ALT_INV_RAM[5][0]~q\,
	datad => ALT_INV_addr_reg(3),
	datae => ALT_INV_addr_reg(2),
	dataf => \ALT_INV_RAM[9][0]~q\,
	combout => \databus[0]~26_combout\);

-- Location: MLABCELL_X42_Y34_N18
\RAM~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~65_combout\ = ( \databus[0]~30_combout\ & ( (!\Decoder3~13_combout\) # ((!rxbyte_c(0)) # (!\Decoder3~15_combout\)) ) ) # ( !\databus[0]~30_combout\ & ( (\Decoder3~13_combout\ & (!rxbyte_c(0) & \Decoder3~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => ALT_INV_rxbyte_c(0),
	datac => \ALT_INV_Decoder3~15_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~65_combout\);

-- Location: FF_X42_Y34_N20
\RAM[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~65_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][0]~q\);

-- Location: LABCELL_X44_Y34_N39
\RAM[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[6][0]~feeder_combout\);

-- Location: FF_X44_Y34_N41
\RAM[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][0]~q\);

-- Location: MLABCELL_X45_Y33_N12
\Decoder2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~18_combout\ = ( addr_reg(3) & ( !addr_reg(4) & ( (!\upload~input_o\ & (!addr_reg(0) & (\RW~q\ & \Decoder2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => ALT_INV_addr_reg(0),
	datac => \ALT_INV_RW~q\,
	datad => \ALT_INV_Decoder2~1_combout\,
	datae => ALT_INV_addr_reg(3),
	dataf => ALT_INV_addr_reg(4),
	combout => \Decoder2~18_combout\);

-- Location: MLABCELL_X42_Y34_N6
\RAM~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~67_combout\ = ( \RAM[14][0]~q\ & ( \databus[0]~30_combout\ & ( (!\Decoder3~13_combout\ & (((!\Decoder2~18_combout\)))) # (\Decoder3~13_combout\ & ((!\Decoder3~16_combout\ & (!\Decoder2~18_combout\)) # (\Decoder3~16_combout\ & ((rxbyte_c(0)))))) ) ) ) 
-- # ( !\RAM[14][0]~q\ & ( \databus[0]~30_combout\ & ( (\Decoder3~13_combout\ & (\Decoder3~16_combout\ & rxbyte_c(0))) ) ) ) # ( \RAM[14][0]~q\ & ( !\databus[0]~30_combout\ & ( (!\Decoder3~13_combout\) # ((!\Decoder3~16_combout\) # (rxbyte_c(0))) ) ) ) # ( 
-- !\RAM[14][0]~q\ & ( !\databus[0]~30_combout\ & ( (!\Decoder3~13_combout\ & (((\Decoder2~18_combout\)))) # (\Decoder3~13_combout\ & ((!\Decoder3~16_combout\ & (\Decoder2~18_combout\)) # (\Decoder3~16_combout\ & ((rxbyte_c(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111111011101111111100000000000100011110000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => \ALT_INV_Decoder3~16_combout\,
	datac => \ALT_INV_Decoder2~18_combout\,
	datad => ALT_INV_rxbyte_c(0),
	datae => \ALT_INV_RAM[14][0]~q\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~67_combout\);

-- Location: FF_X42_Y34_N8
\RAM[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][0]~q\);

-- Location: LABCELL_X43_Y29_N12
\RAM[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][0]~feeder_combout\ = ( \rxbyte_c[0]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[2][0]~feeder_combout\);

-- Location: FF_X43_Y29_N14
\RAM[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][0]~q\);

-- Location: MLABCELL_X42_Y34_N42
\databus[0]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~25_combout\ = ( \RAM[14][0]~q\ & ( \RAM[2][0]~q\ & ( (!addr_reg(3) & (((!addr_reg(2)) # (\RAM[6][0]~q\)))) # (addr_reg(3) & (\RAM[10][0]~q\ & ((!addr_reg(2))))) ) ) ) # ( !\RAM[14][0]~q\ & ( \RAM[2][0]~q\ & ( (!addr_reg(3) & (((!addr_reg(2)) # 
-- (\RAM[6][0]~q\)))) # (addr_reg(3) & (((addr_reg(2))) # (\RAM[10][0]~q\))) ) ) ) # ( \RAM[14][0]~q\ & ( !\RAM[2][0]~q\ & ( (!addr_reg(3) & (((\RAM[6][0]~q\ & addr_reg(2))))) # (addr_reg(3) & (\RAM[10][0]~q\ & ((!addr_reg(2))))) ) ) ) # ( !\RAM[14][0]~q\ & 
-- ( !\RAM[2][0]~q\ & ( (!addr_reg(3) & (((\RAM[6][0]~q\ & addr_reg(2))))) # (addr_reg(3) & (((addr_reg(2))) # (\RAM[10][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100111111000100010000110011011101001111111101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[10][0]~q\,
	datab => ALT_INV_addr_reg(3),
	datac => \ALT_INV_RAM[6][0]~q\,
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[14][0]~q\,
	dataf => \ALT_INV_RAM[2][0]~q\,
	combout => \databus[0]~25_combout\);

-- Location: LABCELL_X41_Y31_N48
\RAM[15][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][0]~feeder_combout\ = ( \rxbyte_c[0]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[15][0]~feeder_combout\);

-- Location: FF_X41_Y31_N50
\RAM[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][0]~q\);

-- Location: MLABCELL_X45_Y34_N54
\RAM~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~57_combout\ = ( \Decoder3~4_combout\ & ( \databus[0]~29_combout\ & ( !rxbyte_c(0) ) ) ) # ( !\Decoder3~4_combout\ & ( \databus[0]~29_combout\ ) ) # ( \Decoder3~4_combout\ & ( !\databus[0]~29_combout\ & ( !rxbyte_c(0) ) ) ) # ( !\Decoder3~4_combout\ & 
-- ( !\databus[0]~29_combout\ & ( ((\databus[0]~23_combout\ & \databus[0]~22_combout\)) # (\databus[0]~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111110011001100110011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[0]~19_combout\,
	datab => ALT_INV_rxbyte_c(0),
	datac => \ALT_INV_databus[0]~23_combout\,
	datad => \ALT_INV_databus[0]~22_combout\,
	datae => \ALT_INV_Decoder3~4_combout\,
	dataf => \ALT_INV_databus[0]~29_combout\,
	combout => \RAM~57_combout\);

-- Location: FF_X45_Y34_N56
\RAM[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~57_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][0]~q\);

-- Location: LABCELL_X44_Y34_N18
\Decoder2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~16_combout\ = ( \RW~q\ & ( \Decoder2~6_combout\ & ( (!addr_reg(4) & (!\upload~input_o\ & (addr_reg(3) & addr_reg(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(4),
	datab => \ALT_INV_upload~input_o\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_RW~q\,
	dataf => \ALT_INV_Decoder2~6_combout\,
	combout => \Decoder2~16_combout\);

-- Location: MLABCELL_X42_Y34_N30
\RAM~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~58_combout\ = ( \RAM[11][0]~q\ & ( \databus[0]~30_combout\ & ( (!\Decoder3~5_combout\ & (((!\Decoder2~16_combout\)))) # (\Decoder3~5_combout\ & ((!\Decoder3~6_combout\ & ((!\Decoder2~16_combout\))) # (\Decoder3~6_combout\ & (rxbyte_c(0))))) ) ) ) # ( 
-- !\RAM[11][0]~q\ & ( \databus[0]~30_combout\ & ( (\Decoder3~5_combout\ & (rxbyte_c(0) & \Decoder3~6_combout\)) ) ) ) # ( \RAM[11][0]~q\ & ( !\databus[0]~30_combout\ & ( (!\Decoder3~5_combout\) # ((!\Decoder3~6_combout\) # (rxbyte_c(0))) ) ) ) # ( 
-- !\RAM[11][0]~q\ & ( !\databus[0]~30_combout\ & ( (!\Decoder3~5_combout\ & (((\Decoder2~16_combout\)))) # (\Decoder3~5_combout\ & ((!\Decoder3~6_combout\ & ((\Decoder2~16_combout\))) # (\Decoder3~6_combout\ & (rxbyte_c(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111011111110111111101100000001000000011111101100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~5_combout\,
	datab => ALT_INV_rxbyte_c(0),
	datac => \ALT_INV_Decoder3~6_combout\,
	datad => \ALT_INV_Decoder2~16_combout\,
	datae => \ALT_INV_RAM[11][0]~q\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~58_combout\);

-- Location: FF_X42_Y34_N32
\RAM[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][0]~q\);

-- Location: LABCELL_X47_Y30_N24
\RAM[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][0]~feeder_combout\ = ( \rxbyte_c[0]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[3][0]~feeder_combout\);

-- Location: FF_X47_Y30_N26
\RAM[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][0]~q\);

-- Location: MLABCELL_X42_Y34_N24
\databus[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~27_combout\ = ( addr_reg(2) & ( \RAM[3][0]~q\ & ( (!addr_reg(3) & ((\RAM[7][0]~q\))) # (addr_reg(3) & (\RAM[15][0]~q\)) ) ) ) # ( !addr_reg(2) & ( \RAM[3][0]~q\ & ( (!\RAM[11][0]~q\) # (!addr_reg(3)) ) ) ) # ( addr_reg(2) & ( !\RAM[3][0]~q\ & 
-- ( (!addr_reg(3) & ((\RAM[7][0]~q\))) # (addr_reg(3) & (\RAM[15][0]~q\)) ) ) ) # ( !addr_reg(2) & ( !\RAM[3][0]~q\ & ( (!\RAM[11][0]~q\ & addr_reg(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001100110101010111111111111100000011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[15][0]~q\,
	datab => \ALT_INV_RAM[7][0]~q\,
	datac => \ALT_INV_RAM[11][0]~q\,
	datad => ALT_INV_addr_reg(3),
	datae => ALT_INV_addr_reg(2),
	dataf => \ALT_INV_RAM[3][0]~q\,
	combout => \databus[0]~27_combout\);

-- Location: LABCELL_X44_Y32_N21
\RAM[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[4][0]~feeder_combout\);

-- Location: FF_X44_Y32_N23
\RAM[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][0]~q\);

-- Location: LABCELL_X44_Y30_N12
\RAM~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~61_combout\ = ( \databus[0]~30_combout\ & ( (\Decoder3~6_combout\ & (rxbyte_c(0) & \Decoder3~13_combout\)) ) ) # ( !\databus[0]~30_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001111111111111100111100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(0),
	datad => \ALT_INV_Decoder3~13_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~61_combout\);

-- Location: FF_X44_Y30_N14
\RAM[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~61_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][0]~q\);

-- Location: LABCELL_X41_Y34_N48
\RAM~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~69_combout\ = ( rxbyte_c(0) & ( \databus[0]~30_combout\ & ( ((!\Decoder3~14_combout\) # ((rx_cnt(2)) # (rx_cnt(4)))) # (rx_cnt(1)) ) ) ) # ( !rxbyte_c(0) & ( \databus[0]~30_combout\ ) ) # ( !rxbyte_c(0) & ( !\databus[0]~30_combout\ & ( (!rx_cnt(1) & 
-- (\Decoder3~14_combout\ & (!rx_cnt(4) & !rx_cnt(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000011111111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(1),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(2),
	datae => ALT_INV_rxbyte_c(0),
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \RAM~69_combout\);

-- Location: FF_X41_Y34_N50
\RAM[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~69_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][0]~q\);

-- Location: MLABCELL_X42_Y33_N45
\RAM[8][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][0]~feeder_combout\ = \rxbyte_c[0]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxbyte_c[0]~_wirecell_combout\,
	combout => \RAM[8][0]~feeder_combout\);

-- Location: FF_X42_Y33_N47
\RAM[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][0]~feeder_combout\,
	asdata => \databus[0]~30_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][0]~q\);

-- Location: MLABCELL_X42_Y34_N0
\databus[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~24_combout\ = ( \RAM[0][0]~q\ & ( \RAM[8][0]~q\ & ( (!addr_reg(2)) # ((!addr_reg(3) & (\RAM[4][0]~q\)) # (addr_reg(3) & ((!\RAM[12][0]~q\)))) ) ) ) # ( !\RAM[0][0]~q\ & ( \RAM[8][0]~q\ & ( (!addr_reg(3) & (\RAM[4][0]~q\ & ((addr_reg(2))))) # 
-- (addr_reg(3) & (((!\RAM[12][0]~q\) # (!addr_reg(2))))) ) ) ) # ( \RAM[0][0]~q\ & ( !\RAM[8][0]~q\ & ( (!addr_reg(3) & (((!addr_reg(2))) # (\RAM[4][0]~q\))) # (addr_reg(3) & (((!\RAM[12][0]~q\ & addr_reg(2))))) ) ) ) # ( !\RAM[0][0]~q\ & ( !\RAM[8][0]~q\ & 
-- ( (addr_reg(2) & ((!addr_reg(3) & (\RAM[4][0]~q\)) # (addr_reg(3) & ((!\RAM[12][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110100110011000111010000110011011101001111111101110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[4][0]~q\,
	datab => ALT_INV_addr_reg(3),
	datac => \ALT_INV_RAM[12][0]~q\,
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[0][0]~q\,
	dataf => \ALT_INV_RAM[8][0]~q\,
	combout => \databus[0]~24_combout\);

-- Location: MLABCELL_X42_Y34_N48
\databus[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~28_combout\ = ( addr_reg(0) & ( \databus[0]~24_combout\ & ( (!addr_reg(1) & (\databus[0]~26_combout\)) # (addr_reg(1) & ((\databus[0]~27_combout\))) ) ) ) # ( !addr_reg(0) & ( \databus[0]~24_combout\ & ( (!addr_reg(1)) # 
-- (\databus[0]~25_combout\) ) ) ) # ( addr_reg(0) & ( !\databus[0]~24_combout\ & ( (!addr_reg(1) & (\databus[0]~26_combout\)) # (addr_reg(1) & ((\databus[0]~27_combout\))) ) ) ) # ( !addr_reg(0) & ( !\databus[0]~24_combout\ & ( (\databus[0]~25_combout\ & 
-- addr_reg(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[0]~26_combout\,
	datab => \ALT_INV_databus[0]~25_combout\,
	datac => \ALT_INV_databus[0]~27_combout\,
	datad => ALT_INV_addr_reg(1),
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_databus[0]~24_combout\,
	combout => \databus[0]~28_combout\);

-- Location: MLABCELL_X37_Y35_N12
\H~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \H~3_combout\ = ( addr_reg(4) & ( \databus[0]~22_combout\ & ( (!\upload~input_o\ & ((data_reg(0)) # (\OE~q\))) ) ) ) # ( !addr_reg(4) & ( \databus[0]~22_combout\ & ( (!\upload~input_o\ & ((!\OE~q\ & ((data_reg(0)))) # (\OE~q\ & 
-- (\databus[0]~28_combout\)))) ) ) ) # ( addr_reg(4) & ( !\databus[0]~22_combout\ & ( (!\OE~q\ & (data_reg(0) & !\upload~input_o\)) ) ) ) # ( !addr_reg(4) & ( !\databus[0]~22_combout\ & ( (!\upload~input_o\ & ((!\OE~q\ & ((data_reg(0)))) # (\OE~q\ & 
-- (\databus[0]~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000010100000000000011011000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_OE~q\,
	datab => \ALT_INV_databus[0]~28_combout\,
	datac => ALT_INV_data_reg(0),
	datad => \ALT_INV_upload~input_o\,
	datae => ALT_INV_addr_reg(4),
	dataf => \ALT_INV_databus[0]~22_combout\,
	combout => \H~3_combout\);

-- Location: FF_X37_Y35_N14
\H[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \H~3_combout\,
	ena => \H[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H(0));

-- Location: MLABCELL_X37_Y34_N9
\A2D[3][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~2_combout\ = (!\A2D[3][0]~1_combout\ & ((!H(0)) # ((!\I_state.ist4~q\) # (!H(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_H(0),
	datab => \ALT_INV_I_state.ist4~q\,
	datac => ALT_INV_H(1),
	datad => \ALT_INV_A2D[3][0]~1_combout\,
	combout => \A2D[3][0]~2_combout\);

-- Location: MLABCELL_X37_Y35_N48
\A2D[3][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~3_combout\ = ( data_reg(1) & ( (!IR(6) & ((!data_reg(0)) # (!\I_state.ist3~q\))) ) ) # ( !data_reg(1) & ( !IR(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_data_reg(0),
	datac => ALT_INV_IR(6),
	datad => \ALT_INV_I_state.ist3~q\,
	dataf => ALT_INV_data_reg(1),
	combout => \A2D[3][0]~3_combout\);

-- Location: LABCELL_X39_Y34_N24
\A2D[3][0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~5_combout\ = ( \A2D[3][0]~4_combout\ & ( !IR(3) ) ) # ( !\A2D[3][0]~4_combout\ & ( (!IR(0) & (!IR(3) & ((!IR(2)) # (\A2D[3][0]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => ALT_INV_IR(0),
	datac => ALT_INV_IR(3),
	datad => \ALT_INV_A2D[3][0]~3_combout\,
	dataf => \ALT_INV_A2D[3][0]~4_combout\,
	combout => \A2D[3][0]~5_combout\);

-- Location: LABCELL_X39_Y34_N33
\A2D[3][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[3][0]~8_combout\ = ( \A2D[3][0]~5_combout\ & ( \upload~input_o\ ) ) # ( !\A2D[3][0]~5_combout\ & ( ((\A2D[3][0]~7_combout\ & (\A2D[3][0]~6_combout\ & !\A2D[3][0]~2_combout\))) # (\upload~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110011001101110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[3][0]~7_combout\,
	datab => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_A2D[3][0]~6_combout\,
	datad => \ALT_INV_A2D[3][0]~2_combout\,
	dataf => \ALT_INV_A2D[3][0]~5_combout\,
	combout => \A2D[3][0]~8_combout\);

-- Location: FF_X40_Y35_N56
\A2D[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[3][3]~feeder_combout\,
	asdata => \aluI|Mux4~10_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[3][3]~q\);

-- Location: LABCELL_X39_Y34_N21
\A2D[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[1][3]~feeder_combout\ = ( \databus[3]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \A2D[1][3]~feeder_combout\);

-- Location: FF_X39_Y34_N23
\A2D[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[1][3]~feeder_combout\,
	asdata => \aluI|Mux4~10_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[1][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[1][3]~q\);

-- Location: LABCELL_X40_Y33_N48
\A2D[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][3]~feeder_combout\ = \databus[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_databus[3]~18_combout\,
	combout => \A2D[2][3]~feeder_combout\);

-- Location: FF_X40_Y33_N50
\A2D[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][3]~feeder_combout\,
	asdata => \aluI|Mux4~10_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][3]~q\);

-- Location: MLABCELL_X42_Y35_N51
\Mux108~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux108~0_combout\ = ( H(1) & ( H(0) & ( \A2D[3][3]~q\ ) ) ) # ( !H(1) & ( H(0) & ( \A2D[1][3]~q\ ) ) ) # ( H(1) & ( !H(0) & ( \A2D[2][3]~q\ ) ) ) # ( !H(1) & ( !H(0) & ( \A2D[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[0][3]~q\,
	datab => \ALT_INV_A2D[3][3]~q\,
	datac => \ALT_INV_A2D[1][3]~q\,
	datad => \ALT_INV_A2D[2][3]~q\,
	datae => ALT_INV_H(1),
	dataf => ALT_INV_H(0),
	combout => \Mux108~0_combout\);

-- Location: FF_X42_Y35_N53
\argA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux108~0_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(3));

-- Location: LABCELL_X40_Y35_N48
\aluI|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~6_combout\ = ( argB(1) & ( argA(2) & ( (!argB(0) & ((argA(1)))) # (argB(0) & (argA(0))) ) ) ) # ( !argB(1) & ( argA(2) & ( (argA(3)) # (argB(0)) ) ) ) # ( argB(1) & ( !argA(2) & ( (!argB(0) & ((argA(1)))) # (argB(0) & (argA(0))) ) ) ) # ( 
-- !argB(1) & ( !argA(2) & ( (!argB(0) & argA(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(0),
	datab => ALT_INV_argA(0),
	datac => ALT_INV_argA(3),
	datad => ALT_INV_argA(1),
	datae => ALT_INV_argB(1),
	dataf => ALT_INV_argA(2),
	combout => \aluI|ShiftLeft0~6_combout\);

-- Location: LABCELL_X40_Y35_N6
\aluI|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~7_combout\ = ( argA(7) & ( (!argB(0) & !argB(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(0),
	datad => ALT_INV_argB(1),
	dataf => ALT_INV_argA(7),
	combout => \aluI|Mux4~7_combout\);

-- Location: LABCELL_X44_Y35_N30
\aluI|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~8_combout\ = ( argA(6) & ( argA(4) & ( ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5))))) # (argB(0)) ) ) ) # ( !argA(6) & ( argA(4) & ( (!argB(0) & ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5)))))) # (argB(0) & (!argB(1))) ) ) ) # ( argA(6) 
-- & ( !argA(4) & ( (!argB(0) & ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5)))))) # (argB(0) & (argB(1))) ) ) ) # ( !argA(6) & ( !argA(4) & ( (!argB(0) & ((!argB(1) & (argA(3))) # (argB(1) & ((argA(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(0),
	datab => ALT_INV_argB(1),
	datac => ALT_INV_argA(3),
	datad => ALT_INV_argA(5),
	datae => ALT_INV_argA(6),
	dataf => ALT_INV_argA(4),
	combout => \aluI|Mux4~8_combout\);

-- Location: LABCELL_X40_Y35_N42
\aluI|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~9_combout\ = ( argB(2) & ( \aluI|Mux4~8_combout\ & ( (\Mux10~2_combout\ & (\aluI|ShiftRight0~0_combout\ & \aluI|Mux4~7_combout\)) ) ) ) # ( !argB(2) & ( \aluI|Mux4~8_combout\ & ( (\aluI|ShiftRight0~0_combout\ & ((\aluI|ShiftLeft0~6_combout\) # 
-- (\Mux10~2_combout\))) ) ) ) # ( argB(2) & ( !\aluI|Mux4~8_combout\ & ( (\Mux10~2_combout\ & (\aluI|ShiftRight0~0_combout\ & \aluI|Mux4~7_combout\)) ) ) ) # ( !argB(2) & ( !\aluI|Mux4~8_combout\ & ( (!\Mux10~2_combout\ & (\aluI|ShiftRight0~0_combout\ & 
-- \aluI|ShiftLeft0~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000001000100010011000100110000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~2_combout\,
	datab => \aluI|ALT_INV_ShiftRight0~0_combout\,
	datac => \aluI|ALT_INV_ShiftLeft0~6_combout\,
	datad => \aluI|ALT_INV_Mux4~7_combout\,
	datae => ALT_INV_argB(2),
	dataf => \aluI|ALT_INV_Mux4~8_combout\,
	combout => \aluI|Mux4~9_combout\);

-- Location: LABCELL_X39_Y35_N30
\aluI|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~6_combout\ = ( argA(3) & ( argB(3) & ( (!\aluI|Mux4~0_combout\ & ((!\aluI|Mux0~0_combout\ $ (\aluI|Mux4~2_combout\)))) # (\aluI|Mux4~0_combout\ & (!\aluI|Mux4~1_combout\ & (!\aluI|Mux0~0_combout\ $ (\aluI|Mux4~2_combout\)))) ) ) ) # ( !argA(3) 
-- & ( argB(3) & ( (\aluI|Mux0~0_combout\ & ((!\aluI|Mux4~0_combout\) # (!\aluI|Mux4~1_combout\))) ) ) ) # ( argA(3) & ( !argB(3) & ( (\aluI|Mux0~0_combout\ & ((!\aluI|Mux4~0_combout\) # (!\aluI|Mux4~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100000111000001110000011101110000000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux4~0_combout\,
	datab => \aluI|ALT_INV_Mux4~1_combout\,
	datac => \aluI|ALT_INV_Mux0~0_combout\,
	datad => \aluI|ALT_INV_Mux4~2_combout\,
	datae => ALT_INV_argA(3),
	dataf => ALT_INV_argB(3),
	combout => \aluI|Mux4~6_combout\);

-- Location: LABCELL_X40_Y35_N12
\aluI|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~10_combout\ = ( \aluI|Add1~17_sumout\ & ( \aluI|Mux4~6_combout\ & ( (!\aluI|Mux4~3_combout\) # ((!\aluI|Mux4~5_combout\ & ((\aluI|Mux4~9_combout\))) # (\aluI|Mux4~5_combout\ & (\aluI|Add0~17_sumout\))) ) ) ) # ( !\aluI|Add1~17_sumout\ & ( 
-- \aluI|Mux4~6_combout\ & ( (!\aluI|Mux4~5_combout\ & (((!\aluI|Mux4~3_combout\) # (\aluI|Mux4~9_combout\)))) # (\aluI|Mux4~5_combout\ & (\aluI|Add0~17_sumout\ & ((\aluI|Mux4~3_combout\)))) ) ) ) # ( \aluI|Add1~17_sumout\ & ( !\aluI|Mux4~6_combout\ & ( 
-- (!\aluI|Mux4~5_combout\ & (((\aluI|Mux4~9_combout\ & \aluI|Mux4~3_combout\)))) # (\aluI|Mux4~5_combout\ & (((!\aluI|Mux4~3_combout\)) # (\aluI|Add0~17_sumout\))) ) ) ) # ( !\aluI|Add1~17_sumout\ & ( !\aluI|Mux4~6_combout\ & ( (\aluI|Mux4~3_combout\ & 
-- ((!\aluI|Mux4~5_combout\ & ((\aluI|Mux4~9_combout\))) # (\aluI|Mux4~5_combout\ & (\aluI|Add0~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Add0~17_sumout\,
	datab => \aluI|ALT_INV_Mux4~9_combout\,
	datac => \aluI|ALT_INV_Mux4~5_combout\,
	datad => \aluI|ALT_INV_Mux4~3_combout\,
	datae => \aluI|ALT_INV_Add1~17_sumout\,
	dataf => \aluI|ALT_INV_Mux4~6_combout\,
	combout => \aluI|Mux4~10_combout\);

-- Location: FF_X40_Y33_N41
\A2D[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[0][3]~feeder_combout\,
	asdata => \aluI|Mux4~10_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[0][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[0][3]~q\);

-- Location: MLABCELL_X42_Y35_N48
\Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = ( \databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[3][3]~q\ ) ) ) # ( !\databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[1][3]~q\ ) ) ) # ( \databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[2][3]~q\ ) 
-- ) ) # ( !\databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[0][3]~q\,
	datab => \ALT_INV_A2D[3][3]~q\,
	datac => \ALT_INV_A2D[2][3]~q\,
	datad => \ALT_INV_A2D[1][3]~q\,
	datae => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \Mux23~0_combout\);

-- Location: MLABCELL_X42_Y34_N54
\Selector54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector54~0_combout\ = ( \Add1~5_sumout\ & ( \Mux23~0_combout\ & ( (!IR(5)) # (!SP(3) $ (((\Add0~33_combout\ & \addr_reg[4]~1_combout\)))) ) ) ) # ( !\Add1~5_sumout\ & ( \Mux23~0_combout\ & ( (!IR(5) & (((!\addr_reg[4]~1_combout\)))) # (IR(5) & (!SP(3) 
-- $ (((\Add0~33_combout\ & \addr_reg[4]~1_combout\))))) ) ) ) # ( \Add1~5_sumout\ & ( !\Mux23~0_combout\ & ( (!IR(5) & (((\addr_reg[4]~1_combout\)))) # (IR(5) & (!SP(3) $ (((\Add0~33_combout\ & \addr_reg[4]~1_combout\))))) ) ) ) # ( !\Add1~5_sumout\ & ( 
-- !\Mux23~0_combout\ & ( (IR(5) & (!SP(3) $ (((\Add0~33_combout\ & \addr_reg[4]~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001000001010100001110101111111010010000011111101011101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(5),
	datab => \ALT_INV_Add0~33_combout\,
	datac => ALT_INV_SP(3),
	datad => \ALT_INV_addr_reg[4]~1_combout\,
	datae => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Mux23~0_combout\,
	combout => \Selector54~0_combout\);

-- Location: LABCELL_X41_Y33_N18
\Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = ( IP(2) & ( (IP(0) & IP(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IP(0),
	datad => ALT_INV_IP(1),
	dataf => ALT_INV_IP(2),
	combout => \Add3~0_combout\);

-- Location: MLABCELL_X42_Y34_N39
\Selector54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector54~1_combout\ = ( \Add3~0_combout\ & ( (!\addr_reg[4]~20_combout\ & (\Selector54~0_combout\)) # (\addr_reg[4]~20_combout\ & ((!IP(3)))) ) ) # ( !\Add3~0_combout\ & ( (!\addr_reg[4]~20_combout\ & (\Selector54~0_combout\)) # 
-- (\addr_reg[4]~20_combout\ & ((IP(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101011111010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector54~0_combout\,
	datac => \ALT_INV_addr_reg[4]~20_combout\,
	datad => ALT_INV_IP(3),
	dataf => \ALT_INV_Add3~0_combout\,
	combout => \Selector54~1_combout\);

-- Location: LABCELL_X36_Y34_N3
\I_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \I_state~14_combout\ = ( !\I_state.ist2~q\ & ( \I_state.ist1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_I_state.ist1~q\,
	dataf => \ALT_INV_I_state.ist2~q\,
	combout => \I_state~14_combout\);

-- Location: MLABCELL_X37_Y34_N42
\addr_reg[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~2_combout\ = ( IR(2) & ( (\I_state~14_combout\ & (!IR(3) & !IR(6))) ) ) # ( !IR(2) & ( !IR(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state~14_combout\,
	datac => ALT_INV_IR(3),
	datad => ALT_INV_IR(6),
	dataf => ALT_INV_IR(2),
	combout => \addr_reg[4]~2_combout\);

-- Location: MLABCELL_X37_Y34_N12
\addr_reg[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~3_combout\ = ( \addr_reg[4]~2_combout\ & ( !IR(0) ) ) # ( !\addr_reg[4]~2_combout\ & ( (!IR(0) & ((!IR(1)) # (\I_state.ist3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111100000011000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IR(1),
	dataf => \ALT_INV_addr_reg[4]~2_combout\,
	combout => \addr_reg[4]~3_combout\);

-- Location: LABCELL_X40_Y33_N12
\addr_reg[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~8_combout\ = ( \I_state.ist3~q\ & ( (!IR(2) & (\Mux35~0_combout\ & ((!IR(0)) # (!\I_state.ist1~q\)))) ) ) # ( !\I_state.ist3~q\ & ( (\Mux35~0_combout\ & ((!IR(0)) # (!\I_state.ist1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000000101010000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => ALT_INV_IR(0),
	datac => \ALT_INV_I_state.ist1~q\,
	datad => \ALT_INV_Mux35~0_combout\,
	dataf => \ALT_INV_I_state.ist3~q\,
	combout => \addr_reg[4]~8_combout\);

-- Location: LABCELL_X40_Y33_N21
\addr_reg[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~7_combout\ = ( \I_state~15_combout\ & ( (!IR(0) & !IR(1)) ) ) # ( !\I_state~15_combout\ & ( (!IR(0) & (\I_state.ist3~q\ & !IR(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datac => \ALT_INV_I_state.ist3~q\,
	datad => ALT_INV_IR(1),
	dataf => \ALT_INV_I_state~15_combout\,
	combout => \addr_reg[4]~7_combout\);

-- Location: LABCELL_X40_Y33_N15
\addr_reg[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~9_combout\ = ( \I_state~14_combout\ & ( (!IR(2) & (IR(3) & !IR(1))) ) ) # ( !\I_state~14_combout\ & ( (!IR(3) & (((!IR(0) & IR(1))))) # (IR(3) & (!IR(2) & ((!IR(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011000000000010101100000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(2),
	datab => ALT_INV_IR(0),
	datac => ALT_INV_IR(3),
	datad => ALT_INV_IR(1),
	dataf => \ALT_INV_I_state~14_combout\,
	combout => \addr_reg[4]~9_combout\);

-- Location: LABCELL_X40_Y33_N27
\addr_reg[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~10_combout\ = ( \addr_reg[4]~9_combout\ & ( (\state~13_combout\ & ((!IR(5)) # ((\addr_reg[4]~8_combout\ & !\addr_reg[4]~7_combout\)))) ) ) # ( !\addr_reg[4]~9_combout\ & ( (\state~13_combout\ & !IR(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000101010001000100010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~13_combout\,
	datab => ALT_INV_IR(5),
	datac => \ALT_INV_addr_reg[4]~8_combout\,
	datad => \ALT_INV_addr_reg[4]~7_combout\,
	dataf => \ALT_INV_addr_reg[4]~9_combout\,
	combout => \addr_reg[4]~10_combout\);

-- Location: LABCELL_X41_Y32_N39
\addr_reg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~4_combout\ = ( IR(1) & ( !IR(2) ) ) # ( !IR(1) & ( (IR(2) & ((!\I_state~15_combout\) # (\I_state.ist3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000011110000010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_IR(2),
	datad => \ALT_INV_I_state~15_combout\,
	dataf => ALT_INV_IR(1),
	combout => \addr_reg[4]~4_combout\);

-- Location: LABCELL_X36_Y33_N48
\addr_reg[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~5_combout\ = ( IR(2) & ( (IR(3) & (((!\I_state.ist1~q\ & IR(0))) # (IR(6)))) ) ) # ( !IR(2) & ( (IR(6) & IR(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010111010000000001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => \ALT_INV_I_state.ist1~q\,
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IR(3),
	dataf => ALT_INV_IR(2),
	combout => \addr_reg[4]~5_combout\);

-- Location: LABCELL_X43_Y34_N12
\addr_reg[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~16_combout\ = ( !\I_state.ist4~q\ & ( (!IR(3) & (IR(6) & (IR(0)))) # (IR(3) & ((!IR(1)) # ((IR(0) & ((!IR(4)) # (IR(6))))))) ) ) # ( \I_state.ist4~q\ & ( ((!IR(2)) # ((IR(3) & ((!IR(4)) # (!IR(1)))))) # (IR(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101011101010111111101111111011100000111000000111111011111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => ALT_INV_IR(6),
	datac => ALT_INV_IR(2),
	datad => ALT_INV_IR(4),
	datae => \ALT_INV_I_state.ist4~q\,
	dataf => ALT_INV_IR(1),
	datag => ALT_INV_IR(0),
	combout => \addr_reg[4]~16_combout\);

-- Location: LABCELL_X40_Y33_N18
\addr_reg[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~6_combout\ = ( !\addr_reg[4]~16_combout\ & ( (!IR(4) & ((!IR(0)) # ((\addr_reg[4]~4_combout\)))) # (IR(4) & (((\addr_reg[4]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010111111100011001011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(4),
	datac => \ALT_INV_addr_reg[4]~4_combout\,
	datad => \ALT_INV_addr_reg[4]~5_combout\,
	dataf => \ALT_INV_addr_reg[4]~16_combout\,
	combout => \addr_reg[4]~6_combout\);

-- Location: LABCELL_X40_Y33_N54
\addr_reg[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~11_combout\ = ( \addr_reg[4]~10_combout\ & ( \addr_reg[4]~6_combout\ & ( (!\upload~input_o\ & ((!\state.fst1~q\) # ((!\addr_reg[4]~3_combout\) # (IR(5))))) ) ) ) # ( !\addr_reg[4]~10_combout\ & ( \addr_reg[4]~6_combout\ & ( (!\state.fst1~q\ & 
-- !\upload~input_o\) ) ) ) # ( \addr_reg[4]~10_combout\ & ( !\addr_reg[4]~6_combout\ & ( (!\upload~input_o\ & ((!\state.fst1~q\) # (IR(5)))) ) ) ) # ( !\addr_reg[4]~10_combout\ & ( !\addr_reg[4]~6_combout\ & ( (!\state.fst1~q\ & !\upload~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001111000010100000101000001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst1~q\,
	datab => \ALT_INV_addr_reg[4]~3_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => ALT_INV_IR(5),
	datae => \ALT_INV_addr_reg[4]~10_combout\,
	dataf => \ALT_INV_addr_reg[4]~6_combout\,
	combout => \addr_reg[4]~11_combout\);

-- Location: FF_X42_Y34_N41
\addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Selector54~1_combout\,
	asdata => IP(3),
	sload => \ALT_INV_state.fst3~q\,
	ena => \addr_reg[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr_reg(3));

-- Location: LABCELL_X41_Y31_N15
\Decoder2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~9_combout\ = ( !addr_reg(0) & ( (!\upload~input_o\ & (\RW~q\ & !addr_reg(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_RW~q\,
	datad => ALT_INV_addr_reg(3),
	dataf => ALT_INV_addr_reg(0),
	combout => \Decoder2~9_combout\);

-- Location: LABCELL_X44_Y31_N6
\RAM[6][1]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][1]~39_combout\ = ( \Decoder3~21_combout\ & ( (!rx_cnt(4)) # ((\Decoder2~9_combout\ & (addr_reg(1) & \Decoder2~3_combout\))) ) ) # ( !\Decoder3~21_combout\ & ( (\Decoder2~9_combout\ & (addr_reg(1) & \Decoder2~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001110101010101010111010101010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder2~9_combout\,
	datac => ALT_INV_addr_reg(1),
	datad => \ALT_INV_Decoder2~3_combout\,
	dataf => \ALT_INV_Decoder3~21_combout\,
	combout => \RAM[6][1]~39_combout\);

-- Location: FF_X44_Y31_N59
\RAM[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][5]~q\);

-- Location: LABCELL_X41_Y30_N33
\RAM~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~125_combout\ = ( \databus[5]~68_combout\ & ( (!\Decoder3~13_combout\) # ((!\Decoder3~15_combout\) # (!rxbyte_c(5))) ) ) # ( !\databus[5]~68_combout\ & ( (\Decoder3~13_combout\ & (\Decoder3~15_combout\ & !rxbyte_c(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~125_combout\);

-- Location: FF_X41_Y30_N35
\RAM[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~125_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][5]~q\);

-- Location: LABCELL_X43_Y29_N51
\RAM[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[2][5]~feeder_combout\);

-- Location: FF_X43_Y29_N53
\RAM[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][5]~q\);

-- Location: MLABCELL_X45_Y29_N57
\RAM~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~127_combout\ = ( \databus[5]~68_combout\ & ( (!\Decoder3~16_combout\) # ((!\Decoder3~13_combout\) # (!rxbyte_c(5))) ) ) # ( !\databus[5]~68_combout\ & ( (\Decoder3~16_combout\ & (\Decoder3~13_combout\ & !rxbyte_c(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~13_combout\,
	datac => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~127_combout\);

-- Location: FF_X45_Y29_N59
\RAM[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~127_combout\,
	ena => \RAM[14][2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][5]~q\);

-- Location: LABCELL_X44_Y29_N36
\databus[5]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~64_combout\ = ( addr_reg(3) & ( \RAM[14][5]~q\ & ( (addr_reg(2)) # (\RAM[10][5]~q\) ) ) ) # ( !addr_reg(3) & ( \RAM[14][5]~q\ & ( (!addr_reg(2) & ((\RAM[2][5]~q\))) # (addr_reg(2) & (\RAM[6][5]~q\)) ) ) ) # ( addr_reg(3) & ( !\RAM[14][5]~q\ & 
-- ( (\RAM[10][5]~q\ & !addr_reg(2)) ) ) ) # ( !addr_reg(3) & ( !\RAM[14][5]~q\ & ( (!addr_reg(2) & ((\RAM[2][5]~q\))) # (addr_reg(2) & (\RAM[6][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[6][5]~q\,
	datab => \ALT_INV_RAM[10][5]~q\,
	datac => \ALT_INV_RAM[2][5]~q\,
	datad => ALT_INV_addr_reg(2),
	datae => ALT_INV_addr_reg(3),
	dataf => \ALT_INV_RAM[14][5]~q\,
	combout => \databus[5]~64_combout\);

-- Location: LABCELL_X44_Y30_N39
\RAM~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~121_combout\ = ( \databus[5]~68_combout\ & ( (!\Decoder3~13_combout\) # ((!\Decoder3~6_combout\) # (!rxbyte_c(5))) ) ) # ( !\databus[5]~68_combout\ & ( (\Decoder3~13_combout\ & (\Decoder3~6_combout\ & !rxbyte_c(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011111111111011101111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => \ALT_INV_Decoder3~6_combout\,
	datad => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~121_combout\);

-- Location: FF_X44_Y30_N41
\RAM[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~121_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][5]~q\);

-- Location: LABCELL_X44_Y32_N42
\RAM~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~129_combout\ = ( rxbyte_c(5) & ( \databus[5]~68_combout\ & ( (!rx_cnt(2) & (\Decoder3~14_combout\ & (!rx_cnt(4) & !rx_cnt(1)))) ) ) ) # ( rxbyte_c(5) & ( !\databus[5]~68_combout\ ) ) # ( !rxbyte_c(5) & ( !\databus[5]~68_combout\ & ( 
-- ((!\Decoder3~14_combout\) # ((rx_cnt(1)) # (rx_cnt(4)))) # (rx_cnt(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111111111111111111100000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(1),
	datae => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~129_combout\);

-- Location: FF_X44_Y32_N44
\RAM[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~129_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][5]~q\);

-- Location: LABCELL_X44_Y32_N18
\RAM[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[4][5]~feeder_combout\);

-- Location: FF_X44_Y32_N20
\RAM[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][5]~q\);

-- Location: MLABCELL_X45_Y30_N42
\RAM[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][5]~feeder_combout\ = ( \rxbyte_c[5]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[8][5]~feeder_combout\);

-- Location: FF_X45_Y30_N44
\RAM[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][5]~q\);

-- Location: LABCELL_X44_Y30_N48
\databus[5]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~63_combout\ = ( \RAM[4][5]~q\ & ( \RAM[8][5]~q\ & ( (!addr_reg(3) & (((!\RAM[0][5]~q\) # (addr_reg(2))))) # (addr_reg(3) & (((!addr_reg(2))) # (\RAM[12][5]~q\))) ) ) ) # ( !\RAM[4][5]~q\ & ( \RAM[8][5]~q\ & ( (!addr_reg(3) & (((!\RAM[0][5]~q\ 
-- & !addr_reg(2))))) # (addr_reg(3) & (((!addr_reg(2))) # (\RAM[12][5]~q\))) ) ) ) # ( \RAM[4][5]~q\ & ( !\RAM[8][5]~q\ & ( (!addr_reg(3) & (((!\RAM[0][5]~q\) # (addr_reg(2))))) # (addr_reg(3) & (\RAM[12][5]~q\ & ((addr_reg(2))))) ) ) ) # ( !\RAM[4][5]~q\ & 
-- ( !\RAM[8][5]~q\ & ( (!addr_reg(3) & (((!\RAM[0][5]~q\ & !addr_reg(2))))) # (addr_reg(3) & (\RAM[12][5]~q\ & ((addr_reg(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000101110000001111010111001111000001011100111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[12][5]~q\,
	datab => \ALT_INV_RAM[0][5]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[4][5]~q\,
	dataf => \ALT_INV_RAM[8][5]~q\,
	combout => \databus[5]~63_combout\);

-- Location: LABCELL_X47_Y30_N27
\RAM[3][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][5]~feeder_combout\ = ( \rxbyte_c[5]~_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[3][5]~feeder_combout\);

-- Location: FF_X47_Y30_N29
\RAM[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][5]~q\);

-- Location: LABCELL_X47_Y30_N36
\RAM~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~117_combout\ = ( \databus[5]~68_combout\ & ( \Decoder3~4_combout\ & ( !rxbyte_c(5) ) ) ) # ( !\databus[5]~68_combout\ & ( \Decoder3~4_combout\ & ( !rxbyte_c(5) ) ) ) # ( \databus[5]~68_combout\ & ( !\Decoder3~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(5),
	datae => \ALT_INV_databus[5]~68_combout\,
	dataf => \ALT_INV_Decoder3~4_combout\,
	combout => \RAM~117_combout\);

-- Location: FF_X47_Y30_N38
\RAM[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~117_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][5]~q\);

-- Location: LABCELL_X41_Y31_N21
\RAM[15][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[15][5]~feeder_combout\);

-- Location: FF_X41_Y31_N23
\RAM[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][5]~q\);

-- Location: LABCELL_X47_Y30_N12
\RAM~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~118_combout\ = ( \Decoder3~5_combout\ & ( (!\Decoder3~6_combout\ & ((\databus[5]~68_combout\))) # (\Decoder3~6_combout\ & (!rxbyte_c(5))) ) ) # ( !\Decoder3~5_combout\ & ( \databus[5]~68_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(5),
	datad => \ALT_INV_databus[5]~68_combout\,
	dataf => \ALT_INV_Decoder3~5_combout\,
	combout => \RAM~118_combout\);

-- Location: FF_X47_Y30_N14
\RAM[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~118_combout\,
	ena => \RAM[11][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][5]~q\);

-- Location: LABCELL_X47_Y30_N0
\databus[5]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~66_combout\ = ( addr_reg(3) & ( \RAM[11][5]~q\ & ( (!addr_reg(2)) # (\RAM[15][5]~q\) ) ) ) # ( !addr_reg(3) & ( \RAM[11][5]~q\ & ( (!addr_reg(2) & (\RAM[3][5]~q\)) # (addr_reg(2) & ((\RAM[7][5]~q\))) ) ) ) # ( addr_reg(3) & ( !\RAM[11][5]~q\ & 
-- ( (addr_reg(2) & \RAM[15][5]~q\) ) ) ) # ( !addr_reg(3) & ( !\RAM[11][5]~q\ & ( (!addr_reg(2) & (\RAM[3][5]~q\)) # (addr_reg(2) & ((\RAM[7][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[3][5]~q\,
	datab => \ALT_INV_RAM[7][5]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => \ALT_INV_RAM[15][5]~q\,
	datae => ALT_INV_addr_reg(3),
	dataf => \ALT_INV_RAM[11][5]~q\,
	combout => \databus[5]~66_combout\);

-- Location: LABCELL_X43_Y31_N18
\RAM[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[5][5]~feeder_combout\);

-- Location: FF_X43_Y31_N20
\RAM[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][5]~q\);

-- Location: MLABCELL_X42_Y28_N57
\RAM~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~123_combout\ = ( \databus[5]~68_combout\ & ( (!\Decoder3~15_combout\) # ((!rxbyte_c(5)) # (!\Decoder3~5_combout\)) ) ) # ( !\databus[5]~68_combout\ & ( (\Decoder3~15_combout\ & (!rxbyte_c(5) & \Decoder3~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rxbyte_c(5),
	datad => \ALT_INV_Decoder3~5_combout\,
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~123_combout\);

-- Location: FF_X42_Y28_N59
\RAM[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~123_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][5]~q\);

-- Location: MLABCELL_X42_Y28_N15
\RAM~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~124_combout\ = ( \databus[5]~68_combout\ & ( (!\Decoder3~16_combout\) # ((!\Decoder3~5_combout\) # (!rxbyte_c(5))) ) ) # ( !\databus[5]~68_combout\ & ( (\Decoder3~16_combout\ & (\Decoder3~5_combout\ & !rxbyte_c(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~124_combout\);

-- Location: FF_X42_Y28_N17
\RAM[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~124_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][5]~q\);

-- Location: LABCELL_X43_Y34_N33
\RAM~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~130_combout\ = ( \databus[5]~68_combout\ & ( (!\Decoder3~22_combout\) # (!rxbyte_c(5)) ) ) # ( !\databus[5]~68_combout\ & ( (\Decoder3~22_combout\ & !rxbyte_c(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~22_combout\,
	datac => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~130_combout\);

-- Location: FF_X43_Y34_N35
\RAM[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~130_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][5]~q\);

-- Location: MLABCELL_X42_Y28_N48
\databus[5]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~65_combout\ = ( \RAM[13][5]~q\ & ( \RAM[1][5]~q\ & ( (!addr_reg(3) & (((!addr_reg(2))) # (\RAM[5][5]~q\))) # (addr_reg(3) & (((addr_reg(2)) # (\RAM[9][5]~q\)))) ) ) ) # ( !\RAM[13][5]~q\ & ( \RAM[1][5]~q\ & ( (!addr_reg(3) & (((!addr_reg(2))) 
-- # (\RAM[5][5]~q\))) # (addr_reg(3) & (((\RAM[9][5]~q\ & !addr_reg(2))))) ) ) ) # ( \RAM[13][5]~q\ & ( !\RAM[1][5]~q\ & ( (!addr_reg(3) & (\RAM[5][5]~q\ & ((addr_reg(2))))) # (addr_reg(3) & (((addr_reg(2)) # (\RAM[9][5]~q\)))) ) ) ) # ( !\RAM[13][5]~q\ & ( 
-- !\RAM[1][5]~q\ & ( (!addr_reg(3) & (\RAM[5][5]~q\ & ((addr_reg(2))))) # (addr_reg(3) & (((\RAM[9][5]~q\ & !addr_reg(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[5][5]~q\,
	datab => \ALT_INV_RAM[9][5]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[13][5]~q\,
	dataf => \ALT_INV_RAM[1][5]~q\,
	combout => \databus[5]~65_combout\);

-- Location: LABCELL_X43_Y30_N42
\databus[5]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~67_combout\ = ( \databus[5]~66_combout\ & ( \databus[5]~65_combout\ & ( ((!addr_reg(1) & ((\databus[5]~63_combout\))) # (addr_reg(1) & (\databus[5]~64_combout\))) # (addr_reg(0)) ) ) ) # ( !\databus[5]~66_combout\ & ( \databus[5]~65_combout\ & 
-- ( (!addr_reg(1) & (((addr_reg(0)) # (\databus[5]~63_combout\)))) # (addr_reg(1) & (\databus[5]~64_combout\ & ((!addr_reg(0))))) ) ) ) # ( \databus[5]~66_combout\ & ( !\databus[5]~65_combout\ & ( (!addr_reg(1) & (((\databus[5]~63_combout\ & 
-- !addr_reg(0))))) # (addr_reg(1) & (((addr_reg(0))) # (\databus[5]~64_combout\))) ) ) ) # ( !\databus[5]~66_combout\ & ( !\databus[5]~65_combout\ & ( (!addr_reg(0) & ((!addr_reg(1) & ((\databus[5]~63_combout\))) # (addr_reg(1) & 
-- (\databus[5]~64_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(1),
	datab => \ALT_INV_databus[5]~64_combout\,
	datac => \ALT_INV_databus[5]~63_combout\,
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_databus[5]~66_combout\,
	dataf => \ALT_INV_databus[5]~65_combout\,
	combout => \databus[5]~67_combout\);

-- Location: MLABCELL_X42_Y36_N36
\Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = ( \Mux21~0_combout\ & ( ((!IR(2)) # (\databus[5]~68_combout\)) # (IR(0)) ) ) # ( !\Mux21~0_combout\ & ( (!IR(0) & (IR(2) & \databus[5]~68_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_databus[5]~68_combout\,
	dataf => \ALT_INV_Mux21~0_combout\,
	combout => \Mux56~0_combout\);

-- Location: LABCELL_X41_Y33_N42
\Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~29_sumout\ = SUM(( IP(4) ) + ( GND ) + ( \Add4~6\ ))
-- \Add4~30\ = CARRY(( IP(4) ) + ( GND ) + ( \Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(4),
	cin => \Add4~6\,
	sumout => \Add4~29_sumout\,
	cout => \Add4~30\);

-- Location: MLABCELL_X42_Y36_N9
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( IP(4) ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~26\ = CARRY(( IP(4) ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(4),
	cin => \Add1~6\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: LABCELL_X39_Y33_N48
\IP~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~19_combout\ = ( !\upload~input_o\ & ( \Add1~25_sumout\ & ( (!\IP[6]~0_combout\ & ((!\IP[6]~1_combout\ & (\databus[4]~77_combout\)) # (\IP[6]~1_combout\ & ((\Add4~29_sumout\))))) # (\IP[6]~0_combout\ & (((!\IP[6]~1_combout\)))) ) ) ) # ( 
-- !\upload~input_o\ & ( !\Add1~25_sumout\ & ( (!\IP[6]~0_combout\ & ((!\IP[6]~1_combout\ & (\databus[4]~77_combout\)) # (\IP[6]~1_combout\ & ((\Add4~29_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010000000000000000001110111000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IP[6]~0_combout\,
	datab => \ALT_INV_databus[4]~77_combout\,
	datac => \ALT_INV_Add4~29_sumout\,
	datad => \ALT_INV_IP[6]~1_combout\,
	datae => \ALT_INV_upload~input_o\,
	dataf => \ALT_INV_Add1~25_sumout\,
	combout => \IP~19_combout\);

-- Location: FF_X39_Y33_N50
\IP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \IP~19_combout\,
	ena => \IP[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(4));

-- Location: LABCELL_X41_Y33_N45
\Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~25_sumout\ = SUM(( IP(5) ) + ( GND ) + ( \Add4~30\ ))
-- \Add4~26\ = CARRY(( IP(5) ) + ( GND ) + ( \Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(5),
	cin => \Add4~30\,
	sumout => \Add4~25_sumout\,
	cout => \Add4~26\);

-- Location: LABCELL_X39_Y31_N18
\IP~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~18_combout\ = ( \Add1~21_sumout\ & ( \Add4~25_sumout\ & ( (!\upload~input_o\ & ((!\IP[6]~0_combout\ & ((\IP[6]~1_combout\) # (\databus[5]~68_combout\))) # (\IP[6]~0_combout\ & ((!\IP[6]~1_combout\))))) ) ) ) # ( !\Add1~21_sumout\ & ( \Add4~25_sumout\ 
-- & ( (!\IP[6]~0_combout\ & (!\upload~input_o\ & ((\IP[6]~1_combout\) # (\databus[5]~68_combout\)))) ) ) ) # ( \Add1~21_sumout\ & ( !\Add4~25_sumout\ & ( (!\IP[6]~1_combout\ & (!\upload~input_o\ & ((\databus[5]~68_combout\) # (\IP[6]~0_combout\)))) ) ) ) # 
-- ( !\Add1~21_sumout\ & ( !\Add4~25_sumout\ & ( (!\IP[6]~0_combout\ & (\databus[5]~68_combout\ & (!\IP[6]~1_combout\ & !\upload~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000011100000000000000101010000000000111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IP[6]~0_combout\,
	datab => \ALT_INV_databus[5]~68_combout\,
	datac => \ALT_INV_IP[6]~1_combout\,
	datad => \ALT_INV_upload~input_o\,
	datae => \ALT_INV_Add1~21_sumout\,
	dataf => \ALT_INV_Add4~25_sumout\,
	combout => \IP~18_combout\);

-- Location: FF_X39_Y31_N20
\IP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \IP~18_combout\,
	ena => \IP[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(5));

-- Location: MLABCELL_X42_Y36_N12
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( IP(5) ) + ( GND ) + ( \Add1~26\ ))
-- \Add1~22\ = CARRY(( IP(5) ) + ( GND ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(5),
	cin => \Add1~26\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: FF_X42_Y36_N38
\data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux56~0_combout\,
	asdata => \Add1~21_sumout\,
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(5));

-- Location: LABCELL_X43_Y32_N42
\RAM[24][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[24][5]~feeder_combout\);

-- Location: FF_X43_Y32_N44
\RAM[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][5]~q\);

-- Location: MLABCELL_X45_Y30_N18
\RAM~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~122_combout\ = ( rxbyte_c(5) & ( \databus[5]~68_combout\ & ( (!rx_cnt(2)) # ((!\Decoder3~14_combout\) # ((!rx_cnt(4)) # (rx_cnt(1)))) ) ) ) # ( !rxbyte_c(5) & ( \databus[5]~68_combout\ ) ) # ( !rxbyte_c(5) & ( !\databus[5]~68_combout\ & ( (rx_cnt(2) 
-- & (\Decoder3~14_combout\ & (rx_cnt(4) & !rx_cnt(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000011111111111111111111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(1),
	datae => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~122_combout\);

-- Location: FF_X45_Y30_N20
\RAM[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~122_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][5]~q\);

-- Location: LABCELL_X41_Y30_N57
\RAM~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~128_combout\ = ( \databus[5]~68_combout\ & ( (!rx_cnt(4)) # ((!\Decoder3~21_combout\) # (!rxbyte_c(5))) ) ) # ( !\databus[5]~68_combout\ & ( (rx_cnt(4) & (\Decoder3~21_combout\ & !rxbyte_c(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder3~21_combout\,
	datac => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~128_combout\);

-- Location: FF_X41_Y30_N59
\RAM[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~128_combout\,
	ena => \RAM[22][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][5]~q\);

-- Location: LABCELL_X43_Y33_N33
\RAM[21][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[21][5]~feeder_combout\);

-- Location: FF_X43_Y33_N35
\RAM[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][5]~q\);

-- Location: LABCELL_X43_Y30_N36
\RAM~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~116_combout\ = ( \databus[5]~68_combout\ & ( (rxbyte_c(5) & \Decoder3~1_combout\) ) ) # ( !\databus[5]~68_combout\ & ( (!\Decoder3~1_combout\) # (rxbyte_c(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(5),
	datad => \ALT_INV_Decoder3~1_combout\,
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~116_combout\);

-- Location: FF_X43_Y30_N38
\RAM[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~116_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][5]~q\);

-- Location: LABCELL_X43_Y30_N0
\databus[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~61_combout\ = ( \RAM[21][5]~q\ & ( \RAM[23][5]~q\ & ( (!addr_reg(1) & (((addr_reg(0))) # (\RAM[20][5]~q\))) # (addr_reg(1) & (((\RAM[22][5]~q\ & !addr_reg(0))))) ) ) ) # ( !\RAM[21][5]~q\ & ( \RAM[23][5]~q\ & ( (!addr_reg(0) & ((!addr_reg(1) & 
-- (\RAM[20][5]~q\)) # (addr_reg(1) & ((\RAM[22][5]~q\))))) ) ) ) # ( \RAM[21][5]~q\ & ( !\RAM[23][5]~q\ & ( ((!addr_reg(1) & (\RAM[20][5]~q\)) # (addr_reg(1) & ((\RAM[22][5]~q\)))) # (addr_reg(0)) ) ) ) # ( !\RAM[21][5]~q\ & ( !\RAM[23][5]~q\ & ( 
-- (!addr_reg(1) & (\RAM[20][5]~q\ & ((!addr_reg(0))))) # (addr_reg(1) & (((addr_reg(0)) # (\RAM[22][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101010101001001111111111100100111000000000010011110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(1),
	datab => \ALT_INV_RAM[20][5]~q\,
	datac => \ALT_INV_RAM[22][5]~q\,
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_RAM[21][5]~q\,
	dataf => \ALT_INV_RAM[23][5]~q\,
	combout => \databus[5]~61_combout\);

-- Location: MLABCELL_X42_Y29_N48
\RAM[25][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[25][5]~feeder_combout\);

-- Location: FF_X42_Y29_N50
\RAM[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][5]~q\);

-- Location: LABCELL_X48_Y30_N36
\RAM~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~120_combout\ = ( rxbyte_c(5) & ( \databus[5]~68_combout\ & ( (rx_cnt(4) & (!rx_cnt(2) & (\Decoder3~14_combout\ & !rx_cnt(1)))) ) ) ) # ( rxbyte_c(5) & ( !\databus[5]~68_combout\ ) ) # ( !rxbyte_c(5) & ( !\databus[5]~68_combout\ & ( (!rx_cnt(4)) # 
-- (((!\Decoder3~14_combout\) # (rx_cnt(1))) # (rx_cnt(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111111111111111111100000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => ALT_INV_rx_cnt(2),
	datac => \ALT_INV_Decoder3~14_combout\,
	datad => ALT_INV_rx_cnt(1),
	datae => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~120_combout\);

-- Location: FF_X48_Y30_N38
\RAM[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~120_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][5]~q\);

-- Location: LABCELL_X43_Y30_N18
\RAM~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~126_combout\ = ( \databus[5]~68_combout\ & ( (\Decoder3~15_combout\ & (rx_cnt(4) & (\Decoder3~14_combout\ & rxbyte_c(5)))) ) ) # ( !\databus[5]~68_combout\ & ( (!\Decoder3~15_combout\) # ((!rx_cnt(4)) # ((!\Decoder3~14_combout\) # (rxbyte_c(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111111111101111111100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~15_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_Decoder3~14_combout\,
	datad => ALT_INV_rxbyte_c(5),
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~126_combout\);

-- Location: FF_X43_Y30_N20
\RAM[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~126_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][5]~q\);

-- Location: MLABCELL_X42_Y28_N27
\RAM[17][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][5]~feeder_combout\ = \rxbyte_c[5]~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rxbyte_c[5]~_wirecell_combout\,
	combout => \RAM[17][5]~feeder_combout\);

-- Location: FF_X42_Y28_N29
\RAM[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][5]~feeder_combout\,
	asdata => \databus[5]~68_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][5]~q\);

-- Location: LABCELL_X43_Y30_N30
\RAM~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~119_combout\ = ( \databus[5]~68_combout\ & ( (!rx_cnt(4)) # ((!rxbyte_c(5)) # (!\Decoder3~10_combout\)) ) ) # ( !\databus[5]~68_combout\ & ( (rx_cnt(4) & (!rxbyte_c(5) & \Decoder3~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011111111111111001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rxbyte_c(5),
	datad => \ALT_INV_Decoder3~10_combout\,
	dataf => \ALT_INV_databus[5]~68_combout\,
	combout => \RAM~119_combout\);

-- Location: FF_X43_Y30_N32
\RAM[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~119_combout\,
	ena => \RAM[19][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][5]~q\);

-- Location: LABCELL_X43_Y30_N48
\databus[5]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~60_combout\ = ( \RAM[17][5]~q\ & ( \RAM[19][5]~q\ & ( ((!addr_reg(1) & (!\RAM[16][5]~q\)) # (addr_reg(1) & ((!\RAM[18][5]~q\)))) # (addr_reg(0)) ) ) ) # ( !\RAM[17][5]~q\ & ( \RAM[19][5]~q\ & ( (!addr_reg(1) & (!\RAM[16][5]~q\ & 
-- ((!addr_reg(0))))) # (addr_reg(1) & (((!\RAM[18][5]~q\) # (addr_reg(0))))) ) ) ) # ( \RAM[17][5]~q\ & ( !\RAM[19][5]~q\ & ( (!addr_reg(1) & ((!\RAM[16][5]~q\) # ((addr_reg(0))))) # (addr_reg(1) & (((!\RAM[18][5]~q\ & !addr_reg(0))))) ) ) ) # ( 
-- !\RAM[17][5]~q\ & ( !\RAM[19][5]~q\ & ( (!addr_reg(0) & ((!addr_reg(1) & (!\RAM[16][5]~q\)) # (addr_reg(1) & ((!\RAM[18][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110000000000101011001111000010101100000011111010110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[16][5]~q\,
	datab => \ALT_INV_RAM[18][5]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_RAM[17][5]~q\,
	dataf => \ALT_INV_RAM[19][5]~q\,
	combout => \databus[5]~60_combout\);

-- Location: LABCELL_X43_Y30_N54
\databus[5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~62_combout\ = ( \RAM[25][5]~q\ & ( \databus[5]~60_combout\ & ( (!addr_reg(3) & (((!\databus[7]~2_combout\) # (\databus[5]~61_combout\)))) # (addr_reg(3) & (((\databus[7]~2_combout\)) # (\RAM[24][5]~q\))) ) ) ) # ( !\RAM[25][5]~q\ & ( 
-- \databus[5]~60_combout\ & ( (!addr_reg(3) & (((!\databus[7]~2_combout\) # (\databus[5]~61_combout\)))) # (addr_reg(3) & (\RAM[24][5]~q\ & ((!\databus[7]~2_combout\)))) ) ) ) # ( \RAM[25][5]~q\ & ( !\databus[5]~60_combout\ & ( (!addr_reg(3) & 
-- (((\databus[5]~61_combout\ & \databus[7]~2_combout\)))) # (addr_reg(3) & (((\databus[7]~2_combout\)) # (\RAM[24][5]~q\))) ) ) ) # ( !\RAM[25][5]~q\ & ( !\databus[5]~60_combout\ & ( (!addr_reg(3) & (((\databus[5]~61_combout\ & \databus[7]~2_combout\)))) # 
-- (addr_reg(3) & (\RAM[24][5]~q\ & ((!\databus[7]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[24][5]~q\,
	datab => \ALT_INV_databus[5]~61_combout\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_databus[7]~2_combout\,
	datae => \ALT_INV_RAM[25][5]~q\,
	dataf => \ALT_INV_databus[5]~60_combout\,
	combout => \databus[5]~62_combout\);

-- Location: LABCELL_X43_Y30_N39
\databus[5]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[5]~68_combout\ = ( \databus[5]~62_combout\ & ( (!\OE~q\ & (((data_reg(5))))) # (\OE~q\ & (((\databus[5]~67_combout\)) # (addr_reg(4)))) ) ) # ( !\databus[5]~62_combout\ & ( (!\OE~q\ & (((data_reg(5))))) # (\OE~q\ & (!addr_reg(4) & 
-- (\databus[5]~67_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100100010000011110010001000001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(4),
	datab => \ALT_INV_databus[5]~67_combout\,
	datac => ALT_INV_data_reg(5),
	datad => \ALT_INV_OE~q\,
	dataf => \ALT_INV_databus[5]~62_combout\,
	combout => \databus[5]~68_combout\);

-- Location: FF_X39_Y31_N44
\IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[5]~68_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(5));

-- Location: LABCELL_X36_Y33_N51
\IP[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP[6]~1_combout\ = (!\Mux35~0_combout\ & !IR(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux35~0_combout\,
	datad => ALT_INV_IR(5),
	combout => \IP[6]~1_combout\);

-- Location: LABCELL_X39_Y29_N30
\IP~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~2_combout\ = ( \Add4~1_sumout\ & ( \Add1~1_sumout\ & ( (!\upload~input_o\ & ((!\IP[6]~1_combout\ & ((\IP[6]~0_combout\) # (\databus[2]~9_combout\))) # (\IP[6]~1_combout\ & ((!\IP[6]~0_combout\))))) ) ) ) # ( !\Add4~1_sumout\ & ( \Add1~1_sumout\ & ( 
-- (!\IP[6]~1_combout\ & (!\upload~input_o\ & ((\IP[6]~0_combout\) # (\databus[2]~9_combout\)))) ) ) ) # ( \Add4~1_sumout\ & ( !\Add1~1_sumout\ & ( (!\upload~input_o\ & (!\IP[6]~0_combout\ & ((\IP[6]~1_combout\) # (\databus[2]~9_combout\)))) ) ) ) # ( 
-- !\Add4~1_sumout\ & ( !\Add1~1_sumout\ & ( (\databus[2]~9_combout\ & (!\IP[6]~1_combout\ & (!\upload~input_o\ & !\IP[6]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000011100000000000001000000110000000111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[2]~9_combout\,
	datab => \ALT_INV_IP[6]~1_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_IP[6]~0_combout\,
	datae => \ALT_INV_Add4~1_sumout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \IP~2_combout\);

-- Location: FF_X39_Y29_N32
\IP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \IP~2_combout\,
	ena => \IP[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(2));

-- Location: MLABCELL_X42_Y32_N6
\Selector55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector55~0_combout\ = ( \addr_reg[4]~1_combout\ & ( \Add1~1_sumout\ & ( (!IR(5)) # (!SP(2) $ (!\Add0~32_combout\)) ) ) ) # ( !\addr_reg[4]~1_combout\ & ( \Add1~1_sumout\ & ( (!IR(5) & (\Mux24~0_combout\)) # (IR(5) & ((SP(2)))) ) ) ) # ( 
-- \addr_reg[4]~1_combout\ & ( !\Add1~1_sumout\ & ( (IR(5) & (!SP(2) $ (!\Add0~32_combout\))) ) ) ) # ( !\addr_reg[4]~1_combout\ & ( !\Add1~1_sumout\ & ( (!IR(5) & (\Mux24~0_combout\)) # (IR(5) & ((SP(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000110011000001000111010001111100111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux24~0_combout\,
	datab => ALT_INV_IR(5),
	datac => ALT_INV_SP(2),
	datad => \ALT_INV_Add0~32_combout\,
	datae => \ALT_INV_addr_reg[4]~1_combout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \Selector55~0_combout\);

-- Location: MLABCELL_X42_Y32_N51
\Selector55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector55~1_combout\ = ( IP(1) & ( \addr_reg[4]~20_combout\ & ( !IP(2) $ (!IP(0)) ) ) ) # ( !IP(1) & ( \addr_reg[4]~20_combout\ & ( IP(2) ) ) ) # ( IP(1) & ( !\addr_reg[4]~20_combout\ & ( \Selector55~0_combout\ ) ) ) # ( !IP(1) & ( 
-- !\addr_reg[4]~20_combout\ & ( \Selector55~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IP(2),
	datab => \ALT_INV_Selector55~0_combout\,
	datad => ALT_INV_IP(0),
	datae => ALT_INV_IP(1),
	dataf => \ALT_INV_addr_reg[4]~20_combout\,
	combout => \Selector55~1_combout\);

-- Location: FF_X42_Y32_N53
\addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Selector55~1_combout\,
	asdata => IP(2),
	sload => \ALT_INV_state.fst3~q\,
	ena => \addr_reg[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr_reg(2));

-- Location: MLABCELL_X42_Y32_N33
\databus[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~2_combout\ = ( addr_reg(3) & ( addr_reg(0) ) ) # ( !addr_reg(3) & ( addr_reg(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(0),
	dataf => ALT_INV_addr_reg(3),
	combout => \databus[7]~2_combout\);

-- Location: FF_X49_Y31_N26
\rxbyte_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	asdata => \uart|data_out[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(3));

-- Location: LABCELL_X43_Y33_N54
\RAM[21][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(3),
	combout => \RAM[21][3]~feeder_combout\);

-- Location: FF_X43_Y33_N56
\RAM[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][3]~q\);

-- Location: LABCELL_X41_Y30_N54
\RAM~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~53_combout\ = ( \databus[3]~18_combout\ & ( (!rx_cnt(4)) # ((!\Decoder3~21_combout\) # (rxbyte_c(3))) ) ) # ( !\databus[3]~18_combout\ & ( (rx_cnt(4) & (\Decoder3~21_combout\ & rxbyte_c(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder3~21_combout\,
	datac => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~53_combout\);

-- Location: FF_X41_Y30_N56
\RAM[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~53_combout\,
	ena => \RAM[22][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][3]~q\);

-- Location: LABCELL_X44_Y30_N18
\RAM~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~47_combout\ = ( !rxbyte_c(3) & ( \databus[3]~18_combout\ & ( (\Decoder3~14_combout\ & (!rx_cnt(1) & (rx_cnt(2) & rx_cnt(4)))) ) ) ) # ( rxbyte_c(3) & ( !\databus[3]~18_combout\ & ( (!\Decoder3~14_combout\) # (((!rx_cnt(2)) # (!rx_cnt(4))) # 
-- (rx_cnt(1))) ) ) ) # ( !rxbyte_c(3) & ( !\databus[3]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111101100000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rx_cnt(1),
	datac => ALT_INV_rx_cnt(2),
	datad => ALT_INV_rx_cnt(4),
	datae => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~47_combout\);

-- Location: FF_X44_Y30_N20
\RAM[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~47_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][3]~q\);

-- Location: LABCELL_X39_Y30_N30
\RAM~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~41_combout\ = ( \databus[3]~18_combout\ & ( (\Decoder3~1_combout\ & !rxbyte_c(3)) ) ) # ( !\databus[3]~18_combout\ & ( (!\Decoder3~1_combout\) # (!rxbyte_c(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~1_combout\,
	datab => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~41_combout\);

-- Location: FF_X39_Y30_N32
\RAM[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~41_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][3]~q\);

-- Location: LABCELL_X43_Y30_N6
\databus[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~11_combout\ = ( addr_reg(1) & ( addr_reg(0) & ( !\RAM[23][3]~q\ ) ) ) # ( !addr_reg(1) & ( addr_reg(0) & ( \RAM[21][3]~q\ ) ) ) # ( addr_reg(1) & ( !addr_reg(0) & ( \RAM[22][3]~q\ ) ) ) # ( !addr_reg(1) & ( !addr_reg(0) & ( !\RAM[20][3]~q\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000001100110011001101010101010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[21][3]~q\,
	datab => \ALT_INV_RAM[22][3]~q\,
	datac => \ALT_INV_RAM[20][3]~q\,
	datad => \ALT_INV_RAM[23][3]~q\,
	datae => ALT_INV_addr_reg(1),
	dataf => ALT_INV_addr_reg(0),
	combout => \databus[3]~11_combout\);

-- Location: MLABCELL_X42_Y29_N24
\RAM[25][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(3),
	combout => \RAM[25][3]~feeder_combout\);

-- Location: FF_X42_Y29_N26
\RAM[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][3]~q\);

-- Location: MLABCELL_X45_Y31_N21
\RAM[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(3),
	combout => \RAM[24][3]~feeder_combout\);

-- Location: FF_X45_Y31_N23
\RAM[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][3]~q\);

-- Location: MLABCELL_X42_Y30_N42
\RAM~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~44_combout\ = ( \Decoder3~10_combout\ & ( (!rx_cnt(4) & (\databus[3]~18_combout\)) # (rx_cnt(4) & ((rxbyte_c(3)))) ) ) # ( !\Decoder3~10_combout\ & ( \databus[3]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_databus[3]~18_combout\,
	datad => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_Decoder3~10_combout\,
	combout => \RAM~44_combout\);

-- Location: FF_X42_Y30_N44
\RAM[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~44_combout\,
	ena => \RAM[19][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][3]~q\);

-- Location: LABCELL_X44_Y30_N27
\RAM~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~45_combout\ = ( rxbyte_c(3) & ( \databus[3]~18_combout\ ) ) # ( !rxbyte_c(3) & ( \databus[3]~18_combout\ & ( (!\Decoder3~14_combout\) # (((!rx_cnt(4)) # (rx_cnt(2))) # (rx_cnt(1))) ) ) ) # ( rxbyte_c(3) & ( !\databus[3]~18_combout\ & ( 
-- (\Decoder3~14_combout\ & (!rx_cnt(1) & (rx_cnt(4) & !rx_cnt(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000011111011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rx_cnt(1),
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(2),
	datae => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~45_combout\);

-- Location: FF_X44_Y30_N29
\RAM[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~45_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][3]~q\);

-- Location: LABCELL_X39_Y30_N36
\RAM~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~51_combout\ = ( \Decoder3~14_combout\ & ( \databus[3]~18_combout\ & ( (!rx_cnt(4)) # ((!\Decoder3~15_combout\) # (rxbyte_c(3))) ) ) ) # ( !\Decoder3~14_combout\ & ( \databus[3]~18_combout\ ) ) # ( \Decoder3~14_combout\ & ( !\databus[3]~18_combout\ & 
-- ( (rx_cnt(4) & (\Decoder3~15_combout\ & rxbyte_c(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000111111111111111111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rxbyte_c(3),
	datae => \ALT_INV_Decoder3~14_combout\,
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~51_combout\);

-- Location: FF_X39_Y30_N38
\RAM[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~51_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][3]~q\);

-- Location: MLABCELL_X42_Y30_N27
\RAM[17][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(3),
	combout => \RAM[17][3]~feeder_combout\);

-- Location: FF_X42_Y30_N29
\RAM[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][3]~q\);

-- Location: MLABCELL_X42_Y30_N18
\databus[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~10_combout\ = ( \RAM[18][3]~q\ & ( \RAM[17][3]~q\ & ( (!addr_reg(0) & (((\RAM[16][3]~q\) # (addr_reg(1))))) # (addr_reg(0) & (((!addr_reg(1))) # (\RAM[19][3]~q\))) ) ) ) # ( !\RAM[18][3]~q\ & ( \RAM[17][3]~q\ & ( (!addr_reg(0) & 
-- (((!addr_reg(1) & \RAM[16][3]~q\)))) # (addr_reg(0) & (((!addr_reg(1))) # (\RAM[19][3]~q\))) ) ) ) # ( \RAM[18][3]~q\ & ( !\RAM[17][3]~q\ & ( (!addr_reg(0) & (((\RAM[16][3]~q\) # (addr_reg(1))))) # (addr_reg(0) & (\RAM[19][3]~q\ & (addr_reg(1)))) ) ) ) # 
-- ( !\RAM[18][3]~q\ & ( !\RAM[17][3]~q\ & ( (!addr_reg(0) & (((!addr_reg(1) & \RAM[16][3]~q\)))) # (addr_reg(0) & (\RAM[19][3]~q\ & (addr_reg(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(0),
	datab => \ALT_INV_RAM[19][3]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => \ALT_INV_RAM[16][3]~q\,
	datae => \ALT_INV_RAM[18][3]~q\,
	dataf => \ALT_INV_RAM[17][3]~q\,
	combout => \databus[3]~10_combout\);

-- Location: MLABCELL_X42_Y30_N48
\databus[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~12_combout\ = ( \RAM[24][3]~q\ & ( \databus[3]~10_combout\ & ( (!\databus[7]~2_combout\) # ((!addr_reg(3) & (\databus[3]~11_combout\)) # (addr_reg(3) & ((\RAM[25][3]~q\)))) ) ) ) # ( !\RAM[24][3]~q\ & ( \databus[3]~10_combout\ & ( 
-- (!\databus[7]~2_combout\ & (((!addr_reg(3))))) # (\databus[7]~2_combout\ & ((!addr_reg(3) & (\databus[3]~11_combout\)) # (addr_reg(3) & ((\RAM[25][3]~q\))))) ) ) ) # ( \RAM[24][3]~q\ & ( !\databus[3]~10_combout\ & ( (!\databus[7]~2_combout\ & 
-- (((addr_reg(3))))) # (\databus[7]~2_combout\ & ((!addr_reg(3) & (\databus[3]~11_combout\)) # (addr_reg(3) & ((\RAM[25][3]~q\))))) ) ) ) # ( !\RAM[24][3]~q\ & ( !\databus[3]~10_combout\ & ( (\databus[7]~2_combout\ & ((!addr_reg(3) & 
-- (\databus[3]~11_combout\)) # (addr_reg(3) & ((\RAM[25][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[7]~2_combout\,
	datab => \ALT_INV_databus[3]~11_combout\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_RAM[25][3]~q\,
	datae => \ALT_INV_RAM[24][3]~q\,
	dataf => \ALT_INV_databus[3]~10_combout\,
	combout => \databus[3]~12_combout\);

-- Location: LABCELL_X43_Y29_N15
\RAM[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(3),
	combout => \RAM[2][3]~feeder_combout\);

-- Location: FF_X43_Y29_N17
\RAM[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][3]~q\);

-- Location: LABCELL_X41_Y30_N18
\RAM~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~52_combout\ = ( \databus[3]~18_combout\ & ( (!\Decoder3~13_combout\) # ((!\Decoder3~16_combout\) # (rxbyte_c(3))) ) ) # ( !\databus[3]~18_combout\ & ( (\Decoder3~13_combout\ & (rxbyte_c(3) & \Decoder3~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~13_combout\,
	datac => ALT_INV_rxbyte_c(3),
	datad => \ALT_INV_Decoder3~16_combout\,
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~52_combout\);

-- Location: FF_X41_Y30_N20
\RAM[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~52_combout\,
	ena => \RAM[14][2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][3]~q\);

-- Location: LABCELL_X41_Y30_N30
\RAM~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~50_combout\ = ( \databus[3]~18_combout\ & ( (!\Decoder3~13_combout\) # ((!\Decoder3~15_combout\) # (rxbyte_c(3))) ) ) # ( !\databus[3]~18_combout\ & ( (\Decoder3~13_combout\ & (\Decoder3~15_combout\ & rxbyte_c(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~50_combout\);

-- Location: FF_X41_Y30_N32
\RAM[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~50_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][3]~q\);

-- Location: LABCELL_X44_Y31_N51
\RAM[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(3),
	combout => \RAM[6][3]~feeder_combout\);

-- Location: FF_X44_Y31_N53
\RAM[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][3]~q\);

-- Location: LABCELL_X43_Y31_N6
\databus[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~14_combout\ = ( \RAM[10][3]~q\ & ( \RAM[6][3]~q\ & ( (!addr_reg(3) & (((addr_reg(2))) # (\RAM[2][3]~q\))) # (addr_reg(3) & (((!addr_reg(2)) # (\RAM[14][3]~q\)))) ) ) ) # ( !\RAM[10][3]~q\ & ( \RAM[6][3]~q\ & ( (!addr_reg(3) & (((addr_reg(2))) 
-- # (\RAM[2][3]~q\))) # (addr_reg(3) & (((\RAM[14][3]~q\ & addr_reg(2))))) ) ) ) # ( \RAM[10][3]~q\ & ( !\RAM[6][3]~q\ & ( (!addr_reg(3) & (\RAM[2][3]~q\ & ((!addr_reg(2))))) # (addr_reg(3) & (((!addr_reg(2)) # (\RAM[14][3]~q\)))) ) ) ) # ( !\RAM[10][3]~q\ 
-- & ( !\RAM[6][3]~q\ & ( (!addr_reg(3) & (\RAM[2][3]~q\ & ((!addr_reg(2))))) # (addr_reg(3) & (((\RAM[14][3]~q\ & addr_reg(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[2][3]~q\,
	datab => \ALT_INV_RAM[14][3]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[10][3]~q\,
	dataf => \ALT_INV_RAM[6][3]~q\,
	combout => \databus[3]~14_combout\);

-- Location: LABCELL_X44_Y32_N36
\RAM~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~54_combout\ = ( !rxbyte_c(3) & ( \databus[3]~18_combout\ & ( (!rx_cnt(2) & (\Decoder3~14_combout\ & (!rx_cnt(4) & !rx_cnt(1)))) ) ) ) # ( rxbyte_c(3) & ( !\databus[3]~18_combout\ & ( ((!\Decoder3~14_combout\) # ((rx_cnt(1)) # (rx_cnt(4)))) # 
-- (rx_cnt(2)) ) ) ) # ( !rxbyte_c(3) & ( !\databus[3]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110111111111111100100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(1),
	datae => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~54_combout\);

-- Location: FF_X44_Y32_N38
\RAM[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~54_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][3]~q\);

-- Location: MLABCELL_X45_Y32_N51
\RAM[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(3),
	combout => \RAM[8][3]~feeder_combout\);

-- Location: FF_X45_Y32_N53
\RAM[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][3]~q\);

-- Location: LABCELL_X39_Y30_N9
\RAM[4][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(3),
	combout => \RAM[4][3]~feeder_combout\);

-- Location: FF_X39_Y30_N11
\RAM[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][3]~q\);

-- Location: LABCELL_X44_Y30_N42
\RAM~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~46_combout\ = ( \databus[3]~18_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(3))) ) ) # ( !\databus[3]~18_combout\ & ( (\Decoder3~6_combout\ & (\Decoder3~13_combout\ & rxbyte_c(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111100111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~6_combout\,
	datac => \ALT_INV_Decoder3~13_combout\,
	datad => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~46_combout\);

-- Location: FF_X44_Y30_N44
\RAM[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~46_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][3]~q\);

-- Location: LABCELL_X44_Y30_N6
\databus[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~13_combout\ = ( \RAM[4][3]~q\ & ( \RAM[12][3]~q\ & ( ((!addr_reg(3) & (!\RAM[0][3]~q\)) # (addr_reg(3) & ((\RAM[8][3]~q\)))) # (addr_reg(2)) ) ) ) # ( !\RAM[4][3]~q\ & ( \RAM[12][3]~q\ & ( (!addr_reg(3) & (!\RAM[0][3]~q\ & ((!addr_reg(2))))) # 
-- (addr_reg(3) & (((addr_reg(2)) # (\RAM[8][3]~q\)))) ) ) ) # ( \RAM[4][3]~q\ & ( !\RAM[12][3]~q\ & ( (!addr_reg(3) & ((!\RAM[0][3]~q\) # ((addr_reg(2))))) # (addr_reg(3) & (((\RAM[8][3]~q\ & !addr_reg(2))))) ) ) ) # ( !\RAM[4][3]~q\ & ( !\RAM[12][3]~q\ & ( 
-- (!addr_reg(2) & ((!addr_reg(3) & (!\RAM[0][3]~q\)) # (addr_reg(3) & ((\RAM[8][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001100000000101000111111000010100011000011111010001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[0][3]~q\,
	datab => \ALT_INV_RAM[8][3]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[4][3]~q\,
	dataf => \ALT_INV_RAM[12][3]~q\,
	combout => \databus[3]~13_combout\);

-- Location: LABCELL_X44_Y29_N42
\RAM~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~43_combout\ = ( \databus[3]~18_combout\ & ( (!\Decoder3~5_combout\) # ((!\Decoder3~6_combout\) # (rxbyte_c(3))) ) ) # ( !\databus[3]~18_combout\ & ( (\Decoder3~5_combout\ & (\Decoder3~6_combout\ & rxbyte_c(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~5_combout\,
	datab => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(3),
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~43_combout\);

-- Location: FF_X44_Y29_N44
\RAM[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~43_combout\,
	ena => \RAM[11][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][3]~q\);

-- Location: LABCELL_X44_Y29_N48
\RAM~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~42_combout\ = ( \databus[3]~18_combout\ & ( (!\Decoder3~4_combout\) # (rxbyte_c(3)) ) ) # ( !\databus[3]~18_combout\ & ( (rxbyte_c(3) & \Decoder3~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(3),
	datab => \ALT_INV_Decoder3~4_combout\,
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~42_combout\);

-- Location: FF_X44_Y29_N50
\RAM[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~42_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][3]~q\);

-- Location: LABCELL_X47_Y30_N45
\RAM[3][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(3),
	combout => \RAM[3][3]~feeder_combout\);

-- Location: FF_X47_Y30_N47
\RAM[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][3]~q\);

-- Location: LABCELL_X44_Y29_N12
\RAM[15][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(3),
	combout => \RAM[15][3]~feeder_combout\);

-- Location: FF_X44_Y29_N14
\RAM[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][3]~q\);

-- Location: MLABCELL_X42_Y30_N12
\databus[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~16_combout\ = ( addr_reg(2) & ( \RAM[15][3]~q\ & ( (addr_reg(3)) # (\RAM[7][3]~q\) ) ) ) # ( !addr_reg(2) & ( \RAM[15][3]~q\ & ( (!addr_reg(3) & ((\RAM[3][3]~q\))) # (addr_reg(3) & (\RAM[11][3]~q\)) ) ) ) # ( addr_reg(2) & ( !\RAM[15][3]~q\ & 
-- ( (\RAM[7][3]~q\ & !addr_reg(3)) ) ) ) # ( !addr_reg(2) & ( !\RAM[15][3]~q\ & ( (!addr_reg(3) & ((\RAM[3][3]~q\))) # (addr_reg(3) & (\RAM[11][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[11][3]~q\,
	datab => \ALT_INV_RAM[7][3]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_RAM[3][3]~q\,
	datae => ALT_INV_addr_reg(2),
	dataf => \ALT_INV_RAM[15][3]~q\,
	combout => \databus[3]~16_combout\);

-- Location: LABCELL_X43_Y31_N42
\RAM[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][3]~feeder_combout\ = rxbyte_c(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(3),
	combout => \RAM[5][3]~feeder_combout\);

-- Location: FF_X43_Y31_N44
\RAM[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][3]~feeder_combout\,
	asdata => \databus[3]~18_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][3]~q\);

-- Location: LABCELL_X43_Y34_N9
\RAM~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~55_combout\ = ( \databus[3]~18_combout\ & ( (!\Decoder3~22_combout\) # (rxbyte_c(3)) ) ) # ( !\databus[3]~18_combout\ & ( (rxbyte_c(3) & \Decoder3~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(3),
	datad => \ALT_INV_Decoder3~22_combout\,
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~55_combout\);

-- Location: FF_X43_Y34_N11
\RAM[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~55_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][3]~q\);

-- Location: LABCELL_X43_Y31_N48
\RAM~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~48_combout\ = (!\Decoder3~5_combout\ & (((\databus[3]~18_combout\)))) # (\Decoder3~5_combout\ & ((!\Decoder3~15_combout\ & ((\databus[3]~18_combout\))) # (\Decoder3~15_combout\ & (rxbyte_c(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~5_combout\,
	datab => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rxbyte_c(3),
	datad => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~48_combout\);

-- Location: FF_X43_Y31_N50
\RAM[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~48_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][3]~q\);

-- Location: MLABCELL_X42_Y30_N30
\RAM~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~49_combout\ = ( \databus[3]~18_combout\ & ( ((!\Decoder3~5_combout\) # (!\Decoder3~16_combout\)) # (rxbyte_c(3)) ) ) # ( !\databus[3]~18_combout\ & ( (rxbyte_c(3) & (\Decoder3~5_combout\ & \Decoder3~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(3),
	datac => \ALT_INV_Decoder3~5_combout\,
	datad => \ALT_INV_Decoder3~16_combout\,
	dataf => \ALT_INV_databus[3]~18_combout\,
	combout => \RAM~49_combout\);

-- Location: FF_X42_Y30_N32
\RAM[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~49_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][3]~q\);

-- Location: LABCELL_X43_Y31_N30
\databus[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~15_combout\ = ( \RAM[9][3]~q\ & ( \RAM[13][3]~q\ & ( ((!addr_reg(2) & ((\RAM[1][3]~q\))) # (addr_reg(2) & (\RAM[5][3]~q\))) # (addr_reg(3)) ) ) ) # ( !\RAM[9][3]~q\ & ( \RAM[13][3]~q\ & ( (!addr_reg(3) & ((!addr_reg(2) & ((\RAM[1][3]~q\))) # 
-- (addr_reg(2) & (\RAM[5][3]~q\)))) # (addr_reg(3) & (((addr_reg(2))))) ) ) ) # ( \RAM[9][3]~q\ & ( !\RAM[13][3]~q\ & ( (!addr_reg(3) & ((!addr_reg(2) & ((\RAM[1][3]~q\))) # (addr_reg(2) & (\RAM[5][3]~q\)))) # (addr_reg(3) & (((!addr_reg(2))))) ) ) ) # ( 
-- !\RAM[9][3]~q\ & ( !\RAM[13][3]~q\ & ( (!addr_reg(3) & ((!addr_reg(2) & ((\RAM[1][3]~q\))) # (addr_reg(2) & (\RAM[5][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[5][3]~q\,
	datab => \ALT_INV_RAM[1][3]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[9][3]~q\,
	dataf => \ALT_INV_RAM[13][3]~q\,
	combout => \databus[3]~15_combout\);

-- Location: MLABCELL_X42_Y30_N0
\databus[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~17_combout\ = ( addr_reg(1) & ( \databus[3]~15_combout\ & ( (!addr_reg(0) & (\databus[3]~14_combout\)) # (addr_reg(0) & ((\databus[3]~16_combout\))) ) ) ) # ( !addr_reg(1) & ( \databus[3]~15_combout\ & ( (\databus[3]~13_combout\) # 
-- (addr_reg(0)) ) ) ) # ( addr_reg(1) & ( !\databus[3]~15_combout\ & ( (!addr_reg(0) & (\databus[3]~14_combout\)) # (addr_reg(0) & ((\databus[3]~16_combout\))) ) ) ) # ( !addr_reg(1) & ( !\databus[3]~15_combout\ & ( (!addr_reg(0) & \databus[3]~13_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(0),
	datab => \ALT_INV_databus[3]~14_combout\,
	datac => \ALT_INV_databus[3]~13_combout\,
	datad => \ALT_INV_databus[3]~16_combout\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_databus[3]~15_combout\,
	combout => \databus[3]~17_combout\);

-- Location: MLABCELL_X42_Y35_N12
\Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = ( \Mux23~0_combout\ & ( ((!IR(2)) # (IR(0))) # (\databus[3]~18_combout\) ) ) # ( !\Mux23~0_combout\ & ( (\databus[3]~18_combout\ & (!IR(0) & IR(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[3]~18_combout\,
	datab => ALT_INV_IR(0),
	datac => ALT_INV_IR(2),
	dataf => \ALT_INV_Mux23~0_combout\,
	combout => \Mux58~0_combout\);

-- Location: FF_X42_Y35_N13
\data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux58~0_combout\,
	asdata => \Add1~5_sumout\,
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(3));

-- Location: MLABCELL_X42_Y30_N24
\databus[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[3]~18_combout\ = ( addr_reg(4) & ( (!\OE~q\ & ((data_reg(3)))) # (\OE~q\ & (\databus[3]~12_combout\)) ) ) # ( !addr_reg(4) & ( (!\OE~q\ & ((data_reg(3)))) # (\OE~q\ & (\databus[3]~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[3]~12_combout\,
	datab => \ALT_INV_databus[3]~17_combout\,
	datac => \ALT_INV_OE~q\,
	datad => ALT_INV_data_reg(3),
	dataf => ALT_INV_addr_reg(4),
	combout => \databus[3]~18_combout\);

-- Location: FF_X39_Y31_N14
\IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[3]~18_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(3));

-- Location: LABCELL_X36_Y34_N51
\Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = ( IR(2) & ( (!IR(3) & (!IR(5) & !IR(4))) ) ) # ( !IR(2) & ( (IR(3) & (IR(5) & IR(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(3),
	datac => ALT_INV_IR(5),
	datad => ALT_INV_IR(4),
	dataf => ALT_INV_IR(2),
	combout => \Mux38~3_combout\);

-- Location: LABCELL_X36_Y34_N18
\Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~4_combout\ = ( \Mux38~3_combout\ & ( (!\OE~q\ & ((\I_state.ist1~q\) # (IR(6)))) ) ) # ( !\Mux38~3_combout\ & ( !\OE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datac => \ALT_INV_OE~q\,
	datad => \ALT_INV_I_state.ist1~q\,
	dataf => \ALT_INV_Mux38~3_combout\,
	combout => \Mux38~4_combout\);

-- Location: MLABCELL_X37_Y32_N48
\Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~1_combout\ = ( \Mux46~0_combout\ & ( (\I_state.ist1~q\ & ((!\OE~q\) # ((!IR(6) & \I_state.ist3~q\)))) ) ) # ( !\Mux46~0_combout\ & ( !\OE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001010101000001000101010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist1~q\,
	datab => ALT_INV_IR(6),
	datac => \ALT_INV_I_state.ist3~q\,
	datad => \ALT_INV_OE~q\,
	dataf => \ALT_INV_Mux46~0_combout\,
	combout => \Mux38~1_combout\);

-- Location: MLABCELL_X37_Y32_N6
\Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = ( \Mux35~0_combout\ & ( \Mux38~1_combout\ & ( (!IR(3) & ((!IR(5)) # ((!\OE~q\ & \I_state.ist1~q\)))) # (IR(3) & (!\OE~q\)) ) ) ) # ( !\Mux35~0_combout\ & ( \Mux38~1_combout\ & ( (!IR(5) & ((!IR(3)) # ((!\OE~q\ & \I_state.ist1~q\)))) # 
-- (IR(5) & (!\OE~q\)) ) ) ) # ( \Mux35~0_combout\ & ( !\Mux38~1_combout\ & ( (!\OE~q\ & (((IR(5) & \I_state.ist1~q\)) # (IR(3)))) ) ) ) # ( !\Mux35~0_combout\ & ( !\Mux38~1_combout\ & ( (!\OE~q\ & (((\I_state.ist1~q\ & IR(3))) # (IR(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101010000000101010101011101110001010101100111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_OE~q\,
	datab => ALT_INV_IR(5),
	datac => \ALT_INV_I_state.ist1~q\,
	datad => ALT_INV_IR(3),
	datae => \ALT_INV_Mux35~0_combout\,
	dataf => \ALT_INV_Mux38~1_combout\,
	combout => \Mux38~2_combout\);

-- Location: LABCELL_X36_Y34_N39
\Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~5_combout\ = ( !IR(6) & ( IR(2) & ( (IR(4) & (IR(3) & !IR(5))) ) ) ) # ( !IR(6) & ( !IR(2) & ( (!IR(4) & (!IR(3) & !IR(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => ALT_INV_IR(3),
	datac => ALT_INV_IR(5),
	datae => ALT_INV_IR(6),
	dataf => ALT_INV_IR(2),
	combout => \Mux38~5_combout\);

-- Location: LABCELL_X36_Y34_N42
\Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~6_combout\ = ( \I_state.ist1~q\ & ( \Mux38~5_combout\ & ( (!IR(2) & (!\OE~q\)) # (IR(2) & (!\I_state.ist2~q\ & ((!\OE~q\) # (\I_state.ist3~q\)))) ) ) ) # ( !\I_state.ist1~q\ & ( \Mux38~5_combout\ & ( (IR(2) & (!\I_state.ist2~q\ & ((!\OE~q\) # 
-- (\I_state.ist3~q\)))) ) ) ) # ( \I_state.ist1~q\ & ( !\Mux38~5_combout\ & ( !\OE~q\ ) ) ) # ( !\I_state.ist1~q\ & ( !\Mux38~5_combout\ & ( !\OE~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000100011000000001010101110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_OE~q\,
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_I_state.ist3~q\,
	datad => \ALT_INV_I_state.ist2~q\,
	datae => \ALT_INV_I_state.ist1~q\,
	dataf => \ALT_INV_Mux38~5_combout\,
	combout => \Mux38~6_combout\);

-- Location: LABCELL_X35_Y32_N42
\Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = ( \Mux46~12_combout\ & ( (!\OE~q\ & ((!IR(5)) # (\I_state.ist1~q\))) ) ) # ( !\Mux46~12_combout\ & ( !\OE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist1~q\,
	datac => ALT_INV_IR(5),
	datad => \ALT_INV_OE~q\,
	dataf => \ALT_INV_Mux46~12_combout\,
	combout => \Mux38~0_combout\);

-- Location: MLABCELL_X37_Y32_N39
\Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~7_combout\ = ( \Mux38~6_combout\ & ( \Mux38~0_combout\ & ( (!IR(0) & (((!\Mux38~2_combout\ & IR(1))))) # (IR(0) & (!\Mux38~4_combout\ & ((!IR(1))))) ) ) ) # ( !\Mux38~6_combout\ & ( \Mux38~0_combout\ & ( (!IR(0) & (((!\Mux38~2_combout\ & IR(1))))) 
-- # (IR(0) & ((!\Mux38~4_combout\) # ((IR(1))))) ) ) ) # ( \Mux38~6_combout\ & ( !\Mux38~0_combout\ & ( (!IR(0) & (((!\Mux38~2_combout\) # (!IR(1))))) # (IR(0) & (!\Mux38~4_combout\ & ((!IR(1))))) ) ) ) # ( !\Mux38~6_combout\ & ( !\Mux38~0_combout\ & ( 
-- (!IR(0) & (((!\Mux38~2_combout\) # (!IR(1))))) # (IR(0) & ((!\Mux38~4_combout\) # ((IR(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011110101111011101010000001000100111101010100010010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => \ALT_INV_Mux38~4_combout\,
	datac => \ALT_INV_Mux38~2_combout\,
	datad => ALT_INV_IR(1),
	datae => \ALT_INV_Mux38~6_combout\,
	dataf => \ALT_INV_Mux38~0_combout\,
	combout => \Mux38~7_combout\);

-- Location: LABCELL_X36_Y32_N6
\Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector52~0_combout\ = ( !\state.fst3~q\ & ( (!\state.fst1~q\) # (((!\state.wst2~q\ & (!\state.fst2~q\ & \OE~q\)))) ) ) # ( \state.fst3~q\ & ( (!\state.fst1~q\) # ((!\state.fst2~q\ & ((!IR(7) & (\Mux38~7_combout\)) # (IR(7) & ((\OE~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010101010101011101010101011111010101010101011111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst1~q\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_Mux38~7_combout\,
	datad => \ALT_INV_state.fst2~q\,
	datae => \ALT_INV_state.fst3~q\,
	dataf => \ALT_INV_OE~q\,
	datag => \ALT_INV_state.wst2~q\,
	combout => \Selector52~0_combout\);

-- Location: FF_X36_Y32_N8
OE : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Selector52~0_combout\,
	ena => \ALT_INV_upload~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OE~q\);

-- Location: LABCELL_X41_Y33_N27
\databus[1]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[1]~41_combout\ = ( \databus[1]~34_combout\ & ( (!\OE~q\ & (((data_reg(1))))) # (\OE~q\ & (((\databus[1]~39_combout\)) # (addr_reg(4)))) ) ) # ( !\databus[1]~34_combout\ & ( (!\OE~q\ & (((data_reg(1))))) # (\OE~q\ & (!addr_reg(4) & 
-- (\databus[1]~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(4),
	datab => \ALT_INV_OE~q\,
	datac => \ALT_INV_databus[1]~39_combout\,
	datad => ALT_INV_data_reg(1),
	dataf => \ALT_INV_databus[1]~34_combout\,
	combout => \databus[1]~41_combout\);

-- Location: FF_X39_Y31_N50
\IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[1]~41_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(1));

-- Location: LABCELL_X35_Y33_N39
\state~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~18_combout\ = ( IR(6) & ( IR(3) & ( (!IR(0) & IR(1)) ) ) ) # ( !IR(6) & ( IR(3) & ( (IR(1) & ((!IR(4) & (!IR(0))) # (IR(4) & (IR(0) & IR(2))))) ) ) ) # ( IR(6) & ( !IR(3) & ( (!IR(4) & (!IR(0) & (IR(2) & IR(1)))) ) ) ) # ( !IR(6) & ( !IR(3) & ( 
-- (!IR(4) & ((!IR(0) & (IR(2) & IR(1))) # (IR(0) & (!IR(2) $ (!IR(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101000000000000000100000000000100010010000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => ALT_INV_IR(0),
	datac => ALT_INV_IR(2),
	datad => ALT_INV_IR(1),
	datae => ALT_INV_IR(6),
	dataf => ALT_INV_IR(3),
	combout => \state~18_combout\);

-- Location: LABCELL_X36_Y33_N33
\state~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~19_combout\ = ( IR(2) & ( (!IR(0) & (IR(1) & !IR(3))) ) ) # ( !IR(2) & ( (!IR(1) & ((IR(3)))) # (IR(1) & (!IR(0) & !IR(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011110000000010101111000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(3),
	dataf => ALT_INV_IR(2),
	combout => \state~19_combout\);

-- Location: LABCELL_X36_Y33_N36
\state~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~20_combout\ = ( \state~19_combout\ & ( (!IR(5) & ((\state~18_combout\))) # (IR(5) & (\Mux35~0_combout\)) ) ) # ( !\state~19_combout\ & ( (\state~18_combout\ & !IR(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux35~0_combout\,
	datac => \ALT_INV_state~18_combout\,
	datad => ALT_INV_IR(5),
	dataf => \ALT_INV_state~19_combout\,
	combout => \state~20_combout\);

-- Location: MLABCELL_X37_Y32_N30
\state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~15_combout\ = ( IR(2) & ( (!IR(3) & (!IR(1) $ (!IR(0)))) # (IR(3) & (IR(1) & IR(0))) ) ) # ( !IR(2) & ( (IR(3) & !IR(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000001100110000110000110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(3),
	datac => ALT_INV_IR(1),
	datad => ALT_INV_IR(0),
	dataf => ALT_INV_IR(2),
	combout => \state~15_combout\);

-- Location: LABCELL_X36_Y33_N39
\state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~14_combout\ = ( IR(2) & ( (!IR(0) & ((IR(3)) # (IR(6)))) ) ) # ( !IR(2) & ( (!IR(3) & (!IR(6) & IR(0))) # (IR(3) & ((!IR(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100000000011111010000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datac => ALT_INV_IR(3),
	datad => ALT_INV_IR(0),
	dataf => ALT_INV_IR(2),
	combout => \state~14_combout\);

-- Location: LABCELL_X36_Y33_N18
\state~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~16_combout\ = ( IR(1) & ( \state~14_combout\ & ( ((\state~15_combout\ & (\I_state.ist3~q\ & !IR(6)))) # (\I_state.ist4~q\) ) ) ) # ( !IR(1) & ( \state~14_combout\ & ( (\state~15_combout\ & (\I_state.ist3~q\ & !IR(6))) ) ) ) # ( IR(1) & ( 
-- !\state~14_combout\ & ( (\state~15_combout\ & (\I_state.ist3~q\ & !IR(6))) ) ) ) # ( !IR(1) & ( !\state~14_combout\ & ( (\state~15_combout\ & (\I_state.ist3~q\ & !IR(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~15_combout\,
	datab => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_IR(6),
	datad => \ALT_INV_I_state.ist4~q\,
	datae => ALT_INV_IR(1),
	dataf => \ALT_INV_state~14_combout\,
	combout => \state~16_combout\);

-- Location: MLABCELL_X37_Y32_N24
\state~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~17_combout\ = ( \I_state.ist2~q\ & ( \state~16_combout\ & ( (!IR(0) & (((IR(3) & !IR(2))) # (IR(1)))) # (IR(0) & (!IR(1) $ (!IR(3) $ (IR(2))))) ) ) ) # ( !\I_state.ist2~q\ & ( \state~16_combout\ & ( (!IR(0) & ((!IR(2) & ((IR(3)))) # (IR(2) & 
-- (IR(1))))) # (IR(0) & (!IR(1) $ (!IR(3) $ (IR(2))))) ) ) ) # ( \I_state.ist2~q\ & ( !\state~16_combout\ & ( (IR(1) & (!IR(3) & (!IR(0) & !IR(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000110110010110010111011001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(1),
	datab => ALT_INV_IR(3),
	datac => ALT_INV_IR(0),
	datad => ALT_INV_IR(2),
	datae => \ALT_INV_I_state.ist2~q\,
	dataf => \ALT_INV_state~16_combout\,
	combout => \state~17_combout\);

-- Location: LABCELL_X36_Y32_N24
\state~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~21_combout\ = ( \state.fst3~q\ & ( \state.fst2~q\ & ( (!\upload~input_o\ & ((!\state~20_combout\) # ((!\state~17_combout\) # (IR(7))))) ) ) ) # ( !\state.fst3~q\ & ( \state.fst2~q\ & ( !\upload~input_o\ ) ) ) # ( \state.fst3~q\ & ( !\state.fst2~q\ 
-- & ( (!\upload~input_o\ & ((!\state~20_combout\) # ((!\state~17_combout\) # (IR(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001011000011110000111100001111000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~20_combout\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_state~17_combout\,
	datae => \ALT_INV_state.fst3~q\,
	dataf => \ALT_INV_state.fst2~q\,
	combout => \state~21_combout\);

-- Location: FF_X36_Y32_N26
\state.fst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \state~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.fst3~q\);

-- Location: LABCELL_X39_Y32_N12
\state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~13_combout\ = ( !IR(7) & ( \state.fst3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_state.fst3~q\,
	dataf => ALT_INV_IR(7),
	combout => \state~13_combout\);

-- Location: LABCELL_X36_Y34_N21
\Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~9_combout\ = ( IR(2) & ( (!IR(6) & (IR(4) & \I_state.ist3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datac => ALT_INV_IR(4),
	datad => \ALT_INV_I_state.ist3~q\,
	dataf => ALT_INV_IR(2),
	combout => \Mux46~9_combout\);

-- Location: LABCELL_X41_Y34_N12
\Mux46~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~10_combout\ = ( \databus[0]~23_combout\ & ( \Mux46~9_combout\ & ( (!\databus[0]~22_combout\ & (!\databus[0]~29_combout\ & !\databus[0]~19_combout\)) ) ) ) # ( !\databus[0]~23_combout\ & ( \Mux46~9_combout\ & ( (!\databus[0]~29_combout\ & 
-- !\databus[0]~19_combout\) ) ) ) # ( \databus[0]~23_combout\ & ( !\Mux46~9_combout\ & ( !IP(0) ) ) ) # ( !\databus[0]~23_combout\ & ( !\Mux46~9_combout\ & ( !IP(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011000000110000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[0]~22_combout\,
	datab => \ALT_INV_databus[0]~29_combout\,
	datac => \ALT_INV_databus[0]~19_combout\,
	datad => ALT_INV_IP(0),
	datae => \ALT_INV_databus[0]~23_combout\,
	dataf => \ALT_INV_Mux46~9_combout\,
	combout => \Mux46~10_combout\);

-- Location: LABCELL_X41_Y34_N30
\Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~7_combout\ = ( \Add4~9_sumout\ & ( ((\Mux46~6_combout\ & \I_state.ist4~q\)) # (IP(0)) ) ) # ( !\Add4~9_sumout\ & ( (IP(0) & ((!\Mux46~6_combout\) # (!\I_state.ist4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~6_combout\,
	datab => ALT_INV_IP(0),
	datad => \ALT_INV_I_state.ist4~q\,
	dataf => \ALT_INV_Add4~9_sumout\,
	combout => \Mux46~7_combout\);

-- Location: LABCELL_X36_Y34_N12
\Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~5_combout\ = ( \Mux46~0_combout\ & ( \Add4~9_sumout\ & ( ((!IR(6) & (\I_state.ist3~q\)) # (IR(6) & ((\I_state.ist4~q\)))) # (IP(0)) ) ) ) # ( !\Mux46~0_combout\ & ( \Add4~9_sumout\ & ( IP(0) ) ) ) # ( \Mux46~0_combout\ & ( !\Add4~9_sumout\ & ( 
-- (IP(0) & ((!IR(6) & (!\I_state.ist3~q\)) # (IR(6) & ((!\I_state.ist4~q\))))) ) ) ) # ( !\Mux46~0_combout\ & ( !\Add4~9_sumout\ & ( IP(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010100000110000001111000011110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist3~q\,
	datab => \ALT_INV_I_state.ist4~q\,
	datac => ALT_INV_IP(0),
	datad => ALT_INV_IR(6),
	datae => \ALT_INV_Mux46~0_combout\,
	dataf => \ALT_INV_Add4~9_sumout\,
	combout => \Mux46~5_combout\);

-- Location: LABCELL_X36_Y34_N6
\Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~8_combout\ = ( \Add4~9_sumout\ & ( ((\I_state.ist4~q\ & !\Mux35~0_combout\)) # (IP(0)) ) ) # ( !\Add4~9_sumout\ & ( (IP(0) & ((!\I_state.ist4~q\) # (\Mux35~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000011000000111100111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => ALT_INV_IP(0),
	datad => \ALT_INV_Mux35~0_combout\,
	dataf => \ALT_INV_Add4~9_sumout\,
	combout => \Mux46~8_combout\);

-- Location: LABCELL_X41_Y34_N36
\Mux46~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~11_combout\ = ( \Mux46~5_combout\ & ( \Mux46~8_combout\ & ( (!IR(0)) # ((!IR(3) & ((\Mux46~7_combout\))) # (IR(3) & (!\Mux46~10_combout\))) ) ) ) # ( !\Mux46~5_combout\ & ( \Mux46~8_combout\ & ( (!IR(3) & (((IR(0) & \Mux46~7_combout\)))) # (IR(3) & 
-- ((!\Mux46~10_combout\) # ((!IR(0))))) ) ) ) # ( \Mux46~5_combout\ & ( !\Mux46~8_combout\ & ( (!IR(3) & (((!IR(0)) # (\Mux46~7_combout\)))) # (IR(3) & (!\Mux46~10_combout\ & (IR(0)))) ) ) ) # ( !\Mux46~5_combout\ & ( !\Mux46~8_combout\ & ( (IR(0) & 
-- ((!IR(3) & ((\Mux46~7_combout\))) # (IR(3) & (!\Mux46~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001110101001001010111001010100010111101111010011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => \ALT_INV_Mux46~10_combout\,
	datac => ALT_INV_IR(0),
	datad => \ALT_INV_Mux46~7_combout\,
	datae => \ALT_INV_Mux46~5_combout\,
	dataf => \ALT_INV_Mux46~8_combout\,
	combout => \Mux46~11_combout\);

-- Location: LABCELL_X41_Y34_N54
\Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~4_combout\ = ( \databus[0]~19_combout\ & ( \databus[0]~29_combout\ & ( (\Mux46~3_combout\) # (IP(0)) ) ) ) # ( !\databus[0]~19_combout\ & ( \databus[0]~29_combout\ & ( (\Mux46~3_combout\) # (IP(0)) ) ) ) # ( \databus[0]~19_combout\ & ( 
-- !\databus[0]~29_combout\ & ( (\Mux46~3_combout\) # (IP(0)) ) ) ) # ( !\databus[0]~19_combout\ & ( !\databus[0]~29_combout\ & ( (!\Mux46~3_combout\ & (((IP(0))))) # (\Mux46~3_combout\ & (\databus[0]~22_combout\ & (\databus[0]~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[0]~22_combout\,
	datab => \ALT_INV_databus[0]~23_combout\,
	datac => ALT_INV_IP(0),
	datad => \ALT_INV_Mux46~3_combout\,
	datae => \ALT_INV_databus[0]~19_combout\,
	dataf => \ALT_INV_databus[0]~29_combout\,
	combout => \Mux46~4_combout\);

-- Location: LABCELL_X41_Y32_N9
\Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~2_combout\ = ( \Add4~9_sumout\ & ( ((\I_state.ist3~q\ & \Mux46~1_combout\)) # (IP(0)) ) ) # ( !\Add4~9_sumout\ & ( (IP(0) & ((!\I_state.ist3~q\) # (!\Mux46~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_IP(0),
	datad => \ALT_INV_Mux46~1_combout\,
	dataf => \ALT_INV_Add4~9_sumout\,
	combout => \Mux46~2_combout\);

-- Location: LABCELL_X43_Y34_N54
\IP~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~20_combout\ = ( !IR(1) & ( (!\state~13_combout\ & (IP(0))) # (\state~13_combout\ & (((!IR(5) & (\Mux46~2_combout\)) # (IR(5) & ((\Mux46~4_combout\)))))) ) ) # ( IR(1) & ( (!\state~13_combout\ & (IP(0))) # (\state~13_combout\ & ((!IR(5) & 
-- (((\Mux46~11_combout\)))) # (IR(5) & (IP(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000100010001110101010101000111011101110100011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IP(0),
	datab => \ALT_INV_state~13_combout\,
	datac => \ALT_INV_Mux46~11_combout\,
	datad => ALT_INV_IR(5),
	datae => ALT_INV_IR(1),
	dataf => \ALT_INV_Mux46~4_combout\,
	datag => \ALT_INV_Mux46~2_combout\,
	combout => \IP~20_combout\);

-- Location: FF_X43_Y34_N56
\IP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \IP~20_combout\,
	sclr => \upload~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(0));

-- Location: LABCELL_X41_Y32_N18
\Selector56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector56~0_combout\ = ( \Add1~9_sumout\ & ( \addr_reg[4]~1_combout\ & ( (!IR(5)) # (!SP(0) $ (SP(1))) ) ) ) # ( !\Add1~9_sumout\ & ( \addr_reg[4]~1_combout\ & ( (IR(5) & (!SP(0) $ (SP(1)))) ) ) ) # ( \Add1~9_sumout\ & ( !\addr_reg[4]~1_combout\ & ( 
-- (!IR(5) & ((\Mux25~0_combout\))) # (IR(5) & (SP(1))) ) ) ) # ( !\Add1~9_sumout\ & ( !\addr_reg[4]~1_combout\ & ( (!IR(5) & ((\Mux25~0_combout\))) # (IR(5) & (SP(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100100001001000011110110111101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SP(0),
	datab => ALT_INV_IR(5),
	datac => ALT_INV_SP(1),
	datad => \ALT_INV_Mux25~0_combout\,
	datae => \ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_addr_reg[4]~1_combout\,
	combout => \Selector56~0_combout\);

-- Location: LABCELL_X41_Y32_N24
\Selector56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector56~1_combout\ = ( IP(1) & ( \Selector56~0_combout\ & ( (!\addr_reg[4]~20_combout\) # (!IP(0)) ) ) ) # ( !IP(1) & ( \Selector56~0_combout\ & ( (!\addr_reg[4]~20_combout\) # (IP(0)) ) ) ) # ( IP(1) & ( !\Selector56~0_combout\ & ( 
-- (\addr_reg[4]~20_combout\ & !IP(0)) ) ) ) # ( !IP(1) & ( !\Selector56~0_combout\ & ( (\addr_reg[4]~20_combout\ & IP(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100110000000011001100111111111111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_addr_reg[4]~20_combout\,
	datad => ALT_INV_IP(0),
	datae => ALT_INV_IP(1),
	dataf => \ALT_INV_Selector56~0_combout\,
	combout => \Selector56~1_combout\);

-- Location: FF_X41_Y32_N26
\addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Selector56~1_combout\,
	asdata => IP(1),
	sload => \ALT_INV_state.fst3~q\,
	ena => \addr_reg[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr_reg(1));

-- Location: LABCELL_X43_Y33_N0
\Decoder2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~4_combout\ = ( !addr_reg(3) & ( \RW~q\ & ( (!\upload~input_o\ & (addr_reg(1) & addr_reg(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datac => ALT_INV_addr_reg(1),
	datad => ALT_INV_addr_reg(0),
	datae => ALT_INV_addr_reg(3),
	dataf => \ALT_INV_RW~q\,
	combout => \Decoder2~4_combout\);

-- Location: LABCELL_X47_Y30_N33
\RAM[3][3]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][3]~36_combout\ = ( \Decoder2~13_combout\ & ( ((\Decoder3~10_combout\ & !rx_cnt(4))) # (\Decoder2~4_combout\) ) ) # ( !\Decoder2~13_combout\ & ( (\Decoder3~10_combout\ & !rx_cnt(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~10_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => \ALT_INV_Decoder2~4_combout\,
	dataf => \ALT_INV_Decoder2~13_combout\,
	combout => \RAM[3][3]~36_combout\);

-- Location: FF_X47_Y30_N32
\RAM[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][2]~q\);

-- Location: LABCELL_X43_Y31_N45
\RAM[5][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(2),
	combout => \RAM[5][2]~feeder_combout\);

-- Location: FF_X43_Y31_N47
\RAM[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][2]~q\);

-- Location: LABCELL_X44_Y28_N42
\RAM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~3_combout\ = ( rxbyte_c(2) & ( (!\Decoder3~4_combout\ & !\databus[2]~9_combout\) ) ) # ( !rxbyte_c(2) & ( (!\databus[2]~9_combout\) # (\Decoder3~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Decoder3~4_combout\,
	datad => \ALT_INV_databus[2]~9_combout\,
	dataf => ALT_INV_rxbyte_c(2),
	combout => \RAM~3_combout\);

-- Location: FF_X44_Y28_N44
\RAM[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~3_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][2]~q\);

-- Location: LABCELL_X43_Y34_N48
\RAM~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~33_combout\ = ( \databus[2]~9_combout\ & ( (!rxbyte_c(2) & \Decoder3~22_combout\) ) ) # ( !\databus[2]~9_combout\ & ( (!rxbyte_c(2)) # (!\Decoder3~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(2),
	datad => \ALT_INV_Decoder3~22_combout\,
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~33_combout\);

-- Location: FF_X43_Y34_N50
\RAM[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~33_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][2]~q\);

-- Location: LABCELL_X44_Y28_N54
\databus[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~6_combout\ = ( addr_reg(2) & ( \RAM[1][2]~q\ & ( (!addr_reg(1) & (\RAM[5][2]~q\)) # (addr_reg(1) & ((!\RAM[7][2]~q\))) ) ) ) # ( !addr_reg(2) & ( \RAM[1][2]~q\ & ( (\RAM[3][2]~q\ & addr_reg(1)) ) ) ) # ( addr_reg(2) & ( !\RAM[1][2]~q\ & ( 
-- (!addr_reg(1) & (\RAM[5][2]~q\)) # (addr_reg(1) & ((!\RAM[7][2]~q\))) ) ) ) # ( !addr_reg(2) & ( !\RAM[1][2]~q\ & ( (!addr_reg(1)) # (\RAM[3][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101001111110011000000000101000001010011111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[3][2]~q\,
	datab => \ALT_INV_RAM[5][2]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => \ALT_INV_RAM[7][2]~q\,
	datae => ALT_INV_addr_reg(2),
	dataf => \ALT_INV_RAM[1][2]~q\,
	combout => \databus[2]~6_combout\);

-- Location: MLABCELL_X42_Y28_N54
\RAM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~17_combout\ = (!\Decoder3~15_combout\ & (((!\databus[2]~9_combout\)))) # (\Decoder3~15_combout\ & ((!\Decoder3~5_combout\ & ((!\databus[2]~9_combout\))) # (\Decoder3~5_combout\ & (!rxbyte_c(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000010000111111100001000011111110000100001111111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~15_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(2),
	datad => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~17_combout\);

-- Location: FF_X42_Y28_N56
\RAM[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~17_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][2]~q\);

-- Location: LABCELL_X41_Y31_N3
\RAM[15][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][2]~feeder_combout\ = ( rxbyte_c(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(2),
	combout => \RAM[15][2]~feeder_combout\);

-- Location: FF_X41_Y31_N5
\RAM[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][2]~q\);

-- Location: MLABCELL_X42_Y28_N12
\RAM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~19_combout\ = (!\Decoder3~16_combout\ & (((!\databus[2]~9_combout\)))) # (\Decoder3~16_combout\ & ((!\Decoder3~5_combout\ & ((!\databus[2]~9_combout\))) # (\Decoder3~5_combout\ & (!rxbyte_c(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000010000111111100001000011111110000100001111111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(2),
	datad => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~19_combout\);

-- Location: FF_X42_Y28_N14
\RAM[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~19_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][2]~q\);

-- Location: LABCELL_X43_Y28_N27
\RAM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~5_combout\ = ( \databus[2]~9_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~5_combout\) # (rxbyte_c(2))) ) ) # ( !\databus[2]~9_combout\ & ( (\Decoder3~6_combout\ & (rxbyte_c(2) & \Decoder3~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~6_combout\,
	datab => ALT_INV_rxbyte_c(2),
	datac => \ALT_INV_Decoder3~5_combout\,
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~5_combout\);

-- Location: FF_X43_Y28_N29
\RAM[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~5_combout\,
	ena => \RAM[11][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][2]~q\);

-- Location: MLABCELL_X42_Y28_N0
\databus[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~7_combout\ = ( \RAM[13][2]~q\ & ( \RAM[11][2]~q\ & ( (!addr_reg(2) & ((!\RAM[9][2]~q\) # ((addr_reg(1))))) # (addr_reg(2) & (((\RAM[15][2]~q\ & addr_reg(1))))) ) ) ) # ( !\RAM[13][2]~q\ & ( \RAM[11][2]~q\ & ( (!addr_reg(2) & ((!\RAM[9][2]~q\) 
-- # ((addr_reg(1))))) # (addr_reg(2) & (((!addr_reg(1)) # (\RAM[15][2]~q\)))) ) ) ) # ( \RAM[13][2]~q\ & ( !\RAM[11][2]~q\ & ( (!addr_reg(2) & (!\RAM[9][2]~q\ & ((!addr_reg(1))))) # (addr_reg(2) & (((\RAM[15][2]~q\ & addr_reg(1))))) ) ) ) # ( 
-- !\RAM[13][2]~q\ & ( !\RAM[11][2]~q\ & ( (!addr_reg(2) & (!\RAM[9][2]~q\ & ((!addr_reg(1))))) # (addr_reg(2) & (((!addr_reg(1)) # (\RAM[15][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000011101000000000001110101111111100111010000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[9][2]~q\,
	datab => \ALT_INV_RAM[15][2]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[13][2]~q\,
	dataf => \ALT_INV_RAM[11][2]~q\,
	combout => \databus[2]~7_combout\);

-- Location: LABCELL_X44_Y32_N24
\RAM[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][2]~feeder_combout\ = ( rxbyte_c(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(2),
	combout => \RAM[4][2]~feeder_combout\);

-- Location: FF_X44_Y32_N26
\RAM[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][2]~q\);

-- Location: LABCELL_X44_Y32_N48
\RAM~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~31_combout\ = ( \databus[2]~9_combout\ & ( rxbyte_c(2) ) ) # ( !\databus[2]~9_combout\ & ( rxbyte_c(2) & ( (!rx_cnt(2) & (\Decoder3~14_combout\ & (!rx_cnt(4) & !rx_cnt(1)))) ) ) ) # ( \databus[2]~9_combout\ & ( !rxbyte_c(2) & ( 
-- ((!\Decoder3~14_combout\) # ((rx_cnt(1)) # (rx_cnt(4)))) # (rx_cnt(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111111111111100100000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(1),
	datae => \ALT_INV_databus[2]~9_combout\,
	dataf => ALT_INV_rxbyte_c(2),
	combout => \RAM~31_combout\);

-- Location: FF_X44_Y32_N50
\RAM[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~31_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][2]~q\);

-- Location: LABCELL_X43_Y28_N9
\RAM[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(2),
	combout => \RAM[2][2]~feeder_combout\);

-- Location: FF_X43_Y28_N11
\RAM[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][2]~q\);

-- Location: LABCELL_X47_Y31_N36
\RAM[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(2),
	combout => \RAM[6][2]~feeder_combout\);

-- Location: FF_X47_Y31_N38
\RAM[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][2]~q\);

-- Location: LABCELL_X44_Y28_N0
\databus[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~4_combout\ = ( addr_reg(1) & ( \RAM[6][2]~q\ & ( (addr_reg(2)) # (\RAM[2][2]~q\) ) ) ) # ( !addr_reg(1) & ( \RAM[6][2]~q\ & ( (!addr_reg(2) & ((\RAM[0][2]~q\))) # (addr_reg(2) & (\RAM[4][2]~q\)) ) ) ) # ( addr_reg(1) & ( !\RAM[6][2]~q\ & ( 
-- (\RAM[2][2]~q\ & !addr_reg(2)) ) ) ) # ( !addr_reg(1) & ( !\RAM[6][2]~q\ & ( (!addr_reg(2) & ((\RAM[0][2]~q\))) # (addr_reg(2) & (\RAM[4][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[4][2]~q\,
	datab => \ALT_INV_RAM[0][2]~q\,
	datac => \ALT_INV_RAM[2][2]~q\,
	datad => ALT_INV_addr_reg(2),
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_RAM[6][2]~q\,
	combout => \databus[2]~4_combout\);

-- Location: MLABCELL_X45_Y29_N39
\RAM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~23_combout\ = ( \databus[2]~9_combout\ & ( (\Decoder3~13_combout\ & (!rxbyte_c(2) & \Decoder3~15_combout\)) ) ) # ( !\databus[2]~9_combout\ & ( (!\Decoder3~13_combout\) # ((!rxbyte_c(2)) # (!\Decoder3~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101111111000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => ALT_INV_rxbyte_c(2),
	datac => \ALT_INV_Decoder3~15_combout\,
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~23_combout\);

-- Location: FF_X45_Y29_N41
\RAM[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~23_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][2]~q\);

-- Location: MLABCELL_X45_Y29_N6
\RAM~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~25_combout\ = ( \databus[2]~9_combout\ & ( (!\Decoder3~16_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(2))) ) ) # ( !\databus[2]~9_combout\ & ( (\Decoder3~16_combout\ & (rxbyte_c(2) & \Decoder3~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datac => ALT_INV_rxbyte_c(2),
	datad => \ALT_INV_Decoder3~13_combout\,
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~25_combout\);

-- Location: FF_X45_Y29_N8
\RAM[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~25_combout\,
	ena => \RAM[14][2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][2]~q\);

-- Location: MLABCELL_X45_Y32_N6
\RAM[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(2),
	combout => \RAM[8][2]~feeder_combout\);

-- Location: FF_X45_Y32_N8
\RAM[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][2]~q\);

-- Location: LABCELL_X44_Y30_N57
\RAM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~11_combout\ = ( \databus[2]~9_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(2))) ) ) # ( !\databus[2]~9_combout\ & ( (\Decoder3~6_combout\ & (rxbyte_c(2) & \Decoder3~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(2),
	datad => \ALT_INV_Decoder3~13_combout\,
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~11_combout\);

-- Location: FF_X44_Y30_N59
\RAM[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~11_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][2]~q\);

-- Location: MLABCELL_X45_Y28_N24
\databus[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~5_combout\ = ( \RAM[8][2]~q\ & ( \RAM[12][2]~q\ & ( (!addr_reg(1)) # ((!addr_reg(2) & (!\RAM[10][2]~q\)) # (addr_reg(2) & ((\RAM[14][2]~q\)))) ) ) ) # ( !\RAM[8][2]~q\ & ( \RAM[12][2]~q\ & ( (!addr_reg(2) & (!\RAM[10][2]~q\ & ((addr_reg(1))))) 
-- # (addr_reg(2) & (((!addr_reg(1)) # (\RAM[14][2]~q\)))) ) ) ) # ( \RAM[8][2]~q\ & ( !\RAM[12][2]~q\ & ( (!addr_reg(2) & ((!\RAM[10][2]~q\) # ((!addr_reg(1))))) # (addr_reg(2) & (((\RAM[14][2]~q\ & addr_reg(1))))) ) ) ) # ( !\RAM[8][2]~q\ & ( 
-- !\RAM[12][2]~q\ & ( (addr_reg(1) & ((!addr_reg(2) & (!\RAM[10][2]~q\)) # (addr_reg(2) & ((\RAM[14][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100011111100001010001100001111101000111111111110100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[10][2]~q\,
	datab => \ALT_INV_RAM[14][2]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[8][2]~q\,
	dataf => \ALT_INV_RAM[12][2]~q\,
	combout => \databus[2]~5_combout\);

-- Location: LABCELL_X44_Y28_N24
\databus[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~8_combout\ = ( addr_reg(3) & ( \databus[2]~5_combout\ & ( (!addr_reg(0)) # (\databus[2]~7_combout\) ) ) ) # ( !addr_reg(3) & ( \databus[2]~5_combout\ & ( (!addr_reg(0) & ((\databus[2]~4_combout\))) # (addr_reg(0) & (\databus[2]~6_combout\)) ) 
-- ) ) # ( addr_reg(3) & ( !\databus[2]~5_combout\ & ( (\databus[2]~7_combout\ & addr_reg(0)) ) ) ) # ( !addr_reg(3) & ( !\databus[2]~5_combout\ & ( (!addr_reg(0) & ((\databus[2]~4_combout\))) # (addr_reg(0) & (\databus[2]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[2]~6_combout\,
	datab => \ALT_INV_databus[2]~7_combout\,
	datac => \ALT_INV_databus[2]~4_combout\,
	datad => ALT_INV_addr_reg(0),
	datae => ALT_INV_addr_reg(3),
	dataf => \ALT_INV_databus[2]~5_combout\,
	combout => \databus[2]~8_combout\);

-- Location: MLABCELL_X42_Y36_N57
\Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = ( \Mux24~0_combout\ & ( ((!IR(2)) # (\databus[2]~9_combout\)) # (IR(0)) ) ) # ( !\Mux24~0_combout\ & ( (!IR(0) & (IR(2) & \databus[2]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_databus[2]~9_combout\,
	dataf => \ALT_INV_Mux24~0_combout\,
	combout => \Mux59~0_combout\);

-- Location: FF_X42_Y36_N58
\data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux59~0_combout\,
	asdata => \Add1~1_sumout\,
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(2));

-- Location: MLABCELL_X45_Y28_N57
\RAM[21][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(2),
	combout => \RAM[21][2]~feeder_combout\);

-- Location: FF_X45_Y28_N59
\RAM[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][2]~q\);

-- Location: LABCELL_X43_Y33_N21
\RAM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~0_combout\ = ( \databus[2]~9_combout\ & ( (!\Decoder3~1_combout\) # (rxbyte_c(2)) ) ) # ( !\databus[2]~9_combout\ & ( (\Decoder3~1_combout\ & rxbyte_c(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~1_combout\,
	datac => ALT_INV_rxbyte_c(2),
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~0_combout\);

-- Location: FF_X43_Y33_N23
\RAM[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~0_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][2]~q\);

-- Location: MLABCELL_X45_Y28_N42
\RAM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~15_combout\ = ( rx_cnt(1) & ( \databus[2]~9_combout\ ) ) # ( !rx_cnt(1) & ( \databus[2]~9_combout\ & ( (!rx_cnt(4)) # (((!\Decoder3~14_combout\) # (!rx_cnt(2))) # (rxbyte_c(2))) ) ) ) # ( !rx_cnt(1) & ( !\databus[2]~9_combout\ & ( (rx_cnt(4) & 
-- (rxbyte_c(2) & (\Decoder3~14_combout\ & rx_cnt(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000011111111111110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => ALT_INV_rxbyte_c(2),
	datac => \ALT_INV_Decoder3~14_combout\,
	datad => ALT_INV_rx_cnt(2),
	datae => ALT_INV_rx_cnt(1),
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~15_combout\);

-- Location: FF_X45_Y28_N44
\RAM[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~15_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][2]~q\);

-- Location: MLABCELL_X45_Y28_N18
\RAM~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~29_combout\ = ( \Decoder3~21_combout\ & ( \databus[2]~9_combout\ & ( (!rx_cnt(4)) # (rxbyte_c(2)) ) ) ) # ( !\Decoder3~21_combout\ & ( \databus[2]~9_combout\ ) ) # ( \Decoder3~21_combout\ & ( !\databus[2]~9_combout\ & ( (rx_cnt(4) & rxbyte_c(2)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000111111111111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => ALT_INV_rxbyte_c(2),
	datae => \ALT_INV_Decoder3~21_combout\,
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~29_combout\);

-- Location: FF_X45_Y28_N20
\RAM[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~29_combout\,
	ena => \RAM[22][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][2]~q\);

-- Location: LABCELL_X44_Y28_N6
\databus[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~1_combout\ = ( addr_reg(1) & ( \RAM[22][2]~q\ & ( (!addr_reg(0)) # (\RAM[23][2]~q\) ) ) ) # ( !addr_reg(1) & ( \RAM[22][2]~q\ & ( (!addr_reg(0) & ((\RAM[20][2]~q\))) # (addr_reg(0) & (\RAM[21][2]~q\)) ) ) ) # ( addr_reg(1) & ( !\RAM[22][2]~q\ 
-- & ( (addr_reg(0) & \RAM[23][2]~q\) ) ) ) # ( !addr_reg(1) & ( !\RAM[22][2]~q\ & ( (!addr_reg(0) & ((\RAM[20][2]~q\))) # (addr_reg(0) & (\RAM[21][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[21][2]~q\,
	datab => ALT_INV_addr_reg(0),
	datac => \ALT_INV_RAM[23][2]~q\,
	datad => \ALT_INV_RAM[20][2]~q\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_RAM[22][2]~q\,
	combout => \databus[2]~1_combout\);

-- Location: MLABCELL_X45_Y31_N51
\RAM[24][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(2),
	combout => \RAM[24][2]~feeder_combout\);

-- Location: FF_X45_Y31_N53
\RAM[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][2]~q\);

-- Location: MLABCELL_X45_Y29_N48
\RAM~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~27_combout\ = ( rx_cnt(4) & ( \databus[2]~9_combout\ & ( (\Decoder3~14_combout\ & (!rxbyte_c(2) & \Decoder3~15_combout\)) ) ) ) # ( rx_cnt(4) & ( !\databus[2]~9_combout\ & ( (!\Decoder3~14_combout\) # ((!rxbyte_c(2)) # (!\Decoder3~15_combout\)) ) ) ) 
-- # ( !rx_cnt(4) & ( !\databus[2]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111110111000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rxbyte_c(2),
	datad => \ALT_INV_Decoder3~15_combout\,
	datae => ALT_INV_rx_cnt(4),
	dataf => \ALT_INV_databus[2]~9_combout\,
	combout => \RAM~27_combout\);

-- Location: FF_X45_Y29_N50
\RAM[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~27_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][2]~q\);

-- Location: LABCELL_X44_Y28_N15
\RAM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~8_combout\ = ( rx_cnt(4) & ( (!\Decoder3~10_combout\ & ((\databus[2]~9_combout\))) # (\Decoder3~10_combout\ & (rxbyte_c(2))) ) ) # ( !rx_cnt(4) & ( \databus[2]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(2),
	datac => \ALT_INV_Decoder3~10_combout\,
	datad => \ALT_INV_databus[2]~9_combout\,
	dataf => ALT_INV_rx_cnt(4),
	combout => \RAM~8_combout\);

-- Location: FF_X44_Y28_N17
\RAM[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~8_combout\,
	ena => \RAM[19][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][2]~q\);

-- Location: MLABCELL_X42_Y28_N6
\RAM[17][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][2]~feeder_combout\ = rxbyte_c(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(2),
	combout => \RAM[17][2]~feeder_combout\);

-- Location: FF_X42_Y28_N8
\RAM[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][2]~q\);

-- Location: MLABCELL_X45_Y30_N39
\RAM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~13_combout\ = ( \databus[2]~9_combout\ & ( rx_cnt(2) ) ) # ( \databus[2]~9_combout\ & ( !rx_cnt(2) & ( (!\Decoder3~14_combout\) # (((!rx_cnt(4)) # (rx_cnt(1))) # (rxbyte_c(2))) ) ) ) # ( !\databus[2]~9_combout\ & ( !rx_cnt(2) & ( 
-- (\Decoder3~14_combout\ & (rxbyte_c(2) & (!rx_cnt(1) & rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000111111111011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rxbyte_c(2),
	datac => ALT_INV_rx_cnt(1),
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_databus[2]~9_combout\,
	dataf => ALT_INV_rx_cnt(2),
	combout => \RAM~13_combout\);

-- Location: FF_X45_Y30_N41
\RAM[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~13_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][2]~q\);

-- Location: LABCELL_X44_Y28_N48
\databus[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~0_combout\ = ( \RAM[17][2]~q\ & ( \RAM[16][2]~q\ & ( (!addr_reg(1)) # ((!addr_reg(0) & (!\RAM[18][2]~q\)) # (addr_reg(0) & ((\RAM[19][2]~q\)))) ) ) ) # ( !\RAM[17][2]~q\ & ( \RAM[16][2]~q\ & ( (!addr_reg(1) & (((!addr_reg(0))))) # (addr_reg(1) 
-- & ((!addr_reg(0) & (!\RAM[18][2]~q\)) # (addr_reg(0) & ((\RAM[19][2]~q\))))) ) ) ) # ( \RAM[17][2]~q\ & ( !\RAM[16][2]~q\ & ( (!addr_reg(1) & (((addr_reg(0))))) # (addr_reg(1) & ((!addr_reg(0) & (!\RAM[18][2]~q\)) # (addr_reg(0) & ((\RAM[19][2]~q\))))) ) 
-- ) ) # ( !\RAM[17][2]~q\ & ( !\RAM[16][2]~q\ & ( (addr_reg(1) & ((!addr_reg(0) & (!\RAM[18][2]~q\)) # (addr_reg(0) & ((\RAM[19][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000011000010101111001111111010000000111111101011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[18][2]~q\,
	datab => \ALT_INV_RAM[19][2]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_RAM[17][2]~q\,
	dataf => \ALT_INV_RAM[16][2]~q\,
	combout => \databus[2]~0_combout\);

-- Location: LABCELL_X47_Y32_N30
\RAM[25][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][2]~feeder_combout\ = ( rxbyte_c(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(2),
	combout => \RAM[25][2]~feeder_combout\);

-- Location: FF_X47_Y32_N32
\RAM[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][2]~feeder_combout\,
	asdata => \databus[2]~9_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][2]~q\);

-- Location: LABCELL_X44_Y28_N18
\databus[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~3_combout\ = ( \databus[2]~0_combout\ & ( \RAM[25][2]~q\ & ( (!\databus[7]~2_combout\ & (((!addr_reg(3)) # (\RAM[24][2]~q\)))) # (\databus[7]~2_combout\ & (((addr_reg(3))) # (\databus[2]~1_combout\))) ) ) ) # ( !\databus[2]~0_combout\ & ( 
-- \RAM[25][2]~q\ & ( (!\databus[7]~2_combout\ & (((\RAM[24][2]~q\ & addr_reg(3))))) # (\databus[7]~2_combout\ & (((addr_reg(3))) # (\databus[2]~1_combout\))) ) ) ) # ( \databus[2]~0_combout\ & ( !\RAM[25][2]~q\ & ( (!\databus[7]~2_combout\ & 
-- (((!addr_reg(3)) # (\RAM[24][2]~q\)))) # (\databus[7]~2_combout\ & (\databus[2]~1_combout\ & ((!addr_reg(3))))) ) ) ) # ( !\databus[2]~0_combout\ & ( !\RAM[25][2]~q\ & ( (!\databus[7]~2_combout\ & (((\RAM[24][2]~q\ & addr_reg(3))))) # 
-- (\databus[7]~2_combout\ & (\databus[2]~1_combout\ & ((!addr_reg(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[7]~2_combout\,
	datab => \ALT_INV_databus[2]~1_combout\,
	datac => \ALT_INV_RAM[24][2]~q\,
	datad => ALT_INV_addr_reg(3),
	datae => \ALT_INV_databus[2]~0_combout\,
	dataf => \ALT_INV_RAM[25][2]~q\,
	combout => \databus[2]~3_combout\);

-- Location: LABCELL_X44_Y28_N45
\databus[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[2]~9_combout\ = ( \databus[2]~3_combout\ & ( (!\OE~q\ & (((data_reg(2))))) # (\OE~q\ & (((\databus[2]~8_combout\)) # (addr_reg(4)))) ) ) # ( !\databus[2]~3_combout\ & ( (!\OE~q\ & (((data_reg(2))))) # (\OE~q\ & (!addr_reg(4) & 
-- (\databus[2]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011110010000000101111001000000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(4),
	datab => \ALT_INV_databus[2]~8_combout\,
	datac => \ALT_INV_OE~q\,
	datad => ALT_INV_data_reg(2),
	dataf => \ALT_INV_databus[2]~3_combout\,
	combout => \databus[2]~9_combout\);

-- Location: FF_X39_Y29_N41
\IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[2]~9_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(2));

-- Location: MLABCELL_X42_Y36_N45
\Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = ( \databus[6]~59_combout\ & ( ((!IR(0) & IR(2))) # (\Mux20~0_combout\) ) ) # ( !\databus[6]~59_combout\ & ( (\Mux20~0_combout\ & ((!IR(2)) # (IR(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_Mux20~0_combout\,
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \Mux55~0_combout\);

-- Location: LABCELL_X41_Y33_N48
\Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~21_sumout\ = SUM(( IP(6) ) + ( GND ) + ( \Add4~26\ ))
-- \Add4~22\ = CARRY(( IP(6) ) + ( GND ) + ( \Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(6),
	cin => \Add4~26\,
	sumout => \Add4~21_sumout\,
	cout => \Add4~22\);

-- Location: LABCELL_X39_Y33_N54
\IP~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~17_combout\ = ( \Add1~17_sumout\ & ( \Add4~21_sumout\ & ( (!\upload~input_o\ & ((!\IP[6]~0_combout\ & ((\IP[6]~1_combout\) # (\databus[6]~59_combout\))) # (\IP[6]~0_combout\ & ((!\IP[6]~1_combout\))))) ) ) ) # ( !\Add1~17_sumout\ & ( \Add4~21_sumout\ 
-- & ( (!\IP[6]~0_combout\ & (!\upload~input_o\ & ((\IP[6]~1_combout\) # (\databus[6]~59_combout\)))) ) ) ) # ( \Add1~17_sumout\ & ( !\Add4~21_sumout\ & ( (!\upload~input_o\ & (!\IP[6]~1_combout\ & ((\databus[6]~59_combout\) # (\IP[6]~0_combout\)))) ) ) ) # 
-- ( !\Add1~17_sumout\ & ( !\Add4~21_sumout\ & ( (!\IP[6]~0_combout\ & (\databus[6]~59_combout\ & (!\upload~input_o\ & !\IP[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000011100000000000000100000101000000111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IP[6]~0_combout\,
	datab => \ALT_INV_databus[6]~59_combout\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_IP[6]~1_combout\,
	datae => \ALT_INV_Add1~17_sumout\,
	dataf => \ALT_INV_Add4~21_sumout\,
	combout => \IP~17_combout\);

-- Location: FF_X39_Y33_N56
\IP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \IP~17_combout\,
	ena => \IP[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(6));

-- Location: MLABCELL_X42_Y36_N15
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( IP(6) ) + ( GND ) + ( \Add1~22\ ))
-- \Add1~18\ = CARRY(( IP(6) ) + ( GND ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(6),
	cin => \Add1~22\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: FF_X42_Y36_N46
\data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux55~0_combout\,
	asdata => \Add1~17_sumout\,
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(6));

-- Location: FF_X49_Y31_N11
\rxbyte_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	asdata => \uart|data_out\(6),
	sload => VCC,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(6));

-- Location: MLABCELL_X45_Y31_N30
\RAM~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~101_combout\ = ( rxbyte_c(6) & ( (\databus[6]~59_combout\) # (\Decoder3~1_combout\) ) ) # ( !rxbyte_c(6) & ( (!\Decoder3~1_combout\ & \databus[6]~59_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Decoder3~1_combout\,
	datad => \ALT_INV_databus[6]~59_combout\,
	dataf => ALT_INV_rxbyte_c(6),
	combout => \RAM~101_combout\);

-- Location: FF_X45_Y31_N32
\RAM[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~101_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][6]~q\);

-- Location: MLABCELL_X45_Y30_N9
\RAM~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~107_combout\ = ( \databus[6]~59_combout\ & ( rx_cnt(2) & ( (((!\Decoder3~14_combout\) # (!rx_cnt(4))) # (rx_cnt(1))) # (rxbyte_c(6)) ) ) ) # ( !\databus[6]~59_combout\ & ( rx_cnt(2) & ( (rxbyte_c(6) & (!rx_cnt(1) & (\Decoder3~14_combout\ & 
-- rx_cnt(4)))) ) ) ) # ( \databus[6]~59_combout\ & ( !rx_cnt(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000001001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(6),
	datab => ALT_INV_rx_cnt(1),
	datac => \ALT_INV_Decoder3~14_combout\,
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_databus[6]~59_combout\,
	dataf => ALT_INV_rx_cnt(2),
	combout => \RAM~107_combout\);

-- Location: FF_X45_Y30_N11
\RAM[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~107_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][6]~q\);

-- Location: LABCELL_X43_Y33_N48
\RAM[21][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(6),
	combout => \RAM[21][6]~feeder_combout\);

-- Location: FF_X43_Y33_N50
\RAM[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][6]~q\);

-- Location: LABCELL_X44_Y31_N9
\RAM~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~113_combout\ = ( \Decoder3~21_combout\ & ( (!rx_cnt(4) & ((\databus[6]~59_combout\))) # (rx_cnt(4) & (rxbyte_c(6))) ) ) # ( !\Decoder3~21_combout\ & ( \databus[6]~59_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rxbyte_c(6),
	datad => \ALT_INV_databus[6]~59_combout\,
	dataf => \ALT_INV_Decoder3~21_combout\,
	combout => \RAM~113_combout\);

-- Location: FF_X44_Y31_N11
\RAM[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~113_combout\,
	ena => \RAM[22][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][6]~q\);

-- Location: LABCELL_X44_Y31_N30
\databus[6]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~52_combout\ = ( addr_reg(0) & ( \RAM[22][6]~q\ & ( (!addr_reg(1) & ((\RAM[21][6]~q\))) # (addr_reg(1) & (\RAM[23][6]~q\)) ) ) ) # ( !addr_reg(0) & ( \RAM[22][6]~q\ & ( (\RAM[20][6]~q\) # (addr_reg(1)) ) ) ) # ( addr_reg(0) & ( !\RAM[22][6]~q\ 
-- & ( (!addr_reg(1) & ((\RAM[21][6]~q\))) # (addr_reg(1) & (\RAM[23][6]~q\)) ) ) ) # ( !addr_reg(0) & ( !\RAM[22][6]~q\ & ( (!addr_reg(1) & \RAM[20][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(1),
	datab => \ALT_INV_RAM[23][6]~q\,
	datac => \ALT_INV_RAM[20][6]~q\,
	datad => \ALT_INV_RAM[21][6]~q\,
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_RAM[22][6]~q\,
	combout => \databus[6]~52_combout\);

-- Location: MLABCELL_X42_Y29_N27
\RAM[25][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][6]~feeder_combout\ = ( rxbyte_c(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(6),
	combout => \RAM[25][6]~feeder_combout\);

-- Location: FF_X42_Y29_N29
\RAM[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][6]~q\);

-- Location: MLABCELL_X45_Y31_N18
\RAM[24][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(6),
	combout => \RAM[24][6]~feeder_combout\);

-- Location: FF_X45_Y31_N20
\RAM[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][6]~q\);

-- Location: LABCELL_X43_Y30_N33
\RAM~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~104_combout\ = ( rxbyte_c(6) & ( ((rx_cnt(4) & \Decoder3~10_combout\)) # (\databus[6]~59_combout\) ) ) # ( !rxbyte_c(6) & ( (\databus[6]~59_combout\ & ((!rx_cnt(4)) # (!\Decoder3~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010101000101010001010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[6]~59_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_Decoder3~10_combout\,
	dataf => ALT_INV_rxbyte_c(6),
	combout => \RAM~104_combout\);

-- Location: FF_X43_Y30_N35
\RAM[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~104_combout\,
	ena => \RAM[19][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][6]~q\);

-- Location: LABCELL_X43_Y30_N21
\RAM~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~111_combout\ = ( \Decoder3~14_combout\ & ( (!\Decoder3~15_combout\ & (((\databus[6]~59_combout\)))) # (\Decoder3~15_combout\ & ((!rx_cnt(4) & ((\databus[6]~59_combout\))) # (rx_cnt(4) & (rxbyte_c(6))))) ) ) # ( !\Decoder3~14_combout\ & ( 
-- \databus[6]~59_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~15_combout\,
	datab => ALT_INV_rx_cnt(4),
	datac => ALT_INV_rxbyte_c(6),
	datad => \ALT_INV_databus[6]~59_combout\,
	dataf => \ALT_INV_Decoder3~14_combout\,
	combout => \RAM~111_combout\);

-- Location: FF_X43_Y30_N23
\RAM[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~111_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][6]~q\);

-- Location: MLABCELL_X42_Y28_N36
\RAM[17][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(6),
	combout => \RAM[17][6]~feeder_combout\);

-- Location: FF_X42_Y28_N38
\RAM[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][6]~q\);

-- Location: LABCELL_X44_Y30_N24
\RAM~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~105_combout\ = ( rxbyte_c(6) & ( \databus[6]~59_combout\ ) ) # ( !rxbyte_c(6) & ( \databus[6]~59_combout\ & ( (!\Decoder3~14_combout\) # (((!rx_cnt(4)) # (rx_cnt(2))) # (rx_cnt(1))) ) ) ) # ( rxbyte_c(6) & ( !\databus[6]~59_combout\ & ( 
-- (\Decoder3~14_combout\ & (!rx_cnt(1) & (!rx_cnt(2) & rx_cnt(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000011111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rx_cnt(1),
	datac => ALT_INV_rx_cnt(2),
	datad => ALT_INV_rx_cnt(4),
	datae => ALT_INV_rxbyte_c(6),
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \RAM~105_combout\);

-- Location: FF_X44_Y30_N26
\RAM[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~105_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][6]~q\);

-- Location: LABCELL_X44_Y30_N30
\databus[6]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~51_combout\ = ( addr_reg(1) & ( \RAM[16][6]~q\ & ( (!addr_reg(0) & ((\RAM[18][6]~q\))) # (addr_reg(0) & (\RAM[19][6]~q\)) ) ) ) # ( !addr_reg(1) & ( \RAM[16][6]~q\ & ( (!addr_reg(0)) # (\RAM[17][6]~q\) ) ) ) # ( addr_reg(1) & ( !\RAM[16][6]~q\ 
-- & ( (!addr_reg(0) & ((\RAM[18][6]~q\))) # (addr_reg(0) & (\RAM[19][6]~q\)) ) ) ) # ( !addr_reg(1) & ( !\RAM[16][6]~q\ & ( (addr_reg(0) & \RAM[17][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[19][6]~q\,
	datab => \ALT_INV_RAM[18][6]~q\,
	datac => ALT_INV_addr_reg(0),
	datad => \ALT_INV_RAM[17][6]~q\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_RAM[16][6]~q\,
	combout => \databus[6]~51_combout\);

-- Location: LABCELL_X43_Y30_N12
\databus[6]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~53_combout\ = ( \RAM[24][6]~q\ & ( \databus[6]~51_combout\ & ( (!\databus[7]~2_combout\) # ((!addr_reg(3) & (\databus[6]~52_combout\)) # (addr_reg(3) & ((\RAM[25][6]~q\)))) ) ) ) # ( !\RAM[24][6]~q\ & ( \databus[6]~51_combout\ & ( 
-- (!addr_reg(3) & (((!\databus[7]~2_combout\)) # (\databus[6]~52_combout\))) # (addr_reg(3) & (((\RAM[25][6]~q\ & \databus[7]~2_combout\)))) ) ) ) # ( \RAM[24][6]~q\ & ( !\databus[6]~51_combout\ & ( (!addr_reg(3) & (\databus[6]~52_combout\ & 
-- ((\databus[7]~2_combout\)))) # (addr_reg(3) & (((!\databus[7]~2_combout\) # (\RAM[25][6]~q\)))) ) ) ) # ( !\RAM[24][6]~q\ & ( !\databus[6]~51_combout\ & ( (\databus[7]~2_combout\ & ((!addr_reg(3) & (\databus[6]~52_combout\)) # (addr_reg(3) & 
-- ((\RAM[25][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[6]~52_combout\,
	datab => \ALT_INV_RAM[25][6]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_databus[7]~2_combout\,
	datae => \ALT_INV_RAM[24][6]~q\,
	dataf => \ALT_INV_databus[6]~51_combout\,
	combout => \databus[6]~53_combout\);

-- Location: LABCELL_X43_Y29_N27
\RAM~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~112_combout\ = ( \databus[6]~59_combout\ & ( (!\Decoder3~16_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(6))) ) ) # ( !\databus[6]~59_combout\ & ( (\Decoder3~16_combout\ & (\Decoder3~13_combout\ & rxbyte_c(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~13_combout\,
	datac => ALT_INV_rxbyte_c(6),
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \RAM~112_combout\);

-- Location: FF_X43_Y29_N29
\RAM[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~112_combout\,
	ena => \RAM[14][2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][6]~q\);

-- Location: MLABCELL_X45_Y30_N45
\RAM[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(6),
	combout => \RAM[8][6]~feeder_combout\);

-- Location: FF_X45_Y30_N47
\RAM[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][6]~q\);

-- Location: LABCELL_X41_Y30_N24
\RAM~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~110_combout\ = ( \databus[6]~59_combout\ & ( ((!\Decoder3~13_combout\) # (!\Decoder3~15_combout\)) # (rxbyte_c(6)) ) ) # ( !\databus[6]~59_combout\ & ( (rxbyte_c(6) & (\Decoder3~13_combout\ & \Decoder3~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111111111110111011111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(6),
	datab => \ALT_INV_Decoder3~13_combout\,
	datad => \ALT_INV_Decoder3~15_combout\,
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \RAM~110_combout\);

-- Location: FF_X41_Y30_N26
\RAM[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~110_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][6]~q\);

-- Location: LABCELL_X44_Y30_N36
\RAM~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~106_combout\ = ( \databus[6]~59_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(6))) ) ) # ( !\databus[6]~59_combout\ & ( (\Decoder3~6_combout\ & (rxbyte_c(6) & \Decoder3~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(6),
	datad => \ALT_INV_Decoder3~13_combout\,
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \RAM~106_combout\);

-- Location: FF_X44_Y30_N38
\RAM[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~106_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][6]~q\);

-- Location: LABCELL_X44_Y33_N0
\databus[6]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~55_combout\ = ( addr_reg(2) & ( \RAM[12][6]~q\ & ( (!addr_reg(1)) # (\RAM[14][6]~q\) ) ) ) # ( !addr_reg(2) & ( \RAM[12][6]~q\ & ( (!addr_reg(1) & (\RAM[8][6]~q\)) # (addr_reg(1) & ((\RAM[10][6]~q\))) ) ) ) # ( addr_reg(2) & ( !\RAM[12][6]~q\ 
-- & ( (\RAM[14][6]~q\ & addr_reg(1)) ) ) ) # ( !addr_reg(2) & ( !\RAM[12][6]~q\ & ( (!addr_reg(1) & (\RAM[8][6]~q\)) # (addr_reg(1) & ((\RAM[10][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[14][6]~q\,
	datab => \ALT_INV_RAM[8][6]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => \ALT_INV_RAM[10][6]~q\,
	datae => ALT_INV_addr_reg(2),
	dataf => \ALT_INV_RAM[12][6]~q\,
	combout => \databus[6]~55_combout\);

-- Location: LABCELL_X43_Y31_N27
\RAM[5][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(6),
	combout => \RAM[5][6]~feeder_combout\);

-- Location: FF_X43_Y31_N29
\RAM[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][6]~q\);

-- Location: LABCELL_X47_Y30_N54
\RAM[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(6),
	combout => \RAM[3][6]~feeder_combout\);

-- Location: FF_X47_Y30_N56
\RAM[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][6]~q\);

-- Location: LABCELL_X43_Y34_N3
\RAM~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~115_combout\ = ( \databus[6]~59_combout\ & ( (!\Decoder3~22_combout\) # (rxbyte_c(6)) ) ) # ( !\databus[6]~59_combout\ & ( (rxbyte_c(6) & \Decoder3~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(6),
	datac => \ALT_INV_Decoder3~22_combout\,
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \RAM~115_combout\);

-- Location: FF_X43_Y34_N5
\RAM[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~115_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][6]~q\);

-- Location: LABCELL_X44_Y29_N51
\RAM~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~102_combout\ = ( \databus[6]~59_combout\ & ( (!\Decoder3~4_combout\) # (rxbyte_c(6)) ) ) # ( !\databus[6]~59_combout\ & ( (\Decoder3~4_combout\ & rxbyte_c(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~4_combout\,
	datad => ALT_INV_rxbyte_c(6),
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \RAM~102_combout\);

-- Location: FF_X44_Y29_N53
\RAM[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~102_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][6]~q\);

-- Location: LABCELL_X44_Y33_N24
\databus[6]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~56_combout\ = ( \RAM[1][6]~q\ & ( \RAM[7][6]~q\ & ( (!addr_reg(1) & (((!addr_reg(2))) # (\RAM[5][6]~q\))) # (addr_reg(1) & (((addr_reg(2)) # (\RAM[3][6]~q\)))) ) ) ) # ( !\RAM[1][6]~q\ & ( \RAM[7][6]~q\ & ( (!addr_reg(1) & (\RAM[5][6]~q\ & 
-- ((addr_reg(2))))) # (addr_reg(1) & (((addr_reg(2)) # (\RAM[3][6]~q\)))) ) ) ) # ( \RAM[1][6]~q\ & ( !\RAM[7][6]~q\ & ( (!addr_reg(1) & (((!addr_reg(2))) # (\RAM[5][6]~q\))) # (addr_reg(1) & (((\RAM[3][6]~q\ & !addr_reg(2))))) ) ) ) # ( !\RAM[1][6]~q\ & ( 
-- !\RAM[7][6]~q\ & ( (!addr_reg(1) & (\RAM[5][6]~q\ & ((addr_reg(2))))) # (addr_reg(1) & (((\RAM[3][6]~q\ & !addr_reg(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[5][6]~q\,
	datab => \ALT_INV_RAM[3][6]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[1][6]~q\,
	dataf => \ALT_INV_RAM[7][6]~q\,
	combout => \databus[6]~56_combout\);

-- Location: LABCELL_X44_Y29_N15
\RAM[15][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rxbyte_c(6),
	combout => \RAM[15][6]~feeder_combout\);

-- Location: FF_X44_Y29_N17
\RAM[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][6]~q\);

-- Location: LABCELL_X44_Y29_N18
\RAM~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~103_combout\ = ( \Decoder3~6_combout\ & ( (!\Decoder3~5_combout\ & (\databus[6]~59_combout\)) # (\Decoder3~5_combout\ & ((rxbyte_c(6)))) ) ) # ( !\Decoder3~6_combout\ & ( \databus[6]~59_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_databus[6]~59_combout\,
	datac => \ALT_INV_Decoder3~5_combout\,
	datad => ALT_INV_rxbyte_c(6),
	dataf => \ALT_INV_Decoder3~6_combout\,
	combout => \RAM~103_combout\);

-- Location: FF_X44_Y29_N20
\RAM[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~103_combout\,
	ena => \RAM[11][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][6]~q\);

-- Location: LABCELL_X44_Y33_N12
\RAM~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~108_combout\ = ( \databus[6]~59_combout\ & ( \Decoder3~15_combout\ & ( (!\Decoder3~5_combout\) # (rxbyte_c(6)) ) ) ) # ( !\databus[6]~59_combout\ & ( \Decoder3~15_combout\ & ( (rxbyte_c(6) & \Decoder3~5_combout\) ) ) ) # ( \databus[6]~59_combout\ & ( 
-- !\Decoder3~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(6),
	datad => \ALT_INV_Decoder3~5_combout\,
	datae => \ALT_INV_databus[6]~59_combout\,
	dataf => \ALT_INV_Decoder3~15_combout\,
	combout => \RAM~108_combout\);

-- Location: FF_X44_Y33_N14
\RAM[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~108_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][6]~q\);

-- Location: LABCELL_X43_Y32_N15
\RAM~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~109_combout\ = ( \databus[6]~59_combout\ & ( (!\Decoder3~16_combout\) # ((!\Decoder3~5_combout\) # (rxbyte_c(6))) ) ) # ( !\databus[6]~59_combout\ & ( (\Decoder3~16_combout\ & (\Decoder3~5_combout\ & rxbyte_c(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(6),
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \RAM~109_combout\);

-- Location: FF_X43_Y32_N17
\RAM[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~109_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][6]~q\);

-- Location: LABCELL_X44_Y33_N6
\databus[6]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~57_combout\ = ( addr_reg(2) & ( \RAM[13][6]~q\ & ( (!addr_reg(1)) # (\RAM[15][6]~q\) ) ) ) # ( !addr_reg(2) & ( \RAM[13][6]~q\ & ( (!addr_reg(1) & ((\RAM[9][6]~q\))) # (addr_reg(1) & (\RAM[11][6]~q\)) ) ) ) # ( addr_reg(2) & ( !\RAM[13][6]~q\ 
-- & ( (\RAM[15][6]~q\ & addr_reg(1)) ) ) ) # ( !addr_reg(2) & ( !\RAM[13][6]~q\ & ( (!addr_reg(1) & ((\RAM[9][6]~q\))) # (addr_reg(1) & (\RAM[11][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[15][6]~q\,
	datab => \ALT_INV_RAM[11][6]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => \ALT_INV_RAM[9][6]~q\,
	datae => ALT_INV_addr_reg(2),
	dataf => \ALT_INV_RAM[13][6]~q\,
	combout => \databus[6]~57_combout\);

-- Location: LABCELL_X44_Y32_N51
\RAM~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~114_combout\ = ( \databus[6]~59_combout\ & ( rxbyte_c(6) ) ) # ( !\databus[6]~59_combout\ & ( rxbyte_c(6) & ( (!rx_cnt(2) & (\Decoder3~14_combout\ & (!rx_cnt(1) & !rx_cnt(4)))) ) ) ) # ( \databus[6]~59_combout\ & ( !rxbyte_c(6) & ( 
-- ((!\Decoder3~14_combout\) # ((rx_cnt(4)) # (rx_cnt(1)))) # (rx_cnt(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111111111111100100000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(1),
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_databus[6]~59_combout\,
	dataf => ALT_INV_rxbyte_c(6),
	combout => \RAM~114_combout\);

-- Location: FF_X44_Y32_N53
\RAM[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~114_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][6]~q\);

-- Location: LABCELL_X44_Y31_N3
\RAM[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(6),
	combout => \RAM[6][6]~feeder_combout\);

-- Location: FF_X44_Y31_N5
\RAM[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][6]~q\);

-- Location: LABCELL_X44_Y32_N33
\RAM[4][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(6),
	combout => \RAM[4][6]~feeder_combout\);

-- Location: FF_X44_Y32_N35
\RAM[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][6]~q\);

-- Location: LABCELL_X43_Y28_N42
\RAM[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][6]~feeder_combout\ = rxbyte_c(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(6),
	combout => \RAM[2][6]~feeder_combout\);

-- Location: FF_X43_Y28_N44
\RAM[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][6]~feeder_combout\,
	asdata => \databus[6]~59_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][6]~q\);

-- Location: LABCELL_X44_Y32_N54
\databus[6]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~54_combout\ = ( \RAM[4][6]~q\ & ( \RAM[2][6]~q\ & ( (!addr_reg(1) & (((addr_reg(2))) # (\RAM[0][6]~q\))) # (addr_reg(1) & (((!addr_reg(2)) # (\RAM[6][6]~q\)))) ) ) ) # ( !\RAM[4][6]~q\ & ( \RAM[2][6]~q\ & ( (!addr_reg(1) & (\RAM[0][6]~q\ & 
-- ((!addr_reg(2))))) # (addr_reg(1) & (((!addr_reg(2)) # (\RAM[6][6]~q\)))) ) ) ) # ( \RAM[4][6]~q\ & ( !\RAM[2][6]~q\ & ( (!addr_reg(1) & (((addr_reg(2))) # (\RAM[0][6]~q\))) # (addr_reg(1) & (((\RAM[6][6]~q\ & addr_reg(2))))) ) ) ) # ( !\RAM[4][6]~q\ & ( 
-- !\RAM[2][6]~q\ & ( (!addr_reg(1) & (\RAM[0][6]~q\ & ((!addr_reg(2))))) # (addr_reg(1) & (((\RAM[6][6]~q\ & addr_reg(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[0][6]~q\,
	datab => \ALT_INV_RAM[6][6]~q\,
	datac => ALT_INV_addr_reg(1),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[4][6]~q\,
	dataf => \ALT_INV_RAM[2][6]~q\,
	combout => \databus[6]~54_combout\);

-- Location: LABCELL_X44_Y33_N30
\databus[6]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~58_combout\ = ( \databus[6]~57_combout\ & ( \databus[6]~54_combout\ & ( (!addr_reg(3) & (((!addr_reg(0)) # (\databus[6]~56_combout\)))) # (addr_reg(3) & (((addr_reg(0))) # (\databus[6]~55_combout\))) ) ) ) # ( !\databus[6]~57_combout\ & ( 
-- \databus[6]~54_combout\ & ( (!addr_reg(3) & (((!addr_reg(0)) # (\databus[6]~56_combout\)))) # (addr_reg(3) & (\databus[6]~55_combout\ & ((!addr_reg(0))))) ) ) ) # ( \databus[6]~57_combout\ & ( !\databus[6]~54_combout\ & ( (!addr_reg(3) & 
-- (((\databus[6]~56_combout\ & addr_reg(0))))) # (addr_reg(3) & (((addr_reg(0))) # (\databus[6]~55_combout\))) ) ) ) # ( !\databus[6]~57_combout\ & ( !\databus[6]~54_combout\ & ( (!addr_reg(3) & (((\databus[6]~56_combout\ & addr_reg(0))))) # (addr_reg(3) & 
-- (\databus[6]~55_combout\ & ((!addr_reg(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[6]~55_combout\,
	datab => \ALT_INV_databus[6]~56_combout\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_databus[6]~57_combout\,
	dataf => \ALT_INV_databus[6]~54_combout\,
	combout => \databus[6]~58_combout\);

-- Location: LABCELL_X43_Y30_N27
\databus[6]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[6]~59_combout\ = ( addr_reg(4) & ( \databus[6]~58_combout\ & ( (!\OE~q\ & (data_reg(6))) # (\OE~q\ & ((\databus[6]~53_combout\))) ) ) ) # ( !addr_reg(4) & ( \databus[6]~58_combout\ & ( (\OE~q\) # (data_reg(6)) ) ) ) # ( addr_reg(4) & ( 
-- !\databus[6]~58_combout\ & ( (!\OE~q\ & (data_reg(6))) # (\OE~q\ & ((\databus[6]~53_combout\))) ) ) ) # ( !addr_reg(4) & ( !\databus[6]~58_combout\ & ( (data_reg(6) & !\OE~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010011001101010101111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_data_reg(6),
	datab => \ALT_INV_databus[6]~53_combout\,
	datad => \ALT_INV_OE~q\,
	datae => ALT_INV_addr_reg(4),
	dataf => \ALT_INV_databus[6]~58_combout\,
	combout => \databus[6]~59_combout\);

-- Location: LABCELL_X40_Y33_N45
\A2D[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \A2D[2][6]~feeder_combout\ = ( \databus[6]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_databus[6]~59_combout\,
	combout => \A2D[2][6]~feeder_combout\);

-- Location: FF_X40_Y33_N47
\A2D[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][6]~feeder_combout\,
	asdata => \aluI|Mux1~6_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][6]~q\);

-- Location: MLABCELL_X42_Y35_N27
\Mux105~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux105~0_combout\ = ( H(1) & ( H(0) & ( \A2D[3][6]~q\ ) ) ) # ( !H(1) & ( H(0) & ( \A2D[1][6]~q\ ) ) ) # ( H(1) & ( !H(0) & ( \A2D[2][6]~q\ ) ) ) # ( !H(1) & ( !H(0) & ( \A2D[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[2][6]~q\,
	datab => \ALT_INV_A2D[1][6]~q\,
	datac => \ALT_INV_A2D[0][6]~q\,
	datad => \ALT_INV_A2D[3][6]~q\,
	datae => ALT_INV_H(1),
	dataf => ALT_INV_H(0),
	combout => \Mux105~0_combout\);

-- Location: FF_X42_Y35_N29
\argA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux105~0_combout\,
	ena => \argA[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => argA(6));

-- Location: MLABCELL_X37_Y34_N54
\aluI|ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~8_combout\ = ( argB(0) & ( argB(1) & ( argA(4) ) ) ) # ( !argB(0) & ( argB(1) & ( argA(5) ) ) ) # ( argB(0) & ( !argB(1) & ( argA(4) ) ) ) # ( !argB(0) & ( !argB(1) & ( argA(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(4),
	datab => ALT_INV_argA(7),
	datad => ALT_INV_argA(5),
	datae => ALT_INV_argB(0),
	dataf => ALT_INV_argB(1),
	combout => \aluI|ShiftLeft0~8_combout\);

-- Location: MLABCELL_X37_Y36_N18
\aluI|ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftLeft0~9_combout\ = ( \aluI|ShiftLeft0~6_combout\ & ( \aluI|ShiftLeft0~8_combout\ & ( (\aluI|ShiftRight0~0_combout\ & (((!\aluI|ShiftRight0~2_combout\) # (argB(2))) # (argA(6)))) ) ) ) # ( !\aluI|ShiftLeft0~6_combout\ & ( 
-- \aluI|ShiftLeft0~8_combout\ & ( (!argB(2) & (\aluI|ShiftRight0~0_combout\ & ((!\aluI|ShiftRight0~2_combout\) # (argA(6))))) ) ) ) # ( \aluI|ShiftLeft0~6_combout\ & ( !\aluI|ShiftLeft0~8_combout\ & ( (\aluI|ShiftRight0~0_combout\ & (((argA(6) & 
-- \aluI|ShiftRight0~2_combout\)) # (argB(2)))) ) ) ) # ( !\aluI|ShiftLeft0~6_combout\ & ( !\aluI|ShiftLeft0~8_combout\ & ( (argA(6) & (!argB(2) & (\aluI|ShiftRight0~2_combout\ & \aluI|ShiftRight0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000011011100000000110001000000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(6),
	datab => ALT_INV_argB(2),
	datac => \aluI|ALT_INV_ShiftRight0~2_combout\,
	datad => \aluI|ALT_INV_ShiftRight0~0_combout\,
	datae => \aluI|ALT_INV_ShiftLeft0~6_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~8_combout\,
	combout => \aluI|ShiftLeft0~9_combout\);

-- Location: MLABCELL_X42_Y35_N15
\aluI|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~6_combout\ = ( argA(7) & ( argB(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(7),
	dataf => ALT_INV_argA(7),
	combout => \aluI|Mux0~6_combout\);

-- Location: LABCELL_X40_Y34_N51
\aluI|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~7_combout\ = ( \Mux9~1_combout\ & ( \aluI|Mux0~6_combout\ & ( ((!\Mux9~0_combout\ & ((!\Mux10~0_combout\) # (!\Mux10~1_combout\)))) # (IR(7)) ) ) ) # ( !\Mux9~1_combout\ & ( \aluI|Mux0~6_combout\ & ( (!\Mux10~0_combout\) # ((!\Mux10~1_combout\) 
-- # (IR(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101110111111001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~0_combout\,
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_Mux9~0_combout\,
	datad => \ALT_INV_Mux10~1_combout\,
	datae => \ALT_INV_Mux9~1_combout\,
	dataf => \aluI|ALT_INV_Mux0~6_combout\,
	combout => \aluI|Mux0~7_combout\);

-- Location: LABCELL_X39_Y32_N15
\aluI|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~5_combout\ = ( \Mux10~0_combout\ & ( (!argB(7) & (((!argA(7))))) # (argB(7) & (argA(7) & ((!\Mux10~1_combout\) # (IR(7))))) ) ) # ( !\Mux10~0_combout\ & ( !argB(7) $ (argA(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000000011011111000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => \ALT_INV_Mux10~1_combout\,
	datac => ALT_INV_argB(7),
	datad => ALT_INV_argA(7),
	dataf => \ALT_INV_Mux10~0_combout\,
	combout => \aluI|Mux0~5_combout\);

-- Location: LABCELL_X39_Y36_N51
\aluI|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~25_sumout\ = SUM(( argB(7) ) + ( argA(7) ) + ( \aluI|Add1~10\ ))
-- \aluI|Add1~26\ = CARRY(( argB(7) ) + ( argA(7) ) + ( \aluI|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(7),
	datad => ALT_INV_argB(7),
	cin => \aluI|Add1~10\,
	sumout => \aluI|Add1~25_sumout\,
	cout => \aluI|Add1~26\);

-- Location: LABCELL_X40_Y34_N0
\aluI|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~10_combout\ = ( \aluI|Mux0~4_combout\ & ( \aluI|Add1~25_sumout\ & ( (!\Mux8~2_combout\ & (!\aluI|Mux0~0_combout\)) # (\Mux8~2_combout\ & (((!\aluI|Mux0~5_combout\) # (\aluI|Mux0~7_combout\)))) ) ) ) # ( !\aluI|Mux0~4_combout\ & ( 
-- \aluI|Add1~25_sumout\ & ( (!\Mux8~2_combout\ & (!\aluI|Mux0~0_combout\)) # (\Mux8~2_combout\ & ((\aluI|Mux0~7_combout\))) ) ) ) # ( \aluI|Mux0~4_combout\ & ( !\aluI|Add1~25_sumout\ & ( (\Mux8~2_combout\ & ((!\aluI|Mux0~5_combout\) # 
-- (\aluI|Mux0~7_combout\))) ) ) ) # ( !\aluI|Mux0~4_combout\ & ( !\aluI|Add1~25_sumout\ & ( (\Mux8~2_combout\ & \aluI|Mux0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110000001110001011100010111011101110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_Mux8~2_combout\,
	datac => \aluI|ALT_INV_Mux0~7_combout\,
	datad => \aluI|ALT_INV_Mux0~5_combout\,
	datae => \aluI|ALT_INV_Mux0~4_combout\,
	dataf => \aluI|ALT_INV_Add1~25_sumout\,
	combout => \aluI|Mux0~10_combout\);

-- Location: LABCELL_X41_Y35_N21
\aluI|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add0~25_sumout\ = SUM(( !argA(7) $ (argB(7)) ) + ( \aluI|Add0~11\ ) + ( \aluI|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(7),
	datad => ALT_INV_argB(7),
	cin => \aluI|Add0~10\,
	sharein => \aluI|Add0~11\,
	sumout => \aluI|Add0~25_sumout\);

-- Location: LABCELL_X40_Y34_N6
\aluI|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~11_combout\ = ( \aluI|diff[7]~4_combout\ & ( \aluI|Add0~25_sumout\ & ( (!\Mux10~3_combout\) # (((IR(7) & !\aluI|Mux0~1_combout\)) # (\aluI|Mux4~7_combout\)) ) ) ) # ( !\aluI|diff[7]~4_combout\ & ( \aluI|Add0~25_sumout\ & ( (!\Mux10~3_combout\) 
-- # ((!\aluI|Mux0~1_combout\) # (\aluI|Mux4~7_combout\)) ) ) ) # ( \aluI|diff[7]~4_combout\ & ( !\aluI|Add0~25_sumout\ & ( (\Mux10~3_combout\ & (\aluI|Mux4~7_combout\ & ((!IR(7)) # (\aluI|Mux0~1_combout\)))) ) ) ) # ( !\aluI|diff[7]~4_combout\ & ( 
-- !\aluI|Add0~25_sumout\ & ( (\Mux10~3_combout\ & (\aluI|Mux0~1_combout\ & \aluI|Mux4~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000100010111111010111111111011101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~3_combout\,
	datab => ALT_INV_IR(7),
	datac => \aluI|ALT_INV_Mux0~1_combout\,
	datad => \aluI|ALT_INV_Mux4~7_combout\,
	datae => \aluI|ALT_INV_diff[7]~4_combout\,
	dataf => \aluI|ALT_INV_Add0~25_sumout\,
	combout => \aluI|Mux0~11_combout\);

-- Location: LABCELL_X40_Y34_N24
\aluI|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux0~8_combout\ = ( \aluI|Mux0~11_combout\ & ( (((\aluI|ShiftLeft0~9_combout\ & \aluI|Mux0~2_combout\)) # (\aluI|Mux0~10_combout\)) # (\aluI|Mux0~3_combout\) ) ) # ( !\aluI|Mux0~11_combout\ & ( ((\aluI|ShiftLeft0~9_combout\ & \aluI|Mux0~2_combout\)) 
-- # (\aluI|Mux0~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	datab => \aluI|ALT_INV_Mux0~2_combout\,
	datac => \aluI|ALT_INV_Mux0~3_combout\,
	datad => \aluI|ALT_INV_Mux0~10_combout\,
	dataf => \aluI|ALT_INV_Mux0~11_combout\,
	combout => \aluI|Mux0~8_combout\);

-- Location: FF_X40_Y33_N44
\A2D[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \A2D[2][7]~feeder_combout\,
	asdata => \aluI|Mux0~8_combout\,
	sclr => \upload~input_o\,
	sload => \A2D[3][0]~0_combout\,
	ena => \A2D[2][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \A2D[2][7]~q\);

-- Location: MLABCELL_X42_Y35_N36
\Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = ( \databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[3][7]~q\ ) ) ) # ( !\databus[1]~41_combout\ & ( \databus[0]~30_combout\ & ( \A2D[1][7]~q\ ) ) ) # ( \databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[2][7]~q\ ) 
-- ) ) # ( !\databus[1]~41_combout\ & ( !\databus[0]~30_combout\ & ( \A2D[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[2][7]~q\,
	datab => \ALT_INV_A2D[0][7]~q\,
	datac => \ALT_INV_A2D[1][7]~q\,
	datad => \ALT_INV_A2D[3][7]~q\,
	datae => \ALT_INV_databus[1]~41_combout\,
	dataf => \ALT_INV_databus[0]~30_combout\,
	combout => \Mux19~0_combout\);

-- Location: MLABCELL_X42_Y35_N6
\Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = ( \databus[7]~50_combout\ & ( ((!IR(0) & IR(2))) # (\Mux19~0_combout\) ) ) # ( !\databus[7]~50_combout\ & ( (\Mux19~0_combout\ & ((!IR(2)) # (IR(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001001100010011000100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => \ALT_INV_Mux19~0_combout\,
	datac => ALT_INV_IR(2),
	dataf => \ALT_INV_databus[7]~50_combout\,
	combout => \Mux54~0_combout\);

-- Location: LABCELL_X41_Y33_N51
\Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~17_sumout\ = SUM(( IP(7) ) + ( GND ) + ( \Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_IP(7),
	cin => \Add4~22\,
	sumout => \Add4~17_sumout\);

-- Location: LABCELL_X40_Y35_N36
\IP~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \IP~16_combout\ = ( !\upload~input_o\ & ( \Add1~13_sumout\ & ( (!\IP[6]~0_combout\ & ((!\IP[6]~1_combout\ & (\databus[7]~50_combout\)) # (\IP[6]~1_combout\ & ((\Add4~17_sumout\))))) # (\IP[6]~0_combout\ & (((!\IP[6]~1_combout\)))) ) ) ) # ( 
-- !\upload~input_o\ & ( !\Add1~13_sumout\ & ( (!\IP[6]~0_combout\ & ((!\IP[6]~1_combout\ & (\databus[7]~50_combout\)) # (\IP[6]~1_combout\ & ((\Add4~17_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010000000000000000001110000011110100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IP[6]~0_combout\,
	datab => \ALT_INV_databus[7]~50_combout\,
	datac => \ALT_INV_IP[6]~1_combout\,
	datad => \ALT_INV_Add4~17_sumout\,
	datae => \ALT_INV_upload~input_o\,
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \IP~16_combout\);

-- Location: FF_X39_Y35_N20
\IP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \IP~16_combout\,
	sload => VCC,
	ena => \IP[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IP(7));

-- Location: MLABCELL_X42_Y36_N18
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( IP(7) ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_IP(7),
	cin => \Add1~18\,
	sumout => \Add1~13_sumout\);

-- Location: FF_X42_Y35_N7
\data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux54~0_combout\,
	asdata => \Add1~13_sumout\,
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(7));

-- Location: FF_X49_Y31_N14
\rxbyte_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \uart|data_valid~q\,
	asdata => \uart|data_out\(7),
	sload => VCC,
	ena => \rxbyte_c[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rxbyte_c(7));

-- Location: LABCELL_X41_Y31_N12
\RAM[15][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	combout => \RAM[15][7]~feeder_combout\);

-- Location: FF_X41_Y31_N14
\RAM[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][7]~q\);

-- Location: LABCELL_X47_Y30_N48
\RAM[3][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(7),
	combout => \RAM[3][7]~feeder_combout\);

-- Location: FF_X47_Y30_N50
\RAM[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][7]~q\);

-- Location: MLABCELL_X42_Y31_N18
\RAM~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~87_combout\ = ( \Decoder3~4_combout\ & ( rxbyte_c(7) ) ) # ( !\Decoder3~4_combout\ & ( \databus[7]~50_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	datad => \ALT_INV_databus[7]~50_combout\,
	dataf => \ALT_INV_Decoder3~4_combout\,
	combout => \RAM~87_combout\);

-- Location: FF_X42_Y31_N20
\RAM[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~87_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][7]~q\);

-- Location: MLABCELL_X42_Y31_N30
\RAM~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~88_combout\ = ( \databus[7]~50_combout\ & ( \Decoder3~5_combout\ & ( (!\Decoder3~6_combout\) # (rxbyte_c(7)) ) ) ) # ( !\databus[7]~50_combout\ & ( \Decoder3~5_combout\ & ( (\Decoder3~6_combout\ & rxbyte_c(7)) ) ) ) # ( \databus[7]~50_combout\ & ( 
-- !\Decoder3~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(7),
	datae => \ALT_INV_databus[7]~50_combout\,
	dataf => \ALT_INV_Decoder3~5_combout\,
	combout => \RAM~88_combout\);

-- Location: FF_X42_Y31_N32
\RAM[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~88_combout\,
	ena => \RAM[11][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][7]~q\);

-- Location: MLABCELL_X42_Y31_N6
\databus[7]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~48_combout\ = ( \RAM[7][7]~q\ & ( \RAM[11][7]~q\ & ( (!addr_reg(2) & (((addr_reg(3)) # (\RAM[3][7]~q\)))) # (addr_reg(2) & (((!addr_reg(3))) # (\RAM[15][7]~q\))) ) ) ) # ( !\RAM[7][7]~q\ & ( \RAM[11][7]~q\ & ( (!addr_reg(2) & (((addr_reg(3)) # 
-- (\RAM[3][7]~q\)))) # (addr_reg(2) & (\RAM[15][7]~q\ & ((addr_reg(3))))) ) ) ) # ( \RAM[7][7]~q\ & ( !\RAM[11][7]~q\ & ( (!addr_reg(2) & (((\RAM[3][7]~q\ & !addr_reg(3))))) # (addr_reg(2) & (((!addr_reg(3))) # (\RAM[15][7]~q\))) ) ) ) # ( !\RAM[7][7]~q\ & 
-- ( !\RAM[11][7]~q\ & ( (!addr_reg(2) & (((\RAM[3][7]~q\ & !addr_reg(3))))) # (addr_reg(2) & (\RAM[15][7]~q\ & ((addr_reg(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[15][7]~q\,
	datab => \ALT_INV_RAM[3][7]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(3),
	datae => \ALT_INV_RAM[7][7]~q\,
	dataf => \ALT_INV_RAM[11][7]~q\,
	combout => \databus[7]~48_combout\);

-- Location: MLABCELL_X42_Y33_N6
\RAM~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~91_combout\ = (!\Decoder3~6_combout\ & (((\databus[7]~50_combout\)))) # (\Decoder3~6_combout\ & ((!\Decoder3~13_combout\ & ((\databus[7]~50_combout\))) # (\Decoder3~13_combout\ & (rxbyte_c(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~6_combout\,
	datab => \ALT_INV_Decoder3~13_combout\,
	datac => ALT_INV_rxbyte_c(7),
	datad => \ALT_INV_databus[7]~50_combout\,
	combout => \RAM~91_combout\);

-- Location: FF_X42_Y33_N8
\RAM[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~91_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][7]~q\);

-- Location: MLABCELL_X42_Y33_N42
\RAM[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	combout => \RAM[8][7]~feeder_combout\);

-- Location: FF_X42_Y33_N44
\RAM[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][7]~q\);

-- Location: MLABCELL_X42_Y33_N54
\RAM~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~99_combout\ = ( \databus[7]~50_combout\ & ( rx_cnt(4) ) ) # ( \databus[7]~50_combout\ & ( !rx_cnt(4) & ( ((!\Decoder3~14_combout\) # ((rx_cnt(1)) # (rxbyte_c(7)))) # (rx_cnt(2)) ) ) ) # ( !\databus[7]~50_combout\ & ( !rx_cnt(4) & ( (!rx_cnt(2) & 
-- (\Decoder3~14_combout\ & (rxbyte_c(7) & !rx_cnt(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000110111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rxbyte_c(7),
	datad => ALT_INV_rx_cnt(1),
	datae => \ALT_INV_databus[7]~50_combout\,
	dataf => ALT_INV_rx_cnt(4),
	combout => \RAM~99_combout\);

-- Location: FF_X42_Y33_N56
\RAM[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~99_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][7]~q\);

-- Location: LABCELL_X39_Y30_N27
\RAM[4][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][7]~feeder_combout\ = ( rxbyte_c(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(7),
	combout => \RAM[4][7]~feeder_combout\);

-- Location: FF_X39_Y30_N29
\RAM[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][7]~q\);

-- Location: MLABCELL_X42_Y33_N18
\databus[7]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~45_combout\ = ( \RAM[0][7]~q\ & ( \RAM[4][7]~q\ & ( (!addr_reg(3)) # ((!addr_reg(2) & ((\RAM[8][7]~q\))) # (addr_reg(2) & (\RAM[12][7]~q\))) ) ) ) # ( !\RAM[0][7]~q\ & ( \RAM[4][7]~q\ & ( (!addr_reg(3) & (((addr_reg(2))))) # (addr_reg(3) & 
-- ((!addr_reg(2) & ((\RAM[8][7]~q\))) # (addr_reg(2) & (\RAM[12][7]~q\)))) ) ) ) # ( \RAM[0][7]~q\ & ( !\RAM[4][7]~q\ & ( (!addr_reg(3) & (((!addr_reg(2))))) # (addr_reg(3) & ((!addr_reg(2) & ((\RAM[8][7]~q\))) # (addr_reg(2) & (\RAM[12][7]~q\)))) ) ) ) # ( 
-- !\RAM[0][7]~q\ & ( !\RAM[4][7]~q\ & ( (addr_reg(3) & ((!addr_reg(2) & ((\RAM[8][7]~q\))) # (addr_reg(2) & (\RAM[12][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[12][7]~q\,
	datab => \ALT_INV_RAM[8][7]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[0][7]~q\,
	dataf => \ALT_INV_RAM[4][7]~q\,
	combout => \databus[7]~45_combout\);

-- Location: LABCELL_X43_Y31_N51
\RAM~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~93_combout\ = (!\Decoder3~5_combout\ & (((\databus[7]~50_combout\)))) # (\Decoder3~5_combout\ & ((!\Decoder3~15_combout\ & ((\databus[7]~50_combout\))) # (\Decoder3~15_combout\ & (rxbyte_c(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~5_combout\,
	datab => \ALT_INV_Decoder3~15_combout\,
	datac => ALT_INV_rxbyte_c(7),
	datad => \ALT_INV_databus[7]~50_combout\,
	combout => \RAM~93_combout\);

-- Location: FF_X43_Y31_N53
\RAM[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~93_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][7]~q\);

-- Location: LABCELL_X43_Y34_N42
\RAM~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~100_combout\ = ( \databus[7]~50_combout\ & ( (!\Decoder3~22_combout\) # (rxbyte_c(7)) ) ) # ( !\databus[7]~50_combout\ & ( (rxbyte_c(7) & \Decoder3~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	datad => \ALT_INV_Decoder3~22_combout\,
	dataf => \ALT_INV_databus[7]~50_combout\,
	combout => \RAM~100_combout\);

-- Location: FF_X43_Y34_N44
\RAM[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~100_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][7]~q\);

-- Location: LABCELL_X43_Y31_N15
\RAM[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	combout => \RAM[5][7]~feeder_combout\);

-- Location: FF_X43_Y31_N17
\RAM[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][7]~q\);

-- Location: LABCELL_X43_Y31_N0
\RAM~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~94_combout\ = ( \Decoder3~16_combout\ & ( (!\Decoder3~5_combout\ & ((\databus[7]~50_combout\))) # (\Decoder3~5_combout\ & (rxbyte_c(7))) ) ) # ( !\Decoder3~16_combout\ & ( \databus[7]~50_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(7),
	datad => \ALT_INV_databus[7]~50_combout\,
	dataf => \ALT_INV_Decoder3~16_combout\,
	combout => \RAM~94_combout\);

-- Location: FF_X43_Y31_N2
\RAM[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~94_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][7]~q\);

-- Location: LABCELL_X43_Y31_N36
\databus[7]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~47_combout\ = ( \RAM[5][7]~q\ & ( \RAM[13][7]~q\ & ( ((!addr_reg(3) & ((\RAM[1][7]~q\))) # (addr_reg(3) & (\RAM[9][7]~q\))) # (addr_reg(2)) ) ) ) # ( !\RAM[5][7]~q\ & ( \RAM[13][7]~q\ & ( (!addr_reg(3) & (((\RAM[1][7]~q\ & !addr_reg(2))))) # 
-- (addr_reg(3) & (((addr_reg(2))) # (\RAM[9][7]~q\))) ) ) ) # ( \RAM[5][7]~q\ & ( !\RAM[13][7]~q\ & ( (!addr_reg(3) & (((addr_reg(2)) # (\RAM[1][7]~q\)))) # (addr_reg(3) & (\RAM[9][7]~q\ & ((!addr_reg(2))))) ) ) ) # ( !\RAM[5][7]~q\ & ( !\RAM[13][7]~q\ & ( 
-- (!addr_reg(2) & ((!addr_reg(3) & ((\RAM[1][7]~q\))) # (addr_reg(3) & (\RAM[9][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[9][7]~q\,
	datab => \ALT_INV_RAM[1][7]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[5][7]~q\,
	dataf => \ALT_INV_RAM[13][7]~q\,
	combout => \databus[7]~47_combout\);

-- Location: LABCELL_X44_Y31_N48
\RAM[6][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	combout => \RAM[6][7]~feeder_combout\);

-- Location: FF_X44_Y31_N50
\RAM[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][7]~q\);

-- Location: LABCELL_X43_Y29_N24
\RAM~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~97_combout\ = (!\Decoder3~16_combout\ & (((\databus[7]~50_combout\)))) # (\Decoder3~16_combout\ & ((!\Decoder3~13_combout\ & ((\databus[7]~50_combout\))) # (\Decoder3~13_combout\ & (rxbyte_c(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~13_combout\,
	datac => ALT_INV_rxbyte_c(7),
	datad => \ALT_INV_databus[7]~50_combout\,
	combout => \RAM~97_combout\);

-- Location: FF_X43_Y29_N26
\RAM[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~97_combout\,
	ena => \RAM[14][2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][7]~q\);

-- Location: LABCELL_X43_Y29_N48
\RAM[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	combout => \RAM[2][7]~feeder_combout\);

-- Location: FF_X43_Y29_N50
\RAM[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][7]~q\);

-- Location: LABCELL_X43_Y29_N0
\RAM~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~95_combout\ = ( \databus[7]~50_combout\ & ( \Decoder3~15_combout\ & ( (!\Decoder3~13_combout\) # (rxbyte_c(7)) ) ) ) # ( !\databus[7]~50_combout\ & ( \Decoder3~15_combout\ & ( (rxbyte_c(7) & \Decoder3~13_combout\) ) ) ) # ( \databus[7]~50_combout\ & 
-- ( !\Decoder3~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(7),
	datab => \ALT_INV_Decoder3~13_combout\,
	datae => \ALT_INV_databus[7]~50_combout\,
	dataf => \ALT_INV_Decoder3~15_combout\,
	combout => \RAM~95_combout\);

-- Location: FF_X43_Y29_N2
\RAM[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~95_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][7]~q\);

-- Location: LABCELL_X43_Y29_N54
\databus[7]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~46_combout\ = ( \RAM[2][7]~q\ & ( \RAM[10][7]~q\ & ( (!addr_reg(2)) # ((!addr_reg(3) & (\RAM[6][7]~q\)) # (addr_reg(3) & ((\RAM[14][7]~q\)))) ) ) ) # ( !\RAM[2][7]~q\ & ( \RAM[10][7]~q\ & ( (!addr_reg(3) & (\RAM[6][7]~q\ & ((addr_reg(2))))) # 
-- (addr_reg(3) & (((!addr_reg(2)) # (\RAM[14][7]~q\)))) ) ) ) # ( \RAM[2][7]~q\ & ( !\RAM[10][7]~q\ & ( (!addr_reg(3) & (((!addr_reg(2))) # (\RAM[6][7]~q\))) # (addr_reg(3) & (((\RAM[14][7]~q\ & addr_reg(2))))) ) ) ) # ( !\RAM[2][7]~q\ & ( !\RAM[10][7]~q\ & 
-- ( (addr_reg(2) & ((!addr_reg(3) & (\RAM[6][7]~q\)) # (addr_reg(3) & ((\RAM[14][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[6][7]~q\,
	datab => \ALT_INV_RAM[14][7]~q\,
	datac => ALT_INV_addr_reg(3),
	datad => ALT_INV_addr_reg(2),
	datae => \ALT_INV_RAM[2][7]~q\,
	dataf => \ALT_INV_RAM[10][7]~q\,
	combout => \databus[7]~46_combout\);

-- Location: MLABCELL_X42_Y31_N24
\databus[7]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~49_combout\ = ( addr_reg(1) & ( \databus[7]~46_combout\ & ( (!addr_reg(0)) # (\databus[7]~48_combout\) ) ) ) # ( !addr_reg(1) & ( \databus[7]~46_combout\ & ( (!addr_reg(0) & (\databus[7]~45_combout\)) # (addr_reg(0) & 
-- ((\databus[7]~47_combout\))) ) ) ) # ( addr_reg(1) & ( !\databus[7]~46_combout\ & ( (\databus[7]~48_combout\ & addr_reg(0)) ) ) ) # ( !addr_reg(1) & ( !\databus[7]~46_combout\ & ( (!addr_reg(0) & (\databus[7]~45_combout\)) # (addr_reg(0) & 
-- ((\databus[7]~47_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[7]~48_combout\,
	datab => \ALT_INV_databus[7]~45_combout\,
	datac => ALT_INV_addr_reg(0),
	datad => \ALT_INV_databus[7]~47_combout\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_databus[7]~46_combout\,
	combout => \databus[7]~49_combout\);

-- Location: MLABCELL_X42_Y29_N57
\RAM[25][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[25][7]~feeder_combout\ = ( rxbyte_c(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(7),
	combout => \RAM[25][7]~feeder_combout\);

-- Location: FF_X42_Y29_N59
\RAM[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][7]~q\);

-- Location: LABCELL_X39_Y30_N3
\RAM~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~96_combout\ = ( \databus[7]~50_combout\ & ( rx_cnt(4) & ( ((!\Decoder3~15_combout\) # (!\Decoder3~14_combout\)) # (rxbyte_c(7)) ) ) ) # ( !\databus[7]~50_combout\ & ( rx_cnt(4) & ( (rxbyte_c(7) & (\Decoder3~15_combout\ & \Decoder3~14_combout\)) ) ) ) 
-- # ( \databus[7]~50_combout\ & ( !rx_cnt(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100011111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(7),
	datab => \ALT_INV_Decoder3~15_combout\,
	datad => \ALT_INV_Decoder3~14_combout\,
	datae => \ALT_INV_databus[7]~50_combout\,
	dataf => ALT_INV_rx_cnt(4),
	combout => \RAM~96_combout\);

-- Location: FF_X39_Y30_N5
\RAM[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~96_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][7]~q\);

-- Location: LABCELL_X47_Y31_N42
\RAM~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~89_combout\ = ( \databus[7]~50_combout\ & ( \Decoder3~10_combout\ & ( (!rx_cnt(4)) # (rxbyte_c(7)) ) ) ) # ( !\databus[7]~50_combout\ & ( \Decoder3~10_combout\ & ( (rxbyte_c(7) & rx_cnt(4)) ) ) ) # ( \databus[7]~50_combout\ & ( !\Decoder3~10_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(7),
	datab => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_databus[7]~50_combout\,
	dataf => \ALT_INV_Decoder3~10_combout\,
	combout => \RAM~89_combout\);

-- Location: FF_X47_Y31_N44
\RAM[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~89_combout\,
	ena => \RAM[19][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][7]~q\);

-- Location: MLABCELL_X42_Y28_N39
\RAM[17][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(7),
	combout => \RAM[17][7]~feeder_combout\);

-- Location: FF_X42_Y28_N41
\RAM[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][7]~q\);

-- Location: MLABCELL_X42_Y31_N54
\RAM~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~90_combout\ = ( \databus[7]~50_combout\ & ( rx_cnt(4) & ( (!\Decoder3~14_combout\) # (((rx_cnt(2)) # (rxbyte_c(7))) # (rx_cnt(1))) ) ) ) # ( !\databus[7]~50_combout\ & ( rx_cnt(4) & ( (\Decoder3~14_combout\ & (!rx_cnt(1) & (rxbyte_c(7) & 
-- !rx_cnt(2)))) ) ) ) # ( \databus[7]~50_combout\ & ( !rx_cnt(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000100000000001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rx_cnt(1),
	datac => ALT_INV_rxbyte_c(7),
	datad => ALT_INV_rx_cnt(2),
	datae => \ALT_INV_databus[7]~50_combout\,
	dataf => ALT_INV_rx_cnt(4),
	combout => \RAM~90_combout\);

-- Location: FF_X42_Y31_N56
\RAM[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~90_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][7]~q\);

-- Location: MLABCELL_X42_Y31_N12
\databus[7]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~42_combout\ = ( addr_reg(1) & ( \RAM[16][7]~q\ & ( (!addr_reg(0) & (\RAM[18][7]~q\)) # (addr_reg(0) & ((\RAM[19][7]~q\))) ) ) ) # ( !addr_reg(1) & ( \RAM[16][7]~q\ & ( (!addr_reg(0)) # (\RAM[17][7]~q\) ) ) ) # ( addr_reg(1) & ( !\RAM[16][7]~q\ 
-- & ( (!addr_reg(0) & (\RAM[18][7]~q\)) # (addr_reg(0) & ((\RAM[19][7]~q\))) ) ) ) # ( !addr_reg(1) & ( !\RAM[16][7]~q\ & ( (addr_reg(0) & \RAM[17][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(0),
	datab => \ALT_INV_RAM[18][7]~q\,
	datac => \ALT_INV_RAM[19][7]~q\,
	datad => \ALT_INV_RAM[17][7]~q\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_RAM[16][7]~q\,
	combout => \databus[7]~42_combout\);

-- Location: MLABCELL_X45_Y31_N6
\RAM[24][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(7),
	combout => \RAM[24][7]~feeder_combout\);

-- Location: FF_X45_Y31_N8
\RAM[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][7]~q\);

-- Location: LABCELL_X43_Y33_N57
\RAM[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][7]~feeder_combout\ = rxbyte_c(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(7),
	combout => \RAM[21][7]~feeder_combout\);

-- Location: FF_X43_Y33_N59
\RAM[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][7]~feeder_combout\,
	asdata => \databus[7]~50_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][7]~q\);

-- Location: MLABCELL_X45_Y30_N0
\RAM~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~92_combout\ = ( rx_cnt(2) & ( \databus[7]~50_combout\ & ( (!rx_cnt(4)) # ((!\Decoder3~14_combout\) # ((rx_cnt(1)) # (rxbyte_c(7)))) ) ) ) # ( !rx_cnt(2) & ( \databus[7]~50_combout\ ) ) # ( rx_cnt(2) & ( !\databus[7]~50_combout\ & ( (rx_cnt(4) & 
-- (\Decoder3~14_combout\ & (rxbyte_c(7) & !rx_cnt(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111111111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rxbyte_c(7),
	datad => ALT_INV_rx_cnt(1),
	datae => ALT_INV_rx_cnt(2),
	dataf => \ALT_INV_databus[7]~50_combout\,
	combout => \RAM~92_combout\);

-- Location: FF_X45_Y30_N2
\RAM[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~92_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][7]~q\);

-- Location: LABCELL_X44_Y31_N27
\RAM~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~98_combout\ = ( \databus[7]~50_combout\ & ( \Decoder3~21_combout\ & ( (!rx_cnt(4)) # (rxbyte_c(7)) ) ) ) # ( !\databus[7]~50_combout\ & ( \Decoder3~21_combout\ & ( (rxbyte_c(7) & rx_cnt(4)) ) ) ) # ( \databus[7]~50_combout\ & ( !\Decoder3~21_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(7),
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_databus[7]~50_combout\,
	dataf => \ALT_INV_Decoder3~21_combout\,
	combout => \RAM~98_combout\);

-- Location: FF_X44_Y31_N29
\RAM[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~98_combout\,
	ena => \RAM[22][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][7]~q\);

-- Location: LABCELL_X44_Y31_N18
\RAM~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~86_combout\ = ( rxbyte_c(7) & ( (\databus[7]~50_combout\) # (\Decoder3~1_combout\) ) ) # ( !rxbyte_c(7) & ( (!\Decoder3~1_combout\ & \databus[7]~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Decoder3~1_combout\,
	datad => \ALT_INV_databus[7]~50_combout\,
	dataf => ALT_INV_rxbyte_c(7),
	combout => \RAM~86_combout\);

-- Location: FF_X44_Y31_N20
\RAM[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~86_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][7]~q\);

-- Location: LABCELL_X44_Y31_N12
\databus[7]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~43_combout\ = ( \RAM[22][7]~q\ & ( \RAM[23][7]~q\ & ( ((!addr_reg(0) & ((\RAM[20][7]~q\))) # (addr_reg(0) & (\RAM[21][7]~q\))) # (addr_reg(1)) ) ) ) # ( !\RAM[22][7]~q\ & ( \RAM[23][7]~q\ & ( (!addr_reg(1) & ((!addr_reg(0) & 
-- ((\RAM[20][7]~q\))) # (addr_reg(0) & (\RAM[21][7]~q\)))) # (addr_reg(1) & (((addr_reg(0))))) ) ) ) # ( \RAM[22][7]~q\ & ( !\RAM[23][7]~q\ & ( (!addr_reg(1) & ((!addr_reg(0) & ((\RAM[20][7]~q\))) # (addr_reg(0) & (\RAM[21][7]~q\)))) # (addr_reg(1) & 
-- (((!addr_reg(0))))) ) ) ) # ( !\RAM[22][7]~q\ & ( !\RAM[23][7]~q\ & ( (!addr_reg(1) & ((!addr_reg(0) & ((\RAM[20][7]~q\))) # (addr_reg(0) & (\RAM[21][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(1),
	datab => \ALT_INV_RAM[21][7]~q\,
	datac => \ALT_INV_RAM[20][7]~q\,
	datad => ALT_INV_addr_reg(0),
	datae => \ALT_INV_RAM[22][7]~q\,
	dataf => \ALT_INV_RAM[23][7]~q\,
	combout => \databus[7]~43_combout\);

-- Location: MLABCELL_X42_Y31_N0
\databus[7]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~44_combout\ = ( \RAM[24][7]~q\ & ( \databus[7]~43_combout\ & ( (!\databus[7]~2_combout\ & (((addr_reg(3)) # (\databus[7]~42_combout\)))) # (\databus[7]~2_combout\ & (((!addr_reg(3))) # (\RAM[25][7]~q\))) ) ) ) # ( !\RAM[24][7]~q\ & ( 
-- \databus[7]~43_combout\ & ( (!\databus[7]~2_combout\ & (((\databus[7]~42_combout\ & !addr_reg(3))))) # (\databus[7]~2_combout\ & (((!addr_reg(3))) # (\RAM[25][7]~q\))) ) ) ) # ( \RAM[24][7]~q\ & ( !\databus[7]~43_combout\ & ( (!\databus[7]~2_combout\ & 
-- (((addr_reg(3)) # (\databus[7]~42_combout\)))) # (\databus[7]~2_combout\ & (\RAM[25][7]~q\ & ((addr_reg(3))))) ) ) ) # ( !\RAM[24][7]~q\ & ( !\databus[7]~43_combout\ & ( (!\databus[7]~2_combout\ & (((\databus[7]~42_combout\ & !addr_reg(3))))) # 
-- (\databus[7]~2_combout\ & (\RAM[25][7]~q\ & ((addr_reg(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[25][7]~q\,
	datab => \ALT_INV_databus[7]~42_combout\,
	datac => \ALT_INV_databus[7]~2_combout\,
	datad => ALT_INV_addr_reg(3),
	datae => \ALT_INV_RAM[24][7]~q\,
	dataf => \ALT_INV_databus[7]~43_combout\,
	combout => \databus[7]~44_combout\);

-- Location: MLABCELL_X42_Y31_N21
\databus[7]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[7]~50_combout\ = ( \databus[7]~44_combout\ & ( (!\OE~q\ & (data_reg(7))) # (\OE~q\ & (((addr_reg(4)) # (\databus[7]~49_combout\)))) ) ) # ( !\databus[7]~44_combout\ & ( (!\OE~q\ & (data_reg(7))) # (\OE~q\ & (((\databus[7]~49_combout\ & 
-- !addr_reg(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110000010101010011000001010101001111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_data_reg(7),
	datab => \ALT_INV_databus[7]~49_combout\,
	datac => ALT_INV_addr_reg(4),
	datad => \ALT_INV_OE~q\,
	dataf => \ALT_INV_databus[7]~44_combout\,
	combout => \databus[7]~50_combout\);

-- Location: FF_X39_Y35_N2
\IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[7]~50_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(7));

-- Location: LABCELL_X36_Y32_N42
\state~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~25_combout\ = ( \state~17_combout\ & ( (\state.fst3~q\ & ((!\state~20_combout\) # (IR(7)))) ) ) # ( !\state~17_combout\ & ( \state.fst3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(7),
	datac => \ALT_INV_state.fst3~q\,
	datad => \ALT_INV_state~20_combout\,
	dataf => \ALT_INV_state~17_combout\,
	combout => \state~25_combout\);

-- Location: LABCELL_X36_Y32_N12
\state~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~26_combout\ = ( \WideOr6~0_combout\ & ( (\state.wst1~q\ & !\upload~input_o\) ) ) # ( !\WideOr6~0_combout\ & ( (\state~25_combout\ & (!\upload~input_o\ & \state.wst2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~25_combout\,
	datab => \ALT_INV_state.wst1~q\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_state.wst2~q\,
	dataf => \ALT_INV_WideOr6~0_combout\,
	combout => \state~26_combout\);

-- Location: FF_X36_Y32_N14
\state.wst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.wst2~q\);

-- Location: LABCELL_X36_Y32_N48
\state~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~29_combout\ = ( \WideOr6~0_combout\ & ( (!\upload~input_o\ & \state.wst2~q\) ) ) # ( !\WideOr6~0_combout\ & ( (!\upload~input_o\ & (\state~25_combout\ & \state.wst3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => \ALT_INV_state.wst2~q\,
	datac => \ALT_INV_state~25_combout\,
	datad => \ALT_INV_state.wst3~q\,
	dataf => \ALT_INV_WideOr6~0_combout\,
	combout => \state~29_combout\);

-- Location: FF_X36_Y32_N50
\state.wst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.wst3~q\);

-- Location: LABCELL_X36_Y32_N33
\state~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~28_combout\ = ( \WideOr6~0_combout\ & ( (\state.wst3~q\ & !\upload~input_o\) ) ) # ( !\WideOr6~0_combout\ & ( (!\upload~input_o\ & (\state~25_combout\ & \state.wst4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.wst3~q\,
	datab => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_state~25_combout\,
	datad => \ALT_INV_state.wst4~q\,
	dataf => \ALT_INV_WideOr6~0_combout\,
	combout => \state~28_combout\);

-- Location: FF_X36_Y32_N35
\state.wst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.wst4~q\);

-- Location: LABCELL_X36_Y32_N0
\Selector58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector58~0_combout\ = ( \WideOr6~0_combout\ & ( \state.wst4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state.wst4~q\,
	dataf => \ALT_INV_WideOr6~0_combout\,
	combout => \Selector58~0_combout\);

-- Location: LABCELL_X43_Y34_N6
\state~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~22_combout\ = ( \Mux35~0_combout\ & ( (!IR(3) & (IR(1) & (IR(2) & !IR(0)))) # (IR(3) & (!IR(1) & (!IR(2) & IR(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010010000000000001001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(3),
	datab => ALT_INV_IR(1),
	datac => ALT_INV_IR(2),
	datad => ALT_INV_IR(0),
	dataf => \ALT_INV_Mux35~0_combout\,
	combout => \state~22_combout\);

-- Location: LABCELL_X43_Y34_N36
\state~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~23_combout\ = ( \state~22_combout\ & ( (IR(5) & ((!\state.fst1~q\) # (\I_state.ist3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst1~q\,
	datac => ALT_INV_IR(5),
	datad => \ALT_INV_I_state.ist3~q\,
	dataf => \ALT_INV_state~22_combout\,
	combout => \state~23_combout\);

-- Location: MLABCELL_X37_Y34_N15
\Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~3_combout\ = ( \Mux35~0_combout\ & ( (IR(2) & ((!\state.fst1~q\) # (\I_state.ist3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist3~q\,
	datac => ALT_INV_IR(2),
	datad => \ALT_INV_state.fst1~q\,
	dataf => \ALT_INV_Mux35~0_combout\,
	combout => \Mux47~3_combout\);

-- Location: LABCELL_X43_Y34_N39
\Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~1_combout\ = ( \Mux46~6_combout\ & ( (!\state.fst1~q\) # (\I_state.ist4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst1~q\,
	datad => \ALT_INV_I_state.ist4~q\,
	dataf => \ALT_INV_Mux46~6_combout\,
	combout => \Mux47~1_combout\);

-- Location: LABCELL_X43_Y34_N30
\Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~2_combout\ = ( !\Mux35~0_combout\ & ( (!\state.fst1~q\) # (\I_state.ist4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state.fst1~q\,
	datad => \ALT_INV_I_state.ist4~q\,
	dataf => \ALT_INV_Mux35~0_combout\,
	combout => \Mux47~2_combout\);

-- Location: LABCELL_X43_Y34_N45
\Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = ( \state.fst1~q\ & ( (\Mux46~0_combout\ & ((!IR(6) & (\I_state.ist3~q\)) # (IR(6) & ((\I_state.ist4~q\))))) ) ) # ( !\state.fst1~q\ & ( \Mux46~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000100000101010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~0_combout\,
	datab => ALT_INV_IR(6),
	datac => \ALT_INV_I_state.ist3~q\,
	datad => \ALT_INV_I_state.ist4~q\,
	dataf => \ALT_INV_state.fst1~q\,
	combout => \Mux47~0_combout\);

-- Location: LABCELL_X43_Y34_N18
\Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~4_combout\ = ( \Mux47~0_combout\ & ( IR(3) & ( (!IR(0) & ((\Mux47~2_combout\))) # (IR(0) & (\Mux47~3_combout\)) ) ) ) # ( !\Mux47~0_combout\ & ( IR(3) & ( (!IR(0) & ((\Mux47~2_combout\))) # (IR(0) & (\Mux47~3_combout\)) ) ) ) # ( \Mux47~0_combout\ 
-- & ( !IR(3) & ( (!IR(0)) # (\Mux47~1_combout\) ) ) ) # ( !\Mux47~0_combout\ & ( !IR(3) & ( (\Mux47~1_combout\ & IR(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~3_combout\,
	datab => \ALT_INV_Mux47~1_combout\,
	datac => ALT_INV_IR(0),
	datad => \ALT_INV_Mux47~2_combout\,
	datae => \ALT_INV_Mux47~0_combout\,
	dataf => ALT_INV_IR(3),
	combout => \Mux47~4_combout\);

-- Location: LABCELL_X43_Y34_N24
\state~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~24_combout\ = ( \Mux10~4_combout\ & ( \Mux47~4_combout\ & ( (!\upload~input_o\ & (!\Selector58~0_combout\ & !\state~13_combout\)) ) ) ) # ( !\Mux10~4_combout\ & ( \Mux47~4_combout\ & ( (!\upload~input_o\ & (!\Selector58~0_combout\ & 
-- ((!\state~23_combout\) # (!\state~13_combout\)))) ) ) ) # ( \Mux10~4_combout\ & ( !\Mux47~4_combout\ & ( (!\upload~input_o\ & (!\Selector58~0_combout\ & ((!\state~23_combout\) # (!\state~13_combout\)))) ) ) ) # ( !\Mux10~4_combout\ & ( !\Mux47~4_combout\ 
-- & ( (!\upload~input_o\ & (!\Selector58~0_combout\ & ((!\state~23_combout\) # (!\state~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000100000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_upload~input_o\,
	datab => \ALT_INV_Selector58~0_combout\,
	datac => \ALT_INV_state~23_combout\,
	datad => \ALT_INV_state~13_combout\,
	datae => \ALT_INV_Mux10~4_combout\,
	dataf => \ALT_INV_Mux47~4_combout\,
	combout => \state~24_combout\);

-- Location: FF_X43_Y34_N26
\state.fst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state.fst1~q\);

-- Location: LABCELL_X35_Y32_N6
\Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = ( IR(6) & ( IR(2) & ( (!\I_state.ist1~q\ & (((IR(4) & !IR(3))) # (IR(0)))) ) ) ) # ( !IR(6) & ( IR(2) & ( (!\I_state.ist1~q\ & ((!IR(0) & (IR(4))) # (IR(0) & ((!IR(4)) # (!IR(3)))))) ) ) ) # ( IR(6) & ( !IR(2) & ( (!\I_state.ist1~q\ & 
-- ((!IR(3)) # (IR(0)))) ) ) ) # ( !IR(6) & ( !IR(2) & ( (!\I_state.ist1~q\ & ((!IR(0) $ (IR(3))) # (IR(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000101010101010100010001000101010001010000010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist1~q\,
	datab => ALT_INV_IR(0),
	datac => ALT_INV_IR(4),
	datad => ALT_INV_IR(3),
	datae => ALT_INV_IR(6),
	dataf => ALT_INV_IR(2),
	combout => \Mux32~0_combout\);

-- Location: LABCELL_X35_Y32_N0
\Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~1_combout\ = ( !IR(1) & ( (!\I_state.ist1~q\ & ((!IR(5) & (!\Mux46~1_combout\)) # (IR(5) & (((!\Mux46~12_combout\)))))) ) ) # ( IR(1) & ( (!IR(5) & ((((\Mux32~0_combout\))))) # (IR(5) & (!\I_state.ist1~q\ & (!\Mux35~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100010011000100010000001110101010000000100000000100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(5),
	datab => \ALT_INV_I_state.ist1~q\,
	datac => \ALT_INV_Mux35~1_combout\,
	datad => \ALT_INV_Mux32~0_combout\,
	datae => ALT_INV_IR(1),
	dataf => \ALT_INV_Mux46~12_combout\,
	datag => \ALT_INV_Mux46~1_combout\,
	combout => \Mux32~1_combout\);

-- Location: LABCELL_X36_Y32_N39
\I_state~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \I_state~20_combout\ = ( !\state.fst2~q\ & ( (\state.fst1~q\ & (!\upload~input_o\ & !\Mux32~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state.fst1~q\,
	datab => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_Mux32~1_combout\,
	dataf => \ALT_INV_state.fst2~q\,
	combout => \I_state~20_combout\);

-- Location: FF_X36_Y32_N41
\I_state.ist1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \I_state~20_combout\,
	sclr => IR(7),
	ena => \I_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I_state.ist1~q\);

-- Location: LABCELL_X35_Y32_N18
\Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = ( \Mux46~12_combout\ & ( !\I_state.ist1~q\ ) ) # ( !\Mux46~12_combout\ & ( \I_state.ist2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist1~q\,
	datac => \ALT_INV_I_state.ist2~q\,
	dataf => \ALT_INV_Mux46~12_combout\,
	combout => \Mux33~1_combout\);

-- Location: LABCELL_X35_Y32_N15
\Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = ( IR(2) & ( (!\Mux35~1_combout\ & ((!\I_state.ist2~q\))) # (\Mux35~1_combout\ & (\I_state.ist1~q\)) ) ) # ( !IR(2) & ( (!\I_state.ist2~q\ & ((!\Mux35~1_combout\) # (\I_state.ist1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110001001100010011000101110001011100010111000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist1~q\,
	datab => \ALT_INV_I_state.ist2~q\,
	datac => \ALT_INV_Mux35~1_combout\,
	dataf => ALT_INV_IR(2),
	combout => \Mux33~2_combout\);

-- Location: LABCELL_X35_Y32_N30
\Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~5_combout\ = ( IR(6) & ( \I_state.ist1~q\ & ( \I_state.ist2~q\ ) ) ) # ( !IR(6) & ( \I_state.ist1~q\ & ( (\I_state.ist2~q\ & ((!IR(4) & ((IR(3)) # (IR(2)))) # (IR(4) & ((!IR(2)) # (!IR(3)))))) ) ) ) # ( IR(6) & ( !\I_state.ist1~q\ & ( 
-- \I_state.ist2~q\ ) ) ) # ( !IR(6) & ( !\I_state.ist1~q\ & ( ((!IR(4) & (!IR(2) & !IR(3))) # (IR(4) & (IR(2) & IR(3)))) # (\I_state.ist2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100011111000011110000111100000111000011100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_I_state.ist2~q\,
	datad => ALT_INV_IR(3),
	datae => ALT_INV_IR(6),
	dataf => \ALT_INV_I_state.ist1~q\,
	combout => \Mux33~5_combout\);

-- Location: LABCELL_X35_Y32_N24
\Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = ( IR(6) & ( \I_state.ist1~q\ & ( (\I_state.ist2~q\ & (!IR(3) & ((!IR(2)) # (IR(4))))) ) ) ) # ( !IR(6) & ( \I_state.ist1~q\ & ( (\I_state.ist2~q\ & (((!IR(2) & !IR(3))) # (IR(4)))) ) ) ) # ( IR(6) & ( !\I_state.ist1~q\ & ( (((!IR(4) & 
-- IR(2))) # (IR(3))) # (\I_state.ist2~q\) ) ) ) # ( !IR(6) & ( !\I_state.ist1~q\ & ( ((!IR(4) & ((IR(3)) # (IR(2))))) # (\I_state.ist2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110101111001011111111111100001101000001010000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_I_state.ist2~q\,
	datad => ALT_INV_IR(3),
	datae => ALT_INV_IR(6),
	dataf => \ALT_INV_I_state.ist1~q\,
	combout => \Mux33~4_combout\);

-- Location: LABCELL_X35_Y32_N21
\Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~6_combout\ = ( \Mux33~4_combout\ & ( (!IR(0)) # (\Mux33~5_combout\) ) ) # ( !\Mux33~4_combout\ & ( (IR(0) & \Mux33~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_IR(0),
	datac => \ALT_INV_Mux33~5_combout\,
	dataf => \ALT_INV_Mux33~4_combout\,
	combout => \Mux33~6_combout\);

-- Location: LABCELL_X35_Y32_N12
\Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = (!\Mux46~1_combout\ & ((\I_state.ist2~q\))) # (\Mux46~1_combout\ & (!\I_state.ist1~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110101010001100111010101000110011101010100011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I_state.ist1~q\,
	datab => \ALT_INV_I_state.ist2~q\,
	datad => \ALT_INV_Mux46~1_combout\,
	combout => \Mux33~0_combout\);

-- Location: LABCELL_X35_Y32_N36
\Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = ( \Mux33~6_combout\ & ( \Mux33~0_combout\ & ( (!IR(5)) # ((!IR(1) & (\Mux33~1_combout\)) # (IR(1) & ((!\Mux33~2_combout\)))) ) ) ) # ( !\Mux33~6_combout\ & ( \Mux33~0_combout\ & ( (!IR(5) & (((!IR(1))))) # (IR(5) & ((!IR(1) & 
-- (\Mux33~1_combout\)) # (IR(1) & ((!\Mux33~2_combout\))))) ) ) ) # ( \Mux33~6_combout\ & ( !\Mux33~0_combout\ & ( (!IR(5) & (((IR(1))))) # (IR(5) & ((!IR(1) & (\Mux33~1_combout\)) # (IR(1) & ((!\Mux33~2_combout\))))) ) ) ) # ( !\Mux33~6_combout\ & ( 
-- !\Mux33~0_combout\ & ( (IR(5) & ((!IR(1) & (\Mux33~1_combout\)) # (IR(1) & ((!\Mux33~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001100000001011111110011110101000011001111010111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~1_combout\,
	datab => \ALT_INV_Mux33~2_combout\,
	datac => ALT_INV_IR(5),
	datad => ALT_INV_IR(1),
	datae => \ALT_INV_Mux33~6_combout\,
	dataf => \ALT_INV_Mux33~0_combout\,
	combout => \Mux33~3_combout\);

-- Location: LABCELL_X36_Y32_N18
\I_state~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \I_state~19_combout\ = ( !\state.fst2~q\ & ( (!\upload~input_o\ & (\Mux33~3_combout\ & \state.fst1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_upload~input_o\,
	datac => \ALT_INV_Mux33~3_combout\,
	datad => \ALT_INV_state.fst1~q\,
	dataf => \ALT_INV_state.fst2~q\,
	combout => \I_state~19_combout\);

-- Location: FF_X36_Y32_N20
\I_state.ist2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \I_state~19_combout\,
	sclr => IR(7),
	ena => \I_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I_state.ist2~q\);

-- Location: MLABCELL_X45_Y34_N39
\addr_reg[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr_reg[4]~20_combout\ = ( !IR(5) & ( (!IR(0) & (!\I_state.ist2~q\)) # (IR(0) & (((!\I_state.ist3~q\ & (!\I_state.ist2~q\ $ (IR(2))))) # (IR(4)))) ) ) # ( IR(5) & ( (!\I_state.ist2~q\ & ((!IR(0)) # (((IR(2))) # (IR(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110110001101100011001000110010011101100011011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => \ALT_INV_I_state.ist2~q\,
	datac => ALT_INV_IR(1),
	datad => \ALT_INV_I_state.ist3~q\,
	datae => ALT_INV_IR(5),
	dataf => ALT_INV_IR(2),
	datag => ALT_INV_IR(4),
	combout => \addr_reg[4]~20_combout\);

-- Location: LABCELL_X39_Y29_N12
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( !SP(4) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~6\ ))
-- \Add0~30\ = CARRY(( !SP(4) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datad => ALT_INV_SP(4),
	dataf => ALT_INV_IR(2),
	cin => \Add0~6\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: LABCELL_X39_Y33_N30
\SP~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SP~5_combout\ = ( !\Add0~29_sumout\ & ( !\upload~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_upload~input_o\,
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \SP~5_combout\);

-- Location: FF_X39_Y33_N32
\SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \SP~5_combout\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(4));

-- Location: LABCELL_X41_Y33_N54
\Selector53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector53~1_combout\ = ( !\addr_reg[4]~1_combout\ & ( (!IR(5) & (((\Mux22~0_combout\)))) # (IR(5) & ((((!SP(4)))))) ) ) # ( \addr_reg[4]~1_combout\ & ( (!IR(5) & (((\Add1~25_sumout\)))) # (IR(5) & ((!SP(4) $ (((!SP(3) & \Add0~33_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111100001010010111110000101001011111000010100001101101001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(5),
	datab => ALT_INV_SP(3),
	datac => \ALT_INV_Add1~25_sumout\,
	datad => ALT_INV_SP(4),
	datae => \ALT_INV_addr_reg[4]~1_combout\,
	dataf => \ALT_INV_Add0~33_combout\,
	datag => \ALT_INV_Mux22~0_combout\,
	combout => \Selector53~1_combout\);

-- Location: LABCELL_X41_Y33_N21
\Selector53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector53~0_combout\ = ( \Add3~0_combout\ & ( (!\addr_reg[4]~20_combout\ & (\Selector53~1_combout\)) # (\addr_reg[4]~20_combout\ & ((!IP(3) $ (!IP(4))))) ) ) # ( !\Add3~0_combout\ & ( (!\addr_reg[4]~20_combout\ & (\Selector53~1_combout\)) # 
-- (\addr_reg[4]~20_combout\ & ((IP(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100100111011100100010011101110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_addr_reg[4]~20_combout\,
	datab => \ALT_INV_Selector53~1_combout\,
	datac => ALT_INV_IP(3),
	datad => ALT_INV_IP(4),
	dataf => \ALT_INV_Add3~0_combout\,
	combout => \Selector53~0_combout\);

-- Location: FF_X41_Y33_N23
\addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Selector53~0_combout\,
	asdata => IP(4),
	sload => \ALT_INV_state.fst3~q\,
	ena => \addr_reg[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr_reg(4));

-- Location: LABCELL_X41_Y33_N24
\databus[0]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[0]~30_combout\ = ( \databus[0]~22_combout\ & ( (!\OE~q\ & (((data_reg(0))))) # (\OE~q\ & (((\databus[0]~28_combout\)) # (addr_reg(4)))) ) ) # ( !\databus[0]~22_combout\ & ( (!\OE~q\ & (((data_reg(0))))) # (\OE~q\ & (!addr_reg(4) & 
-- (\databus[0]~28_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_addr_reg(4),
	datab => \ALT_INV_OE~q\,
	datac => \ALT_INV_databus[0]~28_combout\,
	datad => ALT_INV_data_reg(0),
	dataf => \ALT_INV_databus[0]~22_combout\,
	combout => \databus[0]~30_combout\);

-- Location: FF_X39_Y31_N8
\IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	asdata => \databus[0]~30_combout\,
	sclr => \upload~input_o\,
	sload => VCC,
	ena => \IR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IR(0));

-- Location: MLABCELL_X42_Y36_N42
\Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = ( \databus[4]~77_combout\ & ( ((!IR(0) & IR(2))) # (\Mux22~0_combout\) ) ) # ( !\databus[4]~77_combout\ & ( (\Mux22~0_combout\ & ((!IR(2)) # (IR(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_IR(2),
	datac => \ALT_INV_Mux22~0_combout\,
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \Mux57~0_combout\);

-- Location: FF_X42_Y36_N44
\data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Mux57~0_combout\,
	asdata => \Add1~25_sumout\,
	sload => IR(3),
	ena => \data_reg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_reg(4));

-- Location: LABCELL_X47_Y31_N57
\RAM[6][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[6][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(4),
	combout => \RAM[6][4]~feeder_combout\);

-- Location: FF_X47_Y31_N59
\RAM[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[6][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~27_combout\,
	ena => \RAM[6][1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[6][4]~q\);

-- Location: LABCELL_X44_Y32_N39
\RAM~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~144_combout\ = ( !rxbyte_c(4) & ( \databus[4]~77_combout\ & ( (!rx_cnt(2) & (\Decoder3~14_combout\ & (!rx_cnt(1) & !rx_cnt(4)))) ) ) ) # ( rxbyte_c(4) & ( !\databus[4]~77_combout\ & ( ((!\Decoder3~14_combout\) # ((rx_cnt(4)) # (rx_cnt(1)))) # 
-- (rx_cnt(2)) ) ) ) # ( !rxbyte_c(4) & ( !\databus[4]~77_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110111111111111100100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(2),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(1),
	datad => ALT_INV_rx_cnt(4),
	datae => ALT_INV_rxbyte_c(4),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~144_combout\);

-- Location: FF_X44_Y32_N41
\RAM[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~144_combout\,
	ena => \RAM[0][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[0][4]~q\);

-- Location: LABCELL_X43_Y29_N9
\RAM[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[2][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(4),
	combout => \RAM[2][4]~feeder_combout\);

-- Location: FF_X43_Y29_N11
\RAM[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[2][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~23_combout\,
	ena => \RAM[2][3]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[2][4]~q\);

-- Location: LABCELL_X44_Y32_N30
\RAM[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[4][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(4),
	combout => \RAM[4][4]~feeder_combout\);

-- Location: FF_X44_Y32_N32
\RAM[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[4][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~25_combout\,
	ena => \RAM[4][5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[4][4]~q\);

-- Location: MLABCELL_X45_Y32_N36
\databus[4]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~72_combout\ = ( \RAM[2][4]~q\ & ( \RAM[4][4]~q\ & ( (!addr_reg(2) & (((!\RAM[0][4]~q\) # (addr_reg(1))))) # (addr_reg(2) & (((!addr_reg(1))) # (\RAM[6][4]~q\))) ) ) ) # ( !\RAM[2][4]~q\ & ( \RAM[4][4]~q\ & ( (!addr_reg(2) & (((!\RAM[0][4]~q\ & 
-- !addr_reg(1))))) # (addr_reg(2) & (((!addr_reg(1))) # (\RAM[6][4]~q\))) ) ) ) # ( \RAM[2][4]~q\ & ( !\RAM[4][4]~q\ & ( (!addr_reg(2) & (((!\RAM[0][4]~q\) # (addr_reg(1))))) # (addr_reg(2) & (\RAM[6][4]~q\ & ((addr_reg(1))))) ) ) ) # ( !\RAM[2][4]~q\ & ( 
-- !\RAM[4][4]~q\ & ( (!addr_reg(2) & (((!\RAM[0][4]~q\ & !addr_reg(1))))) # (addr_reg(2) & (\RAM[6][4]~q\ & ((addr_reg(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000101110000001111010111001111000001011100111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[6][4]~q\,
	datab => \ALT_INV_RAM[0][4]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[2][4]~q\,
	dataf => \ALT_INV_RAM[4][4]~q\,
	combout => \databus[4]~72_combout\);

-- Location: LABCELL_X47_Y30_N51
\RAM[3][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[3][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(4),
	combout => \RAM[3][4]~feeder_combout\);

-- Location: FF_X47_Y30_N53
\RAM[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[3][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~24_combout\,
	ena => \RAM[3][3]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[3][4]~q\);

-- Location: LABCELL_X44_Y34_N54
\RAM~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~145_combout\ = ( \databus[4]~77_combout\ & ( (!\Decoder3~22_combout\) # (rxbyte_c(4)) ) ) # ( !\databus[4]~77_combout\ & ( (\Decoder3~22_combout\ & rxbyte_c(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~22_combout\,
	datac => ALT_INV_rxbyte_c(4),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~145_combout\);

-- Location: FF_X44_Y34_N56
\RAM[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~145_combout\,
	ena => \RAM[1][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[1][4]~q\);

-- Location: MLABCELL_X45_Y32_N18
\RAM~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~132_combout\ = ( \databus[4]~77_combout\ & ( (!\Decoder3~4_combout\) # (rxbyte_c(4)) ) ) # ( !\databus[4]~77_combout\ & ( (rxbyte_c(4) & \Decoder3~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(4),
	datad => \ALT_INV_Decoder3~4_combout\,
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~132_combout\);

-- Location: FF_X45_Y32_N20
\RAM[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~132_combout\,
	ena => \RAM[7][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[7][4]~q\);

-- Location: LABCELL_X43_Y31_N24
\RAM[5][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[5][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rxbyte_c(4),
	combout => \RAM[5][4]~feeder_combout\);

-- Location: FF_X43_Y31_N26
\RAM[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[5][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~26_combout\,
	ena => \RAM[5][5]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[5][4]~q\);

-- Location: MLABCELL_X45_Y32_N12
\databus[4]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~74_combout\ = ( \RAM[7][4]~q\ & ( \RAM[5][4]~q\ & ( ((!addr_reg(1) & ((\RAM[1][4]~q\))) # (addr_reg(1) & (\RAM[3][4]~q\))) # (addr_reg(2)) ) ) ) # ( !\RAM[7][4]~q\ & ( \RAM[5][4]~q\ & ( (!addr_reg(2) & ((!addr_reg(1) & ((\RAM[1][4]~q\))) # 
-- (addr_reg(1) & (\RAM[3][4]~q\)))) # (addr_reg(2) & (((!addr_reg(1))))) ) ) ) # ( \RAM[7][4]~q\ & ( !\RAM[5][4]~q\ & ( (!addr_reg(2) & ((!addr_reg(1) & ((\RAM[1][4]~q\))) # (addr_reg(1) & (\RAM[3][4]~q\)))) # (addr_reg(2) & (((addr_reg(1))))) ) ) ) # ( 
-- !\RAM[7][4]~q\ & ( !\RAM[5][4]~q\ & ( (!addr_reg(2) & ((!addr_reg(1) & ((\RAM[1][4]~q\))) # (addr_reg(1) & (\RAM[3][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[3][4]~q\,
	datab => \ALT_INV_RAM[1][4]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[7][4]~q\,
	dataf => \ALT_INV_RAM[5][4]~q\,
	combout => \databus[4]~74_combout\);

-- Location: LABCELL_X41_Y31_N9
\RAM[15][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[15][4]~feeder_combout\ = ( rxbyte_c(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(4),
	combout => \RAM[15][4]~feeder_combout\);

-- Location: FF_X41_Y31_N11
\RAM[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[15][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~8_combout\,
	ena => \RAM[15][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[15][4]~q\);

-- Location: MLABCELL_X45_Y32_N30
\RAM~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~133_combout\ = ( \databus[4]~77_combout\ & ( (!\Decoder3~5_combout\) # ((!\Decoder3~6_combout\) # (rxbyte_c(4))) ) ) # ( !\databus[4]~77_combout\ & ( (\Decoder3~5_combout\ & (rxbyte_c(4) & \Decoder3~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(4),
	datad => \ALT_INV_Decoder3~6_combout\,
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~133_combout\);

-- Location: FF_X45_Y32_N32
\RAM[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~133_combout\,
	ena => \RAM[11][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[11][4]~q\);

-- Location: LABCELL_X43_Y32_N18
\RAM~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~138_combout\ = ( \databus[4]~77_combout\ & ( (!\Decoder3~15_combout\) # ((!\Decoder3~5_combout\) # (rxbyte_c(4))) ) ) # ( !\databus[4]~77_combout\ & ( (\Decoder3~15_combout\ & (\Decoder3~5_combout\ & rxbyte_c(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~15_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(4),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~138_combout\);

-- Location: FF_X43_Y32_N20
\RAM[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~138_combout\,
	ena => \RAM[9][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[9][4]~q\);

-- Location: LABCELL_X43_Y32_N0
\RAM~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~139_combout\ = ( \databus[4]~77_combout\ & ( (!\Decoder3~16_combout\) # ((!\Decoder3~5_combout\) # (rxbyte_c(4))) ) ) # ( !\databus[4]~77_combout\ & ( (\Decoder3~16_combout\ & (\Decoder3~5_combout\ & rxbyte_c(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~16_combout\,
	datab => \ALT_INV_Decoder3~5_combout\,
	datac => ALT_INV_rxbyte_c(4),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~139_combout\);

-- Location: FF_X43_Y32_N2
\RAM[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~139_combout\,
	ena => \RAM[13][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[13][4]~q\);

-- Location: MLABCELL_X45_Y32_N0
\databus[4]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~75_combout\ = ( \RAM[9][4]~q\ & ( \RAM[13][4]~q\ & ( (!addr_reg(1)) # ((!addr_reg(2) & ((\RAM[11][4]~q\))) # (addr_reg(2) & (\RAM[15][4]~q\))) ) ) ) # ( !\RAM[9][4]~q\ & ( \RAM[13][4]~q\ & ( (!addr_reg(2) & (((\RAM[11][4]~q\ & addr_reg(1))))) 
-- # (addr_reg(2) & (((!addr_reg(1))) # (\RAM[15][4]~q\))) ) ) ) # ( \RAM[9][4]~q\ & ( !\RAM[13][4]~q\ & ( (!addr_reg(2) & (((!addr_reg(1)) # (\RAM[11][4]~q\)))) # (addr_reg(2) & (\RAM[15][4]~q\ & ((addr_reg(1))))) ) ) ) # ( !\RAM[9][4]~q\ & ( 
-- !\RAM[13][4]~q\ & ( (addr_reg(1) & ((!addr_reg(2) & ((\RAM[11][4]~q\))) # (addr_reg(2) & (\RAM[15][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[15][4]~q\,
	datab => \ALT_INV_RAM[11][4]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[9][4]~q\,
	dataf => \ALT_INV_RAM[13][4]~q\,
	combout => \databus[4]~75_combout\);

-- Location: MLABCELL_X45_Y29_N21
\RAM~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~140_combout\ = ( rxbyte_c(4) & ( \databus[4]~77_combout\ ) ) # ( !rxbyte_c(4) & ( \databus[4]~77_combout\ & ( (!\Decoder3~13_combout\) # (!\Decoder3~15_combout\) ) ) ) # ( rxbyte_c(4) & ( !\databus[4]~77_combout\ & ( (\Decoder3~13_combout\ & 
-- \Decoder3~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001111111100111111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~13_combout\,
	datac => \ALT_INV_Decoder3~15_combout\,
	datae => ALT_INV_rxbyte_c(4),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~140_combout\);

-- Location: FF_X45_Y29_N23
\RAM[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~140_combout\,
	ena => \RAM[10][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[10][4]~q\);

-- Location: MLABCELL_X45_Y33_N51
\RAM~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~142_combout\ = ( \databus[4]~77_combout\ & ( (!\Decoder3~13_combout\) # ((!\Decoder3~16_combout\) # (rxbyte_c(4))) ) ) # ( !\databus[4]~77_combout\ & ( (\Decoder3~13_combout\ & (\Decoder3~16_combout\ & rxbyte_c(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~13_combout\,
	datab => \ALT_INV_Decoder3~16_combout\,
	datad => ALT_INV_rxbyte_c(4),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~142_combout\);

-- Location: FF_X45_Y33_N53
\RAM[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~142_combout\,
	ena => \RAM[14][2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[14][4]~q\);

-- Location: MLABCELL_X45_Y32_N9
\RAM[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[8][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_rxbyte_c(4),
	combout => \RAM[8][4]~feeder_combout\);

-- Location: FF_X45_Y32_N11
\RAM[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[8][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~12_combout\,
	ena => \RAM[8][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[8][4]~q\);

-- Location: LABCELL_X44_Y30_N54
\RAM~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~136_combout\ = ( \databus[4]~77_combout\ & ( (!\Decoder3~6_combout\) # ((!\Decoder3~13_combout\) # (rxbyte_c(4))) ) ) # ( !\databus[4]~77_combout\ & ( (\Decoder3~6_combout\ & (rxbyte_c(4) & \Decoder3~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder3~6_combout\,
	datac => ALT_INV_rxbyte_c(4),
	datad => \ALT_INV_Decoder3~13_combout\,
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~136_combout\);

-- Location: FF_X44_Y30_N56
\RAM[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~136_combout\,
	ena => \RAM[12][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[12][4]~q\);

-- Location: MLABCELL_X45_Y32_N54
\databus[4]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~73_combout\ = ( addr_reg(1) & ( \RAM[12][4]~q\ & ( (!addr_reg(2) & (\RAM[10][4]~q\)) # (addr_reg(2) & ((\RAM[14][4]~q\))) ) ) ) # ( !addr_reg(1) & ( \RAM[12][4]~q\ & ( (\RAM[8][4]~q\) # (addr_reg(2)) ) ) ) # ( addr_reg(1) & ( !\RAM[12][4]~q\ & 
-- ( (!addr_reg(2) & (\RAM[10][4]~q\)) # (addr_reg(2) & ((\RAM[14][4]~q\))) ) ) ) # ( !addr_reg(1) & ( !\RAM[12][4]~q\ & ( (!addr_reg(2) & \RAM[8][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[10][4]~q\,
	datab => \ALT_INV_RAM[14][4]~q\,
	datac => ALT_INV_addr_reg(2),
	datad => \ALT_INV_RAM[8][4]~q\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_RAM[12][4]~q\,
	combout => \databus[4]~73_combout\);

-- Location: MLABCELL_X45_Y32_N42
\databus[4]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~76_combout\ = ( addr_reg(0) & ( \databus[4]~73_combout\ & ( (!addr_reg(3) & (\databus[4]~74_combout\)) # (addr_reg(3) & ((\databus[4]~75_combout\))) ) ) ) # ( !addr_reg(0) & ( \databus[4]~73_combout\ & ( (addr_reg(3)) # 
-- (\databus[4]~72_combout\) ) ) ) # ( addr_reg(0) & ( !\databus[4]~73_combout\ & ( (!addr_reg(3) & (\databus[4]~74_combout\)) # (addr_reg(3) & ((\databus[4]~75_combout\))) ) ) ) # ( !addr_reg(0) & ( !\databus[4]~73_combout\ & ( (\databus[4]~72_combout\ & 
-- !addr_reg(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[4]~72_combout\,
	datab => \ALT_INV_databus[4]~74_combout\,
	datac => \ALT_INV_databus[4]~75_combout\,
	datad => ALT_INV_addr_reg(3),
	datae => ALT_INV_addr_reg(0),
	dataf => \ALT_INV_databus[4]~73_combout\,
	combout => \databus[4]~76_combout\);

-- Location: LABCELL_X39_Y30_N51
\RAM~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~141_combout\ = ( \Decoder3~14_combout\ & ( \databus[4]~77_combout\ & ( (rx_cnt(4) & (\Decoder3~15_combout\ & !rxbyte_c(4))) ) ) ) # ( \Decoder3~14_combout\ & ( !\databus[4]~77_combout\ & ( (!rx_cnt(4)) # ((!\Decoder3~15_combout\) # (!rxbyte_c(4))) ) 
-- ) ) # ( !\Decoder3~14_combout\ & ( !\databus[4]~77_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111110111000000000000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datab => \ALT_INV_Decoder3~15_combout\,
	datad => ALT_INV_rxbyte_c(4),
	datae => \ALT_INV_Decoder3~14_combout\,
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~141_combout\);

-- Location: FF_X39_Y30_N53
\RAM[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~141_combout\,
	ena => \RAM[18][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[18][4]~q\);

-- Location: LABCELL_X39_Y32_N48
\RAM[17][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[17][4]~feeder_combout\ = ( rxbyte_c(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_rxbyte_c(4),
	combout => \RAM[17][4]~feeder_combout\);

-- Location: FF_X39_Y32_N50
\RAM[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[17][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~18_combout\,
	ena => \RAM[17][5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[17][4]~q\);

-- Location: LABCELL_X39_Y32_N6
\RAM~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~134_combout\ = ( rxbyte_c(4) & ( ((rx_cnt(4) & \Decoder3~10_combout\)) # (\databus[4]~77_combout\) ) ) # ( !rxbyte_c(4) & ( (\databus[4]~77_combout\ & ((!rx_cnt(4)) # (!\Decoder3~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rx_cnt(4),
	datac => \ALT_INV_Decoder3~10_combout\,
	datad => \ALT_INV_databus[4]~77_combout\,
	dataf => ALT_INV_rxbyte_c(4),
	combout => \RAM~134_combout\);

-- Location: FF_X39_Y32_N8
\RAM[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~134_combout\,
	ena => \RAM[19][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[19][4]~q\);

-- Location: MLABCELL_X45_Y31_N36
\RAM~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~135_combout\ = ( !rx_cnt(1) & ( \databus[4]~77_combout\ & ( (\Decoder3~14_combout\ & (!rx_cnt(2) & (rx_cnt(4) & !rxbyte_c(4)))) ) ) ) # ( rx_cnt(1) & ( !\databus[4]~77_combout\ ) ) # ( !rx_cnt(1) & ( !\databus[4]~77_combout\ & ( 
-- (!\Decoder3~14_combout\) # (((!rx_cnt(4)) # (!rxbyte_c(4))) # (rx_cnt(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111111100000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~14_combout\,
	datab => ALT_INV_rx_cnt(2),
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rxbyte_c(4),
	datae => ALT_INV_rx_cnt(1),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~135_combout\);

-- Location: FF_X45_Y31_N38
\RAM[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~135_combout\,
	ena => \RAM[16][2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[16][4]~q\);

-- Location: MLABCELL_X45_Y31_N24
\databus[4]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~69_combout\ = ( \RAM[19][4]~q\ & ( \RAM[16][4]~q\ & ( (!addr_reg(0) & (!\RAM[18][4]~q\ & ((addr_reg(1))))) # (addr_reg(0) & (((addr_reg(1)) # (\RAM[17][4]~q\)))) ) ) ) # ( !\RAM[19][4]~q\ & ( \RAM[16][4]~q\ & ( (!addr_reg(0) & (!\RAM[18][4]~q\ 
-- & ((addr_reg(1))))) # (addr_reg(0) & (((\RAM[17][4]~q\ & !addr_reg(1))))) ) ) ) # ( \RAM[19][4]~q\ & ( !\RAM[16][4]~q\ & ( (!addr_reg(0) & ((!\RAM[18][4]~q\) # ((!addr_reg(1))))) # (addr_reg(0) & (((addr_reg(1)) # (\RAM[17][4]~q\)))) ) ) ) # ( 
-- !\RAM[19][4]~q\ & ( !\RAM[16][4]~q\ & ( (!addr_reg(0) & ((!\RAM[18][4]~q\) # ((!addr_reg(1))))) # (addr_reg(0) & (((\RAM[17][4]~q\ & !addr_reg(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110100000111100111010111100000011101000000000001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[18][4]~q\,
	datab => \ALT_INV_RAM[17][4]~q\,
	datac => ALT_INV_addr_reg(0),
	datad => ALT_INV_addr_reg(1),
	datae => \ALT_INV_RAM[19][4]~q\,
	dataf => \ALT_INV_RAM[16][4]~q\,
	combout => \databus[4]~69_combout\);

-- Location: LABCELL_X44_Y33_N51
\RAM[21][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[21][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(4),
	combout => \RAM[21][4]~feeder_combout\);

-- Location: FF_X44_Y33_N53
\RAM[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[21][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~19_combout\,
	ena => \RAM[21][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[21][4]~q\);

-- Location: LABCELL_X39_Y32_N57
\RAM~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~143_combout\ = ( \databus[4]~77_combout\ & ( \Decoder3~21_combout\ & ( (!rx_cnt(4)) # (rxbyte_c(4)) ) ) ) # ( !\databus[4]~77_combout\ & ( \Decoder3~21_combout\ & ( (rxbyte_c(4) & rx_cnt(4)) ) ) ) # ( \databus[4]~77_combout\ & ( 
-- !\Decoder3~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(4),
	datad => ALT_INV_rx_cnt(4),
	datae => \ALT_INV_databus[4]~77_combout\,
	dataf => \ALT_INV_Decoder3~21_combout\,
	combout => \RAM~143_combout\);

-- Location: FF_X39_Y32_N59
\RAM[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~143_combout\,
	ena => \RAM[22][1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[22][4]~q\);

-- Location: MLABCELL_X45_Y33_N0
\RAM~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~137_combout\ = ( rx_cnt(2) & ( \databus[4]~77_combout\ & ( ((!\Decoder3~14_combout\) # ((!rx_cnt(4)) # (rx_cnt(1)))) # (rxbyte_c(4)) ) ) ) # ( !rx_cnt(2) & ( \databus[4]~77_combout\ ) ) # ( rx_cnt(2) & ( !\databus[4]~77_combout\ & ( (rxbyte_c(4) & 
-- (\Decoder3~14_combout\ & (rx_cnt(4) & !rx_cnt(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111111111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_rxbyte_c(4),
	datab => \ALT_INV_Decoder3~14_combout\,
	datac => ALT_INV_rx_cnt(4),
	datad => ALT_INV_rx_cnt(1),
	datae => ALT_INV_rx_cnt(2),
	dataf => \ALT_INV_databus[4]~77_combout\,
	combout => \RAM~137_combout\);

-- Location: FF_X45_Y33_N2
\RAM[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~137_combout\,
	ena => \RAM[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[20][4]~q\);

-- Location: MLABCELL_X45_Y31_N0
\RAM~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM~131_combout\ = ( \databus[4]~77_combout\ & ( \Decoder3~1_combout\ & ( !rxbyte_c(4) ) ) ) # ( !\databus[4]~77_combout\ & ( \Decoder3~1_combout\ & ( !rxbyte_c(4) ) ) ) # ( !\databus[4]~77_combout\ & ( !\Decoder3~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_rxbyte_c(4),
	datae => \ALT_INV_databus[4]~77_combout\,
	dataf => \ALT_INV_Decoder3~1_combout\,
	combout => \RAM~131_combout\);

-- Location: FF_X45_Y31_N2
\RAM[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM~131_combout\,
	ena => \RAM[23][1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[23][4]~q\);

-- Location: MLABCELL_X45_Y31_N54
\databus[4]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~70_combout\ = ( addr_reg(1) & ( \RAM[23][4]~q\ & ( (\RAM[22][4]~q\ & !addr_reg(0)) ) ) ) # ( !addr_reg(1) & ( \RAM[23][4]~q\ & ( (!addr_reg(0) & ((\RAM[20][4]~q\))) # (addr_reg(0) & (\RAM[21][4]~q\)) ) ) ) # ( addr_reg(1) & ( !\RAM[23][4]~q\ & 
-- ( (addr_reg(0)) # (\RAM[22][4]~q\) ) ) ) # ( !addr_reg(1) & ( !\RAM[23][4]~q\ & ( (!addr_reg(0) & ((\RAM[20][4]~q\))) # (addr_reg(0) & (\RAM[21][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001111110011111100000101111101010011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[21][4]~q\,
	datab => \ALT_INV_RAM[22][4]~q\,
	datac => ALT_INV_addr_reg(0),
	datad => \ALT_INV_RAM[20][4]~q\,
	datae => ALT_INV_addr_reg(1),
	dataf => \ALT_INV_RAM[23][4]~q\,
	combout => \databus[4]~70_combout\);

-- Location: MLABCELL_X45_Y31_N45
\RAM[24][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM[24][4]~feeder_combout\ = rxbyte_c(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_rxbyte_c(4),
	combout => \RAM[24][4]~feeder_combout\);

-- Location: FF_X45_Y31_N47
\RAM[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[24][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~3_combout\,
	ena => \RAM[24][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[24][4]~q\);

-- Location: MLABCELL_X45_Y31_N12
\databus[4]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~71_combout\ = ( \databus[7]~2_combout\ & ( \RAM[24][4]~q\ & ( (!addr_reg(3) & (\databus[4]~70_combout\)) # (addr_reg(3) & ((\RAM[25][4]~q\))) ) ) ) # ( !\databus[7]~2_combout\ & ( \RAM[24][4]~q\ & ( (addr_reg(3)) # (\databus[4]~69_combout\) ) 
-- ) ) # ( \databus[7]~2_combout\ & ( !\RAM[24][4]~q\ & ( (!addr_reg(3) & (\databus[4]~70_combout\)) # (addr_reg(3) & ((\RAM[25][4]~q\))) ) ) ) # ( !\databus[7]~2_combout\ & ( !\RAM[24][4]~q\ & ( (\databus[4]~69_combout\ & !addr_reg(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_databus[4]~69_combout\,
	datab => \ALT_INV_databus[4]~70_combout\,
	datac => ALT_INV_addr_reg(3),
	datad => \ALT_INV_RAM[25][4]~q\,
	datae => \ALT_INV_databus[7]~2_combout\,
	dataf => \ALT_INV_RAM[24][4]~q\,
	combout => \databus[4]~71_combout\);

-- Location: LABCELL_X44_Y32_N27
\databus[4]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \databus[4]~77_combout\ = ( \databus[4]~71_combout\ & ( (!\OE~q\ & (data_reg(4))) # (\OE~q\ & (((addr_reg(4)) # (\databus[4]~76_combout\)))) ) ) # ( !\databus[4]~71_combout\ & ( (!\OE~q\ & (data_reg(4))) # (\OE~q\ & (((\databus[4]~76_combout\ & 
-- !addr_reg(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010000010100110101000001010011010111110101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_data_reg(4),
	datab => \ALT_INV_databus[4]~76_combout\,
	datac => \ALT_INV_OE~q\,
	datad => ALT_INV_addr_reg(4),
	dataf => \ALT_INV_databus[4]~71_combout\,
	combout => \databus[4]~77_combout\);

-- Location: FF_X42_Y29_N56
\RAM[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \RAM[25][4]~feeder_combout\,
	asdata => \databus[4]~77_combout\,
	sload => \Decoder3~28_combout\,
	ena => \RAM[25][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM[25][4]~q\);

-- Location: LABCELL_X40_Y30_N0
\Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~9_sumout\ = SUM(( tb_byte_cnt(0) ) + ( VCC ) + ( !VCC ))
-- \Add8~10\ = CARRY(( tb_byte_cnt(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(0),
	cin => GND,
	sumout => \Add8~9_sumout\,
	cout => \Add8~10\);

-- Location: LABCELL_X40_Y30_N3
\Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~13_sumout\ = SUM(( tb_byte_cnt(1) ) + ( GND ) + ( \Add8~10\ ))
-- \Add8~14\ = CARRY(( tb_byte_cnt(1) ) + ( GND ) + ( \Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(1),
	cin => \Add8~10\,
	sumout => \Add8~13_sumout\,
	cout => \Add8~14\);

-- Location: LABCELL_X40_Y30_N6
\Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~1_sumout\ = SUM(( tb_byte_cnt(2) ) + ( GND ) + ( \Add8~14\ ))
-- \Add8~2\ = CARRY(( tb_byte_cnt(2) ) + ( GND ) + ( \Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(2),
	cin => \Add8~14\,
	sumout => \Add8~1_sumout\,
	cout => \Add8~2\);

-- Location: LABCELL_X40_Y30_N9
\Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~5_sumout\ = SUM(( tb_byte_cnt(3) ) + ( GND ) + ( \Add8~2\ ))
-- \Add8~6\ = CARRY(( tb_byte_cnt(3) ) + ( GND ) + ( \Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	cin => \Add8~2\,
	sumout => \Add8~5_sumout\,
	cout => \Add8~6\);

-- Location: LABCELL_X40_Y30_N12
\Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~17_sumout\ = SUM(( tb_byte_cnt(4) ) + ( GND ) + ( \Add8~6\ ))
-- \Add8~18\ = CARRY(( tb_byte_cnt(4) ) + ( GND ) + ( \Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(4),
	cin => \Add8~6\,
	sumout => \Add8~17_sumout\,
	cout => \Add8~18\);

-- Location: FF_X40_Y30_N14
\tb_byte_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~17_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(4));

-- Location: LABCELL_X40_Y30_N15
\Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~21_sumout\ = SUM(( tb_byte_cnt(5) ) + ( GND ) + ( \Add8~18\ ))
-- \Add8~22\ = CARRY(( tb_byte_cnt(5) ) + ( GND ) + ( \Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(5),
	cin => \Add8~18\,
	sumout => \Add8~21_sumout\,
	cout => \Add8~22\);

-- Location: FF_X40_Y30_N17
\tb_byte_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~21_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(5));

-- Location: LABCELL_X40_Y30_N18
\Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~29_sumout\ = SUM(( tb_byte_cnt(6) ) + ( GND ) + ( \Add8~22\ ))
-- \Add8~30\ = CARRY(( tb_byte_cnt(6) ) + ( GND ) + ( \Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(6),
	cin => \Add8~22\,
	sumout => \Add8~29_sumout\,
	cout => \Add8~30\);

-- Location: FF_X40_Y30_N20
\tb_byte_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~29_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(6));

-- Location: LABCELL_X40_Y30_N21
\Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~25_sumout\ = SUM(( tb_byte_cnt(7) ) + ( GND ) + ( \Add8~30\ ))
-- \Add8~26\ = CARRY(( tb_byte_cnt(7) ) + ( GND ) + ( \Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(7),
	cin => \Add8~30\,
	sumout => \Add8~25_sumout\,
	cout => \Add8~26\);

-- Location: FF_X40_Y30_N23
\tb_byte_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~25_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(7));

-- Location: LABCELL_X40_Y30_N24
\Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~37_sumout\ = SUM(( tb_byte_cnt(8) ) + ( GND ) + ( \Add8~26\ ))
-- \Add8~38\ = CARRY(( tb_byte_cnt(8) ) + ( GND ) + ( \Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(8),
	cin => \Add8~26\,
	sumout => \Add8~37_sumout\,
	cout => \Add8~38\);

-- Location: FF_X40_Y30_N26
\tb_byte_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~37_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(8));

-- Location: LABCELL_X40_Y30_N27
\Add8~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~81_sumout\ = SUM(( tb_byte_cnt(9) ) + ( GND ) + ( \Add8~38\ ))
-- \Add8~82\ = CARRY(( tb_byte_cnt(9) ) + ( GND ) + ( \Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(9),
	cin => \Add8~38\,
	sumout => \Add8~81_sumout\,
	cout => \Add8~82\);

-- Location: FF_X40_Y30_N29
\tb_byte_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~81_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(9));

-- Location: LABCELL_X40_Y30_N30
\Add8~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~85_sumout\ = SUM(( tb_byte_cnt(10) ) + ( GND ) + ( \Add8~82\ ))
-- \Add8~86\ = CARRY(( tb_byte_cnt(10) ) + ( GND ) + ( \Add8~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(10),
	cin => \Add8~82\,
	sumout => \Add8~85_sumout\,
	cout => \Add8~86\);

-- Location: FF_X40_Y30_N32
\tb_byte_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~85_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(10));

-- Location: LABCELL_X40_Y30_N33
\Add8~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~117_sumout\ = SUM(( tb_byte_cnt(11) ) + ( GND ) + ( \Add8~86\ ))
-- \Add8~118\ = CARRY(( tb_byte_cnt(11) ) + ( GND ) + ( \Add8~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(11),
	cin => \Add8~86\,
	sumout => \Add8~117_sumout\,
	cout => \Add8~118\);

-- Location: FF_X40_Y30_N35
\tb_byte_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~117_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(11));

-- Location: LABCELL_X40_Y30_N36
\Add8~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~73_sumout\ = SUM(( tb_byte_cnt(12) ) + ( GND ) + ( \Add8~118\ ))
-- \Add8~74\ = CARRY(( tb_byte_cnt(12) ) + ( GND ) + ( \Add8~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(12),
	cin => \Add8~118\,
	sumout => \Add8~73_sumout\,
	cout => \Add8~74\);

-- Location: FF_X40_Y30_N38
\tb_byte_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~73_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(12));

-- Location: LABCELL_X40_Y30_N39
\Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~53_sumout\ = SUM(( tb_byte_cnt(13) ) + ( GND ) + ( \Add8~74\ ))
-- \Add8~54\ = CARRY(( tb_byte_cnt(13) ) + ( GND ) + ( \Add8~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(13),
	cin => \Add8~74\,
	sumout => \Add8~53_sumout\,
	cout => \Add8~54\);

-- Location: FF_X40_Y30_N41
\tb_byte_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~53_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(13));

-- Location: LABCELL_X40_Y30_N42
\Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~33_sumout\ = SUM(( tb_byte_cnt(14) ) + ( GND ) + ( \Add8~54\ ))
-- \Add8~34\ = CARRY(( tb_byte_cnt(14) ) + ( GND ) + ( \Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(14),
	cin => \Add8~54\,
	sumout => \Add8~33_sumout\,
	cout => \Add8~34\);

-- Location: FF_X40_Y30_N44
\tb_byte_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~33_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(14));

-- Location: LABCELL_X40_Y30_N45
\Add8~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~77_sumout\ = SUM(( tb_byte_cnt(15) ) + ( GND ) + ( \Add8~34\ ))
-- \Add8~78\ = CARRY(( tb_byte_cnt(15) ) + ( GND ) + ( \Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(15),
	cin => \Add8~34\,
	sumout => \Add8~77_sumout\,
	cout => \Add8~78\);

-- Location: FF_X40_Y30_N47
\tb_byte_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~77_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(15));

-- Location: LABCELL_X40_Y30_N48
\Add8~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~109_sumout\ = SUM(( tb_byte_cnt(16) ) + ( GND ) + ( \Add8~78\ ))
-- \Add8~110\ = CARRY(( tb_byte_cnt(16) ) + ( GND ) + ( \Add8~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(16),
	cin => \Add8~78\,
	sumout => \Add8~109_sumout\,
	cout => \Add8~110\);

-- Location: FF_X40_Y30_N50
\tb_byte_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~109_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(16));

-- Location: LABCELL_X40_Y30_N51
\Add8~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~69_sumout\ = SUM(( tb_byte_cnt(17) ) + ( GND ) + ( \Add8~110\ ))
-- \Add8~70\ = CARRY(( tb_byte_cnt(17) ) + ( GND ) + ( \Add8~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(17),
	cin => \Add8~110\,
	sumout => \Add8~69_sumout\,
	cout => \Add8~70\);

-- Location: FF_X40_Y30_N53
\tb_byte_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~69_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(17));

-- Location: LABCELL_X40_Y30_N54
\Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~65_sumout\ = SUM(( tb_byte_cnt(18) ) + ( GND ) + ( \Add8~70\ ))
-- \Add8~66\ = CARRY(( tb_byte_cnt(18) ) + ( GND ) + ( \Add8~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(18),
	cin => \Add8~70\,
	sumout => \Add8~65_sumout\,
	cout => \Add8~66\);

-- Location: FF_X40_Y30_N56
\tb_byte_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~65_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(18));

-- Location: LABCELL_X40_Y30_N57
\Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~61_sumout\ = SUM(( tb_byte_cnt(19) ) + ( GND ) + ( \Add8~66\ ))
-- \Add8~62\ = CARRY(( tb_byte_cnt(19) ) + ( GND ) + ( \Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(19),
	cin => \Add8~66\,
	sumout => \Add8~61_sumout\,
	cout => \Add8~62\);

-- Location: FF_X40_Y30_N59
\tb_byte_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~61_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(19));

-- Location: LABCELL_X40_Y29_N0
\Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~57_sumout\ = SUM(( tb_byte_cnt(20) ) + ( GND ) + ( \Add8~62\ ))
-- \Add8~58\ = CARRY(( tb_byte_cnt(20) ) + ( GND ) + ( \Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(20),
	cin => \Add8~62\,
	sumout => \Add8~57_sumout\,
	cout => \Add8~58\);

-- Location: FF_X40_Y29_N2
\tb_byte_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~57_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(20));

-- Location: LABCELL_X40_Y29_N3
\Add8~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~125_sumout\ = SUM(( tb_byte_cnt(21) ) + ( GND ) + ( \Add8~58\ ))
-- \Add8~126\ = CARRY(( tb_byte_cnt(21) ) + ( GND ) + ( \Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(21),
	cin => \Add8~58\,
	sumout => \Add8~125_sumout\,
	cout => \Add8~126\);

-- Location: FF_X40_Y29_N5
\tb_byte_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~125_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(21));

-- Location: LABCELL_X40_Y29_N6
\Add8~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~121_sumout\ = SUM(( tb_byte_cnt(22) ) + ( GND ) + ( \Add8~126\ ))
-- \Add8~122\ = CARRY(( tb_byte_cnt(22) ) + ( GND ) + ( \Add8~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(22),
	cin => \Add8~126\,
	sumout => \Add8~121_sumout\,
	cout => \Add8~122\);

-- Location: FF_X40_Y29_N8
\tb_byte_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~121_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(22));

-- Location: LABCELL_X40_Y29_N9
\Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~49_sumout\ = SUM(( tb_byte_cnt(23) ) + ( GND ) + ( \Add8~122\ ))
-- \Add8~50\ = CARRY(( tb_byte_cnt(23) ) + ( GND ) + ( \Add8~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(23),
	cin => \Add8~122\,
	sumout => \Add8~49_sumout\,
	cout => \Add8~50\);

-- Location: FF_X40_Y29_N11
\tb_byte_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~49_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(23));

-- Location: LABCELL_X40_Y29_N12
\Add8~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~113_sumout\ = SUM(( tb_byte_cnt(24) ) + ( GND ) + ( \Add8~50\ ))
-- \Add8~114\ = CARRY(( tb_byte_cnt(24) ) + ( GND ) + ( \Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(24),
	cin => \Add8~50\,
	sumout => \Add8~113_sumout\,
	cout => \Add8~114\);

-- Location: FF_X40_Y29_N14
\tb_byte_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~113_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(24));

-- Location: LABCELL_X40_Y29_N15
\Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~45_sumout\ = SUM(( tb_byte_cnt(25) ) + ( GND ) + ( \Add8~114\ ))
-- \Add8~46\ = CARRY(( tb_byte_cnt(25) ) + ( GND ) + ( \Add8~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(25),
	cin => \Add8~114\,
	sumout => \Add8~45_sumout\,
	cout => \Add8~46\);

-- Location: FF_X40_Y29_N17
\tb_byte_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~45_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(25));

-- Location: LABCELL_X40_Y29_N18
\Add8~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~105_sumout\ = SUM(( tb_byte_cnt(26) ) + ( GND ) + ( \Add8~46\ ))
-- \Add8~106\ = CARRY(( tb_byte_cnt(26) ) + ( GND ) + ( \Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_tb_byte_cnt(26),
	cin => \Add8~46\,
	sumout => \Add8~105_sumout\,
	cout => \Add8~106\);

-- Location: FF_X40_Y29_N20
\tb_byte_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~105_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(26));

-- Location: LABCELL_X40_Y29_N21
\Add8~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~101_sumout\ = SUM(( tb_byte_cnt(27) ) + ( GND ) + ( \Add8~106\ ))
-- \Add8~102\ = CARRY(( tb_byte_cnt(27) ) + ( GND ) + ( \Add8~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_tb_byte_cnt(27),
	cin => \Add8~106\,
	sumout => \Add8~101_sumout\,
	cout => \Add8~102\);

-- Location: FF_X40_Y29_N23
\tb_byte_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~101_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(27));

-- Location: LABCELL_X40_Y29_N24
\Add8~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~97_sumout\ = SUM(( tb_byte_cnt(28) ) + ( GND ) + ( \Add8~102\ ))
-- \Add8~98\ = CARRY(( tb_byte_cnt(28) ) + ( GND ) + ( \Add8~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(28),
	cin => \Add8~102\,
	sumout => \Add8~97_sumout\,
	cout => \Add8~98\);

-- Location: FF_X40_Y29_N26
\tb_byte_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~97_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(28));

-- Location: LABCELL_X40_Y29_N27
\Add8~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~93_sumout\ = SUM(( tb_byte_cnt(29) ) + ( GND ) + ( \Add8~98\ ))
-- \Add8~94\ = CARRY(( tb_byte_cnt(29) ) + ( GND ) + ( \Add8~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(29),
	cin => \Add8~98\,
	sumout => \Add8~93_sumout\,
	cout => \Add8~94\);

-- Location: FF_X40_Y29_N29
\tb_byte_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~93_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(29));

-- Location: LABCELL_X40_Y29_N30
\Add8~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~89_sumout\ = SUM(( tb_byte_cnt(30) ) + ( GND ) + ( \Add8~94\ ))
-- \Add8~90\ = CARRY(( tb_byte_cnt(30) ) + ( GND ) + ( \Add8~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(30),
	cin => \Add8~94\,
	sumout => \Add8~89_sumout\,
	cout => \Add8~90\);

-- Location: FF_X40_Y29_N32
\tb_byte_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~89_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(30));

-- Location: MLABCELL_X37_Y29_N24
\Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = ( !tb_byte_cnt(9) & ( !tb_byte_cnt(10) & ( (!tb_byte_cnt(30) & (!tb_byte_cnt(27) & (!tb_byte_cnt(29) & !tb_byte_cnt(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(30),
	datab => ALT_INV_tb_byte_cnt(27),
	datac => ALT_INV_tb_byte_cnt(29),
	datad => ALT_INV_tb_byte_cnt(28),
	datae => ALT_INV_tb_byte_cnt(9),
	dataf => ALT_INV_tb_byte_cnt(10),
	combout => \Equal1~3_combout\);

-- Location: LABCELL_X40_Y29_N33
\Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~41_sumout\ = SUM(( tb_byte_cnt(31) ) + ( GND ) + ( \Add8~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(31),
	cin => \Add8~90\,
	sumout => \Add8~41_sumout\);

-- Location: FF_X40_Y29_N35
\tb_byte_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~41_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(31));

-- Location: MLABCELL_X37_Y29_N42
\Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = ( !tb_byte_cnt(8) & ( !tb_byte_cnt(13) & ( (!tb_byte_cnt(25) & (!tb_byte_cnt(23) & (!tb_byte_cnt(31) & !tb_byte_cnt(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(25),
	datab => ALT_INV_tb_byte_cnt(23),
	datac => ALT_INV_tb_byte_cnt(31),
	datad => ALT_INV_tb_byte_cnt(14),
	datae => ALT_INV_tb_byte_cnt(8),
	dataf => ALT_INV_tb_byte_cnt(13),
	combout => \Equal1~1_combout\);

-- Location: MLABCELL_X37_Y29_N57
\Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~4_combout\ = ( !tb_byte_cnt(16) & ( !tb_byte_cnt(11) & ( (!tb_byte_cnt(22) & (!tb_byte_cnt(26) & (!tb_byte_cnt(24) & !tb_byte_cnt(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(22),
	datab => ALT_INV_tb_byte_cnt(26),
	datac => ALT_INV_tb_byte_cnt(24),
	datad => ALT_INV_tb_byte_cnt(21),
	datae => ALT_INV_tb_byte_cnt(16),
	dataf => ALT_INV_tb_byte_cnt(11),
	combout => \Equal1~4_combout\);

-- Location: LABCELL_X39_Y29_N36
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !tb_byte_cnt(1) & ( !tb_byte_cnt(0) & ( !tb_byte_cnt(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(5),
	datae => ALT_INV_tb_byte_cnt(1),
	dataf => ALT_INV_tb_byte_cnt(0),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X39_Y30_N18
\Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = ( !tb_byte_cnt(12) & ( !tb_byte_cnt(15) & ( (!tb_byte_cnt(17) & (!tb_byte_cnt(19) & (!tb_byte_cnt(20) & !tb_byte_cnt(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(17),
	datab => ALT_INV_tb_byte_cnt(19),
	datac => ALT_INV_tb_byte_cnt(20),
	datad => ALT_INV_tb_byte_cnt(18),
	datae => ALT_INV_tb_byte_cnt(12),
	dataf => ALT_INV_tb_byte_cnt(15),
	combout => \Equal1~2_combout\);

-- Location: MLABCELL_X37_Y29_N30
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( \Equal0~0_combout\ & ( \Equal1~2_combout\ & ( (\Equal1~3_combout\ & (\Equal1~1_combout\ & (\Equal1~0_combout\ & \Equal1~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal1~3_combout\,
	datab => \ALT_INV_Equal1~1_combout\,
	datac => \ALT_INV_Equal1~0_combout\,
	datad => \ALT_INV_Equal1~4_combout\,
	datae => \ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_Equal1~2_combout\,
	combout => \Equal0~1_combout\);

-- Location: MLABCELL_X37_Y29_N3
\tb_byte_cnt[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tb_byte_cnt[9]~0_combout\ = ( !\Equal1~6_combout\ & ( !\Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_Equal1~6_combout\,
	combout => \tb_byte_cnt[9]~0_combout\);

-- Location: MLABCELL_X42_Y29_N39
\Mux125~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~4_combout\ = ( tb_byte_cnt(5) & ( (tb_byte_cnt(1)) # (tb_byte_cnt(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(0),
	datad => ALT_INV_tb_byte_cnt(1),
	dataf => ALT_INV_tb_byte_cnt(5),
	combout => \Mux125~4_combout\);

-- Location: LABCELL_X44_Y32_N12
\Mux128~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~8_combout\ = ( \RAM[3][0]~q\ & ( \RAM[5][0]~q\ & ( (!tb_byte_cnt(0)) # ((!tb_byte_cnt(1) & (\RAM[4][0]~q\)) # (tb_byte_cnt(1) & ((\RAM[6][0]~q\)))) ) ) ) # ( !\RAM[3][0]~q\ & ( \RAM[5][0]~q\ & ( (!tb_byte_cnt(1) & (\RAM[4][0]~q\ & 
-- ((tb_byte_cnt(0))))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0)) # (\RAM[6][0]~q\)))) ) ) ) # ( \RAM[3][0]~q\ & ( !\RAM[5][0]~q\ & ( (!tb_byte_cnt(1) & (((!tb_byte_cnt(0))) # (\RAM[4][0]~q\))) # (tb_byte_cnt(1) & (((\RAM[6][0]~q\ & tb_byte_cnt(0))))) ) ) ) # 
-- ( !\RAM[3][0]~q\ & ( !\RAM[5][0]~q\ & ( (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & (\RAM[4][0]~q\)) # (tb_byte_cnt(1) & ((\RAM[6][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[4][0]~q\,
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_RAM[6][0]~q\,
	datad => ALT_INV_tb_byte_cnt(0),
	datae => \ALT_INV_RAM[3][0]~q\,
	dataf => \ALT_INV_RAM[5][0]~q\,
	combout => \Mux128~8_combout\);

-- Location: LABCELL_X39_Y30_N54
\Mux125~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~2_combout\ = ( tb_byte_cnt(3) & ( !tb_byte_cnt(4) & ( tb_byte_cnt(2) ) ) ) # ( !tb_byte_cnt(3) & ( !tb_byte_cnt(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(2),
	datae => ALT_INV_tb_byte_cnt(3),
	dataf => ALT_INV_tb_byte_cnt(4),
	combout => \Mux125~2_combout\);

-- Location: LABCELL_X41_Y34_N24
\Mux128~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~7_combout\ = ( tb_byte_cnt(0) & ( \RAM[2][0]~q\ & ( (tb_byte_cnt(1)) # (\RAM[0][0]~q\) ) ) ) # ( !tb_byte_cnt(0) & ( \RAM[2][0]~q\ & ( (!tb_byte_cnt(1) & (\RAM[0][0]~q\ & ((tb_byte_cnt(2))))) # (tb_byte_cnt(1) & (((!\RAM[1][0]~q\)))) ) ) ) # ( 
-- tb_byte_cnt(0) & ( !\RAM[2][0]~q\ & ( (\RAM[0][0]~q\ & !tb_byte_cnt(1)) ) ) ) # ( !tb_byte_cnt(0) & ( !\RAM[2][0]~q\ & ( (!tb_byte_cnt(1) & (\RAM[0][0]~q\ & ((tb_byte_cnt(2))))) # (tb_byte_cnt(1) & (((!\RAM[1][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110100010001000100010000110000011101000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[0][0]~q\,
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_RAM[1][0]~q\,
	datad => ALT_INV_tb_byte_cnt(2),
	datae => ALT_INV_tb_byte_cnt(0),
	dataf => \ALT_INV_RAM[2][0]~q\,
	combout => \Mux128~7_combout\);

-- Location: LABCELL_X39_Y30_N45
\Mux125~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~3_combout\ = ( tb_byte_cnt(3) & ( !tb_byte_cnt(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_tb_byte_cnt(3),
	dataf => ALT_INV_tb_byte_cnt(4),
	combout => \Mux125~3_combout\);

-- Location: LABCELL_X40_Y31_N18
\Mux125~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~0_combout\ = ( !tb_byte_cnt(2) & ( tb_byte_cnt(0) ) ) # ( !tb_byte_cnt(2) & ( !tb_byte_cnt(0) & ( !tb_byte_cnt(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_tb_byte_cnt(1),
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => ALT_INV_tb_byte_cnt(0),
	combout => \Mux125~0_combout\);

-- Location: LABCELL_X40_Y31_N57
\Mux125~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~1_combout\ = ( tb_byte_cnt(1) & ( !tb_byte_cnt(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_tb_byte_cnt(2),
	dataf => ALT_INV_tb_byte_cnt(1),
	combout => \Mux125~1_combout\);

-- Location: LABCELL_X39_Y31_N9
\Mux128~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~5_combout\ = ( \A2D[3][0]~q\ & ( IP(0) & ( (!tb_byte_cnt(0)) # ((!tb_byte_cnt(1) & ((!SP(0)))) # (tb_byte_cnt(1) & (IR(0)))) ) ) ) # ( !\A2D[3][0]~q\ & ( IP(0) & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1))))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & 
-- ((!SP(0)))) # (tb_byte_cnt(1) & (IR(0))))) ) ) ) # ( \A2D[3][0]~q\ & ( !IP(0) & ( (!tb_byte_cnt(0) & (((!tb_byte_cnt(1))))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & ((!SP(0)))) # (tb_byte_cnt(1) & (IR(0))))) ) ) ) # ( !\A2D[3][0]~q\ & ( !IP(0) & ( 
-- (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & ((!SP(0)))) # (tb_byte_cnt(1) & (IR(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000101111111000000010100001100111101011111110011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datab => ALT_INV_SP(0),
	datac => ALT_INV_tb_byte_cnt(0),
	datad => ALT_INV_tb_byte_cnt(1),
	datae => \ALT_INV_A2D[3][0]~q\,
	dataf => ALT_INV_IP(0),
	combout => \Mux128~5_combout\);

-- Location: LABCELL_X40_Y31_N0
\Mux128~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~6_combout\ = ( \A2D[2][0]~q\ & ( \Mux128~5_combout\ & ( (!\Mux125~0_combout\ & (((!\Mux125~1_combout\)) # (\A2D[1][0]~q\))) # (\Mux125~0_combout\ & (((\Mux125~1_combout\) # (\A2D[0][0]~q\)))) ) ) ) # ( !\A2D[2][0]~q\ & ( \Mux128~5_combout\ & ( 
-- (!\Mux125~0_combout\ & (((!\Mux125~1_combout\)) # (\A2D[1][0]~q\))) # (\Mux125~0_combout\ & (((\A2D[0][0]~q\ & !\Mux125~1_combout\)))) ) ) ) # ( \A2D[2][0]~q\ & ( !\Mux128~5_combout\ & ( (!\Mux125~0_combout\ & (\A2D[1][0]~q\ & ((\Mux125~1_combout\)))) # 
-- (\Mux125~0_combout\ & (((\Mux125~1_combout\) # (\A2D[0][0]~q\)))) ) ) ) # ( !\A2D[2][0]~q\ & ( !\Mux128~5_combout\ & ( (!\Mux125~0_combout\ & (\A2D[1][0]~q\ & ((\Mux125~1_combout\)))) # (\Mux125~0_combout\ & (((\A2D[0][0]~q\ & !\Mux125~1_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~0_combout\,
	datab => \ALT_INV_A2D[1][0]~q\,
	datac => \ALT_INV_A2D[0][0]~q\,
	datad => \ALT_INV_Mux125~1_combout\,
	datae => \ALT_INV_A2D[2][0]~q\,
	dataf => \ALT_INV_Mux128~5_combout\,
	combout => \Mux128~6_combout\);

-- Location: MLABCELL_X37_Y31_N30
\Mux128~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~3_combout\ = ( \RAM[14][0]~q\ & ( \RAM[10][0]~q\ & ( (!tb_byte_cnt(2) & (((!tb_byte_cnt(3)) # (\RAM[18][0]~q\)))) # (tb_byte_cnt(2) & (!\RAM[22][0]~q\ & (tb_byte_cnt(3)))) ) ) ) # ( !\RAM[14][0]~q\ & ( \RAM[10][0]~q\ & ( (!tb_byte_cnt(3)) # 
-- ((!tb_byte_cnt(2) & ((\RAM[18][0]~q\))) # (tb_byte_cnt(2) & (!\RAM[22][0]~q\))) ) ) ) # ( \RAM[14][0]~q\ & ( !\RAM[10][0]~q\ & ( (tb_byte_cnt(3) & ((!tb_byte_cnt(2) & ((\RAM[18][0]~q\))) # (tb_byte_cnt(2) & (!\RAM[22][0]~q\)))) ) ) ) # ( !\RAM[14][0]~q\ & 
-- ( !\RAM[10][0]~q\ & ( (!tb_byte_cnt(2) & (((tb_byte_cnt(3) & \RAM[18][0]~q\)))) # (tb_byte_cnt(2) & ((!\RAM[22][0]~q\) # ((!tb_byte_cnt(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001011110000001000000111011110100111111101010010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => \ALT_INV_RAM[22][0]~q\,
	datac => ALT_INV_tb_byte_cnt(3),
	datad => \ALT_INV_RAM[18][0]~q\,
	datae => \ALT_INV_RAM[14][0]~q\,
	dataf => \ALT_INV_RAM[10][0]~q\,
	combout => \Mux128~3_combout\);

-- Location: LABCELL_X39_Y31_N24
\Mux128~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~2_combout\ = ( \RAM[13][0]~q\ & ( \RAM[21][0]~q\ & ( (!tb_byte_cnt(3) & (((!\RAM[9][0]~q\ & !tb_byte_cnt(2))))) # (tb_byte_cnt(3) & (((tb_byte_cnt(2))) # (\RAM[17][0]~q\))) ) ) ) # ( !\RAM[13][0]~q\ & ( \RAM[21][0]~q\ & ( ((!tb_byte_cnt(3) & 
-- ((!\RAM[9][0]~q\))) # (tb_byte_cnt(3) & (\RAM[17][0]~q\))) # (tb_byte_cnt(2)) ) ) ) # ( \RAM[13][0]~q\ & ( !\RAM[21][0]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & ((!\RAM[9][0]~q\))) # (tb_byte_cnt(3) & (\RAM[17][0]~q\)))) ) ) ) # ( !\RAM[13][0]~q\ & ( 
-- !\RAM[21][0]~q\ & ( (!tb_byte_cnt(3) & (((!\RAM[9][0]~q\) # (tb_byte_cnt(2))))) # (tb_byte_cnt(3) & (\RAM[17][0]~q\ & ((!tb_byte_cnt(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111001100110100010000000011010001111111111101000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[17][0]~q\,
	datab => ALT_INV_tb_byte_cnt(3),
	datac => \ALT_INV_RAM[9][0]~q\,
	datad => ALT_INV_tb_byte_cnt(2),
	datae => \ALT_INV_RAM[13][0]~q\,
	dataf => \ALT_INV_RAM[21][0]~q\,
	combout => \Mux128~2_combout\);

-- Location: LABCELL_X40_Y31_N36
\Mux128~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~0_combout\ = ( \RAM[11][0]~q\ & ( \RAM[7][0]~q\ & ( (!tb_byte_cnt(2) & (((!tb_byte_cnt(3))) # (\RAM[15][0]~q\))) # (tb_byte_cnt(2) & (((tb_byte_cnt(3) & !\RAM[19][0]~q\)))) ) ) ) # ( !\RAM[11][0]~q\ & ( \RAM[7][0]~q\ & ( (!tb_byte_cnt(3)) # 
-- ((!tb_byte_cnt(2) & (\RAM[15][0]~q\)) # (tb_byte_cnt(2) & ((!\RAM[19][0]~q\)))) ) ) ) # ( \RAM[11][0]~q\ & ( !\RAM[7][0]~q\ & ( (tb_byte_cnt(3) & ((!tb_byte_cnt(2) & (\RAM[15][0]~q\)) # (tb_byte_cnt(2) & ((!\RAM[19][0]~q\))))) ) ) ) # ( !\RAM[11][0]~q\ & 
-- ( !\RAM[7][0]~q\ & ( (!tb_byte_cnt(2) & (\RAM[15][0]~q\ & (tb_byte_cnt(3)))) # (tb_byte_cnt(2) & (((!tb_byte_cnt(3)) # (!\RAM[19][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010010000001110000001011110111111100101010011110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => \ALT_INV_RAM[15][0]~q\,
	datac => ALT_INV_tb_byte_cnt(3),
	datad => \ALT_INV_RAM[19][0]~q\,
	datae => \ALT_INV_RAM[11][0]~q\,
	dataf => \ALT_INV_RAM[7][0]~q\,
	combout => \Mux128~0_combout\);

-- Location: MLABCELL_X45_Y30_N54
\Mux128~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~1_combout\ = ( \RAM[8][0]~q\ & ( \RAM[16][0]~q\ & ( (!tb_byte_cnt(2)) # ((!tb_byte_cnt(3) & ((!\RAM[12][0]~q\))) # (tb_byte_cnt(3) & (\RAM[20][0]~q\))) ) ) ) # ( !\RAM[8][0]~q\ & ( \RAM[16][0]~q\ & ( (!tb_byte_cnt(3) & (tb_byte_cnt(2) & 
-- ((!\RAM[12][0]~q\)))) # (tb_byte_cnt(3) & ((!tb_byte_cnt(2)) # ((\RAM[20][0]~q\)))) ) ) ) # ( \RAM[8][0]~q\ & ( !\RAM[16][0]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2)) # ((!\RAM[12][0]~q\)))) # (tb_byte_cnt(3) & (tb_byte_cnt(2) & (\RAM[20][0]~q\))) ) ) 
-- ) # ( !\RAM[8][0]~q\ & ( !\RAM[16][0]~q\ & ( (tb_byte_cnt(2) & ((!tb_byte_cnt(3) & ((!\RAM[12][0]~q\))) # (tb_byte_cnt(3) & (\RAM[20][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000001101010111000100101100111010001011110111111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	datab => ALT_INV_tb_byte_cnt(2),
	datac => \ALT_INV_RAM[20][0]~q\,
	datad => \ALT_INV_RAM[12][0]~q\,
	datae => \ALT_INV_RAM[8][0]~q\,
	dataf => \ALT_INV_RAM[16][0]~q\,
	combout => \Mux128~1_combout\);

-- Location: LABCELL_X40_Y31_N24
\Mux128~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~4_combout\ = ( \Mux128~0_combout\ & ( \Mux128~1_combout\ & ( (!tb_byte_cnt(1)) # ((!tb_byte_cnt(0) & ((\Mux128~2_combout\))) # (tb_byte_cnt(0) & (\Mux128~3_combout\))) ) ) ) # ( !\Mux128~0_combout\ & ( \Mux128~1_combout\ & ( (!tb_byte_cnt(1) & 
-- (tb_byte_cnt(0))) # (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & ((\Mux128~2_combout\))) # (tb_byte_cnt(0) & (\Mux128~3_combout\)))) ) ) ) # ( \Mux128~0_combout\ & ( !\Mux128~1_combout\ & ( (!tb_byte_cnt(1) & (!tb_byte_cnt(0))) # (tb_byte_cnt(1) & 
-- ((!tb_byte_cnt(0) & ((\Mux128~2_combout\))) # (tb_byte_cnt(0) & (\Mux128~3_combout\)))) ) ) ) # ( !\Mux128~0_combout\ & ( !\Mux128~1_combout\ & ( (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & ((\Mux128~2_combout\))) # (tb_byte_cnt(0) & (\Mux128~3_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(1),
	datab => ALT_INV_tb_byte_cnt(0),
	datac => \ALT_INV_Mux128~3_combout\,
	datad => \ALT_INV_Mux128~2_combout\,
	datae => \ALT_INV_Mux128~0_combout\,
	dataf => \ALT_INV_Mux128~1_combout\,
	combout => \Mux128~4_combout\);

-- Location: LABCELL_X40_Y31_N48
\Mux128~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~9_combout\ = ( \Mux128~6_combout\ & ( \Mux128~4_combout\ & ( (!\Mux125~3_combout\) # ((!\Mux125~2_combout\ & ((\Mux128~7_combout\))) # (\Mux125~2_combout\ & (\Mux128~8_combout\))) ) ) ) # ( !\Mux128~6_combout\ & ( \Mux128~4_combout\ & ( 
-- (!\Mux125~2_combout\ & (((!\Mux125~3_combout\) # (\Mux128~7_combout\)))) # (\Mux125~2_combout\ & (\Mux128~8_combout\ & ((\Mux125~3_combout\)))) ) ) ) # ( \Mux128~6_combout\ & ( !\Mux128~4_combout\ & ( (!\Mux125~2_combout\ & (((\Mux128~7_combout\ & 
-- \Mux125~3_combout\)))) # (\Mux125~2_combout\ & (((!\Mux125~3_combout\)) # (\Mux128~8_combout\))) ) ) ) # ( !\Mux128~6_combout\ & ( !\Mux128~4_combout\ & ( (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & ((\Mux128~7_combout\))) # (\Mux125~2_combout\ & 
-- (\Mux128~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux128~8_combout\,
	datab => \ALT_INV_Mux125~2_combout\,
	datac => \ALT_INV_Mux128~7_combout\,
	datad => \ALT_INV_Mux125~3_combout\,
	datae => \ALT_INV_Mux128~6_combout\,
	dataf => \ALT_INV_Mux128~4_combout\,
	combout => \Mux128~9_combout\);

-- Location: LABCELL_X40_Y31_N30
\Mux128~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~10_combout\ = ( \RAM[24][0]~q\ & ( \Mux128~9_combout\ & ( (!\Mux125~4_combout\ & ((!\RAM[23][0]~q\) # ((!\Mux125~5_combout\)))) # (\Mux125~4_combout\ & (((\Mux125~5_combout\) # (\RAM[25][0]~q\)))) ) ) ) # ( !\RAM[24][0]~q\ & ( \Mux128~9_combout\ & 
-- ( (!\Mux125~4_combout\ & ((!\RAM[23][0]~q\) # ((!\Mux125~5_combout\)))) # (\Mux125~4_combout\ & (((\RAM[25][0]~q\ & !\Mux125~5_combout\)))) ) ) ) # ( \RAM[24][0]~q\ & ( !\Mux128~9_combout\ & ( (!\Mux125~4_combout\ & (!\RAM[23][0]~q\ & 
-- ((\Mux125~5_combout\)))) # (\Mux125~4_combout\ & (((\Mux125~5_combout\) # (\RAM[25][0]~q\)))) ) ) ) # ( !\RAM[24][0]~q\ & ( !\Mux128~9_combout\ & ( (!\Mux125~4_combout\ & (!\RAM[23][0]~q\ & ((\Mux125~5_combout\)))) # (\Mux125~4_combout\ & 
-- (((\RAM[25][0]~q\ & !\Mux125~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110100000000000111010111111110011101000001111001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[23][0]~q\,
	datab => \ALT_INV_RAM[25][0]~q\,
	datac => \ALT_INV_Mux125~4_combout\,
	datad => \ALT_INV_Mux125~5_combout\,
	datae => \ALT_INV_RAM[24][0]~q\,
	dataf => \ALT_INV_Mux128~9_combout\,
	combout => \Mux128~10_combout\);

-- Location: LABCELL_X39_Y29_N45
\Mux126~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~5_combout\ = ( tb_byte_cnt(1) & ( \A2D[3][2]~q\ & ( (!tb_byte_cnt(0) & (IP(2))) # (tb_byte_cnt(0) & ((IR(2)))) ) ) ) # ( !tb_byte_cnt(1) & ( \A2D[3][2]~q\ & ( (!tb_byte_cnt(0)) # (SP(2)) ) ) ) # ( tb_byte_cnt(1) & ( !\A2D[3][2]~q\ & ( 
-- (!tb_byte_cnt(0) & (IP(2))) # (tb_byte_cnt(0) & ((IR(2)))) ) ) ) # ( !tb_byte_cnt(1) & ( !\A2D[3][2]~q\ & ( (tb_byte_cnt(0) & SP(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(0),
	datab => ALT_INV_SP(2),
	datac => ALT_INV_IP(2),
	datad => ALT_INV_IR(2),
	datae => ALT_INV_tb_byte_cnt(1),
	dataf => \ALT_INV_A2D[3][2]~q\,
	combout => \Mux126~5_combout\);

-- Location: LABCELL_X40_Y29_N54
\Mux126~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~6_combout\ = ( \Mux125~0_combout\ & ( \Mux126~5_combout\ & ( (!\Mux125~1_combout\ & (\A2D[0][2]~q\)) # (\Mux125~1_combout\ & ((\A2D[2][2]~q\))) ) ) ) # ( !\Mux125~0_combout\ & ( \Mux126~5_combout\ & ( (!\Mux125~1_combout\) # (\A2D[1][2]~q\) ) ) ) 
-- # ( \Mux125~0_combout\ & ( !\Mux126~5_combout\ & ( (!\Mux125~1_combout\ & (\A2D[0][2]~q\)) # (\Mux125~1_combout\ & ((\A2D[2][2]~q\))) ) ) ) # ( !\Mux125~0_combout\ & ( !\Mux126~5_combout\ & ( (\A2D[1][2]~q\ & \Mux125~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[1][2]~q\,
	datab => \ALT_INV_A2D[0][2]~q\,
	datac => \ALT_INV_A2D[2][2]~q\,
	datad => \ALT_INV_Mux125~1_combout\,
	datae => \ALT_INV_Mux125~0_combout\,
	dataf => \ALT_INV_Mux126~5_combout\,
	combout => \Mux126~6_combout\);

-- Location: MLABCELL_X45_Y29_N15
\Mux126~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~8_combout\ = ( \RAM[4][2]~q\ & ( tb_byte_cnt(0) & ( (!tb_byte_cnt(1)) # (\RAM[6][2]~q\) ) ) ) # ( !\RAM[4][2]~q\ & ( tb_byte_cnt(0) & ( (tb_byte_cnt(1) & \RAM[6][2]~q\) ) ) ) # ( \RAM[4][2]~q\ & ( !tb_byte_cnt(0) & ( (!tb_byte_cnt(1) & 
-- (\RAM[3][2]~q\)) # (tb_byte_cnt(1) & ((\RAM[5][2]~q\))) ) ) ) # ( !\RAM[4][2]~q\ & ( !tb_byte_cnt(0) & ( (!tb_byte_cnt(1) & (\RAM[3][2]~q\)) # (tb_byte_cnt(1) & ((\RAM[5][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[3][2]~q\,
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_RAM[6][2]~q\,
	datad => \ALT_INV_RAM[5][2]~q\,
	datae => \ALT_INV_RAM[4][2]~q\,
	dataf => ALT_INV_tb_byte_cnt(0),
	combout => \Mux126~8_combout\);

-- Location: LABCELL_X39_Y36_N6
\aluI|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal1~1_combout\ = ( !\aluI|Mux4~10_combout\ & ( (!\aluI|Mux6~3_combout\ & !\aluI|Mux5~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \aluI|ALT_INV_Mux6~3_combout\,
	datad => \aluI|ALT_INV_Mux5~3_combout\,
	dataf => \aluI|ALT_INV_Mux4~10_combout\,
	combout => \aluI|Equal1~1_combout\);

-- Location: LABCELL_X39_Y36_N18
\aluI|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal1~0_combout\ = ( !\aluI|Mux2~6_combout\ & ( \aluI|Equal1~1_combout\ & ( (!\aluI|Mux3~8_combout\ & (!\aluI|Mux1~6_combout\ & (!\aluI|Mux7~6_combout\ & !\aluI|Mux0~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux3~8_combout\,
	datab => \aluI|ALT_INV_Mux1~6_combout\,
	datac => \aluI|ALT_INV_Mux7~6_combout\,
	datad => \aluI|ALT_INV_Mux0~8_combout\,
	datae => \aluI|ALT_INV_Mux2~6_combout\,
	dataf => \aluI|ALT_INV_Equal1~1_combout\,
	combout => \aluI|Equal1~0_combout\);

-- Location: MLABCELL_X37_Y34_N33
\Mux121~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux121~0_combout\ = ( IR(2) & ( (!IR(4) & ((IR(3)) # (IR(6)))) # (IR(4) & (IR(6) & IR(3))) ) ) # ( !IR(2) & ( (IR(3) & ((!IR(4)) # (IR(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(4),
	datac => ALT_INV_IR(6),
	datad => ALT_INV_IR(3),
	dataf => ALT_INV_IR(2),
	combout => \Mux121~0_combout\);

-- Location: MLABCELL_X37_Y34_N6
\Cf~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cf~1_combout\ = ( \Mux121~0_combout\ & ( ((\I_state.ist4~q\ & \Cf~0_combout\)) # (\upload~input_o\) ) ) # ( !\Mux121~0_combout\ & ( \upload~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_I_state.ist4~q\,
	datac => \ALT_INV_upload~input_o\,
	datad => \ALT_INV_Cf~0_combout\,
	dataf => \ALT_INV_Mux121~0_combout\,
	combout => \Cf~1_combout\);

-- Location: FF_X39_Y36_N19
Zf : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \aluI|Equal1~0_combout\,
	sclr => \upload~input_o\,
	ena => \Cf~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Zf~q\);

-- Location: LABCELL_X40_Y32_N48
\Mux126~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~7_combout\ = ( \RAM[1][2]~q\ & ( \Zf~q\ & ( (!tb_byte_cnt(1) & (((!tb_byte_cnt(0))) # (\RAM[0][2]~q\))) # (tb_byte_cnt(1) & (((tb_byte_cnt(0) & \RAM[2][2]~q\)))) ) ) ) # ( !\RAM[1][2]~q\ & ( \Zf~q\ & ( (!tb_byte_cnt(0)) # ((!tb_byte_cnt(1) & 
-- (\RAM[0][2]~q\)) # (tb_byte_cnt(1) & ((\RAM[2][2]~q\)))) ) ) ) # ( \RAM[1][2]~q\ & ( !\Zf~q\ & ( (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & (\RAM[0][2]~q\)) # (tb_byte_cnt(1) & ((\RAM[2][2]~q\))))) ) ) ) # ( !\RAM[1][2]~q\ & ( !\Zf~q\ & ( (!tb_byte_cnt(1) & 
-- (\RAM[0][2]~q\ & (tb_byte_cnt(0)))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0)) # (\RAM[2][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001001010111000000100000011111110010111101111010001010100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(1),
	datab => \ALT_INV_RAM[0][2]~q\,
	datac => ALT_INV_tb_byte_cnt(0),
	datad => \ALT_INV_RAM[2][2]~q\,
	datae => \ALT_INV_RAM[1][2]~q\,
	dataf => \ALT_INV_Zf~q\,
	combout => \Mux126~7_combout\);

-- Location: MLABCELL_X45_Y29_N27
\Mux126~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~3_combout\ = ( tb_byte_cnt(2) & ( \RAM[22][2]~q\ & ( (tb_byte_cnt(3)) # (\RAM[14][2]~q\) ) ) ) # ( !tb_byte_cnt(2) & ( \RAM[22][2]~q\ & ( (!tb_byte_cnt(3) & ((!\RAM[10][2]~q\))) # (tb_byte_cnt(3) & (!\RAM[18][2]~q\)) ) ) ) # ( tb_byte_cnt(2) & ( 
-- !\RAM[22][2]~q\ & ( (\RAM[14][2]~q\ & !tb_byte_cnt(3)) ) ) ) # ( !tb_byte_cnt(2) & ( !\RAM[22][2]~q\ & ( (!tb_byte_cnt(3) & ((!\RAM[10][2]~q\))) # (tb_byte_cnt(3) & (!\RAM[18][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010101010001100110000000011110000101010100011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[18][2]~q\,
	datab => \ALT_INV_RAM[14][2]~q\,
	datac => \ALT_INV_RAM[10][2]~q\,
	datad => ALT_INV_tb_byte_cnt(3),
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => \ALT_INV_RAM[22][2]~q\,
	combout => \Mux126~3_combout\);

-- Location: MLABCELL_X45_Y29_N42
\Mux126~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~1_combout\ = ( \RAM[20][2]~q\ & ( \RAM[8][2]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2)) # ((\RAM[12][2]~q\)))) # (tb_byte_cnt(3) & (((\RAM[16][2]~q\)) # (tb_byte_cnt(2)))) ) ) ) # ( !\RAM[20][2]~q\ & ( \RAM[8][2]~q\ & ( (!tb_byte_cnt(3) & 
-- ((!tb_byte_cnt(2)) # ((\RAM[12][2]~q\)))) # (tb_byte_cnt(3) & (!tb_byte_cnt(2) & ((\RAM[16][2]~q\)))) ) ) ) # ( \RAM[20][2]~q\ & ( !\RAM[8][2]~q\ & ( (!tb_byte_cnt(3) & (tb_byte_cnt(2) & (\RAM[12][2]~q\))) # (tb_byte_cnt(3) & (((\RAM[16][2]~q\)) # 
-- (tb_byte_cnt(2)))) ) ) ) # ( !\RAM[20][2]~q\ & ( !\RAM[8][2]~q\ & ( (!tb_byte_cnt(3) & (tb_byte_cnt(2) & (\RAM[12][2]~q\))) # (tb_byte_cnt(3) & (!tb_byte_cnt(2) & ((\RAM[16][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	datab => ALT_INV_tb_byte_cnt(2),
	datac => \ALT_INV_RAM[12][2]~q\,
	datad => \ALT_INV_RAM[16][2]~q\,
	datae => \ALT_INV_RAM[20][2]~q\,
	dataf => \ALT_INV_RAM[8][2]~q\,
	combout => \Mux126~1_combout\);

-- Location: MLABCELL_X45_Y29_N0
\Mux126~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~2_combout\ = ( tb_byte_cnt(2) & ( \RAM[21][2]~q\ & ( (!\RAM[13][2]~q\) # (tb_byte_cnt(3)) ) ) ) # ( !tb_byte_cnt(2) & ( \RAM[21][2]~q\ & ( (!tb_byte_cnt(3) & (!\RAM[9][2]~q\)) # (tb_byte_cnt(3) & ((\RAM[17][2]~q\))) ) ) ) # ( tb_byte_cnt(2) & ( 
-- !\RAM[21][2]~q\ & ( (!tb_byte_cnt(3) & !\RAM[13][2]~q\) ) ) ) # ( !tb_byte_cnt(2) & ( !\RAM[21][2]~q\ & ( (!tb_byte_cnt(3) & (!\RAM[9][2]~q\)) # (tb_byte_cnt(3) & ((\RAM[17][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100011111100000000000010100011101000111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[9][2]~q\,
	datab => \ALT_INV_RAM[17][2]~q\,
	datac => ALT_INV_tb_byte_cnt(3),
	datad => \ALT_INV_RAM[13][2]~q\,
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => \ALT_INV_RAM[21][2]~q\,
	combout => \Mux126~2_combout\);

-- Location: LABCELL_X44_Y28_N36
\Mux126~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~0_combout\ = ( \RAM[15][2]~q\ & ( \RAM[11][2]~q\ & ( (!tb_byte_cnt(2) & (((!\RAM[7][2]~q\) # (tb_byte_cnt(3))))) # (tb_byte_cnt(2) & (((!tb_byte_cnt(3))) # (\RAM[19][2]~q\))) ) ) ) # ( !\RAM[15][2]~q\ & ( \RAM[11][2]~q\ & ( (!tb_byte_cnt(2) & 
-- (((!tb_byte_cnt(3) & !\RAM[7][2]~q\)))) # (tb_byte_cnt(2) & (((!tb_byte_cnt(3))) # (\RAM[19][2]~q\))) ) ) ) # ( \RAM[15][2]~q\ & ( !\RAM[11][2]~q\ & ( (!tb_byte_cnt(2) & (((!\RAM[7][2]~q\) # (tb_byte_cnt(3))))) # (tb_byte_cnt(2) & (\RAM[19][2]~q\ & 
-- (tb_byte_cnt(3)))) ) ) ) # ( !\RAM[15][2]~q\ & ( !\RAM[11][2]~q\ & ( (!tb_byte_cnt(2) & (((!tb_byte_cnt(3) & !\RAM[7][2]~q\)))) # (tb_byte_cnt(2) & (\RAM[19][2]~q\ & (tb_byte_cnt(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000100000001101010110000101111110001010100011111101101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => \ALT_INV_RAM[19][2]~q\,
	datac => ALT_INV_tb_byte_cnt(3),
	datad => \ALT_INV_RAM[7][2]~q\,
	datae => \ALT_INV_RAM[15][2]~q\,
	dataf => \ALT_INV_RAM[11][2]~q\,
	combout => \Mux126~0_combout\);

-- Location: MLABCELL_X45_Y29_N30
\Mux126~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~4_combout\ = ( \Mux126~2_combout\ & ( \Mux126~0_combout\ & ( (!tb_byte_cnt(0)) # ((!tb_byte_cnt(1) & ((\Mux126~1_combout\))) # (tb_byte_cnt(1) & (\Mux126~3_combout\))) ) ) ) # ( !\Mux126~2_combout\ & ( \Mux126~0_combout\ & ( (!tb_byte_cnt(0) & 
-- (!tb_byte_cnt(1))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & ((\Mux126~1_combout\))) # (tb_byte_cnt(1) & (\Mux126~3_combout\)))) ) ) ) # ( \Mux126~2_combout\ & ( !\Mux126~0_combout\ & ( (!tb_byte_cnt(0) & (tb_byte_cnt(1))) # (tb_byte_cnt(0) & 
-- ((!tb_byte_cnt(1) & ((\Mux126~1_combout\))) # (tb_byte_cnt(1) & (\Mux126~3_combout\)))) ) ) ) # ( !\Mux126~2_combout\ & ( !\Mux126~0_combout\ & ( (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & ((\Mux126~1_combout\))) # (tb_byte_cnt(1) & (\Mux126~3_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(0),
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_Mux126~3_combout\,
	datad => \ALT_INV_Mux126~1_combout\,
	datae => \ALT_INV_Mux126~2_combout\,
	dataf => \ALT_INV_Mux126~0_combout\,
	combout => \Mux126~4_combout\);

-- Location: LABCELL_X41_Y29_N12
\Mux126~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~9_combout\ = ( \Mux126~7_combout\ & ( \Mux126~4_combout\ & ( (!\Mux125~2_combout\) # ((!\Mux125~3_combout\ & (\Mux126~6_combout\)) # (\Mux125~3_combout\ & ((\Mux126~8_combout\)))) ) ) ) # ( !\Mux126~7_combout\ & ( \Mux126~4_combout\ & ( 
-- (!\Mux125~3_combout\ & ((!\Mux125~2_combout\) # ((\Mux126~6_combout\)))) # (\Mux125~3_combout\ & (\Mux125~2_combout\ & ((\Mux126~8_combout\)))) ) ) ) # ( \Mux126~7_combout\ & ( !\Mux126~4_combout\ & ( (!\Mux125~3_combout\ & (\Mux125~2_combout\ & 
-- (\Mux126~6_combout\))) # (\Mux125~3_combout\ & ((!\Mux125~2_combout\) # ((\Mux126~8_combout\)))) ) ) ) # ( !\Mux126~7_combout\ & ( !\Mux126~4_combout\ & ( (\Mux125~2_combout\ & ((!\Mux125~3_combout\ & (\Mux126~6_combout\)) # (\Mux125~3_combout\ & 
-- ((\Mux126~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~3_combout\,
	datab => \ALT_INV_Mux125~2_combout\,
	datac => \ALT_INV_Mux126~6_combout\,
	datad => \ALT_INV_Mux126~8_combout\,
	datae => \ALT_INV_Mux126~7_combout\,
	dataf => \ALT_INV_Mux126~4_combout\,
	combout => \Mux126~9_combout\);

-- Location: LABCELL_X41_Y29_N6
\Mux126~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux126~10_combout\ = ( \Mux125~5_combout\ & ( \Mux126~9_combout\ & ( (!\Mux125~4_combout\ & (\RAM[23][2]~q\)) # (\Mux125~4_combout\ & ((\RAM[24][2]~q\))) ) ) ) # ( !\Mux125~5_combout\ & ( \Mux126~9_combout\ & ( (!\Mux125~4_combout\) # (\RAM[25][2]~q\) ) 
-- ) ) # ( \Mux125~5_combout\ & ( !\Mux126~9_combout\ & ( (!\Mux125~4_combout\ & (\RAM[23][2]~q\)) # (\Mux125~4_combout\ & ((\RAM[24][2]~q\))) ) ) ) # ( !\Mux125~5_combout\ & ( !\Mux126~9_combout\ & ( (\Mux125~4_combout\ & \RAM[25][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[23][2]~q\,
	datab => \ALT_INV_RAM[24][2]~q\,
	datac => \ALT_INV_Mux125~4_combout\,
	datad => \ALT_INV_RAM[25][2]~q\,
	datae => \ALT_INV_Mux125~5_combout\,
	dataf => \ALT_INV_Mux126~9_combout\,
	combout => \Mux126~10_combout\);

-- Location: LABCELL_X39_Y29_N24
\Mux125~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~13_combout\ = ( \RAM[0][3]~q\ & ( \RAM[1][3]~q\ & ( (tb_byte_cnt(1) & ((!tb_byte_cnt(0)) # (\RAM[2][3]~q\))) ) ) ) # ( !\RAM[0][3]~q\ & ( \RAM[1][3]~q\ & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1))) # (tb_byte_cnt(2)))) # (tb_byte_cnt(0) & 
-- (((!tb_byte_cnt(1)) # (\RAM[2][3]~q\)))) ) ) ) # ( \RAM[0][3]~q\ & ( !\RAM[1][3]~q\ & ( (\RAM[2][3]~q\ & (tb_byte_cnt(0) & tb_byte_cnt(1))) ) ) ) # ( !\RAM[0][3]~q\ & ( !\RAM[1][3]~q\ & ( (!tb_byte_cnt(0) & (tb_byte_cnt(2) & ((!tb_byte_cnt(1))))) # 
-- (tb_byte_cnt(0) & (((!tb_byte_cnt(1)) # (\RAM[2][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000011000000000000001101011111111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => \ALT_INV_RAM[2][3]~q\,
	datac => ALT_INV_tb_byte_cnt(0),
	datad => ALT_INV_tb_byte_cnt(1),
	datae => \ALT_INV_RAM[0][3]~q\,
	dataf => \ALT_INV_RAM[1][3]~q\,
	combout => \Mux125~13_combout\);

-- Location: LABCELL_X48_Y29_N3
\Mux125~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~14_combout\ = ( \RAM[5][3]~q\ & ( \RAM[4][3]~q\ & ( (!tb_byte_cnt(1) & (((tb_byte_cnt(0))) # (\RAM[3][3]~q\))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0)) # (\RAM[6][3]~q\)))) ) ) ) # ( !\RAM[5][3]~q\ & ( \RAM[4][3]~q\ & ( (!tb_byte_cnt(1) & 
-- (((tb_byte_cnt(0))) # (\RAM[3][3]~q\))) # (tb_byte_cnt(1) & (((tb_byte_cnt(0) & \RAM[6][3]~q\)))) ) ) ) # ( \RAM[5][3]~q\ & ( !\RAM[4][3]~q\ & ( (!tb_byte_cnt(1) & (\RAM[3][3]~q\ & (!tb_byte_cnt(0)))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0)) # 
-- (\RAM[6][3]~q\)))) ) ) ) # ( !\RAM[5][3]~q\ & ( !\RAM[4][3]~q\ & ( (!tb_byte_cnt(1) & (\RAM[3][3]~q\ & (!tb_byte_cnt(0)))) # (tb_byte_cnt(1) & (((tb_byte_cnt(0) & \RAM[6][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(1),
	datab => \ALT_INV_RAM[3][3]~q\,
	datac => ALT_INV_tb_byte_cnt(0),
	datad => \ALT_INV_RAM[6][3]~q\,
	datae => \ALT_INV_RAM[5][3]~q\,
	dataf => \ALT_INV_RAM[4][3]~q\,
	combout => \Mux125~14_combout\);

-- Location: LABCELL_X39_Y31_N45
\Mux125~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~11_combout\ = ( IP(3) & ( \A2D[3][3]~q\ & ( (!tb_byte_cnt(0)) # ((!tb_byte_cnt(1) & (!SP(3))) # (tb_byte_cnt(1) & ((IR(3))))) ) ) ) # ( !IP(3) & ( \A2D[3][3]~q\ & ( (!tb_byte_cnt(0) & (((!tb_byte_cnt(1))))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & 
-- (!SP(3))) # (tb_byte_cnt(1) & ((IR(3)))))) ) ) ) # ( IP(3) & ( !\A2D[3][3]~q\ & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1))))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & (!SP(3))) # (tb_byte_cnt(1) & ((IR(3)))))) ) ) ) # ( !IP(3) & ( !\A2D[3][3]~q\ & ( 
-- (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & (!SP(3))) # (tb_byte_cnt(1) & ((IR(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000011000010101111001111111010000000111111101011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SP(3),
	datab => ALT_INV_IR(3),
	datac => ALT_INV_tb_byte_cnt(0),
	datad => ALT_INV_tb_byte_cnt(1),
	datae => ALT_INV_IP(3),
	dataf => \ALT_INV_A2D[3][3]~q\,
	combout => \Mux125~11_combout\);

-- Location: LABCELL_X40_Y31_N42
\Mux125~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~12_combout\ = ( \A2D[0][3]~q\ & ( \Mux125~11_combout\ & ( (!\Mux125~1_combout\) # ((!\Mux125~0_combout\ & (\A2D[1][3]~q\)) # (\Mux125~0_combout\ & ((\A2D[2][3]~q\)))) ) ) ) # ( !\A2D[0][3]~q\ & ( \Mux125~11_combout\ & ( (!\Mux125~0_combout\ & 
-- (((!\Mux125~1_combout\)) # (\A2D[1][3]~q\))) # (\Mux125~0_combout\ & (((\Mux125~1_combout\ & \A2D[2][3]~q\)))) ) ) ) # ( \A2D[0][3]~q\ & ( !\Mux125~11_combout\ & ( (!\Mux125~0_combout\ & (\A2D[1][3]~q\ & (\Mux125~1_combout\))) # (\Mux125~0_combout\ & 
-- (((!\Mux125~1_combout\) # (\A2D[2][3]~q\)))) ) ) ) # ( !\A2D[0][3]~q\ & ( !\Mux125~11_combout\ & ( (\Mux125~1_combout\ & ((!\Mux125~0_combout\ & (\A2D[1][3]~q\)) # (\Mux125~0_combout\ & ((\A2D[2][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~0_combout\,
	datab => \ALT_INV_A2D[1][3]~q\,
	datac => \ALT_INV_Mux125~1_combout\,
	datad => \ALT_INV_A2D[2][3]~q\,
	datae => \ALT_INV_A2D[0][3]~q\,
	dataf => \ALT_INV_Mux125~11_combout\,
	combout => \Mux125~12_combout\);

-- Location: LABCELL_X41_Y30_N6
\Mux125~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~9_combout\ = ( \RAM[22][3]~q\ & ( \RAM[18][3]~q\ & ( ((!tb_byte_cnt(2) & ((\RAM[10][3]~q\))) # (tb_byte_cnt(2) & (\RAM[14][3]~q\))) # (tb_byte_cnt(3)) ) ) ) # ( !\RAM[22][3]~q\ & ( \RAM[18][3]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & 
-- ((\RAM[10][3]~q\))) # (tb_byte_cnt(2) & (\RAM[14][3]~q\)))) # (tb_byte_cnt(3) & (!tb_byte_cnt(2))) ) ) ) # ( \RAM[22][3]~q\ & ( !\RAM[18][3]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & ((\RAM[10][3]~q\))) # (tb_byte_cnt(2) & (\RAM[14][3]~q\)))) # 
-- (tb_byte_cnt(3) & (tb_byte_cnt(2))) ) ) ) # ( !\RAM[22][3]~q\ & ( !\RAM[18][3]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & ((\RAM[10][3]~q\))) # (tb_byte_cnt(2) & (\RAM[14][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	datab => ALT_INV_tb_byte_cnt(2),
	datac => \ALT_INV_RAM[14][3]~q\,
	datad => \ALT_INV_RAM[10][3]~q\,
	datae => \ALT_INV_RAM[22][3]~q\,
	dataf => \ALT_INV_RAM[18][3]~q\,
	combout => \Mux125~9_combout\);

-- Location: MLABCELL_X42_Y30_N36
\Mux125~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~6_combout\ = ( \RAM[19][3]~q\ & ( tb_byte_cnt(3) & ( (\RAM[15][3]~q\) # (tb_byte_cnt(2)) ) ) ) # ( !\RAM[19][3]~q\ & ( tb_byte_cnt(3) & ( (!tb_byte_cnt(2) & \RAM[15][3]~q\) ) ) ) # ( \RAM[19][3]~q\ & ( !tb_byte_cnt(3) & ( (!tb_byte_cnt(2) & 
-- ((\RAM[7][3]~q\))) # (tb_byte_cnt(2) & (\RAM[11][3]~q\)) ) ) ) # ( !\RAM[19][3]~q\ & ( !tb_byte_cnt(3) & ( (!tb_byte_cnt(2) & ((\RAM[7][3]~q\))) # (tb_byte_cnt(2) & (\RAM[11][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => \ALT_INV_RAM[15][3]~q\,
	datac => \ALT_INV_RAM[11][3]~q\,
	datad => \ALT_INV_RAM[7][3]~q\,
	datae => \ALT_INV_RAM[19][3]~q\,
	dataf => ALT_INV_tb_byte_cnt(3),
	combout => \Mux125~6_combout\);

-- Location: MLABCELL_X42_Y30_N54
\Mux125~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~8_combout\ = ( tb_byte_cnt(2) & ( \RAM[21][3]~q\ & ( (\RAM[13][3]~q\) # (tb_byte_cnt(3)) ) ) ) # ( !tb_byte_cnt(2) & ( \RAM[21][3]~q\ & ( (!tb_byte_cnt(3) & ((\RAM[9][3]~q\))) # (tb_byte_cnt(3) & (\RAM[17][3]~q\)) ) ) ) # ( tb_byte_cnt(2) & ( 
-- !\RAM[21][3]~q\ & ( (!tb_byte_cnt(3) & \RAM[13][3]~q\) ) ) ) # ( !tb_byte_cnt(2) & ( !\RAM[21][3]~q\ & ( (!tb_byte_cnt(3) & ((\RAM[9][3]~q\))) # (tb_byte_cnt(3) & (\RAM[17][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	datab => \ALT_INV_RAM[13][3]~q\,
	datac => \ALT_INV_RAM[17][3]~q\,
	datad => \ALT_INV_RAM[9][3]~q\,
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => \ALT_INV_RAM[21][3]~q\,
	combout => \Mux125~8_combout\);

-- Location: LABCELL_X44_Y30_N0
\Mux125~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~7_combout\ = ( tb_byte_cnt(2) & ( \RAM[8][3]~q\ & ( (!tb_byte_cnt(3) & (\RAM[12][3]~q\)) # (tb_byte_cnt(3) & ((!\RAM[20][3]~q\))) ) ) ) # ( !tb_byte_cnt(2) & ( \RAM[8][3]~q\ & ( (!tb_byte_cnt(3)) # (\RAM[16][3]~q\) ) ) ) # ( tb_byte_cnt(2) & ( 
-- !\RAM[8][3]~q\ & ( (!tb_byte_cnt(3) & (\RAM[12][3]~q\)) # (tb_byte_cnt(3) & ((!\RAM[20][3]~q\))) ) ) ) # ( !tb_byte_cnt(2) & ( !\RAM[8][3]~q\ & ( (\RAM[16][3]~q\ & tb_byte_cnt(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100111111000011111111010101010011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[16][3]~q\,
	datab => \ALT_INV_RAM[12][3]~q\,
	datac => \ALT_INV_RAM[20][3]~q\,
	datad => ALT_INV_tb_byte_cnt(3),
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => \ALT_INV_RAM[8][3]~q\,
	combout => \Mux125~7_combout\);

-- Location: MLABCELL_X42_Y30_N6
\Mux125~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~10_combout\ = ( \Mux125~8_combout\ & ( \Mux125~7_combout\ & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1)) # (\Mux125~6_combout\)))) # (tb_byte_cnt(0) & (((!tb_byte_cnt(1))) # (\Mux125~9_combout\))) ) ) ) # ( !\Mux125~8_combout\ & ( \Mux125~7_combout\ & 
-- ( (!tb_byte_cnt(0) & (((\Mux125~6_combout\ & !tb_byte_cnt(1))))) # (tb_byte_cnt(0) & (((!tb_byte_cnt(1))) # (\Mux125~9_combout\))) ) ) ) # ( \Mux125~8_combout\ & ( !\Mux125~7_combout\ & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1)) # (\Mux125~6_combout\)))) # 
-- (tb_byte_cnt(0) & (\Mux125~9_combout\ & ((tb_byte_cnt(1))))) ) ) ) # ( !\Mux125~8_combout\ & ( !\Mux125~7_combout\ & ( (!tb_byte_cnt(0) & (((\Mux125~6_combout\ & !tb_byte_cnt(1))))) # (tb_byte_cnt(0) & (\Mux125~9_combout\ & ((tb_byte_cnt(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~9_combout\,
	datab => ALT_INV_tb_byte_cnt(0),
	datac => \ALT_INV_Mux125~6_combout\,
	datad => ALT_INV_tb_byte_cnt(1),
	datae => \ALT_INV_Mux125~8_combout\,
	dataf => \ALT_INV_Mux125~7_combout\,
	combout => \Mux125~10_combout\);

-- Location: LABCELL_X41_Y29_N30
\Mux125~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~15_combout\ = ( \Mux125~12_combout\ & ( \Mux125~10_combout\ & ( (!\Mux125~3_combout\) # ((!\Mux125~2_combout\ & (\Mux125~13_combout\)) # (\Mux125~2_combout\ & ((\Mux125~14_combout\)))) ) ) ) # ( !\Mux125~12_combout\ & ( \Mux125~10_combout\ & ( 
-- (!\Mux125~3_combout\ & (!\Mux125~2_combout\)) # (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & (\Mux125~13_combout\)) # (\Mux125~2_combout\ & ((\Mux125~14_combout\))))) ) ) ) # ( \Mux125~12_combout\ & ( !\Mux125~10_combout\ & ( (!\Mux125~3_combout\ & 
-- (\Mux125~2_combout\)) # (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & (\Mux125~13_combout\)) # (\Mux125~2_combout\ & ((\Mux125~14_combout\))))) ) ) ) # ( !\Mux125~12_combout\ & ( !\Mux125~10_combout\ & ( (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & 
-- (\Mux125~13_combout\)) # (\Mux125~2_combout\ & ((\Mux125~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~3_combout\,
	datab => \ALT_INV_Mux125~2_combout\,
	datac => \ALT_INV_Mux125~13_combout\,
	datad => \ALT_INV_Mux125~14_combout\,
	datae => \ALT_INV_Mux125~12_combout\,
	dataf => \ALT_INV_Mux125~10_combout\,
	combout => \Mux125~15_combout\);

-- Location: LABCELL_X41_Y29_N0
\Mux125~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~16_combout\ = ( \Mux125~5_combout\ & ( \Mux125~15_combout\ & ( (!\Mux125~4_combout\ & (!\RAM[23][3]~q\)) # (\Mux125~4_combout\ & ((\RAM[24][3]~q\))) ) ) ) # ( !\Mux125~5_combout\ & ( \Mux125~15_combout\ & ( (!\Mux125~4_combout\) # (\RAM[25][3]~q\) 
-- ) ) ) # ( \Mux125~5_combout\ & ( !\Mux125~15_combout\ & ( (!\Mux125~4_combout\ & (!\RAM[23][3]~q\)) # (\Mux125~4_combout\ & ((\RAM[24][3]~q\))) ) ) ) # ( !\Mux125~5_combout\ & ( !\Mux125~15_combout\ & ( (\Mux125~4_combout\ & \RAM[25][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011100010001011101111001111110011111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[23][3]~q\,
	datab => \ALT_INV_Mux125~4_combout\,
	datac => \ALT_INV_RAM[25][3]~q\,
	datad => \ALT_INV_RAM[24][3]~q\,
	datae => \ALT_INV_Mux125~5_combout\,
	dataf => \ALT_INV_Mux125~15_combout\,
	combout => \Mux125~16_combout\);

-- Location: LABCELL_X39_Y32_N0
\Mux127~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~2_combout\ = ( \RAM[12][1]~q\ & ( \RAM[11][1]~q\ & ( (!tb_byte_cnt(3) & (((!tb_byte_cnt(0))))) # (tb_byte_cnt(3) & ((!tb_byte_cnt(0) & (\RAM[19][1]~q\)) # (tb_byte_cnt(0) & ((!\RAM[20][1]~q\))))) ) ) ) # ( !\RAM[12][1]~q\ & ( \RAM[11][1]~q\ & ( 
-- (!tb_byte_cnt(3)) # ((!tb_byte_cnt(0) & (\RAM[19][1]~q\)) # (tb_byte_cnt(0) & ((!\RAM[20][1]~q\)))) ) ) ) # ( \RAM[12][1]~q\ & ( !\RAM[11][1]~q\ & ( (tb_byte_cnt(3) & ((!tb_byte_cnt(0) & (\RAM[19][1]~q\)) # (tb_byte_cnt(0) & ((!\RAM[20][1]~q\))))) ) ) ) # 
-- ( !\RAM[12][1]~q\ & ( !\RAM[11][1]~q\ & ( (!tb_byte_cnt(3) & (((tb_byte_cnt(0))))) # (tb_byte_cnt(3) & ((!tb_byte_cnt(0) & (\RAM[19][1]~q\)) # (tb_byte_cnt(0) & ((!\RAM[20][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111100000001010000110011110101111111001111010100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[19][1]~q\,
	datab => \ALT_INV_RAM[20][1]~q\,
	datac => ALT_INV_tb_byte_cnt(3),
	datad => ALT_INV_tb_byte_cnt(0),
	datae => \ALT_INV_RAM[12][1]~q\,
	dataf => \ALT_INV_RAM[11][1]~q\,
	combout => \Mux127~2_combout\);

-- Location: LABCELL_X39_Y32_N30
\Mux127~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~1_combout\ = ( \RAM[17][1]~q\ & ( \RAM[10][1]~q\ & ( (!tb_byte_cnt(0) & (((!\RAM[9][1]~q\) # (tb_byte_cnt(3))))) # (tb_byte_cnt(0) & (!\RAM[18][1]~q\ & (tb_byte_cnt(3)))) ) ) ) # ( !\RAM[17][1]~q\ & ( \RAM[10][1]~q\ & ( (!tb_byte_cnt(0) & 
-- (((!tb_byte_cnt(3) & !\RAM[9][1]~q\)))) # (tb_byte_cnt(0) & (!\RAM[18][1]~q\ & (tb_byte_cnt(3)))) ) ) ) # ( \RAM[17][1]~q\ & ( !\RAM[10][1]~q\ & ( (!tb_byte_cnt(0) & (((!\RAM[9][1]~q\) # (tb_byte_cnt(3))))) # (tb_byte_cnt(0) & ((!\RAM[18][1]~q\) # 
-- ((!tb_byte_cnt(3))))) ) ) ) # ( !\RAM[17][1]~q\ & ( !\RAM[10][1]~q\ & ( (!tb_byte_cnt(0) & (((!tb_byte_cnt(3) & !\RAM[9][1]~q\)))) # (tb_byte_cnt(0) & ((!\RAM[18][1]~q\) # ((!tb_byte_cnt(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001000110010111111100011111011000010000000101100111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[18][1]~q\,
	datab => ALT_INV_tb_byte_cnt(0),
	datac => ALT_INV_tb_byte_cnt(3),
	datad => \ALT_INV_RAM[9][1]~q\,
	datae => \ALT_INV_RAM[17][1]~q\,
	dataf => \ALT_INV_RAM[10][1]~q\,
	combout => \Mux127~1_combout\);

-- Location: LABCELL_X41_Y31_N54
\Mux127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~0_combout\ = ( tb_byte_cnt(0) & ( \RAM[8][1]~q\ & ( (!tb_byte_cnt(3)) # (!\RAM[16][1]~q\) ) ) ) # ( !tb_byte_cnt(0) & ( \RAM[8][1]~q\ & ( (!tb_byte_cnt(3) & (!\RAM[7][1]~q\)) # (tb_byte_cnt(3) & ((\RAM[15][1]~q\))) ) ) ) # ( tb_byte_cnt(0) & ( 
-- !\RAM[8][1]~q\ & ( (tb_byte_cnt(3) & !\RAM[16][1]~q\) ) ) ) # ( !tb_byte_cnt(0) & ( !\RAM[8][1]~q\ & ( (!tb_byte_cnt(3) & (!\RAM[7][1]~q\)) # (tb_byte_cnt(3) & ((\RAM[15][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111011001100000011000010001000101110111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[7][1]~q\,
	datab => ALT_INV_tb_byte_cnt(3),
	datac => \ALT_INV_RAM[16][1]~q\,
	datad => \ALT_INV_RAM[15][1]~q\,
	datae => ALT_INV_tb_byte_cnt(0),
	dataf => \ALT_INV_RAM[8][1]~q\,
	combout => \Mux127~0_combout\);

-- Location: LABCELL_X40_Y32_N18
\Mux127~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~3_combout\ = ( tb_byte_cnt(0) & ( \RAM[14][1]~q\ & ( (!tb_byte_cnt(3)) # (\RAM[22][1]~q\) ) ) ) # ( !tb_byte_cnt(0) & ( \RAM[14][1]~q\ & ( (!tb_byte_cnt(3) & ((\RAM[13][1]~q\))) # (tb_byte_cnt(3) & (\RAM[21][1]~q\)) ) ) ) # ( tb_byte_cnt(0) & ( 
-- !\RAM[14][1]~q\ & ( (tb_byte_cnt(3) & \RAM[22][1]~q\) ) ) ) # ( !tb_byte_cnt(0) & ( !\RAM[14][1]~q\ & ( (!tb_byte_cnt(3) & ((\RAM[13][1]~q\))) # (tb_byte_cnt(3) & (\RAM[21][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[21][1]~q\,
	datab => ALT_INV_tb_byte_cnt(3),
	datac => \ALT_INV_RAM[13][1]~q\,
	datad => \ALT_INV_RAM[22][1]~q\,
	datae => ALT_INV_tb_byte_cnt(0),
	dataf => \ALT_INV_RAM[14][1]~q\,
	combout => \Mux127~3_combout\);

-- Location: LABCELL_X39_Y32_N36
\Mux127~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~4_combout\ = ( \Mux127~0_combout\ & ( \Mux127~3_combout\ & ( (!tb_byte_cnt(2) & (((!tb_byte_cnt(1)) # (\Mux127~1_combout\)))) # (tb_byte_cnt(2) & (((tb_byte_cnt(1))) # (\Mux127~2_combout\))) ) ) ) # ( !\Mux127~0_combout\ & ( \Mux127~3_combout\ & ( 
-- (!tb_byte_cnt(2) & (((tb_byte_cnt(1) & \Mux127~1_combout\)))) # (tb_byte_cnt(2) & (((tb_byte_cnt(1))) # (\Mux127~2_combout\))) ) ) ) # ( \Mux127~0_combout\ & ( !\Mux127~3_combout\ & ( (!tb_byte_cnt(2) & (((!tb_byte_cnt(1)) # (\Mux127~1_combout\)))) # 
-- (tb_byte_cnt(2) & (\Mux127~2_combout\ & (!tb_byte_cnt(1)))) ) ) ) # ( !\Mux127~0_combout\ & ( !\Mux127~3_combout\ & ( (!tb_byte_cnt(2) & (((tb_byte_cnt(1) & \Mux127~1_combout\)))) # (tb_byte_cnt(2) & (\Mux127~2_combout\ & (!tb_byte_cnt(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux127~2_combout\,
	datab => ALT_INV_tb_byte_cnt(2),
	datac => ALT_INV_tb_byte_cnt(1),
	datad => \ALT_INV_Mux127~1_combout\,
	datae => \ALT_INV_Mux127~0_combout\,
	dataf => \ALT_INV_Mux127~3_combout\,
	combout => \Mux127~4_combout\);

-- Location: LABCELL_X39_Y31_N51
\Mux127~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~5_combout\ = ( SP(1) & ( \A2D[3][1]~q\ & ( (!tb_byte_cnt(1)) # ((!tb_byte_cnt(0) & (IP(1))) # (tb_byte_cnt(0) & ((IR(1))))) ) ) ) # ( !SP(1) & ( \A2D[3][1]~q\ & ( (!tb_byte_cnt(1) & (((!tb_byte_cnt(0))))) # (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & 
-- (IP(1))) # (tb_byte_cnt(0) & ((IR(1)))))) ) ) ) # ( SP(1) & ( !\A2D[3][1]~q\ & ( (!tb_byte_cnt(1) & (((tb_byte_cnt(0))))) # (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & (IP(1))) # (tb_byte_cnt(0) & ((IR(1)))))) ) ) ) # ( !SP(1) & ( !\A2D[3][1]~q\ & ( 
-- (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & (IP(1))) # (tb_byte_cnt(0) & ((IR(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(1),
	datab => ALT_INV_IP(1),
	datac => ALT_INV_tb_byte_cnt(0),
	datad => ALT_INV_IR(1),
	datae => ALT_INV_SP(1),
	dataf => \ALT_INV_A2D[3][1]~q\,
	combout => \Mux127~5_combout\);

-- Location: LABCELL_X39_Y31_N30
\Mux127~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~6_combout\ = ( \Mux125~1_combout\ & ( \Mux127~5_combout\ & ( (!\Mux125~0_combout\ & ((\A2D[1][1]~q\))) # (\Mux125~0_combout\ & (\A2D[2][1]~q\)) ) ) ) # ( !\Mux125~1_combout\ & ( \Mux127~5_combout\ & ( (!\Mux125~0_combout\) # (\A2D[0][1]~q\) ) ) ) 
-- # ( \Mux125~1_combout\ & ( !\Mux127~5_combout\ & ( (!\Mux125~0_combout\ & ((\A2D[1][1]~q\))) # (\Mux125~0_combout\ & (\A2D[2][1]~q\)) ) ) ) # ( !\Mux125~1_combout\ & ( !\Mux127~5_combout\ & ( (\A2D[0][1]~q\ & \Mux125~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[2][1]~q\,
	datab => \ALT_INV_A2D[1][1]~q\,
	datac => \ALT_INV_A2D[0][1]~q\,
	datad => \ALT_INV_Mux125~0_combout\,
	datae => \ALT_INV_Mux125~1_combout\,
	dataf => \ALT_INV_Mux127~5_combout\,
	combout => \Mux127~6_combout\);

-- Location: LABCELL_X43_Y29_N42
\Mux127~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~8_combout\ = ( \RAM[5][1]~q\ & ( \RAM[3][1]~q\ & ( (!tb_byte_cnt(0)) # ((!tb_byte_cnt(1) & (\RAM[4][1]~q\)) # (tb_byte_cnt(1) & ((\RAM[6][1]~q\)))) ) ) ) # ( !\RAM[5][1]~q\ & ( \RAM[3][1]~q\ & ( (!tb_byte_cnt(0) & (((!tb_byte_cnt(1))))) # 
-- (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & (\RAM[4][1]~q\)) # (tb_byte_cnt(1) & ((\RAM[6][1]~q\))))) ) ) ) # ( \RAM[5][1]~q\ & ( !\RAM[3][1]~q\ & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1))))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & (\RAM[4][1]~q\)) # 
-- (tb_byte_cnt(1) & ((\RAM[6][1]~q\))))) ) ) ) # ( !\RAM[5][1]~q\ & ( !\RAM[3][1]~q\ & ( (tb_byte_cnt(0) & ((!tb_byte_cnt(1) & (\RAM[4][1]~q\)) # (tb_byte_cnt(1) & ((\RAM[6][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[4][1]~q\,
	datab => ALT_INV_tb_byte_cnt(0),
	datac => ALT_INV_tb_byte_cnt(1),
	datad => \ALT_INV_RAM[6][1]~q\,
	datae => \ALT_INV_RAM[5][1]~q\,
	dataf => \ALT_INV_RAM[3][1]~q\,
	combout => \Mux127~8_combout\);

-- Location: LABCELL_X39_Y36_N54
\aluI|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Add1~33_sumout\ = SUM(( GND ) + ( GND ) + ( \aluI|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \aluI|Add1~26\,
	sumout => \aluI|Add1~33_sumout\);

-- Location: LABCELL_X43_Y36_N48
\aluI|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux8~0_combout\ = ( \aluI|Add1~33_sumout\ & ( (!\aluI|Mux4~4_combout\ & (((!\aluI|LessThan0~4_combout\) # (!\Mux10~2_combout\)) # (\aluI|LessThan0~2_combout\))) ) ) # ( !\aluI|Add1~33_sumout\ & ( (!\aluI|Mux4~4_combout\ & (\Mux10~2_combout\ & 
-- ((!\aluI|LessThan0~4_combout\) # (\aluI|LessThan0~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000001101000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_LessThan0~2_combout\,
	datab => \aluI|ALT_INV_LessThan0~4_combout\,
	datac => \aluI|ALT_INV_Mux4~4_combout\,
	datad => \ALT_INV_Mux10~2_combout\,
	dataf => \aluI|ALT_INV_Add1~33_sumout\,
	combout => \aluI|Mux8~0_combout\);

-- Location: MLABCELL_X37_Y36_N57
\aluI|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~5_combout\ = ( \aluI|ShiftRight0~0_combout\ & ( (\aluI|ShiftRight0~2_combout\) # (argB(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(2),
	datad => \aluI|ALT_INV_ShiftRight0~2_combout\,
	dataf => \aluI|ALT_INV_ShiftRight0~0_combout\,
	combout => \aluI|ShiftRight0~5_combout\);

-- Location: LABCELL_X43_Y36_N51
\aluI|ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~12_combout\ = ( \aluI|ShiftRight0~1_combout\ & ( (argA(2) & !\aluI|ShiftRight0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argA(2),
	datad => \aluI|ALT_INV_ShiftRight0~2_combout\,
	dataf => \aluI|ALT_INV_ShiftRight0~1_combout\,
	combout => \aluI|ShiftRight0~12_combout\);

-- Location: MLABCELL_X42_Y36_N30
\aluI|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~4_combout\ = ( \aluI|ShiftRight0~2_combout\ & ( \aluI|ShiftRight0~0_combout\ & ( argB(2) ) ) ) # ( !\aluI|ShiftRight0~2_combout\ & ( \aluI|ShiftRight0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_argB(2),
	datae => \aluI|ALT_INV_ShiftRight0~2_combout\,
	dataf => \aluI|ALT_INV_ShiftRight0~0_combout\,
	combout => \aluI|ShiftRight0~4_combout\);

-- Location: LABCELL_X41_Y36_N36
\aluI|Mux4~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux4~11_combout\ = ( \aluI|ShiftLeft0~6_combout\ & ( \aluI|ShiftRight0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \aluI|ALT_INV_ShiftRight0~1_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~6_combout\,
	combout => \aluI|Mux4~11_combout\);

-- Location: LABCELL_X43_Y36_N6
\aluI|ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~11_combout\ = ( \aluI|ShiftLeft0~3_combout\ & ( \aluI|ShiftLeft0~9_combout\ & ( (!\aluI|ShiftRight0~4_combout\ & ((\aluI|Mux4~11_combout\))) # (\aluI|ShiftRight0~4_combout\ & (!argB(1))) ) ) ) # ( !\aluI|ShiftLeft0~3_combout\ & ( 
-- \aluI|ShiftLeft0~9_combout\ & ( (!\aluI|ShiftRight0~4_combout\ & (((\aluI|Mux4~11_combout\)))) # (\aluI|ShiftRight0~4_combout\ & (!argB(1) & (argB(0)))) ) ) ) # ( \aluI|ShiftLeft0~3_combout\ & ( !\aluI|ShiftLeft0~9_combout\ & ( 
-- (!\aluI|ShiftRight0~4_combout\ & (((\aluI|Mux4~11_combout\)))) # (\aluI|ShiftRight0~4_combout\ & (!argB(1) & (!argB(0)))) ) ) ) # ( !\aluI|ShiftLeft0~3_combout\ & ( !\aluI|ShiftLeft0~9_combout\ & ( (!\aluI|ShiftRight0~4_combout\ & \aluI|Mux4~11_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010000001110101000000100101011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~4_combout\,
	datab => ALT_INV_argB(1),
	datac => ALT_INV_argB(0),
	datad => \aluI|ALT_INV_Mux4~11_combout\,
	datae => \aluI|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	combout => \aluI|ShiftRight0~11_combout\);

-- Location: LABCELL_X43_Y36_N18
\aluI|ShiftRight0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~13_combout\ = ( \aluI|ShiftLeft0~3_combout\ & ( \aluI|ShiftLeft0~5_combout\ & ( (\aluI|ShiftRight0~1_combout\ & ((!argB(1)) # ((!argB(0) & \aluI|ShiftLeft0~9_combout\)))) ) ) ) # ( !\aluI|ShiftLeft0~3_combout\ & ( 
-- \aluI|ShiftLeft0~5_combout\ & ( (\aluI|ShiftRight0~1_combout\ & (!argB(0) & ((!argB(1)) # (\aluI|ShiftLeft0~9_combout\)))) ) ) ) # ( \aluI|ShiftLeft0~3_combout\ & ( !\aluI|ShiftLeft0~5_combout\ & ( (\aluI|ShiftRight0~1_combout\ & ((!argB(0) & 
-- (\aluI|ShiftLeft0~9_combout\ & argB(1))) # (argB(0) & ((!argB(1)))))) ) ) ) # ( !\aluI|ShiftLeft0~3_combout\ & ( !\aluI|ShiftLeft0~5_combout\ & ( (\aluI|ShiftRight0~1_combout\ & (!argB(0) & (\aluI|ShiftLeft0~9_combout\ & argB(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000100010000010001000100000001000101010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datab => ALT_INV_argB(0),
	datac => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	datad => ALT_INV_argB(1),
	datae => \aluI|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~5_combout\,
	combout => \aluI|ShiftRight0~13_combout\);

-- Location: LABCELL_X43_Y36_N30
\aluI|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal0~5_combout\ = ( argA(5) & ( \aluI|ShiftRight0~13_combout\ & ( !argA(2) $ ((((\aluI|ShiftRight0~5_combout\ & \aluI|ShiftRight0~11_combout\)) # (\aluI|ShiftRight0~12_combout\))) ) ) ) # ( !argA(5) & ( !\aluI|ShiftRight0~13_combout\ & ( !argA(2) 
-- $ ((((\aluI|ShiftRight0~5_combout\ & \aluI|ShiftRight0~11_combout\)) # (\aluI|ShiftRight0~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110010101000000000000000000000000000000001010010110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(2),
	datab => \aluI|ALT_INV_ShiftRight0~5_combout\,
	datac => \aluI|ALT_INV_ShiftRight0~12_combout\,
	datad => \aluI|ALT_INV_ShiftRight0~11_combout\,
	datae => ALT_INV_argA(5),
	dataf => \aluI|ALT_INV_ShiftRight0~13_combout\,
	combout => \aluI|Equal0~5_combout\);

-- Location: LABCELL_X40_Y34_N21
\aluI|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux8~1_combout\ = ( \aluI|Mux0~1_combout\ & ( (!\Mux8~2_combout\ & !\Mux10~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux8~2_combout\,
	datad => \ALT_INV_Mux10~2_combout\,
	dataf => \aluI|ALT_INV_Mux0~1_combout\,
	combout => \aluI|Mux8~1_combout\);

-- Location: LABCELL_X43_Y36_N36
\aluI|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~3_combout\ = (\aluI|ShiftRight0~1_combout\ & \aluI|ShiftLeft0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datad => \aluI|ALT_INV_ShiftLeft0~0_combout\,
	combout => \aluI|ShiftRight0~3_combout\);

-- Location: MLABCELL_X37_Y36_N30
\aluI|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~6_combout\ = ( \aluI|ShiftLeft0~3_combout\ & ( (!argB(0) & ((!argB(1) & ((\aluI|ShiftLeft0~5_combout\))) # (argB(1) & (\aluI|ShiftLeft0~9_combout\)))) # (argB(0) & (!argB(1))) ) ) # ( !\aluI|ShiftLeft0~3_combout\ & ( (!argB(0) & 
-- ((!argB(1) & ((\aluI|ShiftLeft0~5_combout\))) # (argB(1) & (\aluI|ShiftLeft0~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(0),
	datab => ALT_INV_argB(1),
	datac => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	datad => \aluI|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~3_combout\,
	combout => \aluI|ShiftRight0~6_combout\);

-- Location: LABCELL_X41_Y36_N30
\aluI|ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~7_combout\ = ( \aluI|ShiftLeft0~1_combout\ & ( \aluI|ShiftLeft0~11_combout\ & ( ((\aluI|ShiftRight0~1_combout\ & ((!argB(1)) # (\aluI|ShiftLeft0~6_combout\)))) # (argB(0)) ) ) ) # ( !\aluI|ShiftLeft0~1_combout\ & ( 
-- \aluI|ShiftLeft0~11_combout\ & ( ((\aluI|ShiftRight0~1_combout\ & (argB(1) & \aluI|ShiftLeft0~6_combout\))) # (argB(0)) ) ) ) # ( \aluI|ShiftLeft0~1_combout\ & ( !\aluI|ShiftLeft0~11_combout\ & ( (\aluI|ShiftRight0~1_combout\ & (!argB(0) & ((!argB(1)) # 
-- (\aluI|ShiftLeft0~6_combout\)))) ) ) ) # ( !\aluI|ShiftLeft0~1_combout\ & ( !\aluI|ShiftLeft0~11_combout\ & ( (\aluI|ShiftRight0~1_combout\ & (argB(1) & (\aluI|ShiftLeft0~6_combout\ & !argB(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000010001010000000000000001111111110100010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datab => ALT_INV_argB(1),
	datac => \aluI|ALT_INV_ShiftLeft0~6_combout\,
	datad => ALT_INV_argB(0),
	datae => \aluI|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~11_combout\,
	combout => \aluI|ShiftRight0~7_combout\);

-- Location: LABCELL_X43_Y36_N42
\aluI|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal0~0_combout\ = ( \aluI|ShiftRight0~6_combout\ & ( \aluI|ShiftRight0~7_combout\ & ( !argA(1) $ (((!\aluI|ShiftRight0~4_combout\ & ((!\aluI|ShiftRight0~3_combout\) # (!\aluI|ShiftRight0~5_combout\))))) ) ) ) # ( !\aluI|ShiftRight0~6_combout\ & ( 
-- \aluI|ShiftRight0~7_combout\ & ( !argA(1) $ (((!\aluI|ShiftRight0~4_combout\ & ((!\aluI|ShiftRight0~3_combout\) # (!\aluI|ShiftRight0~5_combout\))) # (\aluI|ShiftRight0~4_combout\ & ((\aluI|ShiftRight0~5_combout\))))) ) ) ) # ( 
-- \aluI|ShiftRight0~6_combout\ & ( !\aluI|ShiftRight0~7_combout\ & ( !argA(1) $ (((!\aluI|ShiftRight0~5_combout\) # ((!\aluI|ShiftRight0~3_combout\ & !\aluI|ShiftRight0~4_combout\)))) ) ) ) # ( !\aluI|ShiftRight0~6_combout\ & ( !\aluI|ShiftRight0~7_combout\ 
-- & ( !argA(1) $ (((!\aluI|ShiftRight0~3_combout\) # ((!\aluI|ShiftRight0~5_combout\) # (\aluI|ShiftRight0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101100011001100110110110000111100011000110011110001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~3_combout\,
	datab => ALT_INV_argA(1),
	datac => \aluI|ALT_INV_ShiftRight0~4_combout\,
	datad => \aluI|ALT_INV_ShiftRight0~5_combout\,
	datae => \aluI|ALT_INV_ShiftRight0~6_combout\,
	dataf => \aluI|ALT_INV_ShiftRight0~7_combout\,
	combout => \aluI|Equal0~0_combout\);

-- Location: LABCELL_X43_Y36_N15
\aluI|ShiftRight0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~14_combout\ = ( argA(0) & ( \aluI|ShiftRight0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~1_combout\,
	dataf => ALT_INV_argA(0),
	combout => \aluI|ShiftRight0~14_combout\);

-- Location: LABCELL_X43_Y36_N24
\aluI|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal0~2_combout\ = ( \aluI|ShiftLeft0~3_combout\ & ( \aluI|ShiftLeft0~9_combout\ & ( !argA(6) $ (((!\aluI|ShiftRight0~1_combout\) # (argB(1)))) ) ) ) # ( !\aluI|ShiftLeft0~3_combout\ & ( \aluI|ShiftLeft0~9_combout\ & ( !argA(6) $ (((!argB(0)) # 
-- ((!\aluI|ShiftRight0~1_combout\) # (argB(1))))) ) ) ) # ( \aluI|ShiftLeft0~3_combout\ & ( !\aluI|ShiftLeft0~9_combout\ & ( !argA(6) $ ((((!\aluI|ShiftRight0~1_combout\) # (argB(1))) # (argB(0)))) ) ) ) # ( !\aluI|ShiftLeft0~3_combout\ & ( 
-- !\aluI|ShiftLeft0~9_combout\ & ( argA(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010110010101010101010110010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(6),
	datab => ALT_INV_argB(0),
	datac => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datad => ALT_INV_argB(1),
	datae => \aluI|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	combout => \aluI|Equal0~2_combout\);

-- Location: LABCELL_X43_Y36_N39
\aluI|ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~10_combout\ = ( \aluI|ShiftRight0~5_combout\ & ( \aluI|ShiftRight0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~4_combout\,
	dataf => \aluI|ALT_INV_ShiftRight0~5_combout\,
	combout => \aluI|ShiftRight0~10_combout\);

-- Location: MLABCELL_X37_Y36_N42
\aluI|ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~8_combout\ = ( \aluI|ShiftLeft0~5_combout\ & ( \aluI|ShiftLeft0~9_combout\ & ( ((!argB(1) & (\aluI|ShiftLeft0~11_combout\)) # (argB(1) & ((\aluI|ShiftLeft0~3_combout\)))) # (argB(0)) ) ) ) # ( !\aluI|ShiftLeft0~5_combout\ & ( 
-- \aluI|ShiftLeft0~9_combout\ & ( (!argB(0) & ((!argB(1) & (\aluI|ShiftLeft0~11_combout\)) # (argB(1) & ((\aluI|ShiftLeft0~3_combout\))))) # (argB(0) & (((argB(1))))) ) ) ) # ( \aluI|ShiftLeft0~5_combout\ & ( !\aluI|ShiftLeft0~9_combout\ & ( (!argB(0) & 
-- ((!argB(1) & (\aluI|ShiftLeft0~11_combout\)) # (argB(1) & ((\aluI|ShiftLeft0~3_combout\))))) # (argB(0) & (((!argB(1))))) ) ) ) # ( !\aluI|ShiftLeft0~5_combout\ & ( !\aluI|ShiftLeft0~9_combout\ & ( (!argB(0) & ((!argB(1) & (\aluI|ShiftLeft0~11_combout\)) 
-- # (argB(1) & ((\aluI|ShiftLeft0~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftLeft0~11_combout\,
	datab => ALT_INV_argB(0),
	datac => \aluI|ALT_INV_ShiftLeft0~3_combout\,
	datad => ALT_INV_argB(1),
	datae => \aluI|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	combout => \aluI|ShiftRight0~8_combout\);

-- Location: LABCELL_X43_Y36_N12
\aluI|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal0~3_combout\ = ( \aluI|ShiftLeft0~9_combout\ & ( !argA(7) $ (((!\aluI|ShiftRight0~1_combout\) # ((argB(0)) # (argB(1))))) ) ) # ( !\aluI|ShiftLeft0~9_combout\ & ( argA(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101001011000011110100101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datab => ALT_INV_argB(1),
	datac => ALT_INV_argA(7),
	datad => ALT_INV_argB(0),
	dataf => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	combout => \aluI|Equal0~3_combout\);

-- Location: LABCELL_X43_Y36_N0
\aluI|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal0~4_combout\ = ( \aluI|ShiftRight0~8_combout\ & ( !\aluI|Equal0~3_combout\ & ( (!\aluI|Equal0~2_combout\ & (!argA(0) $ (((\aluI|ShiftRight0~10_combout\) # (\aluI|ShiftRight0~14_combout\))))) ) ) ) # ( !\aluI|ShiftRight0~8_combout\ & ( 
-- !\aluI|Equal0~3_combout\ & ( (!\aluI|Equal0~2_combout\ & (!argA(0) $ (\aluI|ShiftRight0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(0),
	datab => \aluI|ALT_INV_ShiftRight0~14_combout\,
	datac => \aluI|ALT_INV_Equal0~2_combout\,
	datad => \aluI|ALT_INV_ShiftRight0~10_combout\,
	datae => \aluI|ALT_INV_ShiftRight0~8_combout\,
	dataf => \aluI|ALT_INV_Equal0~3_combout\,
	combout => \aluI|Equal0~4_combout\);

-- Location: MLABCELL_X37_Y36_N12
\aluI|ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~9_combout\ = ( \aluI|ShiftRight0~0_combout\ & ( \aluI|ShiftLeft0~11_combout\ & ( (!argB(1) & ((!argB(0) & (argB(2) & \aluI|ShiftLeft0~9_combout\)) # (argB(0) & (!argB(2))))) ) ) ) # ( \aluI|ShiftRight0~0_combout\ & ( 
-- !\aluI|ShiftLeft0~11_combout\ & ( (!argB(0) & (argB(2) & (\aluI|ShiftLeft0~9_combout\ & !argB(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000100011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argB(0),
	datab => ALT_INV_argB(2),
	datac => \aluI|ALT_INV_ShiftLeft0~9_combout\,
	datad => ALT_INV_argB(1),
	datae => \aluI|ALT_INV_ShiftRight0~0_combout\,
	dataf => \aluI|ALT_INV_ShiftLeft0~11_combout\,
	combout => \aluI|ShiftRight0~9_combout\);

-- Location: MLABCELL_X37_Y36_N0
\aluI|ShiftRight0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|ShiftRight0~15_combout\ = ( !argB(0) & ( (\aluI|ShiftRight0~0_combout\ & (!argB(2) & ((!argB(1) & (\aluI|Mux4~11_combout\)) # (argB(1) & ((\aluI|ShiftLeft0~5_combout\)))))) ) ) # ( argB(0) & ( (\aluI|ShiftRight0~0_combout\ & (argB(1) & 
-- (\aluI|ShiftLeft0~3_combout\ & (!argB(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000000000000010000000000010101000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_ShiftRight0~0_combout\,
	datab => ALT_INV_argB(1),
	datac => \aluI|ALT_INV_ShiftLeft0~3_combout\,
	datad => ALT_INV_argB(2),
	datae => ALT_INV_argB(0),
	dataf => \aluI|ALT_INV_ShiftLeft0~5_combout\,
	datag => \aluI|ALT_INV_Mux4~11_combout\,
	combout => \aluI|ShiftRight0~15_combout\);

-- Location: MLABCELL_X37_Y36_N6
\aluI|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Equal0~1_combout\ = ( \aluI|ShiftRight0~15_combout\ & ( \aluI|ShiftRight0~8_combout\ & ( (argA(3) & (!\aluI|ShiftRight0~1_combout\ $ (argA(4)))) ) ) ) # ( !\aluI|ShiftRight0~15_combout\ & ( \aluI|ShiftRight0~8_combout\ & ( (!argA(3) & 
-- (!\aluI|ShiftRight0~9_combout\ & (!\aluI|ShiftRight0~1_combout\ $ (argA(4))))) # (argA(3) & (\aluI|ShiftRight0~9_combout\ & (!\aluI|ShiftRight0~1_combout\ $ (argA(4))))) ) ) ) # ( \aluI|ShiftRight0~15_combout\ & ( !\aluI|ShiftRight0~8_combout\ & ( 
-- (argA(3) & !argA(4)) ) ) ) # ( !\aluI|ShiftRight0~15_combout\ & ( !\aluI|ShiftRight0~8_combout\ & ( (!argA(4) & (!argA(3) $ (\aluI|ShiftRight0~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000010100000101000010000010010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_argA(3),
	datab => \aluI|ALT_INV_ShiftRight0~1_combout\,
	datac => ALT_INV_argA(4),
	datad => \aluI|ALT_INV_ShiftRight0~9_combout\,
	datae => \aluI|ALT_INV_ShiftRight0~15_combout\,
	dataf => \aluI|ALT_INV_ShiftRight0~8_combout\,
	combout => \aluI|Equal0~1_combout\);

-- Location: LABCELL_X43_Y36_N54
\aluI|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aluI|Mux8~2_combout\ = ( \aluI|Equal0~4_combout\ & ( \aluI|Equal0~1_combout\ & ( ((\aluI|Mux8~1_combout\ & ((!\aluI|Equal0~5_combout\) # (\aluI|Equal0~0_combout\)))) # (\aluI|Mux8~0_combout\) ) ) ) # ( !\aluI|Equal0~4_combout\ & ( \aluI|Equal0~1_combout\ 
-- & ( (\aluI|Mux8~1_combout\) # (\aluI|Mux8~0_combout\) ) ) ) # ( \aluI|Equal0~4_combout\ & ( !\aluI|Equal0~1_combout\ & ( (\aluI|Mux8~1_combout\) # (\aluI|Mux8~0_combout\) ) ) ) # ( !\aluI|Equal0~4_combout\ & ( !\aluI|Equal0~1_combout\ & ( 
-- (\aluI|Mux8~1_combout\) # (\aluI|Mux8~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101110101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \aluI|ALT_INV_Mux8~0_combout\,
	datab => \aluI|ALT_INV_Equal0~5_combout\,
	datac => \aluI|ALT_INV_Mux8~1_combout\,
	datad => \aluI|ALT_INV_Equal0~0_combout\,
	datae => \aluI|ALT_INV_Equal0~4_combout\,
	dataf => \aluI|ALT_INV_Equal0~1_combout\,
	combout => \aluI|Mux8~2_combout\);

-- Location: FF_X43_Y36_N56
Cf : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \aluI|Mux8~2_combout\,
	sclr => \upload~input_o\,
	ena => \Cf~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Cf~q\);

-- Location: LABCELL_X43_Y35_N27
\Mux127~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~7_combout\ = ( tb_byte_cnt(0) & ( \RAM[2][1]~q\ & ( (tb_byte_cnt(1)) # (\RAM[0][1]~q\) ) ) ) # ( !tb_byte_cnt(0) & ( \RAM[2][1]~q\ & ( (!tb_byte_cnt(1) & ((\Cf~q\))) # (tb_byte_cnt(1) & (!\RAM[1][1]~q\)) ) ) ) # ( tb_byte_cnt(0) & ( !\RAM[2][1]~q\ 
-- & ( (\RAM[0][1]~q\ & !tb_byte_cnt(1)) ) ) ) # ( !tb_byte_cnt(0) & ( !\RAM[2][1]~q\ & ( (!tb_byte_cnt(1) & ((\Cf~q\))) # (tb_byte_cnt(1) & (!\RAM[1][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010001100110000000000001111101010100011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[1][1]~q\,
	datab => \ALT_INV_RAM[0][1]~q\,
	datac => \ALT_INV_Cf~q\,
	datad => ALT_INV_tb_byte_cnt(1),
	datae => ALT_INV_tb_byte_cnt(0),
	dataf => \ALT_INV_RAM[2][1]~q\,
	combout => \Mux127~7_combout\);

-- Location: LABCELL_X40_Y32_N6
\Mux127~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~9_combout\ = ( \Mux127~8_combout\ & ( \Mux127~7_combout\ & ( ((!\Mux125~2_combout\ & (\Mux127~4_combout\)) # (\Mux125~2_combout\ & ((\Mux127~6_combout\)))) # (\Mux125~3_combout\) ) ) ) # ( !\Mux127~8_combout\ & ( \Mux127~7_combout\ & ( 
-- (!\Mux125~3_combout\ & ((!\Mux125~2_combout\ & (\Mux127~4_combout\)) # (\Mux125~2_combout\ & ((\Mux127~6_combout\))))) # (\Mux125~3_combout\ & (!\Mux125~2_combout\)) ) ) ) # ( \Mux127~8_combout\ & ( !\Mux127~7_combout\ & ( (!\Mux125~3_combout\ & 
-- ((!\Mux125~2_combout\ & (\Mux127~4_combout\)) # (\Mux125~2_combout\ & ((\Mux127~6_combout\))))) # (\Mux125~3_combout\ & (\Mux125~2_combout\)) ) ) ) # ( !\Mux127~8_combout\ & ( !\Mux127~7_combout\ & ( (!\Mux125~3_combout\ & ((!\Mux125~2_combout\ & 
-- (\Mux127~4_combout\)) # (\Mux125~2_combout\ & ((\Mux127~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~3_combout\,
	datab => \ALT_INV_Mux125~2_combout\,
	datac => \ALT_INV_Mux127~4_combout\,
	datad => \ALT_INV_Mux127~6_combout\,
	datae => \ALT_INV_Mux127~8_combout\,
	dataf => \ALT_INV_Mux127~7_combout\,
	combout => \Mux127~9_combout\);

-- Location: LABCELL_X40_Y32_N12
\Mux127~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~10_combout\ = ( \Mux125~5_combout\ & ( \Mux127~9_combout\ & ( (!\Mux125~4_combout\ & ((\RAM[23][1]~q\))) # (\Mux125~4_combout\ & (\RAM[24][1]~q\)) ) ) ) # ( !\Mux125~5_combout\ & ( \Mux127~9_combout\ & ( (!\Mux125~4_combout\) # (\RAM[25][1]~q\) ) 
-- ) ) # ( \Mux125~5_combout\ & ( !\Mux127~9_combout\ & ( (!\Mux125~4_combout\ & ((\RAM[23][1]~q\))) # (\Mux125~4_combout\ & (\RAM[24][1]~q\)) ) ) ) # ( !\Mux125~5_combout\ & ( !\Mux127~9_combout\ & ( (\RAM[25][1]~q\ & \Mux125~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[25][1]~q\,
	datab => \ALT_INV_Mux125~4_combout\,
	datac => \ALT_INV_RAM[24][1]~q\,
	datad => \ALT_INV_RAM[23][1]~q\,
	datae => \ALT_INV_Mux125~5_combout\,
	dataf => \ALT_INV_Mux127~9_combout\,
	combout => \Mux127~10_combout\);

-- Location: LABCELL_X41_Y29_N39
\trbyte~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~0_combout\ = ( \Mux127~10_combout\ & ( (\Mux128~10_combout\ & (!\Mux126~10_combout\ $ (\Mux125~16_combout\))) ) ) # ( !\Mux127~10_combout\ & ( (!\Mux128~10_combout\ & (\Mux126~10_combout\ & !\Mux125~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux128~10_combout\,
	datac => \ALT_INV_Mux126~10_combout\,
	datad => \ALT_INV_Mux125~16_combout\,
	dataf => \ALT_INV_Mux127~10_combout\,
	combout => \trbyte~0_combout\);

-- Location: LABCELL_X41_Y29_N54
\tb_byte_cnt[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tb_byte_cnt[9]~1_combout\ = ( \trbyte~0_combout\ & ( (!\tb_byte_cnt[9]~0_combout\) # (!\trbyte~1_combout\) ) ) # ( !\trbyte~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_tb_byte_cnt[9]~0_combout\,
	datad => \ALT_INV_trbyte~1_combout\,
	dataf => \ALT_INV_trbyte~0_combout\,
	combout => \tb_byte_cnt[9]~1_combout\);

-- Location: FF_X40_Y30_N8
\tb_byte_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~1_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(2));

-- Location: FF_X40_Y30_N11
\tb_byte_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~5_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(3));

-- Location: MLABCELL_X37_Y30_N3
\Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = ( !tb_byte_cnt(2) & ( !tb_byte_cnt(4) & ( (!tb_byte_cnt(3) & (!tb_byte_cnt(7) & !tb_byte_cnt(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_tb_byte_cnt(3),
	datac => ALT_INV_tb_byte_cnt(7),
	datad => ALT_INV_tb_byte_cnt(6),
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => ALT_INV_tb_byte_cnt(4),
	combout => \Equal1~0_combout\);

-- Location: LABCELL_X39_Y29_N51
\Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~5_combout\ = ( tb_byte_cnt(0) & ( (tb_byte_cnt(5) & tb_byte_cnt(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(5),
	datad => ALT_INV_tb_byte_cnt(1),
	dataf => ALT_INV_tb_byte_cnt(0),
	combout => \Equal1~5_combout\);

-- Location: MLABCELL_X37_Y29_N15
\Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~6_combout\ = ( \Equal1~5_combout\ & ( \Equal1~1_combout\ & ( (\Equal1~0_combout\ & (\Equal1~3_combout\ & (\Equal1~4_combout\ & \Equal1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal1~0_combout\,
	datab => \ALT_INV_Equal1~3_combout\,
	datac => \ALT_INV_Equal1~4_combout\,
	datad => \ALT_INV_Equal1~2_combout\,
	datae => \ALT_INV_Equal1~5_combout\,
	dataf => \ALT_INV_Equal1~1_combout\,
	combout => \Equal1~6_combout\);

-- Location: FF_X40_Y30_N2
\tb_byte_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~9_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(0));

-- Location: FF_X40_Y30_N5
\tb_byte_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \Add8~13_sumout\,
	sclr => \Equal1~6_combout\,
	ena => \tb_byte_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tb_byte_cnt(1));

-- Location: MLABCELL_X42_Y29_N9
\Mux125~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux125~5_combout\ = ( tb_byte_cnt(5) & ( !tb_byte_cnt(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_tb_byte_cnt(1),
	dataf => ALT_INV_tb_byte_cnt(5),
	combout => \Mux125~5_combout\);

-- Location: LABCELL_X39_Y29_N57
\Mux124~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~7_combout\ = ( \RAM[0][4]~q\ & ( \RAM[1][4]~q\ & ( (tb_byte_cnt(1) & ((!tb_byte_cnt(0)) # (\RAM[2][4]~q\))) ) ) ) # ( !\RAM[0][4]~q\ & ( \RAM[1][4]~q\ & ( (!tb_byte_cnt(1) & (((tb_byte_cnt(0))) # (tb_byte_cnt(2)))) # (tb_byte_cnt(1) & 
-- (((!tb_byte_cnt(0)) # (\RAM[2][4]~q\)))) ) ) ) # ( \RAM[0][4]~q\ & ( !\RAM[1][4]~q\ & ( (tb_byte_cnt(1) & (\RAM[2][4]~q\ & tb_byte_cnt(0))) ) ) ) # ( !\RAM[0][4]~q\ & ( !\RAM[1][4]~q\ & ( (!tb_byte_cnt(1) & (((tb_byte_cnt(0))) # (tb_byte_cnt(2)))) # 
-- (tb_byte_cnt(1) & (((\RAM[2][4]~q\ & tb_byte_cnt(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011001111000000000000001101110111110011110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_RAM[2][4]~q\,
	datad => ALT_INV_tb_byte_cnt(0),
	datae => \ALT_INV_RAM[0][4]~q\,
	dataf => \ALT_INV_RAM[1][4]~q\,
	combout => \Mux124~7_combout\);

-- Location: LABCELL_X47_Y31_N18
\Mux124~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~8_combout\ = ( \RAM[3][4]~q\ & ( \RAM[4][4]~q\ & ( (!tb_byte_cnt(1)) # ((!tb_byte_cnt(0) & ((\RAM[5][4]~q\))) # (tb_byte_cnt(0) & (\RAM[6][4]~q\))) ) ) ) # ( !\RAM[3][4]~q\ & ( \RAM[4][4]~q\ & ( (!tb_byte_cnt(1) & (((tb_byte_cnt(0))))) # 
-- (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & ((\RAM[5][4]~q\))) # (tb_byte_cnt(0) & (\RAM[6][4]~q\)))) ) ) ) # ( \RAM[3][4]~q\ & ( !\RAM[4][4]~q\ & ( (!tb_byte_cnt(1) & (((!tb_byte_cnt(0))))) # (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & ((\RAM[5][4]~q\))) # 
-- (tb_byte_cnt(0) & (\RAM[6][4]~q\)))) ) ) ) # ( !\RAM[3][4]~q\ & ( !\RAM[4][4]~q\ & ( (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & ((\RAM[5][4]~q\))) # (tb_byte_cnt(0) & (\RAM[6][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(1),
	datab => \ALT_INV_RAM[6][4]~q\,
	datac => ALT_INV_tb_byte_cnt(0),
	datad => \ALT_INV_RAM[5][4]~q\,
	datae => \ALT_INV_RAM[3][4]~q\,
	dataf => \ALT_INV_RAM[4][4]~q\,
	combout => \Mux124~8_combout\);

-- Location: LABCELL_X39_Y33_N3
\Mux124~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~5_combout\ = ( tb_byte_cnt(0) & ( tb_byte_cnt(1) & ( IR(4) ) ) ) # ( !tb_byte_cnt(0) & ( tb_byte_cnt(1) & ( IP(4) ) ) ) # ( tb_byte_cnt(0) & ( !tb_byte_cnt(1) & ( !SP(4) ) ) ) # ( !tb_byte_cnt(0) & ( !tb_byte_cnt(1) & ( \A2D[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111101010101010101000000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SP(4),
	datab => ALT_INV_IR(4),
	datac => \ALT_INV_A2D[3][4]~q\,
	datad => ALT_INV_IP(4),
	datae => ALT_INV_tb_byte_cnt(0),
	dataf => ALT_INV_tb_byte_cnt(1),
	combout => \Mux124~5_combout\);

-- Location: LABCELL_X39_Y33_N6
\Mux124~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~6_combout\ = ( \Mux124~5_combout\ & ( \Mux125~1_combout\ & ( (!\Mux125~0_combout\ & ((\A2D[1][4]~q\))) # (\Mux125~0_combout\ & (\A2D[2][4]~q\)) ) ) ) # ( !\Mux124~5_combout\ & ( \Mux125~1_combout\ & ( (!\Mux125~0_combout\ & ((\A2D[1][4]~q\))) # 
-- (\Mux125~0_combout\ & (\A2D[2][4]~q\)) ) ) ) # ( \Mux124~5_combout\ & ( !\Mux125~1_combout\ & ( (!\Mux125~0_combout\) # (\A2D[0][4]~q\) ) ) ) # ( !\Mux124~5_combout\ & ( !\Mux125~1_combout\ & ( (\A2D[0][4]~q\ & \Mux125~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[0][4]~q\,
	datab => \ALT_INV_A2D[2][4]~q\,
	datac => \ALT_INV_A2D[1][4]~q\,
	datad => \ALT_INV_Mux125~0_combout\,
	datae => \ALT_INV_Mux124~5_combout\,
	dataf => \ALT_INV_Mux125~1_combout\,
	combout => \Mux124~6_combout\);

-- Location: LABCELL_X39_Y30_N12
\Mux124~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~3_combout\ = ( tb_byte_cnt(3) & ( \RAM[14][4]~q\ & ( (!tb_byte_cnt(2) & (!\RAM[18][4]~q\)) # (tb_byte_cnt(2) & ((\RAM[22][4]~q\))) ) ) ) # ( !tb_byte_cnt(3) & ( \RAM[14][4]~q\ & ( (\RAM[10][4]~q\) # (tb_byte_cnt(2)) ) ) ) # ( tb_byte_cnt(3) & ( 
-- !\RAM[14][4]~q\ & ( (!tb_byte_cnt(2) & (!\RAM[18][4]~q\)) # (tb_byte_cnt(2) & ((\RAM[22][4]~q\))) ) ) ) # ( !tb_byte_cnt(3) & ( !\RAM[14][4]~q\ & ( (!tb_byte_cnt(2) & \RAM[10][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100100010001011101100111111001111111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[18][4]~q\,
	datab => ALT_INV_tb_byte_cnt(2),
	datac => \ALT_INV_RAM[10][4]~q\,
	datad => \ALT_INV_RAM[22][4]~q\,
	datae => ALT_INV_tb_byte_cnt(3),
	dataf => \ALT_INV_RAM[14][4]~q\,
	combout => \Mux124~3_combout\);

-- Location: LABCELL_X39_Y32_N24
\Mux124~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~0_combout\ = ( tb_byte_cnt(3) & ( \RAM[15][4]~q\ & ( (!tb_byte_cnt(2)) # (\RAM[19][4]~q\) ) ) ) # ( !tb_byte_cnt(3) & ( \RAM[15][4]~q\ & ( (!tb_byte_cnt(2) & (\RAM[7][4]~q\)) # (tb_byte_cnt(2) & ((\RAM[11][4]~q\))) ) ) ) # ( tb_byte_cnt(3) & ( 
-- !\RAM[15][4]~q\ & ( (\RAM[19][4]~q\ & tb_byte_cnt(2)) ) ) ) # ( !tb_byte_cnt(3) & ( !\RAM[15][4]~q\ & ( (!tb_byte_cnt(2) & (\RAM[7][4]~q\)) # (tb_byte_cnt(2) & ((\RAM[11][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[7][4]~q\,
	datab => \ALT_INV_RAM[19][4]~q\,
	datac => \ALT_INV_RAM[11][4]~q\,
	datad => ALT_INV_tb_byte_cnt(2),
	datae => ALT_INV_tb_byte_cnt(3),
	dataf => \ALT_INV_RAM[15][4]~q\,
	combout => \Mux124~0_combout\);

-- Location: LABCELL_X43_Y32_N48
\Mux124~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~2_combout\ = ( tb_byte_cnt(3) & ( \RAM[21][4]~q\ & ( (\RAM[17][4]~q\) # (tb_byte_cnt(2)) ) ) ) # ( !tb_byte_cnt(3) & ( \RAM[21][4]~q\ & ( (!tb_byte_cnt(2) & (\RAM[9][4]~q\)) # (tb_byte_cnt(2) & ((\RAM[13][4]~q\))) ) ) ) # ( tb_byte_cnt(3) & ( 
-- !\RAM[21][4]~q\ & ( (!tb_byte_cnt(2) & \RAM[17][4]~q\) ) ) ) # ( !tb_byte_cnt(3) & ( !\RAM[21][4]~q\ & ( (!tb_byte_cnt(2) & (\RAM[9][4]~q\)) # (tb_byte_cnt(2) & ((\RAM[13][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[9][4]~q\,
	datab => ALT_INV_tb_byte_cnt(2),
	datac => \ALT_INV_RAM[13][4]~q\,
	datad => \ALT_INV_RAM[17][4]~q\,
	datae => ALT_INV_tb_byte_cnt(3),
	dataf => \ALT_INV_RAM[21][4]~q\,
	combout => \Mux124~2_combout\);

-- Location: MLABCELL_X45_Y32_N27
\Mux124~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~1_combout\ = ( \RAM[12][4]~q\ & ( \RAM[20][4]~q\ & ( ((!tb_byte_cnt(3) & ((\RAM[8][4]~q\))) # (tb_byte_cnt(3) & (!\RAM[16][4]~q\))) # (tb_byte_cnt(2)) ) ) ) # ( !\RAM[12][4]~q\ & ( \RAM[20][4]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & 
-- ((\RAM[8][4]~q\))) # (tb_byte_cnt(3) & (!\RAM[16][4]~q\)))) # (tb_byte_cnt(2) & (((tb_byte_cnt(3))))) ) ) ) # ( \RAM[12][4]~q\ & ( !\RAM[20][4]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & ((\RAM[8][4]~q\))) # (tb_byte_cnt(3) & (!\RAM[16][4]~q\)))) # 
-- (tb_byte_cnt(2) & (((!tb_byte_cnt(3))))) ) ) ) # ( !\RAM[12][4]~q\ & ( !\RAM[20][4]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & ((\RAM[8][4]~q\))) # (tb_byte_cnt(3) & (!\RAM[16][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010100000001111111010000000110000101011110011111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[16][4]~q\,
	datab => \ALT_INV_RAM[8][4]~q\,
	datac => ALT_INV_tb_byte_cnt(2),
	datad => ALT_INV_tb_byte_cnt(3),
	datae => \ALT_INV_RAM[12][4]~q\,
	dataf => \ALT_INV_RAM[20][4]~q\,
	combout => \Mux124~1_combout\);

-- Location: LABCELL_X40_Y29_N42
\Mux124~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~4_combout\ = ( \Mux124~2_combout\ & ( \Mux124~1_combout\ & ( (!tb_byte_cnt(0) & (((\Mux124~0_combout\)) # (tb_byte_cnt(1)))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1)) # ((\Mux124~3_combout\)))) ) ) ) # ( !\Mux124~2_combout\ & ( \Mux124~1_combout\ & ( 
-- (!tb_byte_cnt(0) & (!tb_byte_cnt(1) & ((\Mux124~0_combout\)))) # (tb_byte_cnt(0) & ((!tb_byte_cnt(1)) # ((\Mux124~3_combout\)))) ) ) ) # ( \Mux124~2_combout\ & ( !\Mux124~1_combout\ & ( (!tb_byte_cnt(0) & (((\Mux124~0_combout\)) # (tb_byte_cnt(1)))) # 
-- (tb_byte_cnt(0) & (tb_byte_cnt(1) & (\Mux124~3_combout\))) ) ) ) # ( !\Mux124~2_combout\ & ( !\Mux124~1_combout\ & ( (!tb_byte_cnt(0) & (!tb_byte_cnt(1) & ((\Mux124~0_combout\)))) # (tb_byte_cnt(0) & (tb_byte_cnt(1) & (\Mux124~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(0),
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_Mux124~3_combout\,
	datad => \ALT_INV_Mux124~0_combout\,
	datae => \ALT_INV_Mux124~2_combout\,
	dataf => \ALT_INV_Mux124~1_combout\,
	combout => \Mux124~4_combout\);

-- Location: LABCELL_X40_Y29_N48
\Mux124~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~9_combout\ = ( \Mux124~6_combout\ & ( \Mux124~4_combout\ & ( (!\Mux125~3_combout\) # ((!\Mux125~2_combout\ & (\Mux124~7_combout\)) # (\Mux125~2_combout\ & ((\Mux124~8_combout\)))) ) ) ) # ( !\Mux124~6_combout\ & ( \Mux124~4_combout\ & ( 
-- (!\Mux125~3_combout\ & (((!\Mux125~2_combout\)))) # (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & (\Mux124~7_combout\)) # (\Mux125~2_combout\ & ((\Mux124~8_combout\))))) ) ) ) # ( \Mux124~6_combout\ & ( !\Mux124~4_combout\ & ( (!\Mux125~3_combout\ & 
-- (((\Mux125~2_combout\)))) # (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & (\Mux124~7_combout\)) # (\Mux125~2_combout\ & ((\Mux124~8_combout\))))) ) ) ) # ( !\Mux124~6_combout\ & ( !\Mux124~4_combout\ & ( (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & 
-- (\Mux124~7_combout\)) # (\Mux125~2_combout\ & ((\Mux124~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~3_combout\,
	datab => \ALT_INV_Mux124~7_combout\,
	datac => \ALT_INV_Mux124~8_combout\,
	datad => \ALT_INV_Mux125~2_combout\,
	datae => \ALT_INV_Mux124~6_combout\,
	dataf => \ALT_INV_Mux124~4_combout\,
	combout => \Mux124~9_combout\);

-- Location: LABCELL_X40_Y29_N36
\Mux124~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux124~10_combout\ = ( \RAM[23][4]~q\ & ( \Mux124~9_combout\ & ( (!\Mux125~5_combout\ & (((!\Mux125~4_combout\)) # (\RAM[25][4]~q\))) # (\Mux125~5_combout\ & (((\RAM[24][4]~q\ & \Mux125~4_combout\)))) ) ) ) # ( !\RAM[23][4]~q\ & ( \Mux124~9_combout\ & ( 
-- (!\Mux125~4_combout\) # ((!\Mux125~5_combout\ & (\RAM[25][4]~q\)) # (\Mux125~5_combout\ & ((\RAM[24][4]~q\)))) ) ) ) # ( \RAM[23][4]~q\ & ( !\Mux124~9_combout\ & ( (\Mux125~4_combout\ & ((!\Mux125~5_combout\ & (\RAM[25][4]~q\)) # (\Mux125~5_combout\ & 
-- ((\RAM[24][4]~q\))))) ) ) ) # ( !\RAM[23][4]~q\ & ( !\Mux124~9_combout\ & ( (!\Mux125~5_combout\ & (\RAM[25][4]~q\ & ((\Mux125~4_combout\)))) # (\Mux125~5_combout\ & (((!\Mux125~4_combout\) # (\RAM[24][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101000111000000000100011111111111010001111100110001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[25][4]~q\,
	datab => \ALT_INV_Mux125~5_combout\,
	datac => \ALT_INV_RAM[24][4]~q\,
	datad => \ALT_INV_Mux125~4_combout\,
	datae => \ALT_INV_RAM[23][4]~q\,
	dataf => \ALT_INV_Mux124~9_combout\,
	combout => \Mux124~10_combout\);

-- Location: LABCELL_X39_Y29_N15
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( SP(5) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~30\ ))
-- \Add0~26\ = CARRY(( SP(5) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datac => ALT_INV_IR(2),
	datad => ALT_INV_SP(5),
	cin => \Add0~30\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X39_Y29_N17
\SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \upload~input_o\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(5));

-- Location: LABCELL_X39_Y31_N15
\Mux123~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~5_combout\ = ( \A2D[3][5]~q\ & ( SP(5) & ( (!tb_byte_cnt(1)) # ((!tb_byte_cnt(0) & (IP(5))) # (tb_byte_cnt(0) & ((IR(5))))) ) ) ) # ( !\A2D[3][5]~q\ & ( SP(5) & ( (!tb_byte_cnt(0) & (IP(5) & ((tb_byte_cnt(1))))) # (tb_byte_cnt(0) & 
-- (((!tb_byte_cnt(1)) # (IR(5))))) ) ) ) # ( \A2D[3][5]~q\ & ( !SP(5) & ( (!tb_byte_cnt(0) & (((!tb_byte_cnt(1))) # (IP(5)))) # (tb_byte_cnt(0) & (((IR(5) & tb_byte_cnt(1))))) ) ) ) # ( !\A2D[3][5]~q\ & ( !SP(5) & ( (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & 
-- (IP(5))) # (tb_byte_cnt(0) & ((IR(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IP(5),
	datab => ALT_INV_IR(5),
	datac => ALT_INV_tb_byte_cnt(0),
	datad => ALT_INV_tb_byte_cnt(1),
	datae => \ALT_INV_A2D[3][5]~q\,
	dataf => ALT_INV_SP(5),
	combout => \Mux123~5_combout\);

-- Location: LABCELL_X40_Y31_N12
\Mux123~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~6_combout\ = ( \A2D[2][5]~q\ & ( \A2D[0][5]~q\ & ( ((!\Mux125~1_combout\ & ((\Mux123~5_combout\))) # (\Mux125~1_combout\ & (\A2D[1][5]~q\))) # (\Mux125~0_combout\) ) ) ) # ( !\A2D[2][5]~q\ & ( \A2D[0][5]~q\ & ( (!\Mux125~0_combout\ & 
-- ((!\Mux125~1_combout\ & ((\Mux123~5_combout\))) # (\Mux125~1_combout\ & (\A2D[1][5]~q\)))) # (\Mux125~0_combout\ & (!\Mux125~1_combout\)) ) ) ) # ( \A2D[2][5]~q\ & ( !\A2D[0][5]~q\ & ( (!\Mux125~0_combout\ & ((!\Mux125~1_combout\ & ((\Mux123~5_combout\))) 
-- # (\Mux125~1_combout\ & (\A2D[1][5]~q\)))) # (\Mux125~0_combout\ & (\Mux125~1_combout\)) ) ) ) # ( !\A2D[2][5]~q\ & ( !\A2D[0][5]~q\ & ( (!\Mux125~0_combout\ & ((!\Mux125~1_combout\ & ((\Mux123~5_combout\))) # (\Mux125~1_combout\ & (\A2D[1][5]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~0_combout\,
	datab => \ALT_INV_Mux125~1_combout\,
	datac => \ALT_INV_A2D[1][5]~q\,
	datad => \ALT_INV_Mux123~5_combout\,
	datae => \ALT_INV_A2D[2][5]~q\,
	dataf => \ALT_INV_A2D[0][5]~q\,
	combout => \Mux123~6_combout\);

-- Location: MLABCELL_X42_Y28_N42
\Mux123~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~8_combout\ = ( \RAM[5][5]~q\ & ( \RAM[4][5]~q\ & ( (!tb_byte_cnt(1) & (((tb_byte_cnt(0)) # (\RAM[3][5]~q\)))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0))) # (\RAM[6][5]~q\))) ) ) ) # ( !\RAM[5][5]~q\ & ( \RAM[4][5]~q\ & ( (!tb_byte_cnt(1) & 
-- (((tb_byte_cnt(0)) # (\RAM[3][5]~q\)))) # (tb_byte_cnt(1) & (\RAM[6][5]~q\ & ((tb_byte_cnt(0))))) ) ) ) # ( \RAM[5][5]~q\ & ( !\RAM[4][5]~q\ & ( (!tb_byte_cnt(1) & (((\RAM[3][5]~q\ & !tb_byte_cnt(0))))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0))) # 
-- (\RAM[6][5]~q\))) ) ) ) # ( !\RAM[5][5]~q\ & ( !\RAM[4][5]~q\ & ( (!tb_byte_cnt(1) & (((\RAM[3][5]~q\ & !tb_byte_cnt(0))))) # (tb_byte_cnt(1) & (\RAM[6][5]~q\ & ((tb_byte_cnt(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[6][5]~q\,
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_RAM[3][5]~q\,
	datad => ALT_INV_tb_byte_cnt(0),
	datae => \ALT_INV_RAM[5][5]~q\,
	dataf => \ALT_INV_RAM[4][5]~q\,
	combout => \Mux123~8_combout\);

-- Location: MLABCELL_X42_Y28_N30
\Mux123~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~7_combout\ = ( \RAM[2][5]~q\ & ( \RAM[1][5]~q\ & ( ((!\RAM[0][5]~q\ & ((tb_byte_cnt(0)) # (tb_byte_cnt(2))))) # (tb_byte_cnt(1)) ) ) ) # ( !\RAM[2][5]~q\ & ( \RAM[1][5]~q\ & ( (!tb_byte_cnt(1) & (!\RAM[0][5]~q\ & ((tb_byte_cnt(0)) # 
-- (tb_byte_cnt(2))))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0))))) ) ) ) # ( \RAM[2][5]~q\ & ( !\RAM[1][5]~q\ & ( (!tb_byte_cnt(1) & (!\RAM[0][5]~q\ & ((tb_byte_cnt(0)) # (tb_byte_cnt(2))))) # (tb_byte_cnt(1) & (((tb_byte_cnt(0))))) ) ) ) # ( !\RAM[2][5]~q\ & 
-- ( !\RAM[1][5]~q\ & ( (!tb_byte_cnt(1) & (!\RAM[0][5]~q\ & ((tb_byte_cnt(0)) # (tb_byte_cnt(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000000000010011110000001101111100001100000111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => ALT_INV_tb_byte_cnt(1),
	datac => ALT_INV_tb_byte_cnt(0),
	datad => \ALT_INV_RAM[0][5]~q\,
	datae => \ALT_INV_RAM[2][5]~q\,
	dataf => \ALT_INV_RAM[1][5]~q\,
	combout => \Mux123~7_combout\);

-- Location: LABCELL_X41_Y30_N36
\Mux123~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~0_combout\ = ( \RAM[11][5]~q\ & ( \RAM[15][5]~q\ & ( (!tb_byte_cnt(3) & (((tb_byte_cnt(2))) # (\RAM[7][5]~q\))) # (tb_byte_cnt(3) & (((!tb_byte_cnt(2)) # (\RAM[19][5]~q\)))) ) ) ) # ( !\RAM[11][5]~q\ & ( \RAM[15][5]~q\ & ( (!tb_byte_cnt(3) & 
-- (\RAM[7][5]~q\ & ((!tb_byte_cnt(2))))) # (tb_byte_cnt(3) & (((!tb_byte_cnt(2)) # (\RAM[19][5]~q\)))) ) ) ) # ( \RAM[11][5]~q\ & ( !\RAM[15][5]~q\ & ( (!tb_byte_cnt(3) & (((tb_byte_cnt(2))) # (\RAM[7][5]~q\))) # (tb_byte_cnt(3) & (((\RAM[19][5]~q\ & 
-- tb_byte_cnt(2))))) ) ) ) # ( !\RAM[11][5]~q\ & ( !\RAM[15][5]~q\ & ( (!tb_byte_cnt(3) & (\RAM[7][5]~q\ & ((!tb_byte_cnt(2))))) # (tb_byte_cnt(3) & (((\RAM[19][5]~q\ & tb_byte_cnt(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	datab => \ALT_INV_RAM[7][5]~q\,
	datac => \ALT_INV_RAM[19][5]~q\,
	datad => ALT_INV_tb_byte_cnt(2),
	datae => \ALT_INV_RAM[11][5]~q\,
	dataf => \ALT_INV_RAM[15][5]~q\,
	combout => \Mux123~0_combout\);

-- Location: MLABCELL_X45_Y30_N12
\Mux123~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~1_combout\ = ( tb_byte_cnt(2) & ( \RAM[12][5]~q\ & ( (!tb_byte_cnt(3)) # (\RAM[20][5]~q\) ) ) ) # ( !tb_byte_cnt(2) & ( \RAM[12][5]~q\ & ( (!tb_byte_cnt(3) & ((\RAM[8][5]~q\))) # (tb_byte_cnt(3) & (!\RAM[16][5]~q\)) ) ) ) # ( tb_byte_cnt(2) & ( 
-- !\RAM[12][5]~q\ & ( (\RAM[20][5]~q\ & tb_byte_cnt(3)) ) ) ) # ( !tb_byte_cnt(2) & ( !\RAM[12][5]~q\ & ( (!tb_byte_cnt(3) & ((\RAM[8][5]~q\))) # (tb_byte_cnt(3) & (!\RAM[16][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110101010000000000000111100110011101010101111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[16][5]~q\,
	datab => \ALT_INV_RAM[8][5]~q\,
	datac => \ALT_INV_RAM[20][5]~q\,
	datad => ALT_INV_tb_byte_cnt(3),
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => \ALT_INV_RAM[12][5]~q\,
	combout => \Mux123~1_combout\);

-- Location: LABCELL_X41_Y30_N0
\Mux123~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~3_combout\ = ( tb_byte_cnt(2) & ( \RAM[14][5]~q\ & ( (!tb_byte_cnt(3)) # (\RAM[22][5]~q\) ) ) ) # ( !tb_byte_cnt(2) & ( \RAM[14][5]~q\ & ( (!tb_byte_cnt(3) & (\RAM[10][5]~q\)) # (tb_byte_cnt(3) & ((!\RAM[18][5]~q\))) ) ) ) # ( tb_byte_cnt(2) & ( 
-- !\RAM[14][5]~q\ & ( (tb_byte_cnt(3) & \RAM[22][5]~q\) ) ) ) # ( !tb_byte_cnt(2) & ( !\RAM[14][5]~q\ & ( (!tb_byte_cnt(3) & (\RAM[10][5]~q\)) # (tb_byte_cnt(3) & ((!\RAM[18][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001010000100010001000101011111000010101011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	datab => \ALT_INV_RAM[22][5]~q\,
	datac => \ALT_INV_RAM[10][5]~q\,
	datad => \ALT_INV_RAM[18][5]~q\,
	datae => ALT_INV_tb_byte_cnt(2),
	dataf => \ALT_INV_RAM[14][5]~q\,
	combout => \Mux123~3_combout\);

-- Location: MLABCELL_X42_Y28_N18
\Mux123~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~2_combout\ = ( tb_byte_cnt(3) & ( \RAM[21][5]~q\ & ( (\RAM[17][5]~q\) # (tb_byte_cnt(2)) ) ) ) # ( !tb_byte_cnt(3) & ( \RAM[21][5]~q\ & ( (!tb_byte_cnt(2) & (\RAM[9][5]~q\)) # (tb_byte_cnt(2) & ((\RAM[13][5]~q\))) ) ) ) # ( tb_byte_cnt(3) & ( 
-- !\RAM[21][5]~q\ & ( (!tb_byte_cnt(2) & \RAM[17][5]~q\) ) ) ) # ( !tb_byte_cnt(3) & ( !\RAM[21][5]~q\ & ( (!tb_byte_cnt(2) & (\RAM[9][5]~q\)) # (tb_byte_cnt(2) & ((\RAM[13][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => \ALT_INV_RAM[9][5]~q\,
	datac => \ALT_INV_RAM[17][5]~q\,
	datad => \ALT_INV_RAM[13][5]~q\,
	datae => ALT_INV_tb_byte_cnt(3),
	dataf => \ALT_INV_RAM[21][5]~q\,
	combout => \Mux123~2_combout\);

-- Location: LABCELL_X41_Y30_N12
\Mux123~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~4_combout\ = ( \Mux123~3_combout\ & ( \Mux123~2_combout\ & ( ((!tb_byte_cnt(0) & (\Mux123~0_combout\)) # (tb_byte_cnt(0) & ((\Mux123~1_combout\)))) # (tb_byte_cnt(1)) ) ) ) # ( !\Mux123~3_combout\ & ( \Mux123~2_combout\ & ( (!tb_byte_cnt(1) & 
-- ((!tb_byte_cnt(0) & (\Mux123~0_combout\)) # (tb_byte_cnt(0) & ((\Mux123~1_combout\))))) # (tb_byte_cnt(1) & (!tb_byte_cnt(0))) ) ) ) # ( \Mux123~3_combout\ & ( !\Mux123~2_combout\ & ( (!tb_byte_cnt(1) & ((!tb_byte_cnt(0) & (\Mux123~0_combout\)) # 
-- (tb_byte_cnt(0) & ((\Mux123~1_combout\))))) # (tb_byte_cnt(1) & (tb_byte_cnt(0))) ) ) ) # ( !\Mux123~3_combout\ & ( !\Mux123~2_combout\ & ( (!tb_byte_cnt(1) & ((!tb_byte_cnt(0) & (\Mux123~0_combout\)) # (tb_byte_cnt(0) & ((\Mux123~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(1),
	datab => ALT_INV_tb_byte_cnt(0),
	datac => \ALT_INV_Mux123~0_combout\,
	datad => \ALT_INV_Mux123~1_combout\,
	datae => \ALT_INV_Mux123~3_combout\,
	dataf => \ALT_INV_Mux123~2_combout\,
	combout => \Mux123~4_combout\);

-- Location: LABCELL_X41_Y30_N42
\Mux123~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~9_combout\ = ( \Mux123~7_combout\ & ( \Mux123~4_combout\ & ( (!\Mux125~2_combout\) # ((!\Mux125~3_combout\ & (\Mux123~6_combout\)) # (\Mux125~3_combout\ & ((\Mux123~8_combout\)))) ) ) ) # ( !\Mux123~7_combout\ & ( \Mux123~4_combout\ & ( 
-- (!\Mux125~2_combout\ & (!\Mux125~3_combout\)) # (\Mux125~2_combout\ & ((!\Mux125~3_combout\ & (\Mux123~6_combout\)) # (\Mux125~3_combout\ & ((\Mux123~8_combout\))))) ) ) ) # ( \Mux123~7_combout\ & ( !\Mux123~4_combout\ & ( (!\Mux125~2_combout\ & 
-- (\Mux125~3_combout\)) # (\Mux125~2_combout\ & ((!\Mux125~3_combout\ & (\Mux123~6_combout\)) # (\Mux125~3_combout\ & ((\Mux123~8_combout\))))) ) ) ) # ( !\Mux123~7_combout\ & ( !\Mux123~4_combout\ & ( (\Mux125~2_combout\ & ((!\Mux125~3_combout\ & 
-- (\Mux123~6_combout\)) # (\Mux125~3_combout\ & ((\Mux123~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~2_combout\,
	datab => \ALT_INV_Mux125~3_combout\,
	datac => \ALT_INV_Mux123~6_combout\,
	datad => \ALT_INV_Mux123~8_combout\,
	datae => \ALT_INV_Mux123~7_combout\,
	dataf => \ALT_INV_Mux123~4_combout\,
	combout => \Mux123~9_combout\);

-- Location: LABCELL_X41_Y30_N48
\Mux123~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux123~10_combout\ = ( \RAM[23][5]~q\ & ( \Mux123~9_combout\ & ( (!\Mux125~5_combout\ & (((!\Mux125~4_combout\)) # (\RAM[25][5]~q\))) # (\Mux125~5_combout\ & (((\Mux125~4_combout\ & \RAM[24][5]~q\)))) ) ) ) # ( !\RAM[23][5]~q\ & ( \Mux123~9_combout\ & ( 
-- (!\Mux125~4_combout\) # ((!\Mux125~5_combout\ & (\RAM[25][5]~q\)) # (\Mux125~5_combout\ & ((\RAM[24][5]~q\)))) ) ) ) # ( \RAM[23][5]~q\ & ( !\Mux123~9_combout\ & ( (\Mux125~4_combout\ & ((!\Mux125~5_combout\ & (\RAM[25][5]~q\)) # (\Mux125~5_combout\ & 
-- ((\RAM[24][5]~q\))))) ) ) ) # ( !\RAM[23][5]~q\ & ( !\Mux123~9_combout\ & ( (!\Mux125~5_combout\ & (\RAM[25][5]~q\ & (\Mux125~4_combout\))) # (\Mux125~5_combout\ & (((!\Mux125~4_combout\) # (\RAM[24][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010000110111000001000000011111110100111101111100010011000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[25][5]~q\,
	datab => \ALT_INV_Mux125~5_combout\,
	datac => \ALT_INV_Mux125~4_combout\,
	datad => \ALT_INV_RAM[24][5]~q\,
	datae => \ALT_INV_RAM[23][5]~q\,
	dataf => \ALT_INV_Mux123~9_combout\,
	combout => \Mux123~10_combout\);

-- Location: LABCELL_X43_Y28_N30
\Mux122~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~8_combout\ = ( \RAM[4][6]~q\ & ( \RAM[3][6]~q\ & ( (!tb_byte_cnt(1)) # ((!tb_byte_cnt(0) & ((\RAM[5][6]~q\))) # (tb_byte_cnt(0) & (\RAM[6][6]~q\))) ) ) ) # ( !\RAM[4][6]~q\ & ( \RAM[3][6]~q\ & ( (!tb_byte_cnt(0) & (((!tb_byte_cnt(1)) # 
-- (\RAM[5][6]~q\)))) # (tb_byte_cnt(0) & (\RAM[6][6]~q\ & ((tb_byte_cnt(1))))) ) ) ) # ( \RAM[4][6]~q\ & ( !\RAM[3][6]~q\ & ( (!tb_byte_cnt(0) & (((\RAM[5][6]~q\ & tb_byte_cnt(1))))) # (tb_byte_cnt(0) & (((!tb_byte_cnt(1))) # (\RAM[6][6]~q\))) ) ) ) # ( 
-- !\RAM[4][6]~q\ & ( !\RAM[3][6]~q\ & ( (tb_byte_cnt(1) & ((!tb_byte_cnt(0) & ((\RAM[5][6]~q\))) # (tb_byte_cnt(0) & (\RAM[6][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[6][6]~q\,
	datab => ALT_INV_tb_byte_cnt(0),
	datac => \ALT_INV_RAM[5][6]~q\,
	datad => ALT_INV_tb_byte_cnt(1),
	datae => \ALT_INV_RAM[4][6]~q\,
	dataf => \ALT_INV_RAM[3][6]~q\,
	combout => \Mux122~8_combout\);

-- Location: LABCELL_X43_Y28_N54
\Mux122~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~7_combout\ = ( \RAM[0][6]~q\ & ( \RAM[1][6]~q\ & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1))) # (tb_byte_cnt(2)))) # (tb_byte_cnt(0) & (((!tb_byte_cnt(1)) # (\RAM[2][6]~q\)))) ) ) ) # ( !\RAM[0][6]~q\ & ( \RAM[1][6]~q\ & ( (tb_byte_cnt(1) & 
-- ((!tb_byte_cnt(0)) # (\RAM[2][6]~q\))) ) ) ) # ( \RAM[0][6]~q\ & ( !\RAM[1][6]~q\ & ( (!tb_byte_cnt(0) & (tb_byte_cnt(2) & ((!tb_byte_cnt(1))))) # (tb_byte_cnt(0) & (((!tb_byte_cnt(1)) # (\RAM[2][6]~q\)))) ) ) ) # ( !\RAM[0][6]~q\ & ( !\RAM[1][6]~q\ & ( 
-- (\RAM[2][6]~q\ & (tb_byte_cnt(0) & tb_byte_cnt(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011010111110000001100000000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => \ALT_INV_RAM[2][6]~q\,
	datac => ALT_INV_tb_byte_cnt(0),
	datad => ALT_INV_tb_byte_cnt(1),
	datae => \ALT_INV_RAM[0][6]~q\,
	dataf => \ALT_INV_RAM[1][6]~q\,
	combout => \Mux122~7_combout\);

-- Location: LABCELL_X44_Y29_N24
\Mux122~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~0_combout\ = ( \RAM[19][6]~q\ & ( \RAM[15][6]~q\ & ( ((!tb_byte_cnt(2) & ((\RAM[7][6]~q\))) # (tb_byte_cnt(2) & (\RAM[11][6]~q\))) # (tb_byte_cnt(3)) ) ) ) # ( !\RAM[19][6]~q\ & ( \RAM[15][6]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & 
-- ((\RAM[7][6]~q\))) # (tb_byte_cnt(2) & (\RAM[11][6]~q\)))) # (tb_byte_cnt(3) & (((!tb_byte_cnt(2))))) ) ) ) # ( \RAM[19][6]~q\ & ( !\RAM[15][6]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & ((\RAM[7][6]~q\))) # (tb_byte_cnt(2) & (\RAM[11][6]~q\)))) # 
-- (tb_byte_cnt(3) & (((tb_byte_cnt(2))))) ) ) ) # ( !\RAM[19][6]~q\ & ( !\RAM[15][6]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & ((\RAM[7][6]~q\))) # (tb_byte_cnt(2) & (\RAM[11][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[11][6]~q\,
	datab => ALT_INV_tb_byte_cnt(3),
	datac => \ALT_INV_RAM[7][6]~q\,
	datad => ALT_INV_tb_byte_cnt(2),
	datae => \ALT_INV_RAM[19][6]~q\,
	dataf => \ALT_INV_RAM[15][6]~q\,
	combout => \Mux122~0_combout\);

-- Location: LABCELL_X44_Y29_N6
\Mux122~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~3_combout\ = ( tb_byte_cnt(3) & ( \RAM[22][6]~q\ & ( (tb_byte_cnt(2)) # (\RAM[18][6]~q\) ) ) ) # ( !tb_byte_cnt(3) & ( \RAM[22][6]~q\ & ( (!tb_byte_cnt(2) & (\RAM[10][6]~q\)) # (tb_byte_cnt(2) & ((\RAM[14][6]~q\))) ) ) ) # ( tb_byte_cnt(3) & ( 
-- !\RAM[22][6]~q\ & ( (\RAM[18][6]~q\ & !tb_byte_cnt(2)) ) ) ) # ( !tb_byte_cnt(3) & ( !\RAM[22][6]~q\ & ( (!tb_byte_cnt(2) & (\RAM[10][6]~q\)) # (tb_byte_cnt(2) & ((\RAM[14][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[10][6]~q\,
	datab => \ALT_INV_RAM[14][6]~q\,
	datac => \ALT_INV_RAM[18][6]~q\,
	datad => ALT_INV_tb_byte_cnt(2),
	datae => ALT_INV_tb_byte_cnt(3),
	dataf => \ALT_INV_RAM[22][6]~q\,
	combout => \Mux122~3_combout\);

-- Location: LABCELL_X44_Y29_N54
\Mux122~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~2_combout\ = ( \RAM[13][6]~q\ & ( \RAM[21][6]~q\ & ( ((!tb_byte_cnt(3) & ((\RAM[9][6]~q\))) # (tb_byte_cnt(3) & (\RAM[17][6]~q\))) # (tb_byte_cnt(2)) ) ) ) # ( !\RAM[13][6]~q\ & ( \RAM[21][6]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & 
-- ((\RAM[9][6]~q\))) # (tb_byte_cnt(3) & (\RAM[17][6]~q\)))) # (tb_byte_cnt(2) & (tb_byte_cnt(3))) ) ) ) # ( \RAM[13][6]~q\ & ( !\RAM[21][6]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & ((\RAM[9][6]~q\))) # (tb_byte_cnt(3) & (\RAM[17][6]~q\)))) # 
-- (tb_byte_cnt(2) & (!tb_byte_cnt(3))) ) ) ) # ( !\RAM[13][6]~q\ & ( !\RAM[21][6]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & ((\RAM[9][6]~q\))) # (tb_byte_cnt(3) & (\RAM[17][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(2),
	datab => ALT_INV_tb_byte_cnt(3),
	datac => \ALT_INV_RAM[17][6]~q\,
	datad => \ALT_INV_RAM[9][6]~q\,
	datae => \ALT_INV_RAM[13][6]~q\,
	dataf => \ALT_INV_RAM[21][6]~q\,
	combout => \Mux122~2_combout\);

-- Location: MLABCELL_X45_Y30_N24
\Mux122~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~1_combout\ = ( \RAM[16][6]~q\ & ( \RAM[12][6]~q\ & ( (!tb_byte_cnt(3) & (((tb_byte_cnt(2))) # (\RAM[8][6]~q\))) # (tb_byte_cnt(3) & (((!tb_byte_cnt(2)) # (\RAM[20][6]~q\)))) ) ) ) # ( !\RAM[16][6]~q\ & ( \RAM[12][6]~q\ & ( (!tb_byte_cnt(3) & 
-- (((tb_byte_cnt(2))) # (\RAM[8][6]~q\))) # (tb_byte_cnt(3) & (((tb_byte_cnt(2) & \RAM[20][6]~q\)))) ) ) ) # ( \RAM[16][6]~q\ & ( !\RAM[12][6]~q\ & ( (!tb_byte_cnt(3) & (\RAM[8][6]~q\ & (!tb_byte_cnt(2)))) # (tb_byte_cnt(3) & (((!tb_byte_cnt(2)) # 
-- (\RAM[20][6]~q\)))) ) ) ) # ( !\RAM[16][6]~q\ & ( !\RAM[12][6]~q\ & ( (!tb_byte_cnt(3) & (\RAM[8][6]~q\ & (!tb_byte_cnt(2)))) # (tb_byte_cnt(3) & (((tb_byte_cnt(2) & \RAM[20][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(3),
	datab => \ALT_INV_RAM[8][6]~q\,
	datac => ALT_INV_tb_byte_cnt(2),
	datad => \ALT_INV_RAM[20][6]~q\,
	datae => \ALT_INV_RAM[16][6]~q\,
	dataf => \ALT_INV_RAM[12][6]~q\,
	combout => \Mux122~1_combout\);

-- Location: LABCELL_X44_Y29_N0
\Mux122~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~4_combout\ = ( \Mux122~2_combout\ & ( \Mux122~1_combout\ & ( (!tb_byte_cnt(1) & (((\Mux122~0_combout\)) # (tb_byte_cnt(0)))) # (tb_byte_cnt(1) & ((!tb_byte_cnt(0)) # ((\Mux122~3_combout\)))) ) ) ) # ( !\Mux122~2_combout\ & ( \Mux122~1_combout\ & ( 
-- (!tb_byte_cnt(1) & (((\Mux122~0_combout\)) # (tb_byte_cnt(0)))) # (tb_byte_cnt(1) & (tb_byte_cnt(0) & ((\Mux122~3_combout\)))) ) ) ) # ( \Mux122~2_combout\ & ( !\Mux122~1_combout\ & ( (!tb_byte_cnt(1) & (!tb_byte_cnt(0) & (\Mux122~0_combout\))) # 
-- (tb_byte_cnt(1) & ((!tb_byte_cnt(0)) # ((\Mux122~3_combout\)))) ) ) ) # ( !\Mux122~2_combout\ & ( !\Mux122~1_combout\ & ( (!tb_byte_cnt(1) & (!tb_byte_cnt(0) & (\Mux122~0_combout\))) # (tb_byte_cnt(1) & (tb_byte_cnt(0) & ((\Mux122~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(1),
	datab => ALT_INV_tb_byte_cnt(0),
	datac => \ALT_INV_Mux122~0_combout\,
	datad => \ALT_INV_Mux122~3_combout\,
	datae => \ALT_INV_Mux122~2_combout\,
	dataf => \ALT_INV_Mux122~1_combout\,
	combout => \Mux122~4_combout\);

-- Location: LABCELL_X39_Y29_N18
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( SP(6) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~26\ ))
-- \Add0~22\ = CARRY(( SP(6) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datad => ALT_INV_SP(6),
	dataf => ALT_INV_IR(2),
	cin => \Add0~26\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X39_Y29_N19
\SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Add0~21_sumout\,
	sclr => \upload~input_o\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(6));

-- Location: LABCELL_X39_Y33_N42
\Mux122~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~5_combout\ = ( tb_byte_cnt(0) & ( SP(6) & ( (!tb_byte_cnt(1)) # (IR(6)) ) ) ) # ( !tb_byte_cnt(0) & ( SP(6) & ( (!tb_byte_cnt(1) & ((\A2D[3][6]~q\))) # (tb_byte_cnt(1) & (IP(6))) ) ) ) # ( tb_byte_cnt(0) & ( !SP(6) & ( (IR(6) & tb_byte_cnt(1)) ) ) 
-- ) # ( !tb_byte_cnt(0) & ( !SP(6) & ( (!tb_byte_cnt(1) & ((\A2D[3][6]~q\))) # (tb_byte_cnt(1) & (IP(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(6),
	datab => ALT_INV_IP(6),
	datac => \ALT_INV_A2D[3][6]~q\,
	datad => ALT_INV_tb_byte_cnt(1),
	datae => ALT_INV_tb_byte_cnt(0),
	dataf => ALT_INV_SP(6),
	combout => \Mux122~5_combout\);

-- Location: LABCELL_X39_Y33_N24
\Mux122~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~6_combout\ = ( \Mux125~0_combout\ & ( \Mux125~1_combout\ & ( \A2D[2][6]~q\ ) ) ) # ( !\Mux125~0_combout\ & ( \Mux125~1_combout\ & ( \A2D[1][6]~q\ ) ) ) # ( \Mux125~0_combout\ & ( !\Mux125~1_combout\ & ( \A2D[0][6]~q\ ) ) ) # ( !\Mux125~0_combout\ 
-- & ( !\Mux125~1_combout\ & ( \Mux122~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[0][6]~q\,
	datab => \ALT_INV_A2D[2][6]~q\,
	datac => \ALT_INV_A2D[1][6]~q\,
	datad => \ALT_INV_Mux122~5_combout\,
	datae => \ALT_INV_Mux125~0_combout\,
	dataf => \ALT_INV_Mux125~1_combout\,
	combout => \Mux122~6_combout\);

-- Location: LABCELL_X44_Y29_N30
\Mux122~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~9_combout\ = ( \Mux122~4_combout\ & ( \Mux122~6_combout\ & ( (!\Mux125~3_combout\) # ((!\Mux125~2_combout\ & ((\Mux122~7_combout\))) # (\Mux125~2_combout\ & (\Mux122~8_combout\))) ) ) ) # ( !\Mux122~4_combout\ & ( \Mux122~6_combout\ & ( 
-- (!\Mux125~3_combout\ & (((\Mux125~2_combout\)))) # (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & ((\Mux122~7_combout\))) # (\Mux125~2_combout\ & (\Mux122~8_combout\)))) ) ) ) # ( \Mux122~4_combout\ & ( !\Mux122~6_combout\ & ( (!\Mux125~3_combout\ & 
-- (((!\Mux125~2_combout\)))) # (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & ((\Mux122~7_combout\))) # (\Mux125~2_combout\ & (\Mux122~8_combout\)))) ) ) ) # ( !\Mux122~4_combout\ & ( !\Mux122~6_combout\ & ( (\Mux125~3_combout\ & ((!\Mux125~2_combout\ & 
-- ((\Mux122~7_combout\))) # (\Mux125~2_combout\ & (\Mux122~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~3_combout\,
	datab => \ALT_INV_Mux122~8_combout\,
	datac => \ALT_INV_Mux122~7_combout\,
	datad => \ALT_INV_Mux125~2_combout\,
	datae => \ALT_INV_Mux122~4_combout\,
	dataf => \ALT_INV_Mux122~6_combout\,
	combout => \Mux122~9_combout\);

-- Location: LABCELL_X41_Y29_N24
\Mux122~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux122~10_combout\ = ( \Mux125~5_combout\ & ( \Mux122~9_combout\ & ( (!\Mux125~4_combout\ & ((\RAM[23][6]~q\))) # (\Mux125~4_combout\ & (\RAM[24][6]~q\)) ) ) ) # ( !\Mux125~5_combout\ & ( \Mux122~9_combout\ & ( (!\Mux125~4_combout\) # (\RAM[25][6]~q\) ) 
-- ) ) # ( \Mux125~5_combout\ & ( !\Mux122~9_combout\ & ( (!\Mux125~4_combout\ & ((\RAM[23][6]~q\))) # (\Mux125~4_combout\ & (\RAM[24][6]~q\)) ) ) ) # ( !\Mux125~5_combout\ & ( !\Mux122~9_combout\ & ( (\Mux125~4_combout\ & \RAM[25][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[24][6]~q\,
	datab => \ALT_INV_Mux125~4_combout\,
	datac => \ALT_INV_RAM[23][6]~q\,
	datad => \ALT_INV_RAM[25][6]~q\,
	datae => \ALT_INV_Mux125~5_combout\,
	dataf => \ALT_INV_Mux122~9_combout\,
	combout => \Mux122~10_combout\);

-- Location: LABCELL_X41_Y29_N45
\esc_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \esc_state~0_combout\ = ( \esc_state~q\ & ( (!\Equal0~1_combout\ & (((\trbyte~1_combout\ & \trbyte~0_combout\)) # (\Equal1~6_combout\))) ) ) # ( !\esc_state~q\ & ( (\trbyte~1_combout\ & (!\Equal1~6_combout\ & (!\Equal0~1_combout\ & \trbyte~0_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000110000011100000011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_trbyte~1_combout\,
	datab => \ALT_INV_Equal1~6_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_trbyte~0_combout\,
	dataf => \ALT_INV_esc_state~q\,
	combout => \esc_state~0_combout\);

-- Location: FF_X41_Y29_N59
esc_state : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	asdata => \esc_state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \esc_state~q\);

-- Location: MLABCELL_X42_Y29_N0
\Mux129~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~7_combout\ = ( \RAM[1][7]~q\ & ( \RAM[0][7]~q\ & ( (!tb_byte_cnt(0) & (((tb_byte_cnt(1)) # (tb_byte_cnt(2))))) # (tb_byte_cnt(0) & (((!tb_byte_cnt(1))) # (\RAM[2][7]~q\))) ) ) ) # ( !\RAM[1][7]~q\ & ( \RAM[0][7]~q\ & ( (!tb_byte_cnt(0) & 
-- (((tb_byte_cnt(2) & !tb_byte_cnt(1))))) # (tb_byte_cnt(0) & (((!tb_byte_cnt(1))) # (\RAM[2][7]~q\))) ) ) ) # ( \RAM[1][7]~q\ & ( !\RAM[0][7]~q\ & ( (tb_byte_cnt(1) & ((!tb_byte_cnt(0)) # (\RAM[2][7]~q\))) ) ) ) # ( !\RAM[1][7]~q\ & ( !\RAM[0][7]~q\ & ( 
-- (tb_byte_cnt(0) & (\RAM[2][7]~q\ & tb_byte_cnt(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000001011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(0),
	datab => \ALT_INV_RAM[2][7]~q\,
	datac => ALT_INV_tb_byte_cnt(2),
	datad => ALT_INV_tb_byte_cnt(1),
	datae => \ALT_INV_RAM[1][7]~q\,
	dataf => \ALT_INV_RAM[0][7]~q\,
	combout => \Mux129~7_combout\);

-- Location: MLABCELL_X42_Y31_N48
\Mux129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~0_combout\ = ( \RAM[15][7]~q\ & ( \RAM[19][7]~q\ & ( ((!tb_byte_cnt(2) & (\RAM[7][7]~q\)) # (tb_byte_cnt(2) & ((\RAM[11][7]~q\)))) # (tb_byte_cnt(3)) ) ) ) # ( !\RAM[15][7]~q\ & ( \RAM[19][7]~q\ & ( (!tb_byte_cnt(2) & (\RAM[7][7]~q\ & 
-- ((!tb_byte_cnt(3))))) # (tb_byte_cnt(2) & (((tb_byte_cnt(3)) # (\RAM[11][7]~q\)))) ) ) ) # ( \RAM[15][7]~q\ & ( !\RAM[19][7]~q\ & ( (!tb_byte_cnt(2) & (((tb_byte_cnt(3))) # (\RAM[7][7]~q\))) # (tb_byte_cnt(2) & (((\RAM[11][7]~q\ & !tb_byte_cnt(3))))) ) ) 
-- ) # ( !\RAM[15][7]~q\ & ( !\RAM[19][7]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & (\RAM[7][7]~q\)) # (tb_byte_cnt(2) & ((\RAM[11][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[7][7]~q\,
	datab => \ALT_INV_RAM[11][7]~q\,
	datac => ALT_INV_tb_byte_cnt(2),
	datad => ALT_INV_tb_byte_cnt(3),
	datae => \ALT_INV_RAM[15][7]~q\,
	dataf => \ALT_INV_RAM[19][7]~q\,
	combout => \Mux129~0_combout\);

-- Location: MLABCELL_X42_Y31_N42
\Mux129~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~1_combout\ = ( \RAM[12][7]~q\ & ( \RAM[20][7]~q\ & ( ((!tb_byte_cnt(3) & ((\RAM[8][7]~q\))) # (tb_byte_cnt(3) & (\RAM[16][7]~q\))) # (tb_byte_cnt(2)) ) ) ) # ( !\RAM[12][7]~q\ & ( \RAM[20][7]~q\ & ( (!tb_byte_cnt(3) & (((!tb_byte_cnt(2) & 
-- \RAM[8][7]~q\)))) # (tb_byte_cnt(3) & (((tb_byte_cnt(2))) # (\RAM[16][7]~q\))) ) ) ) # ( \RAM[12][7]~q\ & ( !\RAM[20][7]~q\ & ( (!tb_byte_cnt(3) & (((\RAM[8][7]~q\) # (tb_byte_cnt(2))))) # (tb_byte_cnt(3) & (\RAM[16][7]~q\ & (!tb_byte_cnt(2)))) ) ) ) # ( 
-- !\RAM[12][7]~q\ & ( !\RAM[20][7]~q\ & ( (!tb_byte_cnt(2) & ((!tb_byte_cnt(3) & ((\RAM[8][7]~q\))) # (tb_byte_cnt(3) & (\RAM[16][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[16][7]~q\,
	datab => ALT_INV_tb_byte_cnt(3),
	datac => ALT_INV_tb_byte_cnt(2),
	datad => \ALT_INV_RAM[8][7]~q\,
	datae => \ALT_INV_RAM[12][7]~q\,
	dataf => \ALT_INV_RAM[20][7]~q\,
	combout => \Mux129~1_combout\);

-- Location: LABCELL_X43_Y31_N54
\Mux129~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~2_combout\ = ( \RAM[21][7]~q\ & ( \RAM[17][7]~q\ & ( ((!tb_byte_cnt(2) & ((\RAM[9][7]~q\))) # (tb_byte_cnt(2) & (\RAM[13][7]~q\))) # (tb_byte_cnt(3)) ) ) ) # ( !\RAM[21][7]~q\ & ( \RAM[17][7]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & 
-- ((\RAM[9][7]~q\))) # (tb_byte_cnt(2) & (\RAM[13][7]~q\)))) # (tb_byte_cnt(3) & (((!tb_byte_cnt(2))))) ) ) ) # ( \RAM[21][7]~q\ & ( !\RAM[17][7]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & ((\RAM[9][7]~q\))) # (tb_byte_cnt(2) & (\RAM[13][7]~q\)))) # 
-- (tb_byte_cnt(3) & (((tb_byte_cnt(2))))) ) ) ) # ( !\RAM[21][7]~q\ & ( !\RAM[17][7]~q\ & ( (!tb_byte_cnt(3) & ((!tb_byte_cnt(2) & ((\RAM[9][7]~q\))) # (tb_byte_cnt(2) & (\RAM[13][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[13][7]~q\,
	datab => ALT_INV_tb_byte_cnt(3),
	datac => \ALT_INV_RAM[9][7]~q\,
	datad => ALT_INV_tb_byte_cnt(2),
	datae => \ALT_INV_RAM[21][7]~q\,
	dataf => \ALT_INV_RAM[17][7]~q\,
	combout => \Mux129~2_combout\);

-- Location: LABCELL_X44_Y31_N36
\Mux129~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~3_combout\ = ( \RAM[14][7]~q\ & ( \RAM[18][7]~q\ & ( (!tb_byte_cnt(2) & (((tb_byte_cnt(3)) # (\RAM[10][7]~q\)))) # (tb_byte_cnt(2) & (((!tb_byte_cnt(3))) # (\RAM[22][7]~q\))) ) ) ) # ( !\RAM[14][7]~q\ & ( \RAM[18][7]~q\ & ( (!tb_byte_cnt(2) & 
-- (((tb_byte_cnt(3)) # (\RAM[10][7]~q\)))) # (tb_byte_cnt(2) & (\RAM[22][7]~q\ & ((tb_byte_cnt(3))))) ) ) ) # ( \RAM[14][7]~q\ & ( !\RAM[18][7]~q\ & ( (!tb_byte_cnt(2) & (((\RAM[10][7]~q\ & !tb_byte_cnt(3))))) # (tb_byte_cnt(2) & (((!tb_byte_cnt(3))) # 
-- (\RAM[22][7]~q\))) ) ) ) # ( !\RAM[14][7]~q\ & ( !\RAM[18][7]~q\ & ( (!tb_byte_cnt(2) & (((\RAM[10][7]~q\ & !tb_byte_cnt(3))))) # (tb_byte_cnt(2) & (\RAM[22][7]~q\ & ((tb_byte_cnt(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[22][7]~q\,
	datab => ALT_INV_tb_byte_cnt(2),
	datac => \ALT_INV_RAM[10][7]~q\,
	datad => ALT_INV_tb_byte_cnt(3),
	datae => \ALT_INV_RAM[14][7]~q\,
	dataf => \ALT_INV_RAM[18][7]~q\,
	combout => \Mux129~3_combout\);

-- Location: MLABCELL_X42_Y31_N36
\Mux129~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~4_combout\ = ( \Mux129~2_combout\ & ( \Mux129~3_combout\ & ( ((!tb_byte_cnt(0) & (\Mux129~0_combout\)) # (tb_byte_cnt(0) & ((\Mux129~1_combout\)))) # (tb_byte_cnt(1)) ) ) ) # ( !\Mux129~2_combout\ & ( \Mux129~3_combout\ & ( (!tb_byte_cnt(0) & 
-- (!tb_byte_cnt(1) & (\Mux129~0_combout\))) # (tb_byte_cnt(0) & (((\Mux129~1_combout\)) # (tb_byte_cnt(1)))) ) ) ) # ( \Mux129~2_combout\ & ( !\Mux129~3_combout\ & ( (!tb_byte_cnt(0) & (((\Mux129~0_combout\)) # (tb_byte_cnt(1)))) # (tb_byte_cnt(0) & 
-- (!tb_byte_cnt(1) & ((\Mux129~1_combout\)))) ) ) ) # ( !\Mux129~2_combout\ & ( !\Mux129~3_combout\ & ( (!tb_byte_cnt(1) & ((!tb_byte_cnt(0) & (\Mux129~0_combout\)) # (tb_byte_cnt(0) & ((\Mux129~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_tb_byte_cnt(0),
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_Mux129~0_combout\,
	datad => \ALT_INV_Mux129~1_combout\,
	datae => \ALT_INV_Mux129~2_combout\,
	dataf => \ALT_INV_Mux129~3_combout\,
	combout => \Mux129~4_combout\);

-- Location: MLABCELL_X45_Y30_N30
\Mux129~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~8_combout\ = ( \RAM[5][7]~q\ & ( \RAM[4][7]~q\ & ( (!tb_byte_cnt(1) & (((tb_byte_cnt(0))) # (\RAM[3][7]~q\))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0)) # (\RAM[6][7]~q\)))) ) ) ) # ( !\RAM[5][7]~q\ & ( \RAM[4][7]~q\ & ( (!tb_byte_cnt(1) & 
-- (((tb_byte_cnt(0))) # (\RAM[3][7]~q\))) # (tb_byte_cnt(1) & (((\RAM[6][7]~q\ & tb_byte_cnt(0))))) ) ) ) # ( \RAM[5][7]~q\ & ( !\RAM[4][7]~q\ & ( (!tb_byte_cnt(1) & (\RAM[3][7]~q\ & ((!tb_byte_cnt(0))))) # (tb_byte_cnt(1) & (((!tb_byte_cnt(0)) # 
-- (\RAM[6][7]~q\)))) ) ) ) # ( !\RAM[5][7]~q\ & ( !\RAM[4][7]~q\ & ( (!tb_byte_cnt(1) & (\RAM[3][7]~q\ & ((!tb_byte_cnt(0))))) # (tb_byte_cnt(1) & (((\RAM[6][7]~q\ & tb_byte_cnt(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAM[3][7]~q\,
	datab => ALT_INV_tb_byte_cnt(1),
	datac => \ALT_INV_RAM[6][7]~q\,
	datad => ALT_INV_tb_byte_cnt(0),
	datae => \ALT_INV_RAM[5][7]~q\,
	dataf => \ALT_INV_RAM[4][7]~q\,
	combout => \Mux129~8_combout\);

-- Location: LABCELL_X39_Y29_N21
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( SP(7) ) + ( (!IR(0) & !IR(2)) ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(0),
	datac => ALT_INV_IR(2),
	datad => ALT_INV_SP(7),
	cin => \Add0~22\,
	sumout => \Add0~17_sumout\);

-- Location: FF_X39_Y29_N23
\SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \butt_clk~inputCLKENA0_outclk\,
	d => \Add0~17_sumout\,
	sclr => \upload~input_o\,
	ena => \SP[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SP(7));

-- Location: LABCELL_X39_Y35_N3
\Mux129~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~5_combout\ = ( tb_byte_cnt(0) & ( SP(7) & ( (!tb_byte_cnt(1)) # (IR(7)) ) ) ) # ( !tb_byte_cnt(0) & ( SP(7) & ( (!tb_byte_cnt(1) & ((\A2D[3][7]~q\))) # (tb_byte_cnt(1) & (IP(7))) ) ) ) # ( tb_byte_cnt(0) & ( !SP(7) & ( (IR(7) & tb_byte_cnt(1)) ) ) 
-- ) # ( !tb_byte_cnt(0) & ( !SP(7) & ( (!tb_byte_cnt(1) & ((\A2D[3][7]~q\))) # (tb_byte_cnt(1) & (IP(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_IR(7),
	datab => ALT_INV_IP(7),
	datac => \ALT_INV_A2D[3][7]~q\,
	datad => ALT_INV_tb_byte_cnt(1),
	datae => ALT_INV_tb_byte_cnt(0),
	dataf => ALT_INV_SP(7),
	combout => \Mux129~5_combout\);

-- Location: MLABCELL_X42_Y29_N18
\Mux129~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~6_combout\ = ( \A2D[0][7]~q\ & ( \Mux129~5_combout\ & ( (!\Mux125~1_combout\) # ((!\Mux125~0_combout\ & ((\A2D[1][7]~q\))) # (\Mux125~0_combout\ & (\A2D[2][7]~q\))) ) ) ) # ( !\A2D[0][7]~q\ & ( \Mux129~5_combout\ & ( (!\Mux125~1_combout\ & 
-- (((!\Mux125~0_combout\)))) # (\Mux125~1_combout\ & ((!\Mux125~0_combout\ & ((\A2D[1][7]~q\))) # (\Mux125~0_combout\ & (\A2D[2][7]~q\)))) ) ) ) # ( \A2D[0][7]~q\ & ( !\Mux129~5_combout\ & ( (!\Mux125~1_combout\ & (((\Mux125~0_combout\)))) # 
-- (\Mux125~1_combout\ & ((!\Mux125~0_combout\ & ((\A2D[1][7]~q\))) # (\Mux125~0_combout\ & (\A2D[2][7]~q\)))) ) ) ) # ( !\A2D[0][7]~q\ & ( !\Mux129~5_combout\ & ( (\Mux125~1_combout\ & ((!\Mux125~0_combout\ & ((\A2D[1][7]~q\))) # (\Mux125~0_combout\ & 
-- (\A2D[2][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A2D[2][7]~q\,
	datab => \ALT_INV_A2D[1][7]~q\,
	datac => \ALT_INV_Mux125~1_combout\,
	datad => \ALT_INV_Mux125~0_combout\,
	datae => \ALT_INV_A2D[0][7]~q\,
	dataf => \ALT_INV_Mux129~5_combout\,
	combout => \Mux129~6_combout\);

-- Location: MLABCELL_X42_Y29_N12
\Mux129~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~9_combout\ = ( \Mux129~8_combout\ & ( \Mux129~6_combout\ & ( ((!\Mux125~3_combout\ & ((\Mux129~4_combout\))) # (\Mux125~3_combout\ & (\Mux129~7_combout\))) # (\Mux125~2_combout\) ) ) ) # ( !\Mux129~8_combout\ & ( \Mux129~6_combout\ & ( 
-- (!\Mux125~2_combout\ & ((!\Mux125~3_combout\ & ((\Mux129~4_combout\))) # (\Mux125~3_combout\ & (\Mux129~7_combout\)))) # (\Mux125~2_combout\ & (((!\Mux125~3_combout\)))) ) ) ) # ( \Mux129~8_combout\ & ( !\Mux129~6_combout\ & ( (!\Mux125~2_combout\ & 
-- ((!\Mux125~3_combout\ & ((\Mux129~4_combout\))) # (\Mux125~3_combout\ & (\Mux129~7_combout\)))) # (\Mux125~2_combout\ & (((\Mux125~3_combout\)))) ) ) ) # ( !\Mux129~8_combout\ & ( !\Mux129~6_combout\ & ( (!\Mux125~2_combout\ & ((!\Mux125~3_combout\ & 
-- ((\Mux129~4_combout\))) # (\Mux125~3_combout\ & (\Mux129~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux129~7_combout\,
	datab => \ALT_INV_Mux125~2_combout\,
	datac => \ALT_INV_Mux129~4_combout\,
	datad => \ALT_INV_Mux125~3_combout\,
	datae => \ALT_INV_Mux129~8_combout\,
	dataf => \ALT_INV_Mux129~6_combout\,
	combout => \Mux129~9_combout\);

-- Location: MLABCELL_X42_Y29_N30
\Mux129~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~10_combout\ = ( \RAM[23][7]~q\ & ( \Mux129~9_combout\ & ( (!\Mux125~4_combout\) # ((!\Mux125~5_combout\ & ((\RAM[25][7]~q\))) # (\Mux125~5_combout\ & (\RAM[24][7]~q\))) ) ) ) # ( !\RAM[23][7]~q\ & ( \Mux129~9_combout\ & ( (!\Mux125~4_combout\ & 
-- (!\Mux125~5_combout\)) # (\Mux125~4_combout\ & ((!\Mux125~5_combout\ & ((\RAM[25][7]~q\))) # (\Mux125~5_combout\ & (\RAM[24][7]~q\)))) ) ) ) # ( \RAM[23][7]~q\ & ( !\Mux129~9_combout\ & ( (!\Mux125~4_combout\ & (\Mux125~5_combout\)) # (\Mux125~4_combout\ 
-- & ((!\Mux125~5_combout\ & ((\RAM[25][7]~q\))) # (\Mux125~5_combout\ & (\RAM[24][7]~q\)))) ) ) ) # ( !\RAM[23][7]~q\ & ( !\Mux129~9_combout\ & ( (\Mux125~4_combout\ & ((!\Mux125~5_combout\ & ((\RAM[25][7]~q\))) # (\Mux125~5_combout\ & (\RAM[24][7]~q\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~4_combout\,
	datab => \ALT_INV_Mux125~5_combout\,
	datac => \ALT_INV_RAM[24][7]~q\,
	datad => \ALT_INV_RAM[25][7]~q\,
	datae => \ALT_INV_RAM[23][7]~q\,
	dataf => \ALT_INV_Mux129~9_combout\,
	combout => \Mux129~10_combout\);

-- Location: LABCELL_X41_Y29_N57
\trbyte~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~1_combout\ = ( !\Mux129~10_combout\ & ( (!\Mux124~10_combout\ & (\Mux123~10_combout\ & (!\Mux122~10_combout\ & !\esc_state~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux124~10_combout\,
	datab => \ALT_INV_Mux123~10_combout\,
	datac => \ALT_INV_Mux122~10_combout\,
	datad => \ALT_INV_esc_state~q\,
	dataf => \ALT_INV_Mux129~10_combout\,
	combout => \trbyte~1_combout\);

-- Location: LABCELL_X41_Y29_N42
\trbyte~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~2_combout\ = ( \Mux126~10_combout\ & ( (!\Equal1~6_combout\) # (\Equal0~1_combout\) ) ) # ( !\Mux126~10_combout\ & ( ((\trbyte~1_combout\ & (!\Equal1~6_combout\ & \trbyte~0_combout\))) # (\Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000011110100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_trbyte~1_combout\,
	datab => \ALT_INV_Equal1~6_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_trbyte~0_combout\,
	dataf => \ALT_INV_Mux126~10_combout\,
	combout => \trbyte~2_combout\);

-- Location: FF_X41_Y29_N44
\trbyte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(2));

-- Location: LABCELL_X41_Y29_N21
\trbyte~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~5_combout\ = ( \Mux127~10_combout\ & ( \esc_state~q\ & ( (!\Equal0~1_combout\ & (((\trbyte~1_combout\ & \trbyte~0_combout\)) # (\Equal1~6_combout\))) ) ) ) # ( !\Mux127~10_combout\ & ( \esc_state~q\ & ( !\Equal0~1_combout\ ) ) ) # ( 
-- \Mux127~10_combout\ & ( !\esc_state~q\ & ( !\Equal0~1_combout\ ) ) ) # ( !\Mux127~10_combout\ & ( !\esc_state~q\ & ( (!\Equal0~1_combout\ & (((\trbyte~1_combout\ & \trbyte~0_combout\)) # (\Equal1~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000111111110000000011111111000000000011011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_trbyte~1_combout\,
	datab => \ALT_INV_Equal1~6_combout\,
	datac => \ALT_INV_trbyte~0_combout\,
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_Mux127~10_combout\,
	dataf => \ALT_INV_esc_state~q\,
	combout => \trbyte~5_combout\);

-- Location: FF_X41_Y29_N22
\trbyte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(1));

-- Location: LABCELL_X41_Y29_N18
\trbyte~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~3_combout\ = ( \Mux128~10_combout\ & ( \esc_state~q\ & ( (!\Equal0~1_combout\ & (((\trbyte~1_combout\ & \trbyte~0_combout\)) # (\Equal1~6_combout\))) ) ) ) # ( !\Mux128~10_combout\ & ( \esc_state~q\ & ( !\Equal0~1_combout\ ) ) ) # ( 
-- \Mux128~10_combout\ & ( !\esc_state~q\ & ( !\Equal0~1_combout\ ) ) ) # ( !\Mux128~10_combout\ & ( !\esc_state~q\ & ( (!\Equal0~1_combout\ & (((\trbyte~1_combout\ & \trbyte~0_combout\)) # (\Equal1~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110000111100001111000011110000111100000011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_trbyte~1_combout\,
	datab => \ALT_INV_Equal1~6_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_trbyte~0_combout\,
	datae => \ALT_INV_Mux128~10_combout\,
	dataf => \ALT_INV_esc_state~q\,
	combout => \trbyte~3_combout\);

-- Location: FF_X41_Y29_N19
\trbyte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(0));

-- Location: LABCELL_X41_Y29_N48
\trbyte~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~7_combout\ = ( \Mux124~10_combout\ & ( (\tb_byte_cnt[9]~0_combout\ & ((!\trbyte~1_combout\) # (!\trbyte~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_trbyte~1_combout\,
	datab => \ALT_INV_tb_byte_cnt[9]~0_combout\,
	datad => \ALT_INV_trbyte~0_combout\,
	dataf => \ALT_INV_Mux124~10_combout\,
	combout => \trbyte~7_combout\);

-- Location: FF_X41_Y29_N49
\trbyte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(4));

-- Location: MLABCELL_X37_Y28_N0
\trbyte~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~9_combout\ = ( \Mux123~10_combout\ ) # ( !\Mux123~10_combout\ & ( !\tb_byte_cnt[9]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_tb_byte_cnt[9]~0_combout\,
	dataf => \ALT_INV_Mux123~10_combout\,
	combout => \trbyte~9_combout\);

-- Location: FF_X37_Y28_N2
\trbyte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(5));

-- Location: LABCELL_X41_Y29_N51
\trbyte~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~6_combout\ = ( \Mux122~10_combout\ & ( (\tb_byte_cnt[9]~0_combout\ & ((!\trbyte~1_combout\) # (!\trbyte~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_tb_byte_cnt[9]~0_combout\,
	datac => \ALT_INV_trbyte~1_combout\,
	datad => \ALT_INV_trbyte~0_combout\,
	dataf => \ALT_INV_Mux122~10_combout\,
	combout => \trbyte~6_combout\);

-- Location: FF_X41_Y29_N52
\trbyte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(6));

-- Location: FF_X37_Y28_N28
\btx|count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	asdata => \btx|count~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|count[0]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y29_N42
\trbyte~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~8_combout\ = ( \tb_byte_cnt[9]~0_combout\ & ( \Mux129~10_combout\ & ( (!\trbyte~1_combout\) # (!\trbyte~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_trbyte~1_combout\,
	datac => \ALT_INV_trbyte~0_combout\,
	datae => \ALT_INV_tb_byte_cnt[9]~0_combout\,
	dataf => \ALT_INV_Mux129~10_combout\,
	combout => \trbyte~8_combout\);

-- Location: FF_X42_Y29_N43
\trbyte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(7));

-- Location: MLABCELL_X37_Y28_N6
\btx|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|Mux0~4_combout\ = ( !\btx|Add1~0_combout\ & ( (!\btx|Add0~0_combout\ & (((!\btx|count[0]~DUPLICATE_q\ & (trbyte(7))) # (\btx|count[0]~DUPLICATE_q\ & ((trbyte(6))))))) # (\btx|Add0~0_combout\ & ((((\btx|count[0]~DUPLICATE_q\))))) ) ) # ( 
-- \btx|Add1~0_combout\ & ( (!\btx|Add0~0_combout\ & (((!\btx|count[0]~DUPLICATE_q\ & ((trbyte(5)))) # (\btx|count[0]~DUPLICATE_q\ & (trbyte(4)))))) # (\btx|Add0~0_combout\ & ((((\btx|count[0]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \btx|ALT_INV_Add0~0_combout\,
	datab => ALT_INV_trbyte(4),
	datac => ALT_INV_trbyte(5),
	datad => ALT_INV_trbyte(6),
	datae => \btx|ALT_INV_Add1~0_combout\,
	dataf => \btx|ALT_INV_count[0]~DUPLICATE_q\,
	datag => ALT_INV_trbyte(7),
	combout => \btx|Mux0~4_combout\);

-- Location: LABCELL_X41_Y29_N36
\trbyte~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \trbyte~4_combout\ = ( \trbyte~0_combout\ & ( (\tb_byte_cnt[9]~0_combout\ & ((\trbyte~1_combout\) # (\Mux125~16_combout\))) ) ) # ( !\trbyte~0_combout\ & ( (\Mux125~16_combout\ & \tb_byte_cnt[9]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux125~16_combout\,
	datac => \ALT_INV_tb_byte_cnt[9]~0_combout\,
	datad => \ALT_INV_trbyte~1_combout\,
	dataf => \ALT_INV_trbyte~0_combout\,
	combout => \trbyte~4_combout\);

-- Location: FF_X41_Y29_N38
\trbyte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \btx|ALT_INV_lclk~q\,
	d => \trbyte~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => trbyte(3));

-- Location: MLABCELL_X37_Y28_N42
\btx|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|Mux0~0_combout\ = ( !\btx|Add1~0_combout\ & ( (!\btx|Add0~0_combout\ & ((((\btx|Mux0~4_combout\))))) # (\btx|Add0~0_combout\ & (((!\btx|Mux0~4_combout\ & ((trbyte(3)))) # (\btx|Mux0~4_combout\ & (trbyte(2)))))) ) ) # ( \btx|Add1~0_combout\ & ( 
-- (!\btx|Add0~0_combout\ & ((((\btx|Mux0~4_combout\))))) # (\btx|Add0~0_combout\ & (((!\btx|Mux0~4_combout\ & (trbyte(1))) # (\btx|Mux0~4_combout\ & ((trbyte(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \btx|ALT_INV_Add0~0_combout\,
	datab => ALT_INV_trbyte(2),
	datac => ALT_INV_trbyte(1),
	datad => ALT_INV_trbyte(0),
	datae => \btx|ALT_INV_Add1~0_combout\,
	dataf => \btx|ALT_INV_Mux0~4_combout\,
	datag => ALT_INV_trbyte(3),
	combout => \btx|Mux0~0_combout\);

-- Location: MLABCELL_X37_Y28_N18
\btx|tx~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \btx|tx~0_combout\ = ( \btx|lclk~q\ & ( \btx|Mux0~0_combout\ ) ) # ( !\btx|lclk~q\ & ( \btx|Mux0~0_combout\ & ( (((\btx|count\(3)) # (\btx|count[1]~DUPLICATE_q\)) # (\btx|count[2]~DUPLICATE_q\)) # (\btx|count\(0)) ) ) ) # ( \btx|lclk~q\ & ( 
-- !\btx|Mux0~0_combout\ ) ) # ( !\btx|lclk~q\ & ( !\btx|Mux0~0_combout\ & ( (\btx|count\(3) & (((\btx|count[1]~DUPLICATE_q\) # (\btx|count[2]~DUPLICATE_q\)) # (\btx|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111111111111111111101111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \btx|ALT_INV_count\(0),
	datab => \btx|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \btx|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \btx|ALT_INV_count\(3),
	datae => \btx|ALT_INV_lclk~q\,
	dataf => \btx|ALT_INV_Mux0~0_combout\,
	combout => \btx|tx~0_combout\);

-- Location: FF_X37_Y28_N19
\btx|tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \t_clk~q\,
	d => \btx|tx~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \btx|tx~q\);

-- Location: LABCELL_X6_Y25_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


