module clk_divider (input logic clk,   
						 output logic clk_delay,
						 );

	int count = 0;
	
	always@(posedge clk) begin
			if (count == 40) begin
				count <= 0;
				clk_delay <= ~clk_delay;
			end else begin
				count <= count + 1;
			end                  
		end 
		
endmodule