-include $WORKAREA/src/val/tof/hqm_cfg_test/hqm_cfg_test.to
-dirtag hcw_cial_thresh_timer_coop_check
-simv_args
  +MSIX_CQ_check
  +HQM_EOT_RD_SEQ_ENABLE_CREDIT_CHECK
  +hqm_pcie_init_stim_config::mode=sriov
  +hqm_pcie_init_stim_config::num_vfs=16
  +hqm_pcie_init_stim_config::skip_msi_cfg=0
  +hqm_pcie_init_stim_config::skip_msix_cfg=1
  +HQM_USER_DATA_SEQ_OVERRIDE=hcw_cial_thrsh_timer_hcw_seq
  +HQM_SEQ_CFG=$WORKAREA/src/val/tb/hqm/tests/hqm_functional/hcw_cial_msix_mix_cfg.cft
  +HQM_SEQ_CFG2=$WORKAREA/src/val/tb/hqm/tests/hqm_functional/hcw_cial_thresh_timer_coop_check.cft
  +HQM_SEQ_CFG_EOT=$WORKAREA/src/val/tb/hqm/tests/hqm_system_eot.cft
  +DIR_PP0_CQ_POLL=0
  +DIR_PP1_CQ_POLL=0
  +DIR_PP2_CQ_POLL=0
  +DIR_PP3_CQ_POLL=0
  +DIR_PP4_CQ_POLL=0
  +DIR_PP5_CQ_POLL=0
  +DIR_PP6_CQ_POLL=0
  +DIR_PP7_CQ_POLL=0
  +DIR_PP8_CQ_POLL=0
  +DIR_PP9_CQ_POLL=0
  +DIR_PP10_CQ_POLL=0
  +DIR_PP11_CQ_POLL=0
  +DIR_PP12_CQ_POLL=0
  +DIR_PP13_CQ_POLL=0
  +DIR_PP14_CQ_POLL=0
  +DIR_PP15_CQ_POLL=0
  +LDB_PP0_CQ_POLL=0
  +LDB_PP1_CQ_POLL=0
  +LDB_PP2_CQ_POLL=0
  +LDB_PP3_CQ_POLL=0
  +LDB_PP4_CQ_POLL=0
  +LDB_PP5_CQ_POLL=0
  +LDB_PP6_CQ_POLL=0
  +LDB_PP7_CQ_POLL=0
  +LDB_PP8_CQ_POLL=0
  +LDB_PP9_CQ_POLL=0
  +LDB_PP10_CQ_POLL=0
  +LDB_PP11_CQ_POLL=0
  +LDB_PP12_CQ_POLL=0
  +LDB_PP13_CQ_POLL=0
  +LDB_PP14_CQ_POLL=0
  +DIR_PP0_QID=0
  +DIR_PP1_QID=1
  +DIR_PP2_QID=2
  +DIR_PP3_QID=3
  +DIR_PP4_QID=4
  +DIR_PP5_QID=5
  +DIR_PP6_QID=6
  +DIR_PP7_QID=7
  +DIR_PP8_QID=8
  +DIR_PP9_QID=9
  +DIR_PP10_QID=10
  +DIR_PP11_QID=11
  +DIR_PP12_QID=12
  +DIR_PP13_QID=13
  +DIR_PP14_QID=14
  +DIR_PP15_QID=15
  +LDB_PP0_QID=0
  +LDB_PP1_QID=1
  +LDB_PP2_QID=2
  +LDB_PP3_QID=3
  +LDB_PP4_QID=4
  +LDB_PP5_QID=5
  +LDB_PP6_QID=6
  +LDB_PP7_QID=7
  +LDB_PP8_QID=8
  +LDB_PP9_QID=9
  +LDB_PP10_QID=10
  +LDB_PP11_QID=11
  +LDB_PP12_QID=12
  +LDB_PP13_QID=13
  +LDB_PP14_QID=14
  +DIR_PP0_VF=0
  +DIR_PP2_VF=1
  +DIR_PP4_VF=2
  +DIR_PP6_VF=3
  +DIR_PP8_VF=4
  +DIR_PP9_VF=4
  +DIR_PP10_VF=5
  +DIR_PP11_VF=5
  +DIR_PP12_VF=6
  +DIR_PP13_VF=6
  +DIR_PP14_VF=7
  +DIR_PP15_VF=7
  +LDB_PP0_VF=0
  +LDB_PP1_VF=0
  +LDB_PP2_VF=1
  +LDB_PP3_VF=1
  +LDB_PP4_VF=2
  +LDB_PP5_VF=2
  +LDB_PP6_VF=3
  +LDB_PP7_VF=3
  +LDB_PP8_VF=4
  +LDB_PP10_VF=5
  +LDB_PP12_VF=6
  +LDB_PP14_VF=7
  +DIR_PP0_Q0_NUM_HCW=253
  +DIR_PP1_Q0_NUM_HCW=533
  +DIR_PP2_Q0_NUM_HCW=503
  +DIR_PP3_Q0_NUM_HCW=301
  +DIR_PP4_Q0_NUM_HCW=0
  +DIR_PP5_Q0_NUM_HCW=0
  +DIR_PP6_Q0_NUM_HCW=0
  +DIR_PP7_Q0_NUM_HCW=0
  +DIR_PP8_Q0_NUM_HCW=0
  +DIR_PP9_Q0_NUM_HCW=0
  +DIR_PP10_Q0_NUM_HCW=0
  +DIR_PP11_Q0_NUM_HCW=0
  +DIR_PP12_Q0_NUM_HCW=0
  +DIR_PP13_Q0_NUM_HCW=0
  +DIR_PP14_Q0_NUM_HCW=0
  +DIR_PP15_Q0_NUM_HCW=0
  +LDB_PP0_Q0_NUM_HCW=301
  +LDB_PP1_Q0_NUM_HCW=501
  +LDB_PP2_Q0_NUM_HCW=0
  +LDB_PP3_Q0_NUM_HCW=0
  +LDB_PP4_Q0_NUM_HCW=0
  +LDB_PP5_Q0_NUM_HCW=0
  +LDB_PP6_Q0_NUM_HCW=0
  +LDB_PP7_Q0_NUM_HCW=0
  +LDB_PP8_Q0_NUM_HCW=0
  +LDB_PP9_Q0_NUM_HCW=333
  +LDB_PP10_Q0_NUM_HCW=0
  +LDB_PP11_Q0_NUM_HCW=444
  +LDB_PP12_Q0_NUM_HCW=0
  +LDB_PP13_Q0_NUM_HCW=0
  +LDB_PP14_Q0_NUM_HCW=0
  +DIR_PP0_MSI_NUM=0                     
  +DIR_PP2_MSI_NUM=0
  +LDB_PP2_MSI_NUM=1
  +DIR_PP4_MSI_NUM=0
  +LDB_PP5_MSI_NUM=1
  +LDB_PP4_MSI_NUM=3
  +DIR_PP6_MSI_NUM=6
  +LDB_PP7_MSI_NUM=7
  +DIR_PP8_MSI_NUM=8
  +DIR_PP9_MSI_NUM=9
  +LDB_PP8_MSI_NUM=15
  +DIR_PP10_MSI_NUM=10
  +DIR_PP11_MSI_NUM=11
  +LDB_PP10_MSI_NUM=26
  +DIR_PP12_MSI_NUM=12
  +DIR_PP13_MSI_NUM=13
  +LDB_PP12_MSI_NUM=28
  +DIR_PP14_MSI_NUM=14
  +DIR_PP15_MSI_NUM=15
  +LDB_PP14_MSI_NUM=30
-simv_args-
