{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677213380903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677213380904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 20:36:10 2023 " "Processing started: Thu Feb 23 20:36:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677213380904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677213380904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677213380904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1677213381519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "C:/altera/Verilog Proj 374/pc_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R8 r8 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R8\" differs only in case from object \"r8\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R9 r9 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R9\" differs only in case from object \"r9\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R10 r10 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R10\" differs only in case from object \"r10\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R11 r11 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R11\" differs only in case from object \"r11\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R12 r12 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R12\" differs only in case from object \"r12\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R13 r13 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R13\" differs only in case from object \"r13\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R14 r14 data_path.v(25) " "Verilog HDL Declaration information at data_path.v(25): object \"R14\" differs only in case from object \"r14\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 data_path.v(28) " "Verilog HDL Declaration information at data_path.v(28): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/altera/Verilog Proj 374/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_add_half.v 0 0 " "Found 0 design units, including 0 entities, in source file t_add_half.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_rca_32 " "Found entity 1: sub_rca_32" {  } { { "sub_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bits " "Found entity 1: reg_32_bits" {  } { { "reg_32_bits.v" "" { Text "C:/altera/Verilog Proj 374/reg_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "mux_32_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/Verilog Proj 374/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_8_3.v(11) " "Verilog HDL warning at encoder_8_3.v(11): extended using \"x\" or \"z\"" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677213381657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8_3.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_8_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8_3 " "Found entity 1: encoder_8_3" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/Verilog Proj 374/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.v 0 0 " "Found 0 design units, including 0 entities, in source file cla_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_mult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Mult_32 " "Found entity 1: Booth_Mult_32" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(68) " "Verilog HDL information at and_tb.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/altera/Verilog Proj 374/and_tb.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677213381682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "and_tb.v" "" { Text "C:/altera/Verilog Proj 374/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/Verilog Proj 374/Add_half.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/Verilog Proj 374/Add_full.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677213381711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677213381711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk data_path.v(49) " "Verilog HDL Implicit Net warning at data_path.v(49): created implicit net for \"clk\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iRin data_path.v(67) " "Verilog HDL Implicit Net warning at data_path.v(67): created implicit net for \"iRin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRout data_path.v(67) " "Verilog HDL Implicit Net warning at data_path.v(67): created implicit net for \"IRout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incPC data_path.v(68) " "Verilog HDL Implicit Net warning at data_path.v(68): created implicit net for \"incPC\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busMuxInMAR data_path.v(71) " "Verilog HDL Implicit Net warning at data_path.v(71): created implicit net for \"busMuxInMAR\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread data_path.v(72) " "Verilog HDL Implicit Net warning at data_path.v(72): created implicit net for \"MDRread\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mdatain data_path.v(72) " "Verilog HDL Implicit Net warning at data_path.v(72): created implicit net for \"Mdatain\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busMuxInMDR data_path.v(72) " "Verilog HDL Implicit Net warning at data_path.v(72): created implicit net for \"busMuxInMDR\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busMUXInHI data_path.v(79) " "Verilog HDL Implicit Net warning at data_path.v(79): created implicit net for \"busMUXInHI\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zHighin data_path.v(83) " "Verilog HDL Implicit Net warning at data_path.v(83): created implicit net for \"zHighin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zLowIn data_path.v(84) " "Verilog HDL Implicit Net warning at data_path.v(84): created implicit net for \"zLowIn\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ydata data_path.v(87) " "Verilog HDL Implicit Net warning at data_path.v(87): created implicit net for \"Ydata\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutputToBus bus.v(120) " "Verilog HDL Implicit Net warning at bus.v(120): created implicit net for \"OutputToBus\"" {  } { { "bus.v" "" { Text "C:/altera/Verilog Proj 374/bus.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Outport_Output cpu.v(149) " "Verilog HDL Implicit Net warning at cpu.v(149): created implicit net for \"Outport_Output\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213381712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677213381797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 data_path.v(88) " "Verilog HDL assignment warning at data_path.v(88): truncated value with size 64 to match size of target (32)" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R0 data_path.v(25) " "Output port \"R0\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R1 data_path.v(25) " "Output port \"R1\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R2 data_path.v(25) " "Output port \"R2\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R3 data_path.v(25) " "Output port \"R3\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R4 data_path.v(25) " "Output port \"R4\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R5 data_path.v(25) " "Output port \"R5\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R6 data_path.v(25) " "Output port \"R6\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381803 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R7 data_path.v(25) " "Output port \"R7\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R8 data_path.v(25) " "Output port \"R8\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R9 data_path.v(25) " "Output port \"R9\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R10 data_path.v(25) " "Output port \"R10\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R11 data_path.v(25) " "Output port \"R11\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R12 data_path.v(25) " "Output port \"R12\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R13 data_path.v(25) " "Output port \"R13\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R14 data_path.v(25) " "Output port \"R14\" at data_path.v(25) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R15 data_path.v(28) " "Output port \"R15\" at data_path.v(28) has no driver" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213381804 "|data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bits reg_32_bits:r0 " "Elaborating entity \"reg_32_bits\" for hierarchy \"reg_32_bits:r0\"" {  } { { "data_path.v" "r0" { Text "C:/altera/Verilog Proj 374/data_path.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "data_path.v" "pc" { Text "C:/altera/Verilog Proj 374/data_path.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr\"" {  } { { "data_path.v" "mdr" { Text "C:/altera/Verilog Proj 374/data_path.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 MDR:mdr\|mux_2_to_1:my_mux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"MDR:mdr\|mux_2_to_1:my_mux\"" {  } { { "MDR.v" "my_mux" { Text "C:/altera/Verilog Proj 374/MDR.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MY_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MY_ALU\"" {  } { { "data_path.v" "MY_ALU" { Text "C:/altera/Verilog Proj 374/data_path.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_32 ALU:MY_ALU\|Add_rca_32:my_32_add " "Elaborating entity \"Add_rca_32\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\"" {  } { { "ALU.v" "my_32_add" { Text "C:/altera/Verilog Proj 374/ALU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_16 ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1 " "Elaborating entity \"Add_rca_16\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\"" {  } { { "Add_rca_32.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_4 ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1 " "Elaborating entity \"Add_rca_4\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\"" {  } { { "Add_rca_16.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_rca_16.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_full ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1 " "Elaborating entity \"Add_full\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\"" {  } { { "Add_rca_4.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_rca_4.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_half ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1 " "Elaborating entity \"Add_half\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1\"" {  } { { "Add_full.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_full.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213381889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_rca_32 ALU:MY_ALU\|sub_rca_32:my_32_sub " "Elaborating entity \"sub_rca_32\" for hierarchy \"ALU:MY_ALU\|sub_rca_32:my_32_sub\"" {  } { { "ALU.v" "my_32_sub" { Text "C:/altera/Verilog Proj 374/ALU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213382083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Mult_32 ALU:MY_ALU\|Booth_Mult_32:my_32_mult " "Elaborating entity \"Booth_Mult_32\" for hierarchy \"ALU:MY_ALU\|Booth_Mult_32:my_32_mult\"" {  } { { "ALU.v" "my_32_mult" { Text "C:/altera/Verilog Proj 374/ALU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213382277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_in Booth_Mult_32.v(4) " "Verilog HDL or VHDL warning at Booth_Mult_32.v(4): object \"c_in\" assigned a value but never read" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1677213382280 "|data_path|ALU:MY_ALU|Booth_Mult_32:my_32_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_reg Booth_Mult_32.v(5) " "Verilog HDL or VHDL warning at Booth_Mult_32.v(5): object \"c_reg\" assigned a value but never read" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1677213382280 "|data_path|ALU:MY_ALU|Booth_Mult_32:my_32_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ALU:MY_ALU\|divider:my_32_divider " "Elaborating entity \"divider\" for hierarchy \"ALU:MY_ALU\|divider:my_32_divider\"" {  } { { "ALU.v" "my_32_divider" { Text "C:/altera/Verilog Proj 374/ALU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213382283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:my_bus " "Elaborating entity \"bus\" for hierarchy \"bus:my_bus\"" {  } { { "data_path.v" "my_bus" { Text "C:/altera/Verilog Proj 374/data_path.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213382289 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BusMuxOut bus.v(60) " "Output port \"BusMuxOut\" at bus.v(60) has no driver" {  } { { "bus.v" "" { Text "C:/altera/Verilog Proj 374/bus.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677213382292 "|data_path|bus:my_bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 bus:my_bus\|encoder_32_to_5:my_encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"bus:my_bus\|encoder_32_to_5:my_encoder\"" {  } { { "bus.v" "my_encoder" { Text "C:/altera/Verilog Proj 374/bus.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213382294 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encoderOutput encoder_32_to_5.v(31) " "Verilog HDL Always Construct warning at encoder_32_to_5.v(31): inferring latch(es) for variable \"encoderOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677213382295 "|data_path|bus:my_bus|encoder_32_to_5:my_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[0\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[0\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677213382295 "|data_path|bus:my_bus|encoder_32_to_5:my_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[1\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[1\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677213382295 "|data_path|bus:my_bus|encoder_32_to_5:my_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[2\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[2\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677213382295 "|data_path|bus:my_bus|encoder_32_to_5:my_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[3\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[3\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677213382295 "|data_path|bus:my_bus|encoder_32_to_5:my_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[4\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[4\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677213382295 "|data_path|bus:my_bus|encoder_32_to_5:my_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 bus:my_bus\|mux_32_to_1:my_mux " "Elaborating entity \"mux_32_to_1\" for hierarchy \"bus:my_bus\|mux_32_to_1:my_mux\"" {  } { { "bus.v" "my_mux" { Text "C:/altera/Verilog Proj 374/bus.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677213382298 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[31\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[31\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[31\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[30\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[30\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[30\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[29\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[29\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[29\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[28\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[28\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[28\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[27\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[27\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[27\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[26\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[26\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[26\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[25\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[25\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[25\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[24\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[24\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[24\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[23\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[23\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[23\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[22\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[22\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[22\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[21\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[21\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[21\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[20\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[20\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[20\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[19\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[19\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[19\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[18\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[18\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[18\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[17\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[17\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[17\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[16\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[16\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[16\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[15\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[15\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[15\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[14\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[14\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[14\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[13\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[13\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[13\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[12\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[12\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[12\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[11\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[11\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[11\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[10\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[10\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[10\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[9\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[9\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[9\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[8\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[8\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[8\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[7\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[7\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[7\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[6\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[6\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[6\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[5\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[5\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[5\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[4\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[4\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[4\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[3\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[3\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[3\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[2\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[2\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[2\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[1\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[1\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[1\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382421 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[31\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[31\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[31\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[30\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[30\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[30\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[29\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[29\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[29\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[28\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[28\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[28\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[27\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[27\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[27\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[26\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[26\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[26\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[25\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[25\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[25\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[24\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[24\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[24\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[23\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[23\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[23\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[22\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[22\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[22\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[21\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[21\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[21\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[20\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[20\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[20\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[19\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[19\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[19\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[18\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[18\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[18\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[17\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[17\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[17\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[16\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[16\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[16\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[15\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[15\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[15\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[14\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[14\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[14\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[13\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[13\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[13\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[12\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[12\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[12\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[11\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[11\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[11\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[10\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[10\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[10\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[9\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[9\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[9\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[8\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[8\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[8\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[7\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[7\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[7\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[6\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[6\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[6\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[5\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[5\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[5\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[4\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[4\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[4\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[3\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[3\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[3\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[2\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[2\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[2\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[1\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[1\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[1\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382428 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[31\] " "Net \"ALU:MY_ALU\|carry\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[31\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[30\] " "Net \"ALU:MY_ALU\|carry\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[30\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[29\] " "Net \"ALU:MY_ALU\|carry\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[29\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[28\] " "Net \"ALU:MY_ALU\|carry\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[28\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[27\] " "Net \"ALU:MY_ALU\|carry\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[27\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[26\] " "Net \"ALU:MY_ALU\|carry\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[26\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[25\] " "Net \"ALU:MY_ALU\|carry\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[25\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[24\] " "Net \"ALU:MY_ALU\|carry\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[24\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[23\] " "Net \"ALU:MY_ALU\|carry\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[23\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[22\] " "Net \"ALU:MY_ALU\|carry\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[22\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[21\] " "Net \"ALU:MY_ALU\|carry\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[21\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[20\] " "Net \"ALU:MY_ALU\|carry\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[20\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[19\] " "Net \"ALU:MY_ALU\|carry\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[19\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[18\] " "Net \"ALU:MY_ALU\|carry\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[18\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[17\] " "Net \"ALU:MY_ALU\|carry\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[17\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[16\] " "Net \"ALU:MY_ALU\|carry\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[16\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[15\] " "Net \"ALU:MY_ALU\|carry\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[15\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[14\] " "Net \"ALU:MY_ALU\|carry\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[14\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[13\] " "Net \"ALU:MY_ALU\|carry\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[13\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[12\] " "Net \"ALU:MY_ALU\|carry\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[12\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[11\] " "Net \"ALU:MY_ALU\|carry\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[11\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[10\] " "Net \"ALU:MY_ALU\|carry\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[10\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[9\] " "Net \"ALU:MY_ALU\|carry\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[9\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[8\] " "Net \"ALU:MY_ALU\|carry\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[8\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[7\] " "Net \"ALU:MY_ALU\|carry\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[7\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[6\] " "Net \"ALU:MY_ALU\|carry\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[6\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[5\] " "Net \"ALU:MY_ALU\|carry\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[5\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[4\] " "Net \"ALU:MY_ALU\|carry\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[4\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[3\] " "Net \"ALU:MY_ALU\|carry\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[3\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[2\] " "Net \"ALU:MY_ALU\|carry\[2\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[2\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[1\] " "Net \"ALU:MY_ALU\|carry\[1\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[1\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382430 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "data_path.v" "clk" { Text "C:/altera/Verilog Proj 374/data_path.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[31\] " "Net \"bus\[31\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[31\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[30\] " "Net \"bus\[30\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[30\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[29\] " "Net \"bus\[29\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[29\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[28\] " "Net \"bus\[28\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[28\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[27\] " "Net \"bus\[27\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[27\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[26\] " "Net \"bus\[26\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[26\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[25\] " "Net \"bus\[25\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[25\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[24\] " "Net \"bus\[24\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[24\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[23\] " "Net \"bus\[23\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[23\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[22\] " "Net \"bus\[22\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[22\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[21\] " "Net \"bus\[21\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[21\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[20\] " "Net \"bus\[20\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[20\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[19\] " "Net \"bus\[19\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[19\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[18\] " "Net \"bus\[18\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[18\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[17\] " "Net \"bus\[17\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[17\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[16\] " "Net \"bus\[16\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[16\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[15\] " "Net \"bus\[15\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[15\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[14\] " "Net \"bus\[14\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[14\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[13\] " "Net \"bus\[13\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[13\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[12\] " "Net \"bus\[12\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[12\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[11\] " "Net \"bus\[11\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[11\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[10\] " "Net \"bus\[10\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[10\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[9\] " "Net \"bus\[9\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[9\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[8\] " "Net \"bus\[8\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[8\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[7\] " "Net \"bus\[7\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[7\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[6\] " "Net \"bus\[6\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[6\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[5\] " "Net \"bus\[5\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[5\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[4\] " "Net \"bus\[4\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[4\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[3\] " "Net \"bus\[3\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[3\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[2\] " "Net \"bus\[2\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[2\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[1\] " "Net \"bus\[1\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[1\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus\[0\] " "Net \"bus\[0\]\" is missing source, defaulting to GND" {  } { { "data_path.v" "bus\[0\]" { Text "C:/altera/Verilog Proj 374/data_path.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clr " "Net \"clr\" is missing source, defaulting to GND" {  } { { "data_path.v" "clr" { Text "C:/altera/Verilog Proj 374/data_path.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677213382443 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1677213382854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R0 GND " "Pin \"R0\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R0"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1 GND " "Pin \"R1\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R1"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2 GND " "Pin \"R2\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R2"} { "Warning" "WMLS_MLS_STUCK_PIN" "R3 GND " "Pin \"R3\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R3"} { "Warning" "WMLS_MLS_STUCK_PIN" "R4 GND " "Pin \"R4\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R4"} { "Warning" "WMLS_MLS_STUCK_PIN" "R5 GND " "Pin \"R5\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R5"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6 GND " "Pin \"R6\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R6"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7 GND " "Pin \"R7\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R7"} { "Warning" "WMLS_MLS_STUCK_PIN" "R8 GND " "Pin \"R8\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R8"} { "Warning" "WMLS_MLS_STUCK_PIN" "R9 GND " "Pin \"R9\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R9"} { "Warning" "WMLS_MLS_STUCK_PIN" "R10 GND " "Pin \"R10\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R10"} { "Warning" "WMLS_MLS_STUCK_PIN" "R11 GND " "Pin \"R11\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R11"} { "Warning" "WMLS_MLS_STUCK_PIN" "R12 GND " "Pin \"R12\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R12"} { "Warning" "WMLS_MLS_STUCK_PIN" "R13 GND " "Pin \"R13\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R13"} { "Warning" "WMLS_MLS_STUCK_PIN" "R14 GND " "Pin \"R14\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R14"} { "Warning" "WMLS_MLS_STUCK_PIN" "R15 GND " "Pin \"R15\" is stuck at GND" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677213382872 "|data_path|R15"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677213382872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1677213382880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg " "Generated suppressed messages file C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677213383272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677213383387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "55 " "Design contains 55 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8out " "No output dependent on input pin \"R8out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9out " "No output dependent on input pin \"R9out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10out " "No output dependent on input pin \"R10out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11out " "No output dependent on input pin \"R11out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12out " "No output dependent on input pin \"R12out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13out " "No output dependent on input pin \"R13out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14out " "No output dependent on input pin \"R14out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15out " "No output dependent on input pin \"R15out\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|R15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout " "No output dependent on input pin \"Cout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|Cout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPortout " "No output dependent on input pin \"InPortout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|InPortout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZLowout " "No output dependent on input pin \"ZLowout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|ZLowout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZHighout " "No output dependent on input pin \"ZHighout\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|ZHighout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowin " "No output dependent on input pin \"Zlowin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|Zlowin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighin " "No output dependent on input pin \"Zhighin\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|Zhighin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[0\] " "No output dependent on input pin \"ALUselect\[0\]\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|ALUselect[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[1\] " "No output dependent on input pin \"ALUselect\[1\]\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|ALUselect[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[2\] " "No output dependent on input pin \"ALUselect\[2\]\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|ALUselect[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[3\] " "No output dependent on input pin \"ALUselect\[3\]\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|ALUselect[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[4\] " "No output dependent on input pin \"ALUselect\[4\]\"" {  } { { "data_path.v" "" { Text "C:/altera/Verilog Proj 374/data_path.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677213383443 "|data_path|ALUselect[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677213383443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677213383446 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677213383446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677213383446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 241 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 241 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677213383487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 20:36:23 2023 " "Processing ended: Thu Feb 23 20:36:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677213383487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677213383487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677213383487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677213383487 ""}
