# All-Digital Phase-Locked Loops (ADPLL)
All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmable Gate Array (FPGA). The code is for the Intel/Altera Cyclone V FPGA.

## Auhtors
- **Wellington W. F. Sarmento** - Doctoral student of the Postgraduate Program in Electrical Engineering (PPGEE) of the Federal University of Ceará (UFC)

- **Paulo de Tarso C. Pequeno** - Master in Teleinformatics Engineering from the Federal University of Ceará (UFC). Student-observer for a PhD in Electrical Engineering at UFC)

- **Rodrigo C. Ciarlini** - Master student of the Post-Graduate Program in Electrical Engineering (PPGEE) of the Federal University of Ceará (UFC)

## Work
Work produced in the course of Advanced Microprocessor Techniques (DSP and FPGA) of the UFC PPGEE, under the supervision of PhD professor Paulo Peixoto Praça.

## Presentation
- [Keynote Format - portuguese Version](trabalho-pll.key)
- [Powerpoint Format - portuguese version](trabalho-pll.ppt)

## Presentation Video

## Related Works


## Tools
Altera Quartus Prime Lite Edition Version 15.1.0 (Copyright (C) 1991-2015 Altera Corporation)
Model*Sim* Altera Starter Edition 10.4b (opyright (C) 1991-2015 Mentor Graphics Corporation)

## Lisence
[GNU Public Lisence version v3.0](LISENCE).
