<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: AXI_Slave: ASTERICS AXI Slave Adapter</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__AXI__Slave.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Entities</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AXI_Slave: ASTERICS AXI Slave Adapter<div class="ingroups"><a class="el" href="group__asterics__helpers.html">ASTERICS VHDL Helper Modules</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>A customized AXI Slave implementation for the ASTERICS Framework. This AXI Slave is based on the code generated by Xilinx Vivado. This files content was generated by the Xilinx IP Wizard and modified to build an encapsulated AXI-Master interface.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAXI__Slave.html">AXI_Slave</a> &#160;</td><td class="memItemRight" valign="bottom">entity</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ga0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a id="ga0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="group__AXI__Slave.html#ga0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:gacd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="gacd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="group__AXI__Slave.html#gacd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ga2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="ga2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="group__AXI__Slave.html#ga2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:ga0fad312acd1f302ce7de30c5658df0bd"><td class="memItemLeft" align="right" valign="top"><a id="ga0fad312acd1f302ce7de30c5658df0bd"></a>
<a class="el" href="group__AXI__Slave.html#ga0fad312acd1f302ce7de30c5658df0bd">C_S_AXI_DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ga26a3682b07abd11657e9d1fbf6f68e0f"><td class="memItemLeft" align="right" valign="top"><a id="ga26a3682b07abd11657e9d1fbf6f68e0f"></a>
<a class="el" href="group__AXI__Slave.html#ga26a3682b07abd11657e9d1fbf6f68e0f">C_S_AXI_ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ga5c89d25610557067af4bbb3599e26737"><td class="memItemLeft" align="right" valign="top"><a id="ga5c89d25610557067af4bbb3599e26737"></a>
<a class="el" href="group__AXI__Slave.html#ga5c89d25610557067af4bbb3599e26737">axi_slv_reg_write_data</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga9844b3e668128e0d202227396de8b0d9"><td class="memItemLeft" align="right" valign="top"><a id="ga9844b3e668128e0d202227396de8b0d9"></a>
<a class="el" href="group__AXI__Slave.html#ga9844b3e668128e0d202227396de8b0d9">axi_slv_reg_read_data</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga1b7f36ac6dc15670970095c41909e9b9"><td class="memItemLeft" align="right" valign="top"><a id="ga1b7f36ac6dc15670970095c41909e9b9"></a>
<a class="el" href="group__AXI__Slave.html#ga1b7f36ac6dc15670970095c41909e9b9">axi_slv_reg_read_enable</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga128b6857f2fdaa960dd417a85e22f6b4"><td class="memItemLeft" align="right" valign="top"><a id="ga128b6857f2fdaa960dd417a85e22f6b4"></a>
<a class="el" href="group__AXI__Slave.html#ga128b6857f2fdaa960dd417a85e22f6b4">axi_slv_reg_write_enable</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga2e89af7701c64e9a74d444aa856ac5c4"><td class="memItemLeft" align="right" valign="top"><a id="ga2e89af7701c64e9a74d444aa856ac5c4"></a>
<a class="el" href="group__AXI__Slave.html#ga2e89af7701c64e9a74d444aa856ac5c4">axi_slv_reg_read_address</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga66ef61fcf4aa5fb1aa0e8b8a0f9cf20e"><td class="memItemLeft" align="right" valign="top"><a id="ga66ef61fcf4aa5fb1aa0e8b8a0f9cf20e"></a>
<a class="el" href="group__AXI__Slave.html#ga66ef61fcf4aa5fb1aa0e8b8a0f9cf20e">axi_slv_reg_write_address</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga9d6ffc1eb268e178c836406e1544d659"><td class="memItemLeft" align="right" valign="top"><a id="ga9d6ffc1eb268e178c836406e1544d659"></a>
<a class="el" href="group__AXI__Slave.html#ga9d6ffc1eb268e178c836406e1544d659">axi_slv_reg_write_byte_strobe</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga3f54d782a88290bdaa6baffd7cd84ab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ga3f54d782a88290bdaa6baffd7cd84ab4"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Clock Signal.  <a href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4"></a><br /></td></tr>
<tr class="memitem:ga089b396e17dee353ccc7d5389dda5532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ga089b396e17dee353ccc7d5389dda5532"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Reset Signal. This Signal is Active LOW.  <a href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532"></a><br /></td></tr>
<tr class="memitem:ga61cc7b190ba9d540e56941330e4a0883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">S_AXI_AWADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ga61cc7b190ba9d540e56941330e4a0883"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write address (issued by master, acceped by Slave)  <a href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883"></a><br /></td></tr>
<tr class="memitem:ga459abcd98567ad24261377eed899593a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga459abcd98567ad24261377eed899593a">S_AXI_AWPROT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:gaf1f1cbf67bf647ba58353c261719a3a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:gac04aab5cc834e762e893e061016921c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">S_AXI_AWREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga292e5db13719faf3a8b3aab091773467"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ga292e5db13719faf3a8b3aab091773467"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data (issued by master, acceped by Slave)  <a href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467"></a><br /></td></tr>
<tr class="memitem:gaccd8e04b79540b57ab15fee1cb6c04f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga60bd882e2de781af9a7c6c3d494225d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:gab84e4db7037141a360c2b59f45124f01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">S_AXI_WREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:gabca6c9777b38a5a6bc04886924bafcc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">S_AXI_BRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga58f260d3ebaa69be91bb65ff9211823b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">S_AXI_BVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:gac265989978a2be832d278f63fc0f06cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">S_AXI_BREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga4d1dc8ecac269479747e5ac52c70ac45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">S_AXI_ARADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ga4d1dc8ecac269479747e5ac52c70ac45"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Read address (issued by master, acceped by Slave)  <a href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45"></a><br /></td></tr>
<tr class="memitem:ga30a07c47d3c1182bbb7c904483bb374f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga30a07c47d3c1182bbb7c904483bb374f">S_AXI_ARPROT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga758f6340dd3340ee46deafbae18a47b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:gade4e78e9c32af26578fc5c74ca3197e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">S_AXI_ARREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga194c6eff7c88405e7934dbc2425ee4ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">S_AXI_RDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ga194c6eff7c88405e7934dbc2425ee4ab"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data (issued by slave)  <a href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab"></a><br /></td></tr>
<tr class="memitem:ga67ba85504b4c51fb0eb00d18fd70ad92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">S_AXI_RRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga31f4e92d27c2c2005ee5f368a8249604"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">S_AXI_RVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ga5850bf8f42acdf01938057507dc703b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">S_AXI_RREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>A customized AXI Slave implementation for the ASTERICS Framework. This AXI Slave is based on the code generated by Xilinx Vivado. This files content was generated by the Xilinx IP Wizard and modified to build an encapsulated AXI-Master interface. </p>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga3f54d782a88290bdaa6baffd7cd84ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f54d782a88290bdaa6baffd7cd84ab4">&#9670;&nbsp;</a></span>S_AXI_ACLK</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Global Clock Signal. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00076">76</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga4d1dc8ecac269479747e5ac52c70ac45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d1dc8ecac269479747e5ac52c70ac45">&#9670;&nbsp;</a></span>S_AXI_ARADDR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">S_AXI_ARADDR</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read address (issued by master, acceped by Slave) </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00113">113</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga089b396e17dee353ccc7d5389dda5532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089b396e17dee353ccc7d5389dda5532">&#9670;&nbsp;</a></span>S_AXI_ARESETN</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Global Reset Signal. This Signal is Active LOW. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00078">78</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga30a07c47d3c1182bbb7c904483bb374f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a07c47d3c1182bbb7c904483bb374f">&#9670;&nbsp;</a></span>S_AXI_ARPROT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga30a07c47d3c1182bbb7c904483bb374f">S_AXI_ARPROT</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Protection type. This signal indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00117">117</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="gade4e78e9c32af26578fc5c74ca3197e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade4e78e9c32af26578fc5c74ca3197e8">&#9670;&nbsp;</a></span>S_AXI_ARREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">S_AXI_ARREADY</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00123">123</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga758f6340dd3340ee46deafbae18a47b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758f6340dd3340ee46deafbae18a47b2">&#9670;&nbsp;</a></span>S_AXI_ARVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read address valid. This signal indicates that the channel is signaling valid read address and control information. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00120">120</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga61cc7b190ba9d540e56941330e4a0883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61cc7b190ba9d540e56941330e4a0883">&#9670;&nbsp;</a></span>S_AXI_AWADDR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">S_AXI_AWADDR</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write address (issued by master, acceped by Slave) </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00080">80</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga459abcd98567ad24261377eed899593a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga459abcd98567ad24261377eed899593a">&#9670;&nbsp;</a></span>S_AXI_AWPROT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga459abcd98567ad24261377eed899593a">S_AXI_AWPROT</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write channel Protection type. This signal indicates the privilege and security level of the transaction, and whether the transaction is a data access or an instruction access. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00084">84</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="gac04aab5cc834e762e893e061016921c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac04aab5cc834e762e893e061016921c6">&#9670;&nbsp;</a></span>S_AXI_AWREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">S_AXI_AWREADY</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00090">90</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="gaf1f1cbf67bf647ba58353c261719a3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f1cbf67bf647ba58353c261719a3a0">&#9670;&nbsp;</a></span>S_AXI_AWVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write address valid. This signal indicates that the master signaling valid write address and control information. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00087">87</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="gac265989978a2be832d278f63fc0f06cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac265989978a2be832d278f63fc0f06cb">&#9670;&nbsp;</a></span>S_AXI_BREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">S_AXI_BREADY</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Response ready. This signal indicates that the master can accept a write response. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00111">111</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="gabca6c9777b38a5a6bc04886924bafcc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca6c9777b38a5a6bc04886924bafcc8">&#9670;&nbsp;</a></span>S_AXI_BRESP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">S_AXI_BRESP</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write response. This signal indicates the status of the write transaction. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00105">105</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga58f260d3ebaa69be91bb65ff9211823b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f260d3ebaa69be91bb65ff9211823b">&#9670;&nbsp;</a></span>S_AXI_BVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">S_AXI_BVALID</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write response valid. This signal indicates that the channel is signaling a valid write response. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00108">108</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga194c6eff7c88405e7934dbc2425ee4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194c6eff7c88405e7934dbc2425ee4ab">&#9670;&nbsp;</a></span>S_AXI_RDATA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">S_AXI_RDATA</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read data (issued by slave) </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00125">125</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga5850bf8f42acdf01938057507dc703b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5850bf8f42acdf01938057507dc703b7">&#9670;&nbsp;</a></span>S_AXI_RREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">S_AXI_RREADY</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read ready. This signal indicates that the master can accept the read data and response information. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00135">135</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga67ba85504b4c51fb0eb00d18fd70ad92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ba85504b4c51fb0eb00d18fd70ad92">&#9670;&nbsp;</a></span>S_AXI_RRESP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">S_AXI_RRESP</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read response. This signal indicates the status of the read transfer. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00128">128</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga31f4e92d27c2c2005ee5f368a8249604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f4e92d27c2c2005ee5f368a8249604">&#9670;&nbsp;</a></span>S_AXI_RVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">S_AXI_RVALID</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read valid. This signal indicates that the channel is signaling the required read data. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00131">131</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga292e5db13719faf3a8b3aab091773467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292e5db13719faf3a8b3aab091773467">&#9670;&nbsp;</a></span>S_AXI_WDATA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write data (issued by master, acceped by Slave) </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00092">92</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="gab84e4db7037141a360c2b59f45124f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab84e4db7037141a360c2b59f45124f01">&#9670;&nbsp;</a></span>S_AXI_WREADY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">S_AXI_WREADY</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write ready. This signal indicates that the slave can accept the write data. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00102">102</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="gaccd8e04b79540b57ab15fee1cb6c04f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccd8e04b79540b57ab15fee1cb6c04f5">&#9670;&nbsp;</a></span>S_AXI_WSTRB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write strobes. This signal indicates which byte lanes hold valid data. There is one write strobe bit for each eight bits of the write data bus. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00096">96</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
<a id="ga60bd882e2de781af9a7c6c3d494225d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60bd882e2de781af9a7c6c3d494225d5">&#9670;&nbsp;</a></span>S_AXI_WVALID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write valid. This signal indicates that valid write data and strobes are available. </p>

<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00099">99</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
