Cache size                    : 2
Block size                    : 128
Associativity                 : 1
Read only ports               : 0
Write only ports              : 0
Read write ports              : 1
Single ended read ports       : 0
Cache banks (UCA)             : 4
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
array type                    : Scratch RAM
Model as memory               : 1
Model as 3D memory       	 : 1
Access mode                   : 2
Data array cell type          : 4
Data array peripheral type    : 1
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 2
Design objective (UCA wt)     : 0 0 0 0 100
Design objective (UCA dev)    : 50 100000 100000 100000 1000000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 2
Interconnect projection       : 1
Wire signaling               : 0
Print level                   : 0
ECC overhead                  : 0
Page size                     : 32768
Burst length                  : 1
Internal prefetch width       : 128
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : READ
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = 35
IO Votlage Margin (V) = -0.055
IO Dynamic Power (mW) = 1830.77 PHY Power (mW) = 390.448 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 4402.64
-------  CACTI (version 7.0.3DD Prerelease of Aug, 2012) 3D DRAM Main Memory  -------

Memory Parameters:
	Total memory size (Gb): 2
	Stacked die count: 4
	TSV projection: ITRS aggressive
	Number of banks: 4
	Technology size (nm): 32
	Page size (bits): 32768
	Burst depth: 1
	Chip IO width: 512
	Best Ndwl: 128
	Best Ndbl: 32
	# rows in subarray: 128
	# columns in subarray: 256
    Number of banks: 4
    Bank Size (bytes): %d
2
Results:
Timing Components:
	   t_RCD (Row to column command delay): 14.2684 ns
	   t_RAS (Row access strobe latency): 16.3939 ns
	   t_RC (Row cycle): 18.9029 ns
	   t_CAS (Column access strobe latency): 7.36071 ns
	   t_RP (Row precharge latency): 3.23195 ns
	   t_RRD (Row activation to row activation delay): 1.27723 ns
Power Components:
	   Activation energy: 0.910109 nJ
	   Read energy: 1.80126 nJ
	   Write energy: 1.80127 nJ
	   Precharge energy: 0.821247 nJ
Area Components:
	   DRAM core area: 9.46452 mm2
	   Area efficiency: 34.8516%
	   DRAM die width: 7.49303 mm
	   DRAM die height: 1.25941 mm
TSV Components:
	   TSV area overhead: 0.027744 mm2
	   TSV latency overhead: 0.722927 ns
	   TSV energy overhead per access: 0.279568 nJ
top 3 best memory configurations are:
Memory    cap: 4 GB num_bobs: 1 bw: 800 (MHz) cost: $40.38 energy: 22.5602 (nJ) 
 {
 (0)  BoB       cap: 4 GB num_channels: 1 bw: 800 (MHz) cost: $40.38 energy: 22.5602 (nJ) 
    ==============
    (0) cap: 4 GB bw: 800 (MHz) cost: $40.38 dpc: 1 energy: 22.5602 (nJ)  DIMM:  UDIMM  low power: F [ 1(4GB) 0(8GB) 0(16GB) 0(32GB) 0(64GB) ]
    ==============

 }

=============================================

