#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  8 21:16:36 2022
# Process ID: 24816
# Current directory: E:/G2_C906/C906_G2/C906_G2.runs/synth_1
# Command line: vivado.exe -log c906_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source c906_top.tcl
# Log file: E:/G2_C906/C906_G2/C906_G2.runs/synth_1/c906_top.vds
# Journal file: E:/G2_C906/C906_G2/C906_G2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source c906_top.tcl -notrace
Command: synth_design -top c906_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24220
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [E:/G2_C906/gen_rtl/common/rtl/BUFGCE.v:17]
WARNING: [Synth 8-2306] macro TDT_DM_CORE_ISA redefined [E:/G2_C906/gen_rtl/tdt/rtl/top/tdt_define.h:62]
WARNING: [Synth 8-2306] macro TDT_DM_CORE_MAX_XLEN redefined [E:/G2_C906/gen_rtl/tdt/rtl/top/tdt_define.h:73]
WARNING: [Synth 8-2306] macro TDT_DM_IMPEBREAK redefined [E:/G2_C906/gen_rtl/tdt/rtl/top/tdt_define.h:103]
WARNING: [Synth 8-2306] macro TDT_DM_SBA_DW redefined [E:/G2_C906/gen_rtl/tdt/rtl/top/tdt_define.h:143]
WARNING: [Synth 8-2306] macro TDT_DM_SBA_BW redefined [E:/G2_C906/gen_rtl/tdt/rtl/top/tdt_define.h:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:245]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:246]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:247]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.848 ; gain = 50.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'c906_top' [E:/G2_C906/C906_G2/C906_G2.srcs/sources_1/new/c906_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [D:/vivado/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'soc' [E:/G2_C906/logical/common/soc.v:40]
INFO: [Synth 8-6157] synthesizing module 'cpu_sub_system_axi' [E:/G2_C906/logical/common/cpu_sub_system_axi.v:26]
INFO: [Synth 8-6157] synthesizing module 'tr_axi_interconnect' [E:/G2_C906/logical/common/tr_axi_interconnect.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/logical/common/tr_axi_interconnect.v:340]
INFO: [Synth 8-6157] synthesizing module 'wid_entry' [E:/G2_C906/logical/common/wid_entry.v:16]
INFO: [Synth 8-6155] done synthesizing module 'wid_entry' (2#1) [E:/G2_C906/logical/common/wid_entry.v:16]
INFO: [Synth 8-6157] synthesizing module 'openC906' [E:/G2_C906/gen_rtl/cpu/rtl/openC906.v:39]
INFO: [Synth 8-6157] synthesizing module 'aq_top' [E:/G2_C906/gen_rtl/cpu/rtl/aq_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'aq_core' [E:/G2_C906/gen_rtl/cpu/rtl/aq_core.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_top' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_pcgen' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_pcgen.v:17]
INFO: [Synth 8-6157] synthesizing module 'gated_clk_cell' [E:/G2_C906/gen_rtl/clk/rtl/gated_clk_cell.v:16]
INFO: [Synth 8-6155] done synthesizing module 'gated_clk_cell' (3#1) [E:/G2_C906/gen_rtl/clk/rtl/gated_clk_cell.v:16]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_pcgen' (4#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_pcgen.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ctrl' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ctrl.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ctrl' (5#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ctrl.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_icache' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache.v:17]
	Parameter IDLE bound to: 3'b000 
	Parameter WFPA bound to: 3'b100 
	Parameter REQ bound to: 3'b001 
	Parameter INIT bound to: 3'b010 
	Parameter WFC bound to: 3'b011 
	Parameter PF_IDLE bound to: 3'b000 
	Parameter PF_READ bound to: 3'b001 
	Parameter PF_CHK bound to: 3'b010 
	Parameter PF_REQ bound to: 3'b011 
	Parameter PF_WFC0 bound to: 3'b100 
	Parameter PF_WFC1 bound to: 3'b101 
	Parameter PF_WFC2 bound to: 3'b110 
	Parameter PF_WFC3 bound to: 3'b111 
	Parameter IOP_IDLE bound to: 2'b00 
	Parameter IOP_WRTE bound to: 2'b10 
	Parameter IOP_READ bound to: 2'b01 
	Parameter IOP_FLOP bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_icache_tag_array' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache_tag_array.v:17]
	Parameter TAG_INDEX bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_spsram_256x59' [E:/G2_C906/gen_rtl/ifu/rtl/aq_spsram_256x59.v:17]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 59 - type: integer 
	Parameter WE_WIDTH bound to: 59 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_f_spsram_256x59' [E:/G2_C906/gen_rtl/fpga/rtl/aq_f_spsram_256x59.v:19]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WRAP_SIZE_1 bound to: 1 - type: integer 
	Parameter WRAP_SIZE_2 bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_ram' [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 8 - type: integer 
	Parameter MEMDEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram' (6#1) [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized0' [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 29 - type: integer 
	Parameter ADDRWIDTH bound to: 8 - type: integer 
	Parameter MEMDEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized0' (6#1) [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_f_spsram_256x59' (7#1) [E:/G2_C906/gen_rtl/fpga/rtl/aq_f_spsram_256x59.v:19]
INFO: [Synth 8-6155] done synthesizing module 'aq_spsram_256x59' (8#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_spsram_256x59.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_icache_tag_array' (9#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache_tag_array.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_icache_data_array' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache_data_array.v:17]
	Parameter DATA_INDEX bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_spsram_2048x32' [E:/G2_C906/gen_rtl/ifu/rtl/aq_spsram_2048x32.v:17]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_f_spsram_2048x32' [E:/G2_C906/gen_rtl/fpga/rtl/aq_f_spsram_2048x32.v:19]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WRAP_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized1' [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter MEMDEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized1' (9#1) [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_f_spsram_2048x32' (10#1) [E:/G2_C906/gen_rtl/fpga/rtl/aq_f_spsram_2048x32.v:19]
INFO: [Synth 8-6155] done synthesizing module 'aq_spsram_2048x32' (11#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_spsram_2048x32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_icache_data_array' (12#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache_data_array.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache.v:1059]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache.v:1211]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_icache' (13#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_icache.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_btb' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_btb.v:17]
	Parameter BTB_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_btb_entry' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_btb_entry.v:17]
	Parameter BTB_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_btb_entry' (14#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_btb_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_btb' (15#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_btb.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ipack' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ipack.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ipack_entry' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ipack_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ipack_entry' (16#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ipack_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ipack' (17#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ipack.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ibuf' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ibuf.v:18]
	Parameter ENTRY_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ibuf_entry' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ibuf_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ibuf_entry' (18#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ibuf_entry.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ibuf_pop_entry' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ibuf_pop_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ibuf_pop_entry' (19#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ibuf_pop_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ibuf' (20#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ibuf.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_pred' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_pred.v:18]
	Parameter RAS_IDLE bound to: 1'b0 
	Parameter RAS_WAIT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_pre_decd' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_pre_decd.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_pre_decd' (21#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_pre_decd.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_bht' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_bht.v:17]
	Parameter IDX_WIDTH bound to: 7 - type: integer 
	Parameter HIS_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BHT_INV_IDLE bound to: 2'b00 
	Parameter BHT_INV_WRTE bound to: 2'b10 
	Parameter BHT_INV_READ bound to: 2'b11 
	Parameter BHT_REF_IDLE bound to: 3'b000 
	Parameter BHT_REF_READ1 bound to: 3'b001 
	Parameter BHT_REF_READ2 bound to: 3'b010 
	Parameter BHT_REF_WRTE bound to: 3'b110 
	Parameter BHT_REF_UPD bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_bht_array' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_bht_array.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_spsram_1024x16' [E:/G2_C906/gen_rtl/ifu/rtl/aq_spsram_1024x16.v:17]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter WE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_f_spsram_1024x16' [E:/G2_C906/gen_rtl/fpga/rtl/aq_f_spsram_1024x16.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized2' [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 10 - type: integer 
	Parameter MEMDEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized2' (21#1) [E:/G2_C906/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_f_spsram_1024x16' (22#1) [E:/G2_C906/gen_rtl/fpga/rtl/aq_f_spsram_1024x16.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_spsram_1024x16' (23#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_spsram_1024x16.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_bht_array' (24#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_bht_array.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_bht.v:461]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_bht' (25#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_bht.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ras' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ras.v:17]
	Parameter ENTRY_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ras_entry' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ras_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ras_entry' (26#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ras_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ras' (27#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_ras.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_pred.v:678]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_pred' (28#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_pred.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_vec' [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_vec.v:17]
	Parameter RESET bound to: 2'b01 
	Parameter IDLE bound to: 2'b00 
	Parameter HALT bound to: 2'b10 
	Parameter WARM_UP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_vec.v:182]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_vec' (29#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_vec.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_top' (30#1) [E:/G2_C906/gen_rtl/ifu/rtl/aq_ifu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_top' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_decd' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_decd.v:19]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_decd.v:3780]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_decd.v:3800]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_decd.v:3820]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_decd' (31#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_decd.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_split' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_split.v:18]
	Parameter LSD_IDLE bound to: 1'b0 
	Parameter LSD_SPLIT bound to: 1'b1 
	Parameter AMO_IDLE bound to: 3'b000 
	Parameter AMO_AMO bound to: 3'b001 
	Parameter AMO_LR bound to: 3'b100 
	Parameter AMO_SC bound to: 3'b101 
	Parameter AMO_AQ bound to: 3'b110 
	Parameter CHE_IDLE bound to: 1'b0 
	Parameter CHE_SPLIT bound to: 1'b1 
	Parameter FNC_IDLE bound to: 1'b0 
	Parameter FNC_SPLIT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_split.v:201]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_split.v:649]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_split.v:756]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_split' (32#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_split.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_gpr' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_gpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_gpr_gated_reg' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_gpr_gated_reg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_gpr_gated_reg' (33#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_gpr_gated_reg.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_gpr.v:629]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_gpr.v:706]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_gpr.v:783]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_gpr' (34#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_gpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_wbt' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_wbt_entry' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt_entry.v:18]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt_entry.v:143]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_wbt_entry' (35#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt_entry.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_expand_32' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_expand_32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_expand_32' (36#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_expand_32.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt.v:845]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt.v:922]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt.v:999]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt.v:1076]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_wbt' (37#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_wbt.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_dp' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_dp.v:19]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_dp' (38#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_dp.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_ctrl' [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_ctrl.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_ctrl' (39#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_id_ctrl.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_top' (40#1) [E:/G2_C906/gen_rtl/idu/rtl/aq_idu_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_top' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_split_fp' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_split_fp.v:18]
	Parameter NON_IDLE bound to: 1'b0 
	Parameter NON_SPLIT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_split_fp.v:157]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_split_fp' (41#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_split_fp.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_ctrl_fp' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_ctrl_fp.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_ctrl_fp' (42#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_ctrl_fp.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_dp_fp' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_dp_fp.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_dp_fp' (43#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_dp_fp.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_gpr_fp' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_gpr_reg_fp' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_reg_fp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_gpr_reg_fp' (44#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_reg_fp.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:578]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:654]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_gpr_fp' (45#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_wbt' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_wbt_entry' [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_wbt_entry' (46#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt_entry.v:18]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:768]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:844]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:920]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:1001]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_wbt' (47#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_top' (48#1) [E:/G2_C906/gen_rtl/vidu/rtl/aq_vidu_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_top' [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_alu' [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_alu.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_alu.v:399]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_alu.v:484]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_alu.v:614]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_alu.v:715]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_alu' (49#1) [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_alu.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_mul' [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_mul.v:17]
	Parameter IDLE bound to: 2'b00 
	Parameter SPLIT0 bound to: 2'b01 
	Parameter SPLIT1 bound to: 2'b10 
	Parameter CMPLT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_mul.v:317]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_mul.v:333]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_mul.v:366]
INFO: [Synth 8-6157] synthesizing module 'multiplier_33x33_partial' [E:/G2_C906/gen_rtl/iu/rtl/multiplier_33x33_partial.v:15]
	Parameter SRC0_WIDTH bound to: 33 - type: integer 
	Parameter SRC1_WIDTH bound to: 33 - type: integer 
	Parameter DST_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'booth_code_33_bit' [E:/G2_C906/gen_rtl/iu/rtl/booth_code_33_bit.v:17]
	Parameter SRC_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/booth_code_33_bit.v:48]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/booth_code_33_bit.v:66]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/booth_code_33_bit.v:83]
INFO: [Synth 8-6155] done synthesizing module 'booth_code_33_bit' (50#1) [E:/G2_C906/gen_rtl/iu/rtl/booth_code_33_bit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_33x33_partial' (51#1) [E:/G2_C906/gen_rtl/iu/rtl/multiplier_33x33_partial.v:15]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_mul.v:542]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_mul' (52#1) [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_mul.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_div' [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_div.v:17]
	Parameter IDLE bound to: 3'b000 
	Parameter WFI2 bound to: 3'b001 
	Parameter ALIGN bound to: 3'b010 
	Parameter ITER bound to: 3'b011 
	Parameter CMPLT bound to: 3'b100 
	Parameter WFWB bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_div.v:430]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_div_shift2_kernel' [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:156]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:177]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_div_shift2_kernel' (53#1) [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_div' (54#1) [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_div.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_bju' [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_bju.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_bju' (55#1) [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_bju.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_addr_gen' [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_addr_gen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_addr_gen' (56#1) [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_addr_gen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_top' (57#1) [E:/G2_C906/gen_rtl/iu/rtl/aq_iu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vpu_top' [E:/G2_C906/gen_rtl/vdsp/rtl/aq_vpu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_falu_top' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_falu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_top' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_dp' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_dp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_dp' (58#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_special' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_special.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_special' (59#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_special.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_add' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:815]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:909]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_lop_s1_sb' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_lop_s1_sb.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_lop_s1_sb' (60#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_lop_s1_sb.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_shift_sub_single' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_single.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_shift_sub_single' (61#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_single.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_round' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_round.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_round' (62#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_round.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_shift_sub_h_double' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_h_double.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_shift_sub_h_double' (63#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_h_double.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_add' (64#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_cmp_max' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_cmp_max.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_cmp_max' (65#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_cmp_max.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_top' (66#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_double_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_scalar_dp' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_scalar_dp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_scalar_dp' (67#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fadd_scalar_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_falu_ctrl' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_falu_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_falu_ctrl' (68#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_falu_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_falu_top' (69#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_falu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_top' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_double' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_double.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_ftoi_d' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_ftoi_d.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_ftoi_d' (70#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_ftoi_d.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_dtos_d' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_dtos_d.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_dtos_d' (71#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_dtos_d.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_xtoh_sh' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_xtoh_sh.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_xtoh_sh' (72#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_xtoh_sh.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_double' (73#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_double.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_scalar_dp' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_scalar_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vdsp_64_bit_ff1' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:17]
	Parameter BYTE bound to: 8 - type: integer 
	Parameter ELEM bound to: 9 - type: integer 
	Parameter SILEN bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_vdsp_8_bit_ff1' [E:/G2_C906/gen_rtl/vdiv/rtl/aq_vdsp_8_bit_ff1.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vdiv/rtl/aq_vdsp_8_bit_ff1.v:44]
INFO: [Synth 8-6155] done synthesizing module 'aq_vdsp_8_bit_ff1' (74#1) [E:/G2_C906/gen_rtl/vdiv/rtl/aq_vdsp_8_bit_ff1.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:307]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:325]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:356]
INFO: [Synth 8-6155] done synthesizing module 'aq_vdsp_64_bit_ff1' (75#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_left_shift_64' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_left_shift_64.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfalu/rtl/aq_left_shift_64.v:153]
INFO: [Synth 8-6155] done synthesizing module 'aq_left_shift_64' (76#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_left_shift_64.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_scalar_dp' (77#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_scalar_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_ctrl' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_ctrl' (78#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_top' (79#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fcnvt_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fspu_top' [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fspu_top.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fspu_top' (80#1) [E:/G2_C906/gen_rtl/vfalu/rtl/aq_fspu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_top' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_double' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_double.v:15]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_special' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_special.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_special' (81#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_special.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_prepare' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_prepare.v:17]
	Parameter FLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_prepare' (82#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_prepare.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_srt' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:902]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:1030]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_srt' (83#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_round' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_round.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_round' (84#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_round.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_pack' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:17]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:243]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:435]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_pack' (85#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_double_dp' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_double_dp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_double_dp' (86#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_double_dp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_double' (87#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_double.v:15]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_scalar_dp' [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_dp.v:15]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_right_shift.v:40]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_right_shift' (88#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_right_shift.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_denorm_shift' (89#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_denorm_shift.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_scalar_dp' (90#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_dp.v:15]
	Parameter IDLE bound to: 3'b000 
	Parameter WFI2 bound to: 3'b001 
	Parameter ITER bound to: 3'b010 
	Parameter RND bound to: 3'b011 
	Parameter PACK bound to: 3'b100 
	Parameter WFWB bound to: 3'b101 
	Parameter ID0 bound to: 3'b110 
	Parameter ID1 bound to: 3'b111 
	Parameter WB_IDLE bound to: 2'b00 
	Parameter WB_EX2 bound to: 2'b10 
	Parameter WB_CMPLT bound to: 2'b01 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_ctrl.v:341]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_scalar_ctrl' (91#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_ctrl.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_top' (92#1) [E:/G2_C906/gen_rtl/vfdsu/rtl/aq_fdsu_top.v:17]
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter HALF_WIDTH bound to: 16 - type: integer 
	Parameter HALF_FRAC bound to: 10 - type: integer 
	Parameter HALF_EXPN bound to: 5 - type: integer 
	Parameter BHALF_WIDTH bound to: 16 - type: integer 
	Parameter BHALF_FRAC bound to: 7 - type: integer 
	Parameter BHALF_EXPN bound to: 8 - type: integer 
	Parameter FUNC_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aq_vfmau_ctrl' (93#1) [E:/G2_C906/gen_rtl/vfmau/rtl/aq_vfmau_ctrl.v:17]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter HALF_WIDTH bound to: 16 - type: integer 
	Parameter HALF_FRAC bound to: 10 - type: integer 
	Parameter HALF_EXPN bound to: 5 - type: integer 
	Parameter BF16_WIDTH bound to: 16 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter BF16_EXPN bound to: 8 - type: integer 
	Parameter FUNC_WIDTH bound to: 20 - type: integer 
	Parameter FPU_WIDTH bound to: 64 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter F16_FRAC bound to: 10 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter FUNC_WIDTH bound to: 10 - type: integer 
	Parameter SRC0_WIDTH bound to: 54 - type: integer 
	Parameter SRC1_WIDTH bound to: 28 - type: integer 
	Parameter DST_WIDTH bound to: 82 - type: integer 
	Parameter SRC_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfmau/rtl/booth_code_54_bit.v:48]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfmau/rtl/booth_code_54_bit.v:66]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfmau/rtl/booth_code_54_bit.v:83]
INFO: [Synth 8-6155] done synthesizing module 'booth_code_54_bit' (94#1) [E:/G2_C906/gen_rtl/vfmau/rtl/booth_code_54_bit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_vfmau_multiplier_53x27_partial' (95#1) [E:/G2_C906/gen_rtl/vfmau/rtl/aq_vfmau_multiplier_53x27_partial.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_vfmau_frac_mult' (96#1) [E:/G2_C906/gen_rtl/vfmau/rtl/aq_vfmau_frac_mult.v:17]
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter ADD_D_WIDTH bound to: 111 - type: integer 
	Parameter FUNC_WIDTH bound to: 10 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter ADD_S_WIDTH bound to: 53 - type: integer 
	Parameter F16_WIDTH bound to: 16 - type: integer 
	Parameter F16_FRAC bound to: 10 - type: integer 
	Parameter F16_EXPN bound to: 5 - type: integer 
	Parameter BF16_WIDTH bound to: 16 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter BF16_EXPN bound to: 8 - type: integer 
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter ADD_D_WIDTH bound to: 111 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter ADD_S_WIDTH bound to: 53 - type: integer 
	Parameter HALF_WIDTH bound to: 16 - type: integer 
	Parameter HALF_FRAC bound to: 10 - type: integer 
	Parameter HALF_EXPN bound to: 5 - type: integer 
	Parameter BF16_WIDTH bound to: 16 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter BF16_EXPN bound to: 8 - type: integer 
	Parameter TYPE_WIDTH bound to: 48 - type: integer 
	Parameter DOUBLE_SNAN bound to: 47 - type: integer 
	Parameter DOUBLE_QNAN bound to: 46 - type: integer 
	Parameter DOUBLE_INF bound to: 45 - type: integer 
	Parameter DOUBLE_ZERO bound to: 44 - type: integer 
	Parameter DOUBLE_ID bound to: 43 - type: integer 
	Parameter DOUBLE_NORM bound to: 42 - type: integer 
	Parameter SINGLE0_CNAN bound to: 41 - type: integer 
	Parameter SINGLE0_SNAN bound to: 40 - type: integer 
	Parameter SINGLE0_QNAN bound to: 39 - type: integer 
	Parameter SINGLE0_INF bound to: 38 - type: integer 
	Parameter SINGLE0_ZERO bound to: 37 - type: integer 
	Parameter SINGLE0_ID bound to: 36 - type: integer 
	Parameter SINGLE0_NORM bound to: 35 - type: integer 
	Parameter SINGLE1_CNAN bound to: 34 - type: integer 
	Parameter SINGLE1_SNAN bound to: 33 - type: integer 
	Parameter SINGLE1_QNAN bound to: 32 - type: integer 
	Parameter SINGLE1_INF bound to: 31 - type: integer 
	Parameter SINGLE1_ZERO bound to: 30 - type: integer 
	Parameter SINGLE1_ID bound to: 29 - type: integer 
	Parameter SINGLE1_NORM bound to: 28 - type: integer 
	Parameter HALF0_CNAN bound to: 27 - type: integer 
	Parameter HALF0_SNAN bound to: 26 - type: integer 
	Parameter HALF0_QNAN bound to: 25 - type: integer 
	Parameter HALF0_INF bound to: 24 - type: integer 
	Parameter HALF0_ZERO bound to: 23 - type: integer 
	Parameter HALF0_ID bound to: 22 - type: integer 
	Parameter HALF0_NORM bound to: 21 - type: integer 
	Parameter HALF1_CNAN bound to: 20 - type: integer 
	Parameter HALF1_SNAN bound to: 19 - type: integer 
	Parameter HALF1_QNAN bound to: 18 - type: integer 
	Parameter HALF1_INF bound to: 17 - type: integer 
	Parameter HALF1_ZERO bound to: 16 - type: integer 
	Parameter HALF1_ID bound to: 15 - type: integer 
	Parameter HALF1_NORM bound to: 14 - type: integer 
	Parameter HALF2_CNAN bound to: 13 - type: integer 
	Parameter HALF2_SNAN bound to: 12 - type: integer 
	Parameter HALF2_QNAN bound to: 11 - type: integer 
	Parameter HALF2_INF bound to: 10 - type: integer 
	Parameter HALF2_ZERO bound to: 9 - type: integer 
	Parameter HALF2_ID bound to: 8 - type: integer 
	Parameter HALF2_NORM bound to: 7 - type: integer 
	Parameter HALF3_CNAN bound to: 6 - type: integer 
	Parameter HALF3_SNAN bound to: 5 - type: integer 
	Parameter HALF3_QNAN bound to: 4 - type: integer 
	Parameter HALF3_INF bound to: 3 - type: integer 
	Parameter HALF3_ZERO bound to: 2 - type: integer 
	Parameter HALF3_ID bound to: 1 - type: integer 
	Parameter HALF3_NORM bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aq_vfmau_special_judge_double' (97#1) [E:/G2_C906/gen_rtl/vfmau/rtl/aq_vfmau_special_judge_double.v:15]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 111 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 111 - type: integer 
	Parameter DATA_WIDTH_D bound to: 111 - type: integer 
	Parameter DATA_WIDTH_S bound to: 53 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/vfmau/rtl/aq_vfmau_lza_double.v:95]
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter SSEG_IDLE bound to: 4'b0000 
	Parameter SSEG_EXPT_IDLE bound to: 4'b1000 
	Parameter SSEG_MERGE bound to: 4'b1001 
	Parameter SSEG_WB bound to: 4'b1010 
	Parameter SSEG_FWD_DATA_PRE bound to: 4'b1100 
	Parameter SSEG_FWD bound to: 4'b1101 
	Parameter SSEG_WAIT bound to: 4'b1110 
	Parameter SSEG_EXPT bound to: 4'b1111 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:863]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:907]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:974]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:1015]
	Parameter FLEN bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter VREG bound to: 7 - type: integer 
	Parameter GP_BASE bound to: 8 - type: integer 
	Parameter GP_WIDTH bound to: 4 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter FLEN bound to: 64 - type: integer 
	Parameter SILEN bound to: 32 - type: integer 
	Parameter VREG bound to: 7 - type: integer 
	Parameter GP_WIDTH bound to: 4 - type: integer 
	Parameter FLEN bound to: 64 - type: integer 
	Parameter SILEN bound to: 32 - type: integer 
	Parameter VREG bound to: 6 - type: integer 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter UNALIGN_IDLE bound to: 1'b0 
	Parameter UNALIGN_SECD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_ag.v:1089]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_ag.v:1140]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_ag.v:1234]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_ag.v:1307]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_ag.v:1324]
	Parameter PADDR bound to: 40 - type: integer 
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter IDLE bound to: 2'b00 
	Parameter DCS bound to: 2'b01 
	Parameter FRZ bound to: 2'b10 
	Parameter REPLY bound to: 2'b11 
	Parameter ST bound to: 0 - type: integer 
	Parameter SIGN bound to: 1 - type: integer 
	Parameter SIZE_0 bound to: 2 - type: integer 
	Parameter SIZE_1 bound to: 3 - type: integer 
	Parameter FFLS bound to: 10 - type: integer 
	Parameter FVLS bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_dc.v:1372]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_dc.v:1844]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_dc.v:2070]
	Parameter PADDR bound to: 40 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter RDL_PF bound to: 0 - type: integer 
	Parameter RDL_LD bound to: 1 - type: integer 
	Parameter RDL_AIDX_0 bound to: 2 - type: integer 
	Parameter RDL_AIDX_1 bound to: 3 - type: integer 
	Parameter RDL_VIDX_0 bound to: 4 - type: integer 
	Parameter RDL_VIDX_1 bound to: 5 - type: integer 
	Parameter RDL_PA_6 bound to: 6 - type: integer 
	Parameter RDL_PA_11 bound to: 11 - type: integer 
	Parameter RDL_PA_12 bound to: 12 - type: integer 
	Parameter RDL_PA_39 bound to: 39 - type: integer 
	Parameter RDL_AHIT bound to: 40 - type: integer 
	Parameter RDL_WAY_0 bound to: 41 - type: integer 
	Parameter RDL_WAY_3 bound to: 44 - type: integer 
	Parameter RDL_CA bound to: 45 - type: integer 
	Parameter RDL_PFB_ID bound to: 46 - type: integer 
	Parameter RDL_WIDTH bound to: 51 - type: integer 
	Parameter BUS_ADDR_0 bound to: 0 - type: integer 
	Parameter BUS_ADDR_4 bound to: 4 - type: integer 
	Parameter BUS_ADDR_5 bound to: 5 - type: integer 
	Parameter BUS_ADDR_39 bound to: 39 - type: integer 
	Parameter BUS_PROT_0 bound to: 40 - type: integer 
	Parameter BUS_PROT_2 bound to: 42 - type: integer 
	Parameter BUS_CACHE_0 bound to: 43 - type: integer 
	Parameter BUS_CACHE_1 bound to: 44 - type: integer 
	Parameter BUS_CACHE_3 bound to: 46 - type: integer 
	Parameter BUS_LEN_0 bound to: 47 - type: integer 
	Parameter BUS_LEN_1 bound to: 48 - type: integer 
	Parameter BUS_SIZE_0 bound to: 49 - type: integer 
	Parameter BUS_SIZE_2 bound to: 51 - type: integer 
	Parameter BUS_LD bound to: 52 - type: integer 
	Parameter BUS_AHIT bound to: 53 - type: integer 
	Parameter BUS_USER bound to: 54 - type: integer 
	Parameter BUS_WIDTH bound to: 55 - type: integer 
	Parameter REF_IDX_0 bound to: 0 - type: integer 
	Parameter REF_IDX_5 bound to: 5 - type: integer 
	Parameter REF_IDX_6 bound to: 6 - type: integer 
	Parameter REF_IDX_7 bound to: 7 - type: integer 
	Parameter REF_TAG_0 bound to: 8 - type: integer 
	Parameter REF_TAG_27 bound to: 35 - type: integer 
	Parameter REF_FIFO_0 bound to: 36 - type: integer 
	Parameter REF_FIFO_1 bound to: 37 - type: integer 
	Parameter REF_FIFO_2 bound to: 38 - type: integer 
	Parameter REF_FIFO_3 bound to: 39 - type: integer 
	Parameter REF_CNT_0 bound to: 40 - type: integer 
	Parameter REF_CNT_1 bound to: 41 - type: integer 
	Parameter REF_OFF_0 bound to: 42 - type: integer 
	Parameter REF_OFF_1 bound to: 43 - type: integer 
	Parameter REF_EN bound to: 44 - type: integer 
	Parameter REF_WIDTH bound to: 45 - type: integer 
	Parameter VLD_SEW_0 bound to: 0 - type: integer 
	Parameter VLD_SEW_1 bound to: 1 - type: integer 
	Parameter VLD_ESIZE_0 bound to: 2 - type: integer 
	Parameter VLD_ESIZE_1 bound to: 3 - type: integer 
	Parameter VLD_FUNC_0 bound to: 4 - type: integer 
	Parameter VLD_FUNC_7 bound to: 11 - type: integer 
	Parameter VLD_VL bound to: 12 - type: integer 
	Parameter VLD_VL_0 bound to: 13 - type: integer 
	Parameter VLD_VL_6 bound to: 19 - type: integer 
	Parameter VLD_SPLIT bound to: 20 - type: integer 
	Parameter VLD_WIDTH bound to: 21 - type: integer 
	Parameter ST_ID_0 bound to: 0 - type: integer 
	Parameter ST_ID_1 bound to: 1 - type: integer 
	Parameter ST_ERR bound to: 2 - type: integer 
	Parameter ST_FIFO_0 bound to: 3 - type: integer 
	Parameter ST_FIFO_3 bound to: 6 - type: integer 
	Parameter ST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_lfb.v:803]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_lfb.v:892]
	Parameter PADDR bound to: 40 - type: integer 
	Parameter CA bound to: 0 - type: integer 
	Parameter SO bound to: 1 - type: integer 
	Parameter BUF bound to: 2 - type: integer 
	Parameter LFB_IDLE bound to: 3'b000 
	Parameter LFB_WRDL bound to: 3'b001 
	Parameter LFB_RDL bound to: 3'b010 
	Parameter LFB_RBUS bound to: 3'b011 
	Parameter LFB_REF_1 bound to: 3'b100 
	Parameter LFB_REF_2 bound to: 3'b101 
	Parameter LFB_REF_3 bound to: 3'b110 
	Parameter LFB_REF_4 bound to: 3'b111 
	Parameter RDL_WIDTH bound to: 51 - type: integer 
	Parameter REF_WIDTH bound to: 45 - type: integer 
	Parameter BUS_WIDTH bound to: 55 - type: integer 
	Parameter VLD_WIDTH bound to: 21 - type: integer 
	Parameter ST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_lfb_entry.v:347]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter CA bound to: 0 - type: integer 
	Parameter SO bound to: 1 - type: integer 
	Parameter MERGE_IDLE bound to: 3'b000 
	Parameter MERGE_FIRST bound to: 3'b001 
	Parameter MERGE_SECND bound to: 3'b010 
	Parameter MERGE_ABORT bound to: 3'b011 
	Parameter MERGE_WFC bound to: 3'b100 
	Parameter BURST_WFR0 bound to: 4'b0000 
	Parameter BURST_WFR1 bound to: 4'b0001 
	Parameter BURST_WFR2 bound to: 4'b0010 
	Parameter BURST_WFR3 bound to: 4'b0011 
	Parameter BURST_DATA0 bound to: 4'b0100 
	Parameter BURST_DATA1 bound to: 4'b0101 
	Parameter BURST_DATA2 bound to: 4'b0110 
	Parameter BURST_DATA3 bound to: 4'b0111 
	Parameter BURST_EMPTY1 bound to: 4'b1001 
	Parameter BURST_EMPTY2 bound to: 4'b1010 
	Parameter BURST_EMPTY3 bound to: 4'b1011 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_stb.v:693]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter CA bound to: 0 - type: integer 
	Parameter SO bound to: 1 - type: integer 
	Parameter BUF bound to: 2 - type: integer 
	Parameter STB_IDLE bound to: 4'b0000 
	Parameter STB_WLFB bound to: 4'b0001 
	Parameter STB_WCA bound to: 4'b0010 
	Parameter STB_MERGE bound to: 4'b0011 
	Parameter STB_WBUS bound to: 4'b0100 
	Parameter STB_WFC bound to: 4'b0101 
	Parameter STB_RDL bound to: 4'b0110 
	Parameter STB_WRDL bound to: 4'b0111 
	Parameter STB_FWD bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_stb_entry.v:546]
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter RDL_IDLE bound to: 4'b0000 
	Parameter RDL_DIRTY_RD bound to: 4'b0001 
	Parameter RDL_DIRTY_UPDT bound to: 4'b0010 
	Parameter RDL_TAG_RD bound to: 4'b0011 
	Parameter RDL_TAG_UPDT bound to: 4'b0100 
	Parameter RDL_CHECK bound to: 4'b0101 
	Parameter RDL_INV bound to: 4'b0110 
	Parameter RDL_ACHECK bound to: 4'b0111 
	Parameter RDL_DATA_RD_0 bound to: 4'b1000 
	Parameter RDL_DATA_RD_1 bound to: 4'b1001 
	Parameter RDL_DATA_RD_2 bound to: 4'b1010 
	Parameter RDL_DATA_RD_3 bound to: 4'b1011 
	Parameter RDL_WVB bound to: 4'b1100 
	Parameter RDL_LAST bound to: 4'b1101 
	Parameter D_TAG_INDEX_LEN bound to: 6 - type: integer 
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter ICC_IDLE bound to: 5'b00000 
	Parameter ICC_DIRTY_RD bound to: 5'b00001 
	Parameter ICC_DIRTY_WEN bound to: 5'b00010 
	Parameter ICC_CHECK bound to: 5'b00011 
	Parameter ICC_TAG_RD_W0 bound to: 5'b00100 
	Parameter ICC_TAG_RD_W1 bound to: 5'b00101 
	Parameter ICC_TAG_RD_W2 bound to: 5'b00110 
	Parameter ICC_TAG_RD_W3 bound to: 5'b00111 
	Parameter ICC_TAG_WEN_W0 bound to: 5'b01000 
	Parameter ICC_TAG_WEN_W1 bound to: 5'b01001 
	Parameter ICC_TAG_WEN_W2 bound to: 5'b01010 
	Parameter ICC_TAG_WEN_W3 bound to: 5'b01011 
	Parameter ICC_WFVB_W0 bound to: 5'b01100 
	Parameter ICC_WFVB_W1 bound to: 5'b01101 
	Parameter ICC_WFVB_W2 bound to: 5'b01110 
	Parameter ICC_WFVB_W3 bound to: 5'b01111 
	Parameter ICC_DATA_W0 bound to: 5'b10000 
	Parameter ICC_DATA_W1 bound to: 5'b10001 
	Parameter ICC_DATA_W2 bound to: 5'b10010 
	Parameter ICC_DATA_W3 bound to: 5'b10011 
	Parameter ICC_TAG_WT bound to: 5'b10100 
	Parameter ICC_INV_ALL bound to: 5'b10101 
	Parameter ICC_CLR_VB bound to: 5'b10110 
	Parameter ICC_DCA bound to: 5'b10111 
	Parameter ICC_DCA_WB bound to: 5'b11000 
	Parameter ALL bound to: 2'b00 
	Parameter SETWAY bound to: 2'b01 
	Parameter VA bound to: 2'b10 
	Parameter VB_IDLE bound to: 4'b0000 
	Parameter VB_BUS_REQ bound to: 4'b0001 
	Parameter VB_BUS_WFC bound to: 4'b0010 
	Parameter VB_ALIAS_REQ bound to: 4'b0011 
	Parameter VB_ALIAS_WFC bound to: 4'b0100 
	Parameter VB_DATA_0 bound to: 4'b1000 
	Parameter VB_DATA_1 bound to: 4'b1001 
	Parameter VB_DATA_2 bound to: 4'b1010 
	Parameter VB_DATA_3 bound to: 4'b1011 
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter D_TAG_INDEX_LEN bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 58 - type: integer 
	Parameter WE_WIDTH bound to: 58 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 58 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter WE_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 7 - type: integer 
	Parameter MEMDEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter WE_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter WB bound to: 0 - type: integer 
	Parameter VIRT_0 bound to: 1 - type: integer 
	Parameter VIRT_1 bound to: 2 - type: integer 
	Parameter PRIV_0 bound to: 3 - type: integer 
	Parameter PRIV_1 bound to: 4 - type: integer 
	Parameter ADDR_0 bound to: 5 - type: integer 
	Parameter ADDR_33 bound to: 38 - type: integer 
	Parameter PFB_WIDTH bound to: 39 - type: integer 
	Parameter NUM bound to: 5 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter PF_IDLE bound to: 4'b0000 
	Parameter PF_CALS bound to: 4'b0011 
	Parameter PF_CHKS bound to: 4'b0101 
	Parameter PF_INIT bound to: 4'b1000 
	Parameter PF_REQ bound to: 4'b1001 
	Parameter PF_SUSP bound to: 4'b1010 
	Parameter PF_EVICT bound to: 4'b1011 
	Parameter PFB_WIDTH bound to: 39 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter BYTE bound to: 6'b000001 
	Parameter HALF bound to: 6'b000010 
	Parameter WORD bound to: 6'b000100 
	Parameter DWORD bound to: 6'b001000 
	Parameter QWORD bound to: 6'b010000 
	Parameter EWORD bound to: 6'b100000 
	Parameter AMR_IDLE bound to: 3'b000 
	Parameter AMR_MISS_WAIT bound to: 3'b001 
	Parameter AMR_CALS bound to: 3'b101 
	Parameter AMR_CHCK bound to: 3'b110 
	Parameter AMR_FUNC bound to: 3'b111 
	Parameter PTW_IDLE bound to: 2'b00 
	Parameter PTW_REQ_DCACHE bound to: 2'b01 
	Parameter PTW_WAIT_DATA bound to: 2'b10 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter LM_OPEN bound to: 1'b0 
	Parameter LM_EXCL bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/lsu/rtl/aq_lsu_lm.v:127]
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter IDLE bound to: 3'b000 
	Parameter ADDR_CHK bound to: 3'b001 
	Parameter DATA_CHK bound to: 3'b010 
	Parameter WAIT_DATA bound to: 3'b011 
	Parameter WAIT_PIPE bound to: 3'b100 
	Parameter WAIT_CMPLT bound to: 3'b101 
	Parameter MVENDORID bound to: 12'b111100010001 
	Parameter MARCHID bound to: 12'b111100010010 
	Parameter MIMPID bound to: 12'b111100010011 
	Parameter MHARTID bound to: 12'b111100010100 
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MISA bound to: 12'b001100000001 
	Parameter MEDELEG bound to: 12'b001100000010 
	Parameter MIDELEG bound to: 12'b001100000011 
	Parameter MIE bound to: 12'b001100000100 
	Parameter MTVEC bound to: 12'b001100000101 
	Parameter MCNTEN bound to: 12'b001100000110 
	Parameter MSCRATCH bound to: 12'b001101000000 
	Parameter MEPC bound to: 12'b001101000001 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MTVAL bound to: 12'b001101000011 
	Parameter MIP bound to: 12'b001101000100 
	Parameter PMPCFG0 bound to: 12'b001110100000 
	Parameter PMPCFG2 bound to: 12'b001110100010 
	Parameter PMPADDR0 bound to: 12'b001110110000 
	Parameter PMPADDR1 bound to: 12'b001110110001 
	Parameter PMPADDR2 bound to: 12'b001110110010 
	Parameter PMPADDR3 bound to: 12'b001110110011 
	Parameter PMPADDR4 bound to: 12'b001110110100 
	Parameter PMPADDR5 bound to: 12'b001110110101 
	Parameter PMPADDR6 bound to: 12'b001110110110 
	Parameter PMPADDR7 bound to: 12'b001110110111 
	Parameter PMPADDR8 bound to: 12'b001110111000 
	Parameter PMPADDR9 bound to: 12'b001110111001 
	Parameter PMPADDR10 bound to: 12'b001110111010 
	Parameter PMPADDR11 bound to: 12'b001110111011 
	Parameter PMPADDR12 bound to: 12'b001110111100 
	Parameter PMPADDR13 bound to: 12'b001110111101 
	Parameter PMPADDR14 bound to: 12'b001110111110 
	Parameter PMPADDR15 bound to: 12'b001110111111 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MHPMCNT3 bound to: 12'b101100000011 
	Parameter MHPMCNT4 bound to: 12'b101100000100 
	Parameter MHPMCNT5 bound to: 12'b101100000101 
	Parameter MHPMCNT6 bound to: 12'b101100000110 
	Parameter MHPMCNT7 bound to: 12'b101100000111 
	Parameter MHPMCNT8 bound to: 12'b101100001000 
	Parameter MHPMCNT9 bound to: 12'b101100001001 
	Parameter MHPMCNT10 bound to: 12'b101100001010 
	Parameter MHPMCNT11 bound to: 12'b101100001011 
	Parameter MHPMCNT12 bound to: 12'b101100001100 
	Parameter MHPMCNT13 bound to: 12'b101100001101 
	Parameter MHPMCNT14 bound to: 12'b101100001110 
	Parameter MHPMCNT15 bound to: 12'b101100001111 
	Parameter MHPMCNT16 bound to: 12'b101100010000 
	Parameter MHPMCNT17 bound to: 12'b101100010001 
	Parameter MHPMCNT18 bound to: 12'b101100010010 
	Parameter MHPMCNT19 bound to: 12'b101100010011 
	Parameter MHPMCNT20 bound to: 12'b101100010100 
	Parameter MHPMCNT21 bound to: 12'b101100010101 
	Parameter MHPMCNT22 bound to: 12'b101100010110 
	Parameter MHPMCNT23 bound to: 12'b101100010111 
	Parameter MHPMCNT24 bound to: 12'b101100011000 
	Parameter MHPMCNT25 bound to: 12'b101100011001 
	Parameter MHPMCNT26 bound to: 12'b101100011010 
	Parameter MHPMCNT27 bound to: 12'b101100011011 
	Parameter MHPMCNT28 bound to: 12'b101100011100 
	Parameter MHPMCNT29 bound to: 12'b101100011101 
	Parameter MHPMCNT30 bound to: 12'b101100011110 
	Parameter MHPMCNT31 bound to: 12'b101100011111 
	Parameter MHPMCR bound to: 12'b011111110000 
	Parameter MHPMSP bound to: 12'b011111110001 
	Parameter MHPMEP bound to: 12'b011111110010 
	Parameter MCNTIHBT bound to: 12'b001100100000 
	Parameter MHPMEVT3 bound to: 12'b001100100011 
	Parameter MHPMEVT4 bound to: 12'b001100100100 
	Parameter MHPMEVT5 bound to: 12'b001100100101 
	Parameter MHPMEVT6 bound to: 12'b001100100110 
	Parameter MHPMEVT7 bound to: 12'b001100100111 
	Parameter MHPMEVT8 bound to: 12'b001100101000 
	Parameter MHPMEVT9 bound to: 12'b001100101001 
	Parameter MHPMEVT10 bound to: 12'b001100101010 
	Parameter MHPMEVT11 bound to: 12'b001100101011 
	Parameter MHPMEVT12 bound to: 12'b001100101100 
	Parameter MHPMEVT13 bound to: 12'b001100101101 
	Parameter MHPMEVT14 bound to: 12'b001100101110 
	Parameter MHPMEVT15 bound to: 12'b001100101111 
	Parameter MHPMEVT16 bound to: 12'b001100110000 
	Parameter MHPMEVT17 bound to: 12'b001100110001 
	Parameter MHPMEVT18 bound to: 12'b001100110010 
	Parameter MHPMEVT19 bound to: 12'b001100110011 
	Parameter MHPMEVT20 bound to: 12'b001100110100 
	Parameter MHPMEVT21 bound to: 12'b001100110101 
	Parameter MHPMEVT22 bound to: 12'b001100110110 
	Parameter MHPMEVT23 bound to: 12'b001100110111 
	Parameter MHPMEVT24 bound to: 12'b001100111000 
	Parameter MHPMEVT25 bound to: 12'b001100111001 
	Parameter MHPMEVT26 bound to: 12'b001100111010 
	Parameter MHPMEVT27 bound to: 12'b001100111011 
	Parameter MHPMEVT28 bound to: 12'b001100111100 
	Parameter MHPMEVT29 bound to: 12'b001100111101 
	Parameter MHPMEVT30 bound to: 12'b001100111110 
	Parameter MHPMEVT31 bound to: 12'b001100111111 
	Parameter SSTATUS bound to: 12'b000100000000 
	Parameter SIE bound to: 12'b000100000100 
	Parameter STVEC bound to: 12'b000100000101 
	Parameter SCNTEN bound to: 12'b000100000110 
	Parameter SSCRATCH bound to: 12'b000101000000 
	Parameter SEPC bound to: 12'b000101000001 
	Parameter SCAUSE bound to: 12'b000101000010 
	Parameter STVAL bound to: 12'b000101000011 
	Parameter SIP bound to: 12'b000101000100 
	Parameter SATP bound to: 12'b000110000000 
	Parameter FFLAGS bound to: 12'b000000000001 
	Parameter FRM bound to: 12'b000000000010 
	Parameter FCSR bound to: 12'b000000000011 
	Parameter VSTART bound to: 12'b000000001000 
	Parameter VXSAT bound to: 12'b000000001001 
	Parameter VXRM bound to: 12'b000000001010 
	Parameter VL bound to: 12'b110000100000 
	Parameter VTYPE bound to: 12'b110000100001 
	Parameter VLENB bound to: 12'b110000100010 
	Parameter CYCLE bound to: 12'b110000000000 
	Parameter TIME bound to: 12'b110000000001 
	Parameter INSTRET bound to: 12'b110000000010 
	Parameter HPMCNT3 bound to: 12'b110000000011 
	Parameter HPMCNT4 bound to: 12'b110000000100 
	Parameter HPMCNT5 bound to: 12'b110000000101 
	Parameter HPMCNT6 bound to: 12'b110000000110 
	Parameter HPMCNT7 bound to: 12'b110000000111 
	Parameter HPMCNT8 bound to: 12'b110000001000 
	Parameter HPMCNT9 bound to: 12'b110000001001 
	Parameter HPMCNT10 bound to: 12'b110000001010 
	Parameter HPMCNT11 bound to: 12'b110000001011 
	Parameter HPMCNT12 bound to: 12'b110000001100 
	Parameter HPMCNT13 bound to: 12'b110000001101 
	Parameter HPMCNT14 bound to: 12'b110000001110 
	Parameter HPMCNT15 bound to: 12'b110000001111 
	Parameter HPMCNT16 bound to: 12'b110000010000 
	Parameter HPMCNT17 bound to: 12'b110000010001 
	Parameter HPMCNT18 bound to: 12'b110000010010 
	Parameter HPMCNT19 bound to: 12'b110000010011 
	Parameter HPMCNT20 bound to: 12'b110000010100 
	Parameter HPMCNT21 bound to: 12'b110000010101 
	Parameter HPMCNT22 bound to: 12'b110000010110 
	Parameter HPMCNT23 bound to: 12'b110000010111 
	Parameter HPMCNT24 bound to: 12'b110000011000 
	Parameter HPMCNT25 bound to: 12'b110000011001 
	Parameter HPMCNT26 bound to: 12'b110000011010 
	Parameter HPMCNT27 bound to: 12'b110000011011 
	Parameter HPMCNT28 bound to: 12'b110000011100 
	Parameter HPMCNT29 bound to: 12'b110000011101 
	Parameter HPMCNT30 bound to: 12'b110000011110 
	Parameter HPMCNT31 bound to: 12'b110000011111 
	Parameter DCSR bound to: 12'b011110110000 
	Parameter DPC bound to: 12'b011110110001 
	Parameter DSCRATCH0 bound to: 12'b011110110010 
	Parameter DSCRATCH1 bound to: 12'b011110110011 
	Parameter TSELECT bound to: 12'b011110100000 
	Parameter TDATA1 bound to: 12'b011110100001 
	Parameter TDATA2 bound to: 12'b011110100010 
	Parameter TDATA3 bound to: 12'b011110100011 
	Parameter TINFO bound to: 12'b011110100100 
	Parameter TCONTROL bound to: 12'b011110100101 
	Parameter MCONTEXT bound to: 12'b011110101000 
	Parameter SCONTEXT bound to: 12'b011110101010 
	Parameter MXSTATUS bound to: 12'b011111000000 
	Parameter MHCR bound to: 12'b011111000001 
	Parameter MCOR bound to: 12'b011111000010 
	Parameter MCCR2 bound to: 12'b011111000011 
	Parameter MCER2 bound to: 12'b011111000100 
	Parameter MHINT bound to: 12'b011111000101 
	Parameter MRMR bound to: 12'b011111000110 
	Parameter MRVBR bound to: 12'b011111000111 
	Parameter MCER bound to: 12'b011111001000 
	Parameter MCNTWEN bound to: 12'b011111001001 
	Parameter MCNTINTEN bound to: 12'b011111001010 
	Parameter MCNTOF bound to: 12'b011111001011 
	Parameter MHINT2 bound to: 12'b011111001100 
	Parameter MHINT3 bound to: 12'b011111001101 
	Parameter MHINT4 bound to: 12'b011111001110 
	Parameter MCINS bound to: 12'b011111010010 
	Parameter MCINDEX bound to: 12'b011111010011 
	Parameter MCDATA0 bound to: 12'b011111010100 
	Parameter MCDATA1 bound to: 12'b011111010101 
	Parameter MEICR bound to: 12'b011111010110 
	Parameter MEICR2 bound to: 12'b011111010111 
	Parameter MCPUID bound to: 12'b111111000000 
	Parameter MAPBADDR bound to: 12'b111111000001 
	Parameter MHALTCAUSE bound to: 12'b111111100000 
	Parameter MDBGINFO bound to: 12'b111111100001 
	Parameter MPCFIFO bound to: 12'b111111100010 
	Parameter SXSTATUS bound to: 12'b010111000000 
	Parameter SHCR bound to: 12'b010111000001 
	Parameter SCER2 bound to: 12'b010111000010 
	Parameter SCER bound to: 12'b010111000011 
	Parameter SCNTINTEN bound to: 12'b010111000100 
	Parameter SCNTOF bound to: 12'b010111000101 
	Parameter SHINT bound to: 12'b010111000110 
	Parameter SHINT2 bound to: 12'b010111000111 
	Parameter SCNTIHBT bound to: 12'b010111001000 
	Parameter SHPMCR bound to: 12'b010111001001 
	Parameter SHPMSP bound to: 12'b010111001010 
	Parameter SHPMEP bound to: 12'b010111001011 
	Parameter SCYCLE bound to: 12'b010111100000 
	Parameter SINSTRET bound to: 12'b010111100010 
	Parameter SHPMCNT3 bound to: 12'b010111100011 
	Parameter SHPMCNT4 bound to: 12'b010111100100 
	Parameter SHPMCNT5 bound to: 12'b010111100101 
	Parameter SHPMCNT6 bound to: 12'b010111100110 
	Parameter SHPMCNT7 bound to: 12'b010111100111 
	Parameter SHPMCNT8 bound to: 12'b010111101000 
	Parameter SHPMCNT9 bound to: 12'b010111101001 
	Parameter SHPMCNT10 bound to: 12'b010111101010 
	Parameter SHPMCNT11 bound to: 12'b010111101011 
	Parameter SHPMCNT12 bound to: 12'b010111101100 
	Parameter SHPMCNT13 bound to: 12'b010111101101 
	Parameter SHPMCNT14 bound to: 12'b010111101110 
	Parameter SHPMCNT15 bound to: 12'b010111101111 
	Parameter SHPMCNT16 bound to: 12'b010111110000 
	Parameter SHPMCNT17 bound to: 12'b010111110001 
	Parameter SHPMCNT18 bound to: 12'b010111110010 
	Parameter SHPMCNT19 bound to: 12'b010111110011 
	Parameter SHPMCNT20 bound to: 12'b010111110100 
	Parameter SHPMCNT21 bound to: 12'b010111110101 
	Parameter SHPMCNT22 bound to: 12'b010111110110 
	Parameter SHPMCNT23 bound to: 12'b010111110111 
	Parameter SHPMCNT24 bound to: 12'b010111111000 
	Parameter SHPMCNT25 bound to: 12'b010111111001 
	Parameter SHPMCNT26 bound to: 12'b010111111010 
	Parameter SHPMCNT27 bound to: 12'b010111111011 
	Parameter SHPMCNT28 bound to: 12'b010111111100 
	Parameter SHPMCNT29 bound to: 12'b010111111101 
	Parameter SHPMCNT30 bound to: 12'b010111111110 
	Parameter SHPMCNT31 bound to: 12'b010111111111 
	Parameter SMIR bound to: 12'b100111000000 
	Parameter SMEL bound to: 12'b100111000001 
	Parameter SMEH bound to: 12'b100111000010 
	Parameter SMCIR bound to: 12'b100111000011 
	Parameter FXCR bound to: 12'b100000000000 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 14 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/cp0/rtl/aq_cp0_hpcp_csr.v:226]
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter LPMD bound to: 2'b10 
	Parameter RST_IDLE bound to: 2'b00 
	Parameter RST_WFC bound to: 2'b01 
	Parameter RST_DONE bound to: 2'b10 
	Parameter NOP bound to: 2'b00 
	Parameter DCHE bound to: 2'b01 
	Parameter ICHE bound to: 2'b10 
	Parameter ALL bound to: 2'b00 
	Parameter SW bound to: 2'b01 
	Parameter VA bound to: 2'b10 
	Parameter PA bound to: 2'b11 
	Parameter INV bound to: 2'b01 
	Parameter CLN bound to: 2'b10 
	Parameter CI bound to: 2'b11 
	Parameter FNC_IDLE bound to: 3'b000 
	Parameter FNC_FENC bound to: 3'b001 
	Parameter FNC_CDCA bound to: 3'b010 
	Parameter FNC_CMMU bound to: 3'b011 
	Parameter FNC_IICA bound to: 3'b100 
	Parameter FNC_CMPLT bound to: 3'b101 
	Parameter CBUS_ALU_SEL bound to: 7'b1000000 
	Parameter CBUS_MUL_SEL bound to: 7'b0100000 
	Parameter CBUS_BJU_SEL bound to: 7'b0010000 
	Parameter CBUS_DIV_SEL bound to: 7'b0001000 
	Parameter CBUS_LSU_SEL bound to: 7'b0000100 
	Parameter CBUS_CP0_SEL bound to: 7'b0000010 
	Parameter CBUS_VEC_SEL bound to: 7'b0000001 
	Parameter FLUSH_IDLE bound to: 3'b000 
	Parameter FLUSH_FE bound to: 3'b001 
	Parameter FLUSH_WAIT bound to: 3'b100 
	Parameter FLUSH_BE bound to: 3'b010 
	Parameter FLUSH_FE_BE bound to: 3'b011 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 15 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter VPN_PERLEL bound to: 9 - type: integer 
	Parameter ENTRY_NUM bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WFG bound to: 2'b01 
	Parameter WFC bound to: 2'b10 
	Parameter ABT bound to: 2'b11 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 15 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter PTE_LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/mmu/rtl/aq_mmu_plru.v:181]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/mmu/rtl/aq_mmu_utlb.v:930]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter MIR_NUM bound to: 2'b00 
	Parameter MEL_NUM bound to: 2'b01 
	Parameter MEH_NUM bound to: 2'b10 
	Parameter MCIR_NUM bound to: 2'b11 
	Parameter SMIR bound to: 12'b100111000000 
	Parameter SMEL bound to: 12'b100111000001 
	Parameter SMEH bound to: 12'b100111000010 
	Parameter SMCIR bound to: 12'b100111000011 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/mmu/rtl/aq_mmu_regs.v:608]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter PIDLE bound to: 2'b00 
	Parameter PWFG bound to: 2'b01 
	Parameter PWFC bound to: 2'b11 
	Parameter RIDLE bound to: 2'b00 
	Parameter RWFG bound to: 2'b01 
	Parameter RWFC bound to: 2'b11 
	Parameter WIIDLE bound to: 2'b00 
	Parameter WIWFG bound to: 2'b01 
	Parameter WIWFC bound to: 2'b11 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRWFG bound to: 2'b10 
	Parameter WRTAG bound to: 2'b01 
	Parameter WRWFC bound to: 2'b11 
	Parameter IASID_IDLE bound to: 3'b000 
	Parameter IASID_RD bound to: 3'b001 
	Parameter IASID_WFC bound to: 3'b010 
	Parameter IASID_WT bound to: 3'b011 
	Parameter IASID_NWT bound to: 3'b100 
	Parameter IASID_FIN bound to: 3'b101 
	Parameter IALL_IDLE bound to: 2'b00 
	Parameter IALL_WFC bound to: 2'b01 
	Parameter IALL_FIN bound to: 2'b11 
	Parameter IVA_IDLE bound to: 4'b0000 
	Parameter IVA_4K_RD bound to: 4'b0010 
	Parameter IVA_4K_CMP bound to: 4'b0011 
	Parameter IVA_4K_WR bound to: 4'b0100 
	Parameter IVA_4K_WT bound to: 4'b0101 
	Parameter IVA_2M_RD bound to: 4'b0110 
	Parameter IVA_2M_CMP bound to: 4'b0111 
	Parameter IVA_2M_WR bound to: 4'b1000 
	Parameter IVA_2M_WT bound to: 4'b1001 
	Parameter IVA_1G_RD bound to: 4'b1010 
	Parameter IVA_1G_CMP bound to: 4'b1011 
	Parameter IVA_1G_WR bound to: 4'b1100 
	Parameter IVA_1G_WT bound to: 4'b1101 
	Parameter IVA_CMPLT bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/mmu/rtl/aq_mmu_tlboper.v:527]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter ARB_IDLE bound to: 2'b00 
	Parameter ARB_IUTLB bound to: 2'b01 
	Parameter ARB_DUTLB bound to: 2'b10 
	Parameter READ_IDLE bound to: 2'b00 
	Parameter READ_4K bound to: 2'b01 
	Parameter READ_2M bound to: 2'b11 
	Parameter READ_1G bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/mmu/rtl/aq_mmu_arb.v:437]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter PTE_LEVEL bound to: 3 - type: integer 
	Parameter VPN_PERLEL bound to: 9 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 98 - type: integer 
	Parameter WE_WIDTH bound to: 98 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter WRAP_SIZE_1 bound to: 48 - type: integer 
	Parameter WRAP_SIZE_2 bound to: 2 - type: integer 
	Parameter DATAWIDTH bound to: 48 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter DATAWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 88 - type: integer 
	Parameter WE_WIDTH bound to: 88 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter WRAP_SIZE bound to: 44 - type: integer 
	Parameter DATAWIDTH bound to: 44 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter VADDR_WIDTH bound to: 39 - type: integer 
	Parameter PADDR_WIDTH bound to: 40 - type: integer 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter PTE_LEVEL bound to: 3 - type: integer 
	Parameter VPN_PERLEL bound to: 9 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter PTW_IDLE bound to: 5'b00000 
	Parameter PTW_FST_PMP bound to: 5'b00001 
	Parameter PTW_FST_DATA bound to: 5'b00010 
	Parameter PTW_FST_CHK bound to: 5'b00011 
	Parameter PTW_SCD_PMP bound to: 5'b00100 
	Parameter PTW_SCD_DATA bound to: 5'b00101 
	Parameter PTW_SCD_CHK bound to: 5'b00110 
	Parameter PTW_THD_PMP bound to: 5'b00111 
	Parameter PTW_THD_DATA bound to: 5'b01000 
	Parameter PTW_THD_CHK bound to: 5'b01001 
	Parameter PTW_ACC_FLT bound to: 5'b01010 
	Parameter PTW_PGE_FLT bound to: 5'b01011 
	Parameter PTW_DATA_VLD bound to: 5'b01100 
	Parameter PTW_ABT_DATA bound to: 5'b01101 
	Parameter PTW_ABT bound to: 5'b01110 
	Parameter PTW_MACH_PMP bound to: 5'b01111 
	Parameter PTW_1G_PMP1 bound to: 5'b10000 
	Parameter PTW_1G_PMP2 bound to: 5'b10001 
	Parameter PTW_2M_PMP1 bound to: 5'b10010 
	Parameter PTW_2M_PMP2 bound to: 5'b10011 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 5 - type: integer 
	Parameter PMPCFG0 bound to: 12'b001110100000 
	Parameter PMPCFG2 bound to: 12'b001110100010 
	Parameter PMPADDR0 bound to: 12'b001110110000 
	Parameter PMPADDR1 bound to: 12'b001110110001 
	Parameter PMPADDR2 bound to: 12'b001110110010 
	Parameter PMPADDR3 bound to: 12'b001110110011 
	Parameter PMPADDR4 bound to: 12'b001110110100 
	Parameter PMPADDR5 bound to: 12'b001110110101 
	Parameter PMPADDR6 bound to: 12'b001110110110 
	Parameter PMPADDR7 bound to: 12'b001110110111 
	Parameter PMPADDR8 bound to: 12'b001110111000 
	Parameter PMPADDR9 bound to: 12'b001110111001 
	Parameter PMPADDR10 bound to: 12'b001110111010 
	Parameter PMPADDR11 bound to: 12'b001110111011 
	Parameter PMPADDR12 bound to: 12'b001110111100 
	Parameter PMPADDR13 bound to: 12'b001110111101 
	Parameter PMPADDR14 bound to: 12'b001110111110 
	Parameter PMPADDR15 bound to: 12'b001110111111 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/pmp/rtl/aq_pmp_comp_hit.v:75]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/pmp/rtl/aq_pmp_acc.v:313]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/pmp/rtl/aq_pmp_acc.v:343]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter CANCLE bound to: 0 - type: integer 
	Parameter MATCH bound to: 1 - type: integer 
	Parameter ACTION bound to: 4 - type: integer 
	Parameter ACTION_01 bound to: 5 - type: integer 
	Parameter TIMING bound to: 6 - type: integer 
	Parameter PENDING_HALT bound to: 7 - type: integer 
	Parameter CAUSE bound to: 11 - type: integer 
	Parameter MATCH_TRIGGER bound to: 21 - type: integer 
	Parameter HINFO_WIDTH bound to: 22 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter PRV bound to: 1 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
	Parameter MPRVEN bound to: 4 - type: integer 
	Parameter STOPCOUNT bound to: 10 - type: integer 
	Parameter STEPIE bound to: 11 - type: integer 
	Parameter EBREAKU bound to: 12 - type: integer 
	Parameter EBREAKS bound to: 13 - type: integer 
	Parameter EBREAKM bound to: 15 - type: integer 
	Parameter DATAW bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PTR_WIDTH bound to: 4 - type: integer 
	Parameter DBG_WIDTH bound to: 32 - type: integer 
	Parameter DBGINFO_RPTR_WIDTH bound to: 2 - type: integer 
	Parameter DBGINFO_READ_WIDTH bound to: 60 - type: integer 
	Parameter DBGINFO_DEPTH bound to: 4 - type: integer 
	Parameter DBG_INFO_WIDTH bound to: 213 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter TRIGGER_NUM bound to: 9 - type: integer 
	Parameter MPTE bound to: 7 - type: integer 
	Parameter MTE bound to: 3 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter TYPE bound to: 63 - type: integer 
	Parameter DMODE bound to: 59 - type: integer 
	Parameter SIZEHI bound to: 22 - type: integer 
	Parameter HIT bound to: 20 - type: integer 
	Parameter SELECT bound to: 19 - type: integer 
	Parameter TIMING bound to: 18 - type: integer 
	Parameter SIZELO bound to: 17 - type: integer 
	Parameter ACTION bound to: 15 - type: integer 
	Parameter CHAIN bound to: 11 - type: integer 
	Parameter MATCH bound to: 10 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter S bound to: 4 - type: integer 
	Parameter U bound to: 3 - type: integer 
	Parameter EXECUTE bound to: 2 - type: integer 
	Parameter STORE bound to: 1 - type: integer 
	Parameter LOAD bound to: 0 - type: integer 
	Parameter MVALUE bound to: 63 - type: integer 
	Parameter MSELECT bound to: 50 - type: integer 
	Parameter SVALUE bound to: 35 - type: integer 
	Parameter SSELECT bound to: 1 - type: integer 
	Parameter MTE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:865]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:911]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:961]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:1054]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter TYPE bound to: 31 - type: integer 
	Parameter DMODE bound to: 27 - type: integer 
	Parameter COUNT bound to: 23 - type: integer 
	Parameter ICONUT_HIT bound to: 24 - type: integer 
	Parameter I_E_TRIGGER_HIT bound to: 26 - type: integer 
	Parameter M bound to: 9 - type: integer 
	Parameter S bound to: 7 - type: integer 
	Parameter U bound to: 6 - type: integer 
	Parameter ACTION bound to: 5 - type: integer 
	Parameter MVALUE bound to: 63 - type: integer 
	Parameter MSELECT bound to: 50 - type: integer 
	Parameter SVALUE bound to: 35 - type: integer 
	Parameter SSELECT bound to: 1 - type: integer 
	Parameter MTE bound to: 3 - type: integer 
WARNING: [Synth 8-4447] negative replication count -2 - replication ignored [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_m_iie_all.v:878]
WARNING: [Synth 8-4447] negative replication count -2 - replication ignored [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_m_iie_all.v:878]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HAVE_RESET bound to: 2'b10 
	Parameter PENDING bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_cdc.v:371]
WARNING: [Synth 8-4447] negative replication count -8 - replication ignored [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_cdc.v:374]
WARNING: [Synth 8-4447] negative replication count -8 - replication ignored [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_cdc.v:374]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/dtu/rtl/aq_dtu_cdc.v:498]
	Parameter HPMCNT_NUM bound to: 42 - type: integer 
	Parameter HPMEVT_WIDTH bound to: 6 - type: integer 
	Parameter MCNTINHBT bound to: 12'b001100100000 
	Parameter MCNTWEN bound to: 12'b011111001001 
	Parameter MCNTINTEN bound to: 12'b011111001010 
	Parameter MCNTOF bound to: 12'b011111001011 
	Parameter MHPMCR bound to: 12'b011111110000 
	Parameter MHPMSP bound to: 12'b011111110001 
	Parameter MHPMEP bound to: 12'b011111110010 
	Parameter MHPMEVT3 bound to: 12'b001100100011 
	Parameter MHPMEVT4 bound to: 12'b001100100100 
	Parameter MHPMEVT5 bound to: 12'b001100100101 
	Parameter MHPMEVT6 bound to: 12'b001100100110 
	Parameter MHPMEVT7 bound to: 12'b001100100111 
	Parameter MHPMEVT8 bound to: 12'b001100101000 
	Parameter MHPMEVT9 bound to: 12'b001100101001 
	Parameter MHPMEVT10 bound to: 12'b001100101010 
	Parameter MHPMEVT11 bound to: 12'b001100101011 
	Parameter MHPMEVT12 bound to: 12'b001100101100 
	Parameter MHPMEVT13 bound to: 12'b001100101101 
	Parameter MHPMEVT14 bound to: 12'b001100101110 
	Parameter MHPMEVT15 bound to: 12'b001100101111 
	Parameter MHPMEVT16 bound to: 12'b001100110000 
	Parameter MHPMEVT17 bound to: 12'b001100110001 
	Parameter MHPMEVT18 bound to: 12'b001100110010 
	Parameter MHPMEVT19 bound to: 12'b001100110011 
	Parameter MHPMEVT20 bound to: 12'b001100110100 
	Parameter MHPMEVT21 bound to: 12'b001100110101 
	Parameter MHPMEVT22 bound to: 12'b001100110110 
	Parameter MHPMEVT23 bound to: 12'b001100110111 
	Parameter MHPMEVT24 bound to: 12'b001100111000 
	Parameter MHPMEVT25 bound to: 12'b001100111001 
	Parameter MHPMEVT26 bound to: 12'b001100111010 
	Parameter MHPMEVT27 bound to: 12'b001100111011 
	Parameter MHPMEVT28 bound to: 12'b001100111100 
	Parameter MHPMEVT29 bound to: 12'b001100111101 
	Parameter MHPMEVT30 bound to: 12'b001100111110 
	Parameter MHPMEVT31 bound to: 12'b001100111111 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MHPMCNT3 bound to: 12'b101100000011 
	Parameter MHPMCNT4 bound to: 12'b101100000100 
	Parameter MHPMCNT5 bound to: 12'b101100000101 
	Parameter MHPMCNT6 bound to: 12'b101100000110 
	Parameter MHPMCNT7 bound to: 12'b101100000111 
	Parameter MHPMCNT8 bound to: 12'b101100001000 
	Parameter MHPMCNT9 bound to: 12'b101100001001 
	Parameter MHPMCNT10 bound to: 12'b101100001010 
	Parameter MHPMCNT11 bound to: 12'b101100001011 
	Parameter MHPMCNT12 bound to: 12'b101100001100 
	Parameter MHPMCNT13 bound to: 12'b101100001101 
	Parameter MHPMCNT14 bound to: 12'b101100001110 
	Parameter MHPMCNT15 bound to: 12'b101100001111 
	Parameter MHPMCNT16 bound to: 12'b101100010000 
	Parameter MHPMCNT17 bound to: 12'b101100010001 
	Parameter MHPMCNT18 bound to: 12'b101100010010 
	Parameter MHPMCNT19 bound to: 12'b101100010011 
	Parameter MHPMCNT20 bound to: 12'b101100010100 
	Parameter MHPMCNT21 bound to: 12'b101100010101 
	Parameter MHPMCNT22 bound to: 12'b101100010110 
	Parameter MHPMCNT23 bound to: 12'b101100010111 
	Parameter MHPMCNT24 bound to: 12'b101100011000 
	Parameter MHPMCNT25 bound to: 12'b101100011001 
	Parameter MHPMCNT26 bound to: 12'b101100011010 
	Parameter MHPMCNT27 bound to: 12'b101100011011 
	Parameter MHPMCNT28 bound to: 12'b101100011100 
	Parameter MHPMCNT29 bound to: 12'b101100011101 
	Parameter MHPMCNT30 bound to: 12'b101100011110 
	Parameter MHPMCNT31 bound to: 12'b101100011111 
	Parameter SCNTINTEN bound to: 12'b010111000100 
	Parameter SCNTOF bound to: 12'b010111000101 
	Parameter SCNTINHBT bound to: 12'b010111001000 
	Parameter SHPMCR bound to: 12'b010111001001 
	Parameter SHPMSP bound to: 12'b010111001010 
	Parameter SHPMEP bound to: 12'b010111001011 
	Parameter SCYCLE bound to: 12'b010111100000 
	Parameter SINSTRET bound to: 12'b010111100010 
	Parameter SHPMCNT3 bound to: 12'b010111100011 
	Parameter SHPMCNT4 bound to: 12'b010111100100 
	Parameter SHPMCNT5 bound to: 12'b010111100101 
	Parameter SHPMCNT6 bound to: 12'b010111100110 
	Parameter SHPMCNT7 bound to: 12'b010111100111 
	Parameter SHPMCNT8 bound to: 12'b010111101000 
	Parameter SHPMCNT9 bound to: 12'b010111101001 
	Parameter SHPMCNT10 bound to: 12'b010111101010 
	Parameter SHPMCNT11 bound to: 12'b010111101011 
	Parameter SHPMCNT12 bound to: 12'b010111101100 
	Parameter SHPMCNT13 bound to: 12'b010111101101 
	Parameter SHPMCNT14 bound to: 12'b010111101110 
	Parameter SHPMCNT15 bound to: 12'b010111101111 
	Parameter SHPMCNT16 bound to: 12'b010111110000 
	Parameter SHPMCNT17 bound to: 12'b010111110001 
	Parameter SHPMCNT18 bound to: 12'b010111110010 
	Parameter SHPMCNT19 bound to: 12'b010111110011 
	Parameter SHPMCNT20 bound to: 12'b010111110100 
	Parameter SHPMCNT21 bound to: 12'b010111110101 
	Parameter SHPMCNT22 bound to: 12'b010111110110 
	Parameter SHPMCNT23 bound to: 12'b010111110111 
	Parameter SHPMCNT24 bound to: 12'b010111111000 
	Parameter SHPMCNT25 bound to: 12'b010111111001 
	Parameter SHPMCNT26 bound to: 12'b010111111010 
	Parameter SHPMCNT27 bound to: 12'b010111111011 
	Parameter SHPMCNT28 bound to: 12'b010111111100 
	Parameter SHPMCNT29 bound to: 12'b010111111101 
	Parameter SHPMCNT30 bound to: 12'b010111111110 
	Parameter SHPMCNT31 bound to: 12'b010111111111 
	Parameter CYCLE bound to: 12'b110000000000 
	Parameter TIME bound to: 12'b110000000001 
	Parameter INSTRET bound to: 12'b110000000010 
	Parameter HPMCNT3 bound to: 12'b110000000011 
	Parameter HPMCNT4 bound to: 12'b110000000100 
	Parameter HPMCNT5 bound to: 12'b110000000101 
	Parameter HPMCNT6 bound to: 12'b110000000110 
	Parameter HPMCNT7 bound to: 12'b110000000111 
	Parameter HPMCNT8 bound to: 12'b110000001000 
	Parameter HPMCNT9 bound to: 12'b110000001001 
	Parameter HPMCNT10 bound to: 12'b110000001010 
	Parameter HPMCNT11 bound to: 12'b110000001011 
	Parameter HPMCNT12 bound to: 12'b110000001100 
	Parameter HPMCNT13 bound to: 12'b110000001101 
	Parameter HPMCNT14 bound to: 12'b110000001110 
	Parameter HPMCNT15 bound to: 12'b110000001111 
	Parameter HPMCNT16 bound to: 12'b110000010000 
	Parameter HPMCNT17 bound to: 12'b110000010001 
	Parameter HPMCNT18 bound to: 12'b110000010010 
	Parameter HPMCNT19 bound to: 12'b110000010011 
	Parameter HPMCNT20 bound to: 12'b110000010100 
	Parameter HPMCNT21 bound to: 12'b110000010101 
	Parameter HPMCNT22 bound to: 12'b110000010110 
	Parameter HPMCNT23 bound to: 12'b110000010111 
	Parameter HPMCNT24 bound to: 12'b110000011000 
	Parameter HPMCNT25 bound to: 12'b110000011001 
	Parameter HPMCNT26 bound to: 12'b110000011010 
	Parameter HPMCNT27 bound to: 12'b110000011011 
	Parameter HPMCNT28 bound to: 12'b110000011100 
	Parameter HPMCNT29 bound to: 12'b110000011101 
	Parameter HPMCNT30 bound to: 12'b110000011110 
	Parameter HPMCNT31 bound to: 12'b110000011111 
	Parameter HPMCNT_NUM bound to: 42 - type: integer 
	Parameter HPMEVT_WIDTH bound to: 6 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter ADDRW bound to: 40 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WDATA bound to: 2'b01 
	Parameter REQ bound to: 2'b10 
	Parameter PEND bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/biu/rtl/aq_biu_apbif.v:211]
	Parameter TDT_NEXT_DM_BA bound to: 0 - type: integer 
	Parameter APB_AW bound to: 12 - type: integer 
	Parameter CORE_NUM bound to: 1 - type: integer 
	Parameter EXTHALTTRI_NUM bound to: 4 - type: integer 
	Parameter EXTRESUMETRI_NUM bound to: 4 - type: integer 
	Parameter PB_SIZE bound to: 4 - type: integer 
	Parameter IMP_EBREAK bound to: 1'b1 
	Parameter CORE_MAX_XLEN bound to: 64 - type: integer 
	Parameter NEXTDM_BASEADDR bound to: 0 - type: integer 
	Parameter SBAW bound to: 40 - type: integer 
	Parameter ALLCORE_NSCRATCH bound to: 4'b0010 
	Parameter ALLCORE_ISA bound to: 4'b0000 
	Parameter CORE_NUM_W bound to: 1 - type: integer 
	Parameter OFFSET_DATA0 bound to: 10'b0000000100 
	Parameter OFFSET_DATA1 bound to: 10'b0000000101 
	Parameter OFFSET_DATA2 bound to: 10'b0000000110 
	Parameter OFFSET_DATA3 bound to: 10'b0000000111 
	Parameter OFFSET_DATA4 bound to: 10'b0000001000 
	Parameter OFFSET_DATA5 bound to: 10'b0000001001 
	Parameter OFFSET_DATA6 bound to: 10'b0000001010 
	Parameter OFFSET_DATA7 bound to: 10'b0000001011 
	Parameter OFFSET_DATA8 bound to: 10'b0000001100 
	Parameter OFFSET_DATA9 bound to: 10'b0000001101 
	Parameter OFFSET_DATA10 bound to: 10'b0000001110 
	Parameter OFFSET_DATA11 bound to: 10'b0000001111 
	Parameter OFFSET_DMCONTROL bound to: 10'b0000010000 
	Parameter OFFSET_DMSTATUS bound to: 10'b0000010001 
	Parameter OFFSET_HARTINFO bound to: 10'b0000010010 
	Parameter OFFSET_HAWINDOW bound to: 10'b0000010101 
	Parameter OFFSET_ABSTRACTCS bound to: 10'b0000010110 
	Parameter OFFSET_COMMAND bound to: 10'b0000010111 
	Parameter OFFSET_ABSTRACTAUTO bound to: 10'b0000011000 
	Parameter OFFSET_NEXTDM bound to: 10'b0000011101 
	Parameter OFFSET_PB0 bound to: 10'b0000100000 
	Parameter OFFSET_PB1 bound to: 10'b0000100001 
	Parameter OFFSET_PB2 bound to: 10'b0000100010 
	Parameter OFFSET_PB3 bound to: 10'b0000100011 
	Parameter OFFSET_PB4 bound to: 10'b0000100100 
	Parameter OFFSET_PB5 bound to: 10'b0000100101 
	Parameter OFFSET_PB6 bound to: 10'b0000100110 
	Parameter OFFSET_PB7 bound to: 10'b0000100111 
	Parameter OFFSET_PB8 bound to: 10'b0000101000 
	Parameter OFFSET_PB9 bound to: 10'b0000101001 
	Parameter OFFSET_PB10 bound to: 10'b0000101010 
	Parameter OFFSET_PB11 bound to: 10'b0000101011 
	Parameter OFFSET_PB12 bound to: 10'b0000101100 
	Parameter OFFSET_PB13 bound to: 10'b0000101101 
	Parameter OFFSET_PB14 bound to: 10'b0000101110 
	Parameter OFFSET_PB15 bound to: 10'b0000101111 
	Parameter OFFSET_DMCS2 bound to: 10'b0000110010 
	Parameter OFFSET_SBCS bound to: 10'b0000111000 
	Parameter OFFSET_SBADDR0 bound to: 10'b0000111001 
	Parameter OFFSET_SBADDR1 bound to: 10'b0000111010 
	Parameter OFFSET_SBDATA0 bound to: 10'b0000111100 
	Parameter OFFSET_SBDATA1 bound to: 10'b0000111101 
	Parameter OFFSET_SBDATA2 bound to: 10'b0000111110 
	Parameter OFFSET_SBDATA3 bound to: 10'b0000111111 
	Parameter OFFSET_HARTSUM0 bound to: 10'b0001000000 
	Parameter OFFSET_ITR bound to: 10'b0000011111 
	Parameter OFFSET_CUSCS bound to: 10'b0001110000 
	Parameter OFFSET_CUSCMD bound to: 10'b0001110001 
	Parameter OFFSET_CUSBUF0 bound to: 10'b0001110010 
	Parameter OFFSET_CUSBUF1 bound to: 10'b0001110011 
	Parameter OFFSET_CUSBUF2 bound to: 10'b0001110100 
	Parameter OFFSET_CUSBUF3 bound to: 10'b0001110101 
	Parameter OFFSET_CUSBUF4 bound to: 10'b0001110110 
	Parameter OFFSET_CUSBUF5 bound to: 10'b0001110111 
	Parameter OFFSET_CUSBUF6 bound to: 10'b0001111000 
	Parameter OFFSET_CUSBUF7 bound to: 10'b0001111001 
	Parameter OFFSET_COMPID bound to: 10'b0001111111 
	Parameter TDT_DM_THEAD_JEP106_ID bound to: 12'b101101101111 
	Parameter TDT_DM_VERSION bound to: 4'b0010 
	Parameter TDT_DM_COMP_TYPE bound to: 12'b000000000000 
	Parameter TDT_DM_COMP_VERSION bound to: 8'b00000001 
	Parameter TDT_DM_RV_DSCR0_ADDR bound to: 12'b011110110010 
	Parameter TDT_DM_RV_DSCR1_ADDR bound to: 12'b011110110011 
	Parameter TDT_DM_RV_SYSTEM_OPCODE bound to: 7'b1110011 
	Parameter TDT_DM_RV_CSRRW_FUNC3 bound to: 3'b001 
	Parameter TDT_DM_RV_CSRRC_FUNC3 bound to: 3'b011 
	Parameter TDT_DM_RV_ZERO_GPR bound to: 5'b00000 
	Parameter TDT_DM_RV_EBREAK bound to: 1048691 - type: integer 
	Parameter TDT_DM_RV_CEBREAK bound to: 36866 - type: integer 
	Parameter REGACC_IDLE bound to: 4'b0000 
	Parameter REGACC_WDSC0 bound to: 4'b0001 
	Parameter REGACC_RDSC0 bound to: 4'b0010 
	Parameter REGACC_X6_2_DSC1 bound to: 4'b0011 
	Parameter REGACC_DSC1_2_X6 bound to: 4'b0100 
	Parameter REGACC_DSC0_2_G bound to: 4'b0101 
	Parameter REGACC_G_2_DSC0 bound to: 4'b0110 
	Parameter REGACC_C_2_X6 bound to: 4'b0111 
	Parameter REGACC_X6_2_C bound to: 4'b1000 
	Parameter REGACC_X6_2_DSC0 bound to: 4'b1001 
	Parameter REGACC_DSC0_2_X6 bound to: 4'b1010 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter ADD_ALIAN_BITS bound to: 16 - type: integer 
	Parameter ADD_ALIAN_W bound to: 4 - type: integer 
	Parameter MSIP0 bound to: 16'b0000000000000000 
	Parameter MSIP1 bound to: 16'b0000000000000100 
	Parameter MSIP2 bound to: 16'b0000000000001000 
	Parameter MSIP3 bound to: 16'b0000000000001100 
	Parameter MTIMECMP0 bound to: 16'b0100000000000000 
	Parameter MTIMECMPH0 bound to: 16'b0100000000000100 
	Parameter MTIMECMP1 bound to: 16'b0100000000001000 
	Parameter MTIMECMPH1 bound to: 16'b0100000000001100 
	Parameter MTIMECMP2 bound to: 16'b0100000000010000 
	Parameter MTIMECMPH2 bound to: 16'b0100000000010100 
	Parameter MTIMECMP3 bound to: 16'b0100000000011000 
	Parameter MTIMECMPH3 bound to: 16'b0100000000011100 
	Parameter SSIP0 bound to: 16'b1100000000000000 
	Parameter SSIP1 bound to: 16'b1100000000000100 
	Parameter SSIP2 bound to: 16'b1100000000001000 
	Parameter SSIP3 bound to: 16'b1100000000001100 
	Parameter STIMECMP0 bound to: 16'b1101000000000000 
	Parameter STIMECMPH0 bound to: 16'b1101000000000100 
	Parameter STIMECMP1 bound to: 16'b1101000000001000 
	Parameter STIMECMPH1 bound to: 16'b1101000000001100 
	Parameter STIMECMP2 bound to: 16'b1101000000010000 
	Parameter STIMECMPH2 bound to: 16'b1101000000010100 
	Parameter STIMECMP3 bound to: 16'b1101000000011000 
	Parameter STIMECMPH3 bound to: 16'b1101000000011100 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter HART_NUM bound to: 5'b00001 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter MAX_HART_NUM bound to: 32 - type: integer 
	Parameter CORE_ID bound to: 2 - type: integer 
	Parameter SLV_NUM bound to: 5 - type: integer 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter ECH_RD bound to: 32 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [E:/G2_C906/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [E:/G2_C906/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [E:/G2_C906/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter ECH_RD bound to: 32 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter RD_NUM bound to: 8 - type: integer 
	Parameter CLOG_BIT bound to: 3 - type: integer 
	Parameter RD_BIT bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter ARBTRATE bound to: 2'b01 
	Parameter ARB_DELAY bound to: 2'b10 
	Parameter WRITE_CLAIM bound to: 2'b11 
	Parameter ADD_NUM bound to: 768 - type: integer 
	Parameter ADD_RD_WITH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/plic/rtl/plic_arb_ctrl.v:215]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [E:/G2_C906/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [E:/G2_C906/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [E:/G2_C906/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
	Parameter PRIO_BIT bound to: 6 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter INT_NUM bound to: 1024 - type: integer 
	Parameter SEL_NUM bound to: 4 - type: integer 
	Parameter ECH_RD bound to: 32 - type: integer 
	Parameter ROUND_WIDTH bound to: 5 - type: integer 
	Parameter ROUND bound to: 32 - type: integer 
	Parameter SEL_BIT bound to: 5 - type: integer 
	Parameter SEL_NUM bound to: 32 - type: integer 
	Parameter DATA bound to: 10 - type: integer 
	Parameter SEL_BIT bound to: 5 - type: integer 
	Parameter SEL_NUM bound to: 32 - type: integer 
	Parameter DATA bound to: 6 - type: integer 
	Parameter SEL_BIT bound to: 5 - type: integer 
	Parameter SEL_NUM bound to: 32 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter PRIO_BIT bound to: 6 - type: integer 
	Parameter SEL_NUM bound to: 9 - type: integer 
	Parameter SEL_BIT bound to: 4 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter PRIO_BIT bound to: 6 - type: integer 
	Parameter PRIO_NUM bound to: 64 - type: integer 
	Parameter INT_INFO bound to: 16 - type: integer 
	Parameter DATA bound to: 9 - type: integer 
	Parameter SEL bound to: 64 - type: integer 
	Parameter SEL_BIT bound to: 6 - type: integer 
	Parameter DATA bound to: 10 - type: integer 
	Parameter SEL bound to: 9 - type: integer 
	Parameter SEL_BIT bound to: 4 - type: integer 
	Parameter ADDR bound to: 27 - type: integer 
	Parameter SLAVE bound to: 5 - type: integer 
	Parameter FLOP bound to: 1 - type: integer 
	Parameter SLV_DIV_TMP bound to: 1 - type: integer 
	Parameter SLV_LEFT bound to: 1 - type: integer 
	Parameter SLV_DIV bound to: 2 - type: integer 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter MAX_HART_NUM bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 5'b00001 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter IE_ADDR bound to: 13 - type: integer 
	Parameter ICT_ADDR bound to: 18 - type: integer 
	Parameter HART_CT_DIV_TMP bound to: 0 - type: integer 
	Parameter CT_LEFT_NUM bound to: 1 - type: integer 
	Parameter HART_CT_DIV bound to: 1 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
	Parameter DATA bound to: 32 - type: integer 
	Parameter DATA bound to: 5 - type: integer 
	Parameter ADDR bound to: 13 - type: integer 
	Parameter SLAVE bound to: 5'b00001 
	Parameter FLOP bound to: 1 - type: integer 
	Parameter SLV_DIV_TMP bound to: 0 - type: integer 
	Parameter SLV_LEFT bound to: 1 - type: integer 
	Parameter SLV_DIV bound to: 1 - type: integer 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter ADDR bound to: 12 - type: integer 
	Parameter PRIO_SPLIT1 bound to: 2 - type: integer 
	Parameter RE_INT_NUM bound to: 256 - type: integer 
	Parameter LEFT_INT bound to: 0 - type: integer 
	Parameter PRIO_SLV_NUM bound to: 2 - type: integer 
	Parameter PRIO_SPLIT1_FOR_CMP bound to: 2 - type: integer 
	Parameter FILL_LEFT_INT bound to: 1 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter SIGNAL_WIDTH bound to: 256 - type: integer 
	Parameter FLOP_NUM bound to: 3 - type: integer 
	Parameter ADDR bound to: 12 - type: integer 
	Parameter SLAVE bound to: 2 - type: integer 
	Parameter FLOP bound to: 1 - type: integer 
	Parameter SLV_DIV_TMP bound to: 0 - type: integer 
	Parameter SLV_LEFT bound to: 2 - type: integer 
	Parameter SLV_DIV bound to: 1 - type: integer 
	Parameter DTM_ABITS bound to: 10 - type: integer 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_FSM2_RSTCNT bound to: 80 - type: integer 
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter DTM_ABITS bound to: 6'b001010 
	Parameter DTM_NDMIREG_WIDTH bound to: 8'b00100000 
	Parameter DTM_IRREG_WIDTH bound to: 8'b00000101 
	Parameter DTM_FSM2_RSTCNT bound to: 7'b1010000 
	Parameter DTM_DMIREG_WIDTH bound to: 8'b00101011 
	Parameter DTM_DMIREG_ACC_WIDTH bound to: 8'b00100001 
	Parameter DTM_DMIACCREG_WIDTH bound to: 8'b00000001 
	Parameter TAP5_RESET bound to: 4'b0000 
	Parameter TAP5_IDLE bound to: 4'b0001 
	Parameter TAP5_SELECT_DR_SCAN bound to: 4'b0011 
	Parameter TAP5_SELECT_IR_SCAN bound to: 4'b0010 
	Parameter TAP5_CAPTURE_IR bound to: 4'b0110 
	Parameter TAP5_SHIFT_IR bound to: 4'b0100 
	Parameter TAP5_EXIT1_IR bound to: 4'b0101 
	Parameter TAP5_UPDATE_IR bound to: 4'b0111 
	Parameter TAP5_CAPTURE_DR bound to: 4'b1011 
	Parameter TAP5_SHIFT_DR bound to: 4'b1010 
	Parameter TAP5_EXIT1_DR bound to: 4'b1000 
	Parameter TAP5_UPDATE_DR bound to: 4'b1001 
	Parameter TAP5_PAUSE_IR bound to: 4'b1101 
	Parameter TAP5_EXIT2_IR bound to: 4'b1111 
	Parameter TAP5_PAUSE_DR bound to: 4'b1100 
	Parameter TAP5_EXIT2_DR bound to: 4'b1110 
	Parameter TAP2_RESET bound to: 4'b0000 
	Parameter TAP2_START bound to: 4'b0001 
	Parameter TAP2_RW bound to: 4'b0010 
	Parameter TAP2_RS bound to: 4'b0011 
	Parameter TAP2_TRN1 bound to: 4'b0100 
	Parameter TAP2_DATA bound to: 4'b0101 
	Parameter TAP2_SYNC bound to: 4'b0110 
	Parameter TAP2_PARITY bound to: 4'b0111 
	Parameter TAP2_TRN2 bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:124]
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_ABITS bound to: 10 - type: integer 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter IDCODE bound to: 5'b00001 
	Parameter DMI_ACC bound to: 5'b00010 
	Parameter DTMCS bound to: 5'b10000 
	Parameter DMI bound to: 5'b10001 
	Parameter DTM_DMIREG_WIDTH bound to: 44 - type: integer 
	Parameter DTM_DMIACCREG_WIDTH bound to: 1 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_ABITS bound to: 6'b001010 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter IDCODE bound to: 5'b00001 
	Parameter DMI_ACC bound to: 5'b00010 
	Parameter DTMCS bound to: 5'b10000 
	Parameter DMI bound to: 5'b10001 
	Parameter IDCODE_REG_DEFINE bound to: 32'b00010000000000000000101101101111 
	Parameter DTM_VERSION bound to: 4'b0001 
	Parameter IDLE_CYCLE bound to: 3'b111 
	Parameter PADDR_HIGH_WIDTH bound to: 0 - type: integer 
	Parameter PADDR_LOW_WIDTH bound to: 10 - type: integer 
	Parameter DTM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PADDR_WIDTH bound to: 12 - type: integer 
	Parameter SLAVE_NUM bound to: 1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter APB_SETUP bound to: 2'b01 
	Parameter APB_ACCESS bound to: 2'b10 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter SRAM_START bound to: 40'b0000000000000000000000000000000000000000 
	Parameter SRAM_END bound to: 40'b0000000000000000111111111111111111111111 
	Parameter ERR1_START bound to: 40'b0000000000000001000000000000000000000000 
	Parameter ERR1_END bound to: 40'b0000000000001111111111111111111111111111 
	Parameter APB_START bound to: 40'b0000000000010000000000000000000000000000 
	Parameter APB_END bound to: 40'b0000000000011111111111111111111111111111 
	Parameter ERR2_START bound to: 40'b0000000000100000000000000000000000000000 
	Parameter ERR2_END bound to: 40'b1111111111111111111111111111111111111111 
	Parameter ENTRY_NUM bound to: 8 - type: integer 
	Parameter NUM bound to: 3 - type: integer 
	Parameter SRAM_START bound to: 40'b0000000000000000000000000000000000000000 
	Parameter SRAM_END bound to: 40'b0000000000000000000000011111111111111111 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter WRITE_RESP bound to: 2'b10 
	Parameter READ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/logical/axi/axi_slave128.v:248]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/logical/axi/axi_slave128.v:421]
INFO: [Synth 8-226] default block is never used [E:/G2_C906/logical/axi/axi_slave128.v:458]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter WRAP_WIDTH bound to: 8 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter WRITE_RESP bound to: 2'b10 
	Parameter READ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/G2_C906/logical/axi/axi_err128.v:246]
INFO: [Common 17-14] Message 'Synth 8-226' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WRAP_WIDTH bound to: 8 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter MEMDEPTH bound to: 2048 - type: integer 
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:196]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:204]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:211]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:218]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:225]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:233]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:240]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:247]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:254]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:261]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:268]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:275]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:282]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:289]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:296]
WARNING: [Synth 8-689] width (14) of port connection 'PortAAddr' does not match port width (11) of module 'ram__parameterized0' [E:/G2_C906/logical/mem/f_spsram_32768x128.v:303]
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter RD_AXI bound to: 9'b000000010 
	Parameter WR_AHB bound to: 9'b000000100 
	Parameter WR_LAST_DATA bound to: 9'b000001000 
	Parameter RESP_AXI bound to: 9'b000010000 
	Parameter RD_AHB bound to: 9'b000100000 
	Parameter RD_LAST_DATA bound to: 9'b001000000 
	Parameter WR_AXI bound to: 9'b010000000 
	Parameter WT_DB_WR bound to: 9'b100000000 
	Parameter MEM_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 14 - type: integer 
	Parameter MEMDEPTH bound to: 16384 - type: integer 
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:449]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:456]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:463]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:470]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:477]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:484]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:491]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:498]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:505]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:512]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:519]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:526]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:533]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:540]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:547]
WARNING: [Synth 8-689] width (20) of port connection 'PortAAddr' does not match port width (14) of module 'ram__parameterized1' [E:/G2_C906/logical/mem/mem_ctrl.v:554]
	Parameter IDLE bound to: 3'b000 
	Parameter LATCH bound to: 3'b001 
	Parameter W_SELECT bound to: 3'b010 
	Parameter R_SELECT bound to: 3'b011 
	Parameter ENABLE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [E:/G2_C906/logical/apb/apb_bridge.v:206]
WARNING: [Synth 8-567] referenced signal 'prdata_s8' should be on the sensitivity list [E:/G2_C906/logical/apb/apb_bridge.v:413]
	Parameter RBR bound to: 6'b000000 
	Parameter THR bound to: 6'b000000 
	Parameter DLL bound to: 6'b000000 
	Parameter DLH bound to: 6'b000001 
	Parameter IER bound to: 6'b000001 
	Parameter IIR bound to: 6'b000010 
	Parameter LCR bound to: 6'b000011 
	Parameter LSR bound to: 6'b000101 
	Parameter USR bound to: 6'b011111 
	Parameter IDLE bound to: 5'b00001 
	Parameter START bound to: 5'b00010 
	Parameter DATA bound to: 5'b00100 
	Parameter PARITY bound to: 5'b01000 
	Parameter STOP bound to: 5'b10000 
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter DATA bound to: 6'b000100 
	Parameter PARITY bound to: 6'b001000 
	Parameter STOP bound to: 6'b010000 
	Parameter CLECT_SIG bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/G2_C906/logical/common/timer.v:211]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1825.531 ; gain = 711.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1842.297 ; gain = 728.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1842.297 ; gain = 728.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1842.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc]
WARNING: [Vivado 12-4383] DRC RTSTAT-1 may not change severity [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'jtg_clk_IBUF'. [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/c906_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/c906_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2336.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 2336.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2336.723 ; gain = 1222.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2336.723 ; gain = 1222.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2336.723 ; gain = 1222.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ref_cur_st_reg' in module 'aq_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'pf_cur_st_reg' in module 'aq_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'iop_cur_st_reg' in module 'aq_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'bht_inv_cur_st_reg' in module 'aq_ifu_bht'
INFO: [Synth 8-802] inferred FSM for state register 'bht_ref_cur_st_reg' in module 'aq_ifu_bht'
INFO: [Synth 8-802] inferred FSM for state register 'vec_cur_state_reg' in module 'aq_ifu_vec'
INFO: [Synth 8-802] inferred FSM for state register 'amo_cur_state_reg' in module 'aq_idu_id_split'
INFO: [Synth 8-802] inferred FSM for state register 'mul_cur_state_reg' in module 'aq_iu_mul'
INFO: [Synth 8-802] inferred FSM for state register 'div_cur_state_reg' in module 'aq_iu_div'
INFO: [Synth 8-802] inferred FSM for state register 'fdsu_cur_state_reg' in module 'aq_fdsu_scalar_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'sseg_cur_state_reg' in module 'aq_vlsu_lsu_if'
INFO: [Synth 8-802] inferred FSM for state register 'dc_cur_state_reg' in module 'aq_lsu_dc'
INFO: [Synth 8-802] inferred FSM for state register 'lfb_cur_state_reg' in module 'aq_lsu_lfb_entry'
INFO: [Synth 8-802] inferred FSM for state register 'stb_cur_state_reg' in module 'aq_lsu_stb_entry'
INFO: [Synth 8-802] inferred FSM for state register 'merge_cur_state_reg' in module 'aq_lsu_stb'
INFO: [Synth 8-802] inferred FSM for state register 'burst_cur_state_reg' in module 'aq_lsu_stb'
INFO: [Synth 8-802] inferred FSM for state register 'rdl_cur_state_reg' in module 'aq_lsu_rdl'
INFO: [Synth 8-802] inferred FSM for state register 'vb_cur_state_reg' in module 'aq_lsu_vb'
INFO: [Synth 8-802] inferred FSM for state register 'amr_cur_state_reg' in module 'aq_lsu_amr'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_cur_state_reg' in module 'aq_lsu_mcic'
INFO: [Synth 8-802] inferred FSM for state register 'dt_cur_state_reg' in module 'aq_lsu_dtif'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'aq_cp0_lpmd'
INFO: [Synth 8-802] inferred FSM for state register 'rst_cache_inv_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'icache_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'bht_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'dcache_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'mmu_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'fence_cur_state_reg' in module 'aq_cp0_fence_inst'
INFO: [Synth 8-802] inferred FSM for state register 'flush_cur_state_reg' in module 'aq_rtu_retire'
INFO: [Synth 8-802] inferred FSM for state register 'ref_cur_st_reg' in module 'aq_mmu_utlb'
INFO: [Synth 8-802] inferred FSM for state register 'tlbp_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'tlbr_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'tlbwi_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'tlbwr_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'tlbiasid_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'tlbiall_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'tlbiva_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'arb_cur_st_reg' in module 'aq_mmu_arb'
INFO: [Synth 8-802] inferred FSM for state register 'read_cur_st_reg' in module 'aq_mmu_arb'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_cur_st_reg' in module 'aq_mmu_ptw'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'aq_dtu_cdc'
INFO: [Synth 8-802] inferred FSM for state register 'apb_cur_state_reg' in module 'aq_biu_apbif'
INFO: [Synth 8-802] inferred FSM for state register 'regacc_cur_state_reg' in module 'tdt_dm'
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'plic_arb_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'tdt_apb_master'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi_slave128'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi_err128'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'apb_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'uart_trans'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IOP_IDLE |                               00 |                               00
                IOP_WRTE |                               01 |                               10
                IOP_READ |                               10 |                               01
                IOP_FLOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iop_cur_st_reg' using encoding 'sequential' in module 'aq_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                 PF_READ |                         00000010 |                              001
                  PF_CHK |                         00000100 |                              010
                  PF_REQ |                         00001000 |                              011
                 PF_WFC0 |                         00010000 |                              100
                 PF_WFC1 |                         00100000 |                              101
                 PF_WFC2 |                         01000000 |                              110
                 PF_WFC3 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pf_cur_st_reg' using encoding 'one-hot' in module 'aq_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    WFPA |                            00010 |                              100
                     REQ |                            00100 |                              001
                    INIT |                            01000 |                              010
                     WFC |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_cur_st_reg' using encoding 'one-hot' in module 'aq_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_REF_IDLE |                            00001 |                              000
           BHT_REF_READ1 |                            00010 |                              001
           BHT_REF_READ2 |                            00100 |                              010
            BHT_REF_WRTE |                            01000 |                              110
             BHT_REF_UPD |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_ref_cur_st_reg' using encoding 'one-hot' in module 'aq_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_INV_IDLE |                              001 |                               00
            BHT_INV_WRTE |                              010 |                               10
            BHT_INV_READ |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_inv_cur_st_reg' using encoding 'one-hot' in module 'aq_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               01
                 iSTATE0 |                               01 |                               11
                 iSTATE2 |                               10 |                               10
                 iSTATE1 |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vec_cur_state_reg' using encoding 'sequential' in module 'aq_ifu_vec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AMO_IDLE |                            00001 |                              000
                  AMO_LR |                            00010 |                              100
                  AMO_SC |                            00100 |                              101
                 AMO_AMO |                            01000 |                              001
                  AMO_AQ |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'amo_cur_state_reg' using encoding 'one-hot' in module 'aq_idu_id_split'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                  SPLIT0 |                             0010 |                               01
                  SPLIT1 |                             0100 |                               10
                   CMPLT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mul_cur_state_reg' using encoding 'one-hot' in module 'aq_iu_mul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                    WFWB |                           000010 |                              101
                    WFI2 |                           000100 |                              001
                   ALIGN |                           100000 |                              010
                    ITER |                           010000 |                              011
                   CMPLT |                           001000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'div_cur_state_reg' using encoding 'one-hot' in module 'aq_iu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                     ID0 |                              001 |                              110
                    WFI2 |                              010 |                              001
                     ID1 |                              100 |                              111
                    ITER |                              011 |                              010
                     RND |                              101 |                              011
                    PACK |                              110 |                              100
                    WFWB |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fdsu_cur_state_reg' using encoding 'sequential' in module 'aq_fdsu_scalar_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SSEG_IDLE |                              000 |                             0000
       SSEG_FWD_DATA_PRE |                              001 |                             1100
                SSEG_FWD |                              010 |                             1101
              SSEG_MERGE |                              011 |                             1001
                 SSEG_WB |                              100 |                             1010
               SSEG_WAIT |                              101 |                             1110
               SSEG_EXPT |                              110 |                             1111
          SSEG_EXPT_IDLE |                              111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sseg_cur_state_reg' using encoding 'sequential' in module 'aq_vlsu_lsu_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     DCS |                               01 |                               01
                     FRZ |                               11 |                               10
                   REPLY |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dc_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LFB_IDLE |                         00000010 |                              000
                LFB_WRDL |                         10000000 |                              001
                 LFB_RDL |                         01000000 |                              010
                LFB_RBUS |                         00100000 |                              011
               LFB_REF_1 |                         00010000 |                              100
               LFB_REF_2 |                         00001000 |                              101
               LFB_REF_3 |                         00000100 |                              110
               LFB_REF_4 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lfb_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_lfb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STB_IDLE |                              000 |                             0000
                 STB_RDL |                              111 |                             0110
                STB_WRDL |                              110 |                             0111
                STB_WLFB |                              101 |                             0001
                 STB_FWD |                              100 |                             1000
                 STB_WCA |                              011 |                             0010
               STB_MERGE |                              010 |                             0011
                STB_WBUS |                              001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stb_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_stb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              BURST_WFR0 |                      00100000000 |                             0000
             BURST_DATA0 |                      00000000001 |                             0100
              BURST_WFR1 |                      00000000010 |                             0001
             BURST_DATA1 |                      01000000000 |                             0101
              BURST_WFR2 |                      00000100000 |                             0010
             BURST_DATA2 |                      00001000000 |                             0110
              BURST_WFR3 |                      00000000100 |                             0011
             BURST_DATA3 |                      00000001000 |                             0111
            BURST_EMPTY1 |                      10000000000 |                             1001
            BURST_EMPTY2 |                      00010000000 |                             1010
            BURST_EMPTY3 |                      00000010000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'burst_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_stb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MERGE_IDLE |                            00001 |                              000
             MERGE_FIRST |                            10000 |                              001
             MERGE_SECND |                            01000 |                              010
             MERGE_ABORT |                            00100 |                              011
               MERGE_WFC |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'merge_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_stb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RDL_IDLE |                   00000000010000 |                             0000
            RDL_DIRTY_RD |                   01000000000000 |                             0001
          RDL_DIRTY_UPDT |                   00000000100000 |                             0010
              RDL_TAG_RD |                   00000000000001 |                             0011
            RDL_TAG_UPDT |                   00000000000010 |                             0100
               RDL_CHECK |                   00000000000100 |                             0101
                 RDL_WVB |                   00001000000000 |                             1100
           RDL_DATA_RD_0 |                   00010000000000 |                             1000
           RDL_DATA_RD_1 |                   10000000000000 |                             1001
           RDL_DATA_RD_2 |                   00100000000000 |                             1010
           RDL_DATA_RD_3 |                   00000001000000 |                             1011
              RDL_ACHECK |                   00000010000000 |                             0111
                 RDL_INV |                   00000100000000 |                             0110
                RDL_LAST |                   00000000001000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdl_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_rdl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 VB_IDLE |                        000000100 |                             0000
               VB_DATA_0 |                        010000000 |                             1000
               VB_DATA_1 |                        100000000 |                             1001
               VB_DATA_2 |                        001000000 |                             1010
               VB_DATA_3 |                        000010000 |                             1011
            VB_ALIAS_REQ |                        000000001 |                             0011
            VB_ALIAS_WFC |                        000000010 |                             0100
              VB_BUS_REQ |                        000100000 |                             0001
              VB_BUS_WFC |                        000001000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vb_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_vb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AMR_IDLE |                            00001 |                              000
           AMR_MISS_WAIT |                            00100 |                              001
                AMR_CALS |                            00010 |                              101
                AMR_CHCK |                            01000 |                              110
                AMR_FUNC |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'amr_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_amr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PTW_IDLE |                               00 |                               00
          PTW_REQ_DCACHE |                               01 |                               01
           PTW_WAIT_DATA |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_mcic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                ADDR_CHK |                              001 |                              001
               WAIT_PIPE |                              010 |                              100
               WAIT_DATA |                              011 |                              011
                DATA_CHK |                              100 |                              010
              WAIT_CMPLT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dt_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_dtif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    WAIT |                              010 |                               01
                    LPMD |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_lpmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dcache_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mmu_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icache_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                                0 |                               00
                 RST_WFC |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_cache_inv_reg' using encoding 'sequential' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FNC_IDLE |                           000001 |                              000
                FNC_CDCA |                           010000 |                              010
                FNC_CMMU |                           001000 |                              011
                FNC_IICA |                           000100 |                              100
                FNC_FENC |                           100000 |                              001
               FNC_CMPLT |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fence_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_fence_inst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FLUSH_IDLE |                              000 |                              000
                FLUSH_FE |                              001 |                              001
              FLUSH_WAIT |                              010 |                              100
                FLUSH_BE |                              011 |                              010
             FLUSH_FE_BE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flush_cur_state_reg' using encoding 'sequential' in module 'aq_rtu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     WFG |                               01 |                               01
                     WFC |                               10 |                               10
                     ABT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_cur_st_reg' using encoding 'sequential' in module 'aq_mmu_utlb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RIDLE |                              001 |                               00
                    RWFG |                              010 |                               01
                    RWFC |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbr_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WIIDLE |                              001 |                               00
                   WIWFG |                              010 |                               01
                   WIWFC |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbwi_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                             0001 |                               00
                   WRWFG |                             0010 |                               10
                   WRTAG |                             0100 |                               01
                   WRWFC |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbwr_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IVA_IDLE |                   00000000000001 |                             0000
               IVA_4K_RD |                   00000000000010 |                             0010
              IVA_4K_CMP |                   00000000000100 |                             0011
               IVA_4K_WR |                   00000000001000 |                             0100
               IVA_4K_WT |                   00000000010000 |                             0101
               IVA_2M_RD |                   00000000100000 |                             0110
              IVA_2M_CMP |                   00000001000000 |                             0111
               IVA_2M_WR |                   00000010000000 |                             1000
               IVA_2M_WT |                   00000100000000 |                             1001
               IVA_1G_RD |                   00001000000000 |                             1010
              IVA_1G_CMP |                   00010000000000 |                             1011
               IVA_1G_WR |                   00100000000000 |                             1100
               IVA_1G_WT |                   01000000000000 |                             1101
               IVA_CMPLT |                   10000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbiva_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   PIDLE |                              001 |                               00
                    PWFG |                              010 |                               01
                    PWFC |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbp_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IASID_IDLE |                           000001 |                              000
                IASID_RD |                           000010 |                              001
               IASID_WFC |                           000100 |                              010
                IASID_WT |                           001000 |                              011
               IASID_FIN |                           010000 |                              101
               IASID_NWT |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbiasid_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IALL_IDLE |                              001 |                               00
                IALL_WFC |                              010 |                               01
                IALL_FIN |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbiall_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ARB_IDLE |                               00 |                               00
               ARB_IUTLB |                               01 |                               01
               ARB_DUTLB |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_cur_st_reg' using encoding 'sequential' in module 'aq_mmu_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               READ_IDLE |                               00 |                               00
                 READ_4K |                               01 |                               01
                 READ_2M |                               10 |                               11
                 READ_1G |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_cur_st_reg' using encoding 'sequential' in module 'aq_mmu_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   PULSE |                             0010 |                               01
              HAVE_RESET |                             0100 |                               10
                 PENDING |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'aq_dtu_cdc'
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_af_latch_reg' [E:/G2_C906/gen_rtl/common/rtl/BUFGCE.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             REGACC_IDLE |                             0000 |                             0000
            REGACC_WDSC0 |                             0001 |                             0001
         REGACC_DSC0_2_G |                             0010 |                             0101
         REGACC_G_2_DSC0 |                             0011 |                             0110
        REGACC_X6_2_DSC1 |                             0100 |                             0011
        REGACC_DSC0_2_X6 |                             0101 |                             1010
           REGACC_X6_2_C |                             0110 |                             1000
           REGACC_C_2_X6 |                             0111 |                             0111
        REGACC_X6_2_DSC0 |                             1000 |                             1001
        REGACC_DSC1_2_X6 |                             1001 |                             0100
            REGACC_RDSC0 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regacc_cur_state_reg' using encoding 'sequential' in module 'tdt_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                ARBTRATE |                             0010 |                               01
               ARB_DELAY |                             0100 |                               10
             WRITE_CLAIM |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_state_reg' using encoding 'one-hot' in module 'plic_arb_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               APB_SETUP |                               01 |                               01
              APB_ACCESS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'tdt_apb_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               11
                   WRITE |                               10 |                               01
              WRITE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi_slave128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               11
                   WRITE |                               10 |                               01
              WRITE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi_err128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                R_SELECT |                              001 |                              011
                  ENABLE |                              010 |                              100
                   LATCH |                              011 |                              001
                W_SELECT |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'apb_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                   START |                            00010 |                            00010
                    DATA |                            00100 |                            00100
                  PARITY |                            01000 |                            01000
                    STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'uart_trans'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
                    DATA |                           000100 |                           000100
                  PARITY |                           001000 |                           001000
                    STOP |                           010000 |                           010000
               CLECT_SIG |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'uart_receive'
WARNING: [Synth 8-327] inferring latch for variable 'prdata_reg' [E:/G2_C906/logical/clk/fpga_clk_gen.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2336.723 ; gain = 1222.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  111 Bit       Adders := 2     
	   2 Input  106 Bit       Adders := 1     
	   4 Input   69 Bit       Adders := 1     
	   4 Input   67 Bit       Adders := 1     
	   3 Input   67 Bit       Adders := 2     
	   3 Input   65 Bit       Adders := 2     
	   2 Input   65 Bit       Adders := 10    
	   2 Input   64 Bit       Adders := 10    
	   3 Input   60 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 1     
	   3 Input   55 Bit       Adders := 1     
	   2 Input   54 Bit       Adders := 1     
	   3 Input   54 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 1     
	   2 Input   41 Bit       Adders := 2     
	   3 Input   41 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 12    
	   3 Input   40 Bit       Adders := 8     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   3 Input   29 Bit       Adders := 16    
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   5 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 17    
	   3 Input    8 Bit       Adders := 14    
	   2 Input    7 Bit       Adders := 16    
	   3 Input    7 Bit       Adders := 12    
	   2 Input    6 Bit       Adders := 19    
	   3 Input    6 Bit       Adders := 15    
	   2 Input    5 Bit       Adders := 22    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 21    
	   6 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 21    
	   2 Input    2 Bit       Adders := 75    
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input    255 Bit         XORs := 1     
	   2 Input    111 Bit         XORs := 1     
	   4 Input    106 Bit         XORs := 1     
	   2 Input    106 Bit         XORs := 1     
	   4 Input     83 Bit         XORs := 2     
	   2 Input     83 Bit         XORs := 2     
	   3 Input     82 Bit         XORs := 2     
	   4 Input     82 Bit         XORs := 10    
	   2 Input     82 Bit         XORs := 10    
	   4 Input     68 Bit         XORs := 1     
	   2 Input     68 Bit         XORs := 1     
	   3 Input     67 Bit         XORs := 2     
	   3 Input     66 Bit         XORs := 5     
	   4 Input     66 Bit         XORs := 4     
	   2 Input     66 Bit         XORs := 4     
	   2 Input     64 Bit         XORs := 2     
	   2 Input     54 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 303   
	   3 Input      1 Bit         XORs := 3     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              213 Bit    Registers := 1     
	              180 Bit    Registers := 1     
	              128 Bit    Registers := 16    
	              116 Bit    Registers := 1     
	              111 Bit    Registers := 3     
	               85 Bit    Registers := 1     
	               84 Bit    Registers := 2     
	               79 Bit    Registers := 2     
	               71 Bit    Registers := 8     
	               69 Bit    Registers := 3     
	               64 Bit    Registers := 138   
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               58 Bit    Registers := 3     
	               57 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 3     
	               40 Bit    Registers := 72    
	               39 Bit    Registers := 1     
	               34 Bit    Registers := 14    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 90    
	               29 Bit    Registers := 11    
	               28 Bit    Registers := 56    
	               27 Bit    Registers := 8     
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 11    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 94    
	               15 Bit    Registers := 25    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 18    
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 44    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 222   
	                7 Bit    Registers := 40    
	                6 Bit    Registers := 63    
	                5 Bit    Registers := 317   
	                4 Bit    Registers := 112   
	                3 Bit    Registers := 144   
	                2 Bit    Registers := 258   
	                1 Bit    Registers := 2872  
+---RAMs : 
	             256K Bit	(32768 X 8 bit)          RAMs := 16    
	             128K Bit	(16384 X 8 bit)          RAMs := 16    
	              16K Bit	(2048 X 8 bit)          RAMs := 48    
	               7K Bit	(256 X 29 bit)          RAMs := 2     
	               3K Bit	(64 X 48 bit)          RAMs := 2     
	               2K Bit	(64 X 44 bit)          RAMs := 2     
	             1024 Bit	(1024 X 1 bit)          RAMs := 272   
	             1024 Bit	(8 X 128 bit)          RAMs := 1     
	              256 Bit	(256 X 1 bit)          RAMs := 1     
	              128 Bit	(128 X 1 bit)          RAMs := 8     
	              128 Bit	(64 X 2 bit)          RAMs := 1     
	               64 Bit	(64 X 1 bit)          RAMs := 232   
+---Muxes : 
	   2 Input  311 Bit        Muxes := 3     
	   2 Input  265 Bit        Muxes := 7     
	   5 Input  265 Bit        Muxes := 1     
	   3 Input  213 Bit        Muxes := 1     
	   3 Input  212 Bit        Muxes := 1     
	   3 Input  211 Bit        Muxes := 1     
	   2 Input  180 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 19    
	   4 Input  128 Bit        Muxes := 6     
	   3 Input  128 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 1     
	   2 Input  111 Bit        Muxes := 3     
	   4 Input  111 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 4     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 293   
	   3 Input   64 Bit        Muxes := 70    
	   4 Input   64 Bit        Muxes := 25    
	   7 Input   64 Bit        Muxes := 2     
	   6 Input   64 Bit        Muxes := 2     
	  68 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 2     
	  30 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 4     
	   2 Input   60 Bit        Muxes := 4     
	   4 Input   60 Bit        Muxes := 2     
	   2 Input   59 Bit        Muxes := 4     
	   2 Input   58 Bit        Muxes := 3     
	   3 Input   58 Bit        Muxes := 2     
	   2 Input   57 Bit        Muxes := 10    
	   2 Input   56 Bit        Muxes := 3     
	   2 Input   55 Bit        Muxes := 4     
	   3 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 13    
	  66 Input   54 Bit        Muxes := 1     
	  13 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 21    
	  54 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 22    
	   3 Input   52 Bit        Muxes := 3     
	   2 Input   44 Bit        Muxes := 8     
	   5 Input   44 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 56    
	   2 Input   39 Bit        Muxes := 3     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   4 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 86    
	   7 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 4     
	  16 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	  39 Input   32 Bit        Muxes := 1     
	  24 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   8 Input   31 Bit        Muxes := 1     
	   6 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 20    
	   9 Input   28 Bit        Muxes := 1     
	   4 Input   28 Bit        Muxes := 1     
	  30 Input   28 Bit        Muxes := 8     
	   2 Input   27 Bit        Muxes := 3     
	  25 Input   26 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 12    
	  25 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 13    
	   4 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 9     
	   3 Input   20 Bit        Muxes := 1     
	 274 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	 104 Input   19 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 5     
	  33 Input   19 Bit        Muxes := 1     
	  79 Input   19 Bit        Muxes := 1     
	  77 Input   19 Bit        Muxes := 1     
	   4 Input   18 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 124   
	   7 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 33    
	  26 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 40    
	  14 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 17    
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 18    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 55    
	   4 Input   11 Bit        Muxes := 2     
	  12 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 75    
	   3 Input   10 Bit        Muxes := 4     
	 274 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 1     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 25    
	 104 Input    9 Bit        Muxes := 1     
	  33 Input    9 Bit        Muxes := 1     
	  79 Input    9 Bit        Muxes := 1     
	  13 Input    9 Bit        Muxes := 1     
	  77 Input    9 Bit        Muxes := 1     
	   6 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 289   
	   8 Input    8 Bit        Muxes := 15    
	  10 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 16    
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	  13 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 26    
	 112 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 5     
	   5 Input    7 Bit        Muxes := 2     
	  78 Input    7 Bit        Muxes := 1     
	  65 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 85    
	  26 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 2     
	  18 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	  66 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 106   
	   6 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 7     
	  18 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 3     
	  25 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 17    
	  26 Input    5 Bit        Muxes := 3     
	  30 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 2     
	  21 Input    5 Bit        Muxes := 4     
	  52 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 243   
	   9 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 66    
	   4 Input    4 Bit        Muxes := 51    
	   8 Input    4 Bit        Muxes := 24    
	   5 Input    4 Bit        Muxes := 14    
	  20 Input    4 Bit        Muxes := 1     
	  36 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 15    
	  16 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 2     
	  35 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 260   
	   7 Input    3 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 22    
	  15 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	  23 Input    3 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 4     
	  27 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 20    
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 51    
	   2 Input    2 Bit        Muxes := 330   
	   8 Input    2 Bit        Muxes := 47    
	  11 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 14    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2977  
	   5 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 47    
	 104 Input    1 Bit        Muxes := 9     
	  33 Input    1 Bit        Muxes := 9     
	  26 Input    1 Bit        Muxes := 2     
	  77 Input    1 Bit        Muxes := 10    
	 274 Input    1 Bit        Muxes := 12    
	  81 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 12    
	  13 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 77    
	   6 Input    1 Bit        Muxes := 5     
	  30 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex2_partial_result_1_reg[83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ex2_partial_result_0_reg[83] )
INFO: [Synth 8-5546] ROM "single0_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "double_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "half0_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[57] )
INFO: [Synth 8-3886] merging instance 'x_aq_vpu_viq0_dp/ex1_vreg_reg[0]' (FDE) to 'x_aq_vpu_viq0_dp/ex1_vreg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_vpu_viq0_dp/\ex1_vreg_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[57]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[55] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[55]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[53] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[53]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[51] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[51]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[49] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[49]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[47] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[47]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[45] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[45]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[43] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[43]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[41]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[41] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[41]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[39] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[39]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[37] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[37]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[35] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[35]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[33] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[33]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[31] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[31]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[29] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[29]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[27] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[27]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[25] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[25]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[23] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[23]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[21] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[21]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[19] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[19]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[17] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[17]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[15] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[15]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[13] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[13]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[11] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[11]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[9] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[9]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[7] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[7]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[5] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[5]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[3] )
INFO: [Synth 8-3886] merging instance 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[3]' (FDRE) to 'x_aq_fdsu_top/x_aq_fdsu_scalar_dp/qt_rt_const_shift_std_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_falu_top/x_aq_fadd_double_top/x_aq_fadd_double_add /\ex2_adder_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_falu_top/x_aq_fadd_scalar_dp/ex4_expt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_falu_top/x_aq_fadd_double_top/x_aq_fadd_double_dp/ex3_expt_mask_reg )
INFO: [Synth 8-5546] ROM "sel0_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel3_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[27] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[26] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[25] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[24] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[23] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[22] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[21] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[20] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[19] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[18] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[17] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[16] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[15] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[14] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[12] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[4] driven by constant 1
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[3] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[6]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[4]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[2]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[5]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[3]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[7]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_high_ff_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /vm_high_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_lsu_if /\x_aq_vlsu_st_align_buffer/ab_rot_reg[4] )
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[1]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[2]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[4]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[5]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[6]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[7]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /x_aq_vlsu_vtb_entry_1/\entry_round_bit_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[1]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[2]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[4]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[5]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[6]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /x_aq_vlsu_vtb_entry_0/\entry_round_bit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /x_aq_vlsu_vtb_entry_3/entry_vld_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /x_aq_vlsu_vtb_entry_3/\entry_mask_reg[3] )
INFO: [Synth 8-5587] ROM size for "x_aq_lsu_amr/byte_cnt_mask" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_lsu_stb/\merge_awprot_reg[2] )
INFO: [Synth 8-5546] ROM "decd_fp1_eu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_fp1_illegal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "decd_fp1_func" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src0_info[6] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src0_info[5] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src0_info[4] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src0_info[3] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src0_info[2] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src0_info[1] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src1_info[6] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src1_info[5] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src1_info[4] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src1_info[3] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src1_info[2] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src1_info[1] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src2_info[6] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src2_info[5] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src2_info[4] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src2_info[3] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src2_info[2] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbt_ctrl_src2_info[1] in module aq_idu_id_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_wbt_dst0_reg[5] in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_wbt_dst1_reg[5] in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_wbt_src0_reg[5] in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_wbt_src1_reg[5] in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_wbt_src2_reg[5] in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_wbt_wb_vld[0] in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_wbt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_yy_clk_en in module aq_idu_id_gpr_gated_reg__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pad_yy_icg_scan_en in module aq_idu_id_gpr_gated_reg__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cp0_idu_icg_en in module aq_idu_id_gpr_gated_reg__8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[69]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[70]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[71]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[74]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[81]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[76]' (FDE) to 'x_aq_idu_id_dp/ex1_int_inst_data_reg[213]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[77]' (FDE) to 'x_aq_idu_id_dp/ex1_int_inst_data_reg[214]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[78]' (FDE) to 'x_aq_idu_id_dp/ex1_int_inst_data_reg[215]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[79]' (FDE) to 'x_aq_idu_id_dp/ex1_int_inst_data_reg[216]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[80]' (FDE) to 'x_aq_idu_id_dp/ex1_int_inst_data_reg[217]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[81]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[88]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[87]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[100]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[88]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[89]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[89]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[90]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[90]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[91]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[91]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[92]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[92]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[93]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[93]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[94]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[101]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[100]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[113]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[101]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[102]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[102]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[103]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[103]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[104]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[104]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[105]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[105]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[106]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[106]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[107]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[107]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[114]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[113]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[121]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[114]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[115]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[115]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[116]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[116]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[117]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[117]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[118]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[118]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[119]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[119]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[120]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[120]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[122]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[121]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[134]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[122]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[123]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[123]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[124]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[124]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[125]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[125]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[126]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[126]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[127]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[127]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[128]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[128]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[135]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_aq_idu_id_dp/\ex1_vec_inst_data_reg[134] )
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[135]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[136]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[136]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[137]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[137]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[138]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[138]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[139]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[139]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[140]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[140]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[141]'
INFO: [Synth 8-3886] merging instance 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[141]' (FDE) to 'x_aq_idu_id_dp/ex1_vec_inst_data_reg[142]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_cp0_regs/x_aq_cp0_prtc_csr/satp_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_cp0_regs/x_aq_cp0_hpcp_csr/mcntwen_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_cp0_regs/x_aq_cp0_trap_csr/edeleg_reg[14] )
WARNING: [Synth 8-3332] Sequential element (x_aq_cp0_special/x_aq_cp0_rst_ctrl/FSM_sequential_rst_cache_inv_reg) is unused and will be removed from module aq_cp0_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vidu_vid_split_fp/split_buf_inst_data_reg[143] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_rtu_top/\x_aq_rtu_dp/dp_ex2_cur_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry0/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry1/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry2/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry3/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry4/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry5/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry6/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry7/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry8/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry9/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry10/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry11/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry12/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry13/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry14/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry15/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_pred/\x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/addr_holding_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_icache/\x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/addr_holding_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_icache/\x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/addr_holding_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_icache/\x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/addr_holding_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_icache/\x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/addr_holding_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_icache/\x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/addr_holding_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_ibuf/\x_aq_ifu_ibuf_pop_entry1/entry_pred_taken_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_pred/\pred_h0_pc_reg[0] )
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[63] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[62] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[61] driven by constant 1
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[60] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[58] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[57] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[56] driven by constant 1
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[55] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[54] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[53] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[52] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[51] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[50] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[49] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[48] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[47] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[46] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[45] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[44] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[43] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[42] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[41] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[40] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[39] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[38] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[37] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[36] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[35] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[34] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[33] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[32] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[31] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[30] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[29] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[28] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[27] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[26] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[25] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[24] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[23] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[15] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[14] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[13] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[5] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[49] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[48] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[47] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[46] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[45] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[44] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[43] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[42] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[41] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[40] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[39] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[38] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[37] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[36] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[63] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[62] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[61] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[60] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[59] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[58] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[57] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[56] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[55] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[54] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[53] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[52] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[51] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[50] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[49] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[48] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[47] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[46] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[45] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[44] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[43] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[42] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[41] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[40] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_dtu_mcontrol_7/tdata1_chain_reg )
INFO: [Synth 8-5546] ROM "hit_num_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_num_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sysmap_mmu_flg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram0/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram1/mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_mmu_top/x_aq_mmu_ptw/\ptw_pmp_hit_num_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_mmu_top/x_aq_mmu_ptw/\ptw_req_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[0].int_id_fst_stg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[1].int_id_fst_stg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[2].int_id_fst_stg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[3].int_id_fst_stg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[4].int_id_fst_stg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[5].int_id_fst_stg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[6].int_id_fst_stg_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[7].int_id_fst_stg_reg[79] )
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_pprot_flop_reg[3:2]' into 'MST_FLOP[0].mst_pprot_flop_reg[1:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_paddr_flop_reg[23:12]' into 'MST_FLOP[0].mst_paddr_flop_reg[11:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_pwrite_flop_reg[1:1]' into 'MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_pwdata_flop_reg[63:32]' into 'MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_psec_flop_reg[1:1]' into 'MST_FLOP[0].mst_psec_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_pprot_flop_reg[3:2]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_pprot_flop_reg[5:4]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_pprot_flop_reg[7:6]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_pprot_flop_reg[9:8]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_paddr_flop_reg[53:27]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_paddr_flop_reg[80:54]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_paddr_flop_reg[107:81]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_paddr_flop_reg[134:108]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_pwrite_flop_reg[1:1]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_pwrite_flop_reg[2:2]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_pwrite_flop_reg[3:3]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_pwrite_flop_reg[4:4]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_pwdata_flop_reg[63:32]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_pwdata_flop_reg[95:64]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_pwdata_flop_reg[127:96]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_pwdata_flop_reg[159:128]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_psec_flop_reg[1:1]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_psec_flop_reg[2:2]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_psec_flop_reg[3:3]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_psec_flop_reg[4:4]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [E:/G2_C906/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_kid_busif/lst_apb_slverr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_kid_busif/x_prio_1tox_matrix/\slv_prdata_flop_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_hreg_busif/\x_hart_ict_rdata_ff/data_flop_reg[31] )
INFO: [Synth 8-5544] ROM "sbaddrplus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_tdt_top/x_tdt_dm_top/x_tdt_dm /\cuscmderr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_biu_top/\x_aq_biu_write_channel/biu_pad_awid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_biu_top/\x_aq_biu_read_channel/biu_pad_arid_reg[7] )
INFO: [Synth 8-5544] ROM "addr_wrap" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ahb_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_cnt_sub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_ptr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rd_en_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ahb_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ahb_trans_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_mem_ctrl/\hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/\x_uart/x_uart_apb_reg/uart_iir_iid_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/\x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi2ahb/\rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi2ahb/\pad_biu_bresp_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_interconnect/\awaddr_sel_store2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_interconnect/\awaddr_sel_store1_reg[36] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:18 ; elapsed = 00:06:25 . Memory (MB): peak = 2336.723 ; gain = 1222.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|aq_iu_alu   | alu_shifter_extu_mask | 64x64         | LUT            | 
+------------+-----------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram1/mem_reg                                              | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram2/mem_reg                                              | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[0].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[1].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[2].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[3].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[4].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[5].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[6].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[7].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[8].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[9].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[10].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[11].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[12].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[13].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[14].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram0/mem_reg                                                  | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg                                                  | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg                                                 | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram1/mem_reg                                                 | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram0/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram1/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram2/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram3/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram4/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram5/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram6/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram7/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram8/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram9/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram10/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram11/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram12/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram13/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram14/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram15/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi2ahb                  | entry_data_reg                                                                                                              | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|x_mem_ctrl                 | ram0/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram1/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram2/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram3/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram4/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram5/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram6/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram7/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram8/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram9/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram10/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram11/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram12/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram13/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram14/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram15/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                | RTL Object                                                                                                                   | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg                                               | Implied   | 256 x 1              | RAM256X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[0].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[1].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[3].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[4].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[5].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[6].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[7].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram2/mem_reg                                                   | Implied   | 64 x 2               | RAM64X1S x 2	  | 
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:25 ; elapsed = 00:06:32 . Memory (MB): peak = 2336.723 ; gain = 1222.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:05 ; elapsed = 00:11:14 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram1/mem_reg                                              | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram2/mem_reg                                              | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram1/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram2/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_icache            | x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg                                         | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[0].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[1].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[2].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[3].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[4].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[5].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[6].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[7].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[8].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[9].ram_instance/mem_reg               | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[10].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[11].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[12].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[13].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[14].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_ifu_pred              | x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/mem_reg              | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram0/mem_reg                                                  | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg                                                  | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg                                                 | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram1/mem_reg                                                 | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|x_mem_ctrl                 | ram0/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram1/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram2/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram3/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram4/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram5/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram6/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram7/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram8/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram9/mem_reg                                                                                                                | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram10/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram11/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram12/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram13/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram14/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|x_mem_ctrl                 | ram15/mem_reg                                                                                                               | 16 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg  | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram0/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram1/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram2/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram3/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram4/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram5/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram6/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram7/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram8/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram9/mem_reg                                                                                        | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram10/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram11/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram12/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram13/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram14/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi_slave128             | x_f_spsram_524288x128_L/ram15/mem_reg                                                                                       | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi2ahb                  | entry_data_reg                                                                                                              | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                | RTL Object                                                                                                                   | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg                                               | Implied   | 256 x 1              | RAM256X1S x 1	 | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram2/mem_reg                                                   | Implied   | 64 x 2               | RAM64X1S x 2	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1	  | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[0].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[1].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[3].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[4].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[5].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[6].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
|aq_lsu_top__GB0            | x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[7].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1	 | 
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram0/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram0/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram1/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram1/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram2/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram2/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram2/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram2/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram3/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram3/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram3/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram3/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram4/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram4/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram4/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram4/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram5/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram5/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram5/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram5/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram6/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram6/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram6/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram6/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram7/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram7/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram8/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram8/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram8/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram8/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram9/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram9/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram9/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram9/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram10/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram10/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram10/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram10/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram11/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram11/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram11/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram11/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram12/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram12/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram12/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram12/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram13/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram13/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram13/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram13/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram14/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram14/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram14/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram14/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram15/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram15/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram15/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_3/u_soc/x_mem_ctrl/ram15/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_12/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_4/u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:20 ; elapsed = 00:12:41 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:47 ; elapsed = 00:13:09 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:47 ; elapsed = 00:13:09 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:27 ; elapsed = 00:13:49 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:30 ; elapsed = 00:13:52 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:37 ; elapsed = 00:13:59 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:38 ; elapsed = 00:14:00 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     4|
|2     |CARRY4    |  2299|
|3     |LUT1      |   720|
|4     |LUT2      |  4483|
|5     |LUT3      |  8108|
|6     |LUT4      |  9707|
|7     |LUT5      | 13838|
|8     |LUT6      | 43277|
|9     |MUXF7     |  3259|
|10    |MUXF8     |  1130|
|11    |RAM128X1S |     8|
|12    |RAM256X1S |     1|
|13    |RAM64X1S  |   234|
|14    |RAMB18E1  |   298|
|17    |RAMB36E1  |   194|
|20    |FDCE      | 15257|
|21    |FDPE      |   666|
|22    |FDRE      | 13746|
|23    |FDSE      |   208|
|24    |LD        |     4|
|25    |IBUF      |     6|
|26    |IBUFGDS   |     1|
|27    |IOBUF     |     8|
|28    |OBUF      |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:39 ; elapsed = 00:14:01 . Memory (MB): peak = 2514.207 ; gain = 1400.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 303 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:59 ; elapsed = 00:13:42 . Memory (MB): peak = 2514.207 ; gain = 905.680
Synthesis Optimization Complete : Time (s): cpu = 00:13:39 ; elapsed = 00:14:02 . Memory (MB): peak = 2514.207 ; gain = 1400.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2514.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2514.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 3 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 234 instances

INFO: [Common 17-83] Releasing license: Synthesis
785 Infos, 262 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:35 ; elapsed = 00:14:58 . Memory (MB): peak = 2514.207 ; gain = 1400.105
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/G2_C906/C906_G2/C906_G2.runs/synth_1/c906_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2514.207 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file c906_top_utilization_synth.rpt -pb c906_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 21:32:03 2022...
