;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 430, 200
	ADD #270, <0
	SUB @72, @200
	DJN -9, @-70
	SUB <129, 103
	DJN -9, @-70
	MOV 1, <-20
	ADD 17, @10
	MOV 1, <-20
	MOV 1, <-20
	ADD 17, @10
	SUB 12, @10
	SUB #72, @200
	SUB #77, @242
	DJN -9, @-70
	ADD 17, @10
	ADD 12, <770
	ADD 12, <770
	SUB #0, -0
	SUB #0, -0
	SUB #0, -0
	SUB #0, -0
	SUB -207, <-120
	SUB -207, <-120
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	SPL <13
	SPL 0, <-2
	SPL 300, 90
	SPL 300, 90
	SUB @-127, <100
	SUB 300, 90
	SPL 300, 90
	SUB -257, <-120
	SPL 0, <-2
	SLT 20, @12
	SPL 0
	ADD 130, 9
	SPL <127, 106
	SPL 0, <-2
	SPL 300, 90
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SUB 300, 90
