INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
