Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,13
design__inferred_latch__count,0
design__instance__count,4456
design__instance__area,22482.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001004597987048328
power__switching__total,0.00035703834146261215
power__leakage__total,3.688456473582846E-8
power__total,0.0013616732321679592
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.42224144820159965
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4277141262228136
timing__hold__ws__corner:nom_tt_025C_1v80,0.3365560148054906
timing__setup__ws__corner:nom_tt_025C_1v80,17.692935617387825
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.336556
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,21.251097
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5543500260180774
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5606042455595797
timing__hold__ws__corner:nom_ss_100C_1v60,0.9423231350833927
timing__setup__ws__corner:nom_ss_100C_1v60,14.997653321526482
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.942323
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.997653
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.36509182821429836
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3696105470746233
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11585865927909442
timing__setup__ws__corner:nom_ff_n40C_1v95,18.382787368192933
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115859
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,22.560652
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,6
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3616060331297221
clock__skew__worst_setup,0.3657908801615241
timing__hold__ws,0.11310380729902826
timing__setup__ws,14.847563598850208
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113104
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.847564
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 425.0 425.0
design__core__bbox,5.52 10.88 419.06 413.44
design__io,515
design__die__area,180625
design__core__area,166475
design__instance__count__stdcell,4456
design__instance__area__stdcell,22482.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.135052
design__instance__utilization__stdcell,0.135052
design__instance__count__class:buffer,128
design__instance__count__class:inverter,2
design__instance__count__class:sequential_cell,289
design__instance__count__class:multi_input_combinational_cell,741
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,13676
design__instance__count__class:tap_cell,2325
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,513
design__io__hpwl,105420142
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,97045.9
design__violations,0
design__instance__count__class:timing_repair_buffer,824
design__instance__count__class:clock_buffer,91
design__instance__count__class:clock_inverter,27
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,170
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
antenna_diodes_count,29
design__instance__count__class:antenna_cell,29
route__net,2307
route__net__special,2
route__drc_errors__iter:1,679
route__wirelength__iter:1,104651
route__drc_errors__iter:2,289
route__wirelength__iter:2,104396
route__drc_errors__iter:3,183
route__wirelength__iter:3,104288
route__drc_errors__iter:4,23
route__wirelength__iter:4,104238
route__drc_errors__iter:5,0
route__wirelength__iter:5,104240
route__drc_errors,0
route__wirelength,104240
route__vias,13634
route__vias__singlecut,13634
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,776.48
timing__unannotated_net__count__corner:nom_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4172170782504084
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.422375396613309
timing__hold__ws__corner:min_tt_025C_1v80,0.3326501390720911
timing__setup__ws__corner:min_tt_025C_1v80,17.77490738241711
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332650
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,21.309258
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5465446028226977
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5523537339410398
timing__hold__ws__corner:min_ss_100C_1v60,0.9354863815043944
timing__setup__ws__corner:min_ss_100C_1v60,15.187705745148964
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.935486
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,15.187706
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3616060331297221
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3657908801615241
timing__hold__ws__corner:min_ff_n40C_1v95,0.11310380729902826
timing__setup__ws__corner:min_ff_n40C_1v95,18.435824055846883
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113104
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,22.597588
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4281576603336953
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.43176544117655224
timing__hold__ws__corner:max_tt_025C_1v80,0.3401511391055088
timing__setup__ws__corner:max_tt_025C_1v80,17.64000906386103
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.340151
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,21.206411
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,6
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5624025848657279
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.567858220963032
timing__hold__ws__corner:max_ss_100C_1v60,0.9487195741983717
timing__setup__ws__corner:max_ss_100C_1v60,14.847563598850208
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.948720
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.847564
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3710102607925061
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.37335632864334406
timing__hold__ws__corner:max_ff_n40C_1v95,0.11854367822893665
timing__setup__ws__corner:max_ff_n40C_1v95,18.346512384149612
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118544
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,22.531588
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,53
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79974
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000257478
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000222477
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000162608
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000222477
design_powergrid__voltage__worst,0.000222477
design_powergrid__voltage__worst__net:VPWR,1.79974
design_powergrid__drop__worst,0.000257478
design_powergrid__drop__worst__net:VPWR,0.000257478
design_powergrid__voltage__worst__net:VGND,0.000222477
design_powergrid__drop__worst__net:VGND,0.000222477
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001709999999999999890855535700229239637337741442024707794189453125
ir__drop__worst,0.0002570000000000000127224619728139032304170541465282440185546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
