# [RISC-V](https://en.wikipedia.org/wiki/RISC-V)

## Links

- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)
- [RISC-V Assembly Programmer's Manual](https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md)
- [rv8](https://github.com/rv8-io/rv8) - RISC-V simulator for x86-64. ([HN](https://news.ycombinator.com/item?id=21802302))
- [RISC-V Stumbling Blocks (2020)](https://x86.lol/generic/2020/01/01/riscv-intro.html)
- [RISC-V Specification in Coq](https://github.com/mit-plv/riscv-coq)
- [Formal Specification of RISC-V ISA in Kami](https://github.com/sifive/RiscvSpecFormal)
- [RISC-V Software Ecosystem Overview](https://github.com/riscv/riscv-software-list)
- [Verified seL4 on secure RISC-V processors - Gernot Heiser (2020)](https://www.youtube.com/watch?v=wJ96s3pNtI0) ([Paper](https://ts.data61.csiro.au/publications/csiroabstracts/Heiser_20.abstract.pml)) ([HN](https://news.ycombinator.com/item?id=23923090)) ([Lobsters](https://lobste.rs/s/gp9e88/verified_sel4_on_secure_risc_v_processors))
- [SiFive](https://www.sifive.com/) - Design RISC-V CPUs in an hour. Get custom SoCs designed in weeks, not months.
- [Rust on Risc-V (VexRiscv) on SpinalHDL with SymbiFlow on the Hackaday Supercon Badge (2020)](https://craigjb.com/2020/01/22/ecp5/)
- [vanadinite](https://github.com/repnop/vanadinite) - RISC-V OS written in Rust.
- [RISC-V Debug Specification](https://github.com/riscv/riscv-debug-spec)
- [Krste Asanović Videos](https://people.eecs.berkeley.edu/~krste/videos.html)
- [Krste Asanović Publications](https://people.eecs.berkeley.edu/~krste/publications.html)
- [riscv-rust](https://github.com/takahirox/riscv-rust) - RISC-V processor emulator written in Rust.
- [Sipeed Maixduino RISC-V board](http://www.ulisp.com/show?30X8)
- [Learning embedded Rust by building RISC-V-powered robot (2020)](https://k155la3.blog/2020/03/21/learning-embedded-rust-by-building-riscv-powered-robot-part-1/) ([Lobsters](https://lobste.rs/s/ar5lfs/learning_embedded_rust_by_building_risc_v))
- [rvemu](https://github.com/d0iasm/rvemu) - RISC-V Online Emulataor.
- [Overview of RISC-V Instruction Set Architecture](https://web.cecs.pdx.edu/~harry/riscv/)
- [RISC-V LLVM](https://github.com/lowRISC/riscv-llvm) - Hosts a series of patches implementing a RISC-V backend for LLVM as well as initial tutorial material.
- [lowRISC](https://www.lowrisc.org/) - Develop and maintain open source silicon designs and tools.
- [RISC-V Assemly Language Programming book](https://github.com/johnwinans/rvalp)
- [Bare metal RISC-V programming in Go (2020)](https://embeddedgo.github.io/2020/05/31/bare_metal_programming_risc-v_in_go.html)
- [Awesome RISC-V](https://github.com/drom/awesome-riscv) - Curated list of awesome RISC-V implementations.
- [seL4 is verified on RISC-V! (2020)](https://microkerneldude.wordpress.com/2020/06/09/sel4-is-verified-on-risc-v/) ([Lobsters](https://lobste.rs/s/2nnrmh/sel4_is_verified_on_risc_v))
- [RISC-V CPU](https://github.com/openhwgroup/cva6) - Open source CPU capable of booting Linux. ([HN](https://news.ycombinator.com/item?id=23768080))
- [Will RISC-V Revolutionize Computing?](https://cacm.acm.org/magazines/2020/5/244325-will-risc-v-revolutionize-computing/fulltext) ([Lobsters](https://lobste.rs/s/icegvf/will_risc_v_revolutionize_computing))
- [Vulcan](https://github.com/vmmc2/Vulcan) - RISC-V Instruction Set Simulator Built For Education.
- [Ripes](https://github.com/mortbopet/Ripes) - Graphical processor simulator and assembly editor for the RISC-V ISA.
- [SiFive Core IP 20G1](https://www.sifive.com/blog/sifive-core-ip-20g1) ([HN](https://news.ycombinator.com/item?id=23983704))
- [RISC-V from scratch](https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html) ([Code](https://github.com/twilco/riscv-from-scratch))
- [PicoRio Linux RISC-V SBC is an open-source alternative to Raspberry Pi board (2020)](https://www.cnx-software.com/2020/09/04/picorio-linux-risc-v-sbc-is-an-open-source-alternative-to-raspberry-pi-board/) ([HN](https://news.ycombinator.com/item?id=24378758))
- [PicoRV32](https://github.com/cliffordwolf/picorv32) - Size-Optimized RISC-V CPU.
- [SERV](https://github.com/olofk/serv) - Award-winning bit-serial RISC-V core.
- [SweRVolf](https://github.com/chipsalliance/Cores-SweRVolf) - FuseSoC-based SoC for the SweRV RISC-V core.
- [mor1kx](https://github.com/openrisc/mor1kx) - OpenRISC 1000 processor IP core.
- [RISC-V's Expanding Footprint (2020)](https://semiengineering.com/where-risc-v-is-gaining-traction/)
- [Riding the RISC-V wave (2020)](https://semiengineering.com/riding-the-risc-v-wave/) ([HN](https://news.ycombinator.com/item?id=24460383))
- [RIOS Lab](https://rioslab.org/) - Developing open source IP and software that helps make the RISC-V ecosystem world-class.
- [RISC-V: What’s Missing and Who’s Competing (2020)](https://semiengineering.com/risc-v-whats-missing-and-whos-competing/) ([HN](https://news.ycombinator.com/item?id=24602264))
