{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4156, "design__instance__area": 72755.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 69, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.056244876235723495, "power__switching__total": 0.0216030515730381, "power__leakage__total": 1.0922478850261541e-06, "power__total": 0.07784902304410934, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5631326675473696, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5612261925155645, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6001417310753321, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.2511380063880013, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.600142, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.341666, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 69, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8051680661213325, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8033473003094525, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.03742539717397162, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.3377709318956983, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -76.1320272817332, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.3377709318956983, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.354198, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.275235, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 54, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 69, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.45511254386630073, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4530453640471361, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27512348733496395, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.130868208862711, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.275123, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.74434, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 69, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.4505853317995972, "clock__skew__worst_setup": 0.4487122744817784, "timing__hold__ws": -0.004942491000809464, "timing__setup__ws": -2.470841379212339, "timing__hold__tns": -0.004942491000809464, "timing__setup__tns": -86.04162603712875, "timing__hold__wns": -0.004942491000809464, "timing__setup__wns": -2.470841379212339, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.273295, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 197, "timing__setup_r2r__ws": -2.430192, "timing__setup_r2r_vio__count": 164, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4156, "design__instance__area__stdcell": 72755.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.461531, "design__instance__utilization__stdcell": 0.461531, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10796834, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 69148, "design__violations": 0, "design__instance__count__setup_buffer": 40, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2167, "route__net__special": 2, "route__drc_errors__iter:1": 675, "route__wirelength__iter:1": 82190, "route__drc_errors__iter:2": 32, "route__wirelength__iter:2": 81147, "route__drc_errors__iter:3": 25, "route__wirelength__iter:3": 80964, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 80947, "route__drc_errors": 0, "route__wirelength": 80947, "route__vias": 13941, "route__vias__singlecut": 13941, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 694.95, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 69, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5568593521693037, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5550947636440585, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5960390127940994, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3118747570693174, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.596039, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.402442, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 69, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7948639749160643, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7931927561498309, "timing__hold__ws__corner:min_ss_125C_4v50": 0.07355360972928432, "timing__setup__ws__corner:min_ss_125C_4v50": -2.2263143070337406, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -68.47774097141631, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.2263143070337406, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.341927, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.1476, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 50, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 69, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4505853317995972, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4487122744817784, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27329450587246934, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.156331840786464, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.273295, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.783953, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 69, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5705778233610693, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5684443077143072, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6036006310063762, "timing__setup__ws__corner:max_tt_025C_5v00": 2.178516539936555, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.603601, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.224942, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 69, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8174453567640728, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8152874162100782, "timing__hold__ws__corner:max_ss_125C_4v50": -0.004942491000809464, "timing__setup__ws__corner:max_ss_125C_4v50": -2.470841379212339, "timing__hold__tns__corner:max_ss_125C_4v50": -0.004942491000809464, "timing__setup__tns__corner:max_ss_125C_4v50": -86.04162603712875, "timing__hold__wns__corner:max_ss_125C_4v50": -0.004942491000809464, "timing__setup__wns__corner:max_ss_125C_4v50": -2.470841379212339, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.364648, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 71, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.430192, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 69, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4603423605940093, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.45808838574566857, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2773598096367139, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.100361943818495, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.27736, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.696953, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 78, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99839, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.9996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00160698, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00144352, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000393921, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00144352, "ir__voltage__worst": 5, "ir__drop__avg": 0.000399, "ir__drop__worst": 0.00161, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}