;redcode
;assert 1
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMN -1, #180
	MOV -7, <-20
	SUB @127, 106
	SUB -11, 108
	MOV -7, <-20
	MOV -104, <-30
	MOV -7, <-20
	MOV -104, <-30
	JMN -1, #180
	JMN -1, #180
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	MOV -104, <-30
	MOV -7, <-20
	SUB @127, 106
	MOV -104, <-30
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB -11, 108
	SUB @127, 106
	JMN -1, #100
	SUB -11, 108
	SUB @127, 106
	MOV -7, <-20
	MOV -104, <-30
	JMN -1, #180
	SUB @127, 106
	SUB @127, 106
	SUB -11, 108
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	MOV -104, <-30
	MOV -7, <-20
	SUB @127, 106
	MOV -104, <-30
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB -11, 108
	SUB @127, 106
	JMN -1, #100
	SUB -11, 108
	SUB @127, 106
	MOV -7, <-20
	MOV -104, <-30
	JMN -1, #180
	MOV -104, <-30
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	JMN -1, #180
	JMN -1, #180
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	MOV -104, <-30
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB -11, 108
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMN -1, #100
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
