
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001340                       # Number of seconds simulated
sim_ticks                                  1340094000                       # Number of ticks simulated
final_tick                                 1340094000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83920                       # Simulator instruction rate (inst/s)
host_op_rate                                   159252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108645943                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708012                       # Number of bytes of host memory used
host_seconds                                    12.33                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          109952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              145152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       109952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         109952                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1718                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              550                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2268                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           82047976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26266814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              108314790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      82047976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          82047976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          82047976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26266814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             108314790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1718.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       550.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4676                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2268                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  145152                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   145152                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                263                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                88                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1340001000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2268                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1694                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      481                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       77                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          575                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     249.433043                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    155.435598                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    271.699065                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           241     41.91%     41.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          145     25.22%     67.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           61     10.61%     77.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           33      5.74%     83.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      4.87%     88.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           14      2.43%     90.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      2.26%     93.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.57%     94.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           31      5.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           575                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       109952                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 82047975.739015325904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 26266814.119009561837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1718                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          550                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     63522000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     34282250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36974.39                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     62331.36                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      55279250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 97804250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11340000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24373.57                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43123.57                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        108.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     108.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.85                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.85                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1684                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  74.25                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      590829.37                       # Average gap between requests
system.mem_ctrl.pageHitRate                     74.25                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2420460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1271325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10074540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              24024930                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2053920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        130640580                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         46546080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         217024020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               470319615                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             350.960168                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1281784750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3858500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15340000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     874353250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    121211000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38832000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    286499250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1749300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    910800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6118980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25310280                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4794720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        229062480                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        148253760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         109206540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               599778300                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             447.564350                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1272073750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9527000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       31460000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     383698000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    386074250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       26983500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    502351250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  394661                       # Number of BP lookups
system.cpu.branchPred.condPredicted            394661                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             59544                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               230853                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  156522                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              26737                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          230853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              74422                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           156431                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        31084                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      399088                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      303235                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2227                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           353                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      358436                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           353                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2680189                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             207358                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1990760                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      394661                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             230944                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2327857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  120630                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2258                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    358206                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1981                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2597976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.529483                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.800027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   507791     19.55%     19.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   206809      7.96%     27.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1883376     72.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2597976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147251                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.742769                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   369199                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                267956                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1777017                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                123489                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  60315                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3492243                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                209279                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  60315                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   596317                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   68536                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1751                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1668947                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                202110                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3276826                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                104589                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    83                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  75024                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75668                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1031                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2983188                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7762341                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5726531                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5465                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1232641                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    175685                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               572412                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              361654                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             63342                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21803                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3065853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 642                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2363579                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            116996                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1102203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1903343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            626                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2597976                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.909777                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.763934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              885856     34.10%     34.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1060661     40.83%     74.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              651459     25.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2597976                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  714313     79.85%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.03%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     28      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 127783     14.28%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52166      5.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             12335      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1604898     67.90%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1545      0.07%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    67      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  872      0.04%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  295      0.01%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 285      0.01%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               432329     18.29%     86.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              309070     13.08%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1329      0.06%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            536      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2363579                       # Type of FU issued
system.cpu.iq.rate                           0.881870                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      894592                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.378490                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8329385                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4162082                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2213382                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7337                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7358                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2719                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3242163                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3673                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           147208                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       233149                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          696                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          756                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        71414                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           92                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  60315                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   39545                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4113                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3066495                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             59525                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                572412                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               361654                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                233                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    509                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2973                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            756                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          27974                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        34983                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                62957                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2238067                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                398824                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            125512                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       702000                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   197081                       # Number of branches executed
system.cpu.iew.exec_stores                     303176                       # Number of stores executed
system.cpu.iew.exec_rate                     0.835041                       # Inst execution rate
system.cpu.iew.wb_sent                        2221357                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2216101                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1519222                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2695041                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.826845                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.563710                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          996447                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59695                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2505681                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.783935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.884648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1309658     52.27%     52.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       427755     17.07%     69.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       768268     30.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2505681                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                768268                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4698151                       # The number of ROB reads
system.cpu.rob.rob_writes                     6013899                       # The number of ROB writes
system.cpu.timesIdled                            1008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.589282                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.589282                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.386207                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.386207                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3909029                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1683732                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3464                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1928                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    333093                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   311448                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1046237                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.992478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              533363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12082                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.145257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.992478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4330002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4330002                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       234291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          234291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       286958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         286958                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       521249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           521249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       521249                       # number of overall hits
system.cpu.dcache.overall_hits::total          521249                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3323                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18491                       # number of overall misses
system.cpu.dcache.overall_misses::total         18491                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    207424500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    207424500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     79987500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79987500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    287412000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    287412000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    287412000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    287412000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       249459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       539740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       539740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       539740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       539740                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060804                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011448                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034259                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13675.138449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13675.138449                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24070.869696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24070.869696                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15543.345411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15543.345411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15543.345411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15543.345411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1556                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               153                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.169935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11225                       # number of writebacks
system.cpu.dcache.writebacks::total             11225                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6290                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6383                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3230                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12108                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12108                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12108                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    122680501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122680501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     76047498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76047498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    198727999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    198727999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    198727999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    198727999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022433                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13818.484005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13818.484005                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23544.117028                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23544.117028                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16412.950033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16412.950033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16412.950033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16412.950033                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12066                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.150363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              357660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.916160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.150363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2869763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2869763                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       353545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          353545                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       353545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           353545                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       353545                       # number of overall hits
system.cpu.icache.overall_hits::total          353545                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4661                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4661                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4661                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4661                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4661                       # number of overall misses
system.cpu.icache.overall_misses::total          4661                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    207202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207202000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    207202000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207202000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    207202000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207202000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       358206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       358206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       358206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       358206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       358206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       358206                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013012                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013012                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44454.408925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44454.408925                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44454.408925                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44454.408925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44454.408925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44454.408925                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          545                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          545                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          545                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          545                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4116                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4116                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    176715000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    176715000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    176715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    176715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    176715000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    176715000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011491                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011491                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011491                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011491                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42933.673469                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42933.673469                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42933.673469                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42933.673469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42933.673469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42933.673469                       # average overall mshr miss latency
system.cpu.icache.replacements                   3565                       # number of replacements
system.l2bus.snoop_filter.tot_requests          31855                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        15656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               12993                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11225                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4410                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                26                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               13                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3204                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3204                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          12994                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11780                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        36223                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   48003                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       262336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1489536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1751872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                66                       # Total snoops (count)
system.l2bus.snoopTraffic                        3136                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              16228                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.059588                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.236730                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    15261     94.04%     94.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                      967      5.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                16228                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             38378997                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10304965                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            30212498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1889.868319                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27373                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2268                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                12.069224                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1412.008640                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   477.859679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.344729                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.116665                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.461394                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2264                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1978                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               221260                       # Number of tag accesses
system.l2cache.tags.data_accesses              221260                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11225                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11225                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2857                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2857                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2381                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8642                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        11023                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2381                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11499                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               13880                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2381                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11499                       # number of overall hits
system.l2cache.overall_hits::total              13880                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          338                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            338                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1719                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1931                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1719                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           550                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2269                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1719                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          550                       # number of overall misses
system.l2cache.overall_misses::total             2269                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     41608500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     41608500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    146350000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19179000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    165529000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    146350000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     60787500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    207137500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    146350000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     60787500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    207137500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11225                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11225                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3195                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3195                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12954                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         4100                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12049                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           16149                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4100                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12049                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          16149                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.105790                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.105790                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.419268                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.023944                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.149066                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.419268                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.045647                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.140504                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.419268                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.045647                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.140504                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 123102.071006                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 123102.071006                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85136.707388                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90466.981132                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85721.905748                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85136.707388                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 110522.727273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 91290.215954                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85136.707388                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 110522.727273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 91290.215954                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          338                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          338                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1719                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          212                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1931                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1719                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          550                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2269                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1719                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          550                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2269                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     40932500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     40932500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    142914000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18755000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    161669000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    142914000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     59687500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    202601500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    142914000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     59687500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    202601500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.105790                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.105790                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.419268                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023944                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.149066                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.419268                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.045647                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.140504                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.419268                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.045647                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.140504                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 121102.071006                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 121102.071006                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83137.870855                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88466.981132                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83722.941481                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83137.870855                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 108522.727273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89291.097400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83137.870855                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 108522.727273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89291.097400                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2272                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1930                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                338                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               338                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1930                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4540                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       145152                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2268                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2268    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2268                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1136000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5670000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1891.387536                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2268                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2268                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1412.709731                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   478.677805                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.043112                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014608                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.057721                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2268                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1982                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.069214                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38556                       # Number of tag accesses
system.l3cache.tags.data_accesses               38556                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          338                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            338                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1718                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1930                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1718                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           550                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2268                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1718                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          550                       # number of overall misses
system.l3cache.overall_misses::total             2268                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     37890500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     37890500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    127452000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16847000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    144299000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    127452000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     54737500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    182189500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    127452000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     54737500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    182189500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          338                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          338                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1718                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1930                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1718                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          550                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2268                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1718                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          550                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2268                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 112102.071006                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 112102.071006                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74186.263097                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79466.981132                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74766.321244                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74186.263097                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 99522.727273                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80330.467372                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74186.263097                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 99522.727273                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80330.467372                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          338                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          338                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1718                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          212                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1930                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1718                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          550                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2268                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1718                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          550                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2268                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     37214500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     37214500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    124016000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16423000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    140439000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    124016000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     53637500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    177653500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    124016000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     53637500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    177653500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 110102.071006                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 110102.071006                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72186.263097                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77466.981132                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72766.321244                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72186.263097                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 97522.727273                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78330.467372                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72186.263097                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 97522.727273                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78330.467372                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1340094000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1930                       # Transaction distribution
system.membus.trans_dist::ReadExReq               338                       # Transaction distribution
system.membus.trans_dist::ReadExResp              338                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1930                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       145152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       145152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  145152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2268                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1134000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6139250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
