// Seed: 1583439264
module module_0;
  id_1 :
  assert property (@(1'b0) 1)
  else;
  always_latch #1 id_1 = id_1;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wand id_9,
    input wor id_10,
    output tri id_11,
    input wand id_12,
    input supply1 id_13,
    output uwire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input wand id_17,
    input tri1 id_18
);
  module_0 modCall_1 ();
endmodule
