

Implementation tool: Xilinx Vivado v.2018.3
Project:             hw_sgm
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Wed Jun 05 20:47:02 +0300 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1893
FF:            2828
DSP:              2
BRAM:             4
SRL:            164
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.472
Timing met
