
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SDx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 730.047 ; gain = 422.602
Command: link_design -top top -part xczu3eg-sfva625-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3763 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu3eg-sfva625-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1/system_rst_ps8_0_149M_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_rst_ps8_0_149M_1_1/system_rst_ps8_0_149M_1_1.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_149M_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'pl_top_m1/PLL_m1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2578.977 ; gain = 704.367
WARNING: [Vivado 12-2489] -input_jitter contains time 0.037500 which will be rounded to 0.038 to ensure it is an integer multiple of 1 picosecond [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc:57]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/pin.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc]
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_req'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_empty'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rlast'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/wr_finish'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[50]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[3]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[19]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[12]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[1]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[21]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[45]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[18]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[43]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[30]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[35]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[18]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[27]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[7]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[55]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[47]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[2]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[39]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[29]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[16]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[5]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[3]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[13]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[12]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[61]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[9]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[22]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[63]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[6]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[10]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[15]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[22]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[9]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[3]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[51]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[11]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[16]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[47]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[27]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[1]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[4]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[1]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[57]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[60]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[32]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[3]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[54]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[41]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[1]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[0]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[0]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[6]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[7]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[26]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[15]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[2]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[31]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[3]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[28]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[20]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[30]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[14]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[4]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[23]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[1]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[11]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[15]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[2]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[5]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[46]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[36]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[37]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[14]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[26]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[42]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[48]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[24]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[53]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[62]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[30]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[10]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[17]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[54]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[23]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[22]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[40]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[5]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[4]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[44]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[62]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[17]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[24]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[11]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[51]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[48]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[18]'. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:105]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:105]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:224]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:225]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:226]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc:227]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/constrs_1/new/time.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.srcs/sources_1/ip/head_fifo/head_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 435 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 127 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 178 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 90 instances

46 Infos, 136 Warnings, 101 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:22 . Memory (MB): peak = 3238.902 ; gain = 2508.855
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 90 inverter(s) to 3747 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d2d7e77a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18f790405

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 79 cells and removed 316 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f31b5c84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1381 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f31b5c84

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f31b5c84

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: f31b5c84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 167a844f9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 3238.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 203 modules.
INFO: [Opt 31-75] Optimized module 'AXI_4KBboundary_8114'.
INFO: [Opt 31-75] Optimized module 'CalImageChannel_replication'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd_8'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd'.
INFO: [Opt 31-75] Optimized module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd_9'.
INFO: [Opt 31-75] Optimized module 'axi_read_write_master'.
INFO: [Opt 31-75] Optimized module 'axi_register_slice_v2_1_16_axic_register_slice'.
INFO: [Opt 31-75] Optimized module 'clk_x_pntrs__parameterized0'.
INFO: [Opt 31-75] Optimized module 'counter_addr'.
INFO: [Opt 31-75] Optimized module 'data_from_window'.
INFO: [Opt 31-75] Optimized module 'data_from_window_3691'.
INFO: [Opt 31-75] Optimized module 'data_from_window_4260'.
INFO: [Opt 31-75] Optimized module 'data_from_window_4829'.
INFO: [Opt 31-75] Optimized module 'data_from_window_5398'.
INFO: [Opt 31-75] Optimized module 'data_from_window_5967'.
INFO: [Opt 31-75] Optimized module 'data_from_window_6536'.
INFO: [Opt 31-75] Optimized module 'data_from_window_7105'.
INFO: [Opt 31-75] Optimized module 'image_read_buffer_control'.
INFO: [Opt 31-75] Optimized module 'information_read_write'.
INFO: [Opt 31-75] Optimized module 'interrupt'.
INFO: [Opt 31-75] Optimized module 'iterate_head'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1036'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1133'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_118'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1230'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1328'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1425'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1523'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1620'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1718'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1815'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_183'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_1913'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_2010'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_2108'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_2205'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_2303'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_2400'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_248'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_313'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3151'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3216'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3281'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3346'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3720'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_378'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3785'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3850'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_3915'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_4289'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_4354'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_4419'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_443'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_4484'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_4858'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_4923'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_4988'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_5053'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_508'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_53'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_5427'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_5492'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_5557'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_5622'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_573'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_5996'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_6061'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_6126'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_6191'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_638'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_6565'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_6630'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_6695'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_6760'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_703'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_7134'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_7199'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_7264'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_7329'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_768'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_833'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_898'.
INFO: [Opt 31-75] Optimized module 'lead_zero_encode_shift_963'.
INFO: [Opt 31-75] Optimized module 'load_head'.
INFO: [Opt 31-75] Optimized module 'load_kernel'.
INFO: [Opt 31-75] Optimized module 'max_pooling'.
INFO: [Opt 31-75] Optimized module 'max_pooling__xdcDup__1'.
INFO: [Opt 31-75] Optimized module 'max_pooling__xdcDup__2'.
INFO: [Opt 31-75] Optimized module 'max_pooling__xdcDup__3'.
INFO: [Opt 31-75] Optimized module 'max_pooling__xdcDup__4'.
INFO: [Opt 31-75] Optimized module 'max_pooling__xdcDup__5'.
INFO: [Opt 31-75] Optimized module 'max_pooling__xdcDup__6'.
INFO: [Opt 31-75] Optimized module 'max_pooling__xdcDup__7'.
INFO: [Opt 31-75] Optimized module 'maxpooling_finish_gen_2536'.
INFO: [Opt 31-75] Optimized module 'maxpooling_finish_gen_2614'.
INFO: [Opt 31-75] Optimized module 'maxpooling_finish_gen_2692'.
INFO: [Opt 31-75] Optimized module 'maxpooling_finish_gen_2770'.
INFO: [Common 17-14] Message 'Opt 31-75' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 9a99a233

Time (s): cpu = 00:03:05 ; elapsed = 00:02:42 . Memory (MB): peak = 4709.547 ; gain = 1470.645
INFO: [Opt 31-389] Phase Resynthesis created 18246 cells and removed 20164 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 9a99a233

Time (s): cpu = 00:03:08 ; elapsed = 00:02:44 . Memory (MB): peak = 4709.547 ; gain = 1470.645
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 4709.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9a99a233

Time (s): cpu = 00:03:08 ; elapsed = 00:02:45 . Memory (MB): peak = 4709.547 ; gain = 1470.645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.104 | TNS=-488.789 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 178 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 136 newly gated: 80 Total Ports: 356
Ending PowerOpt Patch Enables Task | Checksum: df03de00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4881.883 ; gain = 0.000
Ending Power Optimization Task | Checksum: df03de00

Time (s): cpu = 00:02:00 ; elapsed = 00:01:04 . Memory (MB): peak = 4881.883 ; gain = 172.336

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 72fb4bd8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 4881.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 72fb4bd8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 4881.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 72fb4bd8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 4881.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 136 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:20 ; elapsed = 00:04:36 . Memory (MB): peak = 4881.883 ; gain = 1642.980
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 4881.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file opt_report_drc_0.rpt -pb opt_report_drc_0.pb -rpx opt_report_drc_0.rpx
Command: report_drc -file opt_report_drc_0.rpt -pb opt_report_drc_0.pb -rpx opt_report_drc_0.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/impl_1/opt_report_drc_0.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4881.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file opt_report_utilization_0.rpt -pb opt_report_utilization_0.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4881.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file opt_report_methodology_0.rpt -pb opt_report_methodology_0.pb -rpx opt_report_methodology_0.rpx
Command: report_methodology -file opt_report_methodology_0.rpt -pb opt_report_methodology_0.pb -rpx opt_report_methodology_0.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/impl_1/opt_report_methodology_0.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 4881.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 4881.883 ; gain = 0.000
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Begin power optimizations | Checksum: 72fb4bd8
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.104 | TNS=-488.789 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 4954.652 ; gain = 39.891
INFO: [Pwropt 34-54] Flop output of pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/counter_addr_m1/recordImageNum_inRAM_cnt_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/image_rd_cnt_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/maxpooling_finish_gen_m1/image_rd_cnt_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/maxpooling_finish_gen_m1/image_rd_cnt_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/maxpooling_finish_gen_m1/image_rd_cnt_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/maxpooling_finish_gen_m1/image_rd_cnt_reg[7] does not fanout to any other flop but itself
Pre-processing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5038.332 ; gain = 123.570
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5170.102 ; gain = 122.563
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 1001 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5302.895 ; gain = 132.793
Power optimization passes: Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 5302.895 ; gain = 388.133

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5302.895 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 178 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 8 accepted clusters 8
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 469 accepted clusters 469

Number of Slice Registers augmented: 423 newly gated: 574 Total: 54443
Number of SRLs augmented: 0  newly gated: 0 Total: 607
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 356
Number of Flops added for Enable Generation: 0

Flops dropped: 562/645 RAMS dropped: 0/0 Clusters dropped: 168/251 Enables dropped: 61
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12c75a7da

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12c75a7da
Power optimization: Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 5302.895 ; gain = 421.012
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132c29570

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 132c29570

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 3 Remap
Phase 3 Remap | Checksum: 1438c59c8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 5116 cells and removed 6161 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: bc23fbc1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: bc23fbc1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
227 Infos, 137 Warnings, 101 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:36 . Memory (MB): peak = 5302.895 ; gain = 421.012
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/impl_1/top_pwropt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5302.895 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e0f40d35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.566 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 273f0557

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: afedea53

Time (s): cpu = 00:01:46 ; elapsed = 00:01:31 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: afedea53

Time (s): cpu = 00:01:47 ; elapsed = 00:01:31 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: afedea53

Time (s): cpu = 00:01:47 ; elapsed = 00:01:32 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 111b86ce9

Time (s): cpu = 00:03:57 ; elapsed = 00:03:03 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 111b86ce9

Time (s): cpu = 00:03:57 ; elapsed = 00:03:04 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 112ebd8de

Time (s): cpu = 00:04:08 ; elapsed = 00:03:12 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 126ff79cb

Time (s): cpu = 00:04:09 ; elapsed = 00:03:13 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 132f8e3b3

Time (s): cpu = 00:04:09 ; elapsed = 00:03:14 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 8b691184

Time (s): cpu = 00:04:10 ; elapsed = 00:03:14 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 8b691184

Time (s): cpu = 00:04:10 ; elapsed = 00:03:15 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: afe2d0ed

Time (s): cpu = 00:04:16 ; elapsed = 00:03:20 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: fd43f281

Time (s): cpu = 00:04:28 ; elapsed = 00:03:31 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: f0b221e2

Time (s): cpu = 00:04:50 ; elapsed = 00:03:45 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 1c9fa3a04

Time (s): cpu = 00:04:52 ; elapsed = 00:03:46 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 19708fabd

Time (s): cpu = 00:05:03 ; elapsed = 00:03:57 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 116be2426

Time (s): cpu = 00:05:34 ; elapsed = 00:04:14 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 1f669f2b1

Time (s): cpu = 00:05:40 ; elapsed = 00:04:22 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 1030c1b6e

Time (s): cpu = 00:05:44 ; elapsed = 00:04:26 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: c74902c2

Time (s): cpu = 00:06:07 ; elapsed = 00:04:43 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: c74902c2

Time (s): cpu = 00:06:08 ; elapsed = 00:04:44 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207ace1fb

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-35] Processed net pl_top_m1/load_data_m1/load_kernel_m1/buffer_kernel_rd_r, inserted BUFG to drive 3045 loads.
INFO: [Place 46-34] Processed net pl_top_m1/load_data_m1/load_head_m1/kernel_bias_div_loop[6].div_q_reg[192], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pl_top_m1/load_data_m1/load_head_m1/kernel_bias_div_loop[7].kernel_q_reg[2048], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-31] BUFG insertion identified 3 candidate nets, 1 success, 0 skipped for placement/routing, 2 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19c76b540

Time (s): cpu = 00:07:20 ; elapsed = 00:05:35 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.767. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15125e8e4

Time (s): cpu = 00:08:13 ; elapsed = 00:06:27 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15125e8e4

Time (s): cpu = 00:08:13 ; elapsed = 00:06:28 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15125e8e4

Time (s): cpu = 00:08:25 ; elapsed = 00:06:36 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a4a03f0b

Time (s): cpu = 00:08:29 ; elapsed = 00:06:40 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1967cc1e9

Time (s): cpu = 00:08:30 ; elapsed = 00:06:41 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1967cc1e9

Time (s): cpu = 00:08:30 ; elapsed = 00:06:41 . Memory (MB): peak = 5302.895 ; gain = 0.000
Ending Placer Task | Checksum: 1863bac31

Time (s): cpu = 00:08:30 ; elapsed = 00:06:41 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
248 Infos, 137 Warnings, 101 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:41 ; elapsed = 00:06:49 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file place_report_io_0.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file place_report_incremental_reuse_0.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b2c7861a ConstDB: 0 ShapeSum: 7ff9cff0 RouteDB: 537a5627

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8dcc35cc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 5302.895 ; gain = 0.000
Post Restoration Checksum: NetGraph: 98ea6167 NumContArr: 5bbaff2e Constraints: fd33298c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f1d88a21

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f1d88a21

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f1d88a21

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: a742d74d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 135868d78

Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.716 | TNS=-685.597| WHS=-0.334 | THS=-16.481|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 164eb88df

Time (s): cpu = 00:03:22 ; elapsed = 00:01:58 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.716 | TNS=-1212.793| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: f07d7a84

Time (s): cpu = 00:03:22 ; elapsed = 00:01:59 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 2 Router Initialization | Checksum: f6fe6896

Time (s): cpu = 00:03:23 ; elapsed = 00:01:59 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e66fc541

Time (s): cpu = 00:03:57 ; elapsed = 00:02:20 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24704
 Number of Nodes with overlaps = 3060
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.948 | TNS=-2074.754| WHS=-0.027 | THS=-0.086 |

Phase 4.1 Global Iteration 0 | Checksum: 1ba6a641e

Time (s): cpu = 00:08:11 ; elapsed = 00:04:54 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.936 | TNS=-2073.313| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19989b005

Time (s): cpu = 00:08:45 ; elapsed = 00:05:20 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.045 | TNS=-2087.251| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15cbed4e4

Time (s): cpu = 00:08:58 ; elapsed = 00:05:30 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 15cbed4e4

Time (s): cpu = 00:08:58 ; elapsed = 00:05:31 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14569a83d

Time (s): cpu = 00:09:28 ; elapsed = 00:05:46 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.936 | TNS=-2073.259| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21d758c5a

Time (s): cpu = 00:09:38 ; elapsed = 00:05:52 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21d758c5a

Time (s): cpu = 00:09:38 ; elapsed = 00:05:53 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 21d758c5a

Time (s): cpu = 00:09:38 ; elapsed = 00:05:53 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b20c3344

Time (s): cpu = 00:10:04 ; elapsed = 00:06:07 . Memory (MB): peak = 5302.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.927 | TNS=-2068.921| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 217be44f3

Time (s): cpu = 00:10:04 ; elapsed = 00:06:07 . Memory (MB): peak = 5302.895 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 217be44f3

Time (s): cpu = 00:10:05 ; elapsed = 00:06:08 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 25.2881 %
  Global Horizontal Routing Utilization  = 24.183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.8545%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X13Y89 -> INT_X13Y89
   INT_X13Y84 -> INT_X13Y84
   INT_X14Y79 -> INT_X14Y79
South Dir 1x1 Area, Max Cong = 79.1469%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.9231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 78.8462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f8c6fd6c

Time (s): cpu = 00:10:06 ; elapsed = 00:06:08 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f8c6fd6c

Time (s): cpu = 00:10:06 ; elapsed = 00:06:09 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f8c6fd6c

Time (s): cpu = 00:10:13 ; elapsed = 00:06:18 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.927 | TNS=-2068.921| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f8c6fd6c

Time (s): cpu = 00:10:14 ; elapsed = 00:06:19 . Memory (MB): peak = 5302.895 ; gain = 0.000

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.908 | TNS=-2042.733 | WHS=0.010 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 1f8c6fd6c

Time (s): cpu = 00:11:18 ; elapsed = 00:06:53 . Memory (MB): peak = 5302.895 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.908 | TNS=-2042.733 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2042.693 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/data_from_window_m1/Q[178]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2042.641 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2042.151 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt[5]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2042.019 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt[0]__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2041.940 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt[0]__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pl_top_m1/reset_m1/soft_rstArray_n[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2041.156 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2041.076 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2040.305 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2040.256 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pl_top_m1/load_data_m1/load_head_m1/image_toaxi_num_r_reg[12][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pl_top_m1/interrupt_m1/inter_cnt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.868 | TNS=-2040.256 | WHS=0.006 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 263e9b87b

Time (s): cpu = 00:11:47 ; elapsed = 00:07:15 . Memory (MB): peak = 5305.074 ; gain = 2.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 5305.074 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.868 | TNS=-2040.256 | WHS=0.006 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 263e9b87b

Time (s): cpu = 00:11:49 ; elapsed = 00:07:17 . Memory (MB): peak = 5305.074 ; gain = 2.180
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:49 ; elapsed = 00:07:17 . Memory (MB): peak = 5305.074 ; gain = 2.180
INFO: [Common 17-83] Releasing license: Implementation
302 Infos, 139 Warnings, 101 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:06 ; elapsed = 00:07:27 . Memory (MB): peak = 5305.074 ; gain = 2.180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 5305.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 5305.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5326.543 ; gain = 21.469
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5326.543 ; gain = 21.469
INFO: [runtcl-4] Executing : report_drc -file route_report_drc_0.rpt -pb route_report_drc_0.pb -rpx route_report_drc_0.rpx
Command: report_drc -file route_report_drc_0.rpt -pb route_report_drc_0.pb -rpx route_report_drc_0.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/posture_rec_system_20180724/posture_rec_system.runs/impl_1/route_report_drc_0.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5370.648 ; gain = 44.105
INFO: [runtcl-4] Executing : report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
Command: report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
309 Infos, 140 Warnings, 101 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 5370.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file route_report_route_status_0.rpt -pb route_report_route_status_0.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5370.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file route_report_incremental_reuse_0.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Aug 15 18:14:33 2018...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 251.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu3eg-sfva625-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2717.824 ; gain = 121.547
Restored from archive | CPU: 12.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2717.824 ; gain = 121.547
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 432 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 127 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 178 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 87 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2717.824 ; gain = 2470.668
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SDx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg input pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg input pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg output pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg output pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[2].float_multiply_m1/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 68 net(s) have no routable loads. The problem bus(es) and/or net(s) are pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_r[15:0], pl_top_m1/load_data_m1/load_kernel_m1/kernel_valid_reg_n_0, pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 53 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[0].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[0].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[1].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[1].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[2].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[2].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[3].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[3].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[6].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[6].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[7].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/norm_and_activation[7].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[0].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[1].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[2].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[0].float_add_IP_mB/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[1].float_add_IP_mB/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/float_add_IP_mC/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[0].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[1].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[2].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[3].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[4].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[5].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[6].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[7].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 985 Warnings, 81 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:24 ; elapsed = 00:01:18 . Memory (MB): peak = 3676.391 ; gain = 958.566
INFO: [Common 17-206] Exiting Vivado at Wed Aug 15 18:22:23 2018...
