# do VeriogSingleCycleMIPS.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ProcessorMIPS
# 
# Top level modules:
# 	ProcessorMIPS
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ProcessorMIPS_vlg_sample_tst
# -- Compiling module ProcessorMIPS_vlg_check_tst
# -- Compiling module ProcessorMIPS_vlg_vec_tst
# 
# Top level modules:
# 	ProcessorMIPS_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ProcessorMIPS_vlg_vec_tst 
# Loading work.ProcessorMIPS_vlg_vec_tst
# Loading work.ProcessorMIPS
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading work.ProcessorMIPS_vlg_sample_tst
# Loading work.ProcessorMIPS_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : VeriogSingleCycleMIPS.vt(969)
#    Time: 1 us  Iteration: 0  Instance: /ProcessorMIPS_vlg_vec_tst/tb_out
