
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000192  00800100  00003286  0000331a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003286  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800292  00800292  000034ac  2**0
                  ALLOC
  3 .stab         00000cf0  00000000  00000000  000034ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000218  00000000  00000000  0000419c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000368  00000000  00000000  000043b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000062f  00000000  00000000  0000471c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000041d4  00000000  00000000  00004d4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002142  00000000  00000000  00008f1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00003cff  00000000  00000000  0000b061  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000530  00000000  00000000  0000ed60  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000af9  00000000  00000000  0000f290  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001a2c  00000000  00000000  0000fd89  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 000009b0  00000000  00000000  000117b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000110  00000000  00000000  00012165  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 de 01 	jmp	0x3bc	; 0x3bc <__vector_5>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 c9 01 	jmp	0x392	; 0x392 <__vector_21>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 68 0c 	jmp	0x18d0	; 0x18d0 <__vector_33>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e6 e8       	ldi	r30, 0x86	; 134
      a0:	f2 e3       	ldi	r31, 0x32	; 50
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 39       	cpi	r26, 0x92	; 146
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a2 e9       	ldi	r26, 0x92	; 146
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a8 3a       	cpi	r26, 0xA8	; 168
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 1b 06 	call	0xc36	; 0xc36 <main>
      c6:	0c 94 41 19 	jmp	0x3282	; 0x3282 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <initADC>:

uint8_t ADCReady = 0;
char inScore=0;
int score=0;

void initADC(){
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	cd b7       	in	r28, 0x3d	; 61
      d4:	de b7       	in	r29, 0x3e	; 62
	ADMUX |=  (1 << REFS0) | (1 << REFS1); //We will be using Vcc as a + reference and chanel 0 (ADC0 / PF0)
      d6:	87 e2       	ldi	r24, 0x27	; 39
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	27 e2       	ldi	r18, 0x27	; 39
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	f9 01       	movw	r30, r18
      e0:	20 81       	ld	r18, Z
      e2:	20 6c       	ori	r18, 0xC0	; 192
      e4:	fc 01       	movw	r30, r24
      e6:	20 83       	st	Z, r18
    ADCSRA |= (1 << ADEN) |(1 << ADIE);
      e8:	86 e2       	ldi	r24, 0x26	; 38
      ea:	90 e0       	ldi	r25, 0x00	; 0
      ec:	26 e2       	ldi	r18, 0x26	; 38
      ee:	30 e0       	ldi	r19, 0x00	; 0
      f0:	f9 01       	movw	r30, r18
      f2:	20 81       	ld	r18, Z
      f4:	28 68       	ori	r18, 0x88	; 136
      f6:	fc 01       	movw	r30, r24
      f8:	20 83       	st	Z, r18
	DDRF &= ~(1<<PF0); //Set PE5 as Input
      fa:	81 e6       	ldi	r24, 0x61	; 97
      fc:	90 e0       	ldi	r25, 0x00	; 0
      fe:	21 e6       	ldi	r18, 0x61	; 97
     100:	30 e0       	ldi	r19, 0x00	; 0
     102:	f9 01       	movw	r30, r18
     104:	20 81       	ld	r18, Z
     106:	2e 7f       	andi	r18, 0xFE	; 254
     108:	fc 01       	movw	r30, r24
     10a:	20 83       	st	Z, r18
	
}
     10c:	cf 91       	pop	r28
     10e:	df 91       	pop	r29
     110:	08 95       	ret

00000112 <readADC>:

short readADC(){
     112:	df 93       	push	r29
     114:	cf 93       	push	r28
     116:	00 d0       	rcall	.+0      	; 0x118 <readADC+0x6>
     118:	cd b7       	in	r28, 0x3d	; 61
     11a:	de b7       	in	r29, 0x3e	; 62
	short r;
	ADCSRA |= (1 << ADSC);
     11c:	86 e2       	ldi	r24, 0x26	; 38
     11e:	90 e0       	ldi	r25, 0x00	; 0
     120:	26 e2       	ldi	r18, 0x26	; 38
     122:	30 e0       	ldi	r19, 0x00	; 0
     124:	f9 01       	movw	r30, r18
     126:	20 81       	ld	r18, Z
     128:	20 64       	ori	r18, 0x40	; 64
     12a:	fc 01       	movw	r30, r24
     12c:	20 83       	st	Z, r18
	while ( !ADCReady ); //Wait while the flag is 0
     12e:	00 00       	nop
     130:	80 91 92 02 	lds	r24, 0x0292
     134:	88 23       	and	r24, r24
     136:	e1 f3       	breq	.-8      	; 0x130 <readADC+0x1e>
	ADCReady = 0;
     138:	10 92 92 02 	sts	0x0292, r1
	r = ADC; //(ADCH << 8) | ADCL;
     13c:	84 e2       	ldi	r24, 0x24	; 36
     13e:	90 e0       	ldi	r25, 0x00	; 0
     140:	fc 01       	movw	r30, r24
     142:	80 81       	ld	r24, Z
     144:	91 81       	ldd	r25, Z+1	; 0x01
     146:	9a 83       	std	Y+2, r25	; 0x02
     148:	89 83       	std	Y+1, r24	; 0x01
	return r;
     14a:	89 81       	ldd	r24, Y+1	; 0x01
     14c:	9a 81       	ldd	r25, Y+2	; 0x02
}
     14e:	0f 90       	pop	r0
     150:	0f 90       	pop	r0
     152:	cf 91       	pop	r28
     154:	df 91       	pop	r29
     156:	08 95       	ret

00000158 <averageADC>:


short averageADC(char times){
     158:	0f 93       	push	r16
     15a:	1f 93       	push	r17
     15c:	df 93       	push	r29
     15e:	cf 93       	push	r28
     160:	cd b7       	in	r28, 0x3d	; 61
     162:	de b7       	in	r29, 0x3e	; 62
     164:	62 97       	sbiw	r28, 0x12	; 18
     166:	0f b6       	in	r0, 0x3f	; 63
     168:	f8 94       	cli
     16a:	de bf       	out	0x3e, r29	; 62
     16c:	0f be       	out	0x3f, r0	; 63
     16e:	cd bf       	out	0x3d, r28	; 61
     170:	8a 8b       	std	Y+18, r24	; 0x12
	char i;
	short acum = 0;
     172:	1b 82       	std	Y+3, r1	; 0x03
     174:	1a 82       	std	Y+2, r1	; 0x02
	for ( i = 0; i < times; i++) {
     176:	19 82       	std	Y+1, r1	; 0x01
     178:	8b c0       	rjmp	.+278    	; 0x290 <averageADC+0x138>
		acum+=readADC();
     17a:	0e 94 89 00 	call	0x112	; 0x112 <readADC>
     17e:	2a 81       	ldd	r18, Y+2	; 0x02
     180:	3b 81       	ldd	r19, Y+3	; 0x03
     182:	82 0f       	add	r24, r18
     184:	93 1f       	adc	r25, r19
     186:	9b 83       	std	Y+3, r25	; 0x03
     188:	8a 83       	std	Y+2, r24	; 0x02
     18a:	80 e0       	ldi	r24, 0x00	; 0
     18c:	90 e0       	ldi	r25, 0x00	; 0
     18e:	a0 ea       	ldi	r26, 0xA0	; 160
     190:	b0 e4       	ldi	r27, 0x40	; 64
     192:	8c 83       	std	Y+4, r24	; 0x04
     194:	9d 83       	std	Y+5, r25	; 0x05
     196:	ae 83       	std	Y+6, r26	; 0x06
     198:	bf 83       	std	Y+7, r27	; 0x07
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     19a:	6c 81       	ldd	r22, Y+4	; 0x04
     19c:	7d 81       	ldd	r23, Y+5	; 0x05
     19e:	8e 81       	ldd	r24, Y+6	; 0x06
     1a0:	9f 81       	ldd	r25, Y+7	; 0x07
     1a2:	20 e0       	ldi	r18, 0x00	; 0
     1a4:	30 e0       	ldi	r19, 0x00	; 0
     1a6:	4a e7       	ldi	r20, 0x7A	; 122
     1a8:	54 e4       	ldi	r21, 0x44	; 68
     1aa:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     1ae:	dc 01       	movw	r26, r24
     1b0:	cb 01       	movw	r24, r22
     1b2:	88 87       	std	Y+8, r24	; 0x08
     1b4:	99 87       	std	Y+9, r25	; 0x09
     1b6:	aa 87       	std	Y+10, r26	; 0x0a
     1b8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
     1ba:	11 e0       	ldi	r17, 0x01	; 1
     1bc:	68 85       	ldd	r22, Y+8	; 0x08
     1be:	79 85       	ldd	r23, Y+9	; 0x09
     1c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     1c2:	9b 85       	ldd	r25, Y+11	; 0x0b
     1c4:	20 e0       	ldi	r18, 0x00	; 0
     1c6:	30 e0       	ldi	r19, 0x00	; 0
     1c8:	40 e8       	ldi	r20, 0x80	; 128
     1ca:	5f e3       	ldi	r21, 0x3F	; 63
     1cc:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
     1d0:	88 23       	and	r24, r24
     1d2:	0c f0       	brlt	.+2      	; 0x1d6 <averageADC+0x7e>
     1d4:	10 e0       	ldi	r17, 0x00	; 0
     1d6:	11 23       	and	r17, r17
     1d8:	29 f0       	breq	.+10     	; 0x1e4 <averageADC+0x8c>
		__ticks = 1;
     1da:	81 e0       	ldi	r24, 0x01	; 1
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	9d 87       	std	Y+13, r25	; 0x0d
     1e0:	8c 87       	std	Y+12, r24	; 0x0c
     1e2:	46 c0       	rjmp	.+140    	; 0x270 <averageADC+0x118>
	else if (__tmp > 65535)
     1e4:	11 e0       	ldi	r17, 0x01	; 1
     1e6:	68 85       	ldd	r22, Y+8	; 0x08
     1e8:	79 85       	ldd	r23, Y+9	; 0x09
     1ea:	8a 85       	ldd	r24, Y+10	; 0x0a
     1ec:	9b 85       	ldd	r25, Y+11	; 0x0b
     1ee:	20 e0       	ldi	r18, 0x00	; 0
     1f0:	3f ef       	ldi	r19, 0xFF	; 255
     1f2:	4f e7       	ldi	r20, 0x7F	; 127
     1f4:	57 e4       	ldi	r21, 0x47	; 71
     1f6:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
     1fa:	18 16       	cp	r1, r24
     1fc:	0c f0       	brlt	.+2      	; 0x200 <averageADC+0xa8>
     1fe:	10 e0       	ldi	r17, 0x00	; 0
     200:	11 23       	and	r17, r17
     202:	61 f1       	breq	.+88     	; 0x25c <averageADC+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     204:	6c 81       	ldd	r22, Y+4	; 0x04
     206:	7d 81       	ldd	r23, Y+5	; 0x05
     208:	8e 81       	ldd	r24, Y+6	; 0x06
     20a:	9f 81       	ldd	r25, Y+7	; 0x07
     20c:	20 e0       	ldi	r18, 0x00	; 0
     20e:	30 e0       	ldi	r19, 0x00	; 0
     210:	40 e2       	ldi	r20, 0x20	; 32
     212:	51 e4       	ldi	r21, 0x41	; 65
     214:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     218:	dc 01       	movw	r26, r24
     21a:	cb 01       	movw	r24, r22
     21c:	bc 01       	movw	r22, r24
     21e:	cd 01       	movw	r24, r26
     220:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     224:	dc 01       	movw	r26, r24
     226:	cb 01       	movw	r24, r22
     228:	9d 87       	std	Y+13, r25	; 0x0d
     22a:	8c 87       	std	Y+12, r24	; 0x0c
     22c:	12 c0       	rjmp	.+36     	; 0x252 <averageADC+0xfa>
     22e:	84 e6       	ldi	r24, 0x64	; 100
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	9f 87       	std	Y+15, r25	; 0x0f
     234:	8e 87       	std	Y+14, r24	; 0x0e
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     236:	8e 85       	ldd	r24, Y+14	; 0x0e
     238:	9f 85       	ldd	r25, Y+15	; 0x0f
     23a:	8c 01       	movw	r16, r24
     23c:	c8 01       	movw	r24, r16
     23e:	01 97       	sbiw	r24, 0x01	; 1
     240:	f1 f7       	brne	.-4      	; 0x23e <averageADC+0xe6>
     242:	8c 01       	movw	r16, r24
     244:	1f 87       	std	Y+15, r17	; 0x0f
     246:	0e 87       	std	Y+14, r16	; 0x0e
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     248:	8c 85       	ldd	r24, Y+12	; 0x0c
     24a:	9d 85       	ldd	r25, Y+13	; 0x0d
     24c:	01 97       	sbiw	r24, 0x01	; 1
     24e:	9d 87       	std	Y+13, r25	; 0x0d
     250:	8c 87       	std	Y+12, r24	; 0x0c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     252:	8c 85       	ldd	r24, Y+12	; 0x0c
     254:	9d 85       	ldd	r25, Y+13	; 0x0d
     256:	00 97       	sbiw	r24, 0x00	; 0
     258:	51 f7       	brne	.-44     	; 0x22e <averageADC+0xd6>
     25a:	17 c0       	rjmp	.+46     	; 0x28a <averageADC+0x132>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     25c:	68 85       	ldd	r22, Y+8	; 0x08
     25e:	79 85       	ldd	r23, Y+9	; 0x09
     260:	8a 85       	ldd	r24, Y+10	; 0x0a
     262:	9b 85       	ldd	r25, Y+11	; 0x0b
     264:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     268:	dc 01       	movw	r26, r24
     26a:	cb 01       	movw	r24, r22
     26c:	9d 87       	std	Y+13, r25	; 0x0d
     26e:	8c 87       	std	Y+12, r24	; 0x0c
     270:	8c 85       	ldd	r24, Y+12	; 0x0c
     272:	9d 85       	ldd	r25, Y+13	; 0x0d
     274:	99 8b       	std	Y+17, r25	; 0x11
     276:	88 8b       	std	Y+16, r24	; 0x10
     278:	88 89       	ldd	r24, Y+16	; 0x10
     27a:	99 89       	ldd	r25, Y+17	; 0x11
     27c:	8c 01       	movw	r16, r24
     27e:	c8 01       	movw	r24, r16
     280:	01 97       	sbiw	r24, 0x01	; 1
     282:	f1 f7       	brne	.-4      	; 0x280 <averageADC+0x128>
     284:	8c 01       	movw	r16, r24
     286:	19 8b       	std	Y+17, r17	; 0x11
     288:	08 8b       	std	Y+16, r16	; 0x10


short averageADC(char times){
	char i;
	short acum = 0;
	for ( i = 0; i < times; i++) {
     28a:	89 81       	ldd	r24, Y+1	; 0x01
     28c:	8f 5f       	subi	r24, 0xFF	; 255
     28e:	89 83       	std	Y+1, r24	; 0x01
     290:	99 81       	ldd	r25, Y+1	; 0x01
     292:	8a 89       	ldd	r24, Y+18	; 0x12
     294:	98 17       	cp	r25, r24
     296:	08 f4       	brcc	.+2      	; 0x29a <averageADC+0x142>
     298:	70 cf       	rjmp	.-288    	; 0x17a <averageADC+0x22>
		acum+=readADC();
		_delay_ms(5);
	}
	acum = acum/times;
     29a:	8a 89       	ldd	r24, Y+18	; 0x12
     29c:	28 2f       	mov	r18, r24
     29e:	30 e0       	ldi	r19, 0x00	; 0
     2a0:	8a 81       	ldd	r24, Y+2	; 0x02
     2a2:	9b 81       	ldd	r25, Y+3	; 0x03
     2a4:	b9 01       	movw	r22, r18
     2a6:	0e 94 40 14 	call	0x2880	; 0x2880 <__divmodhi4>
     2aa:	9b 01       	movw	r18, r22
     2ac:	3b 83       	std	Y+3, r19	; 0x03
     2ae:	2a 83       	std	Y+2, r18	; 0x02
	if (!inScore && acum < GOAL_THRESH){
     2b0:	80 91 93 02 	lds	r24, 0x0293
     2b4:	88 23       	and	r24, r24
     2b6:	91 f4       	brne	.+36     	; 0x2dc <averageADC+0x184>
     2b8:	8a 81       	ldd	r24, Y+2	; 0x02
     2ba:	9b 81       	ldd	r25, Y+3	; 0x03
     2bc:	8a 30       	cpi	r24, 0x0A	; 10
     2be:	91 05       	cpc	r25, r1
     2c0:	6c f4       	brge	.+26     	; 0x2dc <averageADC+0x184>
		++score;
     2c2:	80 91 94 02 	lds	r24, 0x0294
     2c6:	90 91 95 02 	lds	r25, 0x0295
     2ca:	01 96       	adiw	r24, 0x01	; 1
     2cc:	90 93 95 02 	sts	0x0295, r25
     2d0:	80 93 94 02 	sts	0x0294, r24
		inScore = 1;
     2d4:	81 e0       	ldi	r24, 0x01	; 1
     2d6:	80 93 93 02 	sts	0x0293, r24
     2da:	0b c0       	rjmp	.+22     	; 0x2f2 <averageADC+0x19a>
	} else if (inScore && acum >= GOAL_THRESH) {inScore = 0;}
     2dc:	80 91 93 02 	lds	r24, 0x0293
     2e0:	88 23       	and	r24, r24
     2e2:	39 f0       	breq	.+14     	; 0x2f2 <averageADC+0x19a>
     2e4:	8a 81       	ldd	r24, Y+2	; 0x02
     2e6:	9b 81       	ldd	r25, Y+3	; 0x03
     2e8:	8a 30       	cpi	r24, 0x0A	; 10
     2ea:	91 05       	cpc	r25, r1
     2ec:	14 f0       	brlt	.+4      	; 0x2f2 <averageADC+0x19a>
     2ee:	10 92 93 02 	sts	0x0293, r1
	return acum;
     2f2:	8a 81       	ldd	r24, Y+2	; 0x02
     2f4:	9b 81       	ldd	r25, Y+3	; 0x03
     2f6:	62 96       	adiw	r28, 0x12	; 18
     2f8:	0f b6       	in	r0, 0x3f	; 63
     2fa:	f8 94       	cli
     2fc:	de bf       	out	0x3e, r29	; 62
     2fe:	0f be       	out	0x3f, r0	; 63
     300:	cd bf       	out	0x3d, r28	; 61
     302:	cf 91       	pop	r28
     304:	df 91       	pop	r29
     306:	1f 91       	pop	r17
     308:	0f 91       	pop	r16
     30a:	08 95       	ret

0000030c <initCAN>:
#include "can.h"


volatile uint8_t flagMCP; //FLAG for MCP 

void initCAN(enum canMode mode){
     30c:	df 93       	push	r29
     30e:	cf 93       	push	r28
     310:	00 d0       	rcall	.+0      	; 0x312 <initCAN+0x6>
     312:	cd b7       	in	r28, 0x3d	; 61
     314:	de b7       	in	r29, 0x3e	; 62
     316:	8a 83       	std	Y+2, r24	; 0x02
	
	uint8_t t;
	switch (mode){
     318:	8a 81       	ldd	r24, Y+2	; 0x02
     31a:	88 2f       	mov	r24, r24
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	82 30       	cpi	r24, 0x02	; 2
     320:	91 05       	cpc	r25, r1
     322:	a9 f0       	breq	.+42     	; 0x34e <initCAN+0x42>
     324:	83 30       	cpi	r24, 0x03	; 3
     326:	91 05       	cpc	r25, r1
     328:	34 f4       	brge	.+12     	; 0x336 <initCAN+0x2a>
     32a:	00 97       	sbiw	r24, 0x00	; 0
     32c:	59 f0       	breq	.+22     	; 0x344 <initCAN+0x38>
     32e:	81 30       	cpi	r24, 0x01	; 1
     330:	91 05       	cpc	r25, r1
     332:	51 f0       	breq	.+20     	; 0x348 <initCAN+0x3c>
     334:	15 c0       	rjmp	.+42     	; 0x360 <initCAN+0x54>
     336:	83 30       	cpi	r24, 0x03	; 3
     338:	91 05       	cpc	r25, r1
     33a:	61 f0       	breq	.+24     	; 0x354 <initCAN+0x48>
     33c:	84 30       	cpi	r24, 0x04	; 4
     33e:	91 05       	cpc	r25, r1
     340:	61 f0       	breq	.+24     	; 0x35a <initCAN+0x4e>
     342:	0e c0       	rjmp	.+28     	; 0x360 <initCAN+0x54>
		case(NORMAL):
			t = 0x00;			
     344:	19 82       	std	Y+1, r1	; 0x01
			break;
     346:	0c c0       	rjmp	.+24     	; 0x360 <initCAN+0x54>
		case(SLEEP):
			t = 0x20;
     348:	80 e2       	ldi	r24, 0x20	; 32
     34a:	89 83       	std	Y+1, r24	; 0x01
			break;
     34c:	09 c0       	rjmp	.+18     	; 0x360 <initCAN+0x54>
		case(LOOPBACK):
			t = 0x40;			
     34e:	80 e4       	ldi	r24, 0x40	; 64
     350:	89 83       	std	Y+1, r24	; 0x01
			break;
     352:	06 c0       	rjmp	.+12     	; 0x360 <initCAN+0x54>
		case(LISTEN):
			t = 0x60;
     354:	80 e6       	ldi	r24, 0x60	; 96
     356:	89 83       	std	Y+1, r24	; 0x01
			break;		
     358:	03 c0       	rjmp	.+6      	; 0x360 <initCAN+0x54>
		case(CONFIG):
			t = 0x80;
     35a:	80 e8       	ldi	r24, 0x80	; 128
     35c:	89 83       	std	Y+1, r24	; 0x01
			break;
     35e:	00 00       	nop
	};
	
	writeMCP(MCP_CANCTRL,t); //Sets mode
     360:	8f e0       	ldi	r24, 0x0F	; 15
     362:	69 81       	ldd	r22, Y+1	; 0x01
     364:	0e 94 22 09 	call	0x1244	; 0x1244 <writeMCP>
	writeMCP(MCP_RXB0CTRL, 0b01100000); //Disable all Filters buffer 0 //Todo, by names
     368:	80 e6       	ldi	r24, 0x60	; 96
     36a:	60 e6       	ldi	r22, 0x60	; 96
     36c:	0e 94 22 09 	call	0x1244	; 0x1244 <writeMCP>
	writeMCP(MCP_RXB1CTRL, 0b01100000); //Disable all Filters buffer 1
     370:	80 e7       	ldi	r24, 0x70	; 112
     372:	60 e6       	ldi	r22, 0x60	; 96
     374:	0e 94 22 09 	call	0x1244	; 0x1244 <writeMCP>
	writeMCP(MCP_CANINTF,0x00); //Clear Pending Interrupts
     378:	8c e2       	ldi	r24, 0x2C	; 44
     37a:	60 e0       	ldi	r22, 0x00	; 0
     37c:	0e 94 22 09 	call	0x1244	; 0x1244 <writeMCP>
	writeMCP(MCP_CANINTE, 0x1F); //Enable reception interrupts on both buffers
     380:	8b e2       	ldi	r24, 0x2B	; 43
     382:	6f e1       	ldi	r22, 0x1F	; 31
     384:	0e 94 22 09 	call	0x1244	; 0x1244 <writeMCP>
     388:	0f 90       	pop	r0
     38a:	0f 90       	pop	r0
     38c:	cf 91       	pop	r28
     38e:	df 91       	pop	r29
     390:	08 95       	ret

00000392 <__vector_21>:

#include "globals.h"



ISR(ADC_vect){
     392:	1f 92       	push	r1
     394:	0f 92       	push	r0
     396:	0f b6       	in	r0, 0x3f	; 63
     398:	0f 92       	push	r0
     39a:	11 24       	eor	r1, r1
     39c:	8f 93       	push	r24
     39e:	df 93       	push	r29
     3a0:	cf 93       	push	r28
     3a2:	cd b7       	in	r28, 0x3d	; 61
     3a4:	de b7       	in	r29, 0x3e	; 62
	ADCReady = 1;
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	80 93 92 02 	sts	0x0292, r24
}
     3ac:	cf 91       	pop	r28
     3ae:	df 91       	pop	r29
     3b0:	8f 91       	pop	r24
     3b2:	0f 90       	pop	r0
     3b4:	0f be       	out	0x3f, r0	; 63
     3b6:	0f 90       	pop	r0
     3b8:	1f 90       	pop	r1
     3ba:	18 95       	reti

000003bc <__vector_5>:


ISR(INT4_vect) //Interrupt routine for the CAN Transciver
{
     3bc:	1f 92       	push	r1
     3be:	0f 92       	push	r0
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	0f 92       	push	r0
     3c4:	00 90 5b 00 	lds	r0, 0x005B
     3c8:	0f 92       	push	r0
     3ca:	11 24       	eor	r1, r1
     3cc:	2f 93       	push	r18
     3ce:	3f 93       	push	r19
     3d0:	4f 93       	push	r20
     3d2:	5f 93       	push	r21
     3d4:	6f 93       	push	r22
     3d6:	7f 93       	push	r23
     3d8:	8f 93       	push	r24
     3da:	9f 93       	push	r25
     3dc:	af 93       	push	r26
     3de:	bf 93       	push	r27
     3e0:	ef 93       	push	r30
     3e2:	ff 93       	push	r31
     3e4:	df 93       	push	r29
     3e6:	cf 93       	push	r28
     3e8:	0f 92       	push	r0
     3ea:	cd b7       	in	r28, 0x3d	; 61
     3ec:	de b7       	in	r29, 0x3e	; 62
	uint8_t mcp_flags;
	mcp_flags = readMCP(MCP_CANINTF);
     3ee:	8c e2       	ldi	r24, 0x2C	; 44
     3f0:	0e 94 df 08 	call	0x11be	; 0x11be <readMCP>
     3f4:	89 83       	std	Y+1, r24	; 0x01
	writeMCP(MCP_CANINTF,0x00); //Clear Flags
     3f6:	8c e2       	ldi	r24, 0x2C	; 44
     3f8:	60 e0       	ldi	r22, 0x00	; 0
     3fa:	0e 94 22 09 	call	0x1244	; 0x1244 <writeMCP>
	
	//printf("CAN MCP General interrupt handler \r\n");
	
    if(mcp_flags & 1 << 0) {  //RX0IF
     3fe:	89 81       	ldd	r24, Y+1	; 0x01
     400:	88 2f       	mov	r24, r24
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	81 70       	andi	r24, 0x01	; 1
     406:	90 70       	andi	r25, 0x00	; 0
     408:	88 23       	and	r24, r24
     40a:	29 f0       	breq	.+10     	; 0x416 <__vector_5+0x5a>
		//printf("CAN MCP Interrupt RX0IF Triggered \r\n");	
		flagMCP |= 	(1 << 0);
     40c:	80 91 9d 02 	lds	r24, 0x029D
     410:	81 60       	ori	r24, 0x01	; 1
     412:	80 93 9d 02 	sts	0x029D, r24
		
	}  if(mcp_flags & 1 << 1) { //RX1IF
     416:	89 81       	ldd	r24, Y+1	; 0x01
     418:	88 2f       	mov	r24, r24
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	82 70       	andi	r24, 0x02	; 2
     41e:	90 70       	andi	r25, 0x00	; 0
     420:	00 97       	sbiw	r24, 0x00	; 0
     422:	29 f0       	breq	.+10     	; 0x42e <__vector_5+0x72>
		//printf("CAN MCP Interrupt RX1IF Triggered \r\n");
		flagMCP |= 	(1 << 1);
     424:	80 91 9d 02 	lds	r24, 0x029D
     428:	82 60       	ori	r24, 0x02	; 2
     42a:	80 93 9d 02 	sts	0x029D, r24
		
	}  if(mcp_flags & 1 << 2) { //TX0IF
     42e:	89 81       	ldd	r24, Y+1	; 0x01
     430:	88 2f       	mov	r24, r24
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	84 70       	andi	r24, 0x04	; 4
     436:	90 70       	andi	r25, 0x00	; 0
     438:	00 97       	sbiw	r24, 0x00	; 0
     43a:	29 f0       	breq	.+10     	; 0x446 <__vector_5+0x8a>
		//printf("CAN MCP Interrupt TX0IF Triggered \r\n");
		flagMCP |= 	(1 << 2);
     43c:	80 91 9d 02 	lds	r24, 0x029D
     440:	84 60       	ori	r24, 0x04	; 4
     442:	80 93 9d 02 	sts	0x029D, r24
		
	}  if(mcp_flags & 1 << 3) { //TX1IF
     446:	89 81       	ldd	r24, Y+1	; 0x01
     448:	88 2f       	mov	r24, r24
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	88 70       	andi	r24, 0x08	; 8
     44e:	90 70       	andi	r25, 0x00	; 0
     450:	00 97       	sbiw	r24, 0x00	; 0
     452:	29 f0       	breq	.+10     	; 0x45e <__vector_5+0xa2>
	//	printf("CAN MCP Interrupt TX1IF Triggered \r\n");
		flagMCP |= 	(1 << 3);
     454:	80 91 9d 02 	lds	r24, 0x029D
     458:	88 60       	ori	r24, 0x08	; 8
     45a:	80 93 9d 02 	sts	0x029D, r24
		
	}  if(mcp_flags & 1 << 4) { //TX2IF
     45e:	89 81       	ldd	r24, Y+1	; 0x01
     460:	88 2f       	mov	r24, r24
     462:	90 e0       	ldi	r25, 0x00	; 0
     464:	80 71       	andi	r24, 0x10	; 16
     466:	90 70       	andi	r25, 0x00	; 0
     468:	00 97       	sbiw	r24, 0x00	; 0
     46a:	29 f0       	breq	.+10     	; 0x476 <__vector_5+0xba>
	//	printf("CAN MCP Interrupt TX2IF Triggered \r\n");
		flagMCP |= 	(1 << 4);
     46c:	80 91 9d 02 	lds	r24, 0x029D
     470:	80 61       	ori	r24, 0x10	; 16
     472:	80 93 9d 02 	sts	0x029D, r24
	} 

		


}	
     476:	0f 90       	pop	r0
     478:	cf 91       	pop	r28
     47a:	df 91       	pop	r29
     47c:	ff 91       	pop	r31
     47e:	ef 91       	pop	r30
     480:	bf 91       	pop	r27
     482:	af 91       	pop	r26
     484:	9f 91       	pop	r25
     486:	8f 91       	pop	r24
     488:	7f 91       	pop	r23
     48a:	6f 91       	pop	r22
     48c:	5f 91       	pop	r21
     48e:	4f 91       	pop	r20
     490:	3f 91       	pop	r19
     492:	2f 91       	pop	r18
     494:	0f 90       	pop	r0
     496:	00 92 5b 00 	sts	0x005B, r0
     49a:	0f 90       	pop	r0
     49c:	0f be       	out	0x3f, r0	; 63
     49e:	0f 90       	pop	r0
     4a0:	1f 90       	pop	r1
     4a2:	18 95       	reti

000004a4 <initInterrupts>:
 
void initInterrupts(){
     4a4:	df 93       	push	r29
     4a6:	cf 93       	push	r28
     4a8:	cd b7       	in	r28, 0x3d	; 61
     4aa:	de b7       	in	r29, 0x3e	; 62
 	DDRD  |= (1<<PD0) | (1 << PD1); //Set INT1/PD3 as Input
     4ac:	81 e3       	ldi	r24, 0x31	; 49
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	21 e3       	ldi	r18, 0x31	; 49
     4b2:	30 e0       	ldi	r19, 0x00	; 0
     4b4:	f9 01       	movw	r30, r18
     4b6:	20 81       	ld	r18, Z
     4b8:	23 60       	ori	r18, 0x03	; 3
     4ba:	fc 01       	movw	r30, r24
     4bc:	20 83       	st	Z, r18
// 	EMCUCR &= ~(1<<ISC2); //Set interrupt on 0 at INT2
// 	GICR |= (1<<INT1);
// 	GICR |= (1<<INT0); 
// 	GICR |= (1<<INT2); 
//TODO: Configure to our interrupts
	DDRE &= ~(1<<PE4); //Set PE5 as Input
     4be:	82 e2       	ldi	r24, 0x22	; 34
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	22 e2       	ldi	r18, 0x22	; 34
     4c4:	30 e0       	ldi	r19, 0x00	; 0
     4c6:	f9 01       	movw	r30, r18
     4c8:	20 81       	ld	r18, Z
     4ca:	2f 7e       	andi	r18, 0xEF	; 239
     4cc:	fc 01       	movw	r30, r24
     4ce:	20 83       	st	Z, r18
	DDRA |= (1 << PA7) | (1 << PA6) |(1 << PA5) | (1 << PA4) |(1 << PA3); //Set as output the needed pins in A
     4d0:	8a e3       	ldi	r24, 0x3A	; 58
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	2a e3       	ldi	r18, 0x3A	; 58
     4d6:	30 e0       	ldi	r19, 0x00	; 0
     4d8:	f9 01       	movw	r30, r18
     4da:	20 81       	ld	r18, Z
     4dc:	28 6f       	ori	r18, 0xF8	; 248
     4de:	fc 01       	movw	r30, r24
     4e0:	20 83       	st	Z, r18
	DDRC = 0xFF;
     4e2:	84 e3       	ldi	r24, 0x34	; 52
     4e4:	90 e0       	ldi	r25, 0x00	; 0
     4e6:	2f ef       	ldi	r18, 0xFF	; 255
     4e8:	fc 01       	movw	r30, r24
     4ea:	20 83       	st	Z, r18
	DDRF  |= (1<<PF1); //Set PF1 as output
     4ec:	81 e6       	ldi	r24, 0x61	; 97
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	21 e6       	ldi	r18, 0x61	; 97
     4f2:	30 e0       	ldi	r19, 0x00	; 0
     4f4:	f9 01       	movw	r30, r18
     4f6:	20 81       	ld	r18, Z
     4f8:	22 60       	ori	r18, 0x02	; 2
     4fa:	fc 01       	movw	r30, r24
     4fc:	20 83       	st	Z, r18
	PORTD |= (1<<PE4); //Set pullup for PE5
     4fe:	82 e3       	ldi	r24, 0x32	; 50
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	22 e3       	ldi	r18, 0x32	; 50
     504:	30 e0       	ldi	r19, 0x00	; 0
     506:	f9 01       	movw	r30, r18
     508:	20 81       	ld	r18, Z
     50a:	20 61       	ori	r18, 0x10	; 16
     50c:	fc 01       	movw	r30, r24
     50e:	20 83       	st	Z, r18
	EICRB |= (1<<ISC41);
     510:	8a e5       	ldi	r24, 0x5A	; 90
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	2a e5       	ldi	r18, 0x5A	; 90
     516:	30 e0       	ldi	r19, 0x00	; 0
     518:	f9 01       	movw	r30, r18
     51a:	20 81       	ld	r18, Z
     51c:	22 60       	ori	r18, 0x02	; 2
     51e:	fc 01       	movw	r30, r24
     520:	20 83       	st	Z, r18
	EICRB &= ~(1<<ISC40); //Set interrupts on falling edge at PE5
     522:	8a e5       	ldi	r24, 0x5A	; 90
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	2a e5       	ldi	r18, 0x5A	; 90
     528:	30 e0       	ldi	r19, 0x00	; 0
     52a:	f9 01       	movw	r30, r18
     52c:	20 81       	ld	r18, Z
     52e:	2e 7f       	andi	r18, 0xFE	; 254
     530:	fc 01       	movw	r30, r24
     532:	20 83       	st	Z, r18
	EIMSK |= (1<<INT4); //Enable interrupt on PE5
     534:	89 e5       	ldi	r24, 0x59	; 89
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	29 e5       	ldi	r18, 0x59	; 89
     53a:	30 e0       	ldi	r19, 0x00	; 0
     53c:	f9 01       	movw	r30, r18
     53e:	20 81       	ld	r18, Z
     540:	20 61       	ori	r18, 0x10	; 16
     542:	fc 01       	movw	r30, r24
     544:	20 83       	st	Z, r18
	initADC();
     546:	0e 94 67 00 	call	0xce	; 0xce <initADC>
	reload();
     54a:	82 e6       	ldi	r24, 0x62	; 98
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	22 e6       	ldi	r18, 0x62	; 98
     550:	30 e0       	ldi	r19, 0x00	; 0
     552:	f9 01       	movw	r30, r18
     554:	20 81       	ld	r18, Z
     556:	22 60       	ori	r18, 0x02	; 2
     558:	fc 01       	movw	r30, r24
     55a:	20 83       	st	Z, r18
	sei();
     55c:	78 94       	sei
}
     55e:	cf 91       	pop	r28
     560:	df 91       	pop	r29
     562:	08 95       	ret

00000564 <reverse>:

uint8_t reverse(uint8_t byte){
     564:	df 93       	push	r29
     566:	cf 93       	push	r28
     568:	00 d0       	rcall	.+0      	; 0x56a <reverse+0x6>
     56a:	00 d0       	rcall	.+0      	; 0x56c <reverse+0x8>
     56c:	cd b7       	in	r28, 0x3d	; 61
     56e:	de b7       	in	r29, 0x3e	; 62
     570:	8c 83       	std	Y+4, r24	; 0x04
	uint8_t i, reverse,temp;
	reverse = 0;
     572:	1a 82       	std	Y+2, r1	; 0x02
	for(i = 0; i < 8; i++){
     574:	19 82       	std	Y+1, r1	; 0x01
     576:	31 c0       	rjmp	.+98     	; 0x5da <reverse+0x76>
		temp = ((byte & (1 << i)) << 7-i);
     578:	8c 81       	ldd	r24, Y+4	; 0x04
     57a:	28 2f       	mov	r18, r24
     57c:	30 e0       	ldi	r19, 0x00	; 0
     57e:	89 81       	ldd	r24, Y+1	; 0x01
     580:	48 2f       	mov	r20, r24
     582:	50 e0       	ldi	r21, 0x00	; 0
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	02 c0       	rjmp	.+4      	; 0x58e <reverse+0x2a>
     58a:	88 0f       	add	r24, r24
     58c:	99 1f       	adc	r25, r25
     58e:	4a 95       	dec	r20
     590:	e2 f7       	brpl	.-8      	; 0x58a <reverse+0x26>
     592:	82 23       	and	r24, r18
     594:	93 23       	and	r25, r19
     596:	29 81       	ldd	r18, Y+1	; 0x01
     598:	22 2f       	mov	r18, r18
     59a:	30 e0       	ldi	r19, 0x00	; 0
     59c:	47 e0       	ldi	r20, 0x07	; 7
     59e:	50 e0       	ldi	r21, 0x00	; 0
     5a0:	ba 01       	movw	r22, r20
     5a2:	62 1b       	sub	r22, r18
     5a4:	73 0b       	sbc	r23, r19
     5a6:	9b 01       	movw	r18, r22
     5a8:	02 c0       	rjmp	.+4      	; 0x5ae <reverse+0x4a>
     5aa:	88 0f       	add	r24, r24
     5ac:	99 1f       	adc	r25, r25
     5ae:	2a 95       	dec	r18
     5b0:	e2 f7       	brpl	.-8      	; 0x5aa <reverse+0x46>
     5b2:	8b 83       	std	Y+3, r24	; 0x03
		reverse |= temp >> i;
     5b4:	8b 81       	ldd	r24, Y+3	; 0x03
     5b6:	88 2f       	mov	r24, r24
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	29 81       	ldd	r18, Y+1	; 0x01
     5bc:	22 2f       	mov	r18, r18
     5be:	30 e0       	ldi	r19, 0x00	; 0
     5c0:	02 2e       	mov	r0, r18
     5c2:	02 c0       	rjmp	.+4      	; 0x5c8 <reverse+0x64>
     5c4:	95 95       	asr	r25
     5c6:	87 95       	ror	r24
     5c8:	0a 94       	dec	r0
     5ca:	e2 f7       	brpl	.-8      	; 0x5c4 <reverse+0x60>
     5cc:	98 2f       	mov	r25, r24
     5ce:	8a 81       	ldd	r24, Y+2	; 0x02
     5d0:	89 2b       	or	r24, r25
     5d2:	8a 83       	std	Y+2, r24	; 0x02
}

uint8_t reverse(uint8_t byte){
	uint8_t i, reverse,temp;
	reverse = 0;
	for(i = 0; i < 8; i++){
     5d4:	89 81       	ldd	r24, Y+1	; 0x01
     5d6:	8f 5f       	subi	r24, 0xFF	; 255
     5d8:	89 83       	std	Y+1, r24	; 0x01
     5da:	89 81       	ldd	r24, Y+1	; 0x01
     5dc:	88 30       	cpi	r24, 0x08	; 8
     5de:	60 f2       	brcs	.-104    	; 0x578 <reverse+0x14>
		temp = ((byte & (1 << i)) << 7-i);
		reverse |= temp >> i;
	}
	return reverse;
     5e0:	8a 81       	ldd	r24, Y+2	; 0x02
}
     5e2:	0f 90       	pop	r0
     5e4:	0f 90       	pop	r0
     5e6:	0f 90       	pop	r0
     5e8:	0f 90       	pop	r0
     5ea:	cf 91       	pop	r28
     5ec:	df 91       	pop	r29
     5ee:	08 95       	ret

000005f0 <readEncoder>:
// • Set !OE high to disable output of encoder
// • Process received data....



uint16_t readEncoder(){
     5f0:	0f 93       	push	r16
     5f2:	1f 93       	push	r17
     5f4:	df 93       	push	r29
     5f6:	cf 93       	push	r28
     5f8:	cd b7       	in	r28, 0x3d	; 61
     5fa:	de b7       	in	r29, 0x3e	; 62
     5fc:	c0 54       	subi	r28, 0x40	; 64
     5fe:	d0 40       	sbci	r29, 0x00	; 0
     600:	0f b6       	in	r0, 0x3f	; 63
     602:	f8 94       	cli
     604:	de bf       	out	0x3e, r29	; 62
     606:	0f be       	out	0x3f, r0	; 63
     608:	cd bf       	out	0x3d, r28	; 61
	uint16_t encoder;
	clearOE();
     60a:	8b e3       	ldi	r24, 0x3B	; 59
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	2b e3       	ldi	r18, 0x3B	; 59
     610:	30 e0       	ldi	r19, 0x00	; 0
     612:	f9 01       	movw	r30, r18
     614:	20 81       	ld	r18, Z
     616:	2f 77       	andi	r18, 0x7F	; 127
     618:	fc 01       	movw	r30, r24
     61a:	20 83       	st	Z, r18
	clearSel();
     61c:	8b e3       	ldi	r24, 0x3B	; 59
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	2b e3       	ldi	r18, 0x3B	; 59
     622:	30 e0       	ldi	r19, 0x00	; 0
     624:	f9 01       	movw	r30, r18
     626:	20 81       	ld	r18, Z
     628:	2f 7d       	andi	r18, 0xDF	; 223
     62a:	fc 01       	movw	r30, r24
     62c:	20 83       	st	Z, r18
     62e:	80 e0       	ldi	r24, 0x00	; 0
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	a8 eb       	ldi	r26, 0xB8	; 184
     634:	b1 e4       	ldi	r27, 0x41	; 65
     636:	8b 83       	std	Y+3, r24	; 0x03
     638:	9c 83       	std	Y+4, r25	; 0x04
     63a:	ad 83       	std	Y+5, r26	; 0x05
     63c:	be 83       	std	Y+6, r27	; 0x06
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 3e6) * __us;
     63e:	6b 81       	ldd	r22, Y+3	; 0x03
     640:	7c 81       	ldd	r23, Y+4	; 0x04
     642:	8d 81       	ldd	r24, Y+5	; 0x05
     644:	9e 81       	ldd	r25, Y+6	; 0x06
     646:	2b ea       	ldi	r18, 0xAB	; 171
     648:	3a ea       	ldi	r19, 0xAA	; 170
     64a:	4a ea       	ldi	r20, 0xAA	; 170
     64c:	5f e3       	ldi	r21, 0x3F	; 63
     64e:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     652:	dc 01       	movw	r26, r24
     654:	cb 01       	movw	r24, r22
     656:	8f 83       	std	Y+7, r24	; 0x07
     658:	98 87       	std	Y+8, r25	; 0x08
     65a:	a9 87       	std	Y+9, r26	; 0x09
     65c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     65e:	11 e0       	ldi	r17, 0x01	; 1
     660:	6f 81       	ldd	r22, Y+7	; 0x07
     662:	78 85       	ldd	r23, Y+8	; 0x08
     664:	89 85       	ldd	r24, Y+9	; 0x09
     666:	9a 85       	ldd	r25, Y+10	; 0x0a
     668:	20 e0       	ldi	r18, 0x00	; 0
     66a:	30 e0       	ldi	r19, 0x00	; 0
     66c:	40 e8       	ldi	r20, 0x80	; 128
     66e:	5f e3       	ldi	r21, 0x3F	; 63
     670:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
     674:	88 23       	and	r24, r24
     676:	0c f0       	brlt	.+2      	; 0x67a <readEncoder+0x8a>
     678:	10 e0       	ldi	r17, 0x00	; 0
     67a:	11 23       	and	r17, r17
     67c:	19 f0       	breq	.+6      	; 0x684 <readEncoder+0x94>
		__ticks = 1;
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	8b 87       	std	Y+11, r24	; 0x0b
     682:	a3 c0       	rjmp	.+326    	; 0x7ca <readEncoder+0x1da>
	else if (__tmp > 255)
     684:	11 e0       	ldi	r17, 0x01	; 1
     686:	6f 81       	ldd	r22, Y+7	; 0x07
     688:	78 85       	ldd	r23, Y+8	; 0x08
     68a:	89 85       	ldd	r24, Y+9	; 0x09
     68c:	9a 85       	ldd	r25, Y+10	; 0x0a
     68e:	20 e0       	ldi	r18, 0x00	; 0
     690:	30 e0       	ldi	r19, 0x00	; 0
     692:	4f e7       	ldi	r20, 0x7F	; 127
     694:	53 e4       	ldi	r21, 0x43	; 67
     696:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
     69a:	18 16       	cp	r1, r24
     69c:	0c f0       	brlt	.+2      	; 0x6a0 <readEncoder+0xb0>
     69e:	10 e0       	ldi	r17, 0x00	; 0
     6a0:	11 23       	and	r17, r17
     6a2:	09 f4       	brne	.+2      	; 0x6a6 <readEncoder+0xb6>
     6a4:	89 c0       	rjmp	.+274    	; 0x7b8 <readEncoder+0x1c8>
	{
		_delay_ms(__us / 1000.0);
     6a6:	6b 81       	ldd	r22, Y+3	; 0x03
     6a8:	7c 81       	ldd	r23, Y+4	; 0x04
     6aa:	8d 81       	ldd	r24, Y+5	; 0x05
     6ac:	9e 81       	ldd	r25, Y+6	; 0x06
     6ae:	20 e0       	ldi	r18, 0x00	; 0
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	4a e7       	ldi	r20, 0x7A	; 122
     6b4:	54 e4       	ldi	r21, 0x44	; 68
     6b6:	0e 94 66 10 	call	0x20cc	; 0x20cc <__divsf3>
     6ba:	dc 01       	movw	r26, r24
     6bc:	cb 01       	movw	r24, r22
     6be:	8c 87       	std	Y+12, r24	; 0x0c
     6c0:	9d 87       	std	Y+13, r25	; 0x0d
     6c2:	ae 87       	std	Y+14, r26	; 0x0e
     6c4:	bf 87       	std	Y+15, r27	; 0x0f
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     6c6:	6c 85       	ldd	r22, Y+12	; 0x0c
     6c8:	7d 85       	ldd	r23, Y+13	; 0x0d
     6ca:	8e 85       	ldd	r24, Y+14	; 0x0e
     6cc:	9f 85       	ldd	r25, Y+15	; 0x0f
     6ce:	20 e0       	ldi	r18, 0x00	; 0
     6d0:	30 e0       	ldi	r19, 0x00	; 0
     6d2:	4a e7       	ldi	r20, 0x7A	; 122
     6d4:	54 e4       	ldi	r21, 0x44	; 68
     6d6:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     6da:	dc 01       	movw	r26, r24
     6dc:	cb 01       	movw	r24, r22
     6de:	88 8b       	std	Y+16, r24	; 0x10
     6e0:	99 8b       	std	Y+17, r25	; 0x11
     6e2:	aa 8b       	std	Y+18, r26	; 0x12
     6e4:	bb 8b       	std	Y+19, r27	; 0x13
	if (__tmp < 1.0)
     6e6:	11 e0       	ldi	r17, 0x01	; 1
     6e8:	68 89       	ldd	r22, Y+16	; 0x10
     6ea:	79 89       	ldd	r23, Y+17	; 0x11
     6ec:	8a 89       	ldd	r24, Y+18	; 0x12
     6ee:	9b 89       	ldd	r25, Y+19	; 0x13
     6f0:	20 e0       	ldi	r18, 0x00	; 0
     6f2:	30 e0       	ldi	r19, 0x00	; 0
     6f4:	40 e8       	ldi	r20, 0x80	; 128
     6f6:	5f e3       	ldi	r21, 0x3F	; 63
     6f8:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
     6fc:	88 23       	and	r24, r24
     6fe:	0c f0       	brlt	.+2      	; 0x702 <readEncoder+0x112>
     700:	10 e0       	ldi	r17, 0x00	; 0
     702:	11 23       	and	r17, r17
     704:	29 f0       	breq	.+10     	; 0x710 <readEncoder+0x120>
		__ticks = 1;
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	90 e0       	ldi	r25, 0x00	; 0
     70a:	9d 8b       	std	Y+21, r25	; 0x15
     70c:	8c 8b       	std	Y+20, r24	; 0x14
     70e:	46 c0       	rjmp	.+140    	; 0x79c <readEncoder+0x1ac>
	else if (__tmp > 65535)
     710:	11 e0       	ldi	r17, 0x01	; 1
     712:	68 89       	ldd	r22, Y+16	; 0x10
     714:	79 89       	ldd	r23, Y+17	; 0x11
     716:	8a 89       	ldd	r24, Y+18	; 0x12
     718:	9b 89       	ldd	r25, Y+19	; 0x13
     71a:	20 e0       	ldi	r18, 0x00	; 0
     71c:	3f ef       	ldi	r19, 0xFF	; 255
     71e:	4f e7       	ldi	r20, 0x7F	; 127
     720:	57 e4       	ldi	r21, 0x47	; 71
     722:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
     726:	18 16       	cp	r1, r24
     728:	0c f0       	brlt	.+2      	; 0x72c <readEncoder+0x13c>
     72a:	10 e0       	ldi	r17, 0x00	; 0
     72c:	11 23       	and	r17, r17
     72e:	61 f1       	breq	.+88     	; 0x788 <readEncoder+0x198>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     730:	6c 85       	ldd	r22, Y+12	; 0x0c
     732:	7d 85       	ldd	r23, Y+13	; 0x0d
     734:	8e 85       	ldd	r24, Y+14	; 0x0e
     736:	9f 85       	ldd	r25, Y+15	; 0x0f
     738:	20 e0       	ldi	r18, 0x00	; 0
     73a:	30 e0       	ldi	r19, 0x00	; 0
     73c:	40 e2       	ldi	r20, 0x20	; 32
     73e:	51 e4       	ldi	r21, 0x41	; 65
     740:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     744:	dc 01       	movw	r26, r24
     746:	cb 01       	movw	r24, r22
     748:	bc 01       	movw	r22, r24
     74a:	cd 01       	movw	r24, r26
     74c:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     750:	dc 01       	movw	r26, r24
     752:	cb 01       	movw	r24, r22
     754:	9d 8b       	std	Y+21, r25	; 0x15
     756:	8c 8b       	std	Y+20, r24	; 0x14
     758:	12 c0       	rjmp	.+36     	; 0x77e <readEncoder+0x18e>
     75a:	84 e6       	ldi	r24, 0x64	; 100
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	9f 8b       	std	Y+23, r25	; 0x17
     760:	8e 8b       	std	Y+22, r24	; 0x16
     762:	8e 89       	ldd	r24, Y+22	; 0x16
     764:	9f 89       	ldd	r25, Y+23	; 0x17
     766:	8c 01       	movw	r16, r24
     768:	c8 01       	movw	r24, r16
     76a:	01 97       	sbiw	r24, 0x01	; 1
     76c:	f1 f7       	brne	.-4      	; 0x76a <readEncoder+0x17a>
     76e:	8c 01       	movw	r16, r24
     770:	1f 8b       	std	Y+23, r17	; 0x17
     772:	0e 8b       	std	Y+22, r16	; 0x16
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     774:	8c 89       	ldd	r24, Y+20	; 0x14
     776:	9d 89       	ldd	r25, Y+21	; 0x15
     778:	01 97       	sbiw	r24, 0x01	; 1
     77a:	9d 8b       	std	Y+21, r25	; 0x15
     77c:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     77e:	8c 89       	ldd	r24, Y+20	; 0x14
     780:	9d 89       	ldd	r25, Y+21	; 0x15
     782:	00 97       	sbiw	r24, 0x00	; 0
     784:	51 f7       	brne	.-44     	; 0x75a <readEncoder+0x16a>
     786:	28 c0       	rjmp	.+80     	; 0x7d8 <readEncoder+0x1e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     788:	68 89       	ldd	r22, Y+16	; 0x10
     78a:	79 89       	ldd	r23, Y+17	; 0x11
     78c:	8a 89       	ldd	r24, Y+18	; 0x12
     78e:	9b 89       	ldd	r25, Y+19	; 0x13
     790:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     794:	dc 01       	movw	r26, r24
     796:	cb 01       	movw	r24, r22
     798:	9d 8b       	std	Y+21, r25	; 0x15
     79a:	8c 8b       	std	Y+20, r24	; 0x14
     79c:	8c 89       	ldd	r24, Y+20	; 0x14
     79e:	9d 89       	ldd	r25, Y+21	; 0x15
     7a0:	99 8f       	std	Y+25, r25	; 0x19
     7a2:	88 8f       	std	Y+24, r24	; 0x18
     7a4:	88 8d       	ldd	r24, Y+24	; 0x18
     7a6:	99 8d       	ldd	r25, Y+25	; 0x19
     7a8:	8c 01       	movw	r16, r24
     7aa:	f8 01       	movw	r30, r16
     7ac:	31 97       	sbiw	r30, 0x01	; 1
     7ae:	f1 f7       	brne	.-4      	; 0x7ac <readEncoder+0x1bc>
     7b0:	8f 01       	movw	r16, r30
     7b2:	19 8f       	std	Y+25, r17	; 0x19
     7b4:	08 8f       	std	Y+24, r16	; 0x18
     7b6:	10 c0       	rjmp	.+32     	; 0x7d8 <readEncoder+0x1e8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     7b8:	6f 81       	ldd	r22, Y+7	; 0x07
     7ba:	78 85       	ldd	r23, Y+8	; 0x08
     7bc:	89 85       	ldd	r24, Y+9	; 0x09
     7be:	9a 85       	ldd	r25, Y+10	; 0x0a
     7c0:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     7c4:	dc 01       	movw	r26, r24
     7c6:	cb 01       	movw	r24, r22
     7c8:	8b 87       	std	Y+11, r24	; 0x0b
     7ca:	8b 85       	ldd	r24, Y+11	; 0x0b
     7cc:	8a 8f       	std	Y+26, r24	; 0x1a
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     7ce:	8a 8d       	ldd	r24, Y+26	; 0x1a
     7d0:	18 2f       	mov	r17, r24
     7d2:	1a 95       	dec	r17
     7d4:	f1 f7       	brne	.-4      	; 0x7d2 <readEncoder+0x1e2>
     7d6:	1a 8f       	std	Y+26, r17	; 0x1a
	_delay_us(23);
	encoder = reverse(PORTF) << 8;
     7d8:	82 e6       	ldi	r24, 0x62	; 98
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	fc 01       	movw	r30, r24
     7de:	80 81       	ld	r24, Z
     7e0:	0e 94 b2 02 	call	0x564	; 0x564 <reverse>
     7e4:	88 2f       	mov	r24, r24
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	98 2f       	mov	r25, r24
     7ea:	88 27       	eor	r24, r24
     7ec:	9a 83       	std	Y+2, r25	; 0x02
     7ee:	89 83       	std	Y+1, r24	; 0x01
	setSel();
     7f0:	8b e3       	ldi	r24, 0x3B	; 59
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	2b e3       	ldi	r18, 0x3B	; 59
     7f6:	30 e0       	ldi	r19, 0x00	; 0
     7f8:	f9 01       	movw	r30, r18
     7fa:	20 81       	ld	r18, Z
     7fc:	20 62       	ori	r18, 0x20	; 32
     7fe:	fc 01       	movw	r30, r24
     800:	20 83       	st	Z, r18
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	a8 eb       	ldi	r26, 0xB8	; 184
     808:	b1 e4       	ldi	r27, 0x41	; 65
     80a:	8b 8f       	std	Y+27, r24	; 0x1b
     80c:	9c 8f       	std	Y+28, r25	; 0x1c
     80e:	ad 8f       	std	Y+29, r26	; 0x1d
     810:	be 8f       	std	Y+30, r27	; 0x1e
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 3e6) * __us;
     812:	6b 8d       	ldd	r22, Y+27	; 0x1b
     814:	7c 8d       	ldd	r23, Y+28	; 0x1c
     816:	8d 8d       	ldd	r24, Y+29	; 0x1d
     818:	9e 8d       	ldd	r25, Y+30	; 0x1e
     81a:	2b ea       	ldi	r18, 0xAB	; 171
     81c:	3a ea       	ldi	r19, 0xAA	; 170
     81e:	4a ea       	ldi	r20, 0xAA	; 170
     820:	5f e3       	ldi	r21, 0x3F	; 63
     822:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     826:	dc 01       	movw	r26, r24
     828:	cb 01       	movw	r24, r22
     82a:	8f 8f       	std	Y+31, r24	; 0x1f
     82c:	98 a3       	std	Y+32, r25	; 0x20
     82e:	a9 a3       	std	Y+33, r26	; 0x21
     830:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
     832:	11 e0       	ldi	r17, 0x01	; 1
     834:	6f 8d       	ldd	r22, Y+31	; 0x1f
     836:	78 a1       	ldd	r23, Y+32	; 0x20
     838:	89 a1       	ldd	r24, Y+33	; 0x21
     83a:	9a a1       	ldd	r25, Y+34	; 0x22
     83c:	20 e0       	ldi	r18, 0x00	; 0
     83e:	30 e0       	ldi	r19, 0x00	; 0
     840:	40 e8       	ldi	r20, 0x80	; 128
     842:	5f e3       	ldi	r21, 0x3F	; 63
     844:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
     848:	88 23       	and	r24, r24
     84a:	0c f0       	brlt	.+2      	; 0x84e <readEncoder+0x25e>
     84c:	10 e0       	ldi	r17, 0x00	; 0
     84e:	11 23       	and	r17, r17
     850:	19 f0       	breq	.+6      	; 0x858 <readEncoder+0x268>
		__ticks = 1;
     852:	81 e0       	ldi	r24, 0x01	; 1
     854:	8b a3       	std	Y+35, r24	; 0x23
     856:	a3 c0       	rjmp	.+326    	; 0x99e <readEncoder+0x3ae>
	else if (__tmp > 255)
     858:	11 e0       	ldi	r17, 0x01	; 1
     85a:	6f 8d       	ldd	r22, Y+31	; 0x1f
     85c:	78 a1       	ldd	r23, Y+32	; 0x20
     85e:	89 a1       	ldd	r24, Y+33	; 0x21
     860:	9a a1       	ldd	r25, Y+34	; 0x22
     862:	20 e0       	ldi	r18, 0x00	; 0
     864:	30 e0       	ldi	r19, 0x00	; 0
     866:	4f e7       	ldi	r20, 0x7F	; 127
     868:	53 e4       	ldi	r21, 0x43	; 67
     86a:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
     86e:	18 16       	cp	r1, r24
     870:	0c f0       	brlt	.+2      	; 0x874 <readEncoder+0x284>
     872:	10 e0       	ldi	r17, 0x00	; 0
     874:	11 23       	and	r17, r17
     876:	09 f4       	brne	.+2      	; 0x87a <readEncoder+0x28a>
     878:	89 c0       	rjmp	.+274    	; 0x98c <readEncoder+0x39c>
	{
		_delay_ms(__us / 1000.0);
     87a:	6b 8d       	ldd	r22, Y+27	; 0x1b
     87c:	7c 8d       	ldd	r23, Y+28	; 0x1c
     87e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     880:	9e 8d       	ldd	r25, Y+30	; 0x1e
     882:	20 e0       	ldi	r18, 0x00	; 0
     884:	30 e0       	ldi	r19, 0x00	; 0
     886:	4a e7       	ldi	r20, 0x7A	; 122
     888:	54 e4       	ldi	r21, 0x44	; 68
     88a:	0e 94 66 10 	call	0x20cc	; 0x20cc <__divsf3>
     88e:	dc 01       	movw	r26, r24
     890:	cb 01       	movw	r24, r22
     892:	8c a3       	std	Y+36, r24	; 0x24
     894:	9d a3       	std	Y+37, r25	; 0x25
     896:	ae a3       	std	Y+38, r26	; 0x26
     898:	bf a3       	std	Y+39, r27	; 0x27
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     89a:	6c a1       	ldd	r22, Y+36	; 0x24
     89c:	7d a1       	ldd	r23, Y+37	; 0x25
     89e:	8e a1       	ldd	r24, Y+38	; 0x26
     8a0:	9f a1       	ldd	r25, Y+39	; 0x27
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	4a e7       	ldi	r20, 0x7A	; 122
     8a8:	54 e4       	ldi	r21, 0x44	; 68
     8aa:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     8ae:	dc 01       	movw	r26, r24
     8b0:	cb 01       	movw	r24, r22
     8b2:	88 a7       	std	Y+40, r24	; 0x28
     8b4:	99 a7       	std	Y+41, r25	; 0x29
     8b6:	aa a7       	std	Y+42, r26	; 0x2a
     8b8:	bb a7       	std	Y+43, r27	; 0x2b
	if (__tmp < 1.0)
     8ba:	11 e0       	ldi	r17, 0x01	; 1
     8bc:	68 a5       	ldd	r22, Y+40	; 0x28
     8be:	79 a5       	ldd	r23, Y+41	; 0x29
     8c0:	8a a5       	ldd	r24, Y+42	; 0x2a
     8c2:	9b a5       	ldd	r25, Y+43	; 0x2b
     8c4:	20 e0       	ldi	r18, 0x00	; 0
     8c6:	30 e0       	ldi	r19, 0x00	; 0
     8c8:	40 e8       	ldi	r20, 0x80	; 128
     8ca:	5f e3       	ldi	r21, 0x3F	; 63
     8cc:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
     8d0:	88 23       	and	r24, r24
     8d2:	0c f0       	brlt	.+2      	; 0x8d6 <readEncoder+0x2e6>
     8d4:	10 e0       	ldi	r17, 0x00	; 0
     8d6:	11 23       	and	r17, r17
     8d8:	29 f0       	breq	.+10     	; 0x8e4 <readEncoder+0x2f4>
		__ticks = 1;
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	9d a7       	std	Y+45, r25	; 0x2d
     8e0:	8c a7       	std	Y+44, r24	; 0x2c
     8e2:	46 c0       	rjmp	.+140    	; 0x970 <readEncoder+0x380>
	else if (__tmp > 65535)
     8e4:	11 e0       	ldi	r17, 0x01	; 1
     8e6:	68 a5       	ldd	r22, Y+40	; 0x28
     8e8:	79 a5       	ldd	r23, Y+41	; 0x29
     8ea:	8a a5       	ldd	r24, Y+42	; 0x2a
     8ec:	9b a5       	ldd	r25, Y+43	; 0x2b
     8ee:	20 e0       	ldi	r18, 0x00	; 0
     8f0:	3f ef       	ldi	r19, 0xFF	; 255
     8f2:	4f e7       	ldi	r20, 0x7F	; 127
     8f4:	57 e4       	ldi	r21, 0x47	; 71
     8f6:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
     8fa:	18 16       	cp	r1, r24
     8fc:	0c f0       	brlt	.+2      	; 0x900 <readEncoder+0x310>
     8fe:	10 e0       	ldi	r17, 0x00	; 0
     900:	11 23       	and	r17, r17
     902:	61 f1       	breq	.+88     	; 0x95c <readEncoder+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     904:	6c a1       	ldd	r22, Y+36	; 0x24
     906:	7d a1       	ldd	r23, Y+37	; 0x25
     908:	8e a1       	ldd	r24, Y+38	; 0x26
     90a:	9f a1       	ldd	r25, Y+39	; 0x27
     90c:	20 e0       	ldi	r18, 0x00	; 0
     90e:	30 e0       	ldi	r19, 0x00	; 0
     910:	40 e2       	ldi	r20, 0x20	; 32
     912:	51 e4       	ldi	r21, 0x41	; 65
     914:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     918:	dc 01       	movw	r26, r24
     91a:	cb 01       	movw	r24, r22
     91c:	bc 01       	movw	r22, r24
     91e:	cd 01       	movw	r24, r26
     920:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     924:	dc 01       	movw	r26, r24
     926:	cb 01       	movw	r24, r22
     928:	9d a7       	std	Y+45, r25	; 0x2d
     92a:	8c a7       	std	Y+44, r24	; 0x2c
     92c:	12 c0       	rjmp	.+36     	; 0x952 <readEncoder+0x362>
     92e:	84 e6       	ldi	r24, 0x64	; 100
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	9f a7       	std	Y+47, r25	; 0x2f
     934:	8e a7       	std	Y+46, r24	; 0x2e
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     936:	8e a5       	ldd	r24, Y+46	; 0x2e
     938:	9f a5       	ldd	r25, Y+47	; 0x2f
     93a:	8c 01       	movw	r16, r24
     93c:	c8 01       	movw	r24, r16
     93e:	01 97       	sbiw	r24, 0x01	; 1
     940:	f1 f7       	brne	.-4      	; 0x93e <readEncoder+0x34e>
     942:	8c 01       	movw	r16, r24
     944:	1f a7       	std	Y+47, r17	; 0x2f
     946:	0e a7       	std	Y+46, r16	; 0x2e
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     948:	8c a5       	ldd	r24, Y+44	; 0x2c
     94a:	9d a5       	ldd	r25, Y+45	; 0x2d
     94c:	01 97       	sbiw	r24, 0x01	; 1
     94e:	9d a7       	std	Y+45, r25	; 0x2d
     950:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     952:	8c a5       	ldd	r24, Y+44	; 0x2c
     954:	9d a5       	ldd	r25, Y+45	; 0x2d
     956:	00 97       	sbiw	r24, 0x00	; 0
     958:	51 f7       	brne	.-44     	; 0x92e <readEncoder+0x33e>
     95a:	28 c0       	rjmp	.+80     	; 0x9ac <readEncoder+0x3bc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     95c:	68 a5       	ldd	r22, Y+40	; 0x28
     95e:	79 a5       	ldd	r23, Y+41	; 0x29
     960:	8a a5       	ldd	r24, Y+42	; 0x2a
     962:	9b a5       	ldd	r25, Y+43	; 0x2b
     964:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     968:	dc 01       	movw	r26, r24
     96a:	cb 01       	movw	r24, r22
     96c:	9d a7       	std	Y+45, r25	; 0x2d
     96e:	8c a7       	std	Y+44, r24	; 0x2c
     970:	8c a5       	ldd	r24, Y+44	; 0x2c
     972:	9d a5       	ldd	r25, Y+45	; 0x2d
     974:	99 ab       	std	Y+49, r25	; 0x31
     976:	88 ab       	std	Y+48, r24	; 0x30
     978:	88 a9       	ldd	r24, Y+48	; 0x30
     97a:	99 a9       	ldd	r25, Y+49	; 0x31
     97c:	8c 01       	movw	r16, r24
     97e:	f8 01       	movw	r30, r16
     980:	31 97       	sbiw	r30, 0x01	; 1
     982:	f1 f7       	brne	.-4      	; 0x980 <readEncoder+0x390>
     984:	8f 01       	movw	r16, r30
     986:	19 ab       	std	Y+49, r17	; 0x31
     988:	08 ab       	std	Y+48, r16	; 0x30
     98a:	10 c0       	rjmp	.+32     	; 0x9ac <readEncoder+0x3bc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     98c:	6f 8d       	ldd	r22, Y+31	; 0x1f
     98e:	78 a1       	ldd	r23, Y+32	; 0x20
     990:	89 a1       	ldd	r24, Y+33	; 0x21
     992:	9a a1       	ldd	r25, Y+34	; 0x22
     994:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     998:	dc 01       	movw	r26, r24
     99a:	cb 01       	movw	r24, r22
     99c:	8b a3       	std	Y+35, r24	; 0x23
     99e:	8b a1       	ldd	r24, Y+35	; 0x23
     9a0:	8a ab       	std	Y+50, r24	; 0x32
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     9a2:	8a a9       	ldd	r24, Y+50	; 0x32
     9a4:	18 2f       	mov	r17, r24
     9a6:	1a 95       	dec	r17
     9a8:	f1 f7       	brne	.-4      	; 0x9a6 <readEncoder+0x3b6>
     9aa:	1a ab       	std	Y+50, r17	; 0x32
	_delay_us(23);
	encoder |= reverse(PORTF);
     9ac:	82 e6       	ldi	r24, 0x62	; 98
     9ae:	90 e0       	ldi	r25, 0x00	; 0
     9b0:	fc 01       	movw	r30, r24
     9b2:	80 81       	ld	r24, Z
     9b4:	0e 94 b2 02 	call	0x564	; 0x564 <reverse>
     9b8:	88 2f       	mov	r24, r24
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	29 81       	ldd	r18, Y+1	; 0x01
     9be:	3a 81       	ldd	r19, Y+2	; 0x02
     9c0:	82 2b       	or	r24, r18
     9c2:	93 2b       	or	r25, r19
     9c4:	9a 83       	std	Y+2, r25	; 0x02
     9c6:	89 83       	std	Y+1, r24	; 0x01
	
	clearReset();
     9c8:	8b e3       	ldi	r24, 0x3B	; 59
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	2b e3       	ldi	r18, 0x3B	; 59
     9ce:	30 e0       	ldi	r19, 0x00	; 0
     9d0:	f9 01       	movw	r30, r18
     9d2:	20 81       	ld	r18, Z
     9d4:	2f 7b       	andi	r18, 0xBF	; 191
     9d6:	fc 01       	movw	r30, r24
     9d8:	20 83       	st	Z, r18
     9da:	80 e0       	ldi	r24, 0x00	; 0
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	a0 e8       	ldi	r26, 0x80	; 128
     9e0:	bf e3       	ldi	r27, 0x3F	; 63
     9e2:	8b ab       	std	Y+51, r24	; 0x33
     9e4:	9c ab       	std	Y+52, r25	; 0x34
     9e6:	ad ab       	std	Y+53, r26	; 0x35
     9e8:	be ab       	std	Y+54, r27	; 0x36
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     9ea:	6b a9       	ldd	r22, Y+51	; 0x33
     9ec:	7c a9       	ldd	r23, Y+52	; 0x34
     9ee:	8d a9       	ldd	r24, Y+53	; 0x35
     9f0:	9e a9       	ldd	r25, Y+54	; 0x36
     9f2:	20 e0       	ldi	r18, 0x00	; 0
     9f4:	30 e0       	ldi	r19, 0x00	; 0
     9f6:	4a e7       	ldi	r20, 0x7A	; 122
     9f8:	54 e4       	ldi	r21, 0x44	; 68
     9fa:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     9fe:	dc 01       	movw	r26, r24
     a00:	cb 01       	movw	r24, r22
     a02:	8f ab       	std	Y+55, r24	; 0x37
     a04:	98 af       	std	Y+56, r25	; 0x38
     a06:	a9 af       	std	Y+57, r26	; 0x39
     a08:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
     a0a:	11 e0       	ldi	r17, 0x01	; 1
     a0c:	6f a9       	ldd	r22, Y+55	; 0x37
     a0e:	78 ad       	ldd	r23, Y+56	; 0x38
     a10:	89 ad       	ldd	r24, Y+57	; 0x39
     a12:	9a ad       	ldd	r25, Y+58	; 0x3a
     a14:	20 e0       	ldi	r18, 0x00	; 0
     a16:	30 e0       	ldi	r19, 0x00	; 0
     a18:	40 e8       	ldi	r20, 0x80	; 128
     a1a:	5f e3       	ldi	r21, 0x3F	; 63
     a1c:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
     a20:	88 23       	and	r24, r24
     a22:	0c f0       	brlt	.+2      	; 0xa26 <readEncoder+0x436>
     a24:	10 e0       	ldi	r17, 0x00	; 0
     a26:	11 23       	and	r17, r17
     a28:	29 f0       	breq	.+10     	; 0xa34 <readEncoder+0x444>
		__ticks = 1;
     a2a:	81 e0       	ldi	r24, 0x01	; 1
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	9c af       	std	Y+60, r25	; 0x3c
     a30:	8b af       	std	Y+59, r24	; 0x3b
     a32:	46 c0       	rjmp	.+140    	; 0xac0 <readEncoder+0x4d0>
	else if (__tmp > 65535)
     a34:	11 e0       	ldi	r17, 0x01	; 1
     a36:	6f a9       	ldd	r22, Y+55	; 0x37
     a38:	78 ad       	ldd	r23, Y+56	; 0x38
     a3a:	89 ad       	ldd	r24, Y+57	; 0x39
     a3c:	9a ad       	ldd	r25, Y+58	; 0x3a
     a3e:	20 e0       	ldi	r18, 0x00	; 0
     a40:	3f ef       	ldi	r19, 0xFF	; 255
     a42:	4f e7       	ldi	r20, 0x7F	; 127
     a44:	57 e4       	ldi	r21, 0x47	; 71
     a46:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
     a4a:	18 16       	cp	r1, r24
     a4c:	0c f0       	brlt	.+2      	; 0xa50 <readEncoder+0x460>
     a4e:	10 e0       	ldi	r17, 0x00	; 0
     a50:	11 23       	and	r17, r17
     a52:	61 f1       	breq	.+88     	; 0xaac <readEncoder+0x4bc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     a54:	6b a9       	ldd	r22, Y+51	; 0x33
     a56:	7c a9       	ldd	r23, Y+52	; 0x34
     a58:	8d a9       	ldd	r24, Y+53	; 0x35
     a5a:	9e a9       	ldd	r25, Y+54	; 0x36
     a5c:	20 e0       	ldi	r18, 0x00	; 0
     a5e:	30 e0       	ldi	r19, 0x00	; 0
     a60:	40 e2       	ldi	r20, 0x20	; 32
     a62:	51 e4       	ldi	r21, 0x41	; 65
     a64:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     a68:	dc 01       	movw	r26, r24
     a6a:	cb 01       	movw	r24, r22
     a6c:	bc 01       	movw	r22, r24
     a6e:	cd 01       	movw	r24, r26
     a70:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     a74:	dc 01       	movw	r26, r24
     a76:	cb 01       	movw	r24, r22
     a78:	9c af       	std	Y+60, r25	; 0x3c
     a7a:	8b af       	std	Y+59, r24	; 0x3b
     a7c:	12 c0       	rjmp	.+36     	; 0xaa2 <readEncoder+0x4b2>
     a7e:	84 e6       	ldi	r24, 0x64	; 100
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	9e af       	std	Y+62, r25	; 0x3e
     a84:	8d af       	std	Y+61, r24	; 0x3d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     a86:	8d ad       	ldd	r24, Y+61	; 0x3d
     a88:	9e ad       	ldd	r25, Y+62	; 0x3e
     a8a:	8c 01       	movw	r16, r24
     a8c:	c8 01       	movw	r24, r16
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	f1 f7       	brne	.-4      	; 0xa8e <readEncoder+0x49e>
     a92:	8c 01       	movw	r16, r24
     a94:	1e af       	std	Y+62, r17	; 0x3e
     a96:	0d af       	std	Y+61, r16	; 0x3d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     a98:	8b ad       	ldd	r24, Y+59	; 0x3b
     a9a:	9c ad       	ldd	r25, Y+60	; 0x3c
     a9c:	01 97       	sbiw	r24, 0x01	; 1
     a9e:	9c af       	std	Y+60, r25	; 0x3c
     aa0:	8b af       	std	Y+59, r24	; 0x3b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     aa2:	8b ad       	ldd	r24, Y+59	; 0x3b
     aa4:	9c ad       	ldd	r25, Y+60	; 0x3c
     aa6:	00 97       	sbiw	r24, 0x00	; 0
     aa8:	51 f7       	brne	.-44     	; 0xa7e <readEncoder+0x48e>
     aaa:	20 c0       	rjmp	.+64     	; 0xaec <readEncoder+0x4fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     aac:	6f a9       	ldd	r22, Y+55	; 0x37
     aae:	78 ad       	ldd	r23, Y+56	; 0x38
     ab0:	89 ad       	ldd	r24, Y+57	; 0x39
     ab2:	9a ad       	ldd	r25, Y+58	; 0x3a
     ab4:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     ab8:	dc 01       	movw	r26, r24
     aba:	cb 01       	movw	r24, r22
     abc:	9c af       	std	Y+60, r25	; 0x3c
     abe:	8b af       	std	Y+59, r24	; 0x3b
     ac0:	2b ad       	ldd	r18, Y+59	; 0x3b
     ac2:	3c ad       	ldd	r19, Y+60	; 0x3c
     ac4:	ce 01       	movw	r24, r28
     ac6:	cf 96       	adiw	r24, 0x3f	; 63
     ac8:	fc 01       	movw	r30, r24
     aca:	31 83       	std	Z+1, r19	; 0x01
     acc:	20 83       	st	Z, r18
     ace:	ce 01       	movw	r24, r28
     ad0:	cf 96       	adiw	r24, 0x3f	; 63
     ad2:	fc 01       	movw	r30, r24
     ad4:	80 81       	ld	r24, Z
     ad6:	91 81       	ldd	r25, Z+1	; 0x01
     ad8:	8c 01       	movw	r16, r24
     ada:	c8 01       	movw	r24, r16
     adc:	01 97       	sbiw	r24, 0x01	; 1
     ade:	f1 f7       	brne	.-4      	; 0xadc <readEncoder+0x4ec>
     ae0:	8c 01       	movw	r16, r24
     ae2:	ce 01       	movw	r24, r28
     ae4:	cf 96       	adiw	r24, 0x3f	; 63
     ae6:	fc 01       	movw	r30, r24
     ae8:	11 83       	std	Z+1, r17	; 0x01
     aea:	00 83       	st	Z, r16
	_delay_ms(1);
	setReset();
     aec:	8b e3       	ldi	r24, 0x3B	; 59
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	2b e3       	ldi	r18, 0x3B	; 59
     af2:	30 e0       	ldi	r19, 0x00	; 0
     af4:	f9 01       	movw	r30, r18
     af6:	20 81       	ld	r18, Z
     af8:	20 64       	ori	r18, 0x40	; 64
     afa:	fc 01       	movw	r30, r24
     afc:	20 83       	st	Z, r18
	
	setOE();
     afe:	8b e3       	ldi	r24, 0x3B	; 59
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	2b e3       	ldi	r18, 0x3B	; 59
     b04:	30 e0       	ldi	r19, 0x00	; 0
     b06:	f9 01       	movw	r30, r18
     b08:	20 81       	ld	r18, Z
     b0a:	20 68       	ori	r18, 0x80	; 128
     b0c:	fc 01       	movw	r30, r24
     b0e:	20 83       	st	Z, r18
	return encoder;
     b10:	89 81       	ldd	r24, Y+1	; 0x01
     b12:	9a 81       	ldd	r25, Y+2	; 0x02
}
     b14:	c0 5c       	subi	r28, 0xC0	; 192
     b16:	df 4f       	sbci	r29, 0xFF	; 255
     b18:	0f b6       	in	r0, 0x3f	; 63
     b1a:	f8 94       	cli
     b1c:	de bf       	out	0x3e, r29	; 62
     b1e:	0f be       	out	0x3f, r0	; 63
     b20:	cd bf       	out	0x3d, r28	; 61
     b22:	cf 91       	pop	r28
     b24:	df 91       	pop	r29
     b26:	1f 91       	pop	r17
     b28:	0f 91       	pop	r16
     b2a:	08 95       	ret

00000b2c <setEngineVoltageJoy>:

void setEngineVoltageJoy(unsigned char axis){
     b2c:	df 93       	push	r29
     b2e:	cf 93       	push	r28
     b30:	00 d0       	rcall	.+0      	; 0xb32 <setEngineVoltageJoy+0x6>
     b32:	00 d0       	rcall	.+0      	; 0xb34 <setEngineVoltageJoy+0x8>
     b34:	cd b7       	in	r28, 0x3d	; 61
     b36:	de b7       	in	r29, 0x3e	; 62
     b38:	8c 83       	std	Y+4, r24	; 0x04
	char msg[3];
	msg[0] = 0x50;
     b3a:	80 e5       	ldi	r24, 0x50	; 80
     b3c:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = 0x00; 
     b3e:	1a 82       	std	Y+2, r1	; 0x02
	if (abs(128-axis) > 30) {
     b40:	8c 81       	ldd	r24, Y+4	; 0x04
     b42:	88 2f       	mov	r24, r24
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	20 e8       	ldi	r18, 0x80	; 128
     b48:	30 e0       	ldi	r19, 0x00	; 0
     b4a:	a9 01       	movw	r20, r18
     b4c:	48 1b       	sub	r20, r24
     b4e:	59 0b       	sbc	r21, r25
     b50:	ca 01       	movw	r24, r20
     b52:	99 23       	and	r25, r25
     b54:	1c f4       	brge	.+6      	; 0xb5c <setEngineVoltageJoy+0x30>
     b56:	90 95       	com	r25
     b58:	81 95       	neg	r24
     b5a:	9f 4f       	sbci	r25, 0xFF	; 255
     b5c:	8f 31       	cpi	r24, 0x1F	; 31
     b5e:	91 05       	cpc	r25, r1
     b60:	0c f4       	brge	.+2      	; 0xb64 <setEngineVoltageJoy+0x38>
     b62:	40 c0       	rjmp	.+128    	; 0xbe4 <setEngineVoltageJoy+0xb8>
		enableMotor();
     b64:	8b e3       	ldi	r24, 0x3B	; 59
     b66:	90 e0       	ldi	r25, 0x00	; 0
     b68:	2b e3       	ldi	r18, 0x3B	; 59
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	f9 01       	movw	r30, r18
     b6e:	20 81       	ld	r18, Z
     b70:	20 61       	ori	r18, 0x10	; 16
     b72:	fc 01       	movw	r30, r24
     b74:	20 83       	st	Z, r18
		msg[2] = (abs(128-axis)-2)*2;
     b76:	8c 81       	ldd	r24, Y+4	; 0x04
     b78:	88 2f       	mov	r24, r24
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	20 e8       	ldi	r18, 0x80	; 128
     b7e:	30 e0       	ldi	r19, 0x00	; 0
     b80:	a9 01       	movw	r20, r18
     b82:	48 1b       	sub	r20, r24
     b84:	59 0b       	sbc	r21, r25
     b86:	ca 01       	movw	r24, r20
     b88:	88 0f       	add	r24, r24
     b8a:	99 1f       	adc	r25, r25
     b8c:	99 23       	and	r25, r25
     b8e:	1c f4       	brge	.+6      	; 0xb96 <setEngineVoltageJoy+0x6a>
     b90:	90 95       	com	r25
     b92:	81 95       	neg	r24
     b94:	9f 4f       	sbci	r25, 0xFF	; 255
     b96:	84 50       	subi	r24, 0x04	; 4
     b98:	8b 83       	std	Y+3, r24	; 0x03
		if (axis > 128){
     b9a:	8c 81       	ldd	r24, Y+4	; 0x04
     b9c:	81 38       	cpi	r24, 0x81	; 129
     b9e:	70 f0       	brcs	.+28     	; 0xbbc <setEngineVoltageJoy+0x90>
		     forwardMotor();
     ba0:	8b e3       	ldi	r24, 0x3B	; 59
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	2b e3       	ldi	r18, 0x3B	; 59
     ba6:	30 e0       	ldi	r19, 0x00	; 0
     ba8:	f9 01       	movw	r30, r18
     baa:	20 81       	ld	r18, Z
     bac:	27 7f       	andi	r18, 0xF7	; 247
     bae:	fc 01       	movw	r30, r24
     bb0:	20 83       	st	Z, r18
			 printf("FORWARD \r\n");	
     bb2:	80 e0       	ldi	r24, 0x00	; 0
     bb4:	91 e0       	ldi	r25, 0x01	; 1
     bb6:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <puts>
     bba:	0d c0       	rjmp	.+26     	; 0xbd6 <setEngineVoltageJoy+0xaa>
		} else {
			backwardMotor();
     bbc:	8b e3       	ldi	r24, 0x3B	; 59
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	2b e3       	ldi	r18, 0x3B	; 59
     bc2:	30 e0       	ldi	r19, 0x00	; 0
     bc4:	f9 01       	movw	r30, r18
     bc6:	20 81       	ld	r18, Z
     bc8:	28 60       	ori	r18, 0x08	; 8
     bca:	fc 01       	movw	r30, r24
     bcc:	20 83       	st	Z, r18
			 printf("BACKWARD \r\n");	
     bce:	8a e0       	ldi	r24, 0x0A	; 10
     bd0:	91 e0       	ldi	r25, 0x01	; 1
     bd2:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <puts>
		}					
		TWI_Start_Transceiver_With_Data(msg, 3);
     bd6:	ce 01       	movw	r24, r28
     bd8:	01 96       	adiw	r24, 0x01	; 1
     bda:	63 e0       	ldi	r22, 0x03	; 3
     bdc:	70 e0       	ldi	r23, 0x00	; 0
     bde:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <TWI_Start_Transceiver_With_Data>
     be2:	09 c0       	rjmp	.+18     	; 0xbf6 <setEngineVoltageJoy+0xca>
	}
	else {
		disableMotor();
     be4:	8b e3       	ldi	r24, 0x3B	; 59
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	2b e3       	ldi	r18, 0x3B	; 59
     bea:	30 e0       	ldi	r19, 0x00	; 0
     bec:	f9 01       	movw	r30, r18
     bee:	20 81       	ld	r18, Z
     bf0:	2f 7e       	andi	r18, 0xEF	; 239
     bf2:	fc 01       	movw	r30, r24
     bf4:	20 83       	st	Z, r18
	}
	
}
     bf6:	0f 90       	pop	r0
     bf8:	0f 90       	pop	r0
     bfa:	0f 90       	pop	r0
     bfc:	0f 90       	pop	r0
     bfe:	cf 91       	pop	r28
     c00:	df 91       	pop	r29
     c02:	08 95       	ret

00000c04 <setEngineVoltage>:


void setEngineVoltage(unsigned char speed){
     c04:	df 93       	push	r29
     c06:	cf 93       	push	r28
     c08:	00 d0       	rcall	.+0      	; 0xc0a <setEngineVoltage+0x6>
     c0a:	00 d0       	rcall	.+0      	; 0xc0c <setEngineVoltage+0x8>
     c0c:	cd b7       	in	r28, 0x3d	; 61
     c0e:	de b7       	in	r29, 0x3e	; 62
     c10:	8c 83       	std	Y+4, r24	; 0x04
		char msg[3]; 
		msg[0] = 0x50;
     c12:	80 e5       	ldi	r24, 0x50	; 80
     c14:	89 83       	std	Y+1, r24	; 0x01
		msg[1] = 0x00;
     c16:	1a 82       	std	Y+2, r1	; 0x02
		msg[2] = speed; 
     c18:	8c 81       	ldd	r24, Y+4	; 0x04
     c1a:	8b 83       	std	Y+3, r24	; 0x03
		TWI_Start_Transceiver_With_Data(msg, 3);
     c1c:	ce 01       	movw	r24, r28
     c1e:	01 96       	adiw	r24, 0x01	; 1
     c20:	63 e0       	ldi	r22, 0x03	; 3
     c22:	70 e0       	ldi	r23, 0x00	; 0
     c24:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <TWI_Start_Transceiver_With_Data>

}
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	0f 90       	pop	r0
     c30:	cf 91       	pop	r28
     c32:	df 91       	pop	r29
     c34:	08 95       	ret

00000c36 <main>:

int main(void)
{
     c36:	0f 93       	push	r16
     c38:	1f 93       	push	r17
     c3a:	df 93       	push	r29
     c3c:	cf 93       	push	r28
     c3e:	cd b7       	in	r28, 0x3d	; 61
     c40:	de b7       	in	r29, 0x3e	; 62
     c42:	ca 54       	subi	r28, 0x4A	; 74
     c44:	d0 40       	sbci	r29, 0x00	; 0
     c46:	0f b6       	in	r0, 0x3f	; 63
     c48:	f8 94       	cli
     c4a:	de bf       	out	0x3e, r29	; 62
     c4c:	0f be       	out	0x3f, r0	; 63
     c4e:	cd bf       	out	0x3d, r28	; 61
	struct canMessage m2s,rm;
	initUART(UBBR);
     c50:	8b e1       	ldi	r24, 0x1B	; 27
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <initUART>
	TWI_Master_Initialise();
     c58:	0e 94 a0 0b 	call	0x1740	; 0x1740 <TWI_Master_Initialise>
	initInterrupts();
     c5c:	0e 94 52 02 	call	0x4a4	; 0x4a4 <initInterrupts>
	PORTA |= (1 << PA4);
     c60:	8b e3       	ldi	r24, 0x3B	; 59
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	2b e3       	ldi	r18, 0x3B	; 59
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	f9 01       	movw	r30, r18
     c6a:	20 81       	ld	r18, Z
     c6c:	20 61       	ori	r18, 0x10	; 16
     c6e:	fc 01       	movw	r30, r24
     c70:	20 83       	st	Z, r18
	printf("\r\n \r\n Hi, I am NODE 2 and this is NOT jackass, but we are getting there\r\n");
     c72:	85 e1       	ldi	r24, 0x15	; 21
     c74:	91 e0       	ldi	r25, 0x01	; 1
     c76:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <puts>

	
	initSPI();
     c7a:	0e 94 0d 08 	call	0x101a	; 0x101a <initSPI>
	
	resetMCP();
     c7e:	0e 94 2b 08 	call	0x1056	; 0x1056 <resetMCP>
	initCAN(NORMAL);	
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	0e 94 86 01 	call	0x30c	; 0x30c <initCAN>
	writeMCP(MCP_CANINTF, 0x01);
     c88:	8c e2       	ldi	r24, 0x2C	; 44
     c8a:	61 e0       	ldi	r22, 0x01	; 1
     c8c:	0e 94 22 09 	call	0x1244	; 0x1244 <writeMCP>
	char newCurrent = 0;
     c90:	19 82       	std	Y+1, r1	; 0x01
// 		
// 		fillTxBufferMCP(0,m2s);
// 		requestToSendMCP(0);

	
		initPWM();
     c92:	0e 94 8c 07 	call	0xf18	; 0xf18 <initPWM>
		struct canMessage m0,m1, current;
	    int i = 0;
     c96:	1b 82       	std	Y+3, r1	; 0x03
     c98:	1a 82       	std	Y+2, r1	; 0x02
     c9a:	01 c0       	rjmp	.+2      	; 0xc9e <main+0x68>
// 		fillTxBufferMCP(2,m2s);
// 		requestToSendMCP(2);
	
	
	
	}
     c9c:	00 00       	nop
	
		initPWM();
		struct canMessage m0,m1, current;
	    int i = 0;
	 while(1){
		 printf("Read Encoder: %d \r\n", readEncoder());
     c9e:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <readEncoder>
     ca2:	9c 01       	movw	r18, r24
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <main+0x70>
     ca6:	00 d0       	rcall	.+0      	; 0xca8 <main+0x72>
     ca8:	8d b7       	in	r24, 0x3d	; 61
     caa:	9e b7       	in	r25, 0x3e	; 62
     cac:	01 96       	adiw	r24, 0x01	; 1
     cae:	4e e5       	ldi	r20, 0x5E	; 94
     cb0:	51 e0       	ldi	r21, 0x01	; 1
     cb2:	fc 01       	movw	r30, r24
     cb4:	51 83       	std	Z+1, r21	; 0x01
     cb6:	40 83       	st	Z, r20
     cb8:	fc 01       	movw	r30, r24
     cba:	33 83       	std	Z+3, r19	; 0x03
     cbc:	22 83       	std	Z+2, r18	; 0x02
     cbe:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <printf>
     cc2:	0f 90       	pop	r0
     cc4:	0f 90       	pop	r0
     cc6:	0f 90       	pop	r0
     cc8:	0f 90       	pop	r0
		 
		 
		//receiving
		if(flagMCP & 1 << 0) {
     cca:	80 91 9d 02 	lds	r24, 0x029D
     cce:	88 2f       	mov	r24, r24
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	81 70       	andi	r24, 0x01	; 1
     cd4:	90 70       	andi	r25, 0x00	; 0
     cd6:	88 23       	and	r24, r24
     cd8:	e9 f0       	breq	.+58     	; 0xd14 <main+0xde>
			flagMCP &= ~(1 << 0);
     cda:	80 91 9d 02 	lds	r24, 0x029D
     cde:	8e 7f       	andi	r24, 0xFE	; 254
     ce0:	80 93 9d 02 	sts	0x029D, r24
			m0 = readRxBufferMCP(0);
     ce4:	ce 01       	movw	r24, r28
     ce6:	88 96       	adiw	r24, 0x28	; 40
     ce8:	60 e0       	ldi	r22, 0x00	; 0
     cea:	0e 94 23 0a 	call	0x1446	; 0x1446 <readRxBufferMCP>
			current = m0;
     cee:	ce 01       	movw	r24, r28
     cf0:	ce 96       	adiw	r24, 0x3e	; 62
     cf2:	9e 01       	movw	r18, r28
     cf4:	28 5d       	subi	r18, 0xD8	; 216
     cf6:	3f 4f       	sbci	r19, 0xFF	; 255
     cf8:	4b e0       	ldi	r20, 0x0B	; 11
     cfa:	f9 01       	movw	r30, r18
     cfc:	00 80       	ld	r0, Z
     cfe:	2f 5f       	subi	r18, 0xFF	; 255
     d00:	3f 4f       	sbci	r19, 0xFF	; 255
     d02:	fc 01       	movw	r30, r24
     d04:	00 82       	st	Z, r0
     d06:	01 96       	adiw	r24, 0x01	; 1
     d08:	41 50       	subi	r20, 0x01	; 1
     d0a:	44 23       	and	r20, r20
     d0c:	b1 f7       	brne	.-20     	; 0xcfa <main+0xc4>
			//printf ("Buffer 0 ID: %d, Size: %d, Data: %s \r\n", m0.id, m0.size, m0.data);
			newCurrent = 1;
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	89 83       	std	Y+1, r24	; 0x01
     d12:	24 c0       	rjmp	.+72     	; 0xd5c <main+0x126>
		}
		
		else if(flagMCP & 1 << 1) {
     d14:	80 91 9d 02 	lds	r24, 0x029D
     d18:	88 2f       	mov	r24, r24
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	82 70       	andi	r24, 0x02	; 2
     d1e:	90 70       	andi	r25, 0x00	; 0
     d20:	00 97       	sbiw	r24, 0x00	; 0
     d22:	e1 f0       	breq	.+56     	; 0xd5c <main+0x126>
			flagMCP &= ~(1 << 1);
     d24:	80 91 9d 02 	lds	r24, 0x029D
     d28:	8d 7f       	andi	r24, 0xFD	; 253
     d2a:	80 93 9d 02 	sts	0x029D, r24
			m1 = readRxBufferMCP(1);
     d2e:	ce 01       	movw	r24, r28
     d30:	c3 96       	adiw	r24, 0x33	; 51
     d32:	61 e0       	ldi	r22, 0x01	; 1
     d34:	0e 94 23 0a 	call	0x1446	; 0x1446 <readRxBufferMCP>
			current = m1;
     d38:	ce 01       	movw	r24, r28
     d3a:	ce 96       	adiw	r24, 0x3e	; 62
     d3c:	9e 01       	movw	r18, r28
     d3e:	2d 5c       	subi	r18, 0xCD	; 205
     d40:	3f 4f       	sbci	r19, 0xFF	; 255
     d42:	4b e0       	ldi	r20, 0x0B	; 11
     d44:	f9 01       	movw	r30, r18
     d46:	00 80       	ld	r0, Z
     d48:	2f 5f       	subi	r18, 0xFF	; 255
     d4a:	3f 4f       	sbci	r19, 0xFF	; 255
     d4c:	fc 01       	movw	r30, r24
     d4e:	00 82       	st	Z, r0
     d50:	01 96       	adiw	r24, 0x01	; 1
     d52:	41 50       	subi	r20, 0x01	; 1
     d54:	44 23       	and	r20, r20
     d56:	b1 f7       	brne	.-20     	; 0xd44 <main+0x10e>
			//printf ("Buffer 1 ID: %d, Size: %d, Data: %s \r\n", m1.id, m1.size, m1.data);
			newCurrent = 1;
     d58:	81 e0       	ldi	r24, 0x01	; 1
     d5a:	89 83       	std	Y+1, r24	; 0x01
		}
		
		if(newCurrent) {
     d5c:	89 81       	ldd	r24, Y+1	; 0x01
     d5e:	88 23       	and	r24, r24
     d60:	09 f4       	brne	.+2      	; 0xd64 <main+0x12e>
     d62:	ae c0       	rjmp	.+348    	; 0xec0 <main+0x28a>
		
			switch (current.id){
     d64:	8e ad       	ldd	r24, Y+62	; 0x3e
     d66:	9f ad       	ldd	r25, Y+63	; 0x3f
     d68:	8a 30       	cpi	r24, 0x0A	; 10
     d6a:	91 05       	cpc	r25, r1
     d6c:	21 f0       	breq	.+8      	; 0xd76 <main+0x140>
     d6e:	8b 30       	cpi	r24, 0x0B	; 11
     d70:	91 05       	cpc	r25, r1
     d72:	89 f0       	breq	.+34     	; 0xd96 <main+0x160>
     d74:	a3 c0       	rjmp	.+326    	; 0xebc <main+0x286>
				case JOY_MESSAGE:
				//	printf("Joystick X: %d    Y: %d   DIR: %d \r\n", current.data[0],current.data[1],current.data[2]);
					newCurrent = 0;
     d76:	19 82       	std	Y+1, r1	; 0x01
					setPWM(current.data[0]);
     d78:	ce 01       	movw	r24, r28
     d7a:	8f 5b       	subi	r24, 0xBF	; 191
     d7c:	9f 4f       	sbci	r25, 0xFF	; 255
     d7e:	fc 01       	movw	r30, r24
     d80:	80 81       	ld	r24, Z
     d82:	0e 94 bc 07 	call	0xf78	; 0xf78 <setPWM>
					setEngineVoltageJoy(current.data[1]);
     d86:	ce 01       	movw	r24, r28
     d88:	8e 5b       	subi	r24, 0xBE	; 190
     d8a:	9f 4f       	sbci	r25, 0xFF	; 255
     d8c:	fc 01       	movw	r30, r24
     d8e:	80 81       	ld	r24, Z
     d90:	0e 94 96 05 	call	0xb2c	; 0xb2c <setEngineVoltageJoy>
				
					break;
     d94:	95 c0       	rjmp	.+298    	; 0xec0 <main+0x28a>
					
					case JOY_BUTTON:
					shot();
     d96:	82 e6       	ldi	r24, 0x62	; 98
     d98:	90 e0       	ldi	r25, 0x00	; 0
     d9a:	22 e6       	ldi	r18, 0x62	; 98
     d9c:	30 e0       	ldi	r19, 0x00	; 0
     d9e:	f9 01       	movw	r30, r18
     da0:	20 81       	ld	r18, Z
     da2:	2d 7f       	andi	r18, 0xFD	; 253
     da4:	fc 01       	movw	r30, r24
     da6:	20 83       	st	Z, r18
     da8:	80 e0       	ldi	r24, 0x00	; 0
     daa:	90 e0       	ldi	r25, 0x00	; 0
     dac:	a8 e4       	ldi	r26, 0x48	; 72
     dae:	b2 e4       	ldi	r27, 0x42	; 66
     db0:	8c 83       	std	Y+4, r24	; 0x04
     db2:	9d 83       	std	Y+5, r25	; 0x05
     db4:	ae 83       	std	Y+6, r26	; 0x06
     db6:	bf 83       	std	Y+7, r27	; 0x07
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     db8:	6c 81       	ldd	r22, Y+4	; 0x04
     dba:	7d 81       	ldd	r23, Y+5	; 0x05
     dbc:	8e 81       	ldd	r24, Y+6	; 0x06
     dbe:	9f 81       	ldd	r25, Y+7	; 0x07
     dc0:	20 e0       	ldi	r18, 0x00	; 0
     dc2:	30 e0       	ldi	r19, 0x00	; 0
     dc4:	4a e7       	ldi	r20, 0x7A	; 122
     dc6:	54 e4       	ldi	r21, 0x44	; 68
     dc8:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     dcc:	dc 01       	movw	r26, r24
     dce:	cb 01       	movw	r24, r22
     dd0:	88 87       	std	Y+8, r24	; 0x08
     dd2:	99 87       	std	Y+9, r25	; 0x09
     dd4:	aa 87       	std	Y+10, r26	; 0x0a
     dd6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
     dd8:	11 e0       	ldi	r17, 0x01	; 1
     dda:	68 85       	ldd	r22, Y+8	; 0x08
     ddc:	79 85       	ldd	r23, Y+9	; 0x09
     dde:	8a 85       	ldd	r24, Y+10	; 0x0a
     de0:	9b 85       	ldd	r25, Y+11	; 0x0b
     de2:	20 e0       	ldi	r18, 0x00	; 0
     de4:	30 e0       	ldi	r19, 0x00	; 0
     de6:	40 e8       	ldi	r20, 0x80	; 128
     de8:	5f e3       	ldi	r21, 0x3F	; 63
     dea:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
     dee:	88 23       	and	r24, r24
     df0:	0c f0       	brlt	.+2      	; 0xdf4 <main+0x1be>
     df2:	10 e0       	ldi	r17, 0x00	; 0
     df4:	11 23       	and	r17, r17
     df6:	29 f0       	breq	.+10     	; 0xe02 <main+0x1cc>
		__ticks = 1;
     df8:	81 e0       	ldi	r24, 0x01	; 1
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	9d 87       	std	Y+13, r25	; 0x0d
     dfe:	8c 87       	std	Y+12, r24	; 0x0c
     e00:	46 c0       	rjmp	.+140    	; 0xe8e <main+0x258>
	else if (__tmp > 65535)
     e02:	11 e0       	ldi	r17, 0x01	; 1
     e04:	68 85       	ldd	r22, Y+8	; 0x08
     e06:	79 85       	ldd	r23, Y+9	; 0x09
     e08:	8a 85       	ldd	r24, Y+10	; 0x0a
     e0a:	9b 85       	ldd	r25, Y+11	; 0x0b
     e0c:	20 e0       	ldi	r18, 0x00	; 0
     e0e:	3f ef       	ldi	r19, 0xFF	; 255
     e10:	4f e7       	ldi	r20, 0x7F	; 127
     e12:	57 e4       	ldi	r21, 0x47	; 71
     e14:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
     e18:	18 16       	cp	r1, r24
     e1a:	0c f0       	brlt	.+2      	; 0xe1e <main+0x1e8>
     e1c:	10 e0       	ldi	r17, 0x00	; 0
     e1e:	11 23       	and	r17, r17
     e20:	61 f1       	breq	.+88     	; 0xe7a <main+0x244>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e22:	6c 81       	ldd	r22, Y+4	; 0x04
     e24:	7d 81       	ldd	r23, Y+5	; 0x05
     e26:	8e 81       	ldd	r24, Y+6	; 0x06
     e28:	9f 81       	ldd	r25, Y+7	; 0x07
     e2a:	20 e0       	ldi	r18, 0x00	; 0
     e2c:	30 e0       	ldi	r19, 0x00	; 0
     e2e:	40 e2       	ldi	r20, 0x20	; 32
     e30:	51 e4       	ldi	r21, 0x41	; 65
     e32:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     e36:	dc 01       	movw	r26, r24
     e38:	cb 01       	movw	r24, r22
     e3a:	bc 01       	movw	r22, r24
     e3c:	cd 01       	movw	r24, r26
     e3e:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     e42:	dc 01       	movw	r26, r24
     e44:	cb 01       	movw	r24, r22
     e46:	9d 87       	std	Y+13, r25	; 0x0d
     e48:	8c 87       	std	Y+12, r24	; 0x0c
     e4a:	12 c0       	rjmp	.+36     	; 0xe70 <main+0x23a>
     e4c:	84 e6       	ldi	r24, 0x64	; 100
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	9f 87       	std	Y+15, r25	; 0x0f
     e52:	8e 87       	std	Y+14, r24	; 0x0e
     e54:	8e 85       	ldd	r24, Y+14	; 0x0e
     e56:	9f 85       	ldd	r25, Y+15	; 0x0f
     e58:	8c 01       	movw	r16, r24
     e5a:	c8 01       	movw	r24, r16
     e5c:	01 97       	sbiw	r24, 0x01	; 1
     e5e:	f1 f7       	brne	.-4      	; 0xe5c <main+0x226>
     e60:	8c 01       	movw	r16, r24
     e62:	1f 87       	std	Y+15, r17	; 0x0f
     e64:	0e 87       	std	Y+14, r16	; 0x0e
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e66:	8c 85       	ldd	r24, Y+12	; 0x0c
     e68:	9d 85       	ldd	r25, Y+13	; 0x0d
     e6a:	01 97       	sbiw	r24, 0x01	; 1
     e6c:	9d 87       	std	Y+13, r25	; 0x0d
     e6e:	8c 87       	std	Y+12, r24	; 0x0c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e70:	8c 85       	ldd	r24, Y+12	; 0x0c
     e72:	9d 85       	ldd	r25, Y+13	; 0x0d
     e74:	00 97       	sbiw	r24, 0x00	; 0
     e76:	51 f7       	brne	.-44     	; 0xe4c <main+0x216>
     e78:	17 c0       	rjmp	.+46     	; 0xea8 <main+0x272>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e7a:	68 85       	ldd	r22, Y+8	; 0x08
     e7c:	79 85       	ldd	r23, Y+9	; 0x09
     e7e:	8a 85       	ldd	r24, Y+10	; 0x0a
     e80:	9b 85       	ldd	r25, Y+11	; 0x0b
     e82:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
     e86:	dc 01       	movw	r26, r24
     e88:	cb 01       	movw	r24, r22
     e8a:	9d 87       	std	Y+13, r25	; 0x0d
     e8c:	8c 87       	std	Y+12, r24	; 0x0c
     e8e:	8c 85       	ldd	r24, Y+12	; 0x0c
     e90:	9d 85       	ldd	r25, Y+13	; 0x0d
     e92:	99 8b       	std	Y+17, r25	; 0x11
     e94:	88 8b       	std	Y+16, r24	; 0x10
     e96:	88 89       	ldd	r24, Y+16	; 0x10
     e98:	99 89       	ldd	r25, Y+17	; 0x11
     e9a:	8c 01       	movw	r16, r24
     e9c:	f8 01       	movw	r30, r16
     e9e:	31 97       	sbiw	r30, 0x01	; 1
     ea0:	f1 f7       	brne	.-4      	; 0xe9e <main+0x268>
     ea2:	8f 01       	movw	r16, r30
     ea4:	19 8b       	std	Y+17, r17	; 0x11
     ea6:	08 8b       	std	Y+16, r16	; 0x10
					_delay_ms(50);
					reload();
     ea8:	82 e6       	ldi	r24, 0x62	; 98
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	22 e6       	ldi	r18, 0x62	; 98
     eae:	30 e0       	ldi	r19, 0x00	; 0
     eb0:	f9 01       	movw	r30, r18
     eb2:	20 81       	ld	r18, Z
     eb4:	22 60       	ori	r18, 0x02	; 2
     eb6:	fc 01       	movw	r30, r24
     eb8:	20 83       	st	Z, r18
					break;
     eba:	02 c0       	rjmp	.+4      	; 0xec0 <main+0x28a>
					
					
				default:
					newCurrent = 0;
     ebc:	19 82       	std	Y+1, r1	; 0x01
					//printf ("Current CAN message ID: %d, Size: %d, Data: %s \r\n", m1.id, m1.size, m1.data);
					//setPWM(current.data[0]);
					break;
     ebe:	00 00       	nop
			}
		}
		
		//Checking for GOAL
		volatile short temp = averageADC(10);
     ec0:	8a e0       	ldi	r24, 0x0A	; 10
     ec2:	0e 94 ac 00 	call	0x158	; 0x158 <averageADC>
     ec6:	9c 01       	movw	r18, r24
     ec8:	ce 01       	movw	r24, r28
     eca:	87 5b       	subi	r24, 0xB7	; 183
     ecc:	9f 4f       	sbci	r25, 0xFF	; 255
     ece:	fc 01       	movw	r30, r24
     ed0:	31 83       	std	Z+1, r19	; 0x01
     ed2:	20 83       	st	Z, r18
		if(temp < 10) {
     ed4:	ce 01       	movw	r24, r28
     ed6:	87 5b       	subi	r24, 0xB7	; 183
     ed8:	9f 4f       	sbci	r25, 0xFF	; 255
     eda:	fc 01       	movw	r30, r24
     edc:	80 81       	ld	r24, Z
     ede:	91 81       	ldd	r25, Z+1	; 0x01
     ee0:	8a 30       	cpi	r24, 0x0A	; 10
     ee2:	91 05       	cpc	r25, r1
     ee4:	0c f0       	brlt	.+2      	; 0xee8 <main+0x2b2>
     ee6:	da ce       	rjmp	.-588    	; 0xc9c <main+0x66>
		printf("GOAAAAALs: %d \r\n",score);		
     ee8:	20 91 94 02 	lds	r18, 0x0294
     eec:	30 91 95 02 	lds	r19, 0x0295
     ef0:	00 d0       	rcall	.+0      	; 0xef2 <main+0x2bc>
     ef2:	00 d0       	rcall	.+0      	; 0xef4 <main+0x2be>
     ef4:	8d b7       	in	r24, 0x3d	; 61
     ef6:	9e b7       	in	r25, 0x3e	; 62
     ef8:	01 96       	adiw	r24, 0x01	; 1
     efa:	42 e7       	ldi	r20, 0x72	; 114
     efc:	51 e0       	ldi	r21, 0x01	; 1
     efe:	fc 01       	movw	r30, r24
     f00:	51 83       	std	Z+1, r21	; 0x01
     f02:	40 83       	st	Z, r20
     f04:	fc 01       	movw	r30, r24
     f06:	33 83       	std	Z+3, r19	; 0x03
     f08:	22 83       	std	Z+2, r18	; 0x02
     f0a:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <printf>
     f0e:	0f 90       	pop	r0
     f10:	0f 90       	pop	r0
     f12:	0f 90       	pop	r0
     f14:	0f 90       	pop	r0
// 		fillTxBufferMCP(2,m2s);
// 		requestToSendMCP(2);
	
	
	
	}
     f16:	c3 ce       	rjmp	.-634    	; 0xc9e <main+0x68>

00000f18 <initPWM>:
 *  Author: jordifr
 */ 

#include "pwm.h"

void initPWM(){
     f18:	df 93       	push	r29
     f1a:	cf 93       	push	r28
     f1c:	cd b7       	in	r28, 0x3d	; 61
     f1e:	de b7       	in	r29, 0x3e	; 62
	ICR1 = 10400;
     f20:	86 e4       	ldi	r24, 0x46	; 70
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	20 ea       	ldi	r18, 0xA0	; 160
     f26:	38 e2       	ldi	r19, 0x28	; 40
     f28:	fc 01       	movw	r30, r24
     f2a:	31 83       	std	Z+1, r19	; 0x01
     f2c:	20 83       	st	Z, r18
	OCR1B = CENTRAL_POS;
     f2e:	88 e4       	ldi	r24, 0x48	; 72
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	33 e0       	ldi	r19, 0x03	; 3
     f36:	fc 01       	movw	r30, r24
     f38:	31 83       	std	Z+1, r19	; 0x01
     f3a:	20 83       	st	Z, r18
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
     f3c:	8f e4       	ldi	r24, 0x4F	; 79
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	2f e4       	ldi	r18, 0x4F	; 79
     f42:	30 e0       	ldi	r19, 0x00	; 0
     f44:	f9 01       	movw	r30, r18
     f46:	20 81       	ld	r18, Z
     f48:	22 62       	ori	r18, 0x22	; 34
     f4a:	fc 01       	movw	r30, r24
     f4c:	20 83       	st	Z, r18
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (0 << CS12) | (1 << CS11) | (0 << CS10); //Sets mode 14 and preescaler to 8 
     f4e:	8e e4       	ldi	r24, 0x4E	; 78
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	2e e4       	ldi	r18, 0x4E	; 78
     f54:	30 e0       	ldi	r19, 0x00	; 0
     f56:	f9 01       	movw	r30, r18
     f58:	20 81       	ld	r18, Z
     f5a:	2a 61       	ori	r18, 0x1A	; 26
     f5c:	fc 01       	movw	r30, r24
     f5e:	20 83       	st	Z, r18
	DDRB |= (1 << PB5) | (1 << PB6); //Set as output
     f60:	87 e3       	ldi	r24, 0x37	; 55
     f62:	90 e0       	ldi	r25, 0x00	; 0
     f64:	27 e3       	ldi	r18, 0x37	; 55
     f66:	30 e0       	ldi	r19, 0x00	; 0
     f68:	f9 01       	movw	r30, r18
     f6a:	20 81       	ld	r18, Z
     f6c:	20 66       	ori	r18, 0x60	; 96
     f6e:	fc 01       	movw	r30, r24
     f70:	20 83       	st	Z, r18
	
}
     f72:	cf 91       	pop	r28
     f74:	df 91       	pop	r29
     f76:	08 95       	ret

00000f78 <setPWM>:

void setPWM(uint8_t pos){
     f78:	df 93       	push	r29
     f7a:	cf 93       	push	r28
     f7c:	00 d0       	rcall	.+0      	; 0xf7e <setPWM+0x6>
     f7e:	0f 92       	push	r0
     f80:	cd b7       	in	r28, 0x3d	; 61
     f82:	de b7       	in	r29, 0x3e	; 62
     f84:	8b 83       	std	Y+3, r24	; 0x03
	int16_t t;
	t = (int16_t) (MIN_POS+pos*2.4);
     f86:	8b 81       	ldd	r24, Y+3	; 0x03
     f88:	88 2f       	mov	r24, r24
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	aa 27       	eor	r26, r26
     f8e:	97 fd       	sbrc	r25, 7
     f90:	a0 95       	com	r26
     f92:	ba 2f       	mov	r27, r26
     f94:	bc 01       	movw	r22, r24
     f96:	cd 01       	movw	r24, r26
     f98:	0e 94 a4 11 	call	0x2348	; 0x2348 <__floatsisf>
     f9c:	dc 01       	movw	r26, r24
     f9e:	cb 01       	movw	r24, r22
     fa0:	bc 01       	movw	r22, r24
     fa2:	cd 01       	movw	r24, r26
     fa4:	2a e9       	ldi	r18, 0x9A	; 154
     fa6:	39 e9       	ldi	r19, 0x99	; 153
     fa8:	49 e1       	ldi	r20, 0x19	; 25
     faa:	50 e4       	ldi	r21, 0x40	; 64
     fac:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
     fb0:	dc 01       	movw	r26, r24
     fb2:	cb 01       	movw	r24, r22
     fb4:	bc 01       	movw	r22, r24
     fb6:	cd 01       	movw	r24, r26
     fb8:	20 e0       	ldi	r18, 0x00	; 0
     fba:	30 e8       	ldi	r19, 0x80	; 128
     fbc:	46 ee       	ldi	r20, 0xE6	; 230
     fbe:	53 e4       	ldi	r21, 0x43	; 67
     fc0:	0e 94 0e 0f 	call	0x1e1c	; 0x1e1c <__addsf3>
     fc4:	dc 01       	movw	r26, r24
     fc6:	cb 01       	movw	r24, r22
     fc8:	bc 01       	movw	r22, r24
     fca:	cd 01       	movw	r24, r26
     fcc:	0e 94 04 12 	call	0x2408	; 0x2408 <__fixsfsi>
     fd0:	dc 01       	movw	r26, r24
     fd2:	cb 01       	movw	r24, r22
     fd4:	9a 83       	std	Y+2, r25	; 0x02
     fd6:	89 83       	std	Y+1, r24	; 0x01
	
	if (t < MIN_POS) t = MIN_POS;
     fd8:	89 81       	ldd	r24, Y+1	; 0x01
     fda:	9a 81       	ldd	r25, Y+2	; 0x02
     fdc:	21 e0       	ldi	r18, 0x01	; 1
     fde:	8d 3c       	cpi	r24, 0xCD	; 205
     fe0:	92 07       	cpc	r25, r18
     fe2:	24 f4       	brge	.+8      	; 0xfec <setPWM+0x74>
     fe4:	8d ec       	ldi	r24, 0xCD	; 205
     fe6:	91 e0       	ldi	r25, 0x01	; 1
     fe8:	9a 83       	std	Y+2, r25	; 0x02
     fea:	89 83       	std	Y+1, r24	; 0x01
	if (t > MAX_POS) t = MAX_POS;
     fec:	89 81       	ldd	r24, Y+1	; 0x01
     fee:	9a 81       	ldd	r25, Y+2	; 0x02
     ff0:	e4 e0       	ldi	r30, 0x04	; 4
     ff2:	84 33       	cpi	r24, 0x34	; 52
     ff4:	9e 07       	cpc	r25, r30
     ff6:	24 f0       	brlt	.+8      	; 0x1000 <setPWM+0x88>
     ff8:	83 e3       	ldi	r24, 0x33	; 51
     ffa:	94 e0       	ldi	r25, 0x04	; 4
     ffc:	9a 83       	std	Y+2, r25	; 0x02
     ffe:	89 83       	std	Y+1, r24	; 0x01
	
	OCR1B = t;
    1000:	88 e4       	ldi	r24, 0x48	; 72
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	29 81       	ldd	r18, Y+1	; 0x01
    1006:	3a 81       	ldd	r19, Y+2	; 0x02
    1008:	fc 01       	movw	r30, r24
    100a:	31 83       	std	Z+1, r19	; 0x01
    100c:	20 83       	st	Z, r18
	//printf("pos = %d; OCR = %d;delta = %d; MIN: %d; MAX %d***  DELTA_POS/255 : %d \n\r",pos,OCR1A,DELTA_POS,MIN_POS,MAX_POS, DELTA_POS/255);
    100e:	0f 90       	pop	r0
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	cf 91       	pop	r28
    1016:	df 91       	pop	r29
    1018:	08 95       	ret

0000101a <initSPI>:
 */ 


#include "spi.h"

void initSPI(){
    101a:	df 93       	push	r29
    101c:	cf 93       	push	r28
    101e:	cd b7       	in	r28, 0x3d	; 61
    1020:	de b7       	in	r29, 0x3e	; 62
	//Setting pins and directions 
	//MOSI, SCK, !SS as output
	DDRB = (1 << DDB2) | (1 << DDB1)  | (1 << DDB0);
    1022:	87 e3       	ldi	r24, 0x37	; 55
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	27 e0       	ldi	r18, 0x07	; 7
    1028:	fc 01       	movw	r30, r24
    102a:	20 83       	st	Z, r18
	//DDRB &= ~(1 << PB6);
	PORTB |=  (1 << PB0); //Pullup to avoid wrong fallback to slave mode
    102c:	88 e3       	ldi	r24, 0x38	; 56
    102e:	90 e0       	ldi	r25, 0x00	; 0
    1030:	28 e3       	ldi	r18, 0x38	; 56
    1032:	30 e0       	ldi	r19, 0x00	; 0
    1034:	f9 01       	movw	r30, r18
    1036:	20 81       	ld	r18, Z
    1038:	21 60       	ori	r18, 0x01	; 1
    103a:	fc 01       	movw	r30, r24
    103c:	20 83       	st	Z, r18
	//MISO is Overriden as input, TODO: check if it work
	SPCR |=   (1 << SPE) | (1 << MSTR) | (1<<SPR0) ; // fosc/16
    103e:	8d e2       	ldi	r24, 0x2D	; 45
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	2d e2       	ldi	r18, 0x2D	; 45
    1044:	30 e0       	ldi	r19, 0x00	; 0
    1046:	f9 01       	movw	r30, r18
    1048:	20 81       	ld	r18, Z
    104a:	21 65       	ori	r18, 0x51	; 81
    104c:	fc 01       	movw	r30, r24
    104e:	20 83       	st	Z, r18
	//configured as Master, NOT producing interrupts
	
}
    1050:	cf 91       	pop	r28
    1052:	df 91       	pop	r29
    1054:	08 95       	ret

00001056 <resetMCP>:

void resetMCP(){
    1056:	0f 93       	push	r16
    1058:	1f 93       	push	r17
    105a:	df 93       	push	r29
    105c:	cf 93       	push	r28
    105e:	cd b7       	in	r28, 0x3d	; 61
    1060:	de b7       	in	r29, 0x3e	; 62
    1062:	2e 97       	sbiw	r28, 0x0e	; 14
    1064:	0f b6       	in	r0, 0x3f	; 63
    1066:	f8 94       	cli
    1068:	de bf       	out	0x3e, r29	; 62
    106a:	0f be       	out	0x3f, r0	; 63
    106c:	cd bf       	out	0x3d, r28	; 61
	select_mcp();
    106e:	88 e3       	ldi	r24, 0x38	; 56
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	28 e3       	ldi	r18, 0x38	; 56
    1074:	30 e0       	ldi	r19, 0x00	; 0
    1076:	f9 01       	movw	r30, r18
    1078:	20 81       	ld	r18, Z
    107a:	2e 7f       	andi	r18, 0xFE	; 254
    107c:	fc 01       	movw	r30, r24
    107e:	20 83       	st	Z, r18
	SPDR = MCP_RESET;
    1080:	8f e2       	ldi	r24, 0x2F	; 47
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	20 ec       	ldi	r18, 0xC0	; 192
    1086:	fc 01       	movw	r30, r24
    1088:	20 83       	st	Z, r18
     wait_spi();
    108a:	8e e2       	ldi	r24, 0x2E	; 46
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	fc 01       	movw	r30, r24
    1090:	80 81       	ld	r24, Z
    1092:	88 23       	and	r24, r24
    1094:	d4 f7       	brge	.-12     	; 0x108a <resetMCP+0x34>
	deselect_mcp();
    1096:	88 e3       	ldi	r24, 0x38	; 56
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	28 e3       	ldi	r18, 0x38	; 56
    109c:	30 e0       	ldi	r19, 0x00	; 0
    109e:	f9 01       	movw	r30, r18
    10a0:	20 81       	ld	r18, Z
    10a2:	21 60       	ori	r18, 0x01	; 1
    10a4:	fc 01       	movw	r30, r24
    10a6:	20 83       	st	Z, r18
    10a8:	80 e0       	ldi	r24, 0x00	; 0
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	a0 e2       	ldi	r26, 0x20	; 32
    10ae:	b1 e4       	ldi	r27, 0x41	; 65
    10b0:	89 83       	std	Y+1, r24	; 0x01
    10b2:	9a 83       	std	Y+2, r25	; 0x02
    10b4:	ab 83       	std	Y+3, r26	; 0x03
    10b6:	bc 83       	std	Y+4, r27	; 0x04
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
    10b8:	69 81       	ldd	r22, Y+1	; 0x01
    10ba:	7a 81       	ldd	r23, Y+2	; 0x02
    10bc:	8b 81       	ldd	r24, Y+3	; 0x03
    10be:	9c 81       	ldd	r25, Y+4	; 0x04
    10c0:	20 e0       	ldi	r18, 0x00	; 0
    10c2:	30 e0       	ldi	r19, 0x00	; 0
    10c4:	4a e7       	ldi	r20, 0x7A	; 122
    10c6:	54 e4       	ldi	r21, 0x44	; 68
    10c8:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
    10cc:	dc 01       	movw	r26, r24
    10ce:	cb 01       	movw	r24, r22
    10d0:	8d 83       	std	Y+5, r24	; 0x05
    10d2:	9e 83       	std	Y+6, r25	; 0x06
    10d4:	af 83       	std	Y+7, r26	; 0x07
    10d6:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
    10d8:	11 e0       	ldi	r17, 0x01	; 1
    10da:	6d 81       	ldd	r22, Y+5	; 0x05
    10dc:	7e 81       	ldd	r23, Y+6	; 0x06
    10de:	8f 81       	ldd	r24, Y+7	; 0x07
    10e0:	98 85       	ldd	r25, Y+8	; 0x08
    10e2:	20 e0       	ldi	r18, 0x00	; 0
    10e4:	30 e0       	ldi	r19, 0x00	; 0
    10e6:	40 e8       	ldi	r20, 0x80	; 128
    10e8:	5f e3       	ldi	r21, 0x3F	; 63
    10ea:	0e 94 74 11 	call	0x22e8	; 0x22e8 <__ltsf2>
    10ee:	88 23       	and	r24, r24
    10f0:	0c f0       	brlt	.+2      	; 0x10f4 <resetMCP+0x9e>
    10f2:	10 e0       	ldi	r17, 0x00	; 0
    10f4:	11 23       	and	r17, r17
    10f6:	29 f0       	breq	.+10     	; 0x1102 <__stack+0x3>
		__ticks = 1;
    10f8:	81 e0       	ldi	r24, 0x01	; 1
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	9a 87       	std	Y+10, r25	; 0x0a
    10fe:	89 87       	std	Y+9, r24	; 0x09
    1100:	46 c0       	rjmp	.+140    	; 0x118e <__stack+0x8f>
	else if (__tmp > 65535)
    1102:	11 e0       	ldi	r17, 0x01	; 1
    1104:	6d 81       	ldd	r22, Y+5	; 0x05
    1106:	7e 81       	ldd	r23, Y+6	; 0x06
    1108:	8f 81       	ldd	r24, Y+7	; 0x07
    110a:	98 85       	ldd	r25, Y+8	; 0x08
    110c:	20 e0       	ldi	r18, 0x00	; 0
    110e:	3f ef       	ldi	r19, 0xFF	; 255
    1110:	4f e7       	ldi	r20, 0x7F	; 127
    1112:	57 e4       	ldi	r21, 0x47	; 71
    1114:	0e 94 14 11 	call	0x2228	; 0x2228 <__gtsf2>
    1118:	18 16       	cp	r1, r24
    111a:	0c f0       	brlt	.+2      	; 0x111e <__stack+0x1f>
    111c:	10 e0       	ldi	r17, 0x00	; 0
    111e:	11 23       	and	r17, r17
    1120:	61 f1       	breq	.+88     	; 0x117a <__stack+0x7b>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1122:	69 81       	ldd	r22, Y+1	; 0x01
    1124:	7a 81       	ldd	r23, Y+2	; 0x02
    1126:	8b 81       	ldd	r24, Y+3	; 0x03
    1128:	9c 81       	ldd	r25, Y+4	; 0x04
    112a:	20 e0       	ldi	r18, 0x00	; 0
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	40 e2       	ldi	r20, 0x20	; 32
    1130:	51 e4       	ldi	r21, 0x41	; 65
    1132:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <__mulsf3>
    1136:	dc 01       	movw	r26, r24
    1138:	cb 01       	movw	r24, r22
    113a:	bc 01       	movw	r22, r24
    113c:	cd 01       	movw	r24, r26
    113e:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
    1142:	dc 01       	movw	r26, r24
    1144:	cb 01       	movw	r24, r22
    1146:	9a 87       	std	Y+10, r25	; 0x0a
    1148:	89 87       	std	Y+9, r24	; 0x09
    114a:	12 c0       	rjmp	.+36     	; 0x1170 <__stack+0x71>
    114c:	84 e6       	ldi	r24, 0x64	; 100
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	9c 87       	std	Y+12, r25	; 0x0c
    1152:	8b 87       	std	Y+11, r24	; 0x0b
    1154:	8b 85       	ldd	r24, Y+11	; 0x0b
    1156:	9c 85       	ldd	r25, Y+12	; 0x0c
    1158:	8c 01       	movw	r16, r24
    115a:	c8 01       	movw	r24, r16
    115c:	01 97       	sbiw	r24, 0x01	; 1
    115e:	f1 f7       	brne	.-4      	; 0x115c <__stack+0x5d>
    1160:	8c 01       	movw	r16, r24
    1162:	1c 87       	std	Y+12, r17	; 0x0c
    1164:	0b 87       	std	Y+11, r16	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1166:	89 85       	ldd	r24, Y+9	; 0x09
    1168:	9a 85       	ldd	r25, Y+10	; 0x0a
    116a:	01 97       	sbiw	r24, 0x01	; 1
    116c:	9a 87       	std	Y+10, r25	; 0x0a
    116e:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1170:	89 85       	ldd	r24, Y+9	; 0x09
    1172:	9a 85       	ldd	r25, Y+10	; 0x0a
    1174:	00 97       	sbiw	r24, 0x00	; 0
    1176:	51 f7       	brne	.-44     	; 0x114c <__stack+0x4d>
    1178:	17 c0       	rjmp	.+46     	; 0x11a8 <__stack+0xa9>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    117a:	6d 81       	ldd	r22, Y+5	; 0x05
    117c:	7e 81       	ldd	r23, Y+6	; 0x06
    117e:	8f 81       	ldd	r24, Y+7	; 0x07
    1180:	98 85       	ldd	r25, Y+8	; 0x08
    1182:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__fixunssfsi>
    1186:	dc 01       	movw	r26, r24
    1188:	cb 01       	movw	r24, r22
    118a:	9a 87       	std	Y+10, r25	; 0x0a
    118c:	89 87       	std	Y+9, r24	; 0x09
    118e:	89 85       	ldd	r24, Y+9	; 0x09
    1190:	9a 85       	ldd	r25, Y+10	; 0x0a
    1192:	9e 87       	std	Y+14, r25	; 0x0e
    1194:	8d 87       	std	Y+13, r24	; 0x0d
    1196:	8d 85       	ldd	r24, Y+13	; 0x0d
    1198:	9e 85       	ldd	r25, Y+14	; 0x0e
    119a:	8c 01       	movw	r16, r24
    119c:	f8 01       	movw	r30, r16
    119e:	31 97       	sbiw	r30, 0x01	; 1
    11a0:	f1 f7       	brne	.-4      	; 0x119e <__stack+0x9f>
    11a2:	8f 01       	movw	r16, r30
    11a4:	1e 87       	std	Y+14, r17	; 0x0e
    11a6:	0d 87       	std	Y+13, r16	; 0x0d
	_delay_ms(10);
	//Resets the SPI-CAN controller and waits for it to be ready
}
    11a8:	2e 96       	adiw	r28, 0x0e	; 14
    11aa:	0f b6       	in	r0, 0x3f	; 63
    11ac:	f8 94       	cli
    11ae:	de bf       	out	0x3e, r29	; 62
    11b0:	0f be       	out	0x3f, r0	; 63
    11b2:	cd bf       	out	0x3d, r28	; 61
    11b4:	cf 91       	pop	r28
    11b6:	df 91       	pop	r29
    11b8:	1f 91       	pop	r17
    11ba:	0f 91       	pop	r16
    11bc:	08 95       	ret

000011be <readMCP>:

uint8_t readMCP(char address){
    11be:	df 93       	push	r29
    11c0:	cf 93       	push	r28
    11c2:	00 d0       	rcall	.+0      	; 0x11c4 <readMCP+0x6>
    11c4:	cd b7       	in	r28, 0x3d	; 61
    11c6:	de b7       	in	r29, 0x3e	; 62
    11c8:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t r;
	select_mcp();
    11ca:	88 e3       	ldi	r24, 0x38	; 56
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	28 e3       	ldi	r18, 0x38	; 56
    11d0:	30 e0       	ldi	r19, 0x00	; 0
    11d2:	f9 01       	movw	r30, r18
    11d4:	20 81       	ld	r18, Z
    11d6:	2e 7f       	andi	r18, 0xFE	; 254
    11d8:	fc 01       	movw	r30, r24
    11da:	20 83       	st	Z, r18
	SPDR = MCP_READ;
    11dc:	8f e2       	ldi	r24, 0x2F	; 47
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	23 e0       	ldi	r18, 0x03	; 3
    11e2:	fc 01       	movw	r30, r24
    11e4:	20 83       	st	Z, r18
    wait_spi();
    11e6:	8e e2       	ldi	r24, 0x2E	; 46
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	fc 01       	movw	r30, r24
    11ec:	80 81       	ld	r24, Z
    11ee:	88 23       	and	r24, r24
    11f0:	d4 f7       	brge	.-12     	; 0x11e6 <readMCP+0x28>
	SPDR = address;
    11f2:	8f e2       	ldi	r24, 0x2F	; 47
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	2a 81       	ldd	r18, Y+2	; 0x02
    11f8:	fc 01       	movw	r30, r24
    11fa:	20 83       	st	Z, r18
    wait_spi();
    11fc:	8e e2       	ldi	r24, 0x2E	; 46
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	fc 01       	movw	r30, r24
    1202:	80 81       	ld	r24, Z
    1204:	88 23       	and	r24, r24
    1206:	d4 f7       	brge	.-12     	; 0x11fc <readMCP+0x3e>
	SPDR = MCP_DUMMY;
    1208:	8f e2       	ldi	r24, 0x2F	; 47
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	fc 01       	movw	r30, r24
    120e:	10 82       	st	Z, r1
    wait_spi();
    1210:	8e e2       	ldi	r24, 0x2E	; 46
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	fc 01       	movw	r30, r24
    1216:	80 81       	ld	r24, Z
    1218:	88 23       	and	r24, r24
    121a:	d4 f7       	brge	.-12     	; 0x1210 <readMCP+0x52>
	r = SPDR;
    121c:	8f e2       	ldi	r24, 0x2F	; 47
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	fc 01       	movw	r30, r24
    1222:	80 81       	ld	r24, Z
    1224:	89 83       	std	Y+1, r24	; 0x01
	deselect_mcp();
    1226:	88 e3       	ldi	r24, 0x38	; 56
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	28 e3       	ldi	r18, 0x38	; 56
    122c:	30 e0       	ldi	r19, 0x00	; 0
    122e:	f9 01       	movw	r30, r18
    1230:	20 81       	ld	r18, Z
    1232:	21 60       	ori	r18, 0x01	; 1
    1234:	fc 01       	movw	r30, r24
    1236:	20 83       	st	Z, r18
	return r;
    1238:	89 81       	ldd	r24, Y+1	; 0x01
}
    123a:	0f 90       	pop	r0
    123c:	0f 90       	pop	r0
    123e:	cf 91       	pop	r28
    1240:	df 91       	pop	r29
    1242:	08 95       	ret

00001244 <writeMCP>:

void writeMCP(char address, char data){
    1244:	df 93       	push	r29
    1246:	cf 93       	push	r28
    1248:	00 d0       	rcall	.+0      	; 0x124a <writeMCP+0x6>
    124a:	cd b7       	in	r28, 0x3d	; 61
    124c:	de b7       	in	r29, 0x3e	; 62
    124e:	89 83       	std	Y+1, r24	; 0x01
    1250:	6a 83       	std	Y+2, r22	; 0x02
	select_mcp();
    1252:	88 e3       	ldi	r24, 0x38	; 56
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	28 e3       	ldi	r18, 0x38	; 56
    1258:	30 e0       	ldi	r19, 0x00	; 0
    125a:	f9 01       	movw	r30, r18
    125c:	20 81       	ld	r18, Z
    125e:	2e 7f       	andi	r18, 0xFE	; 254
    1260:	fc 01       	movw	r30, r24
    1262:	20 83       	st	Z, r18
	SPDR = MCP_WRITE;
    1264:	8f e2       	ldi	r24, 0x2F	; 47
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	22 e0       	ldi	r18, 0x02	; 2
    126a:	fc 01       	movw	r30, r24
    126c:	20 83       	st	Z, r18
    wait_spi();
    126e:	8e e2       	ldi	r24, 0x2E	; 46
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	fc 01       	movw	r30, r24
    1274:	80 81       	ld	r24, Z
    1276:	88 23       	and	r24, r24
    1278:	d4 f7       	brge	.-12     	; 0x126e <writeMCP+0x2a>
	SPDR = address;
    127a:	8f e2       	ldi	r24, 0x2F	; 47
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	29 81       	ldd	r18, Y+1	; 0x01
    1280:	fc 01       	movw	r30, r24
    1282:	20 83       	st	Z, r18
    wait_spi();
    1284:	8e e2       	ldi	r24, 0x2E	; 46
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	fc 01       	movw	r30, r24
    128a:	80 81       	ld	r24, Z
    128c:	88 23       	and	r24, r24
    128e:	d4 f7       	brge	.-12     	; 0x1284 <writeMCP+0x40>
	SPDR = data;
    1290:	8f e2       	ldi	r24, 0x2F	; 47
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	2a 81       	ldd	r18, Y+2	; 0x02
    1296:	fc 01       	movw	r30, r24
    1298:	20 83       	st	Z, r18
    wait_spi();
    129a:	8e e2       	ldi	r24, 0x2E	; 46
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	fc 01       	movw	r30, r24
    12a0:	80 81       	ld	r24, Z
    12a2:	88 23       	and	r24, r24
    12a4:	d4 f7       	brge	.-12     	; 0x129a <writeMCP+0x56>
	deselect_mcp();
    12a6:	88 e3       	ldi	r24, 0x38	; 56
    12a8:	90 e0       	ldi	r25, 0x00	; 0
    12aa:	28 e3       	ldi	r18, 0x38	; 56
    12ac:	30 e0       	ldi	r19, 0x00	; 0
    12ae:	f9 01       	movw	r30, r18
    12b0:	20 81       	ld	r18, Z
    12b2:	21 60       	ori	r18, 0x01	; 1
    12b4:	fc 01       	movw	r30, r24
    12b6:	20 83       	st	Z, r18
}
    12b8:	0f 90       	pop	r0
    12ba:	0f 90       	pop	r0
    12bc:	cf 91       	pop	r28
    12be:	df 91       	pop	r29
    12c0:	08 95       	ret

000012c2 <requestToSendMCP>:


void requestToSendMCP(char buffer){
    12c2:	df 93       	push	r29
    12c4:	cf 93       	push	r28
    12c6:	0f 92       	push	r0
    12c8:	cd b7       	in	r28, 0x3d	; 61
    12ca:	de b7       	in	r29, 0x3e	; 62
    12cc:	89 83       	std	Y+1, r24	; 0x01
	select_mcp();
    12ce:	88 e3       	ldi	r24, 0x38	; 56
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	28 e3       	ldi	r18, 0x38	; 56
    12d4:	30 e0       	ldi	r19, 0x00	; 0
    12d6:	f9 01       	movw	r30, r18
    12d8:	20 81       	ld	r18, Z
    12da:	2e 7f       	andi	r18, 0xFE	; 254
    12dc:	fc 01       	movw	r30, r24
    12de:	20 83       	st	Z, r18
	switch(buffer) {
    12e0:	89 81       	ldd	r24, Y+1	; 0x01
    12e2:	88 2f       	mov	r24, r24
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	81 30       	cpi	r24, 0x01	; 1
    12e8:	91 05       	cpc	r25, r1
    12ea:	59 f0       	breq	.+22     	; 0x1302 <requestToSendMCP+0x40>
    12ec:	82 30       	cpi	r24, 0x02	; 2
    12ee:	91 05       	cpc	r25, r1
    12f0:	71 f0       	breq	.+28     	; 0x130e <requestToSendMCP+0x4c>
    12f2:	00 97       	sbiw	r24, 0x00	; 0
    12f4:	91 f4       	brne	.+36     	; 0x131a <requestToSendMCP+0x58>
		case 0:
			SPDR = MCP_RTS_TX0;
    12f6:	8f e2       	ldi	r24, 0x2F	; 47
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	21 e8       	ldi	r18, 0x81	; 129
    12fc:	fc 01       	movw	r30, r24
    12fe:	20 83       	st	Z, r18
			break;
    1300:	0c c0       	rjmp	.+24     	; 0x131a <requestToSendMCP+0x58>
		case 1:
		    SPDR = MCP_RTS_TX1;
    1302:	8f e2       	ldi	r24, 0x2F	; 47
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	22 e8       	ldi	r18, 0x82	; 130
    1308:	fc 01       	movw	r30, r24
    130a:	20 83       	st	Z, r18
			break;
    130c:	06 c0       	rjmp	.+12     	; 0x131a <requestToSendMCP+0x58>
		case 2:	
		    SPDR = MCP_RTS_TX2;
    130e:	8f e2       	ldi	r24, 0x2F	; 47
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	24 e8       	ldi	r18, 0x84	; 132
    1314:	fc 01       	movw	r30, r24
    1316:	20 83       	st	Z, r18
			break;
    1318:	00 00       	nop
	}
	wait_spi();
    131a:	8e e2       	ldi	r24, 0x2E	; 46
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	fc 01       	movw	r30, r24
    1320:	80 81       	ld	r24, Z
    1322:	88 23       	and	r24, r24
    1324:	d4 f7       	brge	.-12     	; 0x131a <requestToSendMCP+0x58>
	deselect_mcp();
    1326:	88 e3       	ldi	r24, 0x38	; 56
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	28 e3       	ldi	r18, 0x38	; 56
    132c:	30 e0       	ldi	r19, 0x00	; 0
    132e:	f9 01       	movw	r30, r18
    1330:	20 81       	ld	r18, Z
    1332:	21 60       	ori	r18, 0x01	; 1
    1334:	fc 01       	movw	r30, r24
    1336:	20 83       	st	Z, r18
}
    1338:	0f 90       	pop	r0
    133a:	cf 91       	pop	r28
    133c:	df 91       	pop	r29
    133e:	08 95       	ret

00001340 <bitModifyMCP>:


void bitModifyMCP(char address, char mask, char data){
    1340:	df 93       	push	r29
    1342:	cf 93       	push	r28
    1344:	00 d0       	rcall	.+0      	; 0x1346 <bitModifyMCP+0x6>
    1346:	0f 92       	push	r0
    1348:	cd b7       	in	r28, 0x3d	; 61
    134a:	de b7       	in	r29, 0x3e	; 62
    134c:	89 83       	std	Y+1, r24	; 0x01
    134e:	6a 83       	std	Y+2, r22	; 0x02
    1350:	4b 83       	std	Y+3, r20	; 0x03
	select_mcp();
    1352:	88 e3       	ldi	r24, 0x38	; 56
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	28 e3       	ldi	r18, 0x38	; 56
    1358:	30 e0       	ldi	r19, 0x00	; 0
    135a:	f9 01       	movw	r30, r18
    135c:	20 81       	ld	r18, Z
    135e:	2e 7f       	andi	r18, 0xFE	; 254
    1360:	fc 01       	movw	r30, r24
    1362:	20 83       	st	Z, r18
    SPDR = MCP_BITMOD;
    1364:	8f e2       	ldi	r24, 0x2F	; 47
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	25 e0       	ldi	r18, 0x05	; 5
    136a:	fc 01       	movw	r30, r24
    136c:	20 83       	st	Z, r18
    wait_spi();
    136e:	8e e2       	ldi	r24, 0x2E	; 46
    1370:	90 e0       	ldi	r25, 0x00	; 0
    1372:	fc 01       	movw	r30, r24
    1374:	80 81       	ld	r24, Z
    1376:	88 23       	and	r24, r24
    1378:	d4 f7       	brge	.-12     	; 0x136e <bitModifyMCP+0x2e>
	SPDR = address;
    137a:	8f e2       	ldi	r24, 0x2F	; 47
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	29 81       	ldd	r18, Y+1	; 0x01
    1380:	fc 01       	movw	r30, r24
    1382:	20 83       	st	Z, r18
    wait_spi();
    1384:	8e e2       	ldi	r24, 0x2E	; 46
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	fc 01       	movw	r30, r24
    138a:	80 81       	ld	r24, Z
    138c:	88 23       	and	r24, r24
    138e:	d4 f7       	brge	.-12     	; 0x1384 <bitModifyMCP+0x44>
	SPDR = mask;
    1390:	8f e2       	ldi	r24, 0x2F	; 47
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	2a 81       	ldd	r18, Y+2	; 0x02
    1396:	fc 01       	movw	r30, r24
    1398:	20 83       	st	Z, r18
    wait_spi();
    139a:	8e e2       	ldi	r24, 0x2E	; 46
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	fc 01       	movw	r30, r24
    13a0:	80 81       	ld	r24, Z
    13a2:	88 23       	and	r24, r24
    13a4:	d4 f7       	brge	.-12     	; 0x139a <bitModifyMCP+0x5a>
	SPDR = data;
    13a6:	8f e2       	ldi	r24, 0x2F	; 47
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	2b 81       	ldd	r18, Y+3	; 0x03
    13ac:	fc 01       	movw	r30, r24
    13ae:	20 83       	st	Z, r18
    wait_spi();
    13b0:	8e e2       	ldi	r24, 0x2E	; 46
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	fc 01       	movw	r30, r24
    13b6:	80 81       	ld	r24, Z
    13b8:	88 23       	and	r24, r24
    13ba:	d4 f7       	brge	.-12     	; 0x13b0 <bitModifyMCP+0x70>
	deselect_mcp();
    13bc:	88 e3       	ldi	r24, 0x38	; 56
    13be:	90 e0       	ldi	r25, 0x00	; 0
    13c0:	28 e3       	ldi	r18, 0x38	; 56
    13c2:	30 e0       	ldi	r19, 0x00	; 0
    13c4:	f9 01       	movw	r30, r18
    13c6:	20 81       	ld	r18, Z
    13c8:	21 60       	ori	r18, 0x01	; 1
    13ca:	fc 01       	movw	r30, r24
    13cc:	20 83       	st	Z, r18
}
    13ce:	0f 90       	pop	r0
    13d0:	0f 90       	pop	r0
    13d2:	0f 90       	pop	r0
    13d4:	cf 91       	pop	r28
    13d6:	df 91       	pop	r29
    13d8:	08 95       	ret

000013da <readStatus>:

uint8_t readStatus(){
    13da:	df 93       	push	r29
    13dc:	cf 93       	push	r28
    13de:	0f 92       	push	r0
    13e0:	cd b7       	in	r28, 0x3d	; 61
    13e2:	de b7       	in	r29, 0x3e	; 62
	uint8_t r;
	select_mcp();
    13e4:	88 e3       	ldi	r24, 0x38	; 56
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	28 e3       	ldi	r18, 0x38	; 56
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	f9 01       	movw	r30, r18
    13ee:	20 81       	ld	r18, Z
    13f0:	2e 7f       	andi	r18, 0xFE	; 254
    13f2:	fc 01       	movw	r30, r24
    13f4:	20 83       	st	Z, r18
    SPDR = MCP_READ_STATUS;
    13f6:	8f e2       	ldi	r24, 0x2F	; 47
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	20 ea       	ldi	r18, 0xA0	; 160
    13fc:	fc 01       	movw	r30, r24
    13fe:	20 83       	st	Z, r18
    wait_spi();
    1400:	8e e2       	ldi	r24, 0x2E	; 46
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	fc 01       	movw	r30, r24
    1406:	80 81       	ld	r24, Z
    1408:	88 23       	and	r24, r24
    140a:	d4 f7       	brge	.-12     	; 0x1400 <readStatus+0x26>
	SPDR = MCP_DUMMY;
    140c:	8f e2       	ldi	r24, 0x2F	; 47
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	fc 01       	movw	r30, r24
    1412:	10 82       	st	Z, r1
    wait_spi();
    1414:	8e e2       	ldi	r24, 0x2E	; 46
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	fc 01       	movw	r30, r24
    141a:	80 81       	ld	r24, Z
    141c:	88 23       	and	r24, r24
    141e:	d4 f7       	brge	.-12     	; 0x1414 <readStatus+0x3a>
	r = SPDR;
    1420:	8f e2       	ldi	r24, 0x2F	; 47
    1422:	90 e0       	ldi	r25, 0x00	; 0
    1424:	fc 01       	movw	r30, r24
    1426:	80 81       	ld	r24, Z
    1428:	89 83       	std	Y+1, r24	; 0x01
	deselect_mcp();
    142a:	88 e3       	ldi	r24, 0x38	; 56
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	28 e3       	ldi	r18, 0x38	; 56
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	f9 01       	movw	r30, r18
    1434:	20 81       	ld	r18, Z
    1436:	21 60       	ori	r18, 0x01	; 1
    1438:	fc 01       	movw	r30, r24
    143a:	20 83       	st	Z, r18
	return r;
    143c:	89 81       	ldd	r24, Y+1	; 0x01
}
    143e:	0f 90       	pop	r0
    1440:	cf 91       	pop	r28
    1442:	df 91       	pop	r29
    1444:	08 95       	ret

00001446 <readRxBufferMCP>:

struct canMessage readRxBufferMCP(char buffer){
    1446:	df 93       	push	r29
    1448:	cf 93       	push	r28
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62
    144e:	2d 97       	sbiw	r28, 0x0d	; 13
    1450:	0f b6       	in	r0, 0x3f	; 63
    1452:	f8 94       	cli
    1454:	de bf       	out	0x3e, r29	; 62
    1456:	0f be       	out	0x3f, r0	; 63
    1458:	cd bf       	out	0x3d, r28	; 61
    145a:	ac 01       	movw	r20, r24
    145c:	6d 87       	std	Y+13, r22	; 0x0d
	//Adresses are relative to Buffer 0
	struct canMessage m;
	
	select_mcp();
    145e:	88 e3       	ldi	r24, 0x38	; 56
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	28 e3       	ldi	r18, 0x38	; 56
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	f9 01       	movw	r30, r18
    1468:	20 81       	ld	r18, Z
    146a:	2e 7f       	andi	r18, 0xFE	; 254
    146c:	fc 01       	movw	r30, r24
    146e:	20 83       	st	Z, r18
	
	if ( buffer == 0) SPDR = MCP_READ_RX0;
    1470:	8d 85       	ldd	r24, Y+13	; 0x0d
    1472:	88 23       	and	r24, r24
    1474:	31 f4       	brne	.+12     	; 0x1482 <readRxBufferMCP+0x3c>
    1476:	8f e2       	ldi	r24, 0x2F	; 47
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	20 e9       	ldi	r18, 0x90	; 144
    147c:	fc 01       	movw	r30, r24
    147e:	20 83       	st	Z, r18
	else SPDR = MCP_READ_RX1;
	wait_spi();
    1480:	05 c0       	rjmp	.+10     	; 0x148c <readRxBufferMCP+0x46>
	struct canMessage m;
	
	select_mcp();
	
	if ( buffer == 0) SPDR = MCP_READ_RX0;
	else SPDR = MCP_READ_RX1;
    1482:	8f e2       	ldi	r24, 0x2F	; 47
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	24 e9       	ldi	r18, 0x94	; 148
    1488:	fc 01       	movw	r30, r24
    148a:	20 83       	st	Z, r18
	wait_spi();
    148c:	8e e2       	ldi	r24, 0x2E	; 46
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	fc 01       	movw	r30, r24
    1492:	80 81       	ld	r24, Z
    1494:	88 23       	and	r24, r24
    1496:	d4 f7       	brge	.-12     	; 0x148c <readRxBufferMCP+0x46>
	
	SPDR = MCP_DUMMY;
    1498:	8f e2       	ldi	r24, 0x2F	; 47
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	fc 01       	movw	r30, r24
    149e:	10 82       	st	Z, r1
	wait_spi();
    14a0:	8e e2       	ldi	r24, 0x2E	; 46
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	fc 01       	movw	r30, r24
    14a6:	80 81       	ld	r24, Z
    14a8:	88 23       	and	r24, r24
    14aa:	d4 f7       	brge	.-12     	; 0x14a0 <readRxBufferMCP+0x5a>
	
	m.id = SPDR<<3; //8 high bits recived and shifted to fit the 11bit format (0x61)
    14ac:	8f e2       	ldi	r24, 0x2F	; 47
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	fc 01       	movw	r30, r24
    14b2:	80 81       	ld	r24, Z
    14b4:	88 2f       	mov	r24, r24
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	88 0f       	add	r24, r24
    14ba:	99 1f       	adc	r25, r25
    14bc:	88 0f       	add	r24, r24
    14be:	99 1f       	adc	r25, r25
    14c0:	88 0f       	add	r24, r24
    14c2:	99 1f       	adc	r25, r25
    14c4:	9b 83       	std	Y+3, r25	; 0x03
    14c6:	8a 83       	std	Y+2, r24	; 0x02
	
	SPDR = MCP_DUMMY;  
    14c8:	8f e2       	ldi	r24, 0x2F	; 47
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	fc 01       	movw	r30, r24
    14ce:	10 82       	st	Z, r1
	wait_spi();    //Recive lower 3 bits of id
    14d0:	8e e2       	ldi	r24, 0x2E	; 46
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	fc 01       	movw	r30, r24
    14d6:	80 81       	ld	r24, Z
    14d8:	88 23       	and	r24, r24
    14da:	d4 f7       	brge	.-12     	; 0x14d0 <readRxBufferMCP+0x8a>
	
	m.id |= (SPDR & 0xE0)>>5;  //Id is received, cleansed and constructed  (0x62)
    14dc:	2a 81       	ldd	r18, Y+2	; 0x02
    14de:	3b 81       	ldd	r19, Y+3	; 0x03
    14e0:	8f e2       	ldi	r24, 0x2F	; 47
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	fc 01       	movw	r30, r24
    14e6:	80 81       	ld	r24, Z
    14e8:	82 95       	swap	r24
    14ea:	86 95       	lsr	r24
    14ec:	87 70       	andi	r24, 0x07	; 7
    14ee:	88 2f       	mov	r24, r24
    14f0:	90 e0       	ldi	r25, 0x00	; 0
    14f2:	90 70       	andi	r25, 0x00	; 0
    14f4:	82 2b       	or	r24, r18
    14f6:	93 2b       	or	r25, r19
    14f8:	9b 83       	std	Y+3, r25	; 0x03
    14fa:	8a 83       	std	Y+2, r24	; 0x02
	
	SPDR = MCP_DUMMY;  
    14fc:	8f e2       	ldi	r24, 0x2F	; 47
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	fc 01       	movw	r30, r24
    1502:	10 82       	st	Z, r1
	wait_spi();    //Dummy to read (0x63)
    1504:	8e e2       	ldi	r24, 0x2E	; 46
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	fc 01       	movw	r30, r24
    150a:	80 81       	ld	r24, Z
    150c:	88 23       	and	r24, r24
    150e:	d4 f7       	brge	.-12     	; 0x1504 <readRxBufferMCP+0xbe>
	
	SPDR = MCP_DUMMY;  
    1510:	8f e2       	ldi	r24, 0x2F	; 47
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	fc 01       	movw	r30, r24
    1516:	10 82       	st	Z, r1
	wait_spi();    //Dummy to read (0x64)
    1518:	8e e2       	ldi	r24, 0x2E	; 46
    151a:	90 e0       	ldi	r25, 0x00	; 0
    151c:	fc 01       	movw	r30, r24
    151e:	80 81       	ld	r24, Z
    1520:	88 23       	and	r24, r24
    1522:	d4 f7       	brge	.-12     	; 0x1518 <readRxBufferMCP+0xd2>
	
	SPDR = MCP_DUMMY;  
    1524:	8f e2       	ldi	r24, 0x2F	; 47
    1526:	90 e0       	ldi	r25, 0x00	; 0
    1528:	fc 01       	movw	r30, r24
    152a:	10 82       	st	Z, r1
	wait_spi();    //Reads DLC (size) (0x65)
    152c:	8e e2       	ldi	r24, 0x2E	; 46
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	fc 01       	movw	r30, r24
    1532:	80 81       	ld	r24, Z
    1534:	88 23       	and	r24, r24
    1536:	d4 f7       	brge	.-12     	; 0x152c <readRxBufferMCP+0xe6>
	
	m.size = SPDR & 0x0F;
    1538:	8f e2       	ldi	r24, 0x2F	; 47
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	fc 01       	movw	r30, r24
    153e:	80 81       	ld	r24, Z
    1540:	8f 70       	andi	r24, 0x0F	; 15
    1542:	8c 83       	std	Y+4, r24	; 0x04
	
	//Reading data
	uint8_t c;
	for(c = 0; c < m.size; c++) {
    1544:	19 82       	std	Y+1, r1	; 0x01
    1546:	1b c0       	rjmp	.+54     	; 0x157e <readRxBufferMCP+0x138>
		SPDR = MCP_DUMMY;  
    1548:	8f e2       	ldi	r24, 0x2F	; 47
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	fc 01       	movw	r30, r24
    154e:	10 82       	st	Z, r1
		wait_spi();    //Reads data (0x66..0x6D) 
    1550:	8e e2       	ldi	r24, 0x2E	; 46
    1552:	90 e0       	ldi	r25, 0x00	; 0
    1554:	fc 01       	movw	r30, r24
    1556:	80 81       	ld	r24, Z
    1558:	88 23       	and	r24, r24
    155a:	d4 f7       	brge	.-12     	; 0x1550 <readRxBufferMCP+0x10a>
		m.data[c] = SPDR;
    155c:	89 81       	ldd	r24, Y+1	; 0x01
    155e:	88 2f       	mov	r24, r24
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	2f e2       	ldi	r18, 0x2F	; 47
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	f9 01       	movw	r30, r18
    1568:	60 81       	ld	r22, Z
    156a:	9e 01       	movw	r18, r28
    156c:	2b 5f       	subi	r18, 0xFB	; 251
    156e:	3f 4f       	sbci	r19, 0xFF	; 255
    1570:	82 0f       	add	r24, r18
    1572:	93 1f       	adc	r25, r19
    1574:	fc 01       	movw	r30, r24
    1576:	60 83       	st	Z, r22
	
	m.size = SPDR & 0x0F;
	
	//Reading data
	uint8_t c;
	for(c = 0; c < m.size; c++) {
    1578:	89 81       	ldd	r24, Y+1	; 0x01
    157a:	8f 5f       	subi	r24, 0xFF	; 255
    157c:	89 83       	std	Y+1, r24	; 0x01
    157e:	9c 81       	ldd	r25, Y+4	; 0x04
    1580:	89 81       	ldd	r24, Y+1	; 0x01
    1582:	89 17       	cp	r24, r25
    1584:	08 f3       	brcs	.-62     	; 0x1548 <readRxBufferMCP+0x102>
		SPDR = MCP_DUMMY;  
		wait_spi();    //Reads data (0x66..0x6D) 
		m.data[c] = SPDR;
	}
	
	deselect_mcp();
    1586:	88 e3       	ldi	r24, 0x38	; 56
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	28 e3       	ldi	r18, 0x38	; 56
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	f9 01       	movw	r30, r18
    1590:	20 81       	ld	r18, Z
    1592:	21 60       	ori	r18, 0x01	; 1
    1594:	fc 01       	movw	r30, r24
    1596:	20 83       	st	Z, r18
	
	return m;
    1598:	ca 01       	movw	r24, r20
    159a:	9e 01       	movw	r18, r28
    159c:	2e 5f       	subi	r18, 0xFE	; 254
    159e:	3f 4f       	sbci	r19, 0xFF	; 255
    15a0:	6b e0       	ldi	r22, 0x0B	; 11
    15a2:	f9 01       	movw	r30, r18
    15a4:	00 80       	ld	r0, Z
    15a6:	2f 5f       	subi	r18, 0xFF	; 255
    15a8:	3f 4f       	sbci	r19, 0xFF	; 255
    15aa:	fc 01       	movw	r30, r24
    15ac:	00 82       	st	Z, r0
    15ae:	01 96       	adiw	r24, 0x01	; 1
    15b0:	61 50       	subi	r22, 0x01	; 1
    15b2:	66 23       	and	r22, r22
    15b4:	b1 f7       	brne	.-20     	; 0x15a2 <readRxBufferMCP+0x15c>
}
    15b6:	ca 01       	movw	r24, r20
    15b8:	2d 96       	adiw	r28, 0x0d	; 13
    15ba:	0f b6       	in	r0, 0x3f	; 63
    15bc:	f8 94       	cli
    15be:	de bf       	out	0x3e, r29	; 62
    15c0:	0f be       	out	0x3f, r0	; 63
    15c2:	cd bf       	out	0x3d, r28	; 61
    15c4:	cf 91       	pop	r28
    15c6:	df 91       	pop	r29
    15c8:	08 95       	ret

000015ca <fillTxBufferMCP>:


void fillTxBufferMCP(char buffer, struct canMessage m){
    15ca:	cf 92       	push	r12
    15cc:	df 92       	push	r13
    15ce:	ef 92       	push	r14
    15d0:	ff 92       	push	r15
    15d2:	0f 93       	push	r16
    15d4:	1f 93       	push	r17
    15d6:	df 93       	push	r29
    15d8:	cf 93       	push	r28
    15da:	cd b7       	in	r28, 0x3d	; 61
    15dc:	de b7       	in	r29, 0x3e	; 62
    15de:	2e 97       	sbiw	r28, 0x0e	; 14
    15e0:	0f b6       	in	r0, 0x3f	; 63
    15e2:	f8 94       	cli
    15e4:	de bf       	out	0x3e, r29	; 62
    15e6:	0f be       	out	0x3f, r0	; 63
    15e8:	cd bf       	out	0x3d, r28	; 61
    15ea:	8b 83       	std	Y+3, r24	; 0x03
    15ec:	cc 82       	std	Y+4, r12	; 0x04
    15ee:	dd 82       	std	Y+5, r13	; 0x05
    15f0:	ee 82       	std	Y+6, r14	; 0x06
    15f2:	ff 82       	std	Y+7, r15	; 0x07
    15f4:	08 87       	std	Y+8, r16	; 0x08
    15f6:	19 87       	std	Y+9, r17	; 0x09
    15f8:	2a 87       	std	Y+10, r18	; 0x0a
    15fa:	3b 87       	std	Y+11, r19	; 0x0b
    15fc:	4c 87       	std	Y+12, r20	; 0x0c
    15fe:	5d 87       	std	Y+13, r21	; 0x0d
    1600:	6e 87       	std	Y+14, r22	; 0x0e
	//Adresses are relative to Buffer 0
	select_mcp();
    1602:	88 e3       	ldi	r24, 0x38	; 56
    1604:	90 e0       	ldi	r25, 0x00	; 0
    1606:	28 e3       	ldi	r18, 0x38	; 56
    1608:	30 e0       	ldi	r19, 0x00	; 0
    160a:	f9 01       	movw	r30, r18
    160c:	20 81       	ld	r18, Z
    160e:	2e 7f       	andi	r18, 0xFE	; 254
    1610:	fc 01       	movw	r30, r24
    1612:	20 83       	st	Z, r18
	if ( buffer == 0) SPDR = MCP_LOAD_TX0;
    1614:	8b 81       	ldd	r24, Y+3	; 0x03
    1616:	88 23       	and	r24, r24
    1618:	29 f4       	brne	.+10     	; 0x1624 <fillTxBufferMCP+0x5a>
    161a:	8f e2       	ldi	r24, 0x2F	; 47
    161c:	90 e0       	ldi	r25, 0x00	; 0
    161e:	20 e4       	ldi	r18, 0x40	; 64
    1620:	fc 01       	movw	r30, r24
    1622:	20 83       	st	Z, r18
	if ( buffer == 1) SPDR = MCP_LOAD_TX1;
    1624:	8b 81       	ldd	r24, Y+3	; 0x03
    1626:	81 30       	cpi	r24, 0x01	; 1
    1628:	31 f4       	brne	.+12     	; 0x1636 <fillTxBufferMCP+0x6c>
    162a:	8f e2       	ldi	r24, 0x2F	; 47
    162c:	90 e0       	ldi	r25, 0x00	; 0
    162e:	22 e4       	ldi	r18, 0x42	; 66
    1630:	fc 01       	movw	r30, r24
    1632:	20 83       	st	Z, r18
	else SPDR = MCP_LOAD_TX2;
	wait_spi();
    1634:	05 c0       	rjmp	.+10     	; 0x1640 <fillTxBufferMCP+0x76>
void fillTxBufferMCP(char buffer, struct canMessage m){
	//Adresses are relative to Buffer 0
	select_mcp();
	if ( buffer == 0) SPDR = MCP_LOAD_TX0;
	if ( buffer == 1) SPDR = MCP_LOAD_TX1;
	else SPDR = MCP_LOAD_TX2;
    1636:	8f e2       	ldi	r24, 0x2F	; 47
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	24 e4       	ldi	r18, 0x44	; 68
    163c:	fc 01       	movw	r30, r24
    163e:	20 83       	st	Z, r18
	wait_spi();
    1640:	8e e2       	ldi	r24, 0x2E	; 46
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	fc 01       	movw	r30, r24
    1646:	80 81       	ld	r24, Z
    1648:	88 23       	and	r24, r24
    164a:	d4 f7       	brge	.-12     	; 0x1640 <fillTxBufferMCP+0x76>
	
	uint8_t t;
	
	t = m.id >> 3;
    164c:	8c 81       	ldd	r24, Y+4	; 0x04
    164e:	9d 81       	ldd	r25, Y+5	; 0x05
    1650:	96 95       	lsr	r25
    1652:	87 95       	ror	r24
    1654:	96 95       	lsr	r25
    1656:	87 95       	ror	r24
    1658:	96 95       	lsr	r25
    165a:	87 95       	ror	r24
    165c:	8a 83       	std	Y+2, r24	; 0x02
	
	SPDR = t;
    165e:	8f e2       	ldi	r24, 0x2F	; 47
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	2a 81       	ldd	r18, Y+2	; 0x02
    1664:	fc 01       	movw	r30, r24
    1666:	20 83       	st	Z, r18
	wait_spi();  //sends higher 8 bits of ID to 0x31
    1668:	8e e2       	ldi	r24, 0x2E	; 46
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	fc 01       	movw	r30, r24
    166e:	80 81       	ld	r24, Z
    1670:	88 23       	and	r24, r24
    1672:	d4 f7       	brge	.-12     	; 0x1668 <fillTxBufferMCP+0x9e>
	
	t = (m.id << 5) & 0xE0;
    1674:	8c 81       	ldd	r24, Y+4	; 0x04
    1676:	9d 81       	ldd	r25, Y+5	; 0x05
    1678:	82 95       	swap	r24
    167a:	88 0f       	add	r24, r24
    167c:	80 7e       	andi	r24, 0xE0	; 224
    167e:	8a 83       	std	Y+2, r24	; 0x02
	
	SPDR = t;
    1680:	8f e2       	ldi	r24, 0x2F	; 47
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	2a 81       	ldd	r18, Y+2	; 0x02
    1686:	fc 01       	movw	r30, r24
    1688:	20 83       	st	Z, r18
	wait_spi(); //sends lower 3 bits to higher bits of 0x32
    168a:	8e e2       	ldi	r24, 0x2E	; 46
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	fc 01       	movw	r30, r24
    1690:	80 81       	ld	r24, Z
    1692:	88 23       	and	r24, r24
    1694:	d4 f7       	brge	.-12     	; 0x168a <fillTxBufferMCP+0xc0>
		
	SPDR = MCP_DUMMY;  
    1696:	8f e2       	ldi	r24, 0x2F	; 47
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	fc 01       	movw	r30, r24
    169c:	10 82       	st	Z, r1
	wait_spi();    //Dummy to fill (0x33)
    169e:	8e e2       	ldi	r24, 0x2E	; 46
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	fc 01       	movw	r30, r24
    16a4:	80 81       	ld	r24, Z
    16a6:	88 23       	and	r24, r24
    16a8:	d4 f7       	brge	.-12     	; 0x169e <fillTxBufferMCP+0xd4>
	
	SPDR = MCP_DUMMY;  
    16aa:	8f e2       	ldi	r24, 0x2F	; 47
    16ac:	90 e0       	ldi	r25, 0x00	; 0
    16ae:	fc 01       	movw	r30, r24
    16b0:	10 82       	st	Z, r1
	wait_spi();    //Dummy to fill(0x34)
    16b2:	8e e2       	ldi	r24, 0x2E	; 46
    16b4:	90 e0       	ldi	r25, 0x00	; 0
    16b6:	fc 01       	movw	r30, r24
    16b8:	80 81       	ld	r24, Z
    16ba:	88 23       	and	r24, r24
    16bc:	d4 f7       	brge	.-12     	; 0x16b2 <fillTxBufferMCP+0xe8>
	
	
	SPDR = m.size & 0x0F;  
    16be:	8f e2       	ldi	r24, 0x2F	; 47
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	2e 81       	ldd	r18, Y+6	; 0x06
    16c4:	2f 70       	andi	r18, 0x0F	; 15
    16c6:	fc 01       	movw	r30, r24
    16c8:	20 83       	st	Z, r18
	wait_spi();    //Sets 0 at the RTR and the proper size at 0x35
    16ca:	8e e2       	ldi	r24, 0x2E	; 46
    16cc:	90 e0       	ldi	r25, 0x00	; 0
    16ce:	fc 01       	movw	r30, r24
    16d0:	80 81       	ld	r24, Z
    16d2:	88 23       	and	r24, r24
    16d4:	d4 f7       	brge	.-12     	; 0x16ca <fillTxBufferMCP+0x100>
	
	//Reading data
	uint8_t c;
	for(c = 0; c < m.size; c++) {
    16d6:	19 82       	std	Y+1, r1	; 0x01
    16d8:	17 c0       	rjmp	.+46     	; 0x1708 <fillTxBufferMCP+0x13e>
		SPDR = m.data[c];  
    16da:	8f e2       	ldi	r24, 0x2F	; 47
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	29 81       	ldd	r18, Y+1	; 0x01
    16e0:	22 2f       	mov	r18, r18
    16e2:	30 e0       	ldi	r19, 0x00	; 0
    16e4:	ae 01       	movw	r20, r28
    16e6:	49 5f       	subi	r20, 0xF9	; 249
    16e8:	5f 4f       	sbci	r21, 0xFF	; 255
    16ea:	24 0f       	add	r18, r20
    16ec:	35 1f       	adc	r19, r21
    16ee:	f9 01       	movw	r30, r18
    16f0:	20 81       	ld	r18, Z
    16f2:	fc 01       	movw	r30, r24
    16f4:	20 83       	st	Z, r18
		wait_spi();    //fills in data (0x36..0x40) 
    16f6:	8e e2       	ldi	r24, 0x2E	; 46
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	fc 01       	movw	r30, r24
    16fc:	80 81       	ld	r24, Z
    16fe:	88 23       	and	r24, r24
    1700:	d4 f7       	brge	.-12     	; 0x16f6 <fillTxBufferMCP+0x12c>
	SPDR = m.size & 0x0F;  
	wait_spi();    //Sets 0 at the RTR and the proper size at 0x35
	
	//Reading data
	uint8_t c;
	for(c = 0; c < m.size; c++) {
    1702:	89 81       	ldd	r24, Y+1	; 0x01
    1704:	8f 5f       	subi	r24, 0xFF	; 255
    1706:	89 83       	std	Y+1, r24	; 0x01
    1708:	9e 81       	ldd	r25, Y+6	; 0x06
    170a:	89 81       	ldd	r24, Y+1	; 0x01
    170c:	89 17       	cp	r24, r25
    170e:	28 f3       	brcs	.-54     	; 0x16da <fillTxBufferMCP+0x110>
		SPDR = m.data[c];  
		wait_spi();    //fills in data (0x36..0x40) 
	}
	
	deselect_mcp();
    1710:	88 e3       	ldi	r24, 0x38	; 56
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	28 e3       	ldi	r18, 0x38	; 56
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	f9 01       	movw	r30, r18
    171a:	20 81       	ld	r18, Z
    171c:	21 60       	ori	r18, 0x01	; 1
    171e:	fc 01       	movw	r30, r24
    1720:	20 83       	st	Z, r18
    1722:	2e 96       	adiw	r28, 0x0e	; 14
    1724:	0f b6       	in	r0, 0x3f	; 63
    1726:	f8 94       	cli
    1728:	de bf       	out	0x3e, r29	; 62
    172a:	0f be       	out	0x3f, r0	; 63
    172c:	cd bf       	out	0x3d, r28	; 61
    172e:	cf 91       	pop	r28
    1730:	df 91       	pop	r29
    1732:	1f 91       	pop	r17
    1734:	0f 91       	pop	r16
    1736:	ff 90       	pop	r15
    1738:	ef 90       	pop	r14
    173a:	df 90       	pop	r13
    173c:	cf 90       	pop	r12
    173e:	08 95       	ret

00001740 <TWI_Master_Initialise>:
/****************************************************************************
Call this function to set up the TWI master to its initial standby state.
Remember to enable interrupts from the main application after initializing the TWI.
****************************************************************************/
void TWI_Master_Initialise(void)
{
    1740:	df 93       	push	r29
    1742:	cf 93       	push	r28
    1744:	cd b7       	in	r28, 0x3d	; 61
    1746:	de b7       	in	r29, 0x3e	; 62
  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
    1748:	80 e7       	ldi	r24, 0x70	; 112
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	2c e0       	ldi	r18, 0x0C	; 12
    174e:	fc 01       	movw	r30, r24
    1750:	20 83       	st	Z, r18
// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.
  TWDR = 0xFF;                                      // Default content = SDA released.
    1752:	83 e7       	ldi	r24, 0x73	; 115
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	2f ef       	ldi	r18, 0xFF	; 255
    1758:	fc 01       	movw	r30, r24
    175a:	20 83       	st	Z, r18
  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
    175c:	84 e7       	ldi	r24, 0x74	; 116
    175e:	90 e0       	ldi	r25, 0x00	; 0
    1760:	24 e0       	ldi	r18, 0x04	; 4
    1762:	fc 01       	movw	r30, r24
    1764:	20 83       	st	Z, r18
         (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt.
         (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests.
         (0<<TWWC);                                 //
}    
    1766:	cf 91       	pop	r28
    1768:	df 91       	pop	r29
    176a:	08 95       	ret

0000176c <TWI_Transceiver_Busy>:
    
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
    176c:	df 93       	push	r29
    176e:	cf 93       	push	r28
    1770:	cd b7       	in	r28, 0x3d	; 61
    1772:	de b7       	in	r29, 0x3e	; 62
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    1774:	84 e7       	ldi	r24, 0x74	; 116
    1776:	90 e0       	ldi	r25, 0x00	; 0
    1778:	fc 01       	movw	r30, r24
    177a:	80 81       	ld	r24, Z
    177c:	81 70       	andi	r24, 0x01	; 1
}
    177e:	cf 91       	pop	r28
    1780:	df 91       	pop	r29
    1782:	08 95       	ret

00001784 <TWI_Get_State_Info>:
Call this function to fetch the state information of the previous operation. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
will return the TWI State code. 
****************************************************************************/
unsigned char TWI_Get_State_Info( void )
{
    1784:	df 93       	push	r29
    1786:	cf 93       	push	r28
    1788:	cd b7       	in	r28, 0x3d	; 61
    178a:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
    178c:	00 00       	nop
    178e:	0e 94 b6 0b 	call	0x176c	; 0x176c <TWI_Transceiver_Busy>
    1792:	88 23       	and	r24, r24
    1794:	e1 f7       	brne	.-8      	; 0x178e <TWI_Get_State_Info+0xa>
  return ( TWI_state );                         // Return error state.
    1796:	80 91 83 01 	lds	r24, 0x0183
}
    179a:	cf 91       	pop	r28
    179c:	df 91       	pop	r29
    179e:	08 95       	ret

000017a0 <TWI_Start_Transceiver_With_Data>:
from the slave. Also include how many bytes that should be sent/read including the address byte.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
    17a0:	df 93       	push	r29
    17a2:	cf 93       	push	r28
    17a4:	00 d0       	rcall	.+0      	; 0x17a6 <TWI_Start_Transceiver_With_Data+0x6>
    17a6:	00 d0       	rcall	.+0      	; 0x17a8 <TWI_Start_Transceiver_With_Data+0x8>
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62
    17ac:	9b 83       	std	Y+3, r25	; 0x03
    17ae:	8a 83       	std	Y+2, r24	; 0x02
    17b0:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    17b2:	00 00       	nop
    17b4:	0e 94 b6 0b 	call	0x176c	; 0x176c <TWI_Transceiver_Busy>
    17b8:	88 23       	and	r24, r24
    17ba:	e1 f7       	brne	.-8      	; 0x17b4 <TWI_Start_Transceiver_With_Data+0x14>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
    17bc:	8c 81       	ldd	r24, Y+4	; 0x04
    17be:	80 93 9b 02 	sts	0x029B, r24
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
    17c2:	8a 81       	ldd	r24, Y+2	; 0x02
    17c4:	9b 81       	ldd	r25, Y+3	; 0x03
    17c6:	fc 01       	movw	r30, r24
    17c8:	80 81       	ld	r24, Z
    17ca:	80 93 97 02 	sts	0x0297, r24
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    17ce:	8a 81       	ldd	r24, Y+2	; 0x02
    17d0:	9b 81       	ldd	r25, Y+3	; 0x03
    17d2:	fc 01       	movw	r30, r24
    17d4:	80 81       	ld	r24, Z
    17d6:	88 2f       	mov	r24, r24
    17d8:	90 e0       	ldi	r25, 0x00	; 0
    17da:	81 70       	andi	r24, 0x01	; 1
    17dc:	90 70       	andi	r25, 0x00	; 0
    17de:	00 97       	sbiw	r24, 0x00	; 0
    17e0:	d1 f4       	brne	.+52     	; 0x1816 <TWI_Start_Transceiver_With_Data+0x76>
  {
    for ( temp = 1; temp < msgSize; temp++ )
    17e2:	81 e0       	ldi	r24, 0x01	; 1
    17e4:	89 83       	std	Y+1, r24	; 0x01
    17e6:	13 c0       	rjmp	.+38     	; 0x180e <TWI_Start_Transceiver_With_Data+0x6e>
      TWI_buf[ temp ] = msg[ temp ];
    17e8:	89 81       	ldd	r24, Y+1	; 0x01
    17ea:	88 2f       	mov	r24, r24
    17ec:	90 e0       	ldi	r25, 0x00	; 0
    17ee:	29 81       	ldd	r18, Y+1	; 0x01
    17f0:	22 2f       	mov	r18, r18
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	4a 81       	ldd	r20, Y+2	; 0x02
    17f6:	5b 81       	ldd	r21, Y+3	; 0x03
    17f8:	24 0f       	add	r18, r20
    17fa:	35 1f       	adc	r19, r21
    17fc:	f9 01       	movw	r30, r18
    17fe:	20 81       	ld	r18, Z
    1800:	89 56       	subi	r24, 0x69	; 105
    1802:	9d 4f       	sbci	r25, 0xFD	; 253
    1804:	fc 01       	movw	r30, r24
    1806:	20 83       	st	Z, r18

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
  {
    for ( temp = 1; temp < msgSize; temp++ )
    1808:	89 81       	ldd	r24, Y+1	; 0x01
    180a:	8f 5f       	subi	r24, 0xFF	; 255
    180c:	89 83       	std	Y+1, r24	; 0x01
    180e:	99 81       	ldd	r25, Y+1	; 0x01
    1810:	8c 81       	ldd	r24, Y+4	; 0x04
    1812:	98 17       	cp	r25, r24
    1814:	48 f3       	brcs	.-46     	; 0x17e8 <TWI_Start_Transceiver_With_Data+0x48>
      TWI_buf[ temp ] = msg[ temp ];
  }
  TWI_statusReg.all = 0;      
    1816:	10 92 96 02 	sts	0x0296, r1
  TWI_state         = TWI_NO_STATE ;
    181a:	88 ef       	ldi	r24, 0xF8	; 248
    181c:	80 93 83 01 	sts	0x0183, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1820:	84 e7       	ldi	r24, 0x74	; 116
    1822:	90 e0       	ldi	r25, 0x00	; 0
    1824:	25 ea       	ldi	r18, 0xA5	; 165
    1826:	fc 01       	movw	r30, r24
    1828:	20 83       	st	Z, r18
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    182a:	0f 90       	pop	r0
    182c:	0f 90       	pop	r0
    182e:	0f 90       	pop	r0
    1830:	0f 90       	pop	r0
    1832:	cf 91       	pop	r28
    1834:	df 91       	pop	r29
    1836:	08 95       	ret

00001838 <TWI_Start_Transceiver>:
Call this function to resend the last message. The driver will reuse the data previously put in the transceiver buffers.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver( void )
{
    1838:	df 93       	push	r29
    183a:	cf 93       	push	r28
    183c:	cd b7       	in	r28, 0x3d	; 61
    183e:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1840:	00 00       	nop
    1842:	0e 94 b6 0b 	call	0x176c	; 0x176c <TWI_Transceiver_Busy>
    1846:	88 23       	and	r24, r24
    1848:	e1 f7       	brne	.-8      	; 0x1842 <TWI_Start_Transceiver+0xa>
  TWI_statusReg.all = 0;      
    184a:	10 92 96 02 	sts	0x0296, r1
  TWI_state         = TWI_NO_STATE ;
    184e:	88 ef       	ldi	r24, 0xF8	; 248
    1850:	80 93 83 01 	sts	0x0183, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1854:	84 e7       	ldi	r24, 0x74	; 116
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	25 ea       	ldi	r18, 0xA5	; 165
    185a:	fc 01       	movw	r30, r24
    185c:	20 83       	st	Z, r18
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    185e:	cf 91       	pop	r28
    1860:	df 91       	pop	r29
    1862:	08 95       	ret

00001864 <TWI_Get_Data_From_Transceiver>:
requested (including the address field) in the function call. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation, before reading out the data and returning.
If there was an error in the previous transmission the function will return the TWI error code.
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
    1864:	df 93       	push	r29
    1866:	cf 93       	push	r28
    1868:	00 d0       	rcall	.+0      	; 0x186a <TWI_Get_Data_From_Transceiver+0x6>
    186a:	00 d0       	rcall	.+0      	; 0x186c <TWI_Get_Data_From_Transceiver+0x8>
    186c:	cd b7       	in	r28, 0x3d	; 61
    186e:	de b7       	in	r29, 0x3e	; 62
    1870:	9b 83       	std	Y+3, r25	; 0x03
    1872:	8a 83       	std	Y+2, r24	; 0x02
    1874:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1876:	00 00       	nop
    1878:	0e 94 b6 0b 	call	0x176c	; 0x176c <TWI_Transceiver_Busy>
    187c:	88 23       	and	r24, r24
    187e:	e1 f7       	brne	.-8      	; 0x1878 <TWI_Get_Data_From_Transceiver+0x14>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    1880:	80 91 96 02 	lds	r24, 0x0296
    1884:	81 70       	andi	r24, 0x01	; 1
    1886:	88 23       	and	r24, r24
    1888:	c9 f0       	breq	.+50     	; 0x18bc <TWI_Get_Data_From_Transceiver+0x58>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    188a:	19 82       	std	Y+1, r1	; 0x01
    188c:	13 c0       	rjmp	.+38     	; 0x18b4 <TWI_Get_Data_From_Transceiver+0x50>
    {
      msg[ i ] = TWI_buf[ i ];
    188e:	89 81       	ldd	r24, Y+1	; 0x01
    1890:	88 2f       	mov	r24, r24
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	2a 81       	ldd	r18, Y+2	; 0x02
    1896:	3b 81       	ldd	r19, Y+3	; 0x03
    1898:	82 0f       	add	r24, r18
    189a:	93 1f       	adc	r25, r19
    189c:	29 81       	ldd	r18, Y+1	; 0x01
    189e:	22 2f       	mov	r18, r18
    18a0:	30 e0       	ldi	r19, 0x00	; 0
    18a2:	29 56       	subi	r18, 0x69	; 105
    18a4:	3d 4f       	sbci	r19, 0xFD	; 253
    18a6:	f9 01       	movw	r30, r18
    18a8:	20 81       	ld	r18, Z
    18aa:	fc 01       	movw	r30, r24
    18ac:	20 83       	st	Z, r18

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    18ae:	89 81       	ldd	r24, Y+1	; 0x01
    18b0:	8f 5f       	subi	r24, 0xFF	; 255
    18b2:	89 83       	std	Y+1, r24	; 0x01
    18b4:	99 81       	ldd	r25, Y+1	; 0x01
    18b6:	8c 81       	ldd	r24, Y+4	; 0x04
    18b8:	98 17       	cp	r25, r24
    18ba:	48 f3       	brcs	.-46     	; 0x188e <TWI_Get_Data_From_Transceiver+0x2a>
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
    18bc:	80 91 96 02 	lds	r24, 0x0296
    18c0:	81 70       	andi	r24, 0x01	; 1
}
    18c2:	0f 90       	pop	r0
    18c4:	0f 90       	pop	r0
    18c6:	0f 90       	pop	r0
    18c8:	0f 90       	pop	r0
    18ca:	cf 91       	pop	r28
    18cc:	df 91       	pop	r29
    18ce:	08 95       	ret

000018d0 <__vector_33>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    18d0:	1f 92       	push	r1
    18d2:	0f 92       	push	r0
    18d4:	0f b6       	in	r0, 0x3f	; 63
    18d6:	0f 92       	push	r0
    18d8:	00 90 5b 00 	lds	r0, 0x005B
    18dc:	0f 92       	push	r0
    18de:	11 24       	eor	r1, r1
    18e0:	2f 93       	push	r18
    18e2:	3f 93       	push	r19
    18e4:	4f 93       	push	r20
    18e6:	8f 93       	push	r24
    18e8:	9f 93       	push	r25
    18ea:	ef 93       	push	r30
    18ec:	ff 93       	push	r31
    18ee:	df 93       	push	r29
    18f0:	cf 93       	push	r28
    18f2:	cd b7       	in	r28, 0x3d	; 61
    18f4:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    18f6:	81 e7       	ldi	r24, 0x71	; 113
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	fc 01       	movw	r30, r24
    18fc:	80 81       	ld	r24, Z
    18fe:	88 2f       	mov	r24, r24
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	88 32       	cpi	r24, 0x28	; 40
    1904:	91 05       	cpc	r25, r1
    1906:	19 f1       	breq	.+70     	; 0x194e <__vector_33+0x7e>
    1908:	89 32       	cpi	r24, 0x29	; 41
    190a:	91 05       	cpc	r25, r1
    190c:	54 f4       	brge	.+20     	; 0x1922 <__vector_33+0x52>
    190e:	80 31       	cpi	r24, 0x10	; 16
    1910:	91 05       	cpc	r25, r1
    1912:	d9 f0       	breq	.+54     	; 0x194a <__vector_33+0x7a>
    1914:	88 31       	cpi	r24, 0x18	; 24
    1916:	91 05       	cpc	r25, r1
    1918:	d1 f0       	breq	.+52     	; 0x194e <__vector_33+0x7e>
    191a:	88 30       	cpi	r24, 0x08	; 8
    191c:	91 05       	cpc	r25, r1
    191e:	a9 f0       	breq	.+42     	; 0x194a <__vector_33+0x7a>
    1920:	82 c0       	rjmp	.+260    	; 0x1a26 <__vector_33+0x156>
    1922:	80 34       	cpi	r24, 0x40	; 64
    1924:	91 05       	cpc	r25, r1
    1926:	09 f4       	brne	.+2      	; 0x192a <__vector_33+0x5a>
    1928:	49 c0       	rjmp	.+146    	; 0x19bc <__vector_33+0xec>
    192a:	81 34       	cpi	r24, 0x41	; 65
    192c:	91 05       	cpc	r25, r1
    192e:	2c f4       	brge	.+10     	; 0x193a <__vector_33+0x6a>
    1930:	88 33       	cpi	r24, 0x38	; 56
    1932:	91 05       	cpc	r25, r1
    1934:	09 f4       	brne	.+2      	; 0x1938 <__vector_33+0x68>
    1936:	71 c0       	rjmp	.+226    	; 0x1a1a <__vector_33+0x14a>
    1938:	76 c0       	rjmp	.+236    	; 0x1a26 <__vector_33+0x156>
    193a:	80 35       	cpi	r24, 0x50	; 80
    193c:	91 05       	cpc	r25, r1
    193e:	71 f1       	breq	.+92     	; 0x199c <__vector_33+0xcc>
    1940:	88 35       	cpi	r24, 0x58	; 88
    1942:	91 05       	cpc	r25, r1
    1944:	09 f4       	brne	.+2      	; 0x1948 <__vector_33+0x78>
    1946:	52 c0       	rjmp	.+164    	; 0x19ec <__vector_33+0x11c>
    1948:	6e c0       	rjmp	.+220    	; 0x1a26 <__vector_33+0x156>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    194a:	10 92 9c 02 	sts	0x029C, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    194e:	90 91 9c 02 	lds	r25, 0x029C
    1952:	80 91 9b 02 	lds	r24, 0x029B
    1956:	98 17       	cp	r25, r24
    1958:	b0 f4       	brcc	.+44     	; 0x1986 <__vector_33+0xb6>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    195a:	83 e7       	ldi	r24, 0x73	; 115
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	40 91 9c 02 	lds	r20, 0x029C
    1962:	24 2f       	mov	r18, r20
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	29 56       	subi	r18, 0x69	; 105
    1968:	3d 4f       	sbci	r19, 0xFD	; 253
    196a:	f9 01       	movw	r30, r18
    196c:	20 81       	ld	r18, Z
    196e:	fc 01       	movw	r30, r24
    1970:	20 83       	st	Z, r18
    1972:	84 2f       	mov	r24, r20
    1974:	8f 5f       	subi	r24, 0xFF	; 255
    1976:	80 93 9c 02 	sts	0x029C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    197a:	84 e7       	ldi	r24, 0x74	; 116
    197c:	90 e0       	ldi	r25, 0x00	; 0
    197e:	25 e8       	ldi	r18, 0x85	; 133
    1980:	fc 01       	movw	r30, r24
    1982:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    1984:	5b c0       	rjmp	.+182    	; 0x1a3c <__vector_33+0x16c>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1986:	80 91 96 02 	lds	r24, 0x0296
    198a:	81 60       	ori	r24, 0x01	; 1
    198c:	80 93 96 02 	sts	0x0296, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1990:	84 e7       	ldi	r24, 0x74	; 116
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	24 e9       	ldi	r18, 0x94	; 148
    1996:	fc 01       	movw	r30, r24
    1998:	20 83       	st	Z, r18
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    199a:	50 c0       	rjmp	.+160    	; 0x1a3c <__vector_33+0x16c>
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    199c:	40 91 9c 02 	lds	r20, 0x029C
    19a0:	84 2f       	mov	r24, r20
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	23 e7       	ldi	r18, 0x73	; 115
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	f9 01       	movw	r30, r18
    19aa:	20 81       	ld	r18, Z
    19ac:	89 56       	subi	r24, 0x69	; 105
    19ae:	9d 4f       	sbci	r25, 0xFD	; 253
    19b0:	fc 01       	movw	r30, r24
    19b2:	20 83       	st	Z, r18
    19b4:	84 2f       	mov	r24, r20
    19b6:	8f 5f       	subi	r24, 0xFF	; 255
    19b8:	80 93 9c 02 	sts	0x029C, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    19bc:	80 91 9c 02 	lds	r24, 0x029C
    19c0:	28 2f       	mov	r18, r24
    19c2:	30 e0       	ldi	r19, 0x00	; 0
    19c4:	80 91 9b 02 	lds	r24, 0x029B
    19c8:	88 2f       	mov	r24, r24
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	01 97       	sbiw	r24, 0x01	; 1
    19ce:	28 17       	cp	r18, r24
    19d0:	39 07       	cpc	r19, r25
    19d2:	34 f4       	brge	.+12     	; 0x19e0 <__vector_33+0x110>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    19d4:	84 e7       	ldi	r24, 0x74	; 116
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	25 ec       	ldi	r18, 0xC5	; 197
    19da:	fc 01       	movw	r30, r24
    19dc:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    19de:	2e c0       	rjmp	.+92     	; 0x1a3c <__vector_33+0x16c>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    19e0:	84 e7       	ldi	r24, 0x74	; 116
    19e2:	90 e0       	ldi	r25, 0x00	; 0
    19e4:	25 e8       	ldi	r18, 0x85	; 133
    19e6:	fc 01       	movw	r30, r24
    19e8:	20 83       	st	Z, r18
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    19ea:	28 c0       	rjmp	.+80     	; 0x1a3c <__vector_33+0x16c>
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    19ec:	80 91 9c 02 	lds	r24, 0x029C
    19f0:	88 2f       	mov	r24, r24
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	23 e7       	ldi	r18, 0x73	; 115
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	f9 01       	movw	r30, r18
    19fa:	20 81       	ld	r18, Z
    19fc:	89 56       	subi	r24, 0x69	; 105
    19fe:	9d 4f       	sbci	r25, 0xFD	; 253
    1a00:	fc 01       	movw	r30, r24
    1a02:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1a04:	80 91 96 02 	lds	r24, 0x0296
    1a08:	81 60       	ori	r24, 0x01	; 1
    1a0a:	80 93 96 02 	sts	0x0296, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a0e:	84 e7       	ldi	r24, 0x74	; 116
    1a10:	90 e0       	ldi	r25, 0x00	; 0
    1a12:	24 e9       	ldi	r18, 0x94	; 148
    1a14:	fc 01       	movw	r30, r24
    1a16:	20 83       	st	Z, r18
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    1a18:	11 c0       	rjmp	.+34     	; 0x1a3c <__vector_33+0x16c>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a1a:	84 e7       	ldi	r24, 0x74	; 116
    1a1c:	90 e0       	ldi	r25, 0x00	; 0
    1a1e:	25 ea       	ldi	r18, 0xA5	; 165
    1a20:	fc 01       	movw	r30, r24
    1a22:	20 83       	st	Z, r18
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    1a24:	0b c0       	rjmp	.+22     	; 0x1a3c <__vector_33+0x16c>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1a26:	81 e7       	ldi	r24, 0x71	; 113
    1a28:	90 e0       	ldi	r25, 0x00	; 0
    1a2a:	fc 01       	movw	r30, r24
    1a2c:	80 81       	ld	r24, Z
    1a2e:	80 93 83 01 	sts	0x0183, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1a32:	84 e7       	ldi	r24, 0x74	; 116
    1a34:	90 e0       	ldi	r25, 0x00	; 0
    1a36:	24 e0       	ldi	r18, 0x04	; 4
    1a38:	fc 01       	movw	r30, r24
    1a3a:	20 83       	st	Z, r18
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    1a3c:	cf 91       	pop	r28
    1a3e:	df 91       	pop	r29
    1a40:	ff 91       	pop	r31
    1a42:	ef 91       	pop	r30
    1a44:	9f 91       	pop	r25
    1a46:	8f 91       	pop	r24
    1a48:	4f 91       	pop	r20
    1a4a:	3f 91       	pop	r19
    1a4c:	2f 91       	pop	r18
    1a4e:	0f 90       	pop	r0
    1a50:	00 92 5b 00 	sts	0x005B, r0
    1a54:	0f 90       	pop	r0
    1a56:	0f be       	out	0x3f, r0	; 63
    1a58:	0f 90       	pop	r0
    1a5a:	1f 90       	pop	r1
    1a5c:	18 95       	reti

00001a5e <initUART>:
 */ 


#include "uart.h"

void initUART(uint16_t ubrr ){
    1a5e:	df 93       	push	r29
    1a60:	cf 93       	push	r28
    1a62:	00 d0       	rcall	.+0      	; 0x1a64 <initUART+0x6>
    1a64:	cd b7       	in	r28, 0x3d	; 61
    1a66:	de b7       	in	r29, 0x3e	; 62
    1a68:	9a 83       	std	Y+2, r25	; 0x02
    1a6a:	89 83       	std	Y+1, r24	; 0x01
	
	//Init clock generator reg
	UBRR1H = (unsigned char) (ubrr >> 8);
    1a6c:	88 e9       	ldi	r24, 0x98	; 152
    1a6e:	90 e0       	ldi	r25, 0x00	; 0
    1a70:	29 81       	ldd	r18, Y+1	; 0x01
    1a72:	3a 81       	ldd	r19, Y+2	; 0x02
    1a74:	23 2f       	mov	r18, r19
    1a76:	33 27       	eor	r19, r19
    1a78:	fc 01       	movw	r30, r24
    1a7a:	20 83       	st	Z, r18
	UBRR1L = (unsigned char) ubrr;
    1a7c:	89 e9       	ldi	r24, 0x99	; 153
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	29 81       	ldd	r18, Y+1	; 0x01
    1a82:	fc 01       	movw	r30, r24
    1a84:	20 83       	st	Z, r18
	//UCSR0A = 0b00000000 //TODO: Rx & Tx "polling"
	UCSR1B = 0b00011000;
    1a86:	8a e9       	ldi	r24, 0x9A	; 154
    1a88:	90 e0       	ldi	r25, 0x00	; 0
    1a8a:	28 e1       	ldi	r18, 0x18	; 24
    1a8c:	fc 01       	movw	r30, r24
    1a8e:	20 83       	st	Z, r18
	UCSR1C = 0b10000110;	
    1a90:	8d e9       	ldi	r24, 0x9D	; 157
    1a92:	90 e0       	ldi	r25, 0x00	; 0
    1a94:	26 e8       	ldi	r18, 0x86	; 134
    1a96:	fc 01       	movw	r30, r24
    1a98:	20 83       	st	Z, r18
	fdevopen(putC,getC);
    1a9a:	81 e7       	ldi	r24, 0x71	; 113
    1a9c:	9d e0       	ldi	r25, 0x0D	; 13
    1a9e:	29 e5       	ldi	r18, 0x59	; 89
    1aa0:	3d e0       	ldi	r19, 0x0D	; 13
    1aa2:	b9 01       	movw	r22, r18
    1aa4:	0e 94 9e 14 	call	0x293c	; 0x293c <fdevopen>
}
    1aa8:	0f 90       	pop	r0
    1aaa:	0f 90       	pop	r0
    1aac:	cf 91       	pop	r28
    1aae:	df 91       	pop	r29
    1ab0:	08 95       	ret

00001ab2 <getC>:

int getC()
{
    1ab2:	df 93       	push	r29
    1ab4:	cf 93       	push	r28
    1ab6:	0f 92       	push	r0
    1ab8:	cd b7       	in	r28, 0x3d	; 61
    1aba:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	while( !(UCSR1A & 1 << RXC1) );
    1abc:	00 00       	nop
    1abe:	8b e9       	ldi	r24, 0x9B	; 155
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	fc 01       	movw	r30, r24
    1ac4:	80 81       	ld	r24, Z
    1ac6:	88 23       	and	r24, r24
    1ac8:	d4 f7       	brge	.-12     	; 0x1abe <getC+0xc>
	c = UDR1;
    1aca:	8c e9       	ldi	r24, 0x9C	; 156
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	fc 01       	movw	r30, r24
    1ad0:	80 81       	ld	r24, Z
    1ad2:	89 83       	std	Y+1, r24	; 0x01
	return c;
    1ad4:	89 81       	ldd	r24, Y+1	; 0x01
    1ad6:	88 2f       	mov	r24, r24
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
}
    1ada:	0f 90       	pop	r0
    1adc:	cf 91       	pop	r28
    1ade:	df 91       	pop	r29
    1ae0:	08 95       	ret

00001ae2 <putC>:

int putC(char data){
    1ae2:	df 93       	push	r29
    1ae4:	cf 93       	push	r28
    1ae6:	0f 92       	push	r0
    1ae8:	cd b7       	in	r28, 0x3d	; 61
    1aea:	de b7       	in	r29, 0x3e	; 62
    1aec:	89 83       	std	Y+1, r24	; 0x01
	while( !(UCSR1A & 1 << UDRE1) );
    1aee:	00 00       	nop
    1af0:	8b e9       	ldi	r24, 0x9B	; 155
    1af2:	90 e0       	ldi	r25, 0x00	; 0
    1af4:	fc 01       	movw	r30, r24
    1af6:	80 81       	ld	r24, Z
    1af8:	88 2f       	mov	r24, r24
    1afa:	90 e0       	ldi	r25, 0x00	; 0
    1afc:	80 72       	andi	r24, 0x20	; 32
    1afe:	90 70       	andi	r25, 0x00	; 0
    1b00:	00 97       	sbiw	r24, 0x00	; 0
    1b02:	b1 f3       	breq	.-20     	; 0x1af0 <putC+0xe>
	UDR1 = data;
    1b04:	8c e9       	ldi	r24, 0x9C	; 156
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	29 81       	ldd	r18, Y+1	; 0x01
    1b0a:	fc 01       	movw	r30, r24
    1b0c:	20 83       	st	Z, r18
	while( !(UCSR1A & 1 << TXC1) );
    1b0e:	00 00       	nop
    1b10:	8b e9       	ldi	r24, 0x9B	; 155
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	fc 01       	movw	r30, r24
    1b16:	80 81       	ld	r24, Z
    1b18:	88 2f       	mov	r24, r24
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	80 74       	andi	r24, 0x40	; 64
    1b1e:	90 70       	andi	r25, 0x00	; 0
    1b20:	00 97       	sbiw	r24, 0x00	; 0
    1b22:	b1 f3       	breq	.-20     	; 0x1b10 <putC+0x2e>
	return 0;
    1b24:	80 e0       	ldi	r24, 0x00	; 0
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	0f 90       	pop	r0
    1b2a:	cf 91       	pop	r28
    1b2c:	df 91       	pop	r29
    1b2e:	08 95       	ret

00001b30 <__fixunssfsi>:
    1b30:	ef 92       	push	r14
    1b32:	ff 92       	push	r15
    1b34:	0f 93       	push	r16
    1b36:	1f 93       	push	r17
    1b38:	7b 01       	movw	r14, r22
    1b3a:	8c 01       	movw	r16, r24
    1b3c:	20 e0       	ldi	r18, 0x00	; 0
    1b3e:	30 e0       	ldi	r19, 0x00	; 0
    1b40:	40 e0       	ldi	r20, 0x00	; 0
    1b42:	5f e4       	ldi	r21, 0x4F	; 79
    1b44:	0e 94 44 11 	call	0x2288	; 0x2288 <__gesf2>
    1b48:	87 fd       	sbrc	r24, 7
    1b4a:	11 c0       	rjmp	.+34     	; 0x1b6e <__fixunssfsi+0x3e>
    1b4c:	c8 01       	movw	r24, r16
    1b4e:	b7 01       	movw	r22, r14
    1b50:	20 e0       	ldi	r18, 0x00	; 0
    1b52:	30 e0       	ldi	r19, 0x00	; 0
    1b54:	40 e0       	ldi	r20, 0x00	; 0
    1b56:	5f e4       	ldi	r21, 0x4F	; 79
    1b58:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <__subsf3>
    1b5c:	0e 94 04 12 	call	0x2408	; 0x2408 <__fixsfsi>
    1b60:	9b 01       	movw	r18, r22
    1b62:	ac 01       	movw	r20, r24
    1b64:	20 50       	subi	r18, 0x00	; 0
    1b66:	30 40       	sbci	r19, 0x00	; 0
    1b68:	40 40       	sbci	r20, 0x00	; 0
    1b6a:	50 48       	sbci	r21, 0x80	; 128
    1b6c:	06 c0       	rjmp	.+12     	; 0x1b7a <__fixunssfsi+0x4a>
    1b6e:	c8 01       	movw	r24, r16
    1b70:	b7 01       	movw	r22, r14
    1b72:	0e 94 04 12 	call	0x2408	; 0x2408 <__fixsfsi>
    1b76:	9b 01       	movw	r18, r22
    1b78:	ac 01       	movw	r20, r24
    1b7a:	b9 01       	movw	r22, r18
    1b7c:	ca 01       	movw	r24, r20
    1b7e:	1f 91       	pop	r17
    1b80:	0f 91       	pop	r16
    1b82:	ff 90       	pop	r15
    1b84:	ef 90       	pop	r14
    1b86:	08 95       	ret

00001b88 <_fpadd_parts>:
    1b88:	a0 e0       	ldi	r26, 0x00	; 0
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	ea ec       	ldi	r30, 0xCA	; 202
    1b8e:	fd e0       	ldi	r31, 0x0D	; 13
    1b90:	0c 94 6b 14 	jmp	0x28d6	; 0x28d6 <__prologue_saves__+0x8>
    1b94:	fc 01       	movw	r30, r24
    1b96:	ea 01       	movw	r28, r20
    1b98:	80 81       	ld	r24, Z
    1b9a:	82 30       	cpi	r24, 0x02	; 2
    1b9c:	08 f4       	brcc	.+2      	; 0x1ba0 <_fpadd_parts+0x18>
    1b9e:	38 c1       	rjmp	.+624    	; 0x1e10 <_fpadd_parts+0x288>
    1ba0:	db 01       	movw	r26, r22
    1ba2:	9c 91       	ld	r25, X
    1ba4:	92 30       	cpi	r25, 0x02	; 2
    1ba6:	08 f4       	brcc	.+2      	; 0x1baa <_fpadd_parts+0x22>
    1ba8:	30 c1       	rjmp	.+608    	; 0x1e0a <_fpadd_parts+0x282>
    1baa:	84 30       	cpi	r24, 0x04	; 4
    1bac:	59 f4       	brne	.+22     	; 0x1bc4 <_fpadd_parts+0x3c>
    1bae:	94 30       	cpi	r25, 0x04	; 4
    1bb0:	09 f0       	breq	.+2      	; 0x1bb4 <_fpadd_parts+0x2c>
    1bb2:	2e c1       	rjmp	.+604    	; 0x1e10 <_fpadd_parts+0x288>
    1bb4:	91 81       	ldd	r25, Z+1	; 0x01
    1bb6:	11 96       	adiw	r26, 0x01	; 1
    1bb8:	8c 91       	ld	r24, X
    1bba:	11 97       	sbiw	r26, 0x01	; 1
    1bbc:	98 17       	cp	r25, r24
    1bbe:	09 f0       	breq	.+2      	; 0x1bc2 <_fpadd_parts+0x3a>
    1bc0:	21 c1       	rjmp	.+578    	; 0x1e04 <_fpadd_parts+0x27c>
    1bc2:	26 c1       	rjmp	.+588    	; 0x1e10 <_fpadd_parts+0x288>
    1bc4:	94 30       	cpi	r25, 0x04	; 4
    1bc6:	09 f4       	brne	.+2      	; 0x1bca <_fpadd_parts+0x42>
    1bc8:	20 c1       	rjmp	.+576    	; 0x1e0a <_fpadd_parts+0x282>
    1bca:	92 30       	cpi	r25, 0x02	; 2
    1bcc:	b1 f4       	brne	.+44     	; 0x1bfa <_fpadd_parts+0x72>
    1bce:	82 30       	cpi	r24, 0x02	; 2
    1bd0:	09 f0       	breq	.+2      	; 0x1bd4 <_fpadd_parts+0x4c>
    1bd2:	1e c1       	rjmp	.+572    	; 0x1e10 <_fpadd_parts+0x288>
    1bd4:	ca 01       	movw	r24, r20
    1bd6:	af 01       	movw	r20, r30
    1bd8:	28 e0       	ldi	r18, 0x08	; 8
    1bda:	da 01       	movw	r26, r20
    1bdc:	0d 90       	ld	r0, X+
    1bde:	ad 01       	movw	r20, r26
    1be0:	dc 01       	movw	r26, r24
    1be2:	0d 92       	st	X+, r0
    1be4:	cd 01       	movw	r24, r26
    1be6:	21 50       	subi	r18, 0x01	; 1
    1be8:	c1 f7       	brne	.-16     	; 0x1bda <_fpadd_parts+0x52>
    1bea:	db 01       	movw	r26, r22
    1bec:	11 96       	adiw	r26, 0x01	; 1
    1bee:	8c 91       	ld	r24, X
    1bf0:	11 97       	sbiw	r26, 0x01	; 1
    1bf2:	91 81       	ldd	r25, Z+1	; 0x01
    1bf4:	89 23       	and	r24, r25
    1bf6:	89 83       	std	Y+1, r24	; 0x01
    1bf8:	0a c1       	rjmp	.+532    	; 0x1e0e <_fpadd_parts+0x286>
    1bfa:	82 30       	cpi	r24, 0x02	; 2
    1bfc:	09 f4       	brne	.+2      	; 0x1c00 <_fpadd_parts+0x78>
    1bfe:	05 c1       	rjmp	.+522    	; 0x1e0a <_fpadd_parts+0x282>
    1c00:	c2 80       	ldd	r12, Z+2	; 0x02
    1c02:	d3 80       	ldd	r13, Z+3	; 0x03
    1c04:	db 01       	movw	r26, r22
    1c06:	12 96       	adiw	r26, 0x02	; 2
    1c08:	6d 90       	ld	r6, X+
    1c0a:	7c 90       	ld	r7, X
    1c0c:	13 97       	sbiw	r26, 0x03	; 3
    1c0e:	24 81       	ldd	r18, Z+4	; 0x04
    1c10:	35 81       	ldd	r19, Z+5	; 0x05
    1c12:	46 81       	ldd	r20, Z+6	; 0x06
    1c14:	57 81       	ldd	r21, Z+7	; 0x07
    1c16:	14 96       	adiw	r26, 0x04	; 4
    1c18:	ed 90       	ld	r14, X+
    1c1a:	fd 90       	ld	r15, X+
    1c1c:	0d 91       	ld	r16, X+
    1c1e:	1c 91       	ld	r17, X
    1c20:	17 97       	sbiw	r26, 0x07	; 7
    1c22:	c6 01       	movw	r24, r12
    1c24:	86 19       	sub	r24, r6
    1c26:	97 09       	sbc	r25, r7
    1c28:	5c 01       	movw	r10, r24
    1c2a:	97 ff       	sbrs	r25, 7
    1c2c:	04 c0       	rjmp	.+8      	; 0x1c36 <_fpadd_parts+0xae>
    1c2e:	aa 24       	eor	r10, r10
    1c30:	bb 24       	eor	r11, r11
    1c32:	a8 1a       	sub	r10, r24
    1c34:	b9 0a       	sbc	r11, r25
    1c36:	b0 e2       	ldi	r27, 0x20	; 32
    1c38:	ab 16       	cp	r10, r27
    1c3a:	b1 04       	cpc	r11, r1
    1c3c:	0c f0       	brlt	.+2      	; 0x1c40 <_fpadd_parts+0xb8>
    1c3e:	61 c0       	rjmp	.+194    	; 0x1d02 <_fpadd_parts+0x17a>
    1c40:	18 16       	cp	r1, r24
    1c42:	19 06       	cpc	r1, r25
    1c44:	6c f5       	brge	.+90     	; 0x1ca0 <_fpadd_parts+0x118>
    1c46:	37 01       	movw	r6, r14
    1c48:	48 01       	movw	r8, r16
    1c4a:	0a 2c       	mov	r0, r10
    1c4c:	04 c0       	rjmp	.+8      	; 0x1c56 <_fpadd_parts+0xce>
    1c4e:	96 94       	lsr	r9
    1c50:	87 94       	ror	r8
    1c52:	77 94       	ror	r7
    1c54:	67 94       	ror	r6
    1c56:	0a 94       	dec	r0
    1c58:	d2 f7       	brpl	.-12     	; 0x1c4e <_fpadd_parts+0xc6>
    1c5a:	81 e0       	ldi	r24, 0x01	; 1
    1c5c:	90 e0       	ldi	r25, 0x00	; 0
    1c5e:	a0 e0       	ldi	r26, 0x00	; 0
    1c60:	b0 e0       	ldi	r27, 0x00	; 0
    1c62:	0a 2c       	mov	r0, r10
    1c64:	04 c0       	rjmp	.+8      	; 0x1c6e <_fpadd_parts+0xe6>
    1c66:	88 0f       	add	r24, r24
    1c68:	99 1f       	adc	r25, r25
    1c6a:	aa 1f       	adc	r26, r26
    1c6c:	bb 1f       	adc	r27, r27
    1c6e:	0a 94       	dec	r0
    1c70:	d2 f7       	brpl	.-12     	; 0x1c66 <_fpadd_parts+0xde>
    1c72:	01 97       	sbiw	r24, 0x01	; 1
    1c74:	a1 09       	sbc	r26, r1
    1c76:	b1 09       	sbc	r27, r1
    1c78:	8e 21       	and	r24, r14
    1c7a:	9f 21       	and	r25, r15
    1c7c:	a0 23       	and	r26, r16
    1c7e:	b1 23       	and	r27, r17
    1c80:	ee 24       	eor	r14, r14
    1c82:	ff 24       	eor	r15, r15
    1c84:	87 01       	movw	r16, r14
    1c86:	e3 94       	inc	r14
    1c88:	00 97       	sbiw	r24, 0x00	; 0
    1c8a:	a1 05       	cpc	r26, r1
    1c8c:	b1 05       	cpc	r27, r1
    1c8e:	19 f4       	brne	.+6      	; 0x1c96 <_fpadd_parts+0x10e>
    1c90:	ee 24       	eor	r14, r14
    1c92:	ff 24       	eor	r15, r15
    1c94:	87 01       	movw	r16, r14
    1c96:	e6 28       	or	r14, r6
    1c98:	f7 28       	or	r15, r7
    1c9a:	08 29       	or	r16, r8
    1c9c:	19 29       	or	r17, r9
    1c9e:	3c c0       	rjmp	.+120    	; 0x1d18 <_fpadd_parts+0x190>
    1ca0:	00 97       	sbiw	r24, 0x00	; 0
    1ca2:	d1 f1       	breq	.+116    	; 0x1d18 <_fpadd_parts+0x190>
    1ca4:	ca 0c       	add	r12, r10
    1ca6:	db 1c       	adc	r13, r11
    1ca8:	39 01       	movw	r6, r18
    1caa:	4a 01       	movw	r8, r20
    1cac:	0a 2c       	mov	r0, r10
    1cae:	04 c0       	rjmp	.+8      	; 0x1cb8 <_fpadd_parts+0x130>
    1cb0:	96 94       	lsr	r9
    1cb2:	87 94       	ror	r8
    1cb4:	77 94       	ror	r7
    1cb6:	67 94       	ror	r6
    1cb8:	0a 94       	dec	r0
    1cba:	d2 f7       	brpl	.-12     	; 0x1cb0 <_fpadd_parts+0x128>
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	a0 e0       	ldi	r26, 0x00	; 0
    1cc2:	b0 e0       	ldi	r27, 0x00	; 0
    1cc4:	0a 2c       	mov	r0, r10
    1cc6:	04 c0       	rjmp	.+8      	; 0x1cd0 <_fpadd_parts+0x148>
    1cc8:	88 0f       	add	r24, r24
    1cca:	99 1f       	adc	r25, r25
    1ccc:	aa 1f       	adc	r26, r26
    1cce:	bb 1f       	adc	r27, r27
    1cd0:	0a 94       	dec	r0
    1cd2:	d2 f7       	brpl	.-12     	; 0x1cc8 <_fpadd_parts+0x140>
    1cd4:	01 97       	sbiw	r24, 0x01	; 1
    1cd6:	a1 09       	sbc	r26, r1
    1cd8:	b1 09       	sbc	r27, r1
    1cda:	82 23       	and	r24, r18
    1cdc:	93 23       	and	r25, r19
    1cde:	a4 23       	and	r26, r20
    1ce0:	b5 23       	and	r27, r21
    1ce2:	21 e0       	ldi	r18, 0x01	; 1
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	40 e0       	ldi	r20, 0x00	; 0
    1ce8:	50 e0       	ldi	r21, 0x00	; 0
    1cea:	00 97       	sbiw	r24, 0x00	; 0
    1cec:	a1 05       	cpc	r26, r1
    1cee:	b1 05       	cpc	r27, r1
    1cf0:	19 f4       	brne	.+6      	; 0x1cf8 <_fpadd_parts+0x170>
    1cf2:	20 e0       	ldi	r18, 0x00	; 0
    1cf4:	30 e0       	ldi	r19, 0x00	; 0
    1cf6:	a9 01       	movw	r20, r18
    1cf8:	26 29       	or	r18, r6
    1cfa:	37 29       	or	r19, r7
    1cfc:	48 29       	or	r20, r8
    1cfe:	59 29       	or	r21, r9
    1d00:	0b c0       	rjmp	.+22     	; 0x1d18 <_fpadd_parts+0x190>
    1d02:	6c 14       	cp	r6, r12
    1d04:	7d 04       	cpc	r7, r13
    1d06:	24 f4       	brge	.+8      	; 0x1d10 <_fpadd_parts+0x188>
    1d08:	ee 24       	eor	r14, r14
    1d0a:	ff 24       	eor	r15, r15
    1d0c:	87 01       	movw	r16, r14
    1d0e:	04 c0       	rjmp	.+8      	; 0x1d18 <_fpadd_parts+0x190>
    1d10:	63 01       	movw	r12, r6
    1d12:	20 e0       	ldi	r18, 0x00	; 0
    1d14:	30 e0       	ldi	r19, 0x00	; 0
    1d16:	a9 01       	movw	r20, r18
    1d18:	81 81       	ldd	r24, Z+1	; 0x01
    1d1a:	fb 01       	movw	r30, r22
    1d1c:	91 81       	ldd	r25, Z+1	; 0x01
    1d1e:	89 17       	cp	r24, r25
    1d20:	09 f4       	brne	.+2      	; 0x1d24 <_fpadd_parts+0x19c>
    1d22:	45 c0       	rjmp	.+138    	; 0x1dae <_fpadd_parts+0x226>
    1d24:	88 23       	and	r24, r24
    1d26:	49 f0       	breq	.+18     	; 0x1d3a <_fpadd_parts+0x1b2>
    1d28:	d8 01       	movw	r26, r16
    1d2a:	c7 01       	movw	r24, r14
    1d2c:	82 1b       	sub	r24, r18
    1d2e:	93 0b       	sbc	r25, r19
    1d30:	a4 0b       	sbc	r26, r20
    1d32:	b5 0b       	sbc	r27, r21
    1d34:	9c 01       	movw	r18, r24
    1d36:	ad 01       	movw	r20, r26
    1d38:	04 c0       	rjmp	.+8      	; 0x1d42 <_fpadd_parts+0x1ba>
    1d3a:	2e 19       	sub	r18, r14
    1d3c:	3f 09       	sbc	r19, r15
    1d3e:	40 0b       	sbc	r20, r16
    1d40:	51 0b       	sbc	r21, r17
    1d42:	57 fd       	sbrc	r21, 7
    1d44:	04 c0       	rjmp	.+8      	; 0x1d4e <_fpadd_parts+0x1c6>
    1d46:	19 82       	std	Y+1, r1	; 0x01
    1d48:	db 82       	std	Y+3, r13	; 0x03
    1d4a:	ca 82       	std	Y+2, r12	; 0x02
    1d4c:	0b c0       	rjmp	.+22     	; 0x1d64 <_fpadd_parts+0x1dc>
    1d4e:	81 e0       	ldi	r24, 0x01	; 1
    1d50:	89 83       	std	Y+1, r24	; 0x01
    1d52:	db 82       	std	Y+3, r13	; 0x03
    1d54:	ca 82       	std	Y+2, r12	; 0x02
    1d56:	50 95       	com	r21
    1d58:	40 95       	com	r20
    1d5a:	30 95       	com	r19
    1d5c:	21 95       	neg	r18
    1d5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d60:	4f 4f       	sbci	r20, 0xFF	; 255
    1d62:	5f 4f       	sbci	r21, 0xFF	; 255
    1d64:	2c 83       	std	Y+4, r18	; 0x04
    1d66:	3d 83       	std	Y+5, r19	; 0x05
    1d68:	4e 83       	std	Y+6, r20	; 0x06
    1d6a:	5f 83       	std	Y+7, r21	; 0x07
    1d6c:	0d c0       	rjmp	.+26     	; 0x1d88 <_fpadd_parts+0x200>
    1d6e:	88 0f       	add	r24, r24
    1d70:	99 1f       	adc	r25, r25
    1d72:	aa 1f       	adc	r26, r26
    1d74:	bb 1f       	adc	r27, r27
    1d76:	8c 83       	std	Y+4, r24	; 0x04
    1d78:	9d 83       	std	Y+5, r25	; 0x05
    1d7a:	ae 83       	std	Y+6, r26	; 0x06
    1d7c:	bf 83       	std	Y+7, r27	; 0x07
    1d7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d80:	9b 81       	ldd	r25, Y+3	; 0x03
    1d82:	01 97       	sbiw	r24, 0x01	; 1
    1d84:	9b 83       	std	Y+3, r25	; 0x03
    1d86:	8a 83       	std	Y+2, r24	; 0x02
    1d88:	8c 81       	ldd	r24, Y+4	; 0x04
    1d8a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d8c:	ae 81       	ldd	r26, Y+6	; 0x06
    1d8e:	bf 81       	ldd	r27, Y+7	; 0x07
    1d90:	9c 01       	movw	r18, r24
    1d92:	ad 01       	movw	r20, r26
    1d94:	21 50       	subi	r18, 0x01	; 1
    1d96:	30 40       	sbci	r19, 0x00	; 0
    1d98:	40 40       	sbci	r20, 0x00	; 0
    1d9a:	50 40       	sbci	r21, 0x00	; 0
    1d9c:	2f 3f       	cpi	r18, 0xFF	; 255
    1d9e:	ef ef       	ldi	r30, 0xFF	; 255
    1da0:	3e 07       	cpc	r19, r30
    1da2:	ef ef       	ldi	r30, 0xFF	; 255
    1da4:	4e 07       	cpc	r20, r30
    1da6:	ef e3       	ldi	r30, 0x3F	; 63
    1da8:	5e 07       	cpc	r21, r30
    1daa:	08 f3       	brcs	.-62     	; 0x1d6e <_fpadd_parts+0x1e6>
    1dac:	0b c0       	rjmp	.+22     	; 0x1dc4 <_fpadd_parts+0x23c>
    1dae:	89 83       	std	Y+1, r24	; 0x01
    1db0:	db 82       	std	Y+3, r13	; 0x03
    1db2:	ca 82       	std	Y+2, r12	; 0x02
    1db4:	2e 0d       	add	r18, r14
    1db6:	3f 1d       	adc	r19, r15
    1db8:	40 1f       	adc	r20, r16
    1dba:	51 1f       	adc	r21, r17
    1dbc:	2c 83       	std	Y+4, r18	; 0x04
    1dbe:	3d 83       	std	Y+5, r19	; 0x05
    1dc0:	4e 83       	std	Y+6, r20	; 0x06
    1dc2:	5f 83       	std	Y+7, r21	; 0x07
    1dc4:	83 e0       	ldi	r24, 0x03	; 3
    1dc6:	88 83       	st	Y, r24
    1dc8:	2c 81       	ldd	r18, Y+4	; 0x04
    1dca:	3d 81       	ldd	r19, Y+5	; 0x05
    1dcc:	4e 81       	ldd	r20, Y+6	; 0x06
    1dce:	5f 81       	ldd	r21, Y+7	; 0x07
    1dd0:	57 ff       	sbrs	r21, 7
    1dd2:	1d c0       	rjmp	.+58     	; 0x1e0e <_fpadd_parts+0x286>
    1dd4:	da 01       	movw	r26, r20
    1dd6:	c9 01       	movw	r24, r18
    1dd8:	81 70       	andi	r24, 0x01	; 1
    1dda:	90 70       	andi	r25, 0x00	; 0
    1ddc:	a0 70       	andi	r26, 0x00	; 0
    1dde:	b0 70       	andi	r27, 0x00	; 0
    1de0:	56 95       	lsr	r21
    1de2:	47 95       	ror	r20
    1de4:	37 95       	ror	r19
    1de6:	27 95       	ror	r18
    1de8:	82 2b       	or	r24, r18
    1dea:	93 2b       	or	r25, r19
    1dec:	a4 2b       	or	r26, r20
    1dee:	b5 2b       	or	r27, r21
    1df0:	8c 83       	std	Y+4, r24	; 0x04
    1df2:	9d 83       	std	Y+5, r25	; 0x05
    1df4:	ae 83       	std	Y+6, r26	; 0x06
    1df6:	bf 83       	std	Y+7, r27	; 0x07
    1df8:	8a 81       	ldd	r24, Y+2	; 0x02
    1dfa:	9b 81       	ldd	r25, Y+3	; 0x03
    1dfc:	01 96       	adiw	r24, 0x01	; 1
    1dfe:	9b 83       	std	Y+3, r25	; 0x03
    1e00:	8a 83       	std	Y+2, r24	; 0x02
    1e02:	05 c0       	rjmp	.+10     	; 0x1e0e <_fpadd_parts+0x286>
    1e04:	e4 e8       	ldi	r30, 0x84	; 132
    1e06:	f1 e0       	ldi	r31, 0x01	; 1
    1e08:	03 c0       	rjmp	.+6      	; 0x1e10 <_fpadd_parts+0x288>
    1e0a:	fb 01       	movw	r30, r22
    1e0c:	01 c0       	rjmp	.+2      	; 0x1e10 <_fpadd_parts+0x288>
    1e0e:	fe 01       	movw	r30, r28
    1e10:	cf 01       	movw	r24, r30
    1e12:	cd b7       	in	r28, 0x3d	; 61
    1e14:	de b7       	in	r29, 0x3e	; 62
    1e16:	ee e0       	ldi	r30, 0x0E	; 14
    1e18:	0c 94 87 14 	jmp	0x290e	; 0x290e <__epilogue_restores__+0x8>

00001e1c <__addsf3>:
    1e1c:	a0 e2       	ldi	r26, 0x20	; 32
    1e1e:	b0 e0       	ldi	r27, 0x00	; 0
    1e20:	e4 e1       	ldi	r30, 0x14	; 20
    1e22:	ff e0       	ldi	r31, 0x0F	; 15
    1e24:	0c 94 73 14 	jmp	0x28e6	; 0x28e6 <__prologue_saves__+0x18>
    1e28:	69 83       	std	Y+1, r22	; 0x01
    1e2a:	7a 83       	std	Y+2, r23	; 0x02
    1e2c:	8b 83       	std	Y+3, r24	; 0x03
    1e2e:	9c 83       	std	Y+4, r25	; 0x04
    1e30:	2d 83       	std	Y+5, r18	; 0x05
    1e32:	3e 83       	std	Y+6, r19	; 0x06
    1e34:	4f 83       	std	Y+7, r20	; 0x07
    1e36:	58 87       	std	Y+8, r21	; 0x08
    1e38:	89 e0       	ldi	r24, 0x09	; 9
    1e3a:	e8 2e       	mov	r14, r24
    1e3c:	f1 2c       	mov	r15, r1
    1e3e:	ec 0e       	add	r14, r28
    1e40:	fd 1e       	adc	r15, r29
    1e42:	ce 01       	movw	r24, r28
    1e44:	01 96       	adiw	r24, 0x01	; 1
    1e46:	b7 01       	movw	r22, r14
    1e48:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    1e4c:	8e 01       	movw	r16, r28
    1e4e:	0f 5e       	subi	r16, 0xEF	; 239
    1e50:	1f 4f       	sbci	r17, 0xFF	; 255
    1e52:	ce 01       	movw	r24, r28
    1e54:	05 96       	adiw	r24, 0x05	; 5
    1e56:	b8 01       	movw	r22, r16
    1e58:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    1e5c:	c7 01       	movw	r24, r14
    1e5e:	b8 01       	movw	r22, r16
    1e60:	ae 01       	movw	r20, r28
    1e62:	47 5e       	subi	r20, 0xE7	; 231
    1e64:	5f 4f       	sbci	r21, 0xFF	; 255
    1e66:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <_fpadd_parts>
    1e6a:	0e 94 b0 12 	call	0x2560	; 0x2560 <__pack_f>
    1e6e:	a0 96       	adiw	r28, 0x20	; 32
    1e70:	e6 e0       	ldi	r30, 0x06	; 6
    1e72:	0c 94 8f 14 	jmp	0x291e	; 0x291e <__epilogue_restores__+0x18>

00001e76 <__subsf3>:
    1e76:	a0 e2       	ldi	r26, 0x20	; 32
    1e78:	b0 e0       	ldi	r27, 0x00	; 0
    1e7a:	e1 e4       	ldi	r30, 0x41	; 65
    1e7c:	ff e0       	ldi	r31, 0x0F	; 15
    1e7e:	0c 94 73 14 	jmp	0x28e6	; 0x28e6 <__prologue_saves__+0x18>
    1e82:	69 83       	std	Y+1, r22	; 0x01
    1e84:	7a 83       	std	Y+2, r23	; 0x02
    1e86:	8b 83       	std	Y+3, r24	; 0x03
    1e88:	9c 83       	std	Y+4, r25	; 0x04
    1e8a:	2d 83       	std	Y+5, r18	; 0x05
    1e8c:	3e 83       	std	Y+6, r19	; 0x06
    1e8e:	4f 83       	std	Y+7, r20	; 0x07
    1e90:	58 87       	std	Y+8, r21	; 0x08
    1e92:	8e 01       	movw	r16, r28
    1e94:	07 5f       	subi	r16, 0xF7	; 247
    1e96:	1f 4f       	sbci	r17, 0xFF	; 255
    1e98:	ce 01       	movw	r24, r28
    1e9a:	01 96       	adiw	r24, 0x01	; 1
    1e9c:	b8 01       	movw	r22, r16
    1e9e:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    1ea2:	91 e1       	ldi	r25, 0x11	; 17
    1ea4:	e9 2e       	mov	r14, r25
    1ea6:	f1 2c       	mov	r15, r1
    1ea8:	ec 0e       	add	r14, r28
    1eaa:	fd 1e       	adc	r15, r29
    1eac:	ce 01       	movw	r24, r28
    1eae:	05 96       	adiw	r24, 0x05	; 5
    1eb0:	b7 01       	movw	r22, r14
    1eb2:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    1eb6:	8a 89       	ldd	r24, Y+18	; 0x12
    1eb8:	91 e0       	ldi	r25, 0x01	; 1
    1eba:	89 27       	eor	r24, r25
    1ebc:	8a 8b       	std	Y+18, r24	; 0x12
    1ebe:	c8 01       	movw	r24, r16
    1ec0:	b7 01       	movw	r22, r14
    1ec2:	ae 01       	movw	r20, r28
    1ec4:	47 5e       	subi	r20, 0xE7	; 231
    1ec6:	5f 4f       	sbci	r21, 0xFF	; 255
    1ec8:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <_fpadd_parts>
    1ecc:	0e 94 b0 12 	call	0x2560	; 0x2560 <__pack_f>
    1ed0:	a0 96       	adiw	r28, 0x20	; 32
    1ed2:	e6 e0       	ldi	r30, 0x06	; 6
    1ed4:	0c 94 8f 14 	jmp	0x291e	; 0x291e <__epilogue_restores__+0x18>

00001ed8 <__mulsf3>:
    1ed8:	a0 e2       	ldi	r26, 0x20	; 32
    1eda:	b0 e0       	ldi	r27, 0x00	; 0
    1edc:	e2 e7       	ldi	r30, 0x72	; 114
    1ede:	ff e0       	ldi	r31, 0x0F	; 15
    1ee0:	0c 94 67 14 	jmp	0x28ce	; 0x28ce <__prologue_saves__>
    1ee4:	69 83       	std	Y+1, r22	; 0x01
    1ee6:	7a 83       	std	Y+2, r23	; 0x02
    1ee8:	8b 83       	std	Y+3, r24	; 0x03
    1eea:	9c 83       	std	Y+4, r25	; 0x04
    1eec:	2d 83       	std	Y+5, r18	; 0x05
    1eee:	3e 83       	std	Y+6, r19	; 0x06
    1ef0:	4f 83       	std	Y+7, r20	; 0x07
    1ef2:	58 87       	std	Y+8, r21	; 0x08
    1ef4:	ce 01       	movw	r24, r28
    1ef6:	01 96       	adiw	r24, 0x01	; 1
    1ef8:	be 01       	movw	r22, r28
    1efa:	67 5f       	subi	r22, 0xF7	; 247
    1efc:	7f 4f       	sbci	r23, 0xFF	; 255
    1efe:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    1f02:	ce 01       	movw	r24, r28
    1f04:	05 96       	adiw	r24, 0x05	; 5
    1f06:	be 01       	movw	r22, r28
    1f08:	6f 5e       	subi	r22, 0xEF	; 239
    1f0a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f0c:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    1f10:	99 85       	ldd	r25, Y+9	; 0x09
    1f12:	92 30       	cpi	r25, 0x02	; 2
    1f14:	78 f0       	brcs	.+30     	; 0x1f34 <__mulsf3+0x5c>
    1f16:	89 89       	ldd	r24, Y+17	; 0x11
    1f18:	82 30       	cpi	r24, 0x02	; 2
    1f1a:	c0 f0       	brcs	.+48     	; 0x1f4c <__mulsf3+0x74>
    1f1c:	94 30       	cpi	r25, 0x04	; 4
    1f1e:	19 f4       	brne	.+6      	; 0x1f26 <__mulsf3+0x4e>
    1f20:	82 30       	cpi	r24, 0x02	; 2
    1f22:	41 f4       	brne	.+16     	; 0x1f34 <__mulsf3+0x5c>
    1f24:	cb c0       	rjmp	.+406    	; 0x20bc <__mulsf3+0x1e4>
    1f26:	84 30       	cpi	r24, 0x04	; 4
    1f28:	19 f4       	brne	.+6      	; 0x1f30 <__mulsf3+0x58>
    1f2a:	92 30       	cpi	r25, 0x02	; 2
    1f2c:	79 f4       	brne	.+30     	; 0x1f4c <__mulsf3+0x74>
    1f2e:	c6 c0       	rjmp	.+396    	; 0x20bc <__mulsf3+0x1e4>
    1f30:	92 30       	cpi	r25, 0x02	; 2
    1f32:	51 f4       	brne	.+20     	; 0x1f48 <__mulsf3+0x70>
    1f34:	81 e0       	ldi	r24, 0x01	; 1
    1f36:	2a 85       	ldd	r18, Y+10	; 0x0a
    1f38:	9a 89       	ldd	r25, Y+18	; 0x12
    1f3a:	29 17       	cp	r18, r25
    1f3c:	09 f4       	brne	.+2      	; 0x1f40 <__mulsf3+0x68>
    1f3e:	80 e0       	ldi	r24, 0x00	; 0
    1f40:	8a 87       	std	Y+10, r24	; 0x0a
    1f42:	ce 01       	movw	r24, r28
    1f44:	09 96       	adiw	r24, 0x09	; 9
    1f46:	bc c0       	rjmp	.+376    	; 0x20c0 <__mulsf3+0x1e8>
    1f48:	82 30       	cpi	r24, 0x02	; 2
    1f4a:	51 f4       	brne	.+20     	; 0x1f60 <__mulsf3+0x88>
    1f4c:	81 e0       	ldi	r24, 0x01	; 1
    1f4e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1f50:	9a 89       	ldd	r25, Y+18	; 0x12
    1f52:	29 17       	cp	r18, r25
    1f54:	09 f4       	brne	.+2      	; 0x1f58 <__mulsf3+0x80>
    1f56:	80 e0       	ldi	r24, 0x00	; 0
    1f58:	8a 8b       	std	Y+18, r24	; 0x12
    1f5a:	ce 01       	movw	r24, r28
    1f5c:	41 96       	adiw	r24, 0x11	; 17
    1f5e:	b0 c0       	rjmp	.+352    	; 0x20c0 <__mulsf3+0x1e8>
    1f60:	6d 84       	ldd	r6, Y+13	; 0x0d
    1f62:	7e 84       	ldd	r7, Y+14	; 0x0e
    1f64:	8f 84       	ldd	r8, Y+15	; 0x0f
    1f66:	98 88       	ldd	r9, Y+16	; 0x10
    1f68:	ed 88       	ldd	r14, Y+21	; 0x15
    1f6a:	fe 88       	ldd	r15, Y+22	; 0x16
    1f6c:	0f 89       	ldd	r16, Y+23	; 0x17
    1f6e:	18 8d       	ldd	r17, Y+24	; 0x18
    1f70:	e0 e2       	ldi	r30, 0x20	; 32
    1f72:	f0 e0       	ldi	r31, 0x00	; 0
    1f74:	80 e0       	ldi	r24, 0x00	; 0
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	dc 01       	movw	r26, r24
    1f7a:	aa 24       	eor	r10, r10
    1f7c:	bb 24       	eor	r11, r11
    1f7e:	65 01       	movw	r12, r10
    1f80:	20 e0       	ldi	r18, 0x00	; 0
    1f82:	30 e0       	ldi	r19, 0x00	; 0
    1f84:	a9 01       	movw	r20, r18
    1f86:	b3 01       	movw	r22, r6
    1f88:	61 70       	andi	r22, 0x01	; 1
    1f8a:	70 70       	andi	r23, 0x00	; 0
    1f8c:	61 15       	cp	r22, r1
    1f8e:	71 05       	cpc	r23, r1
    1f90:	d1 f0       	breq	.+52     	; 0x1fc6 <__mulsf3+0xee>
    1f92:	2e 0d       	add	r18, r14
    1f94:	3f 1d       	adc	r19, r15
    1f96:	40 1f       	adc	r20, r16
    1f98:	51 1f       	adc	r21, r17
    1f9a:	15 01       	movw	r2, r10
    1f9c:	26 01       	movw	r4, r12
    1f9e:	28 0e       	add	r2, r24
    1fa0:	39 1e       	adc	r3, r25
    1fa2:	4a 1e       	adc	r4, r26
    1fa4:	5b 1e       	adc	r5, r27
    1fa6:	81 e0       	ldi	r24, 0x01	; 1
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	a0 e0       	ldi	r26, 0x00	; 0
    1fac:	b0 e0       	ldi	r27, 0x00	; 0
    1fae:	2e 15       	cp	r18, r14
    1fb0:	3f 05       	cpc	r19, r15
    1fb2:	40 07       	cpc	r20, r16
    1fb4:	51 07       	cpc	r21, r17
    1fb6:	18 f0       	brcs	.+6      	; 0x1fbe <__mulsf3+0xe6>
    1fb8:	80 e0       	ldi	r24, 0x00	; 0
    1fba:	90 e0       	ldi	r25, 0x00	; 0
    1fbc:	dc 01       	movw	r26, r24
    1fbe:	82 0d       	add	r24, r2
    1fc0:	93 1d       	adc	r25, r3
    1fc2:	a4 1d       	adc	r26, r4
    1fc4:	b5 1d       	adc	r27, r5
    1fc6:	aa 0c       	add	r10, r10
    1fc8:	bb 1c       	adc	r11, r11
    1fca:	cc 1c       	adc	r12, r12
    1fcc:	dd 1c       	adc	r13, r13
    1fce:	17 ff       	sbrs	r17, 7
    1fd0:	09 c0       	rjmp	.+18     	; 0x1fe4 <__mulsf3+0x10c>
    1fd2:	61 e0       	ldi	r22, 0x01	; 1
    1fd4:	26 2e       	mov	r2, r22
    1fd6:	31 2c       	mov	r3, r1
    1fd8:	41 2c       	mov	r4, r1
    1fda:	51 2c       	mov	r5, r1
    1fdc:	a2 28       	or	r10, r2
    1fde:	b3 28       	or	r11, r3
    1fe0:	c4 28       	or	r12, r4
    1fe2:	d5 28       	or	r13, r5
    1fe4:	31 97       	sbiw	r30, 0x01	; 1
    1fe6:	49 f0       	breq	.+18     	; 0x1ffa <__mulsf3+0x122>
    1fe8:	ee 0c       	add	r14, r14
    1fea:	ff 1c       	adc	r15, r15
    1fec:	00 1f       	adc	r16, r16
    1fee:	11 1f       	adc	r17, r17
    1ff0:	96 94       	lsr	r9
    1ff2:	87 94       	ror	r8
    1ff4:	77 94       	ror	r7
    1ff6:	67 94       	ror	r6
    1ff8:	c6 cf       	rjmp	.-116    	; 0x1f86 <__mulsf3+0xae>
    1ffa:	6b 89       	ldd	r22, Y+19	; 0x13
    1ffc:	7c 89       	ldd	r23, Y+20	; 0x14
    1ffe:	eb 85       	ldd	r30, Y+11	; 0x0b
    2000:	fc 85       	ldd	r31, Y+12	; 0x0c
    2002:	6e 0f       	add	r22, r30
    2004:	7f 1f       	adc	r23, r31
    2006:	6e 5f       	subi	r22, 0xFE	; 254
    2008:	7f 4f       	sbci	r23, 0xFF	; 255
    200a:	7c 8f       	std	Y+28, r23	; 0x1c
    200c:	6b 8f       	std	Y+27, r22	; 0x1b
    200e:	61 e0       	ldi	r22, 0x01	; 1
    2010:	ea 85       	ldd	r30, Y+10	; 0x0a
    2012:	7a 89       	ldd	r23, Y+18	; 0x12
    2014:	e7 17       	cp	r30, r23
    2016:	09 f4       	brne	.+2      	; 0x201a <__mulsf3+0x142>
    2018:	60 e0       	ldi	r22, 0x00	; 0
    201a:	6a 8f       	std	Y+26, r22	; 0x1a
    201c:	6b 8d       	ldd	r22, Y+27	; 0x1b
    201e:	7c 8d       	ldd	r23, Y+28	; 0x1c
    2020:	10 c0       	rjmp	.+32     	; 0x2042 <__mulsf3+0x16a>
    2022:	fc 01       	movw	r30, r24
    2024:	e1 70       	andi	r30, 0x01	; 1
    2026:	f0 70       	andi	r31, 0x00	; 0
    2028:	30 97       	sbiw	r30, 0x00	; 0
    202a:	29 f0       	breq	.+10     	; 0x2036 <__mulsf3+0x15e>
    202c:	56 95       	lsr	r21
    202e:	47 95       	ror	r20
    2030:	37 95       	ror	r19
    2032:	27 95       	ror	r18
    2034:	50 68       	ori	r21, 0x80	; 128
    2036:	b6 95       	lsr	r27
    2038:	a7 95       	ror	r26
    203a:	97 95       	ror	r25
    203c:	87 95       	ror	r24
    203e:	6f 5f       	subi	r22, 0xFF	; 255
    2040:	7f 4f       	sbci	r23, 0xFF	; 255
    2042:	b7 fd       	sbrc	r27, 7
    2044:	ee cf       	rjmp	.-36     	; 0x2022 <__mulsf3+0x14a>
    2046:	0c c0       	rjmp	.+24     	; 0x2060 <__mulsf3+0x188>
    2048:	88 0f       	add	r24, r24
    204a:	99 1f       	adc	r25, r25
    204c:	aa 1f       	adc	r26, r26
    204e:	bb 1f       	adc	r27, r27
    2050:	57 fd       	sbrc	r21, 7
    2052:	81 60       	ori	r24, 0x01	; 1
    2054:	22 0f       	add	r18, r18
    2056:	33 1f       	adc	r19, r19
    2058:	44 1f       	adc	r20, r20
    205a:	55 1f       	adc	r21, r21
    205c:	61 50       	subi	r22, 0x01	; 1
    205e:	70 40       	sbci	r23, 0x00	; 0
    2060:	80 30       	cpi	r24, 0x00	; 0
    2062:	e0 e0       	ldi	r30, 0x00	; 0
    2064:	9e 07       	cpc	r25, r30
    2066:	e0 e0       	ldi	r30, 0x00	; 0
    2068:	ae 07       	cpc	r26, r30
    206a:	e0 e4       	ldi	r30, 0x40	; 64
    206c:	be 07       	cpc	r27, r30
    206e:	60 f3       	brcs	.-40     	; 0x2048 <__mulsf3+0x170>
    2070:	6b 8f       	std	Y+27, r22	; 0x1b
    2072:	7c 8f       	std	Y+28, r23	; 0x1c
    2074:	6f e7       	ldi	r22, 0x7F	; 127
    2076:	e6 2e       	mov	r14, r22
    2078:	f1 2c       	mov	r15, r1
    207a:	01 2d       	mov	r16, r1
    207c:	11 2d       	mov	r17, r1
    207e:	e8 22       	and	r14, r24
    2080:	f9 22       	and	r15, r25
    2082:	0a 23       	and	r16, r26
    2084:	1b 23       	and	r17, r27
    2086:	60 e4       	ldi	r22, 0x40	; 64
    2088:	e6 16       	cp	r14, r22
    208a:	f1 04       	cpc	r15, r1
    208c:	01 05       	cpc	r16, r1
    208e:	11 05       	cpc	r17, r1
    2090:	61 f4       	brne	.+24     	; 0x20aa <__mulsf3+0x1d2>
    2092:	87 fd       	sbrc	r24, 7
    2094:	0a c0       	rjmp	.+20     	; 0x20aa <__mulsf3+0x1d2>
    2096:	21 15       	cp	r18, r1
    2098:	31 05       	cpc	r19, r1
    209a:	41 05       	cpc	r20, r1
    209c:	51 05       	cpc	r21, r1
    209e:	29 f0       	breq	.+10     	; 0x20aa <__mulsf3+0x1d2>
    20a0:	80 5c       	subi	r24, 0xC0	; 192
    20a2:	9f 4f       	sbci	r25, 0xFF	; 255
    20a4:	af 4f       	sbci	r26, 0xFF	; 255
    20a6:	bf 4f       	sbci	r27, 0xFF	; 255
    20a8:	80 78       	andi	r24, 0x80	; 128
    20aa:	8d 8f       	std	Y+29, r24	; 0x1d
    20ac:	9e 8f       	std	Y+30, r25	; 0x1e
    20ae:	af 8f       	std	Y+31, r26	; 0x1f
    20b0:	b8 a3       	std	Y+32, r27	; 0x20
    20b2:	83 e0       	ldi	r24, 0x03	; 3
    20b4:	89 8f       	std	Y+25, r24	; 0x19
    20b6:	ce 01       	movw	r24, r28
    20b8:	49 96       	adiw	r24, 0x19	; 25
    20ba:	02 c0       	rjmp	.+4      	; 0x20c0 <__mulsf3+0x1e8>
    20bc:	84 e8       	ldi	r24, 0x84	; 132
    20be:	91 e0       	ldi	r25, 0x01	; 1
    20c0:	0e 94 b0 12 	call	0x2560	; 0x2560 <__pack_f>
    20c4:	a0 96       	adiw	r28, 0x20	; 32
    20c6:	e2 e1       	ldi	r30, 0x12	; 18
    20c8:	0c 94 83 14 	jmp	0x2906	; 0x2906 <__epilogue_restores__>

000020cc <__divsf3>:
    20cc:	a8 e1       	ldi	r26, 0x18	; 24
    20ce:	b0 e0       	ldi	r27, 0x00	; 0
    20d0:	ec e6       	ldi	r30, 0x6C	; 108
    20d2:	f0 e1       	ldi	r31, 0x10	; 16
    20d4:	0c 94 6f 14 	jmp	0x28de	; 0x28de <__prologue_saves__+0x10>
    20d8:	69 83       	std	Y+1, r22	; 0x01
    20da:	7a 83       	std	Y+2, r23	; 0x02
    20dc:	8b 83       	std	Y+3, r24	; 0x03
    20de:	9c 83       	std	Y+4, r25	; 0x04
    20e0:	2d 83       	std	Y+5, r18	; 0x05
    20e2:	3e 83       	std	Y+6, r19	; 0x06
    20e4:	4f 83       	std	Y+7, r20	; 0x07
    20e6:	58 87       	std	Y+8, r21	; 0x08
    20e8:	8e 01       	movw	r16, r28
    20ea:	07 5f       	subi	r16, 0xF7	; 247
    20ec:	1f 4f       	sbci	r17, 0xFF	; 255
    20ee:	ce 01       	movw	r24, r28
    20f0:	01 96       	adiw	r24, 0x01	; 1
    20f2:	b8 01       	movw	r22, r16
    20f4:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    20f8:	81 e1       	ldi	r24, 0x11	; 17
    20fa:	e8 2e       	mov	r14, r24
    20fc:	f1 2c       	mov	r15, r1
    20fe:	ec 0e       	add	r14, r28
    2100:	fd 1e       	adc	r15, r29
    2102:	ce 01       	movw	r24, r28
    2104:	05 96       	adiw	r24, 0x05	; 5
    2106:	b7 01       	movw	r22, r14
    2108:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    210c:	99 85       	ldd	r25, Y+9	; 0x09
    210e:	92 30       	cpi	r25, 0x02	; 2
    2110:	08 f4       	brcc	.+2      	; 0x2114 <__divsf3+0x48>
    2112:	83 c0       	rjmp	.+262    	; 0x221a <__divsf3+0x14e>
    2114:	89 89       	ldd	r24, Y+17	; 0x11
    2116:	82 30       	cpi	r24, 0x02	; 2
    2118:	08 f4       	brcc	.+2      	; 0x211c <__divsf3+0x50>
    211a:	7b c0       	rjmp	.+246    	; 0x2212 <__divsf3+0x146>
    211c:	2a 85       	ldd	r18, Y+10	; 0x0a
    211e:	3a 89       	ldd	r19, Y+18	; 0x12
    2120:	23 27       	eor	r18, r19
    2122:	2a 87       	std	Y+10, r18	; 0x0a
    2124:	94 30       	cpi	r25, 0x04	; 4
    2126:	11 f0       	breq	.+4      	; 0x212c <__divsf3+0x60>
    2128:	92 30       	cpi	r25, 0x02	; 2
    212a:	21 f4       	brne	.+8      	; 0x2134 <__divsf3+0x68>
    212c:	98 17       	cp	r25, r24
    212e:	09 f0       	breq	.+2      	; 0x2132 <__divsf3+0x66>
    2130:	6c c0       	rjmp	.+216    	; 0x220a <__divsf3+0x13e>
    2132:	71 c0       	rjmp	.+226    	; 0x2216 <__divsf3+0x14a>
    2134:	84 30       	cpi	r24, 0x04	; 4
    2136:	39 f4       	brne	.+14     	; 0x2146 <__divsf3+0x7a>
    2138:	1d 86       	std	Y+13, r1	; 0x0d
    213a:	1e 86       	std	Y+14, r1	; 0x0e
    213c:	1f 86       	std	Y+15, r1	; 0x0f
    213e:	18 8a       	std	Y+16, r1	; 0x10
    2140:	1c 86       	std	Y+12, r1	; 0x0c
    2142:	1b 86       	std	Y+11, r1	; 0x0b
    2144:	6a c0       	rjmp	.+212    	; 0x221a <__divsf3+0x14e>
    2146:	82 30       	cpi	r24, 0x02	; 2
    2148:	19 f4       	brne	.+6      	; 0x2150 <__divsf3+0x84>
    214a:	84 e0       	ldi	r24, 0x04	; 4
    214c:	89 87       	std	Y+9, r24	; 0x09
    214e:	65 c0       	rjmp	.+202    	; 0x221a <__divsf3+0x14e>
    2150:	8b 85       	ldd	r24, Y+11	; 0x0b
    2152:	9c 85       	ldd	r25, Y+12	; 0x0c
    2154:	2b 89       	ldd	r18, Y+19	; 0x13
    2156:	3c 89       	ldd	r19, Y+20	; 0x14
    2158:	82 1b       	sub	r24, r18
    215a:	93 0b       	sbc	r25, r19
    215c:	9c 87       	std	Y+12, r25	; 0x0c
    215e:	8b 87       	std	Y+11, r24	; 0x0b
    2160:	2d 85       	ldd	r18, Y+13	; 0x0d
    2162:	3e 85       	ldd	r19, Y+14	; 0x0e
    2164:	4f 85       	ldd	r20, Y+15	; 0x0f
    2166:	58 89       	ldd	r21, Y+16	; 0x10
    2168:	ed 88       	ldd	r14, Y+21	; 0x15
    216a:	fe 88       	ldd	r15, Y+22	; 0x16
    216c:	0f 89       	ldd	r16, Y+23	; 0x17
    216e:	18 8d       	ldd	r17, Y+24	; 0x18
    2170:	2e 15       	cp	r18, r14
    2172:	3f 05       	cpc	r19, r15
    2174:	40 07       	cpc	r20, r16
    2176:	51 07       	cpc	r21, r17
    2178:	38 f4       	brcc	.+14     	; 0x2188 <__divsf3+0xbc>
    217a:	22 0f       	add	r18, r18
    217c:	33 1f       	adc	r19, r19
    217e:	44 1f       	adc	r20, r20
    2180:	55 1f       	adc	r21, r21
    2182:	01 97       	sbiw	r24, 0x01	; 1
    2184:	9c 87       	std	Y+12, r25	; 0x0c
    2186:	8b 87       	std	Y+11, r24	; 0x0b
    2188:	6f e1       	ldi	r22, 0x1F	; 31
    218a:	70 e0       	ldi	r23, 0x00	; 0
    218c:	a1 2c       	mov	r10, r1
    218e:	b1 2c       	mov	r11, r1
    2190:	c1 2c       	mov	r12, r1
    2192:	a0 e4       	ldi	r26, 0x40	; 64
    2194:	da 2e       	mov	r13, r26
    2196:	80 e0       	ldi	r24, 0x00	; 0
    2198:	90 e0       	ldi	r25, 0x00	; 0
    219a:	dc 01       	movw	r26, r24
    219c:	2e 15       	cp	r18, r14
    219e:	3f 05       	cpc	r19, r15
    21a0:	40 07       	cpc	r20, r16
    21a2:	51 07       	cpc	r21, r17
    21a4:	40 f0       	brcs	.+16     	; 0x21b6 <__divsf3+0xea>
    21a6:	8a 29       	or	r24, r10
    21a8:	9b 29       	or	r25, r11
    21aa:	ac 29       	or	r26, r12
    21ac:	bd 29       	or	r27, r13
    21ae:	2e 19       	sub	r18, r14
    21b0:	3f 09       	sbc	r19, r15
    21b2:	40 0b       	sbc	r20, r16
    21b4:	51 0b       	sbc	r21, r17
    21b6:	d6 94       	lsr	r13
    21b8:	c7 94       	ror	r12
    21ba:	b7 94       	ror	r11
    21bc:	a7 94       	ror	r10
    21be:	22 0f       	add	r18, r18
    21c0:	33 1f       	adc	r19, r19
    21c2:	44 1f       	adc	r20, r20
    21c4:	55 1f       	adc	r21, r21
    21c6:	61 50       	subi	r22, 0x01	; 1
    21c8:	70 40       	sbci	r23, 0x00	; 0
    21ca:	41 f7       	brne	.-48     	; 0x219c <__divsf3+0xd0>
    21cc:	6f e7       	ldi	r22, 0x7F	; 127
    21ce:	e6 2e       	mov	r14, r22
    21d0:	f1 2c       	mov	r15, r1
    21d2:	01 2d       	mov	r16, r1
    21d4:	11 2d       	mov	r17, r1
    21d6:	e8 22       	and	r14, r24
    21d8:	f9 22       	and	r15, r25
    21da:	0a 23       	and	r16, r26
    21dc:	1b 23       	and	r17, r27
    21de:	60 e4       	ldi	r22, 0x40	; 64
    21e0:	e6 16       	cp	r14, r22
    21e2:	f1 04       	cpc	r15, r1
    21e4:	01 05       	cpc	r16, r1
    21e6:	11 05       	cpc	r17, r1
    21e8:	61 f4       	brne	.+24     	; 0x2202 <__divsf3+0x136>
    21ea:	87 fd       	sbrc	r24, 7
    21ec:	0a c0       	rjmp	.+20     	; 0x2202 <__divsf3+0x136>
    21ee:	21 15       	cp	r18, r1
    21f0:	31 05       	cpc	r19, r1
    21f2:	41 05       	cpc	r20, r1
    21f4:	51 05       	cpc	r21, r1
    21f6:	29 f0       	breq	.+10     	; 0x2202 <__divsf3+0x136>
    21f8:	80 5c       	subi	r24, 0xC0	; 192
    21fa:	9f 4f       	sbci	r25, 0xFF	; 255
    21fc:	af 4f       	sbci	r26, 0xFF	; 255
    21fe:	bf 4f       	sbci	r27, 0xFF	; 255
    2200:	80 78       	andi	r24, 0x80	; 128
    2202:	8d 87       	std	Y+13, r24	; 0x0d
    2204:	9e 87       	std	Y+14, r25	; 0x0e
    2206:	af 87       	std	Y+15, r26	; 0x0f
    2208:	b8 8b       	std	Y+16, r27	; 0x10
    220a:	8e 01       	movw	r16, r28
    220c:	07 5f       	subi	r16, 0xF7	; 247
    220e:	1f 4f       	sbci	r17, 0xFF	; 255
    2210:	04 c0       	rjmp	.+8      	; 0x221a <__divsf3+0x14e>
    2212:	87 01       	movw	r16, r14
    2214:	02 c0       	rjmp	.+4      	; 0x221a <__divsf3+0x14e>
    2216:	04 e8       	ldi	r16, 0x84	; 132
    2218:	11 e0       	ldi	r17, 0x01	; 1
    221a:	c8 01       	movw	r24, r16
    221c:	0e 94 b0 12 	call	0x2560	; 0x2560 <__pack_f>
    2220:	68 96       	adiw	r28, 0x18	; 24
    2222:	ea e0       	ldi	r30, 0x0A	; 10
    2224:	0c 94 8b 14 	jmp	0x2916	; 0x2916 <__epilogue_restores__+0x10>

00002228 <__gtsf2>:
    2228:	a8 e1       	ldi	r26, 0x18	; 24
    222a:	b0 e0       	ldi	r27, 0x00	; 0
    222c:	ea e1       	ldi	r30, 0x1A	; 26
    222e:	f1 e1       	ldi	r31, 0x11	; 17
    2230:	0c 94 73 14 	jmp	0x28e6	; 0x28e6 <__prologue_saves__+0x18>
    2234:	69 83       	std	Y+1, r22	; 0x01
    2236:	7a 83       	std	Y+2, r23	; 0x02
    2238:	8b 83       	std	Y+3, r24	; 0x03
    223a:	9c 83       	std	Y+4, r25	; 0x04
    223c:	2d 83       	std	Y+5, r18	; 0x05
    223e:	3e 83       	std	Y+6, r19	; 0x06
    2240:	4f 83       	std	Y+7, r20	; 0x07
    2242:	58 87       	std	Y+8, r21	; 0x08
    2244:	8e 01       	movw	r16, r28
    2246:	07 5f       	subi	r16, 0xF7	; 247
    2248:	1f 4f       	sbci	r17, 0xFF	; 255
    224a:	ce 01       	movw	r24, r28
    224c:	01 96       	adiw	r24, 0x01	; 1
    224e:	b8 01       	movw	r22, r16
    2250:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    2254:	81 e1       	ldi	r24, 0x11	; 17
    2256:	e8 2e       	mov	r14, r24
    2258:	f1 2c       	mov	r15, r1
    225a:	ec 0e       	add	r14, r28
    225c:	fd 1e       	adc	r15, r29
    225e:	ce 01       	movw	r24, r28
    2260:	05 96       	adiw	r24, 0x05	; 5
    2262:	b7 01       	movw	r22, r14
    2264:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    2268:	89 85       	ldd	r24, Y+9	; 0x09
    226a:	82 30       	cpi	r24, 0x02	; 2
    226c:	40 f0       	brcs	.+16     	; 0x227e <__gtsf2+0x56>
    226e:	89 89       	ldd	r24, Y+17	; 0x11
    2270:	82 30       	cpi	r24, 0x02	; 2
    2272:	28 f0       	brcs	.+10     	; 0x227e <__gtsf2+0x56>
    2274:	c8 01       	movw	r24, r16
    2276:	b7 01       	movw	r22, r14
    2278:	0e 94 e7 13 	call	0x27ce	; 0x27ce <__fpcmp_parts_f>
    227c:	01 c0       	rjmp	.+2      	; 0x2280 <__gtsf2+0x58>
    227e:	8f ef       	ldi	r24, 0xFF	; 255
    2280:	68 96       	adiw	r28, 0x18	; 24
    2282:	e6 e0       	ldi	r30, 0x06	; 6
    2284:	0c 94 8f 14 	jmp	0x291e	; 0x291e <__epilogue_restores__+0x18>

00002288 <__gesf2>:
    2288:	a8 e1       	ldi	r26, 0x18	; 24
    228a:	b0 e0       	ldi	r27, 0x00	; 0
    228c:	ea e4       	ldi	r30, 0x4A	; 74
    228e:	f1 e1       	ldi	r31, 0x11	; 17
    2290:	0c 94 73 14 	jmp	0x28e6	; 0x28e6 <__prologue_saves__+0x18>
    2294:	69 83       	std	Y+1, r22	; 0x01
    2296:	7a 83       	std	Y+2, r23	; 0x02
    2298:	8b 83       	std	Y+3, r24	; 0x03
    229a:	9c 83       	std	Y+4, r25	; 0x04
    229c:	2d 83       	std	Y+5, r18	; 0x05
    229e:	3e 83       	std	Y+6, r19	; 0x06
    22a0:	4f 83       	std	Y+7, r20	; 0x07
    22a2:	58 87       	std	Y+8, r21	; 0x08
    22a4:	8e 01       	movw	r16, r28
    22a6:	07 5f       	subi	r16, 0xF7	; 247
    22a8:	1f 4f       	sbci	r17, 0xFF	; 255
    22aa:	ce 01       	movw	r24, r28
    22ac:	01 96       	adiw	r24, 0x01	; 1
    22ae:	b8 01       	movw	r22, r16
    22b0:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    22b4:	81 e1       	ldi	r24, 0x11	; 17
    22b6:	e8 2e       	mov	r14, r24
    22b8:	f1 2c       	mov	r15, r1
    22ba:	ec 0e       	add	r14, r28
    22bc:	fd 1e       	adc	r15, r29
    22be:	ce 01       	movw	r24, r28
    22c0:	05 96       	adiw	r24, 0x05	; 5
    22c2:	b7 01       	movw	r22, r14
    22c4:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    22c8:	89 85       	ldd	r24, Y+9	; 0x09
    22ca:	82 30       	cpi	r24, 0x02	; 2
    22cc:	40 f0       	brcs	.+16     	; 0x22de <__gesf2+0x56>
    22ce:	89 89       	ldd	r24, Y+17	; 0x11
    22d0:	82 30       	cpi	r24, 0x02	; 2
    22d2:	28 f0       	brcs	.+10     	; 0x22de <__gesf2+0x56>
    22d4:	c8 01       	movw	r24, r16
    22d6:	b7 01       	movw	r22, r14
    22d8:	0e 94 e7 13 	call	0x27ce	; 0x27ce <__fpcmp_parts_f>
    22dc:	01 c0       	rjmp	.+2      	; 0x22e0 <__gesf2+0x58>
    22de:	8f ef       	ldi	r24, 0xFF	; 255
    22e0:	68 96       	adiw	r28, 0x18	; 24
    22e2:	e6 e0       	ldi	r30, 0x06	; 6
    22e4:	0c 94 8f 14 	jmp	0x291e	; 0x291e <__epilogue_restores__+0x18>

000022e8 <__ltsf2>:
    22e8:	a8 e1       	ldi	r26, 0x18	; 24
    22ea:	b0 e0       	ldi	r27, 0x00	; 0
    22ec:	ea e7       	ldi	r30, 0x7A	; 122
    22ee:	f1 e1       	ldi	r31, 0x11	; 17
    22f0:	0c 94 73 14 	jmp	0x28e6	; 0x28e6 <__prologue_saves__+0x18>
    22f4:	69 83       	std	Y+1, r22	; 0x01
    22f6:	7a 83       	std	Y+2, r23	; 0x02
    22f8:	8b 83       	std	Y+3, r24	; 0x03
    22fa:	9c 83       	std	Y+4, r25	; 0x04
    22fc:	2d 83       	std	Y+5, r18	; 0x05
    22fe:	3e 83       	std	Y+6, r19	; 0x06
    2300:	4f 83       	std	Y+7, r20	; 0x07
    2302:	58 87       	std	Y+8, r21	; 0x08
    2304:	8e 01       	movw	r16, r28
    2306:	07 5f       	subi	r16, 0xF7	; 247
    2308:	1f 4f       	sbci	r17, 0xFF	; 255
    230a:	ce 01       	movw	r24, r28
    230c:	01 96       	adiw	r24, 0x01	; 1
    230e:	b8 01       	movw	r22, r16
    2310:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    2314:	81 e1       	ldi	r24, 0x11	; 17
    2316:	e8 2e       	mov	r14, r24
    2318:	f1 2c       	mov	r15, r1
    231a:	ec 0e       	add	r14, r28
    231c:	fd 1e       	adc	r15, r29
    231e:	ce 01       	movw	r24, r28
    2320:	05 96       	adiw	r24, 0x05	; 5
    2322:	b7 01       	movw	r22, r14
    2324:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    2328:	89 85       	ldd	r24, Y+9	; 0x09
    232a:	82 30       	cpi	r24, 0x02	; 2
    232c:	40 f0       	brcs	.+16     	; 0x233e <__ltsf2+0x56>
    232e:	89 89       	ldd	r24, Y+17	; 0x11
    2330:	82 30       	cpi	r24, 0x02	; 2
    2332:	28 f0       	brcs	.+10     	; 0x233e <__ltsf2+0x56>
    2334:	c8 01       	movw	r24, r16
    2336:	b7 01       	movw	r22, r14
    2338:	0e 94 e7 13 	call	0x27ce	; 0x27ce <__fpcmp_parts_f>
    233c:	01 c0       	rjmp	.+2      	; 0x2340 <__ltsf2+0x58>
    233e:	81 e0       	ldi	r24, 0x01	; 1
    2340:	68 96       	adiw	r28, 0x18	; 24
    2342:	e6 e0       	ldi	r30, 0x06	; 6
    2344:	0c 94 8f 14 	jmp	0x291e	; 0x291e <__epilogue_restores__+0x18>

00002348 <__floatsisf>:
    2348:	a8 e0       	ldi	r26, 0x08	; 8
    234a:	b0 e0       	ldi	r27, 0x00	; 0
    234c:	ea ea       	ldi	r30, 0xAA	; 170
    234e:	f1 e1       	ldi	r31, 0x11	; 17
    2350:	0c 94 73 14 	jmp	0x28e6	; 0x28e6 <__prologue_saves__+0x18>
    2354:	7b 01       	movw	r14, r22
    2356:	8c 01       	movw	r16, r24
    2358:	83 e0       	ldi	r24, 0x03	; 3
    235a:	89 83       	std	Y+1, r24	; 0x01
    235c:	d8 01       	movw	r26, r16
    235e:	c7 01       	movw	r24, r14
    2360:	88 27       	eor	r24, r24
    2362:	b7 fd       	sbrc	r27, 7
    2364:	83 95       	inc	r24
    2366:	99 27       	eor	r25, r25
    2368:	aa 27       	eor	r26, r26
    236a:	bb 27       	eor	r27, r27
    236c:	28 2f       	mov	r18, r24
    236e:	8a 83       	std	Y+2, r24	; 0x02
    2370:	e1 14       	cp	r14, r1
    2372:	f1 04       	cpc	r15, r1
    2374:	01 05       	cpc	r16, r1
    2376:	11 05       	cpc	r17, r1
    2378:	19 f4       	brne	.+6      	; 0x2380 <__floatsisf+0x38>
    237a:	82 e0       	ldi	r24, 0x02	; 2
    237c:	89 83       	std	Y+1, r24	; 0x01
    237e:	37 c0       	rjmp	.+110    	; 0x23ee <__floatsisf+0xa6>
    2380:	8e e1       	ldi	r24, 0x1E	; 30
    2382:	90 e0       	ldi	r25, 0x00	; 0
    2384:	9c 83       	std	Y+4, r25	; 0x04
    2386:	8b 83       	std	Y+3, r24	; 0x03
    2388:	22 23       	and	r18, r18
    238a:	89 f0       	breq	.+34     	; 0x23ae <__floatsisf+0x66>
    238c:	80 e0       	ldi	r24, 0x00	; 0
    238e:	e8 16       	cp	r14, r24
    2390:	80 e0       	ldi	r24, 0x00	; 0
    2392:	f8 06       	cpc	r15, r24
    2394:	80 e0       	ldi	r24, 0x00	; 0
    2396:	08 07       	cpc	r16, r24
    2398:	80 e8       	ldi	r24, 0x80	; 128
    239a:	18 07       	cpc	r17, r24
    239c:	69 f1       	breq	.+90     	; 0x23f8 <__floatsisf+0xb0>
    239e:	10 95       	com	r17
    23a0:	00 95       	com	r16
    23a2:	f0 94       	com	r15
    23a4:	e0 94       	com	r14
    23a6:	e1 1c       	adc	r14, r1
    23a8:	f1 1c       	adc	r15, r1
    23aa:	01 1d       	adc	r16, r1
    23ac:	11 1d       	adc	r17, r1
    23ae:	ed 82       	std	Y+5, r14	; 0x05
    23b0:	fe 82       	std	Y+6, r15	; 0x06
    23b2:	0f 83       	std	Y+7, r16	; 0x07
    23b4:	18 87       	std	Y+8, r17	; 0x08
    23b6:	c8 01       	movw	r24, r16
    23b8:	b7 01       	movw	r22, r14
    23ba:	0e 94 56 12 	call	0x24ac	; 0x24ac <__clzsi2>
    23be:	9c 01       	movw	r18, r24
    23c0:	21 50       	subi	r18, 0x01	; 1
    23c2:	30 40       	sbci	r19, 0x00	; 0
    23c4:	12 16       	cp	r1, r18
    23c6:	13 06       	cpc	r1, r19
    23c8:	94 f4       	brge	.+36     	; 0x23ee <__floatsisf+0xa6>
    23ca:	02 2e       	mov	r0, r18
    23cc:	04 c0       	rjmp	.+8      	; 0x23d6 <__floatsisf+0x8e>
    23ce:	ee 0c       	add	r14, r14
    23d0:	ff 1c       	adc	r15, r15
    23d2:	00 1f       	adc	r16, r16
    23d4:	11 1f       	adc	r17, r17
    23d6:	0a 94       	dec	r0
    23d8:	d2 f7       	brpl	.-12     	; 0x23ce <__floatsisf+0x86>
    23da:	ed 82       	std	Y+5, r14	; 0x05
    23dc:	fe 82       	std	Y+6, r15	; 0x06
    23de:	0f 83       	std	Y+7, r16	; 0x07
    23e0:	18 87       	std	Y+8, r17	; 0x08
    23e2:	8e e1       	ldi	r24, 0x1E	; 30
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	82 1b       	sub	r24, r18
    23e8:	93 0b       	sbc	r25, r19
    23ea:	9c 83       	std	Y+4, r25	; 0x04
    23ec:	8b 83       	std	Y+3, r24	; 0x03
    23ee:	ce 01       	movw	r24, r28
    23f0:	01 96       	adiw	r24, 0x01	; 1
    23f2:	0e 94 b0 12 	call	0x2560	; 0x2560 <__pack_f>
    23f6:	04 c0       	rjmp	.+8      	; 0x2400 <__floatsisf+0xb8>
    23f8:	60 e0       	ldi	r22, 0x00	; 0
    23fa:	70 e0       	ldi	r23, 0x00	; 0
    23fc:	80 e0       	ldi	r24, 0x00	; 0
    23fe:	9f ec       	ldi	r25, 0xCF	; 207
    2400:	28 96       	adiw	r28, 0x08	; 8
    2402:	e6 e0       	ldi	r30, 0x06	; 6
    2404:	0c 94 8f 14 	jmp	0x291e	; 0x291e <__epilogue_restores__+0x18>

00002408 <__fixsfsi>:
    2408:	ac e0       	ldi	r26, 0x0C	; 12
    240a:	b0 e0       	ldi	r27, 0x00	; 0
    240c:	ea e0       	ldi	r30, 0x0A	; 10
    240e:	f2 e1       	ldi	r31, 0x12	; 18
    2410:	0c 94 77 14 	jmp	0x28ee	; 0x28ee <__prologue_saves__+0x20>
    2414:	69 83       	std	Y+1, r22	; 0x01
    2416:	7a 83       	std	Y+2, r23	; 0x02
    2418:	8b 83       	std	Y+3, r24	; 0x03
    241a:	9c 83       	std	Y+4, r25	; 0x04
    241c:	ce 01       	movw	r24, r28
    241e:	01 96       	adiw	r24, 0x01	; 1
    2420:	be 01       	movw	r22, r28
    2422:	6b 5f       	subi	r22, 0xFB	; 251
    2424:	7f 4f       	sbci	r23, 0xFF	; 255
    2426:	0e 94 7e 13 	call	0x26fc	; 0x26fc <__unpack_f>
    242a:	8d 81       	ldd	r24, Y+5	; 0x05
    242c:	82 30       	cpi	r24, 0x02	; 2
    242e:	81 f1       	breq	.+96     	; 0x2490 <__fixsfsi+0x88>
    2430:	82 30       	cpi	r24, 0x02	; 2
    2432:	70 f1       	brcs	.+92     	; 0x2490 <__fixsfsi+0x88>
    2434:	84 30       	cpi	r24, 0x04	; 4
    2436:	21 f4       	brne	.+8      	; 0x2440 <__fixsfsi+0x38>
    2438:	8e 81       	ldd	r24, Y+6	; 0x06
    243a:	88 23       	and	r24, r24
    243c:	69 f1       	breq	.+90     	; 0x2498 <__fixsfsi+0x90>
    243e:	0a c0       	rjmp	.+20     	; 0x2454 <__fixsfsi+0x4c>
    2440:	2f 81       	ldd	r18, Y+7	; 0x07
    2442:	38 85       	ldd	r19, Y+8	; 0x08
    2444:	37 fd       	sbrc	r19, 7
    2446:	24 c0       	rjmp	.+72     	; 0x2490 <__fixsfsi+0x88>
    2448:	6e 81       	ldd	r22, Y+6	; 0x06
    244a:	2f 31       	cpi	r18, 0x1F	; 31
    244c:	31 05       	cpc	r19, r1
    244e:	3c f0       	brlt	.+14     	; 0x245e <__fixsfsi+0x56>
    2450:	66 23       	and	r22, r22
    2452:	11 f1       	breq	.+68     	; 0x2498 <__fixsfsi+0x90>
    2454:	20 e0       	ldi	r18, 0x00	; 0
    2456:	30 e0       	ldi	r19, 0x00	; 0
    2458:	40 e0       	ldi	r20, 0x00	; 0
    245a:	50 e8       	ldi	r21, 0x80	; 128
    245c:	21 c0       	rjmp	.+66     	; 0x24a0 <__fixsfsi+0x98>
    245e:	8e e1       	ldi	r24, 0x1E	; 30
    2460:	90 e0       	ldi	r25, 0x00	; 0
    2462:	82 1b       	sub	r24, r18
    2464:	93 0b       	sbc	r25, r19
    2466:	29 85       	ldd	r18, Y+9	; 0x09
    2468:	3a 85       	ldd	r19, Y+10	; 0x0a
    246a:	4b 85       	ldd	r20, Y+11	; 0x0b
    246c:	5c 85       	ldd	r21, Y+12	; 0x0c
    246e:	04 c0       	rjmp	.+8      	; 0x2478 <__fixsfsi+0x70>
    2470:	56 95       	lsr	r21
    2472:	47 95       	ror	r20
    2474:	37 95       	ror	r19
    2476:	27 95       	ror	r18
    2478:	8a 95       	dec	r24
    247a:	d2 f7       	brpl	.-12     	; 0x2470 <__fixsfsi+0x68>
    247c:	66 23       	and	r22, r22
    247e:	81 f0       	breq	.+32     	; 0x24a0 <__fixsfsi+0x98>
    2480:	50 95       	com	r21
    2482:	40 95       	com	r20
    2484:	30 95       	com	r19
    2486:	21 95       	neg	r18
    2488:	3f 4f       	sbci	r19, 0xFF	; 255
    248a:	4f 4f       	sbci	r20, 0xFF	; 255
    248c:	5f 4f       	sbci	r21, 0xFF	; 255
    248e:	08 c0       	rjmp	.+16     	; 0x24a0 <__fixsfsi+0x98>
    2490:	20 e0       	ldi	r18, 0x00	; 0
    2492:	30 e0       	ldi	r19, 0x00	; 0
    2494:	a9 01       	movw	r20, r18
    2496:	04 c0       	rjmp	.+8      	; 0x24a0 <__fixsfsi+0x98>
    2498:	2f ef       	ldi	r18, 0xFF	; 255
    249a:	3f ef       	ldi	r19, 0xFF	; 255
    249c:	4f ef       	ldi	r20, 0xFF	; 255
    249e:	5f e7       	ldi	r21, 0x7F	; 127
    24a0:	b9 01       	movw	r22, r18
    24a2:	ca 01       	movw	r24, r20
    24a4:	2c 96       	adiw	r28, 0x0c	; 12
    24a6:	e2 e0       	ldi	r30, 0x02	; 2
    24a8:	0c 94 93 14 	jmp	0x2926	; 0x2926 <__epilogue_restores__+0x20>

000024ac <__clzsi2>:
    24ac:	af 92       	push	r10
    24ae:	bf 92       	push	r11
    24b0:	cf 92       	push	r12
    24b2:	df 92       	push	r13
    24b4:	ef 92       	push	r14
    24b6:	ff 92       	push	r15
    24b8:	0f 93       	push	r16
    24ba:	1f 93       	push	r17
    24bc:	7b 01       	movw	r14, r22
    24be:	8c 01       	movw	r16, r24
    24c0:	80 e0       	ldi	r24, 0x00	; 0
    24c2:	e8 16       	cp	r14, r24
    24c4:	80 e0       	ldi	r24, 0x00	; 0
    24c6:	f8 06       	cpc	r15, r24
    24c8:	81 e0       	ldi	r24, 0x01	; 1
    24ca:	08 07       	cpc	r16, r24
    24cc:	80 e0       	ldi	r24, 0x00	; 0
    24ce:	18 07       	cpc	r17, r24
    24d0:	58 f4       	brcc	.+22     	; 0x24e8 <__clzsi2+0x3c>
    24d2:	ef ef       	ldi	r30, 0xFF	; 255
    24d4:	ee 16       	cp	r14, r30
    24d6:	f1 04       	cpc	r15, r1
    24d8:	01 05       	cpc	r16, r1
    24da:	11 05       	cpc	r17, r1
    24dc:	09 f0       	breq	.+2      	; 0x24e0 <__clzsi2+0x34>
    24de:	90 f4       	brcc	.+36     	; 0x2504 <__clzsi2+0x58>
    24e0:	80 e0       	ldi	r24, 0x00	; 0
    24e2:	90 e0       	ldi	r25, 0x00	; 0
    24e4:	dc 01       	movw	r26, r24
    24e6:	17 c0       	rjmp	.+46     	; 0x2516 <__clzsi2+0x6a>
    24e8:	f0 e0       	ldi	r31, 0x00	; 0
    24ea:	ef 16       	cp	r14, r31
    24ec:	f0 e0       	ldi	r31, 0x00	; 0
    24ee:	ff 06       	cpc	r15, r31
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	0f 07       	cpc	r16, r31
    24f4:	f1 e0       	ldi	r31, 0x01	; 1
    24f6:	1f 07       	cpc	r17, r31
    24f8:	50 f4       	brcc	.+20     	; 0x250e <__clzsi2+0x62>
    24fa:	80 e1       	ldi	r24, 0x10	; 16
    24fc:	90 e0       	ldi	r25, 0x00	; 0
    24fe:	a0 e0       	ldi	r26, 0x00	; 0
    2500:	b0 e0       	ldi	r27, 0x00	; 0
    2502:	09 c0       	rjmp	.+18     	; 0x2516 <__clzsi2+0x6a>
    2504:	88 e0       	ldi	r24, 0x08	; 8
    2506:	90 e0       	ldi	r25, 0x00	; 0
    2508:	a0 e0       	ldi	r26, 0x00	; 0
    250a:	b0 e0       	ldi	r27, 0x00	; 0
    250c:	04 c0       	rjmp	.+8      	; 0x2516 <__clzsi2+0x6a>
    250e:	88 e1       	ldi	r24, 0x18	; 24
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	a0 e0       	ldi	r26, 0x00	; 0
    2514:	b0 e0       	ldi	r27, 0x00	; 0
    2516:	20 e2       	ldi	r18, 0x20	; 32
    2518:	30 e0       	ldi	r19, 0x00	; 0
    251a:	40 e0       	ldi	r20, 0x00	; 0
    251c:	50 e0       	ldi	r21, 0x00	; 0
    251e:	28 1b       	sub	r18, r24
    2520:	39 0b       	sbc	r19, r25
    2522:	4a 0b       	sbc	r20, r26
    2524:	5b 0b       	sbc	r21, r27
    2526:	57 01       	movw	r10, r14
    2528:	68 01       	movw	r12, r16
    252a:	04 c0       	rjmp	.+8      	; 0x2534 <__clzsi2+0x88>
    252c:	d6 94       	lsr	r13
    252e:	c7 94       	ror	r12
    2530:	b7 94       	ror	r11
    2532:	a7 94       	ror	r10
    2534:	8a 95       	dec	r24
    2536:	d2 f7       	brpl	.-12     	; 0x252c <__clzsi2+0x80>
    2538:	d6 01       	movw	r26, r12
    253a:	c5 01       	movw	r24, r10
    253c:	84 57       	subi	r24, 0x74	; 116
    253e:	9e 4f       	sbci	r25, 0xFE	; 254
    2540:	fc 01       	movw	r30, r24
    2542:	80 81       	ld	r24, Z
    2544:	28 1b       	sub	r18, r24
    2546:	31 09       	sbc	r19, r1
    2548:	41 09       	sbc	r20, r1
    254a:	51 09       	sbc	r21, r1
    254c:	c9 01       	movw	r24, r18
    254e:	1f 91       	pop	r17
    2550:	0f 91       	pop	r16
    2552:	ff 90       	pop	r15
    2554:	ef 90       	pop	r14
    2556:	df 90       	pop	r13
    2558:	cf 90       	pop	r12
    255a:	bf 90       	pop	r11
    255c:	af 90       	pop	r10
    255e:	08 95       	ret

00002560 <__pack_f>:
    2560:	ef 92       	push	r14
    2562:	ff 92       	push	r15
    2564:	0f 93       	push	r16
    2566:	1f 93       	push	r17
    2568:	cf 93       	push	r28
    256a:	df 93       	push	r29
    256c:	fc 01       	movw	r30, r24
    256e:	24 81       	ldd	r18, Z+4	; 0x04
    2570:	35 81       	ldd	r19, Z+5	; 0x05
    2572:	46 81       	ldd	r20, Z+6	; 0x06
    2574:	57 81       	ldd	r21, Z+7	; 0x07
    2576:	61 81       	ldd	r22, Z+1	; 0x01
    2578:	80 81       	ld	r24, Z
    257a:	82 30       	cpi	r24, 0x02	; 2
    257c:	20 f4       	brcc	.+8      	; 0x2586 <__pack_f+0x26>
    257e:	40 61       	ori	r20, 0x10	; 16
    2580:	ef ef       	ldi	r30, 0xFF	; 255
    2582:	f0 e0       	ldi	r31, 0x00	; 0
    2584:	a3 c0       	rjmp	.+326    	; 0x26cc <__pack_f+0x16c>
    2586:	84 30       	cpi	r24, 0x04	; 4
    2588:	09 f4       	brne	.+2      	; 0x258c <__pack_f+0x2c>
    258a:	9b c0       	rjmp	.+310    	; 0x26c2 <__pack_f+0x162>
    258c:	82 30       	cpi	r24, 0x02	; 2
    258e:	09 f4       	brne	.+2      	; 0x2592 <__pack_f+0x32>
    2590:	92 c0       	rjmp	.+292    	; 0x26b6 <__pack_f+0x156>
    2592:	21 15       	cp	r18, r1
    2594:	31 05       	cpc	r19, r1
    2596:	41 05       	cpc	r20, r1
    2598:	51 05       	cpc	r21, r1
    259a:	09 f4       	brne	.+2      	; 0x259e <__pack_f+0x3e>
    259c:	8f c0       	rjmp	.+286    	; 0x26bc <__pack_f+0x15c>
    259e:	02 80       	ldd	r0, Z+2	; 0x02
    25a0:	f3 81       	ldd	r31, Z+3	; 0x03
    25a2:	e0 2d       	mov	r30, r0
    25a4:	8f ef       	ldi	r24, 0xFF	; 255
    25a6:	e2 38       	cpi	r30, 0x82	; 130
    25a8:	f8 07       	cpc	r31, r24
    25aa:	0c f0       	brlt	.+2      	; 0x25ae <__pack_f+0x4e>
    25ac:	5a c0       	rjmp	.+180    	; 0x2662 <__pack_f+0x102>
    25ae:	c2 e8       	ldi	r28, 0x82	; 130
    25b0:	df ef       	ldi	r29, 0xFF	; 255
    25b2:	ce 1b       	sub	r28, r30
    25b4:	df 0b       	sbc	r29, r31
    25b6:	ca 31       	cpi	r28, 0x1A	; 26
    25b8:	d1 05       	cpc	r29, r1
    25ba:	6c f5       	brge	.+90     	; 0x2616 <__pack_f+0xb6>
    25bc:	79 01       	movw	r14, r18
    25be:	8a 01       	movw	r16, r20
    25c0:	0c 2e       	mov	r0, r28
    25c2:	04 c0       	rjmp	.+8      	; 0x25cc <__pack_f+0x6c>
    25c4:	16 95       	lsr	r17
    25c6:	07 95       	ror	r16
    25c8:	f7 94       	ror	r15
    25ca:	e7 94       	ror	r14
    25cc:	0a 94       	dec	r0
    25ce:	d2 f7       	brpl	.-12     	; 0x25c4 <__pack_f+0x64>
    25d0:	81 e0       	ldi	r24, 0x01	; 1
    25d2:	90 e0       	ldi	r25, 0x00	; 0
    25d4:	a0 e0       	ldi	r26, 0x00	; 0
    25d6:	b0 e0       	ldi	r27, 0x00	; 0
    25d8:	0c 2e       	mov	r0, r28
    25da:	04 c0       	rjmp	.+8      	; 0x25e4 <__pack_f+0x84>
    25dc:	88 0f       	add	r24, r24
    25de:	99 1f       	adc	r25, r25
    25e0:	aa 1f       	adc	r26, r26
    25e2:	bb 1f       	adc	r27, r27
    25e4:	0a 94       	dec	r0
    25e6:	d2 f7       	brpl	.-12     	; 0x25dc <__pack_f+0x7c>
    25e8:	01 97       	sbiw	r24, 0x01	; 1
    25ea:	a1 09       	sbc	r26, r1
    25ec:	b1 09       	sbc	r27, r1
    25ee:	82 23       	and	r24, r18
    25f0:	93 23       	and	r25, r19
    25f2:	a4 23       	and	r26, r20
    25f4:	b5 23       	and	r27, r21
    25f6:	21 e0       	ldi	r18, 0x01	; 1
    25f8:	30 e0       	ldi	r19, 0x00	; 0
    25fa:	40 e0       	ldi	r20, 0x00	; 0
    25fc:	50 e0       	ldi	r21, 0x00	; 0
    25fe:	00 97       	sbiw	r24, 0x00	; 0
    2600:	a1 05       	cpc	r26, r1
    2602:	b1 05       	cpc	r27, r1
    2604:	19 f4       	brne	.+6      	; 0x260c <__pack_f+0xac>
    2606:	20 e0       	ldi	r18, 0x00	; 0
    2608:	30 e0       	ldi	r19, 0x00	; 0
    260a:	a9 01       	movw	r20, r18
    260c:	2e 29       	or	r18, r14
    260e:	3f 29       	or	r19, r15
    2610:	40 2b       	or	r20, r16
    2612:	51 2b       	or	r21, r17
    2614:	03 c0       	rjmp	.+6      	; 0x261c <__pack_f+0xbc>
    2616:	20 e0       	ldi	r18, 0x00	; 0
    2618:	30 e0       	ldi	r19, 0x00	; 0
    261a:	a9 01       	movw	r20, r18
    261c:	da 01       	movw	r26, r20
    261e:	c9 01       	movw	r24, r18
    2620:	8f 77       	andi	r24, 0x7F	; 127
    2622:	90 70       	andi	r25, 0x00	; 0
    2624:	a0 70       	andi	r26, 0x00	; 0
    2626:	b0 70       	andi	r27, 0x00	; 0
    2628:	80 34       	cpi	r24, 0x40	; 64
    262a:	91 05       	cpc	r25, r1
    262c:	a1 05       	cpc	r26, r1
    262e:	b1 05       	cpc	r27, r1
    2630:	39 f4       	brne	.+14     	; 0x2640 <__pack_f+0xe0>
    2632:	27 ff       	sbrs	r18, 7
    2634:	09 c0       	rjmp	.+18     	; 0x2648 <__pack_f+0xe8>
    2636:	20 5c       	subi	r18, 0xC0	; 192
    2638:	3f 4f       	sbci	r19, 0xFF	; 255
    263a:	4f 4f       	sbci	r20, 0xFF	; 255
    263c:	5f 4f       	sbci	r21, 0xFF	; 255
    263e:	04 c0       	rjmp	.+8      	; 0x2648 <__pack_f+0xe8>
    2640:	21 5c       	subi	r18, 0xC1	; 193
    2642:	3f 4f       	sbci	r19, 0xFF	; 255
    2644:	4f 4f       	sbci	r20, 0xFF	; 255
    2646:	5f 4f       	sbci	r21, 0xFF	; 255
    2648:	e1 e0       	ldi	r30, 0x01	; 1
    264a:	f0 e0       	ldi	r31, 0x00	; 0
    264c:	20 30       	cpi	r18, 0x00	; 0
    264e:	80 e0       	ldi	r24, 0x00	; 0
    2650:	38 07       	cpc	r19, r24
    2652:	80 e0       	ldi	r24, 0x00	; 0
    2654:	48 07       	cpc	r20, r24
    2656:	80 e4       	ldi	r24, 0x40	; 64
    2658:	58 07       	cpc	r21, r24
    265a:	28 f5       	brcc	.+74     	; 0x26a6 <__pack_f+0x146>
    265c:	e0 e0       	ldi	r30, 0x00	; 0
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	22 c0       	rjmp	.+68     	; 0x26a6 <__pack_f+0x146>
    2662:	e0 38       	cpi	r30, 0x80	; 128
    2664:	f1 05       	cpc	r31, r1
    2666:	6c f5       	brge	.+90     	; 0x26c2 <__pack_f+0x162>
    2668:	e1 58       	subi	r30, 0x81	; 129
    266a:	ff 4f       	sbci	r31, 0xFF	; 255
    266c:	da 01       	movw	r26, r20
    266e:	c9 01       	movw	r24, r18
    2670:	8f 77       	andi	r24, 0x7F	; 127
    2672:	90 70       	andi	r25, 0x00	; 0
    2674:	a0 70       	andi	r26, 0x00	; 0
    2676:	b0 70       	andi	r27, 0x00	; 0
    2678:	80 34       	cpi	r24, 0x40	; 64
    267a:	91 05       	cpc	r25, r1
    267c:	a1 05       	cpc	r26, r1
    267e:	b1 05       	cpc	r27, r1
    2680:	39 f4       	brne	.+14     	; 0x2690 <__pack_f+0x130>
    2682:	27 ff       	sbrs	r18, 7
    2684:	09 c0       	rjmp	.+18     	; 0x2698 <__pack_f+0x138>
    2686:	20 5c       	subi	r18, 0xC0	; 192
    2688:	3f 4f       	sbci	r19, 0xFF	; 255
    268a:	4f 4f       	sbci	r20, 0xFF	; 255
    268c:	5f 4f       	sbci	r21, 0xFF	; 255
    268e:	04 c0       	rjmp	.+8      	; 0x2698 <__pack_f+0x138>
    2690:	21 5c       	subi	r18, 0xC1	; 193
    2692:	3f 4f       	sbci	r19, 0xFF	; 255
    2694:	4f 4f       	sbci	r20, 0xFF	; 255
    2696:	5f 4f       	sbci	r21, 0xFF	; 255
    2698:	57 ff       	sbrs	r21, 7
    269a:	05 c0       	rjmp	.+10     	; 0x26a6 <__pack_f+0x146>
    269c:	56 95       	lsr	r21
    269e:	47 95       	ror	r20
    26a0:	37 95       	ror	r19
    26a2:	27 95       	ror	r18
    26a4:	31 96       	adiw	r30, 0x01	; 1
    26a6:	87 e0       	ldi	r24, 0x07	; 7
    26a8:	56 95       	lsr	r21
    26aa:	47 95       	ror	r20
    26ac:	37 95       	ror	r19
    26ae:	27 95       	ror	r18
    26b0:	8a 95       	dec	r24
    26b2:	d1 f7       	brne	.-12     	; 0x26a8 <__pack_f+0x148>
    26b4:	0b c0       	rjmp	.+22     	; 0x26cc <__pack_f+0x16c>
    26b6:	e0 e0       	ldi	r30, 0x00	; 0
    26b8:	f0 e0       	ldi	r31, 0x00	; 0
    26ba:	05 c0       	rjmp	.+10     	; 0x26c6 <__pack_f+0x166>
    26bc:	e0 e0       	ldi	r30, 0x00	; 0
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	05 c0       	rjmp	.+10     	; 0x26cc <__pack_f+0x16c>
    26c2:	ef ef       	ldi	r30, 0xFF	; 255
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	20 e0       	ldi	r18, 0x00	; 0
    26c8:	30 e0       	ldi	r19, 0x00	; 0
    26ca:	a9 01       	movw	r20, r18
    26cc:	8e 2f       	mov	r24, r30
    26ce:	87 95       	ror	r24
    26d0:	88 27       	eor	r24, r24
    26d2:	87 95       	ror	r24
    26d4:	94 2f       	mov	r25, r20
    26d6:	9f 77       	andi	r25, 0x7F	; 127
    26d8:	67 95       	ror	r22
    26da:	66 27       	eor	r22, r22
    26dc:	67 95       	ror	r22
    26de:	e6 95       	lsr	r30
    26e0:	e2 2e       	mov	r14, r18
    26e2:	a9 2f       	mov	r26, r25
    26e4:	a8 2b       	or	r26, r24
    26e6:	fe 2f       	mov	r31, r30
    26e8:	f6 2b       	or	r31, r22
    26ea:	62 2f       	mov	r22, r18
    26ec:	73 2f       	mov	r23, r19
    26ee:	8a 2f       	mov	r24, r26
    26f0:	9f 2f       	mov	r25, r31
    26f2:	cd b7       	in	r28, 0x3d	; 61
    26f4:	de b7       	in	r29, 0x3e	; 62
    26f6:	e6 e0       	ldi	r30, 0x06	; 6
    26f8:	0c 94 8f 14 	jmp	0x291e	; 0x291e <__epilogue_restores__+0x18>

000026fc <__unpack_f>:
    26fc:	dc 01       	movw	r26, r24
    26fe:	fb 01       	movw	r30, r22
    2700:	2c 91       	ld	r18, X
    2702:	11 96       	adiw	r26, 0x01	; 1
    2704:	3c 91       	ld	r19, X
    2706:	11 97       	sbiw	r26, 0x01	; 1
    2708:	12 96       	adiw	r26, 0x02	; 2
    270a:	8c 91       	ld	r24, X
    270c:	12 97       	sbiw	r26, 0x02	; 2
    270e:	48 2f       	mov	r20, r24
    2710:	4f 77       	andi	r20, 0x7F	; 127
    2712:	50 e0       	ldi	r21, 0x00	; 0
    2714:	98 2f       	mov	r25, r24
    2716:	99 1f       	adc	r25, r25
    2718:	99 27       	eor	r25, r25
    271a:	99 1f       	adc	r25, r25
    271c:	13 96       	adiw	r26, 0x03	; 3
    271e:	6c 91       	ld	r22, X
    2720:	13 97       	sbiw	r26, 0x03	; 3
    2722:	86 2f       	mov	r24, r22
    2724:	88 0f       	add	r24, r24
    2726:	89 2b       	or	r24, r25
    2728:	90 e0       	ldi	r25, 0x00	; 0
    272a:	66 1f       	adc	r22, r22
    272c:	66 27       	eor	r22, r22
    272e:	66 1f       	adc	r22, r22
    2730:	61 83       	std	Z+1, r22	; 0x01
    2732:	00 97       	sbiw	r24, 0x00	; 0
    2734:	39 f5       	brne	.+78     	; 0x2784 <__unpack_f+0x88>
    2736:	21 15       	cp	r18, r1
    2738:	31 05       	cpc	r19, r1
    273a:	41 05       	cpc	r20, r1
    273c:	51 05       	cpc	r21, r1
    273e:	11 f4       	brne	.+4      	; 0x2744 <__unpack_f+0x48>
    2740:	82 e0       	ldi	r24, 0x02	; 2
    2742:	29 c0       	rjmp	.+82     	; 0x2796 <__unpack_f+0x9a>
    2744:	82 e8       	ldi	r24, 0x82	; 130
    2746:	9f ef       	ldi	r25, 0xFF	; 255
    2748:	93 83       	std	Z+3, r25	; 0x03
    274a:	82 83       	std	Z+2, r24	; 0x02
    274c:	67 e0       	ldi	r22, 0x07	; 7
    274e:	22 0f       	add	r18, r18
    2750:	33 1f       	adc	r19, r19
    2752:	44 1f       	adc	r20, r20
    2754:	55 1f       	adc	r21, r21
    2756:	6a 95       	dec	r22
    2758:	d1 f7       	brne	.-12     	; 0x274e <__unpack_f+0x52>
    275a:	83 e0       	ldi	r24, 0x03	; 3
    275c:	80 83       	st	Z, r24
    275e:	09 c0       	rjmp	.+18     	; 0x2772 <__unpack_f+0x76>
    2760:	22 0f       	add	r18, r18
    2762:	33 1f       	adc	r19, r19
    2764:	44 1f       	adc	r20, r20
    2766:	55 1f       	adc	r21, r21
    2768:	82 81       	ldd	r24, Z+2	; 0x02
    276a:	93 81       	ldd	r25, Z+3	; 0x03
    276c:	01 97       	sbiw	r24, 0x01	; 1
    276e:	93 83       	std	Z+3, r25	; 0x03
    2770:	82 83       	std	Z+2, r24	; 0x02
    2772:	20 30       	cpi	r18, 0x00	; 0
    2774:	80 e0       	ldi	r24, 0x00	; 0
    2776:	38 07       	cpc	r19, r24
    2778:	80 e0       	ldi	r24, 0x00	; 0
    277a:	48 07       	cpc	r20, r24
    277c:	80 e4       	ldi	r24, 0x40	; 64
    277e:	58 07       	cpc	r21, r24
    2780:	78 f3       	brcs	.-34     	; 0x2760 <__unpack_f+0x64>
    2782:	20 c0       	rjmp	.+64     	; 0x27c4 <__unpack_f+0xc8>
    2784:	8f 3f       	cpi	r24, 0xFF	; 255
    2786:	91 05       	cpc	r25, r1
    2788:	79 f4       	brne	.+30     	; 0x27a8 <__unpack_f+0xac>
    278a:	21 15       	cp	r18, r1
    278c:	31 05       	cpc	r19, r1
    278e:	41 05       	cpc	r20, r1
    2790:	51 05       	cpc	r21, r1
    2792:	19 f4       	brne	.+6      	; 0x279a <__unpack_f+0x9e>
    2794:	84 e0       	ldi	r24, 0x04	; 4
    2796:	80 83       	st	Z, r24
    2798:	08 95       	ret
    279a:	44 ff       	sbrs	r20, 4
    279c:	03 c0       	rjmp	.+6      	; 0x27a4 <__unpack_f+0xa8>
    279e:	81 e0       	ldi	r24, 0x01	; 1
    27a0:	80 83       	st	Z, r24
    27a2:	10 c0       	rjmp	.+32     	; 0x27c4 <__unpack_f+0xc8>
    27a4:	10 82       	st	Z, r1
    27a6:	0e c0       	rjmp	.+28     	; 0x27c4 <__unpack_f+0xc8>
    27a8:	8f 57       	subi	r24, 0x7F	; 127
    27aa:	90 40       	sbci	r25, 0x00	; 0
    27ac:	93 83       	std	Z+3, r25	; 0x03
    27ae:	82 83       	std	Z+2, r24	; 0x02
    27b0:	83 e0       	ldi	r24, 0x03	; 3
    27b2:	80 83       	st	Z, r24
    27b4:	87 e0       	ldi	r24, 0x07	; 7
    27b6:	22 0f       	add	r18, r18
    27b8:	33 1f       	adc	r19, r19
    27ba:	44 1f       	adc	r20, r20
    27bc:	55 1f       	adc	r21, r21
    27be:	8a 95       	dec	r24
    27c0:	d1 f7       	brne	.-12     	; 0x27b6 <__unpack_f+0xba>
    27c2:	50 64       	ori	r21, 0x40	; 64
    27c4:	24 83       	std	Z+4, r18	; 0x04
    27c6:	35 83       	std	Z+5, r19	; 0x05
    27c8:	46 83       	std	Z+6, r20	; 0x06
    27ca:	57 83       	std	Z+7, r21	; 0x07
    27cc:	08 95       	ret

000027ce <__fpcmp_parts_f>:
    27ce:	fc 01       	movw	r30, r24
    27d0:	db 01       	movw	r26, r22
    27d2:	90 81       	ld	r25, Z
    27d4:	92 30       	cpi	r25, 0x02	; 2
    27d6:	08 f4       	brcc	.+2      	; 0x27da <__fpcmp_parts_f+0xc>
    27d8:	49 c0       	rjmp	.+146    	; 0x286c <__fpcmp_parts_f+0x9e>
    27da:	8c 91       	ld	r24, X
    27dc:	82 30       	cpi	r24, 0x02	; 2
    27de:	08 f4       	brcc	.+2      	; 0x27e2 <__fpcmp_parts_f+0x14>
    27e0:	45 c0       	rjmp	.+138    	; 0x286c <__fpcmp_parts_f+0x9e>
    27e2:	94 30       	cpi	r25, 0x04	; 4
    27e4:	51 f4       	brne	.+20     	; 0x27fa <__fpcmp_parts_f+0x2c>
    27e6:	61 81       	ldd	r22, Z+1	; 0x01
    27e8:	84 30       	cpi	r24, 0x04	; 4
    27ea:	b1 f5       	brne	.+108    	; 0x2858 <__fpcmp_parts_f+0x8a>
    27ec:	11 96       	adiw	r26, 0x01	; 1
    27ee:	2c 91       	ld	r18, X
    27f0:	11 97       	sbiw	r26, 0x01	; 1
    27f2:	30 e0       	ldi	r19, 0x00	; 0
    27f4:	26 1b       	sub	r18, r22
    27f6:	31 09       	sbc	r19, r1
    27f8:	41 c0       	rjmp	.+130    	; 0x287c <__fpcmp_parts_f+0xae>
    27fa:	84 30       	cpi	r24, 0x04	; 4
    27fc:	21 f0       	breq	.+8      	; 0x2806 <__fpcmp_parts_f+0x38>
    27fe:	92 30       	cpi	r25, 0x02	; 2
    2800:	41 f4       	brne	.+16     	; 0x2812 <__fpcmp_parts_f+0x44>
    2802:	82 30       	cpi	r24, 0x02	; 2
    2804:	b1 f1       	breq	.+108    	; 0x2872 <__fpcmp_parts_f+0xa4>
    2806:	11 96       	adiw	r26, 0x01	; 1
    2808:	8c 91       	ld	r24, X
    280a:	11 97       	sbiw	r26, 0x01	; 1
    280c:	88 23       	and	r24, r24
    280e:	a1 f1       	breq	.+104    	; 0x2878 <__fpcmp_parts_f+0xaa>
    2810:	2d c0       	rjmp	.+90     	; 0x286c <__fpcmp_parts_f+0x9e>
    2812:	61 81       	ldd	r22, Z+1	; 0x01
    2814:	82 30       	cpi	r24, 0x02	; 2
    2816:	01 f1       	breq	.+64     	; 0x2858 <__fpcmp_parts_f+0x8a>
    2818:	11 96       	adiw	r26, 0x01	; 1
    281a:	8c 91       	ld	r24, X
    281c:	11 97       	sbiw	r26, 0x01	; 1
    281e:	68 17       	cp	r22, r24
    2820:	d9 f4       	brne	.+54     	; 0x2858 <__fpcmp_parts_f+0x8a>
    2822:	22 81       	ldd	r18, Z+2	; 0x02
    2824:	33 81       	ldd	r19, Z+3	; 0x03
    2826:	12 96       	adiw	r26, 0x02	; 2
    2828:	8d 91       	ld	r24, X+
    282a:	9c 91       	ld	r25, X
    282c:	13 97       	sbiw	r26, 0x03	; 3
    282e:	82 17       	cp	r24, r18
    2830:	93 07       	cpc	r25, r19
    2832:	94 f0       	brlt	.+36     	; 0x2858 <__fpcmp_parts_f+0x8a>
    2834:	28 17       	cp	r18, r24
    2836:	39 07       	cpc	r19, r25
    2838:	bc f0       	brlt	.+46     	; 0x2868 <__fpcmp_parts_f+0x9a>
    283a:	24 81       	ldd	r18, Z+4	; 0x04
    283c:	35 81       	ldd	r19, Z+5	; 0x05
    283e:	46 81       	ldd	r20, Z+6	; 0x06
    2840:	57 81       	ldd	r21, Z+7	; 0x07
    2842:	14 96       	adiw	r26, 0x04	; 4
    2844:	8d 91       	ld	r24, X+
    2846:	9d 91       	ld	r25, X+
    2848:	0d 90       	ld	r0, X+
    284a:	bc 91       	ld	r27, X
    284c:	a0 2d       	mov	r26, r0
    284e:	82 17       	cp	r24, r18
    2850:	93 07       	cpc	r25, r19
    2852:	a4 07       	cpc	r26, r20
    2854:	b5 07       	cpc	r27, r21
    2856:	18 f4       	brcc	.+6      	; 0x285e <__fpcmp_parts_f+0x90>
    2858:	66 23       	and	r22, r22
    285a:	41 f0       	breq	.+16     	; 0x286c <__fpcmp_parts_f+0x9e>
    285c:	0d c0       	rjmp	.+26     	; 0x2878 <__fpcmp_parts_f+0xaa>
    285e:	28 17       	cp	r18, r24
    2860:	39 07       	cpc	r19, r25
    2862:	4a 07       	cpc	r20, r26
    2864:	5b 07       	cpc	r21, r27
    2866:	28 f4       	brcc	.+10     	; 0x2872 <__fpcmp_parts_f+0xa4>
    2868:	66 23       	and	r22, r22
    286a:	31 f0       	breq	.+12     	; 0x2878 <__fpcmp_parts_f+0xaa>
    286c:	21 e0       	ldi	r18, 0x01	; 1
    286e:	30 e0       	ldi	r19, 0x00	; 0
    2870:	05 c0       	rjmp	.+10     	; 0x287c <__fpcmp_parts_f+0xae>
    2872:	20 e0       	ldi	r18, 0x00	; 0
    2874:	30 e0       	ldi	r19, 0x00	; 0
    2876:	02 c0       	rjmp	.+4      	; 0x287c <__fpcmp_parts_f+0xae>
    2878:	2f ef       	ldi	r18, 0xFF	; 255
    287a:	3f ef       	ldi	r19, 0xFF	; 255
    287c:	c9 01       	movw	r24, r18
    287e:	08 95       	ret

00002880 <__divmodhi4>:
    2880:	97 fb       	bst	r25, 7
    2882:	09 2e       	mov	r0, r25
    2884:	07 26       	eor	r0, r23
    2886:	0a d0       	rcall	.+20     	; 0x289c <__divmodhi4_neg1>
    2888:	77 fd       	sbrc	r23, 7
    288a:	04 d0       	rcall	.+8      	; 0x2894 <__divmodhi4_neg2>
    288c:	0c d0       	rcall	.+24     	; 0x28a6 <__udivmodhi4>
    288e:	06 d0       	rcall	.+12     	; 0x289c <__divmodhi4_neg1>
    2890:	00 20       	and	r0, r0
    2892:	1a f4       	brpl	.+6      	; 0x289a <__divmodhi4_exit>

00002894 <__divmodhi4_neg2>:
    2894:	70 95       	com	r23
    2896:	61 95       	neg	r22
    2898:	7f 4f       	sbci	r23, 0xFF	; 255

0000289a <__divmodhi4_exit>:
    289a:	08 95       	ret

0000289c <__divmodhi4_neg1>:
    289c:	f6 f7       	brtc	.-4      	; 0x289a <__divmodhi4_exit>
    289e:	90 95       	com	r25
    28a0:	81 95       	neg	r24
    28a2:	9f 4f       	sbci	r25, 0xFF	; 255
    28a4:	08 95       	ret

000028a6 <__udivmodhi4>:
    28a6:	aa 1b       	sub	r26, r26
    28a8:	bb 1b       	sub	r27, r27
    28aa:	51 e1       	ldi	r21, 0x11	; 17
    28ac:	07 c0       	rjmp	.+14     	; 0x28bc <__udivmodhi4_ep>

000028ae <__udivmodhi4_loop>:
    28ae:	aa 1f       	adc	r26, r26
    28b0:	bb 1f       	adc	r27, r27
    28b2:	a6 17       	cp	r26, r22
    28b4:	b7 07       	cpc	r27, r23
    28b6:	10 f0       	brcs	.+4      	; 0x28bc <__udivmodhi4_ep>
    28b8:	a6 1b       	sub	r26, r22
    28ba:	b7 0b       	sbc	r27, r23

000028bc <__udivmodhi4_ep>:
    28bc:	88 1f       	adc	r24, r24
    28be:	99 1f       	adc	r25, r25
    28c0:	5a 95       	dec	r21
    28c2:	a9 f7       	brne	.-22     	; 0x28ae <__udivmodhi4_loop>
    28c4:	80 95       	com	r24
    28c6:	90 95       	com	r25
    28c8:	bc 01       	movw	r22, r24
    28ca:	cd 01       	movw	r24, r26
    28cc:	08 95       	ret

000028ce <__prologue_saves__>:
    28ce:	2f 92       	push	r2
    28d0:	3f 92       	push	r3
    28d2:	4f 92       	push	r4
    28d4:	5f 92       	push	r5
    28d6:	6f 92       	push	r6
    28d8:	7f 92       	push	r7
    28da:	8f 92       	push	r8
    28dc:	9f 92       	push	r9
    28de:	af 92       	push	r10
    28e0:	bf 92       	push	r11
    28e2:	cf 92       	push	r12
    28e4:	df 92       	push	r13
    28e6:	ef 92       	push	r14
    28e8:	ff 92       	push	r15
    28ea:	0f 93       	push	r16
    28ec:	1f 93       	push	r17
    28ee:	cf 93       	push	r28
    28f0:	df 93       	push	r29
    28f2:	cd b7       	in	r28, 0x3d	; 61
    28f4:	de b7       	in	r29, 0x3e	; 62
    28f6:	ca 1b       	sub	r28, r26
    28f8:	db 0b       	sbc	r29, r27
    28fa:	0f b6       	in	r0, 0x3f	; 63
    28fc:	f8 94       	cli
    28fe:	de bf       	out	0x3e, r29	; 62
    2900:	0f be       	out	0x3f, r0	; 63
    2902:	cd bf       	out	0x3d, r28	; 61
    2904:	09 94       	ijmp

00002906 <__epilogue_restores__>:
    2906:	2a 88       	ldd	r2, Y+18	; 0x12
    2908:	39 88       	ldd	r3, Y+17	; 0x11
    290a:	48 88       	ldd	r4, Y+16	; 0x10
    290c:	5f 84       	ldd	r5, Y+15	; 0x0f
    290e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2910:	7d 84       	ldd	r7, Y+13	; 0x0d
    2912:	8c 84       	ldd	r8, Y+12	; 0x0c
    2914:	9b 84       	ldd	r9, Y+11	; 0x0b
    2916:	aa 84       	ldd	r10, Y+10	; 0x0a
    2918:	b9 84       	ldd	r11, Y+9	; 0x09
    291a:	c8 84       	ldd	r12, Y+8	; 0x08
    291c:	df 80       	ldd	r13, Y+7	; 0x07
    291e:	ee 80       	ldd	r14, Y+6	; 0x06
    2920:	fd 80       	ldd	r15, Y+5	; 0x05
    2922:	0c 81       	ldd	r16, Y+4	; 0x04
    2924:	1b 81       	ldd	r17, Y+3	; 0x03
    2926:	aa 81       	ldd	r26, Y+2	; 0x02
    2928:	b9 81       	ldd	r27, Y+1	; 0x01
    292a:	ce 0f       	add	r28, r30
    292c:	d1 1d       	adc	r29, r1
    292e:	0f b6       	in	r0, 0x3f	; 63
    2930:	f8 94       	cli
    2932:	de bf       	out	0x3e, r29	; 62
    2934:	0f be       	out	0x3f, r0	; 63
    2936:	cd bf       	out	0x3d, r28	; 61
    2938:	ed 01       	movw	r28, r26
    293a:	08 95       	ret

0000293c <fdevopen>:
    293c:	0f 93       	push	r16
    293e:	1f 93       	push	r17
    2940:	cf 93       	push	r28
    2942:	df 93       	push	r29
    2944:	8c 01       	movw	r16, r24
    2946:	eb 01       	movw	r28, r22
    2948:	00 97       	sbiw	r24, 0x00	; 0
    294a:	11 f4       	brne	.+4      	; 0x2950 <fdevopen+0x14>
    294c:	20 97       	sbiw	r28, 0x00	; 0
    294e:	c9 f1       	breq	.+114    	; 0x29c2 <fdevopen+0x86>
    2950:	81 e0       	ldi	r24, 0x01	; 1
    2952:	90 e0       	ldi	r25, 0x00	; 0
    2954:	6e e0       	ldi	r22, 0x0E	; 14
    2956:	70 e0       	ldi	r23, 0x00	; 0
    2958:	0e 94 42 17 	call	0x2e84	; 0x2e84 <calloc>
    295c:	fc 01       	movw	r30, r24
    295e:	9c 01       	movw	r18, r24
    2960:	00 97       	sbiw	r24, 0x00	; 0
    2962:	89 f1       	breq	.+98     	; 0x29c6 <fdevopen+0x8a>
    2964:	80 e8       	ldi	r24, 0x80	; 128
    2966:	83 83       	std	Z+3, r24	; 0x03
    2968:	20 97       	sbiw	r28, 0x00	; 0
    296a:	71 f0       	breq	.+28     	; 0x2988 <fdevopen+0x4c>
    296c:	d3 87       	std	Z+11, r29	; 0x0b
    296e:	c2 87       	std	Z+10, r28	; 0x0a
    2970:	81 e8       	ldi	r24, 0x81	; 129
    2972:	83 83       	std	Z+3, r24	; 0x03
    2974:	80 91 9e 02 	lds	r24, 0x029E
    2978:	90 91 9f 02 	lds	r25, 0x029F
    297c:	00 97       	sbiw	r24, 0x00	; 0
    297e:	21 f4       	brne	.+8      	; 0x2988 <fdevopen+0x4c>
    2980:	f0 93 9f 02 	sts	0x029F, r31
    2984:	e0 93 9e 02 	sts	0x029E, r30
    2988:	01 15       	cp	r16, r1
    298a:	11 05       	cpc	r17, r1
    298c:	e1 f0       	breq	.+56     	; 0x29c6 <fdevopen+0x8a>
    298e:	11 87       	std	Z+9, r17	; 0x09
    2990:	00 87       	std	Z+8, r16	; 0x08
    2992:	83 81       	ldd	r24, Z+3	; 0x03
    2994:	82 60       	ori	r24, 0x02	; 2
    2996:	83 83       	std	Z+3, r24	; 0x03
    2998:	80 91 a0 02 	lds	r24, 0x02A0
    299c:	90 91 a1 02 	lds	r25, 0x02A1
    29a0:	00 97       	sbiw	r24, 0x00	; 0
    29a2:	89 f4       	brne	.+34     	; 0x29c6 <fdevopen+0x8a>
    29a4:	f0 93 a1 02 	sts	0x02A1, r31
    29a8:	e0 93 a0 02 	sts	0x02A0, r30
    29ac:	80 91 a2 02 	lds	r24, 0x02A2
    29b0:	90 91 a3 02 	lds	r25, 0x02A3
    29b4:	00 97       	sbiw	r24, 0x00	; 0
    29b6:	39 f4       	brne	.+14     	; 0x29c6 <fdevopen+0x8a>
    29b8:	f0 93 a3 02 	sts	0x02A3, r31
    29bc:	e0 93 a2 02 	sts	0x02A2, r30
    29c0:	02 c0       	rjmp	.+4      	; 0x29c6 <fdevopen+0x8a>
    29c2:	20 e0       	ldi	r18, 0x00	; 0
    29c4:	30 e0       	ldi	r19, 0x00	; 0
    29c6:	c9 01       	movw	r24, r18
    29c8:	df 91       	pop	r29
    29ca:	cf 91       	pop	r28
    29cc:	1f 91       	pop	r17
    29ce:	0f 91       	pop	r16
    29d0:	08 95       	ret

000029d2 <printf>:
    29d2:	df 93       	push	r29
    29d4:	cf 93       	push	r28
    29d6:	cd b7       	in	r28, 0x3d	; 61
    29d8:	de b7       	in	r29, 0x3e	; 62
    29da:	fe 01       	movw	r30, r28
    29dc:	35 96       	adiw	r30, 0x05	; 5
    29de:	61 91       	ld	r22, Z+
    29e0:	71 91       	ld	r23, Z+
    29e2:	80 91 a0 02 	lds	r24, 0x02A0
    29e6:	90 91 a1 02 	lds	r25, 0x02A1
    29ea:	af 01       	movw	r20, r30
    29ec:	0e 94 32 15 	call	0x2a64	; 0x2a64 <vfprintf>
    29f0:	cf 91       	pop	r28
    29f2:	df 91       	pop	r29
    29f4:	08 95       	ret

000029f6 <puts>:
    29f6:	ef 92       	push	r14
    29f8:	ff 92       	push	r15
    29fa:	0f 93       	push	r16
    29fc:	1f 93       	push	r17
    29fe:	cf 93       	push	r28
    2a00:	df 93       	push	r29
    2a02:	8c 01       	movw	r16, r24
    2a04:	e0 91 a0 02 	lds	r30, 0x02A0
    2a08:	f0 91 a1 02 	lds	r31, 0x02A1
    2a0c:	83 81       	ldd	r24, Z+3	; 0x03
    2a0e:	81 ff       	sbrs	r24, 1
    2a10:	1f c0       	rjmp	.+62     	; 0x2a50 <puts+0x5a>
    2a12:	c0 e0       	ldi	r28, 0x00	; 0
    2a14:	d0 e0       	ldi	r29, 0x00	; 0
    2a16:	0a c0       	rjmp	.+20     	; 0x2a2c <puts+0x36>
    2a18:	db 01       	movw	r26, r22
    2a1a:	18 96       	adiw	r26, 0x08	; 8
    2a1c:	ed 91       	ld	r30, X+
    2a1e:	fc 91       	ld	r31, X
    2a20:	19 97       	sbiw	r26, 0x09	; 9
    2a22:	09 95       	icall
    2a24:	00 97       	sbiw	r24, 0x00	; 0
    2a26:	11 f0       	breq	.+4      	; 0x2a2c <puts+0x36>
    2a28:	cf ef       	ldi	r28, 0xFF	; 255
    2a2a:	df ef       	ldi	r29, 0xFF	; 255
    2a2c:	f8 01       	movw	r30, r16
    2a2e:	81 91       	ld	r24, Z+
    2a30:	8f 01       	movw	r16, r30
    2a32:	60 91 a0 02 	lds	r22, 0x02A0
    2a36:	70 91 a1 02 	lds	r23, 0x02A1
    2a3a:	88 23       	and	r24, r24
    2a3c:	69 f7       	brne	.-38     	; 0x2a18 <puts+0x22>
    2a3e:	db 01       	movw	r26, r22
    2a40:	18 96       	adiw	r26, 0x08	; 8
    2a42:	ed 91       	ld	r30, X+
    2a44:	fc 91       	ld	r31, X
    2a46:	19 97       	sbiw	r26, 0x09	; 9
    2a48:	8a e0       	ldi	r24, 0x0A	; 10
    2a4a:	09 95       	icall
    2a4c:	00 97       	sbiw	r24, 0x00	; 0
    2a4e:	11 f0       	breq	.+4      	; 0x2a54 <puts+0x5e>
    2a50:	cf ef       	ldi	r28, 0xFF	; 255
    2a52:	df ef       	ldi	r29, 0xFF	; 255
    2a54:	ce 01       	movw	r24, r28
    2a56:	df 91       	pop	r29
    2a58:	cf 91       	pop	r28
    2a5a:	1f 91       	pop	r17
    2a5c:	0f 91       	pop	r16
    2a5e:	ff 90       	pop	r15
    2a60:	ef 90       	pop	r14
    2a62:	08 95       	ret

00002a64 <vfprintf>:
    2a64:	2f 92       	push	r2
    2a66:	3f 92       	push	r3
    2a68:	4f 92       	push	r4
    2a6a:	5f 92       	push	r5
    2a6c:	6f 92       	push	r6
    2a6e:	7f 92       	push	r7
    2a70:	8f 92       	push	r8
    2a72:	9f 92       	push	r9
    2a74:	af 92       	push	r10
    2a76:	bf 92       	push	r11
    2a78:	cf 92       	push	r12
    2a7a:	df 92       	push	r13
    2a7c:	ef 92       	push	r14
    2a7e:	ff 92       	push	r15
    2a80:	0f 93       	push	r16
    2a82:	1f 93       	push	r17
    2a84:	df 93       	push	r29
    2a86:	cf 93       	push	r28
    2a88:	cd b7       	in	r28, 0x3d	; 61
    2a8a:	de b7       	in	r29, 0x3e	; 62
    2a8c:	2c 97       	sbiw	r28, 0x0c	; 12
    2a8e:	0f b6       	in	r0, 0x3f	; 63
    2a90:	f8 94       	cli
    2a92:	de bf       	out	0x3e, r29	; 62
    2a94:	0f be       	out	0x3f, r0	; 63
    2a96:	cd bf       	out	0x3d, r28	; 61
    2a98:	6c 01       	movw	r12, r24
    2a9a:	1b 01       	movw	r2, r22
    2a9c:	8a 01       	movw	r16, r20
    2a9e:	fc 01       	movw	r30, r24
    2aa0:	17 82       	std	Z+7, r1	; 0x07
    2aa2:	16 82       	std	Z+6, r1	; 0x06
    2aa4:	83 81       	ldd	r24, Z+3	; 0x03
    2aa6:	81 ff       	sbrs	r24, 1
    2aa8:	d1 c1       	rjmp	.+930    	; 0x2e4c <vfprintf+0x3e8>
    2aaa:	2e 01       	movw	r4, r28
    2aac:	08 94       	sec
    2aae:	41 1c       	adc	r4, r1
    2ab0:	51 1c       	adc	r5, r1
    2ab2:	f6 01       	movw	r30, r12
    2ab4:	93 81       	ldd	r25, Z+3	; 0x03
    2ab6:	f1 01       	movw	r30, r2
    2ab8:	93 fd       	sbrc	r25, 3
    2aba:	85 91       	lpm	r24, Z+
    2abc:	93 ff       	sbrs	r25, 3
    2abe:	81 91       	ld	r24, Z+
    2ac0:	1f 01       	movw	r2, r30
    2ac2:	88 23       	and	r24, r24
    2ac4:	09 f4       	brne	.+2      	; 0x2ac8 <vfprintf+0x64>
    2ac6:	be c1       	rjmp	.+892    	; 0x2e44 <vfprintf+0x3e0>
    2ac8:	85 32       	cpi	r24, 0x25	; 37
    2aca:	39 f4       	brne	.+14     	; 0x2ada <vfprintf+0x76>
    2acc:	93 fd       	sbrc	r25, 3
    2ace:	85 91       	lpm	r24, Z+
    2ad0:	93 ff       	sbrs	r25, 3
    2ad2:	81 91       	ld	r24, Z+
    2ad4:	1f 01       	movw	r2, r30
    2ad6:	85 32       	cpi	r24, 0x25	; 37
    2ad8:	29 f4       	brne	.+10     	; 0x2ae4 <vfprintf+0x80>
    2ada:	90 e0       	ldi	r25, 0x00	; 0
    2adc:	b6 01       	movw	r22, r12
    2ade:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2ae2:	e7 cf       	rjmp	.-50     	; 0x2ab2 <vfprintf+0x4e>
    2ae4:	ee 24       	eor	r14, r14
    2ae6:	ff 24       	eor	r15, r15
    2ae8:	20 e0       	ldi	r18, 0x00	; 0
    2aea:	20 32       	cpi	r18, 0x20	; 32
    2aec:	b0 f4       	brcc	.+44     	; 0x2b1a <vfprintf+0xb6>
    2aee:	8b 32       	cpi	r24, 0x2B	; 43
    2af0:	69 f0       	breq	.+26     	; 0x2b0c <vfprintf+0xa8>
    2af2:	8c 32       	cpi	r24, 0x2C	; 44
    2af4:	28 f4       	brcc	.+10     	; 0x2b00 <vfprintf+0x9c>
    2af6:	80 32       	cpi	r24, 0x20	; 32
    2af8:	51 f0       	breq	.+20     	; 0x2b0e <vfprintf+0xaa>
    2afa:	83 32       	cpi	r24, 0x23	; 35
    2afc:	71 f4       	brne	.+28     	; 0x2b1a <vfprintf+0xb6>
    2afe:	0b c0       	rjmp	.+22     	; 0x2b16 <vfprintf+0xb2>
    2b00:	8d 32       	cpi	r24, 0x2D	; 45
    2b02:	39 f0       	breq	.+14     	; 0x2b12 <vfprintf+0xae>
    2b04:	80 33       	cpi	r24, 0x30	; 48
    2b06:	49 f4       	brne	.+18     	; 0x2b1a <vfprintf+0xb6>
    2b08:	21 60       	ori	r18, 0x01	; 1
    2b0a:	2c c0       	rjmp	.+88     	; 0x2b64 <vfprintf+0x100>
    2b0c:	22 60       	ori	r18, 0x02	; 2
    2b0e:	24 60       	ori	r18, 0x04	; 4
    2b10:	29 c0       	rjmp	.+82     	; 0x2b64 <vfprintf+0x100>
    2b12:	28 60       	ori	r18, 0x08	; 8
    2b14:	27 c0       	rjmp	.+78     	; 0x2b64 <vfprintf+0x100>
    2b16:	20 61       	ori	r18, 0x10	; 16
    2b18:	25 c0       	rjmp	.+74     	; 0x2b64 <vfprintf+0x100>
    2b1a:	27 fd       	sbrc	r18, 7
    2b1c:	2c c0       	rjmp	.+88     	; 0x2b76 <vfprintf+0x112>
    2b1e:	38 2f       	mov	r19, r24
    2b20:	30 53       	subi	r19, 0x30	; 48
    2b22:	3a 30       	cpi	r19, 0x0A	; 10
    2b24:	98 f4       	brcc	.+38     	; 0x2b4c <vfprintf+0xe8>
    2b26:	26 ff       	sbrs	r18, 6
    2b28:	08 c0       	rjmp	.+16     	; 0x2b3a <vfprintf+0xd6>
    2b2a:	8e 2d       	mov	r24, r14
    2b2c:	88 0f       	add	r24, r24
    2b2e:	e8 2e       	mov	r14, r24
    2b30:	ee 0c       	add	r14, r14
    2b32:	ee 0c       	add	r14, r14
    2b34:	e8 0e       	add	r14, r24
    2b36:	e3 0e       	add	r14, r19
    2b38:	15 c0       	rjmp	.+42     	; 0x2b64 <vfprintf+0x100>
    2b3a:	8f 2d       	mov	r24, r15
    2b3c:	88 0f       	add	r24, r24
    2b3e:	f8 2e       	mov	r15, r24
    2b40:	ff 0c       	add	r15, r15
    2b42:	ff 0c       	add	r15, r15
    2b44:	f8 0e       	add	r15, r24
    2b46:	f3 0e       	add	r15, r19
    2b48:	20 62       	ori	r18, 0x20	; 32
    2b4a:	0c c0       	rjmp	.+24     	; 0x2b64 <vfprintf+0x100>
    2b4c:	8e 32       	cpi	r24, 0x2E	; 46
    2b4e:	21 f4       	brne	.+8      	; 0x2b58 <vfprintf+0xf4>
    2b50:	26 fd       	sbrc	r18, 6
    2b52:	78 c1       	rjmp	.+752    	; 0x2e44 <vfprintf+0x3e0>
    2b54:	20 64       	ori	r18, 0x40	; 64
    2b56:	06 c0       	rjmp	.+12     	; 0x2b64 <vfprintf+0x100>
    2b58:	8c 36       	cpi	r24, 0x6C	; 108
    2b5a:	11 f4       	brne	.+4      	; 0x2b60 <vfprintf+0xfc>
    2b5c:	20 68       	ori	r18, 0x80	; 128
    2b5e:	02 c0       	rjmp	.+4      	; 0x2b64 <vfprintf+0x100>
    2b60:	88 36       	cpi	r24, 0x68	; 104
    2b62:	49 f4       	brne	.+18     	; 0x2b76 <vfprintf+0x112>
    2b64:	f1 01       	movw	r30, r2
    2b66:	93 fd       	sbrc	r25, 3
    2b68:	85 91       	lpm	r24, Z+
    2b6a:	93 ff       	sbrs	r25, 3
    2b6c:	81 91       	ld	r24, Z+
    2b6e:	1f 01       	movw	r2, r30
    2b70:	88 23       	and	r24, r24
    2b72:	09 f0       	breq	.+2      	; 0x2b76 <vfprintf+0x112>
    2b74:	ba cf       	rjmp	.-140    	; 0x2aea <vfprintf+0x86>
    2b76:	98 2f       	mov	r25, r24
    2b78:	95 54       	subi	r25, 0x45	; 69
    2b7a:	93 30       	cpi	r25, 0x03	; 3
    2b7c:	18 f0       	brcs	.+6      	; 0x2b84 <vfprintf+0x120>
    2b7e:	90 52       	subi	r25, 0x20	; 32
    2b80:	93 30       	cpi	r25, 0x03	; 3
    2b82:	28 f4       	brcc	.+10     	; 0x2b8e <vfprintf+0x12a>
    2b84:	0c 5f       	subi	r16, 0xFC	; 252
    2b86:	1f 4f       	sbci	r17, 0xFF	; 255
    2b88:	ff e3       	ldi	r31, 0x3F	; 63
    2b8a:	f9 83       	std	Y+1, r31	; 0x01
    2b8c:	0d c0       	rjmp	.+26     	; 0x2ba8 <vfprintf+0x144>
    2b8e:	83 36       	cpi	r24, 0x63	; 99
    2b90:	31 f0       	breq	.+12     	; 0x2b9e <vfprintf+0x13a>
    2b92:	83 37       	cpi	r24, 0x73	; 115
    2b94:	71 f0       	breq	.+28     	; 0x2bb2 <vfprintf+0x14e>
    2b96:	83 35       	cpi	r24, 0x53	; 83
    2b98:	09 f0       	breq	.+2      	; 0x2b9c <vfprintf+0x138>
    2b9a:	60 c0       	rjmp	.+192    	; 0x2c5c <vfprintf+0x1f8>
    2b9c:	22 c0       	rjmp	.+68     	; 0x2be2 <vfprintf+0x17e>
    2b9e:	f8 01       	movw	r30, r16
    2ba0:	80 81       	ld	r24, Z
    2ba2:	89 83       	std	Y+1, r24	; 0x01
    2ba4:	0e 5f       	subi	r16, 0xFE	; 254
    2ba6:	1f 4f       	sbci	r17, 0xFF	; 255
    2ba8:	42 01       	movw	r8, r4
    2baa:	71 e0       	ldi	r23, 0x01	; 1
    2bac:	a7 2e       	mov	r10, r23
    2bae:	b1 2c       	mov	r11, r1
    2bb0:	16 c0       	rjmp	.+44     	; 0x2bde <vfprintf+0x17a>
    2bb2:	62 e0       	ldi	r22, 0x02	; 2
    2bb4:	66 2e       	mov	r6, r22
    2bb6:	71 2c       	mov	r7, r1
    2bb8:	60 0e       	add	r6, r16
    2bba:	71 1e       	adc	r7, r17
    2bbc:	f8 01       	movw	r30, r16
    2bbe:	80 80       	ld	r8, Z
    2bc0:	91 80       	ldd	r9, Z+1	; 0x01
    2bc2:	26 ff       	sbrs	r18, 6
    2bc4:	03 c0       	rjmp	.+6      	; 0x2bcc <vfprintf+0x168>
    2bc6:	6e 2d       	mov	r22, r14
    2bc8:	70 e0       	ldi	r23, 0x00	; 0
    2bca:	02 c0       	rjmp	.+4      	; 0x2bd0 <vfprintf+0x16c>
    2bcc:	6f ef       	ldi	r22, 0xFF	; 255
    2bce:	7f ef       	ldi	r23, 0xFF	; 255
    2bd0:	c4 01       	movw	r24, r8
    2bd2:	2c 87       	std	Y+12, r18	; 0x0c
    2bd4:	0e 94 ac 18 	call	0x3158	; 0x3158 <strnlen>
    2bd8:	5c 01       	movw	r10, r24
    2bda:	83 01       	movw	r16, r6
    2bdc:	2c 85       	ldd	r18, Y+12	; 0x0c
    2bde:	2f 77       	andi	r18, 0x7F	; 127
    2be0:	17 c0       	rjmp	.+46     	; 0x2c10 <vfprintf+0x1ac>
    2be2:	52 e0       	ldi	r21, 0x02	; 2
    2be4:	65 2e       	mov	r6, r21
    2be6:	71 2c       	mov	r7, r1
    2be8:	60 0e       	add	r6, r16
    2bea:	71 1e       	adc	r7, r17
    2bec:	f8 01       	movw	r30, r16
    2bee:	80 80       	ld	r8, Z
    2bf0:	91 80       	ldd	r9, Z+1	; 0x01
    2bf2:	26 ff       	sbrs	r18, 6
    2bf4:	03 c0       	rjmp	.+6      	; 0x2bfc <vfprintf+0x198>
    2bf6:	6e 2d       	mov	r22, r14
    2bf8:	70 e0       	ldi	r23, 0x00	; 0
    2bfa:	02 c0       	rjmp	.+4      	; 0x2c00 <vfprintf+0x19c>
    2bfc:	6f ef       	ldi	r22, 0xFF	; 255
    2bfe:	7f ef       	ldi	r23, 0xFF	; 255
    2c00:	c4 01       	movw	r24, r8
    2c02:	2c 87       	std	Y+12, r18	; 0x0c
    2c04:	0e 94 9a 18 	call	0x3134	; 0x3134 <strnlen_P>
    2c08:	5c 01       	movw	r10, r24
    2c0a:	2c 85       	ldd	r18, Y+12	; 0x0c
    2c0c:	20 68       	ori	r18, 0x80	; 128
    2c0e:	83 01       	movw	r16, r6
    2c10:	23 fd       	sbrc	r18, 3
    2c12:	20 c0       	rjmp	.+64     	; 0x2c54 <vfprintf+0x1f0>
    2c14:	08 c0       	rjmp	.+16     	; 0x2c26 <vfprintf+0x1c2>
    2c16:	80 e2       	ldi	r24, 0x20	; 32
    2c18:	90 e0       	ldi	r25, 0x00	; 0
    2c1a:	b6 01       	movw	r22, r12
    2c1c:	2c 87       	std	Y+12, r18	; 0x0c
    2c1e:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2c22:	fa 94       	dec	r15
    2c24:	2c 85       	ldd	r18, Y+12	; 0x0c
    2c26:	8f 2d       	mov	r24, r15
    2c28:	90 e0       	ldi	r25, 0x00	; 0
    2c2a:	a8 16       	cp	r10, r24
    2c2c:	b9 06       	cpc	r11, r25
    2c2e:	98 f3       	brcs	.-26     	; 0x2c16 <vfprintf+0x1b2>
    2c30:	11 c0       	rjmp	.+34     	; 0x2c54 <vfprintf+0x1f0>
    2c32:	f4 01       	movw	r30, r8
    2c34:	27 fd       	sbrc	r18, 7
    2c36:	85 91       	lpm	r24, Z+
    2c38:	27 ff       	sbrs	r18, 7
    2c3a:	81 91       	ld	r24, Z+
    2c3c:	4f 01       	movw	r8, r30
    2c3e:	90 e0       	ldi	r25, 0x00	; 0
    2c40:	b6 01       	movw	r22, r12
    2c42:	2c 87       	std	Y+12, r18	; 0x0c
    2c44:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2c48:	2c 85       	ldd	r18, Y+12	; 0x0c
    2c4a:	f1 10       	cpse	r15, r1
    2c4c:	fa 94       	dec	r15
    2c4e:	08 94       	sec
    2c50:	a1 08       	sbc	r10, r1
    2c52:	b1 08       	sbc	r11, r1
    2c54:	a1 14       	cp	r10, r1
    2c56:	b1 04       	cpc	r11, r1
    2c58:	61 f7       	brne	.-40     	; 0x2c32 <vfprintf+0x1ce>
    2c5a:	f1 c0       	rjmp	.+482    	; 0x2e3e <vfprintf+0x3da>
    2c5c:	84 36       	cpi	r24, 0x64	; 100
    2c5e:	11 f0       	breq	.+4      	; 0x2c64 <vfprintf+0x200>
    2c60:	89 36       	cpi	r24, 0x69	; 105
    2c62:	49 f5       	brne	.+82     	; 0x2cb6 <vfprintf+0x252>
    2c64:	27 ff       	sbrs	r18, 7
    2c66:	08 c0       	rjmp	.+16     	; 0x2c78 <vfprintf+0x214>
    2c68:	f8 01       	movw	r30, r16
    2c6a:	60 81       	ld	r22, Z
    2c6c:	71 81       	ldd	r23, Z+1	; 0x01
    2c6e:	82 81       	ldd	r24, Z+2	; 0x02
    2c70:	93 81       	ldd	r25, Z+3	; 0x03
    2c72:	0c 5f       	subi	r16, 0xFC	; 252
    2c74:	1f 4f       	sbci	r17, 0xFF	; 255
    2c76:	09 c0       	rjmp	.+18     	; 0x2c8a <vfprintf+0x226>
    2c78:	f8 01       	movw	r30, r16
    2c7a:	60 81       	ld	r22, Z
    2c7c:	71 81       	ldd	r23, Z+1	; 0x01
    2c7e:	88 27       	eor	r24, r24
    2c80:	77 fd       	sbrc	r23, 7
    2c82:	80 95       	com	r24
    2c84:	98 2f       	mov	r25, r24
    2c86:	0e 5f       	subi	r16, 0xFE	; 254
    2c88:	1f 4f       	sbci	r17, 0xFF	; 255
    2c8a:	4f e6       	ldi	r20, 0x6F	; 111
    2c8c:	b4 2e       	mov	r11, r20
    2c8e:	b2 22       	and	r11, r18
    2c90:	97 ff       	sbrs	r25, 7
    2c92:	09 c0       	rjmp	.+18     	; 0x2ca6 <vfprintf+0x242>
    2c94:	90 95       	com	r25
    2c96:	80 95       	com	r24
    2c98:	70 95       	com	r23
    2c9a:	61 95       	neg	r22
    2c9c:	7f 4f       	sbci	r23, 0xFF	; 255
    2c9e:	8f 4f       	sbci	r24, 0xFF	; 255
    2ca0:	9f 4f       	sbci	r25, 0xFF	; 255
    2ca2:	f0 e8       	ldi	r31, 0x80	; 128
    2ca4:	bf 2a       	or	r11, r31
    2ca6:	a2 01       	movw	r20, r4
    2ca8:	2a e0       	ldi	r18, 0x0A	; 10
    2caa:	30 e0       	ldi	r19, 0x00	; 0
    2cac:	0e 94 e3 18 	call	0x31c6	; 0x31c6 <__ultoa_invert>
    2cb0:	78 2e       	mov	r7, r24
    2cb2:	74 18       	sub	r7, r4
    2cb4:	45 c0       	rjmp	.+138    	; 0x2d40 <vfprintf+0x2dc>
    2cb6:	85 37       	cpi	r24, 0x75	; 117
    2cb8:	31 f4       	brne	.+12     	; 0x2cc6 <vfprintf+0x262>
    2cba:	3f ee       	ldi	r19, 0xEF	; 239
    2cbc:	b3 2e       	mov	r11, r19
    2cbe:	b2 22       	and	r11, r18
    2cc0:	2a e0       	ldi	r18, 0x0A	; 10
    2cc2:	30 e0       	ldi	r19, 0x00	; 0
    2cc4:	25 c0       	rjmp	.+74     	; 0x2d10 <vfprintf+0x2ac>
    2cc6:	99 ef       	ldi	r25, 0xF9	; 249
    2cc8:	b9 2e       	mov	r11, r25
    2cca:	b2 22       	and	r11, r18
    2ccc:	8f 36       	cpi	r24, 0x6F	; 111
    2cce:	c1 f0       	breq	.+48     	; 0x2d00 <vfprintf+0x29c>
    2cd0:	80 37       	cpi	r24, 0x70	; 112
    2cd2:	20 f4       	brcc	.+8      	; 0x2cdc <vfprintf+0x278>
    2cd4:	88 35       	cpi	r24, 0x58	; 88
    2cd6:	09 f0       	breq	.+2      	; 0x2cda <vfprintf+0x276>
    2cd8:	b5 c0       	rjmp	.+362    	; 0x2e44 <vfprintf+0x3e0>
    2cda:	0d c0       	rjmp	.+26     	; 0x2cf6 <vfprintf+0x292>
    2cdc:	80 37       	cpi	r24, 0x70	; 112
    2cde:	21 f0       	breq	.+8      	; 0x2ce8 <vfprintf+0x284>
    2ce0:	88 37       	cpi	r24, 0x78	; 120
    2ce2:	09 f0       	breq	.+2      	; 0x2ce6 <vfprintf+0x282>
    2ce4:	af c0       	rjmp	.+350    	; 0x2e44 <vfprintf+0x3e0>
    2ce6:	02 c0       	rjmp	.+4      	; 0x2cec <vfprintf+0x288>
    2ce8:	20 e1       	ldi	r18, 0x10	; 16
    2cea:	b2 2a       	or	r11, r18
    2cec:	b4 fe       	sbrs	r11, 4
    2cee:	0b c0       	rjmp	.+22     	; 0x2d06 <vfprintf+0x2a2>
    2cf0:	84 e0       	ldi	r24, 0x04	; 4
    2cf2:	b8 2a       	or	r11, r24
    2cf4:	08 c0       	rjmp	.+16     	; 0x2d06 <vfprintf+0x2a2>
    2cf6:	b4 fe       	sbrs	r11, 4
    2cf8:	09 c0       	rjmp	.+18     	; 0x2d0c <vfprintf+0x2a8>
    2cfa:	e6 e0       	ldi	r30, 0x06	; 6
    2cfc:	be 2a       	or	r11, r30
    2cfe:	06 c0       	rjmp	.+12     	; 0x2d0c <vfprintf+0x2a8>
    2d00:	28 e0       	ldi	r18, 0x08	; 8
    2d02:	30 e0       	ldi	r19, 0x00	; 0
    2d04:	05 c0       	rjmp	.+10     	; 0x2d10 <vfprintf+0x2ac>
    2d06:	20 e1       	ldi	r18, 0x10	; 16
    2d08:	30 e0       	ldi	r19, 0x00	; 0
    2d0a:	02 c0       	rjmp	.+4      	; 0x2d10 <vfprintf+0x2ac>
    2d0c:	20 e1       	ldi	r18, 0x10	; 16
    2d0e:	32 e0       	ldi	r19, 0x02	; 2
    2d10:	b7 fe       	sbrs	r11, 7
    2d12:	08 c0       	rjmp	.+16     	; 0x2d24 <vfprintf+0x2c0>
    2d14:	f8 01       	movw	r30, r16
    2d16:	60 81       	ld	r22, Z
    2d18:	71 81       	ldd	r23, Z+1	; 0x01
    2d1a:	82 81       	ldd	r24, Z+2	; 0x02
    2d1c:	93 81       	ldd	r25, Z+3	; 0x03
    2d1e:	0c 5f       	subi	r16, 0xFC	; 252
    2d20:	1f 4f       	sbci	r17, 0xFF	; 255
    2d22:	07 c0       	rjmp	.+14     	; 0x2d32 <vfprintf+0x2ce>
    2d24:	f8 01       	movw	r30, r16
    2d26:	60 81       	ld	r22, Z
    2d28:	71 81       	ldd	r23, Z+1	; 0x01
    2d2a:	80 e0       	ldi	r24, 0x00	; 0
    2d2c:	90 e0       	ldi	r25, 0x00	; 0
    2d2e:	0e 5f       	subi	r16, 0xFE	; 254
    2d30:	1f 4f       	sbci	r17, 0xFF	; 255
    2d32:	a2 01       	movw	r20, r4
    2d34:	0e 94 e3 18 	call	0x31c6	; 0x31c6 <__ultoa_invert>
    2d38:	78 2e       	mov	r7, r24
    2d3a:	74 18       	sub	r7, r4
    2d3c:	ff e7       	ldi	r31, 0x7F	; 127
    2d3e:	bf 22       	and	r11, r31
    2d40:	b6 fe       	sbrs	r11, 6
    2d42:	0b c0       	rjmp	.+22     	; 0x2d5a <vfprintf+0x2f6>
    2d44:	2e ef       	ldi	r18, 0xFE	; 254
    2d46:	b2 22       	and	r11, r18
    2d48:	7e 14       	cp	r7, r14
    2d4a:	38 f4       	brcc	.+14     	; 0x2d5a <vfprintf+0x2f6>
    2d4c:	b4 fe       	sbrs	r11, 4
    2d4e:	07 c0       	rjmp	.+14     	; 0x2d5e <vfprintf+0x2fa>
    2d50:	b2 fc       	sbrc	r11, 2
    2d52:	05 c0       	rjmp	.+10     	; 0x2d5e <vfprintf+0x2fa>
    2d54:	8f ee       	ldi	r24, 0xEF	; 239
    2d56:	b8 22       	and	r11, r24
    2d58:	02 c0       	rjmp	.+4      	; 0x2d5e <vfprintf+0x2fa>
    2d5a:	a7 2c       	mov	r10, r7
    2d5c:	01 c0       	rjmp	.+2      	; 0x2d60 <vfprintf+0x2fc>
    2d5e:	ae 2c       	mov	r10, r14
    2d60:	8b 2d       	mov	r24, r11
    2d62:	90 e0       	ldi	r25, 0x00	; 0
    2d64:	b4 fe       	sbrs	r11, 4
    2d66:	0d c0       	rjmp	.+26     	; 0x2d82 <vfprintf+0x31e>
    2d68:	fe 01       	movw	r30, r28
    2d6a:	e7 0d       	add	r30, r7
    2d6c:	f1 1d       	adc	r31, r1
    2d6e:	20 81       	ld	r18, Z
    2d70:	20 33       	cpi	r18, 0x30	; 48
    2d72:	19 f4       	brne	.+6      	; 0x2d7a <vfprintf+0x316>
    2d74:	e9 ee       	ldi	r30, 0xE9	; 233
    2d76:	be 22       	and	r11, r30
    2d78:	09 c0       	rjmp	.+18     	; 0x2d8c <vfprintf+0x328>
    2d7a:	a3 94       	inc	r10
    2d7c:	b2 fe       	sbrs	r11, 2
    2d7e:	06 c0       	rjmp	.+12     	; 0x2d8c <vfprintf+0x328>
    2d80:	04 c0       	rjmp	.+8      	; 0x2d8a <vfprintf+0x326>
    2d82:	86 78       	andi	r24, 0x86	; 134
    2d84:	90 70       	andi	r25, 0x00	; 0
    2d86:	00 97       	sbiw	r24, 0x00	; 0
    2d88:	09 f0       	breq	.+2      	; 0x2d8c <vfprintf+0x328>
    2d8a:	a3 94       	inc	r10
    2d8c:	8b 2c       	mov	r8, r11
    2d8e:	99 24       	eor	r9, r9
    2d90:	b3 fc       	sbrc	r11, 3
    2d92:	14 c0       	rjmp	.+40     	; 0x2dbc <vfprintf+0x358>
    2d94:	b0 fe       	sbrs	r11, 0
    2d96:	0f c0       	rjmp	.+30     	; 0x2db6 <vfprintf+0x352>
    2d98:	af 14       	cp	r10, r15
    2d9a:	28 f4       	brcc	.+10     	; 0x2da6 <vfprintf+0x342>
    2d9c:	e7 2c       	mov	r14, r7
    2d9e:	ef 0c       	add	r14, r15
    2da0:	ea 18       	sub	r14, r10
    2da2:	af 2c       	mov	r10, r15
    2da4:	08 c0       	rjmp	.+16     	; 0x2db6 <vfprintf+0x352>
    2da6:	e7 2c       	mov	r14, r7
    2da8:	06 c0       	rjmp	.+12     	; 0x2db6 <vfprintf+0x352>
    2daa:	80 e2       	ldi	r24, 0x20	; 32
    2dac:	90 e0       	ldi	r25, 0x00	; 0
    2dae:	b6 01       	movw	r22, r12
    2db0:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2db4:	a3 94       	inc	r10
    2db6:	af 14       	cp	r10, r15
    2db8:	c0 f3       	brcs	.-16     	; 0x2daa <vfprintf+0x346>
    2dba:	04 c0       	rjmp	.+8      	; 0x2dc4 <vfprintf+0x360>
    2dbc:	af 14       	cp	r10, r15
    2dbe:	10 f4       	brcc	.+4      	; 0x2dc4 <vfprintf+0x360>
    2dc0:	fa 18       	sub	r15, r10
    2dc2:	01 c0       	rjmp	.+2      	; 0x2dc6 <vfprintf+0x362>
    2dc4:	ff 24       	eor	r15, r15
    2dc6:	84 fe       	sbrs	r8, 4
    2dc8:	0f c0       	rjmp	.+30     	; 0x2de8 <vfprintf+0x384>
    2dca:	80 e3       	ldi	r24, 0x30	; 48
    2dcc:	90 e0       	ldi	r25, 0x00	; 0
    2dce:	b6 01       	movw	r22, r12
    2dd0:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2dd4:	82 fe       	sbrs	r8, 2
    2dd6:	1f c0       	rjmp	.+62     	; 0x2e16 <vfprintf+0x3b2>
    2dd8:	81 fe       	sbrs	r8, 1
    2dda:	03 c0       	rjmp	.+6      	; 0x2de2 <vfprintf+0x37e>
    2ddc:	88 e5       	ldi	r24, 0x58	; 88
    2dde:	90 e0       	ldi	r25, 0x00	; 0
    2de0:	10 c0       	rjmp	.+32     	; 0x2e02 <vfprintf+0x39e>
    2de2:	88 e7       	ldi	r24, 0x78	; 120
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	0d c0       	rjmp	.+26     	; 0x2e02 <vfprintf+0x39e>
    2de8:	c4 01       	movw	r24, r8
    2dea:	86 78       	andi	r24, 0x86	; 134
    2dec:	90 70       	andi	r25, 0x00	; 0
    2dee:	00 97       	sbiw	r24, 0x00	; 0
    2df0:	91 f0       	breq	.+36     	; 0x2e16 <vfprintf+0x3b2>
    2df2:	81 fc       	sbrc	r8, 1
    2df4:	02 c0       	rjmp	.+4      	; 0x2dfa <vfprintf+0x396>
    2df6:	80 e2       	ldi	r24, 0x20	; 32
    2df8:	01 c0       	rjmp	.+2      	; 0x2dfc <vfprintf+0x398>
    2dfa:	8b e2       	ldi	r24, 0x2B	; 43
    2dfc:	b7 fc       	sbrc	r11, 7
    2dfe:	8d e2       	ldi	r24, 0x2D	; 45
    2e00:	90 e0       	ldi	r25, 0x00	; 0
    2e02:	b6 01       	movw	r22, r12
    2e04:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2e08:	06 c0       	rjmp	.+12     	; 0x2e16 <vfprintf+0x3b2>
    2e0a:	80 e3       	ldi	r24, 0x30	; 48
    2e0c:	90 e0       	ldi	r25, 0x00	; 0
    2e0e:	b6 01       	movw	r22, r12
    2e10:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2e14:	ea 94       	dec	r14
    2e16:	7e 14       	cp	r7, r14
    2e18:	c0 f3       	brcs	.-16     	; 0x2e0a <vfprintf+0x3a6>
    2e1a:	7a 94       	dec	r7
    2e1c:	f2 01       	movw	r30, r4
    2e1e:	e7 0d       	add	r30, r7
    2e20:	f1 1d       	adc	r31, r1
    2e22:	80 81       	ld	r24, Z
    2e24:	90 e0       	ldi	r25, 0x00	; 0
    2e26:	b6 01       	movw	r22, r12
    2e28:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2e2c:	77 20       	and	r7, r7
    2e2e:	a9 f7       	brne	.-22     	; 0x2e1a <vfprintf+0x3b6>
    2e30:	06 c0       	rjmp	.+12     	; 0x2e3e <vfprintf+0x3da>
    2e32:	80 e2       	ldi	r24, 0x20	; 32
    2e34:	90 e0       	ldi	r25, 0x00	; 0
    2e36:	b6 01       	movw	r22, r12
    2e38:	0e 94 b7 18 	call	0x316e	; 0x316e <fputc>
    2e3c:	fa 94       	dec	r15
    2e3e:	ff 20       	and	r15, r15
    2e40:	c1 f7       	brne	.-16     	; 0x2e32 <vfprintf+0x3ce>
    2e42:	37 ce       	rjmp	.-914    	; 0x2ab2 <vfprintf+0x4e>
    2e44:	f6 01       	movw	r30, r12
    2e46:	26 81       	ldd	r18, Z+6	; 0x06
    2e48:	37 81       	ldd	r19, Z+7	; 0x07
    2e4a:	02 c0       	rjmp	.+4      	; 0x2e50 <vfprintf+0x3ec>
    2e4c:	2f ef       	ldi	r18, 0xFF	; 255
    2e4e:	3f ef       	ldi	r19, 0xFF	; 255
    2e50:	c9 01       	movw	r24, r18
    2e52:	2c 96       	adiw	r28, 0x0c	; 12
    2e54:	0f b6       	in	r0, 0x3f	; 63
    2e56:	f8 94       	cli
    2e58:	de bf       	out	0x3e, r29	; 62
    2e5a:	0f be       	out	0x3f, r0	; 63
    2e5c:	cd bf       	out	0x3d, r28	; 61
    2e5e:	cf 91       	pop	r28
    2e60:	df 91       	pop	r29
    2e62:	1f 91       	pop	r17
    2e64:	0f 91       	pop	r16
    2e66:	ff 90       	pop	r15
    2e68:	ef 90       	pop	r14
    2e6a:	df 90       	pop	r13
    2e6c:	cf 90       	pop	r12
    2e6e:	bf 90       	pop	r11
    2e70:	af 90       	pop	r10
    2e72:	9f 90       	pop	r9
    2e74:	8f 90       	pop	r8
    2e76:	7f 90       	pop	r7
    2e78:	6f 90       	pop	r6
    2e7a:	5f 90       	pop	r5
    2e7c:	4f 90       	pop	r4
    2e7e:	3f 90       	pop	r3
    2e80:	2f 90       	pop	r2
    2e82:	08 95       	ret

00002e84 <calloc>:
    2e84:	ef 92       	push	r14
    2e86:	ff 92       	push	r15
    2e88:	0f 93       	push	r16
    2e8a:	1f 93       	push	r17
    2e8c:	cf 93       	push	r28
    2e8e:	df 93       	push	r29
    2e90:	68 9f       	mul	r22, r24
    2e92:	80 01       	movw	r16, r0
    2e94:	69 9f       	mul	r22, r25
    2e96:	10 0d       	add	r17, r0
    2e98:	78 9f       	mul	r23, r24
    2e9a:	10 0d       	add	r17, r0
    2e9c:	11 24       	eor	r1, r1
    2e9e:	c8 01       	movw	r24, r16
    2ea0:	0e 94 67 17 	call	0x2ece	; 0x2ece <malloc>
    2ea4:	e8 2e       	mov	r14, r24
    2ea6:	e7 01       	movw	r28, r14
    2ea8:	7e 01       	movw	r14, r28
    2eaa:	f9 2e       	mov	r15, r25
    2eac:	e7 01       	movw	r28, r14
    2eae:	20 97       	sbiw	r28, 0x00	; 0
    2eb0:	31 f0       	breq	.+12     	; 0x2ebe <calloc+0x3a>
    2eb2:	8e 2d       	mov	r24, r14
    2eb4:	60 e0       	ldi	r22, 0x00	; 0
    2eb6:	70 e0       	ldi	r23, 0x00	; 0
    2eb8:	a8 01       	movw	r20, r16
    2eba:	0e 94 a5 18 	call	0x314a	; 0x314a <memset>
    2ebe:	ce 01       	movw	r24, r28
    2ec0:	df 91       	pop	r29
    2ec2:	cf 91       	pop	r28
    2ec4:	1f 91       	pop	r17
    2ec6:	0f 91       	pop	r16
    2ec8:	ff 90       	pop	r15
    2eca:	ef 90       	pop	r14
    2ecc:	08 95       	ret

00002ece <malloc>:
    2ece:	cf 93       	push	r28
    2ed0:	df 93       	push	r29
    2ed2:	82 30       	cpi	r24, 0x02	; 2
    2ed4:	91 05       	cpc	r25, r1
    2ed6:	10 f4       	brcc	.+4      	; 0x2edc <malloc+0xe>
    2ed8:	82 e0       	ldi	r24, 0x02	; 2
    2eda:	90 e0       	ldi	r25, 0x00	; 0
    2edc:	e0 91 a6 02 	lds	r30, 0x02A6
    2ee0:	f0 91 a7 02 	lds	r31, 0x02A7
    2ee4:	40 e0       	ldi	r20, 0x00	; 0
    2ee6:	50 e0       	ldi	r21, 0x00	; 0
    2ee8:	20 e0       	ldi	r18, 0x00	; 0
    2eea:	30 e0       	ldi	r19, 0x00	; 0
    2eec:	26 c0       	rjmp	.+76     	; 0x2f3a <malloc+0x6c>
    2eee:	60 81       	ld	r22, Z
    2ef0:	71 81       	ldd	r23, Z+1	; 0x01
    2ef2:	68 17       	cp	r22, r24
    2ef4:	79 07       	cpc	r23, r25
    2ef6:	e0 f0       	brcs	.+56     	; 0x2f30 <malloc+0x62>
    2ef8:	68 17       	cp	r22, r24
    2efa:	79 07       	cpc	r23, r25
    2efc:	81 f4       	brne	.+32     	; 0x2f1e <malloc+0x50>
    2efe:	82 81       	ldd	r24, Z+2	; 0x02
    2f00:	93 81       	ldd	r25, Z+3	; 0x03
    2f02:	21 15       	cp	r18, r1
    2f04:	31 05       	cpc	r19, r1
    2f06:	31 f0       	breq	.+12     	; 0x2f14 <malloc+0x46>
    2f08:	d9 01       	movw	r26, r18
    2f0a:	13 96       	adiw	r26, 0x03	; 3
    2f0c:	9c 93       	st	X, r25
    2f0e:	8e 93       	st	-X, r24
    2f10:	12 97       	sbiw	r26, 0x02	; 2
    2f12:	2b c0       	rjmp	.+86     	; 0x2f6a <malloc+0x9c>
    2f14:	90 93 a7 02 	sts	0x02A7, r25
    2f18:	80 93 a6 02 	sts	0x02A6, r24
    2f1c:	26 c0       	rjmp	.+76     	; 0x2f6a <malloc+0x9c>
    2f1e:	41 15       	cp	r20, r1
    2f20:	51 05       	cpc	r21, r1
    2f22:	19 f0       	breq	.+6      	; 0x2f2a <malloc+0x5c>
    2f24:	64 17       	cp	r22, r20
    2f26:	75 07       	cpc	r23, r21
    2f28:	18 f4       	brcc	.+6      	; 0x2f30 <malloc+0x62>
    2f2a:	ab 01       	movw	r20, r22
    2f2c:	e9 01       	movw	r28, r18
    2f2e:	df 01       	movw	r26, r30
    2f30:	9f 01       	movw	r18, r30
    2f32:	72 81       	ldd	r23, Z+2	; 0x02
    2f34:	63 81       	ldd	r22, Z+3	; 0x03
    2f36:	e7 2f       	mov	r30, r23
    2f38:	f6 2f       	mov	r31, r22
    2f3a:	30 97       	sbiw	r30, 0x00	; 0
    2f3c:	c1 f6       	brne	.-80     	; 0x2eee <malloc+0x20>
    2f3e:	41 15       	cp	r20, r1
    2f40:	51 05       	cpc	r21, r1
    2f42:	01 f1       	breq	.+64     	; 0x2f84 <malloc+0xb6>
    2f44:	48 1b       	sub	r20, r24
    2f46:	59 0b       	sbc	r21, r25
    2f48:	44 30       	cpi	r20, 0x04	; 4
    2f4a:	51 05       	cpc	r21, r1
    2f4c:	80 f4       	brcc	.+32     	; 0x2f6e <malloc+0xa0>
    2f4e:	12 96       	adiw	r26, 0x02	; 2
    2f50:	8d 91       	ld	r24, X+
    2f52:	9c 91       	ld	r25, X
    2f54:	13 97       	sbiw	r26, 0x03	; 3
    2f56:	20 97       	sbiw	r28, 0x00	; 0
    2f58:	19 f0       	breq	.+6      	; 0x2f60 <malloc+0x92>
    2f5a:	9b 83       	std	Y+3, r25	; 0x03
    2f5c:	8a 83       	std	Y+2, r24	; 0x02
    2f5e:	04 c0       	rjmp	.+8      	; 0x2f68 <malloc+0x9a>
    2f60:	90 93 a7 02 	sts	0x02A7, r25
    2f64:	80 93 a6 02 	sts	0x02A6, r24
    2f68:	fd 01       	movw	r30, r26
    2f6a:	32 96       	adiw	r30, 0x02	; 2
    2f6c:	46 c0       	rjmp	.+140    	; 0x2ffa <malloc+0x12c>
    2f6e:	fd 01       	movw	r30, r26
    2f70:	e4 0f       	add	r30, r20
    2f72:	f5 1f       	adc	r31, r21
    2f74:	81 93       	st	Z+, r24
    2f76:	91 93       	st	Z+, r25
    2f78:	42 50       	subi	r20, 0x02	; 2
    2f7a:	50 40       	sbci	r21, 0x00	; 0
    2f7c:	11 96       	adiw	r26, 0x01	; 1
    2f7e:	5c 93       	st	X, r21
    2f80:	4e 93       	st	-X, r20
    2f82:	3b c0       	rjmp	.+118    	; 0x2ffa <malloc+0x12c>
    2f84:	20 91 a4 02 	lds	r18, 0x02A4
    2f88:	30 91 a5 02 	lds	r19, 0x02A5
    2f8c:	21 15       	cp	r18, r1
    2f8e:	31 05       	cpc	r19, r1
    2f90:	41 f4       	brne	.+16     	; 0x2fa2 <malloc+0xd4>
    2f92:	20 91 8e 02 	lds	r18, 0x028E
    2f96:	30 91 8f 02 	lds	r19, 0x028F
    2f9a:	30 93 a5 02 	sts	0x02A5, r19
    2f9e:	20 93 a4 02 	sts	0x02A4, r18
    2fa2:	20 91 90 02 	lds	r18, 0x0290
    2fa6:	30 91 91 02 	lds	r19, 0x0291
    2faa:	21 15       	cp	r18, r1
    2fac:	31 05       	cpc	r19, r1
    2fae:	41 f4       	brne	.+16     	; 0x2fc0 <malloc+0xf2>
    2fb0:	2d b7       	in	r18, 0x3d	; 61
    2fb2:	3e b7       	in	r19, 0x3e	; 62
    2fb4:	40 91 8c 02 	lds	r20, 0x028C
    2fb8:	50 91 8d 02 	lds	r21, 0x028D
    2fbc:	24 1b       	sub	r18, r20
    2fbe:	35 0b       	sbc	r19, r21
    2fc0:	e0 91 a4 02 	lds	r30, 0x02A4
    2fc4:	f0 91 a5 02 	lds	r31, 0x02A5
    2fc8:	e2 17       	cp	r30, r18
    2fca:	f3 07       	cpc	r31, r19
    2fcc:	a0 f4       	brcc	.+40     	; 0x2ff6 <malloc+0x128>
    2fce:	2e 1b       	sub	r18, r30
    2fd0:	3f 0b       	sbc	r19, r31
    2fd2:	28 17       	cp	r18, r24
    2fd4:	39 07       	cpc	r19, r25
    2fd6:	78 f0       	brcs	.+30     	; 0x2ff6 <malloc+0x128>
    2fd8:	ac 01       	movw	r20, r24
    2fda:	4e 5f       	subi	r20, 0xFE	; 254
    2fdc:	5f 4f       	sbci	r21, 0xFF	; 255
    2fde:	24 17       	cp	r18, r20
    2fe0:	35 07       	cpc	r19, r21
    2fe2:	48 f0       	brcs	.+18     	; 0x2ff6 <malloc+0x128>
    2fe4:	4e 0f       	add	r20, r30
    2fe6:	5f 1f       	adc	r21, r31
    2fe8:	50 93 a5 02 	sts	0x02A5, r21
    2fec:	40 93 a4 02 	sts	0x02A4, r20
    2ff0:	81 93       	st	Z+, r24
    2ff2:	91 93       	st	Z+, r25
    2ff4:	02 c0       	rjmp	.+4      	; 0x2ffa <malloc+0x12c>
    2ff6:	e0 e0       	ldi	r30, 0x00	; 0
    2ff8:	f0 e0       	ldi	r31, 0x00	; 0
    2ffa:	cf 01       	movw	r24, r30
    2ffc:	df 91       	pop	r29
    2ffe:	cf 91       	pop	r28
    3000:	08 95       	ret

00003002 <free>:
    3002:	cf 93       	push	r28
    3004:	df 93       	push	r29
    3006:	00 97       	sbiw	r24, 0x00	; 0
    3008:	09 f4       	brne	.+2      	; 0x300c <free+0xa>
    300a:	91 c0       	rjmp	.+290    	; 0x312e <free+0x12c>
    300c:	fc 01       	movw	r30, r24
    300e:	32 97       	sbiw	r30, 0x02	; 2
    3010:	13 82       	std	Z+3, r1	; 0x03
    3012:	12 82       	std	Z+2, r1	; 0x02
    3014:	60 91 a6 02 	lds	r22, 0x02A6
    3018:	70 91 a7 02 	lds	r23, 0x02A7
    301c:	61 15       	cp	r22, r1
    301e:	71 05       	cpc	r23, r1
    3020:	81 f4       	brne	.+32     	; 0x3042 <free+0x40>
    3022:	20 81       	ld	r18, Z
    3024:	31 81       	ldd	r19, Z+1	; 0x01
    3026:	28 0f       	add	r18, r24
    3028:	39 1f       	adc	r19, r25
    302a:	80 91 a4 02 	lds	r24, 0x02A4
    302e:	90 91 a5 02 	lds	r25, 0x02A5
    3032:	82 17       	cp	r24, r18
    3034:	93 07       	cpc	r25, r19
    3036:	99 f5       	brne	.+102    	; 0x309e <free+0x9c>
    3038:	f0 93 a5 02 	sts	0x02A5, r31
    303c:	e0 93 a4 02 	sts	0x02A4, r30
    3040:	76 c0       	rjmp	.+236    	; 0x312e <free+0x12c>
    3042:	db 01       	movw	r26, r22
    3044:	80 e0       	ldi	r24, 0x00	; 0
    3046:	90 e0       	ldi	r25, 0x00	; 0
    3048:	02 c0       	rjmp	.+4      	; 0x304e <free+0x4c>
    304a:	cd 01       	movw	r24, r26
    304c:	d9 01       	movw	r26, r18
    304e:	ae 17       	cp	r26, r30
    3050:	bf 07       	cpc	r27, r31
    3052:	48 f4       	brcc	.+18     	; 0x3066 <free+0x64>
    3054:	12 96       	adiw	r26, 0x02	; 2
    3056:	2d 91       	ld	r18, X+
    3058:	3c 91       	ld	r19, X
    305a:	13 97       	sbiw	r26, 0x03	; 3
    305c:	21 15       	cp	r18, r1
    305e:	31 05       	cpc	r19, r1
    3060:	a1 f7       	brne	.-24     	; 0x304a <free+0x48>
    3062:	cd 01       	movw	r24, r26
    3064:	21 c0       	rjmp	.+66     	; 0x30a8 <free+0xa6>
    3066:	b3 83       	std	Z+3, r27	; 0x03
    3068:	a2 83       	std	Z+2, r26	; 0x02
    306a:	ef 01       	movw	r28, r30
    306c:	49 91       	ld	r20, Y+
    306e:	59 91       	ld	r21, Y+
    3070:	9e 01       	movw	r18, r28
    3072:	24 0f       	add	r18, r20
    3074:	35 1f       	adc	r19, r21
    3076:	a2 17       	cp	r26, r18
    3078:	b3 07       	cpc	r27, r19
    307a:	79 f4       	brne	.+30     	; 0x309a <free+0x98>
    307c:	2d 91       	ld	r18, X+
    307e:	3c 91       	ld	r19, X
    3080:	11 97       	sbiw	r26, 0x01	; 1
    3082:	24 0f       	add	r18, r20
    3084:	35 1f       	adc	r19, r21
    3086:	2e 5f       	subi	r18, 0xFE	; 254
    3088:	3f 4f       	sbci	r19, 0xFF	; 255
    308a:	31 83       	std	Z+1, r19	; 0x01
    308c:	20 83       	st	Z, r18
    308e:	12 96       	adiw	r26, 0x02	; 2
    3090:	2d 91       	ld	r18, X+
    3092:	3c 91       	ld	r19, X
    3094:	13 97       	sbiw	r26, 0x03	; 3
    3096:	33 83       	std	Z+3, r19	; 0x03
    3098:	22 83       	std	Z+2, r18	; 0x02
    309a:	00 97       	sbiw	r24, 0x00	; 0
    309c:	29 f4       	brne	.+10     	; 0x30a8 <free+0xa6>
    309e:	f0 93 a7 02 	sts	0x02A7, r31
    30a2:	e0 93 a6 02 	sts	0x02A6, r30
    30a6:	43 c0       	rjmp	.+134    	; 0x312e <free+0x12c>
    30a8:	dc 01       	movw	r26, r24
    30aa:	13 96       	adiw	r26, 0x03	; 3
    30ac:	fc 93       	st	X, r31
    30ae:	ee 93       	st	-X, r30
    30b0:	12 97       	sbiw	r26, 0x02	; 2
    30b2:	4d 91       	ld	r20, X+
    30b4:	5d 91       	ld	r21, X+
    30b6:	a4 0f       	add	r26, r20
    30b8:	b5 1f       	adc	r27, r21
    30ba:	ea 17       	cp	r30, r26
    30bc:	fb 07       	cpc	r31, r27
    30be:	69 f4       	brne	.+26     	; 0x30da <free+0xd8>
    30c0:	20 81       	ld	r18, Z
    30c2:	31 81       	ldd	r19, Z+1	; 0x01
    30c4:	24 0f       	add	r18, r20
    30c6:	35 1f       	adc	r19, r21
    30c8:	2e 5f       	subi	r18, 0xFE	; 254
    30ca:	3f 4f       	sbci	r19, 0xFF	; 255
    30cc:	ec 01       	movw	r28, r24
    30ce:	39 83       	std	Y+1, r19	; 0x01
    30d0:	28 83       	st	Y, r18
    30d2:	22 81       	ldd	r18, Z+2	; 0x02
    30d4:	33 81       	ldd	r19, Z+3	; 0x03
    30d6:	3b 83       	std	Y+3, r19	; 0x03
    30d8:	2a 83       	std	Y+2, r18	; 0x02
    30da:	e0 e0       	ldi	r30, 0x00	; 0
    30dc:	f0 e0       	ldi	r31, 0x00	; 0
    30de:	02 c0       	rjmp	.+4      	; 0x30e4 <free+0xe2>
    30e0:	fb 01       	movw	r30, r22
    30e2:	bc 01       	movw	r22, r24
    30e4:	db 01       	movw	r26, r22
    30e6:	12 96       	adiw	r26, 0x02	; 2
    30e8:	8d 91       	ld	r24, X+
    30ea:	9c 91       	ld	r25, X
    30ec:	13 97       	sbiw	r26, 0x03	; 3
    30ee:	00 97       	sbiw	r24, 0x00	; 0
    30f0:	b9 f7       	brne	.-18     	; 0x30e0 <free+0xde>
    30f2:	9b 01       	movw	r18, r22
    30f4:	2e 5f       	subi	r18, 0xFE	; 254
    30f6:	3f 4f       	sbci	r19, 0xFF	; 255
    30f8:	8d 91       	ld	r24, X+
    30fa:	9c 91       	ld	r25, X
    30fc:	11 97       	sbiw	r26, 0x01	; 1
    30fe:	82 0f       	add	r24, r18
    3100:	93 1f       	adc	r25, r19
    3102:	40 91 a4 02 	lds	r20, 0x02A4
    3106:	50 91 a5 02 	lds	r21, 0x02A5
    310a:	48 17       	cp	r20, r24
    310c:	59 07       	cpc	r21, r25
    310e:	79 f4       	brne	.+30     	; 0x312e <free+0x12c>
    3110:	30 97       	sbiw	r30, 0x00	; 0
    3112:	29 f4       	brne	.+10     	; 0x311e <free+0x11c>
    3114:	10 92 a7 02 	sts	0x02A7, r1
    3118:	10 92 a6 02 	sts	0x02A6, r1
    311c:	02 c0       	rjmp	.+4      	; 0x3122 <free+0x120>
    311e:	13 82       	std	Z+3, r1	; 0x03
    3120:	12 82       	std	Z+2, r1	; 0x02
    3122:	22 50       	subi	r18, 0x02	; 2
    3124:	30 40       	sbci	r19, 0x00	; 0
    3126:	30 93 a5 02 	sts	0x02A5, r19
    312a:	20 93 a4 02 	sts	0x02A4, r18
    312e:	df 91       	pop	r29
    3130:	cf 91       	pop	r28
    3132:	08 95       	ret

00003134 <strnlen_P>:
    3134:	fc 01       	movw	r30, r24
    3136:	05 90       	lpm	r0, Z+
    3138:	61 50       	subi	r22, 0x01	; 1
    313a:	70 40       	sbci	r23, 0x00	; 0
    313c:	01 10       	cpse	r0, r1
    313e:	d8 f7       	brcc	.-10     	; 0x3136 <strnlen_P+0x2>
    3140:	80 95       	com	r24
    3142:	90 95       	com	r25
    3144:	8e 0f       	add	r24, r30
    3146:	9f 1f       	adc	r25, r31
    3148:	08 95       	ret

0000314a <memset>:
    314a:	dc 01       	movw	r26, r24
    314c:	01 c0       	rjmp	.+2      	; 0x3150 <memset+0x6>
    314e:	6d 93       	st	X+, r22
    3150:	41 50       	subi	r20, 0x01	; 1
    3152:	50 40       	sbci	r21, 0x00	; 0
    3154:	e0 f7       	brcc	.-8      	; 0x314e <memset+0x4>
    3156:	08 95       	ret

00003158 <strnlen>:
    3158:	fc 01       	movw	r30, r24
    315a:	61 50       	subi	r22, 0x01	; 1
    315c:	70 40       	sbci	r23, 0x00	; 0
    315e:	01 90       	ld	r0, Z+
    3160:	01 10       	cpse	r0, r1
    3162:	d8 f7       	brcc	.-10     	; 0x315a <strnlen+0x2>
    3164:	80 95       	com	r24
    3166:	90 95       	com	r25
    3168:	8e 0f       	add	r24, r30
    316a:	9f 1f       	adc	r25, r31
    316c:	08 95       	ret

0000316e <fputc>:
    316e:	0f 93       	push	r16
    3170:	1f 93       	push	r17
    3172:	cf 93       	push	r28
    3174:	df 93       	push	r29
    3176:	8c 01       	movw	r16, r24
    3178:	eb 01       	movw	r28, r22
    317a:	8b 81       	ldd	r24, Y+3	; 0x03
    317c:	81 ff       	sbrs	r24, 1
    317e:	1b c0       	rjmp	.+54     	; 0x31b6 <fputc+0x48>
    3180:	82 ff       	sbrs	r24, 2
    3182:	0d c0       	rjmp	.+26     	; 0x319e <fputc+0x30>
    3184:	2e 81       	ldd	r18, Y+6	; 0x06
    3186:	3f 81       	ldd	r19, Y+7	; 0x07
    3188:	8c 81       	ldd	r24, Y+4	; 0x04
    318a:	9d 81       	ldd	r25, Y+5	; 0x05
    318c:	28 17       	cp	r18, r24
    318e:	39 07       	cpc	r19, r25
    3190:	64 f4       	brge	.+24     	; 0x31aa <fputc+0x3c>
    3192:	e8 81       	ld	r30, Y
    3194:	f9 81       	ldd	r31, Y+1	; 0x01
    3196:	01 93       	st	Z+, r16
    3198:	f9 83       	std	Y+1, r31	; 0x01
    319a:	e8 83       	st	Y, r30
    319c:	06 c0       	rjmp	.+12     	; 0x31aa <fputc+0x3c>
    319e:	e8 85       	ldd	r30, Y+8	; 0x08
    31a0:	f9 85       	ldd	r31, Y+9	; 0x09
    31a2:	80 2f       	mov	r24, r16
    31a4:	09 95       	icall
    31a6:	00 97       	sbiw	r24, 0x00	; 0
    31a8:	31 f4       	brne	.+12     	; 0x31b6 <fputc+0x48>
    31aa:	8e 81       	ldd	r24, Y+6	; 0x06
    31ac:	9f 81       	ldd	r25, Y+7	; 0x07
    31ae:	01 96       	adiw	r24, 0x01	; 1
    31b0:	9f 83       	std	Y+7, r25	; 0x07
    31b2:	8e 83       	std	Y+6, r24	; 0x06
    31b4:	02 c0       	rjmp	.+4      	; 0x31ba <fputc+0x4c>
    31b6:	0f ef       	ldi	r16, 0xFF	; 255
    31b8:	1f ef       	ldi	r17, 0xFF	; 255
    31ba:	c8 01       	movw	r24, r16
    31bc:	df 91       	pop	r29
    31be:	cf 91       	pop	r28
    31c0:	1f 91       	pop	r17
    31c2:	0f 91       	pop	r16
    31c4:	08 95       	ret

000031c6 <__ultoa_invert>:
    31c6:	fa 01       	movw	r30, r20
    31c8:	aa 27       	eor	r26, r26
    31ca:	28 30       	cpi	r18, 0x08	; 8
    31cc:	51 f1       	breq	.+84     	; 0x3222 <__ultoa_invert+0x5c>
    31ce:	20 31       	cpi	r18, 0x10	; 16
    31d0:	81 f1       	breq	.+96     	; 0x3232 <__ultoa_invert+0x6c>
    31d2:	e8 94       	clt
    31d4:	6f 93       	push	r22
    31d6:	6e 7f       	andi	r22, 0xFE	; 254
    31d8:	6e 5f       	subi	r22, 0xFE	; 254
    31da:	7f 4f       	sbci	r23, 0xFF	; 255
    31dc:	8f 4f       	sbci	r24, 0xFF	; 255
    31de:	9f 4f       	sbci	r25, 0xFF	; 255
    31e0:	af 4f       	sbci	r26, 0xFF	; 255
    31e2:	b1 e0       	ldi	r27, 0x01	; 1
    31e4:	3e d0       	rcall	.+124    	; 0x3262 <__ultoa_invert+0x9c>
    31e6:	b4 e0       	ldi	r27, 0x04	; 4
    31e8:	3c d0       	rcall	.+120    	; 0x3262 <__ultoa_invert+0x9c>
    31ea:	67 0f       	add	r22, r23
    31ec:	78 1f       	adc	r23, r24
    31ee:	89 1f       	adc	r24, r25
    31f0:	9a 1f       	adc	r25, r26
    31f2:	a1 1d       	adc	r26, r1
    31f4:	68 0f       	add	r22, r24
    31f6:	79 1f       	adc	r23, r25
    31f8:	8a 1f       	adc	r24, r26
    31fa:	91 1d       	adc	r25, r1
    31fc:	a1 1d       	adc	r26, r1
    31fe:	6a 0f       	add	r22, r26
    3200:	71 1d       	adc	r23, r1
    3202:	81 1d       	adc	r24, r1
    3204:	91 1d       	adc	r25, r1
    3206:	a1 1d       	adc	r26, r1
    3208:	20 d0       	rcall	.+64     	; 0x324a <__ultoa_invert+0x84>
    320a:	09 f4       	brne	.+2      	; 0x320e <__ultoa_invert+0x48>
    320c:	68 94       	set
    320e:	3f 91       	pop	r19
    3210:	2a e0       	ldi	r18, 0x0A	; 10
    3212:	26 9f       	mul	r18, r22
    3214:	11 24       	eor	r1, r1
    3216:	30 19       	sub	r19, r0
    3218:	30 5d       	subi	r19, 0xD0	; 208
    321a:	31 93       	st	Z+, r19
    321c:	de f6       	brtc	.-74     	; 0x31d4 <__ultoa_invert+0xe>
    321e:	cf 01       	movw	r24, r30
    3220:	08 95       	ret
    3222:	46 2f       	mov	r20, r22
    3224:	47 70       	andi	r20, 0x07	; 7
    3226:	40 5d       	subi	r20, 0xD0	; 208
    3228:	41 93       	st	Z+, r20
    322a:	b3 e0       	ldi	r27, 0x03	; 3
    322c:	0f d0       	rcall	.+30     	; 0x324c <__ultoa_invert+0x86>
    322e:	c9 f7       	brne	.-14     	; 0x3222 <__ultoa_invert+0x5c>
    3230:	f6 cf       	rjmp	.-20     	; 0x321e <__ultoa_invert+0x58>
    3232:	46 2f       	mov	r20, r22
    3234:	4f 70       	andi	r20, 0x0F	; 15
    3236:	40 5d       	subi	r20, 0xD0	; 208
    3238:	4a 33       	cpi	r20, 0x3A	; 58
    323a:	18 f0       	brcs	.+6      	; 0x3242 <__ultoa_invert+0x7c>
    323c:	49 5d       	subi	r20, 0xD9	; 217
    323e:	31 fd       	sbrc	r19, 1
    3240:	40 52       	subi	r20, 0x20	; 32
    3242:	41 93       	st	Z+, r20
    3244:	02 d0       	rcall	.+4      	; 0x324a <__ultoa_invert+0x84>
    3246:	a9 f7       	brne	.-22     	; 0x3232 <__ultoa_invert+0x6c>
    3248:	ea cf       	rjmp	.-44     	; 0x321e <__ultoa_invert+0x58>
    324a:	b4 e0       	ldi	r27, 0x04	; 4
    324c:	a6 95       	lsr	r26
    324e:	97 95       	ror	r25
    3250:	87 95       	ror	r24
    3252:	77 95       	ror	r23
    3254:	67 95       	ror	r22
    3256:	ba 95       	dec	r27
    3258:	c9 f7       	brne	.-14     	; 0x324c <__ultoa_invert+0x86>
    325a:	00 97       	sbiw	r24, 0x00	; 0
    325c:	61 05       	cpc	r22, r1
    325e:	71 05       	cpc	r23, r1
    3260:	08 95       	ret
    3262:	9b 01       	movw	r18, r22
    3264:	ac 01       	movw	r20, r24
    3266:	0a 2e       	mov	r0, r26
    3268:	06 94       	lsr	r0
    326a:	57 95       	ror	r21
    326c:	47 95       	ror	r20
    326e:	37 95       	ror	r19
    3270:	27 95       	ror	r18
    3272:	ba 95       	dec	r27
    3274:	c9 f7       	brne	.-14     	; 0x3268 <__ultoa_invert+0xa2>
    3276:	62 0f       	add	r22, r18
    3278:	73 1f       	adc	r23, r19
    327a:	84 1f       	adc	r24, r20
    327c:	95 1f       	adc	r25, r21
    327e:	a0 1d       	adc	r26, r0
    3280:	08 95       	ret

00003282 <_exit>:
    3282:	f8 94       	cli

00003284 <__stop_program>:
    3284:	ff cf       	rjmp	.-2      	; 0x3284 <__stop_program>
