
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002531    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007887    0.102737    0.181609   18.251621 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.102737    0.000234   18.251856 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004226    0.048995    0.091481   18.343336 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.048995    0.000027   18.343363 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.343363   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.006473   30.149033 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.278177   30.427210 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000647   30.427856 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.327858   clock uncertainty
                                  0.000000   30.327858   clock reconvergence pessimism
                                  0.484045   30.811905   library recovery time
                                             30.811905   data required time
---------------------------------------------------------------------------------------------
                                             30.811905   data required time
                                            -18.343363   data arrival time
---------------------------------------------------------------------------------------------
                                             12.468542   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002921    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840043    0.000022   10.180022 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002098    0.102732    1.537543   11.717566 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.102732    0.000012   11.717578 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004595    0.125879    1.226513   12.944092 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.125879    0.000084   12.944176 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014123    0.064029    0.302506   13.246682 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.064036    0.000755   13.247437 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    0.680384    1.743027   14.990464 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.680677    0.013902   15.004366 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             15.004366   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.761247   29.648907   library setup time
                                             29.648907   data required time
---------------------------------------------------------------------------------------------
                                             29.648907   data required time
                                            -15.004366   data arrival time
---------------------------------------------------------------------------------------------
                                             14.644540   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003079    0.840000    0.000000   10.180000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840048    0.000025   10.180025 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002204    0.103874    1.539406   11.719431 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.103874    0.000022   11.719453 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002386    0.105191    1.188954   12.908407 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.105191    0.000009   12.908416 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018006    0.072852    0.302300   13.210715 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.072873    0.001259   13.211975 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072466    0.682056    1.747975   14.959950 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.682364    0.014186   14.974136 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             14.974136   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.761670   29.648483   library setup time
                                             29.648483   data required time
---------------------------------------------------------------------------------------------
                                             29.648483   data required time
                                            -14.974136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.674348   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003544    0.840000    0.000000   10.180000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840067    0.000036   10.180036 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002252    0.104404    1.540277   11.720313 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.104404    0.000023   11.720336 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002614    0.107808    1.193286   12.913623 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.107808    0.000024   12.913647 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017471    0.071510    0.302354   13.216001 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.071523    0.001011   13.217010 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069255    0.654949    1.726451   14.943462 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.655206    0.012825   14.956287 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             14.956287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.754853   29.655300   library setup time
                                             29.655300   data required time
---------------------------------------------------------------------------------------------
                                             29.655300   data required time
                                            -14.956287   data arrival time
---------------------------------------------------------------------------------------------
                                             14.699012   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003253    0.840000    0.000000   10.180000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840045    0.000024   10.180024 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002908    0.106954    1.551827   11.731852 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.106954    0.000038   11.731890 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002602    0.107683    1.194378   12.926268 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.107683    0.000025   12.926292 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017113    0.087886    0.309393   13.235685 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.087897    0.001049   13.236733 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059382    0.572071    1.669176   14.905910 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.572217    0.009296   14.915206 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             14.915206   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.734023   29.676130   library setup time
                                             29.676130   data required time
---------------------------------------------------------------------------------------------
                                             29.676130   data required time
                                            -14.915206   data arrival time
---------------------------------------------------------------------------------------------
                                             14.760925   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002716    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840035    0.000019   10.180018 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.106503    1.550792   11.730810 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.106503    0.000035   11.730845 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003535    0.112720    1.210730   12.941575 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.112720    0.000046   12.941622 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033273    0.135821    0.358551   13.300173 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.135950    0.004008   13.304181 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045414    0.455684    1.599901   14.904082 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.455746    0.005715   14.909797 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             14.909797   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.700961   29.709192   library setup time
                                             29.709192   data required time
---------------------------------------------------------------------------------------------
                                             29.709192   data required time
                                            -14.909797   data arrival time
---------------------------------------------------------------------------------------------
                                             14.799396   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003985    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840066    0.000035   10.180035 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002802    0.106145    1.549966   11.730001 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.106145    0.000035   11.730036 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005406    0.131499    1.237950   12.967986 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.131499    0.000101   12.968087 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028573    0.121184    0.355466   13.323553 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.121299    0.003559   13.327112 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043248    0.437701    1.577982   14.905094 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.437762    0.005567   14.910662 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             14.910662   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.694891   29.715261   library setup time
                                             29.715261   data required time
---------------------------------------------------------------------------------------------
                                             29.715261   data required time
                                            -14.910662   data arrival time
---------------------------------------------------------------------------------------------
                                             14.804601   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002715    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840035    0.000019   10.180018 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003127    0.108749    1.555698   11.735717 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.108749    0.000040   11.735757 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003545    0.112853    1.212049   12.947805 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.112853    0.000047   12.947853 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034038    0.138230    0.360572   13.308425 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.138362    0.004068   13.312492 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043295    0.438048    1.587067   14.899560 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.438098    0.005131   14.904692 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             14.904692   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.695005   29.715149   library setup time
                                             29.715149   data required time
---------------------------------------------------------------------------------------------
                                             29.715149   data required time
                                            -14.904692   data arrival time
---------------------------------------------------------------------------------------------
                                             14.810457   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002418    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840027    0.000014   10.180015 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003424    0.111459    1.560933   11.740947 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.111459    0.000047   11.740994 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003306    0.110250    1.209185   12.950179 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.110250    0.000044   12.950224 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034997    0.141232    0.361940   13.312163 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.141356    0.003988   13.316152 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042036    0.427484    1.580540   14.896691 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.427516    0.004268   14.900959 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             14.900959   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.691433   29.718721   library setup time
                                             29.718721   data required time
---------------------------------------------------------------------------------------------
                                             29.718721   data required time
                                            -14.900959   data arrival time
---------------------------------------------------------------------------------------------
                                             14.817761   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002954    0.840000    0.000000   10.180000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840042    0.000022   10.180022 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001704    0.098460    1.530587   11.710609 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.098460    0.000015   11.710625 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002429    0.105671    1.186963   12.897588 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.105671    0.000022   12.897610 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016929    0.087280    0.307753   13.205362 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.087291    0.001066   13.206429 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056282    0.546159    1.648216   14.854644 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.546271    0.008057   14.862700 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             14.862700   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.727510   29.682644   library setup time
                                             29.682644   data required time
---------------------------------------------------------------------------------------------
                                             29.682644   data required time
                                            -14.862700   data arrival time
---------------------------------------------------------------------------------------------
                                             14.819942   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003094    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840047    0.000024   10.180024 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002669    0.105180    1.547615   11.727639 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.105180    0.000034   11.727673 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003769    0.115545    1.214207   12.941880 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.115545    0.000046   12.941926 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.027029    0.089579    0.328527   13.270453 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.089744    0.003499   13.273952 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048322    0.480019    1.595495   14.869448 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.480115    0.007091   14.876538 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             14.876538   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.709185   29.700968   library setup time
                                             29.700968   data required time
---------------------------------------------------------------------------------------------
                                             29.700968   data required time
                                            -14.876538   data arrival time
---------------------------------------------------------------------------------------------
                                             14.824430   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002974    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840042    0.000022   10.180022 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002660    0.105119    1.547461   11.727484 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.105119    0.000032   11.727515 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002194    0.102994    1.186173   12.913689 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.102994    0.000009   12.913697 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034575    0.139895    0.357377   13.271074 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.139999    0.003649   13.274723 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043510    0.439730    1.589645   14.864367 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.439777    0.005049   14.869417 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             14.869417   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.695571   29.714582   library setup time
                                             29.714582   data required time
---------------------------------------------------------------------------------------------
                                             29.714582   data required time
                                            -14.869417   data arrival time
---------------------------------------------------------------------------------------------
                                             14.845164   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002304    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840025    0.000013   10.180014 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002262    0.104512    1.540437   11.720450 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.104512    0.000024   11.720474 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002417    0.105545    1.189827   12.910301 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.105545    0.000022   12.910324 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.030713    0.127808    0.348374   13.258698 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.127922    0.003651   13.262349 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044746    0.450170    1.591261   14.853610 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.450236    0.005811   14.859422 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             14.859422   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.699101   29.711052   library setup time
                                             29.711052   data required time
---------------------------------------------------------------------------------------------
                                             29.711052   data required time
                                            -14.859422   data arrival time
---------------------------------------------------------------------------------------------
                                             14.851630   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002660    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840035    0.000019   10.180018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001906    0.100650    1.534151   11.714170 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100650    0.000018   11.714188 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003035    0.107615    1.198840   12.913028 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.107615    0.000038   12.913066 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014066    0.077895    0.299035   13.212100 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.077901    0.000841   13.212941 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052289    0.512729    1.617159   14.830100 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.512803    0.006538   14.836638 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             14.836638   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.719110   29.691044   library setup time
                                             29.691044   data required time
---------------------------------------------------------------------------------------------
                                             29.691044   data required time
                                            -14.836638   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854405   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003354    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840056    0.000029   10.180030 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002033    0.102022    1.536394   11.716424 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.102022    0.000020   11.716444 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.104862    1.187506   12.903951 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.104862    0.000022   12.903973 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014347    0.078801    0.298616   13.202589 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.078808    0.000857   13.203445 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053248    0.520593    1.624370   14.827816 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.520659    0.006349   14.834165 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             14.834165   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.721082   29.689072   library setup time
                                             29.689072   data required time
---------------------------------------------------------------------------------------------
                                             29.689072   data required time
                                            -14.834165   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854907   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002641    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840033    0.000018   10.180018 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001595    0.097279    1.528661   11.708679 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.097279    0.000006   11.708685 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002609    0.107723    1.189561   12.898247 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.107723    0.000028   12.898274 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032565    0.133571    0.354758   13.253033 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.133646    0.003121   13.256154 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044373    0.447028    1.591784   14.847938 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.447085    0.005451   14.853388 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             14.853388   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.698038   29.712116   library setup time
                                             29.712116   data required time
---------------------------------------------------------------------------------------------
                                             29.712116   data required time
                                            -14.853388   data arrival time
---------------------------------------------------------------------------------------------
                                             14.858728   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003768    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840068    0.000036   10.180036 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002727    0.105595    1.548648   11.728684 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.105595    0.000032   11.728716 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002205    0.103120    1.186610   12.915326 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.103120    0.000009   12.915335 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031130    0.129099    0.348472   13.263807 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.129197    0.003434   13.267241 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042681    0.432895    1.578543   14.845783 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.432938    0.004789   14.850573 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             14.850573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.693263   29.716890   library setup time
                                             29.716890   data required time
---------------------------------------------------------------------------------------------
                                             29.716890   data required time
                                            -14.850573   data arrival time
---------------------------------------------------------------------------------------------
                                             14.866319   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002217    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840024    0.000012   10.180013 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002006    0.101730    1.535905   11.715918 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.101730    0.000020   11.715938 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002861    0.110625    1.196316   12.912253 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.110625    0.000028   12.912282 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.030738    0.096673    0.332271   13.244554 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.096884    0.004119   13.248672 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045592    0.457282    1.580951   14.829624 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.457365    0.006477   14.836101 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             14.836101   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.701507   29.708647   library setup time
                                             29.708647   data required time
---------------------------------------------------------------------------------------------
                                             29.708647   data required time
                                            -14.836101   data arrival time
---------------------------------------------------------------------------------------------
                                             14.872546   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003374    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840054    0.000028   10.180029 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001952    0.101150    1.534973   11.715002 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.101150    0.000019   11.715020 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002515    0.106661    1.189862   12.904882 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.106661    0.000011   12.904894 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.027572    0.090639    0.324883   13.229776 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.090835    0.003819   13.233596 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047437    0.472719    1.589920   14.823516 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.472821    0.007170   14.830687 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             14.830687   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.706723   29.703430   library setup time
                                             29.703430   data required time
---------------------------------------------------------------------------------------------
                                             29.703430   data required time
                                            -14.830687   data arrival time
---------------------------------------------------------------------------------------------
                                             14.872744   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002803    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840038    0.000020   10.180019 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.103360    1.542742   11.722762 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.103360    0.000028   11.722790 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.102438    1.184417   12.907207 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.102438    0.000009   12.907215 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033551    0.136682    0.354280   13.261496 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.136804    0.003908   13.265404 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041343    0.421849    1.573242   14.838645 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.421892    0.004722   14.843368 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             14.843368   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.689535   29.720617   library setup time
                                             29.720617   data required time
---------------------------------------------------------------------------------------------
                                             29.720617   data required time
                                            -14.843368   data arrival time
---------------------------------------------------------------------------------------------
                                             14.877250   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002850    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840040    0.000021   10.180021 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001695    0.098363    1.530427   11.710449 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.098363    0.000014   11.710464 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002416    0.105518    1.186675   12.897138 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.105518    0.000023   12.897161 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014737    0.080076    0.300246   13.197407 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.080083    0.000877   13.198284 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051165    0.503625    1.609845   14.808128 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.503728    0.007460   14.815588 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             14.815588   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.716832   29.693321   library setup time
                                             29.693321   data required time
---------------------------------------------------------------------------------------------
                                             29.693321   data required time
                                            -14.815588   data arrival time
---------------------------------------------------------------------------------------------
                                             14.877732   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002892    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840040    0.000021   10.180021 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001715    0.098573    1.530770   11.710792 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.098573    0.000015   11.710807 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002418    0.105542    1.186820   12.897627 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.105542    0.000023   12.897650 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015953    0.083981    0.304508   13.202157 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.083987    0.000831   13.202989 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049859    0.492494    1.603912   14.806900 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.492554    0.005898   14.812798 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             14.812798   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.713384   29.696770   library setup time
                                             29.696770   data required time
---------------------------------------------------------------------------------------------
                                             29.696770   data required time
                                            -14.812798   data arrival time
---------------------------------------------------------------------------------------------
                                             14.883973   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002974    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840039    0.000020   10.180020 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002047    0.102176    1.536638   11.716659 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102176    0.000020   11.716679 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002340    0.104657    1.187265   12.903944 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.104657    0.000021   12.903965 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032312    0.132803    0.352117   13.256083 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.132925    0.003862   13.259945 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041236    0.420956    1.570584   14.830528 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.421004    0.004929   14.835457 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             14.835457   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.689235   29.720919   library setup time
                                             29.720919   data required time
---------------------------------------------------------------------------------------------
                                             29.720919   data required time
                                            -14.835457   data arrival time
---------------------------------------------------------------------------------------------
                                             14.885461   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003136    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840049    0.000026   10.180026 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001949    0.101116    1.534914   11.714940 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.101116    0.000018   11.714958 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002388    0.105208    1.187585   12.902543 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.105208    0.000009   12.902553 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.029119    0.093581    0.326866   13.229418 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.093763    0.003753   13.233171 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045387    0.455522    1.578184   14.811355 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.455602    0.006395   14.817749 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             14.817749   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.700912   29.709240   library setup time
                                             29.709240   data required time
---------------------------------------------------------------------------------------------
                                             29.709240   data required time
                                            -14.817749   data arrival time
---------------------------------------------------------------------------------------------
                                             14.891491   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003969    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840074    0.000039   10.180039 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001619    0.097531    1.529086   11.709126 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.097531    0.000006   11.709132 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002832    0.110266    1.193649   12.902781 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.110266    0.000030   12.902811 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011887    0.070935    0.293021   13.195831 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.070938    0.000571   13.196403 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050019    0.493753    1.599021   14.795424 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.493811    0.005795   14.801219 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             14.801219   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.713808   29.696346   library setup time
                                             29.696346   data required time
---------------------------------------------------------------------------------------------
                                             29.696346   data required time
                                            -14.801219   data arrival time
---------------------------------------------------------------------------------------------
                                             14.895126   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002609    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840032    0.000017   10.180017 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.101948    1.536264   11.716281 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.101948    0.000013   11.716294 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003125    0.108445    1.201109   12.917402 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.108445    0.000037   12.917439 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.033394    0.101821    0.335553   13.252993 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.102110    0.004953   13.257946 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041845    0.426118    1.558712   14.816659 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.426192    0.006012   14.822671 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             14.822671   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.690986   29.719166   library setup time
                                             29.719166   data required time
---------------------------------------------------------------------------------------------
                                             29.719166   data required time
                                            -14.822671   data arrival time
---------------------------------------------------------------------------------------------
                                             14.896496   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003143    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840051    0.000027   10.180027 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001601    0.097341    1.528767   11.708795 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.097341    0.000006   11.708800 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002176    0.102767    1.181874   12.890675 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.102767    0.000009   12.890683 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014189    0.078244    0.297138   13.187822 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.078249    0.000754   13.188576 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049815    0.492034    1.601014   14.789591 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.492091    0.005794   14.795384 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             14.795384   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.713227   29.696926   library setup time
                                             29.696926   data required time
---------------------------------------------------------------------------------------------
                                             29.696926   data required time
                                            -14.795384   data arrival time
---------------------------------------------------------------------------------------------
                                             14.901542   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003447    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840055    0.000028   10.180029 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002004    0.101706    1.535877   11.715906 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.101706    0.000020   11.715925 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002807    0.110007    1.195343   12.911268 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.110007    0.000028   12.911297 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031312    0.097765    0.333020   13.244316 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.097967    0.004067   13.248384 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042428    0.430762    1.561227   14.809610 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.430805    0.004812   14.814422 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             14.814422   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.692543   29.717611   library setup time
                                             29.717611   data required time
---------------------------------------------------------------------------------------------
                                             29.717611   data required time
                                            -14.814422   data arrival time
---------------------------------------------------------------------------------------------
                                             14.903189   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002656    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840032    0.000017   10.180017 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003258    0.109886    1.557999   11.738016 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.109886    0.000049   11.738065 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003848    0.116616    1.218030   12.956096 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.116616    0.000058   12.956153 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010550    0.074556    0.297590   13.253743 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.074557    0.000481   13.254225 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039499    0.406524    1.530194   14.784418 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.406543    0.003445   14.787864 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             14.787864   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.684355   29.725800   library setup time
                                             29.725800   data required time
---------------------------------------------------------------------------------------------
                                             29.725800   data required time
                                            -14.787864   data arrival time
---------------------------------------------------------------------------------------------
                                             14.937936   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002176    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840021    0.000011   10.180011 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002764    0.105862    1.549276   11.729287 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.105862    0.000034   11.729321 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002803    0.109983    1.197396   12.926717 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.109983    0.000029   12.926746 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011542    0.069907    0.291763   13.218510 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.069909    0.000460   13.218969 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041814    0.425653    1.543612   14.762582 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.425679    0.003924   14.766506 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             14.766506   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.690813   29.719341   library setup time
                                             29.719341   data required time
---------------------------------------------------------------------------------------------
                                             29.719341   data required time
                                            -14.766506   data arrival time
---------------------------------------------------------------------------------------------
                                             14.952836   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002722    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840035    0.000019   10.180018 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002103    0.102783    1.537625   11.717644 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102783    0.000020   11.717664 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002587    0.107490    1.191975   12.909638 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.107490    0.000028   12.909666 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.011707    0.079314    0.298025   13.207690 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.079316    0.000542   13.208232 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039604    0.407423    1.532915   14.741147 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.407445    0.003630   14.744778 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             14.744778   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.684659   29.725494   library setup time
                                             29.725494   data required time
---------------------------------------------------------------------------------------------
                                             29.725494   data required time
                                            -14.744778   data arrival time
---------------------------------------------------------------------------------------------
                                             14.980718   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002831    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840039    0.000020   10.180020 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001892    0.100501    1.533909   11.713930 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100501    0.000017   11.713946 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001999    0.100756    1.180350   12.894297 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.100756    0.000011   12.894307 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010403    0.073930    0.288967   13.183274 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.073931    0.000452   13.183726 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.035092    0.384460    1.494676   14.678403 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.384470    0.002471   14.680874 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             14.680874   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.676905   29.733248   library setup time
                                             29.733248   data required time
---------------------------------------------------------------------------------------------
                                             29.733248   data required time
                                            -14.680874   data arrival time
---------------------------------------------------------------------------------------------
                                             15.052374   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003168    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840049    0.000026   10.180026 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001866    0.100215    1.533448   11.713474 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100215    0.000017   11.713490 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001737    0.097751    1.175530   12.889021 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.097751    0.000006   12.889027 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010181    0.073010    0.286517   13.175545 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.073011    0.000396   13.175941 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031838    0.356024    1.467590   14.643530 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.356030    0.001907   14.645437 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             14.645437   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.667307   29.742847   library setup time
                                             29.742847   data required time
---------------------------------------------------------------------------------------------
                                             29.742847   data required time
                                            -14.645437   data arrival time
---------------------------------------------------------------------------------------------
                                             15.097410   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003825    0.920000    0.000000    9.460000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920076    0.000040    9.460040 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005046    0.128474    1.617477   11.077517 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.128474    0.000103   11.077620 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003907    0.117600    1.228583   12.306204 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.117600    0.000060   12.306264 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016340    0.069027    0.304064   12.610329 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.069046    0.001160   12.611488 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076688    0.717731    1.773593   14.385081 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.718090    0.015591   14.400672 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             14.400672   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.565150   29.845005   library setup time
                                             29.845005   data required time
---------------------------------------------------------------------------------------------
                                             29.845005   data required time
                                            -14.400672   data arrival time
---------------------------------------------------------------------------------------------
                                             15.444332   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002571    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920033    0.000017    9.460017 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001693    0.098245    1.562005   11.022022 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.098245    0.000014   11.022036 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003223    0.109334    1.200950   12.222985 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.109334    0.000039   12.223024 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.016457    0.069195    0.300438   12.523462 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.069205    0.000916   12.524379 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069000    0.652933    1.723288   14.247666 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.653187    0.012720   14.260387 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             14.260387   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.551079   29.859074   library setup time
                                             29.859074   data required time
---------------------------------------------------------------------------------------------
                                             29.859074   data required time
                                            -14.260387   data arrival time
---------------------------------------------------------------------------------------------
                                             15.598687   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003735    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920075    0.000039    9.460039 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002270    0.104511    1.572215   11.032254 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.104511    0.000025   11.032279 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003208    0.109240    1.203891   12.236171 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.109240    0.000039   12.236210 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.059552    0.152959    0.384303   12.620513 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.152992    0.002353   12.622866 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043613    0.440469    1.597270   14.220136 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.440497    0.004118   14.224255 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             14.224255   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.501051   29.909103   library setup time
                                             29.909103   data required time
---------------------------------------------------------------------------------------------
                                             29.909103   data required time
                                            -14.224255   data arrival time
---------------------------------------------------------------------------------------------
                                             15.684850   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004043    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920066    0.000035    9.460034 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003157    0.108932    1.587869   11.047903 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.108932    0.000047   11.047951 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002838    0.110400    1.199585   12.247536 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.110400    0.000028   12.247563 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.048903    0.132418    0.363727   12.611290 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.132970    0.006627   12.617917 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043077    0.436046    1.583516   14.201433 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.436072    0.003974   14.205407 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             14.205407   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.499800   29.910355   library setup time
                                             29.910355   data required time
---------------------------------------------------------------------------------------------
                                             29.910355   data required time
                                            -14.205407   data arrival time
---------------------------------------------------------------------------------------------
                                             15.704947   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003042    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920048    0.000025    9.460025 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002622    0.104768    1.578427   11.038452 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.104768    0.000032   11.038485 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002925    0.111373    1.199005   12.237489 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.111373    0.000032   12.237520 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.054798    0.144425    0.374068   12.611588 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.144982    0.007094   12.618683 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040498    0.414712    1.572174   14.190857 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.414737    0.003830   14.194687 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             14.194687   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.493771   29.916384   library setup time
                                             29.916384   data required time
---------------------------------------------------------------------------------------------
                                             29.916384   data required time
                                            -14.194687   data arrival time
---------------------------------------------------------------------------------------------
                                             15.721697   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003255    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920054    0.000028    9.460029 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001740    0.098754    1.562842   11.022871 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.098754    0.000015   11.022886 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003031    0.107574    1.197811   12.220696 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.107574    0.000035   12.220732 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044492    0.123586    0.354741   12.575473 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.123928    0.005950   12.581423 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043726    0.441379    1.583482   14.164905 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.441405    0.004019   14.168923 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             14.168923   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.501307   29.908848   library setup time
                                             29.908848   data required time
---------------------------------------------------------------------------------------------
                                             29.908848   data required time
                                            -14.168923   data arrival time
---------------------------------------------------------------------------------------------
                                             15.739925   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002696    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920031    0.000016    9.460016 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002526    0.104118    1.576724   11.036740 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.104118    0.000032   11.036772 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002894    0.111013    1.198119   12.234891 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.111013    0.000028   12.234920 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042004    0.118744    0.351784   12.586703 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.119104    0.005946   12.592650 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042212    0.428906    1.570663   14.163313 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.428930    0.003840   14.167152 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             14.167152   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.497782   29.912373   library setup time
                                             29.912373   data required time
---------------------------------------------------------------------------------------------
                                             29.912373   data required time
                                            -14.167152   data arrival time
---------------------------------------------------------------------------------------------
                                             15.745219   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003258    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920048    0.000026    9.460026 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001702    0.098343    1.562170   11.022196 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.098343    0.000015   11.022211 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003208    0.109197    1.200743   12.222954 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.109197    0.000039   12.222993 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.043253    0.121154    0.353305   12.576298 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.121430    0.005334   12.581632 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043087    0.436146    1.577719   14.159351 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.436177    0.004254   14.163606 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             14.163606   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.499830   29.910322   library setup time
                                             29.910322   data required time
---------------------------------------------------------------------------------------------
                                             29.910322   data required time
                                            -14.163606   data arrival time
---------------------------------------------------------------------------------------------
                                             15.746716   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002834    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920039    0.000020    9.460021 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001806    0.099478    1.564014   11.024035 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.099478    0.000016   11.024051 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002655    0.108257    1.191500   12.215550 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.108257    0.000025   12.215575 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.039248    0.112703    0.346343   12.561918 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.112956    0.004909   12.566827 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041783    0.425384    1.564606   14.131433 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.425410    0.003909   14.135343 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             14.135343   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.496787   29.913366   library setup time
                                             29.913366   data required time
---------------------------------------------------------------------------------------------
                                             29.913366   data required time
                                            -14.135343   data arrival time
---------------------------------------------------------------------------------------------
                                             15.778025   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003284    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920055    0.000029    9.460030 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001732    0.098669    1.562704   11.022734 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.098669    0.000015   11.022748 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002628    0.107941    1.190601   12.213349 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.107941    0.000024   12.213373 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.037201    0.109198    0.342210   12.555583 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.109482    0.005074   12.560657 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041430    0.422453    1.560497   14.121154 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.422476    0.003781   14.124934 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             14.124934   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.495958   29.914194   library setup time
                                             29.914194   data required time
---------------------------------------------------------------------------------------------
                                             29.914194   data required time
                                            -14.124934   data arrival time
---------------------------------------------------------------------------------------------
                                             15.789260   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070538    0.059054    2.484026    9.004723 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.063464    0.019409    9.024132 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.341153    0.402238    9.426371 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.341260    0.002134    9.428504 ^ wbs_dat_o[30] (out)
                                              9.428504   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.428504   data arrival time
---------------------------------------------------------------------------------------------
                                             16.501493   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068217    0.058350    2.483630    9.004327 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.061707    0.018678    9.023005 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.340823    0.401265    9.424270 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.340928    0.002006    9.426275 ^ wbs_dat_o[31] (out)
                                              9.426275   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.426275   data arrival time
---------------------------------------------------------------------------------------------
                                             16.503723   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069664    0.059407    2.485983    9.006680 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.061934    0.013646    9.020326 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.340541    0.401333    9.421659 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.340643    0.001799    9.423458 ^ wbs_dat_o[2] (out)
                                              9.423458   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.423458   data arrival time
---------------------------------------------------------------------------------------------
                                             16.506540   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062121    0.056219    2.482704    9.003401 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.057891    0.014803    9.018205 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191113    0.341237    0.399551    9.417755 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.341347    0.002272    9.420027 ^ wbs_dat_o[28] (out)
                                              9.420027   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.420027   data arrival time
---------------------------------------------------------------------------------------------
                                             16.509972   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.079694    0.062378    2.492495    9.013191 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.062378    0.003281    9.016472 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.340391    0.401944    9.418417 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.340392    0.001270    9.419686 ^ wbs_dat_o[1] (out)
                                              9.419686   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.419686   data arrival time
---------------------------------------------------------------------------------------------
                                             16.510311   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064787    0.057538    2.484562    9.005259 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.059290    0.012034    9.017293 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190988    0.340957    0.400402    9.417694 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.341059    0.001800    9.419495 ^ wbs_dat_o[3] (out)
                                              9.419495   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.419495   data arrival time
---------------------------------------------------------------------------------------------
                                             16.510504   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076157    0.061005    2.491202    9.011898 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.061005    0.003617    9.015514 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.341315    0.401137    9.416652 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.341424    0.002210    9.418861 ^ wbs_dat_o[0] (out)
                                              9.418861   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.418861   data arrival time
---------------------------------------------------------------------------------------------
                                             16.511137   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062721    0.056443    2.483097    9.003794 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.058105    0.013443    9.017237 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.340720    0.399660    9.416897 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.340822    0.001799    9.418696 ^ wbs_dat_o[22] (out)
                                              9.418696   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.418696   data arrival time
---------------------------------------------------------------------------------------------
                                             16.511301   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062590    0.050108    2.483871    9.004568 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.057908    0.010683    9.015251 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.340782    0.399613    9.414864 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.340883    0.001800    9.416664 ^ wbs_dat_o[16] (out)
                                              9.416664   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.416664   data arrival time
---------------------------------------------------------------------------------------------
                                             16.513334   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059691    0.055467    2.482624    9.003321 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.056512    0.012864    9.016186 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.340445    0.398864    9.415050 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.340544    0.001616    9.416666 ^ wbs_dat_o[19] (out)
                                              9.416666   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.416666   data arrival time
---------------------------------------------------------------------------------------------
                                             16.513334   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060675    0.055830    2.482999    9.003695 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.057273    0.011570    9.015266 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190840    0.340690    0.399254    9.414520 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.340791    0.001799    9.416320 ^ wbs_dat_o[18] (out)
                                              9.416320   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.416320   data arrival time
---------------------------------------------------------------------------------------------
                                             16.513678   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056904    0.054427    2.482037    9.002734 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.055384    0.011153    9.013886 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191941    0.342687    0.399025    9.412911 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.342809    0.002802    9.415714 ^ wbs_dat_o[24] (out)
                                              9.415714   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.415714   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514286   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070754    0.058365    2.488960    9.009656 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.058365    0.003835    9.013492 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190917    0.340850    0.399803    9.413295 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.340953    0.001893    9.415187 ^ wbs_dat_o[27] (out)
                                              9.415187   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.415187   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514811   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058638    0.048524    2.483104    9.003800 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.055776    0.010012    9.013812 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190960    0.340882    0.398693    9.412505 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.340984    0.001801    9.414306 ^ wbs_dat_o[4] (out)
                                              9.414306   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.414306   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515692   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057869    0.054832    2.482424    9.003120 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.055713    0.010854    9.013974 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.340508    0.398829    9.412803 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.340509    0.001339    9.414142 ^ wbs_dat_o[5] (out)
                                              9.414142   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.414142   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515856   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068864    0.058039    2.488387    9.009084 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.058039    0.003373    9.012457 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.340010    0.399488    9.411944 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.340010    0.001339    9.413283 ^ wbs_dat_o[23] (out)
                                              9.413283   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.413283   data arrival time
---------------------------------------------------------------------------------------------
                                             16.516716   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053710    0.053168    2.481043    9.001740 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.053881    0.010502    9.012241 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191068    0.341092    0.397753    9.409994 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.341198    0.002043    9.412037 ^ wbs_dat_o[17] (out)
                                              9.412037   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412037   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517963   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056542    0.048656    2.482465    9.003161 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.054742    0.008940    9.012100 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.340470    0.398393    9.410494 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.340470    0.001271    9.411765 ^ wbs_dat_o[7] (out)
                                              9.411765   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.411765   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518232   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053630    0.053170    2.481091    9.001788 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.053824    0.010147    9.011934 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.190939    0.340872    0.397588    9.409522 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.340977    0.002006    9.411529 ^ wbs_dat_o[25] (out)
                                              9.411529   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.411529   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518471   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051127    0.052186    2.480586    9.001283 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.052939    0.010737    9.012020 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.190981    0.340939    0.397218    9.409238 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.341044    0.002007    9.411245 ^ wbs_dat_o[29] (out)
                                              9.411245   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.411245   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518753   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062657    0.055522    2.486262    9.006958 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.055522    0.003040    9.009998 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191203    0.341390    0.398471    9.408469 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.341502    0.002365    9.410834 ^ wbs_dat_o[26] (out)
                                              9.410834   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.410834   data arrival time
---------------------------------------------------------------------------------------------
                                             16.519163   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064507    0.056323    2.486877    9.007574 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.056323    0.002950    9.010523 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.340199    0.398704    9.409227 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.340201    0.001477    9.410705 ^ wbs_dat_o[21] (out)
                                              9.410705   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.410705   data arrival time
---------------------------------------------------------------------------------------------
                                             16.519295   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050437    0.051703    2.480047    9.000744 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.052339    0.009824    9.010568 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190842    0.340673    0.396909    9.407476 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.340775    0.001799    9.409276 ^ wbs_dat_o[20] (out)
                                              9.409276   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.409276   data arrival time
---------------------------------------------------------------------------------------------
                                             16.520723   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052144    0.046844    2.481056    9.001753 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.047626    0.008502    9.010254 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191106    0.341124    0.394847    9.405101 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.341230    0.002010    9.407111 ^ wbs_dat_o[6] (out)
                                              9.407111   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.407111   data arrival time
---------------------------------------------------------------------------------------------
                                             16.522886   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051376    0.046608    2.480864    9.001560 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.047256    0.008110    9.009670 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190631    0.340806    0.394946    9.404617 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.340904    0.001478    9.406095 ^ wbs_dat_o[8] (out)
                                              9.406095   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.406095   data arrival time
---------------------------------------------------------------------------------------------
                                             16.523903   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049699    0.046737    2.480562    9.001259 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.047074    0.007374    9.008633 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190955    0.340838    0.394545    9.403177 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.340940    0.001801    9.404979 ^ wbs_dat_o[10] (out)
                                              9.404979   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.404979   data arrival time
---------------------------------------------------------------------------------------------
                                             16.525021   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.047050    0.045937    2.479638    9.000335 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.046259    0.006891    9.007226 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191563    0.341975    0.394349    9.401575 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.342092    0.002600    9.404175 ^ wbs_dat_o[9] (out)
                                              9.404175   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.404175   data arrival time
---------------------------------------------------------------------------------------------
                                             16.525826   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.045556    0.046576    2.479398    9.000095 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.046584    0.005924    9.006020 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191089    0.341082    0.394381    9.400401 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.341186    0.001940    9.402341 ^ wbs_dat_o[11] (out)
                                              9.402341   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.402341   data arrival time
---------------------------------------------------------------------------------------------
                                             16.527658   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.043434    0.046236    2.478706    8.999402 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.046236    0.005373    9.004775 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190447    0.339916    0.393836    9.398611 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.340011    0.001338    9.399949 ^ wbs_dat_o[12] (out)
                                              9.399949   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.399949   data arrival time
---------------------------------------------------------------------------------------------
                                             16.530048   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.036618    0.046269    2.476486    8.997183 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.046269    0.004088    9.001271 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.341333    0.394345    9.395617 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.341439    0.002034    9.397650 ^ wbs_dat_o[13] (out)
                                              9.397650   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.397650   data arrival time
---------------------------------------------------------------------------------------------
                                             16.532347   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.027850    0.042553    2.473502    8.994199 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.042594    0.002669    8.996867 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190846    0.340638    0.392276    9.389143 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.340739    0.001799    9.390943 ^ wbs_dat_o[14] (out)
                                              9.390943   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.390943   data arrival time
---------------------------------------------------------------------------------------------
                                             16.539055   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.026288    0.041877    2.472974    8.993671 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.041906    0.002242    8.995913 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190969    0.340853    0.392037    9.387949 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.340956    0.001894    9.389843 ^ wbs_dat_o[15] (out)
                                              9.389843   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.389843   data arrival time
---------------------------------------------------------------------------------------------
                                             16.540157   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184834    0.025364   11.972833 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                             11.972833   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608753   29.801401   library setup time
                                             29.801401   data required time
---------------------------------------------------------------------------------------------
                                             29.801401   data required time
                                            -11.972833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828569   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184760    0.025190   11.972659 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                             11.972659   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608724   29.801430   library setup time
                                             29.801430   data required time
---------------------------------------------------------------------------------------------
                                             29.801430   data required time
                                            -11.972659   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828772   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184611    0.024841   11.972310 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                             11.972310   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608668   29.801485   library setup time
                                             29.801485   data required time
---------------------------------------------------------------------------------------------
                                             29.801485   data required time
                                            -11.972310   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829176   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184416    0.024373   11.971843 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                             11.971843   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608594   29.801559   library setup time
                                             29.801559   data required time
---------------------------------------------------------------------------------------------
                                             29.801559   data required time
                                            -11.971843   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829718   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.184122    0.023653   11.971122 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                             11.971122   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608483   29.801672   library setup time
                                             29.801672   data required time
---------------------------------------------------------------------------------------------
                                             29.801672   data required time
                                            -11.971122   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830547   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.183741    0.022680   11.970149 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                             11.970149   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608338   29.801815   library setup time
                                             29.801815   data required time
---------------------------------------------------------------------------------------------
                                             29.801815   data required time
                                            -11.970149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831667   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.183363    0.021669   11.969138 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                             11.969138   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608195   29.801960   library setup time
                                             29.801960   data required time
---------------------------------------------------------------------------------------------
                                             29.801960   data required time
                                            -11.969138   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832823   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002794    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180038    0.000020    8.740021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.101179    1.221446    9.961467 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.101179    0.000020    9.961487 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010584    0.181232    1.297330   11.258818 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.181232    0.000179   11.258996 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062683    0.079516    0.327211   11.586207 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082554    0.012412   11.598619 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.179692    0.348850   11.947469 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.182827    0.020140   11.967609 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                             11.967609   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.607992   29.802162   library setup time
                                             29.802162   data required time
---------------------------------------------------------------------------------------------
                                             29.802162   data required time
                                            -11.967609   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834553   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.189758    0.031371   11.961032 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                             11.961032   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.610619   29.799534   library setup time
                                             29.799534   data required time
---------------------------------------------------------------------------------------------
                                             29.799534   data required time
                                            -11.961032   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838503   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.189667    0.031204   11.960865 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                             11.960865   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.610584   29.799570   library setup time
                                             29.799570   data required time
---------------------------------------------------------------------------------------------
                                             29.799570   data required time
                                            -11.960865   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838705   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.189496    0.030884   11.960544 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                             11.960544   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.610519   29.799633   library setup time
                                             29.799633   data required time
---------------------------------------------------------------------------------------------
                                             29.799633   data required time
                                            -11.960544   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839088   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.189226    0.030373   11.960033 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                             11.960033   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.610417   29.799736   library setup time
                                             29.799736   data required time
---------------------------------------------------------------------------------------------
                                             29.799736   data required time
                                            -11.960033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839703   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.188832    0.029610   11.959270 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                             11.959270   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.610268   29.799887   library setup time
                                             29.799887   data required time
---------------------------------------------------------------------------------------------
                                             29.799887   data required time
                                            -11.959270   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840616   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.188431    0.028814   11.958474 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                             11.958474   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.610116   29.800037   library setup time
                                             29.800037   data required time
---------------------------------------------------------------------------------------------
                                             29.800037   data required time
                                            -11.958474   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841562   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.187941    0.027810   11.957470 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                             11.957470   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.609930   29.800224   library setup time
                                             29.800224   data required time
---------------------------------------------------------------------------------------------
                                             29.800224   data required time
                                            -11.957470   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842754   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002990    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180045    0.000024    8.740024 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001680    0.097110    1.215319    9.955343 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.097110    0.000014    9.955358 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010293    0.178251    1.291766   11.247124 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.178251    0.000179   11.247302 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062877    0.079634    0.326223   11.573525 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.082365    0.011828   11.585354 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.181766    0.344307   11.929660 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.187239    0.026298   11.955958 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                             11.955958   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.609664   29.800489   library setup time
                                             29.800489   data required time
---------------------------------------------------------------------------------------------
                                             29.800489   data required time
                                            -11.955958   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844532   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.213099    0.042980   11.918797 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                             11.918797   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.619464   29.790689   library setup time
                                             29.790689   data required time
---------------------------------------------------------------------------------------------
                                             29.790689   data required time
                                            -11.918797   data arrival time
---------------------------------------------------------------------------------------------
                                             17.871895   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.212985    0.042815   11.918631 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                             11.918631   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.619421   29.790733   library setup time
                                             29.790733   data required time
---------------------------------------------------------------------------------------------
                                             29.790733   data required time
                                            -11.918631   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872101   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.212728    0.042442   11.918258 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                             11.918258   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.619323   29.790831   library setup time
                                             29.790831   data required time
---------------------------------------------------------------------------------------------
                                             29.790831   data required time
                                            -11.918258   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872574   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.212379    0.041932   11.917748 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                             11.917748   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.619191   29.790962   library setup time
                                             29.790962   data required time
---------------------------------------------------------------------------------------------
                                             29.790962   data required time
                                            -11.917748   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873213   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.211961    0.041315   11.917131 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                             11.917131   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.619033   29.791122   library setup time
                                             29.791122   data required time
---------------------------------------------------------------------------------------------
                                             29.791122   data required time
                                            -11.917131   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873991   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.211390    0.040461   11.916277 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                             11.916277   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.618816   29.791336   library setup time
                                             29.791336   data required time
---------------------------------------------------------------------------------------------
                                             29.791336   data required time
                                            -11.916277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875061   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.210647    0.039322   11.915138 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                             11.915138   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.618535   29.791618   library setup time
                                             29.791618   data required time
---------------------------------------------------------------------------------------------
                                             29.791618   data required time
                                            -11.915138   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876482   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004151    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180086    0.000045    8.740046 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.103564    1.229831    9.969876 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.103564    0.000028    9.969905 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009427    0.169510    1.284740   11.254645 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169510    0.000104   11.254749 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021363    0.048720    0.287323   11.542072 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.048720    0.001561   11.543633 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.198891    0.332183   11.875816 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.209859    0.038077   11.913894 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                             11.913894   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.618236   29.791918   library setup time
                                             29.791918   data required time
---------------------------------------------------------------------------------------------
                                             29.791918   data required time
                                            -11.913894   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878023   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.183251    0.023372   11.897487 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                             11.897487   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608153   29.802002   library setup time
                                             29.802002   data required time
---------------------------------------------------------------------------------------------
                                             29.802002   data required time
                                            -11.897487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904516   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.183177    0.023183   11.897299 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                             11.897299   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608124   29.802029   library setup time
                                             29.802029   data required time
---------------------------------------------------------------------------------------------
                                             29.802029   data required time
                                            -11.897299   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904728   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.183043    0.022840   11.896955 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                             11.896955   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.608074   29.802080   library setup time
                                             29.802080   data required time
---------------------------------------------------------------------------------------------
                                             29.802080   data required time
                                            -11.896955   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905125   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.182832    0.022285   11.896400 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                             11.896400   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.607994   29.802160   library setup time
                                             29.802160   data required time
---------------------------------------------------------------------------------------------
                                             29.802160   data required time
                                            -11.896400   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905760   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.182544    0.021505   11.895621 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                             11.895621   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.607885   29.802269   library setup time
                                             29.802269   data required time
---------------------------------------------------------------------------------------------
                                             29.802269   data required time
                                            -11.895621   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906647   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.182237    0.020637   11.894753 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                             11.894753   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.607768   29.802383   library setup time
                                             29.802383   data required time
---------------------------------------------------------------------------------------------
                                             29.802383   data required time
                                            -11.894753   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907631   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.181515    0.018423   11.892539 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                             11.892539   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.607495   29.802658   library setup time
                                             29.802658   data required time
---------------------------------------------------------------------------------------------
                                             29.802658   data required time
                                            -11.892539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910118   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003698    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180074    0.000039    8.740039 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.101883    1.222525    9.962564 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101883    0.000020    9.962584 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009507    0.170313    1.284827   11.247413 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.170313    0.000127   11.247540 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023422    0.050141    0.289851   11.537390 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050151    0.001593   11.538983 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.178898    0.335132   11.874115 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.180860    0.016113   11.890228 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                             11.890228   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.607247   29.802906   library setup time
                                             29.802906   data required time
---------------------------------------------------------------------------------------------
                                             29.802906   data required time
                                            -11.890228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912676   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003322    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140048    0.000026    9.310026 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002960    0.107199    1.217644   10.527670 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.107199    0.000040   10.527710 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017905    0.192704    0.425676   10.953386 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.192704    0.000838   10.954224 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.085693    0.264609    0.304154   11.258378 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.264755    0.005407   11.263785 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             11.263785   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.494684   29.915470   library setup time
                                             29.915470   data required time
---------------------------------------------------------------------------------------------
                                             29.915470   data required time
                                            -11.263785   data arrival time
---------------------------------------------------------------------------------------------
                                             18.651686   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.007154    6.121563 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.307461    6.429024 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000715    6.429739 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014048    0.213239    0.816729    7.246468 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.213239    0.000117    7.246585 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003166    0.073010    0.433495    7.680080 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.073010    0.000044    7.680123 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.680123   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.006473   30.149033 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.278177   30.427210 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000647   30.427856 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.327858   clock uncertainty
                                  1.001812   31.329670   clock reconvergence pessimism
                                 -0.266850   31.062819   library setup time
                                             31.062819   data required time
---------------------------------------------------------------------------------------------
                                             31.062819   data required time
                                             -7.680123   data arrival time
---------------------------------------------------------------------------------------------
                                             23.382696   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.007154    6.121563 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.307461    6.429024 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000715    6.429739 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013177    0.163711    0.893911    7.323649 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.163711    0.000255    7.323905 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.173312    0.407472    7.731377 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.173323    0.001547    7.732924 v wbs_ack_o (out)
                                              7.732924   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -7.732924   data arrival time
---------------------------------------------------------------------------------------------
                                             38.407074   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003152    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170051    0.000027   10.310027 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002581    0.092736    1.131209   11.441236 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.092736    0.000024   11.441259 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010103    0.202992    0.268446   11.709705 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.202992    0.000306   11.710011 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.089887    0.414507    0.641805   12.351817 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.415203    0.012724   12.364541 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             12.364541   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.065177    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008075   54.658073 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   55.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   55.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   55.499268 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   55.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   55.410152   clock uncertainty
                                  0.000000   55.410152   clock reconvergence pessimism
                                 -1.282913   54.127239   library setup time
                                             54.127239   data required time
---------------------------------------------------------------------------------------------
                                             54.127239   data required time
                                            -12.364541   data arrival time
---------------------------------------------------------------------------------------------
                                             41.762699   slack (MET)



