
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.01$
# time: Mon May 27 14:01:47 2013

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "ab_top" xc4vlx15ff668-10 v3.2 ;


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "iDsp__0__" "DSP48",placed DSP_X10Y12 DSP48_X0Y7  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U33/u3/Msub_iQ_addsub00001:
       "
  ;
inst "iDsp__1__" "DSP48",placed DSP_X10Y24 DSP48_X0Y13  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U29/u1/Msub_iQ_addsub00001:
       "
  ;
inst "iDsp__2__" "DSP48",placed DSP_X10Y56 DSP48_X0Y28  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U33/u1/Msub_iQ_addsub00001:
       "
  ;
inst "iDsp__3__" "DSP48",placed DSP_X10Y48 DSP48_X0Y24  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U31/Madd_n_add_RD1:
       "
  ;
inst "iDsp__4__" "DSP48",placed DSP_X10Y52 DSP48_X0Y27  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U31/Madd_n_add_WR1:
       "
  ;
inst "iDsp__5__" "DSP48",placed DSP_X10Y16 DSP48_X0Y8  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U29/u3/Msub_iQ_addsub00001:
       "
  ;
inst "iDsp__6__" "DSP48",placed DSP_X10Y36 DSP48_X0Y18  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U28/Madd_n_add_WR1:
       "
  ;
inst "iDsp__7__" "DSP48",placed DSP_X10Y40 DSP48_X0Y21  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U28/Madd_n_add_RD1:
       "
  ;
inst "iDsp__8__" "DSP48",placed DSP_X10Y44 DSP48_X0Y22  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/U31/Msub_c_add1:
       "
  ;
inst "iDsp__9__" "DSP48",placed DSP_X10Y32 DSP48_X0Y17  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:Madd_s_tx_fsm_add00001:
       "
  ;
inst "iDsp__10__" "DSP48",placed DSP_X10Y28 DSP48_X0Y15  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:Madd_v_uart_tx_add_share00001:
       "
  ;
inst "iDsp__11__" "DSP48",placed DSP_X10Y20 DSP48_X0Y10  ,
  cfg " AREG::0 BREG::0 B_INPUT::DIRECT CARRYININV::CARRYIN CARRYINREG::0
       CARRYINSEL0INV::CARRYINSEL0 CARRYINSEL1INV::CARRYINSEL1 CARRYINSELREG::0
       CEAINV::CEA CEBINV::CEB CECARRYININV::#OFF CECINSUBINV::CECINSUB
       CECINV::CEC CECTRLINV::CECTRL CEMINV::CEM CEPINV::CEP CLKINV::#OFF
       CREG::0 LEGACY_MODE::NONE MREG::0 OPMODE0INV::OPMODE0 OPMODE1INV::OPMODE1
       OPMODE2INV::OPMODE2 OPMODE3INV::OPMODE3 OPMODE4INV::OPMODE4 OPMODE5INV::OPMODE5
       OPMODE6INV::OPMODE6 OPMODEREG::0 PREG::0 RSTAINV::RSTA RSTBINV::RSTB
       RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTCTRLINV::RSTCTRL RSTMINV::RSTM
       RSTPINV::RSTP SUBTRACTINV::SUBTRACT SUBTRACTREG::0 DSP48:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ1:
       "
  ;
inst "iSlice__0__" "SLICEM",placed CLB_X16Y56 SLICE_X24Y112  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem4.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem4.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem4.WE:
       "
  ;
inst "iSlice__1__" "SLICEM",placed CLB_X14Y56 SLICE_X22Y112  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem2.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem2.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem2.WE:
       "
  ;
inst "iSlice__2__" "SLICEM",placed CLB_X19Y53 SLICE_X30Y107  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem5.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem5.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem5.WE:
       "
  ;
inst "iSlice__3__" "SLICEM",placed CLB_X14Y53 SLICE_X22Y107  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem3.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem3.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem3.WE:
       "
  ;
inst "iSlice__4__" "SLICEM",placed CLB_X14Y55 SLICE_X22Y110  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem1.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem1.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem1.WE:
       "
  ;
inst "iSlice__5__" "SLICEM",placed CLB_X17Y47 SLICE_X26Y95  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem11.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem11.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem11.WE:
       "
  ;
inst "iSlice__6__" "SLICEM",placed CLB_X19Y54 SLICE_X30Y109  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem6.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem6.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem6.WE:
       "
  ;
inst "iSlice__7__" "SLICEM",placed CLB_X19Y49 SLICE_X30Y98  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem7.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem7.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem7.WE:
       "
  ;
inst "iSlice__8__" "SLICEM",placed CLB_X18Y46 SLICE_X28Y92  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem9.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem9.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem9.WE:
       "
  ;
inst "iSlice__9__" "SLICEM",placed CLB_X18Y47 SLICE_X28Y95  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem8.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem8.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem8.WE:
       "
  ;
inst "iSlice__10__" "SLICEM",placed CLB_X9Y30 SLICE_X14Y61  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem3.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem3.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem3.WE:
       "
  ;
inst "iSlice__11__" "SLICEM",placed CLB_X9Y32 SLICE_X14Y65  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem1.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem1.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem1.WE:
       "
  ;
inst "iSlice__12__" "SLICEM",placed CLB_X16Y46 SLICE_X24Y93  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mram_ram_mem10.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U31/Mram_ram_mem10.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U31/Mram_ram_mem10.WE:
       "
  ;
inst "iSlice__13__" "SLICEM",placed CLB_X9Y30 SLICE_X14Y60  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem2.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem2.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem2.WE:
       "
  ;
inst "iSlice__14__" "SLICEM",placed CLB_X8Y30 SLICE_X12Y61  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem4.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem4.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem4.WE:
       "
  ;
inst "iSlice__15__" "SLICEM",placed CLB_X8Y32 SLICE_X12Y65  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem5.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem5.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem5.WE:
       "
  ;
inst "iSlice__16__" "SLICEM",placed CLB_X8Y32 SLICE_X12Y64  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem8.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem8.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem8.WE:
       "
  ;
inst "iSlice__17__" "SLICEM",placed CLB_X8Y31 SLICE_X12Y62  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem6.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem6.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem6.WE:
       "
  ;
inst "iSlice__18__" "SLICEM",placed CLB_X8Y31 SLICE_X12Y63  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF DIF_MUX::ALTDIF
       DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/Mram_ram_mem7.F:#RAM:D=0x0000
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::DUAL_PORT
       G:uart_wrapper/cmp_uart/U28/Mram_ram_mem7.G:#RAM:D=0x0000 GYMUX::#OFF
       G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XBUSED::#OFF XMUXUSED::#OFF XUSED::0 YBMUX::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF WSGEN:uart_wrapper/cmp_uart/U28/Mram_ram_mem7.WE:
       "
  ;
inst "iSlice__19__" "SLICEL",placed CLB_X17Y6 SLICE_X27Y12  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::G2 CYINIT::BX DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<0>:#LUT:D=((A3*~A4)*~A1)+((~A3*A4)*A1)+((~A3*~A4)*A1)+((~A3*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<1>:#LUT:D=((A3*~A1)*~A4)+((~A3*A1)*A4)+((~A3*~A1)*A4)+((~A3*~A1)*~A4)
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF CYMUXF:iSlice__19__.CYMUXF:
       CYMUXG:iSlice__19__.CYMUXG: XORF:iSlice__19__.XORF: XORG:iSlice__19__.XORG:
       "
  ;
inst "iSlice__20__" "SLICEL",placed CLB_X17Y6 SLICE_X27Y13  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F3
       CY0G::G3 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<2>:#LUT:D=((A2*~A4)*~A1)+((~A2*A4)*A1)+((~A2*~A4)*A1)+((~A2*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<3>:#LUT:D=((A2*~A4)*~A1)+((~A2*A4)*A1)+((~A2*~A4)*A1)+((~A2*~A4)*~A1)
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF CYMUXF:iSlice__20__.CYMUXF:
       CYMUXG:iSlice__20__.CYMUXG: XORF:iSlice__20__.XORF: XORG:iSlice__20__.XORG:
       "
  ;
inst "iSlice__21__" "SLICEL",placed CLB_X17Y7 SLICE_X27Y14  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::G2 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<4>:#LUT:D=((A3*~A4)*~A1)+((~A3*A4)*A1)+((~A3*~A4)*A1)+((~A3*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<5>:#LUT:D=((A3*~A4)*~A1)+((~A3*A4)*A1)+((~A3*~A4)*A1)+((~A3*~A4)*~A1)
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF CYMUXF:iSlice__21__.CYMUXF:
       CYMUXG:iSlice__21__.CYMUXG: XORF:iSlice__21__.XORF: XORG:iSlice__21__.XORG:
       "
  ;
inst "iSlice__22__" "SLICEL",placed CLB_X17Y7 SLICE_X27Y15  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F3
       CY0G::1 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<6>:#LUT:D=((A2*A1)*A4)+((A2*A1)*~A4)+((A2*~A1)*~A4)+((~A2*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<7>:#LUT:D=(((A4*A2)*~A3)*A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*~A1)+(((~A4*A2)*~A3)*A1)+(((~A4*A2)*~A3)*~A1)+(((~A4*~A2)*A3)*A1)+(((~A4*~A2)*A3)*~A1)+(((~A4*~A2)*~A3)*~A1)
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF C2VDD:iSlice__22__.C2VDD:
       CYMUXF:iSlice__22__.CYMUXF: CYMUXG:iSlice__22__.CYMUXG: XORF:iSlice__22__.XORF:
       XORG:iSlice__22__.XORG: "
  ;
inst "iSlice__23__" "SLICEL",placed CLB_X17Y8 SLICE_X27Y16  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::1 CY0G::#OFF CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<8>:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*~A4)*A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*A3)*~A4)*~A2)+(((~A1*~A3)*A4)*A2)+(((~A1*~A3)*A4)*~A2)+(((~A1*~A3)*~A4)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:uart_wrapper/cmp_uart/U36/Mcount_iQ_lut<9>:#LUT:D=(((A4*~A1)*~A3)*A2)+(((~A4*A1)*A3)*~A2)+(((~A4*A1)*~A3)*~A2)+(((~A4*~A1)*A3)*~A2)+(((~A4*~A1)*~A3)*A2)+(((~A4*~A1)*~A3)*~A2)
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF C1VDD:iSlice__23__.C1VDD:
       CYMUXF:iSlice__23__.CYMUXF: XORF:iSlice__23__.XORF: XORG:iSlice__23__.XORG:
       "
  ;
inst "iSlice__24__" "SLICEL",placed CLB_X12Y23 SLICE_X19Y46  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::0 CYINIT::BX DXMUX::#OFF DYMUX::#OFF F:LUT1_0:#LUT:D=A3 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_C_CE_cmp_gt0000_lut<1>:#LUT:D=(((~A3*~A2)*~A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__24__.CYMUXF: CYMUXG:iSlice__24__.CYMUXG: GNDG:iSlice__24__.GNDG:
       "
  ;
inst "iSlice__25__" "SLICEL",placed CLB_X12Y23 SLICE_X19Y47  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::G3 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_C_CE_cmp_gt0000_lut<2>:#LUT:D=(((~A1*~A3)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_C_CE_cmp_gt0000_lut<3>:#LUT:D=((~A2*~A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__25__.CYMUXF: CYMUXG:iSlice__25__.CYMUXG: GNDF:iSlice__25__.GNDF:
        _ROUTETHROUGH:COUT:YB "
  ;
inst "iSlice__26__" "SLICEL",placed CLB_X12Y21 SLICE_X18Y43  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::G3 CYINIT::BX DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<0>:#LUT:D=(A1*A2)+(~A1*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<1>:#LUT:D=(A4*A3)+(~A4*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__26__.CYMUXF: CYMUXG:iSlice__26__.CYMUXG: "
  ;
inst "iSlice__27__" "SLICEL",placed CLB_X12Y22 SLICE_X18Y44  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F3
       CY0G::G2 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<2>:#LUT:D=(A1*A3)+(~A1*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<3>:#LUT:D=(A3*A2)+(~A3*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__27__.CYMUXF: CYMUXG:iSlice__27__.CYMUXG: "
  ;
inst "iSlice__28__" "SLICEL",placed CLB_X12Y22 SLICE_X18Y45  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F3
       CY0G::G2 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<4>:#LUT:D=(A1*A3)+(~A1*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<5>:#LUT:D=(A3*A2)+(~A3*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__28__.CYMUXF: CYMUXG:iSlice__28__.CYMUXG: "
  ;
inst "iSlice__29__" "SLICEL",placed CLB_X12Y23 SLICE_X18Y46  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::G3 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<6>:#LUT:D=(A3*A2)+(~A3*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<7>:#LUT:D=(A4*A3)+(~A4*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__29__.CYMUXF: CYMUXG:iSlice__29__.CYMUXG: "
  ;
inst "iSlice__30__" "SLICEL",placed CLB_X12Y23 SLICE_X18Y47  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F3
       CY0G::G2 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<8>:#LUT:D=(A4*A3)+(~A4*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<9>:#LUT:D=(A4*A2)+(~A4*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__30__.CYMUXF: CYMUXG:iSlice__30__.CYMUXG: "
  ;
inst "iSlice__31__" "SLICEL",placed CLB_X12Y24 SLICE_X18Y48  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::G2 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<10>:#LUT:D=(A4*A2)+(~A4*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<11>:#LUT:D=(A3*A2)+(~A3*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__31__.CYMUXF: CYMUXG:iSlice__31__.CYMUXG: "
  ;
inst "iSlice__32__" "SLICEL",placed CLB_X12Y24 SLICE_X18Y49  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::G2 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<12>:#LUT:D=(A3*A2)+(~A3*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<13>:#LUT:D=(A3*A2)+(~A3*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__32__.CYMUXF: CYMUXG:iSlice__32__.CYMUXG: "
  ;
inst "iSlice__33__" "SLICEL",placed CLB_X12Y25 SLICE_X18Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F2
       CY0G::G2 CYINIT::CIN DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<14>:#LUT:D=(A3*A2)+(~A3*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:LUT1_1:#LUT:D=A3
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       CYMUXF:iSlice__33__.CYMUXF: CYMUXG:iSlice__33__.CYMUXG:  _ROUTETHROUGH:COUT:YB
       "
  ;
inst "iSlice__34__" "SLICEL",placed CLB_X11Y42 SLICE_X17Y85  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_51:#LUT:D=((A2*A3)*A4)+((A2*A3)*~A4)+((A2*~A3)*A4)+((~A2*A3)*~A4)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_6:#LUT:D=((A3*A4)*A2)+((A3*A4)*~A2)+((A3*~A4)*A2)+((~A3*A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__34__.F5MUX: "
  ;
inst "iSlice__35__" "SLICEL",placed CLB_X11Y42 SLICE_X17Y84  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_4:#LUT:D=((A2*A1)*A3)+((A2*A1)*~A3)+((A2*~A1)*A3)+((~A2*A1)*~A3)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_5:#LUT:D=((A1*A4)*~A3)+((A1*~A4)*A3)+((A1*~A4)*~A3)+((~A1*~A4)*A3)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__35__.F5MUX:
       F6MUX:iSlice__35__.F6MUX: "
  ;
inst "iSlice__36__" "SLICEL",placed CLB_X9Y41 SLICE_X14Y83  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_53:#LUT:D=((A2*A1)*A3)+((A2*A1)*~A3)+((A2*~A1)*A3)+((~A2*A1)*~A3)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_61:#LUT:D=((A4*A1)*A3)+((A4*A1)*~A3)+((A4*~A1)*A3)+((~A4*A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__36__.F5MUX: "
  ;
inst "iSlice__37__" "SLICEL",placed CLB_X9Y41 SLICE_X14Y82  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_41:#LUT:D=((A3*A1)*A2)+((A3*A1)*~A2)+((A3*~A1)*A2)+((~A3*A1)*~A2)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_52:#LUT:D=((A4*A3)*A2)+((A4*A3)*~A2)+((A4*~A3)*A2)+((~A4*A3)*~A2)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__37__.F5MUX:
       F6MUX:iSlice__37__.F6MUX: "
  ;
inst "iSlice__38__" "SLICEL",placed CLB_X9Y41 SLICE_X15Y83  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_55:#LUT:D=((A2*A1)*A3)+((A2*A1)*~A3)+((A2*~A1)*A3)+((~A2*A1)*~A3)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_62:#LUT:D=((A4*A2)*A3)+((A4*A2)*~A3)+((A4*~A2)*A3)+((~A4*A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__38__.F5MUX: "
  ;
inst "iSlice__39__" "SLICEL",placed CLB_X9Y41 SLICE_X15Y82  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_42:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((~A1*A3)*~A2)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_54:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((A1*~A4)*A2)+((~A1*A4)*~A2)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__39__.F5MUX:
       F6MUX:iSlice__39__.F6MUX: "
  ;
inst "iSlice__40__" "SLICEL",placed CLB_X8Y40 SLICE_X12Y81  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_57:#LUT:D=((A4*A1)*A2)+((A4*A1)*~A2)+((A4*~A1)*A2)+((~A4*A1)*~A2)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_63:#LUT:D=((A3*A1)*A2)+((A3*A1)*~A2)+((A3*~A1)*A2)+((~A3*A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__40__.F5MUX: "
  ;
inst "iSlice__41__" "SLICEL",placed CLB_X8Y40 SLICE_X12Y80  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_43:#LUT:D=((A1*A4)*A3)+((A1*A4)*~A3)+((A1*~A4)*A3)+((~A1*A4)*~A3)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_56:#LUT:D=((A2*A1)*A3)+((A2*A1)*~A3)+((A2*~A1)*A3)+((~A2*A1)*~A3)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__41__.F5MUX:
       F6MUX:iSlice__41__.F6MUX: "
  ;
inst "iSlice__42__" "SLICEL",placed CLB_X8Y37 SLICE_X12Y75  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_511:#LUT:D=(A2*A1)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_65:#LUT:D=((A4*A3)*A2)+((A4*A3)*~A2)+((A4*~A3)*A2)+((~A4*A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__42__.F5MUX: "
  ;
inst "iSlice__43__" "SLICEL",placed CLB_X8Y37 SLICE_X12Y74  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_45:#LUT:D=((A2*A4)*A3)+((A2*A4)*~A3)+((A2*~A4)*A3)+((~A2*A4)*~A3)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_510:#LUT:D=(A3*A1)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__43__.F5MUX:
       F6MUX:iSlice__43__.F6MUX: "
  ;
inst "iSlice__44__" "SLICEL",placed CLB_X7Y33 SLICE_X11Y67  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_513:#LUT:D=(A4*A1)+(A4*~A1)+(~A4*~A1)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_66:#LUT:D=((A2*A3)*A1)+((A2*A3)*~A1)+((A2*~A3)*A1)+((~A2*A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__44__.F5MUX: "
  ;
inst "iSlice__45__" "SLICEL",placed CLB_X7Y33 SLICE_X11Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_46:#LUT:D=((A1*A3)*A4)+((A1*A3)*~A4)+((A1*~A3)*A4)+((~A1*A3)*~A4)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_512:#LUT:D=((A4*A3)*A2)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__45__.F5MUX:
       F6MUX:iSlice__45__.F6MUX: "
  ;
inst "iSlice__46__" "SLICEL",placed CLB_X8Y35 SLICE_X13Y71  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_515:#LUT:D=(A3*A2)+(A3*~A2)+(~A3*~A2)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_67:#LUT:D=((A4*A3)*A2)+((A4*A3)*~A2)+((A4*~A3)*A2)+((~A4*A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__46__.F5MUX: "
  ;
inst "iSlice__47__" "SLICEL",placed CLB_X8Y35 SLICE_X13Y70  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_47:#LUT:D=((A1*A4)*A3)+((A1*A4)*~A3)+((A1*~A4)*A3)+((~A1*A4)*~A3)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_514:#LUT:D=(A3*A4)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__47__.F5MUX:
       F6MUX:iSlice__47__.F6MUX: "
  ;
inst "iSlice__48__" "SLICEL",placed CLB_X16Y36 SLICE_X25Y73  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<0>18:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<0>19:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*~A2)*A1)+(((A3*~A4)*~A2)*~A1)+(((~A3*A4)*A2)*A1)+(((~A3*A4)*A2)*~A1)+(((~A3*A4)*~A2)*A1)+(((~A3*A4)*~A2)*~A1)+(((~A3*~A4)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__48__.F5MUX: "
  ;
inst "iSlice__49__" "SLICEL",placed CLB_X16Y36 SLICE_X25Y72  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_14:#LUT:D=A1
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:MUXF5_13:#LUT:D=0
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__49__.F5MUX:
       F6MUX:iSlice__49__.F6MUX: "
  ;
inst "iSlice__50__" "SLICEL",placed CLB_X8Y34 SLICE_X12Y69  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_59:#LUT:D=(A2*A1)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_64:#LUT:D=((A3*A4)*A2)+((A3*A4)*~A2)+((A3*~A4)*A2)+((~A3*A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       F5MUX:iSlice__50__.F5MUX: "
  ;
inst "iSlice__51__" "SLICEL",placed CLB_X8Y34 SLICE_X12Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/Mmux_RD_mux0000_44:#LUT:D=((A1*A4)*A3)+((A1*A4)*~A3)+((A1*~A4)*A3)+((~A1*A4)*~A3)
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Mmux_RD_mux0000_58:#LUT:D=((A1*A4)*A3)+((A1*A4)*~A3)+((A1*~A4)*A3)+((~A1*A4)*~A3)
       GYMUX::FX REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::0 YUSED::#OFF F5MUX:iSlice__51__.F5MUX:
       F6MUX:iSlice__51__.F6MUX: "
  ;
inst "iSlice__52__" "SLICEL",placed CLB_X26Y60 SLICE_X41Y121  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/D<5>1:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((~A2*A1)*A3)*~A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*A3)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/D<5>2:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*~A3)*A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__52__.F5MUX:
       "
  ;
inst "iSlice__53__" "SLICEL",placed CLB_X13Y25 SLICE_X21Y51  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2e/iQ_not000130_SW01:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((~A2*A1)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2e/iQ_not000130_SW02:#LUT:D=(A2*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__53__.F5MUX:
       "
  ;
inst "iSlice__54__" "SLICEL",placed CLB_X12Y43 SLICE_X18Y86  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_req_mux00001:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*A4)*~A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)+(((~A1*~A2)*A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:s_uart_tx_req_mux00002:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*A4)*~A3)+(((A1*~A2)*~A4)*A3)+(((A1*~A2)*~A4)*~A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)+(((~A1*~A2)*A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__54__.F5MUX:
       "
  ;
inst "iSlice__55__" "SLICEL",placed CLB_X18Y26 SLICE_X29Y53  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In121:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((A1*~A3)*~A4)*~A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*A3)*~A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In122:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((A1*~A3)*~A4)*~A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*A3)*~A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__55__.F5MUX:
       "
  ;
inst "iSlice__56__" "SLICEL",placed CLB_X4Y27 SLICE_X6Y55  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_11:#LUT:D=A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In901:#LUT:D=(((A2*A4)*A3)*~A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*A3)*~A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__56__.F5MUX:
       "
  ;
inst "iSlice__57__" "SLICEL",placed CLB_X13Y26 SLICE_X20Y53  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_10:#LUT:D=A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3-In11:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*A1)*~A4)+(((A2*~A3)*~A1)*A4)+(((A2*~A3)*~A1)*~A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*A1)*~A4)+(((~A2*A3)*~A1)*A4)+(((~A2*~A3)*A1)*A4)+(((~A2*~A3)*A1)*~A4)+(((~A2*~A3)*~A1)*A4)+(((~A2*~A3)*~A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__57__.F5MUX:
       "
  ;
inst "iSlice__58__" "SLICEL",placed CLB_X14Y35 SLICE_X22Y70  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In601:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In602:#LUT:D=(A4*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__58__.F5MUX:
       "
  ;
inst "iSlice__59__" "SLICEL",placed CLB_X12Y35 SLICE_X19Y70  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U1/iQ_not000111:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*~A1)*A2)*A4)+(((~A3*~A1)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U1/iQ_not000112:#LUT:D=(A2*A1)+(A2*~A1)+(~A2*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__59__.F5MUX:
       "
  ;
inst "iSlice__60__" "SLICEL",placed CLB_X13Y25 SLICE_X21Y50  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_cmp_eq000811:#LUT:D=(((~A4*~A1)*~A3)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:LUT1_8:#LUT:D=A1
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__60__.F5MUX:
       "
  ;
inst "iSlice__61__" "SLICEL",placed CLB_X14Y28 SLICE_X22Y57  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_9:#LUT:D=A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:s_uart_tx_data_0_cmp_eq000211:#LUT:D=(((~A2*A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__61__.F5MUX:
       "
  ;
inst "iSlice__62__" "SLICEL",placed CLB_X14Y28 SLICE_X23Y56  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_wr_rd_mux0000171:#LUT:D=(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_wr_rd_mux0000172:#LUT:D=(A2*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__62__.F5MUX:
       "
  ;
inst "iSlice__63__" "SLICEL",placed CLB_X13Y53 SLICE_X20Y106  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_7:#LUT:D=A1
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U13/iQ_mux000011:#LUT:D=(((A1*~A3)*A4)*~A2)+(((~A1*A3)*A4)*~A2)+(((~A1*~A3)*A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__63__.F5MUX:
       "
  ;
inst "iSlice__64__" "SLICEL",placed CLB_X18Y29 SLICE_X29Y58  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd1-In11:#LUT:D=(((A1*A4)*~A3)*A2)+(((A1*~A4)*~A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*A4)*A3)*~A2)+(((~A1*A4)*~A3)*A2)+(((~A1*A4)*~A3)*~A2)+(((~A1*~A4)*~A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd1-In12:#LUT:D=(~A1*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__64__.F5MUX:
       "
  ;
inst "iSlice__65__" "SLICEL",placed CLB_X17Y22 SLICE_X27Y44  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2e/iQ_mux000011:#LUT:D=(((A2*~A1)*A4)*~A3)+(((~A2*A1)*A4)*~A3)+(((~A2*~A1)*A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2e/iQ_mux000012:#LUT:D=(~A3*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__65__.F5MUX:
       "
  ;
inst "iSlice__66__" "SLICEL",placed CLB_X19Y27 SLICE_X30Y54  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5-In91:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((A2*~A1)*A4)*~A3)+(((A2*~A1)*~A4)*A3)+(((A2*~A1)*~A4)*~A3)+(((~A2*A1)*A4)*A3)+(((~A2*A1)*A4)*~A3)+(((~A2*A1)*~A4)*A3)+(((~A2*~A1)*A4)*A3)+(((~A2*~A1)*A4)*~A3)+(((~A2*~A1)*~A4)*A3)+(((~A2*~A1)*~A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5-In92:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((A1*~A4)*A2)+((A1*~A4)*~A2)+((~A1*A4)*A2)+((~A1*A4)*~A2)+((~A1*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__66__.F5MUX:
       "
  ;
inst "iSlice__67__" "SLICEL",placed CLB_X17Y12 SLICE_X26Y25  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U36/iTC_mux0005691:#LUT:D=(((A1*~A2)*A3)*A4)+(((A1*~A2)*~A3)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:LUT1_6:#LUT:D=A4
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__67__.F5MUX:
       "
  ;
inst "iSlice__68__" "SLICEL",placed CLB_X17Y8 SLICE_X27Y17  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_5:#LUT:D=A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U36/iTC_mux0005471:#LUT:D=(((~A2*~A1)*~A3)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__68__.F5MUX:
       "
  ;
inst "iSlice__69__" "SLICEL",placed CLB_X9Y57 SLICE_X15Y115  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<2>1:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*~A4)*A1)*A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<2>2:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*~A1)+(((A4*~A2)*~A3)*A1)+(((A4*~A2)*~A3)*~A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*A3)*~A1)+(((~A4*A2)*~A3)*A1)+(((~A4*A2)*~A3)*~A1)+(((~A4*~A2)*~A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__69__.F5MUX:
       "
  ;
inst "iSlice__70__" "SLICEL",placed CLB_X13Y41 SLICE_X20Y83  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/ITR31:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((A1*~A4)*A3)*~A2)+(((A1*~A4)*~A3)*A2)+(((A1*~A4)*~A3)*~A2)+(((~A1*A4)*A3)*A2)+(((~A1*A4)*A3)*~A2)+(((~A1*A4)*~A3)*A2)+(((~A1*A4)*~A3)*~A2)+(((~A1*~A4)*A3)*A2)+(((~A1*~A4)*A3)*~A2)+(((~A1*~A4)*~A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:LUT1_4:#LUT:D=A4
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__70__.F5MUX:
       "
  ;
inst "iSlice__71__" "SLICEL",placed CLB_X9Y42 SLICE_X14Y85  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_3:#LUT:D=A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/Mcount_add_RD_xor<3>11:#LUT:D=(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*~A4)*A3)*A2)+(((A1*~A4)*~A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*A4)*~A3)*A2)+(((~A1*~A4)*A3)*A2)+(((~A1*~A4)*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__71__.F5MUX:
       "
  ;
inst "iSlice__72__" "SLICEL",placed CLB_X9Y57 SLICE_X15Y114  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<1>1:#LUT:D=(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*~A2)*A1)*~A3)+(((A4*~A2)*~A1)*A3)+(((A4*~A2)*~A1)*~A3)+(((~A4*A2)*A1)*~A3)+(((~A4*A2)*~A1)*A3)+(((~A4*A2)*~A1)*~A3)+(((~A4*~A2)*A1)*~A3)+(((~A4*~A2)*~A1)*A3)+(((~A4*~A2)*~A1)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<1>2:#LUT:D=(((A2*A4)*~A1)*A3)+(((A2*~A4)*A1)*~A3)+(((A2*~A4)*~A1)*A3)+(((~A2*A4)*~A1)*A3)+(((~A2*A4)*~A1)*~A3)+(((~A2*~A4)*A1)*~A3)+(((~A2*~A4)*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__72__.F5MUX:
       "
  ;
inst "iSlice__73__" "SLICEL",placed CLB_X17Y29 SLICE_X27Y59  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1-In91:#LUT:D=((A4*A1)*A3)+((A4*~A1)*A3)+((~A4*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1-In92:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*~A3)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__73__.F5MUX:
       "
  ;
inst "iSlice__74__" "SLICEL",placed CLB_X9Y37 SLICE_X15Y75  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:LUT1_2:#LUT:D=A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/Mcount_add_WR_xor<3>11:#LUT:D=(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*~A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*A2)*~A4)*A3)+(((~A1*~A2)*A4)*A3)+(((~A1*~A2)*~A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__74__.F5MUX:
       "
  ;
inst "iSlice__75__" "SLICEL",placed CLB_X8Y32 SLICE_X13Y65  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/U4/parity_mux00001:#LUT:D=(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((~A3*A1)*~A2)*A4)+(((~A3*A1)*~A2)*~A4)+(((~A3*~A1)*~A2)*A4)+(((~A3*~A1)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/U4/parity_mux00002:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__75__.F5MUX:
       "
  ;
inst "iSlice__76__" "SLICEL",placed CLB_X8Y28 SLICE_X12Y57  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_FSM_FFd3-In70_SW0_G:#LUT:D=(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*~A2)*~A4)+(((~A3*~A1)*A2)*A4)+(((~A3*~A1)*A2)*~A4)+(((~A3*~A1)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:s_tx_fsm_FSM_FFd3-In70_SW0_F:#LUT:D=(((A2*~A3)*~A1)*~A4)+(((~A2*A3)*~A1)*~A4)+(((~A2*~A3)*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__76__.F5MUX:
       "
  ;
inst "iSlice__77__" "SLICEL",placed CLB_X14Y60 SLICE_X22Y120  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/D<0>74_G:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((A4*~A3)*A1)+((~A4*A3)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/D<0>74_F:#LUT:D=((A3*A4)*A1)+((A3*A4)*~A1)+((A3*~A4)*A1)+((~A3*A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__77__.F5MUX:
       "
  ;
inst "iSlice__78__" "SLICEL",placed CLB_X18Y59 SLICE_X29Y118  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/D<2>74_G:#LUT:D=((A2*A3)*A1)+((A2*A3)*~A1)+((A2*~A3)*A1)+((~A2*A3)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/D<2>74_F:#LUT:D=((A4*A2)*A1)+((A4*A2)*~A1)+((A4*~A2)*A1)+((~A4*A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__78__.F5MUX:
       "
  ;
inst "iSlice__79__" "SLICEL",placed CLB_X14Y60 SLICE_X23Y121  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/D<1>74_G:#LUT:D=((A3*A2)*A4)+((A3*A2)*~A4)+((A3*~A2)*A4)+((~A3*A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/D<1>74_F:#LUT:D=((A1*A2)*A4)+((A1*A2)*~A4)+((A1*~A2)*A4)+((~A1*A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__79__.F5MUX:
       "
  ;
inst "iSlice__80__" "SLICEL",placed CLB_X11Y54 SLICE_X17Y109  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd1-In1:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*A4)*~A1)+(((A2*~A3)*~A4)*A1)+(((~A2*A3)*A4)*~A1)+(((~A2*~A3)*A4)*A1)+(((~A2*~A3)*A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd1-In2:#LUT:D=((A3*~A1)*A2)+((~A3*A1)*A2)+((~A3*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__80__.F5MUX:
       "
  ;
inst "iSlice__81__" "SLICEL",placed CLB_X18Y60 SLICE_X28Y120  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/D<3>74_G:#LUT:D=((A3*A4)*A1)+((A3*A4)*~A1)+((A3*~A4)*A1)+((~A3*A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/D<3>74_F:#LUT:D=((A2*A4)*A1)+((A2*A4)*~A1)+((A2*~A4)*A1)+((~A2*A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__81__.F5MUX:
       "
  ;
inst "iSlice__82__" "SLICEL",placed CLB_X24Y60 SLICE_X39Y120  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/D<4>74_G:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((~A1*A3)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/D<4>74_F:#LUT:D=((A4*A3)*A2)+((A4*A3)*~A2)+((A4*~A3)*A2)+((~A4*A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__82__.F5MUX:
       "
  ;
inst "iSlice__83__" "SLICEL",placed CLB_X13Y41 SLICE_X21Y83  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_cs_rd_mux000023_G:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((~A4*A3)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_cs_rd_mux000023_F:#LUT:D=(((A2*A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__83__.F5MUX:
       "
  ;
inst "iSlice__84__" "SLICEL",placed CLB_X13Y47 SLICE_X20Y95  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RD<1>_G:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((A3*~A4)*A2)*~A1)+(((A3*~A4)*~A2)*A1)+(((A3*~A4)*~A2)*~A1)+(((~A3*A4)*A2)*A1)+(((~A3*A4)*A2)*~A1)+(((~A3*A4)*~A2)*A1)+(((~A3*~A4)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RD<1>_F:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((A4*~A1)*A2)*~A3)+(((~A4*A1)*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__84__.F5MUX:
       "
  ;
inst "iSlice__85__" "SLICEL",placed CLB_X12Y52 SLICE_X19Y105  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RD<2>_G:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((A1*~A4)*A3)*~A2)+(((A1*~A4)*~A3)*A2)+(((A1*~A4)*~A3)*~A2)+(((~A1*A4)*A3)*A2)+(((~A1*A4)*A3)*~A2)+(((~A1*A4)*~A3)*A2)+(((~A1*~A4)*~A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RD<2>_F:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*A3)*~A1)+(((~A4*A2)*~A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__85__.F5MUX:
       "
  ;
inst "iSlice__86__" "SLICEL",placed CLB_X14Y52 SLICE_X23Y105  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RD<3>_G:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((A1*~A4)*A3)*~A2)+(((A1*~A4)*~A3)*A2)+(((A1*~A4)*~A3)*~A2)+(((~A1*A4)*A3)*A2)+(((~A1*A4)*A3)*~A2)+(((~A1*A4)*~A3)*A2)+(((~A1*~A4)*~A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RD<3>_F:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*A3)*~A1)+(((~A4*A2)*~A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__86__.F5MUX:
       "
  ;
inst "iSlice__87__" "SLICEL",placed CLB_X17Y49 SLICE_X27Y99  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RD<0>_G:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((A2*~A4)*A1)*~A3)+(((A2*~A4)*~A1)*A3)+(((A2*~A4)*~A1)*~A3)+(((~A2*A4)*A1)*A3)+(((~A2*A4)*A1)*~A3)+(((~A2*A4)*~A1)*A3)+(((~A2*~A4)*~A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RD<0>_F:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((~A4*A3)*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__87__.F5MUX:
       "
  ;
inst "iSlice__88__" "SLICEL",placed CLB_X11Y58 SLICE_X17Y116  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<0>_G:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*~A2)+(((A3*~A1)*~A4)*~A2)+(((~A3*A1)*A4)*~A2)+(((~A3*A1)*~A4)*~A2)+(((~A3*~A1)*A4)*~A2)+(((~A3*~A1)*~A4)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<0>_F:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*~A4)*~A2)+(((~A3*A1)*~A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__88__.F5MUX:
       "
  ;
inst "iSlice__89__" "SLICEL",placed CLB_X11Y34 SLICE_X16Y68  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<7>_G:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*~A4)*A3)*~A2)+(((A1*~A4)*~A3)*~A2)+(((~A1*A4)*A3)*~A2)+(((~A1*~A4)*A3)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<7>_F:#LUT:D=(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*~A2)*A4)+(((~A3*A1)*~A2)*~A4)+(((~A3*~A1)*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__89__.F5MUX:
       "
  ;
inst "iSlice__90__" "SLICEL",placed CLB_X12Y43 SLICE_X18Y87  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd1-In1_G:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*A4)*~A3)*A1)+(((~A2*A4)*~A3)*~A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd1-In1_F:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*~A2)*A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__90__.F5MUX:
       "
  ;
inst "iSlice__91__" "SLICEL",placed CLB_X17Y28 SLICE_X26Y56  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd1-In_G:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((A2*~A1)*~A3)*~A4)+(((~A2*A1)*A3)*A4)+(((~A2*A1)*A3)*~A4)+(((~A2*A1)*~A3)*A4)+(((~A2*A1)*~A3)*~A4)+(((~A2*~A1)*~A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd1-In_F:#LUT:D=(((~A1*A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__91__.F5MUX:
       "
  ;
inst "iSlice__92__" "SLICEL",placed CLB_X8Y45 SLICE_X13Y90  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RX_RDYS12_SW3_G:#LUT:D=((A3*A4)*A2)+((A3*A4)*~A2)+((~A3*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RX_RDYS12_SW3_F:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((~A3*A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__92__.F5MUX:
       "
  ;
inst "iSlice__93__" "SLICEL",placed CLB_X9Y44 SLICE_X15Y88  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/ITR2_f5_G:#LUT:D=(((A2*~A3)*A4)*A1)+(((A2*~A3)*A4)*~A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/ITR2_f5_F:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((~A1*~A3)*A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__93__.F5MUX:
       "
  ;
inst "iSlice__94__" "SLICEL",placed CLB_X12Y43 SLICE_X19Y87  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd2-In_G:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*~A3)*A1)+(((A2*~A4)*A3)*~A1)+(((A2*~A4)*~A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*A4)*~A3)*A1)+(((~A2*~A4)*~A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd2-In_F:#LUT:D=(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__94__.F5MUX:
       "
  ;
inst "iSlice__95__" "SLICEL",placed CLB_X8Y45 SLICE_X13Y91  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RX_RDYS12_SW1_G:#LUT:D=((A4*A2)*A3)+((A4*A2)*~A3)+((~A4*A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RX_RDYS12_SW1_F:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((~A4*A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__95__.F5MUX:
       "
  ;
inst "iSlice__96__" "SLICEL",placed CLB_X8Y44 SLICE_X13Y88  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RX_RDYS12_SW2_G:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((~A4*A3)*A2)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RX_RDYS12_SW2_F:#LUT:D=(A4*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__96__.F5MUX:
       "
  ;
inst "iSlice__97__" "SLICEL",placed CLB_X8Y45 SLICE_X12Y91  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RX_RDYS12_SW0_G:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((~A4*A2)*A3)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart/RX_RDYS12_SW0_F:#LUT:D=(A4*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__97__.F5MUX:
       "
  ;
inst "iSlice__98__" "SLICEL",placed CLB_X11Y57 SLICE_X16Y114  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd3-In1:#LUT:D=(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*~A3)+(((A2*~A1)*~A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*A1)*A4)*~A3)+(((~A2*A1)*~A4)*A3)+(((~A2*A1)*~A4)*~A3)+(((~A2*~A1)*A4)*~A3)+(((~A2*~A1)*~A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd3-In2:#LUT:D=(((A1*A4)*~A2)*A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*~A2)*A3)+(((~A1*A4)*~A2)*A3)+(((~A1*~A4)*A2)*A3)+(((~A1*~A4)*~A2)*A3)+(((~A1*~A4)*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::0 XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF F5MUX:iSlice__98__.F5MUX:
       "
  ;
inst "iSlice__99__" "SLICEL",placed CLB_X12Y42 SLICE_X19Y84  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:ff__26__uart_wrapper/cmp_uart_lbus/s_cs_rd:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::0 SRINV::SR
       SYNC_ATTR::SYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__100__" "SLICEL",placed CLB_X14Y29 SLICE_X23Y59  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:ff__25__uart_wrapper/cmp_uart_lbus/s_wr_rd:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::0 SRINV::SR
       SYNC_ATTR::SYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__101__" "SLICEL",placed CLB_X13Y39 SLICE_X21Y78  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:ff__24__uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::0
       SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__102__" "SLICEL",placed CLB_X13Y44 SLICE_X21Y89  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:ff__23__uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd2:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::0
       SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__103__" "SLICEL",placed CLB_X13Y44 SLICE_X21Y88  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:ff__22__uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd1:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::0
       SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__104__" "SLICEL",placed CLB_X7Y27 SLICE_X10Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<8>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX:s_uart_tx_add_8:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_9:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:s_uart_tx_add_mux0000<9>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__105__" "SLICEL",placed CLB_X7Y25 SLICE_X11Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<7>1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*~A3)*A1)*A2)
       F5USED::#OFF FFX:s_uart_tx_add_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:s_uart_tx_add_mux0000<5>1:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__106__" "SLICEL",placed CLB_X7Y23 SLICE_X11Y46  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<4>1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*~A3)*A1)*A2)
       F5USED::#OFF FFX:s_uart_tx_add_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_6:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:s_uart_tx_add_mux0000<6>1:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__107__" "SLICEL",placed CLB_X7Y26 SLICE_X11Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<2>1:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:s_uart_tx_add_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:s_uart_tx_add_mux0000<3>1:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__108__" "SLICEL",placed CLB_X7Y25 SLICE_X11Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<15>1:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)
       F5USED::#OFF FFX:s_uart_tx_add_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:s_uart_tx_add_mux0000<1>1:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__109__" "SLICEL",placed CLB_X7Y27 SLICE_X11Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<13>1:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX:s_uart_tx_add_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_14:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_add_mux0000<14>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__110__" "SLICEL",placed CLB_X7Y26 SLICE_X10Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<0>2:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:s_uart_tx_add_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_10:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_add_mux0000<10>1:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__111__" "SLICEL",placed CLB_X7Y28 SLICE_X10Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_tx_fsm_FSM_FFd2-In:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((A4*~A1)*A2)*~A3)+(((A4*~A1)*~A2)*A3)+(((A4*~A1)*~A2)*~A3)+(((~A4*A1)*A2)*A3)+(((~A4*A1)*A2)*~A3)+(((~A4*A1)*~A2)*A3)+(((~A4*A1)*~A2)*~A3)+(((~A4*~A1)*~A2)*A3)
       F5USED::#OFF FFX:s_tx_fsm_FSM_FFd2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_tx_fsm_FSM_FFd3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_FSM_FFd3-In83:#LUT:D=((A1*A2)*A3)+((A1*A2)*~A3)+((A1*~A2)*A3)+((~A1*A2)*A3)+((~A1*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__112__" "SLICEL",placed CLB_X7Y30 SLICE_X10Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_tx_fsm_FSM_FFd4-In2:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*~A4)*A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       F5USED::#OFF FFX:s_tx_fsm_FSM_FFd4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:ff__9__s_tx_fsm_FSM_FFd1:#FF FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH
       FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_FSM_FFd1-In1:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*A1)*A4)*~A2)+(((~A3*A1)*~A4)*A2)+(((~A3*A1)*~A4)*~A2)+(((~A3*~A1)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__113__" "SLICEL",placed CLB_X7Y25 SLICE_X10Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_add_mux0000<11>1:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       F5USED::#OFF FFX:s_uart_tx_add_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_add_12:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_add_mux0000<12>1:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__114__" "SLICEL",placed CLB_X18Y29 SLICE_X28Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_10_mux000038:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:s_uart_tx_data_10:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_mux000045:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((~A1*A3)*A2)+((~A1*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__115__" "SLICEL",placed CLB_X18Y26 SLICE_X28Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_12_mux000038:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       F5USED::#OFF FFX:s_uart_tx_data_12:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_11:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_11_mux000038:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__116__" "SLICEL",placed CLB_X26Y25 SLICE_X40Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_14_mux000038:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       F5USED::#OFF FFX:s_uart_tx_data_14:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_13:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_13_mux000038:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__117__" "SLICEL",placed CLB_X24Y23 SLICE_X39Y47  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_16_mux000038:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX:s_uart_tx_data_16:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_15:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_15_mux000038:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__118__" "SLICEL",placed CLB_X27Y27 SLICE_X42Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_18_mux000038:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       F5USED::#OFF FFX:s_uart_tx_data_18:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_17:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_17_mux000038:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__119__" "SLICEL",placed CLB_X26Y27 SLICE_X41Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_1_mux000045:#LUT:D=((A4*A2)*A3)+((A4*A2)*~A3)+((A4*~A2)*A3)+((~A4*A2)*A3)+((~A4*~A2)*A3)
       F5USED::#OFF FFX:s_uart_tx_data_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_19:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_19_mux000038:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__120__" "SLICEL",placed CLB_X27Y23 SLICE_X43Y47  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_21_mux000038:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:s_uart_tx_data_21:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_20:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_20_mux000038:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__121__" "SLICEL",placed CLB_X26Y26 SLICE_X41Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_23_mux000038:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX:s_uart_tx_data_23:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_22:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_22_mux000038:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__122__" "SLICEL",placed CLB_X23Y26 SLICE_X37Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_25_mux000038:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX:s_uart_tx_data_25:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_24:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_24_mux000038:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__123__" "SLICEL",placed CLB_X23Y27 SLICE_X37Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_27_mux000038:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*~A4)*A3)*A2)
       F5USED::#OFF FFX:s_uart_tx_data_27:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_26:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_26_mux000038:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__124__" "SLICEL",placed CLB_X27Y28 SLICE_X42Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_30_mux000038:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX:s_uart_tx_data_30:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_2_mux000045:#LUT:D=((A2*A4)*A3)+((A2*A4)*~A3)+((A2*~A4)*A3)+((~A2*A4)*A3)+((~A2*~A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__125__" "SLICEL",placed CLB_X22Y27 SLICE_X35Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_3_mux000045:#LUT:D=((A1*A2)*A4)+((A1*A2)*~A4)+((A1*~A2)*A4)+((~A1*A2)*A4)+((~A1*~A2)*A4)
       F5USED::#OFF FFX:s_uart_tx_data_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_31:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_31_mux000038:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__126__" "SLICEL",placed CLB_X24Y25 SLICE_X39Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_5_mux000045:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((A4*~A3)*A1)+((~A4*A3)*A1)+((~A4*~A3)*A1)
       F5USED::#OFF FFX:s_uart_tx_data_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_4:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_4_mux000045:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((~A1*A3)*A2)+((~A1*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__127__" "SLICEL",placed CLB_X22Y26 SLICE_X35Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_29_mux000038:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX:s_uart_tx_data_29:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_28:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_28_mux000038:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__128__" "SLICEL",placed CLB_X26Y27 SLICE_X40Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_7_mux000045:#LUT:D=((A3*A2)*A1)+((A3*A2)*~A1)+((A3*~A2)*A1)+((~A3*A2)*A1)+((~A3*~A2)*A1)
       F5USED::#OFF FFX:s_uart_tx_data_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_6:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_6_mux000045:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((A1*~A4)*A2)+((~A1*A4)*A2)+((~A1*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__129__" "SLICEL",placed CLB_X18Y28 SLICE_X29Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:s_uart_tx_data_9_mux000038:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*~A3)*A1)*A4)
       F5USED::#OFF FFX:s_uart_tx_data_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:s_uart_tx_data_8:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_8_mux000038:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__130__" "SLICEL",placed CLB_X7Y39 SLICE_X10Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<0>2:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_15:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:s_uart_tx_data_rdy:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:s_uart_tx_data_rdy_mux0000167:#LUT:D=((A3*A4)*A1)+((A3*A4)*~A1)+((A3*~A4)*A1)+((~A3*A4)*A1)+((~A3*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__131__" "SLICEL",placed CLB_X24Y40 SLICE_X39Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<13>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_2:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<12>1:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__132__" "SLICEL",placed CLB_X24Y48 SLICE_X39Y97  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<15>1:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*~A4)*A3)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_0:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<14>1:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*~A3)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__133__" "SLICEL",placed CLB_X22Y43 SLICE_X34Y87  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<2>1:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_13:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_14:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<1>1:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__134__" "SLICEL",placed CLB_X29Y46 SLICE_X46Y93  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<11>1:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_4:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_5:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<10>1:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__135__" "SLICEL",placed CLB_X21Y43 SLICE_X32Y86  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<4>1:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_11:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_12:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<3>1:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__136__" "SLICEL",placed CLB_X24Y44 SLICE_X39Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<6>1:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_9:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_10:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<5>1:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__137__" "SLICEL",placed CLB_X24Y39 SLICE_X38Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<8>1:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*~A2)*A1)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_7:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<7>1:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__138__" "SLICEL",placed CLB_X26Y42 SLICE_X41Y84  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<0>1:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_31:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<9>1:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__139__" "SLICEL",placed CLB_X27Y44 SLICE_X43Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<11>1:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_20:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_21:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<10>1:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__140__" "SLICEL",placed CLB_X26Y43 SLICE_X41Y86  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<13>1:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_18:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_19:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<12>1:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__141__" "SLICEL",placed CLB_X26Y46 SLICE_X41Y93  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<15>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_16:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_17:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<14>1:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__142__" "SLICEL",placed CLB_X23Y39 SLICE_X36Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<17>1:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_14:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_15:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<16>1:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__143__" "SLICEL",placed CLB_X23Y40 SLICE_X37Y81  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<19>1:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_12:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_13:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<18>1:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*~A3)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__144__" "SLICEL",placed CLB_X24Y41 SLICE_X39Y82  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<20>1:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_11:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_30:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<1>1:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__145__" "SLICEL",placed CLB_X29Y39 SLICE_X46Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<22>1:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_9:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_10:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<21>1:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*~A3)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__146__" "SLICEL",placed CLB_X29Y38 SLICE_X46Y76  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<24>1:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_7:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<23>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__147__" "SLICEL",placed CLB_X29Y41 SLICE_X47Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<26>1:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_5:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<25>1:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__148__" "SLICEL",placed CLB_X28Y42 SLICE_X44Y84  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<28>1:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_3:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<27>1:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*~A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__149__" "SLICEL",placed CLB_X29Y39 SLICE_X47Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<2>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_29:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<29>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__150__" "SLICEL",placed CLB_X28Y39 SLICE_X45Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<31>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_0:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<30>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__151__" "SLICEL",placed CLB_X26Y48 SLICE_X41Y97  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<4>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_27:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_28:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<3>1:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__152__" "SLICEL",placed CLB_X26Y49 SLICE_X41Y98  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<6>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_25:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_26:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<5>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__153__" "SLICEL",placed CLB_X26Y41 SLICE_X40Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<8>1:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*~A3)*A1)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_23:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_24:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<7>1:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__154__" "SLICEL",placed CLB_X23Y51 SLICE_X37Y103  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd1-In:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((~A4*A3)*~A2)*~A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd1:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_22:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/reghnd_full_data_mux0000<9>1:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__155__" "SLICEL",placed CLB_X18Y42 SLICE_X28Y85  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd3-In:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*~A4)*A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*~A4)*A2)+(((~A1*~A3)*~A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd3:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd2-In:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*~A2)*A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__156__" "SLICEL",placed CLB_X21Y57 SLICE_X33Y115  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/s_tick_mux0001:#LUT:D=(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*~A1)*~A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*A1)*A2)+(((~A3*~A4)*A1)*~A2)+(((~A3*~A4)*~A1)*~A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/s_tick:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/s_write_mem:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_Out71:#LUT:D=((A4*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__157__" "SLICEL",placed CLB_X24Y50 SLICE_X39Y101  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_10_mux00001:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_10:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_0:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_0_mux00001:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__158__" "SLICEL",placed CLB_X22Y49 SLICE_X35Y98  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_12_mux00001:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_12:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_11:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_11_mux00001:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__159__" "SLICEL",placed CLB_X22Y45 SLICE_X35Y91  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_14_mux00001:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*~A2)*A1)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_14:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_13:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_13_mux00001:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*~A2)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__160__" "SLICEL",placed CLB_X23Y52 SLICE_X36Y104  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_1_mux00001:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_1:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_15:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_15_mux00001:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__161__" "SLICEL",placed CLB_X26Y48 SLICE_X41Y96  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_3_mux00001:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_3:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_2_mux00001:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__162__" "SLICEL",placed CLB_X29Y47 SLICE_X47Y94  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_5_mux00001:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_5:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_4_mux00001:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__163__" "SLICEL",placed CLB_X27Y45 SLICE_X43Y91  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_7_mux00001:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_7:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_6_mux00001:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__164__" "SLICEL",placed CLB_X26Y51 SLICE_X40Y103  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_add_9_mux00001:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_add_9:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_add_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_add_8_mux00001:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__165__" "SLICEL",placed CLB_X29Y39 SLICE_X47Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_10_mux00001:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*~A4)*A3)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_10:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_0:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_0_mux00002:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__166__" "SLICEL",placed CLB_X23Y44 SLICE_X37Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_12_mux00001:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_12:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_11:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_11_mux00001:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__167__" "SLICEL",placed CLB_X23Y41 SLICE_X37Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_14_mux00001:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_14:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_13:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_13_mux00001:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__168__" "SLICEL",placed CLB_X24Y47 SLICE_X39Y95  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_16_mux00001:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_16:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_15:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_15_mux00001:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__169__" "SLICEL",placed CLB_X24Y52 SLICE_X39Y105  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_18_mux00001:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_18:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_17:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_17_mux00001:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__170__" "SLICEL",placed CLB_X24Y48 SLICE_X39Y96  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_20_mux00001:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_20:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_19:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_19_mux00001:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__171__" "SLICEL",placed CLB_X23Y48 SLICE_X37Y96  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_22_mux00001:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_22:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_21:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_21_mux00001:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__172__" "SLICEL",placed CLB_X24Y45 SLICE_X39Y91  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_24_mux00001:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_24:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_23:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_23_mux00001:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__173__" "SLICEL",placed CLB_X24Y53 SLICE_X38Y107  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_26_mux00001:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_26:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_25:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_25_mux00001:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__174__" "SLICEL",placed CLB_X24Y56 SLICE_X38Y112  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_28_mux00001:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_28:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_27:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_27_mux00001:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__175__" "SLICEL",placed CLB_X29Y40 SLICE_X46Y81  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_2_mux00001:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_2:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_29:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_29_mux00001:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*~A3)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__176__" "SLICEL",placed CLB_X24Y44 SLICE_X38Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_31_mux00001:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_31:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_30:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_30_mux00001:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__177__" "SLICEL",placed CLB_X29Y43 SLICE_X47Y87  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_4_mux00001:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_4:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_3_mux00001:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__178__" "SLICEL",placed CLB_X29Y41 SLICE_X46Y82  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_6_mux00001:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*~A3)*A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_6:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_5:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_5_mux00001:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*~A4)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__179__" "SLICEL",placed CLB_X29Y38 SLICE_X47Y76  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_rx_handler/v_wr_data_8_mux00001:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_rx_handler/v_wr_data_8:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_7:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_7_mux00001:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__180__" "SLICEL",placed CLB_X17Y41 SLICE_X27Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux000257:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((A4*~A1)*A2)*~A3)+(((A4*~A1)*~A2)*A3)+(((A4*~A1)*~A2)*~A3)+(((~A4*A1)*~A2)*~A3)+(((~A4*~A1)*A2)*A3)+(((~A4*~A1)*~A2)*A3)+(((~A4*~A1)*~A2)*~A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_9:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_9_mux00001:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__181__" "SLICEL",placed CLB_X11Y26 SLICE_X17Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<1>26:#LUT:D=((A3*A4)*A2)+((A3*A4)*~A2)+((A3*~A4)*A2)+((~A3*A4)*A2)+((~A3*~A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_6:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_7:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>26:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((A1*~A4)*A2)+((~A1*A4)*A2)+((~A1*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__182__" "SLICEL",placed CLB_X11Y27 SLICE_X16Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<3>26:#LUT:D=((A2*A4)*A3)+((A2*A4)*~A3)+((A2*~A4)*A3)+((~A2*A4)*A3)+((~A2*~A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_4:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_5:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<2>26:#LUT:D=((A3*A4)*A1)+((A3*A4)*~A1)+((A3*~A4)*A1)+((~A3*A4)*A1)+((~A3*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__183__" "SLICEL",placed CLB_X9Y26 SLICE_X15Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<5>26:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((A4*~A3)*A1)+((~A4*A3)*A1)+((~A4*~A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_2:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<4>26:#LUT:D=((A3*A1)*A2)+((A3*A1)*~A2)+((A3*~A1)*A2)+((~A3*A1)*A2)+((~A3*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__184__" "SLICEL",placed CLB_X9Y26 SLICE_X14Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<7>26:#LUT:D=((A4*A1)*A3)+((A4*A1)*~A3)+((A4*~A1)*A3)+((~A4*A1)*A3)+((~A4*~A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_0:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<6>26:#LUT:D=((A3*A1)*A2)+((A3*A1)*~A2)+((A3*~A1)*A2)+((~A3*A1)*A2)+((~A3*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__185__" "SLICEL",placed CLB_X11Y24 SLICE_X17Y48  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/reghnd_wr_enable_o_mux00021:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((A1*~A4)*~A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*A4)*A2)*~A3)+(((~A1*A4)*~A2)*A3)+(((~A1*~A4)*A2)*A3)+(((~A1*~A4)*A2)*~A3)+(((~A1*~A4)*~A2)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/reghnd_wr_enable_o:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/reghnd_stb_acq_ram_o:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_tx_handler/reghnd_stb_acq_ram_o_mux0000:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*A3)*~A1)+(((A2*~A4)*~A3)*A1)+(((A2*~A4)*~A3)*~A1)+(((~A2*A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__186__" "SLICEL",placed CLB_X16Y29 SLICE_X24Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In145:#LUT:D=((A1*A3)*A4)+((A1*A3)*~A4)+((A1*~A3)*A4)+((~A1*A3)*A4)+((~A1*~A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd2-In:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*~A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__187__" "SLICEL",placed CLB_X17Y30 SLICE_X26Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd2-In36:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((A2*~A1)*~A3)*~A4)+(((~A2*A1)*A3)*A4)+(((~A2*A1)*A3)*~A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd2:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1-In26:#LUT:D=((A1*A2)*A4)+((A1*A2)*~A4)+((A1*~A2)*A4)+((A1*~A2)*~A4)+((~A1*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__188__" "SLICEL",placed CLB_X12Y42 SLICE_X19Y85  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/RD_LSR2:#LUT:D=((A1*~A3)*~A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U18/Q0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28b/Q0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RD_IIR:#LUT:D=(((~A3*~A1)*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__189__" "SLICEL",placed CLB_X9Y45 SLICE_X14Y90  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U2/iQ_rstpot:#LUT:D=(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*~A1)*A2)+(((~A4*~A3)*A1)*A2)+(((~A4*~A3)*~A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U2/iQ:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U11/Q0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RD_MSR1:#LUT:D=(A3*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__190__" "SLICEL",placed CLB_X9Y34 SLICE_X14Y69  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/iMSR_4_mux00001:#LUT:D=(A3*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u12/Q_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U35/iQ:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:LUT1_19:#LUT:D=~A2
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__191__" "SLICEL",placed CLB_X11Y39 SLICE_X17Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U4/iQ_mux00001:#LUT:D=(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((~A2*A1)*A3)*~A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*A3)*~A4)+(((~A2*~A1)*~A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U4/iQ:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U10/iQ:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U10/iQ_mux00001:#LUT:D=(((A2*~A4)*A3)*~A1)+(((A2*~A4)*~A3)*A1)+(((~A2*A4)*A3)*~A1)+(((~A2*A4)*~A3)*A1)+(((~A2*~A4)*A3)*~A1)+(((~A2*~A4)*~A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__192__" "SLICEL",placed CLB_X8Y36 SLICE_X13Y73  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U28/Mcount_add_RD_xor<1>11:#LUT:D=((~A2*A1)*~A4)+((~A2*~A1)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U28/add_RD_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_RD_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/Mcount_add_RD_xor<0>11:#LUT:D=(~A1*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__193__" "SLICEL",placed CLB_X9Y37 SLICE_X14Y75  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U28/Mcount_add_WR_xor<1>11:#LUT:D=((~A4*A1)*~A2)+((~A4*~A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U28/add_WR_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_WR_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/Mcount_add_WR_xor<0>11:#LUT:D=(~A1*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__194__" "SLICEL",placed CLB_X9Y36 SLICE_X14Y73  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U28/add_WR_GC_0_mux00021:#LUT:D=((~A4*A2)*~A1)+((~A4*~A2)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U28/add_WR_GC_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_WR_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/Mcount_add_WR_xor<2>11:#LUT:D=(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*~A4)+(((~A3*A2)*A1)*~A4)+(((~A3*~A2)*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__195__" "SLICEL",placed CLB_X8Y43 SLICE_X12Y87  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U28/add_RD_GC_0_mux00021:#LUT:D=((~A4*A3)*~A1)+((~A4*~A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U28/add_RD_GC_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_RD_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/Mcount_add_RD_xor<2>11:#LUT:D=(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*~A4)+(((~A2*A3)*A1)*~A4)+(((~A2*~A3)*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__196__" "SLICEL",placed CLB_X9Y40 SLICE_X14Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U28/add_RD_GC_2_mux00021:#LUT:D=((~A3*A4)*~A2)+((~A3*~A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U28/add_RD_GC_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_RD_GC_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U28/add_RD_GC_1_mux00021:#LUT:D=((~A1*A3)*~A4)+((~A1*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__197__" "SLICEL",placed CLB_X9Y40 SLICE_X14Y81  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U28/add_RD_GCwc_2_mux00021:#LUT:D=((A2*A1)*A3)+((A2*A1)*~A3)+((A2*~A1)*A3)+((A2*~A1)*~A3)+((~A2*A1)*A3)+((~A2*~A1)*~A3)
       F5USED::#OFF FFX:ff__14__uart_wrapper/cmp_uart/U28/add_RD_GCwc_2:#FF
       FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:uart_wrapper/cmp_uart/U28/add_RD_GC_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U28/add_RD_GC_3_mux00021:#LUT:D=(~A2*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__198__" "SLICEL",placed CLB_X14Y38 SLICE_X22Y76  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd2-In:#LUT:D=(((A2*A4)*A3)*~A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*A3)*~A1)+(((~A2*A4)*A3)*~A1)+(((~A2*A4)*~A3)*A1)+(((~A2*~A4)*A3)*A1)+(((~A2*~A4)*A3)*~A1)+(((~A2*~A4)*~A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd1-In55:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((~A4*A3)*A2)*~A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__199__" "SLICEL",placed CLB_X17Y34 SLICE_X27Y69  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/sTX_and000051:#LUT:D=((A4*~A2)*A1)+((A4*~A2)*~A1)+((~A4*~A2)*A1)
       F5USED::#OFF FFX:ff__6__uart_wrapper/cmp_uart/U29/sTX:#FF FFX_INIT_ATTR::INIT1
       FFX_SR_ATTR::SRHIGH FFY:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In87:#LUT:D=((A2*A1)*A3)+((A2*A1)*~A3)+((A2*~A1)*A3)+((A2*~A1)*~A3)+((~A2*A1)*A3)+((~A2*A1)*~A3)+((~A2*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__200__" "SLICEL",placed CLB_X9Y36 SLICE_X14Y72  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U28/add_WR_GC_2_mux00021:#LUT:D=((~A3*A2)*~A1)+((~A3*~A2)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U28/add_WR_GC_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_WR_GC_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U28/add_WR_GC_1_mux00021:#LUT:D=((~A1*A4)*~A2)+((~A1*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__201__" "SLICEL",placed CLB_X9Y31 SLICE_X15Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<1>1:#LUT:D=((A1*A2)*A3)+((A1*A2)*~A3)+((A1*~A2)*A3)+((~A1*A2)*~A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/U2/iQ_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/U2/iQ_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<0>1:#LUT:D=((A2*A4)*A3)+((A2*A4)*~A3)+((A2*~A4)*A3)+((~A2*A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__202__" "SLICEL",placed CLB_X9Y30 SLICE_X15Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<3>1:#LUT:D=((A4*A2)*A3)+((A4*A2)*~A3)+((A4*~A2)*A3)+((~A4*A2)*~A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/U2/iQ_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/U2/iQ_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<2>1:#LUT:D=((A2*A4)*A3)+((A2*A4)*~A3)+((A2*~A4)*A3)+((~A2*A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__203__" "SLICEL",placed CLB_X8Y29 SLICE_X13Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<5>1:#LUT:D=((A3*A1)*A2)+((A3*A1)*~A2)+((A3*~A1)*A2)+((~A3*A1)*~A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/U2/iQ_5:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/U2/iQ_4:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<4>1:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((A1*~A4)*A2)+((~A1*A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__204__" "SLICEL",placed CLB_X14Y27 SLICE_X22Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/u1/iQ_mux0001<1>1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*~A1)*A2)+(((A4*~A3)*~A1)*~A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)+(((~A4*A3)*~A1)*A2)+(((~A4*A3)*~A1)*~A2)+(((~A4*~A3)*~A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/u1/iQ_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/u1/iQ_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u1/iQ_mux0001<0>1:#LUT:D=((A4*A1)*A2)+((A4*A1)*~A2)+((A4*~A1)*A2)+((A4*~A1)*~A2)+((~A4*A1)*A2)+((~A4*A1)*~A2)+((~A4*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__205__" "SLICEL",placed CLB_X14Y27 SLICE_X22Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/u1/iQ_mux0001<3>1:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*~A4)*A3)+(((A1*~A2)*~A4)*~A3)+(((~A1*A2)*A4)*A3)+(((~A1*A2)*A4)*~A3)+(((~A1*A2)*~A4)*A3)+(((~A1*A2)*~A4)*~A3)+(((~A1*~A2)*~A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/u1/iQ_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/u1/iQ_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u1/iQ_mux0001<2>1:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*~A4)*A3)+(((A1*~A2)*~A4)*~A3)+(((~A1*A2)*A4)*A3)+(((~A1*A2)*A4)*~A3)+(((~A1*A2)*~A4)*A3)+(((~A1*A2)*~A4)*~A3)+(((~A1*~A2)*~A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__206__" "SLICEL",placed CLB_X14Y24 SLICE_X22Y49  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/u3/iQ_mux0001<1>1:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/u3/iQ_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/u3/iQ_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u3/iQ_mux0001<0>2:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*A4)*A1)*~A3)+(((~A2*A4)*~A1)*A3)+(((~A2*A4)*~A1)*~A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__207__" "SLICEL",placed CLB_X8Y29 SLICE_X13Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<7>1:#LUT:D=(A1*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/U2/iQ_7:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/U2/iQ_6:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/U2/iQ_mux0002<6>1:#LUT:D=((A4*A2)*A3)+((A4*A2)*~A3)+((A4*~A2)*A3)+((~A4*A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__208__" "SLICEL",placed CLB_X14Y23 SLICE_X22Y46  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U29/u3/iQ_mux0001<3>:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((A4*~A3)*~A1)*A2)+(((~A4*A3)*A1)*~A2)+(((~A4*A3)*~A1)*~A2)+(((~A4*~A3)*A1)*~A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U29/u3/iQ_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U29/u3/iQ_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u3/iQ_mux0001<2>1:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__209__" "SLICEL",placed CLB_X13Y48 SLICE_X21Y96  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/Mcount_add_RD121:#LUT:D=(((A1*~A2)*A3)*A4)+(((A1*~A2)*~A3)*A4)+(((~A1*~A2)*A3)*~A4)+(((~A1*~A2)*~A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_RD_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_RD_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/Mcount_add_RD_xor<0>11:#LUT:D=(~A1*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__210__" "SLICEL",placed CLB_X14Y48 SLICE_X23Y97  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/Mcount_add_RD_xor<2>11:#LUT:D=(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*~A3)+(((~A1*A4)*A2)*~A3)+(((~A1*~A4)*A2)*~A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_RD_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_RD_1:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/Mcount_add_RD_xor<1>11:#LUT:D=((~A3*A4)*~A1)+((~A3*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__211__" "SLICEL",placed CLB_X14Y53 SLICE_X23Y107  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/Mcount_add_WR121:#LUT:D=(((A3*~A4)*A2)*A1)+(((A3*~A4)*~A2)*A1)+(((~A3*~A4)*A2)*~A1)+(((~A3*~A4)*~A2)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_WR_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_WR_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/Mcount_add_WR_xor<0>11:#LUT:D=(~A1*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__212__" "SLICEL",placed CLB_X16Y52 SLICE_X25Y105  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/Mcount_add_WR_xor<2>11:#LUT:D=(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*~A3)+(((~A1*A2)*A4)*~A3)+(((~A1*~A2)*A4)*~A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_WR_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_WR_1:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/Mcount_add_WR_xor<1>11:#LUT:D=((~A3*A2)*~A1)+((~A3*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__213__" "SLICEL",placed CLB_X14Y52 SLICE_X22Y105  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/add_WR_GC_mux0002<0>1:#LUT:D=(~A4*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_WR_GC_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_WR_3:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/Mcount_add_WR91:#LUT:D=((~A2*A4)*A3)+((~A2*~A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__214__" "SLICEL",placed CLB_X9Y47 SLICE_X14Y94  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/add_RD_GC_mux0002<0>1:#LUT:D=(~A1*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_RD_GC_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_RD_3:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/Mcount_add_RD91:#LUT:D=((~A2*A1)*A4)+((~A2*~A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__215__" "SLICEL",placed CLB_X9Y46 SLICE_X14Y93  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/add_RD_GC_mux0002<2>1:#LUT:D=((~A4*A3)*~A2)+((~A4*~A3)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_RD_GCwc_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_RD_GC_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U31/add_RD_GC_mux0002<1>1:#LUT:D=((~A4*A2)*~A3)+((~A4*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__216__" "SLICEL",placed CLB_X9Y47 SLICE_X15Y95  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/add_RD_GC_mux0002<4>1:#LUT:D=((~A1*A4)*~A3)+((~A1*~A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_RD_GCwc_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_RD_GCwc_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U31/add_RD_GC_mux0002<3>1:#LUT:D=((~A4*A2)*~A3)+((~A4*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__217__" "SLICEL",placed CLB_X9Y48 SLICE_X15Y97  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/add_RD_GCwc_4_mux00021:#LUT:D=(A3*A4)+(A3*~A4)+(~A3*~A4)
       F5USED::#OFF FFX:ff__13__uart_wrapper/cmp_uart/U31/add_RD_GCwc_4:#FF
       FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:ff__12__uart_wrapper/cmp_uart/U31/add_RD_GCwc_3:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U31/add_RD_GCwc_3_mux00021:#LUT:D=((A3*A2)*A4)+((A3*A2)*~A4)+((A3*~A2)*A4)+((A3*~A2)*~A4)+((~A3*A2)*A4)+((~A3*~A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__218__" "SLICEL",placed CLB_X11Y52 SLICE_X17Y105  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/add_WR_GC_mux0002<4>1:#LUT:D=((~A2*A3)*~A1)+((~A2*~A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_WR_GC_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_WR_GC_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U31/add_WR_GC_mux0002<3>1:#LUT:D=((~A4*A1)*~A2)+((~A4*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__219__" "SLICEL",placed CLB_X21Y25 SLICE_X33Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3-In34:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*~A2)*A3)+(((~A1*A4)*A2)*~A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In80:#LUT:D=((A2*A3)*A1)+((A2*A3)*~A1)+((A2*~A3)*A1)+((~A2*A3)*A1)+((~A2*~A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__220__" "SLICEL",placed CLB_X18Y27 SLICE_X29Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5-In36:#LUT:D=((A2*A4)*A1)+((A2*A4)*~A1)+((A2*~A4)*A1)+((A2*~A4)*~A1)+((~A2*~A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd4-In:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*~A1)*A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((A4*~A3)*~A1)*A2)+(((A4*~A3)*~A1)*~A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*~A1)*A2)+(((~A4*~A3)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__221__" "SLICEL",placed CLB_X11Y52 SLICE_X17Y104  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U31/add_WR_GC_mux0002<2>1:#LUT:D=((~A4*A3)*~A1)+((~A4*~A3)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U31/add_WR_GC_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_WR_GC_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U31/add_WR_GC_mux0002<1>1:#LUT:D=((~A3*A1)*~A2)+((~A3*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__222__" "SLICEL",placed CLB_X14Y23 SLICE_X23Y47  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/iD_RDY1:#LUT:D=((A4*A2)*A3)+((A4*A2)*~A3)+((A4*~A2)*A3)+((A4*~A2)*~A3)+((~A4*~A2)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/D_RDY:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:ff__11__uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In24:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((A4*~A1)*A2)*~A3)+(((A4*~A1)*~A2)*A3)+(((A4*~A1)*~A2)*~A3)+(((~A4*~A1)*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__223__" "SLICEL",placed CLB_X14Y60 SLICE_X23Y120  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/U2/iQ_1_mux00001:#LUT:D=((A3*A1)*A4)+((A3*A1)*~A4)+((~A3*A1)*~A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/U2/iQ_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/U2/iQ_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2/iQ_0_mux00002:#LUT:D=((A3*A1)*A4)+((A3*A1)*~A4)+((~A3*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__224__" "SLICEL",placed CLB_X17Y60 SLICE_X27Y121  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/U2/iQ_3_mux00001:#LUT:D=((A2*A1)*A4)+((A2*A1)*~A4)+((~A2*A1)*~A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/U2/iQ_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/U2/iQ_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2/iQ_2_mux00001:#LUT:D=((A2*A1)*A4)+((A2*A1)*~A4)+((~A2*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__225__" "SLICEL",placed CLB_X22Y54 SLICE_X34Y109  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/U2/iQ_7_mux00001:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((~A1*A4)*~A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/U2/iQ_7:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/U2/iQ_6:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2/iQ_6_mux00001:#LUT:D=((A1*A2)*A4)+((A1*A2)*~A4)+((~A1*A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__226__" "SLICEL",placed CLB_X13Y55 SLICE_X21Y111  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/u1/iQ_mux0001<1>1:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*A2)*A4)+(((~A3*A1)*A2)*~A4)+(((~A3*A1)*~A2)*A4)+(((~A3*A1)*~A2)*~A4)+(((~A3*~A1)*~A2)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/u1/iQ_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/u1/iQ_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/u1/iQ_mux0001<0>1:#LUT:D=(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*~A1)*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__227__" "SLICEL",placed CLB_X22Y60 SLICE_X34Y121  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/U2/iQ_5_mux00001:#LUT:D=((A2*A1)*A4)+((A2*A1)*~A4)+((~A2*A1)*~A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/U2/iQ_5:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/U2/iQ_4:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2/iQ_4_mux00001:#LUT:D=((A2*A1)*A4)+((A2*A1)*~A4)+((~A2*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__228__" "SLICEL",placed CLB_X13Y19 SLICE_X21Y38  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<1>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/u3/iQ_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/u3/iQ_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<0>1:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*A1)*~A4)+(((~A2*A3)*~A1)*A4)+(((~A2*A3)*~A1)*~A4)+(((~A2*~A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__229__" "SLICEL",placed CLB_X14Y19 SLICE_X23Y38  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<3>:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*A1)*~A4)+(((A2*~A3)*~A1)*A4)+(((~A2*A3)*A1)*~A4)+(((~A2*A3)*~A1)*~A4)+(((~A2*~A3)*A1)*~A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/u3/iQ_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/u3/iQ_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<2>1:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__230__" "SLICEL",placed CLB_X13Y51 SLICE_X21Y102  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U33/u1/iQ_mux0001<3>1:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((A1*~A3)*~A4)*~A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*A3)*~A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U33/u1/iQ_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/u1/iQ_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/u1/iQ_mux0001<2>1:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*A4)*~A1)+(((A2*~A3)*~A4)*A1)+(((A2*~A3)*~A4)*~A1)+(((~A2*A3)*A4)*A1)+(((~A2*A3)*A4)*~A1)+(((~A2*A3)*~A4)*A1)+(((~A2*A3)*~A4)*~A1)+(((~A2*~A3)*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__231__" "SLICEL",placed CLB_X17Y44 SLICE_X27Y89  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/iFRAME_ER1:#LUT:D=(~A1*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U32b/Q0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U32c/Q0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/iBreak_ITR1:#LUT:D=((A3*~A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__232__" "SLICEL",placed CLB_X9Y43 SLICE_X15Y87  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/iIIR_1_mux00001:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((~A2*A1)*A4)*A3)+(((~A2*A1)*A4)*~A3)+(((~A2*A1)*~A4)*A3)+(((~A2*A1)*~A4)*~A3)+(((~A2*~A1)*~A4)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u37/Q_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u37/Q_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/iIIR_0_mux000044:#LUT:D=(~A2*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__233__" "SLICEL",placed CLB_X8Y39 SLICE_X12Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/iMSR_6_mux00001:#LUT:D=(A1*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u12/Q_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u12/Q_1:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/iMSR_5_mux00001:#LUT:D=(A1*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__234__" "SLICEL",placed CLB_X18Y31 SLICE_X29Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/U36/TC1:#LUT:D=(A4*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/U36a/iQ:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U32a/Q0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/iParity_ER1:#LUT:D=(~A4*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__235__" "SLICEL",placed CLB_X9Y44 SLICE_X14Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/iIIR_3_mux00001:#LUT:D=((~A4*~A1)*A3)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u37/Q_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u37/Q_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/iIIR_2_mux00001:#LUT:D=((A4*A1)*A3)+((A4*A1)*~A3)+((A4*~A1)*A3)+((A4*~A1)*~A3)+((~A4*A1)*A3)+((~A4*A1)*~A3)+((~A4*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__236__" "SLICEL",placed CLB_X14Y38 SLICE_X22Y77  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:LUT1_16:#LUT:D=~A3 F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/rCLK:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U28a/Q0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/isITR11:#LUT:D=(A2*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__237__" "SLICEL",placed CLB_X13Y27 SLICE_X20Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_11:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*~A2)*A4)*A1)+(((A3*~A2)*A4)*~A1)+(((A3*~A2)*~A4)*~A1)+(((~A3*A2)*A4)*A1)+(((~A3*A2)*A4)*~A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_01:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*~A4)+(((~A2*A1)*A3)*A4)+(((~A2*A1)*A3)*~A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__238__" "SLICEL",placed CLB_X11Y23 SLICE_X16Y46  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_111:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((A4*~A3)*~A1)*~A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)+(((~A4*~A3)*A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_11:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_10:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_101:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*~A4)*A1)*A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*~A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*~A4)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__239__" "SLICEL",placed CLB_X11Y25 SLICE_X17Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_151:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*A1)*~A4)+(((A2*~A3)*~A1)*~A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*A1)*~A4)+(((~A2*~A3)*A1)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_15:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_14:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_141:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((A4*~A3)*~A1)*~A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)+(((~A4*~A3)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__240__" "SLICEL",placed CLB_X13Y27 SLICE_X20Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_31:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*A2)*~A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_21:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*A2)*~A1)+(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__241__" "SLICEL",placed CLB_X12Y26 SLICE_X19Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_51:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*A4)*~A1)+(((A2*~A3)*~A4)*~A1)+(((~A2*A3)*A4)*A1)+(((~A2*A3)*A4)*~A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_5:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_4:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_41:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*A2)*A4)+(((~A3*A1)*A2)*~A4)+(((~A3*~A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__242__" "SLICEL",placed CLB_X11Y26 SLICE_X16Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_131:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*~A2)*A4)*A1)+(((A3*~A2)*A4)*~A1)+(((A3*~A2)*~A4)*~A1)+(((~A3*A2)*A4)*A1)+(((~A3*A2)*A4)*~A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_13:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_12:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_121:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*A3)*~A1)+(((A2*~A4)*~A3)*~A1)+(((~A2*A4)*A3)*A1)+(((~A2*A4)*A3)*~A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__243__" "SLICEL",placed CLB_X13Y26 SLICE_X21Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_71:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*~A4)+(((~A3*A2)*A1)*A4)+(((~A3*A2)*A1)*~A4)+(((~A3*~A2)*A1)*A4)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_7:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_6:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_61:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*~A1)*A4)*A3)+(((A2*~A1)*A4)*~A3)+(((A2*~A1)*~A4)*~A3)+(((~A2*A1)*A4)*A3)+(((~A2*A1)*A4)*~A3)+(((~A2*~A1)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__244__" "SLICEL",placed CLB_X13Y26 SLICE_X20Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_91:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((A4*~A3)*~A1)*~A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)+(((~A4*~A3)*A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart/u27/U3/iQ_9:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/u27/U3/iQ_8:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/Mcount_iQ_eqn_81:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*A3)*~A4)+(((A1*~A2)*~A3)*~A4)+(((~A1*A2)*A3)*A4)+(((~A1*A2)*A3)*~A4)+(((~A1*~A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__245__" "SLICEL",placed CLB_X16Y44 SLICE_X25Y89  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd2-In1:#LUT:D=(((A4*A1)*A3)*~A2)+(((A4*~A1)*A3)*A2)+(((A4*~A1)*A3)*~A2)+(((~A4*A1)*A3)*~A2)+(((~A4*A1)*~A3)*A2)+(((~A4*~A1)*A3)*A2)+(((~A4*~A1)*A3)*~A2)+(((~A4*~A1)*~A3)*A2)
       F5USED::#OFF FFX:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd2:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart_lbus/s_cs_init:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart_lbus/s_cs_init_mux0000:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((~A4*A2)*~A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__246__" "SLICEL",placed CLB_X14Y41 SLICE_X22Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart_lbus/s_wr_wr_mux0000:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*A1)*~A2)*A3)+(((~A4*~A1)*A2)*A3)
       F5USED::#OFF FFX:ff__17__uart_wrapper/cmp_uart_lbus/s_wr_wr:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:ff__18__uart_wrapper/cmp_uart_lbus/s_cs_wr:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart_lbus/s_cs_wr_mux0000:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*A3)*~A4)+(((~A1*~A2)*A3)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__247__" "SLICEL",placed CLB_X11Y54 SLICE_X16Y108  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<0>1:#LUT:D=(((A1*~A3)*A4)*A2)+(((A1*~A3)*~A4)*~A2)
       F5USED::#OFF FFX:ff__1__uart_wrapper/cmp_uart_lbus/v_add_init_2:#FF
       FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:uart_wrapper/cmp_uart_lbus/s_tick_delay:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart_lbus/s_tick_delay_mux00001:#LUT:D=(A2*~A3)+(~A2*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__248__" "SLICEL",placed CLB_X12Y40 SLICE_X19Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/uart_data_bus_mux0000<0>14:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*A4)*~A1)+(((A2*~A3)*~A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*A3)*A4)*~A1)+(((~A2*A3)*~A4)*A1)+(((~A2*~A3)*A4)*A1)+(((~A2*~A3)*A4)*~A1)+(((~A2*~A3)*~A4)*A1)
       F5USED::#OFF FFX:uart_wrapper/uart_data_bus_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart_lbus/v_data_init_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<6>:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*A3)*~A1)+(((A2*~A4)*~A3)*A1)+(((~A2*A4)*A3)*~A1)+(((~A2*~A4)*A3)*A1)+(((~A2*~A4)*A3)*~A1)+(((~A2*~A4)*~A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__249__" "SLICEL",placed CLB_X14Y44 SLICE_X22Y89  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart_lbus/v_lbus_state_mux0003<1>:#LUT:D=(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*A4)+(((A3*~A2)*~A1)*~A4)+(((~A3*~A2)*A1)*A4)
       F5USED::#OFF FFX:ff__20__uart_wrapper/cmp_uart_lbus/v_lbus_state_1:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:ff__19__uart_wrapper/cmp_uart_lbus/v_lbus_state_2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart_lbus/v_lbus_state_mux0003<0>1:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__250__" "SLICEL",placed CLB_X9Y36 SLICE_X15Y73  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/uart_data_bus_mux0000<2>:#LUT:D=((A4*A1)*A2)+((A4*A1)*~A2)+((A4*~A1)*A2)+((~A4*A1)*A2)+((~A4*~A1)*A2)
       F5USED::#OFF FFX:uart_wrapper/uart_data_bus_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/uart_data_bus_1:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<1>14:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*A1)*A2)*~A4)+(((~A3*A1)*~A2)*A4)+(((~A3*~A1)*A2)*A4)+(((~A3*~A1)*A2)*~A4)+(((~A3*~A1)*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__251__" "SLICEL",placed CLB_X12Y34 SLICE_X18Y68  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/uart_data_bus_mux0000<6>:#LUT:D=((A3*A4)*A2)+((A3*A4)*~A2)+((A3*~A4)*A2)+((~A3*A4)*A2)+((~A3*~A4)*A2)
       F5USED::#OFF FFX:uart_wrapper/uart_data_bus_6:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/uart_data_bus_5:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<5>:#LUT:D=((A1*A4)*A3)+((A1*A4)*~A3)+((A1*~A4)*A3)+((~A1*A4)*A3)+((~A1*~A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__252__" "SLICEL",placed CLB_X9Y32 SLICE_X14Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<0>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX:v_count_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/uart_data_bus_7:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<7>14:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*~A4)*A1)*A2)+(((~A3*~A4)*A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__253__" "SLICEL",placed CLB_X9Y37 SLICE_X15Y74  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/uart_data_bus_mux0000<4>:#LUT:D=((A2*A3)*A4)+((A2*A3)*~A4)+((A2*~A3)*A4)+((~A2*A3)*A4)+((~A2*~A3)*A4)
       F5USED::#OFF FFX:uart_wrapper/uart_data_bus_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/uart_data_bus_3:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<3>:#LUT:D=((A2*A3)*A1)+((A2*A3)*~A1)+((A2*~A3)*A1)+((~A2*A3)*A1)+((~A2*~A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__254__" "SLICEL",placed CLB_X17Y43 SLICE_X27Y87  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/RD<5>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((~A4*A2)*~A1)*~A3)
       F5USED::#OFF FFX:uart_wrapper/v_read_bus_latch_5:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/v_read_bus_latch_4:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RD<4>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((~A4*A2)*~A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__255__" "SLICEL",placed CLB_X17Y44 SLICE_X26Y89  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:uart_wrapper/cmp_uart/RD<7>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((~A4*A2)*~A1)*~A3)
       F5USED::#OFF FFX:uart_wrapper/v_read_bus_latch_7:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/v_read_bus_latch_6:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RD<6>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((~A4*A2)*~A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__256__" "SLICEL",placed CLB_X9Y34 SLICE_X15Y68  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<11>1:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX:v_count_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_10:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<10>1:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__257__" "SLICEL",placed CLB_X9Y35 SLICE_X14Y71  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<15>1:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX:v_count_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_14:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<14>1:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__258__" "SLICEL",placed CLB_X11Y32 SLICE_X16Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<2>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX:v_count_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<1>1:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__259__" "SLICEL",placed CLB_X9Y32 SLICE_X15Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<4>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX:v_count_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<3>1:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__260__" "SLICEL",placed CLB_X9Y35 SLICE_X14Y70  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<13>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX:v_count_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_12:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<12>1:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__261__" "SLICEL",placed CLB_X11Y33 SLICE_X17Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<6>1:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX:v_count_6:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<5>1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*~A3)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__262__" "SLICEL",placed CLB_X9Y33 SLICE_X14Y67  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_count_mux0000<8>1:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX:v_count_8:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_7:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<7>1:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__263__" "SLICEL",placed CLB_X12Y28 SLICE_X18Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<0>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*~A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*A3)*~A1)
       F5USED::#OFF FFX:v_uart_tx_add_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_count_9:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_count_mux0000<9>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__264__" "SLICEL",placed CLB_X11Y29 SLICE_X17Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<13>1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*~A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)
       F5USED::#OFF FFX:v_uart_tx_add_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_uart_tx_add_12:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:v_uart_tx_add_mux0000<12>1:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__265__" "SLICEL",placed CLB_X11Y29 SLICE_X16Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<15>1:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*A2)*~A1)
       F5USED::#OFF FFX:v_uart_tx_add_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_uart_tx_add_14:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:v_uart_tx_add_mux0000<14>1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*~A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__266__" "SLICEL",placed CLB_X11Y27 SLICE_X17Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<11>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*~A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)
       F5USED::#OFF FFX:v_uart_tx_add_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_uart_tx_add_10:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:v_uart_tx_add_mux0000<10>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*~A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__267__" "SLICEL",placed CLB_X11Y28 SLICE_X16Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<4>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*~A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)
       F5USED::#OFF FFX:v_uart_tx_add_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_uart_tx_add_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_uart_tx_add_mux0000<3>1:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*~A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__268__" "SLICEL",placed CLB_X12Y28 SLICE_X19Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<6>1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*~A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)
       F5USED::#OFF FFX:v_uart_tx_add_6:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_uart_tx_add_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_uart_tx_add_mux0000<5>1:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*~A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*A3)*A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__269__" "SLICEL",placed CLB_X11Y28 SLICE_X17Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<2>1:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*~A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*A2)*A4)*~A3)
       F5USED::#OFF FFX:v_uart_tx_add_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_uart_tx_add_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_uart_tx_add_mux0000<1>1:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*~A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__270__" "SLICEL",placed CLB_X11Y29 SLICE_X17Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::X DYMUX::Y F:v_uart_tx_add_mux0000<8>1:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*~A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*A2)*A4)*~A3)
       F5USED::#OFF FFX:v_uart_tx_add_8:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:v_uart_tx_add_7:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:v_uart_tx_add_mux0000<7>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*~A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*A2)*A3)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__271__" "SLICEL",placed CLB_X14Y44 SLICE_X22Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:LUT1_20:#LUT:D=~A3
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U35a/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/RF_RD:#LUT:D=(((A4*~A2)*~A1)*~A3) GYMUX::#OFF
       REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF
       XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__272__" "SLICEL",placed CLB_X13Y46 SLICE_X21Y93  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:LUT1_18:#LUT:D=~A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:ff__3__uart_wrapper/cmp_uart/U31/diempty:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U31/iempty579:#LUT:D=(((A2*~A4)*A1)*A3)+(((A2*~A4)*~A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__273__" "SLICEL",placed CLB_X23Y40 SLICE_X37Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:LUT1_17:#LUT:D=~A1
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:ff__10__uart_wrapper/cmp_uart/U33/iRX:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/isRX1:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((A4*~A3)*A1)+((~A4*A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__274__" "SLICEL",placed CLB_X13Y39 SLICE_X20Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:LUT1_15:#LUT:D=~A3
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_register_rx_handler/v_wr_data_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_register_rx_handler/v_wr_data_1_mux00001:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__275__" "SLICEL",placed CLB_X12Y34 SLICE_X19Y69  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart/U29/T_state_cmp_eq00011:#LUT:D=(~A3*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U1/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U1/iQ_mux0000:#LUT:D=(((A2*A3)*A4)*~A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*A4)*~A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__276__" "SLICEL",placed CLB_X9Y28 SLICE_X14Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_tx_fsm_cmp_eq000074:#LUT:D=(((A2*A3)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U14/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U14/iQ_mux00001:#LUT:D=(((A2*~A1)*A4)*~A3)+(((~A2*A1)*A4)*~A3)+(((~A2*~A1)*A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__277__" "SLICEL",placed CLB_X11Y39 SLICE_X16Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart/U28/add_WR_CE41:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((A2*~A1)*~A3)*~A4)+(((~A2*A1)*A3)*A4)+(((~A2*A1)*A3)*~A4)+(((~A2*A1)*~A3)*A4)+(((~A2*A1)*~A3)*~A4)+(((~A2*~A1)*A3)*~A4)+(((~A2*~A1)*~A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U16/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U16/iQ_mux00001:#LUT:D=(((A1*~A2)*A4)*~A3)+(((~A1*A2)*A4)*~A3)+(((~A1*~A2)*A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__278__" "SLICEL",placed CLB_X16Y40 SLICE_X24Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart_lbus/lbus_cs1:#LUT:D=((A1*A3)*A4)+((A1*A3)*~A4)+((A1*~A3)*A4)+((A1*~A3)*~A4)+((~A1*A3)*A4)+((~A1*A3)*~A4)+((~A1*~A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U17/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U17/iQ_mux0000:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*~A2)*A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*~A2)*A3)+(((~A1*A4)*~A2)*A3)+(((~A1*~A4)*A2)*A3)+(((~A1*~A4)*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__279__" "SLICEL",placed CLB_X22Y39 SLICE_X34Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_update_not0001139:#LUT:D=(((~A3*~A4)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U15/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U15/iQ_mux00001:#LUT:D=(((A2*~A3)*A1)*~A4)+(((~A2*A3)*A1)*~A4)+(((~A2*~A3)*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__280__" "SLICEL",placed CLB_X16Y44 SLICE_X24Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart_lbus/lbus_wr1:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((A1*~A4)*A2)+((A1*~A4)*~A2)+((~A1*A4)*A2)+((~A1*A4)*~A2)+((~A1*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U22/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U22/iQ_mux00001:#LUT:D=(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__281__" "SLICEL",placed CLB_X14Y39 SLICE_X23Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In52:#LUT:D=(~A4*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U23/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U23/iQ_mux00001:#LUT:D=(((A1*A4)*A2)*~A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__282__" "SLICEL",placed CLB_X11Y31 SLICE_X17Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_tx_fsm_cmp_eq00071:#LUT:D=(((A3*A4)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:ff__15__uart_wrapper/cmp_uart/U28/add_RD_GCwc_3:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U28/add_RD_GCwc_3_mux00021:#LUT:D=(A1*A2)+(A1*~A2)+(~A1*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__283__" "SLICEL",placed CLB_X11Y28 SLICE_X17Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:v_uart_tx_add_mux0000<0>137:#LUT:D=((A4*A1)*A2)+((A4*A1)*~A2)+((~A4*A1)*A2)+((~A4*A1)*~A2)+((~A4*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U28/add_WR_GC_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U28/add_WR_GC_3_mux00021:#LUT:D=(~A4*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__284__" "SLICEL",placed CLB_X14Y37 SLICE_X23Y74  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart/RD_LSR11:#LUT:D=((A1*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U28c/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U28c/iQ_mux00001:#LUT:D=(((A1*~A4)*A3)*~A2)+(((~A1*A4)*A3)*~A2)+(((~A1*~A4)*A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__285__" "SLICEL",placed CLB_X23Y31 SLICE_X37Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/uart_data_bus_mux0000<0>5_SW0:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*~A2)*~A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*~A2)*A1)+(((~A4*~A3)*~A2)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U33/U2c/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U33/U2c/iQ_mux00001:#LUT:D=((A4*~A2)*A3)+((~A4*A2)*A3)+((~A4*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__286__" "SLICEL",placed CLB_X17Y41 SLICE_X27Y82  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart/RD_IIR11:#LUT:D=(((~A1*~A2)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U33/U2d/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U33/U2d/iQ_mux00001:#LUT:D=((A3*~A4)*A2)+((~A3*A4)*A2)+((~A3*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__287__" "SLICEL",placed CLB_X11Y29 SLICE_X16Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_tx_fsm_cmp_eq0001112:#LUT:D=(((~A3*~A4)*~A1)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U33/U4/parity:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U33/U4/parity_mux00001:#LUT:D=((~A1*A2)*~A4)+((~A1*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__288__" "SLICEL",placed CLB_X23Y32 SLICE_X37Y65  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:r_leds_not000121:#LUT:D=((A3*A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U34/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U34/iQ_mux00001:#LUT:D=(((A2*~A1)*~A3)*A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__289__" "SLICEL",placed CLB_X14Y31 SLICE_X22Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_tx_fsm_cmp_eq00101:#LUT:D=(((A3*A4)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U35a/jkR:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U35a/jkR_and00001:#LUT:D=(~A2*A1) GYMUX::#OFF
       REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF
       XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__290__" "SLICEL",placed CLB_X12Y28 SLICE_X18Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_tx_fsm_cmp_eq000211:#LUT:D=((A1*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U36a/jkR:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U36a/jkR_and00001:#LUT:D=((A4*A2)*~A1) GYMUX::#OFF
       REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF
       XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__291__" "SLICEL",placed CLB_X12Y28 SLICE_X19Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_tx_fsm_cmp_eq000411:#LUT:D=((A4*~A1)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U6/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U6/iQ_mux00001:#LUT:D=(((A4*~A2)*A3)*~A1)+(((A4*~A2)*~A3)*A1)+(((~A4*A2)*A3)*~A1)+(((~A4*A2)*~A3)*A1)+(((~A4*~A2)*A3)*~A1)+(((~A4*~A2)*~A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__292__" "SLICEL",placed CLB_X12Y31 SLICE_X18Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart/U29/D_LD32:#LUT:D=(((A4*A1)*A2)*~A3)+(((A4*~A1)*A2)*~A3)+(((~A4*A1)*A2)*A3)+(((~A4*A1)*A2)*~A3)+(((~A4*A1)*~A2)*A3)+(((~A4*~A1)*A2)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/U8/iQ:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/U8/iQ_mux00001:#LUT:D=(((A3*~A2)*A1)*~A4)+(((~A3*A2)*A1)*~A4)+(((~A3*~A2)*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__293__" "SLICEL",placed CLB_X16Y29 SLICE_X25Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart/U29/TWC_LD1:#LUT:D=(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/u27/irLD:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/u27/irLD_or00001:#LUT:D=((A1*A3)*~A2) GYMUX::#OFF
       REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF
       XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__294__" "SLICEL",placed CLB_X21Y30 SLICE_X33Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_uart/U33/U2c/iQ_mux00003:#LUT:D=(((~A4*A3)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:ff__21__uart_wrapper/cmp_uart_lbus/v_lbus_state_0:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart_lbus/v_lbus_state_mux0003<2>1:#LUT:D=((A2*~A4)*A3)+((~A2*~A4)*A3)+((~A2*~A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__295__" "SLICEL",placed CLB_X11Y27 SLICE_X17Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>331:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((~A1*A2)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:v_uart_tx_add_9:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:v_uart_tx_add_mux0000<9>1:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__296__" "SLICEL",placed CLB_X19Y35 SLICE_X31Y71  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::Y F:s_uart_tx_data_12_mux000038_SW0:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((A3*~A1)*A4)*~A2)+(((A3*~A1)*~A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*A1)*A4)*~A2)+(((~A3*A1)*~A4)*A2)+(((~A3*~A1)*A4)*A2)+(((~A3*~A1)*A4)*~A2)+(((~A3*~A1)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:uart_wrapper/cmp_uart/u12/Q_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:uart_wrapper/cmp_uart/iMSR_7_mux00001:#LUT:D=(A1*A4) GYMUX::#OFF
       REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF
       XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__297__" "SLICEL",placed CLB_X24Y32 SLICE_X39Y65  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_10_mux000038_SW0:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((A1*~A4)*~A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*A4)*A2)*~A3)+(((~A1*A4)*~A2)*A3)+(((~A1*~A4)*A2)*A3)+(((~A1*~A4)*A2)*~A3)+(((~A1*~A4)*~A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_11_mux000038_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*A2)*A1)*~A4)+(((~A3*A2)*~A1)*A4)+(((~A3*~A2)*A1)*A4)+(((~A3*~A2)*A1)*~A4)+(((~A3*~A2)*~A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__298__" "SLICEL",placed CLB_X27Y28 SLICE_X43Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_17_mux000038_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*A2)*A1)*~A4)+(((~A3*A2)*~A1)*A4)+(((~A3*~A2)*A1)*A4)+(((~A3*~A2)*A1)*~A4)+(((~A3*~A2)*~A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_13_mux000038_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*A2)*A1)*~A4)+(((~A3*A2)*~A1)*A4)+(((~A3*~A2)*A1)*A4)+(((~A3*~A2)*A1)*~A4)+(((~A3*~A2)*~A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__299__" "SLICEL",placed CLB_X26Y26 SLICE_X40Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_14_mux000038_SW0:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((A4*~A3)*~A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)+(((~A4*A3)*~A1)*A2)+(((~A4*~A3)*A1)*A2)+(((~A4*~A3)*A1)*~A2)+(((~A4*~A3)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_15_mux000038_SW0:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((A1*~A3)*A2)*~A4)+(((A1*~A3)*~A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*A3)*A2)*~A4)+(((~A1*A3)*~A2)*A4)+(((~A1*~A3)*A2)*A4)+(((~A1*~A3)*A2)*~A4)+(((~A1*~A3)*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__300__" "SLICEL",placed CLB_X27Y26 SLICE_X43Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_16_mux000038_SW0:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((A1*~A4)*~A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*A4)*A2)*~A3)+(((~A1*A4)*~A2)*A3)+(((~A1*~A4)*A2)*A3)+(((~A1*~A4)*A2)*~A3)+(((~A1*~A4)*~A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_22_mux000038_SW0:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*~A4)*A1)*A2)+(((~A3*~A4)*A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__301__" "SLICEL",placed CLB_X27Y23 SLICE_X42Y47  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_20_mux000038_SW0:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((A3*~A4)*A2)*~A1)+(((A3*~A4)*~A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*A4)*A2)*~A1)+(((~A3*A4)*~A2)*A1)+(((~A3*~A4)*A2)*A1)+(((~A3*~A4)*A2)*~A1)+(((~A3*~A4)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_21_mux000038_SW0:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((A3*~A4)*A2)*~A1)+(((A3*~A4)*~A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*A4)*A2)*~A1)+(((~A3*A4)*~A2)*A1)+(((~A3*~A4)*A2)*A1)+(((~A3*~A4)*A2)*~A1)+(((~A3*~A4)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__302__" "SLICEL",placed CLB_X26Y29 SLICE_X41Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_27_mux000038_SW0:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*A4)*~A3)+(((A1*~A2)*~A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*A2)*A4)*~A3)+(((~A1*A2)*~A4)*A3)+(((~A1*~A2)*A4)*A3)+(((~A1*~A2)*A4)*~A3)+(((~A1*~A2)*~A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_23_mux000038_SW0:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*A4)*~A3)+(((A1*~A2)*~A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*A2)*A4)*~A3)+(((~A1*A2)*~A4)*A3)+(((~A1*~A2)*A4)*A3)+(((~A1*~A2)*A4)*~A3)+(((~A1*~A2)*~A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__303__" "SLICEL",placed CLB_X27Y30 SLICE_X43Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_18_mux000038_SW0:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*~A3)*A4)*A2)+(((~A1*~A3)*A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_19_mux000038_SW0:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*A2)*~A1)+(((~A4*A3)*~A2)*A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__304__" "SLICEL",placed CLB_X24Y29 SLICE_X39Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_26_mux000038_SW0:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*A3)*~A1)+(((A4*~A2)*~A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*A3)*~A1)+(((~A4*A2)*~A3)*A1)+(((~A4*~A2)*A3)*A1)+(((~A4*~A2)*A3)*~A1)+(((~A4*~A2)*~A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_8_mux000038_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*A2)*A1)*~A4)+(((~A3*A2)*~A1)*A4)+(((~A3*~A2)*A1)*A4)+(((~A3*~A2)*A1)*~A4)+(((~A3*~A2)*~A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__305__" "SLICEL",placed CLB_X23Y27 SLICE_X36Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_28_mux000038_SW0:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*A3)*~A1)+(((A4*~A2)*~A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*A3)*~A1)+(((~A4*A2)*~A3)*A1)+(((~A4*~A2)*A3)*A1)+(((~A4*~A2)*A3)*~A1)+(((~A4*~A2)*~A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_29_mux000038_SW0:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((A4*~A2)*~A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)+(((~A4*A2)*~A1)*A3)+(((~A4*~A2)*A1)*A3)+(((~A4*~A2)*A1)*~A3)+(((~A4*~A2)*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__306__" "SLICEL",placed CLB_X27Y25 SLICE_X42Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_24_mux000038_SW0:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((A4*~A1)*A2)*~A3)+(((A4*~A1)*~A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*A1)*A2)*~A3)+(((~A4*A1)*~A2)*A3)+(((~A4*~A1)*A2)*A3)+(((~A4*~A1)*A2)*~A3)+(((~A4*~A1)*~A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_25_mux000038_SW0:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*A1)*A2)*~A4)+(((~A3*A1)*~A2)*A4)+(((~A3*~A1)*A2)*A4)+(((~A3*~A1)*A2)*~A4)+(((~A3*~A1)*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__307__" "SLICEL",placed CLB_X26Y28 SLICE_X41Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_30_mux000038_SW0:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*A3)*~A1)+(((A4*~A2)*~A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*A3)*~A1)+(((~A4*A2)*~A3)*A1)+(((~A4*~A2)*A3)*A1)+(((~A4*~A2)*A3)*~A1)+(((~A4*~A2)*~A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_31_mux000038_SW0:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((A4*~A2)*~A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)+(((~A4*A2)*~A1)*A3)+(((~A4*~A2)*A1)*A3)+(((~A4*~A2)*A1)*~A3)+(((~A4*~A2)*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__308__" "SLICEL",placed CLB_X18Y30 SLICE_X28Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/U2/iQ_not0001_SW0:#LUT:D=((A2*A4)*~A3)+((A2*~A4)*A3)+((A2*~A4)*~A3)+((~A2*A4)*A3)+((~A2*A4)*~A3)+((~A2*~A4)*A3)+((~A2*~A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_9_mux000038_SW0:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*A4)*~A1)+(((A2*~A3)*~A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*A3)*A4)*~A1)+(((~A2*A3)*~A4)*A1)+(((~A2*~A3)*A4)*A1)+(((~A2*~A3)*A4)*~A1)+(((~A2*~A3)*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__309__" "SLICEL",placed CLB_X11Y30 SLICE_X16Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:v_uart_tx_add_mux0000<0>124_SW0:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((A1*~A3)*A2)*~A4)+(((A1*~A3)*~A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*A3)*A2)*~A4)+(((~A1*A3)*~A2)*A4)+(((~A1*~A3)*A2)*A4)+(((~A1*~A3)*A2)*~A4)+(((~A1*~A3)*~A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/WR_F1_SW0:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((A3*~A4)*~A1)*~A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__310__" "SLICEL",placed CLB_X9Y46 SLICE_X15Y92  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/WR_F1_SW1:#LUT:D=(((A4*~A3)*~A2)*A1)+(((~A4*~A3)*~A2)*A1)+(((~A4*~A3)*~A2)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/c_add_RD<0>_SW0:#LUT:D=(A4*~A3)+(~A4*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__311__" "SLICEL",placed CLB_X11Y46 SLICE_X16Y93  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In26:#LUT:D=(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((A2*~A1)*~A3)*~A4)+(((~A2*~A1)*~A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/iempty579_SW0:#LUT:D=(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((A1*~A4)*~A2)*A3)+(((A1*~A4)*~A2)*~A3)+(((~A1*A4)*A2)*A3)+(((~A1*A4)*A2)*~A3)+(((~A1*A4)*~A2)*A3)+(((~A1*A4)*~A2)*~A3)+(((~A1*~A4)*A2)*~A3)+(((~A1*~A4)*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__312__" "SLICEL",placed CLB_X9Y45 SLICE_X14Y91  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RX_RDYS56:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*~A2)*A1)+(((~A4*A3)*~A2)*~A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/a_full_SW0:#LUT:D=(A4*~A2)+(~A4*A2)+(~A4*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__313__" "SLICEL",placed CLB_X11Y40 SLICE_X16Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/add_RD_GCwc_2_not000141:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*~A1)*~A4)+(((~A2*~A3)*A1)*A4)+(((~A2*~A3)*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In47:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((A4*~A2)*~A1)*A3)+(((A4*~A2)*~A1)*~A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)+(((~A4*A2)*~A1)*A3)+(((~A4*A2)*~A1)*~A3)+(((~A4*~A2)*A1)*A3)+(((~A4*~A2)*A1)*~A3)+(((~A4*~A2)*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__314__" "SLICEL",placed CLB_X12Y37 SLICE_X19Y74  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<0>4:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<5>_SW0:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__315__" "SLICEL",placed CLB_X9Y44 SLICE_X15Y89  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<1>4:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/c_add_WR<0>_SW0:#LUT:D=(A4*~A2)+(~A4*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__316__" "SLICEL",placed CLB_X9Y37 SLICE_X14Y74  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<3>_SW0:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<4>_SW0:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__317__" "SLICEL",placed CLB_X19Y32 SLICE_X31Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_3_mux000036:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*~A1)*A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*~A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*~A1)*A4)+(((~A2*~A3)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<6>_SW0:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__318__" "SLICEL",placed CLB_X9Y36 SLICE_X15Y72  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<7>4:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((~A4*A2)*A1)*A3)+(((~A4*~A2)*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<2>_SW0:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__319__" "SLICEL",placed CLB_X27Y29 SLICE_X42Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_1_mux000036:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*~A1)*A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*~A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*~A1)*A4)+(((~A2*~A3)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_2_mux000036:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*~A3)*A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*~A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__320__" "SLICEL",placed CLB_X24Y25 SLICE_X39Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In73:#LUT:D=((A3*~A4)*A1)+((A3*~A4)*~A1)+((~A3*~A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_4_mux000036:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*~A3)*A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*~A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*A2)*~A3)*A4)+(((~A1*~A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__321__" "SLICEL",placed CLB_X17Y28 SLICE_X26Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_FSM_FFd4-In16:#LUT:D=((A4*~A2)*A1)+((~A4*A2)*A1)+((~A4*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_mux000036:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*~A2)*A1)+(((A3*~A4)*A2)*A1)+(((A3*~A4)*~A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*A4)*~A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__322__" "SLICEL",placed CLB_X24Y31 SLICE_X38Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_7_mux000036:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*~A3)*A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*~A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*A4)*~A3)*A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd2-In_SW0:#LUT:D=((A3*A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__323__" "SLICEL",placed CLB_X14Y37 SLICE_X22Y74  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd1-In55_SW3:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((A1*~A3)*A2)*~A4)+(((A1*~A3)*~A2)*A4)+(((A1*~A3)*~A2)*~A4)+(((~A1*A3)*~A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2/iQ_7_not0001:#LUT:D=(((~A3*~A2)*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__324__" "SLICEL",placed CLB_X24Y27 SLICE_X39Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_5_mux000036:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*~A2)*A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*~A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*A1)*~A2)*A4)+(((~A3*~A1)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_6_mux000036:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*~A3)*A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*~A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__325__" "SLICEL",placed CLB_X9Y28 SLICE_X14Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2/iQ_7_not0001_SW0:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((A2*~A1)*A4)*~A3)+(((A2*~A1)*~A4)*A3)+(((A2*~A1)*~A4)*~A3)+(((~A2*A1)*~A4)*~A3)+(((~A2*~A1)*A4)*A3)+(((~A2*~A1)*~A4)*A3)+(((~A2*~A1)*~A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_FSM_FFd3-In70:#LUT:D=(((A3*~A2)*A1)*~A4)+(((~A3*A2)*A1)*~A4)+(((~A3*~A2)*A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__326__" "SLICEL",placed CLB_X22Y50 SLICE_X35Y101  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/D<6>:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*~A4)*A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*~A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<0>1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*A3)*~A4)+(((A1*~A2)*~A3)*A4)+(((A1*~A2)*~A3)*~A4)+(((~A1*A2)*A3)*~A4)+(((~A1*A2)*~A3)*A4)+(((~A1*~A2)*A3)*A4)+(((~A1*~A2)*A3)*~A4)+(((~A1*~A2)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__327__" "SLICEL",placed CLB_X19Y40 SLICE_X31Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd1-In55_SW2:#LUT:D=(((A2*A3)*A1)*~A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*A1)*~A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*A1)*~A4)+(((~A2*~A3)*A1)*A4)+(((~A2*~A3)*A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/reghnd_full_add_mux0000<0>21:#LUT:D=(((~A1*A2)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__328__" "SLICEL",placed CLB_X12Y31 SLICE_X18Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd2-In11:#LUT:D=(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_FSM_FFd4-In155_SW0:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((~A2*A1)*A3)*~A4)+(((~A2*~A1)*A3)*A4)+(((~A2*~A1)*~A3)*A4)+(((~A2*~A1)*~A3)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__329__" "SLICEL",placed CLB_X23Y47 SLICE_X37Y94  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/v_wr_data_0_mux00001:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/D<7>1:#LUT:D=((A1*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__330__" "SLICEL",placed CLB_X16Y29 SLICE_X25Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In42:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*~A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In42_SW3:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*A1)*~A3)+(((A4*~A2)*~A1)*A3)+(((A4*~A2)*~A1)*~A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*~A1)*~A3)+(((~A4*~A2)*A1)*A3)+(((~A4*~A2)*A1)*~A3)+(((~A4*~A2)*~A1)*A3)+(((~A4*~A2)*~A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__331__" "SLICEL",placed CLB_X22Y32 SLICE_X35Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/v_wr_data_0_mux000021:#LUT:D=(((~A4*~A3)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U36a/jkR_not00011:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((A1*~A4)*~A2)*A3)+(((A1*~A4)*~A2)*~A3)+(((~A1*A4)*~A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__332__" "SLICEL",placed CLB_X11Y30 SLICE_X17Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In42_SW2:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*A4)+(((A3*~A2)*~A1)*~A4)+(((~A3*A2)*A1)*A4)+(((~A3*A2)*A1)*~A4)+(((~A3*A2)*~A1)*A4)+(((~A3*A2)*~A1)*~A4)+(((~A3*~A2)*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_FSM_FFd4-In155:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((A1*~A3)*~A2)+((~A1*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__333__" "SLICEL",placed CLB_X17Y41 SLICE_X26Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux000257_SW0:#LUT:D=(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((A3*~A2)*A4)*~A1)+(((A3*~A2)*~A4)*A1)+(((A3*~A2)*~A4)*~A1)+(((~A3*A2)*~A4)*~A1)+(((~A3*~A2)*~A4)*A1)+(((~A3*~A2)*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/v_read_bus_latch_and00001:#LUT:D=(((~A3*~A2)*~A1)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__334__" "SLICEL",placed CLB_X14Y36 SLICE_X22Y72  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/v_write_bus_latch_and00001:#LUT:D=(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*~A4)*A1)+(((A2*~A3)*~A4)*~A1)+(((~A2*A3)*~A4)*A1)+(((~A2*A3)*~A4)*~A1)+(((~A2*~A3)*~A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In6:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*A3)*~A4)+(((A1*~A2)*~A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*A2)*A3)*~A4)+(((~A1*A2)*~A3)*A4)+(((~A1*~A2)*A3)*A4)+(((~A1*~A2)*A3)*~A4)+(((~A1*~A2)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__335__" "SLICEL",placed CLB_X14Y42 SLICE_X23Y84  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u19/Y<4>:#LUT:D=(((~A2*~A1)*~A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u19/Y<4>_SW1:#LUT:D=(((A4*~A1)*~A2)*~A3)+(((~A4*A1)*A2)*A3)+(((~A4*A1)*A2)*~A3)+(((~A4*A1)*~A2)*A3)+(((~A4*A1)*~A2)*~A3)+(((~A4*~A1)*A2)*A3)+(((~A4*~A1)*A2)*~A3)+(((~A4*~A1)*~A2)*A3)+(((~A4*~A1)*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__336__" "SLICEL",placed CLB_X14Y34 SLICE_X22Y69  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In33:#LUT:D=(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In6_SW0:#LUT:D=(((~A3*~A4)*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__337__" "SLICEL",placed CLB_X16Y41 SLICE_X25Y82  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/add_WR_CE1:#LUT:D=(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((~A1*~A4)*A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U17/iQ_mux0000_SW1:#LUT:D=((A4*A3)*A2)+((A4*A3)*~A2)+((A4*~A3)*A2)+((A4*~A3)*~A2)+((~A4*A3)*A2)+((~A4*A3)*~A2)+((~A4*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__338__" "SLICEL",placed CLB_X11Y30 SLICE_X17Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:v_uart_tx_add_mux0000<0>124:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*A3)*~A1)+(((A2*~A4)*~A3)*A1)+(((A2*~A4)*~A3)*~A1)+(((~A2*A4)*A3)*A1)+(((~A2*A4)*A3)*~A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In33_SW0:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((A3*~A2)*A4)*~A1)+(((A3*~A2)*~A4)*A1)+(((A3*~A2)*~A4)*~A1)+(((~A3*A2)*A4)*~A1)+(((~A3*A2)*~A4)*A1)+(((~A3*A2)*~A4)*~A1)+(((~A3*~A2)*A4)*A1)+(((~A3*~A2)*A4)*~A1)+(((~A3*~A2)*~A4)*A1)+(((~A3*~A2)*~A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__339__" "SLICEL",placed CLB_X12Y25 SLICE_X18Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<0>21:#LUT:D=(((A1*A2)*~A3)*~A4)+(((A1*~A2)*~A3)*~A4)+(((~A1*A2)*~A3)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:v_uart_tx_add_mux0000<0>2_SW0:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((A4*~A3)*A1)+((A4*~A3)*~A1)+((~A4*A3)*A1)+((~A4*~A3)*A1)+((~A4*~A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__340__" "SLICEL",placed CLB_X22Y51 SLICE_X35Y102  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd1-In_SW3:#LUT:D=((A2*A1)*A4)+((A2*A1)*~A4)+((A2*~A1)*A4)+((A2*~A1)*~A4)+((~A2*A1)*A4)+((~A2*~A1)*A4)+((~A2*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd1-In_SW2:#LUT:D=(((~A2*A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__341__" "SLICEL",placed CLB_X11Y37 SLICE_X17Y75  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U8/iQ_not00011:#LUT:D=(((A3*A4)*~A1)*A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U10/iQ_not00011:#LUT:D=(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__342__" "SLICEL",placed CLB_X16Y38 SLICE_X25Y77  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U14/iQ_not00011:#LUT:D=(((A4*A3)*~A1)*A2)+(((A4*~A3)*~A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*A3)*A1)*~A2)+(((~A4*A3)*~A1)*A2)+(((~A4*A3)*~A1)*~A2)+(((~A4*~A3)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U15/iQ_not00011:#LUT:D=(((A4*A3)*~A2)*A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*A2)*~A1)+(((~A4*A3)*~A2)*A1)+(((~A4*A3)*~A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__343__" "SLICEL",placed CLB_X14Y29 SLICE_X23Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U16/iQ_not00011:#LUT:D=(((A4*A1)*~A3)*A2)+(((A4*~A1)*~A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*A1)*A3)*~A2)+(((~A4*A1)*~A3)*A2)+(((~A4*A1)*~A3)*~A2)+(((~A4*~A1)*~A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_mux000031:#LUT:D=(((A4*A2)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__344__" "SLICEL",placed CLB_X8Y42 SLICE_X13Y84  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:v_count_mux0000<0>11:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RX_RDYS56_SW0:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((A1*~A4)*~A2)*A3)+(((A1*~A4)*~A2)*~A3)+(((~A1*A4)*A2)*~A3)+(((~A1*A4)*~A2)*~A3)+(((~A1*~A4)*A2)*~A3)+(((~A1*~A4)*~A2)*A3)+(((~A1*~A4)*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__345__" "SLICEL",placed CLB_X11Y35 SLICE_X17Y71  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/D_LD9:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*~A2)*A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)+(((~A4*~A3)*~A2)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/WR_F1_SW1_SW0:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*~A2)*~A4)+(((~A3*~A1)*A2)*A4)+(((~A3*~A1)*~A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__346__" "SLICEL",placed CLB_X14Y38 SLICE_X23Y77  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd2-In_SW3:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*A1)*~A4)*A2)+(((~A3*~A1)*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd2-In_SW2:#LUT:D=((A3*A4)*A2)+((A3*A4)*~A2)+((A3*~A4)*A2)+((A3*~A4)*~A2)+((~A3*A4)*~A2)+((~A3*~A4)*A2)+((~A3*~A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__347__" "SLICEL",placed CLB_X16Y19 SLICE_X24Y39  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<3>_SW0:#LUT:D=(((~A1*~A2)*~A3)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd4-In_SW0:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((A2*~A1)*A4)*~A3)+(((A2*~A1)*~A4)*A3)+(((A2*~A1)*~A4)*~A3)+(((~A2*A1)*A4)*A3)+(((~A2*A1)*A4)*~A3)+(((~A2*A1)*~A4)*A3)+(((~A2*~A1)*A4)*A3)+(((~A2*~A1)*A4)*~A3)+(((~A2*~A1)*~A4)*A3)+(((~A2*~A1)*~A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__348__" "SLICEL",placed CLB_X14Y49 SLICE_X23Y99  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd2-In_SW1:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*~A2)*A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*~A2)*~A1)+(((~A4*~A3)*~A2)*A1)+(((~A4*~A3)*~A2)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U13/iQ_not00011:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((A1*~A4)*A3)*~A2)+(((A1*~A4)*~A3)*A2)+(((A1*~A4)*~A3)*~A2)+(((~A1*~A4)*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__349__" "SLICEL",placed CLB_X21Y57 SLICE_X33Y114  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/s_tick_mux0001_SW3:#LUT:D=((A3*A2)*A4)+((A3*~A2)*A4)+((~A3*A2)*A4)+((~A3*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/s_tick_mux0001_SW2:#LUT:D=(((A4*A1)*~A3)*A2)+(((A4*~A1)*~A3)*~A2)+(((~A4*A1)*~A3)*~A2)+(((~A4*~A1)*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__350__" "SLICEL",placed CLB_X14Y26 SLICE_X22Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_wr_rd_mux00002:#LUT:D=(((~A2*A3)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/TOI_c_ld_SW0:#LUT:D=((A2*A3)*~A1)+((A2*~A3)*A1)+((A2*~A3)*~A1)+((~A2*A3)*~A1)+((~A2*~A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__351__" "SLICEL",placed CLB_X23Y36 SLICE_X37Y72  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/irLD_not00011:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*~A1)*A4)*A3)+(((A2*~A1)*A4)*~A3)+(((A2*~A1)*~A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*A1)*A4)*~A3)+(((~A2*~A1)*A4)*A3)+(((~A2*~A1)*A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:r_leds_not00013:#LUT:D=(((~A4*A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__352__" "SLICEL",placed CLB_X12Y35 SLICE_X18Y70  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U1/iQ_mux0000_SW0:#LUT:D=(((A3*~A1)*A2)*A4)+(((A3*~A1)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<1>5:#LUT:D=(((~A3*~A4)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__353__" "SLICEL",placed CLB_X16Y33 SLICE_X25Y67  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/Frame_ER_not00011:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*A2)*A4)*~A1)+(((~A3*A2)*~A4)*A1)+(((~A3*A2)*~A4)*~A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In75:#LUT:D=((A4*A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__354__" "SLICEL",placed CLB_X13Y42 SLICE_X21Y85  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/CSn1:#LUT:D=((~A1*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_cs_rd_mux0000371:#LUT:D=(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__355__" "SLICEL",placed CLB_X19Y35 SLICE_X31Y70  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<0>51:#LUT:D=(((~A2*~A1)*~A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_12_mux00009_SW0:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__356__" "SLICEL",placed CLB_X23Y33 SLICE_X37Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<7>5:#LUT:D=(((~A3*~A2)*~A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_10_mux00009_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*~A2)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__357__" "SLICEL",placed CLB_X26Y32 SLICE_X41Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_11_mux00009_SW0:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_18_mux00009_SW0:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__358__" "SLICEL",placed CLB_X27Y34 SLICE_X43Y68  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_15_mux00009_SW0:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_16_mux00009_SW0:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__359__" "SLICEL",placed CLB_X27Y31 SLICE_X42Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_17_mux00009_SW0:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_24_mux00009_SW0:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__360__" "SLICEL",placed CLB_X27Y30 SLICE_X42Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_19_mux00009_SW0:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_20_mux00009_SW0:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__361__" "SLICEL",placed CLB_X27Y29 SLICE_X43Y59  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_13_mux00009_SW0:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_14_mux00009_SW0:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__362__" "SLICEL",placed CLB_X27Y30 SLICE_X43Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_21_mux00009_SW0:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_22_mux00009_SW0:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__363__" "SLICEL",placed CLB_X27Y29 SLICE_X42Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_23_mux00009_SW0:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*~A4)*A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_30_mux00009_SW0:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*~A4)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__364__" "SLICEL",placed CLB_X26Y34 SLICE_X41Y69  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_25_mux00009_SW0:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_26_mux00009_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*~A2)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__365__" "SLICEL",placed CLB_X17Y27 SLICE_X26Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_29_mux00009_SW0:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*~A3)*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>17:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((A2*~A4)*A1)*~A3)+(((A2*~A4)*~A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*A4)*A1)*~A3)+(((~A2*A4)*~A1)*A3)+(((~A2*~A4)*A1)*A3)+(((~A2*~A4)*A1)*~A3)+(((~A2*~A4)*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__366__" "SLICEL",placed CLB_X24Y29 SLICE_X38Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_31_mux00009_SW0:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_8_mux00009_SW0:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__367__" "SLICEL",placed CLB_X17Y27 SLICE_X26Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_9_mux00009_SW0:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<3>17:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((A3*~A2)*A4)*~A1)+(((A3*~A2)*~A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*A2)*A4)*~A1)+(((~A3*A2)*~A4)*A1)+(((~A3*~A2)*A4)*A1)+(((~A3*~A2)*A4)*~A1)+(((~A3*~A2)*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__368__" "SLICEL",placed CLB_X26Y31 SLICE_X40Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_27_mux00009_SW0:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_28_mux00009_SW0:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__369__" "SLICEL",placed CLB_X14Y25 SLICE_X23Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>17_SW0:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<1>17:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*~A3)*A4)*A2)+(((~A1*~A3)*A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__370__" "SLICEL",placed CLB_X13Y25 SLICE_X20Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<1>17_SW0:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<2>17:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*A1)*A3)*~A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*A3)*A4)+(((~A2*~A1)*A3)*~A4)+(((~A2*~A1)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__371__" "SLICEL",placed CLB_X9Y25 SLICE_X14Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<2>17_SW0:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<6>17:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((A3*~A4)*A2)*~A1)+(((A3*~A4)*~A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*A4)*A2)*~A1)+(((~A3*A4)*~A2)*A1)+(((~A3*~A4)*A2)*A1)+(((~A3*~A4)*A2)*~A1)+(((~A3*~A4)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__372__" "SLICEL",placed CLB_X16Y26 SLICE_X25Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<4>17_SW0:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<5>17:#LUT:D=(((A1*A4)*A3)*A2)+(((A1*A4)*A3)*~A2)+(((A1*A4)*~A3)*A2)+(((A1*A4)*~A3)*~A2)+(((A1*~A4)*A3)*A2)+(((A1*~A4)*A3)*~A2)+(((A1*~A4)*~A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*A4)*A3)*~A2)+(((~A1*A4)*~A3)*A2)+(((~A1*~A4)*A3)*A2)+(((~A1*~A4)*A3)*~A2)+(((~A1*~A4)*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__373__" "SLICEL",placed CLB_X14Y25 SLICE_X22Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<5>17_SW0:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<6>17_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*~A2)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__374__" "SLICEL",placed CLB_X16Y26 SLICE_X24Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<7>17:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*~A3)*A4)*A2)+(((~A1*~A3)*A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<7>17_SW0:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*~A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__375__" "SLICEL",placed CLB_X14Y26 SLICE_X23Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<3>17_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*A4)+(((~A3*A2)*A1)*A4)+(((~A3*~A2)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<4>17:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*A3)*~A4)+(((A1*~A2)*~A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*A2)*A3)*~A4)+(((~A1*A2)*~A3)*A4)+(((~A1*~A2)*A3)*A4)+(((~A1*~A2)*A3)*~A4)+(((~A1*~A2)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__376__" "SLICEL",placed CLB_X21Y43 SLICE_X32Y87  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_update_not0001139_SW0:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((A3*~A1)*A4)*~A2)+(((A3*~A1)*~A4)*A2)+(((A3*~A1)*~A4)*~A2)+(((~A3*A1)*A4)*A2)+(((~A3*A1)*A4)*~A2)+(((~A3*A1)*~A4)*A2)+(((~A3*A1)*~A4)*~A2)+(((~A3*~A1)*A4)*A2)+(((~A3*~A1)*A4)*~A2)+(((~A3*~A1)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In26_SW0:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*A2)*A4)+(((~A3*A1)*~A2)*A4)+(((~A3*A1)*~A2)*~A4)+(((~A3*~A1)*A2)*A4)+(((~A3*~A1)*A2)*~A4)+(((~A3*~A1)*~A2)*A4)+(((~A3*~A1)*~A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__377__" "SLICEL",placed CLB_X12Y45 SLICE_X19Y91  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In426:#LUT:D=(((A4*A3)*A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/ifull_cmp_ne000095:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((A1*~A3)*~A4)*~A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*A3)*~A4)*~A2)+(((~A1*~A3)*A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__378__" "SLICEL",placed CLB_X13Y23 SLICE_X21Y47  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2e/iQ_not000130:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/U3/iQ_not00011:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((A1*~A3)*~A2)+((~A1*A3)*A2)+((~A1*~A3)*A2)+((~A1*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__379__" "SLICEL",placed CLB_X8Y44 SLICE_X12Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U2/iQ_not00011:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*~A1)*A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*A1)*A2)+(((~A3*~A4)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/add_RD_GCwc_2_not000131_SW0:#LUT:D=(A1*~A3)+(~A1*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__380__" "SLICEL",placed CLB_X14Y39 SLICE_X23Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U35a/jkR_not00011:#LUT:D=((A4*A2)*A1)+((A4*~A2)*A1)+((A4*~A2)*~A1)+((~A4*A2)*A1)+((~A4*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In51:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((~A2*A4)*A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__381__" "SLICEL",placed CLB_X9Y44 SLICE_X14Y89  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/add_WR_not00012:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*~A4)*A2)+(((~A1*~A3)*A4)*A2)+(((~A1*~A3)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/ITR21_SW2:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*~A4)*A3)*~A1)+(((~A2*A4)*A3)*~A1)+(((~A2*~A4)*A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__382__" "SLICEL",placed CLB_X11Y40 SLICE_X17Y80  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28/empty1:#LUT:D=(((A3*~A1)*A2)*A4)+(((A3*~A1)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/add_WR_CE51_SW0:#LUT:D=(A2*~A4)+(~A2*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__383__" "SLICEL",placed CLB_X9Y45 SLICE_X15Y91  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd2-In11:#LUT:D=((A3*A4)*A1)+((A3*A4)*~A1)+((A3*~A4)*A1)+((A3*~A4)*~A1)+((~A3*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RX_RDYS18:#LUT:D=(((A4*A3)*~A2)*~A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*~A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__384__" "SLICEL",placed CLB_X9Y31 SLICE_X15Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/h_full1_SW0:#LUT:D=(A2*A3)+(A2*~A3)+(~A2*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/add_WR_CE11:#LUT:D=((A4*~A3)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__385__" "SLICEL",placed CLB_X11Y46 SLICE_X17Y93  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/c_add_RD<1>1:#LUT:D=(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*~A1)*~A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*~A1)*~A3)+(((~A4*~A2)*A1)*~A3)+(((~A4*~A2)*~A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In431:#LUT:D=(A4*A1)+(A4*~A1)+(~A4*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__386__" "SLICEL",placed CLB_X9Y46 SLICE_X15Y93  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/c_add_RD<0>:#LUT:D=(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*~A2)*~A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/c_add_WR<0>:#LUT:D=(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*~A2)*A3)*A1)+(((A4*~A2)*~A3)*~A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*~A3)*~A1)+(((~A4*~A2)*A3)*~A1)+(((~A4*~A2)*~A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__387__" "SLICEL",placed CLB_X8Y45 SLICE_X12Y90  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/q_full1:#LUT:D=(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*~A1)+(((A3*~A4)*~A2)*~A1)+(((~A3*A4)*A2)*~A1)+(((~A3*A4)*~A2)*~A1)+(((~A3*~A4)*A2)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/c_add_WR<1>1:#LUT:D=(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*~A2)*~A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__388__" "SLICEL",placed CLB_X9Y46 SLICE_X14Y92  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/c_add_RD<2>1:#LUT:D=((A4*A2)*A3)+((A4*~A2)*~A3)+((~A4*A2)*~A3)+((~A4*~A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/c_add_WR<2>1:#LUT:D=((A2*A3)*A4)+((A2*~A3)*~A4)+((~A2*A3)*~A4)+((~A2*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__389__" "SLICEL",placed CLB_X9Y45 SLICE_X15Y90  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RX_RDYS53:#LUT:D=(((A4*A2)*~A1)*~A3)+(((A4*~A2)*~A1)*~A3)+(((~A4*A2)*~A1)*~A3)+(((~A4*~A2)*~A1)*A3)+(((~A4*~A2)*~A1)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/a_full:#LUT:D=(((A2*A1)*A4)*~A3)+(((A2*~A1)*A4)*~A3)+(((~A2*A1)*A4)*~A3)+(((~A2*A1)*~A4)*~A3)+(((~A2*~A1)*A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__390__" "SLICEL",placed CLB_X8Y46 SLICE_X12Y92  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/c_add_RD<3>1:#LUT:D=(A2*~A4)+(~A2*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/c_add_WR<3>1:#LUT:D=(A1*~A4)+(~A1*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__391__" "SLICEL",placed CLB_X8Y33 SLICE_X12Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/LB_LD1:#LUT:D=(((A4*~A3)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/UB_LD1:#LUT:D=(((A4*A3)*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__392__" "SLICEL",placed CLB_X14Y42 SLICE_X23Y85  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u19/Y<0>11:#LUT:D=((A1*A4)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/iIIR_0_mux000034:#LUT:D=(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((~A3*~A1)*A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__393__" "SLICEL",placed CLB_X14Y42 SLICE_X22Y85  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u19/Y<2>1:#LUT:D=((A1*A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RF_RD_SW0:#LUT:D=((A4*A3)*A2)+((A4*A3)*~A2)+((A4*~A3)*A2)+((A4*~A3)*~A2)+((~A4*A3)*A2)+((~A4*A3)*~A2)+((~A4*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__394__" "SLICEL",placed CLB_X16Y44 SLICE_X25Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/TOI_clr1:#LUT:D=((A4*A3)*A2)+((A4*A3)*~A2)+((A4*~A3)*A2)+((A4*~A3)*~A2)+((~A4*A3)*A2)+((~A4*~A3)*A2)+((~A4*~A3)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U22/iQ_not00011:#LUT:D=((A2*A1)*A4)+((A2*A1)*~A4)+((A2*~A1)*A4)+((~A2*A1)*A4)+((~A2*~A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__395__" "SLICEL",placed CLB_X16Y33 SLICE_X25Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U23/iQ_not00011:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((~A1*A3)*A2)+((~A1*~A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U34/iQ_not00011:#LUT:D=((A3*A2)*A4)+((A3*A2)*~A4)+((A3*~A2)*A4)+((A3*~A2)*~A4)+((~A3*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__396__" "SLICEL",placed CLB_X12Y41 SLICE_X19Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/iIIR_0_mux000024:#LUT:D=(~A2*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/iIIR_0_mux000012:#LUT:D=(((~A3*~A4)*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__397__" "SLICEL",placed CLB_X9Y35 SLICE_X15Y71  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_cmp_eq000010:#LUT:D=(((~A2*~A4)*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/add_WR_CE31:#LUT:D=((A1*A4)*A2)+((A1*A4)*~A2)+((A1*~A4)*A2)+((A1*~A4)*~A2)+((~A1*A4)*~A2)+((~A1*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__398__" "SLICEL",placed CLB_X9Y28 SLICE_X15Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_cmp_eq000060:#LUT:D=(((~A3*~A2)*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_cmp_eq000047:#LUT:D=(((~A4*~A3)*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__399__" "SLICEL",placed CLB_X9Y35 SLICE_X15Y70  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_cmp_eq000023:#LUT:D=(((~A1*~A2)*~A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:v_uart_tx_add_mux0000<0>115:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*~A4)*A1)+(((A2*~A3)*A4)*A1)+(((A2*~A3)*~A4)*A1)+(((A2*~A3)*~A4)*~A1)+(((~A2*~A3)*~A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__400__" "SLICEL",placed CLB_X13Y45 SLICE_X21Y90  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/add_RD_GCwc_0_not00011:#LUT:D=((A4*A2)*A1)+((A4*~A2)*A1)+((A4*~A2)*~A1)+((~A4*A2)*A1)+((~A4*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u19/Y<3>1:#LUT:D=((A2*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__401__" "SLICEL",placed CLB_X11Y46 SLICE_X17Y92  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u19/Y<7>1:#LUT:D=((A3*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/iempty562:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*~A1)*~A2)+(((~A4*~A3)*A1)*A2)+(((~A4*~A3)*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__402__" "SLICEL",placed CLB_X13Y43 SLICE_X20Y86  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_FSM_FFd2-In_SW0:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In422:#LUT:D=(A4*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__403__" "SLICEL",placed CLB_X11Y28 SLICE_X16Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/WR_IER1:#LUT:D=(((A4*A1)*~A3)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:v_uart_tx_add_mux0000<0>2:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*~A2)*~A1)+(((~A4*A3)*~A2)*~A1)+(((~A4*~A3)*~A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__404__" "SLICEL",placed CLB_X16Y38 SLICE_X24Y76  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/uart_data_bus_mux0000<0>17:#LUT:D=((A3*A4)*A1)+((A3*A4)*~A1)+((A3*~A4)*A1)+((A3*~A4)*~A1)+((~A3*A4)*A1)+((~A3*A4)*~A1)+((~A3*~A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd3-In_SW0:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*~A3)*~A4)*A2)+(((~A1*A3)*~A4)*A2)+(((~A1*~A3)*A4)*A2)+(((~A1*~A3)*A4)*~A2)+(((~A1*~A3)*~A4)*A2)+(((~A1*~A3)*~A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__405__" "SLICEL",placed CLB_X13Y39 SLICE_X21Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd3-In_SW1:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*~A4)*A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*~A4)*A3)+(((~A1*A2)*~A4)*A3)+(((~A1*~A2)*A4)*A3)+(((~A1*~A2)*~A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<0>31:#LUT:D=(((~A2*~A1)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__406__" "SLICEL",placed CLB_X11Y23 SLICE_X17Y46  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_FSM_FFd4-In185:#LUT:D=((A3*A1)*A4)+((A3*A1)*~A4)+((A3*~A1)*A4)+((~A3*A1)*A4)+((~A3*~A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u3/iQ_mux0001<3>_SW0:#LUT:D=(((~A4*~A1)*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__407__" "SLICEL",placed CLB_X19Y25 SLICE_X31Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<5>15:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>15:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__408__" "SLICEL",placed CLB_X19Y25 SLICE_X31Y51  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<1>15:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<2>15:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__409__" "SLICEL",placed CLB_X18Y27 SLICE_X29Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<3>15:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<4>15:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__410__" "SLICEL",placed CLB_X13Y38 SLICE_X21Y76  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_cs_rd_mux00009:#LUT:D=(A1*~A3)+(~A1*A3)+(~A1*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_mux0000<0>41:#LUT:D=(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__411__" "SLICEL",placed CLB_X16Y28 SLICE_X25Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In109:#LUT:D=((A3*~A4)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<6>15:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__412__" "SLICEL",placed CLB_X16Y28 SLICE_X24Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<7>15:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In129:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*~A1)*A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*~A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__413__" "SLICEL",placed CLB_X13Y33 SLICE_X21Y67  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In126:#LUT:D=(~A1*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_rdy_mux000078:#LUT:D=(((~A4*~A2)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__414__" "SLICEL",placed CLB_X8Y33 SLICE_X13Y67  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_rdy_mux000098:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*A3)*~A4)*A2)+(((~A1*~A3)*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/add_RD_GCwc_2_not000111:#LUT:D=((A1*A3)*A2)+((A1*A3)*~A2)+((A1*~A3)*A2)+((A1*~A3)*~A2)+((~A1*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__415__" "SLICEL",placed CLB_X8Y34 SLICE_X13Y68  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_rdy_mux000050:#LUT:D=(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*~A2)*~A4)+(((~A3*~A1)*A2)*~A4)+(((~A3*~A1)*~A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_rdy_mux00000:#LUT:D=(A2*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__416__" "SLICEL",placed CLB_X12Y29 SLICE_X18Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_cmp_eq0001146:#LUT:D=((A3*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_cmp_eq0001144:#LUT:D=(((~A1*~A4)*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__417__" "SLICEL",placed CLB_X8Y39 SLICE_X12Y78  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_wr_wr_mux0000_SW0:#LUT:D=((A1*A2)*A3)+((A1*A2)*~A3)+((~A1*~A2)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_rdy_mux0000140:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*A1)*~A4)+(((A2*~A3)*~A1)*A4)+(((A2*~A3)*~A1)*~A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*A1)*~A4)+(((~A2*~A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__418__" "SLICEL",placed CLB_X11Y26 SLICE_X16Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_cmp_eq0001121:#LUT:D=((~A3*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000061:#LUT:D=(((~A3*~A4)*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__419__" "SLICEL",placed CLB_X14Y27 SLICE_X23Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000075:#LUT:D=(((A2*A4)*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u1/iQ_mux0001<1>21:#LUT:D=((A3*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__420__" "SLICEL",placed CLB_X13Y26 SLICE_X21Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000048:#LUT:D=(((~A3*~A2)*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000024:#LUT:D=(((~A1*~A4)*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__421__" "SLICEL",placed CLB_X13Y27 SLICE_X21Y54  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000011:#LUT:D=(((~A3*~A4)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/D_LD21:#LUT:D=(((A3*A2)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__422__" "SLICEL",placed CLB_X21Y33 SLICE_X33Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/dCLK_LD1:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:r_leds_not000111:#LUT:D=((A4*A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__423__" "SLICEL",placed CLB_X13Y30 SLICE_X20Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/num_bits<3>1:#LUT:D=(A3*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/U2/iQ_not0001:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((A3*~A2)*A4)*~A1)+(((A3*~A2)*~A4)*A1)+(((A3*~A2)*~A4)*~A1)+(((~A3*~A2)*~A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__424__" "SLICEL",placed CLB_X24Y37 SLICE_X39Y75  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_update_not0001137:#LUT:D=(((~A3*~A1)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:r_test_reg05_not00011:#LUT:D=(((~A3*A2)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__425__" "SLICEL",placed CLB_X14Y20 SLICE_X23Y41  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/num_bits<1>11:#LUT:D=(A3*~A2)+(~A3*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/num_bits<2>1:#LUT:D=(A3*~A2)+(~A3*A2)+(~A3*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__426__" "SLICEL",placed CLB_X14Y28 SLICE_X22Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/cITR11:#LUT:D=((A4*A1)*~A2)+((A4*~A1)*A2)+((A4*~A1)*~A2)+((~A4*A1)*~A2)+((~A4*~A1)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/BRC1:#LUT:D=(A1*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__427__" "SLICEL",placed CLB_X29Y32 SLICE_X47Y65  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:r_test_reg03_not00011:#LUT:D=(((~A1*~A3)*A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:r_test_reg04_not00011:#LUT:D=(((~A3*A4)*A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__428__" "SLICEL",placed CLB_X8Y41 SLICE_X13Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>10:#LUT:D=(((A3*~A4)*~A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*~A4)*A1)*A2)+(((~A3*~A4)*A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>10_SW1:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((A4*~A1)*A2)*~A3)+(((A4*~A1)*~A2)*A3)+(((A4*~A1)*~A2)*~A3)+(((~A4*A1)*A2)*~A3)+(((~A4*A1)*~A2)*~A3)+(((~A4*~A1)*A2)*~A3)+(((~A4*~A1)*~A2)*A3)+(((~A4*~A1)*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__429__" "SLICEL",placed CLB_X9Y42 SLICE_X15Y84  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>10_SW0:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((A1*~A3)*~A4)*~A2)+(((~A1*A3)*A4)*~A2)+(((~A1*A3)*~A4)*A2)+(((~A1*A3)*~A4)*~A2)+(((~A1*~A3)*A4)*~A2)+(((~A1*~A3)*~A4)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RD_IIR_SW0:#LUT:D=(A4*A3)+(A4*~A3)+(~A4*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__430__" "SLICEL",placed CLB_X14Y33 SLICE_X23Y67  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U28c/iQ_not00011:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((A4*~A3)*A1)+((A4*~A3)*~A1)+((~A4*~A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u1/iQ_not00021:#LUT:D=(A4*A2)+(A4*~A2)+(~A4*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__431__" "SLICEL",placed CLB_X17Y26 SLICE_X26Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd2-In19:#LUT:D=((A3*A2)*A4)+((A3*A2)*~A4)+((A3*~A2)*A4)+((~A3*A2)*A4)+((~A3*~A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd2-In11:#LUT:D=(((~A3*~A2)*~A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__432__" "SLICEL",placed CLB_X12Y44 SLICE_X19Y88  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_lbus_state_mux0003<1>_SW0:#LUT:D=(((~A2*~A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_cs_wr_mux0000_SW1:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((A4*~A1)*A3)*~A2)+(((A4*~A1)*~A3)*A2)+(((A4*~A1)*~A3)*~A2)+(((~A4*A1)*A3)*~A2)+(((~A4*A1)*~A3)*~A2)+(((~A4*~A1)*A3)*~A2)+(((~A4*~A1)*~A3)*A2)+(((~A4*~A1)*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__433__" "SLICEL",placed CLB_X17Y27 SLICE_X27Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/u3/iQ_mux0001<0>1_SW0:#LUT:D=(~A3*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_mux000022:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__434__" "SLICEL",placed CLB_X11Y51 SLICE_X16Y103  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/ifull_cmp_ne000093:#LUT:D=(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*~A1)*A4)*A2)+(((A3*~A1)*A4)*~A2)+(((A3*~A1)*~A4)*A2)+(((A3*~A1)*~A4)*~A2)+(((~A3*A1)*A4)*A2)+(((~A3*A1)*A4)*~A2)+(((~A3*A1)*~A4)*A2)+(((~A3*A1)*~A4)*~A2)+(((~A3*~A1)*A4)*~A2)+(((~A3*~A1)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/ifull_cmp_ne000032:#LUT:D=(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*~A1)*A4)*A2)+(((A3*~A1)*A4)*~A2)+(((A3*~A1)*~A4)*A2)+(((A3*~A1)*~A4)*~A2)+(((~A3*A1)*A4)*A2)+(((~A3*A1)*A4)*~A2)+(((~A3*A1)*~A4)*A2)+(((~A3*A1)*~A4)*~A2)+(((~A3*~A1)*A4)*~A2)+(((~A3*~A1)*~A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__435__" "SLICEL",placed CLB_X14Y25 SLICE_X22Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_cs_wr_mux0000_SW0:#LUT:D=((A3*A2)*A1)+((A3*A2)*~A1)+((A3*~A2)*A1)+((A3*~A2)*~A1)+((~A3*A2)*~A1)+((~A3*~A2)*A1)+((~A3*~A2)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/u3/iQ_mux0001<0>1:#LUT:D=(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((~A3*A4)*~A1)*A2)+(((~A3*A4)*~A1)*~A2)+(((~A3*~A4)*~A1)*A2)+(((~A3*~A4)*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__436__" "SLICEL",placed CLB_X19Y29 SLICE_X31Y58  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2c/iQ_mux00003_SW0:#LUT:D=(((A3*A2)*A1)*A4)+(((A3*A2)*A1)*~A4)+(((A3*A2)*~A1)*~A4)+(((A3*~A2)*A1)*~A4)+(((A3*~A2)*~A1)*A4)+(((A3*~A2)*~A1)*~A4)+(((~A3*A2)*A1)*~A4)+(((~A3*A2)*~A1)*A4)+(((~A3*A2)*~A1)*~A4)+(((~A3*~A2)*A1)*A4)+(((~A3*~A2)*A1)*~A4)+(((~A3*~A2)*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/Parity_EV1:#LUT:D=((A1*A3)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__437__" "SLICEL",placed CLB_X23Y31 SLICE_X37Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2c/iQ_not00011:#LUT:D=(A2*A3)+(A2*~A3)+(~A2*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_2_mux000022:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__438__" "SLICEL",placed CLB_X27Y30 SLICE_X42Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_1_mux000022:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((~A4*A3)*A1)*A2)+(((~A4*~A3)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_1_mux000010:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((~A1*A3)*A4)*A2)+(((~A1*~A3)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__439__" "SLICEL",placed CLB_X27Y31 SLICE_X42Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_1_mux00005:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_4_mux000022:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__440__" "SLICEL",placed CLB_X24Y28 SLICE_X38Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_0_mux000010:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*~A3)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_mux00005:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__441__" "SLICEL",placed CLB_X28Y32 SLICE_X45Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_2_mux000010:#LUT:D=(((A2*A4)*A1)*A3)+(((A2*A4)*A1)*~A3)+(((A2*A4)*~A1)*A3)+(((A2*A4)*~A1)*~A3)+(((A2*~A4)*A1)*A3)+(((~A2*A4)*A1)*A3)+(((~A2*~A4)*A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_2_mux00005:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__442__" "SLICEL",placed CLB_X23Y32 SLICE_X36Y65  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_3_mux000022:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((~A1*A2)*A3)*A4)+(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_3_mux000010:#LUT:D=(((A4*A1)*A3)*A2)+(((A4*A1)*A3)*~A2)+(((A4*A1)*~A3)*A2)+(((A4*A1)*~A3)*~A2)+(((A4*~A1)*A3)*A2)+(((~A4*A1)*A3)*A2)+(((~A4*~A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__443__" "SLICEL",placed CLB_X24Y32 SLICE_X39Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_4_mux000010:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((~A1*A2)*A4)*A3)+(((~A1*~A2)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_4_mux00005:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__444__" "SLICEL",placed CLB_X24Y33 SLICE_X38Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_5_mux000022:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_5_mux000010:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__445__" "SLICEL",placed CLB_X24Y32 SLICE_X38Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_3_mux00005:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_6_mux000022:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*A2)*A3)*~A1)+(((A4*A2)*~A3)*A1)+(((A4*A2)*~A3)*~A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__446__" "SLICEL",placed CLB_X27Y33 SLICE_X42Y67  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_5_mux00005:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_7_mux00005:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__447__" "SLICEL",placed CLB_X24Y30 SLICE_X38Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_6_mux000010:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*~A3)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_6_mux00005:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__448__" "SLICEL",placed CLB_X14Y26 SLICE_X23Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_cmp_eq00021:#LUT:D=(((~A2*A3)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In79:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*~A3)*A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*~A3)*A4)+(((~A2*~A1)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__449__" "SLICEL",placed CLB_X14Y34 SLICE_X22Y68  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In7:#LUT:D=(((A3*~A2)*A1)*A4)+(((A3*~A2)*A1)*~A4)+(((~A3*~A2)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/T_state_FSM_FFd1-In47:#LUT:D=(((A4*A2)*A3)*A1)+(((A4*~A2)*A3)*A1)+(((~A4*A2)*A3)*A1)+(((~A4*A2)*~A3)*A1)+(((~A4*~A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__450__" "SLICEL",placed CLB_X24Y31 SLICE_X39Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_7_mux000022:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*~A4)*A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_7_mux000010:#LUT:D=(((A3*A1)*A4)*A2)+(((A3*A1)*A4)*~A2)+(((A3*A1)*~A4)*A2)+(((A3*A1)*~A4)*~A2)+(((A3*~A1)*A4)*A2)+(((~A3*A1)*A4)*A2)+(((~A3*~A1)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__451__" "SLICEL",placed CLB_X26Y34 SLICE_X41Y68  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_15_mux000016:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_10_mux000016:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__452__" "SLICEL",placed CLB_X24Y34 SLICE_X39Y69  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_11_mux000016:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_12_mux000016:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__453__" "SLICEL",placed CLB_X26Y32 SLICE_X40Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_21_mux000016:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_16_mux000016:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__454__" "SLICEL",placed CLB_X27Y32 SLICE_X42Y65  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_17_mux000016:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_18_mux000016:#LUT:D=(((A2*A3)*A4)*A1)+(((A2*A3)*A4)*~A1)+(((A2*A3)*~A4)*A1)+(((A2*A3)*~A4)*~A1)+(((A2*~A3)*A4)*A1)+(((~A2*A3)*A4)*A1)+(((~A2*~A3)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__455__" "SLICEL",placed CLB_X27Y28 SLICE_X42Y56  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_13_mux000016:#LUT:D=(((A4*A1)*A2)*A3)+(((A4*A1)*A2)*~A3)+(((A4*A1)*~A2)*A3)+(((A4*A1)*~A2)*~A3)+(((A4*~A1)*A2)*A3)+(((~A4*A1)*A2)*A3)+(((~A4*~A1)*A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_14_mux000016:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__456__" "SLICEL",placed CLB_X28Y31 SLICE_X45Y63  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_19_mux000016:#LUT:D=(((A2*A1)*A4)*A3)+(((A2*A1)*A4)*~A3)+(((A2*A1)*~A4)*A3)+(((A2*A1)*~A4)*~A3)+(((A2*~A1)*A4)*A3)+(((~A2*A1)*A4)*A3)+(((~A2*~A1)*A4)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_20_mux000016:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__457__" "SLICEL",placed CLB_X26Y30 SLICE_X40Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_27_mux000016:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_22_mux000016:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__458__" "SLICEL",placed CLB_X27Y34 SLICE_X42Y68  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_25_mux000016:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*A2)+(((~A3*A4)*A1)*A2)+(((~A3*~A4)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_26_mux000016:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__459__" "SLICEL",placed CLB_X23Y33 SLICE_X36Y67  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_9_mux000016:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_28_mux000016:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__460__" "SLICEL",placed CLB_X26Y31 SLICE_X41Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_23_mux000016:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((~A3*A2)*A4)*A1)+(((~A3*~A2)*A4)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_24_mux000016:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__461__" "SLICEL",placed CLB_X26Y28 SLICE_X40Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_29_mux000016:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*A3)*~A4)+(((A2*A1)*~A3)*A4)+(((A2*A1)*~A3)*~A4)+(((A2*~A1)*A3)*A4)+(((~A2*A1)*A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_30_mux000016:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((~A2*A4)*A3)*A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__462__" "SLICEL",placed CLB_X26Y30 SLICE_X41Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_31_mux000016:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*A2)*~A1)+(((A3*A4)*~A2)*A1)+(((A3*A4)*~A2)*~A1)+(((A3*~A4)*A2)*A1)+(((~A3*A4)*A2)*A1)+(((~A3*~A4)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_8_mux000016:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((~A3*A1)*A2)*A4)+(((~A3*~A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__463__" "SLICEL",placed CLB_X18Y30 SLICE_X28Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_tx_fsm_cmp_eq000911:#LUT:D=((A4*A1)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_cmp_eq00011:#LUT:D=((A1*A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__464__" "SLICEL",placed CLB_X23Y30 SLICE_X37Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/u3/iQ_not00021:#LUT:D=(((A2*~A1)*A3)*A4)+(((~A2*A1)*~A3)*A4)+(((~A2*~A1)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:r_test_reg01_not00011:#LUT:D=(((~A2*A3)*A1)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__465__" "SLICEL",placed CLB_X14Y26 SLICE_X22Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/U4/parity_not00011:#LUT:D=(((A1*A3)*A4)*A2)+(((A1*A3)*A4)*~A2)+(((A1*A3)*~A4)*A2)+(((A1*A3)*~A4)*~A2)+(((A1*~A3)*A4)*A2)+(((A1*~A3)*A4)*~A2)+(((A1*~A3)*~A4)*A2)+(((A1*~A3)*~A4)*~A2)+(((~A1*~A3)*~A4)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/BRC11:#LUT:D=(((~A4*~A1)*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__466__" "SLICEL",placed CLB_X12Y39 SLICE_X19Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In21:#LUT:D=(((~A3*~A2)*A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/T_state_Out71:#LUT:D=((~A4*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__467__" "SLICEL",placed CLB_X21Y30 SLICE_X32Y60  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd2-In_SW1:#LUT:D=(((A4*A3)*A1)*A2)+(((A4*A3)*A1)*~A2)+(((A4*A3)*~A1)*A2)+(((A4*A3)*~A1)*~A2)+(((A4*~A3)*A1)*A2)+(((A4*~A3)*A1)*~A2)+(((A4*~A3)*~A1)*A2)+(((A4*~A3)*~A1)*~A2)+(((~A4*A3)*A1)*~A2)+(((~A4*A3)*~A1)*A2)+(((~A4*A3)*~A1)*~A2)+(((~A4*~A3)*A1)*~A2)+(((~A4*~A3)*~A1)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_cmp_eq00031:#LUT:D=((A3*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__468__" "SLICEL",placed CLB_X19Y28 SLICE_X30Y57  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>81:#LUT:D=(((A4*~A1)*A2)*~A3)+(((A4*~A1)*~A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>91:#LUT:D=(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__469__" "SLICEL",placed CLB_X17Y30 SLICE_X27Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_0_cmp_eq00001:#LUT:D=((A4*~A1)*~A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>11:#LUT:D=(A1*A4)+(A1*~A4)+(~A1*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__470__" "SLICEL",placed CLB_X19Y26 SLICE_X31Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_10_mux00001:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_10_mux00001_SW0:#LUT:D=(((A1*A2)*A3)*A4)+(((A1*A2)*A3)*~A4)+(((A1*A2)*~A3)*A4)+(((A1*A2)*~A3)*~A4)+(((A1*~A2)*A3)*A4)+(((A1*~A2)*A3)*~A4)+(((A1*~A2)*~A3)*A4)+(((A1*~A2)*~A3)*~A4)+(((~A1*A2)*A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__471__" "SLICEL",placed CLB_X19Y26 SLICE_X30Y52  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In63:#LUT:D=(((~A4*~A1)*A3)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In31:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((A1*~A3)*A2)*~A4)+(((A1*~A3)*~A2)*A4)+(((A1*~A3)*~A2)*~A4)+(((~A1*A3)*A2)*~A4)+(((~A1*A3)*~A2)*~A4)+(((~A1*~A3)*~A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__472__" "SLICEL",placed CLB_X14Y22 SLICE_X22Y45  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In14:#LUT:D=((A4*A3)*A1)+((A4*A3)*~A1)+((A4*~A3)*A1)+((~A4*A3)*A1)+((~A4*~A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/u3/iQ_not00021:#LUT:D=((A3*A2)*A1)+((A3*A2)*~A1)+((A3*~A2)*A1)+((A3*~A2)*~A1)+((~A3*A2)*A1)+((~A3*~A2)*A1)+((~A3*~A2)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__473__" "SLICEL",placed CLB_X22Y33 SLICE_X35Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/lbus_rst_buffer_not00011:#LUT:D=((A4*~A1)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:r_test_reg02_not0001:#LUT:D=(((~A1*~A4)*A2)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__474__" "SLICEL",placed CLB_X16Y47 SLICE_X25Y95  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:r_test_reg02_not0001_SW0:#LUT:D=((A2*A4)*A1)+((A2*A4)*~A1)+((A2*~A4)*A1)+((A2*~A4)*~A1)+((~A2*A4)*A1)+((~A2*~A4)*A1)+((~A2*~A4)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/add_WR_GC_not00011:#LUT:D=(((A2*A4)*A3)*A1)+(((A2*A4)*A3)*~A1)+(((A2*A4)*~A3)*A1)+(((A2*A4)*~A3)*~A1)+(((A2*~A4)*A3)*A1)+(((A2*~A4)*A3)*~A1)+(((A2*~A4)*~A3)*A1)+(((A2*~A4)*~A3)*~A1)+(((~A2*A4)*A3)*A1)+(((~A2*A4)*A3)*~A1)+(((~A2*~A4)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__475__" "SLICEL",placed CLB_X12Y30 SLICE_X19Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2/iQ_7_not0001111:#LUT:D=((~A2*~A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>31:#LUT:D=(((A2*~A1)*A3)*~A4)+(((A2*~A1)*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__476__" "SLICEL",placed CLB_X14Y13 SLICE_X23Y26  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U4/parity_not00011:#LUT:D=(A2*A1)+(A2*~A1)+(~A2*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/TOI_c_ld:#LUT:D=(((A1*A2)*A4)*A3)+(((A1*A2)*A4)*~A3)+(((A1*A2)*~A4)*A3)+(((A1*A2)*~A4)*~A3)+(((A1*~A2)*A4)*A3)+(((A1*~A2)*A4)*~A3)+(((A1*~A2)*~A4)*A3)+(((A1*~A2)*~A4)*~A3)+(((~A1*A2)*A4)*~A3)+(((~A1*A2)*~A4)*A3)+(((~A1*A2)*~A4)*~A3)+(((~A1*~A2)*A4)*~A3)+(((~A1*~A2)*~A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__477__" "SLICEL",placed CLB_X14Y30 SLICE_X23Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U30/re1:#LUT:D=(~A3*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>111:#LUT:D=(((A4*~A2)*~A3)*A1)+(((~A4*A2)*A3)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__478__" "SLICEL",placed CLB_X12Y37 SLICE_X18Y74  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>121:#LUT:D=(((A3*A1)*A2)*A4)+(((~A3*~A1)*~A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/uart_data_bus_cmp_eq00021:#LUT:D=((~A3*~A4)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__479__" "SLICEL",placed CLB_X18Y27 SLICE_X28Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5-In27:#LUT:D=(((A2*A1)*A3)*A4)+(((A2*A1)*~A3)*A4)+(((A2*~A1)*A3)*A4)+(((A2*~A1)*~A3)*A4)+(((~A2*~A1)*~A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_data_0_mux00001:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__480__" "SLICEL",placed CLB_X18Y17 SLICE_X28Y34  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_uart_tx_data_0_mux00001_SW0:#LUT:D=((A2*A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U36/iQ_not00011:#LUT:D=(A3*A4)+(A3*~A4)+(~A3*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__481__" "SLICEL",placed CLB_X18Y41 SLICE_X28Y82  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/U2d/iQ_mux000031:#LUT:D=(((~A4*A1)*A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_update_not0001:#LUT:D=(((A1*~A4)*A3)*A2)+(((~A1*A4)*A3)*A2)+(((~A1*A4)*A3)*~A2)+(((~A1*A4)*~A3)*A2)+(((~A1*A4)*~A3)*~A2)+(((~A1*~A4)*A3)*A2)+(((~A1*~A4)*A3)*~A2)+(((~A1*~A4)*~A3)*A2)+(((~A1*~A4)*~A3)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__482__" "SLICEL",placed CLB_X18Y41 SLICE_X29Y83  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_update_not0001_SW0:#LUT:D=((A1*A4)*A3)+((A1*A4)*~A3)+((A1*~A4)*A3)+((A1*~A4)*~A3)+((~A1*A4)*A3)+((~A1*~A4)*A3)+((~A1*~A4)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/U2d/iQ_not00011:#LUT:D=(A4*A1)+(A4*~A1)+(~A4*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__483__" "SLICEL",placed CLB_X18Y26 SLICE_X28Y53  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/u1/iQ_not00021:#LUT:D=(A1*A2)+(A1*~A2)+(~A1*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3-In8:#LUT:D=(((~A4*A1)*A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__484__" "SLICEL",placed CLB_X11Y24 SLICE_X17Y49  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/T_state_cmp_eq00001:#LUT:D=(((~A3*~A4)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_tx_fsm_FSM_FFd3-In11:#LUT:D=(~A3*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__485__" "SLICEL",placed CLB_X17Y12 SLICE_X27Y25  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U36/iTC_mux000521:#LUT:D=(((~A2*~A3)*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3-In12:#LUT:D=(~A3*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__486__" "SLICEL",placed CLB_X23Y33 SLICE_X36Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:s_update_not000121:#LUT:D=((~A2*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U29/sTX_and000033:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*~A2)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__487__" "SLICEL",placed CLB_X16Y33 SLICE_X24Y66  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U29/sTX_and000017:#LUT:D=(((A3*A1)*~A2)*A4)+(((A3*~A1)*A2)*A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*~A2)*A4)+(((~A3*~A1)*~A2)*A4)+(((~A3*~A1)*~A2)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In1:#LUT:D=(((~A3*~A2)*A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__488__" "SLICEL",placed CLB_X16Y39 SLICE_X25Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In1_SW0:#LUT:D=((A4*A2)*A3)+((A4*A2)*~A3)+((A4*~A2)*A3)+((A4*~A2)*~A3)+((~A4*A2)*~A3)+((~A4*~A2)*A3)+((~A4*~A2)*~A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U17/iQ_not00011:#LUT:D=(((A3*A2)*A4)*A1)+(((A3*A2)*A4)*~A1)+(((A3*A2)*~A4)*A1)+(((A3*A2)*~A4)*~A1)+(((A3*~A2)*A4)*A1)+(((A3*~A2)*A4)*~A1)+(((A3*~A2)*~A4)*A1)+(((A3*~A2)*~A4)*~A1)+(((~A3*A2)*A4)*A1)+(((~A3*A2)*A4)*~A1)+(((~A3*A2)*~A4)*A1)+(((~A3*A2)*~A4)*~A1)+(((~A3*~A2)*A4)*A1)+(((~A3*~A2)*A4)*~A1)+(((~A3*~A2)*~A4)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__489__" "SLICEL",placed CLB_X17Y25 SLICE_X27Y50  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd1-In111:#LUT:D=((A1*A3)*A4)+((A1*A3)*~A4)+((A1*~A3)*A4)+((A1*~A3)*~A4)+((~A1*A3)*~A4)+((~A1*~A3)*A4)+((~A1*~A3)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<3>21:#LUT:D=((A1*A4)*A3)+((A1*A4)*~A3)+((A1*~A4)*A3)+((A1*~A4)*~A3)+((~A1*A4)*A3)+((~A1*A4)*~A3)+((~A1*~A4)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__490__" "SLICEL",placed CLB_X14Y24 SLICE_X23Y49  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U33/u3/iQ_mux0001<3>11:#LUT:D=(A2*A4)+(A2*~A4)+(~A2*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/v_tx_stream_46_not0001:#LUT:D=(((~A1*~A4)*~A3)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__491__" "SLICEL",placed CLB_X12Y39 SLICE_X18Y79  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U11/sfe1:#LUT:D=(~A3*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U18/sfe1:#LUT:D=(~A1*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__492__" "SLICEL",placed CLB_X13Y30 SLICE_X21Y61  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1-In17:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*~A2)*A1)+(((A4*~A3)*A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*~A3)*A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:s_uart_tx_add_mux0000<0>11:#LUT:D=(((A4*A2)*A1)*A3)+(((A4*A2)*A1)*~A3)+(((A4*A2)*~A1)*A3)+(((A4*A2)*~A1)*~A3)+(((A4*~A2)*A1)*A3)+(((A4*~A2)*~A1)*A3)+(((A4*~A2)*~A1)*~A3)+(((~A4*A2)*A1)*A3)+(((~A4*A2)*A1)*~A3)+(((~A4*A2)*~A1)*~A3)+(((~A4*~A2)*~A1)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__493__" "SLICEL",placed CLB_X17Y31 SLICE_X27Y62  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux000240:#LUT:D=(((A4*A2)*~A1)*A3)+(((A4*~A2)*~A1)*A3)+(((~A4*A2)*~A1)*A3)+(((~A4*~A2)*A1)*~A3)+(((~A4*~A2)*~A1)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux000210:#LUT:D=((A1*~A3)*A4)+((A1*~A3)*~A4)+((~A1*~A3)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__494__" "SLICEL",placed CLB_X12Y41 SLICE_X19Y82  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux00025:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*~A2)*A4)+(((A1*~A3)*A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*~A3)*A2)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<6>_SW1:#LUT:D=(((A3*A1)*A2)*A4)+(((A3*A1)*A2)*~A4)+(((A3*A1)*~A2)*~A4)+(((A3*~A1)*A2)*~A4)+(((A3*~A1)*~A2)*~A4)+(((~A3*A1)*A2)*~A4)+(((~A3*A1)*~A2)*~A4)+(((~A3*~A1)*A2)*~A4)+(((~A3*~A1)*~A2)*~A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__495__" "SLICEL",placed CLB_X13Y44 SLICE_X20Y89  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<6>_SW0:#LUT:D=(((A3*A4)*A2)*A1)+(((A3*A4)*~A2)*~A1)+(((~A3*A4)*~A2)*A1)+(((~A3*A4)*~A2)*~A1)+(((~A3*~A4)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_cs_init_mux0000_SW1:#LUT:D=((A3*A1)*A2)+((A3*A1)*~A2)+((A3*~A1)*A2)+((A3*~A1)*~A2)+((~A3*A1)*~A2)+((~A3*~A1)*A2)+((~A3*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__496__" "SLICEL",placed CLB_X16Y46 SLICE_X25Y92  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/v_wr_data_16_mux000011:#LUT:D=(((A2*A3)*A1)*A4)+(((A2*A3)*A1)*~A4)+(((A2*A3)*~A1)*A4)+(((A2*A3)*~A1)*~A4)+(((A2*~A3)*A1)*A4)+(((A2*~A3)*A1)*~A4)+(((A2*~A3)*~A1)*A4)+(((~A2*A3)*A1)*A4)+(((~A2*A3)*A1)*~A4)+(((~A2*A3)*~A1)*A4)+(((~A2*A3)*~A1)*~A4)+(((~A2*~A3)*A1)*~A4)+(((~A2*~A3)*~A1)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/s_cs_init_mux0000_SW0:#LUT:D=(((~A1*~A2)*~A4)*~A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__497__" "SLICEL",placed CLB_X16Y32 SLICE_X25Y64  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_tx_handler/reghnd_stb_acq_ram_o_mux0000_SW0:#LUT:D=(A1*A4)+(A1*~A4)+(~A1*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/v_wr_data_10_mux000011:#LUT:D=(((A3*A4)*A1)*A2)+(((A3*A4)*A1)*~A2)+(((A3*A4)*~A1)*A2)+(((A3*A4)*~A1)*~A2)+(((A3*~A4)*A1)*~A2)+(((A3*~A4)*~A1)*A2)+(((A3*~A4)*~A1)*~A2)+(((~A3*A4)*A1)*A2)+(((~A3*A4)*A1)*~A2)+(((~A3*A4)*~A1)*A2)+(((~A3*~A4)*A1)*A2)+(((~A3*~A4)*A1)*~A2)+(((~A3*~A4)*~A1)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__498__" "SLICEL",placed CLB_X26Y51 SLICE_X41Y103  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/v_wr_add_0_mux000011:#LUT:D=(((A1*A4)*A2)*A3)+(((A1*A4)*A2)*~A3)+(((A1*A4)*~A2)*A3)+(((A1*A4)*~A2)*~A3)+(((A1*~A4)*A2)*A3)+(((A1*~A4)*A2)*~A3)+(((A1*~A4)*~A2)*A3)+(((~A1*A4)*A2)*A3)+(((~A1*A4)*A2)*~A3)+(((~A1*A4)*~A2)*A3)+(((~A1*A4)*~A2)*~A3)+(((~A1*~A4)*A2)*~A3)+(((~A1*~A4)*~A2)*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/v_wr_data_16_mux000021:#LUT:D=(((~A3*~A1)*A4)*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__499__" "SLICEL",placed CLB_X24Y52 SLICE_X38Y104  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/v_wr_add_0_mux000021:#LUT:D=(((~A4*~A3)*A1)*A2)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/v_wr_add_10_mux000011:#LUT:D=(((A1*A3)*A2)*A4)+(((A1*A3)*A2)*~A4)+(((A1*A3)*~A2)*A4)+(((A1*A3)*~A2)*~A4)+(((A1*~A3)*A2)*A4)+(((A1*~A3)*A2)*~A4)+(((A1*~A3)*~A2)*A4)+(((~A1*A3)*A2)*A4)+(((~A1*A3)*A2)*~A4)+(((~A1*A3)*~A2)*A4)+(((~A1*~A3)*A2)*A4)+(((~A1*~A3)*A2)*~A4)+(((~A1*~A3)*~A2)*A4)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__500__" "SLICEL",placed CLB_X24Y49 SLICE_X39Y98  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/v_wr_add_10_mux000021:#LUT:D=(((~A2*~A4)*~A3)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/v_wr_data_10_mux000021:#LUT:D=(((~A4*A2)*A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__501__" "SLICEL",placed CLB_X19Y54 SLICE_X31Y108  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/Mcount_add_WR1211:#LUT:D=((A4*A3)*~A1)+((A4*~A3)*A1)+((A4*~A3)*~A1)+((~A4*A3)*A1)+((~A4*A3)*~A1)+((~A4*~A3)*A1)+((~A4*~A3)*~A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_register_rx_handler/v_wr_data_24_mux000011:#LUT:D=(((A4*A3)*A2)*A1)+(((A4*A3)*A2)*~A1)+(((A4*A3)*~A2)*A1)+(((A4*A3)*~A2)*~A1)+(((A4*~A3)*A2)*A1)+(((A4*~A3)*A2)*~A1)+(((A4*~A3)*~A2)*A1)+(((~A4*A3)*A2)*A1)+(((~A4*A3)*A2)*~A1)+(((~A4*A3)*~A2)*A1)+(((~A4*~A3)*A2)*A1)+(((~A4*~A3)*A2)*~A1)+(((~A4*~A3)*~A2)*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__502__" "SLICEL",placed CLB_X18Y48 SLICE_X29Y96  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_register_rx_handler/v_wr_data_24_mux000021:#LUT:D=(((~A4*~A3)*~A2)*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U31/Mcount_add_RD1211:#LUT:D=((A3*A4)*~A1)+((A3*~A4)*A1)+((A3*~A4)*~A1)+((~A3*A4)*A1)+((~A3*A4)*~A1)+((~A3*~A4)*A1)+((~A3*~A4)*~A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__503__" "SLICEL",placed CLB_X9Y56 SLICE_X14Y112  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart_lbus/s_write_msb_not00011:#LUT:D=(((~A1*~A2)*A3)*A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/U28/srst_w_not00011:#LUT:D=(A1*A2)+(A1*~A2)+(~A1*A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__504__" "SLICEL",placed CLB_X14Y51 SLICE_X22Y102  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/U31/isrst_w_not00011:#LUT:D=(A4*A1)+(A4*~A1)+(~A4*A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<2>21:#LUT:D=(A4*A1)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__505__" "SLICEL",placed CLB_X14Y46 SLICE_X23Y92  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F:uart_wrapper/cmp_uart/RD_and00001:#LUT:D=(((~A3*~A2)*~A1)*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/RD_and00011:#LUT:D=(((~A2*~A4)*~A1)*A3)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::0 YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__506__" "SLICEL",placed CLB_X12Y27 SLICE_X19Y55  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF DXMUX::#OFF DYMUX::#OFF F::#OFF
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:uart_wrapper/cmp_uart/u27/Mcompar_C_CE_cmp_gt0000_lut<0>:#LUT:D=(((~A3*~A4)*~A1)*~A2)
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::0 "
  ;
inst "iSlice__507__" "SLICEL",placed CLB_X9Y54 SLICE_X14Y109  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:ff__4__uart_wrapper/cmp_uart/U31/add_RD_WS_3:#FF FFX_INIT_ATTR::INIT1
       FFX_SR_ATTR::SRHIGH FFY:ff__5__uart_wrapper/cmp_uart/U31/add_RD_WS_4:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__508__" "SLICEL",placed CLB_X9Y57 SLICE_X14Y114  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:ff__0__uart_wrapper/cmp_uart_lbus/v_add_init_1:#FF FFX_INIT_ATTR::INIT1
       FFX_SR_ATTR::SRHIGH FFY:ff__2__uart_wrapper/cmp_uart_lbus/v_add_init_0:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__509__" "SLICEL",placed CLB_X17Y48 SLICE_X27Y96  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/v_read_bus_latch_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/v_read_bus_latch_0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__510__" "SLICEL",placed CLB_X22Y52 SLICE_X34Y105  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/v_read_bus_latch_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/v_read_bus_latch_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__511__" "SLICEL",placed CLB_X9Y34 SLICE_X15Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/v_write_bus_latch_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/v_write_bus_latch_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__512__" "SLICEL",placed CLB_X11Y38 SLICE_X16Y77  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:ff__7__uart_wrapper/cmp_uart/U28/add_RD_WS_2:#FF FFX_INIT_ATTR::INIT1
       FFX_SR_ATTR::SRHIGH FFY:ff__8__uart_wrapper/cmp_uart/U28/add_RD_WS_3:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__513__" "SLICEL",placed CLB_X9Y33 SLICE_X15Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/v_write_bus_latch_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/v_write_bus_latch_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__514__" "SLICEL",placed CLB_X11Y32 SLICE_X17Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/v_write_bus_latch_6:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/v_write_bus_latch_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__515__" "SLICEL",placed CLB_X11Y54 SLICE_X16Y109  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/uart_add_bus_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd1:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__516__" "SLICEL",placed CLB_X8Y44 SLICE_X12Y89  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28/add_WR_RS_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_WR_RS_0:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__517__" "SLICEL",placed CLB_X11Y54 SLICE_X17Y108  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/uart_add_bus_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/uart_add_bus_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__518__" "SLICEL",placed CLB_X11Y34 SLICE_X17Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/v_write_bus_latch_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/v_write_bus_latch_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__519__" "SLICEL",placed CLB_X11Y31 SLICE_X16Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd1:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart_lbus/v_data_init_0:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__520__" "SLICEL",placed CLB_X11Y40 SLICE_X16Y81  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28/add_WR_RS_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/isrst_w:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__521__" "SLICEL",placed CLB_X11Y39 SLICE_X17Y79  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28/add_WR_RS_3:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/add_RD_WS_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__522__" "SLICEL",placed CLB_X11Y41 SLICE_X16Y82  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28/srst_r:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U28/add_RD_WS_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__523__" "SLICEL",placed CLB_X8Y44 SLICE_X13Y89  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U31/add_WR_RS_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U28/isrst_r:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__524__" "SLICEL",placed CLB_X11Y58 SLICE_X16Y117  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart_lbus/v_data_init_7:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__525__" "SLICEL",placed CLB_X7Y27 SLICE_X11Y55  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_45:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_41:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__526__" "SLICEL",placed CLB_X8Y25 SLICE_X12Y51  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_37:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_43:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__527__" "SLICEL",placed CLB_X9Y23 SLICE_X14Y47  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_36:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_38:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__528__" "SLICEL",placed CLB_X8Y26 SLICE_X13Y53  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_42:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_34:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__529__" "SLICEL",placed CLB_X8Y26 SLICE_X12Y52  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_40:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_35:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__530__" "SLICEL",placed CLB_X11Y25 SLICE_X16Y50  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_39:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_44:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__531__" "SLICEL",placed CLB_X13Y25 SLICE_X20Y50  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_27:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_33:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__532__" "SLICEL",placed CLB_X16Y26 SLICE_X24Y53  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_32:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_28:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__533__" "SLICEL",placed CLB_X21Y27 SLICE_X33Y55  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_31:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_18:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__534__" "SLICEL",placed CLB_X19Y26 SLICE_X31Y52  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_19:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_25:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__535__" "SLICEL",placed CLB_X21Y26 SLICE_X32Y52  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_30:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_24:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__536__" "SLICEL",placed CLB_X17Y25 SLICE_X26Y51  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_26:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_29:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__537__" "SLICEL",placed CLB_X22Y25 SLICE_X35Y50  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_22:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_17:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__538__" "SLICEL",placed CLB_X19Y24 SLICE_X30Y49  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_16:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_21:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__539__" "SLICEL",placed CLB_X23Y25 SLICE_X37Y50  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_13:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_14:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__540__" "SLICEL",placed CLB_X21Y23 SLICE_X32Y47  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_7:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_20:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__541__" "SLICEL",placed CLB_X17Y28 SLICE_X27Y57  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_9:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_12:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__542__" "SLICEL",placed CLB_X19Y25 SLICE_X30Y51  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_23:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_15:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__543__" "SLICEL",placed CLB_X18Y27 SLICE_X28Y54  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_10:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__544__" "SLICEL",placed CLB_X21Y25 SLICE_X32Y51  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_5:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__545__" "SLICEL",placed CLB_X21Y26 SLICE_X32Y53  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__546__" "SLICEL",placed CLB_X18Y28 SLICE_X28Y56  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__547__" "SLICEL",placed CLB_X7Y26 SLICE_X11Y53  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_46:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_47:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__548__" "SLICEL",placed CLB_X18Y28 SLICE_X29Y57  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_register_tx_handler/v_tx_stream_11:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_register_tx_handler/v_tx_stream_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__549__" "SLICEL",placed CLB_X11Y45 SLICE_X16Y90  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U31/add_WR_RS_0:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/srst_r:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__550__" "SLICEL",placed CLB_X9Y47 SLICE_X14Y95  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U31/add_RD_WS_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_WR_RS_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__551__" "SLICEL",placed CLB_X17Y39 SLICE_X27Y78  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U33/Break_ITR:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U33/Frame_ER:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__552__" "SLICEL",placed CLB_X9Y50 SLICE_X15Y101  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U31/add_RD_WS_1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_RD_WS_0:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__553__" "SLICEL",placed CLB_X14Y51 SLICE_X23Y102  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U31/isrst_r:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U31/srst_w:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__554__" "SLICEL",placed CLB_X17Y7 SLICE_X26Y15  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U36/iQ_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U36/iQ_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__555__" "SLICEL",placed CLB_X18Y8 SLICE_X28Y17  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U36/iQ_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U36/iQ_8:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__556__" "SLICEL",placed CLB_X17Y8 SLICE_X26Y17  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U36/iQ_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U36/iQ_6:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__557__" "SLICEL",placed CLB_X8Y46 SLICE_X13Y93  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U31/add_WR_RS_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:uart_wrapper/cmp_uart/U31/add_WR_RS_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__558__" "SLICEL",placed CLB_X17Y8 SLICE_X26Y16  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U36/iQ_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U36/iQ_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__559__" "SLICEL",placed CLB_X13Y43 SLICE_X21Y87  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:s_uart_tx_req:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:s_uart_rx_stb_read_data:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__560__" "SLICEL",placed CLB_X8Y33 SLICE_X12Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u2/Q_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u2/Q_6:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__561__" "SLICEL",placed CLB_X14Y22 SLICE_X23Y45  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U35a/irQ0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/rLD:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__562__" "SLICEL",placed CLB_X11Y34 SLICE_X17Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u2/Q_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u2/Q_0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__563__" "SLICEL",placed CLB_X16Y7 SLICE_X24Y14  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U36/iQ_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U36/iQ_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__564__" "SLICEL",placed CLB_X9Y33 SLICE_X15Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u2/Q_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u2/Q_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__565__" "SLICEL",placed CLB_X9Y31 SLICE_X14Y63  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u1/Q_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u1/Q_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__566__" "SLICEL",placed CLB_X8Y31 SLICE_X13Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u1/Q_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u1/Q_6:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__567__" "SLICEL",placed CLB_X8Y32 SLICE_X13Y64  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u1/Q_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u1/Q_4:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__568__" "SLICEL",placed CLB_X9Y31 SLICE_X14Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u1/Q_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u1/Q_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__569__" "SLICEL",placed CLB_X9Y33 SLICE_X14Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u27/u2/Q_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u27/u2/Q_4:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__570__" "SLICEL",placed CLB_X14Y19 SLICE_X23Y39  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U35a/rQ1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U35a/rQ0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__571__" "SLICEL",placed CLB_X19Y33 SLICE_X31Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U36a/rQ1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U36a/irQ0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__572__" "SLICEL",placed CLB_X11Y41 SLICE_X17Y83  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u25/Q_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u25/Q_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__573__" "SLICEL",placed CLB_X8Y41 SLICE_X12Y83  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u25/Q_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u25/Q_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__574__" "SLICEL",placed CLB_X12Y39 SLICE_X19Y78  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u24/Q_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u24/Q_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__575__" "SLICEL",placed CLB_X19Y32 SLICE_X31Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U36a/rQ0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U36/iTC:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__576__" "SLICEL",placed CLB_X12Y38 SLICE_X19Y77  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u24/Q_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u24/Q_7:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__577__" "SLICEL",placed CLB_X14Y33 SLICE_X23Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u24/Q_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u24/Q_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__578__" "SLICEL",placed CLB_X12Y34 SLICE_X19Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u24/Q_6:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u24/Q_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__579__" "SLICEL",placed CLB_X11Y41 SLICE_X17Y82  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u26/Q_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u26/Q_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__580__" "SLICEL",placed CLB_X14Y41 SLICE_X23Y82  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u26/Q_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u26/Q_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__581__" "SLICEL",placed CLB_X9Y38 SLICE_X14Y77  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u21/Q_6:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u21/Q_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__582__" "SLICEL",placed CLB_X8Y34 SLICE_X13Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u26/Q_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u26/Q_6:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__583__" "SLICEL",placed CLB_X13Y41 SLICE_X20Y82  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u20/Q_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u20/Q_0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__584__" "SLICEL",placed CLB_X13Y42 SLICE_X20Y85  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u20/Q_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u20/Q_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__585__" "SLICEL",placed CLB_X11Y39 SLICE_X16Y79  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U7/Q0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U11/Q1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__586__" "SLICEL",placed CLB_X12Y30 SLICE_X18Y60  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28b/Q1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U7/Q1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__587__" "SLICEL",placed CLB_X8Y39 SLICE_X13Y78  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u26/Q_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/u26/Q_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__588__" "SLICEL",placed CLB_X16Y30 SLICE_X25Y60  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U32a/Q1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U30/Q0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__589__" "SLICEL",placed CLB_X17Y39 SLICE_X26Y78  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U32c/Q1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U32b/Q1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__590__" "SLICEL",placed CLB_X26Y37 SLICE_X40Y74  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_31:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_28:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__591__" "SLICEL",placed CLB_X26Y36 SLICE_X41Y73  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_29:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_30:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__592__" "SLICEL",placed CLB_X24Y31 SLICE_X38Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_27:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_22:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__593__" "SLICEL",placed CLB_X14Y38 SLICE_X23Y76  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28a/Q1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:uart_wrapper/cmp_uart/U18/Q1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__594__" "SLICEL",placed CLB_X26Y33 SLICE_X40Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_23:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_24:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__595__" "SLICEL",placed CLB_X26Y34 SLICE_X40Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_21:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_16:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__596__" "SLICEL",placed CLB_X27Y36 SLICE_X42Y72  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_19:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_20:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__597__" "SLICEL",placed CLB_X26Y35 SLICE_X41Y71  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_17:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_18:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__598__" "SLICEL",placed CLB_X23Y35 SLICE_X37Y70  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_10:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__599__" "SLICEL",placed CLB_X24Y35 SLICE_X38Y70  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_25:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_26:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__600__" "SLICEL",placed CLB_X24Y37 SLICE_X38Y74  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_12:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__601__" "SLICEL",placed CLB_X24Y35 SLICE_X38Y71  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_5:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__602__" "SLICEL",placed CLB_X24Y30 SLICE_X39Y60  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__603__" "SLICEL",placed CLB_X24Y36 SLICE_X38Y72  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__604__" "SLICEL",placed CLB_X28Y34 SLICE_X45Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_25:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_31:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__605__" "SLICEL",placed CLB_X27Y35 SLICE_X42Y70  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_14:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__606__" "SLICEL",placed CLB_X26Y37 SLICE_X40Y75  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__607__" "SLICEL",placed CLB_X28Y29 SLICE_X45Y59  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_29:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_30:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__608__" "SLICEL",placed CLB_X29Y32 SLICE_X46Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_27:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_28:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__609__" "SLICEL",placed CLB_X28Y34 SLICE_X45Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_19:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_26:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__610__" "SLICEL",placed CLB_X28Y31 SLICE_X45Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_23:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_24:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__611__" "SLICEL",placed CLB_X24Y37 SLICE_X38Y75  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg05_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg05_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__612__" "SLICEL",placed CLB_X28Y32 SLICE_X44Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_20:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__613__" "SLICEL",placed CLB_X27Y32 SLICE_X42Y64  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_17:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_18:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__614__" "SLICEL",placed CLB_X29Y34 SLICE_X46Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_16:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__615__" "SLICEL",placed CLB_X27Y33 SLICE_X42Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_14:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__616__" "SLICEL",placed CLB_X29Y34 SLICE_X46Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_12:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__617__" "SLICEL",placed CLB_X29Y32 SLICE_X46Y64  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_21:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_22:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__618__" "SLICEL",placed CLB_X28Y32 SLICE_X44Y64  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__619__" "SLICEL",placed CLB_X29Y33 SLICE_X46Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__620__" "SLICEL",placed CLB_X29Y32 SLICE_X47Y64  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__621__" "SLICEL",placed CLB_X29Y31 SLICE_X46Y63  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__622__" "SLICEL",placed CLB_X27Y32 SLICE_X43Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_31:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_27:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__623__" "SLICEL",placed CLB_X29Y33 SLICE_X46Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg04_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg04_10:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__624__" "SLICEL",placed CLB_X29Y31 SLICE_X47Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_21:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_28:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__625__" "SLICEL",placed CLB_X29Y34 SLICE_X47Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_25:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_26:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__626__" "SLICEL",placed CLB_X29Y31 SLICE_X47Y63  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_23:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_24:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__627__" "SLICEL",placed CLB_X29Y33 SLICE_X47Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_22:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__628__" "SLICEL",placed CLB_X28Y30 SLICE_X45Y60  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_19:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_20:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__629__" "SLICEL",placed CLB_X29Y29 SLICE_X47Y59  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_29:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_30:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__630__" "SLICEL",placed CLB_X29Y34 SLICE_X47Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_16:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__631__" "SLICEL",placed CLB_X28Y29 SLICE_X44Y58  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_14:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__632__" "SLICEL",placed CLB_X29Y35 SLICE_X47Y71  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_12:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__633__" "SLICEL",placed CLB_X28Y32 SLICE_X45Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_10:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__634__" "SLICEL",placed CLB_X29Y31 SLICE_X46Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__635__" "SLICEL",placed CLB_X27Y32 SLICE_X43Y64  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_17:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_18:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__636__" "SLICEL",placed CLB_X27Y31 SLICE_X43Y63  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__637__" "SLICEL",placed CLB_X26Y28 SLICE_X41Y57  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_31:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_29:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__638__" "SLICEL",placed CLB_X27Y31 SLICE_X43Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__639__" "SLICEL",placed CLB_X26Y29 SLICE_X40Y58  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_23:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_30:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__640__" "SLICEL",placed CLB_X26Y29 SLICE_X41Y58  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_27:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_28:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__641__" "SLICEL",placed CLB_X29Y33 SLICE_X47Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg03_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg03_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__642__" "SLICEL",placed CLB_X27Y29 SLICE_X43Y58  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_17:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_24:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__643__" "SLICEL",placed CLB_X26Y25 SLICE_X40Y50  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_21:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_22:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__644__" "SLICEL",placed CLB_X24Y23 SLICE_X38Y46  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_19:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_20:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__645__" "SLICEL",placed CLB_X24Y34 SLICE_X38Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_18:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__646__" "SLICEL",placed CLB_X26Y25 SLICE_X41Y50  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_16:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__647__" "SLICEL",placed CLB_X24Y27 SLICE_X38Y54  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_25:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_26:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__648__" "SLICEL",placed CLB_X24Y34 SLICE_X38Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_12:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__649__" "SLICEL",placed CLB_X24Y33 SLICE_X39Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_10:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__650__" "SLICEL",placed CLB_X24Y30 SLICE_X38Y61  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__651__" "SLICEL",placed CLB_X24Y33 SLICE_X38Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__652__" "SLICEL",placed CLB_X26Y33 SLICE_X41Y66  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_leds_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_leds_7:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__653__" "SLICEL",placed CLB_X26Y27 SLICE_X41Y55  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_14:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__654__" "SLICEL",placed CLB_X24Y28 SLICE_X38Y57  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__655__" "SLICEL",placed CLB_X24Y36 SLICE_X38Y73  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_leds_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_leds_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__656__" "SLICEL",placed CLB_X24Y38 SLICE_X38Y77  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_leds_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_leds_4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__657__" "SLICEL",placed CLB_X26Y37 SLICE_X41Y74  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_leds_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_leds_2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__658__" "SLICEL",placed CLB_X26Y30 SLICE_X40Y61  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_31:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_27:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__659__" "SLICEL",placed CLB_X24Y32 SLICE_X38Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg01_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg01_3:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__660__" "SLICEL",placed CLB_X26Y32 SLICE_X40Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_21:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_28:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__661__" "SLICEL",placed CLB_X27Y34 SLICE_X43Y69  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_25:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_26:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__662__" "SLICEL",placed CLB_X26Y31 SLICE_X40Y63  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_23:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_24:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__663__" "SLICEL",placed CLB_X26Y32 SLICE_X41Y65  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_22:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__664__" "SLICEL",placed CLB_X28Y31 SLICE_X44Y63  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_19:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_20:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__665__" "SLICEL",placed CLB_X26Y28 SLICE_X40Y56  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_29:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_30:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__666__" "SLICEL",placed CLB_X26Y33 SLICE_X40Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_16:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__667__" "SLICEL",placed CLB_X27Y28 SLICE_X43Y57  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_14:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__668__" "SLICEL",placed CLB_X24Y34 SLICE_X39Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_12:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__669__" "SLICEL",placed CLB_X23Y34 SLICE_X36Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_10:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__670__" "SLICEL",placed CLB_X26Y34 SLICE_X40Y68  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_17:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_18:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__671__" "SLICEL",placed CLB_X26Y33 SLICE_X41Y67  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__672__" "SLICEL",placed CLB_X24Y31 SLICE_X39Y62  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__673__" "SLICEL",placed CLB_X24Y29 SLICE_X39Y59  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_1:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__674__" "SLICEL",placed CLB_X22Y33 SLICE_X34Y66  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:ff__27__uart_wrapper/cmp_uart_lbus/lbus_rst_buffer:#FF FFX_INIT_ATTR::INIT1
       FFX_SR_ATTR::SRHIGH FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::SYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__675__" "SLICEL",placed CLB_X24Y30 SLICE_X39Y61  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::BY F::#OFF F5USED::#OFF
       FFX:r_test_reg02_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:r_test_reg02_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__676__" "SLICEL",placed CLB_X14Y51 SLICE_X22Y103  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart_lbus/s_init_done:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__677__" "SLICEL",placed CLB_X9Y56 SLICE_X15Y113  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart_lbus/s_write_msb:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__678__" "SLICEL",placed CLB_X9Y55 SLICE_X14Y110  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28/srst_w:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__679__" "SLICEL",placed CLB_X17Y36 SLICE_X27Y72  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U33/Parity_ER:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__680__" "SLICEL",placed CLB_X12Y41 SLICE_X18Y82  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:ff__16__uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd2:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__681__" "SLICEL",placed CLB_X18Y29 SLICE_X28Y58  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U33/R_state_FSM_FFd1:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__682__" "SLICEL",placed CLB_X14Y51 SLICE_X23Y103  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U31/isrst_w:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__683__" "SLICEL",placed CLB_X8Y30 SLICE_X12Y60  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U29/U4/parity:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::ASYNC XBUSED::#OFF XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF
       YMUXUSED::#OFF YUSED::#OFF "
  ;
inst "iSlice__684__" "SLICEL",placed CLB_X13Y53 SLICE_X20Y107  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U13/iQ:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__685__" "SLICEL",placed CLB_X17Y22 SLICE_X26Y44  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U33/U2e/iQ:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__686__" "SLICEL",placed CLB_X9Y39 SLICE_X14Y78  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28/add_WR_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__687__" "SLICEL",placed CLB_X8Y40 SLICE_X13Y81  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u25/Q_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__688__" "SLICEL",placed CLB_X12Y39 SLICE_X18Y78  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/u21/Q_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__689__" "SLICEL",placed CLB_X12Y15 SLICE_X19Y31  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/TOI_enc:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__690__" "SLICEL",placed CLB_X9Y42 SLICE_X14Y84  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:uart_wrapper/cmp_uart/U28/add_RD_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "iSlice__691__" "SLICEL",placed CLB_X13Y41 SLICE_X21Y82  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF DXMUX::BX DYMUX::#OFF F::#OFF F5USED::#OFF
       FFX:s_update:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G::#OFF
       GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF
       XMUXUSED::#OFF XUSED::#OFF YBUSED::#OFF YMUXUSED::#OFF YUSED::#OFF
       "
  ;
inst "uart_din_i" "IOB",placed IOIS_NC_X30Y41 G5  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::0 IOATTRBOX::LVCMOS25 OUSED::#OFF PADOUTUSED::#OFF
       PULL::#OFF SLEW::#OFF TUSED::#OFF INBUF:uart_din_i.INBUF: PAD:uart_din_i.PAD:
       "
  ;
inst "uart_rst_i" "IOB",placed IOIS_LC_X15Y44 D14  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::0 IOATTRBOX::LVCMOS25 OUSED::#OFF PADOUTUSED::#OFF
       PULL::#OFF SLEW::#OFF TUSED::#OFF INBUF:uart_rst_i.INBUF: PAD:uart_rst_i.PAD:
       "
  ;
inst "uart_leds_o[0]" "IOB",placed IOIS_NC_X30Y26 Y2  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[0].OUTBUF: PAD:uart_leds_o[0].PAD:
       "
  ;
inst "uart_leds_o[1]" "IOB",placed IOIS_NC_X30Y30 V6  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[1].OUTBUF: PAD:uart_leds_o[1].PAD:
       "
  ;
inst "uart_leds_o[2]" "IOB",placed IOIS_LC_X30Y24 Y3  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[2].OUTBUF: PAD:uart_leds_o[2].PAD:
       "
  ;
inst "uart_leds_o[3]" "IOB",placed IOIS_NC_X30Y36 G4  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[3].OUTBUF: PAD:uart_leds_o[3].PAD:
       "
  ;
inst "uart_leds_o[4]" "IOB",placed IOIS_NC_X30Y32 H2  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[4].OUTBUF: PAD:uart_leds_o[4].PAD:
       "
  ;
inst "uart_leds_o[6]" "IOB",placed IOIS_NC_X30Y30 V5  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[6].OUTBUF: PAD:uart_leds_o[6].PAD:
       "
  ;
inst "uart_leds_o[7]" "IOB",placed IOIS_NC_X30Y33 H4  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[7].OUTBUF: PAD:uart_leds_o[7].PAD:
       "
  ;
inst "clk_uart_monitor_o" "IOB",placed IOIS_LC_X15Y43 E14  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:clk_uart_monitor_o.OUTBUF:
       PAD:clk_uart_monitor_o.PAD: "
  ;
inst "uart_dout_o" "IOB",placed IOIS_NC_X30Y42 E4  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_dout_o.OUTBUF: PAD:uart_dout_o.PAD:
       "
  ;
inst "uart_leds_o[5]" "IOB",placed IOIS_NC_X30Y29 V7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12 DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::#OFF IOATTRBOX::LVCMOS25 OUSED::0 PADOUTUSED::#OFF
       PULL::#OFF SLEW::SLOW TUSED::#OFF OUTBUF:uart_leds_o[5].OUTBUF: PAD:uart_leds_o[5].PAD:
       "
  ;
inst "clk_uart_29MHz_i" "IOB",placed IOIS_LC_X15Y52 B13  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF
       GTSATTRBOX::#OFF INBUFUSED::0 IOATTRBOX::LVCMOS25 OUSED::#OFF PADOUTUSED::#OFF
       PULL::#OFF SLEW::#OFF TUSED::#OFF INBUF:clk_uart_29MHz_i.INBUF: PAD:clk_uart_29MHz_i.PAD:
       "
  ;
inst "iBufg__0__" "BUFG",placed CLK_BUFGCTRL_T_X15Y32 BUFGCTRL_X0Y18  ,
  cfg " GCLK_BUFFER:iBufg__0__.GCLK_BUFFER: "
  ;
inst "XIL_ML_UNUSED_DCM_1" "DCM_ADV",placed DCM_X15Y56 DCM_ADV_X0Y2  ,
  cfg " BGM_CONFIG_REF_SEL::CLKIN BGM_DIVIDE::16 BGM_LDLY::5 BGM_MODE::BG_SNAPSHOT
       BGM_MULTIPLY::16 BGM_SAMPLE_LEN::2 BGM_SDLY::3 BGM_VADJ::5 BGM_VLDLY::7
       BGM_VSDLY::0 CLKDV_DIVIDE::2.0 CLKFX_DIVIDE::1 CLKFX_MULTIPLY::4
       CLKIN_DIVIDE_BY_2::TRUE CLKOUT_PHASE_SHIFT::FIXED CLK_FEEDBACK::1X
       CTLGOINV::#OFF CTLMODEINV::CTLMODE CTLOSC1INV::#OFF CTLOSC2INV::#OFF
       CTLSEL0INV::#OFF CTLSEL1INV::#OFF CTLSEL2INV::#OFF DADDR0INV::#OFF
       DADDR1INV::#OFF DADDR2INV::#OFF DADDR3INV::#OFF DADDR4INV::#OFF DADDR5INV::#OFF
       DADDR6INV::#OFF DCM_CLKDV_CLKFX_ALIGNMENT::TRUE DCM_EXT_FB_EN::FALSE
       DCM_LOCK_HIGH::FALSE DCM_PERFORMANCE_MODE::MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN::FALSE
       DCM_VREF_SOURCE::VBG_DLL DCM_VREG_ENABLE::FALSE DENINV::#OFF DESKEW_ADJUST::17
       DFS_AVE_FREQ_ADJ_INTERVAL::3 DFS_AVE_FREQ_GAIN::2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL::2
       DFS_COARSE_SEL::LEGACY DFS_EARLY_LOCK::FALSE DFS_EN_RELRST::TRUE
       DFS_EXTEND_FLUSH_TIME::FALSE DFS_EXTEND_HALT_TIME::FALSE DFS_EXTEND_RUN_TIME::FALSE
       DFS_FINE_SEL::LEGACY DFS_FREQUENCY_MODE::LOW DFS_NON_STOP::FALSE
       DFS_OSCILLATOR_MODE::PHASE_FREQ_LOCK DFS_SKIP_FINE::FALSE DFS_TP_SEL::LEVEL
       DFS_TRACKMODE::1 DI0INV::#OFF DI10INV::#OFF DI11INV::#OFF DI12INV::#OFF
       DI13INV::#OFF DI14INV::#OFF DI15INV::#OFF DI1INV::#OFF DI2INV::#OFF
       DI3INV::#OFF DI4INV::#OFF DI5INV::#OFF DI6INV::#OFF DI7INV::#OFF
       DI8INV::#OFF DI9INV::#OFF DLL_CONTROL_CLOCK_SPEED::HALF DLL_CTL_SEL_CLKIN_DIV2::FALSE
       DLL_DESKEW_LOCK_BY1::FALSE DLL_FREQUENCY_MODE::LOW DLL_PD_DLY_SEL::0
       DLL_PERIOD_LOCK_BY1::FALSE DLL_PHASE_DETECTOR_AUTO_RESET::TRUE DLL_PHASE_DETECTOR_MODE::ENHANCED
       DLL_PHASE_SHIFT_CALIBRATION::AUTO_DPS DLL_PHASE_SHIFT_LOCK_BY1::FALSE
       DUTY_CYCLE_CORRECTION::TRUE DWEINV::#OFF FREEZE_DFSINV::#OFF FREEZE_DLLINV::#OFF
       PMCD_SYNC::FALSE PSENINV::PSEN_B PSINCDECINV::#OFF RSTINV::#OFF STARTUP_WAIT::FALSE
       DCM_ADV:XIL_ML_UNUSED_DCM_1:
       _BEL_PROP::DCM_ADV:LIT_NON_USER_LOGIC:DCM_PMV_FEATURE
         CLKIN_PERIOD::10.0  DCM_PULSE_WIDTH_CORRECTION_HIGH::11111  DCM_PULSE_WIDTH_CORRECTION_LOW::11111
        DCM_VBG_PD::00  DCM_VBG_SEL::0000  DCM_VREG_PHASE_MARGIN::010  DFS_COIN_WINDOW::00
        DFS_HARDSYNC::00  DFS_SPARE::0000000000000000  DLL_DEAD_TIME::10
        DLL_DESKEW_MAXTAP::210  DLL_DESKEW_MINTAP::42  DLL_LIVE_TIME::5
        DLL_PHASE_SHIFT_HFC::206  DLL_PHASE_SHIFT_LFC::413  DLL_SETTLE_TIME::10
        DLL_SPARE::0000000000000000  DLL_TEST_MUX_SEL::00  FACTORY_JF::F0F0
        PHASE_SHIFT::0 "
  ;
inst "XIL_ML_UNUSED_DCM_2" "DCM_ADV",placed DCM_BOT_X15Y4 DCM_ADV_X0Y1  ,
  cfg " BGM_CONFIG_REF_SEL::CLKIN BGM_DIVIDE::16 BGM_LDLY::5 BGM_MODE::BG_SNAPSHOT
       BGM_MULTIPLY::16 BGM_SAMPLE_LEN::2 BGM_SDLY::3 BGM_VADJ::5 BGM_VLDLY::7
       BGM_VSDLY::0 CLKDV_DIVIDE::2.0 CLKFX_DIVIDE::1 CLKFX_MULTIPLY::4
       CLKIN_DIVIDE_BY_2::TRUE CLKOUT_PHASE_SHIFT::FIXED CLK_FEEDBACK::1X
       CTLGOINV::#OFF CTLMODEINV::CTLMODE CTLOSC1INV::#OFF CTLOSC2INV::#OFF
       CTLSEL0INV::#OFF CTLSEL1INV::#OFF CTLSEL2INV::#OFF DADDR0INV::#OFF
       DADDR1INV::#OFF DADDR2INV::#OFF DADDR3INV::#OFF DADDR4INV::#OFF DADDR5INV::#OFF
       DADDR6INV::#OFF DCM_CLKDV_CLKFX_ALIGNMENT::TRUE DCM_EXT_FB_EN::FALSE
       DCM_LOCK_HIGH::FALSE DCM_PERFORMANCE_MODE::MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN::FALSE
       DCM_VREF_SOURCE::VBG_DLL DCM_VREG_ENABLE::FALSE DENINV::#OFF DESKEW_ADJUST::17
       DFS_AVE_FREQ_ADJ_INTERVAL::3 DFS_AVE_FREQ_GAIN::2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL::2
       DFS_COARSE_SEL::LEGACY DFS_EARLY_LOCK::FALSE DFS_EN_RELRST::TRUE
       DFS_EXTEND_FLUSH_TIME::FALSE DFS_EXTEND_HALT_TIME::FALSE DFS_EXTEND_RUN_TIME::FALSE
       DFS_FINE_SEL::LEGACY DFS_FREQUENCY_MODE::LOW DFS_NON_STOP::FALSE
       DFS_OSCILLATOR_MODE::PHASE_FREQ_LOCK DFS_SKIP_FINE::FALSE DFS_TP_SEL::LEVEL
       DFS_TRACKMODE::1 DI0INV::#OFF DI10INV::#OFF DI11INV::#OFF DI12INV::#OFF
       DI13INV::#OFF DI14INV::#OFF DI15INV::#OFF DI1INV::#OFF DI2INV::#OFF
       DI3INV::#OFF DI4INV::#OFF DI5INV::#OFF DI6INV::#OFF DI7INV::#OFF
       DI8INV::#OFF DI9INV::#OFF DLL_CONTROL_CLOCK_SPEED::HALF DLL_CTL_SEL_CLKIN_DIV2::FALSE
       DLL_DESKEW_LOCK_BY1::FALSE DLL_FREQUENCY_MODE::LOW DLL_PD_DLY_SEL::0
       DLL_PERIOD_LOCK_BY1::FALSE DLL_PHASE_DETECTOR_AUTO_RESET::TRUE DLL_PHASE_DETECTOR_MODE::ENHANCED
       DLL_PHASE_SHIFT_CALIBRATION::AUTO_DPS DLL_PHASE_SHIFT_LOCK_BY1::FALSE
       DUTY_CYCLE_CORRECTION::TRUE DWEINV::#OFF FREEZE_DFSINV::#OFF FREEZE_DLLINV::#OFF
       PMCD_SYNC::FALSE PSENINV::PSEN_B PSINCDECINV::#OFF RSTINV::#OFF STARTUP_WAIT::FALSE
       DCM_ADV:XIL_ML_UNUSED_DCM_2:
       _BEL_PROP::DCM_ADV:LIT_NON_USER_LOGIC:DCM_PMV_FEATURE
         CLKIN_PERIOD::10.0  DCM_PULSE_WIDTH_CORRECTION_HIGH::11111  DCM_PULSE_WIDTH_CORRECTION_LOW::11111
        DCM_VBG_PD::00  DCM_VBG_SEL::0000  DCM_VREG_PHASE_MARGIN::010  DFS_COIN_WINDOW::00
        DFS_HARDSYNC::00  DFS_SPARE::0000000000000000  DLL_DEAD_TIME::10
        DLL_DESKEW_MAXTAP::210  DLL_DESKEW_MINTAP::42  DLL_LIVE_TIME::5
        DLL_PHASE_SHIFT_HFC::206  DLL_PHASE_SHIFT_LFC::413  DLL_SETTLE_TIME::10
        DLL_SPARE::0000000000000000  DLL_TEST_MUX_SEL::00  FACTORY_JF::F0F0
        PHASE_SHIFT::0 "
  ;
inst "XIL_ML_UNUSED_DCM_3" "DCM_ADV",placed DCM_BOT_X15Y0 DCM_ADV_X0Y0  ,
  cfg " BGM_CONFIG_REF_SEL::CLKIN BGM_DIVIDE::16 BGM_LDLY::5 BGM_MODE::BG_SNAPSHOT
       BGM_MULTIPLY::16 BGM_SAMPLE_LEN::2 BGM_SDLY::3 BGM_VADJ::5 BGM_VLDLY::7
       BGM_VSDLY::0 CLKDV_DIVIDE::2.0 CLKFX_DIVIDE::1 CLKFX_MULTIPLY::4
       CLKIN_DIVIDE_BY_2::TRUE CLKOUT_PHASE_SHIFT::FIXED CLK_FEEDBACK::1X
       CTLGOINV::#OFF CTLMODEINV::CTLMODE CTLOSC1INV::#OFF CTLOSC2INV::#OFF
       CTLSEL0INV::#OFF CTLSEL1INV::#OFF CTLSEL2INV::#OFF DADDR0INV::#OFF
       DADDR1INV::#OFF DADDR2INV::#OFF DADDR3INV::#OFF DADDR4INV::#OFF DADDR5INV::#OFF
       DADDR6INV::#OFF DCM_CLKDV_CLKFX_ALIGNMENT::TRUE DCM_EXT_FB_EN::FALSE
       DCM_LOCK_HIGH::FALSE DCM_PERFORMANCE_MODE::MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN::FALSE
       DCM_VREF_SOURCE::VBG_DLL DCM_VREG_ENABLE::FALSE DENINV::#OFF DESKEW_ADJUST::17
       DFS_AVE_FREQ_ADJ_INTERVAL::3 DFS_AVE_FREQ_GAIN::2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL::2
       DFS_COARSE_SEL::LEGACY DFS_EARLY_LOCK::FALSE DFS_EN_RELRST::TRUE
       DFS_EXTEND_FLUSH_TIME::FALSE DFS_EXTEND_HALT_TIME::FALSE DFS_EXTEND_RUN_TIME::FALSE
       DFS_FINE_SEL::LEGACY DFS_FREQUENCY_MODE::LOW DFS_NON_STOP::FALSE
       DFS_OSCILLATOR_MODE::PHASE_FREQ_LOCK DFS_SKIP_FINE::FALSE DFS_TP_SEL::LEVEL
       DFS_TRACKMODE::1 DI0INV::#OFF DI10INV::#OFF DI11INV::#OFF DI12INV::#OFF
       DI13INV::#OFF DI14INV::#OFF DI15INV::#OFF DI1INV::#OFF DI2INV::#OFF
       DI3INV::#OFF DI4INV::#OFF DI5INV::#OFF DI6INV::#OFF DI7INV::#OFF
       DI8INV::#OFF DI9INV::#OFF DLL_CONTROL_CLOCK_SPEED::HALF DLL_CTL_SEL_CLKIN_DIV2::FALSE
       DLL_DESKEW_LOCK_BY1::FALSE DLL_FREQUENCY_MODE::LOW DLL_PD_DLY_SEL::0
       DLL_PERIOD_LOCK_BY1::FALSE DLL_PHASE_DETECTOR_AUTO_RESET::TRUE DLL_PHASE_DETECTOR_MODE::ENHANCED
       DLL_PHASE_SHIFT_CALIBRATION::AUTO_DPS DLL_PHASE_SHIFT_LOCK_BY1::FALSE
       DUTY_CYCLE_CORRECTION::TRUE DWEINV::#OFF FREEZE_DFSINV::#OFF FREEZE_DLLINV::#OFF
       PMCD_SYNC::FALSE PSENINV::PSEN_B PSINCDECINV::#OFF RSTINV::#OFF STARTUP_WAIT::FALSE
       DCM_ADV:XIL_ML_UNUSED_DCM_3:
       _BEL_PROP::DCM_ADV:LIT_NON_USER_LOGIC:DCM_PMV_FEATURE
         CLKIN_PERIOD::10.0  DCM_PULSE_WIDTH_CORRECTION_HIGH::11111  DCM_PULSE_WIDTH_CORRECTION_LOW::11111
        DCM_VBG_PD::00  DCM_VBG_SEL::0000  DCM_VREG_PHASE_MARGIN::010  DFS_COIN_WINDOW::00
        DFS_HARDSYNC::00  DFS_SPARE::0000000000000000  DLL_DEAD_TIME::10
        DLL_DESKEW_MAXTAP::210  DLL_DESKEW_MINTAP::42  DLL_LIVE_TIME::5
        DLL_PHASE_SHIFT_HFC::206  DLL_PHASE_SHIFT_LFC::413  DLL_SETTLE_TIME::10
        DLL_SPARE::0000000000000000  DLL_TEST_MUX_SEL::00  FACTORY_JF::F0F0
        PHASE_SHIFT::0 "
  ;
inst "XIL_ML_UNUSED_DCM_4" "DCM_ADV",placed DCM_X15Y60 DCM_ADV_X0Y3  ,
  cfg " BGM_CONFIG_REF_SEL::CLKIN BGM_DIVIDE::16 BGM_LDLY::5 BGM_MODE::BG_SNAPSHOT
       BGM_MULTIPLY::16 BGM_SAMPLE_LEN::2 BGM_SDLY::3 BGM_VADJ::5 BGM_VLDLY::7
       BGM_VSDLY::0 CLKDV_DIVIDE::2.0 CLKFX_DIVIDE::1 CLKFX_MULTIPLY::4
       CLKIN_DIVIDE_BY_2::TRUE CLKOUT_PHASE_SHIFT::FIXED CLK_FEEDBACK::1X
       CTLGOINV::#OFF CTLMODEINV::CTLMODE CTLOSC1INV::#OFF CTLOSC2INV::#OFF
       CTLSEL0INV::#OFF CTLSEL1INV::#OFF CTLSEL2INV::#OFF DADDR0INV::#OFF
       DADDR1INV::#OFF DADDR2INV::#OFF DADDR3INV::#OFF DADDR4INV::#OFF DADDR5INV::#OFF
       DADDR6INV::#OFF DCM_CLKDV_CLKFX_ALIGNMENT::TRUE DCM_EXT_FB_EN::FALSE
       DCM_LOCK_HIGH::FALSE DCM_PERFORMANCE_MODE::MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN::FALSE
       DCM_VREF_SOURCE::VBG_DLL DCM_VREG_ENABLE::FALSE DENINV::#OFF DESKEW_ADJUST::17
       DFS_AVE_FREQ_ADJ_INTERVAL::3 DFS_AVE_FREQ_GAIN::2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL::2
       DFS_COARSE_SEL::LEGACY DFS_EARLY_LOCK::FALSE DFS_EN_RELRST::TRUE
       DFS_EXTEND_FLUSH_TIME::FALSE DFS_EXTEND_HALT_TIME::FALSE DFS_EXTEND_RUN_TIME::FALSE
       DFS_FINE_SEL::LEGACY DFS_FREQUENCY_MODE::LOW DFS_NON_STOP::FALSE
       DFS_OSCILLATOR_MODE::PHASE_FREQ_LOCK DFS_SKIP_FINE::FALSE DFS_TP_SEL::LEVEL
       DFS_TRACKMODE::1 DI0INV::#OFF DI10INV::#OFF DI11INV::#OFF DI12INV::#OFF
       DI13INV::#OFF DI14INV::#OFF DI15INV::#OFF DI1INV::#OFF DI2INV::#OFF
       DI3INV::#OFF DI4INV::#OFF DI5INV::#OFF DI6INV::#OFF DI7INV::#OFF
       DI8INV::#OFF DI9INV::#OFF DLL_CONTROL_CLOCK_SPEED::HALF DLL_CTL_SEL_CLKIN_DIV2::FALSE
       DLL_DESKEW_LOCK_BY1::FALSE DLL_FREQUENCY_MODE::LOW DLL_PD_DLY_SEL::0
       DLL_PERIOD_LOCK_BY1::FALSE DLL_PHASE_DETECTOR_AUTO_RESET::TRUE DLL_PHASE_DETECTOR_MODE::ENHANCED
       DLL_PHASE_SHIFT_CALIBRATION::AUTO_DPS DLL_PHASE_SHIFT_LOCK_BY1::FALSE
       DUTY_CYCLE_CORRECTION::TRUE DWEINV::#OFF FREEZE_DFSINV::#OFF FREEZE_DLLINV::#OFF
       PMCD_SYNC::FALSE PSENINV::PSEN_B PSINCDECINV::#OFF RSTINV::#OFF STARTUP_WAIT::FALSE
       DCM_ADV:XIL_ML_UNUSED_DCM_4:
       _BEL_PROP::DCM_ADV:LIT_NON_USER_LOGIC:DCM_PMV_FEATURE
         CLKIN_PERIOD::10.0  DCM_PULSE_WIDTH_CORRECTION_HIGH::11111  DCM_PULSE_WIDTH_CORRECTION_LOW::11111
        DCM_VBG_PD::00  DCM_VBG_SEL::0000  DCM_VREG_PHASE_MARGIN::010  DFS_COIN_WINDOW::00
        DFS_HARDSYNC::00  DFS_SPARE::0000000000000000  DLL_DEAD_TIME::10
        DLL_DESKEW_MAXTAP::210  DLL_DESKEW_MINTAP::42  DLL_LIVE_TIME::5
        DLL_PHASE_SHIFT_HFC::206  DLL_PHASE_SHIFT_LFC::413  DLL_SETTLE_TIME::10
        DLL_SPARE::0000000000000000  DLL_TEST_MUX_SEL::00  FACTORY_JF::F0F0
        PHASE_SHIFT::0 "
  ;
inst "XIL_ML_PMV" "PMV",placed CFG_CENTER_X15Y31 PMV  ,
  cfg " PMV:XIL_ML_PMV:
       _BEL_PROP::PMV:LIT_NON_USER_LOGIC:DCM_PMV_FEATURE "
  ;
inst "XDL_DUMMY_INT_X4Y27_TIEOFF_X4Y27" "TIEOFF",placed INT_X4Y27 TIEOFF_X4Y27  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X8Y30_TIEOFF_X8Y30" "TIEOFF",placed INT_X8Y30 TIEOFF_X8Y30  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X8Y31_TIEOFF_X8Y31" "TIEOFF",placed INT_X8Y31 TIEOFF_X8Y31  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X8Y32_TIEOFF_X8Y32" "TIEOFF",placed INT_X8Y32 TIEOFF_X8Y32  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X8Y39_TIEOFF_X8Y39" "TIEOFF",placed INT_X8Y39 TIEOFF_X8Y39  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_CLB_X8Y31_SLICE_X13Y63" "SLICEL",placed CLB_X8Y31 SLICE_X13Y63  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_INT_X9Y30_TIEOFF_X9Y30" "TIEOFF",placed INT_X9Y30 TIEOFF_X9Y30  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X9Y34_TIEOFF_X9Y34" "TIEOFF",placed INT_X9Y34 TIEOFF_X9Y34  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y37_TIEOFF_X9Y37" "TIEOFF",placed INT_X9Y37 TIEOFF_X9Y37  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X9Y42_TIEOFF_X9Y42" "TIEOFF",placed INT_X9Y42 TIEOFF_X9Y42  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X9Y56_TIEOFF_X9Y56" "TIEOFF",placed INT_X9Y56 TIEOFF_X9Y56  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_CLB_X9Y32_SLICE_X15Y65" "SLICEL",placed CLB_X9Y32 SLICE_X15Y65  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_INT_X10Y12_TIEOFF_X10Y12" "TIEOFF",placed INT_X10Y12 TIEOFF_X10Y12  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y13_TIEOFF_X10Y13" "TIEOFF",placed INT_X10Y13 TIEOFF_X10Y13  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y14_TIEOFF_X10Y14" "TIEOFF",placed INT_X10Y14 TIEOFF_X10Y14  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y15_TIEOFF_X10Y15" "TIEOFF",placed INT_X10Y15 TIEOFF_X10Y15  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y16_TIEOFF_X10Y16" "TIEOFF",placed INT_X10Y16 TIEOFF_X10Y16  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y17_TIEOFF_X10Y17" "TIEOFF",placed INT_X10Y17 TIEOFF_X10Y17  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y18_TIEOFF_X10Y18" "TIEOFF",placed INT_X10Y18 TIEOFF_X10Y18  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y19_TIEOFF_X10Y19" "TIEOFF",placed INT_X10Y19 TIEOFF_X10Y19  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y20_TIEOFF_X10Y20" "TIEOFF",placed INT_X10Y20 TIEOFF_X10Y20  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y21_TIEOFF_X10Y21" "TIEOFF",placed INT_X10Y21 TIEOFF_X10Y21  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y22_TIEOFF_X10Y22" "TIEOFF",placed INT_X10Y22 TIEOFF_X10Y22  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y23_TIEOFF_X10Y23" "TIEOFF",placed INT_X10Y23 TIEOFF_X10Y23  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y24_TIEOFF_X10Y24" "TIEOFF",placed INT_X10Y24 TIEOFF_X10Y24  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y25_TIEOFF_X10Y25" "TIEOFF",placed INT_X10Y25 TIEOFF_X10Y25  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y26_TIEOFF_X10Y26" "TIEOFF",placed INT_X10Y26 TIEOFF_X10Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y27_TIEOFF_X10Y27" "TIEOFF",placed INT_X10Y27 TIEOFF_X10Y27  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y28_TIEOFF_X10Y28" "TIEOFF",placed INT_X10Y28 TIEOFF_X10Y28  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y29_TIEOFF_X10Y29" "TIEOFF",placed INT_X10Y29 TIEOFF_X10Y29  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y30_TIEOFF_X10Y30" "TIEOFF",placed INT_X10Y30 TIEOFF_X10Y30  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y31_TIEOFF_X10Y31" "TIEOFF",placed INT_X10Y31 TIEOFF_X10Y31  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y32_TIEOFF_X10Y32" "TIEOFF",placed INT_X10Y32 TIEOFF_X10Y32  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y33_TIEOFF_X10Y33" "TIEOFF",placed INT_X10Y33 TIEOFF_X10Y33  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y34_TIEOFF_X10Y34" "TIEOFF",placed INT_X10Y34 TIEOFF_X10Y34  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y35_TIEOFF_X10Y35" "TIEOFF",placed INT_X10Y35 TIEOFF_X10Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y36_TIEOFF_X10Y36" "TIEOFF",placed INT_X10Y36 TIEOFF_X10Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y37_TIEOFF_X10Y37" "TIEOFF",placed INT_X10Y37 TIEOFF_X10Y37  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y38_TIEOFF_X10Y38" "TIEOFF",placed INT_X10Y38 TIEOFF_X10Y38  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y39_TIEOFF_X10Y39" "TIEOFF",placed INT_X10Y39 TIEOFF_X10Y39  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y40_TIEOFF_X10Y40" "TIEOFF",placed INT_X10Y40 TIEOFF_X10Y40  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y41_TIEOFF_X10Y41" "TIEOFF",placed INT_X10Y41 TIEOFF_X10Y41  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y42_TIEOFF_X10Y42" "TIEOFF",placed INT_X10Y42 TIEOFF_X10Y42  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y43_TIEOFF_X10Y43" "TIEOFF",placed INT_X10Y43 TIEOFF_X10Y43  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y44_TIEOFF_X10Y44" "TIEOFF",placed INT_X10Y44 TIEOFF_X10Y44  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y45_TIEOFF_X10Y45" "TIEOFF",placed INT_X10Y45 TIEOFF_X10Y45  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y46_TIEOFF_X10Y46" "TIEOFF",placed INT_X10Y46 TIEOFF_X10Y46  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y47_TIEOFF_X10Y47" "TIEOFF",placed INT_X10Y47 TIEOFF_X10Y47  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y48_TIEOFF_X10Y48" "TIEOFF",placed INT_X10Y48 TIEOFF_X10Y48  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y49_TIEOFF_X10Y49" "TIEOFF",placed INT_X10Y49 TIEOFF_X10Y49  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y50_TIEOFF_X10Y50" "TIEOFF",placed INT_X10Y50 TIEOFF_X10Y50  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y51_TIEOFF_X10Y51" "TIEOFF",placed INT_X10Y51 TIEOFF_X10Y51  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y52_TIEOFF_X10Y52" "TIEOFF",placed INT_X10Y52 TIEOFF_X10Y52  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y53_TIEOFF_X10Y53" "TIEOFF",placed INT_X10Y53 TIEOFF_X10Y53  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y54_TIEOFF_X10Y54" "TIEOFF",placed INT_X10Y54 TIEOFF_X10Y54  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y55_TIEOFF_X10Y55" "TIEOFF",placed INT_X10Y55 TIEOFF_X10Y55  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y56_TIEOFF_X10Y56" "TIEOFF",placed INT_X10Y56 TIEOFF_X10Y56  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y57_TIEOFF_X10Y57" "TIEOFF",placed INT_X10Y57 TIEOFF_X10Y57  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y58_TIEOFF_X10Y58" "TIEOFF",placed INT_X10Y58 TIEOFF_X10Y58  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y59_TIEOFF_X10Y59" "TIEOFF",placed INT_X10Y59 TIEOFF_X10Y59  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X11Y39_TIEOFF_X11Y39" "TIEOFF",placed INT_X11Y39 TIEOFF_X11Y39  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X12Y21_TIEOFF_X12Y21" "TIEOFF",placed INT_X12Y21 TIEOFF_X12Y21  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X12Y23_TIEOFF_X12Y23" "TIEOFF",placed INT_X12Y23 TIEOFF_X12Y23  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X12Y25_TIEOFF_X12Y25" "TIEOFF",placed INT_X12Y25 TIEOFF_X12Y25  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y25_TIEOFF_X13Y25" "TIEOFF",placed INT_X13Y25 TIEOFF_X13Y25  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y26_TIEOFF_X13Y26" "TIEOFF",placed INT_X13Y26 TIEOFF_X13Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y41_TIEOFF_X13Y41" "TIEOFF",placed INT_X13Y41 TIEOFF_X13Y41  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y53_TIEOFF_X13Y53" "TIEOFF",placed INT_X13Y53 TIEOFF_X13Y53  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X14Y51_TIEOFF_X14Y51" "TIEOFF",placed INT_X14Y51 TIEOFF_X14Y51  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_CLB_X14Y28_SLICE_X23Y57" "SLICEL",placed CLB_X14Y28 SLICE_X23Y57  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_INT_X15Y0_TIEOFF_X15Y0" "TIEOFF",placed INT_X15Y0 TIEOFF_X15Y0  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y4_TIEOFF_X15Y4" "TIEOFF",placed INT_X15Y4 TIEOFF_X15Y4  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y24_TIEOFF_X15Y24" "TIEOFF",placed INT_X15Y24 TIEOFF_X15Y24  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y56_TIEOFF_X15Y56" "TIEOFF",placed INT_X15Y56 TIEOFF_X15Y56  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y60_TIEOFF_X15Y60" "TIEOFF",placed INT_X15Y60 TIEOFF_X15Y60  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_IOIS_LC_X15Y43_OLOGIC_X1Y86" "OSERDES",placed IOIS_LC_X15Y43 OLOGIC_X1Y86  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_LC_X15Y44_ILOGIC_X1Y89" "ISERDES",placed IOIS_LC_X15Y44 ILOGIC_X1Y89  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOIS_LC_X15Y52_ILOGIC_X1Y105" "ISERDES",placed IOIS_LC_X15Y52 ILOGIC_X1Y105  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_INT_X16Y36_TIEOFF_X16Y36" "TIEOFF",placed INT_X16Y36 TIEOFF_X16Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X17Y6_TIEOFF_X17Y6" "TIEOFF",placed INT_X17Y6 TIEOFF_X17Y6  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X17Y7_TIEOFF_X17Y7" "TIEOFF",placed INT_X17Y7 TIEOFF_X17Y7  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X17Y8_TIEOFF_X17Y8" "TIEOFF",placed INT_X17Y8 TIEOFF_X17Y8  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X17Y12_TIEOFF_X17Y12" "TIEOFF",placed INT_X17Y12 TIEOFF_X17Y12  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X19Y35_TIEOFF_X19Y35" "TIEOFF",placed INT_X19Y35 TIEOFF_X19Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X22Y33_TIEOFF_X22Y33" "TIEOFF",placed INT_X22Y33 TIEOFF_X22Y33  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_IOIS_LC_X30Y24_OLOGIC_X2Y48" "OSERDES",placed IOIS_LC_X30Y24 OLOGIC_X2Y48  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y26_OLOGIC_X2Y53" "OSERDES",placed IOIS_NC_X30Y26 OLOGIC_X2Y53  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y29_OLOGIC_X2Y58" "OSERDES",placed IOIS_NC_X30Y29 OLOGIC_X2Y58  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y30_OLOGIC_X2Y60" "OSERDES",placed IOIS_NC_X30Y30 OLOGIC_X2Y60  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y30_OLOGIC_X2Y61" "OSERDES",placed IOIS_NC_X30Y30 OLOGIC_X2Y61  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y32_OLOGIC_X2Y65" "OSERDES",placed IOIS_NC_X30Y32 OLOGIC_X2Y65  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y33_OLOGIC_X2Y67" "OSERDES",placed IOIS_NC_X30Y33 OLOGIC_X2Y67  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y36_OLOGIC_X2Y73" "OSERDES",placed IOIS_NC_X30Y36 OLOGIC_X2Y73  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y41_ILOGIC_X2Y82" "ISERDES",placed IOIS_NC_X30Y41 ILOGIC_X2Y82  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOIS_NC_X30Y42_OLOGIC_X2Y84" "OSERDES",placed IOIS_NC_X30Y42 OLOGIC_X2Y84  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "GLOBAL_LOGIC0_0" gnd, 
  outpin "XDL_DUMMY_INT_X12Y25_TIEOFF_X12Y25" HARD0 ,
  inpin "iSlice__33__" G2 ,
  pip CLB_X12Y25 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X12Y25 BOUNCE2 -> IMUX_B2 , 
  pip INT_X12Y25 GND_WIRE -> BOUNCE2 , 
  ;
net "GLOBAL_LOGIC0_1" gnd, 
  outpin "XDL_DUMMY_INT_X12Y23_TIEOFF_X12Y23" HARD0 ,
  inpin "iSlice__24__" F2 ,
  inpin "iSlice__25__" G3 ,
  pip CLB_X12Y23 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X12Y23 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X12Y23 BOUNCE2 -> IMUX_B14 , 
  pip INT_X12Y23 BOUNCE2 -> IMUX_B22 , 
  pip INT_X12Y23 GND_WIRE -> BOUNCE2 , 
  ;
net "GLOBAL_LOGIC0_2" gnd, 
  outpin "XDL_DUMMY_INT_X15Y24_TIEOFF_X15Y24" HARD0 ,
  inpin "XIL_ML_PMV" A0 ,
  inpin "XIL_ML_PMV" A1 ,
  inpin "XIL_ML_PMV" A3 ,
  inpin "XIL_ML_PMV" A4 ,
  inpin "XIL_ML_PMV" A5 ,
  inpin "XIL_ML_PMV" EN ,
  pip CFG_CENTER_X15Y31 IMUX_B2_INT0 -> PMV_EN , 
  pip CFG_CENTER_X15Y31 IMUX_B3_INT0 -> PMV_A0 , 
  pip CFG_CENTER_X15Y31 IMUX_B4_INT0 -> PMV_A1 , 
  pip CFG_CENTER_X15Y31 IMUX_B6_INT0 -> PMV_A3 , 
  pip CFG_CENTER_X15Y31 IMUX_B7_INT0 -> PMV_A4 , 
  pip CFG_CENTER_X15Y31 IMUX_B8_INT0 -> PMV_A5 , 
  pip INT_X15Y24 BOUNCE0 -> IMUX_B4 , 
  pip INT_X15Y24 BOUNCE0 -> IMUX_B8 , 
  pip INT_X15Y24 BOUNCE2 -> IMUX_B2 , 
  pip INT_X15Y24 BOUNCE2 -> IMUX_B6 , 
  pip INT_X15Y24 BOUNCE3 -> IMUX_B3 , 
  pip INT_X15Y24 BOUNCE3 -> IMUX_B7 , 
  pip INT_X15Y24 GND_WIRE -> BOUNCE0 , 
  pip INT_X15Y24 GND_WIRE -> BOUNCE2 , 
  pip INT_X15Y24 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_3" gnd, 
  outpin "XDL_DUMMY_INT_X10Y28_TIEOFF_X10Y28" HARD0 ,
  inpin "iDsp__10__" A0 ,
  inpin "iDsp__10__" A1 ,
  inpin "iDsp__10__" A2 ,
  inpin "iDsp__10__" A3 ,
  inpin "iDsp__10__" B1 ,
  inpin "iDsp__10__" B2 ,
  inpin "iDsp__10__" B3 ,
  inpin "iDsp__10__" C16 ,
  inpin "iDsp__10__" C17 ,
  inpin "iDsp__10__" C18 ,
  inpin "iDsp__10__" C19 ,
  inpin "iDsp__10__" C32 ,
  inpin "iDsp__10__" C33 ,
  inpin "iDsp__10__" C34 ,
  inpin "iDsp__10__" C35 ,
  pip DSP_X10Y28 BYP_INT_B0_INT0 -> DSP48_1_C32 , 
  pip DSP_X10Y28 BYP_INT_B1_INT0 -> DSP48_1_C33 , 
  pip DSP_X10Y28 BYP_INT_B2_INT0 -> DSP48_1_C34 , 
  pip DSP_X10Y28 BYP_INT_B3_INT0 -> DSP48_1_C35 , 
  pip DSP_X10Y28 IMUX_B0_INT0 -> DSP48_1_A0 , 
  pip DSP_X10Y28 IMUX_B10_INT0 -> DSP48_1_B2 , 
  pip DSP_X10Y28 IMUX_B11_INT0 -> DSP48_1_B3 , 
  pip DSP_X10Y28 IMUX_B1_INT0 -> DSP48_1_A1 , 
  pip DSP_X10Y28 IMUX_B20_INT0 -> DSP48_1_C16 , 
  pip DSP_X10Y28 IMUX_B21_INT0 -> DSP48_1_C17 , 
  pip DSP_X10Y28 IMUX_B22_INT0 -> DSP48_1_C18 , 
  pip DSP_X10Y28 IMUX_B23_INT0 -> DSP48_1_C19 , 
  pip DSP_X10Y28 IMUX_B2_INT0 -> DSP48_1_A2 , 
  pip DSP_X10Y28 IMUX_B3_INT0 -> DSP48_1_A3 , 
  pip DSP_X10Y28 IMUX_B9_INT0 -> DSP48_1_B1 , 
  pip INT_X10Y28 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y28 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y28 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y28 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y28 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y28 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y28 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y28 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y28 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y28 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y28 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y28 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y28 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y28 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y28 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y28 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y28 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y28 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y28 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_4" gnd, 
  outpin "XDL_DUMMY_INT_X10Y27_TIEOFF_X10Y27" HARD0 ,
  inpin "iDsp__1__" A12 ,
  inpin "iDsp__1__" A13 ,
  inpin "iDsp__1__" A14 ,
  inpin "iDsp__1__" A15 ,
  inpin "iDsp__1__" A17 ,
  inpin "iDsp__1__" B12 ,
  inpin "iDsp__1__" B13 ,
  inpin "iDsp__1__" B14 ,
  inpin "iDsp__1__" B15 ,
  inpin "iDsp__1__" B17 ,
  inpin "iDsp__1__" C12 ,
  inpin "iDsp__1__" C13 ,
  inpin "iDsp__1__" C14 ,
  inpin "iDsp__1__" C15 ,
  inpin "iDsp__1__" C28 ,
  inpin "iDsp__1__" C29 ,
  inpin "iDsp__1__" C30 ,
  inpin "iDsp__1__" C31 ,
  inpin "iDsp__1__" C44 ,
  inpin "iDsp__1__" C45 ,
  inpin "iDsp__1__" C46 ,
  inpin "iDsp__1__" C47 ,
  inpin "iDsp__1__" CECINSUB ,
  inpin "iDsp__1__" CECTRL ,
  inpin "iDsp__1__" OPMODE6 ,
  inpin "iDsp__1__" RSTCARRYIN ,
  inpin "iDsp__1__" RSTCTRL ,
  pip DSP_X10Y24 BYP_INT_B0_INT3 -> DSP48_1_C44 , 
  pip DSP_X10Y24 BYP_INT_B1_INT3 -> DSP48_1_C45 , 
  pip DSP_X10Y24 BYP_INT_B2_INT3 -> DSP48_1_C46 , 
  pip DSP_X10Y24 BYP_INT_B3_INT3 -> DSP48_1_C47 , 
  pip DSP_X10Y24 CE_B1_INT3 -> DSP48_1_CECTRL , 
  pip DSP_X10Y24 CE_B2_INT3 -> DSP48_1_CECINSUB , 
  pip DSP_X10Y24 IMUX_B0_INT3 -> DSP48_1_A12 , 
  pip DSP_X10Y24 IMUX_B10_INT3 -> DSP48_1_B14 , 
  pip DSP_X10Y24 IMUX_B11_INT3 -> DSP48_1_B15 , 
  pip DSP_X10Y24 IMUX_B16_INT3 -> DSP48_1_C12 , 
  pip DSP_X10Y24 IMUX_B17_INT3 -> DSP48_1_C13 , 
  pip DSP_X10Y24 IMUX_B18_INT3 -> DSP48_1_C14 , 
  pip DSP_X10Y24 IMUX_B19_INT3 -> DSP48_1_C15 , 
  pip DSP_X10Y24 IMUX_B1_INT3 -> DSP48_1_A13 , 
  pip DSP_X10Y24 IMUX_B20_INT3 -> DSP48_1_C28 , 
  pip DSP_X10Y24 IMUX_B21_INT3 -> DSP48_1_C29 , 
  pip DSP_X10Y24 IMUX_B22_INT3 -> DSP48_1_C30 , 
  pip DSP_X10Y24 IMUX_B23_INT3 -> DSP48_1_C31 , 
  pip DSP_X10Y24 IMUX_B25_INT3 -> DSP48_1_OPMODE6 , 
  pip DSP_X10Y24 IMUX_B26_INT3 -> DSP48_1_B17 , 
  pip DSP_X10Y24 IMUX_B27_INT3 -> DSP48_1_A17 , 
  pip DSP_X10Y24 IMUX_B2_INT3 -> DSP48_1_A14 , 
  pip DSP_X10Y24 IMUX_B3_INT3 -> DSP48_1_A15 , 
  pip DSP_X10Y24 IMUX_B8_INT3 -> DSP48_1_B12 , 
  pip DSP_X10Y24 IMUX_B9_INT3 -> DSP48_1_B13 , 
  pip DSP_X10Y24 SR_B0_INT3 -> DSP48_1_RSTCARRYIN , 
  pip DSP_X10Y24 SR_B1_INT3 -> DSP48_1_RSTCTRL , 
  pip INT_X10Y27 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y27 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y27 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y27 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y27 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y27 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y27 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y27 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y27 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y27 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y27 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y27 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y27 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y27 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y27 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y27 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y27 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y27 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y27 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y27 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y27 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y27 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y27 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y27 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y27 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y27 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y27 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y27 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y27 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y27 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y27 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_5" gnd, 
  outpin "XDL_DUMMY_INT_X10Y26_TIEOFF_X10Y26" HARD0 ,
  inpin "iDsp__1__" A10 ,
  inpin "iDsp__1__" A11 ,
  inpin "iDsp__1__" A8 ,
  inpin "iDsp__1__" A9 ,
  inpin "iDsp__1__" B10 ,
  inpin "iDsp__1__" B11 ,
  inpin "iDsp__1__" B8 ,
  inpin "iDsp__1__" B9 ,
  inpin "iDsp__1__" C10 ,
  inpin "iDsp__1__" C11 ,
  inpin "iDsp__1__" C24 ,
  inpin "iDsp__1__" C25 ,
  inpin "iDsp__1__" C26 ,
  inpin "iDsp__1__" C27 ,
  inpin "iDsp__1__" C40 ,
  inpin "iDsp__1__" C41 ,
  inpin "iDsp__1__" C42 ,
  inpin "iDsp__1__" C43 ,
  inpin "iDsp__1__" C8 ,
  inpin "iDsp__1__" C9 ,
  inpin "iDsp__1__" CEC ,
  inpin "iDsp__1__" OPMODE3 ,
  inpin "iDsp__1__" RSTC ,
  pip DSP_X10Y24 BYP_INT_B0_INT2 -> DSP48_1_C40 , 
  pip DSP_X10Y24 BYP_INT_B1_INT2 -> DSP48_1_C41 , 
  pip DSP_X10Y24 BYP_INT_B2_INT2 -> DSP48_1_C42 , 
  pip DSP_X10Y24 BYP_INT_B3_INT2 -> DSP48_1_C43 , 
  pip DSP_X10Y24 CE_B0_INT2 -> DSP48_1_CEC , 
  pip DSP_X10Y24 IMUX_B0_INT2 -> DSP48_1_A8 , 
  pip DSP_X10Y24 IMUX_B10_INT2 -> DSP48_1_B10 , 
  pip DSP_X10Y24 IMUX_B11_INT2 -> DSP48_1_B11 , 
  pip DSP_X10Y24 IMUX_B16_INT2 -> DSP48_1_C8 , 
  pip DSP_X10Y24 IMUX_B17_INT2 -> DSP48_1_C9 , 
  pip DSP_X10Y24 IMUX_B18_INT2 -> DSP48_1_C10 , 
  pip DSP_X10Y24 IMUX_B19_INT2 -> DSP48_1_C11 , 
  pip DSP_X10Y24 IMUX_B1_INT2 -> DSP48_1_A9 , 
  pip DSP_X10Y24 IMUX_B20_INT2 -> DSP48_1_C24 , 
  pip DSP_X10Y24 IMUX_B21_INT2 -> DSP48_1_C25 , 
  pip DSP_X10Y24 IMUX_B22_INT2 -> DSP48_1_C26 , 
  pip DSP_X10Y24 IMUX_B23_INT2 -> DSP48_1_C27 , 
  pip DSP_X10Y24 IMUX_B2_INT2 -> DSP48_1_A10 , 
  pip DSP_X10Y24 IMUX_B30_INT2 -> DSP48_1_OPMODE3 , 
  pip DSP_X10Y24 IMUX_B3_INT2 -> DSP48_1_A11 , 
  pip DSP_X10Y24 IMUX_B8_INT2 -> DSP48_1_B8 , 
  pip DSP_X10Y24 IMUX_B9_INT2 -> DSP48_1_B9 , 
  pip DSP_X10Y24 SR_B0_INT2 -> DSP48_1_RSTC , 
  pip INT_X10Y26 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y26 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y26 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y26 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y26 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y26 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y26 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y26 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y26 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y26 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y26 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y26 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y26 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y26 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y26 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y26 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y26 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y26 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y26 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y26 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y26 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y26 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y26 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y26 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y26 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y26 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y26 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_6" gnd, 
  outpin "XDL_DUMMY_INT_X10Y25_TIEOFF_X10Y25" HARD0 ,
  inpin "iDsp__1__" A16 ,
  inpin "iDsp__1__" A4 ,
  inpin "iDsp__1__" A5 ,
  inpin "iDsp__1__" A6 ,
  inpin "iDsp__1__" A7 ,
  inpin "iDsp__1__" B16 ,
  inpin "iDsp__1__" B4 ,
  inpin "iDsp__1__" B5 ,
  inpin "iDsp__1__" B6 ,
  inpin "iDsp__1__" B7 ,
  inpin "iDsp__1__" C20 ,
  inpin "iDsp__1__" C21 ,
  inpin "iDsp__1__" C22 ,
  inpin "iDsp__1__" C23 ,
  inpin "iDsp__1__" C36 ,
  inpin "iDsp__1__" C37 ,
  inpin "iDsp__1__" C38 ,
  inpin "iDsp__1__" C39 ,
  inpin "iDsp__1__" C4 ,
  inpin "iDsp__1__" C5 ,
  inpin "iDsp__1__" C6 ,
  inpin "iDsp__1__" C7 ,
  inpin "iDsp__1__" CARRYIN ,
  inpin "iDsp__1__" CARRYINSEL0 ,
  inpin "iDsp__1__" CARRYINSEL1 ,
  inpin "iDsp__1__" CEA ,
  inpin "iDsp__1__" CEB ,
  inpin "iDsp__1__" CEM ,
  inpin "iDsp__1__" CEP ,
  inpin "iDsp__1__" OPMODE2 ,
  inpin "iDsp__1__" RSTA ,
  inpin "iDsp__1__" RSTB ,
  inpin "iDsp__1__" RSTM ,
  inpin "iDsp__1__" RSTP ,
  pip DSP_X10Y24 BYP_INT_B0_INT1 -> DSP48_1_C36 , 
  pip DSP_X10Y24 BYP_INT_B1_INT1 -> DSP48_1_C37 , 
  pip DSP_X10Y24 BYP_INT_B2_INT1 -> DSP48_1_C38 , 
  pip DSP_X10Y24 BYP_INT_B3_INT1 -> DSP48_1_C39 , 
  pip DSP_X10Y24 CE_B0_INT1 -> DSP48_1_CEA , 
  pip DSP_X10Y24 CE_B1_INT1 -> DSP48_1_CEB , 
  pip DSP_X10Y24 CE_B2_INT1 -> DSP48_1_CEM , 
  pip DSP_X10Y24 CE_B3_INT1 -> DSP48_1_CEP , 
  pip DSP_X10Y24 IMUX_B0_INT1 -> DSP48_1_A4 , 
  pip DSP_X10Y24 IMUX_B10_INT1 -> DSP48_1_B6 , 
  pip DSP_X10Y24 IMUX_B11_INT1 -> DSP48_1_B7 , 
  pip DSP_X10Y24 IMUX_B16_INT1 -> DSP48_1_C4 , 
  pip DSP_X10Y24 IMUX_B17_INT1 -> DSP48_1_C5 , 
  pip DSP_X10Y24 IMUX_B18_INT1 -> DSP48_1_C6 , 
  pip DSP_X10Y24 IMUX_B19_INT1 -> DSP48_1_C7 , 
  pip DSP_X10Y24 IMUX_B1_INT1 -> DSP48_1_A5 , 
  pip DSP_X10Y24 IMUX_B20_INT1 -> DSP48_1_C20 , 
  pip DSP_X10Y24 IMUX_B21_INT1 -> DSP48_1_C21 , 
  pip DSP_X10Y24 IMUX_B22_INT1 -> DSP48_1_C22 , 
  pip DSP_X10Y24 IMUX_B23_INT1 -> DSP48_1_C23 , 
  pip DSP_X10Y24 IMUX_B25_INT1 -> DSP48_1_OPMODE2 , 
  pip DSP_X10Y24 IMUX_B26_INT1 -> DSP48_1_B16 , 
  pip DSP_X10Y24 IMUX_B27_INT1 -> DSP48_1_A16 , 
  pip DSP_X10Y24 IMUX_B29_INT1 -> DSP48_1_CARRYIN , 
  pip DSP_X10Y24 IMUX_B2_INT1 -> DSP48_1_A6 , 
  pip DSP_X10Y24 IMUX_B30_INT1 -> DSP48_1_CARRYINSEL0 , 
  pip DSP_X10Y24 IMUX_B31_INT1 -> DSP48_1_CARRYINSEL1 , 
  pip DSP_X10Y24 IMUX_B3_INT1 -> DSP48_1_A7 , 
  pip DSP_X10Y24 IMUX_B8_INT1 -> DSP48_1_B4 , 
  pip DSP_X10Y24 IMUX_B9_INT1 -> DSP48_1_B5 , 
  pip DSP_X10Y24 SR_B0_INT1 -> DSP48_1_RSTA , 
  pip DSP_X10Y24 SR_B1_INT1 -> DSP48_1_RSTB , 
  pip DSP_X10Y24 SR_B2_INT1 -> DSP48_1_RSTM , 
  pip DSP_X10Y24 SR_B3_INT1 -> DSP48_1_RSTP , 
  pip INT_X10Y25 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y25 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y25 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y25 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y25 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y25 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y25 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y25 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y25 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y25 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y25 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y25 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y25 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y25 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y25 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y25 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y25 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y25 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y25 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y25 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y25 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y25 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y25 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y25 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y25 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y25 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y25 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y25 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y25 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y25 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y25 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y25 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y25 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y25 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y25 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y25 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y25 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y25 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_7" gnd, 
  outpin "XDL_DUMMY_INT_X10Y24_TIEOFF_X10Y24" HARD0 ,
  inpin "iDsp__1__" A0 ,
  inpin "iDsp__1__" A1 ,
  inpin "iDsp__1__" A2 ,
  inpin "iDsp__1__" A3 ,
  inpin "iDsp__1__" B1 ,
  inpin "iDsp__1__" B2 ,
  inpin "iDsp__1__" B3 ,
  inpin "iDsp__1__" C16 ,
  inpin "iDsp__1__" C17 ,
  inpin "iDsp__1__" C18 ,
  inpin "iDsp__1__" C19 ,
  inpin "iDsp__1__" C32 ,
  inpin "iDsp__1__" C33 ,
  inpin "iDsp__1__" C34 ,
  inpin "iDsp__1__" C35 ,
  pip DSP_X10Y24 BYP_INT_B0_INT0 -> DSP48_1_C32 , 
  pip DSP_X10Y24 BYP_INT_B1_INT0 -> DSP48_1_C33 , 
  pip DSP_X10Y24 BYP_INT_B2_INT0 -> DSP48_1_C34 , 
  pip DSP_X10Y24 BYP_INT_B3_INT0 -> DSP48_1_C35 , 
  pip DSP_X10Y24 IMUX_B0_INT0 -> DSP48_1_A0 , 
  pip DSP_X10Y24 IMUX_B10_INT0 -> DSP48_1_B2 , 
  pip DSP_X10Y24 IMUX_B11_INT0 -> DSP48_1_B3 , 
  pip DSP_X10Y24 IMUX_B1_INT0 -> DSP48_1_A1 , 
  pip DSP_X10Y24 IMUX_B20_INT0 -> DSP48_1_C16 , 
  pip DSP_X10Y24 IMUX_B21_INT0 -> DSP48_1_C17 , 
  pip DSP_X10Y24 IMUX_B22_INT0 -> DSP48_1_C18 , 
  pip DSP_X10Y24 IMUX_B23_INT0 -> DSP48_1_C19 , 
  pip DSP_X10Y24 IMUX_B2_INT0 -> DSP48_1_A2 , 
  pip DSP_X10Y24 IMUX_B3_INT0 -> DSP48_1_A3 , 
  pip DSP_X10Y24 IMUX_B9_INT0 -> DSP48_1_B1 , 
  pip INT_X10Y24 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y24 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y24 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y24 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y24 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y24 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y24 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y24 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y24 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y24 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y24 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y24 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y24 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y24 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y24 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y24 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y24 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y24 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y24 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_8" gnd, 
  outpin "XDL_DUMMY_INT_X10Y23_TIEOFF_X10Y23" HARD0 ,
  inpin "iDsp__11__" A12 ,
  inpin "iDsp__11__" A13 ,
  inpin "iDsp__11__" A14 ,
  inpin "iDsp__11__" A15 ,
  inpin "iDsp__11__" B12 ,
  inpin "iDsp__11__" B13 ,
  inpin "iDsp__11__" B14 ,
  inpin "iDsp__11__" B15 ,
  inpin "iDsp__11__" C28 ,
  inpin "iDsp__11__" C29 ,
  inpin "iDsp__11__" C30 ,
  inpin "iDsp__11__" C31 ,
  inpin "iDsp__11__" C44 ,
  inpin "iDsp__11__" C45 ,
  inpin "iDsp__11__" C46 ,
  inpin "iDsp__11__" C47 ,
  inpin "iDsp__11__" OPMODE6 ,
  pip DSP_X10Y20 BYP_INT_B0_INT3 -> DSP48_0_C44 , 
  pip DSP_X10Y20 BYP_INT_B1_INT3 -> DSP48_0_C45 , 
  pip DSP_X10Y20 BYP_INT_B2_INT3 -> DSP48_0_C46 , 
  pip DSP_X10Y20 BYP_INT_B3_INT3 -> DSP48_0_C47 , 
  pip DSP_X10Y20 IMUX_B12_INT3 -> DSP48_0_B12 , 
  pip DSP_X10Y20 IMUX_B13_INT3 -> DSP48_0_B13 , 
  pip DSP_X10Y20 IMUX_B14_INT3 -> DSP48_0_B14 , 
  pip DSP_X10Y20 IMUX_B15_INT3 -> DSP48_0_B15 , 
  pip DSP_X10Y20 IMUX_B20_INT3 -> DSP48_0_C28 , 
  pip DSP_X10Y20 IMUX_B21_INT3 -> DSP48_0_C29 , 
  pip DSP_X10Y20 IMUX_B22_INT3 -> DSP48_0_C30 , 
  pip DSP_X10Y20 IMUX_B23_INT3 -> DSP48_0_C31 , 
  pip DSP_X10Y20 IMUX_B31_INT3 -> DSP48_0_OPMODE6 , 
  pip DSP_X10Y20 IMUX_B4_INT3 -> DSP48_0_A12 , 
  pip DSP_X10Y20 IMUX_B5_INT3 -> DSP48_0_A13 , 
  pip DSP_X10Y20 IMUX_B6_INT3 -> DSP48_0_A14 , 
  pip DSP_X10Y20 IMUX_B7_INT3 -> DSP48_0_A15 , 
  pip INT_X10Y23 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y23 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y23 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y23 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y23 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y23 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y23 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y23 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y23 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y23 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y23 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y23 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y23 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y23 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y23 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y23 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y23 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y23 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y23 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y23 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y23 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_9" gnd, 
  outpin "XDL_DUMMY_INT_X10Y22_TIEOFF_X10Y22" HARD0 ,
  inpin "iDsp__11__" A10 ,
  inpin "iDsp__11__" A11 ,
  inpin "iDsp__11__" A17 ,
  inpin "iDsp__11__" A8 ,
  inpin "iDsp__11__" A9 ,
  inpin "iDsp__11__" B10 ,
  inpin "iDsp__11__" B11 ,
  inpin "iDsp__11__" B17 ,
  inpin "iDsp__11__" B8 ,
  inpin "iDsp__11__" B9 ,
  inpin "iDsp__11__" C24 ,
  inpin "iDsp__11__" C25 ,
  inpin "iDsp__11__" C26 ,
  inpin "iDsp__11__" C27 ,
  inpin "iDsp__11__" C40 ,
  inpin "iDsp__11__" C41 ,
  inpin "iDsp__11__" C42 ,
  inpin "iDsp__11__" C43 ,
  inpin "iDsp__11__" CEC ,
  inpin "iDsp__11__" CECINSUB ,
  inpin "iDsp__11__" CECTRL ,
  inpin "iDsp__11__" OPMODE3 ,
  inpin "iDsp__11__" RSTC ,
  inpin "iDsp__11__" RSTCARRYIN ,
  inpin "iDsp__11__" RSTCTRL ,
  pip DSP_X10Y20 BYP_INT_B0_INT2 -> DSP48_0_C40 , 
  pip DSP_X10Y20 BYP_INT_B1_INT2 -> DSP48_0_C41 , 
  pip DSP_X10Y20 BYP_INT_B2_INT2 -> DSP48_0_C42 , 
  pip DSP_X10Y20 BYP_INT_B3_INT2 -> DSP48_0_C43 , 
  pip DSP_X10Y20 CE_B0_INT2 -> DSP48_0_CEC , 
  pip DSP_X10Y20 CE_B2_INT2 -> DSP48_0_CECTRL , 
  pip DSP_X10Y20 CE_B3_INT2 -> DSP48_0_CECINSUB , 
  pip DSP_X10Y20 IMUX_B12_INT2 -> DSP48_0_B8 , 
  pip DSP_X10Y20 IMUX_B13_INT2 -> DSP48_0_B9 , 
  pip DSP_X10Y20 IMUX_B14_INT2 -> DSP48_0_B10 , 
  pip DSP_X10Y20 IMUX_B15_INT2 -> DSP48_0_B11 , 
  pip DSP_X10Y20 IMUX_B20_INT2 -> DSP48_0_C24 , 
  pip DSP_X10Y20 IMUX_B21_INT2 -> DSP48_0_C25 , 
  pip DSP_X10Y20 IMUX_B22_INT2 -> DSP48_0_C26 , 
  pip DSP_X10Y20 IMUX_B23_INT2 -> DSP48_0_C27 , 
  pip DSP_X10Y20 IMUX_B24_INT2 -> DSP48_0_OPMODE3 , 
  pip DSP_X10Y20 IMUX_B26_INT2 -> DSP48_0_B17 , 
  pip DSP_X10Y20 IMUX_B27_INT2 -> DSP48_0_A17 , 
  pip DSP_X10Y20 IMUX_B4_INT2 -> DSP48_0_A8 , 
  pip DSP_X10Y20 IMUX_B5_INT2 -> DSP48_0_A9 , 
  pip DSP_X10Y20 IMUX_B6_INT2 -> DSP48_0_A10 , 
  pip DSP_X10Y20 IMUX_B7_INT2 -> DSP48_0_A11 , 
  pip DSP_X10Y20 SR_B0_INT2 -> DSP48_0_RSTC , 
  pip DSP_X10Y20 SR_B1_INT2 -> DSP48_0_RSTCARRYIN , 
  pip DSP_X10Y20 SR_B2_INT2 -> DSP48_0_RSTCTRL , 
  pip INT_X10Y22 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y22 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y22 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y22 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y22 BOUNCE0 -> IMUX_B24 , 
  pip INT_X10Y22 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y22 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y22 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y22 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y22 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y22 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y22 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y22 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y22 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y22 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y22 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y22 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y22 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y22 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y22 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y22 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y22 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y22 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y22 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y22 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y22 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y22 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y22 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y22 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_10" gnd, 
  outpin "XDL_DUMMY_INT_X10Y21_TIEOFF_X10Y21" HARD0 ,
  inpin "iDsp__11__" A4 ,
  inpin "iDsp__11__" A5 ,
  inpin "iDsp__11__" A6 ,
  inpin "iDsp__11__" A7 ,
  inpin "iDsp__11__" B4 ,
  inpin "iDsp__11__" B5 ,
  inpin "iDsp__11__" B6 ,
  inpin "iDsp__11__" B7 ,
  inpin "iDsp__11__" C20 ,
  inpin "iDsp__11__" C21 ,
  inpin "iDsp__11__" C22 ,
  inpin "iDsp__11__" C23 ,
  inpin "iDsp__11__" C36 ,
  inpin "iDsp__11__" C37 ,
  inpin "iDsp__11__" C38 ,
  inpin "iDsp__11__" C39 ,
  inpin "iDsp__11__" OPMODE2 ,
  pip DSP_X10Y20 BYP_INT_B0_INT1 -> DSP48_0_C36 , 
  pip DSP_X10Y20 BYP_INT_B1_INT1 -> DSP48_0_C37 , 
  pip DSP_X10Y20 BYP_INT_B2_INT1 -> DSP48_0_C38 , 
  pip DSP_X10Y20 BYP_INT_B3_INT1 -> DSP48_0_C39 , 
  pip DSP_X10Y20 IMUX_B12_INT1 -> DSP48_0_B4 , 
  pip DSP_X10Y20 IMUX_B13_INT1 -> DSP48_0_B5 , 
  pip DSP_X10Y20 IMUX_B14_INT1 -> DSP48_0_B6 , 
  pip DSP_X10Y20 IMUX_B15_INT1 -> DSP48_0_B7 , 
  pip DSP_X10Y20 IMUX_B20_INT1 -> DSP48_0_C20 , 
  pip DSP_X10Y20 IMUX_B21_INT1 -> DSP48_0_C21 , 
  pip DSP_X10Y20 IMUX_B22_INT1 -> DSP48_0_C22 , 
  pip DSP_X10Y20 IMUX_B23_INT1 -> DSP48_0_C23 , 
  pip DSP_X10Y20 IMUX_B28_INT1 -> DSP48_0_OPMODE2 , 
  pip DSP_X10Y20 IMUX_B4_INT1 -> DSP48_0_A4 , 
  pip DSP_X10Y20 IMUX_B5_INT1 -> DSP48_0_A5 , 
  pip DSP_X10Y20 IMUX_B6_INT1 -> DSP48_0_A6 , 
  pip DSP_X10Y20 IMUX_B7_INT1 -> DSP48_0_A7 , 
  pip INT_X10Y21 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y21 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y21 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y21 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y21 BOUNCE0 -> IMUX_B28 , 
  pip INT_X10Y21 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y21 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y21 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y21 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y21 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y21 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y21 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y21 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y21 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y21 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y21 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y21 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y21 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y21 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y21 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y21 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_11" gnd, 
  outpin "XDL_DUMMY_INT_X10Y20_TIEOFF_X10Y20" HARD0 ,
  inpin "iDsp__11__" A0 ,
  inpin "iDsp__11__" A1 ,
  inpin "iDsp__11__" A16 ,
  inpin "iDsp__11__" A2 ,
  inpin "iDsp__11__" A3 ,
  inpin "iDsp__11__" B1 ,
  inpin "iDsp__11__" B16 ,
  inpin "iDsp__11__" B2 ,
  inpin "iDsp__11__" B3 ,
  inpin "iDsp__11__" C16 ,
  inpin "iDsp__11__" C17 ,
  inpin "iDsp__11__" C18 ,
  inpin "iDsp__11__" C19 ,
  inpin "iDsp__11__" C32 ,
  inpin "iDsp__11__" C33 ,
  inpin "iDsp__11__" C34 ,
  inpin "iDsp__11__" C35 ,
  inpin "iDsp__11__" CARRYIN ,
  inpin "iDsp__11__" CARRYINSEL0 ,
  inpin "iDsp__11__" CARRYINSEL1 ,
  inpin "iDsp__11__" CEA ,
  inpin "iDsp__11__" CEB ,
  inpin "iDsp__11__" CEM ,
  inpin "iDsp__11__" CEP ,
  inpin "iDsp__11__" RSTA ,
  inpin "iDsp__11__" RSTB ,
  inpin "iDsp__11__" RSTM ,
  inpin "iDsp__11__" RSTP ,
  pip DSP_X10Y20 BYP_INT_B0_INT0 -> DSP48_0_C32 , 
  pip DSP_X10Y20 BYP_INT_B1_INT0 -> DSP48_0_C33 , 
  pip DSP_X10Y20 BYP_INT_B2_INT0 -> DSP48_0_C34 , 
  pip DSP_X10Y20 BYP_INT_B3_INT0 -> DSP48_0_C35 , 
  pip DSP_X10Y20 CE_B0_INT0 -> DSP48_0_CEA , 
  pip DSP_X10Y20 CE_B1_INT0 -> DSP48_0_CEB , 
  pip DSP_X10Y20 CE_B2_INT0 -> DSP48_0_CEM , 
  pip DSP_X10Y20 CE_B3_INT0 -> DSP48_0_CEP , 
  pip DSP_X10Y20 IMUX_B13_INT0 -> DSP48_0_B1 , 
  pip DSP_X10Y20 IMUX_B14_INT0 -> DSP48_0_B2 , 
  pip DSP_X10Y20 IMUX_B15_INT0 -> DSP48_0_B3 , 
  pip DSP_X10Y20 IMUX_B20_INT0 -> DSP48_0_C16 , 
  pip DSP_X10Y20 IMUX_B21_INT0 -> DSP48_0_C17 , 
  pip DSP_X10Y20 IMUX_B22_INT0 -> DSP48_0_C18 , 
  pip DSP_X10Y20 IMUX_B23_INT0 -> DSP48_0_C19 , 
  pip DSP_X10Y20 IMUX_B26_INT0 -> DSP48_0_B16 , 
  pip DSP_X10Y20 IMUX_B27_INT0 -> DSP48_0_A16 , 
  pip DSP_X10Y20 IMUX_B29_INT0 -> DSP48_0_CARRYIN , 
  pip DSP_X10Y20 IMUX_B30_INT0 -> DSP48_0_CARRYINSEL0 , 
  pip DSP_X10Y20 IMUX_B31_INT0 -> DSP48_0_CARRYINSEL1 , 
  pip DSP_X10Y20 IMUX_B4_INT0 -> DSP48_0_A0 , 
  pip DSP_X10Y20 IMUX_B5_INT0 -> DSP48_0_A1 , 
  pip DSP_X10Y20 IMUX_B6_INT0 -> DSP48_0_A2 , 
  pip DSP_X10Y20 IMUX_B7_INT0 -> DSP48_0_A3 , 
  pip DSP_X10Y20 SR_B0_INT0 -> DSP48_0_RSTA , 
  pip DSP_X10Y20 SR_B1_INT0 -> DSP48_0_RSTB , 
  pip DSP_X10Y20 SR_B2_INT0 -> DSP48_0_RSTM , 
  pip DSP_X10Y20 SR_B3_INT0 -> DSP48_0_RSTP , 
  pip INT_X10Y20 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y20 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y20 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y20 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y20 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y20 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y20 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y20 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y20 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y20 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y20 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y20 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y20 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y20 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y20 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y20 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y20 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y20 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y20 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y20 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y20 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y20 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y20 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y20 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y20 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y20 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y20 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y20 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y20 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y20 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y20 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y20 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_12" gnd, 
  outpin "XDL_DUMMY_INT_X10Y19_TIEOFF_X10Y19" HARD0 ,
  inpin "iDsp__5__" A12 ,
  inpin "iDsp__5__" A13 ,
  inpin "iDsp__5__" A14 ,
  inpin "iDsp__5__" A15 ,
  inpin "iDsp__5__" B12 ,
  inpin "iDsp__5__" B13 ,
  inpin "iDsp__5__" B14 ,
  inpin "iDsp__5__" B15 ,
  inpin "iDsp__5__" C12 ,
  inpin "iDsp__5__" C13 ,
  inpin "iDsp__5__" C14 ,
  inpin "iDsp__5__" C15 ,
  inpin "iDsp__5__" C28 ,
  inpin "iDsp__5__" C29 ,
  inpin "iDsp__5__" C30 ,
  inpin "iDsp__5__" C31 ,
  inpin "iDsp__5__" C44 ,
  inpin "iDsp__5__" C45 ,
  inpin "iDsp__5__" C46 ,
  inpin "iDsp__5__" C47 ,
  inpin "iDsp__5__" OPMODE6 ,
  pip DSP_X10Y16 BYP_INT_B0_INT3 -> DSP48_0_C44 , 
  pip DSP_X10Y16 BYP_INT_B1_INT3 -> DSP48_0_C45 , 
  pip DSP_X10Y16 BYP_INT_B2_INT3 -> DSP48_0_C46 , 
  pip DSP_X10Y16 BYP_INT_B3_INT3 -> DSP48_0_C47 , 
  pip DSP_X10Y16 IMUX_B12_INT3 -> DSP48_0_B12 , 
  pip DSP_X10Y16 IMUX_B13_INT3 -> DSP48_0_B13 , 
  pip DSP_X10Y16 IMUX_B14_INT3 -> DSP48_0_B14 , 
  pip DSP_X10Y16 IMUX_B15_INT3 -> DSP48_0_B15 , 
  pip DSP_X10Y16 IMUX_B16_INT3 -> DSP48_0_C12 , 
  pip DSP_X10Y16 IMUX_B17_INT3 -> DSP48_0_C13 , 
  pip DSP_X10Y16 IMUX_B18_INT3 -> DSP48_0_C14 , 
  pip DSP_X10Y16 IMUX_B19_INT3 -> DSP48_0_C15 , 
  pip DSP_X10Y16 IMUX_B20_INT3 -> DSP48_0_C28 , 
  pip DSP_X10Y16 IMUX_B21_INT3 -> DSP48_0_C29 , 
  pip DSP_X10Y16 IMUX_B22_INT3 -> DSP48_0_C30 , 
  pip DSP_X10Y16 IMUX_B23_INT3 -> DSP48_0_C31 , 
  pip DSP_X10Y16 IMUX_B31_INT3 -> DSP48_0_OPMODE6 , 
  pip DSP_X10Y16 IMUX_B4_INT3 -> DSP48_0_A12 , 
  pip DSP_X10Y16 IMUX_B5_INT3 -> DSP48_0_A13 , 
  pip DSP_X10Y16 IMUX_B6_INT3 -> DSP48_0_A14 , 
  pip DSP_X10Y16 IMUX_B7_INT3 -> DSP48_0_A15 , 
  pip INT_X10Y19 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y19 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y19 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y19 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y19 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y19 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y19 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y19 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y19 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y19 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y19 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y19 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y19 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y19 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y19 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y19 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y19 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y19 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y19 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y19 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y19 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y19 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y19 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y19 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y19 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_13" gnd, 
  outpin "XDL_DUMMY_INT_X10Y30_TIEOFF_X10Y30" HARD0 ,
  inpin "iDsp__10__" A10 ,
  inpin "iDsp__10__" A11 ,
  inpin "iDsp__10__" A8 ,
  inpin "iDsp__10__" A9 ,
  inpin "iDsp__10__" B10 ,
  inpin "iDsp__10__" B11 ,
  inpin "iDsp__10__" B8 ,
  inpin "iDsp__10__" B9 ,
  inpin "iDsp__10__" C24 ,
  inpin "iDsp__10__" C25 ,
  inpin "iDsp__10__" C26 ,
  inpin "iDsp__10__" C27 ,
  inpin "iDsp__10__" C40 ,
  inpin "iDsp__10__" C41 ,
  inpin "iDsp__10__" C42 ,
  inpin "iDsp__10__" C43 ,
  inpin "iDsp__10__" CEC ,
  inpin "iDsp__10__" OPMODE3 ,
  inpin "iDsp__10__" RSTC ,
  inpin "iDsp__10__" SUBTRACT ,
  pip DSP_X10Y28 BYP_INT_B0_INT2 -> DSP48_1_C40 , 
  pip DSP_X10Y28 BYP_INT_B1_INT2 -> DSP48_1_C41 , 
  pip DSP_X10Y28 BYP_INT_B2_INT2 -> DSP48_1_C42 , 
  pip DSP_X10Y28 BYP_INT_B3_INT2 -> DSP48_1_C43 , 
  pip DSP_X10Y28 CE_B0_INT2 -> DSP48_1_CEC , 
  pip DSP_X10Y28 IMUX_B0_INT2 -> DSP48_1_A8 , 
  pip DSP_X10Y28 IMUX_B10_INT2 -> DSP48_1_B10 , 
  pip DSP_X10Y28 IMUX_B11_INT2 -> DSP48_1_B11 , 
  pip DSP_X10Y28 IMUX_B1_INT2 -> DSP48_1_A9 , 
  pip DSP_X10Y28 IMUX_B20_INT2 -> DSP48_1_C24 , 
  pip DSP_X10Y28 IMUX_B21_INT2 -> DSP48_1_C25 , 
  pip DSP_X10Y28 IMUX_B22_INT2 -> DSP48_1_C26 , 
  pip DSP_X10Y28 IMUX_B23_INT2 -> DSP48_1_C27 , 
  pip DSP_X10Y28 IMUX_B29_INT2 -> DSP48_1_SUBTRACT , 
  pip DSP_X10Y28 IMUX_B2_INT2 -> DSP48_1_A10 , 
  pip DSP_X10Y28 IMUX_B30_INT2 -> DSP48_1_OPMODE3 , 
  pip DSP_X10Y28 IMUX_B3_INT2 -> DSP48_1_A11 , 
  pip DSP_X10Y28 IMUX_B8_INT2 -> DSP48_1_B8 , 
  pip DSP_X10Y28 IMUX_B9_INT2 -> DSP48_1_B9 , 
  pip DSP_X10Y28 SR_B0_INT2 -> DSP48_1_RSTC , 
  pip INT_X10Y30 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y30 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y30 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y30 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y30 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y30 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y30 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y30 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y30 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y30 BOUNCE1 -> SR_B0 , 
  pip INT_X10Y30 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y30 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y30 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y30 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y30 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y30 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y30 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y30 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y30 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y30 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y30 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y30 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y30 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y30 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_14" gnd, 
  outpin "XDL_DUMMY_INT_X10Y18_TIEOFF_X10Y18" HARD0 ,
  inpin "iDsp__5__" A10 ,
  inpin "iDsp__5__" A11 ,
  inpin "iDsp__5__" A17 ,
  inpin "iDsp__5__" A8 ,
  inpin "iDsp__5__" A9 ,
  inpin "iDsp__5__" B10 ,
  inpin "iDsp__5__" B11 ,
  inpin "iDsp__5__" B17 ,
  inpin "iDsp__5__" B8 ,
  inpin "iDsp__5__" B9 ,
  inpin "iDsp__5__" C10 ,
  inpin "iDsp__5__" C11 ,
  inpin "iDsp__5__" C24 ,
  inpin "iDsp__5__" C25 ,
  inpin "iDsp__5__" C26 ,
  inpin "iDsp__5__" C27 ,
  inpin "iDsp__5__" C40 ,
  inpin "iDsp__5__" C41 ,
  inpin "iDsp__5__" C42 ,
  inpin "iDsp__5__" C43 ,
  inpin "iDsp__5__" C8 ,
  inpin "iDsp__5__" C9 ,
  inpin "iDsp__5__" CEC ,
  inpin "iDsp__5__" CECINSUB ,
  inpin "iDsp__5__" CECTRL ,
  inpin "iDsp__5__" OPMODE3 ,
  inpin "iDsp__5__" RSTC ,
  inpin "iDsp__5__" RSTCARRYIN ,
  inpin "iDsp__5__" RSTCTRL ,
  pip DSP_X10Y16 BYP_INT_B0_INT2 -> DSP48_0_C40 , 
  pip DSP_X10Y16 BYP_INT_B1_INT2 -> DSP48_0_C41 , 
  pip DSP_X10Y16 BYP_INT_B2_INT2 -> DSP48_0_C42 , 
  pip DSP_X10Y16 BYP_INT_B3_INT2 -> DSP48_0_C43 , 
  pip DSP_X10Y16 CE_B0_INT2 -> DSP48_0_CEC , 
  pip DSP_X10Y16 CE_B2_INT2 -> DSP48_0_CECTRL , 
  pip DSP_X10Y16 CE_B3_INT2 -> DSP48_0_CECINSUB , 
  pip DSP_X10Y16 IMUX_B12_INT2 -> DSP48_0_B8 , 
  pip DSP_X10Y16 IMUX_B13_INT2 -> DSP48_0_B9 , 
  pip DSP_X10Y16 IMUX_B14_INT2 -> DSP48_0_B10 , 
  pip DSP_X10Y16 IMUX_B15_INT2 -> DSP48_0_B11 , 
  pip DSP_X10Y16 IMUX_B16_INT2 -> DSP48_0_C8 , 
  pip DSP_X10Y16 IMUX_B17_INT2 -> DSP48_0_C9 , 
  pip DSP_X10Y16 IMUX_B18_INT2 -> DSP48_0_C10 , 
  pip DSP_X10Y16 IMUX_B19_INT2 -> DSP48_0_C11 , 
  pip DSP_X10Y16 IMUX_B20_INT2 -> DSP48_0_C24 , 
  pip DSP_X10Y16 IMUX_B21_INT2 -> DSP48_0_C25 , 
  pip DSP_X10Y16 IMUX_B22_INT2 -> DSP48_0_C26 , 
  pip DSP_X10Y16 IMUX_B23_INT2 -> DSP48_0_C27 , 
  pip DSP_X10Y16 IMUX_B24_INT2 -> DSP48_0_OPMODE3 , 
  pip DSP_X10Y16 IMUX_B26_INT2 -> DSP48_0_B17 , 
  pip DSP_X10Y16 IMUX_B27_INT2 -> DSP48_0_A17 , 
  pip DSP_X10Y16 IMUX_B4_INT2 -> DSP48_0_A8 , 
  pip DSP_X10Y16 IMUX_B5_INT2 -> DSP48_0_A9 , 
  pip DSP_X10Y16 IMUX_B6_INT2 -> DSP48_0_A10 , 
  pip DSP_X10Y16 IMUX_B7_INT2 -> DSP48_0_A11 , 
  pip DSP_X10Y16 SR_B0_INT2 -> DSP48_0_RSTC , 
  pip DSP_X10Y16 SR_B1_INT2 -> DSP48_0_RSTCARRYIN , 
  pip DSP_X10Y16 SR_B2_INT2 -> DSP48_0_RSTCTRL , 
  pip INT_X10Y18 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y18 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y18 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y18 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y18 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y18 BOUNCE0 -> IMUX_B24 , 
  pip INT_X10Y18 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y18 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y18 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y18 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y18 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y18 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y18 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y18 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y18 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y18 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y18 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y18 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y18 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y18 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y18 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y18 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y18 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y18 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y18 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y18 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y18 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y18 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y18 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y18 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y18 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y18 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y18 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_15" gnd, 
  outpin "XDL_DUMMY_INT_X10Y17_TIEOFF_X10Y17" HARD0 ,
  inpin "iDsp__5__" A4 ,
  inpin "iDsp__5__" A5 ,
  inpin "iDsp__5__" A6 ,
  inpin "iDsp__5__" A7 ,
  inpin "iDsp__5__" B4 ,
  inpin "iDsp__5__" B5 ,
  inpin "iDsp__5__" B6 ,
  inpin "iDsp__5__" B7 ,
  inpin "iDsp__5__" C20 ,
  inpin "iDsp__5__" C21 ,
  inpin "iDsp__5__" C22 ,
  inpin "iDsp__5__" C23 ,
  inpin "iDsp__5__" C36 ,
  inpin "iDsp__5__" C37 ,
  inpin "iDsp__5__" C38 ,
  inpin "iDsp__5__" C39 ,
  inpin "iDsp__5__" C4 ,
  inpin "iDsp__5__" C5 ,
  inpin "iDsp__5__" C6 ,
  inpin "iDsp__5__" C7 ,
  inpin "iDsp__5__" OPMODE2 ,
  pip DSP_X10Y16 BYP_INT_B0_INT1 -> DSP48_0_C36 , 
  pip DSP_X10Y16 BYP_INT_B1_INT1 -> DSP48_0_C37 , 
  pip DSP_X10Y16 BYP_INT_B2_INT1 -> DSP48_0_C38 , 
  pip DSP_X10Y16 BYP_INT_B3_INT1 -> DSP48_0_C39 , 
  pip DSP_X10Y16 IMUX_B12_INT1 -> DSP48_0_B4 , 
  pip DSP_X10Y16 IMUX_B13_INT1 -> DSP48_0_B5 , 
  pip DSP_X10Y16 IMUX_B14_INT1 -> DSP48_0_B6 , 
  pip DSP_X10Y16 IMUX_B15_INT1 -> DSP48_0_B7 , 
  pip DSP_X10Y16 IMUX_B16_INT1 -> DSP48_0_C4 , 
  pip DSP_X10Y16 IMUX_B17_INT1 -> DSP48_0_C5 , 
  pip DSP_X10Y16 IMUX_B18_INT1 -> DSP48_0_C6 , 
  pip DSP_X10Y16 IMUX_B19_INT1 -> DSP48_0_C7 , 
  pip DSP_X10Y16 IMUX_B20_INT1 -> DSP48_0_C20 , 
  pip DSP_X10Y16 IMUX_B21_INT1 -> DSP48_0_C21 , 
  pip DSP_X10Y16 IMUX_B22_INT1 -> DSP48_0_C22 , 
  pip DSP_X10Y16 IMUX_B23_INT1 -> DSP48_0_C23 , 
  pip DSP_X10Y16 IMUX_B28_INT1 -> DSP48_0_OPMODE2 , 
  pip DSP_X10Y16 IMUX_B4_INT1 -> DSP48_0_A4 , 
  pip DSP_X10Y16 IMUX_B5_INT1 -> DSP48_0_A5 , 
  pip DSP_X10Y16 IMUX_B6_INT1 -> DSP48_0_A6 , 
  pip DSP_X10Y16 IMUX_B7_INT1 -> DSP48_0_A7 , 
  pip INT_X10Y17 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y17 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y17 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y17 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y17 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y17 BOUNCE0 -> IMUX_B28 , 
  pip INT_X10Y17 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y17 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y17 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y17 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y17 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y17 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y17 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y17 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y17 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y17 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y17 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y17 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y17 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y17 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y17 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y17 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y17 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y17 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y17 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_16" gnd, 
  outpin "XDL_DUMMY_INT_X10Y16_TIEOFF_X10Y16" HARD0 ,
  inpin "iDsp__5__" A0 ,
  inpin "iDsp__5__" A1 ,
  inpin "iDsp__5__" A16 ,
  inpin "iDsp__5__" A2 ,
  inpin "iDsp__5__" A3 ,
  inpin "iDsp__5__" B1 ,
  inpin "iDsp__5__" B16 ,
  inpin "iDsp__5__" B2 ,
  inpin "iDsp__5__" B3 ,
  inpin "iDsp__5__" C16 ,
  inpin "iDsp__5__" C17 ,
  inpin "iDsp__5__" C18 ,
  inpin "iDsp__5__" C19 ,
  inpin "iDsp__5__" C32 ,
  inpin "iDsp__5__" C33 ,
  inpin "iDsp__5__" C34 ,
  inpin "iDsp__5__" C35 ,
  inpin "iDsp__5__" CARRYIN ,
  inpin "iDsp__5__" CARRYINSEL0 ,
  inpin "iDsp__5__" CARRYINSEL1 ,
  inpin "iDsp__5__" CEA ,
  inpin "iDsp__5__" CEB ,
  inpin "iDsp__5__" CEM ,
  inpin "iDsp__5__" CEP ,
  inpin "iDsp__5__" RSTA ,
  inpin "iDsp__5__" RSTB ,
  inpin "iDsp__5__" RSTM ,
  inpin "iDsp__5__" RSTP ,
  pip DSP_X10Y16 BYP_INT_B0_INT0 -> DSP48_0_C32 , 
  pip DSP_X10Y16 BYP_INT_B1_INT0 -> DSP48_0_C33 , 
  pip DSP_X10Y16 BYP_INT_B2_INT0 -> DSP48_0_C34 , 
  pip DSP_X10Y16 BYP_INT_B3_INT0 -> DSP48_0_C35 , 
  pip DSP_X10Y16 CE_B0_INT0 -> DSP48_0_CEA , 
  pip DSP_X10Y16 CE_B1_INT0 -> DSP48_0_CEB , 
  pip DSP_X10Y16 CE_B2_INT0 -> DSP48_0_CEM , 
  pip DSP_X10Y16 CE_B3_INT0 -> DSP48_0_CEP , 
  pip DSP_X10Y16 IMUX_B13_INT0 -> DSP48_0_B1 , 
  pip DSP_X10Y16 IMUX_B14_INT0 -> DSP48_0_B2 , 
  pip DSP_X10Y16 IMUX_B15_INT0 -> DSP48_0_B3 , 
  pip DSP_X10Y16 IMUX_B20_INT0 -> DSP48_0_C16 , 
  pip DSP_X10Y16 IMUX_B21_INT0 -> DSP48_0_C17 , 
  pip DSP_X10Y16 IMUX_B22_INT0 -> DSP48_0_C18 , 
  pip DSP_X10Y16 IMUX_B23_INT0 -> DSP48_0_C19 , 
  pip DSP_X10Y16 IMUX_B26_INT0 -> DSP48_0_B16 , 
  pip DSP_X10Y16 IMUX_B27_INT0 -> DSP48_0_A16 , 
  pip DSP_X10Y16 IMUX_B29_INT0 -> DSP48_0_CARRYIN , 
  pip DSP_X10Y16 IMUX_B30_INT0 -> DSP48_0_CARRYINSEL0 , 
  pip DSP_X10Y16 IMUX_B31_INT0 -> DSP48_0_CARRYINSEL1 , 
  pip DSP_X10Y16 IMUX_B4_INT0 -> DSP48_0_A0 , 
  pip DSP_X10Y16 IMUX_B5_INT0 -> DSP48_0_A1 , 
  pip DSP_X10Y16 IMUX_B6_INT0 -> DSP48_0_A2 , 
  pip DSP_X10Y16 IMUX_B7_INT0 -> DSP48_0_A3 , 
  pip DSP_X10Y16 SR_B0_INT0 -> DSP48_0_RSTA , 
  pip DSP_X10Y16 SR_B1_INT0 -> DSP48_0_RSTB , 
  pip DSP_X10Y16 SR_B2_INT0 -> DSP48_0_RSTM , 
  pip DSP_X10Y16 SR_B3_INT0 -> DSP48_0_RSTP , 
  pip INT_X10Y16 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y16 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y16 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y16 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y16 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y16 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y16 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y16 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y16 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y16 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y16 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y16 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y16 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y16 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y16 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y16 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y16 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y16 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y16 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y16 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y16 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y16 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y16 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y16 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y16 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y16 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y16 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y16 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y16 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y16 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y16 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y16 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_17" gnd, 
  outpin "XDL_DUMMY_INT_X10Y15_TIEOFF_X10Y15" HARD0 ,
  inpin "iDsp__0__" A12 ,
  inpin "iDsp__0__" A13 ,
  inpin "iDsp__0__" A14 ,
  inpin "iDsp__0__" A15 ,
  inpin "iDsp__0__" A17 ,
  inpin "iDsp__0__" B12 ,
  inpin "iDsp__0__" B13 ,
  inpin "iDsp__0__" B14 ,
  inpin "iDsp__0__" B15 ,
  inpin "iDsp__0__" B17 ,
  inpin "iDsp__0__" C12 ,
  inpin "iDsp__0__" C13 ,
  inpin "iDsp__0__" C14 ,
  inpin "iDsp__0__" C15 ,
  inpin "iDsp__0__" C28 ,
  inpin "iDsp__0__" C29 ,
  inpin "iDsp__0__" C30 ,
  inpin "iDsp__0__" C31 ,
  inpin "iDsp__0__" C44 ,
  inpin "iDsp__0__" C45 ,
  inpin "iDsp__0__" C46 ,
  inpin "iDsp__0__" C47 ,
  inpin "iDsp__0__" CECINSUB ,
  inpin "iDsp__0__" CECTRL ,
  inpin "iDsp__0__" OPMODE6 ,
  inpin "iDsp__0__" RSTCARRYIN ,
  inpin "iDsp__0__" RSTCTRL ,
  pip DSP_X10Y12 BYP_INT_B0_INT3 -> DSP48_1_C44 , 
  pip DSP_X10Y12 BYP_INT_B1_INT3 -> DSP48_1_C45 , 
  pip DSP_X10Y12 BYP_INT_B2_INT3 -> DSP48_1_C46 , 
  pip DSP_X10Y12 BYP_INT_B3_INT3 -> DSP48_1_C47 , 
  pip DSP_X10Y12 CE_B1_INT3 -> DSP48_1_CECTRL , 
  pip DSP_X10Y12 CE_B2_INT3 -> DSP48_1_CECINSUB , 
  pip DSP_X10Y12 IMUX_B0_INT3 -> DSP48_1_A12 , 
  pip DSP_X10Y12 IMUX_B10_INT3 -> DSP48_1_B14 , 
  pip DSP_X10Y12 IMUX_B11_INT3 -> DSP48_1_B15 , 
  pip DSP_X10Y12 IMUX_B16_INT3 -> DSP48_1_C12 , 
  pip DSP_X10Y12 IMUX_B17_INT3 -> DSP48_1_C13 , 
  pip DSP_X10Y12 IMUX_B18_INT3 -> DSP48_1_C14 , 
  pip DSP_X10Y12 IMUX_B19_INT3 -> DSP48_1_C15 , 
  pip DSP_X10Y12 IMUX_B1_INT3 -> DSP48_1_A13 , 
  pip DSP_X10Y12 IMUX_B20_INT3 -> DSP48_1_C28 , 
  pip DSP_X10Y12 IMUX_B21_INT3 -> DSP48_1_C29 , 
  pip DSP_X10Y12 IMUX_B22_INT3 -> DSP48_1_C30 , 
  pip DSP_X10Y12 IMUX_B23_INT3 -> DSP48_1_C31 , 
  pip DSP_X10Y12 IMUX_B25_INT3 -> DSP48_1_OPMODE6 , 
  pip DSP_X10Y12 IMUX_B26_INT3 -> DSP48_1_B17 , 
  pip DSP_X10Y12 IMUX_B27_INT3 -> DSP48_1_A17 , 
  pip DSP_X10Y12 IMUX_B2_INT3 -> DSP48_1_A14 , 
  pip DSP_X10Y12 IMUX_B3_INT3 -> DSP48_1_A15 , 
  pip DSP_X10Y12 IMUX_B8_INT3 -> DSP48_1_B12 , 
  pip DSP_X10Y12 IMUX_B9_INT3 -> DSP48_1_B13 , 
  pip DSP_X10Y12 SR_B0_INT3 -> DSP48_1_RSTCARRYIN , 
  pip DSP_X10Y12 SR_B1_INT3 -> DSP48_1_RSTCTRL , 
  pip INT_X10Y15 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y15 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y15 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y15 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y15 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y15 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y15 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y15 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y15 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y15 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y15 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y15 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y15 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y15 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y15 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y15 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y15 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y15 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y15 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y15 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y15 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y15 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y15 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y15 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y15 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y15 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y15 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y15 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y15 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y15 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y15 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_18" gnd, 
  outpin "XDL_DUMMY_INT_X10Y14_TIEOFF_X10Y14" HARD0 ,
  inpin "iDsp__0__" A10 ,
  inpin "iDsp__0__" A11 ,
  inpin "iDsp__0__" A8 ,
  inpin "iDsp__0__" A9 ,
  inpin "iDsp__0__" B10 ,
  inpin "iDsp__0__" B11 ,
  inpin "iDsp__0__" B8 ,
  inpin "iDsp__0__" B9 ,
  inpin "iDsp__0__" C10 ,
  inpin "iDsp__0__" C11 ,
  inpin "iDsp__0__" C24 ,
  inpin "iDsp__0__" C25 ,
  inpin "iDsp__0__" C26 ,
  inpin "iDsp__0__" C27 ,
  inpin "iDsp__0__" C40 ,
  inpin "iDsp__0__" C41 ,
  inpin "iDsp__0__" C42 ,
  inpin "iDsp__0__" C43 ,
  inpin "iDsp__0__" C8 ,
  inpin "iDsp__0__" C9 ,
  inpin "iDsp__0__" CEC ,
  inpin "iDsp__0__" OPMODE3 ,
  inpin "iDsp__0__" RSTC ,
  pip DSP_X10Y12 BYP_INT_B0_INT2 -> DSP48_1_C40 , 
  pip DSP_X10Y12 BYP_INT_B1_INT2 -> DSP48_1_C41 , 
  pip DSP_X10Y12 BYP_INT_B2_INT2 -> DSP48_1_C42 , 
  pip DSP_X10Y12 BYP_INT_B3_INT2 -> DSP48_1_C43 , 
  pip DSP_X10Y12 CE_B0_INT2 -> DSP48_1_CEC , 
  pip DSP_X10Y12 IMUX_B0_INT2 -> DSP48_1_A8 , 
  pip DSP_X10Y12 IMUX_B10_INT2 -> DSP48_1_B10 , 
  pip DSP_X10Y12 IMUX_B11_INT2 -> DSP48_1_B11 , 
  pip DSP_X10Y12 IMUX_B16_INT2 -> DSP48_1_C8 , 
  pip DSP_X10Y12 IMUX_B17_INT2 -> DSP48_1_C9 , 
  pip DSP_X10Y12 IMUX_B18_INT2 -> DSP48_1_C10 , 
  pip DSP_X10Y12 IMUX_B19_INT2 -> DSP48_1_C11 , 
  pip DSP_X10Y12 IMUX_B1_INT2 -> DSP48_1_A9 , 
  pip DSP_X10Y12 IMUX_B20_INT2 -> DSP48_1_C24 , 
  pip DSP_X10Y12 IMUX_B21_INT2 -> DSP48_1_C25 , 
  pip DSP_X10Y12 IMUX_B22_INT2 -> DSP48_1_C26 , 
  pip DSP_X10Y12 IMUX_B23_INT2 -> DSP48_1_C27 , 
  pip DSP_X10Y12 IMUX_B2_INT2 -> DSP48_1_A10 , 
  pip DSP_X10Y12 IMUX_B30_INT2 -> DSP48_1_OPMODE3 , 
  pip DSP_X10Y12 IMUX_B3_INT2 -> DSP48_1_A11 , 
  pip DSP_X10Y12 IMUX_B8_INT2 -> DSP48_1_B8 , 
  pip DSP_X10Y12 IMUX_B9_INT2 -> DSP48_1_B9 , 
  pip DSP_X10Y12 SR_B0_INT2 -> DSP48_1_RSTC , 
  pip INT_X10Y14 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y14 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y14 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y14 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y14 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y14 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y14 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y14 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y14 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y14 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y14 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y14 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y14 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y14 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y14 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y14 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y14 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y14 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y14 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y14 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y14 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y14 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y14 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y14 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y14 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y14 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y14 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_19" gnd, 
  outpin "XDL_DUMMY_INT_X10Y13_TIEOFF_X10Y13" HARD0 ,
  inpin "iDsp__0__" A16 ,
  inpin "iDsp__0__" A4 ,
  inpin "iDsp__0__" A5 ,
  inpin "iDsp__0__" A6 ,
  inpin "iDsp__0__" A7 ,
  inpin "iDsp__0__" B16 ,
  inpin "iDsp__0__" B4 ,
  inpin "iDsp__0__" B5 ,
  inpin "iDsp__0__" B6 ,
  inpin "iDsp__0__" B7 ,
  inpin "iDsp__0__" C20 ,
  inpin "iDsp__0__" C21 ,
  inpin "iDsp__0__" C22 ,
  inpin "iDsp__0__" C23 ,
  inpin "iDsp__0__" C36 ,
  inpin "iDsp__0__" C37 ,
  inpin "iDsp__0__" C38 ,
  inpin "iDsp__0__" C39 ,
  inpin "iDsp__0__" C4 ,
  inpin "iDsp__0__" C5 ,
  inpin "iDsp__0__" C6 ,
  inpin "iDsp__0__" C7 ,
  inpin "iDsp__0__" CARRYIN ,
  inpin "iDsp__0__" CARRYINSEL0 ,
  inpin "iDsp__0__" CARRYINSEL1 ,
  inpin "iDsp__0__" CEA ,
  inpin "iDsp__0__" CEB ,
  inpin "iDsp__0__" CEM ,
  inpin "iDsp__0__" CEP ,
  inpin "iDsp__0__" OPMODE2 ,
  inpin "iDsp__0__" RSTA ,
  inpin "iDsp__0__" RSTB ,
  inpin "iDsp__0__" RSTM ,
  inpin "iDsp__0__" RSTP ,
  pip DSP_X10Y12 BYP_INT_B0_INT1 -> DSP48_1_C36 , 
  pip DSP_X10Y12 BYP_INT_B1_INT1 -> DSP48_1_C37 , 
  pip DSP_X10Y12 BYP_INT_B2_INT1 -> DSP48_1_C38 , 
  pip DSP_X10Y12 BYP_INT_B3_INT1 -> DSP48_1_C39 , 
  pip DSP_X10Y12 CE_B0_INT1 -> DSP48_1_CEA , 
  pip DSP_X10Y12 CE_B1_INT1 -> DSP48_1_CEB , 
  pip DSP_X10Y12 CE_B2_INT1 -> DSP48_1_CEM , 
  pip DSP_X10Y12 CE_B3_INT1 -> DSP48_1_CEP , 
  pip DSP_X10Y12 IMUX_B0_INT1 -> DSP48_1_A4 , 
  pip DSP_X10Y12 IMUX_B10_INT1 -> DSP48_1_B6 , 
  pip DSP_X10Y12 IMUX_B11_INT1 -> DSP48_1_B7 , 
  pip DSP_X10Y12 IMUX_B16_INT1 -> DSP48_1_C4 , 
  pip DSP_X10Y12 IMUX_B17_INT1 -> DSP48_1_C5 , 
  pip DSP_X10Y12 IMUX_B18_INT1 -> DSP48_1_C6 , 
  pip DSP_X10Y12 IMUX_B19_INT1 -> DSP48_1_C7 , 
  pip DSP_X10Y12 IMUX_B1_INT1 -> DSP48_1_A5 , 
  pip DSP_X10Y12 IMUX_B20_INT1 -> DSP48_1_C20 , 
  pip DSP_X10Y12 IMUX_B21_INT1 -> DSP48_1_C21 , 
  pip DSP_X10Y12 IMUX_B22_INT1 -> DSP48_1_C22 , 
  pip DSP_X10Y12 IMUX_B23_INT1 -> DSP48_1_C23 , 
  pip DSP_X10Y12 IMUX_B25_INT1 -> DSP48_1_OPMODE2 , 
  pip DSP_X10Y12 IMUX_B26_INT1 -> DSP48_1_B16 , 
  pip DSP_X10Y12 IMUX_B27_INT1 -> DSP48_1_A16 , 
  pip DSP_X10Y12 IMUX_B29_INT1 -> DSP48_1_CARRYIN , 
  pip DSP_X10Y12 IMUX_B2_INT1 -> DSP48_1_A6 , 
  pip DSP_X10Y12 IMUX_B30_INT1 -> DSP48_1_CARRYINSEL0 , 
  pip DSP_X10Y12 IMUX_B31_INT1 -> DSP48_1_CARRYINSEL1 , 
  pip DSP_X10Y12 IMUX_B3_INT1 -> DSP48_1_A7 , 
  pip DSP_X10Y12 IMUX_B8_INT1 -> DSP48_1_B4 , 
  pip DSP_X10Y12 IMUX_B9_INT1 -> DSP48_1_B5 , 
  pip DSP_X10Y12 SR_B0_INT1 -> DSP48_1_RSTA , 
  pip DSP_X10Y12 SR_B1_INT1 -> DSP48_1_RSTB , 
  pip DSP_X10Y12 SR_B2_INT1 -> DSP48_1_RSTM , 
  pip DSP_X10Y12 SR_B3_INT1 -> DSP48_1_RSTP , 
  pip INT_X10Y13 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y13 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y13 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y13 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y13 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y13 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y13 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y13 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y13 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y13 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y13 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y13 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y13 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y13 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y13 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y13 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y13 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y13 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y13 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y13 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y13 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y13 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y13 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y13 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y13 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y13 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y13 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y13 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y13 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y13 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y13 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y13 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y13 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y13 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y13 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y13 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y13 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y13 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_20" gnd, 
  outpin "XDL_DUMMY_INT_X10Y12_TIEOFF_X10Y12" HARD0 ,
  inpin "iDsp__0__" A0 ,
  inpin "iDsp__0__" A1 ,
  inpin "iDsp__0__" A2 ,
  inpin "iDsp__0__" A3 ,
  inpin "iDsp__0__" B1 ,
  inpin "iDsp__0__" B2 ,
  inpin "iDsp__0__" B3 ,
  inpin "iDsp__0__" C16 ,
  inpin "iDsp__0__" C17 ,
  inpin "iDsp__0__" C18 ,
  inpin "iDsp__0__" C19 ,
  inpin "iDsp__0__" C32 ,
  inpin "iDsp__0__" C33 ,
  inpin "iDsp__0__" C34 ,
  inpin "iDsp__0__" C35 ,
  pip DSP_X10Y12 BYP_INT_B0_INT0 -> DSP48_1_C32 , 
  pip DSP_X10Y12 BYP_INT_B1_INT0 -> DSP48_1_C33 , 
  pip DSP_X10Y12 BYP_INT_B2_INT0 -> DSP48_1_C34 , 
  pip DSP_X10Y12 BYP_INT_B3_INT0 -> DSP48_1_C35 , 
  pip DSP_X10Y12 IMUX_B0_INT0 -> DSP48_1_A0 , 
  pip DSP_X10Y12 IMUX_B10_INT0 -> DSP48_1_B2 , 
  pip DSP_X10Y12 IMUX_B11_INT0 -> DSP48_1_B3 , 
  pip DSP_X10Y12 IMUX_B1_INT0 -> DSP48_1_A1 , 
  pip DSP_X10Y12 IMUX_B20_INT0 -> DSP48_1_C16 , 
  pip DSP_X10Y12 IMUX_B21_INT0 -> DSP48_1_C17 , 
  pip DSP_X10Y12 IMUX_B22_INT0 -> DSP48_1_C18 , 
  pip DSP_X10Y12 IMUX_B23_INT0 -> DSP48_1_C19 , 
  pip DSP_X10Y12 IMUX_B2_INT0 -> DSP48_1_A2 , 
  pip DSP_X10Y12 IMUX_B3_INT0 -> DSP48_1_A3 , 
  pip DSP_X10Y12 IMUX_B9_INT0 -> DSP48_1_B1 , 
  pip INT_X10Y12 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y12 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y12 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y12 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y12 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y12 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y12 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y12 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y12 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y12 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y12 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y12 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y12 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y12 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y12 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y12 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y12 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y12 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y12 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_21" gnd, 
  outpin "XDL_DUMMY_INT_X10Y29_TIEOFF_X10Y29" HARD0 ,
  inpin "iDsp__10__" A16 ,
  inpin "iDsp__10__" A4 ,
  inpin "iDsp__10__" A5 ,
  inpin "iDsp__10__" A6 ,
  inpin "iDsp__10__" A7 ,
  inpin "iDsp__10__" B16 ,
  inpin "iDsp__10__" B4 ,
  inpin "iDsp__10__" B5 ,
  inpin "iDsp__10__" B6 ,
  inpin "iDsp__10__" B7 ,
  inpin "iDsp__10__" C20 ,
  inpin "iDsp__10__" C21 ,
  inpin "iDsp__10__" C22 ,
  inpin "iDsp__10__" C23 ,
  inpin "iDsp__10__" C36 ,
  inpin "iDsp__10__" C37 ,
  inpin "iDsp__10__" C38 ,
  inpin "iDsp__10__" C39 ,
  inpin "iDsp__10__" CARRYIN ,
  inpin "iDsp__10__" CARRYINSEL0 ,
  inpin "iDsp__10__" CARRYINSEL1 ,
  inpin "iDsp__10__" CEA ,
  inpin "iDsp__10__" CEB ,
  inpin "iDsp__10__" CEM ,
  inpin "iDsp__10__" CEP ,
  inpin "iDsp__10__" OPMODE2 ,
  inpin "iDsp__10__" RSTA ,
  inpin "iDsp__10__" RSTB ,
  inpin "iDsp__10__" RSTM ,
  inpin "iDsp__10__" RSTP ,
  pip DSP_X10Y28 BYP_INT_B0_INT1 -> DSP48_1_C36 , 
  pip DSP_X10Y28 BYP_INT_B1_INT1 -> DSP48_1_C37 , 
  pip DSP_X10Y28 BYP_INT_B2_INT1 -> DSP48_1_C38 , 
  pip DSP_X10Y28 BYP_INT_B3_INT1 -> DSP48_1_C39 , 
  pip DSP_X10Y28 CE_B0_INT1 -> DSP48_1_CEA , 
  pip DSP_X10Y28 CE_B1_INT1 -> DSP48_1_CEB , 
  pip DSP_X10Y28 CE_B2_INT1 -> DSP48_1_CEM , 
  pip DSP_X10Y28 CE_B3_INT1 -> DSP48_1_CEP , 
  pip DSP_X10Y28 IMUX_B0_INT1 -> DSP48_1_A4 , 
  pip DSP_X10Y28 IMUX_B10_INT1 -> DSP48_1_B6 , 
  pip DSP_X10Y28 IMUX_B11_INT1 -> DSP48_1_B7 , 
  pip DSP_X10Y28 IMUX_B1_INT1 -> DSP48_1_A5 , 
  pip DSP_X10Y28 IMUX_B20_INT1 -> DSP48_1_C20 , 
  pip DSP_X10Y28 IMUX_B21_INT1 -> DSP48_1_C21 , 
  pip DSP_X10Y28 IMUX_B22_INT1 -> DSP48_1_C22 , 
  pip DSP_X10Y28 IMUX_B23_INT1 -> DSP48_1_C23 , 
  pip DSP_X10Y28 IMUX_B25_INT1 -> DSP48_1_OPMODE2 , 
  pip DSP_X10Y28 IMUX_B26_INT1 -> DSP48_1_B16 , 
  pip DSP_X10Y28 IMUX_B27_INT1 -> DSP48_1_A16 , 
  pip DSP_X10Y28 IMUX_B29_INT1 -> DSP48_1_CARRYIN , 
  pip DSP_X10Y28 IMUX_B2_INT1 -> DSP48_1_A6 , 
  pip DSP_X10Y28 IMUX_B30_INT1 -> DSP48_1_CARRYINSEL0 , 
  pip DSP_X10Y28 IMUX_B31_INT1 -> DSP48_1_CARRYINSEL1 , 
  pip DSP_X10Y28 IMUX_B3_INT1 -> DSP48_1_A7 , 
  pip DSP_X10Y28 IMUX_B8_INT1 -> DSP48_1_B4 , 
  pip DSP_X10Y28 IMUX_B9_INT1 -> DSP48_1_B5 , 
  pip DSP_X10Y28 SR_B0_INT1 -> DSP48_1_RSTA , 
  pip DSP_X10Y28 SR_B1_INT1 -> DSP48_1_RSTB , 
  pip DSP_X10Y28 SR_B2_INT1 -> DSP48_1_RSTM , 
  pip DSP_X10Y28 SR_B3_INT1 -> DSP48_1_RSTP , 
  pip INT_X10Y29 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y29 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y29 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y29 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y29 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y29 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y29 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y29 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y29 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y29 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y29 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y29 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y29 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y29 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y29 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y29 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y29 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y29 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y29 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y29 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y29 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y29 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y29 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y29 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y29 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y29 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y29 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y29 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y29 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y29 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y29 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y29 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y29 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y29 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_22" gnd, 
  outpin "XDL_DUMMY_INT_X10Y31_TIEOFF_X10Y31" HARD0 ,
  inpin "iDsp__10__" A12 ,
  inpin "iDsp__10__" A13 ,
  inpin "iDsp__10__" A14 ,
  inpin "iDsp__10__" A15 ,
  inpin "iDsp__10__" A17 ,
  inpin "iDsp__10__" B12 ,
  inpin "iDsp__10__" B13 ,
  inpin "iDsp__10__" B14 ,
  inpin "iDsp__10__" B15 ,
  inpin "iDsp__10__" B17 ,
  inpin "iDsp__10__" C28 ,
  inpin "iDsp__10__" C29 ,
  inpin "iDsp__10__" C30 ,
  inpin "iDsp__10__" C31 ,
  inpin "iDsp__10__" C44 ,
  inpin "iDsp__10__" C45 ,
  inpin "iDsp__10__" C46 ,
  inpin "iDsp__10__" C47 ,
  inpin "iDsp__10__" CECINSUB ,
  inpin "iDsp__10__" CECTRL ,
  inpin "iDsp__10__" OPMODE6 ,
  inpin "iDsp__10__" RSTCARRYIN ,
  inpin "iDsp__10__" RSTCTRL ,
  pip DSP_X10Y28 BYP_INT_B0_INT3 -> DSP48_1_C44 , 
  pip DSP_X10Y28 BYP_INT_B1_INT3 -> DSP48_1_C45 , 
  pip DSP_X10Y28 BYP_INT_B2_INT3 -> DSP48_1_C46 , 
  pip DSP_X10Y28 BYP_INT_B3_INT3 -> DSP48_1_C47 , 
  pip DSP_X10Y28 CE_B1_INT3 -> DSP48_1_CECTRL , 
  pip DSP_X10Y28 CE_B2_INT3 -> DSP48_1_CECINSUB , 
  pip DSP_X10Y28 IMUX_B0_INT3 -> DSP48_1_A12 , 
  pip DSP_X10Y28 IMUX_B10_INT3 -> DSP48_1_B14 , 
  pip DSP_X10Y28 IMUX_B11_INT3 -> DSP48_1_B15 , 
  pip DSP_X10Y28 IMUX_B1_INT3 -> DSP48_1_A13 , 
  pip DSP_X10Y28 IMUX_B20_INT3 -> DSP48_1_C28 , 
  pip DSP_X10Y28 IMUX_B21_INT3 -> DSP48_1_C29 , 
  pip DSP_X10Y28 IMUX_B22_INT3 -> DSP48_1_C30 , 
  pip DSP_X10Y28 IMUX_B23_INT3 -> DSP48_1_C31 , 
  pip DSP_X10Y28 IMUX_B25_INT3 -> DSP48_1_OPMODE6 , 
  pip DSP_X10Y28 IMUX_B26_INT3 -> DSP48_1_B17 , 
  pip DSP_X10Y28 IMUX_B27_INT3 -> DSP48_1_A17 , 
  pip DSP_X10Y28 IMUX_B2_INT3 -> DSP48_1_A14 , 
  pip DSP_X10Y28 IMUX_B3_INT3 -> DSP48_1_A15 , 
  pip DSP_X10Y28 IMUX_B8_INT3 -> DSP48_1_B12 , 
  pip DSP_X10Y28 IMUX_B9_INT3 -> DSP48_1_B13 , 
  pip DSP_X10Y28 SR_B0_INT3 -> DSP48_1_RSTCARRYIN , 
  pip DSP_X10Y28 SR_B1_INT3 -> DSP48_1_RSTCTRL , 
  pip INT_X10Y31 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y31 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y31 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y31 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y31 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y31 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y31 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y31 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y31 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y31 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y31 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y31 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y31 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y31 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y31 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y31 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y31 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y31 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y31 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y31 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y31 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y31 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y31 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y31 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y31 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y31 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y31 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_23" gnd, 
  outpin "XDL_DUMMY_INT_X10Y35_TIEOFF_X10Y35" HARD0 ,
  inpin "iDsp__9__" A12 ,
  inpin "iDsp__9__" A13 ,
  inpin "iDsp__9__" A14 ,
  inpin "iDsp__9__" A15 ,
  inpin "iDsp__9__" A17 ,
  inpin "iDsp__9__" B12 ,
  inpin "iDsp__9__" B13 ,
  inpin "iDsp__9__" B14 ,
  inpin "iDsp__9__" B15 ,
  inpin "iDsp__9__" B17 ,
  inpin "iDsp__9__" C28 ,
  inpin "iDsp__9__" C29 ,
  inpin "iDsp__9__" C30 ,
  inpin "iDsp__9__" C31 ,
  inpin "iDsp__9__" C44 ,
  inpin "iDsp__9__" C45 ,
  inpin "iDsp__9__" C46 ,
  inpin "iDsp__9__" C47 ,
  inpin "iDsp__9__" CECINSUB ,
  inpin "iDsp__9__" CECTRL ,
  inpin "iDsp__9__" OPMODE6 ,
  inpin "iDsp__9__" RSTCARRYIN ,
  inpin "iDsp__9__" RSTCTRL ,
  pip DSP_X10Y32 BYP_INT_B0_INT3 -> DSP48_1_C44 , 
  pip DSP_X10Y32 BYP_INT_B1_INT3 -> DSP48_1_C45 , 
  pip DSP_X10Y32 BYP_INT_B2_INT3 -> DSP48_1_C46 , 
  pip DSP_X10Y32 BYP_INT_B3_INT3 -> DSP48_1_C47 , 
  pip DSP_X10Y32 CE_B1_INT3 -> DSP48_1_CECTRL , 
  pip DSP_X10Y32 CE_B2_INT3 -> DSP48_1_CECINSUB , 
  pip DSP_X10Y32 IMUX_B0_INT3 -> DSP48_1_A12 , 
  pip DSP_X10Y32 IMUX_B10_INT3 -> DSP48_1_B14 , 
  pip DSP_X10Y32 IMUX_B11_INT3 -> DSP48_1_B15 , 
  pip DSP_X10Y32 IMUX_B1_INT3 -> DSP48_1_A13 , 
  pip DSP_X10Y32 IMUX_B20_INT3 -> DSP48_1_C28 , 
  pip DSP_X10Y32 IMUX_B21_INT3 -> DSP48_1_C29 , 
  pip DSP_X10Y32 IMUX_B22_INT3 -> DSP48_1_C30 , 
  pip DSP_X10Y32 IMUX_B23_INT3 -> DSP48_1_C31 , 
  pip DSP_X10Y32 IMUX_B25_INT3 -> DSP48_1_OPMODE6 , 
  pip DSP_X10Y32 IMUX_B26_INT3 -> DSP48_1_B17 , 
  pip DSP_X10Y32 IMUX_B27_INT3 -> DSP48_1_A17 , 
  pip DSP_X10Y32 IMUX_B2_INT3 -> DSP48_1_A14 , 
  pip DSP_X10Y32 IMUX_B3_INT3 -> DSP48_1_A15 , 
  pip DSP_X10Y32 IMUX_B8_INT3 -> DSP48_1_B12 , 
  pip DSP_X10Y32 IMUX_B9_INT3 -> DSP48_1_B13 , 
  pip DSP_X10Y32 SR_B0_INT3 -> DSP48_1_RSTCARRYIN , 
  pip DSP_X10Y32 SR_B1_INT3 -> DSP48_1_RSTCTRL , 
  pip INT_X10Y35 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y35 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y35 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y35 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y35 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y35 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y35 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y35 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y35 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y35 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y35 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y35 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y35 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y35 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y35 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y35 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y35 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y35 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y35 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y35 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y35 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y35 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y35 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y35 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y35 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y35 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y35 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_24" gnd, 
  outpin "XDL_DUMMY_INT_X10Y36_TIEOFF_X10Y36" HARD0 ,
  inpin "iDsp__6__" A0 ,
  inpin "iDsp__6__" A1 ,
  inpin "iDsp__6__" A16 ,
  inpin "iDsp__6__" A2 ,
  inpin "iDsp__6__" A3 ,
  inpin "iDsp__6__" B1 ,
  inpin "iDsp__6__" B16 ,
  inpin "iDsp__6__" B2 ,
  inpin "iDsp__6__" B3 ,
  inpin "iDsp__6__" C16 ,
  inpin "iDsp__6__" C17 ,
  inpin "iDsp__6__" C18 ,
  inpin "iDsp__6__" C19 ,
  inpin "iDsp__6__" C32 ,
  inpin "iDsp__6__" C33 ,
  inpin "iDsp__6__" C34 ,
  inpin "iDsp__6__" C35 ,
  inpin "iDsp__6__" CARRYIN ,
  inpin "iDsp__6__" CARRYINSEL0 ,
  inpin "iDsp__6__" CARRYINSEL1 ,
  inpin "iDsp__6__" CEA ,
  inpin "iDsp__6__" CEB ,
  inpin "iDsp__6__" CEM ,
  inpin "iDsp__6__" CEP ,
  inpin "iDsp__6__" RSTA ,
  inpin "iDsp__6__" RSTB ,
  inpin "iDsp__6__" RSTM ,
  inpin "iDsp__6__" RSTP ,
  pip DSP_X10Y36 BYP_INT_B0_INT0 -> DSP48_0_C32 , 
  pip DSP_X10Y36 BYP_INT_B1_INT0 -> DSP48_0_C33 , 
  pip DSP_X10Y36 BYP_INT_B2_INT0 -> DSP48_0_C34 , 
  pip DSP_X10Y36 BYP_INT_B3_INT0 -> DSP48_0_C35 , 
  pip DSP_X10Y36 CE_B0_INT0 -> DSP48_0_CEA , 
  pip DSP_X10Y36 CE_B1_INT0 -> DSP48_0_CEB , 
  pip DSP_X10Y36 CE_B2_INT0 -> DSP48_0_CEM , 
  pip DSP_X10Y36 CE_B3_INT0 -> DSP48_0_CEP , 
  pip DSP_X10Y36 IMUX_B13_INT0 -> DSP48_0_B1 , 
  pip DSP_X10Y36 IMUX_B14_INT0 -> DSP48_0_B2 , 
  pip DSP_X10Y36 IMUX_B15_INT0 -> DSP48_0_B3 , 
  pip DSP_X10Y36 IMUX_B20_INT0 -> DSP48_0_C16 , 
  pip DSP_X10Y36 IMUX_B21_INT0 -> DSP48_0_C17 , 
  pip DSP_X10Y36 IMUX_B22_INT0 -> DSP48_0_C18 , 
  pip DSP_X10Y36 IMUX_B23_INT0 -> DSP48_0_C19 , 
  pip DSP_X10Y36 IMUX_B26_INT0 -> DSP48_0_B16 , 
  pip DSP_X10Y36 IMUX_B27_INT0 -> DSP48_0_A16 , 
  pip DSP_X10Y36 IMUX_B29_INT0 -> DSP48_0_CARRYIN , 
  pip DSP_X10Y36 IMUX_B30_INT0 -> DSP48_0_CARRYINSEL0 , 
  pip DSP_X10Y36 IMUX_B31_INT0 -> DSP48_0_CARRYINSEL1 , 
  pip DSP_X10Y36 IMUX_B4_INT0 -> DSP48_0_A0 , 
  pip DSP_X10Y36 IMUX_B5_INT0 -> DSP48_0_A1 , 
  pip DSP_X10Y36 IMUX_B6_INT0 -> DSP48_0_A2 , 
  pip DSP_X10Y36 IMUX_B7_INT0 -> DSP48_0_A3 , 
  pip DSP_X10Y36 SR_B0_INT0 -> DSP48_0_RSTA , 
  pip DSP_X10Y36 SR_B1_INT0 -> DSP48_0_RSTB , 
  pip DSP_X10Y36 SR_B2_INT0 -> DSP48_0_RSTM , 
  pip DSP_X10Y36 SR_B3_INT0 -> DSP48_0_RSTP , 
  pip INT_X10Y36 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y36 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y36 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y36 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y36 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y36 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y36 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y36 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y36 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y36 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y36 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y36 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y36 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y36 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y36 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y36 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y36 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y36 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y36 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y36 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y36 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y36 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y36 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y36 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y36 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y36 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y36 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y36 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y36 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y36 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y36 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y36 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_25" gnd, 
  outpin "XDL_DUMMY_INT_X10Y37_TIEOFF_X10Y37" HARD0 ,
  inpin "iDsp__6__" A4 ,
  inpin "iDsp__6__" A5 ,
  inpin "iDsp__6__" A6 ,
  inpin "iDsp__6__" A7 ,
  inpin "iDsp__6__" B4 ,
  inpin "iDsp__6__" B5 ,
  inpin "iDsp__6__" B6 ,
  inpin "iDsp__6__" B7 ,
  inpin "iDsp__6__" C20 ,
  inpin "iDsp__6__" C21 ,
  inpin "iDsp__6__" C22 ,
  inpin "iDsp__6__" C23 ,
  inpin "iDsp__6__" C36 ,
  inpin "iDsp__6__" C37 ,
  inpin "iDsp__6__" C38 ,
  inpin "iDsp__6__" C39 ,
  inpin "iDsp__6__" C4 ,
  inpin "iDsp__6__" C5 ,
  inpin "iDsp__6__" C6 ,
  inpin "iDsp__6__" C7 ,
  inpin "iDsp__6__" OPMODE2 ,
  pip DSP_X10Y36 BYP_INT_B0_INT1 -> DSP48_0_C36 , 
  pip DSP_X10Y36 BYP_INT_B1_INT1 -> DSP48_0_C37 , 
  pip DSP_X10Y36 BYP_INT_B2_INT1 -> DSP48_0_C38 , 
  pip DSP_X10Y36 BYP_INT_B3_INT1 -> DSP48_0_C39 , 
  pip DSP_X10Y36 IMUX_B12_INT1 -> DSP48_0_B4 , 
  pip DSP_X10Y36 IMUX_B13_INT1 -> DSP48_0_B5 , 
  pip DSP_X10Y36 IMUX_B14_INT1 -> DSP48_0_B6 , 
  pip DSP_X10Y36 IMUX_B15_INT1 -> DSP48_0_B7 , 
  pip DSP_X10Y36 IMUX_B16_INT1 -> DSP48_0_C4 , 
  pip DSP_X10Y36 IMUX_B17_INT1 -> DSP48_0_C5 , 
  pip DSP_X10Y36 IMUX_B18_INT1 -> DSP48_0_C6 , 
  pip DSP_X10Y36 IMUX_B19_INT1 -> DSP48_0_C7 , 
  pip DSP_X10Y36 IMUX_B20_INT1 -> DSP48_0_C20 , 
  pip DSP_X10Y36 IMUX_B21_INT1 -> DSP48_0_C21 , 
  pip DSP_X10Y36 IMUX_B22_INT1 -> DSP48_0_C22 , 
  pip DSP_X10Y36 IMUX_B23_INT1 -> DSP48_0_C23 , 
  pip DSP_X10Y36 IMUX_B28_INT1 -> DSP48_0_OPMODE2 , 
  pip DSP_X10Y36 IMUX_B4_INT1 -> DSP48_0_A4 , 
  pip DSP_X10Y36 IMUX_B5_INT1 -> DSP48_0_A5 , 
  pip DSP_X10Y36 IMUX_B6_INT1 -> DSP48_0_A6 , 
  pip DSP_X10Y36 IMUX_B7_INT1 -> DSP48_0_A7 , 
  pip INT_X10Y37 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y37 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y37 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y37 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y37 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y37 BOUNCE0 -> IMUX_B28 , 
  pip INT_X10Y37 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y37 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y37 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y37 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y37 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y37 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y37 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y37 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y37 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y37 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y37 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y37 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y37 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y37 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y37 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y37 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y37 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y37 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y37 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_26" gnd, 
  outpin "XDL_DUMMY_INT_X10Y38_TIEOFF_X10Y38" HARD0 ,
  inpin "iDsp__6__" A10 ,
  inpin "iDsp__6__" A11 ,
  inpin "iDsp__6__" A17 ,
  inpin "iDsp__6__" A8 ,
  inpin "iDsp__6__" A9 ,
  inpin "iDsp__6__" B10 ,
  inpin "iDsp__6__" B11 ,
  inpin "iDsp__6__" B17 ,
  inpin "iDsp__6__" B8 ,
  inpin "iDsp__6__" B9 ,
  inpin "iDsp__6__" C10 ,
  inpin "iDsp__6__" C11 ,
  inpin "iDsp__6__" C24 ,
  inpin "iDsp__6__" C25 ,
  inpin "iDsp__6__" C26 ,
  inpin "iDsp__6__" C27 ,
  inpin "iDsp__6__" C40 ,
  inpin "iDsp__6__" C41 ,
  inpin "iDsp__6__" C42 ,
  inpin "iDsp__6__" C43 ,
  inpin "iDsp__6__" C8 ,
  inpin "iDsp__6__" C9 ,
  inpin "iDsp__6__" CEC ,
  inpin "iDsp__6__" CECINSUB ,
  inpin "iDsp__6__" CECTRL ,
  inpin "iDsp__6__" OPMODE3 ,
  inpin "iDsp__6__" RSTC ,
  inpin "iDsp__6__" RSTCARRYIN ,
  inpin "iDsp__6__" RSTCTRL ,
  pip DSP_X10Y36 BYP_INT_B0_INT2 -> DSP48_0_C40 , 
  pip DSP_X10Y36 BYP_INT_B1_INT2 -> DSP48_0_C41 , 
  pip DSP_X10Y36 BYP_INT_B2_INT2 -> DSP48_0_C42 , 
  pip DSP_X10Y36 BYP_INT_B3_INT2 -> DSP48_0_C43 , 
  pip DSP_X10Y36 CE_B0_INT2 -> DSP48_0_CEC , 
  pip DSP_X10Y36 CE_B2_INT2 -> DSP48_0_CECTRL , 
  pip DSP_X10Y36 CE_B3_INT2 -> DSP48_0_CECINSUB , 
  pip DSP_X10Y36 IMUX_B12_INT2 -> DSP48_0_B8 , 
  pip DSP_X10Y36 IMUX_B13_INT2 -> DSP48_0_B9 , 
  pip DSP_X10Y36 IMUX_B14_INT2 -> DSP48_0_B10 , 
  pip DSP_X10Y36 IMUX_B15_INT2 -> DSP48_0_B11 , 
  pip DSP_X10Y36 IMUX_B16_INT2 -> DSP48_0_C8 , 
  pip DSP_X10Y36 IMUX_B17_INT2 -> DSP48_0_C9 , 
  pip DSP_X10Y36 IMUX_B18_INT2 -> DSP48_0_C10 , 
  pip DSP_X10Y36 IMUX_B19_INT2 -> DSP48_0_C11 , 
  pip DSP_X10Y36 IMUX_B20_INT2 -> DSP48_0_C24 , 
  pip DSP_X10Y36 IMUX_B21_INT2 -> DSP48_0_C25 , 
  pip DSP_X10Y36 IMUX_B22_INT2 -> DSP48_0_C26 , 
  pip DSP_X10Y36 IMUX_B23_INT2 -> DSP48_0_C27 , 
  pip DSP_X10Y36 IMUX_B24_INT2 -> DSP48_0_OPMODE3 , 
  pip DSP_X10Y36 IMUX_B26_INT2 -> DSP48_0_B17 , 
  pip DSP_X10Y36 IMUX_B27_INT2 -> DSP48_0_A17 , 
  pip DSP_X10Y36 IMUX_B4_INT2 -> DSP48_0_A8 , 
  pip DSP_X10Y36 IMUX_B5_INT2 -> DSP48_0_A9 , 
  pip DSP_X10Y36 IMUX_B6_INT2 -> DSP48_0_A10 , 
  pip DSP_X10Y36 IMUX_B7_INT2 -> DSP48_0_A11 , 
  pip DSP_X10Y36 SR_B0_INT2 -> DSP48_0_RSTC , 
  pip DSP_X10Y36 SR_B1_INT2 -> DSP48_0_RSTCARRYIN , 
  pip DSP_X10Y36 SR_B2_INT2 -> DSP48_0_RSTCTRL , 
  pip INT_X10Y38 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y38 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y38 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y38 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y38 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y38 BOUNCE0 -> IMUX_B24 , 
  pip INT_X10Y38 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y38 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y38 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y38 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y38 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y38 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y38 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y38 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y38 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y38 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y38 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y38 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y38 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y38 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y38 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y38 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y38 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y38 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y38 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y38 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y38 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y38 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y38 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y38 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y38 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y38 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y38 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_27" gnd, 
  outpin "XDL_DUMMY_INT_X10Y39_TIEOFF_X10Y39" HARD0 ,
  inpin "iDsp__6__" A12 ,
  inpin "iDsp__6__" A13 ,
  inpin "iDsp__6__" A14 ,
  inpin "iDsp__6__" A15 ,
  inpin "iDsp__6__" B12 ,
  inpin "iDsp__6__" B13 ,
  inpin "iDsp__6__" B14 ,
  inpin "iDsp__6__" B15 ,
  inpin "iDsp__6__" C12 ,
  inpin "iDsp__6__" C13 ,
  inpin "iDsp__6__" C14 ,
  inpin "iDsp__6__" C15 ,
  inpin "iDsp__6__" C28 ,
  inpin "iDsp__6__" C29 ,
  inpin "iDsp__6__" C30 ,
  inpin "iDsp__6__" C31 ,
  inpin "iDsp__6__" C44 ,
  inpin "iDsp__6__" C45 ,
  inpin "iDsp__6__" C46 ,
  inpin "iDsp__6__" C47 ,
  inpin "iDsp__6__" OPMODE6 ,
  inpin "iDsp__6__" SUBTRACT ,
  pip DSP_X10Y36 BYP_INT_B0_INT3 -> DSP48_0_C44 , 
  pip DSP_X10Y36 BYP_INT_B1_INT3 -> DSP48_0_C45 , 
  pip DSP_X10Y36 BYP_INT_B2_INT3 -> DSP48_0_C46 , 
  pip DSP_X10Y36 BYP_INT_B3_INT3 -> DSP48_0_C47 , 
  pip DSP_X10Y36 IMUX_B12_INT3 -> DSP48_0_B12 , 
  pip DSP_X10Y36 IMUX_B13_INT3 -> DSP48_0_B13 , 
  pip DSP_X10Y36 IMUX_B14_INT3 -> DSP48_0_B14 , 
  pip DSP_X10Y36 IMUX_B15_INT3 -> DSP48_0_B15 , 
  pip DSP_X10Y36 IMUX_B16_INT3 -> DSP48_0_C12 , 
  pip DSP_X10Y36 IMUX_B17_INT3 -> DSP48_0_C13 , 
  pip DSP_X10Y36 IMUX_B18_INT3 -> DSP48_0_C14 , 
  pip DSP_X10Y36 IMUX_B19_INT3 -> DSP48_0_C15 , 
  pip DSP_X10Y36 IMUX_B20_INT3 -> DSP48_0_C28 , 
  pip DSP_X10Y36 IMUX_B21_INT3 -> DSP48_0_C29 , 
  pip DSP_X10Y36 IMUX_B22_INT3 -> DSP48_0_C30 , 
  pip DSP_X10Y36 IMUX_B23_INT3 -> DSP48_0_C31 , 
  pip DSP_X10Y36 IMUX_B29_INT3 -> DSP48_0_SUBTRACT , 
  pip DSP_X10Y36 IMUX_B31_INT3 -> DSP48_0_OPMODE6 , 
  pip DSP_X10Y36 IMUX_B4_INT3 -> DSP48_0_A12 , 
  pip DSP_X10Y36 IMUX_B5_INT3 -> DSP48_0_A13 , 
  pip DSP_X10Y36 IMUX_B6_INT3 -> DSP48_0_A14 , 
  pip DSP_X10Y36 IMUX_B7_INT3 -> DSP48_0_A15 , 
  pip INT_X10Y39 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y39 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y39 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y39 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y39 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y39 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y39 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y39 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y39 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y39 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y39 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y39 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y39 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y39 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y39 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y39 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y39 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y39 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y39 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y39 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y39 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y39 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y39 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y39 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y39 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y39 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_28" gnd, 
  outpin "XDL_DUMMY_INT_X10Y32_TIEOFF_X10Y32" HARD0 ,
  inpin "iDsp__9__" A0 ,
  inpin "iDsp__9__" A1 ,
  inpin "iDsp__9__" A2 ,
  inpin "iDsp__9__" A3 ,
  inpin "iDsp__9__" B1 ,
  inpin "iDsp__9__" B2 ,
  inpin "iDsp__9__" B3 ,
  inpin "iDsp__9__" C16 ,
  inpin "iDsp__9__" C17 ,
  inpin "iDsp__9__" C18 ,
  inpin "iDsp__9__" C19 ,
  inpin "iDsp__9__" C32 ,
  inpin "iDsp__9__" C33 ,
  inpin "iDsp__9__" C34 ,
  inpin "iDsp__9__" C35 ,
  pip DSP_X10Y32 BYP_INT_B0_INT0 -> DSP48_1_C32 , 
  pip DSP_X10Y32 BYP_INT_B1_INT0 -> DSP48_1_C33 , 
  pip DSP_X10Y32 BYP_INT_B2_INT0 -> DSP48_1_C34 , 
  pip DSP_X10Y32 BYP_INT_B3_INT0 -> DSP48_1_C35 , 
  pip DSP_X10Y32 IMUX_B0_INT0 -> DSP48_1_A0 , 
  pip DSP_X10Y32 IMUX_B10_INT0 -> DSP48_1_B2 , 
  pip DSP_X10Y32 IMUX_B11_INT0 -> DSP48_1_B3 , 
  pip DSP_X10Y32 IMUX_B1_INT0 -> DSP48_1_A1 , 
  pip DSP_X10Y32 IMUX_B20_INT0 -> DSP48_1_C16 , 
  pip DSP_X10Y32 IMUX_B21_INT0 -> DSP48_1_C17 , 
  pip DSP_X10Y32 IMUX_B22_INT0 -> DSP48_1_C18 , 
  pip DSP_X10Y32 IMUX_B23_INT0 -> DSP48_1_C19 , 
  pip DSP_X10Y32 IMUX_B2_INT0 -> DSP48_1_A2 , 
  pip DSP_X10Y32 IMUX_B3_INT0 -> DSP48_1_A3 , 
  pip DSP_X10Y32 IMUX_B9_INT0 -> DSP48_1_B1 , 
  pip INT_X10Y32 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y32 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y32 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y32 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y32 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y32 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y32 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y32 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y32 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y32 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y32 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y32 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y32 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y32 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y32 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y32 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y32 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y32 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y32 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_29" gnd, 
  outpin "XDL_DUMMY_INT_X10Y40_TIEOFF_X10Y40" HARD0 ,
  inpin "iDsp__7__" A0 ,
  inpin "iDsp__7__" A1 ,
  inpin "iDsp__7__" A2 ,
  inpin "iDsp__7__" A3 ,
  inpin "iDsp__7__" B1 ,
  inpin "iDsp__7__" B2 ,
  inpin "iDsp__7__" B3 ,
  inpin "iDsp__7__" C16 ,
  inpin "iDsp__7__" C17 ,
  inpin "iDsp__7__" C18 ,
  inpin "iDsp__7__" C19 ,
  inpin "iDsp__7__" C32 ,
  inpin "iDsp__7__" C33 ,
  inpin "iDsp__7__" C34 ,
  inpin "iDsp__7__" C35 ,
  pip DSP_X10Y40 BYP_INT_B0_INT0 -> DSP48_1_C32 , 
  pip DSP_X10Y40 BYP_INT_B1_INT0 -> DSP48_1_C33 , 
  pip DSP_X10Y40 BYP_INT_B2_INT0 -> DSP48_1_C34 , 
  pip DSP_X10Y40 BYP_INT_B3_INT0 -> DSP48_1_C35 , 
  pip DSP_X10Y40 IMUX_B0_INT0 -> DSP48_1_A0 , 
  pip DSP_X10Y40 IMUX_B10_INT0 -> DSP48_1_B2 , 
  pip DSP_X10Y40 IMUX_B11_INT0 -> DSP48_1_B3 , 
  pip DSP_X10Y40 IMUX_B1_INT0 -> DSP48_1_A1 , 
  pip DSP_X10Y40 IMUX_B20_INT0 -> DSP48_1_C16 , 
  pip DSP_X10Y40 IMUX_B21_INT0 -> DSP48_1_C17 , 
  pip DSP_X10Y40 IMUX_B22_INT0 -> DSP48_1_C18 , 
  pip DSP_X10Y40 IMUX_B23_INT0 -> DSP48_1_C19 , 
  pip DSP_X10Y40 IMUX_B2_INT0 -> DSP48_1_A2 , 
  pip DSP_X10Y40 IMUX_B3_INT0 -> DSP48_1_A3 , 
  pip DSP_X10Y40 IMUX_B9_INT0 -> DSP48_1_B1 , 
  pip INT_X10Y40 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y40 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y40 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y40 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y40 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y40 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y40 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y40 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y40 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y40 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y40 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y40 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y40 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y40 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y40 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y40 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y40 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y40 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y40 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_30" gnd, 
  outpin "XDL_DUMMY_INT_X10Y41_TIEOFF_X10Y41" HARD0 ,
  inpin "iDsp__7__" A16 ,
  inpin "iDsp__7__" A4 ,
  inpin "iDsp__7__" A5 ,
  inpin "iDsp__7__" A6 ,
  inpin "iDsp__7__" A7 ,
  inpin "iDsp__7__" B16 ,
  inpin "iDsp__7__" B4 ,
  inpin "iDsp__7__" B5 ,
  inpin "iDsp__7__" B6 ,
  inpin "iDsp__7__" B7 ,
  inpin "iDsp__7__" C20 ,
  inpin "iDsp__7__" C21 ,
  inpin "iDsp__7__" C22 ,
  inpin "iDsp__7__" C23 ,
  inpin "iDsp__7__" C36 ,
  inpin "iDsp__7__" C37 ,
  inpin "iDsp__7__" C38 ,
  inpin "iDsp__7__" C39 ,
  inpin "iDsp__7__" C4 ,
  inpin "iDsp__7__" C5 ,
  inpin "iDsp__7__" C6 ,
  inpin "iDsp__7__" C7 ,
  inpin "iDsp__7__" CARRYIN ,
  inpin "iDsp__7__" CARRYINSEL0 ,
  inpin "iDsp__7__" CARRYINSEL1 ,
  inpin "iDsp__7__" CEA ,
  inpin "iDsp__7__" CEB ,
  inpin "iDsp__7__" CEM ,
  inpin "iDsp__7__" CEP ,
  inpin "iDsp__7__" OPMODE2 ,
  inpin "iDsp__7__" RSTA ,
  inpin "iDsp__7__" RSTB ,
  inpin "iDsp__7__" RSTM ,
  inpin "iDsp__7__" RSTP ,
  pip DSP_X10Y40 BYP_INT_B0_INT1 -> DSP48_1_C36 , 
  pip DSP_X10Y40 BYP_INT_B1_INT1 -> DSP48_1_C37 , 
  pip DSP_X10Y40 BYP_INT_B2_INT1 -> DSP48_1_C38 , 
  pip DSP_X10Y40 BYP_INT_B3_INT1 -> DSP48_1_C39 , 
  pip DSP_X10Y40 CE_B0_INT1 -> DSP48_1_CEA , 
  pip DSP_X10Y40 CE_B1_INT1 -> DSP48_1_CEB , 
  pip DSP_X10Y40 CE_B2_INT1 -> DSP48_1_CEM , 
  pip DSP_X10Y40 CE_B3_INT1 -> DSP48_1_CEP , 
  pip DSP_X10Y40 IMUX_B0_INT1 -> DSP48_1_A4 , 
  pip DSP_X10Y40 IMUX_B10_INT1 -> DSP48_1_B6 , 
  pip DSP_X10Y40 IMUX_B11_INT1 -> DSP48_1_B7 , 
  pip DSP_X10Y40 IMUX_B16_INT1 -> DSP48_1_C4 , 
  pip DSP_X10Y40 IMUX_B17_INT1 -> DSP48_1_C5 , 
  pip DSP_X10Y40 IMUX_B18_INT1 -> DSP48_1_C6 , 
  pip DSP_X10Y40 IMUX_B19_INT1 -> DSP48_1_C7 , 
  pip DSP_X10Y40 IMUX_B1_INT1 -> DSP48_1_A5 , 
  pip DSP_X10Y40 IMUX_B20_INT1 -> DSP48_1_C20 , 
  pip DSP_X10Y40 IMUX_B21_INT1 -> DSP48_1_C21 , 
  pip DSP_X10Y40 IMUX_B22_INT1 -> DSP48_1_C22 , 
  pip DSP_X10Y40 IMUX_B23_INT1 -> DSP48_1_C23 , 
  pip DSP_X10Y40 IMUX_B25_INT1 -> DSP48_1_OPMODE2 , 
  pip DSP_X10Y40 IMUX_B26_INT1 -> DSP48_1_B16 , 
  pip DSP_X10Y40 IMUX_B27_INT1 -> DSP48_1_A16 , 
  pip DSP_X10Y40 IMUX_B29_INT1 -> DSP48_1_CARRYIN , 
  pip DSP_X10Y40 IMUX_B2_INT1 -> DSP48_1_A6 , 
  pip DSP_X10Y40 IMUX_B30_INT1 -> DSP48_1_CARRYINSEL0 , 
  pip DSP_X10Y40 IMUX_B31_INT1 -> DSP48_1_CARRYINSEL1 , 
  pip DSP_X10Y40 IMUX_B3_INT1 -> DSP48_1_A7 , 
  pip DSP_X10Y40 IMUX_B8_INT1 -> DSP48_1_B4 , 
  pip DSP_X10Y40 IMUX_B9_INT1 -> DSP48_1_B5 , 
  pip DSP_X10Y40 SR_B0_INT1 -> DSP48_1_RSTA , 
  pip DSP_X10Y40 SR_B1_INT1 -> DSP48_1_RSTB , 
  pip DSP_X10Y40 SR_B2_INT1 -> DSP48_1_RSTM , 
  pip DSP_X10Y40 SR_B3_INT1 -> DSP48_1_RSTP , 
  pip INT_X10Y41 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y41 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y41 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y41 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y41 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y41 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y41 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y41 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y41 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y41 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y41 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y41 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y41 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y41 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y41 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y41 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y41 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y41 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y41 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y41 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y41 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y41 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y41 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y41 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y41 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y41 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y41 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y41 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y41 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y41 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y41 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y41 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y41 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y41 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y41 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y41 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y41 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y41 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_31" gnd, 
  outpin "XDL_DUMMY_INT_X10Y42_TIEOFF_X10Y42" HARD0 ,
  inpin "iDsp__7__" A10 ,
  inpin "iDsp__7__" A11 ,
  inpin "iDsp__7__" A8 ,
  inpin "iDsp__7__" A9 ,
  inpin "iDsp__7__" B10 ,
  inpin "iDsp__7__" B11 ,
  inpin "iDsp__7__" B8 ,
  inpin "iDsp__7__" B9 ,
  inpin "iDsp__7__" C10 ,
  inpin "iDsp__7__" C11 ,
  inpin "iDsp__7__" C24 ,
  inpin "iDsp__7__" C25 ,
  inpin "iDsp__7__" C26 ,
  inpin "iDsp__7__" C27 ,
  inpin "iDsp__7__" C40 ,
  inpin "iDsp__7__" C41 ,
  inpin "iDsp__7__" C42 ,
  inpin "iDsp__7__" C43 ,
  inpin "iDsp__7__" C8 ,
  inpin "iDsp__7__" C9 ,
  inpin "iDsp__7__" CEC ,
  inpin "iDsp__7__" OPMODE3 ,
  inpin "iDsp__7__" RSTC ,
  inpin "iDsp__7__" SUBTRACT ,
  pip DSP_X10Y40 BYP_INT_B0_INT2 -> DSP48_1_C40 , 
  pip DSP_X10Y40 BYP_INT_B1_INT2 -> DSP48_1_C41 , 
  pip DSP_X10Y40 BYP_INT_B2_INT2 -> DSP48_1_C42 , 
  pip DSP_X10Y40 BYP_INT_B3_INT2 -> DSP48_1_C43 , 
  pip DSP_X10Y40 CE_B0_INT2 -> DSP48_1_CEC , 
  pip DSP_X10Y40 IMUX_B0_INT2 -> DSP48_1_A8 , 
  pip DSP_X10Y40 IMUX_B10_INT2 -> DSP48_1_B10 , 
  pip DSP_X10Y40 IMUX_B11_INT2 -> DSP48_1_B11 , 
  pip DSP_X10Y40 IMUX_B16_INT2 -> DSP48_1_C8 , 
  pip DSP_X10Y40 IMUX_B17_INT2 -> DSP48_1_C9 , 
  pip DSP_X10Y40 IMUX_B18_INT2 -> DSP48_1_C10 , 
  pip DSP_X10Y40 IMUX_B19_INT2 -> DSP48_1_C11 , 
  pip DSP_X10Y40 IMUX_B1_INT2 -> DSP48_1_A9 , 
  pip DSP_X10Y40 IMUX_B20_INT2 -> DSP48_1_C24 , 
  pip DSP_X10Y40 IMUX_B21_INT2 -> DSP48_1_C25 , 
  pip DSP_X10Y40 IMUX_B22_INT2 -> DSP48_1_C26 , 
  pip DSP_X10Y40 IMUX_B23_INT2 -> DSP48_1_C27 , 
  pip DSP_X10Y40 IMUX_B29_INT2 -> DSP48_1_SUBTRACT , 
  pip DSP_X10Y40 IMUX_B2_INT2 -> DSP48_1_A10 , 
  pip DSP_X10Y40 IMUX_B30_INT2 -> DSP48_1_OPMODE3 , 
  pip DSP_X10Y40 IMUX_B3_INT2 -> DSP48_1_A11 , 
  pip DSP_X10Y40 IMUX_B8_INT2 -> DSP48_1_B8 , 
  pip DSP_X10Y40 IMUX_B9_INT2 -> DSP48_1_B9 , 
  pip DSP_X10Y40 SR_B0_INT2 -> DSP48_1_RSTC , 
  pip INT_X10Y42 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y42 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y42 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y42 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y42 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y42 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y42 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y42 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y42 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y42 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y42 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y42 BOUNCE1 -> SR_B0 , 
  pip INT_X10Y42 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y42 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y42 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y42 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y42 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y42 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y42 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y42 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y42 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y42 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y42 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y42 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y42 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y42 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y42 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y42 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_32" gnd, 
  outpin "XDL_DUMMY_INT_X10Y43_TIEOFF_X10Y43" HARD0 ,
  inpin "iDsp__7__" A12 ,
  inpin "iDsp__7__" A13 ,
  inpin "iDsp__7__" A14 ,
  inpin "iDsp__7__" A15 ,
  inpin "iDsp__7__" A17 ,
  inpin "iDsp__7__" B12 ,
  inpin "iDsp__7__" B13 ,
  inpin "iDsp__7__" B14 ,
  inpin "iDsp__7__" B15 ,
  inpin "iDsp__7__" B17 ,
  inpin "iDsp__7__" C12 ,
  inpin "iDsp__7__" C13 ,
  inpin "iDsp__7__" C14 ,
  inpin "iDsp__7__" C15 ,
  inpin "iDsp__7__" C28 ,
  inpin "iDsp__7__" C29 ,
  inpin "iDsp__7__" C30 ,
  inpin "iDsp__7__" C31 ,
  inpin "iDsp__7__" C44 ,
  inpin "iDsp__7__" C45 ,
  inpin "iDsp__7__" C46 ,
  inpin "iDsp__7__" C47 ,
  inpin "iDsp__7__" CECINSUB ,
  inpin "iDsp__7__" CECTRL ,
  inpin "iDsp__7__" OPMODE6 ,
  inpin "iDsp__7__" RSTCARRYIN ,
  inpin "iDsp__7__" RSTCTRL ,
  pip DSP_X10Y40 BYP_INT_B0_INT3 -> DSP48_1_C44 , 
  pip DSP_X10Y40 BYP_INT_B1_INT3 -> DSP48_1_C45 , 
  pip DSP_X10Y40 BYP_INT_B2_INT3 -> DSP48_1_C46 , 
  pip DSP_X10Y40 BYP_INT_B3_INT3 -> DSP48_1_C47 , 
  pip DSP_X10Y40 CE_B1_INT3 -> DSP48_1_CECTRL , 
  pip DSP_X10Y40 CE_B2_INT3 -> DSP48_1_CECINSUB , 
  pip DSP_X10Y40 IMUX_B0_INT3 -> DSP48_1_A12 , 
  pip DSP_X10Y40 IMUX_B10_INT3 -> DSP48_1_B14 , 
  pip DSP_X10Y40 IMUX_B11_INT3 -> DSP48_1_B15 , 
  pip DSP_X10Y40 IMUX_B16_INT3 -> DSP48_1_C12 , 
  pip DSP_X10Y40 IMUX_B17_INT3 -> DSP48_1_C13 , 
  pip DSP_X10Y40 IMUX_B18_INT3 -> DSP48_1_C14 , 
  pip DSP_X10Y40 IMUX_B19_INT3 -> DSP48_1_C15 , 
  pip DSP_X10Y40 IMUX_B1_INT3 -> DSP48_1_A13 , 
  pip DSP_X10Y40 IMUX_B20_INT3 -> DSP48_1_C28 , 
  pip DSP_X10Y40 IMUX_B21_INT3 -> DSP48_1_C29 , 
  pip DSP_X10Y40 IMUX_B22_INT3 -> DSP48_1_C30 , 
  pip DSP_X10Y40 IMUX_B23_INT3 -> DSP48_1_C31 , 
  pip DSP_X10Y40 IMUX_B25_INT3 -> DSP48_1_OPMODE6 , 
  pip DSP_X10Y40 IMUX_B26_INT3 -> DSP48_1_B17 , 
  pip DSP_X10Y40 IMUX_B27_INT3 -> DSP48_1_A17 , 
  pip DSP_X10Y40 IMUX_B2_INT3 -> DSP48_1_A14 , 
  pip DSP_X10Y40 IMUX_B3_INT3 -> DSP48_1_A15 , 
  pip DSP_X10Y40 IMUX_B8_INT3 -> DSP48_1_B12 , 
  pip DSP_X10Y40 IMUX_B9_INT3 -> DSP48_1_B13 , 
  pip DSP_X10Y40 SR_B0_INT3 -> DSP48_1_RSTCARRYIN , 
  pip DSP_X10Y40 SR_B1_INT3 -> DSP48_1_RSTCTRL , 
  pip INT_X10Y43 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y43 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y43 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y43 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y43 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y43 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y43 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y43 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y43 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y43 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y43 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y43 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y43 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y43 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y43 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y43 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y43 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y43 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y43 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y43 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y43 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y43 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y43 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y43 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y43 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y43 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y43 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y43 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y43 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y43 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y43 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_33" gnd, 
  outpin "XDL_DUMMY_INT_X10Y44_TIEOFF_X10Y44" HARD0 ,
  inpin "iDsp__8__" A0 ,
  inpin "iDsp__8__" A1 ,
  inpin "iDsp__8__" A16 ,
  inpin "iDsp__8__" A2 ,
  inpin "iDsp__8__" A3 ,
  inpin "iDsp__8__" B16 ,
  inpin "iDsp__8__" C16 ,
  inpin "iDsp__8__" C17 ,
  inpin "iDsp__8__" C18 ,
  inpin "iDsp__8__" C19 ,
  inpin "iDsp__8__" C32 ,
  inpin "iDsp__8__" C33 ,
  inpin "iDsp__8__" C34 ,
  inpin "iDsp__8__" C35 ,
  inpin "iDsp__8__" CARRYIN ,
  inpin "iDsp__8__" CARRYINSEL0 ,
  inpin "iDsp__8__" CARRYINSEL1 ,
  inpin "iDsp__8__" CEA ,
  inpin "iDsp__8__" CEB ,
  inpin "iDsp__8__" CEM ,
  inpin "iDsp__8__" CEP ,
  inpin "iDsp__8__" RSTA ,
  inpin "iDsp__8__" RSTB ,
  inpin "iDsp__8__" RSTM ,
  inpin "iDsp__8__" RSTP ,
  pip DSP_X10Y44 BYP_INT_B0_INT0 -> DSP48_0_C32 , 
  pip DSP_X10Y44 BYP_INT_B1_INT0 -> DSP48_0_C33 , 
  pip DSP_X10Y44 BYP_INT_B2_INT0 -> DSP48_0_C34 , 
  pip DSP_X10Y44 BYP_INT_B3_INT0 -> DSP48_0_C35 , 
  pip DSP_X10Y44 CE_B0_INT0 -> DSP48_0_CEA , 
  pip DSP_X10Y44 CE_B1_INT0 -> DSP48_0_CEB , 
  pip DSP_X10Y44 CE_B2_INT0 -> DSP48_0_CEM , 
  pip DSP_X10Y44 CE_B3_INT0 -> DSP48_0_CEP , 
  pip DSP_X10Y44 IMUX_B20_INT0 -> DSP48_0_C16 , 
  pip DSP_X10Y44 IMUX_B21_INT0 -> DSP48_0_C17 , 
  pip DSP_X10Y44 IMUX_B22_INT0 -> DSP48_0_C18 , 
  pip DSP_X10Y44 IMUX_B23_INT0 -> DSP48_0_C19 , 
  pip DSP_X10Y44 IMUX_B26_INT0 -> DSP48_0_B16 , 
  pip DSP_X10Y44 IMUX_B27_INT0 -> DSP48_0_A16 , 
  pip DSP_X10Y44 IMUX_B29_INT0 -> DSP48_0_CARRYIN , 
  pip DSP_X10Y44 IMUX_B30_INT0 -> DSP48_0_CARRYINSEL0 , 
  pip DSP_X10Y44 IMUX_B31_INT0 -> DSP48_0_CARRYINSEL1 , 
  pip DSP_X10Y44 IMUX_B4_INT0 -> DSP48_0_A0 , 
  pip DSP_X10Y44 IMUX_B5_INT0 -> DSP48_0_A1 , 
  pip DSP_X10Y44 IMUX_B6_INT0 -> DSP48_0_A2 , 
  pip DSP_X10Y44 IMUX_B7_INT0 -> DSP48_0_A3 , 
  pip DSP_X10Y44 SR_B0_INT0 -> DSP48_0_RSTA , 
  pip DSP_X10Y44 SR_B1_INT0 -> DSP48_0_RSTB , 
  pip DSP_X10Y44 SR_B2_INT0 -> DSP48_0_RSTM , 
  pip DSP_X10Y44 SR_B3_INT0 -> DSP48_0_RSTP , 
  pip INT_X10Y44 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y44 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y44 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y44 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y44 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y44 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y44 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y44 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y44 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y44 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y44 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y44 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y44 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y44 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y44 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y44 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y44 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y44 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y44 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y44 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y44 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y44 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y44 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y44 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y44 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y44 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y44 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y44 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y44 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_34" gnd, 
  outpin "XDL_DUMMY_INT_X10Y45_TIEOFF_X10Y45" HARD0 ,
  inpin "iDsp__8__" A4 ,
  inpin "iDsp__8__" A5 ,
  inpin "iDsp__8__" A6 ,
  inpin "iDsp__8__" A7 ,
  inpin "iDsp__8__" B5 ,
  inpin "iDsp__8__" B6 ,
  inpin "iDsp__8__" B7 ,
  inpin "iDsp__8__" C20 ,
  inpin "iDsp__8__" C21 ,
  inpin "iDsp__8__" C22 ,
  inpin "iDsp__8__" C23 ,
  inpin "iDsp__8__" C36 ,
  inpin "iDsp__8__" C37 ,
  inpin "iDsp__8__" C38 ,
  inpin "iDsp__8__" C39 ,
  inpin "iDsp__8__" C5 ,
  inpin "iDsp__8__" C6 ,
  inpin "iDsp__8__" C7 ,
  inpin "iDsp__8__" OPMODE2 ,
  pip DSP_X10Y44 BYP_INT_B0_INT1 -> DSP48_0_C36 , 
  pip DSP_X10Y44 BYP_INT_B1_INT1 -> DSP48_0_C37 , 
  pip DSP_X10Y44 BYP_INT_B2_INT1 -> DSP48_0_C38 , 
  pip DSP_X10Y44 BYP_INT_B3_INT1 -> DSP48_0_C39 , 
  pip DSP_X10Y44 IMUX_B13_INT1 -> DSP48_0_B5 , 
  pip DSP_X10Y44 IMUX_B14_INT1 -> DSP48_0_B6 , 
  pip DSP_X10Y44 IMUX_B15_INT1 -> DSP48_0_B7 , 
  pip DSP_X10Y44 IMUX_B17_INT1 -> DSP48_0_C5 , 
  pip DSP_X10Y44 IMUX_B18_INT1 -> DSP48_0_C6 , 
  pip DSP_X10Y44 IMUX_B19_INT1 -> DSP48_0_C7 , 
  pip DSP_X10Y44 IMUX_B20_INT1 -> DSP48_0_C20 , 
  pip DSP_X10Y44 IMUX_B21_INT1 -> DSP48_0_C21 , 
  pip DSP_X10Y44 IMUX_B22_INT1 -> DSP48_0_C22 , 
  pip DSP_X10Y44 IMUX_B23_INT1 -> DSP48_0_C23 , 
  pip DSP_X10Y44 IMUX_B28_INT1 -> DSP48_0_OPMODE2 , 
  pip DSP_X10Y44 IMUX_B4_INT1 -> DSP48_0_A4 , 
  pip DSP_X10Y44 IMUX_B5_INT1 -> DSP48_0_A5 , 
  pip DSP_X10Y44 IMUX_B6_INT1 -> DSP48_0_A6 , 
  pip DSP_X10Y44 IMUX_B7_INT1 -> DSP48_0_A7 , 
  pip INT_X10Y45 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y45 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y45 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y45 BOUNCE0 -> IMUX_B28 , 
  pip INT_X10Y45 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y45 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y45 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y45 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y45 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y45 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y45 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y45 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y45 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y45 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y45 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y45 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y45 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y45 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y45 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y45 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y45 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y45 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y45 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_35" gnd, 
  outpin "XDL_DUMMY_INT_X10Y46_TIEOFF_X10Y46" HARD0 ,
  inpin "iDsp__8__" A10 ,
  inpin "iDsp__8__" A11 ,
  inpin "iDsp__8__" A17 ,
  inpin "iDsp__8__" A8 ,
  inpin "iDsp__8__" A9 ,
  inpin "iDsp__8__" B10 ,
  inpin "iDsp__8__" B11 ,
  inpin "iDsp__8__" B17 ,
  inpin "iDsp__8__" B8 ,
  inpin "iDsp__8__" B9 ,
  inpin "iDsp__8__" C10 ,
  inpin "iDsp__8__" C11 ,
  inpin "iDsp__8__" C24 ,
  inpin "iDsp__8__" C25 ,
  inpin "iDsp__8__" C26 ,
  inpin "iDsp__8__" C27 ,
  inpin "iDsp__8__" C40 ,
  inpin "iDsp__8__" C41 ,
  inpin "iDsp__8__" C42 ,
  inpin "iDsp__8__" C43 ,
  inpin "iDsp__8__" C8 ,
  inpin "iDsp__8__" C9 ,
  inpin "iDsp__8__" CEC ,
  inpin "iDsp__8__" CECINSUB ,
  inpin "iDsp__8__" CECTRL ,
  inpin "iDsp__8__" OPMODE3 ,
  inpin "iDsp__8__" RSTC ,
  inpin "iDsp__8__" RSTCARRYIN ,
  inpin "iDsp__8__" RSTCTRL ,
  pip DSP_X10Y44 BYP_INT_B0_INT2 -> DSP48_0_C40 , 
  pip DSP_X10Y44 BYP_INT_B1_INT2 -> DSP48_0_C41 , 
  pip DSP_X10Y44 BYP_INT_B2_INT2 -> DSP48_0_C42 , 
  pip DSP_X10Y44 BYP_INT_B3_INT2 -> DSP48_0_C43 , 
  pip DSP_X10Y44 CE_B0_INT2 -> DSP48_0_CEC , 
  pip DSP_X10Y44 CE_B2_INT2 -> DSP48_0_CECTRL , 
  pip DSP_X10Y44 CE_B3_INT2 -> DSP48_0_CECINSUB , 
  pip DSP_X10Y44 IMUX_B12_INT2 -> DSP48_0_B8 , 
  pip DSP_X10Y44 IMUX_B13_INT2 -> DSP48_0_B9 , 
  pip DSP_X10Y44 IMUX_B14_INT2 -> DSP48_0_B10 , 
  pip DSP_X10Y44 IMUX_B15_INT2 -> DSP48_0_B11 , 
  pip DSP_X10Y44 IMUX_B16_INT2 -> DSP48_0_C8 , 
  pip DSP_X10Y44 IMUX_B17_INT2 -> DSP48_0_C9 , 
  pip DSP_X10Y44 IMUX_B18_INT2 -> DSP48_0_C10 , 
  pip DSP_X10Y44 IMUX_B19_INT2 -> DSP48_0_C11 , 
  pip DSP_X10Y44 IMUX_B20_INT2 -> DSP48_0_C24 , 
  pip DSP_X10Y44 IMUX_B21_INT2 -> DSP48_0_C25 , 
  pip DSP_X10Y44 IMUX_B22_INT2 -> DSP48_0_C26 , 
  pip DSP_X10Y44 IMUX_B23_INT2 -> DSP48_0_C27 , 
  pip DSP_X10Y44 IMUX_B24_INT2 -> DSP48_0_OPMODE3 , 
  pip DSP_X10Y44 IMUX_B26_INT2 -> DSP48_0_B17 , 
  pip DSP_X10Y44 IMUX_B27_INT2 -> DSP48_0_A17 , 
  pip DSP_X10Y44 IMUX_B4_INT2 -> DSP48_0_A8 , 
  pip DSP_X10Y44 IMUX_B5_INT2 -> DSP48_0_A9 , 
  pip DSP_X10Y44 IMUX_B6_INT2 -> DSP48_0_A10 , 
  pip DSP_X10Y44 IMUX_B7_INT2 -> DSP48_0_A11 , 
  pip DSP_X10Y44 SR_B0_INT2 -> DSP48_0_RSTC , 
  pip DSP_X10Y44 SR_B1_INT2 -> DSP48_0_RSTCARRYIN , 
  pip DSP_X10Y44 SR_B2_INT2 -> DSP48_0_RSTCTRL , 
  pip INT_X10Y46 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y46 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y46 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y46 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y46 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y46 BOUNCE0 -> IMUX_B24 , 
  pip INT_X10Y46 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y46 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y46 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y46 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y46 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y46 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y46 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y46 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y46 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y46 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y46 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y46 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y46 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y46 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y46 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y46 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y46 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y46 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y46 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y46 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y46 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y46 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y46 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y46 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y46 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y46 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y46 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_36" gnd, 
  outpin "XDL_DUMMY_INT_X10Y47_TIEOFF_X10Y47" HARD0 ,
  inpin "iDsp__8__" A12 ,
  inpin "iDsp__8__" A13 ,
  inpin "iDsp__8__" A14 ,
  inpin "iDsp__8__" A15 ,
  inpin "iDsp__8__" B12 ,
  inpin "iDsp__8__" B13 ,
  inpin "iDsp__8__" B14 ,
  inpin "iDsp__8__" B15 ,
  inpin "iDsp__8__" C12 ,
  inpin "iDsp__8__" C13 ,
  inpin "iDsp__8__" C14 ,
  inpin "iDsp__8__" C15 ,
  inpin "iDsp__8__" C28 ,
  inpin "iDsp__8__" C29 ,
  inpin "iDsp__8__" C30 ,
  inpin "iDsp__8__" C31 ,
  inpin "iDsp__8__" C44 ,
  inpin "iDsp__8__" C45 ,
  inpin "iDsp__8__" C46 ,
  inpin "iDsp__8__" C47 ,
  inpin "iDsp__8__" OPMODE6 ,
  pip DSP_X10Y44 BYP_INT_B0_INT3 -> DSP48_0_C44 , 
  pip DSP_X10Y44 BYP_INT_B1_INT3 -> DSP48_0_C45 , 
  pip DSP_X10Y44 BYP_INT_B2_INT3 -> DSP48_0_C46 , 
  pip DSP_X10Y44 BYP_INT_B3_INT3 -> DSP48_0_C47 , 
  pip DSP_X10Y44 IMUX_B12_INT3 -> DSP48_0_B12 , 
  pip DSP_X10Y44 IMUX_B13_INT3 -> DSP48_0_B13 , 
  pip DSP_X10Y44 IMUX_B14_INT3 -> DSP48_0_B14 , 
  pip DSP_X10Y44 IMUX_B15_INT3 -> DSP48_0_B15 , 
  pip DSP_X10Y44 IMUX_B16_INT3 -> DSP48_0_C12 , 
  pip DSP_X10Y44 IMUX_B17_INT3 -> DSP48_0_C13 , 
  pip DSP_X10Y44 IMUX_B18_INT3 -> DSP48_0_C14 , 
  pip DSP_X10Y44 IMUX_B19_INT3 -> DSP48_0_C15 , 
  pip DSP_X10Y44 IMUX_B20_INT3 -> DSP48_0_C28 , 
  pip DSP_X10Y44 IMUX_B21_INT3 -> DSP48_0_C29 , 
  pip DSP_X10Y44 IMUX_B22_INT3 -> DSP48_0_C30 , 
  pip DSP_X10Y44 IMUX_B23_INT3 -> DSP48_0_C31 , 
  pip DSP_X10Y44 IMUX_B31_INT3 -> DSP48_0_OPMODE6 , 
  pip DSP_X10Y44 IMUX_B4_INT3 -> DSP48_0_A12 , 
  pip DSP_X10Y44 IMUX_B5_INT3 -> DSP48_0_A13 , 
  pip DSP_X10Y44 IMUX_B6_INT3 -> DSP48_0_A14 , 
  pip DSP_X10Y44 IMUX_B7_INT3 -> DSP48_0_A15 , 
  pip INT_X10Y47 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y47 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y47 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y47 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y47 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y47 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y47 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y47 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y47 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y47 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y47 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y47 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y47 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y47 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y47 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y47 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y47 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y47 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y47 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y47 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y47 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y47 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y47 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y47 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y47 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_37" gnd, 
  outpin "XDL_DUMMY_INT_X10Y48_TIEOFF_X10Y48" HARD0 ,
  inpin "iDsp__3__" A0 ,
  inpin "iDsp__3__" A1 ,
  inpin "iDsp__3__" A16 ,
  inpin "iDsp__3__" A2 ,
  inpin "iDsp__3__" A3 ,
  inpin "iDsp__3__" B1 ,
  inpin "iDsp__3__" B16 ,
  inpin "iDsp__3__" B2 ,
  inpin "iDsp__3__" B3 ,
  inpin "iDsp__3__" C16 ,
  inpin "iDsp__3__" C17 ,
  inpin "iDsp__3__" C18 ,
  inpin "iDsp__3__" C19 ,
  inpin "iDsp__3__" C32 ,
  inpin "iDsp__3__" C33 ,
  inpin "iDsp__3__" C34 ,
  inpin "iDsp__3__" C35 ,
  inpin "iDsp__3__" CARRYIN ,
  inpin "iDsp__3__" CARRYINSEL0 ,
  inpin "iDsp__3__" CARRYINSEL1 ,
  inpin "iDsp__3__" CEA ,
  inpin "iDsp__3__" CEB ,
  inpin "iDsp__3__" CEM ,
  inpin "iDsp__3__" CEP ,
  inpin "iDsp__3__" RSTA ,
  inpin "iDsp__3__" RSTB ,
  inpin "iDsp__3__" RSTM ,
  inpin "iDsp__3__" RSTP ,
  pip DSP_X10Y48 BYP_INT_B0_INT0 -> DSP48_0_C32 , 
  pip DSP_X10Y48 BYP_INT_B1_INT0 -> DSP48_0_C33 , 
  pip DSP_X10Y48 BYP_INT_B2_INT0 -> DSP48_0_C34 , 
  pip DSP_X10Y48 BYP_INT_B3_INT0 -> DSP48_0_C35 , 
  pip DSP_X10Y48 CE_B0_INT0 -> DSP48_0_CEA , 
  pip DSP_X10Y48 CE_B1_INT0 -> DSP48_0_CEB , 
  pip DSP_X10Y48 CE_B2_INT0 -> DSP48_0_CEM , 
  pip DSP_X10Y48 CE_B3_INT0 -> DSP48_0_CEP , 
  pip DSP_X10Y48 IMUX_B13_INT0 -> DSP48_0_B1 , 
  pip DSP_X10Y48 IMUX_B14_INT0 -> DSP48_0_B2 , 
  pip DSP_X10Y48 IMUX_B15_INT0 -> DSP48_0_B3 , 
  pip DSP_X10Y48 IMUX_B20_INT0 -> DSP48_0_C16 , 
  pip DSP_X10Y48 IMUX_B21_INT0 -> DSP48_0_C17 , 
  pip DSP_X10Y48 IMUX_B22_INT0 -> DSP48_0_C18 , 
  pip DSP_X10Y48 IMUX_B23_INT0 -> DSP48_0_C19 , 
  pip DSP_X10Y48 IMUX_B26_INT0 -> DSP48_0_B16 , 
  pip DSP_X10Y48 IMUX_B27_INT0 -> DSP48_0_A16 , 
  pip DSP_X10Y48 IMUX_B29_INT0 -> DSP48_0_CARRYIN , 
  pip DSP_X10Y48 IMUX_B30_INT0 -> DSP48_0_CARRYINSEL0 , 
  pip DSP_X10Y48 IMUX_B31_INT0 -> DSP48_0_CARRYINSEL1 , 
  pip DSP_X10Y48 IMUX_B4_INT0 -> DSP48_0_A0 , 
  pip DSP_X10Y48 IMUX_B5_INT0 -> DSP48_0_A1 , 
  pip DSP_X10Y48 IMUX_B6_INT0 -> DSP48_0_A2 , 
  pip DSP_X10Y48 IMUX_B7_INT0 -> DSP48_0_A3 , 
  pip DSP_X10Y48 SR_B0_INT0 -> DSP48_0_RSTA , 
  pip DSP_X10Y48 SR_B1_INT0 -> DSP48_0_RSTB , 
  pip DSP_X10Y48 SR_B2_INT0 -> DSP48_0_RSTM , 
  pip DSP_X10Y48 SR_B3_INT0 -> DSP48_0_RSTP , 
  pip INT_X10Y48 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y48 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y48 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y48 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y48 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y48 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y48 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y48 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y48 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y48 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y48 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y48 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y48 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y48 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y48 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y48 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y48 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y48 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y48 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y48 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y48 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y48 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y48 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y48 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y48 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y48 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y48 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y48 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y48 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y48 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y48 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y48 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_38" gnd, 
  outpin "XDL_DUMMY_INT_X10Y33_TIEOFF_X10Y33" HARD0 ,
  inpin "iDsp__9__" A16 ,
  inpin "iDsp__9__" A4 ,
  inpin "iDsp__9__" A5 ,
  inpin "iDsp__9__" A6 ,
  inpin "iDsp__9__" A7 ,
  inpin "iDsp__9__" B16 ,
  inpin "iDsp__9__" B4 ,
  inpin "iDsp__9__" B5 ,
  inpin "iDsp__9__" B6 ,
  inpin "iDsp__9__" B7 ,
  inpin "iDsp__9__" C20 ,
  inpin "iDsp__9__" C21 ,
  inpin "iDsp__9__" C22 ,
  inpin "iDsp__9__" C23 ,
  inpin "iDsp__9__" C36 ,
  inpin "iDsp__9__" C37 ,
  inpin "iDsp__9__" C38 ,
  inpin "iDsp__9__" C39 ,
  inpin "iDsp__9__" CARRYIN ,
  inpin "iDsp__9__" CARRYINSEL0 ,
  inpin "iDsp__9__" CARRYINSEL1 ,
  inpin "iDsp__9__" CEA ,
  inpin "iDsp__9__" CEB ,
  inpin "iDsp__9__" CEM ,
  inpin "iDsp__9__" CEP ,
  inpin "iDsp__9__" OPMODE2 ,
  inpin "iDsp__9__" RSTA ,
  inpin "iDsp__9__" RSTB ,
  inpin "iDsp__9__" RSTM ,
  inpin "iDsp__9__" RSTP ,
  pip DSP_X10Y32 BYP_INT_B0_INT1 -> DSP48_1_C36 , 
  pip DSP_X10Y32 BYP_INT_B1_INT1 -> DSP48_1_C37 , 
  pip DSP_X10Y32 BYP_INT_B2_INT1 -> DSP48_1_C38 , 
  pip DSP_X10Y32 BYP_INT_B3_INT1 -> DSP48_1_C39 , 
  pip DSP_X10Y32 CE_B0_INT1 -> DSP48_1_CEA , 
  pip DSP_X10Y32 CE_B1_INT1 -> DSP48_1_CEB , 
  pip DSP_X10Y32 CE_B2_INT1 -> DSP48_1_CEM , 
  pip DSP_X10Y32 CE_B3_INT1 -> DSP48_1_CEP , 
  pip DSP_X10Y32 IMUX_B0_INT1 -> DSP48_1_A4 , 
  pip DSP_X10Y32 IMUX_B10_INT1 -> DSP48_1_B6 , 
  pip DSP_X10Y32 IMUX_B11_INT1 -> DSP48_1_B7 , 
  pip DSP_X10Y32 IMUX_B1_INT1 -> DSP48_1_A5 , 
  pip DSP_X10Y32 IMUX_B20_INT1 -> DSP48_1_C20 , 
  pip DSP_X10Y32 IMUX_B21_INT1 -> DSP48_1_C21 , 
  pip DSP_X10Y32 IMUX_B22_INT1 -> DSP48_1_C22 , 
  pip DSP_X10Y32 IMUX_B23_INT1 -> DSP48_1_C23 , 
  pip DSP_X10Y32 IMUX_B25_INT1 -> DSP48_1_OPMODE2 , 
  pip DSP_X10Y32 IMUX_B26_INT1 -> DSP48_1_B16 , 
  pip DSP_X10Y32 IMUX_B27_INT1 -> DSP48_1_A16 , 
  pip DSP_X10Y32 IMUX_B29_INT1 -> DSP48_1_CARRYIN , 
  pip DSP_X10Y32 IMUX_B2_INT1 -> DSP48_1_A6 , 
  pip DSP_X10Y32 IMUX_B30_INT1 -> DSP48_1_CARRYINSEL0 , 
  pip DSP_X10Y32 IMUX_B31_INT1 -> DSP48_1_CARRYINSEL1 , 
  pip DSP_X10Y32 IMUX_B3_INT1 -> DSP48_1_A7 , 
  pip DSP_X10Y32 IMUX_B8_INT1 -> DSP48_1_B4 , 
  pip DSP_X10Y32 IMUX_B9_INT1 -> DSP48_1_B5 , 
  pip DSP_X10Y32 SR_B0_INT1 -> DSP48_1_RSTA , 
  pip DSP_X10Y32 SR_B1_INT1 -> DSP48_1_RSTB , 
  pip DSP_X10Y32 SR_B2_INT1 -> DSP48_1_RSTM , 
  pip DSP_X10Y32 SR_B3_INT1 -> DSP48_1_RSTP , 
  pip INT_X10Y33 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y33 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y33 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y33 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y33 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y33 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y33 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y33 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y33 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y33 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y33 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y33 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y33 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y33 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y33 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y33 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y33 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y33 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y33 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y33 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y33 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y33 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y33 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y33 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y33 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y33 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y33 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y33 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y33 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y33 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y33 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y33 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y33 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y33 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_39" gnd, 
  outpin "XDL_DUMMY_INT_X10Y49_TIEOFF_X10Y49" HARD0 ,
  inpin "iDsp__3__" A4 ,
  inpin "iDsp__3__" A5 ,
  inpin "iDsp__3__" A6 ,
  inpin "iDsp__3__" A7 ,
  inpin "iDsp__3__" B4 ,
  inpin "iDsp__3__" B5 ,
  inpin "iDsp__3__" B6 ,
  inpin "iDsp__3__" B7 ,
  inpin "iDsp__3__" C20 ,
  inpin "iDsp__3__" C21 ,
  inpin "iDsp__3__" C22 ,
  inpin "iDsp__3__" C23 ,
  inpin "iDsp__3__" C36 ,
  inpin "iDsp__3__" C37 ,
  inpin "iDsp__3__" C38 ,
  inpin "iDsp__3__" C39 ,
  inpin "iDsp__3__" C5 ,
  inpin "iDsp__3__" C6 ,
  inpin "iDsp__3__" C7 ,
  inpin "iDsp__3__" OPMODE2 ,
  pip DSP_X10Y48 BYP_INT_B0_INT1 -> DSP48_0_C36 , 
  pip DSP_X10Y48 BYP_INT_B1_INT1 -> DSP48_0_C37 , 
  pip DSP_X10Y48 BYP_INT_B2_INT1 -> DSP48_0_C38 , 
  pip DSP_X10Y48 BYP_INT_B3_INT1 -> DSP48_0_C39 , 
  pip DSP_X10Y48 IMUX_B12_INT1 -> DSP48_0_B4 , 
  pip DSP_X10Y48 IMUX_B13_INT1 -> DSP48_0_B5 , 
  pip DSP_X10Y48 IMUX_B14_INT1 -> DSP48_0_B6 , 
  pip DSP_X10Y48 IMUX_B15_INT1 -> DSP48_0_B7 , 
  pip DSP_X10Y48 IMUX_B17_INT1 -> DSP48_0_C5 , 
  pip DSP_X10Y48 IMUX_B18_INT1 -> DSP48_0_C6 , 
  pip DSP_X10Y48 IMUX_B19_INT1 -> DSP48_0_C7 , 
  pip DSP_X10Y48 IMUX_B20_INT1 -> DSP48_0_C20 , 
  pip DSP_X10Y48 IMUX_B21_INT1 -> DSP48_0_C21 , 
  pip DSP_X10Y48 IMUX_B22_INT1 -> DSP48_0_C22 , 
  pip DSP_X10Y48 IMUX_B23_INT1 -> DSP48_0_C23 , 
  pip DSP_X10Y48 IMUX_B28_INT1 -> DSP48_0_OPMODE2 , 
  pip DSP_X10Y48 IMUX_B4_INT1 -> DSP48_0_A4 , 
  pip DSP_X10Y48 IMUX_B5_INT1 -> DSP48_0_A5 , 
  pip DSP_X10Y48 IMUX_B6_INT1 -> DSP48_0_A6 , 
  pip DSP_X10Y48 IMUX_B7_INT1 -> DSP48_0_A7 , 
  pip INT_X10Y49 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y49 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y49 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y49 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y49 BOUNCE0 -> IMUX_B28 , 
  pip INT_X10Y49 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y49 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y49 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y49 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y49 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y49 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y49 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y49 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y49 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y49 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y49 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y49 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y49 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y49 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y49 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y49 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y49 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y49 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y49 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_40" gnd, 
  outpin "XDL_DUMMY_INT_X10Y50_TIEOFF_X10Y50" HARD0 ,
  inpin "iDsp__3__" A10 ,
  inpin "iDsp__3__" A11 ,
  inpin "iDsp__3__" A17 ,
  inpin "iDsp__3__" A8 ,
  inpin "iDsp__3__" A9 ,
  inpin "iDsp__3__" B10 ,
  inpin "iDsp__3__" B11 ,
  inpin "iDsp__3__" B17 ,
  inpin "iDsp__3__" B8 ,
  inpin "iDsp__3__" B9 ,
  inpin "iDsp__3__" C10 ,
  inpin "iDsp__3__" C11 ,
  inpin "iDsp__3__" C24 ,
  inpin "iDsp__3__" C25 ,
  inpin "iDsp__3__" C26 ,
  inpin "iDsp__3__" C27 ,
  inpin "iDsp__3__" C40 ,
  inpin "iDsp__3__" C41 ,
  inpin "iDsp__3__" C42 ,
  inpin "iDsp__3__" C43 ,
  inpin "iDsp__3__" C8 ,
  inpin "iDsp__3__" C9 ,
  inpin "iDsp__3__" CEC ,
  inpin "iDsp__3__" CECINSUB ,
  inpin "iDsp__3__" CECTRL ,
  inpin "iDsp__3__" OPMODE3 ,
  inpin "iDsp__3__" RSTC ,
  inpin "iDsp__3__" RSTCARRYIN ,
  inpin "iDsp__3__" RSTCTRL ,
  pip DSP_X10Y48 BYP_INT_B0_INT2 -> DSP48_0_C40 , 
  pip DSP_X10Y48 BYP_INT_B1_INT2 -> DSP48_0_C41 , 
  pip DSP_X10Y48 BYP_INT_B2_INT2 -> DSP48_0_C42 , 
  pip DSP_X10Y48 BYP_INT_B3_INT2 -> DSP48_0_C43 , 
  pip DSP_X10Y48 CE_B0_INT2 -> DSP48_0_CEC , 
  pip DSP_X10Y48 CE_B2_INT2 -> DSP48_0_CECTRL , 
  pip DSP_X10Y48 CE_B3_INT2 -> DSP48_0_CECINSUB , 
  pip DSP_X10Y48 IMUX_B12_INT2 -> DSP48_0_B8 , 
  pip DSP_X10Y48 IMUX_B13_INT2 -> DSP48_0_B9 , 
  pip DSP_X10Y48 IMUX_B14_INT2 -> DSP48_0_B10 , 
  pip DSP_X10Y48 IMUX_B15_INT2 -> DSP48_0_B11 , 
  pip DSP_X10Y48 IMUX_B16_INT2 -> DSP48_0_C8 , 
  pip DSP_X10Y48 IMUX_B17_INT2 -> DSP48_0_C9 , 
  pip DSP_X10Y48 IMUX_B18_INT2 -> DSP48_0_C10 , 
  pip DSP_X10Y48 IMUX_B19_INT2 -> DSP48_0_C11 , 
  pip DSP_X10Y48 IMUX_B20_INT2 -> DSP48_0_C24 , 
  pip DSP_X10Y48 IMUX_B21_INT2 -> DSP48_0_C25 , 
  pip DSP_X10Y48 IMUX_B22_INT2 -> DSP48_0_C26 , 
  pip DSP_X10Y48 IMUX_B23_INT2 -> DSP48_0_C27 , 
  pip DSP_X10Y48 IMUX_B24_INT2 -> DSP48_0_OPMODE3 , 
  pip DSP_X10Y48 IMUX_B26_INT2 -> DSP48_0_B17 , 
  pip DSP_X10Y48 IMUX_B27_INT2 -> DSP48_0_A17 , 
  pip DSP_X10Y48 IMUX_B4_INT2 -> DSP48_0_A8 , 
  pip DSP_X10Y48 IMUX_B5_INT2 -> DSP48_0_A9 , 
  pip DSP_X10Y48 IMUX_B6_INT2 -> DSP48_0_A10 , 
  pip DSP_X10Y48 IMUX_B7_INT2 -> DSP48_0_A11 , 
  pip DSP_X10Y48 SR_B0_INT2 -> DSP48_0_RSTC , 
  pip DSP_X10Y48 SR_B1_INT2 -> DSP48_0_RSTCARRYIN , 
  pip DSP_X10Y48 SR_B2_INT2 -> DSP48_0_RSTCTRL , 
  pip INT_X10Y50 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y50 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y50 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y50 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y50 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y50 BOUNCE0 -> IMUX_B24 , 
  pip INT_X10Y50 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y50 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y50 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y50 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y50 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y50 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y50 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y50 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y50 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y50 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y50 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y50 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y50 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y50 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y50 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y50 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y50 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y50 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y50 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y50 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y50 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y50 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y50 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y50 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y50 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y50 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y50 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_41" gnd, 
  outpin "XDL_DUMMY_INT_X10Y51_TIEOFF_X10Y51" HARD0 ,
  inpin "iDsp__3__" A12 ,
  inpin "iDsp__3__" A13 ,
  inpin "iDsp__3__" A14 ,
  inpin "iDsp__3__" A15 ,
  inpin "iDsp__3__" B12 ,
  inpin "iDsp__3__" B13 ,
  inpin "iDsp__3__" B14 ,
  inpin "iDsp__3__" B15 ,
  inpin "iDsp__3__" C12 ,
  inpin "iDsp__3__" C13 ,
  inpin "iDsp__3__" C14 ,
  inpin "iDsp__3__" C15 ,
  inpin "iDsp__3__" C28 ,
  inpin "iDsp__3__" C29 ,
  inpin "iDsp__3__" C30 ,
  inpin "iDsp__3__" C31 ,
  inpin "iDsp__3__" C44 ,
  inpin "iDsp__3__" C45 ,
  inpin "iDsp__3__" C46 ,
  inpin "iDsp__3__" C47 ,
  inpin "iDsp__3__" OPMODE6 ,
  inpin "iDsp__3__" SUBTRACT ,
  pip DSP_X10Y48 BYP_INT_B0_INT3 -> DSP48_0_C44 , 
  pip DSP_X10Y48 BYP_INT_B1_INT3 -> DSP48_0_C45 , 
  pip DSP_X10Y48 BYP_INT_B2_INT3 -> DSP48_0_C46 , 
  pip DSP_X10Y48 BYP_INT_B3_INT3 -> DSP48_0_C47 , 
  pip DSP_X10Y48 IMUX_B12_INT3 -> DSP48_0_B12 , 
  pip DSP_X10Y48 IMUX_B13_INT3 -> DSP48_0_B13 , 
  pip DSP_X10Y48 IMUX_B14_INT3 -> DSP48_0_B14 , 
  pip DSP_X10Y48 IMUX_B15_INT3 -> DSP48_0_B15 , 
  pip DSP_X10Y48 IMUX_B16_INT3 -> DSP48_0_C12 , 
  pip DSP_X10Y48 IMUX_B17_INT3 -> DSP48_0_C13 , 
  pip DSP_X10Y48 IMUX_B18_INT3 -> DSP48_0_C14 , 
  pip DSP_X10Y48 IMUX_B19_INT3 -> DSP48_0_C15 , 
  pip DSP_X10Y48 IMUX_B20_INT3 -> DSP48_0_C28 , 
  pip DSP_X10Y48 IMUX_B21_INT3 -> DSP48_0_C29 , 
  pip DSP_X10Y48 IMUX_B22_INT3 -> DSP48_0_C30 , 
  pip DSP_X10Y48 IMUX_B23_INT3 -> DSP48_0_C31 , 
  pip DSP_X10Y48 IMUX_B29_INT3 -> DSP48_0_SUBTRACT , 
  pip DSP_X10Y48 IMUX_B31_INT3 -> DSP48_0_OPMODE6 , 
  pip DSP_X10Y48 IMUX_B4_INT3 -> DSP48_0_A12 , 
  pip DSP_X10Y48 IMUX_B5_INT3 -> DSP48_0_A13 , 
  pip DSP_X10Y48 IMUX_B6_INT3 -> DSP48_0_A14 , 
  pip DSP_X10Y48 IMUX_B7_INT3 -> DSP48_0_A15 , 
  pip INT_X10Y51 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y51 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y51 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y51 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y51 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y51 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y51 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y51 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y51 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y51 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y51 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y51 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y51 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y51 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y51 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y51 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y51 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y51 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y51 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y51 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y51 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y51 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y51 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y51 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y51 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y51 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_42" gnd, 
  outpin "XDL_DUMMY_INT_X10Y52_TIEOFF_X10Y52" HARD0 ,
  inpin "iDsp__4__" A0 ,
  inpin "iDsp__4__" A1 ,
  inpin "iDsp__4__" A2 ,
  inpin "iDsp__4__" A3 ,
  inpin "iDsp__4__" B1 ,
  inpin "iDsp__4__" B2 ,
  inpin "iDsp__4__" B3 ,
  inpin "iDsp__4__" C16 ,
  inpin "iDsp__4__" C17 ,
  inpin "iDsp__4__" C18 ,
  inpin "iDsp__4__" C19 ,
  inpin "iDsp__4__" C32 ,
  inpin "iDsp__4__" C33 ,
  inpin "iDsp__4__" C34 ,
  inpin "iDsp__4__" C35 ,
  pip DSP_X10Y52 BYP_INT_B0_INT0 -> DSP48_1_C32 , 
  pip DSP_X10Y52 BYP_INT_B1_INT0 -> DSP48_1_C33 , 
  pip DSP_X10Y52 BYP_INT_B2_INT0 -> DSP48_1_C34 , 
  pip DSP_X10Y52 BYP_INT_B3_INT0 -> DSP48_1_C35 , 
  pip DSP_X10Y52 IMUX_B0_INT0 -> DSP48_1_A0 , 
  pip DSP_X10Y52 IMUX_B10_INT0 -> DSP48_1_B2 , 
  pip DSP_X10Y52 IMUX_B11_INT0 -> DSP48_1_B3 , 
  pip DSP_X10Y52 IMUX_B1_INT0 -> DSP48_1_A1 , 
  pip DSP_X10Y52 IMUX_B20_INT0 -> DSP48_1_C16 , 
  pip DSP_X10Y52 IMUX_B21_INT0 -> DSP48_1_C17 , 
  pip DSP_X10Y52 IMUX_B22_INT0 -> DSP48_1_C18 , 
  pip DSP_X10Y52 IMUX_B23_INT0 -> DSP48_1_C19 , 
  pip DSP_X10Y52 IMUX_B2_INT0 -> DSP48_1_A2 , 
  pip DSP_X10Y52 IMUX_B3_INT0 -> DSP48_1_A3 , 
  pip DSP_X10Y52 IMUX_B9_INT0 -> DSP48_1_B1 , 
  pip INT_X10Y52 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y52 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y52 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y52 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y52 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y52 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y52 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y52 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y52 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y52 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y52 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y52 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y52 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y52 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y52 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y52 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y52 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y52 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y52 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_43" gnd, 
  outpin "XDL_DUMMY_INT_X10Y53_TIEOFF_X10Y53" HARD0 ,
  inpin "iDsp__4__" A16 ,
  inpin "iDsp__4__" A4 ,
  inpin "iDsp__4__" A5 ,
  inpin "iDsp__4__" A6 ,
  inpin "iDsp__4__" A7 ,
  inpin "iDsp__4__" B16 ,
  inpin "iDsp__4__" B4 ,
  inpin "iDsp__4__" B5 ,
  inpin "iDsp__4__" B6 ,
  inpin "iDsp__4__" B7 ,
  inpin "iDsp__4__" C20 ,
  inpin "iDsp__4__" C21 ,
  inpin "iDsp__4__" C22 ,
  inpin "iDsp__4__" C23 ,
  inpin "iDsp__4__" C36 ,
  inpin "iDsp__4__" C37 ,
  inpin "iDsp__4__" C38 ,
  inpin "iDsp__4__" C39 ,
  inpin "iDsp__4__" C5 ,
  inpin "iDsp__4__" C6 ,
  inpin "iDsp__4__" C7 ,
  inpin "iDsp__4__" CARRYIN ,
  inpin "iDsp__4__" CARRYINSEL0 ,
  inpin "iDsp__4__" CARRYINSEL1 ,
  inpin "iDsp__4__" CEA ,
  inpin "iDsp__4__" CEB ,
  inpin "iDsp__4__" CEM ,
  inpin "iDsp__4__" CEP ,
  inpin "iDsp__4__" OPMODE2 ,
  inpin "iDsp__4__" RSTA ,
  inpin "iDsp__4__" RSTB ,
  inpin "iDsp__4__" RSTM ,
  inpin "iDsp__4__" RSTP ,
  pip DSP_X10Y52 BYP_INT_B0_INT1 -> DSP48_1_C36 , 
  pip DSP_X10Y52 BYP_INT_B1_INT1 -> DSP48_1_C37 , 
  pip DSP_X10Y52 BYP_INT_B2_INT1 -> DSP48_1_C38 , 
  pip DSP_X10Y52 BYP_INT_B3_INT1 -> DSP48_1_C39 , 
  pip DSP_X10Y52 CE_B0_INT1 -> DSP48_1_CEA , 
  pip DSP_X10Y52 CE_B1_INT1 -> DSP48_1_CEB , 
  pip DSP_X10Y52 CE_B2_INT1 -> DSP48_1_CEM , 
  pip DSP_X10Y52 CE_B3_INT1 -> DSP48_1_CEP , 
  pip DSP_X10Y52 IMUX_B0_INT1 -> DSP48_1_A4 , 
  pip DSP_X10Y52 IMUX_B10_INT1 -> DSP48_1_B6 , 
  pip DSP_X10Y52 IMUX_B11_INT1 -> DSP48_1_B7 , 
  pip DSP_X10Y52 IMUX_B17_INT1 -> DSP48_1_C5 , 
  pip DSP_X10Y52 IMUX_B18_INT1 -> DSP48_1_C6 , 
  pip DSP_X10Y52 IMUX_B19_INT1 -> DSP48_1_C7 , 
  pip DSP_X10Y52 IMUX_B1_INT1 -> DSP48_1_A5 , 
  pip DSP_X10Y52 IMUX_B20_INT1 -> DSP48_1_C20 , 
  pip DSP_X10Y52 IMUX_B21_INT1 -> DSP48_1_C21 , 
  pip DSP_X10Y52 IMUX_B22_INT1 -> DSP48_1_C22 , 
  pip DSP_X10Y52 IMUX_B23_INT1 -> DSP48_1_C23 , 
  pip DSP_X10Y52 IMUX_B25_INT1 -> DSP48_1_OPMODE2 , 
  pip DSP_X10Y52 IMUX_B26_INT1 -> DSP48_1_B16 , 
  pip DSP_X10Y52 IMUX_B27_INT1 -> DSP48_1_A16 , 
  pip DSP_X10Y52 IMUX_B29_INT1 -> DSP48_1_CARRYIN , 
  pip DSP_X10Y52 IMUX_B2_INT1 -> DSP48_1_A6 , 
  pip DSP_X10Y52 IMUX_B30_INT1 -> DSP48_1_CARRYINSEL0 , 
  pip DSP_X10Y52 IMUX_B31_INT1 -> DSP48_1_CARRYINSEL1 , 
  pip DSP_X10Y52 IMUX_B3_INT1 -> DSP48_1_A7 , 
  pip DSP_X10Y52 IMUX_B8_INT1 -> DSP48_1_B4 , 
  pip DSP_X10Y52 IMUX_B9_INT1 -> DSP48_1_B5 , 
  pip DSP_X10Y52 SR_B0_INT1 -> DSP48_1_RSTA , 
  pip DSP_X10Y52 SR_B1_INT1 -> DSP48_1_RSTB , 
  pip DSP_X10Y52 SR_B2_INT1 -> DSP48_1_RSTM , 
  pip DSP_X10Y52 SR_B3_INT1 -> DSP48_1_RSTP , 
  pip INT_X10Y53 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y53 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y53 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y53 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y53 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y53 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y53 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y53 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y53 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y53 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y53 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y53 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y53 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y53 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y53 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y53 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y53 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y53 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y53 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y53 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y53 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y53 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y53 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y53 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y53 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y53 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y53 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y53 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y53 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y53 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y53 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y53 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y53 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y53 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y53 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y53 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y53 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_44" gnd, 
  outpin "XDL_DUMMY_INT_X10Y54_TIEOFF_X10Y54" HARD0 ,
  inpin "iDsp__4__" A10 ,
  inpin "iDsp__4__" A11 ,
  inpin "iDsp__4__" A8 ,
  inpin "iDsp__4__" A9 ,
  inpin "iDsp__4__" B10 ,
  inpin "iDsp__4__" B11 ,
  inpin "iDsp__4__" B8 ,
  inpin "iDsp__4__" B9 ,
  inpin "iDsp__4__" C10 ,
  inpin "iDsp__4__" C11 ,
  inpin "iDsp__4__" C24 ,
  inpin "iDsp__4__" C25 ,
  inpin "iDsp__4__" C26 ,
  inpin "iDsp__4__" C27 ,
  inpin "iDsp__4__" C40 ,
  inpin "iDsp__4__" C41 ,
  inpin "iDsp__4__" C42 ,
  inpin "iDsp__4__" C43 ,
  inpin "iDsp__4__" C8 ,
  inpin "iDsp__4__" C9 ,
  inpin "iDsp__4__" CEC ,
  inpin "iDsp__4__" OPMODE3 ,
  inpin "iDsp__4__" RSTC ,
  inpin "iDsp__4__" SUBTRACT ,
  pip DSP_X10Y52 BYP_INT_B0_INT2 -> DSP48_1_C40 , 
  pip DSP_X10Y52 BYP_INT_B1_INT2 -> DSP48_1_C41 , 
  pip DSP_X10Y52 BYP_INT_B2_INT2 -> DSP48_1_C42 , 
  pip DSP_X10Y52 BYP_INT_B3_INT2 -> DSP48_1_C43 , 
  pip DSP_X10Y52 CE_B0_INT2 -> DSP48_1_CEC , 
  pip DSP_X10Y52 IMUX_B0_INT2 -> DSP48_1_A8 , 
  pip DSP_X10Y52 IMUX_B10_INT2 -> DSP48_1_B10 , 
  pip DSP_X10Y52 IMUX_B11_INT2 -> DSP48_1_B11 , 
  pip DSP_X10Y52 IMUX_B16_INT2 -> DSP48_1_C8 , 
  pip DSP_X10Y52 IMUX_B17_INT2 -> DSP48_1_C9 , 
  pip DSP_X10Y52 IMUX_B18_INT2 -> DSP48_1_C10 , 
  pip DSP_X10Y52 IMUX_B19_INT2 -> DSP48_1_C11 , 
  pip DSP_X10Y52 IMUX_B1_INT2 -> DSP48_1_A9 , 
  pip DSP_X10Y52 IMUX_B20_INT2 -> DSP48_1_C24 , 
  pip DSP_X10Y52 IMUX_B21_INT2 -> DSP48_1_C25 , 
  pip DSP_X10Y52 IMUX_B22_INT2 -> DSP48_1_C26 , 
  pip DSP_X10Y52 IMUX_B23_INT2 -> DSP48_1_C27 , 
  pip DSP_X10Y52 IMUX_B29_INT2 -> DSP48_1_SUBTRACT , 
  pip DSP_X10Y52 IMUX_B2_INT2 -> DSP48_1_A10 , 
  pip DSP_X10Y52 IMUX_B30_INT2 -> DSP48_1_OPMODE3 , 
  pip DSP_X10Y52 IMUX_B3_INT2 -> DSP48_1_A11 , 
  pip DSP_X10Y52 IMUX_B8_INT2 -> DSP48_1_B8 , 
  pip DSP_X10Y52 IMUX_B9_INT2 -> DSP48_1_B9 , 
  pip DSP_X10Y52 SR_B0_INT2 -> DSP48_1_RSTC , 
  pip INT_X10Y54 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y54 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y54 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y54 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y54 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y54 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y54 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y54 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y54 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y54 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y54 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y54 BOUNCE1 -> SR_B0 , 
  pip INT_X10Y54 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y54 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y54 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y54 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y54 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y54 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y54 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y54 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y54 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y54 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y54 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y54 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y54 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y54 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y54 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y54 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_45" gnd, 
  outpin "XDL_DUMMY_INT_X10Y55_TIEOFF_X10Y55" HARD0 ,
  inpin "iDsp__4__" A12 ,
  inpin "iDsp__4__" A13 ,
  inpin "iDsp__4__" A14 ,
  inpin "iDsp__4__" A15 ,
  inpin "iDsp__4__" A17 ,
  inpin "iDsp__4__" B12 ,
  inpin "iDsp__4__" B13 ,
  inpin "iDsp__4__" B14 ,
  inpin "iDsp__4__" B15 ,
  inpin "iDsp__4__" B17 ,
  inpin "iDsp__4__" C12 ,
  inpin "iDsp__4__" C13 ,
  inpin "iDsp__4__" C14 ,
  inpin "iDsp__4__" C15 ,
  inpin "iDsp__4__" C28 ,
  inpin "iDsp__4__" C29 ,
  inpin "iDsp__4__" C30 ,
  inpin "iDsp__4__" C31 ,
  inpin "iDsp__4__" C44 ,
  inpin "iDsp__4__" C45 ,
  inpin "iDsp__4__" C46 ,
  inpin "iDsp__4__" C47 ,
  inpin "iDsp__4__" CECINSUB ,
  inpin "iDsp__4__" CECTRL ,
  inpin "iDsp__4__" OPMODE6 ,
  inpin "iDsp__4__" RSTCARRYIN ,
  inpin "iDsp__4__" RSTCTRL ,
  pip DSP_X10Y52 BYP_INT_B0_INT3 -> DSP48_1_C44 , 
  pip DSP_X10Y52 BYP_INT_B1_INT3 -> DSP48_1_C45 , 
  pip DSP_X10Y52 BYP_INT_B2_INT3 -> DSP48_1_C46 , 
  pip DSP_X10Y52 BYP_INT_B3_INT3 -> DSP48_1_C47 , 
  pip DSP_X10Y52 CE_B1_INT3 -> DSP48_1_CECTRL , 
  pip DSP_X10Y52 CE_B2_INT3 -> DSP48_1_CECINSUB , 
  pip DSP_X10Y52 IMUX_B0_INT3 -> DSP48_1_A12 , 
  pip DSP_X10Y52 IMUX_B10_INT3 -> DSP48_1_B14 , 
  pip DSP_X10Y52 IMUX_B11_INT3 -> DSP48_1_B15 , 
  pip DSP_X10Y52 IMUX_B16_INT3 -> DSP48_1_C12 , 
  pip DSP_X10Y52 IMUX_B17_INT3 -> DSP48_1_C13 , 
  pip DSP_X10Y52 IMUX_B18_INT3 -> DSP48_1_C14 , 
  pip DSP_X10Y52 IMUX_B19_INT3 -> DSP48_1_C15 , 
  pip DSP_X10Y52 IMUX_B1_INT3 -> DSP48_1_A13 , 
  pip DSP_X10Y52 IMUX_B20_INT3 -> DSP48_1_C28 , 
  pip DSP_X10Y52 IMUX_B21_INT3 -> DSP48_1_C29 , 
  pip DSP_X10Y52 IMUX_B22_INT3 -> DSP48_1_C30 , 
  pip DSP_X10Y52 IMUX_B23_INT3 -> DSP48_1_C31 , 
  pip DSP_X10Y52 IMUX_B25_INT3 -> DSP48_1_OPMODE6 , 
  pip DSP_X10Y52 IMUX_B26_INT3 -> DSP48_1_B17 , 
  pip DSP_X10Y52 IMUX_B27_INT3 -> DSP48_1_A17 , 
  pip DSP_X10Y52 IMUX_B2_INT3 -> DSP48_1_A14 , 
  pip DSP_X10Y52 IMUX_B3_INT3 -> DSP48_1_A15 , 
  pip DSP_X10Y52 IMUX_B8_INT3 -> DSP48_1_B12 , 
  pip DSP_X10Y52 IMUX_B9_INT3 -> DSP48_1_B13 , 
  pip DSP_X10Y52 SR_B0_INT3 -> DSP48_1_RSTCARRYIN , 
  pip DSP_X10Y52 SR_B1_INT3 -> DSP48_1_RSTCTRL , 
  pip INT_X10Y55 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y55 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y55 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y55 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y55 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y55 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y55 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y55 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y55 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y55 BOUNCE1 -> IMUX_B25 , 
  pip INT_X10Y55 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y55 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y55 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y55 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y55 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y55 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y55 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y55 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y55 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y55 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y55 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y55 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y55 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y55 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y55 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y55 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y55 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y55 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y55 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y55 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y55 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_46" gnd, 
  outpin "XDL_DUMMY_INT_X10Y56_TIEOFF_X10Y56" HARD0 ,
  inpin "iDsp__2__" A0 ,
  inpin "iDsp__2__" A1 ,
  inpin "iDsp__2__" A16 ,
  inpin "iDsp__2__" A2 ,
  inpin "iDsp__2__" A3 ,
  inpin "iDsp__2__" B1 ,
  inpin "iDsp__2__" B16 ,
  inpin "iDsp__2__" B2 ,
  inpin "iDsp__2__" B3 ,
  inpin "iDsp__2__" C16 ,
  inpin "iDsp__2__" C17 ,
  inpin "iDsp__2__" C18 ,
  inpin "iDsp__2__" C19 ,
  inpin "iDsp__2__" C32 ,
  inpin "iDsp__2__" C33 ,
  inpin "iDsp__2__" C34 ,
  inpin "iDsp__2__" C35 ,
  inpin "iDsp__2__" CARRYIN ,
  inpin "iDsp__2__" CARRYINSEL0 ,
  inpin "iDsp__2__" CARRYINSEL1 ,
  inpin "iDsp__2__" CEA ,
  inpin "iDsp__2__" CEB ,
  inpin "iDsp__2__" CEM ,
  inpin "iDsp__2__" CEP ,
  inpin "iDsp__2__" RSTA ,
  inpin "iDsp__2__" RSTB ,
  inpin "iDsp__2__" RSTM ,
  inpin "iDsp__2__" RSTP ,
  pip DSP_X10Y56 BYP_INT_B0_INT0 -> DSP48_0_C32 , 
  pip DSP_X10Y56 BYP_INT_B1_INT0 -> DSP48_0_C33 , 
  pip DSP_X10Y56 BYP_INT_B2_INT0 -> DSP48_0_C34 , 
  pip DSP_X10Y56 BYP_INT_B3_INT0 -> DSP48_0_C35 , 
  pip DSP_X10Y56 CE_B0_INT0 -> DSP48_0_CEA , 
  pip DSP_X10Y56 CE_B1_INT0 -> DSP48_0_CEB , 
  pip DSP_X10Y56 CE_B2_INT0 -> DSP48_0_CEM , 
  pip DSP_X10Y56 CE_B3_INT0 -> DSP48_0_CEP , 
  pip DSP_X10Y56 IMUX_B13_INT0 -> DSP48_0_B1 , 
  pip DSP_X10Y56 IMUX_B14_INT0 -> DSP48_0_B2 , 
  pip DSP_X10Y56 IMUX_B15_INT0 -> DSP48_0_B3 , 
  pip DSP_X10Y56 IMUX_B20_INT0 -> DSP48_0_C16 , 
  pip DSP_X10Y56 IMUX_B21_INT0 -> DSP48_0_C17 , 
  pip DSP_X10Y56 IMUX_B22_INT0 -> DSP48_0_C18 , 
  pip DSP_X10Y56 IMUX_B23_INT0 -> DSP48_0_C19 , 
  pip DSP_X10Y56 IMUX_B26_INT0 -> DSP48_0_B16 , 
  pip DSP_X10Y56 IMUX_B27_INT0 -> DSP48_0_A16 , 
  pip DSP_X10Y56 IMUX_B29_INT0 -> DSP48_0_CARRYIN , 
  pip DSP_X10Y56 IMUX_B30_INT0 -> DSP48_0_CARRYINSEL0 , 
  pip DSP_X10Y56 IMUX_B31_INT0 -> DSP48_0_CARRYINSEL1 , 
  pip DSP_X10Y56 IMUX_B4_INT0 -> DSP48_0_A0 , 
  pip DSP_X10Y56 IMUX_B5_INT0 -> DSP48_0_A1 , 
  pip DSP_X10Y56 IMUX_B6_INT0 -> DSP48_0_A2 , 
  pip DSP_X10Y56 IMUX_B7_INT0 -> DSP48_0_A3 , 
  pip DSP_X10Y56 SR_B0_INT0 -> DSP48_0_RSTA , 
  pip DSP_X10Y56 SR_B1_INT0 -> DSP48_0_RSTB , 
  pip DSP_X10Y56 SR_B2_INT0 -> DSP48_0_RSTM , 
  pip DSP_X10Y56 SR_B3_INT0 -> DSP48_0_RSTP , 
  pip INT_X10Y56 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y56 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y56 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y56 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y56 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y56 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y56 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y56 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y56 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y56 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y56 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y56 BOUNCE2 -> CE_B1 , 
  pip INT_X10Y56 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y56 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y56 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y56 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y56 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y56 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y56 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y56 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y56 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y56 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y56 BOUNCE2 -> SR_B3 , 
  pip INT_X10Y56 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y56 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y56 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y56 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y56 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y56 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y56 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y56 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y56 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_47" gnd, 
  outpin "XDL_DUMMY_INT_X10Y57_TIEOFF_X10Y57" HARD0 ,
  inpin "iDsp__2__" A4 ,
  inpin "iDsp__2__" A5 ,
  inpin "iDsp__2__" A6 ,
  inpin "iDsp__2__" A7 ,
  inpin "iDsp__2__" B4 ,
  inpin "iDsp__2__" B5 ,
  inpin "iDsp__2__" B6 ,
  inpin "iDsp__2__" B7 ,
  inpin "iDsp__2__" C20 ,
  inpin "iDsp__2__" C21 ,
  inpin "iDsp__2__" C22 ,
  inpin "iDsp__2__" C23 ,
  inpin "iDsp__2__" C36 ,
  inpin "iDsp__2__" C37 ,
  inpin "iDsp__2__" C38 ,
  inpin "iDsp__2__" C39 ,
  inpin "iDsp__2__" C4 ,
  inpin "iDsp__2__" C5 ,
  inpin "iDsp__2__" C6 ,
  inpin "iDsp__2__" C7 ,
  inpin "iDsp__2__" OPMODE2 ,
  pip DSP_X10Y56 BYP_INT_B0_INT1 -> DSP48_0_C36 , 
  pip DSP_X10Y56 BYP_INT_B1_INT1 -> DSP48_0_C37 , 
  pip DSP_X10Y56 BYP_INT_B2_INT1 -> DSP48_0_C38 , 
  pip DSP_X10Y56 BYP_INT_B3_INT1 -> DSP48_0_C39 , 
  pip DSP_X10Y56 IMUX_B12_INT1 -> DSP48_0_B4 , 
  pip DSP_X10Y56 IMUX_B13_INT1 -> DSP48_0_B5 , 
  pip DSP_X10Y56 IMUX_B14_INT1 -> DSP48_0_B6 , 
  pip DSP_X10Y56 IMUX_B15_INT1 -> DSP48_0_B7 , 
  pip DSP_X10Y56 IMUX_B16_INT1 -> DSP48_0_C4 , 
  pip DSP_X10Y56 IMUX_B17_INT1 -> DSP48_0_C5 , 
  pip DSP_X10Y56 IMUX_B18_INT1 -> DSP48_0_C6 , 
  pip DSP_X10Y56 IMUX_B19_INT1 -> DSP48_0_C7 , 
  pip DSP_X10Y56 IMUX_B20_INT1 -> DSP48_0_C20 , 
  pip DSP_X10Y56 IMUX_B21_INT1 -> DSP48_0_C21 , 
  pip DSP_X10Y56 IMUX_B22_INT1 -> DSP48_0_C22 , 
  pip DSP_X10Y56 IMUX_B23_INT1 -> DSP48_0_C23 , 
  pip DSP_X10Y56 IMUX_B28_INT1 -> DSP48_0_OPMODE2 , 
  pip DSP_X10Y56 IMUX_B4_INT1 -> DSP48_0_A4 , 
  pip DSP_X10Y56 IMUX_B5_INT1 -> DSP48_0_A5 , 
  pip DSP_X10Y56 IMUX_B6_INT1 -> DSP48_0_A6 , 
  pip DSP_X10Y56 IMUX_B7_INT1 -> DSP48_0_A7 , 
  pip INT_X10Y57 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y57 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y57 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y57 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y57 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y57 BOUNCE0 -> IMUX_B28 , 
  pip INT_X10Y57 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y57 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y57 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y57 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y57 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y57 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y57 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y57 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y57 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y57 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y57 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y57 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y57 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y57 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y57 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y57 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y57 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y57 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y57 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_48" gnd, 
  outpin "XDL_DUMMY_INT_X10Y58_TIEOFF_X10Y58" HARD0 ,
  inpin "iDsp__2__" A10 ,
  inpin "iDsp__2__" A11 ,
  inpin "iDsp__2__" A17 ,
  inpin "iDsp__2__" A8 ,
  inpin "iDsp__2__" A9 ,
  inpin "iDsp__2__" B10 ,
  inpin "iDsp__2__" B11 ,
  inpin "iDsp__2__" B17 ,
  inpin "iDsp__2__" B8 ,
  inpin "iDsp__2__" B9 ,
  inpin "iDsp__2__" C10 ,
  inpin "iDsp__2__" C11 ,
  inpin "iDsp__2__" C24 ,
  inpin "iDsp__2__" C25 ,
  inpin "iDsp__2__" C26 ,
  inpin "iDsp__2__" C27 ,
  inpin "iDsp__2__" C40 ,
  inpin "iDsp__2__" C41 ,
  inpin "iDsp__2__" C42 ,
  inpin "iDsp__2__" C43 ,
  inpin "iDsp__2__" C8 ,
  inpin "iDsp__2__" C9 ,
  inpin "iDsp__2__" CEC ,
  inpin "iDsp__2__" CECINSUB ,
  inpin "iDsp__2__" CECTRL ,
  inpin "iDsp__2__" OPMODE3 ,
  inpin "iDsp__2__" RSTC ,
  inpin "iDsp__2__" RSTCARRYIN ,
  inpin "iDsp__2__" RSTCTRL ,
  pip DSP_X10Y56 BYP_INT_B0_INT2 -> DSP48_0_C40 , 
  pip DSP_X10Y56 BYP_INT_B1_INT2 -> DSP48_0_C41 , 
  pip DSP_X10Y56 BYP_INT_B2_INT2 -> DSP48_0_C42 , 
  pip DSP_X10Y56 BYP_INT_B3_INT2 -> DSP48_0_C43 , 
  pip DSP_X10Y56 CE_B0_INT2 -> DSP48_0_CEC , 
  pip DSP_X10Y56 CE_B2_INT2 -> DSP48_0_CECTRL , 
  pip DSP_X10Y56 CE_B3_INT2 -> DSP48_0_CECINSUB , 
  pip DSP_X10Y56 IMUX_B12_INT2 -> DSP48_0_B8 , 
  pip DSP_X10Y56 IMUX_B13_INT2 -> DSP48_0_B9 , 
  pip DSP_X10Y56 IMUX_B14_INT2 -> DSP48_0_B10 , 
  pip DSP_X10Y56 IMUX_B15_INT2 -> DSP48_0_B11 , 
  pip DSP_X10Y56 IMUX_B16_INT2 -> DSP48_0_C8 , 
  pip DSP_X10Y56 IMUX_B17_INT2 -> DSP48_0_C9 , 
  pip DSP_X10Y56 IMUX_B18_INT2 -> DSP48_0_C10 , 
  pip DSP_X10Y56 IMUX_B19_INT2 -> DSP48_0_C11 , 
  pip DSP_X10Y56 IMUX_B20_INT2 -> DSP48_0_C24 , 
  pip DSP_X10Y56 IMUX_B21_INT2 -> DSP48_0_C25 , 
  pip DSP_X10Y56 IMUX_B22_INT2 -> DSP48_0_C26 , 
  pip DSP_X10Y56 IMUX_B23_INT2 -> DSP48_0_C27 , 
  pip DSP_X10Y56 IMUX_B24_INT2 -> DSP48_0_OPMODE3 , 
  pip DSP_X10Y56 IMUX_B26_INT2 -> DSP48_0_B17 , 
  pip DSP_X10Y56 IMUX_B27_INT2 -> DSP48_0_A17 , 
  pip DSP_X10Y56 IMUX_B4_INT2 -> DSP48_0_A8 , 
  pip DSP_X10Y56 IMUX_B5_INT2 -> DSP48_0_A9 , 
  pip DSP_X10Y56 IMUX_B6_INT2 -> DSP48_0_A10 , 
  pip DSP_X10Y56 IMUX_B7_INT2 -> DSP48_0_A11 , 
  pip DSP_X10Y56 SR_B0_INT2 -> DSP48_0_RSTC , 
  pip DSP_X10Y56 SR_B1_INT2 -> DSP48_0_RSTCARRYIN , 
  pip DSP_X10Y56 SR_B2_INT2 -> DSP48_0_RSTCTRL , 
  pip INT_X10Y58 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y58 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y58 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y58 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y58 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y58 BOUNCE0 -> IMUX_B24 , 
  pip INT_X10Y58 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y58 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y58 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y58 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y58 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y58 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y58 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y58 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y58 BOUNCE2 -> CE_B2 , 
  pip INT_X10Y58 BOUNCE2 -> CE_B3 , 
  pip INT_X10Y58 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y58 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y58 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y58 BOUNCE2 -> IMUX_B26 , 
  pip INT_X10Y58 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y58 BOUNCE2 -> SR_B0 , 
  pip INT_X10Y58 BOUNCE2 -> SR_B1 , 
  pip INT_X10Y58 BOUNCE2 -> SR_B2 , 
  pip INT_X10Y58 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y58 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y58 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y58 BOUNCE3 -> IMUX_B27 , 
  pip INT_X10Y58 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y58 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y58 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y58 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y58 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_49" gnd, 
  outpin "XDL_DUMMY_INT_X10Y34_TIEOFF_X10Y34" HARD0 ,
  inpin "iDsp__9__" A10 ,
  inpin "iDsp__9__" A11 ,
  inpin "iDsp__9__" A8 ,
  inpin "iDsp__9__" A9 ,
  inpin "iDsp__9__" B10 ,
  inpin "iDsp__9__" B11 ,
  inpin "iDsp__9__" B8 ,
  inpin "iDsp__9__" B9 ,
  inpin "iDsp__9__" C24 ,
  inpin "iDsp__9__" C25 ,
  inpin "iDsp__9__" C26 ,
  inpin "iDsp__9__" C27 ,
  inpin "iDsp__9__" C40 ,
  inpin "iDsp__9__" C41 ,
  inpin "iDsp__9__" C42 ,
  inpin "iDsp__9__" C43 ,
  inpin "iDsp__9__" CEC ,
  inpin "iDsp__9__" OPMODE3 ,
  inpin "iDsp__9__" RSTC ,
  inpin "iDsp__9__" SUBTRACT ,
  pip DSP_X10Y32 BYP_INT_B0_INT2 -> DSP48_1_C40 , 
  pip DSP_X10Y32 BYP_INT_B1_INT2 -> DSP48_1_C41 , 
  pip DSP_X10Y32 BYP_INT_B2_INT2 -> DSP48_1_C42 , 
  pip DSP_X10Y32 BYP_INT_B3_INT2 -> DSP48_1_C43 , 
  pip DSP_X10Y32 CE_B0_INT2 -> DSP48_1_CEC , 
  pip DSP_X10Y32 IMUX_B0_INT2 -> DSP48_1_A8 , 
  pip DSP_X10Y32 IMUX_B10_INT2 -> DSP48_1_B10 , 
  pip DSP_X10Y32 IMUX_B11_INT2 -> DSP48_1_B11 , 
  pip DSP_X10Y32 IMUX_B1_INT2 -> DSP48_1_A9 , 
  pip DSP_X10Y32 IMUX_B20_INT2 -> DSP48_1_C24 , 
  pip DSP_X10Y32 IMUX_B21_INT2 -> DSP48_1_C25 , 
  pip DSP_X10Y32 IMUX_B22_INT2 -> DSP48_1_C26 , 
  pip DSP_X10Y32 IMUX_B23_INT2 -> DSP48_1_C27 , 
  pip DSP_X10Y32 IMUX_B29_INT2 -> DSP48_1_SUBTRACT , 
  pip DSP_X10Y32 IMUX_B2_INT2 -> DSP48_1_A10 , 
  pip DSP_X10Y32 IMUX_B30_INT2 -> DSP48_1_OPMODE3 , 
  pip DSP_X10Y32 IMUX_B3_INT2 -> DSP48_1_A11 , 
  pip DSP_X10Y32 IMUX_B8_INT2 -> DSP48_1_B8 , 
  pip DSP_X10Y32 IMUX_B9_INT2 -> DSP48_1_B9 , 
  pip DSP_X10Y32 SR_B0_INT2 -> DSP48_1_RSTC , 
  pip INT_X10Y34 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y34 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y34 BOUNCE0 -> IMUX_B0 , 
  pip INT_X10Y34 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y34 BOUNCE0 -> IMUX_B8 , 
  pip INT_X10Y34 BOUNCE1 -> IMUX_B1 , 
  pip INT_X10Y34 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y34 BOUNCE1 -> IMUX_B29 , 
  pip INT_X10Y34 BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y34 BOUNCE1 -> SR_B0 , 
  pip INT_X10Y34 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y34 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y34 BOUNCE2 -> CE_B0 , 
  pip INT_X10Y34 BOUNCE2 -> IMUX_B10 , 
  pip INT_X10Y34 BOUNCE2 -> IMUX_B2 , 
  pip INT_X10Y34 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y34 BOUNCE2 -> IMUX_B30 , 
  pip INT_X10Y34 BOUNCE3 -> IMUX_B11 , 
  pip INT_X10Y34 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y34 BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y34 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y34 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y34 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y34 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_50" gnd, 
  outpin "XDL_DUMMY_INT_X10Y59_TIEOFF_X10Y59" HARD0 ,
  inpin "iDsp__2__" A12 ,
  inpin "iDsp__2__" A13 ,
  inpin "iDsp__2__" A14 ,
  inpin "iDsp__2__" A15 ,
  inpin "iDsp__2__" B12 ,
  inpin "iDsp__2__" B13 ,
  inpin "iDsp__2__" B14 ,
  inpin "iDsp__2__" B15 ,
  inpin "iDsp__2__" C12 ,
  inpin "iDsp__2__" C13 ,
  inpin "iDsp__2__" C14 ,
  inpin "iDsp__2__" C15 ,
  inpin "iDsp__2__" C28 ,
  inpin "iDsp__2__" C29 ,
  inpin "iDsp__2__" C30 ,
  inpin "iDsp__2__" C31 ,
  inpin "iDsp__2__" C44 ,
  inpin "iDsp__2__" C45 ,
  inpin "iDsp__2__" C46 ,
  inpin "iDsp__2__" C47 ,
  inpin "iDsp__2__" OPMODE6 ,
  pip DSP_X10Y56 BYP_INT_B0_INT3 -> DSP48_0_C44 , 
  pip DSP_X10Y56 BYP_INT_B1_INT3 -> DSP48_0_C45 , 
  pip DSP_X10Y56 BYP_INT_B2_INT3 -> DSP48_0_C46 , 
  pip DSP_X10Y56 BYP_INT_B3_INT3 -> DSP48_0_C47 , 
  pip DSP_X10Y56 IMUX_B12_INT3 -> DSP48_0_B12 , 
  pip DSP_X10Y56 IMUX_B13_INT3 -> DSP48_0_B13 , 
  pip DSP_X10Y56 IMUX_B14_INT3 -> DSP48_0_B14 , 
  pip DSP_X10Y56 IMUX_B15_INT3 -> DSP48_0_B15 , 
  pip DSP_X10Y56 IMUX_B16_INT3 -> DSP48_0_C12 , 
  pip DSP_X10Y56 IMUX_B17_INT3 -> DSP48_0_C13 , 
  pip DSP_X10Y56 IMUX_B18_INT3 -> DSP48_0_C14 , 
  pip DSP_X10Y56 IMUX_B19_INT3 -> DSP48_0_C15 , 
  pip DSP_X10Y56 IMUX_B20_INT3 -> DSP48_0_C28 , 
  pip DSP_X10Y56 IMUX_B21_INT3 -> DSP48_0_C29 , 
  pip DSP_X10Y56 IMUX_B22_INT3 -> DSP48_0_C30 , 
  pip DSP_X10Y56 IMUX_B23_INT3 -> DSP48_0_C31 , 
  pip DSP_X10Y56 IMUX_B31_INT3 -> DSP48_0_OPMODE6 , 
  pip DSP_X10Y56 IMUX_B4_INT3 -> DSP48_0_A12 , 
  pip DSP_X10Y56 IMUX_B5_INT3 -> DSP48_0_A13 , 
  pip DSP_X10Y56 IMUX_B6_INT3 -> DSP48_0_A14 , 
  pip DSP_X10Y56 IMUX_B7_INT3 -> DSP48_0_A15 , 
  pip INT_X10Y59 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X10Y59 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X10Y59 BOUNCE0 -> IMUX_B12 , 
  pip INT_X10Y59 BOUNCE0 -> IMUX_B16 , 
  pip INT_X10Y59 BOUNCE0 -> IMUX_B20 , 
  pip INT_X10Y59 BOUNCE0 -> IMUX_B4 , 
  pip INT_X10Y59 BOUNCE1 -> IMUX_B13 , 
  pip INT_X10Y59 BOUNCE1 -> IMUX_B17 , 
  pip INT_X10Y59 BOUNCE1 -> IMUX_B21 , 
  pip INT_X10Y59 BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y59 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X10Y59 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X10Y59 BOUNCE2 -> IMUX_B14 , 
  pip INT_X10Y59 BOUNCE2 -> IMUX_B18 , 
  pip INT_X10Y59 BOUNCE2 -> IMUX_B22 , 
  pip INT_X10Y59 BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y59 BOUNCE3 -> IMUX_B15 , 
  pip INT_X10Y59 BOUNCE3 -> IMUX_B19 , 
  pip INT_X10Y59 BOUNCE3 -> IMUX_B23 , 
  pip INT_X10Y59 BOUNCE3 -> IMUX_B31 , 
  pip INT_X10Y59 BOUNCE3 -> IMUX_B7 , 
  pip INT_X10Y59 GND_WIRE -> BOUNCE0 , 
  pip INT_X10Y59 GND_WIRE -> BOUNCE1 , 
  pip INT_X10Y59 GND_WIRE -> BOUNCE2 , 
  pip INT_X10Y59 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_51" gnd, 
  outpin "XDL_DUMMY_INT_X9Y30_TIEOFF_X9Y30" HARD0 ,
  inpin "iSlice__10__" F4 ,
  inpin "iSlice__10__" G4 ,
  inpin "iSlice__13__" F4 ,
  inpin "iSlice__13__" G4 ,
  pip CLB_X9Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X9Y30 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X9Y30 BOUNCE0 -> IMUX_B0 , 
  pip INT_X9Y30 BOUNCE0 -> IMUX_B8 , 
  pip INT_X9Y30 BOUNCE3 -> IMUX_B19 , 
  pip INT_X9Y30 BOUNCE3 -> IMUX_B27 , 
  pip INT_X9Y30 GND_WIRE -> BOUNCE0 , 
  pip INT_X9Y30 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_52" gnd, 
  outpin "XDL_DUMMY_INT_X9Y37_TIEOFF_X9Y37" HARD0 ,
  inpin "iSlice__74__" F4 ,
  pip CLB_X9Y37 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X9Y37 BOUNCE3 -> IMUX_B31 , 
  pip INT_X9Y37 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_53" gnd, 
  outpin "XDL_DUMMY_INT_X9Y42_TIEOFF_X9Y42" HARD0 ,
  inpin "iSlice__71__" F4 ,
  pip CLB_X9Y42 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X9Y42 BOUNCE3 -> IMUX_B27 , 
  pip INT_X9Y42 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_54" gnd, 
  outpin "XDL_DUMMY_INT_X8Y30_TIEOFF_X8Y30" HARD0 ,
  inpin "iSlice__14__" F4 ,
  inpin "iSlice__14__" G4 ,
  pip CLB_X8Y30 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X8Y30 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X8Y30 BOUNCE3 -> IMUX_B19 , 
  pip INT_X8Y30 BOUNCE3 -> IMUX_B27 , 
  pip INT_X8Y30 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_55" gnd, 
  outpin "XDL_DUMMY_INT_X8Y31_TIEOFF_X8Y31" HARD0 ,
  inpin "iSlice__17__" F4 ,
  inpin "iSlice__17__" G4 ,
  pip CLB_X8Y31 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y31 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X8Y31 BOUNCE0 -> IMUX_B0 , 
  pip INT_X8Y31 BOUNCE0 -> IMUX_B8 , 
  pip INT_X8Y31 GND_WIRE -> BOUNCE0 , 
  ;
net "GLOBAL_LOGIC0_56" gnd, 
  outpin "XDL_DUMMY_INT_X8Y32_TIEOFF_X8Y32" HARD0 ,
  inpin "iSlice__15__" F4 ,
  inpin "iSlice__15__" G4 ,
  inpin "iSlice__16__" F4 ,
  inpin "iSlice__16__" G4 ,
  pip CLB_X8Y32 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X8Y32 BOUNCE0 -> IMUX_B0 , 
  pip INT_X8Y32 BOUNCE0 -> IMUX_B8 , 
  pip INT_X8Y32 BOUNCE3 -> IMUX_B19 , 
  pip INT_X8Y32 BOUNCE3 -> IMUX_B27 , 
  pip INT_X8Y32 GND_WIRE -> BOUNCE0 , 
  pip INT_X8Y32 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_57" gnd, 
  outpin "XDL_DUMMY_INT_X4Y27_TIEOFF_X4Y27" HARD0 ,
  inpin "iSlice__56__" F4 ,
  pip CLB_X4Y27 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X4Y27 BOUNCE3 -> IMUX_B27 , 
  pip INT_X4Y27 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_58" gnd, 
  outpin "XDL_DUMMY_INT_X13Y25_TIEOFF_X13Y25" HARD0 ,
  inpin "iSlice__60__" G1 ,
  pip CLB_X13Y25 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X13Y25 BOUNCE3 -> IMUX_B7 , 
  pip INT_X13Y25 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_59" gnd, 
  outpin "XDL_DUMMY_INT_X13Y41_TIEOFF_X13Y41" HARD0 ,
  inpin "iSlice__70__" G4 ,
  pip CLB_X13Y41 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X13Y41 BOUNCE3 -> IMUX_B19 , 
  pip INT_X13Y41 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_60" gnd, 
  outpin "XDL_DUMMY_INT_X13Y53_TIEOFF_X13Y53" HARD0 ,
  inpin "iSlice__63__" F1 ,
  pip CLB_X13Y53 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X13Y53 BOUNCE3 -> IMUX_B11 , 
  pip INT_X13Y53 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_61" gnd, 
  outpin "XDL_DUMMY_INT_X22Y33_TIEOFF_X22Y33" HARD0 ,
  inpin "iSlice__674__" BX ,
  pip CLB_X22Y33 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip INT_X22Y33 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X22Y33 GND_WIRE -> BOUNCE0 , 
  ;
net "GLOBAL_LOGIC0_62" gnd, 
  outpin "XDL_DUMMY_INT_X17Y12_TIEOFF_X17Y12" HARD0 ,
  inpin "iSlice__67__" G4 ,
  pip CLB_X17Y12 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X17Y12 BOUNCE3 -> IMUX_B19 , 
  pip INT_X17Y12 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_63" gnd, 
  outpin "XDL_DUMMY_INT_X17Y8_TIEOFF_X17Y8" HARD0 ,
  inpin "iSlice__68__" F4 ,
  pip CLB_X17Y8 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X17Y8 BOUNCE3 -> IMUX_B31 , 
  pip INT_X17Y8 GND_WIRE -> BOUNCE3 , 
  ;
net "GLOBAL_LOGIC0_64" gnd, 
  outpin "XDL_DUMMY_INT_X17Y7_TIEOFF_X17Y7" HARD0 ,
  inpin "iSlice__21__" F3 ,
  inpin "iSlice__21__" G3 ,
  pip CLB_X17Y7 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X17Y7 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X17Y7 BOUNCE1 -> IMUX_B13 , 
  pip INT_X17Y7 BOUNCE1 -> IMUX_B5 , 
  pip INT_X17Y7 GND_WIRE -> BOUNCE1 , 
  ;
net "GLOBAL_LOGIC0_65" gnd, 
  outpin "XDL_DUMMY_INT_X17Y6_TIEOFF_X17Y6" HARD0 ,
  inpin "iSlice__19__" F3 ,
  inpin "iSlice__19__" G3 ,
  inpin "iSlice__20__" F2 ,
  inpin "iSlice__20__" G2 ,
  pip CLB_X17Y6 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X17Y6 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y6 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X17Y6 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X17Y6 BOUNCE1 -> IMUX_B13 , 
  pip INT_X17Y6 BOUNCE1 -> IMUX_B21 , 
  pip INT_X17Y6 BOUNCE1 -> IMUX_B29 , 
  pip INT_X17Y6 BOUNCE1 -> IMUX_B5 , 
  pip INT_X17Y6 GND_WIRE -> BOUNCE1 , 
  ;
net "GLOBAL_LOGIC0_66" gnd, 
  outpin "XDL_DUMMY_CLB_X9Y32_SLICE_X15Y65" Y ,
  inpin "iSlice__11__" F4 ,
  inpin "iSlice__11__" G4 ,
  pip CLB_X9Y32 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y32 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y32 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X9Y32 BEST_LOGIC_OUTS7 -> IMUX_B19 , 
  pip INT_X9Y32 BEST_LOGIC_OUTS7 -> IMUX_B27 , 
  ;
net "GLOBAL_LOGIC0_67" gnd, 
  outpin "XDL_DUMMY_CLB_X8Y31_SLICE_X13Y63" Y ,
  inpin "iSlice__18__" F4 ,
  inpin "iSlice__18__" G4 ,
  pip CLB_X8Y31 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X8Y31 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X8Y31 BEST_LOGIC_OUTS7 -> IMUX_B19 , 
  pip INT_X8Y31 BEST_LOGIC_OUTS7 -> IMUX_B27 , 
  ;
net "GLOBAL_LOGIC0_68" gnd, 
  outpin "XDL_DUMMY_CLB_X14Y28_SLICE_X23Y57" Y ,
  inpin "iSlice__61__" F4 ,
  pip CLB_X14Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y28 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X14Y28 BEST_LOGIC_OUTS7 -> IMUX_B27 , 
  ;
net "GLOBAL_LOGIC1_0" vcc, 
  outpin "XDL_DUMMY_INT_X15Y0_TIEOFF_X15Y0" HARD1 ,
  inpin "XIL_ML_UNUSED_DCM_3" CTLMODE ,
  pip DCM_BOT_X15Y0 CE_B0_INT0 -> DCM_ADV_CTLMODE , 
  pip INT_X15Y0 VCC_WIRE -> CE_B0 , 
  ;
net "GLOBAL_LOGIC1_1" vcc, 
  outpin "XDL_DUMMY_INT_X15Y4_TIEOFF_X15Y4" HARD1 ,
  inpin "XIL_ML_UNUSED_DCM_2" CTLMODE ,
  pip DCM_BOT_X15Y4 CE_B0_INT0 -> DCM_ADV_CTLMODE , 
  pip INT_X15Y4 VCC_WIRE -> CE_B0 , 
  ;
net "GLOBAL_LOGIC1_2" vcc, 
  outpin "XDL_DUMMY_INT_X15Y56_TIEOFF_X15Y56" HARD1 ,
  inpin "XIL_ML_UNUSED_DCM_1" CTLMODE ,
  pip DCM_X15Y56 CE_B0_INT0 -> DCM_ADV_CTLMODE , 
  pip INT_X15Y56 VCC_WIRE -> CE_B0 , 
  ;
net "GLOBAL_LOGIC1_3" vcc, 
  outpin "XDL_DUMMY_INT_X15Y60_TIEOFF_X15Y60" HARD1 ,
  inpin "XIL_ML_UNUSED_DCM_4" CTLMODE ,
  pip DCM_X15Y60 CE_B0_INT0 -> DCM_ADV_CTLMODE , 
  pip INT_X15Y60 VCC_WIRE -> CE_B0 , 
  ;
net "GLOBAL_LOGIC1_4" vcc, 
  outpin "XDL_DUMMY_INT_X9Y34_TIEOFF_X9Y34" HARD1 ,
  inpin "iSlice__190__" CE ,
  pip CLB_X9Y34 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X9Y34 VCC_WIRE -> CE_B2 , 
  ;
net "GLOBAL_LOGIC1_5" vcc, 
  outpin "XDL_DUMMY_INT_X8Y39_TIEOFF_X8Y39" HARD1 ,
  inpin "iSlice__233__" CE ,
  pip CLB_X8Y39 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X8Y39 VCC_WIRE -> CE_B2 , 
  ;
net "GLOBAL_LOGIC1_6" vcc, 
  outpin "XDL_DUMMY_INT_X19Y35_TIEOFF_X19Y35" HARD1 ,
  inpin "iSlice__296__" CE ,
  pip CLB_X19Y35 CE_B3_INT -> CE_PINWIRE3 , 
  pip INT_X19Y35 VCC_WIRE -> CE_B3 , 
  ;
net "GLOBAL_LOGIC1_7" vcc, 
  outpin "XDL_DUMMY_INT_X12Y23_TIEOFF_X12Y23" KEEP1 ,
  inpin "iSlice__24__" BX ,
  pip CLB_X12Y23 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X12Y23 KEEP1_WIRE -> BYP_INT_B5 , 
  ;
net "GLOBAL_LOGIC1_8" vcc, 
  outpin "XDL_DUMMY_INT_X12Y21_TIEOFF_X12Y21" KEEP1 ,
  inpin "iSlice__26__" BX ,
  pip CLB_X12Y21 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X12Y21 KEEP1_WIRE -> BYP_INT_B2 , 
  ;
net "GLOBAL_LOGIC1_9" vcc, 
  outpin "XDL_DUMMY_INT_X15Y0_TIEOFF_X15Y0" KEEP1 ,
  inpin "XIL_ML_UNUSED_DCM_3" PSEN ,
  pip DCM_BOT_X15Y0 IMUX_B4_INT0 -> DCM_ADV_PSEN , 
  pip INT_X15Y0 KEEP1_WIRE -> IMUX_B4 , 
  ;
net "GLOBAL_LOGIC1_10" vcc, 
  outpin "XDL_DUMMY_INT_X15Y24_TIEOFF_X15Y24" KEEP1 ,
  inpin "XIL_ML_PMV" A2 ,
  pip CFG_CENTER_X15Y31 IMUX_B5_INT0 -> PMV_A2 , 
  pip INT_X15Y24 KEEP1_WIRE -> IMUX_B5 , 
  ;
net "GLOBAL_LOGIC1_11" vcc, 
  outpin "XDL_DUMMY_INT_X15Y4_TIEOFF_X15Y4" KEEP1 ,
  inpin "XIL_ML_UNUSED_DCM_2" PSEN ,
  pip DCM_BOT_X15Y4 IMUX_B4_INT0 -> DCM_ADV_PSEN , 
  pip INT_X15Y4 KEEP1_WIRE -> IMUX_B4 , 
  ;
net "GLOBAL_LOGIC1_12" vcc, 
  outpin "XDL_DUMMY_INT_X15Y56_TIEOFF_X15Y56" KEEP1 ,
  inpin "XIL_ML_UNUSED_DCM_1" PSEN ,
  pip DCM_X15Y56 IMUX_B4_INT0 -> DCM_ADV_PSEN , 
  pip INT_X15Y56 KEEP1_WIRE -> IMUX_B4 , 
  ;
net "GLOBAL_LOGIC1_13" vcc, 
  outpin "XDL_DUMMY_INT_X15Y60_TIEOFF_X15Y60" KEEP1 ,
  inpin "XIL_ML_UNUSED_DCM_4" PSEN ,
  pip DCM_X15Y60 IMUX_B4_INT0 -> DCM_ADV_PSEN , 
  pip INT_X15Y60 KEEP1_WIRE -> IMUX_B4 , 
  ;
net "GLOBAL_LOGIC1_14" vcc, 
  outpin "XDL_DUMMY_INT_X11Y39_TIEOFF_X11Y39" KEEP1 ,
  inpin "iSlice__585__" BX ,
  pip CLB_X11Y39 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X11Y39 KEEP1_WIRE -> BYP_INT_B2 , 
  ;
net "GLOBAL_LOGIC1_15" vcc, 
  outpin "XDL_DUMMY_INT_X10Y28_TIEOFF_X10Y28" KEEP1 ,
  inpin "iDsp__10__" B0 ,
  inpin "iDsp__10__" OPMODE0 ,
  pip DSP_X10Y28 IMUX_B28_INT0 -> DSP48_1_OPMODE0 , 
  pip DSP_X10Y28 IMUX_B8_INT0 -> DSP48_1_B0 , 
  pip INT_X10Y28 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X10Y28 KEEP1_WIRE -> IMUX_B8 , 
  ;
net "GLOBAL_LOGIC1_16" vcc, 
  outpin "XDL_DUMMY_INT_X10Y27_TIEOFF_X10Y27" KEEP1 ,
  inpin "iDsp__1__" OPMODE5 ,
  pip DSP_X10Y24 IMUX_B24_INT3 -> DSP48_1_OPMODE5 , 
  pip INT_X10Y27 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_17" vcc, 
  outpin "XDL_DUMMY_INT_X10Y26_TIEOFF_X10Y26" KEEP1 ,
  inpin "iDsp__1__" OPMODE4 ,
  inpin "iDsp__1__" SUBTRACT ,
  pip DSP_X10Y24 IMUX_B29_INT2 -> DSP48_1_SUBTRACT , 
  pip DSP_X10Y24 IMUX_B31_INT2 -> DSP48_1_OPMODE4 , 
  pip INT_X10Y26 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X10Y26 KEEP1_WIRE -> IMUX_B31 , 
  ;
net "GLOBAL_LOGIC1_18" vcc, 
  outpin "XDL_DUMMY_INT_X10Y25_TIEOFF_X10Y25" KEEP1 ,
  inpin "iDsp__1__" OPMODE1 ,
  pip DSP_X10Y24 IMUX_B24_INT1 -> DSP48_1_OPMODE1 , 
  pip INT_X10Y25 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_19" vcc, 
  outpin "XDL_DUMMY_INT_X10Y24_TIEOFF_X10Y24" KEEP1 ,
  inpin "iDsp__1__" B0 ,
  inpin "iDsp__1__" OPMODE0 ,
  pip DSP_X10Y24 IMUX_B28_INT0 -> DSP48_1_OPMODE0 , 
  pip DSP_X10Y24 IMUX_B8_INT0 -> DSP48_1_B0 , 
  pip INT_X10Y24 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X10Y24 KEEP1_WIRE -> IMUX_B8 , 
  ;
net "GLOBAL_LOGIC1_20" vcc, 
  outpin "XDL_DUMMY_INT_X10Y23_TIEOFF_X10Y23" KEEP1 ,
  inpin "iDsp__11__" OPMODE5 ,
  inpin "iDsp__11__" SUBTRACT ,
  pip DSP_X10Y20 IMUX_B29_INT3 -> DSP48_0_SUBTRACT , 
  pip DSP_X10Y20 IMUX_B30_INT3 -> DSP48_0_OPMODE5 , 
  pip INT_X10Y23 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X10Y23 KEEP1_WIRE -> IMUX_B30 , 
  ;
net "GLOBAL_LOGIC1_21" vcc, 
  outpin "XDL_DUMMY_INT_X10Y22_TIEOFF_X10Y22" KEEP1 ,
  inpin "iDsp__11__" OPMODE4 ,
  pip DSP_X10Y20 IMUX_B25_INT2 -> DSP48_0_OPMODE4 , 
  pip INT_X10Y22 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_22" vcc, 
  outpin "XDL_DUMMY_INT_X10Y20_TIEOFF_X10Y20" KEEP1 ,
  inpin "iDsp__11__" B0 ,
  inpin "iDsp__11__" OPMODE0 ,
  inpin "iDsp__11__" OPMODE1 ,
  pip DSP_X10Y20 IMUX_B12_INT0 -> DSP48_0_B0 , 
  pip DSP_X10Y20 IMUX_B24_INT0 -> DSP48_0_OPMODE0 , 
  pip DSP_X10Y20 IMUX_B25_INT0 -> DSP48_0_OPMODE1 , 
  pip INT_X10Y20 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y20 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y20 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_23" vcc, 
  outpin "XDL_DUMMY_INT_X10Y19_TIEOFF_X10Y19" KEEP1 ,
  inpin "iDsp__5__" OPMODE5 ,
  inpin "iDsp__5__" SUBTRACT ,
  pip DSP_X10Y16 IMUX_B29_INT3 -> DSP48_0_SUBTRACT , 
  pip DSP_X10Y16 IMUX_B30_INT3 -> DSP48_0_OPMODE5 , 
  pip INT_X10Y19 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X10Y19 KEEP1_WIRE -> IMUX_B30 , 
  ;
net "GLOBAL_LOGIC1_24" vcc, 
  outpin "XDL_DUMMY_INT_X10Y30_TIEOFF_X10Y30" KEEP1 ,
  inpin "iDsp__10__" OPMODE4 ,
  pip DSP_X10Y28 IMUX_B31_INT2 -> DSP48_1_OPMODE4 , 
  pip INT_X10Y30 KEEP1_WIRE -> IMUX_B31 , 
  ;
net "GLOBAL_LOGIC1_25" vcc, 
  outpin "XDL_DUMMY_INT_X10Y18_TIEOFF_X10Y18" KEEP1 ,
  inpin "iDsp__5__" OPMODE4 ,
  pip DSP_X10Y16 IMUX_B25_INT2 -> DSP48_0_OPMODE4 , 
  pip INT_X10Y18 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_26" vcc, 
  outpin "XDL_DUMMY_INT_X10Y16_TIEOFF_X10Y16" KEEP1 ,
  inpin "iDsp__5__" B0 ,
  inpin "iDsp__5__" OPMODE0 ,
  inpin "iDsp__5__" OPMODE1 ,
  pip DSP_X10Y16 IMUX_B12_INT0 -> DSP48_0_B0 , 
  pip DSP_X10Y16 IMUX_B24_INT0 -> DSP48_0_OPMODE0 , 
  pip DSP_X10Y16 IMUX_B25_INT0 -> DSP48_0_OPMODE1 , 
  pip INT_X10Y16 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y16 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y16 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_27" vcc, 
  outpin "XDL_DUMMY_INT_X10Y15_TIEOFF_X10Y15" KEEP1 ,
  inpin "iDsp__0__" OPMODE5 ,
  pip DSP_X10Y12 IMUX_B24_INT3 -> DSP48_1_OPMODE5 , 
  pip INT_X10Y15 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_28" vcc, 
  outpin "XDL_DUMMY_INT_X10Y14_TIEOFF_X10Y14" KEEP1 ,
  inpin "iDsp__0__" OPMODE4 ,
  inpin "iDsp__0__" SUBTRACT ,
  pip DSP_X10Y12 IMUX_B29_INT2 -> DSP48_1_SUBTRACT , 
  pip DSP_X10Y12 IMUX_B31_INT2 -> DSP48_1_OPMODE4 , 
  pip INT_X10Y14 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X10Y14 KEEP1_WIRE -> IMUX_B31 , 
  ;
net "GLOBAL_LOGIC1_29" vcc, 
  outpin "XDL_DUMMY_INT_X10Y13_TIEOFF_X10Y13" KEEP1 ,
  inpin "iDsp__0__" OPMODE1 ,
  pip DSP_X10Y12 IMUX_B24_INT1 -> DSP48_1_OPMODE1 , 
  pip INT_X10Y13 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_30" vcc, 
  outpin "XDL_DUMMY_INT_X10Y12_TIEOFF_X10Y12" KEEP1 ,
  inpin "iDsp__0__" B0 ,
  inpin "iDsp__0__" OPMODE0 ,
  pip DSP_X10Y12 IMUX_B28_INT0 -> DSP48_1_OPMODE0 , 
  pip DSP_X10Y12 IMUX_B8_INT0 -> DSP48_1_B0 , 
  pip INT_X10Y12 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X10Y12 KEEP1_WIRE -> IMUX_B8 , 
  ;
net "GLOBAL_LOGIC1_31" vcc, 
  outpin "XDL_DUMMY_INT_X10Y29_TIEOFF_X10Y29" KEEP1 ,
  inpin "iDsp__10__" OPMODE1 ,
  pip DSP_X10Y28 IMUX_B24_INT1 -> DSP48_1_OPMODE1 , 
  pip INT_X10Y29 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_32" vcc, 
  outpin "XDL_DUMMY_INT_X10Y31_TIEOFF_X10Y31" KEEP1 ,
  inpin "iDsp__10__" OPMODE5 ,
  pip DSP_X10Y28 IMUX_B24_INT3 -> DSP48_1_OPMODE5 , 
  pip INT_X10Y31 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_33" vcc, 
  outpin "XDL_DUMMY_INT_X10Y35_TIEOFF_X10Y35" KEEP1 ,
  inpin "iDsp__9__" OPMODE5 ,
  pip DSP_X10Y32 IMUX_B24_INT3 -> DSP48_1_OPMODE5 , 
  pip INT_X10Y35 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_34" vcc, 
  outpin "XDL_DUMMY_INT_X10Y36_TIEOFF_X10Y36" KEEP1 ,
  inpin "iDsp__6__" B0 ,
  inpin "iDsp__6__" OPMODE0 ,
  inpin "iDsp__6__" OPMODE1 ,
  pip DSP_X10Y36 IMUX_B12_INT0 -> DSP48_0_B0 , 
  pip DSP_X10Y36 IMUX_B24_INT0 -> DSP48_0_OPMODE0 , 
  pip DSP_X10Y36 IMUX_B25_INT0 -> DSP48_0_OPMODE1 , 
  pip INT_X10Y36 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y36 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y36 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_35" vcc, 
  outpin "XDL_DUMMY_INT_X10Y38_TIEOFF_X10Y38" KEEP1 ,
  inpin "iDsp__6__" OPMODE4 ,
  pip DSP_X10Y36 IMUX_B25_INT2 -> DSP48_0_OPMODE4 , 
  pip INT_X10Y38 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_36" vcc, 
  outpin "XDL_DUMMY_INT_X10Y39_TIEOFF_X10Y39" KEEP1 ,
  inpin "iDsp__6__" OPMODE5 ,
  pip DSP_X10Y36 IMUX_B30_INT3 -> DSP48_0_OPMODE5 , 
  pip INT_X10Y39 KEEP1_WIRE -> IMUX_B30 , 
  ;
net "GLOBAL_LOGIC1_37" vcc, 
  outpin "XDL_DUMMY_INT_X10Y32_TIEOFF_X10Y32" KEEP1 ,
  inpin "iDsp__9__" B0 ,
  inpin "iDsp__9__" OPMODE0 ,
  pip DSP_X10Y32 IMUX_B28_INT0 -> DSP48_1_OPMODE0 , 
  pip DSP_X10Y32 IMUX_B8_INT0 -> DSP48_1_B0 , 
  pip INT_X10Y32 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X10Y32 KEEP1_WIRE -> IMUX_B8 , 
  ;
net "GLOBAL_LOGIC1_38" vcc, 
  outpin "XDL_DUMMY_INT_X10Y40_TIEOFF_X10Y40" KEEP1 ,
  inpin "iDsp__7__" B0 ,
  inpin "iDsp__7__" OPMODE0 ,
  pip DSP_X10Y40 IMUX_B28_INT0 -> DSP48_1_OPMODE0 , 
  pip DSP_X10Y40 IMUX_B8_INT0 -> DSP48_1_B0 , 
  pip INT_X10Y40 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X10Y40 KEEP1_WIRE -> IMUX_B8 , 
  ;
net "GLOBAL_LOGIC1_39" vcc, 
  outpin "XDL_DUMMY_INT_X10Y41_TIEOFF_X10Y41" KEEP1 ,
  inpin "iDsp__7__" OPMODE1 ,
  pip DSP_X10Y40 IMUX_B24_INT1 -> DSP48_1_OPMODE1 , 
  pip INT_X10Y41 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_40" vcc, 
  outpin "XDL_DUMMY_INT_X10Y42_TIEOFF_X10Y42" KEEP1 ,
  inpin "iDsp__7__" OPMODE4 ,
  pip DSP_X10Y40 IMUX_B31_INT2 -> DSP48_1_OPMODE4 , 
  pip INT_X10Y42 KEEP1_WIRE -> IMUX_B31 , 
  ;
net "GLOBAL_LOGIC1_41" vcc, 
  outpin "XDL_DUMMY_INT_X10Y43_TIEOFF_X10Y43" KEEP1 ,
  inpin "iDsp__7__" OPMODE5 ,
  pip DSP_X10Y40 IMUX_B24_INT3 -> DSP48_1_OPMODE5 , 
  pip INT_X10Y43 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_42" vcc, 
  outpin "XDL_DUMMY_INT_X10Y44_TIEOFF_X10Y44" KEEP1 ,
  inpin "iDsp__8__" OPMODE0 ,
  inpin "iDsp__8__" OPMODE1 ,
  pip DSP_X10Y44 IMUX_B24_INT0 -> DSP48_0_OPMODE0 , 
  pip DSP_X10Y44 IMUX_B25_INT0 -> DSP48_0_OPMODE1 , 
  pip INT_X10Y44 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y44 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_43" vcc, 
  outpin "XDL_DUMMY_INT_X10Y46_TIEOFF_X10Y46" KEEP1 ,
  inpin "iDsp__8__" OPMODE4 ,
  pip DSP_X10Y44 IMUX_B25_INT2 -> DSP48_0_OPMODE4 , 
  pip INT_X10Y46 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_44" vcc, 
  outpin "XDL_DUMMY_INT_X10Y47_TIEOFF_X10Y47" KEEP1 ,
  inpin "iDsp__8__" OPMODE5 ,
  inpin "iDsp__8__" SUBTRACT ,
  pip DSP_X10Y44 IMUX_B29_INT3 -> DSP48_0_SUBTRACT , 
  pip DSP_X10Y44 IMUX_B30_INT3 -> DSP48_0_OPMODE5 , 
  pip INT_X10Y47 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X10Y47 KEEP1_WIRE -> IMUX_B30 , 
  ;
net "GLOBAL_LOGIC1_45" vcc, 
  outpin "XDL_DUMMY_INT_X10Y48_TIEOFF_X10Y48" KEEP1 ,
  inpin "iDsp__3__" B0 ,
  inpin "iDsp__3__" OPMODE0 ,
  inpin "iDsp__3__" OPMODE1 ,
  pip DSP_X10Y48 IMUX_B12_INT0 -> DSP48_0_B0 , 
  pip DSP_X10Y48 IMUX_B24_INT0 -> DSP48_0_OPMODE0 , 
  pip DSP_X10Y48 IMUX_B25_INT0 -> DSP48_0_OPMODE1 , 
  pip INT_X10Y48 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y48 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y48 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_46" vcc, 
  outpin "XDL_DUMMY_INT_X10Y33_TIEOFF_X10Y33" KEEP1 ,
  inpin "iDsp__9__" OPMODE1 ,
  pip DSP_X10Y32 IMUX_B24_INT1 -> DSP48_1_OPMODE1 , 
  pip INT_X10Y33 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_47" vcc, 
  outpin "XDL_DUMMY_INT_X10Y50_TIEOFF_X10Y50" KEEP1 ,
  inpin "iDsp__3__" OPMODE4 ,
  pip DSP_X10Y48 IMUX_B25_INT2 -> DSP48_0_OPMODE4 , 
  pip INT_X10Y50 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_48" vcc, 
  outpin "XDL_DUMMY_INT_X10Y51_TIEOFF_X10Y51" KEEP1 ,
  inpin "iDsp__3__" OPMODE5 ,
  pip DSP_X10Y48 IMUX_B30_INT3 -> DSP48_0_OPMODE5 , 
  pip INT_X10Y51 KEEP1_WIRE -> IMUX_B30 , 
  ;
net "GLOBAL_LOGIC1_49" vcc, 
  outpin "XDL_DUMMY_INT_X10Y52_TIEOFF_X10Y52" KEEP1 ,
  inpin "iDsp__4__" B0 ,
  inpin "iDsp__4__" OPMODE0 ,
  pip DSP_X10Y52 IMUX_B28_INT0 -> DSP48_1_OPMODE0 , 
  pip DSP_X10Y52 IMUX_B8_INT0 -> DSP48_1_B0 , 
  pip INT_X10Y52 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X10Y52 KEEP1_WIRE -> IMUX_B8 , 
  ;
net "GLOBAL_LOGIC1_50" vcc, 
  outpin "XDL_DUMMY_INT_X10Y53_TIEOFF_X10Y53" KEEP1 ,
  inpin "iDsp__4__" OPMODE1 ,
  pip DSP_X10Y52 IMUX_B24_INT1 -> DSP48_1_OPMODE1 , 
  pip INT_X10Y53 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_51" vcc, 
  outpin "XDL_DUMMY_INT_X10Y54_TIEOFF_X10Y54" KEEP1 ,
  inpin "iDsp__4__" OPMODE4 ,
  pip DSP_X10Y52 IMUX_B31_INT2 -> DSP48_1_OPMODE4 , 
  pip INT_X10Y54 KEEP1_WIRE -> IMUX_B31 , 
  ;
net "GLOBAL_LOGIC1_52" vcc, 
  outpin "XDL_DUMMY_INT_X10Y55_TIEOFF_X10Y55" KEEP1 ,
  inpin "iDsp__4__" OPMODE5 ,
  pip DSP_X10Y52 IMUX_B24_INT3 -> DSP48_1_OPMODE5 , 
  pip INT_X10Y55 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_53" vcc, 
  outpin "XDL_DUMMY_INT_X10Y56_TIEOFF_X10Y56" KEEP1 ,
  inpin "iDsp__2__" B0 ,
  inpin "iDsp__2__" OPMODE0 ,
  inpin "iDsp__2__" OPMODE1 ,
  pip DSP_X10Y56 IMUX_B12_INT0 -> DSP48_0_B0 , 
  pip DSP_X10Y56 IMUX_B24_INT0 -> DSP48_0_OPMODE0 , 
  pip DSP_X10Y56 IMUX_B25_INT0 -> DSP48_0_OPMODE1 , 
  pip INT_X10Y56 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y56 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y56 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_54" vcc, 
  outpin "XDL_DUMMY_INT_X10Y58_TIEOFF_X10Y58" KEEP1 ,
  inpin "iDsp__2__" OPMODE4 ,
  pip DSP_X10Y56 IMUX_B25_INT2 -> DSP48_0_OPMODE4 , 
  pip INT_X10Y58 KEEP1_WIRE -> IMUX_B25 , 
  ;
net "GLOBAL_LOGIC1_55" vcc, 
  outpin "XDL_DUMMY_INT_X10Y34_TIEOFF_X10Y34" KEEP1 ,
  inpin "iDsp__9__" OPMODE4 ,
  pip DSP_X10Y32 IMUX_B31_INT2 -> DSP48_1_OPMODE4 , 
  pip INT_X10Y34 KEEP1_WIRE -> IMUX_B31 , 
  ;
net "GLOBAL_LOGIC1_56" vcc, 
  outpin "XDL_DUMMY_INT_X10Y59_TIEOFF_X10Y59" KEEP1 ,
  inpin "iDsp__2__" OPMODE5 ,
  inpin "iDsp__2__" SUBTRACT ,
  pip DSP_X10Y56 IMUX_B29_INT3 -> DSP48_0_SUBTRACT , 
  pip DSP_X10Y56 IMUX_B30_INT3 -> DSP48_0_OPMODE5 , 
  pip INT_X10Y59 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X10Y59 KEEP1_WIRE -> IMUX_B30 , 
  ;
net "GLOBAL_LOGIC1_57" vcc, 
  outpin "XDL_DUMMY_INT_X9Y56_TIEOFF_X9Y56" KEEP1 ,
  inpin "iSlice__677__" BX ,
  pip CLB_X9Y56 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X9Y56 KEEP1_WIRE -> BYP_INT_B7 , 
  ;
net "GLOBAL_LOGIC1_58" vcc, 
  outpin "XDL_DUMMY_INT_X14Y51_TIEOFF_X14Y51" KEEP1 ,
  inpin "iSlice__676__" BX ,
  pip CLB_X14Y51 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X14Y51 KEEP1_WIRE -> BYP_INT_B2 , 
  ;
net "GLOBAL_LOGIC1_59" vcc, 
  outpin "XDL_DUMMY_INT_X13Y26_TIEOFF_X13Y26" KEEP1 ,
  inpin "iSlice__57__" F4 ,
  pip CLB_X13Y26 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X13Y26 KEEP1_WIRE -> IMUX_B27 , 
  ;
net "GLOBAL_LOGIC1_60" vcc, 
  outpin "XDL_DUMMY_INT_X16Y36_TIEOFF_X16Y36" KEEP1 ,
  inpin "iSlice__49__" BX ,
  pip CLB_X16Y36 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X16Y36 KEEP1_WIRE -> BYP_INT_B5 , 
  ;
net "GLOBAL_LOGIC1_61" vcc, 
  outpin "XDL_DUMMY_INT_X17Y7_TIEOFF_X17Y7" KEEP1 ,
  inpin "iSlice__21__" F2 ,
  inpin "iSlice__21__" G2 ,
  inpin "iSlice__22__" F3 ,
  pip CLB_X17Y7 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X17Y7 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X17Y7 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X17Y7 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X17Y7 KEEP1_WIRE -> IMUX_B6 , 
  ;
net "GLOBAL_LOGIC1_62" vcc, 
  outpin "XDL_DUMMY_INT_X17Y6_TIEOFF_X17Y6" KEEP1 ,
  inpin "iSlice__19__" F2 ,
  inpin "iSlice__19__" G2 ,
  inpin "iSlice__20__" F3 ,
  inpin "iSlice__20__" G3 ,
  pip CLB_X17Y6 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X17Y6 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y6 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y6 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X17Y6 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X17Y6 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X17Y6 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X17Y6 KEEP1_WIRE -> IMUX_B6 , 
  ;
net "N01" , 
  outpin "iSlice__470__" X ,
  inpin "iSlice__114__" F1 ,
  inpin "iSlice__115__" F3 ,
  inpin "iSlice__115__" G3 ,
  inpin "iSlice__116__" F1 ,
  inpin "iSlice__116__" G1 ,
  inpin "iSlice__117__" F1 ,
  inpin "iSlice__117__" G1 ,
  inpin "iSlice__118__" F4 ,
  inpin "iSlice__118__" G4 ,
  inpin "iSlice__119__" G3 ,
  inpin "iSlice__120__" F1 ,
  inpin "iSlice__120__" G1 ,
  inpin "iSlice__121__" F4 ,
  inpin "iSlice__121__" G4 ,
  inpin "iSlice__122__" F3 ,
  inpin "iSlice__122__" G3 ,
  inpin "iSlice__123__" F2 ,
  inpin "iSlice__123__" G2 ,
  inpin "iSlice__124__" F1 ,
  inpin "iSlice__125__" G2 ,
  inpin "iSlice__127__" F4 ,
  inpin "iSlice__127__" G4 ,
  inpin "iSlice__129__" F4 ,
  inpin "iSlice__129__" G4 ,
  pip CLB_X18Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X18Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X18Y28 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X18Y28 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X18Y29 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X19Y26 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X22Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X22Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X22Y27 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X23Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X23Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X23Y27 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X23Y27 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X24Y23 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y23 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X26Y25 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X26Y25 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X26Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y27 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X27Y23 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X27Y23 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X27Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X27Y27 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X27Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X18Y26 OMUX_W6 -> IMUX_B1 , 
  pip INT_X18Y26 OMUX_W6 -> IMUX_B9 , 
  pip INT_X18Y27 OMUX_NW10 -> N2BEG1 , 
  pip INT_X18Y28 N2MID1 -> IMUX_B12 , 
  pip INT_X18Y28 N2MID1 -> IMUX_B4 , 
  pip INT_X18Y29 N2END1 -> IMUX_B24 , 
  pip INT_X19Y26 BEST_LOGIC_OUTS3 -> E6BEG2 , 
  pip INT_X19Y26 BEST_LOGIC_OUTS3 -> OMUX10 , 
  pip INT_X19Y26 BEST_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X22Y26 E6MID2 -> N2BEG2 , 
  pip INT_X22Y26 E6MID2 -> S2BEG2 , 
  pip INT_X22Y26 S2BEG2 -> IMUX_B12 , 
  pip INT_X22Y26 S2BEG2 -> IMUX_B4 , 
  pip INT_X22Y27 N2MID2 -> IMUX_B21 , 
  pip INT_X23Y26 W2END2 -> IMUX_B13 , 
  pip INT_X23Y26 W2END2 -> IMUX_B5 , 
  pip INT_X23Y26 W2END2 -> N2BEG4 , 
  pip INT_X23Y27 N2MID4 -> IMUX_B21 , 
  pip INT_X23Y27 N2MID4 -> IMUX_B29 , 
  pip INT_X24Y23 W2MID1 -> IMUX_B20 , 
  pip INT_X24Y23 W2MID1 -> IMUX_B28 , 
  pip INT_X25Y23 S6MID1 -> E2BEG1 , 
  pip INT_X25Y23 S6MID1 -> W2BEG1 , 
  pip INT_X25Y26 E6END2 -> E2BEG2 , 
  pip INT_X25Y26 E6END2 -> S6BEG1 , 
  pip INT_X25Y26 E6END2 -> W2BEG2 , 
  pip INT_X26Y25 S2MID2 -> IMUX_B16 , 
  pip INT_X26Y25 S2MID2 -> IMUX_B24 , 
  pip INT_X26Y26 E2MID2 -> IMUX_B12 , 
  pip INT_X26Y26 E2MID2 -> IMUX_B4 , 
  pip INT_X26Y26 E2MID2 -> N2BEG2 , 
  pip INT_X26Y26 E2MID2 -> S2BEG2 , 
  pip INT_X26Y27 N2MID2 -> IMUX_B5 , 
  pip INT_X27Y23 E2END1 -> IMUX_B20 , 
  pip INT_X27Y23 E2END1 -> IMUX_B28 , 
  pip INT_X27Y26 E2END2 -> N2BEG1 , 
  pip INT_X27Y27 N2MID1 -> IMUX_B0 , 
  pip INT_X27Y27 N2MID1 -> IMUX_B8 , 
  pip INT_X27Y28 N2END1 -> IMUX_B24 , 
  ;
net "N101" , 
  outpin "iSlice__429__" Y ,
  inpin "iSlice__188__" G3 ,
  pip CLB_X12Y42 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y42 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X11Y42 E2END4 -> E2BEG4 , 
  pip INT_X12Y42 BOUNCE2 -> IMUX_B22 , 
  pip INT_X12Y42 E2MID4 -> BOUNCE2 , 
  pip INT_X9Y42 BEST_LOGIC_OUTS5 -> E2BEG4 , 
  ;
net "N103" , 
  outpin "iSlice__429__" X ,
  inpin "iSlice__428__" F3 ,
  pip CLB_X8Y41 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y42 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X8Y41 OMUX_WS1 -> IMUX_B30 , 
  pip INT_X9Y42 BEST_LOGIC_OUTS1 -> OMUX1 , 
  ;
net "N104" , 
  outpin "iSlice__428__" Y ,
  inpin "iSlice__428__" F4 ,
  pip CLB_X8Y41 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X8Y41 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X8Y41 BEST_LOGIC_OUTS7 -> IMUX_B31 , 
  ;
net "N106" , 
  outpin "iSlice__308__" X ,
  inpin "iSlice__423__" G2 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_W2END3 -> CLB_BUFFER_IW2END3 , 
  pip CLB_X13Y30 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X18Y30 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X13Y30 W2END3 -> IMUX_B17 , 
  pip INT_X15Y30 W2END3 -> W2BEG3 , 
  pip INT_X17Y30 OMUX_W6 -> W2BEG3 , 
  pip INT_X18Y30 BEST_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "N11" , 
  outpin "iSlice__283__" X ,
  inpin "iSlice__263__" F4 ,
  inpin "iSlice__264__" F4 ,
  inpin "iSlice__264__" G4 ,
  inpin "iSlice__265__" F4 ,
  inpin "iSlice__265__" G4 ,
  inpin "iSlice__266__" F4 ,
  inpin "iSlice__266__" G4 ,
  inpin "iSlice__267__" F4 ,
  inpin "iSlice__267__" G4 ,
  inpin "iSlice__268__" F4 ,
  inpin "iSlice__268__" G2 ,
  inpin "iSlice__269__" F1 ,
  inpin "iSlice__269__" G4 ,
  inpin "iSlice__270__" F1 ,
  inpin "iSlice__270__" G1 ,
  inpin "iSlice__295__" G1 ,
  pip CLB_X11Y27 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y27 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X11Y27 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X11Y28 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y28 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X11Y28 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X11Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X11Y28 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X11Y29 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y29 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y29 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X11Y29 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X11Y29 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X11Y29 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X12Y28 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X12Y28 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X12Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X11Y27 OMUX_S0 -> IMUX_B12 , 
  pip INT_X11Y27 OMUX_S0 -> IMUX_B20 , 
  pip INT_X11Y27 OMUX_S0 -> IMUX_B4 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS3 -> IMUX_B0 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS3 -> IMUX_B4 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS3 -> IMUX_B8 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS3 -> N2BEG3 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X11Y28 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X11Y28 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y28 N2BEG3 -> BYP_INT_B6 , 
  pip INT_X11Y29 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X11Y29 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X11Y29 BYP_BOUNCE4 -> IMUX_B20 , 
  pip INT_X11Y29 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X11Y29 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X11Y29 BYP_BOUNCE4 -> IMUX_B8 , 
  pip INT_X11Y29 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X11Y29 N2MID3 -> BYP_INT_B4 , 
  pip INT_X12Y28 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X12Y28 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X12Y28 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X12Y28 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X12Y28 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X12Y28 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X12Y28 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X12Y28 OMUX_E8 -> BYP_INT_B1 , 
  pip INT_X12Y28 OMUX_E8 -> BYP_INT_B3 , 
  ;
net "N112" , 
  outpin "iSlice__417__" X ,
  inpin "iSlice__246__" F4 ,
  pip CLB_X14Y41 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X8Y39 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X14Y39 E6END8 -> N2BEG8 , 
  pip INT_X14Y41 N2END8 -> IMUX_B27 , 
  pip INT_X8Y39 BEST_LOGIC_OUTS0 -> E6BEG8 , 
  ;
net "N117" , 
  outpin "iSlice__347__" X ,
  inpin "iSlice__229__" F3 ,
  pip CLB_BUFFER_X15Y19 CLB_BUFFER_W2MID3 -> CLB_BUFFER_IW2MID3 , 
  pip CLB_X14Y19 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X16Y19 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X14Y19 W2END3 -> IMUX_B13 , 
  pip INT_X16Y19 BEST_LOGIC_OUTS2 -> W2BEG3 , 
  ;
net "N119" , 
  outpin "iSlice__406__" Y ,
  inpin "iSlice__208__" F3 ,
  pip CLB_X11Y23 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X14Y23 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X11Y23 BEST_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X12Y23 OMUX_E7 -> E2BEG4 , 
  pip INT_X14Y23 E2END4 -> IMUX_B9 , 
  ;
net "N1211" , 
  outpin "iSlice__404__" Y ,
  inpin "iSlice__155__" F1 ,
  pip CLB_X16Y38 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X18Y42 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X16Y38 BEST_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X17Y39 OMUX_NE12 -> N6BEG2 , 
  pip INT_X17Y42 N6MID2 -> E2BEG2 , 
  pip INT_X18Y42 E2MID2 -> IMUX_B24 , 
  ;
net "N122" , 
  outpin "iSlice__405__" X ,
  inpin "iSlice__155__" F2 ,
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_X13Y39 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X18Y42 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X13Y39 BEST_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X14Y40 OMUX_NE12 -> E2BEG5 , 
  pip INT_X16Y40 E2END5 -> E2BEG5 , 
  pip INT_X18Y40 E2END5 -> N2BEG4 , 
  pip INT_X18Y42 N2END4 -> IMUX_B25 , 
  ;
net "N124" , 
  outpin "iSlice__317__" Y ,
  inpin "iSlice__251__" F2 ,
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_W6MID5 -> CLB_BUFFER_IW6MID5 , 
  pip CLB_X12Y34 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X19Y32 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X12Y33 W6END5 -> N2BEG6 , 
  pip INT_X12Y34 N2MID6 -> IMUX_B10 , 
  pip INT_X18Y33 OMUX_WN14 -> W6BEG5 , 
  pip INT_X19Y32 BEST_LOGIC_OUTS5 -> OMUX14 , 
  ;
net "N126" , 
  outpin "iSlice__314__" Y ,
  inpin "iSlice__251__" G3 ,
  pip CLB_X12Y34 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X12Y37 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X12Y34 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X12Y34 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X12Y34 S2MID2 -> BYP_INT_B2 , 
  pip INT_X12Y35 S2END2 -> S2BEG2 , 
  pip INT_X12Y37 BEST_LOGIC_OUTS5 -> S2BEG2 , 
  ;
net "N128" , 
  outpin "iSlice__316__" Y ,
  inpin "iSlice__253__" F4 ,
  pip CLB_X9Y37 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y37 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X9Y37 BEST_LOGIC_OUTS4 -> IMUX_B12 , 
  ;
net "N130" , 
  outpin "iSlice__316__" X ,
  inpin "iSlice__253__" G1 ,
  pip CLB_X9Y37 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y37 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X9Y37 BEST_LOGIC_OUTS0 -> IMUX_B7 , 
  ;
net "N132" , 
  outpin "iSlice__318__" Y ,
  inpin "iSlice__250__" F2 ,
  pip CLB_X9Y36 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y36 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X9Y36 BEST_LOGIC_OUTS5 -> IMUX_B29 , 
  ;
net "N134" , 
  outpin "iSlice__285__" X ,
  inpin "iSlice__352__" G3 ,
  inpin "iSlice__355__" F2 ,
  inpin "iSlice__356__" F3 ,
  pip CLB_BUFFER_X15Y31 CLB_BUFFER_W6B2 -> CLB_BUFFER_IW6B2 , 
  pip CLB_X12Y35 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X19Y35 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X23Y31 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X23Y33 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X11Y31 W6END2 -> N2BEG3 , 
  pip INT_X11Y33 N2END3 -> N2BEG3 , 
  pip INT_X11Y35 N2END3 -> E2BEG4 , 
  pip INT_X12Y35 E2MID4 -> IMUX_B1 , 
  pip INT_X17Y31 W6END2 -> W6BEG2 , 
  pip INT_X19Y35 W2MID5 -> IMUX_B14 , 
  pip INT_X20Y31 W6MID2 -> N2BEG2 , 
  pip INT_X20Y33 N2END2 -> N2BEG4 , 
  pip INT_X20Y35 N2END4 -> W2BEG5 , 
  pip INT_X23Y31 BEST_LOGIC_OUTS3 -> N2BEG3 , 
  pip INT_X23Y31 BEST_LOGIC_OUTS3 -> W6BEG2 , 
  pip INT_X23Y33 N2END3 -> IMUX_B13 , 
  ;
net "N136" , 
  outpin "iSlice__402__" X ,
  inpin "iSlice__111__" F1 ,
  pip CLB_X13Y43 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X7Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X13Y43 BEST_LOGIC_OUTS0 -> W6BEG8 , 
  pip INT_X7Y28 S2MID8 -> IMUX_B11 , 
  pip INT_X7Y29 S2END_S0 -> S2BEG8 , 
  pip INT_X7Y32 S6END0 -> S2BEG0 , 
  pip INT_X7Y38 S6END0 -> S6BEG0 , 
  pip INT_X7Y44 W6END_N8 -> S6BEG0 , 
  ;
net "N138" , 
  outpin "iSlice__352__" X ,
  inpin "iSlice__275__" G3 ,
  pip CLB_X12Y34 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X12Y35 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X12Y34 OMUX_S3 -> IMUX_B22 , 
  pip INT_X12Y35 BEST_LOGIC_OUTS0 -> OMUX3 , 
  ;
net "N140" , 
  outpin "iSlice__339__" Y ,
  inpin "iSlice__403__" G2 ,
  pip CLB_X11Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X12Y25 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X11Y26 OMUX_NW10 -> N2BEG4 , 
  pip INT_X11Y28 N2END4 -> IMUX_B17 , 
  pip INT_X12Y25 BEST_LOGIC_OUTS6 -> OMUX10 , 
  ;
net "N142" , 
  outpin "iSlice__393__" Y ,
  inpin "iSlice__271__" G1 ,
  pip CLB_X14Y42 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X14Y44 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS6 -> N2BEG7 , 
  pip INT_X14Y44 N2END7 -> IMUX_B3 , 
  ;
net "N146" , 
  outpin "iSlice__315__" Y ,
  inpin "iSlice__386__" G4 ,
  pip CLB_X9Y44 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X9Y46 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X9Y44 BEST_LOGIC_OUTS7 -> N2BEG8 , 
  pip INT_X9Y46 N2END8 -> IMUX_B23 , 
  ;
net "N148" , 
  outpin "iSlice__310__" Y ,
  inpin "iSlice__386__" F4 ,
  pip CLB_X9Y46 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X9Y46 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X9Y46 BEST_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X9Y46 OMUX13 -> IMUX_B31 , 
  ;
net "N150" , 
  outpin "iSlice__312__" Y ,
  inpin "iSlice__389__" G2 ,
  pip CLB_X9Y45 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y45 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X9Y45 BEST_LOGIC_OUTS6 -> IMUX_B6 , 
  ;
net "N152" , 
  outpin "iSlice__344__" Y ,
  inpin "iSlice__379__" F2 ,
  pip CLB_X8Y42 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X8Y44 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X8Y42 BEST_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X8Y42 OMUX9 -> N2BEG6 , 
  pip INT_X8Y44 N2END6 -> IMUX_B10 , 
  ;
net "N154" , 
  outpin "iSlice__309__" Y ,
  inpin "iSlice__384__" G3 ,
  pip CLB_X11Y30 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X9Y31 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X10Y31 OMUX_WN14 -> W2BEG5 , 
  pip INT_X11Y30 BEST_LOGIC_OUTS4 -> OMUX14 , 
  pip INT_X9Y31 W2MID5 -> IMUX_B22 , 
  ;
net "N159" , 
  outpin "iSlice__384__" X ,
  inpin "iSlice__383__" G2 ,
  pip CLB_X9Y31 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X9Y45 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X9Y31 BEST_LOGIC_OUTS3 -> N6BEG3 , 
  pip INT_X9Y37 N6END3 -> N6BEG5 , 
  pip INT_X9Y43 N6END5 -> N2BEG5 , 
  pip INT_X9Y45 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X9Y45 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X9Y45 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y45 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y45 N2END5 -> BYP_INT_B3 , 
  ;
net "N161" , 
  outpin "iSlice__97__" XMUX ,
  inpin "iSlice__312__" F3 ,
  pip CLB_X8Y45 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X9Y45 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X8Y45 HALF_OMUX_TOP0 -> OMUX8 , 
  pip INT_X9Y45 OMUX_E8 -> IMUX_B26 , 
  ;
net "N162" , 
  outpin "iSlice__95__" XMUX ,
  inpin "iSlice__312__" F4 ,
  pip CLB_X8Y45 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip CLB_X9Y45 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X8Y45 HALF_OMUX_TOP1 -> OMUX13 , 
  pip INT_X9Y45 OMUX_E13 -> IMUX_B27 , 
  ;
net "N164" , 
  outpin "iSlice__96__" XMUX ,
  inpin "iSlice__379__" F4 ,
  pip CLB_X8Y44 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X8Y44 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X8Y44 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X8Y44 OMUX2 -> IMUX_B8 , 
  ;
net "N165" , 
  outpin "iSlice__92__" XMUX ,
  inpin "iSlice__379__" F3 ,
  pip CLB_X8Y44 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X8Y45 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X8Y44 OMUX_S4 -> IMUX_B9 , 
  pip INT_X8Y45 HALF_OMUX_BOT1 -> OMUX4 , 
  ;
net "N167" , 
  outpin "iSlice__381__" Y ,
  inpin "iSlice__93__" F2 ,
  pip CLB_X9Y44 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y44 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X9Y44 BEST_LOGIC_OUTS6 -> IMUX_B14 , 
  ;
net "N169" , 
  outpin "iSlice__310__" X ,
  inpin "iSlice__381__" F3 ,
  pip CLB_X9Y44 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y46 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X9Y44 S2END5 -> IMUX_B26 , 
  pip INT_X9Y46 BEST_LOGIC_OUTS1 -> S2BEG5 , 
  ;
net "N171" , 
  outpin "iSlice__379__" Y ,
  inpin "iSlice__382__" F1 ,
  pip CLB_X11Y40 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X8Y44 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X11Y40 S2MID8 -> IMUX_B15 , 
  pip INT_X11Y41 S2END_S0 -> S2BEG8 , 
  pip INT_X11Y44 E6MID0 -> S2BEG0 , 
  pip INT_X8Y44 BEST_LOGIC_OUTS4 -> E6BEG0 , 
  ;
net "N173" , 
  outpin "iSlice__382__" Y ,
  inpin "iSlice__277__" F2 ,
  pip CLB_X11Y39 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X11Y40 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X11Y39 OMUX_S3 -> IMUX_B10 , 
  pip INT_X11Y40 BEST_LOGIC_OUTS5 -> OMUX3 , 
  ;
net "N18" , 
  outpin "iSlice__497__" X ,
  inpin "iSlice__185__" G4 ,
  inpin "iSlice__490__" G1 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_W6A3 -> CLB_BUFFER_IW6A3 , 
  pip CLB_X11Y24 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y24 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y32 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X11Y24 W2END1 -> IMUX_B4 , 
  pip INT_X13Y24 S2END3 -> E2BEG1 , 
  pip INT_X13Y24 S2END3 -> W2BEG1 , 
  pip INT_X13Y26 W6MID3 -> S2BEG3 , 
  pip INT_X14Y24 E2MID1 -> IMUX_B20 , 
  pip INT_X16Y26 S6END5 -> W6BEG3 , 
  pip INT_X16Y32 BEST_LOGIC_OUTS1 -> S6BEG5 , 
  ;
net "N187" , 
  outpin "iSlice__311__" Y ,
  inpin "iSlice__272__" G4 ,
  pip CLB_X11Y46 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X13Y46 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X11Y46 BEST_LOGIC_OUTS6 -> E2BEG7 , 
  pip INT_X13Y46 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X13Y46 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X13Y46 E2END7 -> BYP_INT_B3 , 
  ;
net "N189" , 
  outpin "iSlice__53__" XMUX ,
  inpin "iSlice__378__" F3 ,
  pip CLB_X13Y23 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X13Y25 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X13Y23 S2END7 -> IMUX_B30 , 
  pip INT_X13Y25 HALF_OMUX_TOP1 -> OMUX11 , 
  pip INT_X13Y25 OMUX11 -> S2BEG7 , 
  ;
net "N197" , 
  outpin "iSlice__376__" Y ,
  inpin "iSlice__311__" F1 ,
  pip CLB_BUFFER_X15Y43 CLB_BUFFER_W6END7 -> CLB_BUFFER_IW6END7 , 
  pip CLB_X11Y46 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X21Y43 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X11Y46 W2END0 -> IMUX_B24 , 
  pip INT_X13Y43 W2END7 -> N2BEG9 , 
  pip INT_X13Y46 N2END_N9 -> W2BEG0 , 
  pip INT_X15Y43 W6END7 -> W2BEG7 , 
  pip INT_X21Y43 BEST_LOGIC_OUTS6 -> W6BEG7 , 
  ;
net "N199" , 
  outpin "iSlice__376__" X ,
  inpin "iSlice__279__" F3 ,
  pip CLB_X21Y43 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X22Y39 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X21Y43 BEST_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X22Y39 S2MID5 -> IMUX_B26 , 
  pip INT_X22Y40 S2END7 -> S2BEG5 , 
  pip INT_X22Y42 OMUX_SE3 -> S2BEG7 , 
  ;
net "N2" , 
  outpin "iSlice__492__" Y ,
  inpin "iSlice__104__" F4 ,
  inpin "iSlice__104__" G4 ,
  inpin "iSlice__105__" F2 ,
  inpin "iSlice__105__" G2 ,
  inpin "iSlice__106__" F2 ,
  inpin "iSlice__106__" G2 ,
  inpin "iSlice__107__" F1 ,
  inpin "iSlice__107__" G1 ,
  inpin "iSlice__108__" F3 ,
  inpin "iSlice__108__" G3 ,
  inpin "iSlice__109__" F1 ,
  inpin "iSlice__109__" G1 ,
  inpin "iSlice__110__" F1 ,
  inpin "iSlice__110__" G1 ,
  inpin "iSlice__113__" F3 ,
  inpin "iSlice__113__" G3 ,
  inpin "iSlice__470__" F3 ,
  inpin "iSlice__479__" G3 ,
  pip CLB_X13Y30 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X18Y27 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X19Y26 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X7Y23 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X7Y23 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X7Y25 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X7Y25 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X7Y25 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X7Y25 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X7Y25 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X7Y25 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X7Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X7Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X7Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X7Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X7Y27 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X7Y27 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X7Y27 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X7Y27 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X13Y29 OMUX_S5 -> LH24 , 
  pip INT_X13Y30 BEST_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X13Y30 BEST_LOGIC_OUTS7 -> W6BEG8 , 
  pip INT_X18Y27 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X18Y27 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X18Y27 W2END7 -> BYP_INT_B5 , 
  pip INT_X19Y26 E2BEG7 -> IMUX_B30 , 
  pip INT_X19Y26 S6MID7 -> E2BEG7 , 
  pip INT_X19Y29 LH18 -> S6BEG7 , 
  pip INT_X20Y26 E2MID7 -> N2BEG7 , 
  pip INT_X20Y27 N2MID7 -> W2BEG7 , 
  pip INT_X7Y23 S2MID7 -> IMUX_B14 , 
  pip INT_X7Y23 S2MID7 -> IMUX_B6 , 
  pip INT_X7Y24 S2END7 -> S2BEG7 , 
  pip INT_X7Y25 S2MID7 -> IMUX_B14 , 
  pip INT_X7Y25 S2MID7 -> IMUX_B18 , 
  pip INT_X7Y25 S2MID7 -> IMUX_B22 , 
  pip INT_X7Y25 S2MID7 -> IMUX_B26 , 
  pip INT_X7Y25 S2MID7 -> IMUX_B30 , 
  pip INT_X7Y25 S2MID7 -> IMUX_B6 , 
  pip INT_X7Y26 S2END9 -> IMUX_B11 , 
  pip INT_X7Y26 S2END9 -> IMUX_B15 , 
  pip INT_X7Y26 S2END9 -> IMUX_B3 , 
  pip INT_X7Y26 S2END9 -> IMUX_B7 , 
  pip INT_X7Y26 S2END9 -> S2BEG7 , 
  pip INT_X7Y27 S2MID9 -> IMUX_B15 , 
  pip INT_X7Y27 S2MID9 -> IMUX_B19 , 
  pip INT_X7Y27 S2MID9 -> IMUX_B27 , 
  pip INT_X7Y27 S2MID9 -> IMUX_B7 , 
  pip INT_X7Y28 S2END9 -> S2BEG9 , 
  pip INT_X7Y30 W6END8 -> S2BEG9 , 
  ;
net "N201" , 
  outpin "iSlice__374__" Y ,
  inpin "iSlice__374__" F4 ,
  pip CLB_X16Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X16Y26 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X16Y26 BEST_LOGIC_OUTS4 -> IMUX_B8 , 
  ;
net "N203" , 
  outpin "iSlice__373__" Y ,
  inpin "iSlice__371__" G2 ,
  pip CLB_X14Y25 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X9Y25 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X14Y25 BEST_LOGIC_OUTS6 -> W6BEG7 , 
  pip INT_X8Y25 W6END7 -> E2BEG7 , 
  pip INT_X9Y25 E2MID7 -> IMUX_B2 , 
  ;
net "N205" , 
  outpin "iSlice__373__" X ,
  inpin "iSlice__372__" G3 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X14Y25 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X16Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X14Y25 BEST_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X15Y26 OMUX_EN8 -> E2BEG3 , 
  pip INT_X16Y26 E2MID3 -> IMUX_B5 , 
  ;
net "N207" , 
  outpin "iSlice__372__" X ,
  inpin "iSlice__375__" G3 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_X14Y26 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y26 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X14Y26 W2END5 -> IMUX_B22 , 
  pip INT_X16Y26 BEST_LOGIC_OUTS1 -> W2BEG5 , 
  ;
net "N209" , 
  outpin "iSlice__375__" X ,
  inpin "iSlice__367__" G4 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X14Y26 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X17Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X15Y27 OMUX_EN8 -> E2BEG0 , 
  pip INT_X17Y27 E2END0 -> IMUX_B0 , 
  ;
net "N211" , 
  outpin "iSlice__371__" X ,
  inpin "iSlice__370__" G3 ,
  pip CLB_X13Y25 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y25 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X13Y25 W2END6 -> IMUX_B18 , 
  pip INT_X15Y25 E6END6 -> W2BEG6 , 
  pip INT_X9Y25 BEST_LOGIC_OUTS0 -> E6BEG6 , 
  ;
net "N213" , 
  outpin "iSlice__370__" X ,
  inpin "iSlice__369__" G4 ,
  pip CLB_X13Y25 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X14Y25 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X13Y25 BEST_LOGIC_OUTS2 -> OMUX2 , 
  pip INT_X14Y25 OMUX_E2 -> IMUX_B4 , 
  ;
net "N215" , 
  outpin "iSlice__369__" X ,
  inpin "iSlice__365__" G1 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2BEG2 -> CLB_BUFFER_E2BEG2 , 
  pip CLB_X14Y25 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X17Y27 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X14Y25 BEST_LOGIC_OUTS1 -> OMUX12 , 
  pip INT_X15Y26 OMUX_NE12 -> E2BEG2 , 
  pip INT_X17Y26 E2END2 -> N2BEG1 , 
  pip INT_X17Y27 N2MID1 -> IMUX_B16 , 
  ;
net "N217" , 
  outpin "iSlice__367__" X ,
  inpin "iSlice__308__" G1 ,
  pip CLB_X17Y27 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X18Y30 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X17Y27 BEST_LOGIC_OUTS0 -> OMUX8 , 
  pip INT_X18Y28 OMUX_EN8 -> N2BEG0 , 
  pip INT_X18Y30 N2END0 -> IMUX_B16 , 
  ;
net "N219" , 
  outpin "iSlice__366__" Y ,
  inpin "iSlice__304__" G4 ,
  pip CLB_X24Y29 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y29 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X24Y29 BEST_LOGIC_OUTS4 -> IMUX_B4 , 
  ;
net "N22" , 
  outpin "iSlice__496__" Y ,
  inpin "iSlice__245__" G2 ,
  pip CLB_X16Y44 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y46 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X16Y44 S2END4 -> IMUX_B21 , 
  pip INT_X16Y46 BEST_LOGIC_OUTS5 -> S2BEG4 , 
  ;
net "N221" , 
  outpin "iSlice__366__" X ,
  inpin "iSlice__307__" G3 ,
  pip CLB_X24Y29 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X26Y28 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X24Y29 BEST_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X25Y28 OMUX_SE3 -> E2BEG3 , 
  pip INT_X26Y28 E2MID3 -> IMUX_B5 , 
  ;
net "N223" , 
  outpin "iSlice__363__" Y ,
  inpin "iSlice__307__" F1 ,
  pip CLB_X26Y28 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X27Y29 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X26Y28 OMUX_SW5 -> IMUX_B15 , 
  pip INT_X27Y29 BEST_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "N225" , 
  outpin "iSlice__365__" X ,
  inpin "iSlice__305__" G3 ,
  pip CLB_X17Y27 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X23Y27 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X17Y27 BEST_LOGIC_OUTS2 -> E6BEG3 , 
  pip INT_X23Y27 E2BEG3 -> IMUX_B1 , 
  pip INT_X23Y27 E6END3 -> E2BEG3 , 
  ;
net "N227" , 
  outpin "iSlice__368__" Y ,
  inpin "iSlice__305__" F1 ,
  pip CLB_X23Y27 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X26Y31 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X23Y27 W2END7 -> IMUX_B11 , 
  pip INT_X25Y27 S6MID7 -> W2BEG7 , 
  pip INT_X25Y30 OMUX_WS1 -> S6BEG7 , 
  pip INT_X26Y31 BEST_LOGIC_OUTS4 -> OMUX1 , 
  ;
net "N229" , 
  outpin "iSlice__368__" X ,
  inpin "iSlice__302__" F3 ,
  pip CLB_X26Y29 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X26Y31 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X26Y29 S2END6 -> IMUX_B30 , 
  pip INT_X26Y31 BEST_LOGIC_OUTS0 -> S2BEG6 , 
  ;
net "N23" , 
  outpin "iSlice__495__" Y ,
  inpin "iSlice__245__" G4 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X13Y44 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X16Y44 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X13Y44 BEST_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X14Y44 OMUX_E13 -> E2BEG8 , 
  pip INT_X16Y44 E2END8 -> IMUX_B23 , 
  ;
net "N231" , 
  outpin "iSlice__364__" Y ,
  inpin "iSlice__304__" F1 ,
  pip CLB_X24Y29 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X26Y34 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X24Y28 W2END5 -> N2BEG7 , 
  pip INT_X24Y29 N2MID7 -> IMUX_B15 , 
  pip INT_X26Y28 S6END6 -> W2BEG5 , 
  pip INT_X26Y34 BEST_LOGIC_OUTS7 -> S6BEG6 , 
  ;
net "N233" , 
  outpin "iSlice__364__" X ,
  inpin "iSlice__306__" G4 ,
  pip CLB_X26Y34 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X27Y25 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X26Y25 S2END_S0 -> E2BEG8 , 
  pip INT_X26Y28 S6END0 -> S2BEG0 , 
  pip INT_X26Y34 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  pip INT_X27Y25 E2MID8 -> IMUX_B19 , 
  ;
net "N235" , 
  outpin "iSlice__359__" Y ,
  inpin "iSlice__306__" F3 ,
  pip CLB_X27Y25 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X27Y31 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X27Y25 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X27Y25 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X27Y25 N2BEG1 -> BYP_INT_B0 , 
  pip INT_X27Y25 S6END1 -> N2BEG1 , 
  pip INT_X27Y31 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  ;
net "N237" , 
  outpin "iSlice__363__" X ,
  inpin "iSlice__302__" G3 ,
  pip CLB_X26Y29 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X27Y29 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X26Y29 OMUX_W9 -> IMUX_B22 , 
  pip INT_X27Y29 BEST_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "N239" , 
  outpin "iSlice__362__" Y ,
  inpin "iSlice__300__" G2 ,
  pip CLB_X27Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X27Y30 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X27Y26 S2END6 -> IMUX_B6 , 
  pip INT_X27Y28 S2END8 -> S2BEG6 , 
  pip INT_X27Y30 BEST_LOGIC_OUTS7 -> S2BEG8 , 
  ;
net "N241" , 
  outpin "iSlice__362__" X ,
  inpin "iSlice__301__" G1 ,
  pip CLB_X27Y23 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X27Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X27Y23 S2MID0 -> IMUX_B16 , 
  pip INT_X27Y24 S6END0 -> S2BEG0 , 
  pip INT_X27Y30 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  ;
net "N243" , 
  outpin "iSlice__360__" Y ,
  inpin "iSlice__301__" F1 ,
  pip CLB_X27Y23 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X27Y30 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X27Y23 S2MID1 -> IMUX_B24 , 
  pip INT_X27Y24 S6END1 -> S2BEG1 , 
  pip INT_X27Y30 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  ;
net "N245" , 
  outpin "iSlice__360__" X ,
  inpin "iSlice__303__" G1 ,
  pip CLB_X27Y30 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y30 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X27Y30 BEST_LOGIC_OUTS0 -> IMUX_B7 , 
  ;
net "N247" , 
  outpin "iSlice__357__" Y ,
  inpin "iSlice__303__" F2 ,
  pip CLB_X26Y32 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X27Y30 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X26Y32 BEST_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X27Y30 S2MID6 -> IMUX_B14 , 
  pip INT_X27Y31 OMUX_ES7 -> S2BEG6 , 
  ;
net "N249" , 
  outpin "iSlice__359__" X ,
  inpin "iSlice__298__" F4 ,
  pip CLB_X27Y28 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X27Y31 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X27Y28 S2END0 -> IMUX_B12 , 
  pip INT_X27Y30 OMUX_S0 -> S2BEG0 , 
  pip INT_X27Y31 BEST_LOGIC_OUTS0 -> OMUX0 , 
  ;
net "N251" , 
  outpin "iSlice__358__" Y ,
  inpin "iSlice__300__" F3 ,
  pip CLB_X27Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X27Y34 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X27Y26 S2END4 -> IMUX_B13 , 
  pip INT_X27Y28 S6END4 -> S2BEG4 , 
  pip INT_X27Y34 BEST_LOGIC_OUTS5 -> S6BEG4 , 
  ;
net "N253" , 
  outpin "iSlice__358__" X ,
  inpin "iSlice__299__" G4 ,
  pip CLB_X26Y26 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X27Y34 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X26Y26 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X26Y26 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X26Y26 W2MID3 -> BYP_INT_B4 , 
  pip INT_X27Y26 S2END5 -> W2BEG3 , 
  pip INT_X27Y28 S6END5 -> S2BEG5 , 
  pip INT_X27Y34 BEST_LOGIC_OUTS1 -> S6BEG5 , 
  ;
net "N255" , 
  outpin "iSlice__361__" Y ,
  inpin "iSlice__299__" F2 ,
  pip CLB_X26Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X27Y29 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X26Y26 S2END7 -> IMUX_B10 , 
  pip INT_X26Y28 OMUX_WS1 -> S2BEG7 , 
  pip INT_X27Y29 BEST_LOGIC_OUTS7 -> OMUX1 , 
  ;
net "N257" , 
  outpin "iSlice__361__" X ,
  inpin "iSlice__298__" G4 ,
  pip CLB_X27Y28 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X27Y29 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X27Y28 OMUX_S0 -> IMUX_B4 , 
  pip INT_X27Y29 BEST_LOGIC_OUTS3 -> OMUX0 , 
  ;
net "N259" , 
  outpin "iSlice__355__" Y ,
  inpin "iSlice__296__" F2 ,
  pip CLB_X19Y35 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X19Y35 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X19Y35 BEST_LOGIC_OUTS5 -> IMUX_B29 , 
  ;
net "N261" , 
  outpin "iSlice__357__" X ,
  inpin "iSlice__297__" G4 ,
  pip CLB_X24Y32 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y32 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X24Y32 W2END7 -> IMUX_B23 , 
  pip INT_X26Y32 BEST_LOGIC_OUTS1 -> W2BEG7 , 
  ;
net "N263" , 
  outpin "iSlice__356__" Y ,
  inpin "iSlice__297__" F3 ,
  pip CLB_X23Y33 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X24Y32 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X23Y33 BEST_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X24Y32 OMUX_SE3 -> IMUX_B30 , 
  ;
net "N265" , 
  outpin "iSlice__349__" Y ,
  inpin "iSlice__156__" F2 ,
  pip CLB_X21Y57 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X21Y57 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X21Y57 BEST_LOGIC_OUTS5 -> IMUX_B29 , 
  ;
net "N266" , 
  outpin "iSlice__349__" X ,
  inpin "iSlice__156__" F3 ,
  pip CLB_X21Y57 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X21Y57 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X21Y57 BEST_LOGIC_OUTS1 -> IMUX_B30 , 
  ;
net "N268" , 
  outpin "iSlice__345__" Y ,
  inpin "iSlice__309__" G2 ,
  inpin "iSlice__310__" F4 ,
  pip CLB_X11Y30 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y35 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X9Y46 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X11Y29 S6END6 -> N2BEG6 , 
  pip INT_X11Y30 N2MID6 -> IMUX_B2 , 
  pip INT_X11Y35 BEST_LOGIC_OUTS7 -> N6BEG8 , 
  pip INT_X11Y35 BEST_LOGIC_OUTS7 -> S6BEG6 , 
  pip INT_X11Y41 N6END8 -> N2BEG8 , 
  pip INT_X11Y44 N2END_N8 -> N2BEG0 , 
  pip INT_X11Y46 N2END0 -> W2BEG1 , 
  pip INT_X9Y46 W2END1 -> IMUX_B12 , 
  ;
net "N272" , 
  outpin "iSlice__348__" X ,
  inpin "iSlice__155__" G4 ,
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_X14Y49 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X18Y42 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X14Y42 S6END_S0 -> E2BEG9 , 
  pip INT_X14Y49 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  pip INT_X16Y42 E2END9 -> E2BEG9 , 
  pip INT_X18Y42 E2END9 -> IMUX_B19 , 
  ;
net "N274" , 
  outpin "iSlice__346__" Y ,
  inpin "iSlice__198__" F2 ,
  pip CLB_X14Y38 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y38 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X14Y38 BEST_LOGIC_OUTS7 -> S2BEG6 , 
  pip INT_X14Y38 S2BEG6 -> IMUX_B10 , 
  ;
net "N275" , 
  outpin "iSlice__346__" X ,
  inpin "iSlice__198__" F4 ,
  pip CLB_X14Y38 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y38 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X14Y38 BEST_LOGIC_OUTS3 -> IMUX_B8 , 
  ;
net "N279" , 
  outpin "iSlice__338__" Y ,
  inpin "iSlice__336__" F1 ,
  pip CLB_X11Y30 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X14Y34 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X11Y30 BEST_LOGIC_OUTS7 -> E6BEG8 , 
  pip INT_X14Y30 E6MID8 -> N2BEG8 , 
  pip INT_X14Y33 N2END_N8 -> N2BEG0 , 
  pip INT_X14Y34 N2MID0 -> IMUX_B24 , 
  ;
net "N281" , 
  outpin "iSlice__309__" X ,
  inpin "iSlice__338__" F4 ,
  pip CLB_X11Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X11Y30 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X11Y30 BEST_LOGIC_OUTS0 -> IMUX_B31 , 
  ;
net "N283" , 
  outpin "iSlice__340__" Y ,
  inpin "iSlice__154__" F3 ,
  pip CLB_X22Y51 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X23Y51 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X22Y51 BEST_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X23Y51 OMUX_E8 -> IMUX_B30 , 
  ;
net "N284" , 
  outpin "iSlice__340__" X ,
  inpin "iSlice__154__" F4 ,
  pip CLB_X22Y51 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X23Y51 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X22Y51 BEST_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X23Y51 OMUX_E13 -> IMUX_B31 , 
  ;
net "N286" , 
  outpin "iSlice__336__" Y ,
  inpin "iSlice__334__" G1 ,
  pip CLB_X14Y34 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X14Y36 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X14Y34 BEST_LOGIC_OUTS6 -> N2BEG7 , 
  pip INT_X14Y36 N2END7 -> IMUX_B3 , 
  ;
net "N288" , 
  outpin "iSlice__335__" Y ,
  inpin "iSlice__335__" F2 ,
  pip CLB_X14Y42 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y42 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X14Y42 BEST_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X14Y42 OMUX9 -> IMUX_B14 , 
  ;
net "N290" , 
  outpin "iSlice__337__" Y ,
  inpin "iSlice__278__" G3 ,
  pip CLB_X16Y40 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X16Y41 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X16Y40 OMUX_S4 -> IMUX_B1 , 
  pip INT_X16Y41 BEST_LOGIC_OUTS5 -> OMUX4 , 
  ;
net "N292" , 
  outpin "iSlice__333__" X ,
  inpin "iSlice__180__" F2 ,
  pip CLB_X17Y41 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X17Y41 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X17Y41 BEST_LOGIC_OUTS2 -> IMUX_B29 , 
  ;
net "N294" , 
  outpin "iSlice__328__" Y ,
  inpin "iSlice__332__" G3 ,
  pip CLB_X11Y30 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X12Y31 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X11Y30 W2MID3 -> IMUX_B5 , 
  pip INT_X12Y30 S2MID3 -> W2BEG3 , 
  pip INT_X12Y31 BEST_LOGIC_OUTS4 -> S2BEG3 , 
  ;
net "N296" , 
  outpin "iSlice__308__" Y ,
  inpin "iSlice__129__" F2 ,
  pip CLB_X18Y28 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X18Y30 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X18Y28 S2END7 -> IMUX_B14 , 
  pip INT_X18Y30 BEST_LOGIC_OUTS6 -> S2BEG7 , 
  ;
net "N298" , 
  outpin "iSlice__304__" Y ,
  inpin "iSlice__129__" G2 ,
  pip CLB_X18Y28 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y29 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X18Y28 S2MID5 -> IMUX_B6 , 
  pip INT_X18Y29 W6END4 -> S2BEG5 , 
  pip INT_X24Y29 BEST_LOGIC_OUTS5 -> W6BEG4 , 
  ;
net "N3" , 
  outpin "iSlice__479__" Y ,
  inpin "iSlice__114__" G3 ,
  inpin "iSlice__119__" F2 ,
  inpin "iSlice__124__" G4 ,
  inpin "iSlice__125__" F2 ,
  inpin "iSlice__126__" F3 ,
  inpin "iSlice__126__" G3 ,
  inpin "iSlice__128__" F2 ,
  inpin "iSlice__128__" G4 ,
  pip CLB_X18Y27 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X18Y29 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X22Y27 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X24Y25 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y25 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X26Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X26Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X26Y27 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X27Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X18Y27 BEST_LOGIC_OUTS6 -> E6BEG7 , 
  pip INT_X18Y27 BEST_LOGIC_OUTS6 -> N2BEG5 , 
  pip INT_X18Y29 N2END5 -> IMUX_B18 , 
  pip INT_X22Y27 BYP_BOUNCE7 -> IMUX_B29 , 
  pip INT_X22Y27 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X22Y27 W2END7 -> BYP_INT_B7 , 
  pip INT_X24Y25 W2MID5 -> IMUX_B22 , 
  pip INT_X24Y25 W2MID5 -> IMUX_B30 , 
  pip INT_X24Y27 E6END7 -> E2BEG7 , 
  pip INT_X24Y27 E6END7 -> W2BEG7 , 
  pip INT_X25Y25 S2END7 -> W2BEG5 , 
  pip INT_X25Y27 E2MID7 -> S2BEG7 , 
  pip INT_X26Y27 BYP_BOUNCE1 -> IMUX_B0 , 
  pip INT_X26Y27 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X26Y27 E2BEG7 -> BYP_INT_B1 , 
  pip INT_X26Y27 E2BEG7 -> IMUX_B10 , 
  pip INT_X26Y27 E2END7 -> E2BEG7 , 
  pip INT_X26Y27 E2END7 -> IMUX_B14 , 
  pip INT_X27Y27 E2MID7 -> N2BEG7 , 
  pip INT_X27Y28 N2MID7 -> IMUX_B19 , 
  ;
net "N300" , 
  outpin "iSlice__307__" Y ,
  inpin "iSlice__125__" G4 ,
  pip CLB_X22Y27 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y28 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X22Y27 W2END9 -> IMUX_B23 , 
  pip INT_X24Y27 W2END9 -> W2BEG9 , 
  pip INT_X26Y27 OUT_S -> W2BEG9 , 
  pip INT_X26Y28 BEST_LOGIC_OUTS5 -> OMUX0 , 
  ;
net "N302" , 
  outpin "iSlice__307__" X ,
  inpin "iSlice__124__" F2 ,
  pip CLB_X26Y28 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X27Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X26Y28 BEST_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X27Y28 OMUX_E7 -> IMUX_B25 , 
  ;
net "N304" , 
  outpin "iSlice__305__" Y ,
  inpin "iSlice__127__" F1 ,
  pip CLB_X22Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y27 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X22Y26 OMUX_SW5 -> IMUX_B15 , 
  pip INT_X23Y27 BEST_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "N306" , 
  outpin "iSlice__305__" X ,
  inpin "iSlice__127__" G2 ,
  pip CLB_X22Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X23Y27 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X22Y26 OMUX_WS1 -> IMUX_B6 , 
  pip INT_X23Y27 BEST_LOGIC_OUTS0 -> OMUX1 , 
  ;
net "N308" , 
  outpin "iSlice__302__" X ,
  inpin "iSlice__123__" F1 ,
  pip CLB_X23Y27 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X26Y29 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X23Y27 S2END0 -> IMUX_B28 , 
  pip INT_X23Y29 W6MID0 -> S2BEG0 , 
  pip INT_X26Y29 BEST_LOGIC_OUTS3 -> W6BEG0 , 
  ;
net "N310" , 
  outpin "iSlice__304__" X ,
  inpin "iSlice__123__" G3 ,
  pip CLB_X23Y27 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y29 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X23Y27 S2MID7 -> IMUX_B22 , 
  pip INT_X23Y28 OMUX_WS1 -> S2BEG7 , 
  pip INT_X24Y29 BEST_LOGIC_OUTS1 -> OMUX1 , 
  ;
net "N312" , 
  outpin "iSlice__306__" Y ,
  inpin "iSlice__122__" F2 ,
  pip CLB_X23Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X27Y25 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X23Y26 W2MID5 -> IMUX_B14 , 
  pip INT_X24Y26 W2END3 -> W2BEG5 , 
  pip INT_X26Y26 OMUX_NW10 -> W2BEG3 , 
  pip INT_X27Y25 BEST_LOGIC_OUTS6 -> OMUX10 , 
  ;
net "N314" , 
  outpin "iSlice__306__" X ,
  inpin "iSlice__122__" G1 ,
  pip CLB_X23Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y25 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X23Y26 W2MID7 -> IMUX_B7 , 
  pip INT_X24Y26 W2END5 -> W2BEG7 , 
  pip INT_X26Y26 OMUX_WN14 -> W2BEG5 , 
  pip INT_X27Y25 BEST_LOGIC_OUTS2 -> OMUX14 , 
  ;
net "N316" , 
  outpin "iSlice__302__" Y ,
  inpin "iSlice__121__" F1 ,
  pip CLB_X26Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X26Y29 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X26Y26 S2MID8 -> IMUX_B15 , 
  pip INT_X26Y27 S2END8 -> S2BEG8 , 
  pip INT_X26Y29 BEST_LOGIC_OUTS7 -> S2BEG8 , 
  ;
net "N318" , 
  outpin "iSlice__300__" Y ,
  inpin "iSlice__121__" G2 ,
  pip CLB_X26Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X27Y26 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X26Y26 OMUX_W9 -> IMUX_B6 , 
  pip INT_X27Y26 BEST_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "N320" , 
  outpin "iSlice__301__" Y ,
  inpin "iSlice__120__" F3 ,
  pip CLB_X27Y23 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X27Y23 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X27Y23 BEST_LOGIC_OUTS6 -> IMUX_B30 , 
  ;
net "N322" , 
  outpin "iSlice__301__" X ,
  inpin "iSlice__120__" G2 ,
  pip CLB_X27Y23 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X27Y23 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X27Y23 BEST_LOGIC_OUTS2 -> IMUX_B21 , 
  ;
net "N324" , 
  outpin "iSlice__303__" Y ,
  inpin "iSlice__119__" G1 ,
  pip CLB_X26Y27 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y30 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X26Y27 S2END9 -> IMUX_B7 , 
  pip INT_X26Y29 OMUX_SW5 -> S2BEG9 , 
  pip INT_X27Y30 BEST_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "N326" , 
  outpin "iSlice__303__" X ,
  inpin "iSlice__118__" F3 ,
  pip CLB_X27Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X27Y30 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X27Y27 S2MID3 -> IMUX_B9 , 
  pip INT_X27Y28 S2END5 -> S2BEG3 , 
  pip INT_X27Y30 BEST_LOGIC_OUTS1 -> S2BEG5 , 
  ;
net "N328" , 
  outpin "iSlice__298__" X ,
  inpin "iSlice__118__" G3 ,
  pip CLB_X27Y27 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X27Y28 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X27Y27 OMUX_S4 -> IMUX_B1 , 
  pip INT_X27Y28 BEST_LOGIC_OUTS1 -> OMUX4 , 
  ;
net "N330" , 
  outpin "iSlice__300__" X ,
  inpin "iSlice__117__" F4 ,
  pip CLB_X24Y23 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X27Y26 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X24Y23 W2END7 -> IMUX_B31 , 
  pip INT_X26Y23 S2END9 -> W2BEG7 , 
  pip INT_X26Y25 OMUX_SW5 -> S2BEG9 , 
  pip INT_X27Y26 BEST_LOGIC_OUTS1 -> OMUX5 , 
  ;
net "N332" , 
  outpin "iSlice__299__" Y ,
  inpin "iSlice__117__" G4 ,
  pip CLB_X24Y23 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y26 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X24Y23 W2END9 -> IMUX_B23 , 
  pip INT_X26Y23 S2END_S1 -> W2BEG9 , 
  pip INT_X26Y26 BEST_LOGIC_OUTS4 -> S2BEG1 , 
  ;
net "N334" , 
  outpin "iSlice__299__" X ,
  inpin "iSlice__116__" F3 ,
  pip CLB_X26Y25 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X26Y26 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X26Y25 OMUX_S3 -> IMUX_B26 , 
  pip INT_X26Y26 BEST_LOGIC_OUTS0 -> OMUX3 , 
  ;
net "N336" , 
  outpin "iSlice__298__" Y ,
  inpin "iSlice__116__" G3 ,
  pip CLB_X26Y25 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X27Y28 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X26Y25 S2END7 -> IMUX_B18 , 
  pip INT_X26Y27 OMUX_WS1 -> S2BEG7 , 
  pip INT_X27Y28 BEST_LOGIC_OUTS5 -> OMUX1 , 
  ;
net "N338" , 
  outpin "iSlice__296__" X ,
  inpin "iSlice__115__" F1 ,
  pip CLB_X18Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X19Y35 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X18Y26 W2MID8 -> IMUX_B11 , 
  pip INT_X19Y26 S2END_S0 -> W2BEG8 , 
  pip INT_X19Y29 S6END0 -> S2BEG0 , 
  pip INT_X19Y35 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  ;
net "N340" , 
  outpin "iSlice__297__" Y ,
  inpin "iSlice__115__" G1 ,
  pip CLB_X18Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X24Y32 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X18Y26 N2BEG7 -> IMUX_B3 , 
  pip INT_X18Y26 S6END7 -> N2BEG7 , 
  pip INT_X18Y32 W6END5 -> S6BEG7 , 
  pip INT_X24Y32 BEST_LOGIC_OUTS7 -> W6BEG5 , 
  ;
net "N342" , 
  outpin "iSlice__297__" X ,
  inpin "iSlice__114__" F3 ,
  pip CLB_X18Y29 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X24Y32 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X18Y29 BOUNCE2 -> IMUX_B26 , 
  pip INT_X18Y29 E2BEG4 -> BOUNCE2 , 
  pip INT_X18Y29 S6MID4 -> E2BEG4 , 
  pip INT_X18Y32 W6END2 -> S6BEG4 , 
  pip INT_X24Y32 BEST_LOGIC_OUTS3 -> W6BEG2 , 
  ;
net "N344" , 
  outpin "iSlice__332__" X ,
  inpin "iSlice__330__" F2 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2MID3 -> CLB_BUFFER_E2MID3 , 
  pip CLB_X11Y30 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X16Y29 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X11Y30 BEST_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X12Y29 OMUX_ES7 -> E2BEG5 , 
  pip INT_X14Y29 E2END5 -> E2BEG3 , 
  pip INT_X16Y29 E2END3 -> IMUX_B29 , 
  ;
net "N345" , 
  outpin "iSlice__330__" Y ,
  inpin "iSlice__330__" F4 ,
  pip CLB_X16Y29 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y29 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X16Y29 BEST_LOGIC_OUTS7 -> IMUX_B31 , 
  ;
net "N351" , 
  outpin "iSlice__327__" X ,
  inpin "iSlice__198__" G2 ,
  pip CLB_BUFFER_X15Y38 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_X14Y38 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X19Y40 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X14Y38 W2END5 -> IMUX_B2 , 
  pip INT_X16Y38 S2END7 -> W2BEG5 , 
  pip INT_X16Y40 W6MID7 -> S2BEG7 , 
  pip INT_X19Y40 BEST_LOGIC_OUTS1 -> W6BEG7 , 
  ;
net "N352" , 
  outpin "iSlice__323__" X ,
  inpin "iSlice__198__" G4 ,
  pip CLB_X14Y37 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X14Y38 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X14Y37 BEST_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X14Y38 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X14Y38 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y38 OMUX_N12 -> BYP_INT_B4 , 
  ;
net "N364" , 
  outpin "iSlice__76__" XMUX ,
  inpin "iSlice__325__" G3 ,
  pip CLB_X8Y28 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X9Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X8Y28 HALF_OMUX_TOP0 -> OMUX8 , 
  pip INT_X9Y28 OMUX_E8 -> IMUX_B18 , 
  ;
net "N366" , 
  outpin "iSlice__325__" X ,
  inpin "iSlice__323__" G3 ,
  pip CLB_X14Y37 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y28 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X14Y37 W2MID4 -> IMUX_B1 , 
  pip INT_X15Y28 E6END3 -> N6BEG2 , 
  pip INT_X15Y34 N6END2 -> N6BEG4 , 
  pip INT_X15Y37 N6MID4 -> W2BEG4 , 
  pip INT_X9Y28 BEST_LOGIC_OUTS2 -> E6BEG3 , 
  ;
net "N37" , 
  outpin "iSlice__495__" X ,
  inpin "iSlice__248__" G3 ,
  pip CLB_X12Y40 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X13Y44 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X12Y40 S2END3 -> IMUX_B5 , 
  pip INT_X12Y42 S2END3 -> S2BEG3 , 
  pip INT_X12Y44 OMUX_W6 -> S2BEG3 , 
  pip INT_X13Y44 BEST_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "N38" , 
  outpin "iSlice__494__" Y ,
  inpin "iSlice__248__" G2 ,
  pip CLB_X12Y40 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X12Y41 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X12Y40 OMUX_S3 -> IMUX_B6 , 
  pip INT_X12Y41 BEST_LOGIC_OUTS5 -> OMUX3 , 
  ;
net "N4" , 
  outpin "iSlice__344__" X ,
  inpin "iSlice__252__" F4 ,
  inpin "iSlice__256__" F3 ,
  inpin "iSlice__256__" G3 ,
  inpin "iSlice__257__" F1 ,
  inpin "iSlice__257__" G4 ,
  inpin "iSlice__258__" F4 ,
  inpin "iSlice__258__" G4 ,
  inpin "iSlice__259__" F4 ,
  inpin "iSlice__259__" G4 ,
  inpin "iSlice__260__" F1 ,
  inpin "iSlice__260__" G1 ,
  inpin "iSlice__261__" F2 ,
  inpin "iSlice__261__" G4 ,
  inpin "iSlice__262__" F1 ,
  inpin "iSlice__262__" G1 ,
  inpin "iSlice__263__" G1 ,
  pip CLB_X11Y32 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y32 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X11Y33 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y33 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X8Y42 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X9Y32 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y32 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y32 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y33 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y33 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y34 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y34 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y35 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y35 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y35 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X11Y29 S2END_S1 -> E2BEG9 , 
  pip INT_X11Y32 E2END2 -> IMUX_B0 , 
  pip INT_X11Y32 E2END2 -> IMUX_B8 , 
  pip INT_X11Y32 E2END2 -> S2BEG1 , 
  pip INT_X11Y33 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X11Y33 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X11Y33 E2END2 -> BYP_INT_B0 , 
  pip INT_X11Y33 E2END2 -> IMUX_B4 , 
  pip INT_X12Y28 S2MID9 -> IMUX_B3 , 
  pip INT_X12Y29 E2MID9 -> S2BEG9 , 
  pip INT_X8Y42 BEST_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X9Y32 S2MID2 -> E2BEG2 , 
  pip INT_X9Y32 S2MID2 -> IMUX_B12 , 
  pip INT_X9Y32 S2MID2 -> IMUX_B4 , 
  pip INT_X9Y32 S2MID2 -> IMUX_B8 , 
  pip INT_X9Y33 S2BEG2 -> IMUX_B16 , 
  pip INT_X9Y33 S2BEG2 -> IMUX_B24 , 
  pip INT_X9Y33 S2END4 -> E2BEG2 , 
  pip INT_X9Y33 S2END4 -> S2BEG2 , 
  pip INT_X9Y34 S2MID4 -> IMUX_B13 , 
  pip INT_X9Y34 S2MID4 -> IMUX_B5 , 
  pip INT_X9Y35 BOUNCE0 -> IMUX_B24 , 
  pip INT_X9Y35 BOUNCE3 -> IMUX_B11 , 
  pip INT_X9Y35 BOUNCE3 -> IMUX_B19 , 
  pip INT_X9Y35 BOUNCE3 -> IMUX_B3 , 
  pip INT_X9Y35 S2BEG4 -> BOUNCE0 , 
  pip INT_X9Y35 S2BEG4 -> BOUNCE3 , 
  pip INT_X9Y35 S6END4 -> S2BEG4 , 
  pip INT_X9Y41 OMUX_SE3 -> S6BEG4 , 
  ;
net "N41" , 
  outpin "iSlice__343__" Y ,
  inpin "iSlice__114__" F2 ,
  inpin "iSlice__115__" F4 ,
  inpin "iSlice__115__" G4 ,
  inpin "iSlice__116__" F4 ,
  inpin "iSlice__116__" G4 ,
  inpin "iSlice__117__" F3 ,
  inpin "iSlice__117__" G3 ,
  inpin "iSlice__118__" F1 ,
  inpin "iSlice__118__" G1 ,
  inpin "iSlice__119__" G4 ,
  inpin "iSlice__120__" F2 ,
  inpin "iSlice__120__" G3 ,
  inpin "iSlice__121__" F2 ,
  inpin "iSlice__121__" G1 ,
  inpin "iSlice__122__" F1 ,
  inpin "iSlice__122__" G4 ,
  inpin "iSlice__123__" F4 ,
  inpin "iSlice__123__" G4 ,
  inpin "iSlice__124__" F4 ,
  inpin "iSlice__125__" G1 ,
  inpin "iSlice__127__" F3 ,
  inpin "iSlice__127__" G1 ,
  inpin "iSlice__129__" F3 ,
  inpin "iSlice__129__" G1 ,
  inpin "iSlice__317__" F4 ,
  inpin "iSlice__319__" F4 ,
  inpin "iSlice__319__" G4 ,
  inpin "iSlice__320__" G4 ,
  inpin "iSlice__321__" G1 ,
  inpin "iSlice__322__" F1 ,
  inpin "iSlice__324__" F4 ,
  inpin "iSlice__324__" G4 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_X14Y29 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X17Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X18Y26 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X18Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X18Y28 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X18Y28 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X18Y29 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X19Y32 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X22Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X22Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X22Y27 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X23Y27 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y27 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y23 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y23 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y25 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y27 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X24Y27 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y31 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X26Y25 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X26Y25 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X26Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X26Y27 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X27Y23 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X27Y23 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X27Y27 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X27Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X27Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X27Y29 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X27Y29 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X14Y29 BEST_LOGIC_OUTS5 -> E2BEG1 , 
  pip INT_X16Y29 E2END1 -> E2BEG1 , 
  pip INT_X17Y28 W2MID0 -> IMUX_B16 , 
  pip INT_X18Y26 S2MID0 -> E2BEG0 , 
  pip INT_X18Y26 S2MID0 -> IMUX_B0 , 
  pip INT_X18Y26 S2MID0 -> IMUX_B8 , 
  pip INT_X18Y27 S2END0 -> S2BEG0 , 
  pip INT_X18Y28 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X18Y28 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X18Y28 E2BEG9 -> IMUX_B7 , 
  pip INT_X18Y28 E2END_S1 -> E2BEG9 , 
  pip INT_X18Y28 S2MID0 -> BYP_INT_B2 , 
  pip INT_X18Y28 S2MID0 -> W2BEG0 , 
  pip INT_X18Y29 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X18Y29 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X18Y29 E2END1 -> BYP_INT_B2 , 
  pip INT_X18Y29 E2END1 -> N2BEG0 , 
  pip INT_X18Y29 E2END1 -> S2BEG0 , 
  pip INT_X18Y31 N2END0 -> E2BEG1 , 
  pip INT_X19Y31 E2MID1 -> N2BEG1 , 
  pip INT_X19Y32 N2MID1 -> IMUX_B12 , 
  pip INT_X20Y25 E2END_S0 -> E2BEG8 , 
  pip INT_X20Y28 E2END9 -> E2BEG7 , 
  pip INT_X20Y31 E2END1 -> E2BEG1 , 
  pip INT_X22Y25 E2END8 -> E2BEG8 , 
  pip INT_X22Y25 E2END8 -> N2BEG7 , 
  pip INT_X22Y26 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X22Y26 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X22Y26 N2MID7 -> BYP_INT_B7 , 
  pip INT_X22Y26 N2MID7 -> IMUX_B7 , 
  pip INT_X22Y27 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X22Y27 BYP_BOUNCE5 -> BYP_INT_B1 , 
  pip INT_X22Y27 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X22Y27 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X22Y27 N2END7 -> BYP_INT_B5 , 
  pip INT_X22Y28 E2END7 -> E2BEG5 , 
  pip INT_X22Y31 E2END1 -> E2BEG1 , 
  pip INT_X23Y25 E2MID8 -> N2BEG8 , 
  pip INT_X23Y26 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X23Y26 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X23Y26 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X23Y26 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X23Y26 N2MID8 -> BYP_INT_B7 , 
  pip INT_X23Y26 N2MID8 -> IMUX_B15 , 
  pip INT_X23Y27 N2END8 -> E2BEG9 , 
  pip INT_X23Y27 N2END8 -> IMUX_B23 , 
  pip INT_X23Y27 N2END8 -> IMUX_B31 , 
  pip INT_X24Y23 S2END7 -> E2BEG5 , 
  pip INT_X24Y23 S2END7 -> IMUX_B22 , 
  pip INT_X24Y23 S2END7 -> IMUX_B30 , 
  pip INT_X24Y25 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X24Y25 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X24Y25 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X24Y25 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y25 E2END8 -> BYP_INT_B7 , 
  pip INT_X24Y25 E2END8 -> E2BEG8 , 
  pip INT_X24Y25 E2END8 -> S2BEG7 , 
  pip INT_X24Y27 E2MID9 -> IMUX_B23 , 
  pip INT_X24Y27 E2MID9 -> IMUX_B31 , 
  pip INT_X24Y28 E2END5 -> E2BEG3 , 
  pip INT_X24Y31 E2END1 -> IMUX_B24 , 
  pip INT_X26Y23 E2END5 -> E2BEG3 , 
  pip INT_X26Y23 E2END5 -> E2BEG5 , 
  pip INT_X26Y25 E2END8 -> IMUX_B19 , 
  pip INT_X26Y25 E2END8 -> IMUX_B27 , 
  pip INT_X26Y25 E2END8 -> N2BEG7 , 
  pip INT_X26Y26 BYP_BOUNCE5 -> IMUX_B14 , 
  pip INT_X26Y26 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X26Y26 N2MID7 -> BYP_INT_B5 , 
  pip INT_X26Y26 N2MID7 -> IMUX_B7 , 
  pip INT_X26Y27 N2END7 -> E2BEG8 , 
  pip INT_X26Y27 S2MID2 -> IMUX_B4 , 
  pip INT_X26Y28 E2END3 -> S2BEG2 , 
  pip INT_X27Y23 E2MID3 -> IMUX_B29 , 
  pip INT_X27Y23 E2MID5 -> IMUX_B22 , 
  pip INT_X27Y27 E2MID8 -> IMUX_B11 , 
  pip INT_X27Y27 E2MID8 -> IMUX_B3 , 
  pip INT_X27Y27 E2MID8 -> N2BEG8 , 
  pip INT_X27Y28 N2MID8 -> IMUX_B27 , 
  pip INT_X27Y29 N2END8 -> IMUX_B19 , 
  pip INT_X27Y29 N2END8 -> IMUX_B27 , 
  ;
net "N42" , 
  outpin "iSlice__422__" Y ,
  inpin "iSlice__288__" F3 ,
  inpin "iSlice__351__" G2 ,
  inpin "iSlice__464__" G3 ,
  inpin "iSlice__473__" G2 ,
  pip CLB_X21Y33 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X22Y33 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X23Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X23Y32 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y36 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X21Y33 BEST_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X21Y33 BEST_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X21Y33 BEST_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X22Y32 OMUX_SE3 -> E2BEG6 , 
  pip INT_X22Y33 OMUX_E8 -> IMUX_B6 , 
  pip INT_X22Y34 OMUX_NE12 -> N2BEG5 , 
  pip INT_X22Y36 N2END5 -> E2BEG6 , 
  pip INT_X23Y30 S2END6 -> IMUX_B22 , 
  pip INT_X23Y32 E2MID6 -> IMUX_B30 , 
  pip INT_X23Y32 E2MID6 -> S2BEG6 , 
  pip INT_X23Y36 E2MID6 -> IMUX_B6 , 
  ;
net "N44" , 
  outpin "iSlice__484__" Y ,
  inpin "iSlice__104__" F1 ,
  inpin "iSlice__104__" G1 ,
  inpin "iSlice__105__" F4 ,
  inpin "iSlice__105__" G4 ,
  inpin "iSlice__106__" F4 ,
  inpin "iSlice__106__" G4 ,
  inpin "iSlice__107__" F3 ,
  inpin "iSlice__107__" G3 ,
  inpin "iSlice__108__" F1 ,
  inpin "iSlice__108__" G1 ,
  inpin "iSlice__109__" F4 ,
  inpin "iSlice__109__" G4 ,
  inpin "iSlice__110__" F3 ,
  inpin "iSlice__110__" G3 ,
  inpin "iSlice__112__" F2 ,
  inpin "iSlice__112__" G2 ,
  inpin "iSlice__113__" F1 ,
  inpin "iSlice__113__" G1 ,
  inpin "iSlice__343__" G4 ,
  pip CLB_X11Y24 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X14Y29 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X7Y23 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X7Y23 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X7Y25 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X7Y25 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X7Y25 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X7Y25 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X7Y25 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X7Y25 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X7Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X7Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X7Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X7Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X7Y27 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X7Y27 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X7Y27 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X7Y27 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X7Y30 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X7Y30 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X11Y24 BEST_LOGIC_OUTS7 -> E6BEG8 , 
  pip INT_X11Y24 BEST_LOGIC_OUTS7 -> W2BEG8 , 
  pip INT_X14Y24 E6MID8 -> N2BEG8 , 
  pip INT_X14Y27 N2END_N8 -> N2BEG0 , 
  pip INT_X14Y29 N2END0 -> IMUX_B4 , 
  pip INT_X7Y23 S2END2 -> IMUX_B12 , 
  pip INT_X7Y23 S2END2 -> IMUX_B4 , 
  pip INT_X7Y25 W2END0 -> IMUX_B12 , 
  pip INT_X7Y25 W2END0 -> IMUX_B16 , 
  pip INT_X7Y25 W2END0 -> IMUX_B20 , 
  pip INT_X7Y25 W2END0 -> IMUX_B24 , 
  pip INT_X7Y25 W2END0 -> IMUX_B28 , 
  pip INT_X7Y25 W2END0 -> IMUX_B4 , 
  pip INT_X7Y25 W2END0 -> N2BEG2 , 
  pip INT_X7Y25 W2END0 -> S2BEG2 , 
  pip INT_X7Y26 N2MID2 -> IMUX_B1 , 
  pip INT_X7Y26 N2MID2 -> IMUX_B13 , 
  pip INT_X7Y26 N2MID2 -> IMUX_B5 , 
  pip INT_X7Y26 N2MID2 -> IMUX_B9 , 
  pip INT_X7Y27 W2END1 -> IMUX_B12 , 
  pip INT_X7Y27 W2END1 -> IMUX_B16 , 
  pip INT_X7Y27 W2END1 -> IMUX_B24 , 
  pip INT_X7Y27 W2END1 -> IMUX_B4 , 
  pip INT_X7Y27 W2END1 -> N2BEG3 , 
  pip INT_X7Y29 N2END3 -> N2BEG3 , 
  pip INT_X7Y30 N2MID3 -> IMUX_B17 , 
  pip INT_X7Y30 N2MID3 -> IMUX_B25 , 
  pip INT_X9Y25 W2END_N8 -> N2BEG0 , 
  pip INT_X9Y25 W2END_N8 -> W2BEG0 , 
  pip INT_X9Y27 N2END0 -> W2BEG1 , 
  ;
net "N45" , 
  outpin "iSlice__290__" X ,
  inpin "iSlice__289__" F3 ,
  inpin "iSlice__321__" F1 ,
  inpin "iSlice__463__" F4 ,
  inpin "iSlice__470__" G4 ,
  inpin "iSlice__479__" G2 ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE6MID1 -> CLB_BUFFER_E6MID1 , 
  pip CLB_X12Y28 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X14Y31 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X18Y27 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X18Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X19Y26 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X12Y28 BEST_LOGIC_OUTS2 -> E6BEG1 , 
  pip INT_X12Y28 BEST_LOGIC_OUTS2 -> OMUX12 , 
  pip INT_X13Y29 OMUX_NE12 -> N2BEG2 , 
  pip INT_X13Y31 N2END2 -> E2BEG3 , 
  pip INT_X14Y31 E2MID3 -> IMUX_B9 , 
  pip INT_X17Y28 W2MID1 -> IMUX_B24 , 
  pip INT_X18Y27 BYP_BOUNCE2 -> IMUX_B17 , 
  pip INT_X18Y27 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X18Y27 S2MID1 -> BYP_INT_B2 , 
  pip INT_X18Y28 E6END1 -> N2BEG1 , 
  pip INT_X18Y28 E6END1 -> S2BEG1 , 
  pip INT_X18Y28 E6END1 -> W2BEG1 , 
  pip INT_X18Y29 N2MID1 -> E2BEG1 , 
  pip INT_X18Y30 N2END1 -> IMUX_B8 , 
  pip INT_X19Y26 W2MID8 -> IMUX_B23 , 
  pip INT_X20Y26 S2END_S0 -> W2BEG8 , 
  pip INT_X20Y29 E2END1 -> S2BEG0 , 
  ;
net "N46" , 
  outpin "iSlice__279__" X ,
  inpin "iSlice__422__" G4 ,
  inpin "iSlice__481__" G3 ,
  pip CLB_X18Y41 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X21Y33 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X22Y39 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X18Y41 W2END4 -> IMUX_B1 , 
  pip INT_X20Y39 W2END1 -> N2BEG3 , 
  pip INT_X20Y41 N2END3 -> W2BEG4 , 
  pip INT_X21Y33 W2MID0 -> IMUX_B4 , 
  pip INT_X22Y33 S6END1 -> W2BEG0 , 
  pip INT_X22Y39 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  pip INT_X22Y39 BEST_LOGIC_OUTS2 -> W2BEG1 , 
  ;
net "N461" , 
  outpin "iSlice__488__" X ,
  inpin "iSlice__487__" G3 ,
  pip CLB_X16Y33 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X16Y39 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X16Y33 S6END3 -> W2BEG2 , 
  pip INT_X16Y33 W2BEG2 -> IMUX_B1 , 
  pip INT_X16Y39 BEST_LOGIC_OUTS3 -> S6BEG3 , 
  ;
net "N48" , 
  outpin "iSlice__288__" X ,
  inpin "iSlice__424__" G4 ,
  inpin "iSlice__427__" F2 ,
  inpin "iSlice__427__" G2 ,
  pip CLB_X23Y32 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X24Y37 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X29Y32 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X29Y32 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X23Y32 BEST_LOGIC_OUTS3 -> E6BEG2 , 
  pip INT_X23Y32 BEST_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X24Y33 OMUX_NE12 -> N2BEG5 , 
  pip INT_X24Y35 N2END5 -> N2BEG7 , 
  pip INT_X24Y37 N2END7 -> IMUX_B23 , 
  pip INT_X29Y32 E6END2 -> W2BEG2 , 
  pip INT_X29Y32 W2BEG2 -> IMUX_B21 , 
  pip INT_X29Y32 W2BEG2 -> IMUX_B29 , 
  ;
net "N52" , 
  outpin "iSlice__482__" X ,
  inpin "iSlice__481__" G4 ,
  pip CLB_X18Y41 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X18Y41 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X18Y41 BEST_LOGIC_OUTS3 -> IMUX_B0 , 
  ;
net "N54" , 
  outpin "iSlice__347__" Y ,
  inpin "iSlice__220__" G1 ,
  pip CLB_X16Y19 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X18Y27 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X16Y19 BEST_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X17Y20 OMUX_NE12 -> N6BEG2 , 
  pip INT_X17Y26 N6END2 -> N2BEG2 , 
  pip INT_X17Y27 N2MID2 -> E2BEG2 , 
  pip INT_X18Y27 E2MID2 -> IMUX_B20 , 
  ;
net "N56" , 
  outpin "iSlice__480__" X ,
  inpin "iSlice__479__" G1 ,
  pip CLB_X18Y17 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X18Y27 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X18Y17 BEST_LOGIC_OUTS0 -> N6BEG9 , 
  pip INT_X18Y23 N6END9 -> N2BEG9 , 
  pip INT_X18Y26 N2END_N9 -> N2BEG1 , 
  pip INT_X18Y27 N2MID1 -> IMUX_B16 , 
  ;
net "N57" , 
  outpin "iSlice__291__" X ,
  inpin "iSlice__282__" F3 ,
  inpin "iSlice__463__" G1 ,
  inpin "iSlice__467__" G1 ,
  inpin "iSlice__469__" F4 ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE6MID7 -> CLB_BUFFER_E6MID7 , 
  pip CLB_X11Y31 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X12Y28 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X17Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X18Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X21Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X11Y28 OMUX_W1 -> N2BEG2 , 
  pip INT_X11Y30 N2END2 -> N2BEG4 , 
  pip INT_X11Y31 N2MID4 -> IMUX_B13 , 
  pip INT_X12Y28 BEST_LOGIC_OUTS1 -> E6BEG7 , 
  pip INT_X12Y28 BEST_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X17Y30 W2MID8 -> IMUX_B31 , 
  pip INT_X18Y28 E6END7 -> N2BEG7 , 
  pip INT_X18Y30 N2END7 -> E2BEG8 , 
  pip INT_X18Y30 N2END7 -> IMUX_B3 , 
  pip INT_X18Y30 N2END7 -> W2BEG8 , 
  pip INT_X20Y30 E2END8 -> E2BEG8 , 
  pip INT_X21Y30 E2MID8 -> IMUX_B3 , 
  ;
net "N58" , 
  outpin "iSlice__486__" X ,
  inpin "iSlice__351__" G1 ,
  inpin "iSlice__464__" G1 ,
  inpin "iSlice__482__" F4 ,
  pip CLB_X18Y41 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X23Y30 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y33 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X23Y36 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X18Y41 W2MID7 -> IMUX_B31 , 
  pip INT_X19Y37 W2END2 -> N2BEG4 , 
  pip INT_X19Y39 N2END4 -> N2BEG6 , 
  pip INT_X19Y41 N2END6 -> W2BEG7 , 
  pip INT_X21Y37 W2END0 -> W2BEG2 , 
  pip INT_X23Y30 S2END0 -> IMUX_B20 , 
  pip INT_X23Y32 OMUX_S0 -> S2BEG0 , 
  pip INT_X23Y33 BEST_LOGIC_OUTS0 -> OMUX0 , 
  pip INT_X23Y33 BEST_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X23Y34 OMUX_N15 -> N2BEG9 , 
  pip INT_X23Y36 N2END9 -> IMUX_B7 , 
  pip INT_X23Y37 N2END_N9 -> W2BEG0 , 
  ;
net "N581" , 
  outpin "iSlice__350__" Y ,
  inpin "iSlice__476__" G1 ,
  pip CLB_X14Y13 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X14Y26 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X14Y13 S6END9 -> W2BEG8 , 
  pip INT_X14Y13 W2BEG8 -> IMUX_B7 , 
  pip INT_X14Y19 S6END_S1 -> S6BEG9 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  ;
net "N6" , 
  outpin "iSlice__406__" X ,
  inpin "iSlice__403__" G1 ,
  pip CLB_X11Y23 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X11Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X11Y23 BEST_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X11Y24 OMUX_N15 -> N2BEG9 , 
  pip INT_X11Y27 N2END_N9 -> N2BEG1 , 
  pip INT_X11Y28 N2MID1 -> IMUX_B16 , 
  ;
net "N60" , 
  outpin "iSlice__474__" X ,
  inpin "iSlice__473__" G1 ,
  pip CLB_X16Y47 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X22Y33 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X16Y47 BEST_LOGIC_OUTS3 -> E6BEG2 , 
  pip INT_X22Y33 S2MID9 -> IMUX_B7 , 
  pip INT_X22Y34 S6END9 -> S2BEG9 , 
  pip INT_X22Y40 S6END_S1 -> S6BEG9 , 
  pip INT_X22Y47 E6END2 -> S6BEG1 , 
  ;
net "N7" , 
  outpin "iSlice__403__" Y ,
  inpin "iSlice__263__" F2 ,
  inpin "iSlice__264__" F3 ,
  inpin "iSlice__264__" G3 ,
  inpin "iSlice__265__" F3 ,
  inpin "iSlice__265__" G3 ,
  inpin "iSlice__266__" F2 ,
  inpin "iSlice__266__" G2 ,
  inpin "iSlice__267__" F2 ,
  inpin "iSlice__267__" G2 ,
  inpin "iSlice__268__" F3 ,
  inpin "iSlice__268__" G3 ,
  inpin "iSlice__269__" F2 ,
  inpin "iSlice__269__" G2 ,
  inpin "iSlice__270__" F2 ,
  inpin "iSlice__270__" G2 ,
  inpin "iSlice__295__" G3 ,
  pip CLB_X11Y27 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y27 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X11Y27 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X11Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X11Y28 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y28 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y28 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X11Y28 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X11Y29 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y29 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X11Y29 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y29 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X11Y29 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X11Y29 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X12Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y28 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X12Y28 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X11Y27 S2MID7 -> IMUX_B14 , 
  pip INT_X11Y27 S2MID7 -> IMUX_B22 , 
  pip INT_X11Y27 S2MID7 -> IMUX_B6 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS6 -> E2BEG7 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS6 -> IMUX_B10 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS6 -> IMUX_B14 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS6 -> IMUX_B2 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS6 -> IMUX_B6 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS6 -> S2BEG7 , 
  pip INT_X11Y29 OMUX_N12 -> IMUX_B1 , 
  pip INT_X11Y29 OMUX_N12 -> IMUX_B13 , 
  pip INT_X11Y29 OMUX_N12 -> IMUX_B21 , 
  pip INT_X11Y29 OMUX_N12 -> IMUX_B29 , 
  pip INT_X11Y29 OMUX_N12 -> IMUX_B5 , 
  pip INT_X11Y29 OMUX_N12 -> IMUX_B9 , 
  pip INT_X12Y28 E2MID7 -> IMUX_B10 , 
  pip INT_X12Y28 E2MID7 -> IMUX_B22 , 
  pip INT_X12Y28 E2MID7 -> IMUX_B30 , 
  ;
net "N711" , 
  outpin "iSlice__470__" Y ,
  inpin "iSlice__470__" F1 ,
  pip CLB_X19Y26 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X19Y26 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X19Y26 BEST_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X19Y26 OMUX2 -> IMUX_B28 , 
  ;
net "N73" , 
  outpin "iSlice__322__" Y ,
  inpin "iSlice__186__" G2 ,
  pip CLB_X16Y29 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X24Y31 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X16Y29 W2END3 -> IMUX_B17 , 
  pip INT_X18Y29 S2END5 -> W2BEG3 , 
  pip INT_X18Y31 W6END4 -> S2BEG5 , 
  pip INT_X24Y31 BEST_LOGIC_OUTS6 -> W6BEG4 , 
  ;
net "N74" , 
  outpin "iSlice__467__" X ,
  inpin "iSlice__186__" G4 ,
  pip CLB_X16Y29 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X21Y30 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X16Y29 W2END9 -> IMUX_B19 , 
  pip INT_X18Y29 W2END9 -> W2BEG9 , 
  pip INT_X20Y29 OMUX_SW5 -> W2BEG9 , 
  pip INT_X21Y30 BEST_LOGIC_OUTS0 -> OMUX5 , 
  ;
net "N84" , 
  outpin "iSlice__436__" X ,
  inpin "iSlice__294__" F4 ,
  pip CLB_X19Y29 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X21Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X19Y29 BEST_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X19Y30 OMUX_N15 -> E2BEG9 , 
  pip INT_X21Y30 E2END9 -> IMUX_B31 , 
  ;
net "N86" , 
  outpin "iSlice__433__" X ,
  inpin "iSlice__435__" G3 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID4 -> CLB_BUFFER_IW2MID4 , 
  pip CLB_X14Y25 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X17Y27 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X14Y25 W2END4 -> IMUX_B1 , 
  pip INT_X16Y25 S2MID4 -> W2BEG4 , 
  pip INT_X16Y26 OMUX_WS1 -> S2BEG4 , 
  pip INT_X17Y27 BEST_LOGIC_OUTS3 -> OMUX1 , 
  ;
net "N93" , 
  outpin "iSlice__435__" X ,
  inpin "iSlice__246__" G2 ,
  pip CLB_X14Y25 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X14Y41 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X14Y25 BEST_LOGIC_OUTS0 -> N6BEG9 , 
  pip INT_X14Y31 N6END9 -> N2BEG9 , 
  pip INT_X14Y34 N2END_N9 -> N2BEG1 , 
  pip INT_X14Y36 N2END1 -> N2BEG3 , 
  pip INT_X14Y38 N2END3 -> N2BEG3 , 
  pip INT_X14Y40 N2END3 -> N2BEG3 , 
  pip INT_X14Y41 N2MID3 -> IMUX_B17 , 
  ;
net "N94" , 
  outpin "iSlice__432__" Y ,
  inpin "iSlice__246__" G1 ,
  pip CLB_X12Y44 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X14Y41 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X12Y44 BEST_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X13Y41 S2END4 -> E2BEG2 , 
  pip INT_X13Y43 OMUX_SE3 -> S2BEG4 , 
  pip INT_X14Y41 E2MID2 -> IMUX_B16 , 
  ;
net "N99" , 
  outpin "iSlice__432__" X ,
  inpin "iSlice__249__" F4 ,
  pip CLB_X12Y44 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X14Y44 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X12Y44 BEST_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X13Y44 OMUX_E13 -> E2BEG8 , 
  pip INT_X14Y44 E2MID8 -> IMUX_B27 , 
  ;
net "XIL_ML_PMV_OUT_SIG" , 
  outpin "XIL_ML_PMV" ODIV4 ,
  inpin "XIL_ML_UNUSED_DCM_1" CLKIN ,
  inpin "XIL_ML_UNUSED_DCM_2" CLKIN ,
  inpin "XIL_ML_UNUSED_DCM_3" CLKIN ,
  inpin "XIL_ML_UNUSED_DCM_4" CLKIN ,
  pip CFG_CENTER_X15Y31 PMV_ODIV4 -> SECONDARY_LOGIC_OUTS2_INT3 , 
  pip DCM_BOT_X15Y0 CLK_B3_INT0 -> DCM_ADV_CLKIN , 
  pip DCM_BOT_X15Y4 CLK_B3_INT0 -> DCM_ADV_CLKIN , 
  pip DCM_X15Y56 CLK_B3_INT0 -> DCM_ADV_CLKIN , 
  pip DCM_X15Y60 CLK_B3_INT0 -> DCM_ADV_CLKIN , 
  pip INT_X14Y0 S2END8 -> E2BEG6 , 
  pip INT_X14Y2 S2END8 -> S2BEG8 , 
  pip INT_X14Y4 S2END8 -> E2BEG6 , 
  pip INT_X14Y4 S2END8 -> S2BEG8 , 
  pip INT_X14Y6 W2MID8 -> S2BEG8 , 
  pip INT_X15Y0 E2MID6 -> CLK_B3 , 
  pip INT_X15Y27 OMUX4 -> LV0 , 
  pip INT_X15Y27 SECONDARY_LOGIC_OUTS2 -> OMUX15 , 
  pip INT_X15Y27 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  pip INT_X15Y28 OMUX_N15 -> LV24 , 
  pip INT_X15Y3 LV24 -> N6BEG8 , 
  pip INT_X15Y4 E2MID6 -> CLK_B3 , 
  pip INT_X15Y46 LV6 -> N6BEG6 , 
  pip INT_X15Y52 N6END6 -> N2BEG6 , 
  pip INT_X15Y54 N2END6 -> N2BEG6 , 
  pip INT_X15Y56 N2BEG6 -> CLK_B3 , 
  pip INT_X15Y56 N2END6 -> N2BEG6 , 
  pip INT_X15Y58 N2END6 -> N2BEG6 , 
  pip INT_X15Y6 N6MID8 -> W2BEG8 , 
  pip INT_X15Y60 N2BEG6 -> CLK_B3 , 
  pip INT_X15Y60 N2END6 -> N2BEG6 , 
  ;
net "XIL_ML_UNUSED_DCM_CLKOUT_1" , 
  outpin "XIL_ML_UNUSED_DCM_1" CLK0 ,
  inpin "XIL_ML_UNUSED_DCM_1" CLKFB ,
  pip DCM_X15Y56 DCM_ADV_CLK0 -> DCM_CLK0 , 
  pip DCM_X15Y56 DCM_CLK0 -> DCM_OUT1 , 
  pip DCM_X15Y56 DCM_OUT1 -> DCM_ADV_CLKFB , 
  ;
net "XIL_ML_UNUSED_DCM_CLKOUT_2" , 
  outpin "XIL_ML_UNUSED_DCM_2" CLK0 ,
  inpin "XIL_ML_UNUSED_DCM_2" CLKFB ,
  pip DCM_BOT_X15Y4 DCM_ADV_CLK0 -> DCM_CLK0 , 
  pip DCM_BOT_X15Y4 DCM_BOT_OUT1 -> DCM_ADV_CLKFB , 
  pip DCM_BOT_X15Y4 DCM_CLK0 -> DCM_BOT_OUT1 , 
  ;
net "XIL_ML_UNUSED_DCM_CLKOUT_3" , 
  outpin "XIL_ML_UNUSED_DCM_3" CLK0 ,
  inpin "XIL_ML_UNUSED_DCM_3" CLKFB ,
  pip DCM_BOT_X15Y0 DCM_ADV_CLK0 -> DCM_CLK0 , 
  pip DCM_BOT_X15Y0 DCM_BOT_OUT1 -> DCM_ADV_CLKFB , 
  pip DCM_BOT_X15Y0 DCM_CLK0 -> DCM_BOT_OUT1 , 
  ;
net "XIL_ML_UNUSED_DCM_CLKOUT_4" , 
  outpin "XIL_ML_UNUSED_DCM_4" CLK0 ,
  inpin "XIL_ML_UNUSED_DCM_4" CLKFB ,
  pip DCM_X15Y60 DCM_ADV_CLK0 -> DCM_CLK0 , 
  pip DCM_X15Y60 DCM_CLK0 -> DCM_OUT1 , 
  pip DCM_X15Y60 DCM_OUT1 -> DCM_ADV_CLKFB , 
  ;
net "clk_uart_29MHz_i" , cfg " _BELSIG:PAD,PAD,clk_uart_29MHz_i:clk_uart_29MHz_i",
  ;
net "clk_uart_29MHz_i_BUFGP" , 
  outpin "iBufg__0__" O ,
  inpin "iSlice__0__" CLK ,
  inpin "iSlice__104__" CLK ,
  inpin "iSlice__105__" CLK ,
  inpin "iSlice__106__" CLK ,
  inpin "iSlice__107__" CLK ,
  inpin "iSlice__108__" CLK ,
  inpin "iSlice__109__" CLK ,
  inpin "iSlice__10__" CLK ,
  inpin "iSlice__110__" CLK ,
  inpin "iSlice__111__" CLK ,
  inpin "iSlice__112__" CLK ,
  inpin "iSlice__113__" CLK ,
  inpin "iSlice__114__" CLK ,
  inpin "iSlice__115__" CLK ,
  inpin "iSlice__116__" CLK ,
  inpin "iSlice__117__" CLK ,
  inpin "iSlice__118__" CLK ,
  inpin "iSlice__119__" CLK ,
  inpin "iSlice__11__" CLK ,
  inpin "iSlice__120__" CLK ,
  inpin "iSlice__121__" CLK ,
  inpin "iSlice__122__" CLK ,
  inpin "iSlice__123__" CLK ,
  inpin "iSlice__124__" CLK ,
  inpin "iSlice__125__" CLK ,
  inpin "iSlice__126__" CLK ,
  inpin "iSlice__127__" CLK ,
  inpin "iSlice__128__" CLK ,
  inpin "iSlice__129__" CLK ,
  inpin "iSlice__12__" CLK ,
  inpin "iSlice__130__" CLK ,
  inpin "iSlice__131__" CLK ,
  inpin "iSlice__132__" CLK ,
  inpin "iSlice__133__" CLK ,
  inpin "iSlice__134__" CLK ,
  inpin "iSlice__135__" CLK ,
  inpin "iSlice__136__" CLK ,
  inpin "iSlice__137__" CLK ,
  inpin "iSlice__138__" CLK ,
  inpin "iSlice__139__" CLK ,
  inpin "iSlice__13__" CLK ,
  inpin "iSlice__140__" CLK ,
  inpin "iSlice__141__" CLK ,
  inpin "iSlice__142__" CLK ,
  inpin "iSlice__143__" CLK ,
  inpin "iSlice__144__" CLK ,
  inpin "iSlice__145__" CLK ,
  inpin "iSlice__146__" CLK ,
  inpin "iSlice__147__" CLK ,
  inpin "iSlice__148__" CLK ,
  inpin "iSlice__149__" CLK ,
  inpin "iSlice__14__" CLK ,
  inpin "iSlice__150__" CLK ,
  inpin "iSlice__151__" CLK ,
  inpin "iSlice__152__" CLK ,
  inpin "iSlice__153__" CLK ,
  inpin "iSlice__154__" CLK ,
  inpin "iSlice__155__" CLK ,
  inpin "iSlice__156__" CLK ,
  inpin "iSlice__157__" CLK ,
  inpin "iSlice__158__" CLK ,
  inpin "iSlice__159__" CLK ,
  inpin "iSlice__15__" CLK ,
  inpin "iSlice__160__" CLK ,
  inpin "iSlice__161__" CLK ,
  inpin "iSlice__162__" CLK ,
  inpin "iSlice__163__" CLK ,
  inpin "iSlice__164__" CLK ,
  inpin "iSlice__165__" CLK ,
  inpin "iSlice__166__" CLK ,
  inpin "iSlice__167__" CLK ,
  inpin "iSlice__168__" CLK ,
  inpin "iSlice__169__" CLK ,
  inpin "iSlice__16__" CLK ,
  inpin "iSlice__170__" CLK ,
  inpin "iSlice__171__" CLK ,
  inpin "iSlice__172__" CLK ,
  inpin "iSlice__173__" CLK ,
  inpin "iSlice__174__" CLK ,
  inpin "iSlice__175__" CLK ,
  inpin "iSlice__176__" CLK ,
  inpin "iSlice__177__" CLK ,
  inpin "iSlice__178__" CLK ,
  inpin "iSlice__179__" CLK ,
  inpin "iSlice__17__" CLK ,
  inpin "iSlice__180__" CLK ,
  inpin "iSlice__181__" CLK ,
  inpin "iSlice__182__" CLK ,
  inpin "iSlice__183__" CLK ,
  inpin "iSlice__184__" CLK ,
  inpin "iSlice__185__" CLK ,
  inpin "iSlice__186__" CLK ,
  inpin "iSlice__187__" CLK ,
  inpin "iSlice__188__" CLK ,
  inpin "iSlice__189__" CLK ,
  inpin "iSlice__18__" CLK ,
  inpin "iSlice__190__" CLK ,
  inpin "iSlice__191__" CLK ,
  inpin "iSlice__192__" CLK ,
  inpin "iSlice__193__" CLK ,
  inpin "iSlice__194__" CLK ,
  inpin "iSlice__195__" CLK ,
  inpin "iSlice__196__" CLK ,
  inpin "iSlice__197__" CLK ,
  inpin "iSlice__198__" CLK ,
  inpin "iSlice__199__" CLK ,
  inpin "iSlice__1__" CLK ,
  inpin "iSlice__200__" CLK ,
  inpin "iSlice__201__" CLK ,
  inpin "iSlice__202__" CLK ,
  inpin "iSlice__203__" CLK ,
  inpin "iSlice__204__" CLK ,
  inpin "iSlice__205__" CLK ,
  inpin "iSlice__206__" CLK ,
  inpin "iSlice__207__" CLK ,
  inpin "iSlice__208__" CLK ,
  inpin "iSlice__209__" CLK ,
  inpin "iSlice__210__" CLK ,
  inpin "iSlice__211__" CLK ,
  inpin "iSlice__212__" CLK ,
  inpin "iSlice__213__" CLK ,
  inpin "iSlice__214__" CLK ,
  inpin "iSlice__215__" CLK ,
  inpin "iSlice__216__" CLK ,
  inpin "iSlice__217__" CLK ,
  inpin "iSlice__218__" CLK ,
  inpin "iSlice__219__" CLK ,
  inpin "iSlice__220__" CLK ,
  inpin "iSlice__221__" CLK ,
  inpin "iSlice__222__" CLK ,
  inpin "iSlice__223__" CLK ,
  inpin "iSlice__224__" CLK ,
  inpin "iSlice__225__" CLK ,
  inpin "iSlice__226__" CLK ,
  inpin "iSlice__227__" CLK ,
  inpin "iSlice__228__" CLK ,
  inpin "iSlice__229__" CLK ,
  inpin "iSlice__230__" CLK ,
  inpin "iSlice__231__" CLK ,
  inpin "iSlice__232__" CLK ,
  inpin "iSlice__233__" CLK ,
  inpin "iSlice__234__" CLK ,
  inpin "iSlice__235__" CLK ,
  inpin "iSlice__236__" CLK ,
  inpin "iSlice__237__" CLK ,
  inpin "iSlice__238__" CLK ,
  inpin "iSlice__239__" CLK ,
  inpin "iSlice__240__" CLK ,
  inpin "iSlice__241__" CLK ,
  inpin "iSlice__242__" CLK ,
  inpin "iSlice__243__" CLK ,
  inpin "iSlice__244__" CLK ,
  inpin "iSlice__245__" CLK ,
  inpin "iSlice__247__" CLK ,
  inpin "iSlice__248__" CLK ,
  inpin "iSlice__250__" CLK ,
  inpin "iSlice__251__" CLK ,
  inpin "iSlice__252__" CLK ,
  inpin "iSlice__253__" CLK ,
  inpin "iSlice__256__" CLK ,
  inpin "iSlice__257__" CLK ,
  inpin "iSlice__258__" CLK ,
  inpin "iSlice__259__" CLK ,
  inpin "iSlice__260__" CLK ,
  inpin "iSlice__261__" CLK ,
  inpin "iSlice__262__" CLK ,
  inpin "iSlice__263__" CLK ,
  inpin "iSlice__264__" CLK ,
  inpin "iSlice__265__" CLK ,
  inpin "iSlice__266__" CLK ,
  inpin "iSlice__267__" CLK ,
  inpin "iSlice__268__" CLK ,
  inpin "iSlice__269__" CLK ,
  inpin "iSlice__270__" CLK ,
  inpin "iSlice__271__" CLK ,
  inpin "iSlice__272__" CLK ,
  inpin "iSlice__273__" CLK ,
  inpin "iSlice__273__" F1 ,
  inpin "iSlice__274__" CLK ,
  inpin "iSlice__275__" CLK ,
  inpin "iSlice__276__" CLK ,
  inpin "iSlice__277__" CLK ,
  inpin "iSlice__278__" CLK ,
  inpin "iSlice__279__" CLK ,
  inpin "iSlice__280__" CLK ,
  inpin "iSlice__281__" CLK ,
  inpin "iSlice__282__" CLK ,
  inpin "iSlice__283__" CLK ,
  inpin "iSlice__284__" CLK ,
  inpin "iSlice__285__" CLK ,
  inpin "iSlice__286__" CLK ,
  inpin "iSlice__287__" CLK ,
  inpin "iSlice__288__" CLK ,
  inpin "iSlice__289__" CLK ,
  inpin "iSlice__290__" CLK ,
  inpin "iSlice__291__" CLK ,
  inpin "iSlice__292__" CLK ,
  inpin "iSlice__293__" CLK ,
  inpin "iSlice__295__" CLK ,
  inpin "iSlice__296__" CLK ,
  inpin "iSlice__2__" CLK ,
  inpin "iSlice__3__" CLK ,
  inpin "iSlice__4__" CLK ,
  inpin "iSlice__507__" CLK ,
  inpin "iSlice__508__" CLK ,
  inpin "iSlice__512__" CLK ,
  inpin "iSlice__515__" CLK ,
  inpin "iSlice__516__" CLK ,
  inpin "iSlice__517__" CLK ,
  inpin "iSlice__519__" CLK ,
  inpin "iSlice__520__" CLK ,
  inpin "iSlice__521__" CLK ,
  inpin "iSlice__522__" CLK ,
  inpin "iSlice__523__" CLK ,
  inpin "iSlice__524__" CLK ,
  inpin "iSlice__525__" CLK ,
  inpin "iSlice__526__" CLK ,
  inpin "iSlice__527__" CLK ,
  inpin "iSlice__528__" CLK ,
  inpin "iSlice__529__" CLK ,
  inpin "iSlice__530__" CLK ,
  inpin "iSlice__531__" CLK ,
  inpin "iSlice__532__" CLK ,
  inpin "iSlice__533__" CLK ,
  inpin "iSlice__534__" CLK ,
  inpin "iSlice__535__" CLK ,
  inpin "iSlice__536__" CLK ,
  inpin "iSlice__537__" CLK ,
  inpin "iSlice__538__" CLK ,
  inpin "iSlice__539__" CLK ,
  inpin "iSlice__540__" CLK ,
  inpin "iSlice__541__" CLK ,
  inpin "iSlice__542__" CLK ,
  inpin "iSlice__543__" CLK ,
  inpin "iSlice__544__" CLK ,
  inpin "iSlice__545__" CLK ,
  inpin "iSlice__546__" CLK ,
  inpin "iSlice__547__" CLK ,
  inpin "iSlice__548__" CLK ,
  inpin "iSlice__549__" CLK ,
  inpin "iSlice__550__" CLK ,
  inpin "iSlice__551__" CLK ,
  inpin "iSlice__552__" CLK ,
  inpin "iSlice__553__" CLK ,
  inpin "iSlice__554__" CLK ,
  inpin "iSlice__555__" CLK ,
  inpin "iSlice__556__" CLK ,
  inpin "iSlice__557__" CLK ,
  inpin "iSlice__558__" CLK ,
  inpin "iSlice__559__" CLK ,
  inpin "iSlice__560__" CLK ,
  inpin "iSlice__561__" CLK ,
  inpin "iSlice__562__" CLK ,
  inpin "iSlice__563__" CLK ,
  inpin "iSlice__564__" CLK ,
  inpin "iSlice__565__" CLK ,
  inpin "iSlice__566__" CLK ,
  inpin "iSlice__567__" CLK ,
  inpin "iSlice__568__" CLK ,
  inpin "iSlice__569__" CLK ,
  inpin "iSlice__570__" CLK ,
  inpin "iSlice__571__" CLK ,
  inpin "iSlice__572__" CLK ,
  inpin "iSlice__573__" CLK ,
  inpin "iSlice__574__" CLK ,
  inpin "iSlice__575__" CLK ,
  inpin "iSlice__576__" CLK ,
  inpin "iSlice__577__" CLK ,
  inpin "iSlice__578__" CLK ,
  inpin "iSlice__579__" CLK ,
  inpin "iSlice__580__" CLK ,
  inpin "iSlice__581__" CLK ,
  inpin "iSlice__582__" CLK ,
  inpin "iSlice__583__" CLK ,
  inpin "iSlice__584__" CLK ,
  inpin "iSlice__585__" CLK ,
  inpin "iSlice__586__" CLK ,
  inpin "iSlice__587__" CLK ,
  inpin "iSlice__588__" CLK ,
  inpin "iSlice__589__" CLK ,
  inpin "iSlice__590__" CLK ,
  inpin "iSlice__591__" CLK ,
  inpin "iSlice__592__" CLK ,
  inpin "iSlice__593__" CLK ,
  inpin "iSlice__594__" CLK ,
  inpin "iSlice__595__" CLK ,
  inpin "iSlice__596__" CLK ,
  inpin "iSlice__597__" CLK ,
  inpin "iSlice__598__" CLK ,
  inpin "iSlice__599__" CLK ,
  inpin "iSlice__5__" CLK ,
  inpin "iSlice__600__" CLK ,
  inpin "iSlice__601__" CLK ,
  inpin "iSlice__602__" CLK ,
  inpin "iSlice__603__" CLK ,
  inpin "iSlice__604__" CLK ,
  inpin "iSlice__605__" CLK ,
  inpin "iSlice__606__" CLK ,
  inpin "iSlice__607__" CLK ,
  inpin "iSlice__608__" CLK ,
  inpin "iSlice__609__" CLK ,
  inpin "iSlice__610__" CLK ,
  inpin "iSlice__611__" CLK ,
  inpin "iSlice__612__" CLK ,
  inpin "iSlice__613__" CLK ,
  inpin "iSlice__614__" CLK ,
  inpin "iSlice__615__" CLK ,
  inpin "iSlice__616__" CLK ,
  inpin "iSlice__617__" CLK ,
  inpin "iSlice__618__" CLK ,
  inpin "iSlice__619__" CLK ,
  inpin "iSlice__620__" CLK ,
  inpin "iSlice__621__" CLK ,
  inpin "iSlice__622__" CLK ,
  inpin "iSlice__623__" CLK ,
  inpin "iSlice__624__" CLK ,
  inpin "iSlice__625__" CLK ,
  inpin "iSlice__626__" CLK ,
  inpin "iSlice__627__" CLK ,
  inpin "iSlice__628__" CLK ,
  inpin "iSlice__629__" CLK ,
  inpin "iSlice__630__" CLK ,
  inpin "iSlice__631__" CLK ,
  inpin "iSlice__632__" CLK ,
  inpin "iSlice__633__" CLK ,
  inpin "iSlice__634__" CLK ,
  inpin "iSlice__635__" CLK ,
  inpin "iSlice__636__" CLK ,
  inpin "iSlice__637__" CLK ,
  inpin "iSlice__638__" CLK ,
  inpin "iSlice__639__" CLK ,
  inpin "iSlice__640__" CLK ,
  inpin "iSlice__641__" CLK ,
  inpin "iSlice__642__" CLK ,
  inpin "iSlice__643__" CLK ,
  inpin "iSlice__644__" CLK ,
  inpin "iSlice__645__" CLK ,
  inpin "iSlice__646__" CLK ,
  inpin "iSlice__647__" CLK ,
  inpin "iSlice__648__" CLK ,
  inpin "iSlice__649__" CLK ,
  inpin "iSlice__650__" CLK ,
  inpin "iSlice__651__" CLK ,
  inpin "iSlice__652__" CLK ,
  inpin "iSlice__653__" CLK ,
  inpin "iSlice__654__" CLK ,
  inpin "iSlice__655__" CLK ,
  inpin "iSlice__656__" CLK ,
  inpin "iSlice__657__" CLK ,
  inpin "iSlice__658__" CLK ,
  inpin "iSlice__659__" CLK ,
  inpin "iSlice__660__" CLK ,
  inpin "iSlice__661__" CLK ,
  inpin "iSlice__662__" CLK ,
  inpin "iSlice__663__" CLK ,
  inpin "iSlice__664__" CLK ,
  inpin "iSlice__665__" CLK ,
  inpin "iSlice__666__" CLK ,
  inpin "iSlice__667__" CLK ,
  inpin "iSlice__668__" CLK ,
  inpin "iSlice__669__" CLK ,
  inpin "iSlice__670__" CLK ,
  inpin "iSlice__671__" CLK ,
  inpin "iSlice__672__" CLK ,
  inpin "iSlice__673__" CLK ,
  inpin "iSlice__675__" CLK ,
  inpin "iSlice__676__" CLK ,
  inpin "iSlice__677__" CLK ,
  inpin "iSlice__678__" CLK ,
  inpin "iSlice__679__" CLK ,
  inpin "iSlice__681__" CLK ,
  inpin "iSlice__682__" CLK ,
  inpin "iSlice__683__" CLK ,
  inpin "iSlice__684__" CLK ,
  inpin "iSlice__685__" CLK ,
  inpin "iSlice__686__" CLK ,
  inpin "iSlice__687__" CLK ,
  inpin "iSlice__688__" CLK ,
  inpin "iSlice__689__" CLK ,
  inpin "iSlice__690__" CLK ,
  inpin "iSlice__691__" CLK ,
  inpin "iSlice__6__" CLK ,
  inpin "iSlice__7__" CLK ,
  inpin "iSlice__8__" CLK ,
  inpin "iSlice__9__" CLK ,
  pip CLB_X11Y23 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y24 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y25 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y25 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y26 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y27 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y27 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y27 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y28 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y28 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y28 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y29 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y29 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y29 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X11Y29 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y31 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y31 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y32 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y33 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y38 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X11Y39 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y39 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y39 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X11Y39 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y40 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X11Y41 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y41 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y41 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y45 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y52 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y52 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y54 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X11Y54 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y54 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X11Y58 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X12Y15 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X12Y26 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X12Y28 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X12Y28 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X12Y28 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X12Y28 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X12Y30 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X12Y31 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X12Y34 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X12Y34 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X12Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X12Y38 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X12Y39 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X12Y39 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X12Y40 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X12Y42 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X13Y19 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y25 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X13Y26 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X13Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y27 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X13Y27 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X13Y39 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X13Y41 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X13Y41 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y42 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X13Y43 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X13Y46 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X13Y48 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y51 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y53 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X13Y55 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y19 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X14Y19 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y22 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y23 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X14Y23 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y24 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X14Y27 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X14Y27 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X14Y31 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X14Y33 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X14Y37 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X14Y38 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X14Y38 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X14Y38 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X14Y39 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y41 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X14Y44 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X14Y48 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y51 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X14Y51 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X14Y51 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y52 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X14Y53 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X14Y53 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y55 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X14Y56 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X14Y60 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X16Y26 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X16Y29 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X16Y29 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X16Y30 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X16Y40 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X16Y44 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X16Y44 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X16Y46 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X16Y52 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X16Y56 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X16Y7 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X17Y22 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X17Y25 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X17Y28 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X17Y30 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X17Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X17Y36 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X17Y39 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X17Y39 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X17Y41 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X17Y41 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X17Y44 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X17Y47 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X17Y60 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X17Y7 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X17Y8 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X17Y8 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X18Y26 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X18Y27 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X18Y27 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X18Y28 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X18Y28 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X18Y28 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X18Y29 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X18Y29 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X18Y31 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X18Y42 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X18Y46 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X18Y47 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X18Y8 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X19Y24 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X19Y25 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X19Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X19Y32 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X19Y33 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X19Y35 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X19Y49 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X19Y53 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X19Y54 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X21Y23 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X21Y25 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X21Y25 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X21Y26 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X21Y26 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X21Y27 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X21Y43 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X21Y57 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X22Y25 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X22Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X22Y27 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X22Y39 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X22Y43 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X22Y45 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X22Y49 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X22Y54 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X22Y60 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X23Y25 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X23Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X23Y27 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X23Y31 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X23Y32 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X23Y34 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X23Y35 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X23Y39 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X23Y40 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X23Y40 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X23Y40 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y41 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X23Y44 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X23Y48 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X23Y51 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X23Y52 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y23 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y23 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y25 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y27 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y28 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y29 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y30 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X24Y30 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y30 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y31 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y31 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X24Y32 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y33 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y33 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y34 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y34 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X24Y34 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y35 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y35 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y36 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y36 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y37 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y37 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y38 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y39 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y40 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X24Y41 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X24Y44 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X24Y44 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X24Y45 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y47 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y48 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X24Y48 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y50 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y52 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X24Y53 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X24Y56 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y25 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y25 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y25 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y27 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y27 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y27 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y28 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y28 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y29 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y29 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y30 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y31 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y32 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y32 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y33 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y33 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y33 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y33 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y34 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y34 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y35 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y36 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y37 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X26Y37 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y37 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y41 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X26Y42 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y43 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y46 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y48 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y48 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X26Y49 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X26Y51 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X27Y23 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X27Y27 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X27Y28 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X27Y28 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X27Y29 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X27Y31 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X27Y31 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X27Y32 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X27Y32 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X27Y32 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X27Y33 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X27Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X27Y35 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X27Y36 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X27Y44 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X27Y45 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X28Y29 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X28Y29 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X28Y30 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X28Y31 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X28Y31 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X28Y32 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X28Y32 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X28Y32 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X28Y34 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X28Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X28Y39 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X28Y42 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X29Y29 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y31 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X29Y31 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X29Y31 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X29Y31 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y32 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X29Y32 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X29Y32 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X29Y33 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X29Y33 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X29Y33 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X29Y33 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y34 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X29Y34 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X29Y34 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X29Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y35 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y38 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X29Y38 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X29Y39 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X29Y39 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X29Y39 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y40 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X29Y41 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X29Y41 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y43 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X29Y46 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X29Y47 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X7Y23 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X7Y25 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X7Y25 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X7Y25 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X7Y26 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X7Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X7Y26 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X7Y27 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X7Y27 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X7Y27 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X7Y28 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X7Y30 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X7Y39 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X8Y25 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y26 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X8Y26 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X8Y29 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X8Y29 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X8Y30 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X8Y30 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y31 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X8Y31 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X8Y31 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y32 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X8Y32 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X8Y32 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y33 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X8Y36 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X8Y39 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X8Y39 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y40 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X8Y41 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y43 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y44 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X8Y44 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X8Y46 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y23 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y26 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y26 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X9Y28 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y30 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y30 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y30 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y31 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y31 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X9Y31 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y32 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y32 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X9Y32 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y33 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y33 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X9Y33 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y34 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X9Y34 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y35 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y35 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y36 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y36 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y36 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y37 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X9Y37 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y38 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y39 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y40 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y40 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y42 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y43 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y44 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y45 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y46 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y47 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y47 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y47 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y48 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y50 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y54 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X9Y55 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X9Y56 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y57 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLK_BUFGCTRL_T_X15Y32 CLK_BUFGCTRL_POSTMUX_GCLKP2 -> CLK_BUFGCTRL_GCLKP18 , 
  pip CLK_HROW_X15Y23 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_LP0 , 
  pip CLK_HROW_X15Y23 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_RP0 , 
  pip CLK_HROW_X15Y39 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_LP0 , 
  pip CLK_HROW_X15Y39 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_RP0 , 
  pip CLK_HROW_X15Y55 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_LP0 , 
  pip CLK_HROW_X15Y55 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_RP0 , 
  pip CLK_HROW_X15Y7 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_LP0 , 
  pip CLK_HROW_X15Y7 CLK_HROW_GCLK_BUFP18 -> CLK_HROW_HCLK_RP0 , 
  pip HCLK_X11Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X11Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X11Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X12Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X12Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X12Y7 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X13Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X13Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X13Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X14Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X14Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X14Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X16Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X16Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X16Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X16Y7 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X17Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X17Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X17Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X17Y7 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X18Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X18Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X18Y7 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X19Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X19Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X19Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X21Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X21Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X21Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X22Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X22Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X22Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X23Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X23Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X23Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X24Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X24Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X24Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X26Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X26Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X26Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X27Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X27Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X28Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X28Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X29Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X29Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X7Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X7Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X8Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X8Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X9Y23 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X9Y39 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X9Y55 HCLK_G_HCLKP0 -> HCLK_LEAF_GCLK0 , 
  pip INT_X11Y23 GCLK0 -> CLK_B0 , 
  pip INT_X11Y24 GCLK0 -> CLK_B1 , 
  pip INT_X11Y25 GCLK0 -> CLK_B0 , 
  pip INT_X11Y25 GCLK0 -> CLK_B3 , 
  pip INT_X11Y26 GCLK0 -> CLK_B0 , 
  pip INT_X11Y26 GCLK0 -> CLK_B1 , 
  pip INT_X11Y27 GCLK0 -> CLK_B0 , 
  pip INT_X11Y27 GCLK0 -> CLK_B1 , 
  pip INT_X11Y27 GCLK0 -> CLK_B3 , 
  pip INT_X11Y28 GCLK0 -> CLK_B0 , 
  pip INT_X11Y28 GCLK0 -> CLK_B1 , 
  pip INT_X11Y28 GCLK0 -> CLK_B3 , 
  pip INT_X11Y29 GCLK0 -> CLK_B0 , 
  pip INT_X11Y29 GCLK0 -> CLK_B1 , 
  pip INT_X11Y29 GCLK0 -> CLK_B2 , 
  pip INT_X11Y29 GCLK0 -> CLK_B3 , 
  pip INT_X11Y31 GCLK0 -> CLK_B0 , 
  pip INT_X11Y31 GCLK0 -> CLK_B1 , 
  pip INT_X11Y32 GCLK0 -> CLK_B0 , 
  pip INT_X11Y33 GCLK0 -> CLK_B1 , 
  pip INT_X11Y34 GCLK0 -> CLK_B3 , 
  pip INT_X11Y38 GCLK0 -> CLK_B2 , 
  pip INT_X11Y39 GCLK0 -> CLK_B0 , 
  pip INT_X11Y39 GCLK0 -> CLK_B1 , 
  pip INT_X11Y39 GCLK0 -> CLK_B2 , 
  pip INT_X11Y39 GCLK0 -> CLK_B3 , 
  pip INT_X11Y40 GCLK0 -> CLK_B2 , 
  pip INT_X11Y41 GCLK0 -> CLK_B0 , 
  pip INT_X11Y41 GCLK0 -> CLK_B1 , 
  pip INT_X11Y41 GCLK0 -> CLK_B3 , 
  pip INT_X11Y45 GCLK0 -> CLK_B0 , 
  pip INT_X11Y52 GCLK0 -> CLK_B1 , 
  pip INT_X11Y52 GCLK0 -> CLK_B3 , 
  pip INT_X11Y54 GCLK0 -> CLK_B0 , 
  pip INT_X11Y54 GCLK0 -> CLK_B1 , 
  pip INT_X11Y54 GCLK0 -> CLK_B2 , 
  pip INT_X11Y58 GCLK0 -> CLK_B2 , 
  pip INT_X12Y15 GCLK0 -> CLK_B3 , 
  pip INT_X12Y26 GCLK0 -> CLK_B3 , 
  pip INT_X12Y28 GCLK0 -> CLK_B0 , 
  pip INT_X12Y28 GCLK0 -> CLK_B1 , 
  pip INT_X12Y28 GCLK0 -> CLK_B2 , 
  pip INT_X12Y28 GCLK0 -> CLK_B3 , 
  pip INT_X12Y30 GCLK0 -> CLK_B0 , 
  pip INT_X12Y31 GCLK0 -> CLK_B2 , 
  pip INT_X12Y34 GCLK0 -> CLK_B0 , 
  pip INT_X12Y34 GCLK0 -> CLK_B1 , 
  pip INT_X12Y34 GCLK0 -> CLK_B3 , 
  pip INT_X12Y38 GCLK0 -> CLK_B3 , 
  pip INT_X12Y39 GCLK0 -> CLK_B0 , 
  pip INT_X12Y39 GCLK0 -> CLK_B1 , 
  pip INT_X12Y40 GCLK0 -> CLK_B1 , 
  pip INT_X12Y42 GCLK0 -> CLK_B3 , 
  pip INT_X13Y19 GCLK0 -> CLK_B1 , 
  pip INT_X13Y25 GCLK0 -> CLK_B0 , 
  pip INT_X13Y26 GCLK0 -> CLK_B0 , 
  pip INT_X13Y26 GCLK0 -> CLK_B1 , 
  pip INT_X13Y27 GCLK0 -> CLK_B0 , 
  pip INT_X13Y27 GCLK0 -> CLK_B2 , 
  pip INT_X13Y39 GCLK0 -> CLK_B0 , 
  pip INT_X13Y41 GCLK0 -> CLK_B0 , 
  pip INT_X13Y41 GCLK0 -> CLK_B1 , 
  pip INT_X13Y42 GCLK0 -> CLK_B2 , 
  pip INT_X13Y43 GCLK0 -> CLK_B3 , 
  pip INT_X13Y46 GCLK0 -> CLK_B3 , 
  pip INT_X13Y48 GCLK0 -> CLK_B1 , 
  pip INT_X13Y51 GCLK0 -> CLK_B1 , 
  pip INT_X13Y53 GCLK0 -> CLK_B2 , 
  pip INT_X13Y55 GCLK0 -> CLK_B3 , 
  pip INT_X14Y19 GCLK0 -> CLK_B1 , 
  pip INT_X14Y19 GCLK0 -> CLK_B3 , 
  pip INT_X14Y22 GCLK0 -> CLK_B3 , 
  pip INT_X14Y23 GCLK0 -> CLK_B0 , 
  pip INT_X14Y23 GCLK0 -> CLK_B3 , 
  pip INT_X14Y24 GCLK0 -> CLK_B2 , 
  pip INT_X14Y27 GCLK0 -> CLK_B0 , 
  pip INT_X14Y27 GCLK0 -> CLK_B2 , 
  pip INT_X14Y31 GCLK0 -> CLK_B0 , 
  pip INT_X14Y33 GCLK0 -> CLK_B1 , 
  pip INT_X14Y37 GCLK0 -> CLK_B1 , 
  pip INT_X14Y38 GCLK0 -> CLK_B0 , 
  pip INT_X14Y38 GCLK0 -> CLK_B1 , 
  pip INT_X14Y38 GCLK0 -> CLK_B2 , 
  pip INT_X14Y39 GCLK0 -> CLK_B3 , 
  pip INT_X14Y41 GCLK0 -> CLK_B1 , 
  pip INT_X14Y44 GCLK0 -> CLK_B0 , 
  pip INT_X14Y48 GCLK0 -> CLK_B3 , 
  pip INT_X14Y51 GCLK0 -> CLK_B1 , 
  pip INT_X14Y51 GCLK0 -> CLK_B2 , 
  pip INT_X14Y51 GCLK0 -> CLK_B3 , 
  pip INT_X14Y52 GCLK0 -> CLK_B2 , 
  pip INT_X14Y53 GCLK0 -> CLK_B2 , 
  pip INT_X14Y53 GCLK0 -> CLK_B3 , 
  pip INT_X14Y55 GCLK0 -> CLK_B0 , 
  pip INT_X14Y56 GCLK0 -> CLK_B0 , 
  pip INT_X14Y60 GCLK0 -> CLK_B1 , 
  pip INT_X16Y26 GCLK0 -> CLK_B2 , 
  pip INT_X16Y29 GCLK0 -> CLK_B1 , 
  pip INT_X16Y29 GCLK0 -> CLK_B2 , 
  pip INT_X16Y30 GCLK0 -> CLK_B1 , 
  pip INT_X16Y40 GCLK0 -> CLK_B0 , 
  pip INT_X16Y44 GCLK0 -> CLK_B0 , 
  pip INT_X16Y44 GCLK0 -> CLK_B3 , 
  pip INT_X16Y46 GCLK0 -> CLK_B2 , 
  pip INT_X16Y52 GCLK0 -> CLK_B3 , 
  pip INT_X16Y56 GCLK0 -> CLK_B0 , 
  pip INT_X16Y7 GCLK0 -> CLK_B0 , 
  pip INT_X17Y22 GCLK0 -> CLK_B0 , 
  pip INT_X17Y25 GCLK0 -> CLK_B2 , 
  pip INT_X17Y28 GCLK0 -> CLK_B3 , 
  pip INT_X17Y30 GCLK0 -> CLK_B0 , 
  pip INT_X17Y34 GCLK0 -> CLK_B3 , 
  pip INT_X17Y36 GCLK0 -> CLK_B1 , 
  pip INT_X17Y39 GCLK0 -> CLK_B0 , 
  pip INT_X17Y39 GCLK0 -> CLK_B1 , 
  pip INT_X17Y41 GCLK0 -> CLK_B1 , 
  pip INT_X17Y41 GCLK0 -> CLK_B3 , 
  pip INT_X17Y44 GCLK0 -> CLK_B3 , 
  pip INT_X17Y47 GCLK0 -> CLK_B2 , 
  pip INT_X17Y60 GCLK0 -> CLK_B3 , 
  pip INT_X17Y7 GCLK0 -> CLK_B2 , 
  pip INT_X17Y8 GCLK0 -> CLK_B0 , 
  pip INT_X17Y8 GCLK0 -> CLK_B2 , 
  pip INT_X18Y26 GCLK0 -> CLK_B0 , 
  pip INT_X18Y27 GCLK0 -> CLK_B0 , 
  pip INT_X18Y27 GCLK0 -> CLK_B3 , 
  pip INT_X18Y28 GCLK0 -> CLK_B0 , 
  pip INT_X18Y28 GCLK0 -> CLK_B1 , 
  pip INT_X18Y28 GCLK0 -> CLK_B3 , 
  pip INT_X18Y29 GCLK0 -> CLK_B0 , 
  pip INT_X18Y29 GCLK0 -> CLK_B2 , 
  pip INT_X18Y31 GCLK0 -> CLK_B3 , 
  pip INT_X18Y42 GCLK0 -> CLK_B2 , 
  pip INT_X18Y46 GCLK0 -> CLK_B0 , 
  pip INT_X18Y47 GCLK0 -> CLK_B2 , 
  pip INT_X18Y8 GCLK0 -> CLK_B2 , 
  pip INT_X19Y24 GCLK0 -> CLK_B2 , 
  pip INT_X19Y25 GCLK0 -> CLK_B2 , 
  pip INT_X19Y26 GCLK0 -> CLK_B1 , 
  pip INT_X19Y32 GCLK0 -> CLK_B3 , 
  pip INT_X19Y33 GCLK0 -> CLK_B1 , 
  pip INT_X19Y35 GCLK0 -> CLK_B3 , 
  pip INT_X19Y49 GCLK0 -> CLK_B0 , 
  pip INT_X19Y53 GCLK0 -> CLK_B2 , 
  pip INT_X19Y54 GCLK0 -> CLK_B2 , 
  pip INT_X21Y23 GCLK0 -> CLK_B2 , 
  pip INT_X21Y25 GCLK0 -> CLK_B1 , 
  pip INT_X21Y25 GCLK0 -> CLK_B2 , 
  pip INT_X21Y26 GCLK0 -> CLK_B0 , 
  pip INT_X21Y26 GCLK0 -> CLK_B2 , 
  pip INT_X21Y27 GCLK0 -> CLK_B3 , 
  pip INT_X21Y43 GCLK0 -> CLK_B0 , 
  pip INT_X21Y57 GCLK0 -> CLK_B3 , 
  pip INT_X22Y25 GCLK0 -> CLK_B1 , 
  pip INT_X22Y26 GCLK0 -> CLK_B1 , 
  pip INT_X22Y27 GCLK0 -> CLK_B3 , 
  pip INT_X22Y39 GCLK0 -> CLK_B2 , 
  pip INT_X22Y43 GCLK0 -> CLK_B2 , 
  pip INT_X22Y45 GCLK0 -> CLK_B3 , 
  pip INT_X22Y49 GCLK0 -> CLK_B1 , 
  pip INT_X22Y54 GCLK0 -> CLK_B2 , 
  pip INT_X22Y60 GCLK0 -> CLK_B2 , 
  pip INT_X23Y25 GCLK0 -> CLK_B1 , 
  pip INT_X23Y26 GCLK0 -> CLK_B1 , 
  pip INT_X23Y27 GCLK0 -> CLK_B3 , 
  pip INT_X23Y31 GCLK0 -> CLK_B3 , 
  pip INT_X23Y32 GCLK0 -> CLK_B3 , 
  pip INT_X23Y34 GCLK0 -> CLK_B0 , 
  pip INT_X23Y35 GCLK0 -> CLK_B1 , 
  pip INT_X23Y39 GCLK0 -> CLK_B2 , 
  pip INT_X23Y40 BOUNCE3 -> IMUX_B15 , 
  pip INT_X23Y40 GCLK0 -> BOUNCE3 , 
  pip INT_X23Y40 GCLK0 -> CLK_B1 , 
  pip INT_X23Y40 GCLK0 -> CLK_B3 , 
  pip INT_X23Y41 GCLK0 -> CLK_B3 , 
  pip INT_X23Y44 GCLK0 -> CLK_B1 , 
  pip INT_X23Y48 GCLK0 -> CLK_B1 , 
  pip INT_X23Y51 GCLK0 -> CLK_B3 , 
  pip INT_X23Y52 GCLK0 -> CLK_B0 , 
  pip INT_X24Y23 GCLK0 -> CLK_B0 , 
  pip INT_X24Y23 GCLK0 -> CLK_B3 , 
  pip INT_X24Y25 GCLK0 -> CLK_B3 , 
  pip INT_X24Y27 GCLK0 -> CLK_B0 , 
  pip INT_X24Y28 GCLK0 -> CLK_B2 , 
  pip INT_X24Y29 GCLK0 -> CLK_B3 , 
  pip INT_X24Y30 GCLK0 -> CLK_B1 , 
  pip INT_X24Y30 GCLK0 -> CLK_B2 , 
  pip INT_X24Y30 GCLK0 -> CLK_B3 , 
  pip INT_X24Y31 GCLK0 -> CLK_B0 , 
  pip INT_X24Y31 GCLK0 -> CLK_B1 , 
  pip INT_X24Y32 GCLK0 -> CLK_B2 , 
  pip INT_X24Y33 GCLK0 -> CLK_B2 , 
  pip INT_X24Y33 GCLK0 -> CLK_B3 , 
  pip INT_X24Y34 GCLK0 -> CLK_B0 , 
  pip INT_X24Y34 GCLK0 -> CLK_B1 , 
  pip INT_X24Y34 GCLK0 -> CLK_B2 , 
  pip INT_X24Y35 GCLK0 -> CLK_B0 , 
  pip INT_X24Y35 GCLK0 -> CLK_B2 , 
  pip INT_X24Y36 GCLK0 -> CLK_B0 , 
  pip INT_X24Y36 GCLK0 -> CLK_B2 , 
  pip INT_X24Y37 GCLK0 -> CLK_B0 , 
  pip INT_X24Y37 GCLK0 -> CLK_B2 , 
  pip INT_X24Y38 GCLK0 -> CLK_B2 , 
  pip INT_X24Y39 GCLK0 -> CLK_B0 , 
  pip INT_X24Y40 GCLK0 -> CLK_B1 , 
  pip INT_X24Y41 GCLK0 -> CLK_B1 , 
  pip INT_X24Y44 GCLK0 -> CLK_B0 , 
  pip INT_X24Y44 GCLK0 -> CLK_B1 , 
  pip INT_X24Y45 GCLK0 -> CLK_B3 , 
  pip INT_X24Y47 GCLK0 -> CLK_B3 , 
  pip INT_X24Y48 GCLK0 -> CLK_B1 , 
  pip INT_X24Y48 GCLK0 -> CLK_B3 , 
  pip INT_X24Y50 GCLK0 -> CLK_B3 , 
  pip INT_X24Y52 GCLK0 -> CLK_B3 , 
  pip INT_X24Y53 GCLK0 -> CLK_B2 , 
  pip INT_X24Y56 GCLK0 -> CLK_B0 , 
  pip INT_X26Y25 GCLK0 -> CLK_B0 , 
  pip INT_X26Y25 GCLK0 -> CLK_B1 , 
  pip INT_X26Y25 GCLK0 -> CLK_B2 , 
  pip INT_X26Y26 GCLK0 -> CLK_B1 , 
  pip INT_X26Y27 GCLK0 -> CLK_B0 , 
  pip INT_X26Y27 GCLK0 -> CLK_B1 , 
  pip INT_X26Y27 GCLK0 -> CLK_B3 , 
  pip INT_X26Y28 GCLK0 -> CLK_B0 , 
  pip INT_X26Y28 GCLK0 -> CLK_B3 , 
  pip INT_X26Y29 GCLK0 -> CLK_B0 , 
  pip INT_X26Y29 GCLK0 -> CLK_B1 , 
  pip INT_X26Y30 GCLK0 -> CLK_B2 , 
  pip INT_X26Y31 GCLK0 -> CLK_B2 , 
  pip INT_X26Y32 GCLK0 -> CLK_B2 , 
  pip INT_X26Y32 GCLK0 -> CLK_B3 , 
  pip INT_X26Y33 GCLK0 -> CLK_B0 , 
  pip INT_X26Y33 GCLK0 -> CLK_B1 , 
  pip INT_X26Y33 GCLK0 -> CLK_B2 , 
  pip INT_X26Y33 GCLK0 -> CLK_B3 , 
  pip INT_X26Y34 GCLK0 -> CLK_B0 , 
  pip INT_X26Y34 GCLK0 -> CLK_B2 , 
  pip INT_X26Y35 GCLK0 -> CLK_B3 , 
  pip INT_X26Y36 GCLK0 -> CLK_B3 , 
  pip INT_X26Y37 GCLK0 -> CLK_B0 , 
  pip INT_X26Y37 GCLK0 -> CLK_B1 , 
  pip INT_X26Y37 GCLK0 -> CLK_B2 , 
  pip INT_X26Y41 GCLK0 -> CLK_B2 , 
  pip INT_X26Y42 GCLK0 -> CLK_B1 , 
  pip INT_X26Y43 GCLK0 -> CLK_B1 , 
  pip INT_X26Y46 GCLK0 -> CLK_B3 , 
  pip INT_X26Y48 GCLK0 -> CLK_B1 , 
  pip INT_X26Y48 GCLK0 -> CLK_B3 , 
  pip INT_X26Y49 GCLK0 -> CLK_B1 , 
  pip INT_X26Y51 GCLK0 -> CLK_B2 , 
  pip INT_X27Y23 GCLK0 -> CLK_B3 , 
  pip INT_X27Y27 GCLK0 -> CLK_B0 , 
  pip INT_X27Y28 GCLK0 -> CLK_B2 , 
  pip INT_X27Y28 GCLK0 -> CLK_B3 , 
  pip INT_X27Y29 GCLK0 -> CLK_B1 , 
  pip INT_X27Y31 GCLK0 -> CLK_B1 , 
  pip INT_X27Y31 GCLK0 -> CLK_B3 , 
  pip INT_X27Y32 GCLK0 -> CLK_B0 , 
  pip INT_X27Y32 GCLK0 -> CLK_B1 , 
  pip INT_X27Y32 GCLK0 -> CLK_B3 , 
  pip INT_X27Y33 GCLK0 -> CLK_B0 , 
  pip INT_X27Y34 GCLK0 -> CLK_B3 , 
  pip INT_X27Y35 GCLK0 -> CLK_B0 , 
  pip INT_X27Y36 GCLK0 -> CLK_B0 , 
  pip INT_X27Y44 GCLK0 -> CLK_B1 , 
  pip INT_X27Y45 GCLK0 -> CLK_B3 , 
  pip INT_X28Y29 GCLK0 -> CLK_B0 , 
  pip INT_X28Y29 GCLK0 -> CLK_B3 , 
  pip INT_X28Y30 GCLK0 -> CLK_B1 , 
  pip INT_X28Y31 GCLK0 -> CLK_B1 , 
  pip INT_X28Y31 GCLK0 -> CLK_B2 , 
  pip INT_X28Y32 GCLK0 -> CLK_B0 , 
  pip INT_X28Y32 GCLK0 -> CLK_B2 , 
  pip INT_X28Y32 GCLK0 -> CLK_B3 , 
  pip INT_X28Y34 GCLK0 -> CLK_B1 , 
  pip INT_X28Y34 GCLK0 -> CLK_B3 , 
  pip INT_X28Y39 GCLK0 -> CLK_B1 , 
  pip INT_X28Y42 GCLK0 -> CLK_B0 , 
  pip INT_X29Y29 GCLK0 -> CLK_B3 , 
  pip INT_X29Y31 GCLK0 -> CLK_B0 , 
  pip INT_X29Y31 GCLK0 -> CLK_B1 , 
  pip INT_X29Y31 GCLK0 -> CLK_B2 , 
  pip INT_X29Y31 GCLK0 -> CLK_B3 , 
  pip INT_X29Y32 GCLK0 -> CLK_B0 , 
  pip INT_X29Y32 GCLK0 -> CLK_B1 , 
  pip INT_X29Y32 GCLK0 -> CLK_B2 , 
  pip INT_X29Y33 GCLK0 -> CLK_B0 , 
  pip INT_X29Y33 GCLK0 -> CLK_B1 , 
  pip INT_X29Y33 GCLK0 -> CLK_B2 , 
  pip INT_X29Y33 GCLK0 -> CLK_B3 , 
  pip INT_X29Y34 GCLK0 -> CLK_B0 , 
  pip INT_X29Y34 GCLK0 -> CLK_B1 , 
  pip INT_X29Y34 GCLK0 -> CLK_B2 , 
  pip INT_X29Y34 GCLK0 -> CLK_B3 , 
  pip INT_X29Y35 GCLK0 -> CLK_B3 , 
  pip INT_X29Y38 GCLK0 -> CLK_B0 , 
  pip INT_X29Y38 GCLK0 -> CLK_B1 , 
  pip INT_X29Y39 GCLK0 -> CLK_B1 , 
  pip INT_X29Y39 GCLK0 -> CLK_B2 , 
  pip INT_X29Y39 GCLK0 -> CLK_B3 , 
  pip INT_X29Y40 GCLK0 -> CLK_B2 , 
  pip INT_X29Y41 GCLK0 -> CLK_B0 , 
  pip INT_X29Y41 GCLK0 -> CLK_B3 , 
  pip INT_X29Y43 GCLK0 -> CLK_B3 , 
  pip INT_X29Y46 GCLK0 -> CLK_B2 , 
  pip INT_X29Y47 GCLK0 -> CLK_B1 , 
  pip INT_X7Y23 GCLK0 -> CLK_B1 , 
  pip INT_X7Y25 GCLK0 -> CLK_B1 , 
  pip INT_X7Y25 GCLK0 -> CLK_B2 , 
  pip INT_X7Y25 GCLK0 -> CLK_B3 , 
  pip INT_X7Y26 GCLK0 -> CLK_B0 , 
  pip INT_X7Y26 GCLK0 -> CLK_B1 , 
  pip INT_X7Y26 GCLK0 -> CLK_B3 , 
  pip INT_X7Y27 GCLK0 -> CLK_B1 , 
  pip INT_X7Y27 GCLK0 -> CLK_B2 , 
  pip INT_X7Y27 GCLK0 -> CLK_B3 , 
  pip INT_X7Y28 GCLK0 -> CLK_B0 , 
  pip INT_X7Y30 GCLK0 -> CLK_B2 , 
  pip INT_X7Y39 GCLK0 -> CLK_B0 , 
  pip INT_X8Y25 GCLK0 -> CLK_B2 , 
  pip INT_X8Y26 GCLK0 -> CLK_B0 , 
  pip INT_X8Y26 GCLK0 -> CLK_B3 , 
  pip INT_X8Y29 GCLK0 -> CLK_B1 , 
  pip INT_X8Y29 GCLK0 -> CLK_B3 , 
  pip INT_X8Y30 GCLK0 -> CLK_B0 , 
  pip INT_X8Y30 GCLK0 -> CLK_B2 , 
  pip INT_X8Y31 GCLK0 -> CLK_B0 , 
  pip INT_X8Y31 GCLK0 -> CLK_B1 , 
  pip INT_X8Y31 GCLK0 -> CLK_B2 , 
  pip INT_X8Y32 GCLK0 -> CLK_B0 , 
  pip INT_X8Y32 GCLK0 -> CLK_B1 , 
  pip INT_X8Y32 GCLK0 -> CLK_B2 , 
  pip INT_X8Y33 GCLK0 -> CLK_B2 , 
  pip INT_X8Y34 GCLK0 -> CLK_B3 , 
  pip INT_X8Y36 GCLK0 -> CLK_B3 , 
  pip INT_X8Y39 GCLK0 -> CLK_B1 , 
  pip INT_X8Y39 GCLK0 -> CLK_B2 , 
  pip INT_X8Y40 GCLK0 -> CLK_B3 , 
  pip INT_X8Y41 GCLK0 -> CLK_B2 , 
  pip INT_X8Y43 GCLK0 -> CLK_B2 , 
  pip INT_X8Y44 GCLK0 -> CLK_B2 , 
  pip INT_X8Y44 GCLK0 -> CLK_B3 , 
  pip INT_X8Y46 GCLK0 -> CLK_B3 , 
  pip INT_X9Y23 GCLK0 -> CLK_B2 , 
  pip INT_X9Y26 GCLK0 -> CLK_B0 , 
  pip INT_X9Y26 GCLK0 -> CLK_B1 , 
  pip INT_X9Y28 GCLK0 -> CLK_B0 , 
  pip INT_X9Y30 GCLK0 -> CLK_B0 , 
  pip INT_X9Y30 GCLK0 -> CLK_B2 , 
  pip INT_X9Y30 GCLK0 -> CLK_B3 , 
  pip INT_X9Y31 GCLK0 -> CLK_B0 , 
  pip INT_X9Y31 GCLK0 -> CLK_B1 , 
  pip INT_X9Y31 GCLK0 -> CLK_B2 , 
  pip INT_X9Y32 GCLK0 -> CLK_B0 , 
  pip INT_X9Y32 GCLK0 -> CLK_B1 , 
  pip INT_X9Y32 GCLK0 -> CLK_B2 , 
  pip INT_X9Y33 GCLK0 -> CLK_B0 , 
  pip INT_X9Y33 GCLK0 -> CLK_B1 , 
  pip INT_X9Y33 GCLK0 -> CLK_B2 , 
  pip INT_X9Y34 GCLK0 -> CLK_B1 , 
  pip INT_X9Y34 GCLK0 -> CLK_B2 , 
  pip INT_X9Y35 GCLK0 -> CLK_B0 , 
  pip INT_X9Y35 GCLK0 -> CLK_B2 , 
  pip INT_X9Y36 GCLK0 -> CLK_B0 , 
  pip INT_X9Y36 GCLK0 -> CLK_B2 , 
  pip INT_X9Y36 GCLK0 -> CLK_B3 , 
  pip INT_X9Y37 GCLK0 -> CLK_B1 , 
  pip INT_X9Y37 GCLK0 -> CLK_B2 , 
  pip INT_X9Y38 GCLK0 -> CLK_B2 , 
  pip INT_X9Y39 GCLK0 -> CLK_B0 , 
  pip INT_X9Y40 GCLK0 -> CLK_B0 , 
  pip INT_X9Y40 GCLK0 -> CLK_B2 , 
  pip INT_X9Y42 GCLK0 -> CLK_B0 , 
  pip INT_X9Y43 GCLK0 -> CLK_B3 , 
  pip INT_X9Y44 GCLK0 -> CLK_B0 , 
  pip INT_X9Y45 GCLK0 -> CLK_B0 , 
  pip INT_X9Y46 GCLK0 -> CLK_B2 , 
  pip INT_X9Y47 GCLK0 -> CLK_B0 , 
  pip INT_X9Y47 GCLK0 -> CLK_B2 , 
  pip INT_X9Y47 GCLK0 -> CLK_B3 , 
  pip INT_X9Y48 GCLK0 -> CLK_B3 , 
  pip INT_X9Y50 GCLK0 -> CLK_B3 , 
  pip INT_X9Y54 GCLK0 -> CLK_B2 , 
  pip INT_X9Y55 GCLK0 -> CLK_B0 , 
  pip INT_X9Y56 GCLK0 -> CLK_B3 , 
  pip INT_X9Y57 GCLK0 -> CLK_B0 , 
  ;
net "clk_uart_monitor_o" , cfg " _BELSIG:PAD,PAD,clk_uart_monitor_o:clk_uart_monitor_o",
  ;
net "net_clk_uart_29MHz_i_I" , 
  outpin "clk_uart_29MHz_i" I ,
  inpin "iBufg__0__" I0 ,
  pip CLK_BUFGCTRL_T_X15Y32 CLK_BUFGCTRL_I0P2 -> CLK_BUFGCTRL_T_CLKP0_2 , 
  pip CLK_BUFGCTRL_T_X15Y32 CLK_BUFGCTRL_MUXED_CLK4 -> CLK_BUFGCTRL_I0P2 , 
  pip CLK_IOB_T_X15Y47 CLK_IOB_IOB_BUFCLKP12 -> CLK_IOB_MUXED_CLKP4 , 
  pip CLK_IOB_T_X15Y47 CLK_IOB_PAD_CLKP12 -> CLK_IOB_IOB_BUFCLKP12 , 
  pip IOIS_LC_X15Y52 IOIS_I0 -> IOIS_I_2GCLK0 , 
  pip IOIS_LC_X15Y52 IOIS_IBUF0 -> IOIS_IBUF_PINWIRE0 , 
  pip IOIS_LC_X15Y52 IOIS_IBUF_PINWIRE0 -> IOIS_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOIS_LC_X15Y52_ILOGIC_X1Y105" D -> O
  ;
net "r_leds<0>" , 
  outpin "iSlice__657__" XQ ,
  inpin "iSlice__440__" F1 ,
  inpin "uart_leds_o[0]" O ,
  pip CLB_X24Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X26Y37 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X24Y28 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X24Y28 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X24Y28 W2MID5 -> BYP_INT_B3 , 
  pip INT_X25Y26 S2END7 -> E2BEG5 , 
  pip INT_X25Y28 S2END7 -> S2BEG7 , 
  pip INT_X25Y28 S2END7 -> W2BEG5 , 
  pip INT_X25Y30 S6END7 -> S2BEG7 , 
  pip INT_X25Y36 OMUX_WS1 -> S6BEG7 , 
  pip INT_X26Y37 SECONDARY_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X27Y26 E2END5 -> E2BEG3 , 
  pip INT_X29Y26 E2END3 -> E2BEG3 , 
  pip INT_X30Y26 E2MID3 -> IMUX_B25 , 
  pip IOIS_NC_X30Y26 IMUX_B25_INT -> IOIS_O10 , 
  pip IOIS_NC_X30Y26 IOIS_O10 -> IOIS_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y26_OLOGIC_X2Y53" D1 -> OQ
  pip IOIS_NC_X30Y26 IOIS_O_PINWIRE0 -> IOIS_O0 , 
  ;
net "r_leds<1>" , 
  outpin "iSlice__652__" XQ ,
  inpin "iSlice__438__" G4 ,
  inpin "uart_leds_o[1]" O ,
  pip CLB_X26Y33 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X27Y30 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X26Y30 S6MID9 -> E2BEG9 , 
  pip INT_X26Y33 OMUX15 -> S6BEG9 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X27Y30 E2MID9 -> IMUX_B19 , 
  pip INT_X28Y30 E2END9 -> E2BEG9 , 
  pip INT_X30Y30 BYP_BOUNCE7 -> IMUX_B25 , 
  pip INT_X30Y30 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X30Y30 E2END9 -> BYP_INT_B7 , 
  pip IOIS_NC_X30Y30 IMUX_B25_INT -> IOIS_O10 , 
  pip IOIS_NC_X30Y30 IOIS_O10 -> IOIS_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y30_OLOGIC_X2Y61" D1 -> OQ
  pip IOIS_NC_X30Y30 IOIS_O_PINWIRE0 -> IOIS_O0 , 
  ;
net "r_leds<2>" , 
  outpin "iSlice__657__" YQ ,
  inpin "iSlice__441__" F1 ,
  inpin "uart_leds_o[2]" O ,
  pip CLB_X26Y37 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X28Y32 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X26Y37 SECONDARY_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X27Y32 S2END6 -> E2BEG4 , 
  pip INT_X27Y34 S2END6 -> S2BEG6 , 
  pip INT_X27Y36 OMUX_ES7 -> S2BEG6 , 
  pip INT_X28Y32 BOUNCE3 -> IMUX_B15 , 
  pip INT_X28Y32 E2MID4 -> BOUNCE3 , 
  pip INT_X29Y24 S2END3 -> E2BEG1 , 
  pip INT_X29Y26 S2END3 -> S2BEG3 , 
  pip INT_X29Y28 S2END3 -> S2BEG3 , 
  pip INT_X29Y30 S2END3 -> S2BEG3 , 
  pip INT_X29Y32 E2END4 -> S2BEG3 , 
  pip INT_X30Y24 E2MID1 -> IMUX_B28 , 
  pip IOIS_LC_X30Y24 IMUX_B28_INT -> IOIS_O11 , 
  pip IOIS_LC_X30Y24 IOIS_O11 -> IOIS_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_LC_X30Y24_OLOGIC_X2Y48" D1 -> OQ
  pip IOIS_LC_X30Y24 IOIS_O_PINWIRE1 -> IOIS_O1 , 
  ;
net "r_leds<3>" , 
  outpin "iSlice__656__" XQ ,
  inpin "iSlice__442__" G3 ,
  inpin "uart_leds_o[3]" O ,
  pip CLB_X23Y32 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X24Y38 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X23Y31 S6END6 -> N2BEG6 , 
  pip INT_X23Y32 N2MID6 -> IMUX_B18 , 
  pip INT_X23Y37 OMUX_SW5 -> S6BEG6 , 
  pip INT_X24Y37 OMUX_S5 -> E6BEG7 , 
  pip INT_X24Y38 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  pip INT_X30Y36 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X30Y36 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X30Y36 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X30Y36 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X30Y36 S2MID7 -> BYP_INT_B1 , 
  pip INT_X30Y37 E6END7 -> S2BEG7 , 
  pip IOIS_NC_X30Y36 IMUX_B25_INT -> IOIS_O10 , 
  pip IOIS_NC_X30Y36 IOIS_O10 -> IOIS_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y36_OLOGIC_X2Y73" D1 -> OQ
  pip IOIS_NC_X30Y36 IOIS_O_PINWIRE0 -> IOIS_O0 , 
  ;
net "r_leds<4>" , 
  outpin "iSlice__656__" YQ ,
  inpin "iSlice__443__" F4 ,
  inpin "uart_leds_o[4]" O ,
  pip CLB_X24Y32 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X24Y38 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X24Y30 S6END_S0 -> E6BEG8 , 
  pip INT_X24Y31 S6END0 -> N2BEG0 , 
  pip INT_X24Y32 N2MID0 -> IMUX_B12 , 
  pip INT_X24Y37 OMUX_S0 -> S6BEG0 , 
  pip INT_X24Y38 SECONDARY_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X30Y30 E6END8 -> N2BEG8 , 
  pip INT_X30Y32 BYP_BOUNCE7 -> IMUX_B25 , 
  pip INT_X30Y32 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X30Y32 N2END8 -> BYP_INT_B7 , 
  pip IOIS_NC_X30Y32 IMUX_B25_INT -> IOIS_O10 , 
  pip IOIS_NC_X30Y32 IOIS_O10 -> IOIS_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y32_OLOGIC_X2Y65" D1 -> OQ
  pip IOIS_NC_X30Y32 IOIS_O_PINWIRE0 -> IOIS_O0 , 
  ;
net "r_leds<5>" , 
  outpin "iSlice__655__" XQ ,
  inpin "iSlice__444__" G2 ,
  inpin "uart_leds_o[5]" O ,
  pip CLB_X24Y33 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X24Y36 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X24Y33 S2END5 -> IMUX_B2 , 
  pip INT_X24Y35 OMUX_S3 -> S2BEG5 , 
  pip INT_X24Y36 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X25Y35 OMUX_SE3 -> E6BEG3 , 
  pip INT_X28Y29 S6END3 -> E2BEG2 , 
  pip INT_X28Y35 E6MID3 -> S6BEG3 , 
  pip INT_X30Y29 E2END2 -> IMUX_B28 , 
  pip IOIS_NC_X30Y29 IMUX_B28_INT -> IOIS_O11 , 
  pip IOIS_NC_X30Y29 IOIS_O11 -> IOIS_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y29_OLOGIC_X2Y58" D1 -> OQ
  pip IOIS_NC_X30Y29 IOIS_O_PINWIRE1 -> IOIS_O1 , 
  ;
net "r_leds<6>" , 
  outpin "iSlice__655__" YQ ,
  inpin "iSlice__447__" F1 ,
  inpin "uart_leds_o[6]" O ,
  pip CLB_X24Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y36 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X24Y30 S6END9 -> W2BEG8 , 
  pip INT_X24Y30 W2BEG8 -> IMUX_B11 , 
  pip INT_X24Y36 OMUX15 -> S6BEG9 , 
  pip INT_X24Y36 SECONDARY_LOGIC_OUTS6 -> OMUX15 , 
  pip INT_X24Y36 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X25Y30 S6END1 -> E2BEG0 , 
  pip INT_X25Y36 OMUX_E2 -> S6BEG1 , 
  pip INT_X27Y30 E2END0 -> E2BEG0 , 
  pip INT_X29Y30 E2END0 -> E2BEG0 , 
  pip INT_X30Y30 E2MID0 -> IMUX_B28 , 
  pip IOIS_NC_X30Y30 IMUX_B28_INT -> IOIS_O11 , 
  pip IOIS_NC_X30Y30 IOIS_O11 -> IOIS_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y30_OLOGIC_X2Y60" D1 -> OQ
  pip IOIS_NC_X30Y30 IOIS_O_PINWIRE1 -> IOIS_O1 , 
  ;
net "r_leds<7>" , 
  outpin "iSlice__652__" YQ ,
  inpin "iSlice__450__" G4 ,
  inpin "uart_leds_o[7]" O ,
  pip CLB_X24Y31 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y33 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X24Y31 W2MID9 -> IMUX_B23 , 
  pip INT_X25Y31 S2MID9 -> W2BEG9 , 
  pip INT_X25Y32 OMUX_SW5 -> S2BEG9 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X27Y33 OMUX_E8 -> E2BEG4 , 
  pip INT_X29Y33 E2END4 -> E2BEG4 , 
  pip INT_X30Y33 E2MID4 -> IMUX_B25 , 
  pip IOIS_NC_X30Y33 IMUX_B25_INT -> IOIS_O10 , 
  pip IOIS_NC_X30Y33 IOIS_O10 -> IOIS_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y33_OLOGIC_X2Y67" D1 -> OQ
  pip IOIS_NC_X30Y33 IOIS_O_PINWIRE0 -> IOIS_O0 , 
  ;
net "r_leds_not0001" , 
  outpin "iSlice__351__" Y ,
  inpin "iSlice__652__" CE ,
  inpin "iSlice__655__" CE ,
  inpin "iSlice__656__" CE ,
  inpin "iSlice__657__" CE ,
  pip CLB_X23Y36 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X24Y36 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X24Y38 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X26Y33 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X26Y37 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X23Y36 BEST_LOGIC_OUTS5 -> E2BEG1 , 
  pip INT_X23Y36 BEST_LOGIC_OUTS5 -> E2BEG4 , 
  pip INT_X23Y36 BEST_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X24Y36 BOUNCE3 -> CE_B2 , 
  pip INT_X24Y36 E2MID4 -> BOUNCE3 , 
  pip INT_X24Y36 OMUX_E13 -> N2BEG8 , 
  pip INT_X24Y38 N2END8 -> CE_B2 , 
  pip INT_X25Y35 E2END_S1 -> E2BEG9 , 
  pip INT_X26Y33 S2END9 -> CE_B1 , 
  pip INT_X26Y35 E2MID9 -> N2BEG9 , 
  pip INT_X26Y35 E2MID9 -> S2BEG9 , 
  pip INT_X26Y37 N2END9 -> CE_B1 , 
  ;
net "r_test_reg01<0>" , 
  outpin "iSlice__654__" XQ ,
  inpin "iSlice__440__" F3 ,
  pip CLB_X24Y28 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y28 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X24Y28 OMUX6 -> IMUX_B9 , 
  pip INT_X24Y28 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "r_test_reg01<10>" , 
  outpin "iSlice__649__" YQ ,
  inpin "iSlice__297__" F1 ,
  pip CLB_X24Y32 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y33 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X24Y32 OMUX_S0 -> IMUX_B28 , 
  pip INT_X24Y33 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  ;
net "r_test_reg01<11>" , 
  outpin "iSlice__645__" XQ ,
  inpin "iSlice__297__" G3 ,
  pip CLB_X24Y32 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y34 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X24Y32 S2END7 -> IMUX_B22 , 
  pip INT_X24Y34 OMUX11 -> S2BEG7 , 
  pip INT_X24Y34 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  ;
net "r_test_reg01<12>" , 
  outpin "iSlice__648__" YQ ,
  inpin "iSlice__296__" F3 ,
  pip CLB_X19Y35 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y34 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X19Y35 W2END5 -> IMUX_B30 , 
  pip INT_X21Y35 W2END3 -> W2BEG5 , 
  pip INT_X23Y35 OMUX_NW10 -> W2BEG3 , 
  pip INT_X24Y34 SECONDARY_LOGIC_OUTS4 -> OMUX10 , 
  ;
net "r_test_reg01<13>" , 
  outpin "iSlice__653__" XQ ,
  inpin "iSlice__298__" G3 ,
  pip CLB_X26Y27 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X27Y28 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X27Y28 OMUX_NE12 -> IMUX_B5 , 
  ;
net "r_test_reg01<14>" , 
  outpin "iSlice__653__" YQ ,
  inpin "iSlice__299__" F4 ,
  pip CLB_X26Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X26Y27 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X26Y26 OMUX_S0 -> IMUX_B8 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  ;
net "r_test_reg01<15>" , 
  outpin "iSlice__646__" XQ ,
  inpin "iSlice__299__" G1 ,
  pip CLB_X26Y25 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X26Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X26Y25 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X26Y26 OMUX_N15 -> IMUX_B3 , 
  ;
net "r_test_reg01<16>" , 
  outpin "iSlice__646__" YQ ,
  inpin "iSlice__300__" F1 ,
  pip CLB_X26Y25 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X27Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X26Y25 SECONDARY_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X27Y26 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X27Y26 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X27Y26 OMUX_NE12 -> BYP_INT_B6 , 
  ;
net "r_test_reg01<17>" , 
  outpin "iSlice__642__" XQ ,
  inpin "iSlice__298__" F3 ,
  pip CLB_X27Y28 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X27Y29 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X27Y28 OMUX_S4 -> IMUX_B13 , 
  pip INT_X27Y29 SECONDARY_LOGIC_OUTS1 -> OMUX4 , 
  ;
net "r_test_reg01<18>" , 
  outpin "iSlice__645__" YQ ,
  inpin "iSlice__303__" F1 ,
  pip CLB_X24Y34 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X27Y30 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X24Y34 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X25Y30 S6MID9 -> E2BEG9 , 
  pip INT_X25Y33 OMUX_ES7 -> S6BEG9 , 
  pip INT_X27Y30 E2END9 -> IMUX_B15 , 
  ;
net "r_test_reg01<19>" , 
  outpin "iSlice__644__" XQ ,
  inpin "iSlice__303__" G4 ,
  pip CLB_X24Y23 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X27Y30 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X24Y23 SECONDARY_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X25Y24 OMUX_NE12 -> N6BEG2 , 
  pip INT_X25Y30 N6END2 -> E2BEG2 , 
  pip INT_X27Y30 E2END2 -> IMUX_B4 , 
  ;
net "r_test_reg01<1>" , 
  outpin "iSlice__654__" YQ ,
  inpin "iSlice__438__" G3 ,
  pip CLB_X24Y28 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X27Y30 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X24Y28 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X25Y29 OMUX_EN8 -> E2BEG0 , 
  pip INT_X27Y28 E2END_S0 -> N2BEG9 , 
  pip INT_X27Y30 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X27Y30 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X27Y30 N2END9 -> BYP_INT_B5 , 
  ;
net "r_test_reg01<20>" , 
  outpin "iSlice__644__" YQ ,
  inpin "iSlice__301__" F3 ,
  pip CLB_X24Y23 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X27Y23 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X24Y23 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  pip INT_X25Y23 OMUX_E2 -> E2BEG0 , 
  pip INT_X27Y23 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X27Y23 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X27Y23 E2END0 -> BYP_INT_B0 , 
  ;
net "r_test_reg01<21>" , 
  outpin "iSlice__643__" XQ ,
  inpin "iSlice__301__" G3 ,
  pip CLB_X26Y25 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X27Y23 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X26Y25 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X27Y23 S2MID7 -> IMUX_B18 , 
  pip INT_X27Y24 OMUX_SE3 -> S2BEG7 , 
  ;
net "r_test_reg01<22>" , 
  outpin "iSlice__643__" YQ ,
  inpin "iSlice__300__" G3 ,
  pip CLB_X26Y25 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X27Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X26Y25 SECONDARY_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X27Y26 BYP_BOUNCE2 -> IMUX_B5 , 
  pip INT_X27Y26 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X27Y26 OMUX_EN8 -> BYP_INT_B2 , 
  ;
net "r_test_reg01<23>" , 
  outpin "iSlice__639__" XQ ,
  inpin "iSlice__302__" G1 ,
  pip CLB_X26Y29 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X26Y29 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X26Y29 BOUNCE0 -> IMUX_B20 , 
  pip INT_X26Y29 OMUX5 -> BOUNCE0 , 
  pip INT_X26Y29 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  ;
net "r_test_reg01<24>" , 
  outpin "iSlice__642__" YQ ,
  inpin "iSlice__306__" F4 ,
  pip CLB_X27Y25 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X27Y29 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X27Y25 S2MID8 -> IMUX_B27 , 
  pip INT_X27Y26 S2END_S0 -> S2BEG8 , 
  pip INT_X27Y29 OMUX2 -> S2BEG0 , 
  pip INT_X27Y29 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  ;
net "r_test_reg01<25>" , 
  outpin "iSlice__647__" XQ ,
  inpin "iSlice__306__" G3 ,
  pip CLB_X24Y27 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X27Y25 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X24Y27 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X25Y26 OMUX_SE3 -> E2BEG6 , 
  pip INT_X27Y25 S2MID5 -> IMUX_B18 , 
  pip INT_X27Y26 E2END6 -> S2BEG5 , 
  ;
net "r_test_reg01<26>" , 
  outpin "iSlice__647__" YQ ,
  inpin "iSlice__304__" F4 ,
  pip CLB_X24Y27 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X24Y29 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X24Y27 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X24Y28 OMUX_N13 -> N2BEG0 , 
  pip INT_X24Y29 N2MID0 -> IMUX_B12 , 
  ;
net "r_test_reg01<27>" , 
  outpin "iSlice__640__" XQ ,
  inpin "iSlice__302__" F1 ,
  pip CLB_X26Y29 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X26Y29 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X26Y29 OMUX2 -> IMUX_B28 , 
  pip INT_X26Y29 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "r_test_reg01<28>" , 
  outpin "iSlice__640__" YQ ,
  inpin "iSlice__305__" F4 ,
  pip CLB_X23Y27 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X26Y29 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X23Y27 W2END1 -> IMUX_B8 , 
  pip INT_X25Y27 S2END3 -> W2BEG1 , 
  pip INT_X25Y29 OMUX_W6 -> S2BEG3 , 
  pip INT_X26Y29 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  ;
net "r_test_reg01<29>" , 
  outpin "iSlice__637__" YQ ,
  inpin "iSlice__305__" G4 ,
  pip CLB_X23Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X26Y28 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X23Y27 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X23Y27 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X23Y27 W2END4 -> BYP_INT_B4 , 
  pip INT_X25Y27 OMUX_WS1 -> W2BEG4 , 
  pip INT_X26Y28 SECONDARY_LOGIC_OUTS7 -> OMUX1 , 
  ;
net "r_test_reg01<2>" , 
  outpin "iSlice__659__" XQ ,
  inpin "iSlice__441__" F4 ,
  pip CLB_X24Y32 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X28Y32 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X24Y32 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  pip INT_X25Y32 OMUX_E2 -> E2BEG0 , 
  pip INT_X27Y32 E2END0 -> E2BEG0 , 
  pip INT_X28Y32 E2MID0 -> IMUX_B12 , 
  ;
net "r_test_reg01<30>" , 
  outpin "iSlice__639__" YQ ,
  inpin "iSlice__307__" F4 ,
  pip CLB_X26Y28 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y29 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X26Y28 OMUX_S0 -> IMUX_B12 , 
  pip INT_X26Y29 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  ;
net "r_test_reg01<31>" , 
  outpin "iSlice__637__" XQ ,
  inpin "iSlice__307__" G4 ,
  pip CLB_X26Y28 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y28 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X26Y28 BYP_BOUNCE1 -> IMUX_B4 , 
  pip INT_X26Y28 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X26Y28 OMUX9 -> BYP_INT_B1 , 
  pip INT_X26Y28 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  ;
net "r_test_reg01<3>" , 
  outpin "iSlice__659__" YQ ,
  inpin "iSlice__442__" G1 ,
  pip CLB_X23Y32 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X24Y32 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X23Y32 OMUX_W1 -> IMUX_B16 , 
  pip INT_X24Y32 SECONDARY_LOGIC_OUTS6 -> OMUX1 , 
  ;
net "r_test_reg01<4>" , 
  outpin "iSlice__651__" XQ ,
  inpin "iSlice__443__" F2 ,
  pip CLB_X24Y32 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X24Y33 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X24Y32 S2MID7 -> IMUX_B14 , 
  pip INT_X24Y33 OMUX11 -> S2BEG7 , 
  pip INT_X24Y33 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  ;
net "r_test_reg01<5>" , 
  outpin "iSlice__648__" XQ ,
  inpin "iSlice__444__" G4 ,
  pip CLB_X24Y33 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y34 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X24Y33 OMUX_S0 -> IMUX_B0 , 
  pip INT_X24Y34 SECONDARY_LOGIC_OUTS0 -> OMUX0 , 
  ;
net "r_test_reg01<6>" , 
  outpin "iSlice__651__" YQ ,
  inpin "iSlice__447__" F3 ,
  pip CLB_X24Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y33 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X24Y30 S2MID3 -> IMUX_B9 , 
  pip INT_X24Y31 S2END3 -> S2BEG3 , 
  pip INT_X24Y33 OMUX6 -> S2BEG3 , 
  pip INT_X24Y33 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  ;
net "r_test_reg01<7>" , 
  outpin "iSlice__650__" XQ ,
  inpin "iSlice__450__" G1 ,
  pip CLB_X24Y30 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X24Y31 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X24Y30 SECONDARY_LOGIC_OUTS2 -> OMUX10 , 
  pip INT_X24Y31 OMUX_N10 -> IMUX_B20 , 
  ;
net "r_test_reg01<8>" , 
  outpin "iSlice__650__" YQ ,
  inpin "iSlice__304__" G3 ,
  pip CLB_X24Y29 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y30 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X24Y29 OMUX_S4 -> IMUX_B5 , 
  pip INT_X24Y30 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "r_test_reg01<9>" , 
  outpin "iSlice__649__" XQ ,
  inpin "iSlice__308__" G2 ,
  pip CLB_X18Y30 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X24Y33 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X18Y30 W2END4 -> IMUX_B17 , 
  pip INT_X20Y30 S2END6 -> W2BEG4 , 
  pip INT_X20Y32 W6MID6 -> S2BEG6 , 
  pip INT_X23Y32 OMUX_SW5 -> W6BEG6 , 
  pip INT_X24Y33 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  ;
net "r_test_reg01_not0001" , 
  outpin "iSlice__464__" Y ,
  inpin "iSlice__637__" CE ,
  inpin "iSlice__639__" CE ,
  inpin "iSlice__640__" CE ,
  inpin "iSlice__642__" CE ,
  inpin "iSlice__643__" CE ,
  inpin "iSlice__644__" CE ,
  inpin "iSlice__645__" CE ,
  inpin "iSlice__646__" CE ,
  inpin "iSlice__647__" CE ,
  inpin "iSlice__648__" CE ,
  inpin "iSlice__649__" CE ,
  inpin "iSlice__650__" CE ,
  inpin "iSlice__651__" CE ,
  inpin "iSlice__653__" CE ,
  inpin "iSlice__654__" CE ,
  inpin "iSlice__659__" CE ,
  pip CLB_X23Y30 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X24Y23 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y27 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y28 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X24Y30 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X24Y32 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X24Y33 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X24Y33 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X24Y34 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y34 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X26Y25 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X26Y25 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X26Y27 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X26Y28 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X26Y29 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X26Y29 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X27Y29 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X23Y29 OMUX_S4 -> E2BEG1 , 
  pip INT_X23Y30 BEST_LOGIC_OUTS7 -> E2BEG8 , 
  pip INT_X23Y30 BEST_LOGIC_OUTS7 -> OMUX13 , 
  pip INT_X23Y30 BEST_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X23Y30 BEST_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X24Y23 S6END9 -> W2BEG8 , 
  pip INT_X24Y23 W2BEG8 -> CE_B0 , 
  pip INT_X24Y27 BOUNCE2 -> CE_B0 , 
  pip INT_X24Y27 E2BEG4 -> BOUNCE2 , 
  pip INT_X24Y27 S2END6 -> E2BEG4 , 
  pip INT_X24Y28 S2END8 -> CE_B2 , 
  pip INT_X24Y29 OMUX_ES7 -> E2BEG8 , 
  pip INT_X24Y29 OMUX_ES7 -> S2BEG6 , 
  pip INT_X24Y29 OMUX_ES7 -> S6BEG9 , 
  pip INT_X24Y30 E2MID8 -> CE_B2 , 
  pip INT_X24Y30 E2MID8 -> S2BEG8 , 
  pip INT_X24Y30 OMUX_E13 -> N2BEG8 , 
  pip INT_X24Y32 N2END8 -> CE_B2 , 
  pip INT_X24Y32 N2END8 -> N2BEG8 , 
  pip INT_X24Y33 N2MID8 -> CE_B2 , 
  pip INT_X24Y33 N2MID8 -> W2BEG8 , 
  pip INT_X24Y33 W2BEG8 -> CE_B3 , 
  pip INT_X24Y34 N2END8 -> CE_B0 , 
  pip INT_X24Y34 N2END8 -> CE_B2 , 
  pip INT_X25Y26 S2END_S0 -> E2BEG8 , 
  pip INT_X25Y28 E2END_S1 -> E2BEG9 , 
  pip INT_X25Y29 E2END1 -> S2BEG0 , 
  pip INT_X26Y25 S2MID8 -> CE_B0 , 
  pip INT_X26Y25 S2MID9 -> CE_B1 , 
  pip INT_X26Y26 E2MID8 -> S2BEG8 , 
  pip INT_X26Y26 S2END9 -> S2BEG9 , 
  pip INT_X26Y27 S2MID9 -> CE_B3 , 
  pip INT_X26Y28 E2MID9 -> CE_B3 , 
  pip INT_X26Y28 E2MID9 -> S2BEG9 , 
  pip INT_X26Y29 E2BEG8 -> CE_B1 , 
  pip INT_X26Y29 E2END8 -> CE_B0 , 
  pip INT_X26Y29 E2END8 -> E2BEG8 , 
  pip INT_X27Y29 E2MID8 -> N2BEG8 , 
  pip INT_X27Y29 N2BEG8 -> CE_B1 , 
  ;
net "r_test_reg02<0>" , 
  outpin "iSlice__673__" XQ ,
  inpin "iSlice__433__" G1 ,
  pip CLB_X17Y27 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y29 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X17Y27 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X17Y27 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y27 S2MID7 -> BYP_INT_B1 , 
  pip INT_X17Y28 W6END6 -> S2BEG7 , 
  pip INT_X23Y28 OMUX_SW5 -> W6BEG6 , 
  pip INT_X24Y29 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  ;
net "r_test_reg02<10>" , 
  outpin "iSlice__669__" YQ ,
  inpin "iSlice__451__" G1 ,
  pip CLB_X23Y34 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X26Y34 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X23Y34 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X24Y33 OMUX_ES7 -> E2BEG8 , 
  pip INT_X26Y33 E2END8 -> N2BEG7 , 
  pip INT_X26Y34 N2MID7 -> IMUX_B7 , 
  ;
net "r_test_reg02<11>" , 
  outpin "iSlice__668__" XQ ,
  inpin "iSlice__452__" F1 ,
  pip CLB_X24Y34 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y34 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X24Y34 OMUX2 -> IMUX_B28 , 
  pip INT_X24Y34 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "r_test_reg02<12>" , 
  outpin "iSlice__668__" YQ ,
  inpin "iSlice__452__" G4 ,
  pip CLB_X24Y34 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X24Y34 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X24Y34 OMUX13 -> IMUX_B23 , 
  pip INT_X24Y34 SECONDARY_LOGIC_OUTS5 -> OMUX13 , 
  ;
net "r_test_reg02<13>" , 
  outpin "iSlice__667__" XQ ,
  inpin "iSlice__455__" F1 ,
  pip CLB_X27Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X27Y28 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X27Y28 OMUX13 -> IMUX_B11 , 
  pip INT_X27Y28 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  ;
net "r_test_reg02<14>" , 
  outpin "iSlice__667__" YQ ,
  inpin "iSlice__455__" G3 ,
  pip CLB_X27Y28 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X27Y28 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y28 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X27Y28 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X27Y28 OMUX2 -> BYP_INT_B2 , 
  pip INT_X27Y28 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  ;
net "r_test_reg02<15>" , 
  outpin "iSlice__663__" XQ ,
  inpin "iSlice__451__" F4 ,
  pip CLB_X26Y32 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X26Y34 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X26Y32 OMUX0 -> N2BEG0 , 
  pip INT_X26Y32 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X26Y34 N2END0 -> IMUX_B12 , 
  ;
net "r_test_reg02<16>" , 
  outpin "iSlice__666__" YQ ,
  inpin "iSlice__453__" G4 ,
  pip CLB_X26Y32 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X26Y33 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X26Y32 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X26Y32 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X26Y32 OMUX_S4 -> BYP_INT_B4 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "r_test_reg02<17>" , 
  outpin "iSlice__670__" XQ ,
  inpin "iSlice__454__" F1 ,
  pip CLB_X26Y34 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X27Y32 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X26Y34 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X27Y32 S2END1 -> IMUX_B24 , 
  pip INT_X27Y34 OMUX_E2 -> S2BEG1 , 
  ;
net "r_test_reg02<18>" , 
  outpin "iSlice__670__" YQ ,
  inpin "iSlice__454__" G3 ,
  pip CLB_X26Y34 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X27Y32 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X26Y34 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X27Y32 S2MID6 -> IMUX_B18 , 
  pip INT_X27Y33 OMUX_ES7 -> S2BEG6 , 
  ;
net "r_test_reg02<19>" , 
  outpin "iSlice__664__" XQ ,
  inpin "iSlice__456__" F1 ,
  pip CLB_X28Y31 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X28Y31 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X28Y31 OMUX2 -> IMUX_B28 , 
  pip INT_X28Y31 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  ;
net "r_test_reg02<1>" , 
  outpin "iSlice__673__" YQ ,
  inpin "iSlice__438__" F2 ,
  pip CLB_X24Y29 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X27Y30 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X24Y29 SECONDARY_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X25Y30 OMUX_EN8 -> E2BEG3 , 
  pip INT_X27Y30 E2END3 -> IMUX_B25 , 
  ;
net "r_test_reg02<20>" , 
  outpin "iSlice__664__" YQ ,
  inpin "iSlice__456__" G4 ,
  pip CLB_X28Y31 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X28Y31 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X28Y31 OMUX13 -> IMUX_B23 , 
  pip INT_X28Y31 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  ;
net "r_test_reg02<21>" , 
  outpin "iSlice__660__" XQ ,
  inpin "iSlice__453__" F4 ,
  pip CLB_X26Y32 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X26Y32 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X26Y32 OMUX2 -> IMUX_B8 , 
  pip INT_X26Y32 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  ;
net "r_test_reg02<22>" , 
  outpin "iSlice__663__" YQ ,
  inpin "iSlice__457__" G4 ,
  pip CLB_X26Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X26Y32 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X26Y30 S2MID2 -> IMUX_B0 , 
  pip INT_X26Y31 OMUX_S4 -> S2BEG2 , 
  pip INT_X26Y32 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  ;
net "r_test_reg02<23>" , 
  outpin "iSlice__662__" XQ ,
  inpin "iSlice__460__" F2 ,
  pip CLB_X26Y31 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y31 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X26Y31 OMUX9 -> IMUX_B14 , 
  pip INT_X26Y31 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  ;
net "r_test_reg02<24>" , 
  outpin "iSlice__662__" YQ ,
  inpin "iSlice__460__" G4 ,
  pip CLB_X26Y31 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y31 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X26Y31 OMUX2 -> IMUX_B4 , 
  pip INT_X26Y31 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  ;
net "r_test_reg02<25>" , 
  outpin "iSlice__661__" XQ ,
  inpin "iSlice__458__" F4 ,
  pip CLB_X27Y34 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X27Y34 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X27Y34 OMUX2 -> IMUX_B8 , 
  pip INT_X27Y34 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  ;
net "r_test_reg02<26>" , 
  outpin "iSlice__661__" YQ ,
  inpin "iSlice__458__" G1 ,
  pip CLB_X27Y34 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X27Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y34 OMUX13 -> IMUX_B3 , 
  pip INT_X27Y34 SECONDARY_LOGIC_OUTS7 -> OMUX13 , 
  ;
net "r_test_reg02<27>" , 
  outpin "iSlice__658__" YQ ,
  inpin "iSlice__457__" F1 ,
  pip CLB_X26Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X26Y30 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X26Y30 OMUX13 -> IMUX_B11 , 
  pip INT_X26Y30 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  ;
net "r_test_reg02<28>" , 
  outpin "iSlice__660__" YQ ,
  inpin "iSlice__459__" G2 ,
  pip CLB_X23Y33 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X26Y32 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X23Y33 BYP_BOUNCE2 -> IMUX_B17 , 
  pip INT_X23Y33 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X23Y33 W2END0 -> BYP_INT_B2 , 
  pip INT_X25Y33 OMUX_NW10 -> W2BEG0 , 
  pip INT_X26Y32 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  ;
net "r_test_reg02<29>" , 
  outpin "iSlice__665__" XQ ,
  inpin "iSlice__461__" F1 ,
  pip CLB_X26Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X26Y28 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X26Y28 OMUX2 -> IMUX_B24 , 
  pip INT_X26Y28 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  ;
net "r_test_reg02<2>" , 
  outpin "iSlice__672__" XQ ,
  inpin "iSlice__437__" G2 ,
  pip CLB_X23Y31 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y31 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X23Y31 OMUX_W9 -> IMUX_B6 , 
  pip INT_X24Y31 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "r_test_reg02<30>" , 
  outpin "iSlice__665__" YQ ,
  inpin "iSlice__461__" G4 ,
  pip CLB_X26Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X26Y28 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X26Y28 OMUX13 -> IMUX_B19 , 
  pip INT_X26Y28 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  ;
net "r_test_reg02<31>" , 
  outpin "iSlice__658__" XQ ,
  inpin "iSlice__462__" F4 ,
  pip CLB_X26Y30 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y30 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X26Y30 OMUX2 -> IMUX_B12 , 
  pip INT_X26Y30 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  ;
net "r_test_reg02<3>" , 
  outpin "iSlice__669__" XQ ,
  inpin "iSlice__442__" F4 ,
  pip CLB_X23Y32 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X23Y34 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X23Y32 S2MID8 -> IMUX_B27 , 
  pip INT_X23Y33 OMUX_S5 -> S2BEG8 , 
  pip INT_X23Y34 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  ;
net "r_test_reg02<4>" , 
  outpin "iSlice__672__" YQ ,
  inpin "iSlice__439__" G4 ,
  pip CLB_X24Y31 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X27Y31 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X24Y31 SECONDARY_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X25Y31 OMUX_E13 -> E2BEG8 , 
  pip INT_X27Y31 E2END8 -> IMUX_B19 , 
  ;
net "r_test_reg02<5>" , 
  outpin "iSlice__671__" XQ ,
  inpin "iSlice__444__" F4 ,
  pip CLB_X24Y33 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X26Y33 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X24Y33 W2MID1 -> IMUX_B8 , 
  pip INT_X25Y33 OMUX_W1 -> W2BEG1 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  ;
net "r_test_reg02<6>" , 
  outpin "iSlice__671__" YQ ,
  inpin "iSlice__445__" G1 ,
  pip CLB_X24Y32 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y33 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X24Y32 W2END9 -> IMUX_B3 , 
  pip INT_X26Y32 OUT_S -> W2BEG9 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  ;
net "r_test_reg02<7>" , 
  outpin "iSlice__675__" XQ ,
  inpin "iSlice__450__" F3 ,
  pip CLB_X24Y30 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X24Y31 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X24Y30 SECONDARY_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X24Y31 OMUX_N11 -> IMUX_B30 , 
  ;
net "r_test_reg02<8>" , 
  outpin "iSlice__675__" YQ ,
  inpin "iSlice__462__" G1 ,
  pip CLB_X24Y30 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X26Y30 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X24Y30 SECONDARY_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X25Y30 OMUX_E8 -> E2BEG4 , 
  pip INT_X26Y30 BOUNCE3 -> IMUX_B7 , 
  pip INT_X26Y30 E2MID4 -> BOUNCE3 , 
  ;
net "r_test_reg02<9>" , 
  outpin "iSlice__666__" XQ ,
  inpin "iSlice__459__" F2 ,
  pip CLB_X23Y33 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X26Y33 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X23Y33 W2END3 -> IMUX_B25 , 
  pip INT_X25Y33 OMUX_W6 -> W2BEG3 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "r_test_reg02_not0001" , 
  outpin "iSlice__473__" Y ,
  inpin "iSlice__658__" CE ,
  inpin "iSlice__660__" CE ,
  inpin "iSlice__661__" CE ,
  inpin "iSlice__662__" CE ,
  inpin "iSlice__663__" CE ,
  inpin "iSlice__664__" CE ,
  inpin "iSlice__665__" CE ,
  inpin "iSlice__666__" CE ,
  inpin "iSlice__667__" CE ,
  inpin "iSlice__668__" CE ,
  inpin "iSlice__669__" CE ,
  inpin "iSlice__670__" CE ,
  inpin "iSlice__671__" CE ,
  inpin "iSlice__672__" CE ,
  inpin "iSlice__673__" CE ,
  inpin "iSlice__675__" CE ,
  pip CLB_X22Y33 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X23Y34 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y29 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X24Y30 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X24Y31 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X24Y34 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X26Y28 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X26Y30 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X26Y31 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X26Y32 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X26Y32 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X26Y33 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X26Y33 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X26Y34 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X27Y28 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X27Y34 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X28Y31 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X22Y33 BEST_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X22Y33 BEST_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X22Y33 BEST_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X23Y29 S6MID9 -> E2BEG9 , 
  pip INT_X23Y31 S2END5 -> E2BEG3 , 
  pip INT_X23Y32 OMUX_ES7 -> E6BEG8 , 
  pip INT_X23Y32 OMUX_ES7 -> S6BEG9 , 
  pip INT_X23Y33 OMUX_E13 -> N2BEG8 , 
  pip INT_X23Y33 OMUX_E8 -> S2BEG5 , 
  pip INT_X23Y34 N2MID8 -> CE_B0 , 
  pip INT_X23Y34 OMUX_EN8 -> E2BEG3 , 
  pip INT_X24Y29 E2MID9 -> CE_B3 , 
  pip INT_X24Y29 E2MID9 -> N2BEG9 , 
  pip INT_X24Y30 N2MID9 -> CE_B3 , 
  pip INT_X24Y31 BOUNCE1 -> CE_B1 , 
  pip INT_X24Y31 E2MID3 -> BOUNCE1 , 
  pip INT_X24Y34 BOUNCE1 -> CE_B1 , 
  pip INT_X24Y34 E2MID3 -> BOUNCE1 , 
  pip INT_X26Y28 BOUNCE2 -> CE_B0 , 
  pip INT_X26Y28 E2BEG4 -> BOUNCE2 , 
  pip INT_X26Y28 S2END6 -> E2BEG4 , 
  pip INT_X26Y30 S2END8 -> CE_B2 , 
  pip INT_X26Y30 S2END8 -> S2BEG6 , 
  pip INT_X26Y31 S2MID8 -> CE_B2 , 
  pip INT_X26Y31 S2MID8 -> E2BEG8 , 
  pip INT_X26Y32 E6MID8 -> N2BEG8 , 
  pip INT_X26Y32 E6MID8 -> S2BEG8 , 
  pip INT_X26Y32 N2BEG8 -> CE_B2 , 
  pip INT_X26Y32 S2BEG8 -> CE_B3 , 
  pip INT_X26Y33 N2MID8 -> CE_B2 , 
  pip INT_X26Y33 N2MID8 -> W2BEG8 , 
  pip INT_X26Y33 W2BEG8 -> CE_B3 , 
  pip INT_X26Y34 N2END8 -> CE_B0 , 
  pip INT_X26Y34 N2END8 -> E2BEG9 , 
  pip INT_X27Y28 BOUNCE3 -> CE_B3 , 
  pip INT_X27Y28 E2MID4 -> BOUNCE3 , 
  pip INT_X27Y34 E2MID9 -> CE_B3 , 
  pip INT_X28Y31 E2END8 -> CE_B2 , 
  ;
net "r_test_reg03<0>" , 
  outpin "iSlice__638__" XQ ,
  inpin "iSlice__433__" G4 ,
  pip CLB_X17Y27 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X27Y31 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X17Y27 S2MID9 -> IMUX_B23 , 
  pip INT_X17Y28 S2END_S1 -> S2BEG9 , 
  pip INT_X17Y31 W6MID1 -> S2BEG1 , 
  pip INT_X20Y31 W6END_N9 -> W6BEG1 , 
  pip INT_X26Y30 OMUX_SW5 -> W6BEG9 , 
  pip INT_X27Y31 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  ;
net "r_test_reg03<10>" , 
  outpin "iSlice__633__" YQ ,
  inpin "iSlice__356__" G3 ,
  pip CLB_X23Y33 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X28Y32 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X23Y33 W2END2 -> IMUX_B5 , 
  pip INT_X25Y33 W2END0 -> W2BEG2 , 
  pip INT_X27Y33 OMUX_NW10 -> W2BEG0 , 
  pip INT_X28Y32 SECONDARY_LOGIC_OUTS7 -> OMUX10 , 
  ;
net "r_test_reg03<11>" , 
  outpin "iSlice__632__" XQ ,
  inpin "iSlice__357__" F2 ,
  pip CLB_X26Y32 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X29Y35 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X26Y32 S2END6 -> IMUX_B14 , 
  pip INT_X26Y34 W2END4 -> S2BEG6 , 
  pip INT_X28Y34 OMUX_WS1 -> W2BEG4 , 
  pip INT_X29Y35 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  ;
net "r_test_reg03<12>" , 
  outpin "iSlice__632__" YQ ,
  inpin "iSlice__355__" G2 ,
  pip CLB_X19Y35 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X29Y35 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X19Y35 W2MID6 -> IMUX_B6 , 
  pip INT_X20Y35 W2END6 -> W2BEG6 , 
  pip INT_X22Y35 W6END6 -> W2BEG6 , 
  pip INT_X28Y35 OMUX_W9 -> W6BEG6 , 
  pip INT_X29Y35 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  ;
net "r_test_reg03<13>" , 
  outpin "iSlice__631__" XQ ,
  inpin "iSlice__361__" F2 ,
  pip CLB_X27Y29 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X28Y29 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X27Y29 OMUX_W6 -> IMUX_B29 , 
  pip INT_X28Y29 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  ;
net "r_test_reg03<14>" , 
  outpin "iSlice__631__" YQ ,
  inpin "iSlice__361__" G4 ,
  pip CLB_X27Y29 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X28Y29 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X27Y29 OMUX_W14 -> IMUX_B23 , 
  pip INT_X28Y29 SECONDARY_LOGIC_OUTS4 -> OMUX14 , 
  ;
net "r_test_reg03<15>" , 
  outpin "iSlice__627__" XQ ,
  inpin "iSlice__358__" F4 ,
  pip CLB_X27Y34 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X29Y33 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X27Y34 W2MID0 -> IMUX_B12 , 
  pip INT_X28Y34 OMUX_NW10 -> W2BEG0 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS3 -> OMUX10 , 
  ;
net "r_test_reg03<16>" , 
  outpin "iSlice__630__" YQ ,
  inpin "iSlice__358__" G4 ,
  pip CLB_X27Y34 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X29Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y34 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X27Y34 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X27Y34 W2END2 -> BYP_INT_B4 , 
  pip INT_X29Y34 OMUX4 -> W2BEG2 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  ;
net "r_test_reg03<17>" , 
  outpin "iSlice__635__" XQ ,
  inpin "iSlice__359__" F3 ,
  pip CLB_X27Y31 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X27Y32 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X27Y31 OMUX_S4 -> IMUX_B9 , 
  pip INT_X27Y32 SECONDARY_LOGIC_OUTS1 -> OMUX4 , 
  ;
net "r_test_reg03<18>" , 
  outpin "iSlice__635__" YQ ,
  inpin "iSlice__357__" G2 ,
  pip CLB_X26Y32 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X27Y32 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X26Y32 OMUX_W9 -> IMUX_B6 , 
  pip INT_X27Y32 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "r_test_reg03<19>" , 
  outpin "iSlice__628__" XQ ,
  inpin "iSlice__360__" F2 ,
  pip CLB_X27Y30 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X28Y30 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X27Y30 BYP_BOUNCE0 -> IMUX_B10 , 
  pip INT_X27Y30 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X27Y30 OMUX_W1 -> BYP_INT_B0 , 
  pip INT_X28Y30 SECONDARY_LOGIC_OUTS1 -> OMUX1 , 
  ;
net "r_test_reg03<1>" , 
  outpin "iSlice__638__" YQ ,
  inpin "iSlice__438__" F3 ,
  pip CLB_X27Y30 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X27Y31 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X27Y30 OMUX_S3 -> IMUX_B26 , 
  pip INT_X27Y31 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  ;
net "r_test_reg03<20>" , 
  outpin "iSlice__628__" YQ ,
  inpin "iSlice__360__" G2 ,
  pip CLB_X27Y30 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X28Y30 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X27Y30 OMUX_W9 -> IMUX_B2 , 
  pip INT_X28Y30 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "r_test_reg03<21>" , 
  outpin "iSlice__624__" XQ ,
  inpin "iSlice__362__" F3 ,
  pip CLB_X27Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X29Y31 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X27Y30 W2END5 -> IMUX_B30 , 
  pip INT_X29Y30 OMUX_S3 -> W2BEG5 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  ;
net "r_test_reg03<22>" , 
  outpin "iSlice__627__" YQ ,
  inpin "iSlice__362__" G2 ,
  pip CLB_X27Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X29Y33 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y30 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X27Y30 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X27Y30 W2END0 -> BYP_INT_B2 , 
  pip INT_X29Y30 S2END2 -> W2BEG0 , 
  pip INT_X29Y32 OMUX_S4 -> S2BEG2 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  ;
net "r_test_reg03<23>" , 
  outpin "iSlice__626__" XQ ,
  inpin "iSlice__363__" F1 ,
  pip CLB_X27Y29 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X29Y31 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X27Y29 W2MID9 -> IMUX_B11 , 
  pip INT_X28Y29 S2MID9 -> W2BEG9 , 
  pip INT_X28Y30 OMUX_SW5 -> S2BEG9 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  ;
net "r_test_reg03<24>" , 
  outpin "iSlice__626__" YQ ,
  inpin "iSlice__359__" G3 ,
  pip CLB_X27Y31 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X29Y31 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y31 W2END2 -> IMUX_B1 , 
  pip INT_X29Y31 OMUX4 -> W2BEG2 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  ;
net "r_test_reg03<25>" , 
  outpin "iSlice__625__" XQ ,
  inpin "iSlice__364__" F1 ,
  pip CLB_X26Y34 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X29Y34 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X26Y34 N2BEG1 -> IMUX_B28 , 
  pip INT_X26Y34 W6MID1 -> N2BEG1 , 
  pip INT_X29Y34 OMUX2 -> W6BEG1 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "r_test_reg03<26>" , 
  outpin "iSlice__625__" YQ ,
  inpin "iSlice__364__" G3 ,
  pip CLB_X26Y34 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X29Y34 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X26Y34 S2MID5 -> IMUX_B22 , 
  pip INT_X26Y35 W2END3 -> S2BEG5 , 
  pip INT_X28Y35 OMUX_NW10 -> W2BEG3 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS5 -> OMUX10 , 
  ;
net "r_test_reg03<27>" , 
  outpin "iSlice__622__" YQ ,
  inpin "iSlice__368__" F2 ,
  pip CLB_X26Y31 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X27Y32 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X26Y31 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X26Y31 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X26Y31 OMUX_SW5 -> BYP_INT_B5 , 
  pip INT_X27Y32 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "r_test_reg03<28>" , 
  outpin "iSlice__624__" YQ ,
  inpin "iSlice__368__" G2 ,
  pip CLB_X26Y31 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X29Y31 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X26Y31 S2MID7 -> IMUX_B2 , 
  pip INT_X26Y32 W2END5 -> S2BEG7 , 
  pip INT_X28Y32 OMUX_WN14 -> W2BEG5 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  ;
net "r_test_reg03<29>" , 
  outpin "iSlice__629__" XQ ,
  inpin "iSlice__365__" F1 ,
  pip CLB_X17Y27 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X29Y29 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X16Y27 S2END2 -> E2BEG0 , 
  pip INT_X16Y29 W6END1 -> S2BEG2 , 
  pip INT_X17Y27 E2MID0 -> IMUX_B24 , 
  pip INT_X22Y29 W6END_N9 -> W6BEG1 , 
  pip INT_X28Y28 OMUX_SW5 -> W6BEG9 , 
  pip INT_X29Y29 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  ;
net "r_test_reg03<2>" , 
  outpin "iSlice__636__" XQ ,
  inpin "iSlice__437__" G1 ,
  pip CLB_X23Y31 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y31 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X23Y31 W2END7 -> IMUX_B7 , 
  pip INT_X25Y31 W2END7 -> W2BEG7 , 
  pip INT_X27Y31 OMUX9 -> W2BEG7 , 
  pip INT_X27Y31 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  ;
net "r_test_reg03<30>" , 
  outpin "iSlice__629__" YQ ,
  inpin "iSlice__363__" G1 ,
  pip CLB_X27Y29 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X29Y29 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y29 W2END9 -> IMUX_B3 , 
  pip INT_X29Y29 OMUX15 -> W2BEG9 , 
  pip INT_X29Y29 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  ;
net "r_test_reg03<31>" , 
  outpin "iSlice__622__" XQ ,
  inpin "iSlice__366__" F2 ,
  pip CLB_X24Y29 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X27Y32 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X24Y29 W2END5 -> IMUX_B10 , 
  pip INT_X26Y29 S2END7 -> W2BEG5 , 
  pip INT_X26Y31 OMUX_WS1 -> S2BEG7 , 
  pip INT_X27Y32 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  ;
net "r_test_reg03<3>" , 
  outpin "iSlice__633__" XQ ,
  inpin "iSlice__442__" F2 ,
  pip CLB_X23Y32 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X28Y32 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X23Y32 W2END3 -> IMUX_B25 , 
  pip INT_X25Y32 W2END3 -> W2BEG3 , 
  pip INT_X27Y32 OMUX_W6 -> W2BEG3 , 
  pip INT_X28Y32 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "r_test_reg03<4>" , 
  outpin "iSlice__636__" YQ ,
  inpin "iSlice__439__" G3 ,
  pip CLB_X27Y31 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X27Y31 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y31 BOUNCE2 -> IMUX_B18 , 
  pip INT_X27Y31 OMUX6 -> BOUNCE2 , 
  pip INT_X27Y31 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  ;
net "r_test_reg03<5>" , 
  outpin "iSlice__641__" XQ ,
  inpin "iSlice__444__" F1 ,
  pip CLB_X24Y33 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X29Y33 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X23Y33 W6END9 -> E2BEG9 , 
  pip INT_X24Y33 E2MID9 -> IMUX_B11 , 
  pip INT_X29Y33 OMUX15 -> W6BEG9 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  ;
net "r_test_reg03<6>" , 
  outpin "iSlice__641__" YQ ,
  inpin "iSlice__445__" G2 ,
  pip CLB_X24Y32 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X29Y33 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X23Y32 W6END5 -> E2BEG5 , 
  pip INT_X24Y32 E2MID5 -> IMUX_B2 , 
  pip INT_X29Y32 OMUX_S3 -> W6BEG5 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  ;
net "r_test_reg03<7>" , 
  outpin "iSlice__634__" XQ ,
  inpin "iSlice__450__" F4 ,
  pip CLB_X24Y31 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X29Y31 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X24Y31 W2END8 -> IMUX_B31 , 
  pip INT_X26Y31 W2END6 -> W2BEG8 , 
  pip INT_X28Y31 OMUX_W9 -> W2BEG6 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "r_test_reg03<8>" , 
  outpin "iSlice__634__" YQ ,
  inpin "iSlice__366__" G2 ,
  pip CLB_X24Y29 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X29Y31 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X24Y29 S2END5 -> IMUX_B2 , 
  pip INT_X24Y31 W2END3 -> S2BEG5 , 
  pip INT_X26Y31 W2END3 -> W2BEG3 , 
  pip INT_X28Y31 OMUX_W6 -> W2BEG3 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  ;
net "r_test_reg03<9>" , 
  outpin "iSlice__630__" XQ ,
  inpin "iSlice__367__" F1 ,
  pip CLB_X17Y27 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X29Y34 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X17Y27 W2END8 -> IMUX_B11 , 
  pip INT_X19Y27 S6END9 -> W2BEG8 , 
  pip INT_X19Y33 W6MID9 -> S6BEG9 , 
  pip INT_X22Y33 W6END9 -> W6BEG9 , 
  pip INT_X28Y33 OMUX_SW5 -> W6BEG9 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  ;
net "r_test_reg03_not0001" , 
  outpin "iSlice__427__" X ,
  inpin "iSlice__622__" CE ,
  inpin "iSlice__624__" CE ,
  inpin "iSlice__625__" CE ,
  inpin "iSlice__626__" CE ,
  inpin "iSlice__627__" CE ,
  inpin "iSlice__628__" CE ,
  inpin "iSlice__629__" CE ,
  inpin "iSlice__630__" CE ,
  inpin "iSlice__631__" CE ,
  inpin "iSlice__632__" CE ,
  inpin "iSlice__633__" CE ,
  inpin "iSlice__634__" CE ,
  inpin "iSlice__635__" CE ,
  inpin "iSlice__636__" CE ,
  inpin "iSlice__638__" CE ,
  inpin "iSlice__641__" CE ,
  pip CLB_X27Y31 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X27Y31 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X27Y32 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X27Y32 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X28Y29 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X28Y30 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X28Y32 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X29Y29 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X29Y31 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X29Y31 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X29Y31 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X29Y32 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X29Y33 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X29Y33 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X29Y34 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X29Y34 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X29Y35 CE_B3_INT -> CE_PINWIRE3 , 
  pip INT_X27Y31 W2END9 -> CE_B1 , 
  pip INT_X27Y31 W2END9 -> CE_B3 , 
  pip INT_X27Y32 W2END9 -> CE_B1 , 
  pip INT_X27Y32 W2END9 -> CE_B3 , 
  pip INT_X28Y29 W2MID8 -> CE_B0 , 
  pip INT_X28Y30 W2END9 -> CE_B1 , 
  pip INT_X28Y32 W2MID9 -> CE_B3 , 
  pip INT_X29Y29 S2END_S0 -> W2BEG8 , 
  pip INT_X29Y29 S2MID9 -> CE_B3 , 
  pip INT_X29Y30 S2END9 -> S2BEG9 , 
  pip INT_X29Y31 E2BEG7 -> CE_B0 , 
  pip INT_X29Y31 OMUX_S5 -> E2BEG7 , 
  pip INT_X29Y31 S2MID9 -> CE_B1 , 
  pip INT_X29Y31 S2MID9 -> CE_B3 , 
  pip INT_X29Y31 S2MID9 -> W2BEG9 , 
  pip INT_X29Y32 BEST_LOGIC_OUTS3 -> OMUX15 , 
  pip INT_X29Y32 BEST_LOGIC_OUTS3 -> OMUX5 , 
  pip INT_X29Y32 BEST_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X29Y32 BEST_LOGIC_OUTS3 -> S2BEG0 , 
  pip INT_X29Y32 OMUX15 -> N2BEG9 , 
  pip INT_X29Y32 OMUX15 -> S2BEG9 , 
  pip INT_X29Y32 OMUX15 -> W2BEG9 , 
  pip INT_X29Y33 N2MID9 -> CE_B1 , 
  pip INT_X29Y33 N2MID9 -> CE_B3 , 
  pip INT_X29Y33 OMUX_N15 -> N2BEG9 , 
  pip INT_X29Y34 N2END9 -> CE_B1 , 
  pip INT_X29Y34 N2END9 -> CE_B3 , 
  pip INT_X29Y35 N2END9 -> CE_B3 , 
  pip INT_X30Y30 S2MID9 -> W2BEG9 , 
  pip INT_X30Y31 OMUX_ES7 -> S2BEG9 , 
  ;
net "r_test_reg04<0>" , 
  outpin "iSlice__621__" XQ ,
  inpin "iSlice__440__" G3 ,
  pip CLB_X24Y28 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X29Y31 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X24Y28 W2END4 -> IMUX_B1 , 
  pip INT_X26Y28 W2END2 -> W2BEG4 , 
  pip INT_X28Y28 S2END4 -> W2BEG2 , 
  pip INT_X28Y30 OMUX_WS1 -> S2BEG4 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  ;
net "r_test_reg04<10>" , 
  outpin "iSlice__623__" YQ ,
  inpin "iSlice__451__" G4 ,
  pip CLB_X26Y34 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X29Y33 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X26Y33 W6MID1 -> N2BEG1 , 
  pip INT_X26Y34 N2MID1 -> IMUX_B4 , 
  pip INT_X29Y33 OMUX2 -> W6BEG1 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  ;
net "r_test_reg04<11>" , 
  outpin "iSlice__616__" XQ ,
  inpin "iSlice__452__" F4 ,
  pip CLB_X24Y34 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X29Y34 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X24Y34 W2END8 -> IMUX_B31 , 
  pip INT_X26Y34 W2END8 -> W2BEG8 , 
  pip INT_X28Y34 OMUX_W14 -> W2BEG8 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS0 -> OMUX14 , 
  ;
net "r_test_reg04<12>" , 
  outpin "iSlice__616__" YQ ,
  inpin "iSlice__452__" G1 ,
  pip CLB_X24Y34 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X29Y34 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X24Y34 W2END1 -> IMUX_B20 , 
  pip INT_X26Y34 W2END1 -> W2BEG1 , 
  pip INT_X28Y34 OMUX_W1 -> W2BEG1 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  ;
net "r_test_reg04<13>" , 
  outpin "iSlice__612__" XQ ,
  inpin "iSlice__455__" F3 ,
  pip CLB_X27Y28 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X28Y32 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X27Y28 W2MID3 -> IMUX_B9 , 
  pip INT_X28Y28 S2END5 -> W2BEG3 , 
  pip INT_X28Y30 S2END7 -> S2BEG5 , 
  pip INT_X28Y32 OMUX11 -> S2BEG7 , 
  pip INT_X28Y32 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  ;
net "r_test_reg04<14>" , 
  outpin "iSlice__615__" YQ ,
  inpin "iSlice__455__" G1 ,
  pip CLB_X27Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X27Y33 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X27Y28 S2MID8 -> IMUX_B3 , 
  pip INT_X27Y29 S2END_S0 -> S2BEG8 , 
  pip INT_X27Y32 OMUX_S0 -> S2BEG0 , 
  pip INT_X27Y33 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  ;
net "r_test_reg04<15>" , 
  outpin "iSlice__614__" XQ ,
  inpin "iSlice__451__" F1 ,
  pip CLB_X26Y34 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X29Y34 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X26Y34 W2MID8 -> IMUX_B15 , 
  pip INT_X27Y34 W2END6 -> W2BEG8 , 
  pip INT_X29Y34 OMUX11 -> W2BEG6 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  ;
net "r_test_reg04<16>" , 
  outpin "iSlice__614__" YQ ,
  inpin "iSlice__453__" G1 ,
  pip CLB_X26Y32 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X29Y34 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X26Y32 W2END9 -> IMUX_B3 , 
  pip INT_X28Y32 W2END7 -> W2BEG9 , 
  pip INT_X29Y34 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X30Y32 S2MID7 -> W2BEG7 , 
  pip INT_X30Y33 OMUX_SE3 -> S2BEG7 , 
  ;
net "r_test_reg04<17>" , 
  outpin "iSlice__613__" XQ ,
  inpin "iSlice__454__" F3 ,
  pip CLB_X27Y32 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X27Y32 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X27Y32 BOUNCE2 -> IMUX_B26 , 
  pip INT_X27Y32 OMUX6 -> BOUNCE2 , 
  pip INT_X27Y32 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  ;
net "r_test_reg04<18>" , 
  outpin "iSlice__613__" YQ ,
  inpin "iSlice__454__" G1 ,
  pip CLB_X27Y32 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X27Y32 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X27Y32 OMUX2 -> IMUX_B16 , 
  pip INT_X27Y32 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  ;
net "r_test_reg04<19>" , 
  outpin "iSlice__609__" XQ ,
  inpin "iSlice__456__" F3 ,
  pip CLB_X28Y31 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X28Y34 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X28Y31 S2END5 -> IMUX_B30 , 
  pip INT_X28Y33 OMUX_S3 -> S2BEG5 , 
  pip INT_X28Y34 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  ;
net "r_test_reg04<1>" , 
  outpin "iSlice__618__" XQ ,
  inpin "iSlice__439__" F1 ,
  pip CLB_X27Y31 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X28Y32 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X27Y31 W2MID0 -> IMUX_B24 , 
  pip INT_X28Y31 OMUX_S0 -> W2BEG0 , 
  pip INT_X28Y32 SECONDARY_LOGIC_OUTS0 -> OMUX0 , 
  ;
net "r_test_reg04<20>" , 
  outpin "iSlice__612__" YQ ,
  inpin "iSlice__456__" G1 ,
  pip CLB_X28Y31 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X28Y32 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X28Y31 S2MID2 -> IMUX_B20 , 
  pip INT_X28Y32 OMUX4 -> S2BEG2 , 
  pip INT_X28Y32 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "r_test_reg04<21>" , 
  outpin "iSlice__617__" XQ ,
  inpin "iSlice__453__" F1 ,
  pip CLB_X26Y32 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X29Y32 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X26Y32 W2MID8 -> IMUX_B11 , 
  pip INT_X27Y32 W2END6 -> W2BEG8 , 
  pip INT_X29Y32 OMUX11 -> W2BEG6 , 
  pip INT_X29Y32 SECONDARY_LOGIC_OUTS0 -> OMUX11 , 
  ;
net "r_test_reg04<22>" , 
  outpin "iSlice__617__" YQ ,
  inpin "iSlice__457__" G1 ,
  pip CLB_X26Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X29Y32 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X26Y30 S2END9 -> IMUX_B3 , 
  pip INT_X26Y32 W6MID9 -> S2BEG9 , 
  pip INT_X29Y32 OMUX13 -> W6BEG9 , 
  pip INT_X29Y32 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  ;
net "r_test_reg04<23>" , 
  outpin "iSlice__610__" XQ ,
  inpin "iSlice__460__" F1 ,
  pip CLB_X26Y31 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X28Y31 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X26Y31 W2END7 -> IMUX_B15 , 
  pip INT_X28Y31 OMUX9 -> W2BEG7 , 
  pip INT_X28Y31 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "r_test_reg04<24>" , 
  outpin "iSlice__610__" YQ ,
  inpin "iSlice__460__" G1 ,
  pip CLB_X26Y31 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X28Y31 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X26Y31 W2END9 -> IMUX_B7 , 
  pip INT_X28Y31 OMUX15 -> W2BEG9 , 
  pip INT_X28Y31 SECONDARY_LOGIC_OUTS5 -> OMUX15 , 
  ;
net "r_test_reg04<25>" , 
  outpin "iSlice__604__" XQ ,
  inpin "iSlice__458__" F2 ,
  pip CLB_X27Y34 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X28Y34 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X27Y34 OMUX_W9 -> IMUX_B10 , 
  pip INT_X28Y34 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "r_test_reg04<26>" , 
  outpin "iSlice__609__" YQ ,
  inpin "iSlice__458__" G4 ,
  pip CLB_X27Y34 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X28Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X27Y34 OMUX_W1 -> IMUX_B0 , 
  pip INT_X28Y34 SECONDARY_LOGIC_OUTS7 -> OMUX1 , 
  ;
net "r_test_reg04<27>" , 
  outpin "iSlice__608__" XQ ,
  inpin "iSlice__457__" F4 ,
  pip CLB_X26Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X29Y32 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X26Y30 W2END1 -> IMUX_B8 , 
  pip INT_X28Y30 S2END3 -> W2BEG1 , 
  pip INT_X28Y32 OMUX_W6 -> S2BEG3 , 
  pip INT_X29Y32 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "r_test_reg04<28>" , 
  outpin "iSlice__608__" YQ ,
  inpin "iSlice__459__" G1 ,
  pip CLB_X23Y33 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X29Y32 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X22Y33 W6END2 -> E2BEG2 , 
  pip INT_X23Y33 E2MID2 -> IMUX_B16 , 
  pip INT_X28Y33 OMUX_WN14 -> W6BEG2 , 
  pip INT_X29Y32 SECONDARY_LOGIC_OUTS6 -> OMUX14 , 
  ;
net "r_test_reg04<29>" , 
  outpin "iSlice__607__" XQ ,
  inpin "iSlice__461__" F4 ,
  pip CLB_X26Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X28Y29 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X26Y28 W2MID7 -> IMUX_B27 , 
  pip INT_X27Y28 OMUX_WS1 -> W2BEG7 , 
  pip INT_X28Y29 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  ;
net "r_test_reg04<2>" , 
  outpin "iSlice__621__" YQ ,
  inpin "iSlice__441__" G4 ,
  pip CLB_X28Y32 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X29Y31 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X28Y32 OMUX_NW10 -> IMUX_B4 , 
  pip INT_X29Y31 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  ;
net "r_test_reg04<30>" , 
  outpin "iSlice__607__" YQ ,
  inpin "iSlice__461__" G1 ,
  pip CLB_X26Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X28Y29 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X26Y28 W2END0 -> IMUX_B16 , 
  pip INT_X28Y28 OMUX_S0 -> W2BEG0 , 
  pip INT_X28Y29 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  ;
net "r_test_reg04<31>" , 
  outpin "iSlice__604__" YQ ,
  inpin "iSlice__462__" F1 ,
  pip CLB_X26Y30 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X28Y34 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X26Y30 W2END8 -> IMUX_B15 , 
  pip INT_X28Y30 S2END_S0 -> W2BEG8 , 
  pip INT_X28Y33 OMUX_S0 -> S2BEG0 , 
  pip INT_X28Y34 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  ;
net "r_test_reg04<3>" , 
  outpin "iSlice__620__" XQ ,
  inpin "iSlice__445__" F4 ,
  pip CLB_X24Y32 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X29Y32 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X23Y32 W6END1 -> E2BEG1 , 
  pip INT_X24Y32 E2MID1 -> IMUX_B8 , 
  pip INT_X29Y32 OMUX2 -> W6BEG1 , 
  pip INT_X29Y32 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "r_test_reg04<4>" , 
  outpin "iSlice__620__" YQ ,
  inpin "iSlice__443__" G4 ,
  pip CLB_X24Y32 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X29Y32 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X23Y32 W6END2 -> E2BEG2 , 
  pip INT_X24Y32 E2MID2 -> IMUX_B4 , 
  pip INT_X29Y32 OMUX4 -> W6BEG2 , 
  pip INT_X29Y32 SECONDARY_LOGIC_OUTS5 -> OMUX4 , 
  ;
net "r_test_reg04<5>" , 
  outpin "iSlice__619__" XQ ,
  inpin "iSlice__446__" F3 ,
  pip CLB_X27Y33 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X29Y33 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X27Y33 W2END6 -> IMUX_B26 , 
  pip INT_X29Y33 OMUX11 -> W2BEG6 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS0 -> OMUX11 , 
  ;
net "r_test_reg04<6>" , 
  outpin "iSlice__619__" YQ ,
  inpin "iSlice__447__" G1 ,
  pip CLB_X24Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X29Y33 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X24Y30 W2END9 -> IMUX_B3 , 
  pip INT_X26Y30 W2END7 -> W2BEG9 , 
  pip INT_X28Y30 S2END9 -> W2BEG7 , 
  pip INT_X28Y32 OMUX_SW5 -> S2BEG9 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "r_test_reg04<7>" , 
  outpin "iSlice__615__" XQ ,
  inpin "iSlice__446__" G1 ,
  pip CLB_X27Y33 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X27Y33 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X27Y33 OMUX2 -> IMUX_B16 , 
  pip INT_X27Y33 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  ;
net "r_test_reg04<8>" , 
  outpin "iSlice__618__" YQ ,
  inpin "iSlice__462__" G4 ,
  pip CLB_X26Y30 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X28Y32 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X26Y30 BYP_BOUNCE1 -> IMUX_B4 , 
  pip INT_X26Y30 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X26Y30 W2END5 -> BYP_INT_B1 , 
  pip INT_X28Y30 S2MID5 -> W2BEG5 , 
  pip INT_X28Y31 OMUX_S3 -> S2BEG5 , 
  pip INT_X28Y32 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  ;
net "r_test_reg04<9>" , 
  outpin "iSlice__623__" XQ ,
  inpin "iSlice__459__" F1 ,
  pip CLB_X23Y33 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X29Y33 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X22Y33 W6END1 -> E2BEG1 , 
  pip INT_X23Y33 E2MID1 -> IMUX_B24 , 
  pip INT_X28Y33 OMUX_W1 -> W6BEG1 , 
  pip INT_X29Y33 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  ;
net "r_test_reg04_not0001" , 
  outpin "iSlice__427__" Y ,
  inpin "iSlice__604__" CE ,
  inpin "iSlice__607__" CE ,
  inpin "iSlice__608__" CE ,
  inpin "iSlice__609__" CE ,
  inpin "iSlice__610__" CE ,
  inpin "iSlice__612__" CE ,
  inpin "iSlice__613__" CE ,
  inpin "iSlice__614__" CE ,
  inpin "iSlice__615__" CE ,
  inpin "iSlice__616__" CE ,
  inpin "iSlice__617__" CE ,
  inpin "iSlice__618__" CE ,
  inpin "iSlice__619__" CE ,
  inpin "iSlice__620__" CE ,
  inpin "iSlice__621__" CE ,
  inpin "iSlice__623__" CE ,
  pip CLB_X27Y32 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X27Y33 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X28Y29 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X28Y31 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X28Y32 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X28Y32 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X28Y34 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X28Y34 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X29Y31 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X29Y32 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X29Y32 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X29Y32 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X29Y32 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X29Y33 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X29Y33 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X29Y34 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X29Y34 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X27Y32 W2END8 -> CE_B0 , 
  pip INT_X27Y33 W2END8 -> CE_B0 , 
  pip INT_X28Y29 BOUNCE3 -> CE_B3 , 
  pip INT_X28Y29 S2BEG4 -> BOUNCE3 , 
  pip INT_X28Y29 S2END4 -> S2BEG4 , 
  pip INT_X28Y31 E2BEG8 -> CE_B1 , 
  pip INT_X28Y31 OMUX_WS1 -> S2BEG4 , 
  pip INT_X28Y31 S2MID8 -> E2BEG8 , 
  pip INT_X28Y32 W2MID8 -> CE_B0 , 
  pip INT_X28Y32 W2MID8 -> CE_B2 , 
  pip INT_X28Y32 W2MID8 -> S2BEG8 , 
  pip INT_X28Y34 W2MID9 -> CE_B1 , 
  pip INT_X28Y34 W2MID9 -> CE_B3 , 
  pip INT_X29Y31 E2MID8 -> CE_B2 , 
  pip INT_X29Y32 BEST_LOGIC_OUTS7 -> N2BEG8 , 
  pip INT_X29Y32 BEST_LOGIC_OUTS7 -> OMUX1 , 
  pip INT_X29Y32 BEST_LOGIC_OUTS7 -> W2BEG8 , 
  pip INT_X29Y32 N2BEG8 -> CE_B1 , 
  pip INT_X29Y32 N2BEG8 -> CE_B2 , 
  pip INT_X29Y32 W2BEG8 -> CE_B0 , 
  pip INT_X29Y33 N2MID8 -> CE_B0 , 
  pip INT_X29Y33 N2MID8 -> CE_B2 , 
  pip INT_X29Y33 N2MID8 -> W2BEG8 , 
  pip INT_X29Y34 N2END8 -> CE_B0 , 
  pip INT_X29Y34 N2END8 -> CE_B2 , 
  pip INT_X29Y34 N2END8 -> W2BEG9 , 
  ;
net "r_test_reg05<0>" , 
  outpin "iSlice__606__" XQ ,
  inpin "iSlice__440__" G1 ,
  pip CLB_X24Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y37 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X24Y28 W2MID7 -> IMUX_B3 , 
  pip INT_X25Y28 S2END9 -> W2BEG7 , 
  pip INT_X25Y30 S6END9 -> S2BEG9 , 
  pip INT_X25Y36 OMUX_SW5 -> S6BEG9 , 
  pip INT_X26Y37 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  ;
net "r_test_reg05<10>" , 
  outpin "iSlice__598__" YQ ,
  inpin "iSlice__356__" G1 ,
  pip CLB_X23Y33 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X23Y35 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X23Y33 S2END9 -> IMUX_B7 , 
  pip INT_X23Y35 OMUX15 -> S2BEG9 , 
  pip INT_X23Y35 SECONDARY_LOGIC_OUTS5 -> OMUX15 , 
  ;
net "r_test_reg05<11>" , 
  outpin "iSlice__600__" XQ ,
  inpin "iSlice__357__" F4 ,
  pip CLB_X24Y37 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X26Y32 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X24Y37 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X25Y32 S2END4 -> E2BEG2 , 
  pip INT_X25Y34 S2END4 -> S2BEG4 , 
  pip INT_X25Y36 OMUX_SE3 -> S2BEG4 , 
  pip INT_X26Y32 E2MID2 -> IMUX_B12 , 
  ;
net "r_test_reg05<12>" , 
  outpin "iSlice__600__" YQ ,
  inpin "iSlice__355__" G4 ,
  pip CLB_X19Y35 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y37 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X19Y35 W2END1 -> IMUX_B4 , 
  pip INT_X21Y35 S2END3 -> W2BEG1 , 
  pip INT_X21Y37 W2END1 -> S2BEG3 , 
  pip INT_X23Y37 OMUX_W1 -> W2BEG1 , 
  pip INT_X24Y37 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  ;
net "r_test_reg05<13>" , 
  outpin "iSlice__605__" XQ ,
  inpin "iSlice__361__" F4 ,
  pip CLB_X27Y29 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X27Y35 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X27Y29 S2END8 -> IMUX_B31 , 
  pip INT_X27Y31 S2END_S0 -> S2BEG8 , 
  pip INT_X27Y34 OMUX_S0 -> S2BEG0 , 
  pip INT_X27Y35 SECONDARY_LOGIC_OUTS0 -> OMUX0 , 
  ;
net "r_test_reg05<14>" , 
  outpin "iSlice__605__" YQ ,
  inpin "iSlice__361__" G2 ,
  pip CLB_X27Y29 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X27Y35 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X27Y28 S6END2 -> N2BEG2 , 
  pip INT_X27Y29 N2MID2 -> IMUX_B21 , 
  pip INT_X27Y34 OMUX_S4 -> S6BEG2 , 
  pip INT_X27Y35 SECONDARY_LOGIC_OUTS4 -> OMUX4 , 
  ;
net "r_test_reg05<15>" , 
  outpin "iSlice__598__" XQ ,
  inpin "iSlice__358__" F2 ,
  pip CLB_X23Y35 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X27Y34 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X23Y35 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X24Y34 OMUX_SE3 -> E2BEG6 , 
  pip INT_X26Y34 E2END6 -> E2BEG6 , 
  pip INT_X27Y34 E2MID6 -> IMUX_B14 , 
  ;
net "r_test_reg05<16>" , 
  outpin "iSlice__595__" YQ ,
  inpin "iSlice__358__" G2 ,
  pip CLB_X26Y34 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X27Y34 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X26Y34 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X27Y34 OMUX_E8 -> IMUX_B6 , 
  ;
net "r_test_reg05<17>" , 
  outpin "iSlice__597__" XQ ,
  inpin "iSlice__359__" F2 ,
  pip CLB_X26Y35 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X27Y31 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X26Y35 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X27Y31 S2MID7 -> IMUX_B10 , 
  pip INT_X27Y32 S2END7 -> S2BEG7 , 
  pip INT_X27Y34 OMUX_SE3 -> S2BEG7 , 
  ;
net "r_test_reg05<18>" , 
  outpin "iSlice__597__" YQ ,
  inpin "iSlice__357__" G4 ,
  pip CLB_X26Y32 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y35 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X26Y32 S2END0 -> IMUX_B4 , 
  pip INT_X26Y34 OMUX_S0 -> S2BEG0 , 
  pip INT_X26Y35 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  ;
net "r_test_reg05<19>" , 
  outpin "iSlice__596__" XQ ,
  inpin "iSlice__360__" F3 ,
  pip CLB_X27Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X27Y36 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X27Y29 S6END2 -> N2BEG2 , 
  pip INT_X27Y30 N2MID2 -> IMUX_B9 , 
  pip INT_X27Y35 OMUX_S4 -> S6BEG2 , 
  pip INT_X27Y36 SECONDARY_LOGIC_OUTS0 -> OMUX4 , 
  ;
net "r_test_reg05<1>" , 
  outpin "iSlice__606__" YQ ,
  inpin "iSlice__439__" F3 ,
  pip CLB_X26Y37 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X27Y31 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X26Y37 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X27Y31 N2BEG5 -> IMUX_B26 , 
  pip INT_X27Y31 S6END5 -> N2BEG5 , 
  pip INT_X27Y37 OMUX_E8 -> S6BEG5 , 
  ;
net "r_test_reg05<20>" , 
  outpin "iSlice__596__" YQ ,
  inpin "iSlice__360__" G3 ,
  pip CLB_X27Y30 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X27Y36 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X27Y30 N2BEG3 -> IMUX_B1 , 
  pip INT_X27Y30 S6END3 -> N2BEG3 , 
  pip INT_X27Y36 OMUX6 -> S6BEG3 , 
  pip INT_X27Y36 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  ;
net "r_test_reg05<21>" , 
  outpin "iSlice__595__" XQ ,
  inpin "iSlice__362__" F2 ,
  pip CLB_X26Y34 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X27Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X26Y34 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X27Y30 S2MID4 -> IMUX_B29 , 
  pip INT_X27Y31 S2END4 -> S2BEG4 , 
  pip INT_X27Y33 OMUX_SE3 -> S2BEG4 , 
  ;
net "r_test_reg05<22>" , 
  outpin "iSlice__592__" YQ ,
  inpin "iSlice__362__" G3 ,
  pip CLB_X24Y31 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X27Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X24Y31 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X25Y30 OMUX_SE3 -> E2BEG6 , 
  pip INT_X27Y30 E2END6 -> IMUX_B22 , 
  ;
net "r_test_reg05<23>" , 
  outpin "iSlice__594__" XQ ,
  inpin "iSlice__363__" F3 ,
  pip CLB_X26Y33 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X27Y29 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X27Y29 S2MID4 -> IMUX_B9 , 
  pip INT_X27Y30 S2END4 -> S2BEG4 , 
  pip INT_X27Y32 OMUX_SE3 -> S2BEG4 , 
  ;
net "r_test_reg05<24>" , 
  outpin "iSlice__594__" YQ ,
  inpin "iSlice__359__" G2 ,
  pip CLB_X26Y33 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X27Y31 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X26Y33 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X27Y31 S2MID6 -> IMUX_B2 , 
  pip INT_X27Y32 OMUX_ES7 -> S2BEG6 , 
  ;
net "r_test_reg05<25>" , 
  outpin "iSlice__599__" XQ ,
  inpin "iSlice__364__" F3 ,
  pip CLB_X24Y35 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X26Y34 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X24Y35 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X25Y34 OMUX_SE3 -> E2BEG6 , 
  pip INT_X26Y34 E2MID6 -> IMUX_B30 , 
  ;
net "r_test_reg05<26>" , 
  outpin "iSlice__599__" YQ ,
  inpin "iSlice__364__" G1 ,
  pip CLB_X24Y35 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X26Y34 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X24Y34 OMUX_S4 -> E2BEG1 , 
  pip INT_X24Y35 SECONDARY_LOGIC_OUTS4 -> OMUX4 , 
  pip INT_X26Y34 E2END1 -> IMUX_B20 , 
  ;
net "r_test_reg05<27>" , 
  outpin "iSlice__592__" XQ ,
  inpin "iSlice__368__" F4 ,
  pip CLB_X24Y31 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X26Y31 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X24Y31 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X25Y31 OMUX_E2 -> E2BEG0 , 
  pip INT_X26Y31 E2MID0 -> IMUX_B8 , 
  ;
net "r_test_reg05<28>" , 
  outpin "iSlice__590__" YQ ,
  inpin "iSlice__368__" G4 ,
  pip CLB_X26Y31 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X26Y37 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X26Y30 S6END0 -> N2BEG0 , 
  pip INT_X26Y31 N2MID0 -> IMUX_B0 , 
  pip INT_X26Y36 OMUX_S0 -> S6BEG0 , 
  pip INT_X26Y37 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  ;
net "r_test_reg05<29>" , 
  outpin "iSlice__591__" XQ ,
  inpin "iSlice__365__" F4 ,
  pip CLB_X17Y27 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X26Y36 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X17Y27 W2END9 -> IMUX_B27 , 
  pip INT_X19Y27 S2END_S1 -> W2BEG9 , 
  pip INT_X19Y30 S6END1 -> S2BEG1 , 
  pip INT_X19Y36 W6END_N9 -> S6BEG1 , 
  pip INT_X25Y35 OMUX_SW5 -> W6BEG9 , 
  pip INT_X26Y36 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  ;
net "r_test_reg05<2>" , 
  outpin "iSlice__611__" XQ ,
  inpin "iSlice__441__" G2 ,
  pip CLB_X24Y37 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X28Y32 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X24Y37 SECONDARY_LOGIC_OUTS2 -> OMUX7 , 
  pip INT_X25Y36 OMUX_ES7 -> E6BEG5 , 
  pip INT_X28Y32 S2END5 -> IMUX_B6 , 
  pip INT_X28Y34 S2END5 -> S2BEG5 , 
  pip INT_X28Y36 E6MID5 -> S2BEG5 , 
  ;
net "r_test_reg05<30>" , 
  outpin "iSlice__591__" YQ ,
  inpin "iSlice__363__" G3 ,
  pip CLB_X26Y36 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X27Y29 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X26Y36 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X27Y29 E2BEG3 -> IMUX_B1 , 
  pip INT_X27Y29 S6END4 -> E2BEG3 , 
  pip INT_X27Y35 OMUX_SE3 -> S6BEG4 , 
  ;
net "r_test_reg05<31>" , 
  outpin "iSlice__590__" XQ ,
  inpin "iSlice__366__" F1 ,
  pip CLB_X24Y29 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X26Y37 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X24Y29 S2END8 -> IMUX_B11 , 
  pip INT_X24Y31 W2END6 -> S2BEG8 , 
  pip INT_X26Y31 S6END7 -> W2BEG6 , 
  pip INT_X26Y37 OMUX11 -> S6BEG7 , 
  pip INT_X26Y37 SECONDARY_LOGIC_OUTS0 -> OMUX11 , 
  ;
net "r_test_reg05<3>" , 
  outpin "iSlice__611__" YQ ,
  inpin "iSlice__445__" F3 ,
  pip CLB_X24Y32 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y37 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X24Y31 S6END2 -> N2BEG2 , 
  pip INT_X24Y32 N2MID2 -> IMUX_B9 , 
  pip INT_X24Y37 OMUX4 -> S6BEG2 , 
  pip INT_X24Y37 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "r_test_reg05<4>" , 
  outpin "iSlice__603__" XQ ,
  inpin "iSlice__443__" G3 ,
  pip CLB_X24Y32 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y36 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X23Y32 S6MID4 -> E2BEG4 , 
  pip INT_X23Y35 OMUX_WS1 -> S6BEG4 , 
  pip INT_X24Y32 E2MID4 -> IMUX_B5 , 
  pip INT_X24Y36 SECONDARY_LOGIC_OUTS0 -> OMUX1 , 
  ;
net "r_test_reg05<5>" , 
  outpin "iSlice__601__" YQ ,
  inpin "iSlice__446__" F1 ,
  pip CLB_X24Y35 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X27Y33 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X24Y35 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X25Y35 OMUX_E13 -> E2BEG8 , 
  pip INT_X27Y33 BYP_BOUNCE1 -> IMUX_B24 , 
  pip INT_X27Y33 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X27Y33 S2END7 -> BYP_INT_B1 , 
  pip INT_X27Y35 E2END8 -> S2BEG7 , 
  ;
net "r_test_reg05<6>" , 
  outpin "iSlice__603__" YQ ,
  inpin "iSlice__447__" G4 ,
  pip CLB_X24Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y36 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X24Y29 S6END0 -> N2BEG0 , 
  pip INT_X24Y30 N2MID0 -> IMUX_B0 , 
  pip INT_X24Y35 OMUX_S0 -> S6BEG0 , 
  pip INT_X24Y36 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  ;
net "r_test_reg05<7>" , 
  outpin "iSlice__602__" XQ ,
  inpin "iSlice__446__" G3 ,
  pip CLB_X24Y30 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X27Y33 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X24Y30 SECONDARY_LOGIC_OUTS1 -> OMUX12 , 
  pip INT_X25Y31 OMUX_NE12 -> N2BEG5 , 
  pip INT_X25Y33 N2END5 -> E2BEG6 , 
  pip INT_X27Y33 E2END6 -> IMUX_B18 , 
  ;
net "r_test_reg05<8>" , 
  outpin "iSlice__602__" YQ ,
  inpin "iSlice__366__" G1 ,
  pip CLB_X24Y29 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X24Y30 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X24Y29 OMUX_S5 -> IMUX_B3 , 
  pip INT_X24Y30 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "r_test_reg05<9>" , 
  outpin "iSlice__601__" XQ ,
  inpin "iSlice__367__" F4 ,
  pip CLB_X17Y27 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X24Y35 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X17Y27 S2END1 -> IMUX_B8 , 
  pip INT_X17Y29 S6END1 -> S2BEG1 , 
  pip INT_X17Y35 W6END_N9 -> S6BEG1 , 
  pip INT_X23Y34 OMUX_SW5 -> W6BEG9 , 
  pip INT_X24Y35 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  ;
net "r_test_reg05_not0001" , 
  outpin "iSlice__424__" Y ,
  inpin "iSlice__590__" CE ,
  inpin "iSlice__591__" CE ,
  inpin "iSlice__592__" CE ,
  inpin "iSlice__594__" CE ,
  inpin "iSlice__595__" CE ,
  inpin "iSlice__596__" CE ,
  inpin "iSlice__597__" CE ,
  inpin "iSlice__598__" CE ,
  inpin "iSlice__599__" CE ,
  inpin "iSlice__600__" CE ,
  inpin "iSlice__601__" CE ,
  inpin "iSlice__602__" CE ,
  inpin "iSlice__603__" CE ,
  inpin "iSlice__605__" CE ,
  inpin "iSlice__606__" CE ,
  inpin "iSlice__611__" CE ,
  pip CLB_X23Y35 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X24Y30 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X24Y31 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y35 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y35 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X24Y36 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y37 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X24Y37 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X24Y37 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X26Y33 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X26Y34 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X26Y35 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X26Y36 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X26Y37 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X26Y37 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X27Y35 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X27Y36 CE_B0_INT -> CE_PINWIRE0 , 
  pip INT_X23Y35 S2END9 -> CE_B1 , 
  pip INT_X23Y37 W2MID9 -> S2BEG9 , 
  pip INT_X24Y30 S2MID9 -> CE_B1 , 
  pip INT_X24Y31 S6END9 -> S2BEG9 , 
  pip INT_X24Y31 S6END9 -> W2BEG8 , 
  pip INT_X24Y31 W2BEG8 -> CE_B0 , 
  pip INT_X24Y34 S6MID9 -> E2BEG9 , 
  pip INT_X24Y35 S2END8 -> CE_B0 , 
  pip INT_X24Y35 S2END8 -> CE_B2 , 
  pip INT_X24Y36 OMUX_S2 -> E2BEG9 , 
  pip INT_X24Y36 S2MID8 -> CE_B0 , 
  pip INT_X24Y37 BEST_LOGIC_OUTS7 -> E2BEG8 , 
  pip INT_X24Y37 BEST_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X24Y37 BEST_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X24Y37 BEST_LOGIC_OUTS7 -> S2BEG8 , 
  pip INT_X24Y37 E2BEG8 -> CE_B2 , 
  pip INT_X24Y37 OMUX15 -> S6BEG9 , 
  pip INT_X24Y37 OMUX15 -> W2BEG9 , 
  pip INT_X24Y37 S2BEG8 -> CE_B0 , 
  pip INT_X26Y33 S2MID8 -> CE_B0 , 
  pip INT_X26Y34 E2END9 -> S2BEG8 , 
  pip INT_X26Y34 S2END8 -> CE_B2 , 
  pip INT_X26Y35 S2MID8 -> W2BEG8 , 
  pip INT_X26Y35 W2BEG8 -> CE_B3 , 
  pip INT_X26Y36 E2END9 -> CE_B3 , 
  pip INT_X26Y36 E2END9 -> S2BEG8 , 
  pip INT_X26Y37 E2BEG8 -> CE_B2 , 
  pip INT_X26Y37 E2END8 -> CE_B0 , 
  pip INT_X26Y37 E2END8 -> E2BEG8 , 
  pip INT_X27Y35 S2END8 -> CE_B0 , 
  pip INT_X27Y36 S2MID8 -> CE_B0 , 
  pip INT_X27Y37 E2MID8 -> S2BEG8 , 
  ;
net "s_rst" , 
  outpin "iSlice__272__" X ,
  inpin "iSlice__104__" SR ,
  inpin "iSlice__105__" SR ,
  inpin "iSlice__106__" SR ,
  inpin "iSlice__107__" SR ,
  inpin "iSlice__108__" SR ,
  inpin "iSlice__109__" SR ,
  inpin "iSlice__110__" SR ,
  inpin "iSlice__111__" SR ,
  inpin "iSlice__112__" SR ,
  inpin "iSlice__113__" SR ,
  inpin "iSlice__114__" SR ,
  inpin "iSlice__115__" SR ,
  inpin "iSlice__116__" SR ,
  inpin "iSlice__117__" SR ,
  inpin "iSlice__118__" SR ,
  inpin "iSlice__119__" SR ,
  inpin "iSlice__120__" SR ,
  inpin "iSlice__121__" SR ,
  inpin "iSlice__122__" SR ,
  inpin "iSlice__123__" SR ,
  inpin "iSlice__124__" SR ,
  inpin "iSlice__125__" SR ,
  inpin "iSlice__126__" SR ,
  inpin "iSlice__127__" SR ,
  inpin "iSlice__128__" SR ,
  inpin "iSlice__129__" SR ,
  inpin "iSlice__130__" SR ,
  inpin "iSlice__131__" SR ,
  inpin "iSlice__132__" SR ,
  inpin "iSlice__133__" SR ,
  inpin "iSlice__134__" SR ,
  inpin "iSlice__135__" SR ,
  inpin "iSlice__136__" SR ,
  inpin "iSlice__137__" SR ,
  inpin "iSlice__138__" SR ,
  inpin "iSlice__139__" SR ,
  inpin "iSlice__140__" SR ,
  inpin "iSlice__141__" SR ,
  inpin "iSlice__142__" SR ,
  inpin "iSlice__143__" SR ,
  inpin "iSlice__144__" SR ,
  inpin "iSlice__145__" SR ,
  inpin "iSlice__146__" SR ,
  inpin "iSlice__147__" SR ,
  inpin "iSlice__148__" SR ,
  inpin "iSlice__149__" SR ,
  inpin "iSlice__150__" SR ,
  inpin "iSlice__151__" SR ,
  inpin "iSlice__152__" SR ,
  inpin "iSlice__153__" SR ,
  inpin "iSlice__154__" SR ,
  inpin "iSlice__155__" SR ,
  inpin "iSlice__156__" SR ,
  inpin "iSlice__157__" SR ,
  inpin "iSlice__158__" SR ,
  inpin "iSlice__159__" SR ,
  inpin "iSlice__160__" SR ,
  inpin "iSlice__161__" SR ,
  inpin "iSlice__162__" SR ,
  inpin "iSlice__163__" SR ,
  inpin "iSlice__164__" SR ,
  inpin "iSlice__165__" SR ,
  inpin "iSlice__166__" SR ,
  inpin "iSlice__167__" SR ,
  inpin "iSlice__274__" SR ,
  inpin "iSlice__559__" SR ,
  inpin "iSlice__590__" SR ,
  inpin "iSlice__591__" SR ,
  inpin "iSlice__592__" SR ,
  inpin "iSlice__594__" SR ,
  inpin "iSlice__595__" SR ,
  inpin "iSlice__596__" SR ,
  inpin "iSlice__597__" SR ,
  inpin "iSlice__598__" SR ,
  inpin "iSlice__599__" SR ,
  inpin "iSlice__600__" SR ,
  inpin "iSlice__601__" SR ,
  inpin "iSlice__602__" SR ,
  inpin "iSlice__603__" SR ,
  inpin "iSlice__604__" SR ,
  inpin "iSlice__605__" SR ,
  inpin "iSlice__606__" SR ,
  inpin "iSlice__607__" SR ,
  inpin "iSlice__608__" SR ,
  inpin "iSlice__609__" SR ,
  inpin "iSlice__610__" SR ,
  inpin "iSlice__611__" SR ,
  inpin "iSlice__612__" SR ,
  inpin "iSlice__613__" SR ,
  inpin "iSlice__614__" SR ,
  inpin "iSlice__615__" SR ,
  inpin "iSlice__616__" SR ,
  inpin "iSlice__617__" SR ,
  inpin "iSlice__618__" SR ,
  inpin "iSlice__619__" SR ,
  inpin "iSlice__620__" SR ,
  inpin "iSlice__621__" SR ,
  inpin "iSlice__622__" SR ,
  inpin "iSlice__623__" SR ,
  inpin "iSlice__624__" SR ,
  inpin "iSlice__625__" SR ,
  inpin "iSlice__626__" SR ,
  inpin "iSlice__627__" SR ,
  inpin "iSlice__628__" SR ,
  inpin "iSlice__629__" SR ,
  inpin "iSlice__630__" SR ,
  inpin "iSlice__631__" SR ,
  inpin "iSlice__632__" SR ,
  inpin "iSlice__633__" SR ,
  inpin "iSlice__634__" SR ,
  inpin "iSlice__635__" SR ,
  inpin "iSlice__636__" SR ,
  inpin "iSlice__637__" SR ,
  inpin "iSlice__638__" SR ,
  inpin "iSlice__639__" SR ,
  inpin "iSlice__640__" SR ,
  inpin "iSlice__641__" SR ,
  inpin "iSlice__642__" SR ,
  inpin "iSlice__643__" SR ,
  inpin "iSlice__644__" SR ,
  inpin "iSlice__645__" SR ,
  inpin "iSlice__646__" SR ,
  inpin "iSlice__647__" SR ,
  inpin "iSlice__648__" SR ,
  inpin "iSlice__649__" SR ,
  inpin "iSlice__650__" SR ,
  inpin "iSlice__651__" SR ,
  inpin "iSlice__652__" SR ,
  inpin "iSlice__653__" SR ,
  inpin "iSlice__654__" SR ,
  inpin "iSlice__655__" SR ,
  inpin "iSlice__656__" SR ,
  inpin "iSlice__657__" SR ,
  inpin "iSlice__658__" SR ,
  inpin "iSlice__659__" SR ,
  inpin "iSlice__660__" SR ,
  inpin "iSlice__661__" SR ,
  inpin "iSlice__662__" SR ,
  inpin "iSlice__663__" SR ,
  inpin "iSlice__664__" SR ,
  inpin "iSlice__665__" SR ,
  inpin "iSlice__666__" SR ,
  inpin "iSlice__667__" SR ,
  inpin "iSlice__668__" SR ,
  inpin "iSlice__669__" SR ,
  inpin "iSlice__670__" SR ,
  inpin "iSlice__671__" SR ,
  inpin "iSlice__672__" SR ,
  inpin "iSlice__673__" SR ,
  inpin "iSlice__675__" SR ,
  inpin "iSlice__691__" SR ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2BEG2 -> CLB_BUFFER_E2BEG2 , 
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_IE6B8 -> CLB_BUFFER_E6B8 , 
  pip CLB_X13Y39 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X13Y41 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X13Y43 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X13Y46 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X18Y26 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X18Y28 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X18Y29 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X18Y42 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X21Y43 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X21Y57 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X22Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X22Y27 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X22Y43 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X22Y45 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X22Y49 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X23Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X23Y27 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X23Y34 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X23Y35 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X23Y39 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X23Y40 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X23Y41 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X23Y44 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X23Y51 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X23Y52 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y23 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y23 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y25 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y27 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y28 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y29 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y30 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y30 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y30 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y31 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y31 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y32 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y33 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y33 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y34 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y34 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y34 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y35 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y35 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y36 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y36 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y37 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y37 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y38 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y39 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y40 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y41 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y44 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y48 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y50 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y25 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X26Y25 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y25 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y27 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X26Y27 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y27 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y28 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X26Y28 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y29 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X26Y29 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y30 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y31 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y32 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y32 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y33 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X26Y33 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y33 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y33 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y34 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X26Y34 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y35 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y36 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y37 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X26Y37 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y37 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y41 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X26Y42 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y43 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y46 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y48 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y48 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X26Y49 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X26Y51 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X27Y23 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X27Y27 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X27Y28 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X27Y28 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X27Y29 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X27Y31 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X27Y31 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X27Y32 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X27Y32 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X27Y32 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X27Y33 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X27Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X27Y35 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X27Y36 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X27Y44 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X27Y45 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X28Y29 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X28Y29 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X28Y30 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X28Y31 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X28Y31 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X28Y32 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X28Y32 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X28Y32 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X28Y34 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X28Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X28Y39 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X28Y42 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y29 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X29Y31 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y31 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X29Y31 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X29Y31 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X29Y32 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y32 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X29Y32 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X29Y33 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y33 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X29Y33 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X29Y33 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X29Y34 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y34 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X29Y34 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X29Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X29Y35 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X29Y38 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y39 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X29Y39 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X29Y39 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X29Y41 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X29Y46 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X29Y47 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X7Y23 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X7Y25 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X7Y25 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X7Y25 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X7Y26 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X7Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X7Y27 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X7Y27 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X7Y28 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X7Y30 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X7Y39 SR_B0_INT -> SR_PINWIRE0 , 
  pip INT_X11Y29 E2END8 -> E2BEG6 , 
  pip INT_X13Y29 E2END6 -> E2BEG4 , 
  pip INT_X13Y39 S2MID0 -> SR_B0 , 
  pip INT_X13Y39 S6END_S0 -> E6BEG8 , 
  pip INT_X13Y40 S6END0 -> S2BEG0 , 
  pip INT_X13Y41 S2MID1 -> SR_B1 , 
  pip INT_X13Y42 S2END1 -> S2BEG1 , 
  pip INT_X13Y43 S2MID1 -> SR_B3 , 
  pip INT_X13Y44 S2END3 -> S2BEG1 , 
  pip INT_X13Y46 BEST_LOGIC_OUTS3 -> S2BEG3 , 
  pip INT_X13Y46 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  pip INT_X13Y46 BEST_LOGIC_OUTS3 -> W6BEG2 , 
  pip INT_X15Y29 E2END4 -> E2BEG2 , 
  pip INT_X17Y29 E2END2 -> E2BEG0 , 
  pip INT_X17Y29 E2END2 -> E2BEG2 , 
  pip INT_X18Y26 W2MID0 -> SR_B0 , 
  pip INT_X18Y28 S2MID2 -> E2BEG2 , 
  pip INT_X18Y28 W2MID1 -> SR_B1 , 
  pip INT_X18Y29 E2MID0 -> SR_B2 , 
  pip INT_X18Y29 E2MID2 -> S2BEG2 , 
  pip INT_X18Y42 S2MID0 -> SR_B2 , 
  pip INT_X18Y43 W2MID0 -> S2BEG0 , 
  pip INT_X19Y26 S2END2 -> W2BEG0 , 
  pip INT_X19Y27 S2MID9 -> E2BEG9 , 
  pip INT_X19Y28 E2END_S0 -> S2BEG9 , 
  pip INT_X19Y28 E2MID2 -> S2BEG2 , 
  pip INT_X19Y28 S2MID1 -> W2BEG1 , 
  pip INT_X19Y29 E2END2 -> E2BEG2 , 
  pip INT_X19Y29 E2END2 -> S2BEG1 , 
  pip INT_X19Y39 E6END8 -> E2BEG8 , 
  pip INT_X19Y39 E6END8 -> N2BEG8 , 
  pip INT_X19Y40 N2MID8 -> E2BEG8 , 
  pip INT_X19Y42 N2END_N8 -> N2BEG0 , 
  pip INT_X19Y43 N2MID0 -> E2BEG0 , 
  pip INT_X19Y43 N2MID0 -> W2BEG0 , 
  pip INT_X19Y44 N2END0 -> E2BEG1 , 
  pip INT_X21Y27 E2END9 -> E2BEG7 , 
  pip INT_X21Y27 E2END9 -> E2BEG9 , 
  pip INT_X21Y29 E2END2 -> E2BEG2 , 
  pip INT_X21Y39 E2END8 -> E2BEG6 , 
  pip INT_X21Y40 E2END8 -> E2BEG6 , 
  pip INT_X21Y43 E2BEG0 -> SR_B0 , 
  pip INT_X21Y43 E2END0 -> E2BEG0 , 
  pip INT_X21Y44 E2END1 -> E2BEG1 , 
  pip INT_X21Y44 E2END1 -> N2BEG0 , 
  pip INT_X21Y46 N2END0 -> N2BEG2 , 
  pip INT_X21Y48 N2END2 -> N2BEG4 , 
  pip INT_X21Y49 N2MID4 -> E2BEG4 , 
  pip INT_X21Y50 N2END4 -> N2BEG6 , 
  pip INT_X21Y52 N2END6 -> N2BEG8 , 
  pip INT_X21Y55 N2END_N8 -> N2BEG0 , 
  pip INT_X21Y57 E2BEG1 -> SR_B3 , 
  pip INT_X21Y57 N2END0 -> E2BEG1 , 
  pip INT_X22Y26 S2MID1 -> SR_B1 , 
  pip INT_X22Y27 S2END1 -> S2BEG1 , 
  pip INT_X22Y27 S2END1 -> SR_B3 , 
  pip INT_X22Y27 S2END2 -> E2BEG0 , 
  pip INT_X22Y29 E2MID2 -> S2BEG2 , 
  pip INT_X22Y29 W2END_N9 -> S2BEG1 , 
  pip INT_X22Y41 S2MID1 -> E2BEG1 , 
  pip INT_X22Y42 S2END1 -> S2BEG1 , 
  pip INT_X22Y43 E2MID0 -> SR_B2 , 
  pip INT_X22Y44 E2MID1 -> N2BEG1 , 
  pip INT_X22Y44 E2MID1 -> S2BEG1 , 
  pip INT_X22Y45 N2MID1 -> SR_B3 , 
  pip INT_X22Y49 BOUNCE3 -> SR_B1 , 
  pip INT_X22Y49 E2MID4 -> BOUNCE3 , 
  pip INT_X23Y23 S2END6 -> E2BEG4 , 
  pip INT_X23Y25 S2END8 -> S2BEG6 , 
  pip INT_X23Y26 S2MID1 -> SR_B1 , 
  pip INT_X23Y27 E2END7 -> E2BEG5 , 
  pip INT_X23Y27 E2END9 -> E2BEG7 , 
  pip INT_X23Y27 E2END9 -> S2BEG8 , 
  pip INT_X23Y27 S2END1 -> S2BEG1 , 
  pip INT_X23Y27 S2END1 -> SR_B3 , 
  pip INT_X23Y29 E2END2 -> S2BEG1 , 
  pip INT_X23Y34 W2MID0 -> SR_B0 , 
  pip INT_X23Y35 S2MID1 -> E2BEG1 , 
  pip INT_X23Y35 S2MID1 -> SR_B1 , 
  pip INT_X23Y36 S2END3 -> S2BEG1 , 
  pip INT_X23Y36 S2END5 -> E2BEG3 , 
  pip INT_X23Y38 S2END5 -> E2BEG3 , 
  pip INT_X23Y38 S2END5 -> S2BEG3 , 
  pip INT_X23Y38 S2END5 -> S2BEG5 , 
  pip INT_X23Y39 BOUNCE1 -> SR_B2 , 
  pip INT_X23Y39 E2BEG4 -> BOUNCE1 , 
  pip INT_X23Y39 E2END6 -> E2BEG4 , 
  pip INT_X23Y40 BOUNCE2 -> SR_B3 , 
  pip INT_X23Y40 E2BEG4 -> BOUNCE2 , 
  pip INT_X23Y40 E2END6 -> E2BEG4 , 
  pip INT_X23Y40 E2END6 -> N2BEG5 , 
  pip INT_X23Y40 E2END6 -> S2BEG5 , 
  pip INT_X23Y41 E2MID1 -> SR_B3 , 
  pip INT_X23Y42 N2END5 -> N2BEG7 , 
  pip INT_X23Y44 E2END1 -> E2BEG1 , 
  pip INT_X23Y44 E2END1 -> SR_B1 , 
  pip INT_X23Y44 N2END7 -> N2BEG9 , 
  pip INT_X23Y47 N2END_N9 -> N2BEG1 , 
  pip INT_X23Y48 N2MID1 -> E2BEG1 , 
  pip INT_X23Y49 E2END4 -> E2BEG4 , 
  pip INT_X23Y49 N2END1 -> N2BEG1 , 
  pip INT_X23Y50 N2MID1 -> E2BEG1 , 
  pip INT_X23Y51 N2END1 -> E2BEG2 , 
  pip INT_X23Y51 N2END1 -> N2BEG1 , 
  pip INT_X23Y51 N2END1 -> SR_B3 , 
  pip INT_X23Y52 E2BEG1 -> SR_B0 , 
  pip INT_X23Y52 N2MID1 -> E2BEG1 , 
  pip INT_X24Y23 BOUNCE2 -> SR_B0 , 
  pip INT_X24Y23 BOUNCE2 -> SR_B3 , 
  pip INT_X24Y23 E2MID4 -> BOUNCE2 , 
  pip INT_X24Y25 S2END1 -> SR_B3 , 
  pip INT_X24Y27 E2END0 -> SR_B0 , 
  pip INT_X24Y27 S2END1 -> S2BEG1 , 
  pip INT_X24Y28 S2END_S1 -> W2BEG9 , 
  pip INT_X24Y28 S2MID1 -> E2BEG1 , 
  pip INT_X24Y28 S2MID1 -> W2BEG1 , 
  pip INT_X24Y28 W2BEG1 -> SR_B2 , 
  pip INT_X24Y29 S2END1 -> S2BEG1 , 
  pip INT_X24Y29 S2END1 -> SR_B3 , 
  pip INT_X24Y30 E2BEG2 -> SR_B1 , 
  pip INT_X24Y30 S2MID1 -> SR_B3 , 
  pip INT_X24Y30 S2MID1 -> W2BEG1 , 
  pip INT_X24Y30 S2MID2 -> E2BEG2 , 
  pip INT_X24Y30 W2BEG1 -> SR_B2 , 
  pip INT_X24Y31 S2END1 -> S2BEG1 , 
  pip INT_X24Y31 S2END1 -> SR_B1 , 
  pip INT_X24Y31 W2END0 -> S2BEG2 , 
  pip INT_X24Y31 W2END0 -> SR_B0 , 
  pip INT_X24Y32 S2END2 -> E2BEG0 , 
  pip INT_X24Y32 W2MID0 -> SR_B2 , 
  pip INT_X24Y33 S2END1 -> S2BEG1 , 
  pip INT_X24Y33 S2END1 -> SR_B3 , 
  pip INT_X24Y33 W2END0 -> SR_B2 , 
  pip INT_X24Y34 S2MID1 -> SR_B1 , 
  pip INT_X24Y34 W2END0 -> S2BEG2 , 
  pip INT_X24Y34 W2END0 -> SR_B0 , 
  pip INT_X24Y34 W2END0 -> SR_B2 , 
  pip INT_X24Y34 W2END0 -> W2BEG0 , 
  pip INT_X24Y35 E2MID1 -> S2BEG1 , 
  pip INT_X24Y35 W2END0 -> SR_B0 , 
  pip INT_X24Y35 W2END0 -> SR_B2 , 
  pip INT_X24Y36 BOUNCE1 -> SR_B0 , 
  pip INT_X24Y36 BOUNCE1 -> SR_B2 , 
  pip INT_X24Y36 E2MID3 -> BOUNCE1 , 
  pip INT_X24Y37 W2END0 -> SR_B0 , 
  pip INT_X24Y37 W2END0 -> SR_B2 , 
  pip INT_X24Y38 BOUNCE1 -> SR_B2 , 
  pip INT_X24Y38 E2MID3 -> BOUNCE1 , 
  pip INT_X24Y39 BOUNCE3 -> SR_B0 , 
  pip INT_X24Y39 E2MID4 -> BOUNCE3 , 
  pip INT_X24Y39 E2MID4 -> N2BEG4 , 
  pip INT_X24Y40 BOUNCE3 -> SR_B1 , 
  pip INT_X24Y40 E2MID4 -> BOUNCE3 , 
  pip INT_X24Y41 BOUNCE2 -> SR_B1 , 
  pip INT_X24Y41 N2BEG4 -> BOUNCE2 , 
  pip INT_X24Y41 N2END4 -> N2BEG4 , 
  pip INT_X24Y44 E2MID1 -> SR_B1 , 
  pip INT_X24Y48 E2MID1 -> SR_B3 , 
  pip INT_X24Y50 E2MID1 -> SR_B3 , 
  pip INT_X25Y25 S2END6 -> E2BEG4 , 
  pip INT_X25Y26 S2MID4 -> E2BEG4 , 
  pip INT_X25Y27 E2END5 -> E2BEG3 , 
  pip INT_X25Y27 E2END5 -> S2BEG4 , 
  pip INT_X25Y27 E2END7 -> E2BEG5 , 
  pip INT_X25Y27 E2END7 -> S2BEG6 , 
  pip INT_X25Y31 W2MID0 -> N2BEG0 , 
  pip INT_X25Y32 S2MID0 -> W2BEG0 , 
  pip INT_X25Y33 N2END0 -> E2BEG1 , 
  pip INT_X25Y33 W2MID0 -> S2BEG0 , 
  pip INT_X25Y37 S2END3 -> E2BEG1 , 
  pip INT_X25Y39 E2END4 -> E2BEG2 , 
  pip INT_X25Y39 E2END4 -> E2BEG4 , 
  pip INT_X25Y39 E2END4 -> S2BEG3 , 
  pip INT_X25Y40 E2END4 -> N2BEG3 , 
  pip INT_X25Y41 N2MID3 -> E2BEG3 , 
  pip INT_X25Y42 N2END3 -> E2BEG4 , 
  pip INT_X25Y44 E2END1 -> E2BEG1 , 
  pip INT_X25Y48 E2END1 -> E2BEG1 , 
  pip INT_X25Y49 E2END4 -> E2BEG4 , 
  pip INT_X25Y51 E2END2 -> E2BEG0 , 
  pip INT_X26Y25 BOUNCE3 -> SR_B0 , 
  pip INT_X26Y25 BOUNCE3 -> SR_B1 , 
  pip INT_X26Y25 BOUNCE3 -> SR_B2 , 
  pip INT_X26Y25 E2MID4 -> BOUNCE3 , 
  pip INT_X26Y26 BOUNCE3 -> SR_B1 , 
  pip INT_X26Y26 E2MID4 -> BOUNCE3 , 
  pip INT_X26Y27 BOUNCE0 -> SR_B0 , 
  pip INT_X26Y27 BOUNCE0 -> SR_B1 , 
  pip INT_X26Y27 BOUNCE0 -> SR_B3 , 
  pip INT_X26Y27 E2MID3 -> BOUNCE0 , 
  pip INT_X26Y28 E2BEG1 -> SR_B0 , 
  pip INT_X26Y28 E2END1 -> E2BEG1 , 
  pip INT_X26Y28 S2END1 -> SR_B3 , 
  pip INT_X26Y29 E2BEG1 -> SR_B0 , 
  pip INT_X26Y29 S2MID1 -> E2BEG1 , 
  pip INT_X26Y29 S2MID1 -> SR_B1 , 
  pip INT_X26Y30 E2END2 -> E2BEG0 , 
  pip INT_X26Y30 E2END2 -> S2BEG1 , 
  pip INT_X26Y30 S2BEG1 -> SR_B2 , 
  pip INT_X26Y31 S2END2 -> W2BEG0 , 
  pip INT_X26Y31 W2BEG1 -> SR_B2 , 
  pip INT_X26Y31 W2END1 -> W2BEG1 , 
  pip INT_X26Y32 E2BEG2 -> SR_B3 , 
  pip INT_X26Y32 E2END0 -> SR_B2 , 
  pip INT_X26Y32 S2MID2 -> E2BEG2 , 
  pip INT_X26Y33 E2MID1 -> SR_B1 , 
  pip INT_X26Y33 E2MID1 -> SR_B3 , 
  pip INT_X26Y33 S2END0 -> SR_B0 , 
  pip INT_X26Y33 S2END0 -> SR_B2 , 
  pip INT_X26Y33 S2END2 -> S2BEG2 , 
  pip INT_X26Y33 S2END2 -> W2BEG0 , 
  pip INT_X26Y34 S2MID0 -> SR_B0 , 
  pip INT_X26Y34 S2MID0 -> SR_B2 , 
  pip INT_X26Y34 S2MID0 -> W2BEG0 , 
  pip INT_X26Y35 S2END2 -> S2BEG0 , 
  pip INT_X26Y35 S2END2 -> S2BEG2 , 
  pip INT_X26Y35 S2END2 -> W2BEG0 , 
  pip INT_X26Y35 W2END1 -> SR_B3 , 
  pip INT_X26Y36 E2BEG2 -> SR_B3 , 
  pip INT_X26Y36 S2MID2 -> E2BEG2 , 
  pip INT_X26Y37 E2BEG0 -> SR_B0 , 
  pip INT_X26Y37 E2BEG0 -> SR_B2 , 
  pip INT_X26Y37 E2MID1 -> SR_B1 , 
  pip INT_X26Y37 S2END2 -> E2BEG0 , 
  pip INT_X26Y37 S2END2 -> S2BEG2 , 
  pip INT_X26Y37 S2END2 -> W2BEG0 , 
  pip INT_X26Y39 E2MID2 -> S2BEG2 , 
  pip INT_X26Y41 BOUNCE1 -> SR_B2 , 
  pip INT_X26Y41 E2MID3 -> BOUNCE1 , 
  pip INT_X26Y42 BOUNCE3 -> SR_B1 , 
  pip INT_X26Y42 E2MID4 -> BOUNCE3 , 
  pip INT_X26Y43 S2MID1 -> SR_B1 , 
  pip INT_X26Y44 E2MID1 -> N2BEG1 , 
  pip INT_X26Y44 E2MID1 -> S2BEG1 , 
  pip INT_X26Y45 N2MID1 -> E2BEG1 , 
  pip INT_X26Y46 N2END1 -> E2BEG2 , 
  pip INT_X26Y46 N2END1 -> SR_B3 , 
  pip INT_X26Y48 E2MID1 -> SR_B1 , 
  pip INT_X26Y48 E2MID1 -> SR_B3 , 
  pip INT_X26Y49 BOUNCE3 -> SR_B1 , 
  pip INT_X26Y49 E2MID4 -> BOUNCE3 , 
  pip INT_X26Y51 E2MID0 -> SR_B2 , 
  pip INT_X27Y23 E2BEG1 -> SR_B3 , 
  pip INT_X27Y23 S2END3 -> E2BEG1 , 
  pip INT_X27Y25 E2END4 -> S2BEG3 , 
  pip INT_X27Y27 BOUNCE2 -> SR_B0 , 
  pip INT_X27Y27 E2END5 -> N2BEG4 , 
  pip INT_X27Y27 N2BEG4 -> BOUNCE2 , 
  pip INT_X27Y28 BOUNCE1 -> SR_B2 , 
  pip INT_X27Y28 E2BEG4 -> BOUNCE1 , 
  pip INT_X27Y28 N2MID4 -> E2BEG4 , 
  pip INT_X27Y28 S2MID1 -> SR_B3 , 
  pip INT_X27Y29 E2MID1 -> S2BEG1 , 
  pip INT_X27Y29 E2MID1 -> SR_B1 , 
  pip INT_X27Y30 E2MID0 -> N2BEG0 , 
  pip INT_X27Y31 W2MID1 -> SR_B1 , 
  pip INT_X27Y31 W2MID1 -> SR_B3 , 
  pip INT_X27Y32 N2END0 -> SR_B0 , 
  pip INT_X27Y32 W2END1 -> SR_B1 , 
  pip INT_X27Y32 W2END1 -> SR_B3 , 
  pip INT_X27Y33 E2BEG1 -> SR_B0 , 
  pip INT_X27Y33 E2END1 -> E2BEG1 , 
  pip INT_X27Y34 W2END1 -> SR_B3 , 
  pip INT_X27Y35 S2END0 -> SR_B0 , 
  pip INT_X27Y36 S2MID0 -> SR_B0 , 
  pip INT_X27Y37 E2MID0 -> S2BEG0 , 
  pip INT_X27Y39 E2END2 -> E2BEG0 , 
  pip INT_X27Y39 E2END2 -> E2BEG2 , 
  pip INT_X27Y39 E2END4 -> E2BEG4 , 
  pip INT_X27Y44 E2END1 -> SR_B1 , 
  pip INT_X27Y45 E2MID1 -> SR_B3 , 
  pip INT_X27Y48 E2END1 -> E2BEG1 , 
  pip INT_X28Y29 E2BEG1 -> SR_B0 , 
  pip INT_X28Y29 E2END1 -> E2BEG1 , 
  pip INT_X28Y29 E2END1 -> SR_B3 , 
  pip INT_X28Y30 S2END1 -> SR_B1 , 
  pip INT_X28Y31 S2MID1 -> E2BEG1 , 
  pip INT_X28Y31 S2MID1 -> SR_B1 , 
  pip INT_X28Y31 S2MID1 -> W2BEG1 , 
  pip INT_X28Y31 W2BEG1 -> SR_B2 , 
  pip INT_X28Y32 E2BEG0 -> SR_B0 , 
  pip INT_X28Y32 E2BEG0 -> SR_B2 , 
  pip INT_X28Y32 E2END2 -> E2BEG0 , 
  pip INT_X28Y32 S2END1 -> S2BEG1 , 
  pip INT_X28Y32 S2END1 -> SR_B3 , 
  pip INT_X28Y34 S2END1 -> S2BEG1 , 
  pip INT_X28Y34 S2END1 -> SR_B1 , 
  pip INT_X28Y34 S2END1 -> SR_B3 , 
  pip INT_X28Y35 S2MID1 -> E2BEG1 , 
  pip INT_X28Y35 S2MID1 -> W2BEG1 , 
  pip INT_X28Y36 E2END2 -> E2BEG0 , 
  pip INT_X28Y36 E2END2 -> S2BEG1 , 
  pip INT_X28Y38 S2MID0 -> E2BEG0 , 
  pip INT_X28Y39 BOUNCE3 -> SR_B1 , 
  pip INT_X28Y39 E2MID0 -> N2BEG0 , 
  pip INT_X28Y39 E2MID0 -> S2BEG0 , 
  pip INT_X28Y39 E2MID4 -> BOUNCE3 , 
  pip INT_X28Y41 N2END0 -> E2BEG1 , 
  pip INT_X28Y41 N2END0 -> N2BEG0 , 
  pip INT_X28Y42 N2MID0 -> SR_B0 , 
  pip INT_X28Y46 E2END2 -> N2BEG1 , 
  pip INT_X28Y47 N2MID1 -> E2BEG1 , 
  pip INT_X29Y29 S2END1 -> SR_B3 , 
  pip INT_X29Y31 E2MID1 -> N2BEG1 , 
  pip INT_X29Y31 E2MID1 -> S2BEG1 , 
  pip INT_X29Y31 E2MID1 -> SR_B1 , 
  pip INT_X29Y31 E2MID1 -> SR_B3 , 
  pip INT_X29Y31 N2BEG1 -> SR_B0 , 
  pip INT_X29Y31 S2BEG1 -> SR_B2 , 
  pip INT_X29Y32 E2MID0 -> N2BEG0 , 
  pip INT_X29Y32 E2MID0 -> SR_B0 , 
  pip INT_X29Y32 E2MID0 -> SR_B2 , 
  pip INT_X29Y32 N2MID1 -> SR_B1 , 
  pip INT_X29Y32 N2MID1 -> W2BEG1 , 
  pip INT_X29Y33 N2MID0 -> SR_B0 , 
  pip INT_X29Y33 N2MID0 -> SR_B2 , 
  pip INT_X29Y33 S2END1 -> SR_B1 , 
  pip INT_X29Y33 S2END1 -> SR_B3 , 
  pip INT_X29Y34 S2END0 -> SR_B0 , 
  pip INT_X29Y34 S2END0 -> SR_B2 , 
  pip INT_X29Y34 S2MID1 -> SR_B1 , 
  pip INT_X29Y34 S2MID1 -> SR_B3 , 
  pip INT_X29Y34 S2MID1 -> W2BEG1 , 
  pip INT_X29Y35 E2MID1 -> S2BEG1 , 
  pip INT_X29Y35 E2MID1 -> SR_B3 , 
  pip INT_X29Y36 E2MID0 -> S2BEG0 , 
  pip INT_X29Y38 E2MID0 -> SR_B0 , 
  pip INT_X29Y39 E2BEG2 -> SR_B1 , 
  pip INT_X29Y39 E2BEG2 -> SR_B3 , 
  pip INT_X29Y39 E2END0 -> SR_B2 , 
  pip INT_X29Y39 E2END2 -> E2BEG2 , 
  pip INT_X29Y41 E2MID1 -> SR_B3 , 
  pip INT_X29Y46 S2END0 -> SR_B2 , 
  pip INT_X29Y47 E2MID1 -> SR_B1 , 
  pip INT_X29Y48 E2END1 -> S2BEG0 , 
  pip INT_X7Y23 E2BEG2 -> SR_B1 , 
  pip INT_X7Y23 S2MID2 -> E2BEG2 , 
  pip INT_X7Y24 S2END2 -> S2BEG2 , 
  pip INT_X7Y25 E2BEG2 -> SR_B1 , 
  pip INT_X7Y25 E2BEG2 -> SR_B3 , 
  pip INT_X7Y25 S2MID0 -> SR_B2 , 
  pip INT_X7Y25 S2MID2 -> E2BEG2 , 
  pip INT_X7Y26 S2END0 -> S2BEG0 , 
  pip INT_X7Y26 S2END0 -> SR_B0 , 
  pip INT_X7Y26 S2END2 -> S2BEG2 , 
  pip INT_X7Y26 W2END1 -> SR_B1 , 
  pip INT_X7Y27 E2BEG2 -> SR_B1 , 
  pip INT_X7Y27 S2MID0 -> SR_B2 , 
  pip INT_X7Y27 S2MID2 -> E2BEG2 , 
  pip INT_X7Y28 S2END0 -> S2BEG0 , 
  pip INT_X7Y28 S2END0 -> SR_B0 , 
  pip INT_X7Y28 S2END2 -> S2BEG2 , 
  pip INT_X7Y30 E2BEG0 -> SR_B2 , 
  pip INT_X7Y30 S2END2 -> E2BEG0 , 
  pip INT_X7Y30 S2END2 -> S2BEG0 , 
  pip INT_X7Y30 S2END2 -> S2BEG2 , 
  pip INT_X7Y32 S2END4 -> S2BEG2 , 
  pip INT_X7Y34 S6END4 -> S2BEG4 , 
  pip INT_X7Y39 BOUNCE2 -> SR_B0 , 
  pip INT_X7Y39 E2BEG4 -> BOUNCE2 , 
  pip INT_X7Y39 S2MID4 -> E2BEG4 , 
  pip INT_X7Y40 S6END4 -> S2BEG4 , 
  pip INT_X7Y40 S6END4 -> S6BEG4 , 
  pip INT_X7Y46 W6END2 -> S6BEG4 , 
  pip INT_X9Y25 E2END2 -> N2BEG1 , 
  pip INT_X9Y26 N2MID1 -> W2BEG1 , 
  pip INT_X9Y29 E2END_S0 -> E2BEG8 , 
  ;
net "s_rst1_INV_0_1" , 
  outpin "iSlice__271__" X ,
  inpin "iSlice__100__" SR ,
  inpin "iSlice__101__" SR ,
  inpin "iSlice__102__" SR ,
  inpin "iSlice__103__" SR ,
  inpin "iSlice__168__" SR ,
  inpin "iSlice__169__" SR ,
  inpin "iSlice__170__" SR ,
  inpin "iSlice__171__" SR ,
  inpin "iSlice__172__" SR ,
  inpin "iSlice__173__" SR ,
  inpin "iSlice__174__" SR ,
  inpin "iSlice__175__" SR ,
  inpin "iSlice__176__" SR ,
  inpin "iSlice__177__" SR ,
  inpin "iSlice__178__" SR ,
  inpin "iSlice__179__" SR ,
  inpin "iSlice__180__" SR ,
  inpin "iSlice__181__" SR ,
  inpin "iSlice__182__" SR ,
  inpin "iSlice__183__" SR ,
  inpin "iSlice__184__" SR ,
  inpin "iSlice__185__" SR ,
  inpin "iSlice__186__" SR ,
  inpin "iSlice__187__" SR ,
  inpin "iSlice__188__" SR ,
  inpin "iSlice__189__" SR ,
  inpin "iSlice__190__" SR ,
  inpin "iSlice__191__" SR ,
  inpin "iSlice__231__" SR ,
  inpin "iSlice__232__" SR ,
  inpin "iSlice__233__" SR ,
  inpin "iSlice__234__" SR ,
  inpin "iSlice__235__" SR ,
  inpin "iSlice__236__" SR ,
  inpin "iSlice__237__" SR ,
  inpin "iSlice__238__" SR ,
  inpin "iSlice__239__" SR ,
  inpin "iSlice__240__" SR ,
  inpin "iSlice__241__" SR ,
  inpin "iSlice__242__" SR ,
  inpin "iSlice__243__" SR ,
  inpin "iSlice__244__" SR ,
  inpin "iSlice__245__" SR ,
  inpin "iSlice__246__" SR ,
  inpin "iSlice__247__" SR ,
  inpin "iSlice__248__" SR ,
  inpin "iSlice__249__" SR ,
  inpin "iSlice__250__" SR ,
  inpin "iSlice__251__" SR ,
  inpin "iSlice__252__" SR ,
  inpin "iSlice__253__" SR ,
  inpin "iSlice__254__" SR ,
  inpin "iSlice__255__" SR ,
  inpin "iSlice__256__" SR ,
  inpin "iSlice__257__" SR ,
  inpin "iSlice__258__" SR ,
  inpin "iSlice__259__" SR ,
  inpin "iSlice__260__" SR ,
  inpin "iSlice__261__" SR ,
  inpin "iSlice__262__" SR ,
  inpin "iSlice__263__" SR ,
  inpin "iSlice__264__" SR ,
  inpin "iSlice__265__" SR ,
  inpin "iSlice__266__" SR ,
  inpin "iSlice__267__" SR ,
  inpin "iSlice__268__" SR ,
  inpin "iSlice__269__" SR ,
  inpin "iSlice__270__" SR ,
  inpin "iSlice__271__" SR ,
  inpin "iSlice__275__" SR ,
  inpin "iSlice__276__" SR ,
  inpin "iSlice__277__" SR ,
  inpin "iSlice__278__" SR ,
  inpin "iSlice__279__" SR ,
  inpin "iSlice__280__" SR ,
  inpin "iSlice__281__" SR ,
  inpin "iSlice__284__" SR ,
  inpin "iSlice__288__" SR ,
  inpin "iSlice__289__" SR ,
  inpin "iSlice__290__" SR ,
  inpin "iSlice__291__" SR ,
  inpin "iSlice__292__" SR ,
  inpin "iSlice__293__" SR ,
  inpin "iSlice__294__" SR ,
  inpin "iSlice__295__" SR ,
  inpin "iSlice__296__" SR ,
  inpin "iSlice__508__" SR ,
  inpin "iSlice__509__" SR ,
  inpin "iSlice__510__" SR ,
  inpin "iSlice__511__" SR ,
  inpin "iSlice__513__" SR ,
  inpin "iSlice__514__" SR ,
  inpin "iSlice__515__" SR ,
  inpin "iSlice__517__" SR ,
  inpin "iSlice__518__" SR ,
  inpin "iSlice__519__" SR ,
  inpin "iSlice__524__" SR ,
  inpin "iSlice__525__" SR ,
  inpin "iSlice__526__" SR ,
  inpin "iSlice__527__" SR ,
  inpin "iSlice__528__" SR ,
  inpin "iSlice__529__" SR ,
  inpin "iSlice__530__" SR ,
  inpin "iSlice__531__" SR ,
  inpin "iSlice__532__" SR ,
  inpin "iSlice__533__" SR ,
  inpin "iSlice__534__" SR ,
  inpin "iSlice__535__" SR ,
  inpin "iSlice__536__" SR ,
  inpin "iSlice__537__" SR ,
  inpin "iSlice__538__" SR ,
  inpin "iSlice__539__" SR ,
  inpin "iSlice__540__" SR ,
  inpin "iSlice__541__" SR ,
  inpin "iSlice__542__" SR ,
  inpin "iSlice__543__" SR ,
  inpin "iSlice__544__" SR ,
  inpin "iSlice__545__" SR ,
  inpin "iSlice__546__" SR ,
  inpin "iSlice__547__" SR ,
  inpin "iSlice__548__" SR ,
  inpin "iSlice__554__" SR ,
  inpin "iSlice__555__" SR ,
  inpin "iSlice__556__" SR ,
  inpin "iSlice__558__" SR ,
  inpin "iSlice__560__" SR ,
  inpin "iSlice__561__" SR ,
  inpin "iSlice__562__" SR ,
  inpin "iSlice__563__" SR ,
  inpin "iSlice__564__" SR ,
  inpin "iSlice__565__" SR ,
  inpin "iSlice__566__" SR ,
  inpin "iSlice__567__" SR ,
  inpin "iSlice__568__" SR ,
  inpin "iSlice__569__" SR ,
  inpin "iSlice__570__" SR ,
  inpin "iSlice__571__" SR ,
  inpin "iSlice__572__" SR ,
  inpin "iSlice__573__" SR ,
  inpin "iSlice__574__" SR ,
  inpin "iSlice__575__" SR ,
  inpin "iSlice__576__" SR ,
  inpin "iSlice__577__" SR ,
  inpin "iSlice__578__" SR ,
  inpin "iSlice__579__" SR ,
  inpin "iSlice__580__" SR ,
  inpin "iSlice__581__" SR ,
  inpin "iSlice__582__" SR ,
  inpin "iSlice__583__" SR ,
  inpin "iSlice__584__" SR ,
  inpin "iSlice__585__" SR ,
  inpin "iSlice__586__" SR ,
  inpin "iSlice__587__" SR ,
  inpin "iSlice__588__" SR ,
  inpin "iSlice__589__" SR ,
  inpin "iSlice__593__" SR ,
  inpin "iSlice__674__" SR ,
  inpin "iSlice__676__" SR ,
  inpin "iSlice__677__" SR ,
  inpin "iSlice__680__" SR ,
  inpin "iSlice__684__" SR ,
  inpin "iSlice__687__" SR ,
  inpin "iSlice__688__" SR ,
  inpin "iSlice__689__" SR ,
  inpin "iSlice__99__" SR ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2MID4 -> CLB_BUFFER_E2MID4 , 
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_IE2MID0 -> CLB_BUFFER_E2MID0 , 
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_BUFFER_X15Y45 CLB_BUFFER_IE2BEG2 -> CLB_BUFFER_E2BEG2 , 
  pip CLB_X11Y23 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y24 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y25 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y25 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y26 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y27 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y27 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y27 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y28 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y28 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y29 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y29 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y29 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y31 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y32 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y32 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y33 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y34 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y39 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y39 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y39 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X11Y41 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y41 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y54 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y54 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y54 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X11Y58 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X12Y15 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X12Y26 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X12Y28 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X12Y28 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X12Y28 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X12Y28 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X12Y30 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X12Y31 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X12Y34 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X12Y34 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X12Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X12Y38 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X12Y39 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X12Y39 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X12Y40 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X12Y41 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X12Y42 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X12Y42 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X13Y25 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X13Y26 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X13Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X13Y27 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X13Y27 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X13Y39 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X13Y41 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X13Y42 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X13Y44 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X13Y44 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X13Y53 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y19 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y22 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y29 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y31 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X14Y33 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X14Y37 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X14Y38 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X14Y38 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y39 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y41 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X14Y41 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y44 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X14Y44 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y44 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X14Y51 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X16Y26 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X16Y29 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X16Y29 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X16Y30 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X16Y40 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X16Y44 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X16Y44 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X16Y7 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X17Y25 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X17Y28 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X17Y30 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X17Y39 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X17Y41 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X17Y43 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X17Y44 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X17Y44 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X17Y48 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X17Y7 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X17Y8 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X17Y8 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X18Y27 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X18Y28 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X18Y28 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X18Y31 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X18Y8 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X19Y24 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X19Y25 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X19Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X19Y32 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X19Y33 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X19Y35 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X21Y23 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X21Y25 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X21Y26 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X21Y26 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X21Y27 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X21Y30 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X22Y25 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X22Y33 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X22Y39 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X22Y52 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X23Y25 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X23Y32 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X23Y48 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y44 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X24Y45 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y47 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y48 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X24Y52 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X24Y53 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X24Y56 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y38 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X29Y40 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X29Y41 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X29Y43 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X7Y26 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X7Y27 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X8Y25 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X8Y26 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X8Y26 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X8Y31 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X8Y32 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X8Y33 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X8Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X8Y39 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X8Y39 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X8Y40 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X8Y41 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y23 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y26 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y26 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X9Y28 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y31 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y31 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y32 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y32 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X9Y33 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y33 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X9Y33 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y33 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y34 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X9Y34 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y35 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y35 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y36 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y37 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X9Y38 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y43 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y44 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y45 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y56 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y57 SR_B0_INT -> SR_PINWIRE0 , 
  pip INT_X10Y28 S2END2 -> E2BEG0 , 
  pip INT_X10Y28 S2END2 -> W2BEG0 , 
  pip INT_X10Y30 W2MID2 -> S2BEG2 , 
  pip INT_X10Y32 W2END7 -> W2BEG9 , 
  pip INT_X10Y35 S2MID0 -> W2BEG0 , 
  pip INT_X10Y35 W2END8 -> W2BEG8 , 
  pip INT_X10Y36 W2END_N8 -> S2BEG0 , 
  pip INT_X10Y44 W2END1 -> W2BEG1 , 
  pip INT_X10Y45 W2END_N8 -> W2BEG0 , 
  pip INT_X10Y55 W2MID1 -> N2BEG1 , 
  pip INT_X10Y56 N2MID1 -> W2BEG1 , 
  pip INT_X11Y22 S2MID4 -> E2BEG4 , 
  pip INT_X11Y23 BOUNCE3 -> SR_B0 , 
  pip INT_X11Y23 S2BEG4 -> BOUNCE3 , 
  pip INT_X11Y23 S2END4 -> W2BEG2 , 
  pip INT_X11Y23 S6END4 -> S2BEG4 , 
  pip INT_X11Y24 BOUNCE2 -> SR_B1 , 
  pip INT_X11Y24 E2BEG4 -> BOUNCE2 , 
  pip INT_X11Y24 S2MID4 -> E2BEG4 , 
  pip INT_X11Y25 BOUNCE0 -> SR_B0 , 
  pip INT_X11Y25 BOUNCE0 -> SR_B3 , 
  pip INT_X11Y25 S2BEG4 -> BOUNCE0 , 
  pip INT_X11Y25 S2END4 -> S2BEG4 , 
  pip INT_X11Y26 BOUNCE2 -> SR_B0 , 
  pip INT_X11Y26 BOUNCE2 -> SR_B1 , 
  pip INT_X11Y26 E2BEG4 -> BOUNCE2 , 
  pip INT_X11Y26 S6MID4 -> E2BEG4 , 
  pip INT_X11Y26 S6MID4 -> W2BEG4 , 
  pip INT_X11Y27 BOUNCE3 -> SR_B0 , 
  pip INT_X11Y27 E2BEG2 -> SR_B1 , 
  pip INT_X11Y27 E2BEG2 -> SR_B3 , 
  pip INT_X11Y27 S2BEG4 -> BOUNCE3 , 
  pip INT_X11Y27 S2END4 -> E2BEG2 , 
  pip INT_X11Y27 S2END4 -> S2BEG4 , 
  pip INT_X11Y28 E2MID0 -> SR_B0 , 
  pip INT_X11Y28 W2END1 -> SR_B1 , 
  pip INT_X11Y29 BOUNCE3 -> SR_B0 , 
  pip INT_X11Y29 BOUNCE3 -> SR_B1 , 
  pip INT_X11Y29 BOUNCE3 -> SR_B3 , 
  pip INT_X11Y29 S2BEG4 -> BOUNCE3 , 
  pip INT_X11Y29 W6MID4 -> N2BEG4 , 
  pip INT_X11Y29 W6MID4 -> S2BEG4 , 
  pip INT_X11Y29 W6MID4 -> S6BEG4 , 
  pip INT_X11Y30 N2MID4 -> E2BEG4 , 
  pip INT_X11Y30 S2END4 -> W2BEG2 , 
  pip INT_X11Y31 BOUNCE2 -> SR_B0 , 
  pip INT_X11Y31 E2BEG4 -> BOUNCE2 , 
  pip INT_X11Y31 S2MID4 -> E2BEG4 , 
  pip INT_X11Y32 BOUNCE2 -> SR_B0 , 
  pip INT_X11Y32 BOUNCE2 -> SR_B3 , 
  pip INT_X11Y32 N2BEG4 -> BOUNCE2 , 
  pip INT_X11Y32 W6MID4 -> N2BEG4 , 
  pip INT_X11Y32 W6MID4 -> S2BEG4 , 
  pip INT_X11Y33 BOUNCE2 -> SR_B1 , 
  pip INT_X11Y33 E2BEG4 -> BOUNCE2 , 
  pip INT_X11Y33 N2MID4 -> E2BEG4 , 
  pip INT_X11Y34 BOUNCE2 -> SR_B1 , 
  pip INT_X11Y34 BOUNCE2 -> SR_B3 , 
  pip INT_X11Y34 N2BEG4 -> BOUNCE2 , 
  pip INT_X11Y34 N2END4 -> N2BEG4 , 
  pip INT_X11Y39 S2END0 -> SR_B0 , 
  pip INT_X11Y39 S2END0 -> SR_B2 , 
  pip INT_X11Y39 W2MID1 -> SR_B1 , 
  pip INT_X11Y41 W2MID0 -> S2BEG0 , 
  pip INT_X11Y41 W2MID1 -> SR_B1 , 
  pip INT_X11Y41 W2MID1 -> SR_B3 , 
  pip INT_X11Y44 W2MID8 -> N2BEG8 , 
  pip INT_X11Y47 N2END_N8 -> N2BEG0 , 
  pip INT_X11Y49 N2END0 -> N2BEG0 , 
  pip INT_X11Y51 N2END0 -> N2BEG0 , 
  pip INT_X11Y53 N2END0 -> N2BEG0 , 
  pip INT_X11Y53 N2END0 -> N2BEG2 , 
  pip INT_X11Y54 E2BEG2 -> SR_B1 , 
  pip INT_X11Y54 N2MID0 -> SR_B0 , 
  pip INT_X11Y54 N2MID0 -> SR_B2 , 
  pip INT_X11Y54 N2MID2 -> E2BEG2 , 
  pip INT_X11Y55 N2END0 -> N2BEG0 , 
  pip INT_X11Y55 N2END0 -> W2BEG1 , 
  pip INT_X11Y57 N2END0 -> N2BEG0 , 
  pip INT_X11Y58 N2MID0 -> SR_B2 , 
  pip INT_X12Y15 S2MID1 -> SR_B3 , 
  pip INT_X12Y16 W2END_N9 -> S2BEG1 , 
  pip INT_X12Y25 S2END2 -> E2BEG0 , 
  pip INT_X12Y26 BOUNCE2 -> SR_B3 , 
  pip INT_X12Y26 E2MID4 -> BOUNCE2 , 
  pip INT_X12Y27 E2MID2 -> S2BEG2 , 
  pip INT_X12Y28 E2END0 -> SR_B0 , 
  pip INT_X12Y28 E2END0 -> SR_B2 , 
  pip INT_X12Y28 W2MID1 -> SR_B1 , 
  pip INT_X12Y28 W2MID1 -> SR_B3 , 
  pip INT_X12Y30 BOUNCE3 -> SR_B0 , 
  pip INT_X12Y30 E2MID4 -> BOUNCE3 , 
  pip INT_X12Y31 BOUNCE3 -> SR_B2 , 
  pip INT_X12Y31 E2MID4 -> BOUNCE3 , 
  pip INT_X12Y32 W2END5 -> W2BEG7 , 
  pip INT_X12Y33 E2MID4 -> N2BEG4 , 
  pip INT_X12Y34 BOUNCE2 -> SR_B0 , 
  pip INT_X12Y34 BOUNCE2 -> SR_B1 , 
  pip INT_X12Y34 BOUNCE2 -> SR_B3 , 
  pip INT_X12Y34 E2BEG4 -> BOUNCE2 , 
  pip INT_X12Y34 N2MID4 -> E2BEG4 , 
  pip INT_X12Y35 W2END6 -> W2BEG8 , 
  pip INT_X12Y38 S2END1 -> SR_B3 , 
  pip INT_X12Y39 S2END0 -> SR_B0 , 
  pip INT_X12Y39 S2MID1 -> SR_B1 , 
  pip INT_X12Y39 S2MID1 -> W2BEG1 , 
  pip INT_X12Y40 S2END1 -> S2BEG1 , 
  pip INT_X12Y40 S2END1 -> SR_B1 , 
  pip INT_X12Y41 S2MID1 -> W2BEG1 , 
  pip INT_X12Y41 W2END_N8 -> S2BEG0 , 
  pip INT_X12Y41 W2END_N8 -> W2BEG0 , 
  pip INT_X12Y41 W2MID0 -> SR_B0 , 
  pip INT_X12Y42 W2MID1 -> S2BEG1 , 
  pip INT_X12Y42 W2MID1 -> SR_B1 , 
  pip INT_X12Y42 W2MID1 -> SR_B3 , 
  pip INT_X12Y44 W2END1 -> W2BEG1 , 
  pip INT_X12Y44 W2END6 -> W2BEG8 , 
  pip INT_X13Y20 S2END3 -> E2BEG1 , 
  pip INT_X13Y22 E2END4 -> E2BEG4 , 
  pip INT_X13Y22 E2END4 -> S2BEG3 , 
  pip INT_X13Y25 E2MID0 -> SR_B0 , 
  pip INT_X13Y26 E2BEG1 -> SR_B0 , 
  pip INT_X13Y26 E2END4 -> E2BEG2 , 
  pip INT_X13Y26 S2MID1 -> E2BEG1 , 
  pip INT_X13Y26 S2MID1 -> SR_B1 , 
  pip INT_X13Y27 E2BEG0 -> SR_B0 , 
  pip INT_X13Y27 E2BEG0 -> SR_B2 , 
  pip INT_X13Y27 E2END2 -> E2BEG0 , 
  pip INT_X13Y27 E2END2 -> N2BEG1 , 
  pip INT_X13Y27 E2END2 -> S2BEG1 , 
  pip INT_X13Y28 N2MID1 -> W2BEG1 , 
  pip INT_X13Y31 S2END6 -> E2BEG4 , 
  pip INT_X13Y33 S2END6 -> E2BEG4 , 
  pip INT_X13Y33 S2END6 -> S2BEG6 , 
  pip INT_X13Y35 W2MID6 -> S2BEG6 , 
  pip INT_X13Y37 S2MID1 -> E2BEG1 , 
  pip INT_X13Y38 S2END1 -> S2BEG1 , 
  pip INT_X13Y39 S2MID1 -> E2BEG1 , 
  pip INT_X13Y39 S2MID1 -> SR_B1 , 
  pip INT_X13Y40 S2END3 -> S2BEG1 , 
  pip INT_X13Y40 W2MID0 -> N2BEG0 , 
  pip INT_X13Y41 N2MID0 -> SR_B0 , 
  pip INT_X13Y41 N2MID0 -> W2BEG0 , 
  pip INT_X13Y42 S2END3 -> S2BEG3 , 
  pip INT_X13Y42 S2END3 -> W2BEG1 , 
  pip INT_X13Y42 W2BEG1 -> SR_B2 , 
  pip INT_X13Y44 OMUX_W6 -> S2BEG3 , 
  pip INT_X13Y44 W2MID1 -> SR_B1 , 
  pip INT_X13Y44 W2MID1 -> SR_B3 , 
  pip INT_X13Y51 W2MID0 -> N2BEG0 , 
  pip INT_X13Y53 N2END0 -> SR_B2 , 
  pip INT_X14Y15 S2END_S1 -> W2BEG9 , 
  pip INT_X14Y18 S2END1 -> S2BEG1 , 
  pip INT_X14Y19 S2MID1 -> SR_B3 , 
  pip INT_X14Y20 E2MID1 -> S2BEG1 , 
  pip INT_X14Y22 BOUNCE2 -> SR_B3 , 
  pip INT_X14Y22 E2MID4 -> BOUNCE2 , 
  pip INT_X14Y29 BOUNCE2 -> SR_B3 , 
  pip INT_X14Y29 E2BEG4 -> BOUNCE2 , 
  pip INT_X14Y29 S6MID4 -> E2BEG4 , 
  pip INT_X14Y29 S6MID4 -> W6BEG4 , 
  pip INT_X14Y31 BOUNCE3 -> SR_B0 , 
  pip INT_X14Y31 E2MID4 -> BOUNCE3 , 
  pip INT_X14Y32 S6END6 -> S6BEG4 , 
  pip INT_X14Y32 S6END6 -> W2BEG5 , 
  pip INT_X14Y32 S6END6 -> W6BEG4 , 
  pip INT_X14Y33 BOUNCE3 -> SR_B1 , 
  pip INT_X14Y33 E2MID4 -> BOUNCE3 , 
  pip INT_X14Y35 S6MID6 -> E2BEG6 , 
  pip INT_X14Y35 S6MID6 -> W2BEG6 , 
  pip INT_X14Y37 E2MID1 -> SR_B1 , 
  pip INT_X14Y37 S6END0 -> N2BEG0 , 
  pip INT_X14Y38 N2MID0 -> SR_B2 , 
  pip INT_X14Y38 S2END1 -> SR_B1 , 
  pip INT_X14Y38 S6END6 -> S6BEG6 , 
  pip INT_X14Y39 E2MID1 -> SR_B3 , 
  pip INT_X14Y40 S2END1 -> S2BEG1 , 
  pip INT_X14Y40 S2END_S0 -> W2BEG8 , 
  pip INT_X14Y40 S6MID0 -> E2BEG0 , 
  pip INT_X14Y40 S6MID0 -> W2BEG0 , 
  pip INT_X14Y40 S6MID0 -> W6BEG0 , 
  pip INT_X14Y41 S2END0 -> SR_B2 , 
  pip INT_X14Y41 S2MID1 -> SR_B1 , 
  pip INT_X14Y41 S6MID6 -> E2BEG6 , 
  pip INT_X14Y42 S2END1 -> S2BEG1 , 
  pip INT_X14Y43 OMUX_S0 -> S2BEG0 , 
  pip INT_X14Y43 OMUX_S0 -> S6BEG0 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS0 -> OMUX0 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS0 -> S6BEG6 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS0 -> W2BEG6 , 
  pip INT_X14Y44 BOUNCE3 -> SR_B0 , 
  pip INT_X14Y44 BOUNCE3 -> SR_B2 , 
  pip INT_X14Y44 OMUX2 -> S2BEG1 , 
  pip INT_X14Y44 OMUX2 -> W2BEG1 , 
  pip INT_X14Y44 OMUX6 -> BOUNCE3 , 
  pip INT_X14Y45 OMUX_N13 -> N6BEG0 , 
  pip INT_X14Y51 E2BEG0 -> SR_B2 , 
  pip INT_X14Y51 N6END0 -> E2BEG0 , 
  pip INT_X14Y51 N6END0 -> W2BEG0 , 
  pip INT_X15Y26 E2END2 -> E2BEG0 , 
  pip INT_X15Y44 OMUX_E13 -> LH24 , 
  pip INT_X15Y45 OMUX_NE12 -> E2BEG2 , 
  pip INT_X16Y25 S2MID0 -> E2BEG0 , 
  pip INT_X16Y26 E2MID0 -> S2BEG0 , 
  pip INT_X16Y26 E2MID0 -> SR_B2 , 
  pip INT_X16Y29 BOUNCE1 -> SR_B2 , 
  pip INT_X16Y29 E2BEG2 -> SR_B1 , 
  pip INT_X16Y29 E2BEG4 -> BOUNCE1 , 
  pip INT_X16Y29 E2END4 -> E2BEG2 , 
  pip INT_X16Y29 E2END4 -> E2BEG4 , 
  pip INT_X16Y30 W2END1 -> SR_B1 , 
  pip INT_X16Y35 E2END6 -> E2BEG6 , 
  pip INT_X16Y40 E2END0 -> E2BEG0 , 
  pip INT_X16Y40 E2END0 -> SR_B0 , 
  pip INT_X16Y41 E2END6 -> E2BEG4 , 
  pip INT_X16Y44 N2BEG1 -> SR_B0 , 
  pip INT_X16Y44 W2MID1 -> N2BEG1 , 
  pip INT_X16Y44 W2MID1 -> SR_B3 , 
  pip INT_X16Y6 W6MID0 -> N2BEG0 , 
  pip INT_X16Y7 N2MID0 -> E2BEG0 , 
  pip INT_X16Y7 N2MID0 -> SR_B0 , 
  pip INT_X17Y25 E2MID0 -> SR_B2 , 
  pip INT_X17Y27 W2MID1 -> N2BEG1 , 
  pip INT_X17Y28 N2MID1 -> SR_B3 , 
  pip INT_X17Y29 E2MID4 -> N2BEG4 , 
  pip INT_X17Y30 BOUNCE3 -> SR_B0 , 
  pip INT_X17Y30 N2MID4 -> W2BEG4 , 
  pip INT_X17Y30 W2BEG4 -> BOUNCE3 , 
  pip INT_X17Y39 S2MID0 -> SR_B0 , 
  pip INT_X17Y40 E2MID0 -> S2BEG0 , 
  pip INT_X17Y41 BOUNCE3 -> SR_B3 , 
  pip INT_X17Y41 E2MID4 -> BOUNCE3 , 
  pip INT_X17Y43 S2END1 -> SR_B3 , 
  pip INT_X17Y44 S2MID1 -> SR_B3 , 
  pip INT_X17Y44 S2MID1 -> W2BEG1 , 
  pip INT_X17Y44 W2BEG1 -> SR_B2 , 
  pip INT_X17Y45 E2END2 -> N2BEG1 , 
  pip INT_X17Y45 E2END2 -> S2BEG1 , 
  pip INT_X17Y47 N2END1 -> N2BEG1 , 
  pip INT_X17Y48 N2MID1 -> SR_B1 , 
  pip INT_X17Y7 E2MID0 -> SR_B2 , 
  pip INT_X17Y8 W2MID0 -> SR_B0 , 
  pip INT_X17Y8 W2MID0 -> SR_B2 , 
  pip INT_X18Y25 S2END3 -> E2BEG1 , 
  pip INT_X18Y27 E2BEG1 -> SR_B0 , 
  pip INT_X18Y27 S2END3 -> E2BEG1 , 
  pip INT_X18Y27 S2END3 -> S2BEG3 , 
  pip INT_X18Y27 S2END3 -> W2BEG1 , 
  pip INT_X18Y28 S2MID1 -> SR_B3 , 
  pip INT_X18Y28 W2END0 -> SR_B0 , 
  pip INT_X18Y29 E2END2 -> N2BEG1 , 
  pip INT_X18Y29 E2END2 -> S2BEG1 , 
  pip INT_X18Y29 E2END4 -> S2BEG3 , 
  pip INT_X18Y30 N2MID1 -> W2BEG1 , 
  pip INT_X18Y31 N2END1 -> SR_B3 , 
  pip INT_X18Y35 E2END6 -> E2BEG4 , 
  pip INT_X18Y41 E2END4 -> E2BEG4 , 
  pip INT_X18Y8 S2MID0 -> SR_B2 , 
  pip INT_X18Y8 S2MID0 -> W2BEG0 , 
  pip INT_X18Y9 W2MID0 -> S2BEG0 , 
  pip INT_X19Y24 S2MID1 -> LV0 , 
  pip INT_X19Y24 W2MID0 -> SR_B2 , 
  pip INT_X19Y25 S2BEG1 -> SR_B2 , 
  pip INT_X19Y25 S2END1 -> S2BEG1 , 
  pip INT_X19Y26 S2MID1 -> SR_B1 , 
  pip INT_X19Y27 E2MID1 -> S2BEG1 , 
  pip INT_X19Y32 S2MID1 -> SR_B3 , 
  pip INT_X19Y33 W2MID1 -> S2BEG1 , 
  pip INT_X19Y33 W2MID1 -> SR_B1 , 
  pip INT_X19Y35 BOUNCE2 -> SR_B3 , 
  pip INT_X19Y35 E2MID4 -> BOUNCE2 , 
  pip INT_X19Y6 LV18 -> N6BEG0 , 
  pip INT_X19Y6 LV18 -> W6BEG0 , 
  pip INT_X19Y9 N6MID0 -> W2BEG0 , 
  pip INT_X20Y24 S2MID0 -> E2BEG0 , 
  pip INT_X20Y24 S2MID0 -> W2BEG0 , 
  pip INT_X20Y25 E2END1 -> E2BEG1 , 
  pip INT_X20Y25 S2END0 -> S2BEG0 , 
  pip INT_X20Y26 S2MID0 -> E2BEG0 , 
  pip INT_X20Y27 E2END1 -> E2BEG1 , 
  pip INT_X20Y27 E2END1 -> N2BEG0 , 
  pip INT_X20Y27 E2END1 -> S2BEG0 , 
  pip INT_X20Y28 N2MID0 -> W2BEG0 , 
  pip INT_X20Y29 N2END0 -> E2BEG1 , 
  pip INT_X20Y33 S2END3 -> W2BEG1 , 
  pip INT_X20Y35 E2END4 -> S2BEG3 , 
  pip INT_X20Y41 E2END4 -> E2BEG2 , 
  pip INT_X21Y23 S2MID0 -> SR_B2 , 
  pip INT_X21Y24 E2MID0 -> S2BEG0 , 
  pip INT_X21Y25 S2MID0 -> SR_B2 , 
  pip INT_X21Y26 E2MID0 -> S2BEG0 , 
  pip INT_X21Y26 E2MID0 -> SR_B0 , 
  pip INT_X21Y26 E2MID0 -> SR_B2 , 
  pip INT_X21Y27 E2MID1 -> SR_B3 , 
  pip INT_X21Y29 E2MID1 -> N2BEG1 , 
  pip INT_X21Y30 N2MID1 -> SR_B3 , 
  pip INT_X21Y39 S2END2 -> E2BEG0 , 
  pip INT_X21Y41 E2MID2 -> S2BEG2 , 
  pip INT_X21Y44 LH18 -> N6BEG6 , 
  pip INT_X21Y47 N6MID6 -> E2BEG6 , 
  pip INT_X21Y50 N6END6 -> E2BEG6 , 
  pip INT_X21Y50 N6END6 -> E6BEG7 , 
  pip INT_X22Y25 E2END1 -> E2BEG1 , 
  pip INT_X22Y25 E2END1 -> SR_B1 , 
  pip INT_X22Y33 W2MID0 -> SR_B0 , 
  pip INT_X22Y39 E2MID0 -> SR_B2 , 
  pip INT_X22Y52 S2MID0 -> SR_B2 , 
  pip INT_X22Y53 W2END_N8 -> S2BEG0 , 
  pip INT_X23Y25 E2MID1 -> SR_B1 , 
  pip INT_X23Y32 W2END1 -> SR_B3 , 
  pip INT_X23Y33 S2END2 -> W2BEG0 , 
  pip INT_X23Y35 W2MID2 -> S2BEG2 , 
  pip INT_X23Y47 E2END6 -> E2BEG4 , 
  pip INT_X23Y48 W2END1 -> SR_B1 , 
  pip INT_X23Y50 E2END6 -> E2BEG4 , 
  pip INT_X24Y32 S6END2 -> N2BEG2 , 
  pip INT_X24Y34 N2END2 -> E2BEG3 , 
  pip INT_X24Y35 S6MID2 -> W2BEG2 , 
  pip INT_X24Y38 S6END4 -> S6BEG2 , 
  pip INT_X24Y44 BOUNCE2 -> SR_B0 , 
  pip INT_X24Y44 N2BEG4 -> BOUNCE2 , 
  pip INT_X24Y44 W6MID4 -> N2BEG4 , 
  pip INT_X24Y44 W6MID4 -> S6BEG4 , 
  pip INT_X24Y45 W2MID1 -> SR_B3 , 
  pip INT_X24Y47 BOUNCE2 -> SR_B3 , 
  pip INT_X24Y47 E2MID4 -> BOUNCE2 , 
  pip INT_X24Y48 W2MID1 -> N2BEG1 , 
  pip INT_X24Y48 W2MID1 -> SR_B1 , 
  pip INT_X24Y50 E6MID7 -> N2BEG7 , 
  pip INT_X24Y50 N2END1 -> N2BEG1 , 
  pip INT_X24Y52 N2END1 -> SR_B3 , 
  pip INT_X24Y52 N2END7 -> W2BEG8 , 
  pip INT_X24Y53 W2MID0 -> N2BEG0 , 
  pip INT_X24Y53 W2MID0 -> SR_B2 , 
  pip INT_X24Y55 N2END0 -> N2BEG0 , 
  pip INT_X24Y56 N2MID0 -> SR_B0 , 
  pip INT_X25Y32 S2END3 -> W2BEG1 , 
  pip INT_X25Y34 E2MID3 -> S2BEG3 , 
  pip INT_X25Y45 S2END3 -> W2BEG1 , 
  pip INT_X25Y47 E2END4 -> S2BEG3 , 
  pip INT_X25Y48 S2END3 -> W2BEG1 , 
  pip INT_X25Y50 E2END4 -> S2BEG3 , 
  pip INT_X25Y50 W2END7 -> N2BEG9 , 
  pip INT_X25Y53 N2END_N9 -> W2BEG0 , 
  pip INT_X27Y44 LH12 -> E6BEG4 , 
  pip INT_X27Y44 LH12 -> W6BEG4 , 
  pip INT_X27Y50 E6END7 -> W2BEG7 , 
  pip INT_X28Y38 S2MID4 -> E2BEG4 , 
  pip INT_X28Y39 W2END2 -> S2BEG4 , 
  pip INT_X28Y41 S2END6 -> E2BEG4 , 
  pip INT_X28Y43 W2END4 -> S2BEG6 , 
  pip INT_X29Y38 BOUNCE3 -> SR_B1 , 
  pip INT_X29Y38 E2MID4 -> BOUNCE3 , 
  pip INT_X29Y40 W2MID0 -> SR_B2 , 
  pip INT_X29Y41 BOUNCE2 -> SR_B0 , 
  pip INT_X29Y41 E2MID4 -> BOUNCE2 , 
  pip INT_X29Y43 BOUNCE2 -> SR_B3 , 
  pip INT_X29Y43 N2BEG4 -> BOUNCE2 , 
  pip INT_X29Y43 W2MID4 -> N2BEG4 , 
  pip INT_X30Y39 S2MID2 -> W2BEG2 , 
  pip INT_X30Y40 S2END2 -> S2BEG2 , 
  pip INT_X30Y40 S2END2 -> W2BEG0 , 
  pip INT_X30Y42 S2END4 -> S2BEG2 , 
  pip INT_X30Y43 S2MID4 -> W2BEG4 , 
  pip INT_X30Y44 E6MID4 -> S2BEG4 , 
  pip INT_X6Y27 S2END6 -> E2BEG4 , 
  pip INT_X6Y29 W2END4 -> S2BEG6 , 
  pip INT_X7Y26 BOUNCE3 -> SR_B3 , 
  pip INT_X7Y26 W2BEG4 -> BOUNCE3 , 
  pip INT_X7Y26 W2END4 -> W2BEG4 , 
  pip INT_X7Y27 BOUNCE2 -> SR_B3 , 
  pip INT_X7Y27 E2MID4 -> BOUNCE2 , 
  pip INT_X8Y25 S2MID0 -> SR_B2 , 
  pip INT_X8Y26 BOUNCE0 -> SR_B0 , 
  pip INT_X8Y26 BOUNCE0 -> SR_B3 , 
  pip INT_X8Y26 S2BEG4 -> BOUNCE0 , 
  pip INT_X8Y26 S2END2 -> S2BEG0 , 
  pip INT_X8Y26 W2MID4 -> S2BEG4 , 
  pip INT_X8Y28 W2END0 -> S2BEG2 , 
  pip INT_X8Y29 W6END4 -> W2BEG4 , 
  pip INT_X8Y31 S2END1 -> SR_B1 , 
  pip INT_X8Y32 BOUNCE2 -> SR_B1 , 
  pip INT_X8Y32 E2BEG4 -> BOUNCE2 , 
  pip INT_X8Y32 W6END4 -> E2BEG4 , 
  pip INT_X8Y33 S2BEG1 -> SR_B2 , 
  pip INT_X8Y33 W2END_N9 -> N2BEG1 , 
  pip INT_X8Y33 W2END_N9 -> S2BEG1 , 
  pip INT_X8Y34 N2MID1 -> SR_B3 , 
  pip INT_X8Y36 W2END_N8 -> N2BEG0 , 
  pip INT_X8Y38 N2END0 -> E2BEG1 , 
  pip INT_X8Y38 N2END0 -> N2BEG0 , 
  pip INT_X8Y39 N2MID0 -> SR_B2 , 
  pip INT_X8Y39 S2MID1 -> SR_B1 , 
  pip INT_X8Y40 N2BEG1 -> SR_B3 , 
  pip INT_X8Y40 W6END0 -> N2BEG1 , 
  pip INT_X8Y40 W6END0 -> S2BEG1 , 
  pip INT_X8Y41 N2MID1 -> W2BEG1 , 
  pip INT_X8Y41 W2BEG1 -> SR_B2 , 
  pip INT_X9Y23 BOUNCE1 -> SR_B2 , 
  pip INT_X9Y23 N2BEG4 -> BOUNCE1 , 
  pip INT_X9Y23 W2END2 -> N2BEG4 , 
  pip INT_X9Y26 BOUNCE0 -> SR_B0 , 
  pip INT_X9Y26 BOUNCE0 -> SR_B1 , 
  pip INT_X9Y26 W2BEG4 -> BOUNCE0 , 
  pip INT_X9Y26 W2END4 -> W2BEG4 , 
  pip INT_X9Y28 W2MID0 -> N2BEG0 , 
  pip INT_X9Y28 W2MID0 -> SR_B0 , 
  pip INT_X9Y30 N2END0 -> N2BEG0 , 
  pip INT_X9Y31 N2MID0 -> SR_B0 , 
  pip INT_X9Y31 N2MID0 -> SR_B2 , 
  pip INT_X9Y32 BOUNCE3 -> SR_B0 , 
  pip INT_X9Y32 BOUNCE3 -> SR_B1 , 
  pip INT_X9Y32 E2MID4 -> BOUNCE3 , 
  pip INT_X9Y32 E2MID4 -> N2BEG4 , 
  pip INT_X9Y33 BOUNCE1 -> SR_B0 , 
  pip INT_X9Y33 BOUNCE1 -> SR_B1 , 
  pip INT_X9Y33 BOUNCE1 -> SR_B2 , 
  pip INT_X9Y33 BOUNCE1 -> SR_B3 , 
  pip INT_X9Y33 E2BEG4 -> BOUNCE1 , 
  pip INT_X9Y33 N2MID4 -> E2BEG4 , 
  pip INT_X9Y34 BOUNCE1 -> SR_B1 , 
  pip INT_X9Y34 BOUNCE1 -> SR_B2 , 
  pip INT_X9Y34 BOUNCE1 -> SR_B3 , 
  pip INT_X9Y34 N2BEG4 -> BOUNCE1 , 
  pip INT_X9Y34 N2END4 -> N2BEG4 , 
  pip INT_X9Y35 W2MID0 -> SR_B0 , 
  pip INT_X9Y35 W2MID0 -> SR_B2 , 
  pip INT_X9Y36 S2END1 -> SR_B3 , 
  pip INT_X9Y37 S2MID1 -> SR_B1 , 
  pip INT_X9Y38 E2MID1 -> S2BEG1 , 
  pip INT_X9Y38 S2BEG1 -> SR_B2 , 
  pip INT_X9Y43 S2MID1 -> SR_B3 , 
  pip INT_X9Y44 S2MID0 -> SR_B0 , 
  pip INT_X9Y44 W2MID1 -> S2BEG1 , 
  pip INT_X9Y45 W2MID0 -> S2BEG0 , 
  pip INT_X9Y45 W2MID0 -> SR_B0 , 
  pip INT_X9Y55 W2END1 -> N2BEG3 , 
  pip INT_X9Y56 W2MID1 -> SR_B3 , 
  pip INT_X9Y57 BOUNCE2 -> SR_B0 , 
  pip INT_X9Y57 E2BEG4 -> BOUNCE2 , 
  pip INT_X9Y57 N2END3 -> E2BEG4 , 
  ;
net "s_tx_fsm_FSM_FFd1" , 
  outpin "iSlice__112__" YQ ,
  inpin "iSlice__112__" G1 ,
  inpin "iSlice__344__" F1 ,
  inpin "iSlice__399__" G1 ,
  inpin "iSlice__402__" F3 ,
  inpin "iSlice__415__" G1 ,
  inpin "iSlice__492__" G1 ,
  inpin "iSlice__54__" F2 ,
  inpin "iSlice__54__" G2 ,
  pip CLB_X12Y43 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y43 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X13Y30 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y43 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X7Y30 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X7Y30 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X8Y34 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y42 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X10Y42 S2MID8 -> W2BEG8 , 
  pip INT_X10Y43 W2END6 -> S2BEG8 , 
  pip INT_X12Y43 W2END6 -> IMUX_B10 , 
  pip INT_X12Y43 W2END6 -> IMUX_B2 , 
  pip INT_X12Y43 W2END6 -> W2BEG6 , 
  pip INT_X13Y30 W2MID0 -> IMUX_B20 , 
  pip INT_X13Y43 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X13Y43 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X13Y43 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X13Y43 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X13Y43 W2MID6 -> BYP_INT_B1 , 
  pip INT_X14Y30 E6END0 -> W2BEG0 , 
  pip INT_X14Y31 E6END5 -> N6BEG4 , 
  pip INT_X14Y37 N6END4 -> N6BEG6 , 
  pip INT_X14Y43 N6END6 -> W2BEG6 , 
  pip INT_X7Y30 OMUX2 -> IMUX_B16 , 
  pip INT_X7Y30 SECONDARY_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X7Y30 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X8Y30 OMUX_E2 -> E6BEG0 , 
  pip INT_X8Y31 OMUX_NE12 -> E6BEG5 , 
  pip INT_X8Y31 OMUX_NE12 -> N2BEG5 , 
  pip INT_X8Y33 N2END5 -> N2BEG7 , 
  pip INT_X8Y34 N2MID7 -> IMUX_B7 , 
  pip INT_X8Y35 N2END7 -> E2BEG8 , 
  pip INT_X8Y42 W2END8 -> IMUX_B15 , 
  pip INT_X9Y35 E2MID8 -> IMUX_B7 , 
  ;
net "s_tx_fsm_FSM_FFd2" , 
  outpin "iSlice__111__" XQ ,
  inpin "iSlice__111__" F3 ,
  inpin "iSlice__111__" G1 ,
  inpin "iSlice__252__" F3 ,
  inpin "iSlice__256__" F1 ,
  inpin "iSlice__256__" G4 ,
  inpin "iSlice__257__" F2 ,
  inpin "iSlice__257__" G2 ,
  inpin "iSlice__258__" F3 ,
  inpin "iSlice__258__" G2 ,
  inpin "iSlice__259__" F3 ,
  inpin "iSlice__259__" G3 ,
  inpin "iSlice__260__" F3 ,
  inpin "iSlice__260__" G2 ,
  inpin "iSlice__261__" F3 ,
  inpin "iSlice__261__" G1 ,
  inpin "iSlice__262__" F2 ,
  inpin "iSlice__262__" G2 ,
  inpin "iSlice__263__" G3 ,
  inpin "iSlice__283__" F2 ,
  inpin "iSlice__399__" G3 ,
  inpin "iSlice__403__" G3 ,
  pip CLB_X11Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X11Y28 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X11Y32 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y32 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X11Y33 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y33 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X7Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X7Y28 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X7Y28 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X9Y32 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y32 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y32 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y33 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y33 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y34 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y34 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y35 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y35 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y35 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X10Y28 E2END4 -> E2BEG4 , 
  pip INT_X10Y32 E2END3 -> E2BEG3 , 
  pip INT_X11Y28 BOUNCE2 -> IMUX_B18 , 
  pip INT_X11Y28 E2MID4 -> BOUNCE2 , 
  pip INT_X11Y28 E2MID4 -> IMUX_B29 , 
  pip INT_X11Y32 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X11Y32 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X11Y32 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X11Y32 E2MID3 -> BOUNCE0 , 
  pip INT_X11Y32 E2MID3 -> IMUX_B9 , 
  pip INT_X11Y32 E2MID3 -> N2BEG3 , 
  pip INT_X11Y33 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X11Y33 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y33 N2MID3 -> BYP_INT_B6 , 
  pip INT_X11Y33 N2MID3 -> IMUX_B13 , 
  pip INT_X12Y28 E2END4 -> IMUX_B1 , 
  pip INT_X7Y28 BOUNCE3 -> IMUX_B3 , 
  pip INT_X7Y28 OMUX6 -> BOUNCE3 , 
  pip INT_X7Y28 OMUX6 -> IMUX_B9 , 
  pip INT_X7Y28 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X7Y28 SECONDARY_LOGIC_OUTS0 -> OMUX8 , 
  pip INT_X8Y28 OMUX_E8 -> E2BEG4 , 
  pip INT_X8Y29 OMUX_EN8 -> N6BEG3 , 
  pip INT_X8Y32 N6MID3 -> E2BEG3 , 
  pip INT_X9Y32 E2MID3 -> IMUX_B13 , 
  pip INT_X9Y32 E2MID3 -> IMUX_B5 , 
  pip INT_X9Y32 E2MID3 -> IMUX_B9 , 
  pip INT_X9Y32 E2MID3 -> N2BEG3 , 
  pip INT_X9Y33 N2MID3 -> IMUX_B17 , 
  pip INT_X9Y33 N2MID3 -> IMUX_B25 , 
  pip INT_X9Y34 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X9Y34 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X9Y34 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X9Y34 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X9Y34 N2END3 -> BYP_INT_B4 , 
  pip INT_X9Y34 N2END3 -> BYP_INT_B6 , 
  pip INT_X9Y34 N2END3 -> N2BEG3 , 
  pip INT_X9Y35 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X9Y35 BYP_BOUNCE4 -> BYP_INT_B0 , 
  pip INT_X9Y35 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y35 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X9Y35 N2MID3 -> BYP_INT_B4 , 
  pip INT_X9Y35 N2MID3 -> IMUX_B17 , 
  pip INT_X9Y35 N2MID3 -> IMUX_B25 , 
  pip INT_X9Y35 N2MID3 -> IMUX_B5 , 
  pip INT_X9Y35 N2MID3 -> IMUX_B9 , 
  ;
net "s_tx_fsm_FSM_FFd3" , 
  outpin "iSlice__111__" YQ ,
  inpin "iSlice__325__" G1 ,
  inpin "iSlice__338__" F3 ,
  inpin "iSlice__339__" G3 ,
  inpin "iSlice__344__" F4 ,
  inpin "iSlice__399__" G4 ,
  inpin "iSlice__402__" F2 ,
  inpin "iSlice__417__" G1 ,
  inpin "iSlice__470__" F2 ,
  inpin "iSlice__480__" F2 ,
  inpin "iSlice__484__" G4 ,
  inpin "iSlice__492__" G3 ,
  inpin "iSlice__54__" F1 ,
  inpin "iSlice__54__" G1 ,
  pip CLB_X11Y24 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X11Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X12Y25 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X12Y43 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X13Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X13Y43 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X18Y17 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X19Y26 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X7Y28 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X8Y39 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X8Y42 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y35 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X10Y27 E2END_S0 -> E2BEG8 , 
  pip INT_X10Y42 W2END_N8 -> W2BEG0 , 
  pip INT_X11Y24 S2MID8 -> IMUX_B23 , 
  pip INT_X11Y25 S2END8 -> S2BEG8 , 
  pip INT_X11Y27 E2MID8 -> S2BEG8 , 
  pip INT_X11Y29 E6MID5 -> N2BEG5 , 
  pip INT_X11Y30 N2MID5 -> E2BEG5 , 
  pip INT_X11Y30 N2MID5 -> IMUX_B30 , 
  pip INT_X12Y25 S2END7 -> IMUX_B18 , 
  pip INT_X12Y26 S2MID7 -> LH24 , 
  pip INT_X12Y27 E2END8 -> S2BEG7 , 
  pip INT_X12Y41 W2END6 -> N2BEG8 , 
  pip INT_X12Y41 W2END6 -> W2BEG8 , 
  pip INT_X12Y43 N2END8 -> IMUX_B11 , 
  pip INT_X12Y43 N2END8 -> IMUX_B3 , 
  pip INT_X13Y30 E2END5 -> IMUX_B22 , 
  pip INT_X13Y41 W2MID6 -> N2BEG6 , 
  pip INT_X13Y43 N2END6 -> IMUX_B10 , 
  pip INT_X14Y29 E6END5 -> N6BEG4 , 
  pip INT_X14Y35 N6END4 -> N6BEG6 , 
  pip INT_X14Y38 N6MID6 -> W6BEG6 , 
  pip INT_X14Y41 N6END6 -> W2BEG6 , 
  pip INT_X18Y17 S2MID7 -> IMUX_B10 , 
  pip INT_X18Y18 S2END7 -> S2BEG7 , 
  pip INT_X18Y20 S6END7 -> S2BEG7 , 
  pip INT_X18Y26 LH18 -> S6BEG7 , 
  pip INT_X18Y26 W6END4 -> E2BEG4 , 
  pip INT_X19Y26 E2MID4 -> IMUX_B29 , 
  pip INT_X24Y26 LH12 -> W6BEG4 , 
  pip INT_X7Y28 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X7Y28 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  pip INT_X8Y28 OMUX_E2 -> E2BEG0 , 
  pip INT_X8Y29 OMUX_NE12 -> E6BEG5 , 
  pip INT_X8Y29 OMUX_NE12 -> N6BEG2 , 
  pip INT_X8Y35 N6END2 -> E2BEG2 , 
  pip INT_X8Y38 W6END6 -> N2BEG7 , 
  pip INT_X8Y39 N2MID7 -> IMUX_B3 , 
  pip INT_X8Y42 W2END0 -> IMUX_B12 , 
  pip INT_X9Y28 E2MID0 -> IMUX_B16 , 
  pip INT_X9Y35 E2MID2 -> IMUX_B4 , 
  ;
net "s_tx_fsm_FSM_FFd3-In70" , 
  outpin "iSlice__325__" Y ,
  inpin "iSlice__111__" G3 ,
  pip CLB_X7Y28 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y28 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X7Y28 W2END4 -> IMUX_B1 , 
  pip INT_X9Y28 BEST_LOGIC_OUTS6 -> W2BEG4 , 
  ;
net "s_tx_fsm_FSM_FFd4" , 
  outpin "iSlice__112__" XQ ,
  inpin "iSlice__111__" F4 ,
  inpin "iSlice__130__" G1 ,
  pip CLB_X7Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X7Y30 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X7Y39 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X7Y28 S2MID2 -> IMUX_B8 , 
  pip INT_X7Y29 OMUX_S4 -> S2BEG2 , 
  pip INT_X7Y30 SECONDARY_LOGIC_OUTS2 -> OMUX15 , 
  pip INT_X7Y30 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  pip INT_X7Y31 OMUX_N15 -> N6BEG9 , 
  pip INT_X7Y37 N6END9 -> N2BEG9 , 
  pip INT_X7Y39 N2END9 -> IMUX_B3 , 
  ;
net "s_tx_fsm_FSM_FFd4-In155" , 
  outpin "iSlice__332__" Y ,
  inpin "iSlice__112__" F3 ,
  inpin "iSlice__309__" F3 ,
  inpin "iSlice__406__" F3 ,
  pip CLB_X11Y23 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X11Y30 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X7Y30 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X11Y23 S2MID4 -> IMUX_B13 , 
  pip INT_X11Y24 S6END4 -> S2BEG4 , 
  pip INT_X11Y30 BEST_LOGIC_OUTS5 -> IMUX_B9 , 
  pip INT_X11Y30 BEST_LOGIC_OUTS5 -> S6BEG4 , 
  pip INT_X11Y30 BEST_LOGIC_OUTS5 -> W2BEG4 , 
  pip INT_X7Y30 W2END6 -> IMUX_B26 , 
  pip INT_X9Y30 W2END4 -> W2BEG6 , 
  ;
net "s_tx_fsm_FSM_FFd4-In16" , 
  outpin "iSlice__321__" X ,
  inpin "iSlice__332__" G1 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_W2END5 -> CLB_BUFFER_IW2END5 , 
  pip CLB_X11Y30 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X17Y28 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X11Y30 W2END9 -> IMUX_B7 , 
  pip INT_X13Y30 W2END7 -> W2BEG9 , 
  pip INT_X15Y30 W2END5 -> W2BEG7 , 
  pip INT_X17Y28 BEST_LOGIC_OUTS2 -> N2BEG4 , 
  pip INT_X17Y30 N2END4 -> W2BEG5 , 
  ;
net "s_tx_fsm_add0000<0>" , 
  outpin "iDsp__9__" P0 ,
  inpin "iSlice__252__" F1 ,
  inpin "iSlice__398__" G2 ,
  pip CLB_X9Y28 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y32 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip DSP_X10Y32 DSP48_1_P0 -> HALF_OMUX_BOT0_INT0 , 
  pip DSP_X10Y32 DSP48_1_P0 -> HALF_OMUX_TOP0_INT0 , 
  pip INT_X10Y32 HALF_OMUX_BOT0 -> OMUX1 , 
  pip INT_X10Y32 HALF_OMUX_TOP0 -> OMUX14 , 
  pip INT_X9Y28 S2MID7 -> IMUX_B6 , 
  pip INT_X9Y29 S2END7 -> S2BEG7 , 
  pip INT_X9Y31 OMUX_WS1 -> S2BEG7 , 
  pip INT_X9Y32 OMUX_W14 -> IMUX_B11 , 
  ;
net "s_tx_fsm_add0000<10>" , 
  outpin "iDsp__9__" P10 ,
  inpin "iSlice__256__" G1 ,
  inpin "iSlice__397__" F2 ,
  pip CLB_X9Y34 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip DSP_X10Y32 DSP48_1_P10 -> HALF_OMUX_TOP2_INT2 , 
  pip INT_X10Y34 HALF_OMUX_TOP2 -> OMUX14 , 
  pip INT_X9Y34 OMUX_W14 -> IMUX_B7 , 
  pip INT_X9Y35 OMUX_WN14 -> IMUX_B29 , 
  ;
net "s_tx_fsm_add0000<11>" , 
  outpin "iDsp__9__" P11 ,
  inpin "iSlice__256__" F2 ,
  inpin "iSlice__397__" F1 ,
  pip CLB_X9Y34 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip DSP_X10Y32 DSP48_1_P11 -> HALF_OMUX_TOP3_INT2 , 
  pip INT_X10Y34 HALF_OMUX_TOP3 -> OMUX10 , 
  pip INT_X10Y34 HALF_OMUX_TOP3 -> OMUX9 , 
  pip INT_X9Y34 OMUX_W9 -> IMUX_B14 , 
  pip INT_X9Y35 OMUX_NW10 -> IMUX_B28 , 
  ;
net "s_tx_fsm_add0000<12>" , 
  outpin "iDsp__9__" P12 ,
  inpin "iSlice__260__" G3 ,
  inpin "iSlice__399__" F3 ,
  pip CLB_X9Y35 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip DSP_X10Y32 DSP48_1_P12 -> HALF_OMUX_BOT0_INT3 , 
  pip INT_X10Y35 HALF_OMUX_BOT0 -> OMUX6 , 
  pip INT_X9Y35 OMUX_W6 -> IMUX_B1 , 
  pip INT_X9Y35 OMUX_W6 -> IMUX_B13 , 
  ;
net "s_tx_fsm_add0000<13>" , 
  outpin "iDsp__9__" P13 ,
  inpin "iSlice__260__" F4 ,
  inpin "iSlice__399__" F4 ,
  pip CLB_X9Y35 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip DSP_X10Y32 DSP48_1_P13 -> HALF_OMUX_BOT1_INT3 , 
  pip INT_X10Y35 HALF_OMUX_BOT1 -> OMUX1 , 
  pip INT_X9Y35 OMUX_W1 -> IMUX_B12 , 
  pip INT_X9Y35 OMUX_W1 -> IMUX_B8 , 
  ;
net "s_tx_fsm_add0000<14>" , 
  outpin "iDsp__9__" P14 ,
  inpin "iSlice__257__" G3 ,
  inpin "iSlice__399__" F2 ,
  pip CLB_X9Y35 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip DSP_X10Y32 DSP48_1_P14 -> HALF_OMUX_TOP2_INT3 , 
  pip INT_X10Y35 HALF_OMUX_TOP2 -> OMUX9 , 
  pip INT_X9Y35 OMUX_W9 -> IMUX_B14 , 
  pip INT_X9Y35 OMUX_W9 -> IMUX_B18 , 
  ;
net "s_tx_fsm_add0000<15>" , 
  outpin "iDsp__9__" P15 ,
  inpin "iSlice__257__" F4 ,
  inpin "iSlice__399__" F1 ,
  pip CLB_X9Y35 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip DSP_X10Y32 DSP48_1_P15 -> HALF_OMUX_TOP3_INT3 , 
  pip INT_X10Y35 HALF_OMUX_TOP3 -> OMUX14 , 
  pip INT_X9Y35 OMUX_W14 -> IMUX_B15 , 
  pip INT_X9Y35 OMUX_W14 -> IMUX_B27 , 
  ;
net "s_tx_fsm_add0000<1>" , 
  outpin "iDsp__9__" P1 ,
  inpin "iSlice__258__" G3 ,
  inpin "iSlice__398__" G1 ,
  pip CLB_X11Y32 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y28 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip DSP_X10Y32 DSP48_1_P1 -> HALF_OMUX_BOT1_INT0 , 
  pip INT_X10Y32 HALF_OMUX_BOT1 -> OMUX7 , 
  pip INT_X11Y28 S6MID9 -> W2BEG9 , 
  pip INT_X11Y31 OMUX_ES7 -> S6BEG9 , 
  pip INT_X11Y32 OMUX_E7 -> IMUX_B1 , 
  pip INT_X9Y28 W2END9 -> IMUX_B7 , 
  ;
net "s_tx_fsm_add0000<2>" , 
  outpin "iDsp__9__" P2 ,
  inpin "iSlice__258__" F1 ,
  inpin "iSlice__398__" G3 ,
  pip CLB_X11Y32 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y28 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip DSP_X10Y32 DSP48_1_P2 -> HALF_OMUX_BOT2_INT0 , 
  pip DSP_X10Y32 DSP48_1_P2 -> HALF_OMUX_TOP2_INT0 , 
  pip INT_X10Y32 HALF_OMUX_BOT2 -> OMUX5 , 
  pip INT_X10Y32 HALF_OMUX_TOP2 -> OMUX13 , 
  pip INT_X11Y32 OMUX_E13 -> IMUX_B11 , 
  pip INT_X9Y28 S2MID4 -> IMUX_B5 , 
  pip INT_X9Y29 S2END6 -> S2BEG4 , 
  pip INT_X9Y31 OMUX_SW5 -> S2BEG6 , 
  ;
net "s_tx_fsm_add0000<3>" , 
  outpin "iDsp__9__" P3 ,
  inpin "iSlice__259__" G2 ,
  inpin "iSlice__398__" G4 ,
  pip CLB_X9Y28 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y32 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip DSP_X10Y32 DSP48_1_P3 -> HALF_OMUX_BOT3_INT0 , 
  pip DSP_X10Y32 DSP48_1_P3 -> HALF_OMUX_TOP3_INT0 , 
  pip INT_X10Y32 HALF_OMUX_BOT3 -> OMUX6 , 
  pip INT_X10Y32 HALF_OMUX_TOP3 -> OMUX9 , 
  pip INT_X9Y28 S2END1 -> IMUX_B4 , 
  pip INT_X9Y30 S2END3 -> S2BEG1 , 
  pip INT_X9Y32 OMUX_W6 -> S2BEG3 , 
  pip INT_X9Y32 OMUX_W9 -> IMUX_B6 , 
  ;
net "s_tx_fsm_add0000<4>" , 
  outpin "iDsp__9__" P4 ,
  inpin "iSlice__259__" F1 ,
  inpin "iSlice__398__" F1 ,
  pip CLB_X9Y28 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y32 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip DSP_X10Y32 DSP48_1_P4 -> HALF_OMUX_BOT0_INT1 , 
  pip INT_X10Y33 HALF_OMUX_BOT0 -> OMUX5 , 
  pip INT_X9Y28 S2END9 -> IMUX_B15 , 
  pip INT_X9Y30 S2END9 -> S2BEG9 , 
  pip INT_X9Y32 OMUX_SW5 -> IMUX_B15 , 
  pip INT_X9Y32 OMUX_SW5 -> S2BEG9 , 
  ;
net "s_tx_fsm_add0000<5>" , 
  outpin "iDsp__9__" P5 ,
  inpin "iSlice__261__" G2 ,
  inpin "iSlice__398__" F4 ,
  pip CLB_X11Y33 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y28 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip DSP_X10Y32 DSP48_1_P5 -> HALF_OMUX_BOT1_INT1 , 
  pip DSP_X10Y32 DSP48_1_P5 -> HALF_OMUX_TOP1_INT1 , 
  pip INT_X10Y33 HALF_OMUX_BOT1 -> OMUX1 , 
  pip INT_X10Y33 HALF_OMUX_TOP1 -> OMUX8 , 
  pip INT_X11Y33 OMUX_E8 -> IMUX_B6 , 
  pip INT_X9Y28 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X9Y28 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X9Y28 S2END4 -> BYP_INT_B4 , 
  pip INT_X9Y30 S2END4 -> S2BEG4 , 
  pip INT_X9Y32 OMUX_WS1 -> S2BEG4 , 
  ;
net "s_tx_fsm_add0000<6>" , 
  outpin "iDsp__9__" P6 ,
  inpin "iSlice__261__" F4 ,
  inpin "iSlice__398__" F2 ,
  pip CLB_X11Y33 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y28 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip DSP_X10Y32 DSP48_1_P6 -> HALF_OMUX_BOT2_INT1 , 
  pip INT_X10Y28 S2END8 -> W2BEG6 , 
  pip INT_X10Y30 S2END_S0 -> S2BEG8 , 
  pip INT_X10Y33 HALF_OMUX_BOT2 -> OMUX2 , 
  pip INT_X10Y33 OMUX2 -> S2BEG0 , 
  pip INT_X11Y33 OMUX_E2 -> IMUX_B12 , 
  pip INT_X9Y28 W2MID6 -> IMUX_B14 , 
  ;
net "s_tx_fsm_add0000<7>" , 
  outpin "iDsp__9__" P7 ,
  inpin "iSlice__262__" G3 ,
  inpin "iSlice__398__" F3 ,
  pip CLB_X9Y28 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y33 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip DSP_X10Y32 DSP48_1_P7 -> HALF_OMUX_BOT3_INT1 , 
  pip DSP_X10Y32 DSP48_1_P7 -> HALF_OMUX_TOP3_INT1 , 
  pip INT_X10Y33 HALF_OMUX_BOT3 -> OMUX6 , 
  pip INT_X10Y33 HALF_OMUX_TOP3 -> OMUX9 , 
  pip INT_X9Y27 S6END3 -> N2BEG3 , 
  pip INT_X9Y28 N2MID3 -> IMUX_B13 , 
  pip INT_X9Y33 OMUX_W6 -> S6BEG3 , 
  pip INT_X9Y33 OMUX_W9 -> IMUX_B18 , 
  ;
net "s_tx_fsm_add0000<8>" , 
  outpin "iDsp__9__" P8 ,
  inpin "iSlice__262__" F4 ,
  inpin "iSlice__397__" F3 ,
  pip CLB_X9Y33 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y35 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip DSP_X10Y32 DSP48_1_P8 -> HALF_OMUX_BOT0_INT2 , 
  pip INT_X10Y34 HALF_OMUX_BOT0 -> OMUX5 , 
  pip INT_X8Y33 W2MID6 -> N2BEG6 , 
  pip INT_X8Y35 N2END6 -> E2BEG7 , 
  pip INT_X9Y33 OMUX_SW5 -> IMUX_B27 , 
  pip INT_X9Y33 OMUX_SW5 -> W2BEG6 , 
  pip INT_X9Y35 E2MID7 -> IMUX_B30 , 
  ;
net "s_tx_fsm_add0000<9>" , 
  outpin "iDsp__9__" P9 ,
  inpin "iSlice__263__" G4 ,
  inpin "iSlice__397__" F4 ,
  pip CLB_X12Y28 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X9Y35 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip DSP_X10Y32 DSP48_1_P9 -> HALF_OMUX_BOT1_INT2 , 
  pip DSP_X10Y32 DSP48_1_P9 -> HALF_OMUX_TOP1_INT2 , 
  pip INT_X10Y34 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X10Y34 HALF_OMUX_TOP1 -> OMUX12 , 
  pip INT_X10Y35 OMUX_N12 -> W2BEG4 , 
  pip INT_X11Y28 S6END1 -> E2BEG0 , 
  pip INT_X11Y34 OMUX_E2 -> S6BEG1 , 
  pip INT_X12Y28 E2MID0 -> IMUX_B0 , 
  pip INT_X9Y35 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X9Y35 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X9Y35 W2MID4 -> BYP_INT_B6 , 
  ;
net "s_tx_fsm_cmp_eq0000" , 
  outpin "iSlice__276__" X ,
  inpin "iSlice__111__" F2 ,
  inpin "iSlice__111__" G2 ,
  inpin "iSlice__283__" F4 ,
  inpin "iSlice__403__" G4 ,
  pip CLB_X11Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X11Y28 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X7Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X7Y28 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y28 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X11Y28 E2END8 -> IMUX_B19 , 
  pip INT_X11Y28 E2END8 -> IMUX_B31 , 
  pip INT_X7Y28 W2END6 -> IMUX_B10 , 
  pip INT_X7Y28 W2END6 -> IMUX_B2 , 
  pip INT_X9Y28 BEST_LOGIC_OUTS0 -> E2BEG8 , 
  pip INT_X9Y28 BEST_LOGIC_OUTS0 -> W2BEG6 , 
  ;
net "s_tx_fsm_cmp_eq000010" , 
  outpin "iSlice__397__" X ,
  inpin "iSlice__276__" F4 ,
  pip CLB_X9Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y35 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X9Y28 S2MID0 -> IMUX_B8 , 
  pip INT_X9Y29 S6END0 -> S2BEG0 , 
  pip INT_X9Y35 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  ;
net "s_tx_fsm_cmp_eq000023" , 
  outpin "iSlice__399__" X ,
  inpin "iSlice__276__" F1 ,
  pip CLB_X9Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y35 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X9Y28 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X9Y28 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y28 S2MID5 -> BYP_INT_B3 , 
  pip INT_X9Y29 S6END5 -> S2BEG5 , 
  pip INT_X9Y35 BEST_LOGIC_OUTS1 -> S6BEG5 , 
  ;
net "s_tx_fsm_cmp_eq000047" , 
  outpin "iSlice__398__" Y ,
  inpin "iSlice__276__" F3 ,
  pip CLB_X9Y28 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y28 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X9Y28 BEST_LOGIC_OUTS5 -> IMUX_B9 , 
  ;
net "s_tx_fsm_cmp_eq000060" , 
  outpin "iSlice__398__" X ,
  inpin "iSlice__276__" F2 ,
  pip CLB_X9Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y28 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X9Y28 BEST_LOGIC_OUTS1 -> IMUX_B10 , 
  ;
net "s_tx_fsm_cmp_eq0001112" , 
  outpin "iSlice__287__" X ,
  inpin "iSlice__343__" G3 ,
  inpin "iSlice__416__" F2 ,
  pip CLB_X11Y29 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X12Y29 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y29 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X11Y29 BEST_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X12Y29 OMUX_E8 -> E2BEG4 , 
  pip INT_X12Y29 OMUX_E8 -> IMUX_B10 , 
  pip INT_X14Y29 E2END4 -> IMUX_B5 , 
  ;
net "s_tx_fsm_cmp_eq0001121" , 
  outpin "iSlice__418__" X ,
  inpin "iSlice__343__" G1 ,
  inpin "iSlice__416__" F4 ,
  pip CLB_X11Y26 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X12Y29 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y29 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X11Y26 BEST_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X12Y27 OMUX_EN8 -> N2BEG0 , 
  pip INT_X12Y28 N2MID0 -> E2BEG0 , 
  pip INT_X12Y29 N2END0 -> IMUX_B8 , 
  pip INT_X14Y27 E2END_S0 -> N2BEG9 , 
  pip INT_X14Y29 N2END9 -> IMUX_B7 , 
  ;
net "s_tx_fsm_cmp_eq0001144" , 
  outpin "iSlice__416__" Y ,
  inpin "iSlice__343__" G2 ,
  inpin "iSlice__416__" F3 ,
  pip CLB_X12Y29 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X12Y29 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X14Y29 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X12Y29 BEST_LOGIC_OUTS4 -> BYP_INT_B2 , 
  pip INT_X12Y29 BEST_LOGIC_OUTS4 -> E2BEG0 , 
  pip INT_X12Y29 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X12Y29 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y29 BYP_BOUNCE0 -> IMUX_B6 , 
  pip INT_X14Y29 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X14Y29 E2END0 -> BYP_INT_B0 , 
  ;
net "s_tx_fsm_cmp_eq0007" , 
  outpin "iSlice__282__" X ,
  inpin "iSlice__112__" F4 ,
  inpin "iSlice__309__" F4 ,
  inpin "iSlice__406__" F4 ,
  pip CLB_X11Y23 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X11Y31 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X7Y30 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X10Y30 OMUX_WS1 -> W2BEG7 , 
  pip INT_X11Y23 S2MID2 -> IMUX_B12 , 
  pip INT_X11Y24 S6END2 -> S2BEG2 , 
  pip INT_X11Y30 OMUX_S0 -> IMUX_B8 , 
  pip INT_X11Y30 OMUX_S4 -> S6BEG2 , 
  pip INT_X11Y31 BEST_LOGIC_OUTS1 -> OMUX0 , 
  pip INT_X11Y31 BEST_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X11Y31 BEST_LOGIC_OUTS1 -> OMUX4 , 
  pip INT_X7Y30 W2MID7 -> IMUX_B27 , 
  pip INT_X8Y30 W2END7 -> W2BEG7 , 
  ;
net "s_tx_fsm_cmp_eq0010" , 
  outpin "iSlice__289__" X ,
  inpin "iSlice__112__" G4 ,
  inpin "iSlice__338__" F1 ,
  inpin "iSlice__339__" G4 ,
  pip CLB_X11Y30 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X12Y25 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y31 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X7Y30 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X11Y30 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X11Y30 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X11Y30 W2END4 -> BYP_INT_B4 , 
  pip INT_X12Y25 W2END8 -> IMUX_B19 , 
  pip INT_X13Y30 OMUX_WS1 -> W2BEG4 , 
  pip INT_X14Y25 S6END9 -> W2BEG8 , 
  pip INT_X14Y31 BEST_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X14Y31 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  pip INT_X14Y31 BEST_LOGIC_OUTS0 -> W6BEG8 , 
  pip INT_X7Y30 S2MID8 -> IMUX_B19 , 
  pip INT_X7Y31 W2MID8 -> S2BEG8 , 
  pip INT_X8Y31 W6END8 -> W2BEG8 , 
  ;
net "s_uart_rx_stb_read_data" , 
  outpin "iSlice__559__" YQ ,
  inpin "iSlice__340__" F1 ,
  pip CLB_BUFFER_X15Y50 CLB_BUFFER_IE6A6 -> CLB_BUFFER_E6A6 , 
  pip CLB_X13Y43 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X22Y51 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X13Y43 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X14Y44 OMUX_NE12 -> N6BEG5 , 
  pip INT_X14Y50 N6END5 -> E6BEG6 , 
  pip INT_X20Y50 E6END6 -> E2BEG6 , 
  pip INT_X22Y50 E2END6 -> N2BEG5 , 
  pip INT_X22Y51 BYP_BOUNCE3 -> IMUX_B15 , 
  pip INT_X22Y51 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X22Y51 N2MID5 -> BYP_INT_B3 , 
  ;
net "s_uart_tx_add<0>" , 
  outpin "iSlice__110__" XQ ,
  inpin "iSlice__110__" F4 ,
  inpin "iSlice__532__" BX ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2MID0 -> CLB_BUFFER_E2MID0 , 
  pip CLB_X16Y26 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X7Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X7Y26 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X14Y26 E6END0 -> E2BEG0 , 
  pip INT_X16Y26 E2END0 -> BYP_INT_B2 , 
  pip INT_X7Y26 OMUX2 -> IMUX_B8 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X8Y26 OMUX_E2 -> E6BEG0 , 
  ;
net "s_uart_tx_add<10>" , 
  outpin "iSlice__110__" YQ ,
  inpin "iSlice__110__" G4 ,
  inpin "iSlice__528__" BX ,
  pip CLB_X7Y26 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X7Y26 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X8Y26 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X7Y26 BOUNCE0 -> IMUX_B0 , 
  pip INT_X7Y26 OMUX5 -> BOUNCE0 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X8Y26 OMUX_E13 -> BYP_INT_B7 , 
  ;
net "s_uart_tx_add<11>" , 
  outpin "iSlice__113__" XQ ,
  inpin "iSlice__113__" F2 ,
  inpin "iSlice__526__" BY ,
  pip CLB_X7Y25 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X7Y25 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X8Y25 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X7Y25 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X7Y25 BYP_BOUNCE7 -> IMUX_B25 , 
  pip INT_X7Y25 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X7Y25 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X7Y25 OMUX9 -> BYP_INT_B3 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS2 -> OMUX7 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  pip INT_X8Y25 OMUX_E7 -> BYP_INT_B6 , 
  ;
net "s_uart_tx_add<12>" , 
  outpin "iSlice__113__" YQ ,
  inpin "iSlice__113__" G2 ,
  inpin "iSlice__530__" BY ,
  pip CLB_X11Y25 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X7Y25 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X7Y25 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X10Y25 E2END4 -> E2BEG4 , 
  pip INT_X11Y25 E2MID4 -> BYP_INT_B4 , 
  pip INT_X7Y25 OMUX6 -> IMUX_B17 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X8Y25 OMUX_E8 -> E2BEG4 , 
  ;
net "s_uart_tx_add<13>" , 
  outpin "iSlice__109__" XQ ,
  inpin "iSlice__109__" F2 ,
  inpin "iSlice__525__" BX ,
  pip CLB_X7Y27 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X7Y27 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X7Y27 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X7Y27 BYP_BOUNCE5 -> IMUX_B14 , 
  pip INT_X7Y27 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X7Y27 OMUX13 -> BYP_INT_B5 , 
  pip INT_X7Y27 OMUX13 -> BYP_INT_B7 , 
  pip INT_X7Y27 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  ;
net "s_uart_tx_add<14>" , 
  outpin "iSlice__109__" YQ ,
  inpin "iSlice__109__" G3 ,
  inpin "iSlice__547__" BX ,
  pip CLB_X7Y26 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X7Y27 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X7Y27 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X7Y26 OMUX_S5 -> BYP_INT_B7 , 
  pip INT_X7Y27 BOUNCE1 -> IMUX_B5 , 
  pip INT_X7Y27 OMUX5 -> BOUNCE1 , 
  pip INT_X7Y27 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "s_uart_tx_add<15>" , 
  outpin "iSlice__108__" XQ ,
  inpin "iSlice__108__" F4 ,
  inpin "iSlice__547__" BY ,
  pip CLB_X7Y25 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X7Y25 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X7Y26 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X7Y25 N2BEG7 -> IMUX_B31 , 
  pip INT_X7Y25 OMUX11 -> N2BEG7 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X7Y26 OMUX_N11 -> BYP_INT_B3 , 
  ;
net "s_uart_tx_add<1>" , 
  outpin "iSlice__108__" YQ ,
  inpin "iSlice__108__" G2 ,
  inpin "iSlice__531__" BY ,
  pip CLB_X13Y25 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X7Y25 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X7Y25 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X13Y25 E6END2 -> W2BEG2 , 
  pip INT_X13Y25 W2BEG2 -> BYP_INT_B4 , 
  pip INT_X7Y25 OMUX4 -> E6BEG2 , 
  pip INT_X7Y25 OMUX4 -> W2BEG2 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X7Y25 W2BEG2 -> IMUX_B21 , 
  ;
net "s_uart_tx_add<2>" , 
  outpin "iSlice__107__" XQ ,
  inpin "iSlice__107__" F4 ,
  inpin "iSlice__528__" BY ,
  pip CLB_X7Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X7Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X8Y26 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X7Y26 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X7Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X7Y26 OMUX9 -> BYP_INT_B1 , 
  pip INT_X7Y26 OMUX9 -> E2BEG6 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  pip INT_X8Y26 E2MID6 -> BYP_INT_B3 , 
  ;
net "s_uart_tx_add<3>" , 
  outpin "iSlice__107__" YQ ,
  inpin "iSlice__107__" G4 ,
  inpin "iSlice__529__" BY ,
  pip CLB_X7Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X7Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X8Y26 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip INT_X7Y26 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X7Y26 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X7Y26 OMUX6 -> BYP_INT_B4 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X8Y26 OMUX_E7 -> BYP_INT_B4 , 
  ;
net "s_uart_tx_add<4>" , 
  outpin "iSlice__106__" XQ ,
  inpin "iSlice__106__" F1 ,
  inpin "iSlice__527__" BX ,
  pip CLB_X7Y23 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X7Y23 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X9Y23 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X7Y23 OMUX13 -> IMUX_B15 , 
  pip INT_X7Y23 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X7Y23 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X8Y23 OMUX_E2 -> E2BEG0 , 
  pip INT_X9Y23 E2MID0 -> BYP_INT_B2 , 
  ;
net "s_uart_tx_add<5>" , 
  outpin "iSlice__105__" YQ ,
  inpin "iSlice__105__" G3 ,
  inpin "iSlice__526__" BX ,
  pip CLB_X7Y25 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X7Y25 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X8Y25 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X7Y25 BOUNCE1 -> IMUX_B5 , 
  pip INT_X7Y25 OMUX5 -> BOUNCE1 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X8Y25 OMUX_E2 -> BYP_INT_B2 , 
  ;
net "s_uart_tx_add<6>" , 
  outpin "iSlice__106__" YQ ,
  inpin "iSlice__106__" G3 ,
  inpin "iSlice__527__" BY ,
  pip CLB_X7Y23 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X7Y23 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y23 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X7Y23 OMUX6 -> IMUX_B5 , 
  pip INT_X7Y23 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  pip INT_X7Y23 SECONDARY_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X8Y23 OMUX_E7 -> E2BEG4 , 
  pip INT_X9Y23 E2MID4 -> BYP_INT_B6 , 
  ;
net "s_uart_tx_add<7>" , 
  outpin "iSlice__105__" XQ ,
  inpin "iSlice__105__" F1 ,
  inpin "iSlice__530__" BX ,
  pip CLB_X11Y25 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X7Y25 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X7Y25 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X10Y25 E2END8 -> E2BEG6 , 
  pip INT_X11Y25 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X11Y25 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X11Y25 E2MID6 -> BYP_INT_B1 , 
  pip INT_X7Y25 OMUX13 -> IMUX_B15 , 
  pip INT_X7Y25 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X8Y25 OMUX_E13 -> E2BEG8 , 
  ;
net "s_uart_tx_add<8>" , 
  outpin "iSlice__104__" XQ ,
  inpin "iSlice__104__" F3 ,
  inpin "iSlice__529__" BX ,
  pip CLB_X7Y27 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X7Y27 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X8Y26 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip INT_X7Y26 OMUX_S4 -> E2BEG1 , 
  pip INT_X7Y27 OMUX9 -> IMUX_B26 , 
  pip INT_X7Y27 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  pip INT_X7Y27 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  pip INT_X8Y26 E2MID1 -> BYP_INT_B0 , 
  ;
net "s_uart_tx_add<9>" , 
  outpin "iSlice__104__" YQ ,
  inpin "iSlice__104__" G3 ,
  inpin "iSlice__525__" BY ,
  pip CLB_X7Y27 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X7Y27 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X7Y27 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X7Y27 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X7Y27 BYP_BOUNCE0 -> IMUX_B18 , 
  pip INT_X7Y27 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X7Y27 OMUX2 -> BYP_INT_B0 , 
  pip INT_X7Y27 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  ;
net "s_uart_tx_data<0>" , 
  outpin "iSlice__114__" YQ ,
  inpin "iSlice__114__" G1 ,
  inpin "iSlice__546__" BX ,
  pip CLB_X18Y28 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X18Y29 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X18Y29 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X18Y28 OMUX_S0 -> BYP_INT_B0 , 
  pip INT_X18Y29 BOUNCE0 -> IMUX_B16 , 
  pip INT_X18Y29 OMUX5 -> BOUNCE0 , 
  pip INT_X18Y29 SECONDARY_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X18Y29 SECONDARY_LOGIC_OUTS6 -> OMUX5 , 
  ;
net "s_uart_tx_data<10>" , 
  outpin "iSlice__114__" XQ ,
  inpin "iSlice__114__" F4 ,
  inpin "iSlice__543__" BX ,
  pip CLB_X18Y27 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X18Y29 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X18Y29 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X18Y27 S2MID2 -> BYP_INT_B0 , 
  pip INT_X18Y28 OMUX_S4 -> S2BEG2 , 
  pip INT_X18Y29 OMUX13 -> IMUX_B27 , 
  pip INT_X18Y29 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X18Y29 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  ;
net "s_uart_tx_data<11>" , 
  outpin "iSlice__115__" YQ ,
  inpin "iSlice__115__" G2 ,
  inpin "iSlice__548__" BX ,
  pip CLB_X18Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X18Y26 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X18Y28 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X18Y26 OMUX9 -> IMUX_B2 , 
  pip INT_X18Y26 SECONDARY_LOGIC_OUTS4 -> OMUX11 , 
  pip INT_X18Y26 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  pip INT_X18Y27 OMUX_N11 -> N2BEG7 , 
  pip INT_X18Y28 N2MID7 -> BYP_INT_B7 , 
  ;
net "s_uart_tx_data<12>" , 
  outpin "iSlice__115__" XQ ,
  inpin "iSlice__115__" F2 ,
  inpin "iSlice__541__" BY ,
  pip CLB_X17Y28 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X18Y26 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X17Y27 OMUX_WN14 -> N2BEG6 , 
  pip INT_X17Y28 N2MID6 -> BYP_INT_B3 , 
  pip INT_X18Y26 BOUNCE2 -> IMUX_B10 , 
  pip INT_X18Y26 OMUX6 -> BOUNCE2 , 
  pip INT_X18Y26 SECONDARY_LOGIC_OUTS0 -> OMUX14 , 
  pip INT_X18Y26 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  ;
net "s_uart_tx_data<13>" , 
  outpin "iSlice__116__" YQ ,
  inpin "iSlice__116__" G2 ,
  inpin "iSlice__539__" BX ,
  pip CLB_X23Y25 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X26Y25 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X26Y25 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X23Y25 W2MID9 -> BYP_INT_B5 , 
  pip INT_X24Y25 W2END9 -> W2BEG9 , 
  pip INT_X26Y25 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X26Y25 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X26Y25 OMUX13 -> BYP_INT_B7 , 
  pip INT_X26Y25 OMUX13 -> W2BEG9 , 
  pip INT_X26Y25 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  ;
net "s_uart_tx_data<14>" , 
  outpin "iSlice__116__" XQ ,
  inpin "iSlice__116__" F2 ,
  inpin "iSlice__539__" BY ,
  pip CLB_X23Y25 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X26Y25 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X26Y25 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X23Y25 W2END6 -> BYP_INT_B1 , 
  pip INT_X25Y25 OMUX_W9 -> W2BEG6 , 
  pip INT_X26Y25 OMUX6 -> IMUX_B25 , 
  pip INT_X26Y25 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  pip INT_X26Y25 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  ;
net "s_uart_tx_data<15>" , 
  outpin "iSlice__117__" YQ ,
  inpin "iSlice__117__" G2 ,
  inpin "iSlice__542__" BY ,
  pip CLB_X19Y25 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y23 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y23 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X19Y24 W2END2 -> N2BEG4 , 
  pip INT_X19Y25 N2MID4 -> BYP_INT_B6 , 
  pip INT_X21Y24 W2END2 -> W2BEG2 , 
  pip INT_X23Y24 OMUX_WN14 -> W2BEG2 , 
  pip INT_X24Y23 OMUX6 -> IMUX_B21 , 
  pip INT_X24Y23 SECONDARY_LOGIC_OUTS7 -> OMUX14 , 
  pip INT_X24Y23 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  ;
net "s_uart_tx_data<16>" , 
  outpin "iSlice__117__" XQ ,
  inpin "iSlice__117__" F2 ,
  inpin "iSlice__538__" BX ,
  pip CLB_X19Y24 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X24Y23 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X24Y23 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X19Y24 W2END0 -> BYP_INT_B2 , 
  pip INT_X21Y24 W2END0 -> W2BEG0 , 
  pip INT_X23Y24 OMUX_NW10 -> W2BEG0 , 
  pip INT_X24Y23 BOUNCE1 -> IMUX_B29 , 
  pip INT_X24Y23 OMUX5 -> BOUNCE1 , 
  pip INT_X24Y23 SECONDARY_LOGIC_OUTS3 -> OMUX10 , 
  pip INT_X24Y23 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  ;
net "s_uart_tx_data<17>" , 
  outpin "iSlice__118__" YQ ,
  inpin "iSlice__118__" G2 ,
  inpin "iSlice__537__" BY ,
  pip CLB_X22Y25 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X27Y27 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X27Y27 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X22Y25 S2MID6 -> BYP_INT_B1 , 
  pip INT_X22Y26 W2END4 -> S2BEG6 , 
  pip INT_X24Y26 W2END4 -> W2BEG4 , 
  pip INT_X26Y26 OMUX_WS1 -> W2BEG4 , 
  pip INT_X27Y27 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X27Y27 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X27Y27 OMUX2 -> BYP_INT_B0 , 
  pip INT_X27Y27 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X27Y27 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  ;
net "s_uart_tx_data<18>" , 
  outpin "iSlice__118__" XQ ,
  inpin "iSlice__118__" F2 ,
  inpin "iSlice__533__" BY ,
  pip CLB_X21Y27 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X27Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X27Y27 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X20Y27 W6END6 -> E2BEG6 , 
  pip INT_X21Y27 E2MID6 -> BYP_INT_B3 , 
  pip INT_X26Y27 OMUX_W9 -> W6BEG6 , 
  pip INT_X27Y27 OMUX9 -> IMUX_B10 , 
  pip INT_X27Y27 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "s_uart_tx_data<19>" , 
  outpin "iSlice__119__" YQ ,
  inpin "iSlice__119__" G2 ,
  inpin "iSlice__534__" BX ,
  pip CLB_X19Y26 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X26Y27 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X26Y27 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X19Y26 BYP_BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X19Y26 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X19Y26 S2MID7 -> BYP_INT_B3 , 
  pip INT_X19Y27 W6END6 -> S2BEG7 , 
  pip INT_X25Y27 OMUX_W9 -> W6BEG6 , 
  pip INT_X26Y27 OMUX9 -> IMUX_B6 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "s_uart_tx_data<1>" , 
  outpin "iSlice__119__" XQ ,
  inpin "iSlice__119__" F4 ,
  inpin "iSlice__546__" BY ,
  pip CLB_X18Y28 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y27 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y27 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X18Y28 W2MID3 -> BYP_INT_B4 , 
  pip INT_X19Y28 W6END3 -> W2BEG3 , 
  pip INT_X25Y28 OMUX_NW10 -> W6BEG3 , 
  pip INT_X26Y27 OMUX2 -> IMUX_B12 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "s_uart_tx_data<20>" , 
  outpin "iSlice__120__" YQ ,
  inpin "iSlice__120__" G4 ,
  inpin "iSlice__540__" BY ,
  pip CLB_X21Y23 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X27Y23 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X27Y23 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X20Y23 W6END3 -> E2BEG3 , 
  pip INT_X21Y23 E2MID3 -> BYP_INT_B6 , 
  pip INT_X26Y23 OMUX_W6 -> W6BEG3 , 
  pip INT_X27Y23 BOUNCE3 -> IMUX_B23 , 
  pip INT_X27Y23 OMUX6 -> BOUNCE3 , 
  pip INT_X27Y23 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  ;
net "s_uart_tx_data<21>" , 
  outpin "iSlice__120__" XQ ,
  inpin "iSlice__120__" F4 ,
  inpin "iSlice__538__" BY ,
  pip CLB_X19Y24 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X27Y23 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X27Y23 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X19Y24 W2MID3 -> BYP_INT_B6 , 
  pip INT_X20Y24 W6END3 -> W2BEG3 , 
  pip INT_X26Y24 OMUX_NW10 -> W6BEG3 , 
  pip INT_X27Y23 OMUX13 -> IMUX_B31 , 
  pip INT_X27Y23 SECONDARY_LOGIC_OUTS3 -> OMUX10 , 
  pip INT_X27Y23 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  ;
net "s_uart_tx_data<22>" , 
  outpin "iSlice__121__" YQ ,
  inpin "iSlice__121__" G3 ,
  inpin "iSlice__537__" BX ,
  pip CLB_X22Y25 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X26Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X22Y25 W2MID9 -> BYP_INT_B5 , 
  pip INT_X23Y25 W2END7 -> W2BEG9 , 
  pip INT_X25Y25 OMUX_WS1 -> W2BEG7 , 
  pip INT_X26Y26 OMUX6 -> IMUX_B5 , 
  pip INT_X26Y26 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X26Y26 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  ;
net "s_uart_tx_data<23>" , 
  outpin "iSlice__121__" XQ ,
  inpin "iSlice__121__" F3 ,
  inpin "iSlice__542__" BX ,
  pip CLB_X19Y25 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X19Y25 S2MID0 -> BYP_INT_B2 , 
  pip INT_X19Y26 W6END_N9 -> S2BEG0 , 
  pip INT_X25Y25 OMUX_SW5 -> W6BEG9 , 
  pip INT_X26Y26 BOUNCE1 -> IMUX_B13 , 
  pip INT_X26Y26 OMUX5 -> BOUNCE1 , 
  pip INT_X26Y26 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  ;
net "s_uart_tx_data<24>" , 
  outpin "iSlice__122__" YQ ,
  inpin "iSlice__122__" G2 ,
  inpin "iSlice__535__" BY ,
  pip CLB_X21Y26 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X23Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X23Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X21Y26 W2END2 -> BYP_INT_B4 , 
  pip INT_X23Y26 OMUX4 -> W2BEG2 , 
  pip INT_X23Y26 OMUX9 -> IMUX_B6 , 
  pip INT_X23Y26 SECONDARY_LOGIC_OUTS5 -> OMUX4 , 
  pip INT_X23Y26 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "s_uart_tx_data<25>" , 
  outpin "iSlice__122__" XQ ,
  inpin "iSlice__122__" F4 ,
  inpin "iSlice__534__" BY ,
  pip CLB_X19Y26 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X23Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X23Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X19Y26 W2MID5 -> BYP_INT_B1 , 
  pip INT_X20Y26 W2END3 -> W2BEG5 , 
  pip INT_X22Y26 OMUX_W6 -> W2BEG3 , 
  pip INT_X23Y26 OMUX2 -> IMUX_B12 , 
  pip INT_X23Y26 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X23Y26 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  ;
net "s_uart_tx_data<26>" , 
  outpin "iSlice__123__" YQ ,
  inpin "iSlice__123__" G1 ,
  inpin "iSlice__536__" BX ,
  pip CLB_X17Y25 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X23Y27 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y27 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X17Y25 BYP_BOUNCE4 -> BYP_INT_B2 , 
  pip INT_X17Y25 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X17Y25 S2END3 -> BYP_INT_B4 , 
  pip INT_X17Y27 W6END2 -> S2BEG3 , 
  pip INT_X23Y27 OMUX2 -> IMUX_B20 , 
  pip INT_X23Y27 OMUX6 -> W6BEG2 , 
  pip INT_X23Y27 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X23Y27 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  ;
net "s_uart_tx_data<27>" , 
  outpin "iSlice__123__" XQ ,
  inpin "iSlice__123__" F3 ,
  inpin "iSlice__531__" BX ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W2MID6 -> CLB_BUFFER_IW2MID6 , 
  pip CLB_X13Y25 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X23Y27 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y27 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X13Y25 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X13Y25 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X13Y25 W2MID6 -> BYP_INT_B1 , 
  pip INT_X14Y25 S2END8 -> W2BEG6 , 
  pip INT_X14Y27 W2END6 -> S2BEG8 , 
  pip INT_X16Y27 W6END6 -> W2BEG6 , 
  pip INT_X22Y27 OMUX_W9 -> W6BEG6 , 
  pip INT_X23Y27 OMUX9 -> IMUX_B30 , 
  pip INT_X23Y27 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  ;
net "s_uart_tx_data<28>" , 
  outpin "iSlice__127__" YQ ,
  inpin "iSlice__127__" G3 ,
  inpin "iSlice__532__" BY ,
  pip CLB_X16Y26 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X22Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X22Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X16Y26 W2BEG2 -> BYP_INT_B6 , 
  pip INT_X16Y26 W6END2 -> W2BEG2 , 
  pip INT_X22Y26 OMUX6 -> IMUX_B5 , 
  pip INT_X22Y26 OMUX6 -> W6BEG2 , 
  pip INT_X22Y26 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  ;
net "s_uart_tx_data<29>" , 
  outpin "iSlice__127__" XQ ,
  inpin "iSlice__127__" F2 ,
  inpin "iSlice__536__" BY ,
  pip CLB_X17Y25 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X22Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X22Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X17Y25 W2END4 -> BYP_INT_B6 , 
  pip INT_X19Y25 W2END4 -> W2BEG4 , 
  pip INT_X21Y25 OMUX_WS1 -> W2BEG4 , 
  pip INT_X22Y26 OMUX9 -> IMUX_B14 , 
  pip INT_X22Y26 SECONDARY_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X22Y26 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "s_uart_tx_data<2>" , 
  outpin "iSlice__124__" YQ ,
  inpin "iSlice__124__" G2 ,
  inpin "iSlice__545__" BX ,
  pip CLB_X21Y26 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X27Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X27Y28 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X21Y26 S2MID1 -> BYP_INT_B2 , 
  pip INT_X21Y27 W6END0 -> S2BEG1 , 
  pip INT_X27Y27 OMUX_S0 -> W6BEG0 , 
  pip INT_X27Y28 OMUX6 -> IMUX_B17 , 
  pip INT_X27Y28 SECONDARY_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X27Y28 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  ;
net "s_uart_tx_data<30>" , 
  outpin "iSlice__124__" XQ ,
  inpin "iSlice__124__" F3 ,
  inpin "iSlice__535__" BX ,
  pip CLB_X21Y26 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X27Y28 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X27Y28 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X20Y26 S2END7 -> E2BEG5 , 
  pip INT_X20Y28 W6END6 -> S2BEG7 , 
  pip INT_X21Y26 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X21Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X21Y26 E2MID5 -> BYP_INT_B1 , 
  pip INT_X26Y28 OMUX_W9 -> W6BEG6 , 
  pip INT_X27Y28 OMUX9 -> IMUX_B26 , 
  pip INT_X27Y28 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  ;
net "s_uart_tx_data<31>" , 
  outpin "iSlice__125__" YQ ,
  inpin "iSlice__125__" G3 ,
  inpin "iSlice__533__" BX ,
  pip CLB_X21Y27 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X22Y27 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X22Y27 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X21Y27 OMUX_W14 -> BYP_INT_B7 , 
  pip INT_X22Y27 OMUX9 -> IMUX_B22 , 
  pip INT_X22Y27 SECONDARY_LOGIC_OUTS7 -> OMUX14 , 
  pip INT_X22Y27 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  ;
net "s_uart_tx_data<3>" , 
  outpin "iSlice__125__" XQ ,
  inpin "iSlice__125__" F1 ,
  inpin "iSlice__543__" BY ,
  pip CLB_X18Y27 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X22Y27 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X22Y27 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X18Y27 W2MID3 -> BYP_INT_B4 , 
  pip INT_X19Y27 W2END3 -> W2BEG3 , 
  pip INT_X21Y27 OMUX_W6 -> W2BEG3 , 
  pip INT_X22Y27 OMUX2 -> IMUX_B28 , 
  pip INT_X22Y27 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X22Y27 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "s_uart_tx_data<4>" , 
  outpin "iSlice__126__" YQ ,
  inpin "iSlice__126__" G1 ,
  inpin "iSlice__544__" BX ,
  pip CLB_X21Y25 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X24Y25 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y25 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X21Y25 W2END1 -> BYP_INT_B2 , 
  pip INT_X23Y25 OMUX_W1 -> W2BEG1 , 
  pip INT_X24Y25 OMUX2 -> IMUX_B20 , 
  pip INT_X24Y25 SECONDARY_LOGIC_OUTS7 -> OMUX1 , 
  pip INT_X24Y25 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  ;
net "s_uart_tx_data<5>" , 
  outpin "iSlice__126__" XQ ,
  inpin "iSlice__126__" F4 ,
  inpin "iSlice__544__" BY ,
  pip CLB_X21Y25 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y25 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y25 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X21Y25 W2END3 -> BYP_INT_B6 , 
  pip INT_X23Y25 OMUX_W6 -> W2BEG3 , 
  pip INT_X24Y25 OMUX13 -> IMUX_B31 , 
  pip INT_X24Y25 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X24Y25 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "s_uart_tx_data<6>" , 
  outpin "iSlice__128__" YQ ,
  inpin "iSlice__128__" G1 ,
  inpin "iSlice__545__" BY ,
  pip CLB_X21Y26 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y27 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X21Y26 W2END4 -> BYP_INT_B6 , 
  pip INT_X23Y26 W2END4 -> W2BEG4 , 
  pip INT_X25Y26 OMUX_WS1 -> W2BEG4 , 
  pip INT_X26Y27 OMUX13 -> IMUX_B3 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  ;
net "s_uart_tx_data<7>" , 
  outpin "iSlice__128__" XQ ,
  inpin "iSlice__128__" F3 ,
  inpin "iSlice__540__" BX ,
  pip CLB_X21Y23 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X26Y27 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X21Y23 W2END1 -> BYP_INT_B2 , 
  pip INT_X23Y23 S2END3 -> W2BEG1 , 
  pip INT_X23Y25 S2END5 -> S2BEG3 , 
  pip INT_X23Y27 W2END3 -> S2BEG5 , 
  pip INT_X25Y27 OMUX_W6 -> W2BEG3 , 
  pip INT_X26Y27 OMUX6 -> IMUX_B9 , 
  pip INT_X26Y27 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  ;
net "s_uart_tx_data<8>" , 
  outpin "iSlice__129__" YQ ,
  inpin "iSlice__129__" G3 ,
  inpin "iSlice__548__" BY ,
  pip CLB_X18Y28 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X18Y28 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X18Y28 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X18Y28 BOUNCE1 -> BYP_INT_B6 , 
  pip INT_X18Y28 BOUNCE1 -> IMUX_B5 , 
  pip INT_X18Y28 BYP_BOUNCE5 -> BYP_INT_B3 , 
  pip INT_X18Y28 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X18Y28 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X18Y28 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X18Y28 OMUX5 -> BOUNCE1 , 
  pip INT_X18Y28 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "s_uart_tx_data<9>" , 
  outpin "iSlice__129__" XQ ,
  inpin "iSlice__129__" F1 ,
  inpin "iSlice__541__" BX ,
  pip CLB_X17Y28 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X18Y28 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X18Y28 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X17Y28 OMUX_W14 -> BYP_INT_B7 , 
  pip INT_X18Y28 OMUX13 -> IMUX_B15 , 
  pip INT_X18Y28 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X18Y28 SECONDARY_LOGIC_OUTS1 -> OMUX14 , 
  ;
net "s_uart_tx_data_0_cmp_eq0000" , 
  outpin "iSlice__469__" X ,
  inpin "iSlice__438__" G2 ,
  inpin "iSlice__440__" F4 ,
  inpin "iSlice__441__" F3 ,
  inpin "iSlice__442__" G2 ,
  inpin "iSlice__443__" F3 ,
  inpin "iSlice__444__" G3 ,
  inpin "iSlice__447__" F4 ,
  inpin "iSlice__450__" G2 ,
  inpin "iSlice__470__" G1 ,
  pip CLB_X17Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X19Y26 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y32 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X24Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X24Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X24Y31 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y32 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X24Y33 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X27Y30 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X28Y32 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X17Y28 S2END3 -> E2BEG1 , 
  pip INT_X17Y30 BEST_LOGIC_OUTS3 -> E6BEG2 , 
  pip INT_X17Y30 BEST_LOGIC_OUTS3 -> S2BEG3 , 
  pip INT_X19Y26 S2END0 -> IMUX_B20 , 
  pip INT_X19Y28 E2END1 -> S2BEG0 , 
  pip INT_X23Y30 E6END2 -> E2BEG2 , 
  pip INT_X23Y30 E6END2 -> E6BEG2 , 
  pip INT_X23Y30 E6END2 -> N2BEG2 , 
  pip INT_X23Y32 N2END2 -> E2BEG3 , 
  pip INT_X23Y32 N2END2 -> IMUX_B17 , 
  pip INT_X24Y28 W2END0 -> IMUX_B8 , 
  pip INT_X24Y30 E2MID2 -> IMUX_B8 , 
  pip INT_X24Y30 E2MID2 -> N2BEG2 , 
  pip INT_X24Y31 N2MID2 -> IMUX_B21 , 
  pip INT_X24Y32 E2MID3 -> IMUX_B13 , 
  pip INT_X24Y32 E2MID3 -> N2BEG3 , 
  pip INT_X24Y33 N2MID3 -> IMUX_B1 , 
  pip INT_X26Y28 S2END2 -> W2BEG0 , 
  pip INT_X26Y30 E6MID2 -> S2BEG2 , 
  pip INT_X27Y30 W2END2 -> IMUX_B17 , 
  pip INT_X28Y30 W2MID2 -> N2BEG2 , 
  pip INT_X28Y32 N2END2 -> IMUX_B13 , 
  pip INT_X29Y30 E6END2 -> W2BEG2 , 
  ;
net "s_uart_tx_data_0_cmp_eq0001" , 
  outpin "iSlice__463__" Y ,
  inpin "iSlice__355__" G1 ,
  inpin "iSlice__356__" G2 ,
  inpin "iSlice__357__" F3 ,
  inpin "iSlice__357__" G3 ,
  inpin "iSlice__358__" F3 ,
  inpin "iSlice__358__" G3 ,
  inpin "iSlice__359__" F4 ,
  inpin "iSlice__359__" G4 ,
  inpin "iSlice__360__" F4 ,
  inpin "iSlice__360__" G4 ,
  inpin "iSlice__361__" F1 ,
  inpin "iSlice__361__" G1 ,
  inpin "iSlice__362__" F1 ,
  inpin "iSlice__362__" G1 ,
  inpin "iSlice__363__" F4 ,
  inpin "iSlice__363__" G4 ,
  inpin "iSlice__364__" F2 ,
  inpin "iSlice__364__" G2 ,
  inpin "iSlice__365__" F3 ,
  inpin "iSlice__366__" F4 ,
  inpin "iSlice__366__" G4 ,
  inpin "iSlice__367__" F2 ,
  inpin "iSlice__368__" F3 ,
  inpin "iSlice__368__" G3 ,
  inpin "iSlice__433__" G3 ,
  inpin "iSlice__437__" G4 ,
  inpin "iSlice__438__" F4 ,
  inpin "iSlice__439__" G1 ,
  inpin "iSlice__442__" F1 ,
  inpin "iSlice__444__" F3 ,
  inpin "iSlice__445__" G4 ,
  inpin "iSlice__450__" F1 ,
  pip CLB_X17Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X17Y27 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y27 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X18Y30 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X19Y35 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X23Y31 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X23Y32 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X23Y33 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y29 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y29 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X24Y31 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y32 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y33 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X26Y31 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X26Y31 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X26Y32 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y32 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y34 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X26Y34 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X27Y29 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X27Y29 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X27Y29 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X27Y29 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X27Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X27Y30 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X27Y30 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X27Y30 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X27Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X27Y31 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X27Y31 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X27Y31 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X27Y34 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X27Y34 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X17Y27 S2END6 -> IMUX_B10 , 
  pip INT_X17Y27 S2END6 -> IMUX_B22 , 
  pip INT_X17Y27 S2END6 -> IMUX_B26 , 
  pip INT_X17Y29 OMUX_SW5 -> S2BEG6 , 
  pip INT_X18Y30 BEST_LOGIC_OUTS4 -> E6BEG0 , 
  pip INT_X18Y30 BEST_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X18Y30 BEST_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X19Y31 OMUX_NE12 -> N2BEG5 , 
  pip INT_X19Y33 N2END5 -> E2BEG6 , 
  pip INT_X19Y33 N2END5 -> N2BEG7 , 
  pip INT_X19Y35 N2END7 -> IMUX_B7 , 
  pip INT_X21Y33 E2END6 -> E2BEG6 , 
  pip INT_X23Y31 W2MID0 -> IMUX_B4 , 
  pip INT_X23Y32 W2MID1 -> IMUX_B24 , 
  pip INT_X23Y33 E2END6 -> E2BEG4 , 
  pip INT_X23Y33 E2END6 -> IMUX_B6 , 
  pip INT_X24Y29 S2MID0 -> IMUX_B0 , 
  pip INT_X24Y29 S2MID0 -> IMUX_B8 , 
  pip INT_X24Y30 E6END0 -> N2BEG0 , 
  pip INT_X24Y30 E6END0 -> S2BEG0 , 
  pip INT_X24Y31 N2MID0 -> E2BEG0 , 
  pip INT_X24Y31 N2MID0 -> IMUX_B28 , 
  pip INT_X24Y31 N2MID0 -> W2BEG0 , 
  pip INT_X24Y32 N2END0 -> IMUX_B0 , 
  pip INT_X24Y32 N2END0 -> W2BEG1 , 
  pip INT_X24Y33 E2MID4 -> IMUX_B9 , 
  pip INT_X25Y33 E2END4 -> E2BEG4 , 
  pip INT_X26Y30 E2END_S0 -> E2BEG8 , 
  pip INT_X26Y31 E2END0 -> E2BEG0 , 
  pip INT_X26Y31 S2END4 -> E2BEG2 , 
  pip INT_X26Y31 S2END4 -> IMUX_B1 , 
  pip INT_X26Y31 S2END4 -> IMUX_B9 , 
  pip INT_X26Y32 S2MID4 -> IMUX_B13 , 
  pip INT_X26Y32 S2MID4 -> IMUX_B5 , 
  pip INT_X26Y33 E2MID4 -> N2BEG4 , 
  pip INT_X26Y33 E2MID4 -> S2BEG4 , 
  pip INT_X26Y34 N2MID4 -> IMUX_B21 , 
  pip INT_X26Y34 N2MID4 -> IMUX_B29 , 
  pip INT_X27Y29 S2END2 -> IMUX_B0 , 
  pip INT_X27Y29 S2END2 -> IMUX_B20 , 
  pip INT_X27Y29 S2END2 -> IMUX_B28 , 
  pip INT_X27Y29 S2END2 -> IMUX_B8 , 
  pip INT_X27Y30 E2MID8 -> IMUX_B27 , 
  pip INT_X27Y30 S2MID2 -> IMUX_B0 , 
  pip INT_X27Y30 S2MID2 -> IMUX_B20 , 
  pip INT_X27Y30 S2MID2 -> IMUX_B28 , 
  pip INT_X27Y30 S2MID2 -> IMUX_B8 , 
  pip INT_X27Y31 E2MID0 -> IMUX_B16 , 
  pip INT_X27Y31 E2MID2 -> IMUX_B0 , 
  pip INT_X27Y31 E2MID2 -> IMUX_B8 , 
  pip INT_X27Y31 E2MID2 -> S2BEG2 , 
  pip INT_X27Y33 E2END4 -> N2BEG3 , 
  pip INT_X27Y34 N2MID3 -> IMUX_B13 , 
  pip INT_X27Y34 N2MID3 -> IMUX_B5 , 
  ;
net "s_uart_tx_data_0_cmp_eq0002" , 
  outpin "iSlice__61__" XMUX ,
  inpin "iSlice__439__" F2 ,
  inpin "iSlice__440__" G2 ,
  inpin "iSlice__441__" G3 ,
  inpin "iSlice__443__" G2 ,
  inpin "iSlice__445__" F2 ,
  inpin "iSlice__446__" F2 ,
  inpin "iSlice__446__" G2 ,
  inpin "iSlice__447__" G2 ,
  inpin "iSlice__451__" F2 ,
  inpin "iSlice__451__" G2 ,
  inpin "iSlice__452__" F3 ,
  inpin "iSlice__452__" G3 ,
  inpin "iSlice__453__" F2 ,
  inpin "iSlice__453__" G2 ,
  inpin "iSlice__454__" F4 ,
  inpin "iSlice__454__" G4 ,
  inpin "iSlice__455__" F2 ,
  inpin "iSlice__455__" G2 ,
  inpin "iSlice__456__" F4 ,
  inpin "iSlice__456__" G3 ,
  inpin "iSlice__457__" F2 ,
  inpin "iSlice__457__" G2 ,
  inpin "iSlice__458__" F1 ,
  inpin "iSlice__458__" G2 ,
  inpin "iSlice__459__" F4 ,
  inpin "iSlice__459__" G4 ,
  inpin "iSlice__460__" F4 ,
  inpin "iSlice__460__" G2 ,
  inpin "iSlice__461__" F3 ,
  inpin "iSlice__461__" G3 ,
  inpin "iSlice__462__" F2 ,
  inpin "iSlice__462__" G2 ,
  pip CLB_X14Y28 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X23Y33 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X23Y33 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X24Y28 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X24Y30 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X24Y32 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y32 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y34 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y34 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X26Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X26Y28 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X26Y30 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X26Y30 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y30 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X26Y30 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X26Y31 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y31 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X26Y32 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X26Y32 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X26Y34 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y34 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X27Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X27Y28 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X27Y31 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X27Y32 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X27Y32 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X27Y33 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X27Y33 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X27Y34 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X27Y34 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X28Y31 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X28Y31 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X28Y32 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X14Y28 HALF_OMUX_TOP0 -> OMUX13 , 
  pip INT_X15Y28 OMUX_E13 -> LH24 , 
  pip INT_X21Y28 LH18 -> E6BEG6 , 
  pip INT_X23Y33 S2MID8 -> IMUX_B19 , 
  pip INT_X23Y33 S2MID8 -> IMUX_B27 , 
  pip INT_X23Y34 W2END6 -> S2BEG8 , 
  pip INT_X24Y28 E6MID6 -> N2BEG6 , 
  pip INT_X24Y28 E6MID6 -> S2BEG6 , 
  pip INT_X24Y28 S2BEG6 -> IMUX_B2 , 
  pip INT_X24Y30 N2END6 -> IMUX_B2 , 
  pip INT_X24Y30 N2END6 -> N2BEG6 , 
  pip INT_X24Y32 N2END6 -> IMUX_B10 , 
  pip INT_X24Y32 N2END6 -> IMUX_B6 , 
  pip INT_X24Y34 W2MID6 -> IMUX_B22 , 
  pip INT_X24Y34 W2MID6 -> IMUX_B30 , 
  pip INT_X25Y34 W2END4 -> W2BEG6 , 
  pip INT_X26Y28 W2MID6 -> IMUX_B18 , 
  pip INT_X26Y28 W2MID6 -> IMUX_B26 , 
  pip INT_X26Y28 W2MID6 -> N2BEG6 , 
  pip INT_X26Y30 N2END6 -> IMUX_B10 , 
  pip INT_X26Y30 N2END6 -> IMUX_B14 , 
  pip INT_X26Y30 N2END6 -> IMUX_B2 , 
  pip INT_X26Y30 N2END6 -> IMUX_B6 , 
  pip INT_X26Y30 N2END6 -> N2BEG6 , 
  pip INT_X26Y31 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X26Y31 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X26Y31 N2MID6 -> IMUX_B6 , 
  pip INT_X26Y31 W2MID4 -> BYP_INT_B4 , 
  pip INT_X26Y32 N2END6 -> IMUX_B10 , 
  pip INT_X26Y32 N2END6 -> IMUX_B2 , 
  pip INT_X26Y34 BOUNCE2 -> IMUX_B14 , 
  pip INT_X26Y34 BOUNCE2 -> IMUX_B6 , 
  pip INT_X26Y34 N2BEG4 -> BOUNCE2 , 
  pip INT_X26Y34 W2MID4 -> N2BEG4 , 
  pip INT_X27Y28 E6END6 -> W2BEG6 , 
  pip INT_X27Y28 LH12 -> N6BEG4 , 
  pip INT_X27Y28 W2BEG6 -> IMUX_B10 , 
  pip INT_X27Y28 W2BEG6 -> IMUX_B2 , 
  pip INT_X27Y31 N6MID4 -> E2BEG4 , 
  pip INT_X27Y31 N6MID4 -> W2BEG4 , 
  pip INT_X27Y31 W2BEG4 -> IMUX_B25 , 
  pip INT_X27Y32 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X27Y32 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X27Y32 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X27Y32 S2END4 -> BYP_INT_B6 , 
  pip INT_X27Y33 S2MID4 -> IMUX_B17 , 
  pip INT_X27Y33 S2MID4 -> IMUX_B25 , 
  pip INT_X27Y34 BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X27Y34 BOUNCE3 -> IMUX_B11 , 
  pip INT_X27Y34 BYP_BOUNCE5 -> IMUX_B2 , 
  pip INT_X27Y34 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X27Y34 N6END4 -> S2BEG4 , 
  pip INT_X27Y34 N6END4 -> W2BEG4 , 
  pip INT_X27Y34 S2BEG4 -> BOUNCE3 , 
  pip INT_X28Y31 BOUNCE2 -> IMUX_B22 , 
  pip INT_X28Y31 BOUNCE3 -> IMUX_B31 , 
  pip INT_X28Y31 E2MID4 -> BOUNCE2 , 
  pip INT_X28Y31 E2MID4 -> BOUNCE3 , 
  pip INT_X28Y31 E2MID4 -> N2BEG4 , 
  pip INT_X28Y32 N2MID4 -> IMUX_B5 , 
  ;
net "s_uart_tx_data_0_cmp_eq0003" , 
  outpin "iSlice__467__" Y ,
  inpin "iSlice__355__" G3 ,
  inpin "iSlice__356__" G4 ,
  inpin "iSlice__357__" F1 ,
  inpin "iSlice__357__" G1 ,
  inpin "iSlice__358__" F1 ,
  inpin "iSlice__358__" G1 ,
  inpin "iSlice__359__" F1 ,
  inpin "iSlice__359__" G1 ,
  inpin "iSlice__360__" F1 ,
  inpin "iSlice__360__" G1 ,
  inpin "iSlice__361__" F3 ,
  inpin "iSlice__361__" G3 ,
  inpin "iSlice__362__" F4 ,
  inpin "iSlice__362__" G4 ,
  inpin "iSlice__363__" F2 ,
  inpin "iSlice__363__" G2 ,
  inpin "iSlice__364__" F4 ,
  inpin "iSlice__364__" G4 ,
  inpin "iSlice__365__" F2 ,
  inpin "iSlice__366__" F3 ,
  inpin "iSlice__366__" G3 ,
  inpin "iSlice__367__" F3 ,
  inpin "iSlice__368__" F1 ,
  inpin "iSlice__368__" G1 ,
  inpin "iSlice__439__" F4 ,
  inpin "iSlice__440__" G4 ,
  inpin "iSlice__441__" G1 ,
  inpin "iSlice__443__" G1 ,
  inpin "iSlice__445__" F1 ,
  inpin "iSlice__446__" F4 ,
  inpin "iSlice__446__" G4 ,
  inpin "iSlice__447__" G3 ,
  pip CLB_X17Y27 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X17Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X19Y35 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X21Y30 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X23Y33 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y28 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y29 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X24Y29 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y30 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X24Y32 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y32 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X26Y31 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X26Y31 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y32 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X26Y32 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X26Y34 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y34 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X27Y29 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X27Y29 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X27Y29 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X27Y29 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X27Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X27Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X27Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X27Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X27Y31 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X27Y31 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X27Y31 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X27Y33 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X27Y33 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X27Y34 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X27Y34 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X28Y32 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X17Y27 S2END4 -> IMUX_B25 , 
  pip INT_X17Y27 S2END4 -> IMUX_B9 , 
  pip INT_X17Y29 W6MID4 -> S2BEG4 , 
  pip INT_X19Y35 S2MID3 -> IMUX_B5 , 
  pip INT_X19Y36 W2END1 -> S2BEG3 , 
  pip INT_X20Y29 OMUX_WS1 -> W6BEG4 , 
  pip INT_X21Y30 BEST_LOGIC_OUTS4 -> N6BEG1 , 
  pip INT_X21Y30 BEST_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X21Y30 BEST_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X21Y33 N6MID1 -> E2BEG1 , 
  pip INT_X21Y36 N6END1 -> W2BEG1 , 
  pip INT_X22Y29 OMUX_SE3 -> E2BEG3 , 
  pip INT_X23Y32 E2END_S1 -> E2BEG9 , 
  pip INT_X23Y33 E2END1 -> E2BEG1 , 
  pip INT_X23Y33 E2END1 -> IMUX_B4 , 
  pip INT_X24Y28 S2MID2 -> IMUX_B0 , 
  pip INT_X24Y29 E2END3 -> IMUX_B1 , 
  pip INT_X24Y29 E2END3 -> IMUX_B9 , 
  pip INT_X24Y29 E2END3 -> N2BEG2 , 
  pip INT_X24Y29 E2END3 -> S2BEG2 , 
  pip INT_X24Y30 N2MID2 -> IMUX_B1 , 
  pip INT_X24Y32 E2MID9 -> IMUX_B11 , 
  pip INT_X24Y32 E2MID9 -> IMUX_B7 , 
  pip INT_X25Y32 E2END_S1 -> E2BEG9 , 
  pip INT_X26Y31 W2MID8 -> IMUX_B11 , 
  pip INT_X26Y31 W2MID8 -> IMUX_B3 , 
  pip INT_X26Y32 E2MID9 -> IMUX_B15 , 
  pip INT_X26Y32 E2MID9 -> IMUX_B7 , 
  pip INT_X26Y32 E2MID9 -> N2BEG9 , 
  pip INT_X26Y34 N2END9 -> IMUX_B23 , 
  pip INT_X26Y34 N2END9 -> IMUX_B31 , 
  pip INT_X27Y29 S2MID6 -> IMUX_B10 , 
  pip INT_X27Y29 S2MID6 -> IMUX_B2 , 
  pip INT_X27Y29 S2MID6 -> IMUX_B22 , 
  pip INT_X27Y29 S2MID6 -> IMUX_B30 , 
  pip INT_X27Y30 S2END8 -> IMUX_B11 , 
  pip INT_X27Y30 S2END8 -> IMUX_B23 , 
  pip INT_X27Y30 S2END8 -> IMUX_B3 , 
  pip INT_X27Y30 S2END8 -> IMUX_B31 , 
  pip INT_X27Y30 S2END8 -> S2BEG6 , 
  pip INT_X27Y31 S2MID8 -> IMUX_B11 , 
  pip INT_X27Y31 S2MID8 -> IMUX_B27 , 
  pip INT_X27Y31 S2MID8 -> IMUX_B3 , 
  pip INT_X27Y31 S2MID8 -> W2BEG8 , 
  pip INT_X27Y32 E2END9 -> E2BEG9 , 
  pip INT_X27Y32 E2END9 -> N2BEG8 , 
  pip INT_X27Y32 E2END9 -> S2BEG8 , 
  pip INT_X27Y33 N2MID8 -> IMUX_B19 , 
  pip INT_X27Y33 N2MID8 -> IMUX_B27 , 
  pip INT_X27Y34 N2END8 -> IMUX_B15 , 
  pip INT_X27Y34 N2END8 -> IMUX_B7 , 
  pip INT_X28Y32 E2MID9 -> IMUX_B7 , 
  ;
net "s_uart_tx_data_0_cmp_eq0004" , 
  outpin "iSlice__60__" XMUX ,
  inpin "iSlice__296__" F1 ,
  inpin "iSlice__297__" F4 ,
  inpin "iSlice__297__" G2 ,
  inpin "iSlice__298__" F2 ,
  inpin "iSlice__298__" G2 ,
  inpin "iSlice__299__" F3 ,
  inpin "iSlice__299__" G3 ,
  inpin "iSlice__300__" F4 ,
  inpin "iSlice__300__" G4 ,
  inpin "iSlice__301__" F4 ,
  inpin "iSlice__301__" G4 ,
  inpin "iSlice__302__" F2 ,
  inpin "iSlice__302__" G2 ,
  inpin "iSlice__303__" F3 ,
  inpin "iSlice__303__" G3 ,
  inpin "iSlice__304__" F2 ,
  inpin "iSlice__304__" G2 ,
  inpin "iSlice__305__" F2 ,
  inpin "iSlice__305__" G2 ,
  inpin "iSlice__306__" F1 ,
  inpin "iSlice__306__" G1 ,
  inpin "iSlice__307__" F2 ,
  inpin "iSlice__307__" G2 ,
  inpin "iSlice__308__" G3 ,
  inpin "iSlice__438__" G1 ,
  inpin "iSlice__440__" F2 ,
  inpin "iSlice__441__" F2 ,
  inpin "iSlice__442__" G4 ,
  inpin "iSlice__443__" F1 ,
  inpin "iSlice__444__" G1 ,
  inpin "iSlice__447__" F2 ,
  inpin "iSlice__450__" G3 ,
  pip CLB_BUFFER_X15Y31 CLB_BUFFER_IE2MID4 -> CLB_BUFFER_E2MID4 , 
  pip CLB_X13Y25 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip CLB_X18Y30 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X19Y35 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X23Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X23Y27 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X23Y32 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X24Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y29 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X24Y29 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y30 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y31 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y32 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y32 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y32 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y33 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X26Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X26Y28 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y28 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X26Y29 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X26Y29 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X27Y23 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X27Y23 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X27Y25 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X27Y25 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X27Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X27Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X27Y28 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X27Y28 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X27Y30 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X27Y30 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X27Y30 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X28Y32 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X13Y25 HALF_OMUX_BOT1 -> OMUX7 , 
  pip INT_X14Y25 OMUX_E7 -> N6BEG4 , 
  pip INT_X14Y31 N6END4 -> E2BEG4 , 
  pip INT_X16Y31 E2END4 -> E2BEG2 , 
  pip INT_X18Y30 BYP_BOUNCE0 -> IMUX_B18 , 
  pip INT_X18Y30 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X18Y30 S2MID1 -> BYP_INT_B0 , 
  pip INT_X18Y31 E2END2 -> N2BEG1 , 
  pip INT_X18Y31 E2END2 -> S2BEG1 , 
  pip INT_X18Y33 N2END1 -> E2BEG2 , 
  pip INT_X18Y33 N2END1 -> N2BEG1 , 
  pip INT_X18Y35 N2END1 -> E2BEG2 , 
  pip INT_X19Y35 E2MID2 -> IMUX_B28 , 
  pip INT_X20Y33 E2END2 -> E2BEG0 , 
  pip INT_X22Y32 E2END_S0 -> E2BEG8 , 
  pip INT_X23Y27 S2MID5 -> IMUX_B10 , 
  pip INT_X23Y27 S2MID5 -> IMUX_B2 , 
  pip INT_X23Y28 W2MID5 -> S2BEG5 , 
  pip INT_X23Y32 E2MID8 -> IMUX_B19 , 
  pip INT_X24Y28 S2END7 -> E2BEG5 , 
  pip INT_X24Y28 S2END7 -> IMUX_B10 , 
  pip INT_X24Y28 S2END7 -> W2BEG5 , 
  pip INT_X24Y29 S2MID7 -> IMUX_B14 , 
  pip INT_X24Y29 S2MID7 -> IMUX_B6 , 
  pip INT_X24Y30 S2END7 -> E2BEG5 , 
  pip INT_X24Y30 S2END7 -> IMUX_B10 , 
  pip INT_X24Y30 S2END7 -> S2BEG7 , 
  pip INT_X24Y31 S2MID7 -> IMUX_B22 , 
  pip INT_X24Y32 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X24Y32 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y32 E2END8 -> BYP_INT_B7 , 
  pip INT_X24Y32 E2END8 -> E2BEG8 , 
  pip INT_X24Y32 E2END8 -> IMUX_B15 , 
  pip INT_X24Y32 E2END8 -> IMUX_B31 , 
  pip INT_X24Y32 E2END8 -> N2BEG7 , 
  pip INT_X24Y32 E2END8 -> S2BEG7 , 
  pip INT_X24Y33 N2MID7 -> IMUX_B3 , 
  pip INT_X26Y26 S2END4 -> E2BEG2 , 
  pip INT_X26Y26 S2END4 -> IMUX_B1 , 
  pip INT_X26Y26 S2END4 -> IMUX_B9 , 
  pip INT_X26Y28 E2END5 -> E2BEG5 , 
  pip INT_X26Y28 E2END5 -> IMUX_B14 , 
  pip INT_X26Y28 E2END5 -> IMUX_B6 , 
  pip INT_X26Y28 E2END5 -> N2BEG4 , 
  pip INT_X26Y28 E2END5 -> S2BEG4 , 
  pip INT_X26Y29 N2MID4 -> IMUX_B21 , 
  pip INT_X26Y29 N2MID4 -> IMUX_B29 , 
  pip INT_X26Y30 E2END5 -> E2BEG3 , 
  pip INT_X26Y32 E2END8 -> E2BEG6 , 
  pip INT_X27Y23 W2MID9 -> IMUX_B19 , 
  pip INT_X27Y23 W2MID9 -> IMUX_B27 , 
  pip INT_X27Y25 W2MID1 -> IMUX_B16 , 
  pip INT_X27Y25 W2MID1 -> IMUX_B24 , 
  pip INT_X27Y26 E2MID2 -> IMUX_B12 , 
  pip INT_X27Y26 E2MID2 -> IMUX_B4 , 
  pip INT_X27Y28 E2MID5 -> IMUX_B14 , 
  pip INT_X27Y28 E2MID5 -> IMUX_B6 , 
  pip INT_X27Y30 BOUNCE0 -> IMUX_B16 , 
  pip INT_X27Y30 E2MID3 -> BOUNCE0 , 
  pip INT_X27Y30 E2MID3 -> IMUX_B13 , 
  pip INT_X27Y30 E2MID3 -> IMUX_B5 , 
  pip INT_X28Y23 S2END_S1 -> W2BEG9 , 
  pip INT_X28Y25 S2MID1 -> W2BEG1 , 
  pip INT_X28Y26 E2END2 -> S2BEG1 , 
  pip INT_X28Y32 E2END6 -> IMUX_B14 , 
  ;
net "s_uart_tx_data_0_cmp_eq0005" , 
  outpin "iSlice__463__" X ,
  inpin "iSlice__433__" G2 ,
  inpin "iSlice__437__" G3 ,
  inpin "iSlice__438__" F1 ,
  inpin "iSlice__439__" G2 ,
  inpin "iSlice__442__" F3 ,
  inpin "iSlice__444__" F2 ,
  inpin "iSlice__445__" G3 ,
  inpin "iSlice__450__" F2 ,
  inpin "iSlice__451__" F3 ,
  inpin "iSlice__451__" G3 ,
  inpin "iSlice__452__" F2 ,
  inpin "iSlice__452__" G2 ,
  inpin "iSlice__453__" F3 ,
  inpin "iSlice__453__" G3 ,
  inpin "iSlice__454__" F2 ,
  inpin "iSlice__454__" G2 ,
  inpin "iSlice__455__" F4 ,
  inpin "iSlice__455__" G4 ,
  inpin "iSlice__456__" F2 ,
  inpin "iSlice__456__" G2 ,
  inpin "iSlice__457__" F3 ,
  inpin "iSlice__457__" G3 ,
  inpin "iSlice__458__" F3 ,
  inpin "iSlice__458__" G3 ,
  inpin "iSlice__459__" F3 ,
  inpin "iSlice__459__" G3 ,
  inpin "iSlice__460__" F3 ,
  inpin "iSlice__460__" G3 ,
  inpin "iSlice__461__" F2 ,
  inpin "iSlice__461__" G2 ,
  inpin "iSlice__462__" F3 ,
  inpin "iSlice__462__" G3 ,
  pip CLB_X17Y27 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X18Y30 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X23Y31 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X23Y32 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X23Y33 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X23Y33 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X24Y31 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X24Y32 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X24Y33 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y34 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y34 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X26Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X26Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X26Y30 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y30 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X26Y30 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X26Y31 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y31 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y32 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X26Y32 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X26Y34 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y34 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X27Y28 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X27Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X27Y30 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X27Y31 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X27Y32 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X27Y32 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X27Y34 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X27Y34 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X28Y31 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X28Y31 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X17Y27 W2END2 -> IMUX_B21 , 
  pip INT_X18Y30 BEST_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X18Y30 BEST_LOGIC_OUTS0 -> OMUX8 , 
  pip INT_X19Y27 S2END4 -> W2BEG2 , 
  pip INT_X19Y29 OMUX_SE3 -> S2BEG4 , 
  pip INT_X19Y31 OMUX_EN8 -> E6BEG3 , 
  pip INT_X23Y31 W2END3 -> IMUX_B5 , 
  pip INT_X23Y31 W2END3 -> N2BEG5 , 
  pip INT_X23Y32 N2MID5 -> IMUX_B26 , 
  pip INT_X23Y33 N2END5 -> E2BEG6 , 
  pip INT_X23Y33 N2END5 -> IMUX_B18 , 
  pip INT_X23Y33 N2END5 -> IMUX_B26 , 
  pip INT_X24Y31 W2MID3 -> IMUX_B29 , 
  pip INT_X24Y31 W2MID3 -> N2BEG3 , 
  pip INT_X24Y32 N2MID3 -> IMUX_B1 , 
  pip INT_X24Y33 E2MID6 -> IMUX_B10 , 
  pip INT_X24Y33 N2END3 -> N2BEG3 , 
  pip INT_X24Y34 N2MID3 -> IMUX_B21 , 
  pip INT_X24Y34 N2MID3 -> IMUX_B29 , 
  pip INT_X25Y28 S2MID1 -> E2BEG1 , 
  pip INT_X25Y29 S2END3 -> E2BEG1 , 
  pip INT_X25Y29 S2END3 -> S2BEG1 , 
  pip INT_X25Y31 E6END3 -> E2BEG3 , 
  pip INT_X25Y31 E6END3 -> S2BEG3 , 
  pip INT_X25Y31 E6END3 -> W2BEG3 , 
  pip INT_X26Y28 BYP_BOUNCE2 -> IMUX_B17 , 
  pip INT_X26Y28 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X26Y28 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X26Y28 E2MID1 -> BYP_INT_B2 , 
  pip INT_X26Y30 W2END3 -> IMUX_B1 , 
  pip INT_X26Y30 W2END3 -> IMUX_B13 , 
  pip INT_X26Y30 W2END3 -> IMUX_B5 , 
  pip INT_X26Y30 W2END3 -> IMUX_B9 , 
  pip INT_X26Y31 E2MID3 -> IMUX_B13 , 
  pip INT_X26Y31 E2MID3 -> IMUX_B5 , 
  pip INT_X26Y31 E2MID3 -> N2BEG3 , 
  pip INT_X26Y32 N2MID3 -> IMUX_B1 , 
  pip INT_X26Y32 N2MID3 -> IMUX_B9 , 
  pip INT_X26Y33 N2END3 -> N2BEG3 , 
  pip INT_X26Y34 N2MID3 -> IMUX_B13 , 
  pip INT_X26Y34 N2MID3 -> IMUX_B5 , 
  pip INT_X27Y28 E2END1 -> IMUX_B0 , 
  pip INT_X27Y28 E2END1 -> IMUX_B8 , 
  pip INT_X27Y29 E2END1 -> N2BEG0 , 
  pip INT_X27Y30 N2MID0 -> IMUX_B24 , 
  pip INT_X27Y31 E2END3 -> E2BEG3 , 
  pip INT_X27Y31 E2END3 -> IMUX_B17 , 
  pip INT_X27Y31 E2END3 -> N2BEG2 , 
  pip INT_X27Y32 N2MID2 -> IMUX_B17 , 
  pip INT_X27Y32 N2MID2 -> IMUX_B25 , 
  pip INT_X27Y33 N2END2 -> N2BEG4 , 
  pip INT_X27Y34 N2MID4 -> IMUX_B1 , 
  pip INT_X27Y34 N2MID4 -> IMUX_B9 , 
  pip INT_X28Y30 S2MID3 -> W2BEG3 , 
  pip INT_X28Y31 E2MID3 -> IMUX_B21 , 
  pip INT_X28Y31 E2MID3 -> IMUX_B29 , 
  pip INT_X28Y31 E2MID3 -> S2BEG3 , 
  ;
net "s_uart_tx_data_0_mux000010" , 
  outpin "iSlice__440__" X ,
  inpin "iSlice__321__" G4 ,
  pip CLB_X17Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X24Y28 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X17Y28 W2MID8 -> IMUX_B19 , 
  pip INT_X18Y28 W6END8 -> W2BEG8 , 
  pip INT_X24Y28 BEST_LOGIC_OUTS0 -> W6BEG8 , 
  ;
net "s_uart_tx_data_0_mux000022" , 
  outpin "iSlice__433__" Y ,
  inpin "iSlice__321__" G3 ,
  pip CLB_X17Y27 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X17Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X17Y27 BEST_LOGIC_OUTS7 -> OMUX11 , 
  pip INT_X17Y28 OMUX_N11 -> IMUX_B18 , 
  ;
net "s_uart_tx_data_0_mux000036" , 
  outpin "iSlice__321__" Y ,
  inpin "iSlice__114__" G2 ,
  pip CLB_X17Y28 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X18Y29 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X17Y28 BEST_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X18Y29 OMUX_NE12 -> IMUX_B17 , 
  ;
net "s_uart_tx_data_0_mux00005" , 
  outpin "iSlice__440__" Y ,
  inpin "iSlice__321__" G2 ,
  pip CLB_X17Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X24Y28 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X17Y28 W2MID3 -> IMUX_B17 , 
  pip INT_X18Y28 W6END3 -> W2BEG3 , 
  pip INT_X24Y28 BEST_LOGIC_OUTS4 -> W6BEG3 , 
  ;
net "s_uart_tx_data_10_mux000016" , 
  outpin "iSlice__451__" Y ,
  inpin "iSlice__297__" F2 ,
  pip CLB_X24Y32 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X26Y34 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X24Y32 W2END2 -> IMUX_B29 , 
  pip INT_X26Y32 S2END4 -> W2BEG2 , 
  pip INT_X26Y34 BEST_LOGIC_OUTS5 -> S2BEG4 , 
  ;
net "s_uart_tx_data_11_mux000016" , 
  outpin "iSlice__452__" X ,
  inpin "iSlice__297__" G1 ,
  pip CLB_X24Y32 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y34 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X24Y32 S2END0 -> IMUX_B20 , 
  pip INT_X24Y34 BEST_LOGIC_OUTS3 -> S2BEG0 , 
  ;
net "s_uart_tx_data_12_mux000016" , 
  outpin "iSlice__452__" Y ,
  inpin "iSlice__296__" F4 ,
  pip CLB_X19Y35 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y34 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X19Y35 W2END7 -> IMUX_B31 , 
  pip INT_X21Y35 W2END5 -> W2BEG7 , 
  pip INT_X23Y35 OMUX_WN14 -> W2BEG5 , 
  pip INT_X24Y34 BEST_LOGIC_OUTS7 -> OMUX14 , 
  ;
net "s_uart_tx_data_13_mux000016" , 
  outpin "iSlice__455__" X ,
  inpin "iSlice__298__" G1 ,
  pip CLB_X27Y28 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y28 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X27Y28 BEST_LOGIC_OUTS0 -> IMUX_B7 , 
  ;
net "s_uart_tx_data_14_mux000016" , 
  outpin "iSlice__455__" Y ,
  inpin "iSlice__299__" F1 ,
  pip CLB_X26Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X27Y28 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X26Y26 S2MID9 -> IMUX_B11 , 
  pip INT_X26Y27 OMUX_SW5 -> S2BEG9 , 
  pip INT_X27Y28 BEST_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "s_uart_tx_data_15_mux000016" , 
  outpin "iSlice__451__" X ,
  inpin "iSlice__299__" G2 ,
  pip CLB_X26Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X26Y34 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X26Y26 S2END5 -> IMUX_B2 , 
  pip INT_X26Y28 S6END5 -> S2BEG5 , 
  pip INT_X26Y34 BEST_LOGIC_OUTS1 -> S6BEG5 , 
  ;
net "s_uart_tx_data_16_mux000016" , 
  outpin "iSlice__453__" Y ,
  inpin "iSlice__300__" F2 ,
  pip CLB_X26Y32 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X27Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X26Y26 S6END1 -> E2BEG0 , 
  pip INT_X26Y32 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  pip INT_X27Y26 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X27Y26 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X27Y26 E2MID0 -> BYP_INT_B0 , 
  ;
net "s_uart_tx_data_17_mux000016" , 
  outpin "iSlice__454__" X ,
  inpin "iSlice__298__" F1 ,
  pip CLB_X27Y28 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X27Y32 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X27Y28 W2MID7 -> IMUX_B15 , 
  pip INT_X27Y32 BEST_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X28Y28 S6MID7 -> W2BEG7 , 
  pip INT_X28Y31 OMUX_SE3 -> S6BEG7 , 
  ;
net "s_uart_tx_data_18_mux000016" , 
  outpin "iSlice__454__" Y ,
  inpin "iSlice__303__" F4 ,
  pip CLB_X27Y30 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X27Y32 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X27Y30 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X27Y30 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X27Y30 S2END5 -> BYP_INT_B1 , 
  pip INT_X27Y32 BEST_LOGIC_OUTS6 -> S2BEG5 , 
  ;
net "s_uart_tx_data_19_mux000016" , 
  outpin "iSlice__456__" X ,
  inpin "iSlice__303__" G2 ,
  pip CLB_X27Y30 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X28Y31 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X27Y30 OMUX_WS1 -> IMUX_B6 , 
  pip INT_X28Y31 BEST_LOGIC_OUTS3 -> OMUX1 , 
  ;
net "s_uart_tx_data_1_mux000010" , 
  outpin "iSlice__438__" Y ,
  inpin "iSlice__319__" F3 ,
  pip CLB_X27Y29 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X27Y30 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X27Y29 OMUX_S3 -> IMUX_B26 , 
  pip INT_X27Y30 BEST_LOGIC_OUTS6 -> OMUX3 , 
  ;
net "s_uart_tx_data_1_mux000022" , 
  outpin "iSlice__438__" X ,
  inpin "iSlice__319__" F2 ,
  pip CLB_X27Y29 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X27Y30 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X27Y29 OMUX_S4 -> IMUX_B25 , 
  pip INT_X27Y30 BEST_LOGIC_OUTS2 -> OMUX4 , 
  ;
net "s_uart_tx_data_1_mux000036" , 
  outpin "iSlice__319__" X ,
  inpin "iSlice__119__" F3 ,
  pip CLB_X26Y27 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X27Y29 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X26Y27 W2MID2 -> IMUX_B13 , 
  pip INT_X27Y27 S2END4 -> W2BEG2 , 
  pip INT_X27Y29 BEST_LOGIC_OUTS2 -> S2BEG4 , 
  ;
net "s_uart_tx_data_1_mux00005" , 
  outpin "iSlice__439__" X ,
  inpin "iSlice__319__" F1 ,
  pip CLB_X27Y29 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X27Y31 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X27Y29 S2END1 -> IMUX_B24 , 
  pip INT_X27Y31 BEST_LOGIC_OUTS2 -> S2BEG1 , 
  ;
net "s_uart_tx_data_20_mux000016" , 
  outpin "iSlice__456__" Y ,
  inpin "iSlice__301__" F2 ,
  pip CLB_X27Y23 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X28Y31 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X27Y23 W2MID4 -> IMUX_B25 , 
  pip INT_X28Y23 S2END6 -> W2BEG4 , 
  pip INT_X28Y25 S6END6 -> S2BEG6 , 
  pip INT_X28Y31 BEST_LOGIC_OUTS7 -> S6BEG6 , 
  ;
net "s_uart_tx_data_21_mux000016" , 
  outpin "iSlice__453__" X ,
  inpin "iSlice__301__" G2 ,
  pip CLB_X26Y32 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X27Y23 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X26Y32 BEST_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X27Y23 S2END4 -> IMUX_B17 , 
  pip INT_X27Y25 S6END4 -> S2BEG4 , 
  pip INT_X27Y31 OMUX_SE3 -> S6BEG4 , 
  ;
net "s_uart_tx_data_22_mux000016" , 
  outpin "iSlice__457__" Y ,
  inpin "iSlice__300__" G1 ,
  pip CLB_X26Y30 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X27Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X26Y30 BEST_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X27Y26 S2MID9 -> IMUX_B7 , 
  pip INT_X27Y27 S2END9 -> S2BEG9 , 
  pip INT_X27Y29 OMUX_ES7 -> S2BEG9 , 
  ;
net "s_uart_tx_data_23_mux000016" , 
  outpin "iSlice__460__" X ,
  inpin "iSlice__302__" G4 ,
  pip CLB_X26Y29 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y31 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X26Y29 S2END8 -> IMUX_B23 , 
  pip INT_X26Y31 BEST_LOGIC_OUTS1 -> S2BEG8 , 
  ;
net "s_uart_tx_data_24_mux000016" , 
  outpin "iSlice__460__" Y ,
  inpin "iSlice__306__" F2 ,
  pip CLB_X26Y31 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X27Y25 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X26Y31 BEST_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X27Y24 S6END4 -> N2BEG4 , 
  pip INT_X27Y25 N2MID4 -> IMUX_B25 , 
  pip INT_X27Y30 OMUX_SE3 -> S6BEG4 , 
  ;
net "s_uart_tx_data_25_mux000016" , 
  outpin "iSlice__458__" X ,
  inpin "iSlice__306__" G2 ,
  pip CLB_X27Y25 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X27Y34 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X27Y25 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X27Y25 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X27Y25 S2MID9 -> BYP_INT_B7 , 
  pip INT_X27Y26 S2END9 -> S2BEG9 , 
  pip INT_X27Y28 S6END9 -> S2BEG9 , 
  pip INT_X27Y34 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  ;
net "s_uart_tx_data_26_mux000016" , 
  outpin "iSlice__458__" Y ,
  inpin "iSlice__304__" F3 ,
  pip CLB_X24Y29 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X27Y34 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X24Y29 W2END2 -> IMUX_B13 , 
  pip INT_X26Y29 S2END4 -> W2BEG2 , 
  pip INT_X26Y31 S2END6 -> S2BEG4 , 
  pip INT_X26Y33 OMUX_SW5 -> S2BEG6 , 
  pip INT_X27Y34 BEST_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "s_uart_tx_data_27_mux000016" , 
  outpin "iSlice__457__" X ,
  inpin "iSlice__302__" F4 ,
  pip CLB_X26Y29 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X26Y30 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X26Y29 OMUX_S5 -> IMUX_B31 , 
  pip INT_X26Y30 BEST_LOGIC_OUTS0 -> OMUX5 , 
  ;
net "s_uart_tx_data_28_mux000016" , 
  outpin "iSlice__459__" Y ,
  inpin "iSlice__305__" F3 ,
  pip CLB_X23Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X23Y33 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X23Y27 BOUNCE1 -> IMUX_B9 , 
  pip INT_X23Y27 E2BEG4 -> BOUNCE1 , 
  pip INT_X23Y27 S6END5 -> E2BEG4 , 
  pip INT_X23Y33 BEST_LOGIC_OUTS6 -> S6BEG5 , 
  ;
net "s_uart_tx_data_29_mux000016" , 
  outpin "iSlice__461__" X ,
  inpin "iSlice__305__" G1 ,
  pip CLB_X23Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y28 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X23Y27 W2END9 -> IMUX_B3 , 
  pip INT_X25Y27 OMUX_SW5 -> W2BEG9 , 
  pip INT_X26Y28 BEST_LOGIC_OUTS2 -> OMUX5 , 
  ;
net "s_uart_tx_data_2_mux000010" , 
  outpin "iSlice__441__" X ,
  inpin "iSlice__319__" G1 ,
  pip CLB_X27Y29 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X28Y32 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X27Y29 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X27Y29 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X27Y29 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X27Y29 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X27Y29 S2END9 -> BYP_INT_B7 , 
  pip INT_X27Y31 OMUX_SW5 -> S2BEG9 , 
  pip INT_X28Y32 BEST_LOGIC_OUTS1 -> OMUX5 , 
  ;
net "s_uart_tx_data_2_mux000022" , 
  outpin "iSlice__437__" Y ,
  inpin "iSlice__319__" G2 ,
  pip CLB_X23Y31 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X27Y29 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X23Y31 BEST_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X24Y30 OMUX_SE3 -> E6BEG3 , 
  pip INT_X27Y29 S2MID3 -> IMUX_B17 , 
  pip INT_X27Y30 E6MID3 -> S2BEG3 , 
  ;
net "s_uart_tx_data_2_mux000036" , 
  outpin "iSlice__319__" Y ,
  inpin "iSlice__124__" G3 ,
  pip CLB_X27Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X27Y29 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X27Y28 OMUX_S3 -> IMUX_B18 , 
  pip INT_X27Y29 BEST_LOGIC_OUTS6 -> OMUX3 , 
  ;
net "s_uart_tx_data_2_mux00005" , 
  outpin "iSlice__441__" Y ,
  inpin "iSlice__319__" G3 ,
  pip CLB_X27Y29 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X28Y32 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X27Y29 S2END7 -> IMUX_B18 , 
  pip INT_X27Y31 OMUX_WS1 -> S2BEG7 , 
  pip INT_X28Y32 BEST_LOGIC_OUTS5 -> OMUX1 , 
  ;
net "s_uart_tx_data_30_mux000016" , 
  outpin "iSlice__461__" Y ,
  inpin "iSlice__307__" F3 ,
  pip CLB_X26Y28 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y28 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X26Y28 BEST_LOGIC_OUTS6 -> OMUX6 , 
  pip INT_X26Y28 OMUX6 -> IMUX_B13 , 
  ;
net "s_uart_tx_data_31_mux000016" , 
  outpin "iSlice__462__" X ,
  inpin "iSlice__307__" G1 ,
  pip CLB_X26Y28 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X26Y30 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X26Y28 S2END8 -> IMUX_B7 , 
  pip INT_X26Y30 BEST_LOGIC_OUTS1 -> S2BEG8 , 
  ;
net "s_uart_tx_data_3_mux000010" , 
  outpin "iSlice__442__" Y ,
  inpin "iSlice__317__" F3 ,
  pip CLB_X19Y32 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X23Y32 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X19Y32 W2END4 -> IMUX_B13 , 
  pip INT_X21Y32 W2END4 -> W2BEG4 , 
  pip INT_X23Y32 BEST_LOGIC_OUTS6 -> W2BEG4 , 
  ;
net "s_uart_tx_data_3_mux000022" , 
  outpin "iSlice__442__" X ,
  inpin "iSlice__317__" F2 ,
  pip CLB_X19Y32 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X23Y32 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X19Y32 W2END5 -> IMUX_B14 , 
  pip INT_X21Y32 W2END3 -> W2BEG5 , 
  pip INT_X23Y32 BEST_LOGIC_OUTS2 -> W2BEG3 , 
  ;
net "s_uart_tx_data_3_mux000036" , 
  outpin "iSlice__317__" X ,
  inpin "iSlice__125__" F4 ,
  pip CLB_X19Y32 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X22Y27 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X19Y32 BEST_LOGIC_OUTS1 -> E6BEG7 , 
  pip INT_X22Y26 S6END7 -> N2BEG7 , 
  pip INT_X22Y27 N2MID7 -> IMUX_B31 , 
  pip INT_X22Y32 E6MID7 -> S6BEG7 , 
  ;
net "s_uart_tx_data_3_mux00005" , 
  outpin "iSlice__445__" X ,
  inpin "iSlice__317__" F1 ,
  pip CLB_X19Y32 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y32 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X18Y32 W6END8 -> E2BEG8 , 
  pip INT_X19Y32 E2MID8 -> IMUX_B15 , 
  pip INT_X24Y32 BEST_LOGIC_OUTS0 -> W6BEG8 , 
  ;
net "s_uart_tx_data_4_mux000010" , 
  outpin "iSlice__443__" X ,
  inpin "iSlice__320__" G2 ,
  pip CLB_X24Y25 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y32 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X24Y25 S2MID5 -> IMUX_B6 , 
  pip INT_X24Y26 S6END5 -> S2BEG5 , 
  pip INT_X24Y32 BEST_LOGIC_OUTS1 -> S6BEG5 , 
  ;
net "s_uart_tx_data_4_mux000022" , 
  outpin "iSlice__439__" Y ,
  inpin "iSlice__320__" G1 ,
  pip CLB_X24Y25 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y31 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X24Y25 W2MID8 -> IMUX_B7 , 
  pip INT_X25Y25 W2END6 -> W2BEG8 , 
  pip INT_X27Y25 S6END7 -> W2BEG6 , 
  pip INT_X27Y31 BEST_LOGIC_OUTS6 -> S6BEG7 , 
  ;
net "s_uart_tx_data_4_mux000036" , 
  outpin "iSlice__320__" Y ,
  inpin "iSlice__126__" G2 ,
  pip CLB_X24Y25 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y25 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X24Y25 BEST_LOGIC_OUTS5 -> IMUX_B21 , 
  ;
net "s_uart_tx_data_4_mux00005" , 
  outpin "iSlice__443__" Y ,
  inpin "iSlice__320__" G3 ,
  pip CLB_X24Y25 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y32 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X24Y25 S2MID4 -> IMUX_B5 , 
  pip INT_X24Y26 S6END4 -> S2BEG4 , 
  pip INT_X24Y32 BEST_LOGIC_OUTS5 -> S6BEG4 , 
  ;
net "s_uart_tx_data_5_mux000010" , 
  outpin "iSlice__444__" Y ,
  inpin "iSlice__324__" F1 ,
  pip CLB_X24Y27 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y33 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X24Y27 N2BEG1 -> IMUX_B28 , 
  pip INT_X24Y27 S6END1 -> N2BEG1 , 
  pip INT_X24Y33 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  ;
net "s_uart_tx_data_5_mux000022" , 
  outpin "iSlice__444__" X ,
  inpin "iSlice__324__" F3 ,
  pip CLB_X24Y27 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y33 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X24Y27 S2BEG6 -> IMUX_B30 , 
  pip INT_X24Y27 S6END6 -> S2BEG6 , 
  pip INT_X24Y33 BEST_LOGIC_OUTS0 -> S6BEG6 , 
  ;
net "s_uart_tx_data_5_mux000036" , 
  outpin "iSlice__324__" X ,
  inpin "iSlice__126__" F1 ,
  pip CLB_X24Y25 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y27 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X24Y25 S2END0 -> IMUX_B28 , 
  pip INT_X24Y27 BEST_LOGIC_OUTS3 -> S2BEG0 , 
  ;
net "s_uart_tx_data_5_mux00005" , 
  outpin "iSlice__446__" X ,
  inpin "iSlice__324__" F2 ,
  pip CLB_X24Y27 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X27Y33 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X24Y27 W2MID2 -> IMUX_B29 , 
  pip INT_X25Y27 W2END0 -> W2BEG2 , 
  pip INT_X27Y27 S6END1 -> W2BEG0 , 
  pip INT_X27Y33 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  ;
net "s_uart_tx_data_6_mux000010" , 
  outpin "iSlice__447__" X ,
  inpin "iSlice__324__" G1 ,
  pip CLB_X24Y27 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y30 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X24Y27 S2END0 -> IMUX_B20 , 
  pip INT_X24Y29 OMUX_S0 -> S2BEG0 , 
  pip INT_X24Y30 BEST_LOGIC_OUTS0 -> OMUX0 , 
  ;
net "s_uart_tx_data_6_mux000022" , 
  outpin "iSlice__445__" Y ,
  inpin "iSlice__324__" G2 ,
  pip CLB_X24Y27 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y32 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X24Y26 S6END3 -> N2BEG3 , 
  pip INT_X24Y27 N2MID3 -> IMUX_B21 , 
  pip INT_X24Y32 BEST_LOGIC_OUTS4 -> S6BEG3 , 
  ;
net "s_uart_tx_data_6_mux000036" , 
  outpin "iSlice__324__" Y ,
  inpin "iSlice__128__" G2 ,
  pip CLB_X24Y27 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X26Y27 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X24Y27 BEST_LOGIC_OUTS7 -> E2BEG5 , 
  pip INT_X26Y27 E2END5 -> IMUX_B2 , 
  ;
net "s_uart_tx_data_6_mux00005" , 
  outpin "iSlice__447__" Y ,
  inpin "iSlice__324__" G3 ,
  pip CLB_X24Y27 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y30 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X24Y27 S2END5 -> IMUX_B22 , 
  pip INT_X24Y29 OMUX_S3 -> S2BEG5 , 
  pip INT_X24Y30 BEST_LOGIC_OUTS4 -> OMUX3 , 
  ;
net "s_uart_tx_data_7_mux000010" , 
  outpin "iSlice__450__" Y ,
  inpin "iSlice__322__" F4 ,
  pip CLB_X24Y31 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X24Y31 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X24Y31 BEST_LOGIC_OUTS7 -> IMUX_B27 , 
  ;
net "s_uart_tx_data_7_mux000022" , 
  outpin "iSlice__450__" X ,
  inpin "iSlice__322__" F2 ,
  pip CLB_X24Y31 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X24Y31 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X24Y31 BEST_LOGIC_OUTS3 -> BYP_INT_B2 , 
  pip INT_X24Y31 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X24Y31 BYP_INT_B2 -> BYP_BOUNCE2 , 
  ;
net "s_uart_tx_data_7_mux000036" , 
  outpin "iSlice__322__" X ,
  inpin "iSlice__128__" F1 ,
  pip CLB_X24Y31 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X26Y27 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X24Y31 BEST_LOGIC_OUTS2 -> E2BEG1 , 
  pip INT_X26Y27 S2MID8 -> IMUX_B11 , 
  pip INT_X26Y28 S2END_S0 -> S2BEG8 , 
  pip INT_X26Y31 E2END1 -> S2BEG0 , 
  ;
net "s_uart_tx_data_7_mux00005" , 
  outpin "iSlice__446__" Y ,
  inpin "iSlice__322__" F3 ,
  pip CLB_X24Y31 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X27Y33 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X24Y31 S2MID6 -> IMUX_B26 , 
  pip INT_X24Y32 W2END4 -> S2BEG6 , 
  pip INT_X26Y32 OMUX_WS1 -> W2BEG4 , 
  pip INT_X27Y33 BEST_LOGIC_OUTS6 -> OMUX1 , 
  ;
net "s_uart_tx_data_8_mux000016" , 
  outpin "iSlice__462__" Y ,
  inpin "iSlice__304__" G1 ,
  pip CLB_X24Y29 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X26Y30 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X24Y29 W2END9 -> IMUX_B7 , 
  pip INT_X26Y29 OUT_S -> W2BEG9 , 
  pip INT_X26Y30 BEST_LOGIC_OUTS5 -> OMUX0 , 
  ;
net "s_uart_tx_data_9_mux000016" , 
  outpin "iSlice__459__" X ,
  inpin "iSlice__308__" G4 ,
  pip CLB_X18Y30 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X23Y33 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X18Y30 W2END9 -> IMUX_B19 , 
  pip INT_X20Y30 S2END_S1 -> W2BEG9 , 
  pip INT_X20Y33 W6MID1 -> S2BEG1 , 
  pip INT_X23Y33 BEST_LOGIC_OUTS2 -> W6BEG1 , 
  ;
net "s_uart_tx_data_rdy" , 
  outpin "iSlice__130__" YQ ,
  inpin "iSlice__130__" G4 ,
  inpin "iSlice__411__" F3 ,
  inpin "iSlice__56__" G2 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_X16Y28 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X4Y27 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X7Y39 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X7Y39 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X12Y29 E6END7 -> E2BEG7 , 
  pip INT_X14Y29 E2END7 -> E2BEG7 , 
  pip INT_X16Y28 S2MID6 -> IMUX_B30 , 
  pip INT_X16Y29 E2END7 -> S2BEG6 , 
  pip INT_X4Y27 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X4Y27 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X4Y27 W2END7 -> BYP_INT_B7 , 
  pip INT_X6Y26 S6END7 -> N2BEG7 , 
  pip INT_X6Y27 N2MID7 -> W2BEG7 , 
  pip INT_X6Y29 S6MID7 -> E6BEG7 , 
  pip INT_X6Y32 S6END9 -> S6BEG7 , 
  pip INT_X6Y38 OMUX_SW5 -> S6BEG9 , 
  pip INT_X7Y39 BOUNCE0 -> IMUX_B0 , 
  pip INT_X7Y39 OMUX5 -> BOUNCE0 , 
  pip INT_X7Y39 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "s_uart_tx_data_rdy_and0000" , 
  outpin "iSlice__416__" X ,
  inpin "iSlice__112__" F1 ,
  inpin "iSlice__282__" F2 ,
  inpin "iSlice__289__" F1 ,
  inpin "iSlice__309__" F1 ,
  inpin "iSlice__325__" G2 ,
  inpin "iSlice__406__" F1 ,
  inpin "iSlice__414__" F2 ,
  inpin "iSlice__470__" F4 ,
  inpin "iSlice__479__" G4 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE6MID9 -> CLB_BUFFER_E6MID9 , 
  pip CLB_X11Y23 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X11Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y31 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X12Y29 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X14Y31 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X18Y27 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X19Y26 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X7Y30 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X8Y33 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X10Y29 W2END6 -> W2BEG8 , 
  pip INT_X11Y23 W2MID8 -> IMUX_B15 , 
  pip INT_X11Y28 OMUX_WS1 -> W2BEG4 , 
  pip INT_X11Y30 BYP_BOUNCE6 -> IMUX_B11 , 
  pip INT_X11Y30 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y30 OMUX_WN14 -> BYP_INT_B6 , 
  pip INT_X11Y30 OMUX_WN14 -> N2BEG6 , 
  pip INT_X11Y30 OMUX_WN14 -> N6BEG3 , 
  pip INT_X11Y31 N2MID6 -> IMUX_B14 , 
  pip INT_X11Y33 N6MID3 -> W2BEG3 , 
  pip INT_X12Y23 S6END9 -> W2BEG8 , 
  pip INT_X12Y26 S6MID9 -> E6BEG9 , 
  pip INT_X12Y29 BEST_LOGIC_OUTS0 -> E2BEG8 , 
  pip INT_X12Y29 BEST_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X12Y29 BEST_LOGIC_OUTS0 -> OMUX14 , 
  pip INT_X12Y29 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  pip INT_X12Y29 BEST_LOGIC_OUTS0 -> W2BEG6 , 
  pip INT_X14Y29 E2END8 -> N2BEG7 , 
  pip INT_X14Y31 N2END7 -> IMUX_B11 , 
  pip INT_X18Y26 E6END9 -> E2BEG9 , 
  pip INT_X18Y26 E6END9 -> N2BEG9 , 
  pip INT_X18Y27 N2MID9 -> IMUX_B19 , 
  pip INT_X19Y26 E2MID9 -> IMUX_B31 , 
  pip INT_X7Y30 W2MID0 -> IMUX_B24 , 
  pip INT_X8Y30 W2END_N8 -> W2BEG0 , 
  pip INT_X8Y33 W2MID3 -> IMUX_B29 , 
  pip INT_X9Y28 W2END4 -> IMUX_B17 , 
  pip INT_X9Y33 W2END3 -> W2BEG3 , 
  ;
net "s_uart_tx_data_rdy_mux00000" , 
  outpin "iSlice__415__" Y ,
  inpin "iSlice__417__" G2 ,
  pip CLB_X8Y34 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X8Y39 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X8Y34 BEST_LOGIC_OUTS5 -> N6BEG2 , 
  pip INT_X8Y39 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X8Y39 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X8Y39 S2MID2 -> BYP_INT_B0 , 
  pip INT_X8Y40 N6END2 -> S2BEG2 , 
  ;
net "s_uart_tx_data_rdy_mux0000140" , 
  outpin "iSlice__417__" Y ,
  inpin "iSlice__130__" G3 ,
  pip CLB_X7Y39 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y39 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X7Y39 OMUX_W6 -> IMUX_B1 , 
  pip INT_X8Y39 BEST_LOGIC_OUTS4 -> OMUX6 , 
  ;
net "s_uart_tx_data_rdy_mux000050" , 
  outpin "iSlice__415__" X ,
  inpin "iSlice__414__" F3 ,
  pip CLB_X8Y33 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X8Y34 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X8Y33 OMUX_S3 -> IMUX_B30 , 
  pip INT_X8Y34 BEST_LOGIC_OUTS1 -> OMUX3 , 
  ;
net "s_uart_tx_data_rdy_mux000078" , 
  outpin "iSlice__413__" Y ,
  inpin "iSlice__414__" F4 ,
  pip CLB_X13Y33 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X8Y33 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X13Y33 BEST_LOGIC_OUTS7 -> W6BEG8 , 
  pip INT_X7Y33 W6END8 -> E2BEG8 , 
  pip INT_X8Y33 E2MID8 -> IMUX_B31 , 
  ;
net "s_uart_tx_data_rdy_mux000098" , 
  outpin "iSlice__414__" X ,
  inpin "iSlice__417__" G3 ,
  pip CLB_X8Y33 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X8Y39 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS3 -> N6BEG3 , 
  pip INT_X8Y39 E2BEG3 -> IMUX_B1 , 
  pip INT_X8Y39 N6END3 -> E2BEG3 , 
  ;
net "s_uart_tx_req" , 
  outpin "iSlice__559__" XQ ,
  inpin "iSlice__311__" F2 ,
  inpin "iSlice__313__" G4 ,
  inpin "iSlice__432__" F3 ,
  inpin "iSlice__466__" F1 ,
  inpin "iSlice__54__" F4 ,
  inpin "iSlice__54__" G4 ,
  pip CLB_X11Y40 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y46 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X12Y39 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X12Y43 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X12Y43 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X12Y44 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X13Y43 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X11Y40 W2END0 -> IMUX_B0 , 
  pip INT_X11Y46 W2MID4 -> IMUX_B25 , 
  pip INT_X12Y39 S2MID0 -> IMUX_B28 , 
  pip INT_X12Y40 W2MID0 -> S2BEG0 , 
  pip INT_X12Y43 OMUX_W1 -> IMUX_B0 , 
  pip INT_X12Y43 OMUX_W1 -> IMUX_B8 , 
  pip INT_X12Y44 OMUX_WN14 -> IMUX_B13 , 
  pip INT_X12Y44 OMUX_WN14 -> N2BEG3 , 
  pip INT_X12Y46 N2END3 -> W2BEG4 , 
  pip INT_X13Y40 S2END2 -> W2BEG0 , 
  pip INT_X13Y42 OMUX_S4 -> S2BEG2 , 
  pip INT_X13Y43 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  pip INT_X13Y43 SECONDARY_LOGIC_OUTS3 -> OMUX14 , 
  pip INT_X13Y43 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  ;
net "s_uart_tx_req_mux0000" , 
  outpin "iSlice__54__" XMUX ,
  inpin "iSlice__559__" BX ,
  pip CLB_X12Y43 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip CLB_X13Y43 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X12Y43 HALF_OMUX_BOT0 -> OMUX7 , 
  pip INT_X13Y43 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X13Y43 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X13Y43 OMUX_E7 -> BYP_INT_B6 , 
  ;
net "s_update" , 
  outpin "iSlice__691__" XQ ,
  inpin "iSlice__112__" G3 ,
  inpin "iSlice__344__" F2 ,
  inpin "iSlice__399__" G2 ,
  inpin "iSlice__402__" F1 ,
  inpin "iSlice__415__" G2 ,
  inpin "iSlice__492__" G2 ,
  inpin "iSlice__54__" F3 ,
  inpin "iSlice__54__" G3 ,
  pip CLB_X12Y43 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X12Y43 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X13Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X13Y41 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X13Y43 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X7Y30 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X8Y42 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y35 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X10Y42 S2MID5 -> W2BEG5 , 
  pip INT_X10Y43 W2END3 -> S2BEG5 , 
  pip INT_X11Y30 E2END3 -> E2BEG3 , 
  pip INT_X12Y29 LV12 -> W6BEG3 , 
  pip INT_X12Y41 OMUX_W1 -> LV0 , 
  pip INT_X12Y41 OMUX_W1 -> N2BEG2 , 
  pip INT_X12Y43 N2END2 -> IMUX_B1 , 
  pip INT_X12Y43 N2END2 -> IMUX_B9 , 
  pip INT_X12Y43 N2END2 -> W2BEG3 , 
  pip INT_X13Y30 E2END3 -> IMUX_B21 , 
  pip INT_X13Y41 SECONDARY_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X13Y41 SECONDARY_LOGIC_OUTS1 -> OMUX11 , 
  pip INT_X13Y42 OMUX_N11 -> N2BEG7 , 
  pip INT_X13Y43 N2MID7 -> IMUX_B11 , 
  pip INT_X6Y29 W6END3 -> N2BEG4 , 
  pip INT_X6Y30 N2MID4 -> E2BEG4 , 
  pip INT_X7Y30 BOUNCE2 -> IMUX_B18 , 
  pip INT_X7Y30 E2MID4 -> BOUNCE2 , 
  pip INT_X8Y34 W2MID5 -> IMUX_B6 , 
  pip INT_X8Y42 W2END5 -> IMUX_B14 , 
  pip INT_X9Y29 W6MID3 -> N2BEG3 , 
  pip INT_X9Y30 N2MID3 -> E2BEG3 , 
  pip INT_X9Y31 N2END3 -> N2BEG5 , 
  pip INT_X9Y33 N2END5 -> N2BEG5 , 
  pip INT_X9Y34 N2MID5 -> W2BEG5 , 
  pip INT_X9Y35 N2END5 -> IMUX_B6 , 
  ;
net "s_update_not0001" , 
  outpin "iSlice__481__" Y ,
  inpin "iSlice__691__" CE ,
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_W6MID3 -> CLB_BUFFER_IW6MID3 , 
  pip CLB_X13Y41 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X18Y41 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X12Y41 W6END3 -> E2BEG3 , 
  pip INT_X13Y41 BOUNCE1 -> CE_B1 , 
  pip INT_X13Y41 E2MID3 -> BOUNCE1 , 
  pip INT_X18Y41 BEST_LOGIC_OUTS4 -> W6BEG3 , 
  ;
net "s_update_not0001137" , 
  outpin "iSlice__424__" X ,
  inpin "iSlice__279__" F2 ,
  pip CLB_X22Y39 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X24Y37 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X22Y39 W2END4 -> IMUX_B25 , 
  pip INT_X24Y37 BEST_LOGIC_OUTS3 -> N2BEG3 , 
  pip INT_X24Y39 N2END3 -> W2BEG4 , 
  ;
net "uart_din_i" , cfg " _BELSIG:PAD,PAD,uart_din_i:uart_din_i",
  ;
net "uart_din_i_IBUF" , 
  outpin "uart_din_i" I ,
  inpin "iSlice__273__" G3 ,
  pip CLB_X23Y40 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X23Y40 W2MID4 -> IMUX_B5 , 
  pip INT_X24Y40 S2MID4 -> W2BEG4 , 
  pip INT_X24Y41 W6END3 -> S2BEG4 , 
  pip INT_X30Y41 BEST_LOGIC_OUTS2 -> W6BEG3 , 
  pip IOIS_NC_X30Y41 IOIS_I1 -> BEST_LOGIC_OUTS2_INT , 
  pip IOIS_NC_X30Y41 IOIS_IBUF1 -> IOIS_IBUF_PINWIRE1 , 
  pip IOIS_NC_X30Y41 IOIS_IBUF_PINWIRE1 -> IOIS_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOIS_NC_X30Y41_ILOGIC_X2Y82" D -> O
  ;
net "uart_dout_o" , cfg " _BELSIG:PAD,PAD,uart_dout_o:uart_dout_o",
  ;
net "uart_leds_o[0]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[0]:uart_leds_o[0]",
  ;
net "uart_leds_o[1]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[1]:uart_leds_o[1]",
  ;
net "uart_leds_o[2]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[2]:uart_leds_o[2]",
  ;
net "uart_leds_o[3]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[3]:uart_leds_o[3]",
  ;
net "uart_leds_o[4]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[4]:uart_leds_o[4]",
  ;
net "uart_leds_o[5]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[5]:uart_leds_o[5]",
  ;
net "uart_leds_o[6]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[6]:uart_leds_o[6]",
  ;
net "uart_leds_o[7]" , cfg " _BELSIG:PAD,PAD,uart_leds_o[7]:uart_leds_o[7]",
  ;
net "uart_rst_i" , cfg " _BELSIG:PAD,PAD,uart_rst_i:uart_rst_i",
  ;
net "uart_rst_i_IBUF" , 
  outpin "uart_rst_i" I ,
  inpin "iSlice__271__" F3 ,
  inpin "iSlice__272__" F4 ,
  pip CLB_X13Y46 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y44 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X13Y46 W2END7 -> IMUX_B31 , 
  pip INT_X14Y44 OMUX_W6 -> IMUX_B9 , 
  pip INT_X15Y44 BEST_LOGIC_OUTS0 -> N2BEG6 , 
  pip INT_X15Y44 BEST_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X15Y46 N2END6 -> W2BEG7 , 
  pip IOIS_LC_X15Y44 IOIS_I0 -> BEST_LOGIC_OUTS0_INT , 
  pip IOIS_LC_X15Y44 IOIS_IBUF0 -> IOIS_IBUF_PINWIRE0 , 
  pip IOIS_LC_X15Y44 IOIS_IBUF_PINWIRE0 -> IOIS_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOIS_LC_X15Y44_ILOGIC_X1Y89" D -> O
  ;
net "uart_wrapper/N0" , 
  outpin "iSlice__49__" YMUX ,
  inpin "iSlice__248__" F3 ,
  inpin "iSlice__250__" F1 ,
  inpin "iSlice__250__" G1 ,
  inpin "iSlice__251__" F4 ,
  inpin "iSlice__251__" G4 ,
  inpin "iSlice__252__" G4 ,
  inpin "iSlice__253__" F3 ,
  inpin "iSlice__253__" G3 ,
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_OMUX_W1 -> CLB_BUFFER_IOMUX_W1 , 
  pip CLB_X12Y34 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X12Y34 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X12Y40 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X16Y36 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip CLB_X9Y32 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X9Y36 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y36 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X9Y37 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y37 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X12Y34 S2END1 -> IMUX_B0 , 
  pip INT_X12Y34 S2END1 -> IMUX_B8 , 
  pip INT_X12Y36 W6MID1 -> N2BEG1 , 
  pip INT_X12Y36 W6MID1 -> S2BEG1 , 
  pip INT_X12Y38 N2END1 -> N2BEG1 , 
  pip INT_X12Y40 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X12Y40 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X12Y40 N2END1 -> BYP_INT_B2 , 
  pip INT_X15Y36 OMUX_W1 -> W6BEG1 , 
  pip INT_X16Y36 HALF_OMUX_BOT3 -> OMUX1 , 
  pip INT_X9Y32 S2END0 -> IMUX_B0 , 
  pip INT_X9Y34 S2END2 -> S2BEG0 , 
  pip INT_X9Y36 S2BEG2 -> IMUX_B20 , 
  pip INT_X9Y36 S2BEG2 -> IMUX_B28 , 
  pip INT_X9Y36 W6END1 -> N2BEG2 , 
  pip INT_X9Y36 W6END1 -> S2BEG2 , 
  pip INT_X9Y37 N2MID2 -> IMUX_B13 , 
  pip INT_X9Y37 N2MID2 -> IMUX_B5 , 
  ;
net "uart_wrapper/N21" , 
  outpin "iSlice__405__" Y ,
  inpin "iSlice__314__" F1 ,
  inpin "iSlice__314__" G1 ,
  inpin "iSlice__315__" F2 ,
  inpin "iSlice__316__" F2 ,
  inpin "iSlice__316__" G2 ,
  inpin "iSlice__317__" G4 ,
  inpin "iSlice__318__" F2 ,
  inpin "iSlice__318__" G2 ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_IE2MID3 -> CLB_BUFFER_E2MID3 , 
  pip CLB_X12Y37 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X12Y37 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X13Y39 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X19Y32 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y36 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y36 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y37 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y37 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X11Y44 W2END1 -> W2BEG3 , 
  pip INT_X12Y37 S2MID9 -> IMUX_B15 , 
  pip INT_X12Y37 S2MID9 -> IMUX_B7 , 
  pip INT_X12Y38 OMUX_SW5 -> S2BEG9 , 
  pip INT_X12Y38 OMUX_SW5 -> W6BEG6 , 
  pip INT_X13Y39 BEST_LOGIC_OUTS7 -> N2BEG8 , 
  pip INT_X13Y39 BEST_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X13Y39 BEST_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X13Y42 N2END_N8 -> N2BEG0 , 
  pip INT_X13Y44 N2END0 -> W2BEG1 , 
  pip INT_X14Y32 S6END4 -> E2BEG3 , 
  pip INT_X14Y38 OMUX_SE3 -> S6BEG4 , 
  pip INT_X16Y32 E2END3 -> E2BEG3 , 
  pip INT_X18Y32 E2END3 -> E2BEG1 , 
  pip INT_X19Y32 E2MID1 -> IMUX_B4 , 
  pip INT_X9Y36 S2END6 -> IMUX_B14 , 
  pip INT_X9Y36 S2END6 -> IMUX_B6 , 
  pip INT_X9Y37 S2MID6 -> IMUX_B10 , 
  pip INT_X9Y37 S2MID6 -> IMUX_B2 , 
  pip INT_X9Y38 W6MID6 -> S2BEG6 , 
  pip INT_X9Y44 W2END3 -> IMUX_B29 , 
  ;
net "uart_wrapper/N3" , 
  outpin "iSlice__410__" Y ,
  inpin "iSlice__314__" F2 ,
  inpin "iSlice__314__" G2 ,
  inpin "iSlice__315__" F3 ,
  inpin "iSlice__316__" F3 ,
  inpin "iSlice__316__" G3 ,
  inpin "iSlice__317__" G1 ,
  inpin "iSlice__318__" F3 ,
  inpin "iSlice__318__" G3 ,
  pip CLB_X12Y37 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X12Y37 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X13Y38 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X19Y32 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y36 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y36 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y37 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y37 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X10Y36 S2END4 -> W2BEG2 , 
  pip INT_X10Y37 S2MID4 -> W2BEG4 , 
  pip INT_X10Y38 W6MID4 -> S2BEG4 , 
  pip INT_X12Y37 OMUX_WS1 -> IMUX_B14 , 
  pip INT_X12Y37 OMUX_WS1 -> IMUX_B6 , 
  pip INT_X13Y37 OMUX_S5 -> LH24 , 
  pip INT_X13Y38 BEST_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X13Y38 BEST_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X13Y38 BEST_LOGIC_OUTS5 -> W6BEG4 , 
  pip INT_X19Y31 S6END7 -> N2BEG7 , 
  pip INT_X19Y32 N2MID7 -> IMUX_B7 , 
  pip INT_X19Y37 LH18 -> S6BEG7 , 
  pip INT_X7Y38 W6END4 -> N6BEG6 , 
  pip INT_X7Y44 N6END6 -> E2BEG6 , 
  pip INT_X9Y36 W2MID2 -> IMUX_B13 , 
  pip INT_X9Y36 W2MID2 -> IMUX_B5 , 
  pip INT_X9Y37 W2MID4 -> IMUX_B1 , 
  pip INT_X9Y37 W2MID4 -> IMUX_B9 , 
  pip INT_X9Y44 E2END6 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N0" , 
  outpin "iSlice__326__" Y ,
  inpin "iSlice__130__" F4 ,
  inpin "iSlice__131__" F3 ,
  inpin "iSlice__131__" G3 ,
  inpin "iSlice__132__" F2 ,
  inpin "iSlice__132__" G2 ,
  inpin "iSlice__133__" F3 ,
  inpin "iSlice__133__" G3 ,
  inpin "iSlice__134__" F3 ,
  inpin "iSlice__134__" G3 ,
  inpin "iSlice__135__" F2 ,
  inpin "iSlice__135__" G2 ,
  inpin "iSlice__136__" F3 ,
  inpin "iSlice__136__" G1 ,
  inpin "iSlice__137__" F4 ,
  inpin "iSlice__137__" G4 ,
  inpin "iSlice__138__" F3 ,
  inpin "iSlice__138__" G3 ,
  inpin "iSlice__139__" F3 ,
  inpin "iSlice__139__" G3 ,
  inpin "iSlice__140__" F1 ,
  inpin "iSlice__140__" G1 ,
  inpin "iSlice__141__" F3 ,
  inpin "iSlice__141__" G3 ,
  inpin "iSlice__142__" F2 ,
  inpin "iSlice__142__" G2 ,
  inpin "iSlice__143__" F2 ,
  inpin "iSlice__143__" G2 ,
  inpin "iSlice__144__" F1 ,
  inpin "iSlice__144__" G1 ,
  inpin "iSlice__145__" F4 ,
  inpin "iSlice__145__" G2 ,
  inpin "iSlice__146__" F1 ,
  inpin "iSlice__146__" G1 ,
  inpin "iSlice__147__" F1 ,
  inpin "iSlice__147__" G1 ,
  inpin "iSlice__148__" F4 ,
  inpin "iSlice__148__" G4 ,
  inpin "iSlice__149__" F1 ,
  inpin "iSlice__149__" G1 ,
  inpin "iSlice__150__" F1 ,
  inpin "iSlice__150__" G1 ,
  inpin "iSlice__151__" F1 ,
  inpin "iSlice__151__" G1 ,
  inpin "iSlice__152__" F4 ,
  inpin "iSlice__152__" G4 ,
  inpin "iSlice__153__" F4 ,
  inpin "iSlice__153__" G1 ,
  inpin "iSlice__154__" G1 ,
  pip CLB_X21Y43 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X21Y43 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X22Y43 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X22Y43 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X22Y50 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X23Y39 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X23Y39 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X23Y40 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X23Y40 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X23Y51 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y39 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y39 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X24Y40 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X24Y40 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y41 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y41 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y44 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X24Y44 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y48 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y48 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X26Y41 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X26Y41 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X26Y42 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y42 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y43 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X26Y43 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X26Y46 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X26Y46 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X26Y48 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X26Y48 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X26Y49 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y49 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X27Y44 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X27Y44 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X28Y39 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X28Y39 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X28Y42 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X28Y42 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X29Y38 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X29Y38 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X29Y39 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X29Y39 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X29Y39 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X29Y41 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X29Y41 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X29Y46 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X29Y46 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X7Y39 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X10Y39 S6MID0 -> W2BEG0 , 
  pip INT_X10Y42 LH6 -> S6BEG0 , 
  pip INT_X16Y42 S2END2 -> LH0 , 
  pip INT_X16Y44 W2END0 -> S2BEG2 , 
  pip INT_X18Y44 W2END_N8 -> W2BEG0 , 
  pip INT_X20Y43 W2END6 -> W2BEG8 , 
  pip INT_X21Y43 W2MID6 -> IMUX_B10 , 
  pip INT_X21Y43 W2MID6 -> IMUX_B2 , 
  pip INT_X22Y42 S2END6 -> E2BEG4 , 
  pip INT_X22Y43 S2MID6 -> IMUX_B18 , 
  pip INT_X22Y43 S2MID6 -> IMUX_B26 , 
  pip INT_X22Y43 S2MID6 -> W2BEG6 , 
  pip INT_X22Y44 S6END6 -> S2BEG6 , 
  pip INT_X22Y47 S6MID6 -> E6BEG6 , 
  pip INT_X22Y50 BEST_LOGIC_OUTS7 -> E2BEG5 , 
  pip INT_X22Y50 BEST_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X22Y50 BEST_LOGIC_OUTS7 -> S6BEG6 , 
  pip INT_X23Y39 W2MID3 -> IMUX_B17 , 
  pip INT_X23Y39 W2MID3 -> IMUX_B25 , 
  pip INT_X23Y40 S2END4 -> IMUX_B21 , 
  pip INT_X23Y40 S2END4 -> IMUX_B29 , 
  pip INT_X23Y42 E2MID4 -> S2BEG4 , 
  pip INT_X23Y51 OMUX_EN8 -> IMUX_B20 , 
  pip INT_X24Y39 S2MID1 -> IMUX_B0 , 
  pip INT_X24Y39 S2MID1 -> IMUX_B8 , 
  pip INT_X24Y39 S2MID3 -> W2BEG3 , 
  pip INT_X24Y40 S2END3 -> IMUX_B13 , 
  pip INT_X24Y40 S2END3 -> IMUX_B5 , 
  pip INT_X24Y40 S2END3 -> S2BEG1 , 
  pip INT_X24Y40 S2END3 -> S2BEG3 , 
  pip INT_X24Y41 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X24Y41 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X24Y41 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X24Y41 S2MID3 -> BYP_INT_B6 , 
  pip INT_X24Y42 E2END4 -> E2BEG4 , 
  pip INT_X24Y42 E2END4 -> N2BEG3 , 
  pip INT_X24Y42 E2END4 -> S2BEG3 , 
  pip INT_X24Y44 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X24Y44 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X24Y44 N2END3 -> BYP_INT_B6 , 
  pip INT_X24Y44 N2END3 -> IMUX_B13 , 
  pip INT_X24Y48 S2END4 -> E2BEG2 , 
  pip INT_X24Y48 S2END4 -> IMUX_B21 , 
  pip INT_X24Y48 S2END4 -> IMUX_B29 , 
  pip INT_X24Y50 E2END5 -> S2BEG4 , 
  pip INT_X26Y41 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X26Y41 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X26Y41 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X26Y41 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X26Y41 S2MID3 -> BYP_INT_B4 , 
  pip INT_X26Y41 S2MID3 -> BYP_INT_B6 , 
  pip INT_X26Y42 E2END4 -> E2BEG2 , 
  pip INT_X26Y42 E2END4 -> IMUX_B13 , 
  pip INT_X26Y42 E2END4 -> IMUX_B5 , 
  pip INT_X26Y42 E2END4 -> N2BEG3 , 
  pip INT_X26Y42 E2END4 -> S2BEG3 , 
  pip INT_X26Y43 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X26Y43 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X26Y43 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X26Y43 N2MID3 -> BYP_INT_B6 , 
  pip INT_X26Y46 W2END6 -> IMUX_B22 , 
  pip INT_X26Y46 W2END6 -> IMUX_B30 , 
  pip INT_X26Y48 E2END2 -> IMUX_B20 , 
  pip INT_X26Y48 E2END2 -> IMUX_B28 , 
  pip INT_X26Y48 E2END2 -> N2BEG1 , 
  pip INT_X26Y49 N2MID1 -> IMUX_B12 , 
  pip INT_X26Y49 N2MID1 -> IMUX_B4 , 
  pip INT_X27Y44 W2END4 -> IMUX_B13 , 
  pip INT_X27Y44 W2END4 -> IMUX_B5 , 
  pip INT_X28Y39 E2BEG9 -> IMUX_B15 , 
  pip INT_X28Y39 E2BEG9 -> IMUX_B7 , 
  pip INT_X28Y39 S2END_S1 -> E2BEG9 , 
  pip INT_X28Y42 E2END2 -> IMUX_B0 , 
  pip INT_X28Y42 E2END2 -> IMUX_B8 , 
  pip INT_X28Y42 E2END2 -> S2BEG1 , 
  pip INT_X28Y46 S2MID6 -> W2BEG6 , 
  pip INT_X28Y47 E6END6 -> E2BEG6 , 
  pip INT_X28Y47 E6END6 -> S2BEG6 , 
  pip INT_X29Y38 S2END_S0 -> W2BEG8 , 
  pip INT_X29Y38 W2BEG8 -> IMUX_B11 , 
  pip INT_X29Y38 W2BEG8 -> IMUX_B3 , 
  pip INT_X29Y39 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X29Y39 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X29Y39 E2MID9 -> BYP_INT_B7 , 
  pip INT_X29Y39 E2MID9 -> IMUX_B15 , 
  pip INT_X29Y39 E2MID9 -> IMUX_B27 , 
  pip INT_X29Y39 E2MID9 -> IMUX_B7 , 
  pip INT_X29Y41 S2END2 -> IMUX_B20 , 
  pip INT_X29Y41 S2END2 -> IMUX_B28 , 
  pip INT_X29Y41 S2END2 -> S2BEG0 , 
  pip INT_X29Y43 S2END4 -> S2BEG2 , 
  pip INT_X29Y44 S2MID4 -> W2BEG4 , 
  pip INT_X29Y45 S2END6 -> S2BEG4 , 
  pip INT_X29Y46 S2MID6 -> IMUX_B18 , 
  pip INT_X29Y46 S2MID6 -> IMUX_B26 , 
  pip INT_X29Y47 E2MID6 -> S2BEG6 , 
  pip INT_X7Y39 W2MID0 -> IMUX_B8 , 
  pip INT_X8Y39 W2END0 -> W2BEG0 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N1" , 
  outpin "iSlice__329__" X ,
  inpin "iSlice__165__" G2 ,
  inpin "iSlice__175__" F2 ,
  inpin "iSlice__177__" F3 ,
  inpin "iSlice__177__" G3 ,
  inpin "iSlice__178__" F2 ,
  inpin "iSlice__178__" G2 ,
  inpin "iSlice__179__" G3 ,
  inpin "iSlice__274__" G1 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_W2END7 -> CLB_BUFFER_IW2END7 , 
  pip CLB_X13Y39 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X23Y47 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X29Y38 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X29Y40 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X29Y41 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X29Y41 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X29Y43 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X29Y43 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X13Y39 W2END7 -> IMUX_B3 , 
  pip INT_X15Y39 W2END7 -> W2BEG7 , 
  pip INT_X17Y39 S2END9 -> W2BEG7 , 
  pip INT_X17Y41 S6END9 -> S2BEG9 , 
  pip INT_X17Y47 W6END7 -> S6BEG9 , 
  pip INT_X23Y47 BEST_LOGIC_OUTS1 -> E6BEG7 , 
  pip INT_X23Y47 BEST_LOGIC_OUTS1 -> W6BEG7 , 
  pip INT_X29Y38 S2MID4 -> IMUX_B5 , 
  pip INT_X29Y39 S2END6 -> S2BEG4 , 
  pip INT_X29Y39 S2END6 -> W2BEG4 , 
  pip INT_X29Y39 W2BEG4 -> IMUX_B21 , 
  pip INT_X29Y40 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X29Y40 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X29Y40 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X29Y40 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X29Y40 S2MID6 -> BYP_INT_B1 , 
  pip INT_X29Y41 S2BEG6 -> IMUX_B10 , 
  pip INT_X29Y41 S2BEG6 -> IMUX_B2 , 
  pip INT_X29Y41 S6END6 -> N2BEG6 , 
  pip INT_X29Y41 S6END6 -> S2BEG6 , 
  pip INT_X29Y43 N2END6 -> IMUX_B22 , 
  pip INT_X29Y43 N2END6 -> IMUX_B30 , 
  pip INT_X29Y47 E6END7 -> S6BEG6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N10" , 
  outpin "iSlice__331__" X ,
  inpin "iSlice__165__" G3 ,
  inpin "iSlice__175__" F3 ,
  inpin "iSlice__177__" F4 ,
  inpin "iSlice__177__" G4 ,
  inpin "iSlice__178__" F1 ,
  inpin "iSlice__178__" G1 ,
  inpin "iSlice__179__" G2 ,
  inpin "iSlice__274__" G4 ,
  pip CLB_BUFFER_X15Y38 CLB_BUFFER_W2MID9 -> CLB_BUFFER_IW2MID9 , 
  pip CLB_X13Y39 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X22Y32 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X29Y38 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X29Y40 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X29Y41 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X29Y41 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X29Y43 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X29Y43 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X13Y39 W2MID1 -> IMUX_B0 , 
  pip INT_X14Y39 W2END_N9 -> W2BEG1 , 
  pip INT_X16Y32 W6END7 -> N6BEG9 , 
  pip INT_X16Y38 N6END9 -> W2BEG9 , 
  pip INT_X22Y32 BEST_LOGIC_OUTS1 -> E6BEG7 , 
  pip INT_X22Y32 BEST_LOGIC_OUTS1 -> W6BEG7 , 
  pip INT_X28Y32 E6END7 -> N6BEG6 , 
  pip INT_X28Y38 N6END6 -> E2BEG6 , 
  pip INT_X29Y38 E2MID6 -> IMUX_B6 , 
  pip INT_X29Y38 E2MID6 -> N2BEG6 , 
  pip INT_X29Y39 N2MID6 -> IMUX_B22 , 
  pip INT_X29Y40 N2END6 -> IMUX_B26 , 
  pip INT_X29Y40 N2END6 -> N2BEG8 , 
  pip INT_X29Y41 N2MID8 -> IMUX_B11 , 
  pip INT_X29Y41 N2MID8 -> IMUX_B3 , 
  pip INT_X29Y42 N2END8 -> N2BEG8 , 
  pip INT_X29Y43 N2MID8 -> IMUX_B23 , 
  pip INT_X29Y43 N2MID8 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N11" , 
  outpin "iSlice__500__" Y ,
  inpin "iSlice__165__" F1 ,
  inpin "iSlice__166__" F3 ,
  inpin "iSlice__166__" G3 ,
  inpin "iSlice__167__" F1 ,
  inpin "iSlice__167__" G1 ,
  inpin "iSlice__168__" G1 ,
  inpin "iSlice__179__" F1 ,
  inpin "iSlice__180__" G2 ,
  pip CLB_X17Y41 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X23Y41 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y41 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X23Y44 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X23Y44 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y47 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y49 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X29Y38 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X17Y41 W2END4 -> IMUX_B21 , 
  pip INT_X19Y41 W2END2 -> W2BEG4 , 
  pip INT_X21Y41 W2END0 -> W2BEG2 , 
  pip INT_X23Y41 S2MID0 -> IMUX_B20 , 
  pip INT_X23Y41 S2MID0 -> IMUX_B28 , 
  pip INT_X23Y41 S2MID0 -> W2BEG0 , 
  pip INT_X23Y42 S2END2 -> S2BEG0 , 
  pip INT_X23Y44 S2END4 -> IMUX_B13 , 
  pip INT_X23Y44 S2END4 -> IMUX_B5 , 
  pip INT_X23Y44 S2END4 -> S2BEG2 , 
  pip INT_X23Y46 S2END4 -> S2BEG4 , 
  pip INT_X23Y48 OMUX_WS1 -> S2BEG4 , 
  pip INT_X24Y47 S2END2 -> IMUX_B20 , 
  pip INT_X24Y49 BEST_LOGIC_OUTS5 -> E6BEG4 , 
  pip INT_X24Y49 BEST_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X24Y49 BEST_LOGIC_OUTS5 -> S2BEG2 , 
  pip INT_X29Y38 E2BEG9 -> IMUX_B15 , 
  pip INT_X29Y38 S2END_S1 -> E2BEG9 , 
  pip INT_X29Y39 S2END1 -> IMUX_B28 , 
  pip INT_X29Y41 W2MID1 -> S2BEG1 , 
  pip INT_X30Y41 S2END3 -> W2BEG1 , 
  pip INT_X30Y43 S6END3 -> S2BEG3 , 
  pip INT_X30Y49 E6END4 -> S6BEG3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N12" , 
  outpin "iSlice__500__" X ,
  inpin "iSlice__157__" F2 ,
  inpin "iSlice__158__" F2 ,
  inpin "iSlice__158__" G2 ,
  inpin "iSlice__159__" F3 ,
  inpin "iSlice__159__" G3 ,
  inpin "iSlice__160__" G4 ,
  inpin "iSlice__164__" F2 ,
  inpin "iSlice__164__" G2 ,
  pip CLB_X22Y45 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X22Y45 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X22Y49 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X22Y49 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X23Y52 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y49 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X24Y50 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X26Y51 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X26Y51 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X22Y45 S2END7 -> IMUX_B22 , 
  pip INT_X22Y45 S2END7 -> IMUX_B30 , 
  pip INT_X22Y47 S2END7 -> S2BEG7 , 
  pip INT_X22Y49 W2END5 -> IMUX_B14 , 
  pip INT_X22Y49 W2END5 -> IMUX_B6 , 
  pip INT_X22Y49 W2END5 -> S2BEG7 , 
  pip INT_X23Y50 OMUX_NW10 -> N2BEG1 , 
  pip INT_X23Y52 N2END1 -> IMUX_B0 , 
  pip INT_X24Y49 BEST_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X24Y49 BEST_LOGIC_OUTS1 -> OMUX12 , 
  pip INT_X24Y49 BEST_LOGIC_OUTS1 -> W2BEG5 , 
  pip INT_X24Y50 OMUX_N12 -> IMUX_B29 , 
  pip INT_X25Y50 OMUX_NE12 -> E2BEG2 , 
  pip INT_X26Y50 E2MID2 -> N2BEG2 , 
  pip INT_X26Y51 N2MID2 -> IMUX_B17 , 
  pip INT_X26Y51 N2MID2 -> IMUX_B25 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N13" , 
  outpin "iSlice__499__" X ,
  inpin "iSlice__157__" G4 ,
  inpin "iSlice__160__" F2 ,
  inpin "iSlice__161__" F2 ,
  inpin "iSlice__161__" G2 ,
  inpin "iSlice__162__" F3 ,
  inpin "iSlice__162__" G3 ,
  inpin "iSlice__163__" F1 ,
  inpin "iSlice__163__" G1 ,
  pip CLB_X23Y52 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y50 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X24Y52 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X26Y48 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y48 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X27Y45 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X27Y45 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X29Y47 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X29Y47 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X23Y52 OMUX_W9 -> IMUX_B10 , 
  pip INT_X24Y50 S2END9 -> E2BEG7 , 
  pip INT_X24Y50 S2END9 -> IMUX_B23 , 
  pip INT_X24Y52 BEST_LOGIC_OUTS0 -> OMUX9 , 
  pip INT_X24Y52 BEST_LOGIC_OUTS0 -> S2BEG9 , 
  pip INT_X26Y48 S2END6 -> E2BEG4 , 
  pip INT_X26Y48 S2END6 -> IMUX_B14 , 
  pip INT_X26Y48 S2END6 -> IMUX_B6 , 
  pip INT_X26Y50 E2END7 -> S2BEG6 , 
  pip INT_X27Y45 S2MID2 -> IMUX_B20 , 
  pip INT_X27Y45 S2MID2 -> IMUX_B28 , 
  pip INT_X27Y46 S2END4 -> S2BEG2 , 
  pip INT_X27Y48 E2MID4 -> S2BEG4 , 
  pip INT_X28Y48 E2END4 -> E2BEG4 , 
  pip INT_X29Y47 S2MID4 -> IMUX_B13 , 
  pip INT_X29Y47 S2MID4 -> IMUX_B5 , 
  pip INT_X29Y48 E2MID4 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N14" , 
  outpin "iSlice__502__" X ,
  inpin "iSlice__172__" F3 ,
  inpin "iSlice__173__" F3 ,
  inpin "iSlice__173__" G3 ,
  inpin "iSlice__174__" F2 ,
  inpin "iSlice__174__" G2 ,
  inpin "iSlice__175__" G1 ,
  inpin "iSlice__176__" F2 ,
  inpin "iSlice__176__" G2 ,
  pip CLB_X18Y48 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X24Y44 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y44 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X24Y45 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y53 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X24Y53 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X24Y56 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y56 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X29Y40 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X18Y48 BEST_LOGIC_OUTS1 -> E6BEG7 , 
  pip INT_X24Y42 S2END5 -> E2BEG3 , 
  pip INT_X24Y44 S2END7 -> IMUX_B10 , 
  pip INT_X24Y44 S2END7 -> IMUX_B2 , 
  pip INT_X24Y44 S2END7 -> S2BEG5 , 
  pip INT_X24Y45 S2MID7 -> IMUX_B30 , 
  pip INT_X24Y46 S2END7 -> S2BEG7 , 
  pip INT_X24Y48 E6END7 -> N6BEG6 , 
  pip INT_X24Y48 E6END7 -> S2BEG7 , 
  pip INT_X24Y53 S2MID6 -> IMUX_B18 , 
  pip INT_X24Y53 S2MID6 -> IMUX_B26 , 
  pip INT_X24Y54 N6END6 -> N2BEG6 , 
  pip INT_X24Y54 N6END6 -> S2BEG6 , 
  pip INT_X24Y56 N2END6 -> IMUX_B10 , 
  pip INT_X24Y56 N2END6 -> IMUX_B2 , 
  pip INT_X26Y42 E2END3 -> E2BEG3 , 
  pip INT_X28Y40 S2END2 -> E2BEG0 , 
  pip INT_X28Y42 E2END3 -> S2BEG2 , 
  pip INT_X29Y40 E2MID0 -> IMUX_B16 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N15" , 
  outpin "iSlice__498__" Y ,
  inpin "iSlice__168__" F4 ,
  inpin "iSlice__169__" F2 ,
  inpin "iSlice__169__" G2 ,
  inpin "iSlice__170__" F4 ,
  inpin "iSlice__170__" G4 ,
  inpin "iSlice__171__" F4 ,
  inpin "iSlice__171__" G4 ,
  inpin "iSlice__172__" G2 ,
  pip CLB_X23Y48 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X23Y48 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y45 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y47 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y48 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X24Y48 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y52 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y52 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X26Y51 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X23Y48 W2MID0 -> IMUX_B12 , 
  pip INT_X23Y48 W2MID0 -> IMUX_B4 , 
  pip INT_X24Y45 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X24Y45 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y45 W2END8 -> BYP_INT_B7 , 
  pip INT_X24Y47 W2END8 -> IMUX_B31 , 
  pip INT_X24Y48 W2BEG0 -> IMUX_B12 , 
  pip INT_X24Y48 W2BEG0 -> IMUX_B4 , 
  pip INT_X24Y48 W2END_N8 -> W2BEG0 , 
  pip INT_X24Y52 W2END4 -> IMUX_B21 , 
  pip INT_X24Y52 W2END4 -> IMUX_B29 , 
  pip INT_X26Y45 S2END_S0 -> W2BEG8 , 
  pip INT_X26Y47 S2END_S0 -> W2BEG8 , 
  pip INT_X26Y48 S2END0 -> S2BEG0 , 
  pip INT_X26Y50 OMUX_S0 -> S2BEG0 , 
  pip INT_X26Y51 BEST_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X26Y51 BEST_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X26Y52 OMUX_N12 -> W2BEG4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N21" , 
  outpin "iSlice__497__" Y ,
  inpin "iSlice__165__" F2 ,
  inpin "iSlice__166__" F2 ,
  inpin "iSlice__166__" G2 ,
  inpin "iSlice__167__" F3 ,
  inpin "iSlice__167__" G3 ,
  inpin "iSlice__168__" G4 ,
  inpin "iSlice__179__" F3 ,
  inpin "iSlice__180__" G3 ,
  pip CLB_X16Y32 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X17Y41 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X23Y41 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X23Y41 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y44 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X23Y44 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y47 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X29Y38 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X16Y32 BEST_LOGIC_OUTS5 -> E6BEG4 , 
  pip INT_X16Y32 BEST_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X17Y33 OMUX_NE12 -> N6BEG5 , 
  pip INT_X17Y39 N6END5 -> N2BEG5 , 
  pip INT_X17Y41 N2END5 -> IMUX_B22 , 
  pip INT_X22Y32 E6END4 -> E6BEG4 , 
  pip INT_X23Y41 W2END6 -> IMUX_B22 , 
  pip INT_X23Y41 W2END6 -> IMUX_B30 , 
  pip INT_X23Y44 W2END6 -> IMUX_B14 , 
  pip INT_X23Y44 W2END6 -> IMUX_B6 , 
  pip INT_X24Y44 W2MID6 -> N2BEG6 , 
  pip INT_X24Y46 N2END6 -> N2BEG8 , 
  pip INT_X24Y47 N2MID8 -> IMUX_B23 , 
  pip INT_X25Y32 E6MID4 -> N6BEG4 , 
  pip INT_X25Y38 N6END4 -> N6BEG6 , 
  pip INT_X25Y41 N6MID6 -> W2BEG6 , 
  pip INT_X25Y44 N6END6 -> W2BEG6 , 
  pip INT_X28Y32 E6END4 -> N6BEG3 , 
  pip INT_X28Y38 N6END3 -> E2BEG3 , 
  pip INT_X29Y38 E2MID3 -> IMUX_B13 , 
  pip INT_X29Y38 E2MID3 -> N2BEG3 , 
  pip INT_X29Y39 N2MID3 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N31" , 
  outpin "iSlice__498__" X ,
  inpin "iSlice__157__" G3 ,
  inpin "iSlice__160__" F3 ,
  inpin "iSlice__161__" F4 ,
  inpin "iSlice__161__" G4 ,
  inpin "iSlice__162__" F2 ,
  inpin "iSlice__162__" G2 ,
  inpin "iSlice__163__" F4 ,
  inpin "iSlice__163__" G4 ,
  pip CLB_X23Y52 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y50 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X26Y48 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y48 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y51 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X27Y45 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X27Y45 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X29Y47 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X29Y47 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X23Y52 W2END2 -> IMUX_B9 , 
  pip INT_X24Y50 W2END5 -> IMUX_B22 , 
  pip INT_X25Y52 OMUX_WN14 -> W2BEG2 , 
  pip INT_X26Y48 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X26Y48 BYP_BOUNCE1 -> IMUX_B4 , 
  pip INT_X26Y48 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X26Y48 S2END5 -> BYP_INT_B1 , 
  pip INT_X26Y50 OMUX_S3 -> S2BEG5 , 
  pip INT_X26Y50 OMUX_S3 -> W2BEG5 , 
  pip INT_X26Y51 BEST_LOGIC_OUTS3 -> OMUX14 , 
  pip INT_X26Y51 BEST_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X27Y44 S6END7 -> N2BEG7 , 
  pip INT_X27Y45 N2MID7 -> IMUX_B23 , 
  pip INT_X27Y45 N2MID7 -> IMUX_B31 , 
  pip INT_X27Y47 S6MID7 -> E2BEG7 , 
  pip INT_X27Y50 OMUX_SE3 -> S6BEG7 , 
  pip INT_X29Y47 E2END7 -> IMUX_B14 , 
  pip INT_X29Y47 E2END7 -> IMUX_B6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N4" , 
  outpin "iSlice__496__" X ,
  inpin "iSlice__168__" F3 ,
  inpin "iSlice__169__" F1 ,
  inpin "iSlice__169__" G1 ,
  inpin "iSlice__170__" F2 ,
  inpin "iSlice__170__" G2 ,
  inpin "iSlice__171__" F1 ,
  inpin "iSlice__171__" G1 ,
  inpin "iSlice__172__" G3 ,
  pip CLB_X16Y46 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X23Y48 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y48 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y45 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y47 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y48 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X24Y48 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y52 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y52 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X16Y46 BEST_LOGIC_OUTS1 -> E6BEG7 , 
  pip INT_X22Y46 E6END7 -> E2BEG7 , 
  pip INT_X23Y46 E2MID7 -> N2BEG7 , 
  pip INT_X23Y48 N2END7 -> IMUX_B15 , 
  pip INT_X23Y48 N2END7 -> IMUX_B7 , 
  pip INT_X24Y45 S2MID6 -> IMUX_B22 , 
  pip INT_X24Y46 E2END7 -> N2BEG6 , 
  pip INT_X24Y46 E2END7 -> S2BEG6 , 
  pip INT_X24Y47 N2MID6 -> IMUX_B30 , 
  pip INT_X24Y48 N2END6 -> IMUX_B14 , 
  pip INT_X24Y48 N2END6 -> IMUX_B6 , 
  pip INT_X24Y48 N2END6 -> N2BEG8 , 
  pip INT_X24Y51 N2END_N8 -> N2BEG0 , 
  pip INT_X24Y52 N2MID0 -> IMUX_B20 , 
  pip INT_X24Y52 N2MID0 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N5" , 
  outpin "iSlice__501__" Y ,
  inpin "iSlice__172__" F4 ,
  inpin "iSlice__173__" F1 ,
  inpin "iSlice__173__" G1 ,
  inpin "iSlice__174__" F3 ,
  inpin "iSlice__174__" G3 ,
  inpin "iSlice__175__" G2 ,
  inpin "iSlice__176__" F1 ,
  inpin "iSlice__176__" G1 ,
  pip CLB_X19Y54 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X24Y44 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y44 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X24Y45 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y53 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X24Y53 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X24Y56 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X24Y56 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X29Y40 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X19Y54 BEST_LOGIC_OUTS5 -> E6BEG1 , 
  pip INT_X24Y44 S2MID8 -> IMUX_B11 , 
  pip INT_X24Y44 S2MID8 -> IMUX_B3 , 
  pip INT_X24Y45 W2MID8 -> IMUX_B31 , 
  pip INT_X24Y45 W2MID8 -> S2BEG8 , 
  pip INT_X24Y53 W2MID1 -> IMUX_B16 , 
  pip INT_X24Y53 W2MID1 -> IMUX_B24 , 
  pip INT_X24Y56 W2MID2 -> IMUX_B1 , 
  pip INT_X24Y56 W2MID2 -> IMUX_B9 , 
  pip INT_X25Y45 S2END_S0 -> E2BEG8 , 
  pip INT_X25Y45 S2END_S0 -> W2BEG8 , 
  pip INT_X25Y48 S6END0 -> S2BEG0 , 
  pip INT_X25Y53 S2MID1 -> W2BEG1 , 
  pip INT_X25Y54 E6END1 -> N2BEG1 , 
  pip INT_X25Y54 E6END1 -> S2BEG1 , 
  pip INT_X25Y54 E6END1 -> S6BEG0 , 
  pip INT_X25Y56 N2END1 -> W2BEG2 , 
  pip INT_X27Y45 E2END8 -> E2BEG6 , 
  pip INT_X29Y40 S2MID3 -> IMUX_B17 , 
  pip INT_X29Y41 S2END5 -> S2BEG3 , 
  pip INT_X29Y43 S2END5 -> S2BEG5 , 
  pip INT_X29Y45 E2END6 -> S2BEG5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N6" , 
  outpin "iSlice__499__" Y ,
  inpin "iSlice__157__" F1 ,
  inpin "iSlice__158__" F1 ,
  inpin "iSlice__158__" G1 ,
  inpin "iSlice__159__" F4 ,
  inpin "iSlice__159__" G4 ,
  inpin "iSlice__160__" G1 ,
  inpin "iSlice__164__" F3 ,
  inpin "iSlice__164__" G3 ,
  pip CLB_X22Y45 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X22Y45 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X22Y49 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X22Y49 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X23Y52 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X24Y50 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y52 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X26Y51 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X26Y51 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X22Y45 S2END9 -> IMUX_B23 , 
  pip INT_X22Y45 S2END9 -> IMUX_B31 , 
  pip INT_X22Y47 S2END_S1 -> S2BEG9 , 
  pip INT_X22Y49 W2END9 -> IMUX_B15 , 
  pip INT_X22Y49 W2END9 -> IMUX_B7 , 
  pip INT_X22Y50 W2END_N9 -> S2BEG1 , 
  pip INT_X23Y52 OMUX_W14 -> IMUX_B3 , 
  pip INT_X24Y49 S2END_S1 -> W2BEG9 , 
  pip INT_X24Y50 S2END1 -> IMUX_B28 , 
  pip INT_X24Y52 BEST_LOGIC_OUTS4 -> OMUX14 , 
  pip INT_X24Y52 BEST_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X24Y52 BEST_LOGIC_OUTS4 -> S2BEG1 , 
  pip INT_X25Y51 OMUX_ES7 -> E2BEG5 , 
  pip INT_X26Y51 E2MID5 -> IMUX_B18 , 
  pip INT_X26Y51 E2MID5 -> IMUX_B26 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/N9" , 
  outpin "iSlice__327__" Y ,
  inpin "iSlice__130__" F2 ,
  inpin "iSlice__131__" F4 ,
  inpin "iSlice__131__" G1 ,
  inpin "iSlice__132__" F1 ,
  inpin "iSlice__132__" G1 ,
  inpin "iSlice__133__" F2 ,
  inpin "iSlice__133__" G2 ,
  inpin "iSlice__134__" F4 ,
  inpin "iSlice__134__" G4 ,
  inpin "iSlice__135__" F3 ,
  inpin "iSlice__135__" G3 ,
  inpin "iSlice__136__" F2 ,
  inpin "iSlice__136__" G2 ,
  inpin "iSlice__137__" F3 ,
  inpin "iSlice__137__" G3 ,
  inpin "iSlice__138__" F2 ,
  inpin "iSlice__138__" G2 ,
  inpin "iSlice__139__" F2 ,
  inpin "iSlice__139__" G2 ,
  inpin "iSlice__140__" F3 ,
  inpin "iSlice__140__" G3 ,
  inpin "iSlice__141__" F4 ,
  inpin "iSlice__141__" G4 ,
  inpin "iSlice__142__" F3 ,
  inpin "iSlice__142__" G3 ,
  inpin "iSlice__143__" F4 ,
  inpin "iSlice__143__" G1 ,
  inpin "iSlice__144__" F3 ,
  inpin "iSlice__144__" G3 ,
  inpin "iSlice__145__" F1 ,
  inpin "iSlice__145__" G1 ,
  inpin "iSlice__146__" F4 ,
  inpin "iSlice__146__" G4 ,
  inpin "iSlice__147__" F2 ,
  inpin "iSlice__147__" G2 ,
  inpin "iSlice__148__" F2 ,
  inpin "iSlice__148__" G2 ,
  inpin "iSlice__149__" F4 ,
  inpin "iSlice__149__" G4 ,
  inpin "iSlice__150__" F4 ,
  inpin "iSlice__150__" G4 ,
  inpin "iSlice__151__" F4 ,
  inpin "iSlice__151__" G4 ,
  inpin "iSlice__152__" F1 ,
  inpin "iSlice__152__" G1 ,
  inpin "iSlice__153__" F2 ,
  inpin "iSlice__153__" G2 ,
  inpin "iSlice__154__" G2 ,
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_W6C4 -> CLB_BUFFER_IW6C4 , 
  pip CLB_X19Y40 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X21Y43 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X21Y43 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X22Y43 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X22Y43 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X23Y39 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X23Y39 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X23Y40 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y40 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X23Y51 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y39 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X24Y39 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y40 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X24Y40 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y41 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X24Y41 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y44 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X24Y44 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y48 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y48 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X26Y41 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X26Y41 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X26Y42 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y42 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X26Y43 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y43 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y46 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y46 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X26Y48 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y48 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X26Y49 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X26Y49 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y44 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X27Y44 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X28Y39 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X28Y39 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X28Y42 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X28Y42 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X29Y38 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X29Y38 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X29Y39 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X29Y39 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X29Y39 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X29Y41 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X29Y41 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X29Y46 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X29Y46 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X7Y39 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X13Y40 W6END4 -> W6BEG4 , 
  pip INT_X19Y40 BEST_LOGIC_OUTS5 -> E6BEG4 , 
  pip INT_X19Y40 BEST_LOGIC_OUTS5 -> W6BEG4 , 
  pip INT_X21Y43 W2MID4 -> IMUX_B1 , 
  pip INT_X21Y43 W2MID4 -> IMUX_B9 , 
  pip INT_X22Y40 E6MID4 -> N2BEG4 , 
  pip INT_X22Y42 N2END4 -> N2BEG4 , 
  pip INT_X22Y43 N2MID4 -> IMUX_B17 , 
  pip INT_X22Y43 N2MID4 -> IMUX_B25 , 
  pip INT_X22Y43 N2MID4 -> W2BEG4 , 
  pip INT_X23Y39 S2MID6 -> IMUX_B18 , 
  pip INT_X23Y39 S2MID6 -> IMUX_B26 , 
  pip INT_X23Y40 BYP_BOUNCE4 -> IMUX_B20 , 
  pip INT_X23Y40 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X23Y40 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X23Y40 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X23Y40 W2END4 -> BYP_INT_B4 , 
  pip INT_X23Y40 W2END4 -> BYP_INT_B6 , 
  pip INT_X23Y40 W2END4 -> S2BEG6 , 
  pip INT_X23Y51 W2MID3 -> IMUX_B21 , 
  pip INT_X24Y39 S2MID4 -> E2BEG4 , 
  pip INT_X24Y39 S2MID4 -> IMUX_B1 , 
  pip INT_X24Y39 S2MID4 -> IMUX_B9 , 
  pip INT_X24Y40 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X24Y40 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X24Y40 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X24Y40 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X24Y40 W2MID4 -> BYP_INT_B4 , 
  pip INT_X24Y40 W2MID4 -> BYP_INT_B6 , 
  pip INT_X24Y40 W2MID4 -> N2BEG4 , 
  pip INT_X24Y40 W2MID4 -> S2BEG4 , 
  pip INT_X24Y41 N2MID4 -> IMUX_B13 , 
  pip INT_X24Y41 N2MID4 -> IMUX_B5 , 
  pip INT_X24Y42 N2END4 -> E2BEG5 , 
  pip INT_X24Y42 N2END4 -> N2BEG6 , 
  pip INT_X24Y44 N2END6 -> IMUX_B14 , 
  pip INT_X24Y44 N2END6 -> IMUX_B6 , 
  pip INT_X24Y44 N2END6 -> N2BEG8 , 
  pip INT_X24Y46 N2END8 -> E2BEG9 , 
  pip INT_X24Y47 N2END_N8 -> N2BEG0 , 
  pip INT_X24Y48 N2MID0 -> IMUX_B20 , 
  pip INT_X24Y48 N2MID0 -> IMUX_B28 , 
  pip INT_X24Y49 N2END0 -> N2BEG2 , 
  pip INT_X24Y51 N2END2 -> W2BEG3 , 
  pip INT_X25Y40 E6END4 -> W2BEG4 , 
  pip INT_X26Y39 E2END4 -> E2BEG2 , 
  pip INT_X26Y41 S2MID4 -> IMUX_B17 , 
  pip INT_X26Y41 S2MID4 -> IMUX_B25 , 
  pip INT_X26Y42 E2END5 -> E2BEG5 , 
  pip INT_X26Y42 E2END5 -> IMUX_B14 , 
  pip INT_X26Y42 E2END5 -> IMUX_B6 , 
  pip INT_X26Y42 E2END5 -> N2BEG4 , 
  pip INT_X26Y42 E2END5 -> S2BEG4 , 
  pip INT_X26Y43 N2MID4 -> IMUX_B13 , 
  pip INT_X26Y43 N2MID4 -> IMUX_B5 , 
  pip INT_X26Y44 N2END4 -> E2BEG5 , 
  pip INT_X26Y46 E2BEG9 -> IMUX_B31 , 
  pip INT_X26Y46 E2END9 -> E2BEG9 , 
  pip INT_X26Y46 E2END9 -> IMUX_B23 , 
  pip INT_X26Y46 E2END9 -> N2BEG8 , 
  pip INT_X26Y48 N2END8 -> IMUX_B23 , 
  pip INT_X26Y48 N2END8 -> IMUX_B31 , 
  pip INT_X26Y48 N2END8 -> N2BEG8 , 
  pip INT_X26Y49 N2MID8 -> IMUX_B15 , 
  pip INT_X26Y49 N2MID8 -> IMUX_B7 , 
  pip INT_X27Y44 E2MID5 -> IMUX_B14 , 
  pip INT_X27Y44 E2MID5 -> IMUX_B6 , 
  pip INT_X28Y39 E2END2 -> E2BEG2 , 
  pip INT_X28Y39 E2END2 -> IMUX_B12 , 
  pip INT_X28Y39 E2END2 -> IMUX_B4 , 
  pip INT_X28Y42 E2END5 -> IMUX_B10 , 
  pip INT_X28Y42 E2END5 -> IMUX_B2 , 
  pip INT_X28Y46 E2END9 -> E2BEG9 , 
  pip INT_X29Y38 S2MID2 -> IMUX_B0 , 
  pip INT_X29Y38 S2MID2 -> IMUX_B8 , 
  pip INT_X29Y39 E2MID2 -> IMUX_B12 , 
  pip INT_X29Y39 E2MID2 -> IMUX_B16 , 
  pip INT_X29Y39 E2MID2 -> IMUX_B24 , 
  pip INT_X29Y39 E2MID2 -> IMUX_B4 , 
  pip INT_X29Y39 E2MID2 -> N2BEG2 , 
  pip INT_X29Y39 E2MID2 -> S2BEG2 , 
  pip INT_X29Y41 N2END2 -> IMUX_B21 , 
  pip INT_X29Y41 N2END2 -> IMUX_B29 , 
  pip INT_X29Y46 E2MID9 -> IMUX_B19 , 
  pip INT_X29Y46 E2MID9 -> IMUX_B27 , 
  pip INT_X7Y39 S2MID5 -> IMUX_B10 , 
  pip INT_X7Y40 W6END4 -> S2BEG5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<0>" , 
  outpin "iSlice__132__" XQ ,
  inpin "iSlice__132__" F3 ,
  inpin "iSlice__424__" G3 ,
  inpin "iSlice__427__" F1 ,
  inpin "iSlice__427__" G1 ,
  inpin "iSlice__474__" F1 ,
  inpin "iSlice__486__" F4 ,
  pip CLB_X16Y47 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X23Y33 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X24Y37 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y48 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y48 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X29Y32 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X29Y32 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X16Y47 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X16Y47 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X16Y47 S2MID4 -> BYP_INT_B4 , 
  pip INT_X16Y48 W2END2 -> S2BEG4 , 
  pip INT_X18Y48 W6END2 -> W2BEG2 , 
  pip INT_X23Y33 S2END0 -> IMUX_B8 , 
  pip INT_X23Y35 W2MID0 -> S2BEG0 , 
  pip INT_X24Y35 S2END2 -> W2BEG0 , 
  pip INT_X24Y35 S6END2 -> E6BEG0 , 
  pip INT_X24Y35 S6END2 -> N2BEG2 , 
  pip INT_X24Y37 BOUNCE2 -> IMUX_B22 , 
  pip INT_X24Y37 N2BEG4 -> BOUNCE2 , 
  pip INT_X24Y37 N2END2 -> N2BEG4 , 
  pip INT_X24Y37 S2END2 -> S2BEG2 , 
  pip INT_X24Y39 S2END2 -> S2BEG2 , 
  pip INT_X24Y41 S6END2 -> S2BEG2 , 
  pip INT_X24Y41 S6END2 -> S6BEG2 , 
  pip INT_X24Y47 OMUX_S4 -> S6BEG2 , 
  pip INT_X24Y48 OMUX4 -> W6BEG2 , 
  pip INT_X24Y48 OMUX9 -> IMUX_B30 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  pip INT_X29Y32 W2MID0 -> IMUX_B20 , 
  pip INT_X29Y32 W2MID0 -> IMUX_B28 , 
  pip INT_X30Y32 S2MID0 -> W2BEG0 , 
  pip INT_X30Y33 S2END0 -> S2BEG0 , 
  pip INT_X30Y35 E6END0 -> S2BEG0 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<10>" , 
  outpin "iSlice__136__" YQ ,
  inpin "iSlice__136__" G3 ,
  inpin "iSlice__376__" F3 ,
  pip CLB_X21Y43 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X24Y44 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y44 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X21Y43 W2END6 -> IMUX_B26 , 
  pip INT_X23Y43 OMUX_SW5 -> W2BEG6 , 
  pip INT_X24Y44 BOUNCE1 -> IMUX_B5 , 
  pip INT_X24Y44 OMUX5 -> BOUNCE1 , 
  pip INT_X24Y44 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<11>" , 
  outpin "iSlice__135__" XQ ,
  inpin "iSlice__135__" F4 ,
  inpin "iSlice__376__" F1 ,
  pip CLB_X21Y43 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X21Y43 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X21Y43 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X21Y43 OMUX2 -> IMUX_B24 , 
  pip INT_X21Y43 OMUX2 -> IMUX_B8 , 
  pip INT_X21Y43 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<12>" , 
  outpin "iSlice__135__" YQ ,
  inpin "iSlice__135__" G1 ,
  inpin "iSlice__376__" F4 ,
  pip CLB_X21Y43 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X21Y43 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X21Y43 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X21Y43 OMUX13 -> IMUX_B27 , 
  pip INT_X21Y43 OMUX13 -> IMUX_B3 , 
  pip INT_X21Y43 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<13>" , 
  outpin "iSlice__133__" XQ ,
  inpin "iSlice__133__" F1 ,
  inpin "iSlice__376__" F2 ,
  pip CLB_X21Y43 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X22Y43 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X22Y43 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X21Y43 OMUX_W6 -> IMUX_B25 , 
  pip INT_X22Y43 OMUX2 -> IMUX_B24 , 
  pip INT_X22Y43 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  pip INT_X22Y43 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<14>" , 
  outpin "iSlice__133__" YQ ,
  inpin "iSlice__133__" G4 ,
  inpin "iSlice__279__" F4 ,
  pip CLB_X22Y39 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X22Y43 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X22Y43 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X22Y39 S2MID8 -> IMUX_B27 , 
  pip INT_X22Y40 S2END8 -> S2BEG8 , 
  pip INT_X22Y42 OMUX_S5 -> S2BEG8 , 
  pip INT_X22Y43 OMUX13 -> IMUX_B19 , 
  pip INT_X22Y43 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X22Y43 SECONDARY_LOGIC_OUTS6 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<15>" , 
  outpin "iSlice__130__" XQ ,
  inpin "iSlice__130__" F3 ,
  inpin "iSlice__422__" G1 ,
  inpin "iSlice__481__" G2 ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_IE6A7 -> CLB_BUFFER_E6A7 , 
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_X18Y41 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X21Y33 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X7Y39 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X7Y39 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X14Y32 S6END9 -> E6BEG7 , 
  pip INT_X14Y38 E6END_S0 -> S6BEG9 , 
  pip INT_X14Y39 E6END0 -> N2BEG0 , 
  pip INT_X14Y41 N2END0 -> E2BEG1 , 
  pip INT_X16Y41 E2END1 -> E2BEG1 , 
  pip INT_X18Y41 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X18Y41 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X18Y41 E2END1 -> BYP_INT_B0 , 
  pip INT_X20Y32 E6END7 -> E2BEG7 , 
  pip INT_X21Y32 E2MID7 -> N2BEG7 , 
  pip INT_X21Y33 N2MID7 -> IMUX_B7 , 
  pip INT_X7Y39 OMUX6 -> IMUX_B9 , 
  pip INT_X7Y39 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X7Y39 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X8Y39 OMUX_E2 -> E6BEG0 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<1>" , 
  outpin "iSlice__132__" YQ ,
  inpin "iSlice__132__" G4 ,
  inpin "iSlice__424__" G1 ,
  inpin "iSlice__427__" F3 ,
  inpin "iSlice__427__" G3 ,
  inpin "iSlice__474__" F2 ,
  inpin "iSlice__486__" F1 ,
  pip CLB_X16Y47 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X23Y33 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y37 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y48 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X24Y48 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X29Y32 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X29Y32 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X16Y47 S2MID3 -> IMUX_B29 , 
  pip INT_X16Y48 W2MID3 -> S2BEG3 , 
  pip INT_X17Y48 W6END3 -> W2BEG3 , 
  pip INT_X23Y33 S2MID9 -> IMUX_B11 , 
  pip INT_X23Y34 W2MID9 -> S2BEG9 , 
  pip INT_X23Y48 OMUX_W6 -> W6BEG3 , 
  pip INT_X24Y34 S6END_S0 -> E6BEG8 , 
  pip INT_X24Y34 S6END_S0 -> W2BEG9 , 
  pip INT_X24Y35 S6END0 -> N2BEG0 , 
  pip INT_X24Y37 N2END0 -> IMUX_B20 , 
  pip INT_X24Y41 S6END0 -> S6BEG0 , 
  pip INT_X24Y47 OMUX_S0 -> S6BEG0 , 
  pip INT_X24Y48 BOUNCE3 -> IMUX_B23 , 
  pip INT_X24Y48 OMUX6 -> BOUNCE3 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X29Y32 W2MID6 -> IMUX_B22 , 
  pip INT_X29Y32 W2MID6 -> IMUX_B30 , 
  pip INT_X30Y32 S2END8 -> W2BEG6 , 
  pip INT_X30Y34 E6END8 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<2>" , 
  outpin "iSlice__131__" XQ ,
  inpin "iSlice__131__" F1 ,
  inpin "iSlice__424__" F3 ,
  pip CLB_X24Y37 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y40 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y40 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X24Y37 S2END5 -> IMUX_B30 , 
  pip INT_X24Y39 OMUX_S3 -> S2BEG5 , 
  pip INT_X24Y40 OMUX13 -> IMUX_B15 , 
  pip INT_X24Y40 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X24Y40 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<3>" , 
  outpin "iSlice__131__" YQ ,
  inpin "iSlice__131__" G2 ,
  inpin "iSlice__424__" F1 ,
  pip CLB_X24Y37 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y40 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y40 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X24Y37 S2END0 -> IMUX_B28 , 
  pip INT_X24Y39 OMUX_S0 -> S2BEG0 , 
  pip INT_X24Y40 OMUX9 -> IMUX_B6 , 
  pip INT_X24Y40 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  pip INT_X24Y40 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<4>" , 
  outpin "iSlice__134__" XQ ,
  inpin "iSlice__134__" F2 ,
  inpin "iSlice__424__" G2 ,
  inpin "iSlice__427__" F4 ,
  inpin "iSlice__427__" G4 ,
  inpin "iSlice__473__" G3 ,
  inpin "iSlice__486__" F2 ,
  pip CLB_X22Y33 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X23Y33 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y37 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X29Y32 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X29Y32 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X29Y46 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X29Y46 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X22Y33 W2MID4 -> IMUX_B5 , 
  pip INT_X23Y33 S2END6 -> IMUX_B10 , 
  pip INT_X23Y33 S2END6 -> W2BEG4 , 
  pip INT_X23Y35 S2END6 -> S2BEG6 , 
  pip INT_X23Y37 W2END4 -> S2BEG6 , 
  pip INT_X24Y37 W2MID4 -> IMUX_B21 , 
  pip INT_X25Y37 S2END6 -> E2BEG4 , 
  pip INT_X25Y37 S2END6 -> W2BEG4 , 
  pip INT_X25Y39 S6END6 -> S2BEG6 , 
  pip INT_X25Y45 W6MID6 -> S6BEG6 , 
  pip INT_X27Y37 E2END4 -> E2BEG2 , 
  pip INT_X28Y45 OMUX_SW5 -> W6BEG6 , 
  pip INT_X29Y32 S2END9 -> IMUX_B23 , 
  pip INT_X29Y32 S2END9 -> IMUX_B31 , 
  pip INT_X29Y34 S2END_S1 -> S2BEG9 , 
  pip INT_X29Y37 E2END2 -> S2BEG1 , 
  pip INT_X29Y46 BOUNCE1 -> IMUX_B25 , 
  pip INT_X29Y46 OMUX5 -> BOUNCE1 , 
  pip INT_X29Y46 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<5>" , 
  outpin "iSlice__134__" YQ ,
  inpin "iSlice__134__" G2 ,
  inpin "iSlice__288__" F1 ,
  inpin "iSlice__351__" G3 ,
  inpin "iSlice__464__" G2 ,
  inpin "iSlice__473__" G4 ,
  inpin "iSlice__482__" F1 ,
  pip CLB_X18Y41 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X22Y33 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X23Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X23Y32 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X23Y36 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X29Y46 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X29Y46 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X18Y40 W2MID1 -> N2BEG1 , 
  pip INT_X18Y41 N2MID1 -> IMUX_B28 , 
  pip INT_X19Y40 W6END1 -> W2BEG1 , 
  pip INT_X22Y33 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X22Y33 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X22Y33 W2MID2 -> BYP_INT_B4 , 
  pip INT_X23Y30 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X23Y30 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X23Y30 S2END2 -> BYP_INT_B2 , 
  pip INT_X23Y32 S2END2 -> IMUX_B28 , 
  pip INT_X23Y32 S2END2 -> S2BEG2 , 
  pip INT_X23Y33 S2MID2 -> W2BEG2 , 
  pip INT_X23Y34 W2END0 -> N2BEG2 , 
  pip INT_X23Y34 W2END0 -> S2BEG2 , 
  pip INT_X23Y36 N2END2 -> IMUX_B5 , 
  pip INT_X25Y34 S6END1 -> W2BEG0 , 
  pip INT_X25Y40 S6END3 -> S6BEG1 , 
  pip INT_X25Y40 S6END3 -> W6BEG1 , 
  pip INT_X25Y46 W6MID3 -> S6BEG3 , 
  pip INT_X28Y46 OMUX_W6 -> W6BEG3 , 
  pip INT_X29Y46 OMUX6 -> IMUX_B17 , 
  pip INT_X29Y46 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<6>" , 
  outpin "iSlice__138__" YQ ,
  inpin "iSlice__138__" G4 ,
  inpin "iSlice__288__" F4 ,
  inpin "iSlice__351__" G4 ,
  inpin "iSlice__464__" G4 ,
  inpin "iSlice__474__" F4 ,
  inpin "iSlice__482__" F3 ,
  pip CLB_X16Y47 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X18Y41 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y32 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X23Y36 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y42 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y42 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X16Y42 W6MID8 -> N6BEG8 , 
  pip INT_X16Y47 S2MID8 -> IMUX_B31 , 
  pip INT_X16Y48 N6END8 -> S2BEG8 , 
  pip INT_X18Y41 S2MID6 -> IMUX_B30 , 
  pip INT_X18Y42 W2MID6 -> S2BEG6 , 
  pip INT_X19Y42 W6END6 -> W2BEG6 , 
  pip INT_X19Y42 W6END6 -> W6BEG8 , 
  pip INT_X23Y30 S2END9 -> IMUX_B23 , 
  pip INT_X23Y32 W2END7 -> IMUX_B31 , 
  pip INT_X23Y32 W2END7 -> S2BEG9 , 
  pip INT_X23Y36 W2BEG0 -> IMUX_B4 , 
  pip INT_X23Y36 W2END_N8 -> W2BEG0 , 
  pip INT_X25Y32 S6MID7 -> W2BEG7 , 
  pip INT_X25Y35 S6END9 -> S6BEG7 , 
  pip INT_X25Y35 S6END9 -> W2BEG8 , 
  pip INT_X25Y41 OMUX_SW5 -> S6BEG9 , 
  pip INT_X25Y42 OMUX_W9 -> W6BEG6 , 
  pip INT_X26Y42 BOUNCE0 -> IMUX_B4 , 
  pip INT_X26Y42 OMUX5 -> BOUNCE0 , 
  pip INT_X26Y42 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X26Y42 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<7>" , 
  outpin "iSlice__137__" XQ ,
  inpin "iSlice__137__" F1 ,
  inpin "iSlice__424__" F2 ,
  pip CLB_X24Y37 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X24Y39 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y39 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X24Y37 S2END3 -> IMUX_B29 , 
  pip INT_X24Y39 OMUX13 -> IMUX_B11 , 
  pip INT_X24Y39 OMUX6 -> S2BEG3 , 
  pip INT_X24Y39 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X24Y39 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<8>" , 
  outpin "iSlice__137__" YQ ,
  inpin "iSlice__137__" G2 ,
  inpin "iSlice__279__" F1 ,
  pip CLB_X22Y39 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X24Y39 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X24Y39 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X22Y39 W2END1 -> IMUX_B24 , 
  pip INT_X24Y39 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X24Y39 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X24Y39 OMUX2 -> BYP_INT_B0 , 
  pip INT_X24Y39 OMUX2 -> W2BEG1 , 
  pip INT_X24Y39 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_add<9>" , 
  outpin "iSlice__136__" XQ ,
  inpin "iSlice__136__" F1 ,
  inpin "iSlice__424__" F4 ,
  pip CLB_X24Y37 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y44 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y44 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X24Y37 W2MID8 -> IMUX_B31 , 
  pip INT_X24Y44 BOUNCE3 -> IMUX_B15 , 
  pip INT_X24Y44 OMUX6 -> BOUNCE3 , 
  pip INT_X24Y44 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  pip INT_X24Y44 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X25Y37 S6END9 -> W2BEG8 , 
  pip INT_X25Y43 OMUX_ES7 -> S6BEG9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<0>" , 
  outpin "iSlice__150__" XQ ,
  inpin "iSlice__150__" F3 ,
  inpin "iSlice__606__" BX ,
  inpin "iSlice__621__" BX ,
  inpin "iSlice__638__" BX ,
  inpin "iSlice__654__" BX ,
  inpin "iSlice__657__" BX ,
  inpin "iSlice__673__" BX ,
  pip CLB_X24Y28 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X24Y29 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X26Y37 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y37 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X27Y31 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X28Y39 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X28Y39 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X29Y31 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X24Y28 S2END2 -> BYP_INT_B2 , 
  pip INT_X24Y29 W2END8 -> BYP_INT_B7 , 
  pip INT_X24Y30 W2END0 -> S2BEG2 , 
  pip INT_X26Y29 W2END8 -> W2BEG8 , 
  pip INT_X26Y30 W2END_N8 -> W2BEG0 , 
  pip INT_X26Y37 S2MID2 -> BYP_INT_B2 , 
  pip INT_X26Y37 S2MID9 -> BYP_INT_B5 , 
  pip INT_X26Y38 W2END0 -> S2BEG2 , 
  pip INT_X26Y38 W2MID9 -> S2BEG9 , 
  pip INT_X27Y31 S2END8 -> BYP_INT_B5 , 
  pip INT_X27Y33 S2END8 -> S2BEG8 , 
  pip INT_X27Y35 S2END_S0 -> S2BEG8 , 
  pip INT_X27Y38 OMUX_SW5 -> W2BEG9 , 
  pip INT_X27Y38 W2MID0 -> S2BEG0 , 
  pip INT_X28Y29 S2END_S0 -> W2BEG8 , 
  pip INT_X28Y31 S2MID0 -> E2BEG0 , 
  pip INT_X28Y32 S6END0 -> S2BEG0 , 
  pip INT_X28Y38 OMUX_S0 -> S6BEG0 , 
  pip INT_X28Y38 OMUX_S0 -> W2BEG0 , 
  pip INT_X28Y39 BOUNCE1 -> IMUX_B13 , 
  pip INT_X28Y39 OMUX5 -> BOUNCE1 , 
  pip INT_X28Y39 SECONDARY_LOGIC_OUTS1 -> OMUX0 , 
  pip INT_X28Y39 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X29Y31 E2MID0 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<10>" , 
  outpin "iSlice__145__" YQ ,
  inpin "iSlice__145__" G4 ,
  inpin "iSlice__598__" BY ,
  inpin "iSlice__623__" BY ,
  inpin "iSlice__633__" BY ,
  inpin "iSlice__649__" BY ,
  inpin "iSlice__669__" BY ,
  pip CLB_X23Y34 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X23Y35 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X24Y33 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X28Y32 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X29Y33 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X29Y39 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X29Y39 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X22Y35 S6MID6 -> E2BEG6 , 
  pip INT_X22Y38 W6END4 -> S6BEG6 , 
  pip INT_X23Y34 S2MID3 -> BYP_INT_B4 , 
  pip INT_X23Y35 E2MID6 -> BYP_INT_B1 , 
  pip INT_X23Y35 W6END2 -> S2BEG3 , 
  pip INT_X24Y33 W2END6 -> BYP_INT_B3 , 
  pip INT_X26Y33 W2END4 -> W2BEG6 , 
  pip INT_X28Y32 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X28Y32 N2BEG4 -> BOUNCE2 , 
  pip INT_X28Y32 S6END4 -> N2BEG4 , 
  pip INT_X28Y33 N2MID4 -> W2BEG4 , 
  pip INT_X28Y38 OMUX_WS1 -> S6BEG4 , 
  pip INT_X28Y38 OMUX_WS1 -> W6BEG4 , 
  pip INT_X29Y32 S6END2 -> N2BEG2 , 
  pip INT_X29Y33 N2MID2 -> BYP_INT_B6 , 
  pip INT_X29Y35 S6MID2 -> W6BEG2 , 
  pip INT_X29Y38 OMUX_S4 -> S6BEG2 , 
  pip INT_X29Y39 OMUX13 -> IMUX_B19 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS6 -> OMUX1 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<11>" , 
  outpin "iSlice__144__" XQ ,
  inpin "iSlice__144__" F4 ,
  inpin "iSlice__600__" BX ,
  inpin "iSlice__616__" BX ,
  inpin "iSlice__632__" BX ,
  inpin "iSlice__645__" BX ,
  inpin "iSlice__668__" BX ,
  pip CLB_X24Y34 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X24Y34 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X24Y37 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X24Y41 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X24Y41 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X29Y34 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X29Y35 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X24Y34 S2END2 -> BYP_INT_B2 , 
  pip INT_X24Y34 S2END2 -> E2BEG0 , 
  pip INT_X24Y34 S2MID8 -> BYP_INT_B5 , 
  pip INT_X24Y35 S2END_S0 -> S2BEG8 , 
  pip INT_X24Y36 S2END2 -> S2BEG2 , 
  pip INT_X24Y37 S2MID2 -> BYP_INT_B0 , 
  pip INT_X24Y38 S2END2 -> S2BEG0 , 
  pip INT_X24Y38 S2END2 -> S2BEG2 , 
  pip INT_X24Y40 OMUX_S4 -> S2BEG2 , 
  pip INT_X24Y41 OMUX2 -> IMUX_B12 , 
  pip INT_X24Y41 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X24Y41 SECONDARY_LOGIC_OUTS1 -> OMUX4 , 
  pip INT_X26Y34 E2END0 -> E2BEG0 , 
  pip INT_X28Y33 E2END_S0 -> E2BEG8 , 
  pip INT_X28Y34 E2END0 -> E2BEG0 , 
  pip INT_X29Y33 E2MID8 -> N2BEG8 , 
  pip INT_X29Y34 E2MID0 -> BYP_INT_B0 , 
  pip INT_X29Y35 N2END8 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<12>" , 
  outpin "iSlice__143__" XQ ,
  inpin "iSlice__143__" F3 ,
  inpin "iSlice__600__" BY ,
  inpin "iSlice__616__" BY ,
  inpin "iSlice__632__" BY ,
  inpin "iSlice__648__" BY ,
  inpin "iSlice__668__" BY ,
  pip CLB_X23Y40 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y40 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X24Y34 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X24Y34 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X24Y37 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X29Y34 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X29Y35 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X23Y40 OMUX9 -> IMUX_B30 , 
  pip INT_X23Y40 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X23Y40 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  pip INT_X24Y34 S2MID4 -> BYP_INT_B4 , 
  pip INT_X24Y34 S2MID6 -> BYP_INT_B1 , 
  pip INT_X24Y35 S2END6 -> S2BEG4 , 
  pip INT_X24Y35 S2END6 -> S2BEG6 , 
  pip INT_X24Y37 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X24Y37 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y37 S2END6 -> S2BEG6 , 
  pip INT_X24Y37 S2END9 -> BYP_INT_B7 , 
  pip INT_X24Y37 S2END9 -> E2BEG7 , 
  pip INT_X24Y39 OMUX_ES7 -> S2BEG6 , 
  pip INT_X24Y39 OMUX_ES7 -> S2BEG9 , 
  pip INT_X26Y35 S2END6 -> E2BEG4 , 
  pip INT_X26Y37 E2END7 -> S2BEG6 , 
  pip INT_X28Y35 E2END4 -> E2BEG4 , 
  pip INT_X29Y34 S2MID4 -> BYP_INT_B4 , 
  pip INT_X29Y35 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X29Y35 E2MID4 -> BOUNCE2 , 
  pip INT_X29Y35 E2MID4 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<13>" , 
  outpin "iSlice__143__" YQ ,
  inpin "iSlice__143__" G4 ,
  inpin "iSlice__605__" BX ,
  inpin "iSlice__612__" BX ,
  inpin "iSlice__631__" BX ,
  inpin "iSlice__653__" BX ,
  inpin "iSlice__667__" BX ,
  pip CLB_X23Y40 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y40 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X26Y27 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X27Y28 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X27Y35 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X28Y29 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X28Y32 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X23Y40 OMUX13 -> IMUX_B23 , 
  pip INT_X23Y40 SECONDARY_LOGIC_OUTS7 -> OMUX13 , 
  pip INT_X23Y40 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X24Y39 OMUX_SE3 -> E6BEG3 , 
  pip INT_X26Y27 W2MID7 -> BYP_INT_B7 , 
  pip INT_X27Y27 S2MID7 -> W2BEG7 , 
  pip INT_X27Y28 S2END9 -> BYP_INT_B7 , 
  pip INT_X27Y28 S2END9 -> S2BEG7 , 
  pip INT_X27Y29 S2MID9 -> E2BEG9 , 
  pip INT_X27Y30 S2END_S1 -> S2BEG9 , 
  pip INT_X27Y32 S2MID1 -> E2BEG1 , 
  pip INT_X27Y33 S2END1 -> S2BEG1 , 
  pip INT_X27Y35 S2END1 -> BYP_INT_B0 , 
  pip INT_X27Y35 S2END1 -> S2BEG1 , 
  pip INT_X27Y37 S2END3 -> S2BEG1 , 
  pip INT_X27Y39 E6MID3 -> S2BEG3 , 
  pip INT_X28Y29 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X28Y29 BYP_BOUNCE5 -> BYP_INT_B1 , 
  pip INT_X28Y29 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X28Y29 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X28Y29 E2MID9 -> BYP_INT_B5 , 
  pip INT_X28Y32 E2MID1 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<14>" , 
  outpin "iSlice__142__" XQ ,
  inpin "iSlice__142__" F4 ,
  inpin "iSlice__605__" BY ,
  inpin "iSlice__615__" BY ,
  inpin "iSlice__631__" BY ,
  inpin "iSlice__653__" BY ,
  inpin "iSlice__667__" BY ,
  pip CLB_X23Y39 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X23Y39 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X26Y27 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X27Y28 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X27Y33 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X27Y35 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X28Y29 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip INT_X23Y39 OMUX13 -> IMUX_B27 , 
  pip INT_X23Y39 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X23Y39 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X24Y38 OMUX_SE3 -> E6BEG3 , 
  pip INT_X26Y27 BYP_BOUNCE5 -> BYP_INT_B3 , 
  pip INT_X26Y27 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X26Y27 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X26Y27 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X26Y27 W2MID3 -> BYP_INT_B6 , 
  pip INT_X27Y26 S6END3 -> N2BEG3 , 
  pip INT_X27Y27 N2MID3 -> E2BEG3 , 
  pip INT_X27Y27 N2MID3 -> W2BEG3 , 
  pip INT_X27Y28 N2BEG5 -> BYP_INT_B3 , 
  pip INT_X27Y28 N2END3 -> N2BEG5 , 
  pip INT_X27Y32 S6END3 -> S6BEG3 , 
  pip INT_X27Y33 S2MID3 -> BYP_INT_B4 , 
  pip INT_X27Y34 S2END3 -> S2BEG3 , 
  pip INT_X27Y35 S2MID3 -> BYP_INT_B4 , 
  pip INT_X27Y36 S2END3 -> S2BEG3 , 
  pip INT_X27Y38 E6MID3 -> S2BEG3 , 
  pip INT_X27Y38 E6MID3 -> S6BEG3 , 
  pip INT_X28Y27 E2MID3 -> N2BEG3 , 
  pip INT_X28Y29 N2END3 -> BYP_INT_B4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<15>" , 
  outpin "iSlice__142__" YQ ,
  inpin "iSlice__142__" G1 ,
  inpin "iSlice__598__" BX ,
  inpin "iSlice__614__" BX ,
  inpin "iSlice__627__" BX ,
  inpin "iSlice__646__" BX ,
  inpin "iSlice__663__" BX ,
  pip CLB_X23Y35 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X23Y39 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X23Y39 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X26Y25 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X26Y32 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X29Y33 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X29Y34 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X23Y34 S2END9 -> E2BEG7 , 
  pip INT_X23Y35 S2MID9 -> BYP_INT_B5 , 
  pip INT_X23Y36 S2END_S1 -> S2BEG9 , 
  pip INT_X23Y39 OMUX2 -> IMUX_B16 , 
  pip INT_X23Y39 OMUX2 -> S2BEG1 , 
  pip INT_X23Y39 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X25Y25 S2END_S0 -> E2BEG8 , 
  pip INT_X25Y28 S2END2 -> S2BEG0 , 
  pip INT_X25Y30 S2END4 -> S2BEG2 , 
  pip INT_X25Y32 S2END6 -> E2BEG4 , 
  pip INT_X25Y32 S2END6 -> S2BEG4 , 
  pip INT_X25Y34 E2END7 -> E2BEG5 , 
  pip INT_X25Y34 E2END7 -> S2BEG6 , 
  pip INT_X26Y25 E2MID8 -> BYP_INT_B5 , 
  pip INT_X26Y32 BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X26Y32 E2MID4 -> BOUNCE3 , 
  pip INT_X27Y34 E2END5 -> E2BEG3 , 
  pip INT_X27Y34 E2END5 -> E2BEG5 , 
  pip INT_X29Y33 BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X29Y33 S2MID4 -> W2BEG4 , 
  pip INT_X29Y33 W2BEG4 -> BOUNCE3 , 
  pip INT_X29Y34 E2END3 -> S2BEG2 , 
  pip INT_X29Y34 E2END5 -> S2BEG4 , 
  pip INT_X29Y34 S2BEG2 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<16>" , 
  outpin "iSlice__141__" XQ ,
  inpin "iSlice__141__" F1 ,
  inpin "iSlice__595__" BY ,
  inpin "iSlice__614__" BY ,
  inpin "iSlice__630__" BY ,
  inpin "iSlice__646__" BY ,
  inpin "iSlice__666__" BY ,
  pip CLB_X26Y25 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X26Y33 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y34 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y46 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X26Y46 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X29Y34 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X29Y34 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X26Y23 S6END6 -> N2BEG6 , 
  pip INT_X26Y25 N2END6 -> BYP_INT_B1 , 
  pip INT_X26Y29 LV6 -> S6BEG6 , 
  pip INT_X26Y33 S6END2 -> N2BEG2 , 
  pip INT_X26Y33 W2MID2 -> BYP_INT_B6 , 
  pip INT_X26Y34 N2MID2 -> BYP_INT_B6 , 
  pip INT_X26Y34 N2MID2 -> E2BEG2 , 
  pip INT_X26Y35 N2END2 -> E2BEG3 , 
  pip INT_X26Y35 N2END2 -> LV0 , 
  pip INT_X26Y39 S6END2 -> S6BEG2 , 
  pip INT_X26Y45 OMUX_S4 -> S6BEG2 , 
  pip INT_X26Y46 OMUX2 -> IMUX_B28 , 
  pip INT_X26Y46 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X26Y46 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  pip INT_X27Y33 S2MID2 -> W2BEG2 , 
  pip INT_X27Y34 E2MID2 -> S2BEG2 , 
  pip INT_X28Y35 E2END3 -> E2BEG3 , 
  pip INT_X29Y34 S2MID3 -> BYP_INT_B6 , 
  pip INT_X29Y34 S2MID5 -> BYP_INT_B3 , 
  pip INT_X29Y35 E2MID3 -> S2BEG3 , 
  pip INT_X29Y35 W2END3 -> S2BEG5 , 
  pip INT_X30Y35 E2END3 -> E2BEG3 , 
  pip R_TERM_INT_X30Y35 R_TERM_INT_E2BEG3 -> R_TERM_INT_W2MID3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<17>" , 
  outpin "iSlice__141__" YQ ,
  inpin "iSlice__141__" G2 ,
  inpin "iSlice__597__" BX ,
  inpin "iSlice__613__" BX ,
  inpin "iSlice__635__" BX ,
  inpin "iSlice__642__" BX ,
  inpin "iSlice__670__" BX ,
  pip CLB_X26Y34 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y35 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X26Y46 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X26Y46 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X27Y29 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X27Y32 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X27Y32 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X26Y32 S2MID0 -> E2BEG0 , 
  pip INT_X26Y32 S6END_S0 -> E2BEG9 , 
  pip INT_X26Y33 S6END0 -> N2BEG0 , 
  pip INT_X26Y33 S6END0 -> S2BEG0 , 
  pip INT_X26Y34 N2MID0 -> BYP_INT_B0 , 
  pip INT_X26Y35 BYP_BOUNCE2 -> BYP_INT_B6 , 
  pip INT_X26Y35 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X26Y35 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X26Y35 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X26Y35 S2END0 -> BYP_INT_B2 , 
  pip INT_X26Y37 S2END0 -> S2BEG0 , 
  pip INT_X26Y39 S6END0 -> S2BEG0 , 
  pip INT_X26Y39 S6END0 -> S6BEG0 , 
  pip INT_X26Y45 OMUX_S0 -> S6BEG0 , 
  pip INT_X26Y46 OMUX6 -> IMUX_B21 , 
  pip INT_X26Y46 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X26Y46 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X27Y29 W2END7 -> BYP_INT_B5 , 
  pip INT_X27Y32 E2MID0 -> BYP_INT_B0 , 
  pip INT_X27Y32 E2MID9 -> BYP_INT_B5 , 
  pip INT_X28Y32 E2END9 -> E2BEG7 , 
  pip INT_X29Y29 S2MID7 -> W2BEG7 , 
  pip INT_X29Y30 S2END7 -> S2BEG7 , 
  pip INT_X29Y32 E2MID7 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<18>" , 
  outpin "iSlice__140__" XQ ,
  inpin "iSlice__140__" F4 ,
  inpin "iSlice__597__" BY ,
  inpin "iSlice__613__" BY ,
  inpin "iSlice__635__" BY ,
  inpin "iSlice__645__" BY ,
  inpin "iSlice__670__" BY ,
  pip CLB_X24Y34 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y34 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y35 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X26Y43 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y43 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X27Y32 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X27Y32 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip INT_X24Y34 BYP_BOUNCE7 -> BYP_INT_B6 , 
  pip INT_X24Y34 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y34 W2END9 -> BYP_INT_B7 , 
  pip INT_X26Y32 S2END9 -> E2BEG7 , 
  pip INT_X26Y32 S2MID1 -> E2BEG1 , 
  pip INT_X26Y33 S2END1 -> S2BEG1 , 
  pip INT_X26Y34 S2END_S1 -> S2BEG9 , 
  pip INT_X26Y34 S2END_S1 -> W2BEG9 , 
  pip INT_X26Y34 W2MID2 -> BYP_INT_B4 , 
  pip INT_X26Y35 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X26Y35 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X26Y35 S2END1 -> BYP_INT_B0 , 
  pip INT_X26Y35 S2END1 -> S2BEG1 , 
  pip INT_X26Y37 S6END1 -> S2BEG1 , 
  pip INT_X26Y43 OMUX2 -> IMUX_B12 , 
  pip INT_X26Y43 OMUX2 -> S6BEG1 , 
  pip INT_X26Y43 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X27Y32 BYP_BOUNCE2 -> BYP_INT_B4 , 
  pip INT_X27Y32 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X27Y32 E2MID1 -> BYP_INT_B2 , 
  pip INT_X27Y32 E2MID1 -> N2BEG1 , 
  pip INT_X27Y32 E2MID7 -> BYP_INT_B1 , 
  pip INT_X27Y34 N2END1 -> W2BEG2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<19>" , 
  outpin "iSlice__140__" YQ ,
  inpin "iSlice__140__" G2 ,
  inpin "iSlice__596__" BX ,
  inpin "iSlice__609__" BX ,
  inpin "iSlice__628__" BX ,
  inpin "iSlice__644__" BX ,
  inpin "iSlice__664__" BX ,
  pip CLB_X24Y23 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y43 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X26Y43 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X27Y36 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X28Y30 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X28Y31 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X28Y34 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X23Y22 W6END2 -> N2BEG3 , 
  pip INT_X23Y23 N2MID3 -> E2BEG3 , 
  pip INT_X24Y23 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X24Y23 E2MID3 -> BOUNCE0 , 
  pip INT_X26Y43 OMUX9 -> IMUX_B6 , 
  pip INT_X26Y43 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X26Y43 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X27Y34 S2END4 -> E2BEG2 , 
  pip INT_X27Y36 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X27Y36 S2BEG4 -> BOUNCE0 , 
  pip INT_X27Y36 S6END4 -> S2BEG4 , 
  pip INT_X27Y42 OMUX_SE3 -> S6BEG4 , 
  pip INT_X28Y30 W2MID9 -> BYP_INT_B5 , 
  pip INT_X28Y31 W2MID1 -> BYP_INT_B2 , 
  pip INT_X28Y34 BYP_BOUNCE2 -> BYP_INT_B6 , 
  pip INT_X28Y34 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X28Y34 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X28Y34 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X28Y34 E2MID2 -> BYP_INT_B2 , 
  pip INT_X29Y22 LV12 -> W6BEG2 , 
  pip INT_X29Y30 S2MID9 -> W2BEG9 , 
  pip INT_X29Y31 S2END_S1 -> S2BEG9 , 
  pip INT_X29Y31 S2MID1 -> W2BEG1 , 
  pip INT_X29Y32 S2END1 -> S2BEG1 , 
  pip INT_X29Y34 E2END2 -> LV0 , 
  pip INT_X29Y34 E2END2 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<1>" , 
  outpin "iSlice__150__" YQ ,
  inpin "iSlice__150__" G3 ,
  inpin "iSlice__606__" BY ,
  inpin "iSlice__618__" BX ,
  inpin "iSlice__638__" BY ,
  inpin "iSlice__652__" BX ,
  inpin "iSlice__654__" BY ,
  inpin "iSlice__673__" BY ,
  pip CLB_X24Y28 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y29 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X26Y33 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X26Y37 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X27Y31 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X28Y32 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X28Y39 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X28Y39 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X24Y28 BYP_BOUNCE7 -> BYP_INT_B6 , 
  pip INT_X24Y28 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y28 W2MID8 -> BYP_INT_B7 , 
  pip INT_X24Y28 W2MID8 -> N2BEG8 , 
  pip INT_X24Y29 BYP_BOUNCE5 -> BYP_INT_B3 , 
  pip INT_X24Y29 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X24Y29 N2MID8 -> BYP_INT_B5 , 
  pip INT_X25Y28 S2END_S0 -> W2BEG8 , 
  pip INT_X25Y31 W2END_N8 -> S2BEG0 , 
  pip INT_X26Y33 W2END8 -> BYP_INT_B5 , 
  pip INT_X26Y37 S2END3 -> BYP_INT_B6 , 
  pip INT_X26Y39 W2END1 -> S2BEG3 , 
  pip INT_X27Y30 S2END_S0 -> W2BEG8 , 
  pip INT_X27Y31 BYP_BOUNCE0 -> BYP_INT_B1 , 
  pip INT_X27Y31 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X27Y31 S2END0 -> BYP_INT_B0 , 
  pip INT_X27Y33 W2MID0 -> S2BEG0 , 
  pip INT_X28Y32 S2MID1 -> BYP_INT_B0 , 
  pip INT_X28Y33 S2END_S0 -> W2BEG8 , 
  pip INT_X28Y33 S6END1 -> S2BEG1 , 
  pip INT_X28Y33 S6END1 -> W2BEG0 , 
  pip INT_X28Y36 S2END2 -> S2BEG0 , 
  pip INT_X28Y38 OMUX_S4 -> S2BEG2 , 
  pip INT_X28Y39 OMUX2 -> S6BEG1 , 
  pip INT_X28Y39 OMUX2 -> W2BEG1 , 
  pip INT_X28Y39 OMUX6 -> IMUX_B5 , 
  pip INT_X28Y39 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X28Y39 SECONDARY_LOGIC_OUTS5 -> OMUX4 , 
  pip INT_X28Y39 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<20>" , 
  outpin "iSlice__139__" XQ ,
  inpin "iSlice__139__" F4 ,
  inpin "iSlice__596__" BY ,
  inpin "iSlice__612__" BY ,
  inpin "iSlice__628__" BY ,
  inpin "iSlice__644__" BY ,
  inpin "iSlice__664__" BY ,
  pip CLB_X24Y23 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X27Y36 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X27Y44 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X27Y44 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X28Y30 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X28Y31 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X28Y32 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X24Y23 S2END3 -> BYP_INT_B4 , 
  pip INT_X24Y25 W2END1 -> S2BEG3 , 
  pip INT_X26Y25 W2END_N9 -> W2BEG1 , 
  pip INT_X27Y36 BYP_BOUNCE2 -> BYP_INT_B4 , 
  pip INT_X27Y36 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X27Y36 S2END1 -> BYP_INT_B2 , 
  pip INT_X27Y38 S6END1 -> S2BEG1 , 
  pip INT_X27Y44 OMUX2 -> IMUX_B12 , 
  pip INT_X27Y44 OMUX2 -> S6BEG1 , 
  pip INT_X27Y44 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X27Y44 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X28Y24 S2END_S1 -> W2BEG9 , 
  pip INT_X28Y27 S2END1 -> S2BEG1 , 
  pip INT_X28Y29 S2END1 -> S2BEG1 , 
  pip INT_X28Y30 BYP_BOUNCE0 -> BYP_INT_B1 , 
  pip INT_X28Y30 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X28Y30 S2MID1 -> BYP_INT_B0 , 
  pip INT_X28Y31 S2END3 -> BYP_INT_B6 , 
  pip INT_X28Y31 S2END3 -> S2BEG1 , 
  pip INT_X28Y32 S2MID3 -> BYP_INT_B6 , 
  pip INT_X28Y33 S2END5 -> S2BEG3 , 
  pip INT_X28Y35 S2END7 -> S2BEG5 , 
  pip INT_X28Y37 S6END7 -> S2BEG7 , 
  pip INT_X28Y43 OMUX_SE3 -> S6BEG7 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<21>" , 
  outpin "iSlice__139__" YQ ,
  inpin "iSlice__139__" G1 ,
  inpin "iSlice__595__" BX ,
  inpin "iSlice__617__" BX ,
  inpin "iSlice__624__" BX ,
  inpin "iSlice__643__" BX ,
  inpin "iSlice__660__" BX ,
  pip CLB_X26Y25 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y32 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y34 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X27Y44 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y44 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X29Y31 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X29Y32 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip INT_X26Y25 S2END1 -> BYP_INT_B0 , 
  pip INT_X26Y27 S2END1 -> S2BEG1 , 
  pip INT_X26Y29 S2END3 -> S2BEG1 , 
  pip INT_X26Y31 S2END5 -> S2BEG3 , 
  pip INT_X26Y32 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X26Y32 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X26Y32 S2MID5 -> BYP_INT_B1 , 
  pip INT_X26Y32 S2MID5 -> E2BEG5 , 
  pip INT_X26Y33 S2END7 -> S2BEG5 , 
  pip INT_X26Y34 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X26Y34 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X26Y34 S2MID7 -> BYP_INT_B1 , 
  pip INT_X26Y35 S2END9 -> S2BEG7 , 
  pip INT_X26Y37 S6END9 -> S2BEG9 , 
  pip INT_X26Y43 OMUX_SW5 -> S6BEG9 , 
  pip INT_X27Y44 OMUX13 -> IMUX_B7 , 
  pip INT_X27Y44 SECONDARY_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X27Y44 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X28Y31 S2MID4 -> E2BEG4 , 
  pip INT_X28Y32 E2END5 -> E2BEG3 , 
  pip INT_X28Y32 E2END5 -> S2BEG4 , 
  pip INT_X29Y31 BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X29Y31 E2MID4 -> BOUNCE3 , 
  pip INT_X29Y32 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X29Y32 E2MID3 -> BOUNCE0 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<22>" , 
  outpin "iSlice__154__" YQ ,
  inpin "iSlice__154__" G3 ,
  inpin "iSlice__592__" BY ,
  inpin "iSlice__617__" BY ,
  inpin "iSlice__627__" BY ,
  inpin "iSlice__643__" BY ,
  inpin "iSlice__663__" BY ,
  pip CLB_X23Y51 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X23Y51 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X24Y31 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y25 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y32 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X29Y32 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X29Y33 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X23Y51 BYP_BOUNCE0 -> IMUX_B22 , 
  pip INT_X23Y51 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X23Y51 OMUX2 -> BYP_INT_B0 , 
  pip INT_X23Y51 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X24Y27 LV24 -> N6BEG9 , 
  pip INT_X24Y29 S2END7 -> E2BEG5 , 
  pip INT_X24Y31 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X24Y31 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y31 S2END9 -> BYP_INT_B7 , 
  pip INT_X24Y31 S2END9 -> E2BEG7 , 
  pip INT_X24Y31 S2END9 -> S2BEG7 , 
  pip INT_X24Y32 S2MID9 -> E2BEG9 , 
  pip INT_X24Y33 N6END9 -> S2BEG9 , 
  pip INT_X24Y51 OMUX_E2 -> LV0 , 
  pip INT_X26Y25 S2END4 -> BYP_INT_B4 , 
  pip INT_X26Y27 S2END4 -> S2BEG4 , 
  pip INT_X26Y29 E2END5 -> S2BEG4 , 
  pip INT_X26Y31 E2END7 -> E2BEG5 , 
  pip INT_X26Y32 BYP_BOUNCE5 -> BYP_INT_B3 , 
  pip INT_X26Y32 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X26Y32 E2END9 -> BYP_INT_B5 , 
  pip INT_X28Y31 E2END5 -> E2BEG3 , 
  pip INT_X29Y31 E2MID3 -> N2BEG3 , 
  pip INT_X29Y32 N2MID3 -> BYP_INT_B4 , 
  pip INT_X29Y33 N2BEG5 -> BYP_INT_B3 , 
  pip INT_X29Y33 N2END3 -> N2BEG5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<23>" , 
  outpin "iSlice__153__" XQ ,
  inpin "iSlice__153__" F1 ,
  inpin "iSlice__594__" BX ,
  inpin "iSlice__610__" BX ,
  inpin "iSlice__626__" BX ,
  inpin "iSlice__639__" BX ,
  inpin "iSlice__662__" BX ,
  pip CLB_X26Y29 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y31 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y33 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y41 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X26Y41 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X28Y31 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X29Y31 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X26Y29 S2MID0 -> BYP_INT_B0 , 
  pip INT_X26Y30 S2END2 -> S2BEG0 , 
  pip INT_X26Y31 S2MID2 -> BYP_INT_B2 , 
  pip INT_X26Y32 S2END2 -> S2BEG2 , 
  pip INT_X26Y33 S2MID2 -> BYP_INT_B0 , 
  pip INT_X26Y34 S6END2 -> E2BEG1 , 
  pip INT_X26Y34 S6END2 -> S2BEG2 , 
  pip INT_X26Y40 OMUX_S4 -> S6BEG2 , 
  pip INT_X26Y41 OMUX2 -> IMUX_B24 , 
  pip INT_X26Y41 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  pip INT_X26Y41 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  pip INT_X28Y31 W2END8 -> BYP_INT_B5 , 
  pip INT_X28Y34 E2END1 -> E2BEG1 , 
  pip INT_X29Y31 W2MID8 -> BYP_INT_B7 , 
  pip INT_X30Y31 S2END_S0 -> W2BEG8 , 
  pip INT_X30Y34 E2END1 -> S2BEG0 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<24>" , 
  outpin "iSlice__153__" YQ ,
  inpin "iSlice__153__" G3 ,
  inpin "iSlice__594__" BY ,
  inpin "iSlice__610__" BY ,
  inpin "iSlice__626__" BY ,
  inpin "iSlice__642__" BY ,
  inpin "iSlice__662__" BY ,
  pip CLB_X26Y31 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y33 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y41 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X26Y41 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X27Y29 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X28Y31 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X29Y31 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X26Y31 S2MID3 -> BYP_INT_B6 , 
  pip INT_X26Y32 S2END3 -> S2BEG3 , 
  pip INT_X26Y33 S2MID3 -> BYP_INT_B4 , 
  pip INT_X26Y33 S2MID3 -> E2BEG3 , 
  pip INT_X26Y34 W2MID3 -> S2BEG3 , 
  pip INT_X26Y41 OMUX9 -> IMUX_B18 , 
  pip INT_X26Y41 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X26Y41 SECONDARY_LOGIC_OUTS6 -> OMUX9 , 
  pip INT_X27Y28 S6END7 -> N2BEG7 , 
  pip INT_X27Y29 E2BEG7 -> BYP_INT_B1 , 
  pip INT_X27Y29 N2MID7 -> E2BEG7 , 
  pip INT_X27Y31 S6MID7 -> E2BEG7 , 
  pip INT_X27Y34 S6END4 -> W2BEG3 , 
  pip INT_X27Y34 S6END7 -> S6BEG7 , 
  pip INT_X27Y40 OMUX_SE3 -> S6BEG4 , 
  pip INT_X27Y40 OMUX_SE3 -> S6BEG7 , 
  pip INT_X28Y31 BYP_BOUNCE0 -> BYP_INT_B1 , 
  pip INT_X28Y31 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X28Y31 S2END2 -> BYP_INT_B0 , 
  pip INT_X28Y33 E2END3 -> S2BEG2 , 
  pip INT_X29Y31 E2END7 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<25>" , 
  outpin "iSlice__152__" XQ ,
  inpin "iSlice__152__" F3 ,
  inpin "iSlice__599__" BX ,
  inpin "iSlice__604__" BX ,
  inpin "iSlice__625__" BX ,
  inpin "iSlice__647__" BX ,
  inpin "iSlice__661__" BX ,
  pip CLB_X24Y27 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X24Y35 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y49 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y49 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X27Y34 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X28Y34 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X29Y34 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X24Y27 S2MID2 -> BYP_INT_B0 , 
  pip INT_X24Y28 S2END4 -> S2BEG2 , 
  pip INT_X24Y30 S2END4 -> S2BEG4 , 
  pip INT_X24Y32 S2END6 -> S2BEG4 , 
  pip INT_X24Y34 S2END6 -> S2BEG6 , 
  pip INT_X24Y35 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X24Y35 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X24Y35 S2MID6 -> BYP_INT_B1 , 
  pip INT_X24Y36 W2MID6 -> S2BEG6 , 
  pip INT_X25Y36 S6END7 -> W2BEG6 , 
  pip INT_X25Y39 S6MID7 -> E6BEG7 , 
  pip INT_X25Y42 S6END9 -> S6BEG7 , 
  pip INT_X25Y48 OMUX_SW5 -> S6BEG9 , 
  pip INT_X26Y49 BOUNCE1 -> IMUX_B13 , 
  pip INT_X26Y49 OMUX5 -> BOUNCE1 , 
  pip INT_X26Y49 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X27Y34 W2MID7 -> BYP_INT_B7 , 
  pip INT_X28Y33 S6END7 -> N2BEG7 , 
  pip INT_X28Y34 N2MID7 -> BYP_INT_B5 , 
  pip INT_X28Y34 N2MID7 -> W2BEG7 , 
  pip INT_X28Y35 N2END7 -> E2BEG8 , 
  pip INT_X28Y39 E6MID7 -> S6BEG7 , 
  pip INT_X29Y34 S2MID8 -> BYP_INT_B5 , 
  pip INT_X29Y35 E2MID8 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<26>" , 
  outpin "iSlice__152__" YQ ,
  inpin "iSlice__152__" G3 ,
  inpin "iSlice__599__" BY ,
  inpin "iSlice__609__" BY ,
  inpin "iSlice__625__" BY ,
  inpin "iSlice__647__" BY ,
  inpin "iSlice__661__" BY ,
  pip CLB_X24Y27 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X24Y35 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y49 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y49 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X27Y34 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X28Y34 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X29Y34 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip INT_X24Y27 S2MID3 -> BYP_INT_B4 , 
  pip INT_X24Y28 S2END3 -> S2BEG3 , 
  pip INT_X24Y30 S2END3 -> S2BEG3 , 
  pip INT_X24Y32 S2END3 -> S2BEG3 , 
  pip INT_X24Y34 S2END3 -> S2BEG3 , 
  pip INT_X24Y35 S2MID3 -> BYP_INT_B4 , 
  pip INT_X24Y36 W2MID3 -> S2BEG3 , 
  pip INT_X25Y35 S2END3 -> E2BEG1 , 
  pip INT_X25Y36 S2MID3 -> W2BEG3 , 
  pip INT_X25Y37 S6END3 -> S2BEG3 , 
  pip INT_X25Y43 S6END3 -> S6BEG3 , 
  pip INT_X25Y49 OMUX_W6 -> S6BEG3 , 
  pip INT_X26Y49 OMUX6 -> IMUX_B5 , 
  pip INT_X26Y49 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  pip INT_X27Y34 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X27Y34 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X27Y34 E2END_S1 -> E2BEG9 , 
  pip INT_X27Y34 S2MID0 -> BYP_INT_B0 , 
  pip INT_X27Y34 S2MID0 -> E2BEG0 , 
  pip INT_X27Y35 E2END1 -> S2BEG0 , 
  pip INT_X28Y34 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X28Y34 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X28Y34 E2MID0 -> BYP_INT_B0 , 
  pip INT_X29Y34 E2BEG7 -> BYP_INT_B1 , 
  pip INT_X29Y34 E2END9 -> E2BEG7 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<27>" , 
  outpin "iSlice__151__" XQ ,
  inpin "iSlice__151__" F3 ,
  inpin "iSlice__592__" BX ,
  inpin "iSlice__608__" BX ,
  inpin "iSlice__622__" BY ,
  inpin "iSlice__640__" BX ,
  inpin "iSlice__658__" BY ,
  pip CLB_X24Y31 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y29 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X26Y30 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y48 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X26Y48 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X27Y32 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X29Y32 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X24Y30 W2MID1 -> N2BEG1 , 
  pip INT_X24Y31 N2MID1 -> BYP_INT_B0 , 
  pip INT_X25Y24 LV24 -> N6BEG8 , 
  pip INT_X25Y29 S2MID8 -> E2BEG8 , 
  pip INT_X25Y30 LV18 -> N6BEG0 , 
  pip INT_X25Y30 N6END8 -> E2BEG8 , 
  pip INT_X25Y30 N6END8 -> S2BEG8 , 
  pip INT_X25Y30 S6END2 -> W2BEG1 , 
  pip INT_X25Y33 S6MID2 -> E2BEG2 , 
  pip INT_X25Y36 LV12 -> S6BEG2 , 
  pip INT_X25Y36 N6END0 -> E2BEG0 , 
  pip INT_X25Y48 OMUX_W1 -> LV0 , 
  pip INT_X26Y29 E2MID8 -> BYP_INT_B5 , 
  pip INT_X26Y30 BYP_BOUNCE7 -> BYP_INT_B6 , 
  pip INT_X26Y30 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X26Y30 E2MID8 -> BYP_INT_B7 , 
  pip INT_X26Y48 OMUX9 -> IMUX_B30 , 
  pip INT_X26Y48 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  pip INT_X26Y48 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  pip INT_X27Y32 S2MID7 -> BYP_INT_B3 , 
  pip INT_X27Y33 E2END2 -> E2BEG2 , 
  pip INT_X27Y33 S2END9 -> S2BEG7 , 
  pip INT_X27Y35 E2END_S0 -> S2BEG9 , 
  pip INT_X29Y32 S2MID1 -> BYP_INT_B2 , 
  pip INT_X29Y33 E2END2 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<28>" , 
  outpin "iSlice__151__" YQ ,
  inpin "iSlice__151__" G2 ,
  inpin "iSlice__590__" BY ,
  inpin "iSlice__608__" BY ,
  inpin "iSlice__624__" BY ,
  inpin "iSlice__640__" BY ,
  inpin "iSlice__660__" BY ,
  pip CLB_X26Y29 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X26Y32 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y37 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y48 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X26Y48 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X29Y31 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X29Y32 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X26Y23 S6END2 -> N2BEG2 , 
  pip INT_X26Y25 N2END2 -> N2BEG4 , 
  pip INT_X26Y27 N2END4 -> N2BEG6 , 
  pip INT_X26Y29 N2END6 -> BYP_INT_B1 , 
  pip INT_X26Y29 S6END2 -> N2BEG2 , 
  pip INT_X26Y29 S6END2 -> S6BEG2 , 
  pip INT_X26Y30 N2MID2 -> E2BEG2 , 
  pip INT_X26Y31 N2END2 -> N2BEG4 , 
  pip INT_X26Y32 N2MID4 -> BYP_INT_B6 , 
  pip INT_X26Y33 N2END4 -> E2BEG5 , 
  pip INT_X26Y35 S6END2 -> N2BEG2 , 
  pip INT_X26Y35 S6END2 -> S6BEG2 , 
  pip INT_X26Y37 N2END2 -> BYP_INT_B4 , 
  pip INT_X26Y41 S6END2 -> S6BEG2 , 
  pip INT_X26Y47 OMUX_S4 -> S6BEG2 , 
  pip INT_X26Y48 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X26Y48 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X26Y48 OMUX13 -> BYP_INT_B7 , 
  pip INT_X26Y48 SECONDARY_LOGIC_OUTS7 -> OMUX13 , 
  pip INT_X26Y48 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X28Y30 E2END2 -> E2BEG2 , 
  pip INT_X28Y33 E2END5 -> E2BEG5 , 
  pip INT_X29Y30 E2MID2 -> N2BEG2 , 
  pip INT_X29Y31 S2END5 -> BYP_INT_B1 , 
  pip INT_X29Y32 N2END2 -> BYP_INT_B6 , 
  pip INT_X29Y33 E2MID5 -> S2BEG5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<29>" , 
  outpin "iSlice__149__" XQ ,
  inpin "iSlice__149__" F3 ,
  inpin "iSlice__591__" BX ,
  inpin "iSlice__607__" BX ,
  inpin "iSlice__629__" BX ,
  inpin "iSlice__637__" BY ,
  inpin "iSlice__665__" BX ,
  pip CLB_X26Y28 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y28 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X26Y36 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X28Y29 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X29Y29 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X29Y39 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X29Y39 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X26Y27 W2END_N8 -> N2BEG0 , 
  pip INT_X26Y28 BYP_BOUNCE5 -> BYP_INT_B3 , 
  pip INT_X26Y28 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X26Y28 N2MID0 -> BYP_INT_B0 , 
  pip INT_X26Y28 W2MID9 -> BYP_INT_B5 , 
  pip INT_X26Y36 W2END7 -> BYP_INT_B7 , 
  pip INT_X27Y26 W2MID8 -> N2BEG8 , 
  pip INT_X27Y28 N2END8 -> W2BEG9 , 
  pip INT_X28Y26 S6END9 -> W2BEG8 , 
  pip INT_X28Y29 E2BEG9 -> BYP_INT_B7 , 
  pip INT_X28Y29 S6MID9 -> E2BEG9 , 
  pip INT_X28Y32 S6END9 -> S6BEG9 , 
  pip INT_X28Y36 S2END9 -> W2BEG7 , 
  pip INT_X28Y38 OMUX_SW5 -> S2BEG9 , 
  pip INT_X28Y38 OMUX_SW5 -> S6BEG9 , 
  pip INT_X29Y29 E2MID9 -> BYP_INT_B7 , 
  pip INT_X29Y39 BOUNCE1 -> IMUX_B13 , 
  pip INT_X29Y39 OMUX5 -> BOUNCE1 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<2>" , 
  outpin "iSlice__149__" YQ ,
  inpin "iSlice__149__" G3 ,
  inpin "iSlice__611__" BX ,
  inpin "iSlice__621__" BY ,
  inpin "iSlice__636__" BX ,
  inpin "iSlice__657__" BY ,
  inpin "iSlice__659__" BX ,
  inpin "iSlice__672__" BX ,
  pip CLB_X24Y31 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X24Y32 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X24Y37 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y37 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X27Y31 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X29Y31 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X29Y39 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X29Y39 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X23Y37 S2END2 -> E2BEG0 , 
  pip INT_X23Y39 W6END1 -> S2BEG2 , 
  pip INT_X24Y31 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X24Y31 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X24Y31 W2END4 -> BYP_INT_B6 , 
  pip INT_X24Y32 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X24Y32 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X24Y32 W2END6 -> BYP_INT_B1 , 
  pip INT_X24Y37 E2MID0 -> BYP_INT_B2 , 
  pip INT_X26Y31 W2END4 -> N2BEG6 , 
  pip INT_X26Y31 W2END4 -> W2BEG4 , 
  pip INT_X26Y32 N2MID6 -> W2BEG6 , 
  pip INT_X26Y37 S2MID5 -> BYP_INT_B1 , 
  pip INT_X26Y38 W6MID5 -> S2BEG5 , 
  pip INT_X27Y31 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X27Y31 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X27Y31 W2MID4 -> BYP_INT_B6 , 
  pip INT_X28Y31 W2END4 -> W2BEG4 , 
  pip INT_X29Y31 W2MID4 -> BYP_INT_B6 , 
  pip INT_X29Y38 OMUX_S3 -> W6BEG5 , 
  pip INT_X29Y39 BYP_BOUNCE2 -> IMUX_B5 , 
  pip INT_X29Y39 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X29Y39 OMUX2 -> BYP_INT_B2 , 
  pip INT_X29Y39 OMUX2 -> W6BEG1 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X30Y31 S2MID4 -> W2BEG4 , 
  pip INT_X30Y32 S6END4 -> S2BEG4 , 
  pip INT_X30Y38 OMUX_SE3 -> S6BEG4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<30>" , 
  outpin "iSlice__144__" YQ ,
  inpin "iSlice__144__" G2 ,
  inpin "iSlice__591__" BY ,
  inpin "iSlice__607__" BY ,
  inpin "iSlice__629__" BY ,
  inpin "iSlice__639__" BY ,
  inpin "iSlice__665__" BY ,
  pip CLB_X24Y41 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y41 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X26Y28 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y29 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X26Y36 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X28Y29 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X29Y29 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X24Y41 OMUX9 -> IMUX_B6 , 
  pip INT_X24Y41 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X24Y41 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X25Y36 S2END7 -> E2BEG5 , 
  pip INT_X25Y38 S2END7 -> S2BEG7 , 
  pip INT_X25Y40 OMUX_SE3 -> S2BEG7 , 
  pip INT_X26Y28 S2END3 -> BYP_INT_B4 , 
  pip INT_X26Y29 S2MID3 -> BYP_INT_B4 , 
  pip INT_X26Y29 S2MID5 -> E2BEG5 , 
  pip INT_X26Y30 S2END5 -> S2BEG3 , 
  pip INT_X26Y30 S2END5 -> S2BEG5 , 
  pip INT_X26Y32 S2END5 -> S2BEG5 , 
  pip INT_X26Y34 S2END5 -> S2BEG5 , 
  pip INT_X26Y36 E2MID5 -> BYP_INT_B3 , 
  pip INT_X26Y36 E2MID5 -> S2BEG5 , 
  pip INT_X28Y29 E2END5 -> BYP_INT_B3 , 
  pip INT_X28Y29 E2END5 -> E2BEG5 , 
  pip INT_X29Y29 E2MID5 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<31>" , 
  outpin "iSlice__138__" XQ ,
  inpin "iSlice__138__" F4 ,
  inpin "iSlice__590__" BX ,
  inpin "iSlice__604__" BY ,
  inpin "iSlice__622__" BX ,
  inpin "iSlice__637__" BX ,
  inpin "iSlice__658__" BX ,
  pip CLB_X26Y28 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X26Y30 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y37 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X26Y42 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y42 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X27Y32 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X28Y34 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip INT_X26Y28 W2END8 -> BYP_INT_B7 , 
  pip INT_X26Y29 S2END_S1 -> E2BEG9 , 
  pip INT_X26Y30 S2END1 -> BYP_INT_B2 , 
  pip INT_X26Y31 S2END_S1 -> E2BEG9 , 
  pip INT_X26Y32 S2END1 -> S2BEG1 , 
  pip INT_X26Y34 S2END1 -> S2BEG1 , 
  pip INT_X26Y36 S6END1 -> N2BEG1 , 
  pip INT_X26Y36 S6END1 -> S2BEG1 , 
  pip INT_X26Y37 N2MID1 -> BYP_INT_B0 , 
  pip INT_X26Y42 OMUX2 -> IMUX_B12 , 
  pip INT_X26Y42 OMUX2 -> S6BEG1 , 
  pip INT_X26Y42 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X26Y42 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X27Y31 E2MID9 -> N2BEG9 , 
  pip INT_X27Y32 N2MID9 -> BYP_INT_B7 , 
  pip INT_X27Y35 S6END7 -> E2BEG6 , 
  pip INT_X27Y41 OMUX_SE3 -> S6BEG7 , 
  pip INT_X28Y28 S2MID8 -> W2BEG8 , 
  pip INT_X28Y29 E2END9 -> S2BEG8 , 
  pip INT_X28Y34 S2MID6 -> BYP_INT_B1 , 
  pip INT_X28Y35 E2MID6 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<3>" , 
  outpin "iSlice__148__" XQ ,
  inpin "iSlice__148__" F3 ,
  inpin "iSlice__611__" BY ,
  inpin "iSlice__620__" BX ,
  inpin "iSlice__633__" BX ,
  inpin "iSlice__656__" BX ,
  inpin "iSlice__659__" BY ,
  inpin "iSlice__669__" BX ,
  pip CLB_X23Y34 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X24Y32 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y37 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y38 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X28Y32 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X28Y42 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X28Y42 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X29Y32 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X23Y34 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X23Y34 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X23Y34 S2MID5 -> BYP_INT_B1 , 
  pip INT_X23Y35 W2MID5 -> S2BEG5 , 
  pip INT_X24Y32 S6MID4 -> W2BEG4 , 
  pip INT_X24Y32 W2BEG4 -> BYP_INT_B6 , 
  pip INT_X24Y35 S6END6 -> S6BEG4 , 
  pip INT_X24Y35 S6END6 -> W2BEG5 , 
  pip INT_X24Y37 S2END4 -> BYP_INT_B6 , 
  pip INT_X24Y38 BYP_BOUNCE4 -> BYP_INT_B2 , 
  pip INT_X24Y38 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X24Y38 S2MID4 -> BYP_INT_B4 , 
  pip INT_X24Y39 S2END6 -> S2BEG4 , 
  pip INT_X24Y41 W6MID6 -> S2BEG6 , 
  pip INT_X24Y41 W6MID6 -> S6BEG6 , 
  pip INT_X27Y41 OMUX_SW5 -> W6BEG6 , 
  pip INT_X28Y31 W2MID7 -> N2BEG7 , 
  pip INT_X28Y32 N2MID7 -> BYP_INT_B7 , 
  pip INT_X28Y42 BOUNCE1 -> IMUX_B9 , 
  pip INT_X28Y42 OMUX5 -> BOUNCE1 , 
  pip INT_X28Y42 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X28Y42 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X29Y31 S2END9 -> W2BEG7 , 
  pip INT_X29Y32 S2MID9 -> BYP_INT_B5 , 
  pip INT_X29Y33 S2END_S1 -> S2BEG9 , 
  pip INT_X29Y36 S6END1 -> S2BEG1 , 
  pip INT_X29Y42 OMUX_E2 -> S6BEG1 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<4>" , 
  outpin "iSlice__148__" YQ ,
  inpin "iSlice__148__" G1 ,
  inpin "iSlice__603__" BX ,
  inpin "iSlice__620__" BY ,
  inpin "iSlice__636__" BY ,
  inpin "iSlice__651__" BX ,
  inpin "iSlice__656__" BY ,
  inpin "iSlice__672__" BY ,
  pip CLB_X24Y31 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X24Y33 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X24Y36 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X24Y38 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X27Y31 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X28Y42 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X28Y42 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X29Y32 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip INT_X24Y31 W2MID5 -> BYP_INT_B1 , 
  pip INT_X24Y33 S2MID1 -> BYP_INT_B2 , 
  pip INT_X24Y34 S2END1 -> S2BEG1 , 
  pip INT_X24Y36 N2BEG1 -> BYP_INT_B0 , 
  pip INT_X24Y36 W6MID1 -> N2BEG1 , 
  pip INT_X24Y36 W6MID1 -> S2BEG1 , 
  pip INT_X24Y38 N2END1 -> W2BEG2 , 
  pip INT_X24Y38 W2BEG2 -> BYP_INT_B6 , 
  pip INT_X25Y31 W2END5 -> W2BEG5 , 
  pip INT_X27Y31 W2END5 -> BYP_INT_B3 , 
  pip INT_X27Y31 W2END5 -> W2BEG5 , 
  pip INT_X27Y36 S6END3 -> W6BEG1 , 
  pip INT_X27Y42 OMUX_W6 -> S6BEG3 , 
  pip INT_X28Y42 OMUX13 -> IMUX_B3 , 
  pip INT_X28Y42 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X28Y42 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X28Y42 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X29Y31 S2END7 -> W2BEG5 , 
  pip INT_X29Y32 S2MID7 -> BYP_INT_B1 , 
  pip INT_X29Y33 S2END7 -> S2BEG7 , 
  pip INT_X29Y35 S6END7 -> S2BEG7 , 
  pip INT_X29Y41 OMUX_SE3 -> S6BEG7 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<5>" , 
  outpin "iSlice__147__" XQ ,
  inpin "iSlice__147__" F3 ,
  inpin "iSlice__601__" BY ,
  inpin "iSlice__619__" BX ,
  inpin "iSlice__641__" BX ,
  inpin "iSlice__648__" BX ,
  inpin "iSlice__655__" BX ,
  inpin "iSlice__671__" BX ,
  pip CLB_X24Y34 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X24Y35 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y36 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y33 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X29Y33 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X29Y33 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X29Y41 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X29Y41 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X24Y34 W2MID1 -> BYP_INT_B0 , 
  pip INT_X24Y34 W2MID1 -> N2BEG1 , 
  pip INT_X24Y35 W2END2 -> BYP_INT_B6 , 
  pip INT_X24Y36 N2END1 -> BYP_INT_B2 , 
  pip INT_X25Y34 W2END1 -> W2BEG1 , 
  pip INT_X26Y33 W2MID9 -> BYP_INT_B7 , 
  pip INT_X26Y35 S2END4 -> W2BEG2 , 
  pip INT_X26Y37 S2END6 -> S2BEG4 , 
  pip INT_X26Y39 S2END8 -> S2BEG6 , 
  pip INT_X26Y41 W2END6 -> S2BEG8 , 
  pip INT_X27Y33 W2END9 -> W2BEG9 , 
  pip INT_X27Y34 W2END_N9 -> W2BEG1 , 
  pip INT_X28Y41 OMUX_W9 -> W2BEG6 , 
  pip INT_X29Y33 E2BEG9 -> BYP_INT_B5 , 
  pip INT_X29Y33 S2MID0 -> BYP_INT_B0 , 
  pip INT_X29Y33 S6END_S0 -> E2BEG9 , 
  pip INT_X29Y33 S6END_S0 -> W2BEG9 , 
  pip INT_X29Y34 S6END0 -> S2BEG0 , 
  pip INT_X29Y40 OMUX_S0 -> S6BEG0 , 
  pip INT_X29Y41 OMUX9 -> IMUX_B30 , 
  pip INT_X29Y41 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X29Y41 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<6>" , 
  outpin "iSlice__147__" YQ ,
  inpin "iSlice__147__" G4 ,
  inpin "iSlice__603__" BY ,
  inpin "iSlice__619__" BY ,
  inpin "iSlice__641__" BY ,
  inpin "iSlice__651__" BY ,
  inpin "iSlice__655__" BY ,
  inpin "iSlice__671__" BY ,
  pip CLB_X24Y33 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y36 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X24Y36 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y33 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X29Y33 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X29Y33 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X29Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X29Y41 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X24Y33 W2END2 -> BYP_INT_B6 , 
  pip INT_X24Y36 W2END4 -> BYP_INT_B4 , 
  pip INT_X24Y36 W2END4 -> BYP_INT_B6 , 
  pip INT_X26Y33 S2END4 -> W2BEG2 , 
  pip INT_X26Y33 W2MID5 -> BYP_INT_B3 , 
  pip INT_X26Y35 W2END2 -> N2BEG4 , 
  pip INT_X26Y35 W2END2 -> S2BEG4 , 
  pip INT_X26Y36 N2MID4 -> W2BEG4 , 
  pip INT_X27Y33 W2END5 -> W2BEG5 , 
  pip INT_X28Y34 S2MID3 -> E2BEG3 , 
  pip INT_X28Y35 S6END3 -> S2BEG3 , 
  pip INT_X28Y35 S6END3 -> W2BEG2 , 
  pip INT_X28Y41 OMUX_W6 -> S6BEG3 , 
  pip INT_X29Y33 S2MID3 -> BYP_INT_B4 , 
  pip INT_X29Y33 S2MID5 -> BYP_INT_B1 , 
  pip INT_X29Y33 S2MID5 -> W2BEG5 , 
  pip INT_X29Y34 E2MID3 -> S2BEG3 , 
  pip INT_X29Y34 S6END5 -> S2BEG5 , 
  pip INT_X29Y40 OMUX_S3 -> S6BEG5 , 
  pip INT_X29Y41 BOUNCE3 -> IMUX_B23 , 
  pip INT_X29Y41 OMUX6 -> BOUNCE3 , 
  pip INT_X29Y41 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X29Y41 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<7>" , 
  outpin "iSlice__146__" XQ ,
  inpin "iSlice__146__" F2 ,
  inpin "iSlice__602__" BX ,
  inpin "iSlice__615__" BX ,
  inpin "iSlice__634__" BX ,
  inpin "iSlice__650__" BX ,
  inpin "iSlice__652__" BY ,
  inpin "iSlice__675__" BX ,
  pip CLB_X24Y30 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X24Y30 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X24Y30 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X26Y33 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X27Y33 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X29Y31 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X29Y38 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X29Y38 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X23Y32 S6END9 -> E2BEG8 , 
  pip INT_X23Y38 W6END7 -> S6BEG9 , 
  pip INT_X24Y30 BYP_BOUNCE4 -> BYP_INT_B2 , 
  pip INT_X24Y30 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X24Y30 S2END8 -> BYP_INT_B5 , 
  pip INT_X24Y30 S2END8 -> BYP_INT_B7 , 
  pip INT_X24Y30 W2END4 -> BYP_INT_B4 , 
  pip INT_X24Y32 E2MID8 -> S2BEG8 , 
  pip INT_X25Y32 E2END8 -> E2BEG6 , 
  pip INT_X26Y30 S2END6 -> W2BEG4 , 
  pip INT_X26Y32 E2MID6 -> N2BEG6 , 
  pip INT_X26Y32 E2MID6 -> S2BEG6 , 
  pip INT_X26Y33 N2MID6 -> BYP_INT_B1 , 
  pip INT_X27Y33 W2END0 -> BYP_INT_B0 , 
  pip INT_X29Y31 S2END0 -> BYP_INT_B0 , 
  pip INT_X29Y33 S2END2 -> S2BEG0 , 
  pip INT_X29Y33 S2END2 -> W2BEG0 , 
  pip INT_X29Y35 S2END2 -> S2BEG2 , 
  pip INT_X29Y37 OMUX_S4 -> S2BEG2 , 
  pip INT_X29Y38 OMUX9 -> IMUX_B10 , 
  pip INT_X29Y38 OMUX9 -> W6BEG7 , 
  pip INT_X29Y38 SECONDARY_LOGIC_OUTS0 -> OMUX4 , 
  pip INT_X29Y38 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<8>" , 
  outpin "iSlice__146__" YQ ,
  inpin "iSlice__146__" G3 ,
  inpin "iSlice__602__" BY ,
  inpin "iSlice__618__" BY ,
  inpin "iSlice__634__" BY ,
  inpin "iSlice__650__" BY ,
  inpin "iSlice__675__" BY ,
  pip CLB_X24Y30 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X24Y30 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X24Y30 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X28Y32 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X29Y31 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X29Y38 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X29Y38 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X24Y30 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X24Y30 BOUNCE2 -> BYP_INT_B3 , 
  pip INT_X24Y30 N2BEG4 -> BOUNCE2 , 
  pip INT_X24Y30 W2END2 -> BYP_INT_B6 , 
  pip INT_X24Y30 W2END2 -> N2BEG4 , 
  pip INT_X26Y30 S2END4 -> W2BEG2 , 
  pip INT_X26Y32 W2END2 -> S2BEG4 , 
  pip INT_X28Y32 S6END3 -> W2BEG2 , 
  pip INT_X28Y32 W2BEG2 -> BYP_INT_B4 , 
  pip INT_X28Y38 OMUX_W6 -> S6BEG3 , 
  pip INT_X29Y31 W2MID3 -> BYP_INT_B4 , 
  pip INT_X29Y38 OMUX6 -> IMUX_B1 , 
  pip INT_X29Y38 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X29Y38 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X30Y31 S6END4 -> W2BEG3 , 
  pip INT_X30Y37 OMUX_SE3 -> S6BEG4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/reghnd_full_data<9>" , 
  outpin "iSlice__145__" XQ ,
  inpin "iSlice__145__" F2 ,
  inpin "iSlice__601__" BX ,
  inpin "iSlice__623__" BX ,
  inpin "iSlice__630__" BX ,
  inpin "iSlice__649__" BX ,
  inpin "iSlice__666__" BX ,
  pip CLB_X24Y33 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X24Y35 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X26Y33 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X29Y33 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X29Y34 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X29Y39 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X29Y39 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X23Y35 S2END_S1 -> E2BEG9 , 
  pip INT_X23Y38 W6END0 -> S2BEG1 , 
  pip INT_X24Y33 S2END9 -> BYP_INT_B7 , 
  pip INT_X24Y35 E2MID9 -> S2BEG9 , 
  pip INT_X24Y35 W2END1 -> BYP_INT_B2 , 
  pip INT_X26Y33 W2MID1 -> BYP_INT_B2 , 
  pip INT_X26Y35 S2END3 -> W2BEG1 , 
  pip INT_X26Y37 S2END5 -> S2BEG3 , 
  pip INT_X26Y39 W2END3 -> S2BEG5 , 
  pip INT_X27Y33 W2END1 -> W2BEG1 , 
  pip INT_X28Y39 OMUX_W6 -> W2BEG3 , 
  pip INT_X29Y33 S2BEG2 -> BYP_INT_B2 , 
  pip INT_X29Y33 S6END2 -> S2BEG2 , 
  pip INT_X29Y33 S6END2 -> W2BEG1 , 
  pip INT_X29Y34 S2END8 -> BYP_INT_B7 , 
  pip INT_X29Y36 S2END_S0 -> S2BEG8 , 
  pip INT_X29Y38 OMUX_S0 -> W6BEG0 , 
  pip INT_X29Y39 OMUX0 -> S2BEG0 , 
  pip INT_X29Y39 OMUX6 -> IMUX_B25 , 
  pip INT_X29Y39 OMUX6 -> S6BEG2 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS2 -> OMUX0 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd1" , 
  outpin "iSlice__154__" XQ ,
  inpin "iSlice__154__" F2 ,
  inpin "iSlice__156__" G4 ,
  inpin "iSlice__326__" G4 ,
  inpin "iSlice__327__" G2 ,
  inpin "iSlice__329__" F2 ,
  inpin "iSlice__331__" F1 ,
  inpin "iSlice__348__" F4 ,
  inpin "iSlice__349__" G1 ,
  inpin "iSlice__404__" G3 ,
  inpin "iSlice__405__" F4 ,
  inpin "iSlice__496__" F1 ,
  inpin "iSlice__497__" G2 ,
  inpin "iSlice__498__" F4 ,
  inpin "iSlice__498__" G4 ,
  inpin "iSlice__499__" F4 ,
  inpin "iSlice__499__" G4 ,
  inpin "iSlice__500__" F2 ,
  inpin "iSlice__500__" G2 ,
  inpin "iSlice__501__" G1 ,
  inpin "iSlice__502__" F2 ,
  pip CLB_BUFFER_X15Y38 CLB_BUFFER_W2END3 -> CLB_BUFFER_IW2END3 , 
  pip CLB_BUFFER_X15Y49 CLB_BUFFER_W2MID7 -> CLB_BUFFER_IW2MID7 , 
  pip CLB_X13Y39 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y49 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y32 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X16Y38 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X18Y48 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X19Y40 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X19Y54 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X21Y57 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X21Y57 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X22Y32 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X22Y50 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y47 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X23Y51 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X23Y51 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X24Y49 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X24Y49 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y52 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y52 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X26Y51 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y51 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X13Y38 W2END5 -> N2BEG7 , 
  pip INT_X13Y39 N2MID7 -> IMUX_B31 , 
  pip INT_X14Y49 W2END7 -> IMUX_B31 , 
  pip INT_X15Y38 W2END3 -> W2BEG5 , 
  pip INT_X16Y32 S2BEG6 -> IMUX_B6 , 
  pip INT_X16Y32 W6END5 -> S2BEG6 , 
  pip INT_X16Y38 W2MID3 -> IMUX_B1 , 
  pip INT_X16Y44 W6END7 -> N2BEG8 , 
  pip INT_X16Y46 N2END8 -> IMUX_B15 , 
  pip INT_X16Y48 S2END7 -> E2BEG5 , 
  pip INT_X16Y49 S2MID7 -> W2BEG7 , 
  pip INT_X16Y50 W6END6 -> S2BEG7 , 
  pip INT_X17Y38 W2END3 -> W2BEG3 , 
  pip INT_X18Y48 E2END5 -> IMUX_B14 , 
  pip INT_X19Y38 S2END5 -> W2BEG3 , 
  pip INT_X19Y40 S2END7 -> IMUX_B6 , 
  pip INT_X19Y40 S2END7 -> S2BEG5 , 
  pip INT_X19Y42 S2END7 -> S2BEG7 , 
  pip INT_X19Y44 W6MID7 -> S2BEG7 , 
  pip INT_X19Y54 W2MID9 -> IMUX_B7 , 
  pip INT_X20Y54 W2END7 -> W2BEG9 , 
  pip INT_X21Y57 W2MID7 -> IMUX_B23 , 
  pip INT_X21Y57 W2MID7 -> IMUX_B7 , 
  pip INT_X22Y32 N2BEG7 -> IMUX_B15 , 
  pip INT_X22Y32 S6END7 -> N2BEG7 , 
  pip INT_X22Y32 S6END7 -> W6BEG5 , 
  pip INT_X22Y38 S6END9 -> S6BEG7 , 
  pip INT_X22Y44 S6END9 -> S6BEG9 , 
  pip INT_X22Y44 S6END9 -> W6BEG7 , 
  pip INT_X22Y47 S6MID9 -> E2BEG9 , 
  pip INT_X22Y50 OMUX_SW5 -> IMUX_B23 , 
  pip INT_X22Y50 OMUX_SW5 -> S6BEG9 , 
  pip INT_X22Y50 OMUX_SW5 -> W6BEG6 , 
  pip INT_X22Y51 OMUX_W9 -> N6BEG7 , 
  pip INT_X22Y54 N6MID7 -> W2BEG7 , 
  pip INT_X22Y57 N6END7 -> W2BEG7 , 
  pip INT_X23Y47 BYP_BOUNCE5 -> IMUX_B14 , 
  pip INT_X23Y47 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X23Y47 E2MID9 -> BYP_INT_B5 , 
  pip INT_X23Y51 OMUX6 -> IMUX_B29 , 
  pip INT_X23Y51 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X23Y51 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X23Y51 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  pip INT_X23Y51 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X23Y51 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X23Y51 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  pip INT_X24Y49 S2MID7 -> IMUX_B14 , 
  pip INT_X24Y49 S2MID7 -> IMUX_B6 , 
  pip INT_X24Y50 OMUX_SE3 -> S2BEG7 , 
  pip INT_X24Y51 OMUX_E13 -> E2BEG8 , 
  pip INT_X24Y52 OMUX_EN8 -> IMUX_B0 , 
  pip INT_X24Y52 OMUX_EN8 -> IMUX_B8 , 
  pip INT_X26Y51 E2END8 -> IMUX_B23 , 
  pip INT_X26Y51 E2END8 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd2" , 
  outpin "iSlice__155__" YQ ,
  inpin "iSlice__155__" G1 ,
  inpin "iSlice__156__" G2 ,
  inpin "iSlice__326__" G1 ,
  inpin "iSlice__327__" G1 ,
  inpin "iSlice__329__" F4 ,
  inpin "iSlice__331__" F3 ,
  inpin "iSlice__340__" F4 ,
  inpin "iSlice__340__" G4 ,
  inpin "iSlice__348__" F2 ,
  inpin "iSlice__349__" F3 ,
  inpin "iSlice__349__" G3 ,
  inpin "iSlice__404__" G1 ,
  inpin "iSlice__405__" F1 ,
  inpin "iSlice__496__" F4 ,
  inpin "iSlice__497__" G1 ,
  inpin "iSlice__498__" F2 ,
  inpin "iSlice__498__" G2 ,
  inpin "iSlice__499__" F2 ,
  inpin "iSlice__499__" G2 ,
  inpin "iSlice__500__" F3 ,
  inpin "iSlice__500__" G3 ,
  inpin "iSlice__501__" G4 ,
  inpin "iSlice__502__" F1 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_W2MID0 -> CLB_BUFFER_IW2MID0 , 
  pip CLB_BUFFER_X15Y49 CLB_BUFFER_W6C4 -> CLB_BUFFER_IW6C4 , 
  pip CLB_X13Y39 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y49 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X16Y32 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X16Y38 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X18Y42 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X18Y42 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X18Y48 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X19Y40 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X19Y54 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X21Y57 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X21Y57 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X21Y57 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X22Y32 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X22Y50 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X22Y51 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X22Y51 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X23Y47 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X24Y49 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X24Y49 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y52 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y52 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X26Y51 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X26Y51 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X13Y39 W2MID0 -> IMUX_B28 , 
  pip INT_X13Y49 W6END4 -> E2BEG4 , 
  pip INT_X14Y39 W2END0 -> W2BEG0 , 
  pip INT_X14Y49 E2MID4 -> IMUX_B29 , 
  pip INT_X16Y32 W2END8 -> IMUX_B7 , 
  pip INT_X16Y38 W2END8 -> IMUX_B3 , 
  pip INT_X16Y39 W2END_N8 -> W2BEG0 , 
  pip INT_X16Y46 S2MID2 -> IMUX_B12 , 
  pip INT_X16Y47 S2END4 -> S2BEG2 , 
  pip INT_X16Y49 W6MID4 -> S2BEG4 , 
  pip INT_X18Y32 S2END_S0 -> W2BEG8 , 
  pip INT_X18Y35 S2END0 -> S2BEG0 , 
  pip INT_X18Y37 S2END0 -> S2BEG0 , 
  pip INT_X18Y38 S2END_S0 -> E2BEG8 , 
  pip INT_X18Y38 S2END_S0 -> W2BEG8 , 
  pip INT_X18Y39 S2END0 -> S2BEG0 , 
  pip INT_X18Y41 OMUX_S0 -> S2BEG0 , 
  pip INT_X18Y42 OMUX2 -> IMUX_B16 , 
  pip INT_X18Y42 SECONDARY_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X18Y42 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X18Y42 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X18Y42 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X18Y46 W2MID3 -> N2BEG3 , 
  pip INT_X18Y48 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X18Y48 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X18Y48 N2END3 -> BYP_INT_B6 , 
  pip INT_X19Y40 S2MID9 -> IMUX_B7 , 
  pip INT_X19Y41 OMUX_ES7 -> S2BEG9 , 
  pip INT_X19Y43 OMUX_EN8 -> N6BEG3 , 
  pip INT_X19Y46 N6MID3 -> E2BEG3 , 
  pip INT_X19Y46 N6MID3 -> W2BEG3 , 
  pip INT_X19Y49 N6END3 -> N6BEG5 , 
  pip INT_X19Y49 N6END3 -> W6BEG4 , 
  pip INT_X19Y52 N6MID5 -> E6BEG5 , 
  pip INT_X19Y54 BYP_BOUNCE1 -> IMUX_B4 , 
  pip INT_X19Y54 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X19Y54 S2MID5 -> BYP_INT_B1 , 
  pip INT_X19Y55 N6END5 -> E2BEG5 , 
  pip INT_X19Y55 N6END5 -> S2BEG5 , 
  pip INT_X20Y38 E2END8 -> E2BEG8 , 
  pip INT_X21Y46 E2END3 -> E2BEG1 , 
  pip INT_X21Y55 E2END5 -> N2BEG4 , 
  pip INT_X21Y57 N2END4 -> IMUX_B13 , 
  pip INT_X21Y57 N2END4 -> IMUX_B21 , 
  pip INT_X21Y57 N2END4 -> IMUX_B5 , 
  pip INT_X22Y32 S2END3 -> IMUX_B13 , 
  pip INT_X22Y34 S2END5 -> S2BEG3 , 
  pip INT_X22Y36 S2END7 -> S2BEG5 , 
  pip INT_X22Y38 E2END8 -> S2BEG7 , 
  pip INT_X22Y50 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X22Y50 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X22Y50 S2END5 -> BYP_INT_B1 , 
  pip INT_X22Y51 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X22Y51 BYP_BOUNCE1 -> IMUX_B4 , 
  pip INT_X22Y51 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X22Y51 S2MID5 -> BYP_INT_B1 , 
  pip INT_X22Y52 E6MID5 -> S2BEG5 , 
  pip INT_X23Y46 E2END1 -> N2BEG0 , 
  pip INT_X23Y47 N2MID0 -> IMUX_B12 , 
  pip INT_X24Y49 S2MID3 -> IMUX_B13 , 
  pip INT_X24Y49 S2MID3 -> IMUX_B5 , 
  pip INT_X24Y50 S2END5 -> S2BEG3 , 
  pip INT_X24Y51 S2MID5 -> E2BEG5 , 
  pip INT_X24Y52 W2MID5 -> IMUX_B10 , 
  pip INT_X24Y52 W2MID5 -> IMUX_B2 , 
  pip INT_X24Y52 W2MID5 -> S2BEG5 , 
  pip INT_X25Y52 E6END5 -> W2BEG5 , 
  pip INT_X26Y51 E2BEG3 -> IMUX_B21 , 
  pip INT_X26Y51 E2BEG3 -> IMUX_B29 , 
  pip INT_X26Y51 E2END5 -> E2BEG3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/s_reg_decoder_FSM_FFd3" , 
  outpin "iSlice__155__" XQ ,
  inpin "iSlice__156__" G3 ,
  inpin "iSlice__326__" G3 ,
  inpin "iSlice__327__" G3 ,
  inpin "iSlice__329__" F1 ,
  inpin "iSlice__331__" F2 ,
  inpin "iSlice__340__" F2 ,
  inpin "iSlice__340__" G2 ,
  inpin "iSlice__348__" F1 ,
  inpin "iSlice__349__" F2 ,
  inpin "iSlice__349__" G2 ,
  inpin "iSlice__404__" G2 ,
  inpin "iSlice__405__" F3 ,
  inpin "iSlice__496__" F3 ,
  inpin "iSlice__497__" G3 ,
  inpin "iSlice__498__" F3 ,
  inpin "iSlice__498__" G3 ,
  inpin "iSlice__499__" F1 ,
  inpin "iSlice__499__" G1 ,
  inpin "iSlice__500__" F1 ,
  inpin "iSlice__500__" G1 ,
  inpin "iSlice__501__" G2 ,
  inpin "iSlice__502__" F4 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_W2END4 -> CLB_BUFFER_IW2END4 , 
  pip CLB_BUFFER_X15Y46 CLB_BUFFER_W2END7 -> CLB_BUFFER_IW2END7 , 
  pip CLB_X13Y39 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y49 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X16Y32 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X16Y38 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X18Y42 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X18Y48 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X19Y40 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X19Y54 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X21Y57 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X21Y57 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X21Y57 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X22Y32 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X22Y50 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X22Y51 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X22Y51 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X23Y47 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y49 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y49 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y52 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y52 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y51 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X26Y51 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X13Y39 W2END6 -> IMUX_B30 , 
  pip INT_X14Y49 W2MID0 -> IMUX_B28 , 
  pip INT_X15Y39 W2END4 -> W2BEG6 , 
  pip INT_X15Y46 W2END7 -> N2BEG9 , 
  pip INT_X15Y49 N2END_N9 -> W2BEG0 , 
  pip INT_X16Y32 W2END3 -> IMUX_B5 , 
  pip INT_X16Y38 W2END5 -> IMUX_B2 , 
  pip INT_X16Y46 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X16Y46 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X16Y46 W2MID7 -> BYP_INT_B7 , 
  pip INT_X17Y39 W2END2 -> W2BEG4 , 
  pip INT_X17Y46 W2END5 -> W2BEG7 , 
  pip INT_X18Y32 S6MID3 -> W2BEG3 , 
  pip INT_X18Y35 S6END5 -> S6BEG3 , 
  pip INT_X18Y38 S6MID5 -> W2BEG5 , 
  pip INT_X18Y41 OMUX_S3 -> S6BEG5 , 
  pip INT_X18Y42 SECONDARY_LOGIC_OUTS2 -> OMUX12 , 
  pip INT_X18Y42 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X18Y46 W2MID5 -> N2BEG5 , 
  pip INT_X18Y48 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X18Y48 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X18Y48 N2END5 -> BYP_INT_B1 , 
  pip INT_X19Y39 S2END4 -> E2BEG2 , 
  pip INT_X19Y39 S2END4 -> W2BEG2 , 
  pip INT_X19Y40 S2MID4 -> IMUX_B5 , 
  pip INT_X19Y41 OMUX_SE3 -> S2BEG4 , 
  pip INT_X19Y43 OMUX_NE12 -> N6BEG5 , 
  pip INT_X19Y46 N6MID5 -> W2BEG5 , 
  pip INT_X19Y49 N6END5 -> N6BEG7 , 
  pip INT_X19Y52 N6MID7 -> E6BEG7 , 
  pip INT_X19Y54 S2MID7 -> IMUX_B6 , 
  pip INT_X19Y55 N6END7 -> E2BEG7 , 
  pip INT_X19Y55 N6END7 -> S2BEG7 , 
  pip INT_X21Y32 S2END9 -> E2BEG7 , 
  pip INT_X21Y34 S2END9 -> S2BEG9 , 
  pip INT_X21Y36 S2END_S1 -> S2BEG9 , 
  pip INT_X21Y39 E2END2 -> S2BEG1 , 
  pip INT_X21Y55 E2END7 -> N2BEG6 , 
  pip INT_X21Y57 N2END6 -> IMUX_B14 , 
  pip INT_X21Y57 N2END6 -> IMUX_B22 , 
  pip INT_X21Y57 N2END6 -> IMUX_B6 , 
  pip INT_X22Y32 E2MID7 -> IMUX_B14 , 
  pip INT_X22Y50 S2END7 -> IMUX_B22 , 
  pip INT_X22Y51 S2MID7 -> IMUX_B14 , 
  pip INT_X22Y51 S2MID7 -> IMUX_B6 , 
  pip INT_X22Y52 E6MID7 -> S2BEG7 , 
  pip INT_X23Y47 S2END9 -> IMUX_B15 , 
  pip INT_X23Y49 W2END7 -> S2BEG9 , 
  pip INT_X24Y49 W2MID7 -> IMUX_B15 , 
  pip INT_X24Y49 W2MID7 -> IMUX_B7 , 
  pip INT_X24Y52 W2MID7 -> IMUX_B11 , 
  pip INT_X24Y52 W2MID7 -> IMUX_B3 , 
  pip INT_X25Y49 S2MID7 -> W2BEG7 , 
  pip INT_X25Y50 S2END7 -> S2BEG7 , 
  pip INT_X25Y51 S2MID7 -> E2BEG7 , 
  pip INT_X25Y52 E6END7 -> S2BEG7 , 
  pip INT_X25Y52 E6END7 -> W2BEG7 , 
  pip INT_X26Y51 E2MID7 -> IMUX_B22 , 
  pip INT_X26Y51 E2MID7 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/s_tick" , 
  outpin "iSlice__156__" XQ ,
  inpin "iSlice__326__" G2 ,
  inpin "iSlice__327__" G4 ,
  inpin "iSlice__329__" F3 ,
  inpin "iSlice__331__" F4 ,
  inpin "iSlice__340__" G3 ,
  inpin "iSlice__348__" F3 ,
  inpin "iSlice__349__" F4 ,
  inpin "iSlice__349__" G4 ,
  inpin "iSlice__404__" G4 ,
  inpin "iSlice__405__" F2 ,
  inpin "iSlice__496__" F2 ,
  inpin "iSlice__497__" G4 ,
  inpin "iSlice__498__" F1 ,
  inpin "iSlice__498__" G1 ,
  inpin "iSlice__499__" F3 ,
  inpin "iSlice__499__" G3 ,
  inpin "iSlice__500__" F4 ,
  inpin "iSlice__500__" G4 ,
  inpin "iSlice__501__" G3 ,
  inpin "iSlice__502__" F3 ,
  pip CLB_BUFFER_X15Y38 CLB_BUFFER_W2END0 -> CLB_BUFFER_IW2END0 , 
  pip CLB_BUFFER_X15Y49 CLB_BUFFER_W2MID6 -> CLB_BUFFER_IW2MID6 , 
  pip CLB_X13Y39 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y49 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X16Y32 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X16Y38 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X18Y48 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X19Y40 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X19Y54 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X21Y57 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X21Y57 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X21Y57 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X22Y32 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X22Y50 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X22Y51 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X23Y47 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X24Y49 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X24Y49 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y52 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X24Y52 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X26Y51 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X26Y51 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X13Y38 W2END2 -> N2BEG4 , 
  pip INT_X13Y39 N2MID4 -> IMUX_B29 , 
  pip INT_X14Y49 W2END6 -> IMUX_B30 , 
  pip INT_X15Y38 W2END0 -> W2BEG2 , 
  pip INT_X16Y32 W2BEG0 -> IMUX_B4 , 
  pip INT_X16Y32 W6END0 -> W2BEG0 , 
  pip INT_X16Y38 W2MID0 -> IMUX_B0 , 
  pip INT_X16Y46 S2MID5 -> IMUX_B14 , 
  pip INT_X16Y47 W6END4 -> E2BEG4 , 
  pip INT_X16Y47 W6END4 -> N2BEG5 , 
  pip INT_X16Y47 W6END4 -> S2BEG5 , 
  pip INT_X16Y49 N2END5 -> W2BEG6 , 
  pip INT_X17Y38 W2END_N8 -> W2BEG0 , 
  pip INT_X18Y47 E2END4 -> N2BEG3 , 
  pip INT_X18Y48 N2MID3 -> IMUX_B13 , 
  pip INT_X19Y37 S2END_S0 -> W2BEG8 , 
  pip INT_X19Y40 S2END0 -> IMUX_B4 , 
  pip INT_X19Y40 S2END0 -> S2BEG0 , 
  pip INT_X19Y42 S2END2 -> S2BEG0 , 
  pip INT_X19Y44 W6MID2 -> S2BEG2 , 
  pip INT_X19Y54 W2END3 -> IMUX_B5 , 
  pip INT_X21Y54 S2END5 -> W2BEG3 , 
  pip INT_X21Y56 OMUX_S3 -> S2BEG5 , 
  pip INT_X21Y57 OMUX2 -> IMUX_B12 , 
  pip INT_X21Y57 OMUX2 -> IMUX_B4 , 
  pip INT_X21Y57 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X21Y57 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X22Y32 S2BEG2 -> IMUX_B12 , 
  pip INT_X22Y32 S6END2 -> S2BEG2 , 
  pip INT_X22Y32 S6END2 -> W6BEG0 , 
  pip INT_X22Y38 S6END2 -> S6BEG2 , 
  pip INT_X22Y44 S6END4 -> S6BEG2 , 
  pip INT_X22Y44 S6END4 -> W6BEG2 , 
  pip INT_X22Y47 S6MID4 -> E2BEG4 , 
  pip INT_X22Y47 S6MID4 -> W6BEG4 , 
  pip INT_X22Y50 E2BEG3 -> IMUX_B21 , 
  pip INT_X22Y50 S6END4 -> E2BEG3 , 
  pip INT_X22Y50 S6END4 -> N2BEG4 , 
  pip INT_X22Y50 S6END4 -> S6BEG4 , 
  pip INT_X22Y51 N2MID4 -> IMUX_B5 , 
  pip INT_X22Y56 OMUX_SE3 -> S6BEG4 , 
  pip INT_X23Y47 E2MID4 -> IMUX_B13 , 
  pip INT_X24Y49 S2MID2 -> IMUX_B12 , 
  pip INT_X24Y49 S2MID2 -> IMUX_B4 , 
  pip INT_X24Y50 E2END3 -> E2BEG1 , 
  pip INT_X24Y50 E2END3 -> N2BEG2 , 
  pip INT_X24Y50 E2END3 -> S2BEG2 , 
  pip INT_X24Y52 N2END2 -> IMUX_B1 , 
  pip INT_X24Y52 N2END2 -> IMUX_B9 , 
  pip INT_X26Y50 E2END1 -> N2BEG0 , 
  pip INT_X26Y51 N2MID0 -> IMUX_B20 , 
  pip INT_X26Y51 N2MID0 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/s_write_mem" , 
  outpin "iSlice__156__" YQ ,
  inpin "iSlice__311__" F3 ,
  inpin "iSlice__422__" G2 ,
  inpin "iSlice__432__" F2 ,
  inpin "iSlice__481__" G1 ,
  inpin "iSlice__559__" BY ,
  inpin "iSlice__691__" BX ,
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_W6D7 -> CLB_BUFFER_IW6D7 , 
  pip CLB_BUFFER_X15Y50 CLB_BUFFER_W6D7 -> CLB_BUFFER_IW6D7 , 
  pip CLB_X11Y46 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X12Y44 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y41 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X13Y43 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X18Y41 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X21Y33 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X21Y57 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X11Y44 S2END7 -> E2BEG5 , 
  pip INT_X11Y46 S2END7 -> IMUX_B26 , 
  pip INT_X11Y46 S2END7 -> S2BEG7 , 
  pip INT_X11Y48 S2END7 -> S2BEG7 , 
  pip INT_X11Y50 W6MID7 -> S2BEG7 , 
  pip INT_X12Y43 S2MID5 -> E2BEG5 , 
  pip INT_X12Y44 E2MID5 -> IMUX_B14 , 
  pip INT_X12Y44 E2MID5 -> S2BEG5 , 
  pip INT_X13Y41 W2MID7 -> BYP_INT_B5 , 
  pip INT_X13Y43 E2MID5 -> BYP_INT_B3 , 
  pip INT_X14Y41 W6END7 -> W2BEG7 , 
  pip INT_X14Y50 W6END7 -> W6BEG7 , 
  pip INT_X18Y41 W2END7 -> IMUX_B3 , 
  pip INT_X20Y32 S6END7 -> E2BEG6 , 
  pip INT_X20Y38 S6END7 -> S6BEG7 , 
  pip INT_X20Y41 S6MID7 -> W2BEG7 , 
  pip INT_X20Y41 S6MID7 -> W6BEG7 , 
  pip INT_X20Y44 S6END7 -> S6BEG7 , 
  pip INT_X20Y50 S6END9 -> S6BEG7 , 
  pip INT_X20Y50 S6END9 -> W6BEG7 , 
  pip INT_X20Y56 OMUX_SW5 -> S6BEG9 , 
  pip INT_X21Y32 E2MID6 -> N2BEG6 , 
  pip INT_X21Y33 N2MID6 -> IMUX_B6 , 
  pip INT_X21Y57 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<0>" , 
  outpin "iSlice__157__" YQ ,
  inpin "iSlice__132__" F4 ,
  inpin "iSlice__157__" G1 ,
  pip CLB_X24Y48 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y50 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y50 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X24Y48 S2MID8 -> IMUX_B31 , 
  pip INT_X24Y49 OMUX_S5 -> S2BEG8 , 
  pip INT_X24Y50 BOUNCE0 -> IMUX_B20 , 
  pip INT_X24Y50 OMUX5 -> BOUNCE0 , 
  pip INT_X24Y50 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<10>" , 
  outpin "iSlice__157__" XQ ,
  inpin "iSlice__136__" G4 ,
  inpin "iSlice__157__" F4 ,
  pip CLB_X24Y44 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y50 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y50 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X24Y43 S6END0 -> N2BEG0 , 
  pip INT_X24Y44 N2MID0 -> IMUX_B4 , 
  pip INT_X24Y49 OMUX_S0 -> S6BEG0 , 
  pip INT_X24Y50 OMUX13 -> IMUX_B31 , 
  pip INT_X24Y50 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X24Y50 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<11>" , 
  outpin "iSlice__158__" YQ ,
  inpin "iSlice__135__" F1 ,
  inpin "iSlice__158__" G3 ,
  pip CLB_X21Y43 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X22Y49 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X22Y49 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X21Y42 S6END9 -> N2BEG9 , 
  pip INT_X21Y43 N2MID9 -> IMUX_B11 , 
  pip INT_X21Y48 OMUX_SW5 -> S6BEG9 , 
  pip INT_X22Y49 BOUNCE1 -> IMUX_B5 , 
  pip INT_X22Y49 OMUX5 -> BOUNCE1 , 
  pip INT_X22Y49 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<12>" , 
  outpin "iSlice__158__" XQ ,
  inpin "iSlice__135__" G4 ,
  inpin "iSlice__158__" F3 ,
  pip CLB_X21Y43 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X22Y49 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X22Y49 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X21Y43 W2MID1 -> IMUX_B0 , 
  pip INT_X22Y43 S6END2 -> W2BEG1 , 
  pip INT_X22Y49 OMUX6 -> IMUX_B13 , 
  pip INT_X22Y49 OMUX6 -> S6BEG2 , 
  pip INT_X22Y49 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<13>" , 
  outpin "iSlice__159__" YQ ,
  inpin "iSlice__133__" F4 ,
  inpin "iSlice__159__" G1 ,
  pip CLB_X22Y43 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X22Y45 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X22Y45 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X22Y43 S2MID8 -> IMUX_B27 , 
  pip INT_X22Y44 OMUX_S5 -> S2BEG8 , 
  pip INT_X22Y45 BOUNCE0 -> IMUX_B20 , 
  pip INT_X22Y45 OMUX5 -> BOUNCE0 , 
  pip INT_X22Y45 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<14>" , 
  outpin "iSlice__159__" XQ ,
  inpin "iSlice__133__" G1 ,
  inpin "iSlice__159__" F1 ,
  pip CLB_X22Y43 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X22Y45 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X22Y45 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X22Y43 S2MID2 -> IMUX_B16 , 
  pip INT_X22Y44 OMUX_S4 -> S2BEG2 , 
  pip INT_X22Y45 OMUX2 -> IMUX_B28 , 
  pip INT_X22Y45 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X22Y45 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<15>" , 
  outpin "iSlice__160__" YQ ,
  inpin "iSlice__130__" F1 ,
  inpin "iSlice__160__" G3 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_W6A7 -> CLB_BUFFER_IW6A7 , 
  pip CLB_X23Y52 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X23Y52 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X7Y39 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X10Y39 W6END7 -> W2BEG7 , 
  pip INT_X16Y39 S6END9 -> W6BEG7 , 
  pip INT_X16Y45 S6END_S1 -> S6BEG9 , 
  pip INT_X16Y52 W6END_N9 -> S6BEG1 , 
  pip INT_X22Y51 OMUX_SW5 -> W6BEG9 , 
  pip INT_X23Y52 BOUNCE1 -> IMUX_B1 , 
  pip INT_X23Y52 OMUX5 -> BOUNCE1 , 
  pip INT_X23Y52 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X7Y39 W2MID9 -> IMUX_B11 , 
  pip INT_X8Y39 W2END7 -> W2BEG9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<1>" , 
  outpin "iSlice__160__" XQ ,
  inpin "iSlice__132__" G3 ,
  inpin "iSlice__160__" F4 ,
  pip CLB_X23Y52 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X23Y52 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X24Y48 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X23Y52 OMUX2 -> IMUX_B8 , 
  pip INT_X23Y52 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X23Y52 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X24Y48 S2MID7 -> IMUX_B22 , 
  pip INT_X24Y49 S2END7 -> S2BEG7 , 
  pip INT_X24Y51 OMUX_SE3 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<2>" , 
  outpin "iSlice__161__" YQ ,
  inpin "iSlice__131__" F2 ,
  inpin "iSlice__161__" G3 ,
  pip CLB_X24Y40 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X26Y48 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y48 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X24Y40 S2MID5 -> IMUX_B14 , 
  pip INT_X24Y41 W2MID5 -> S2BEG5 , 
  pip INT_X25Y41 S6END6 -> W2BEG5 , 
  pip INT_X25Y47 OMUX_SW5 -> S6BEG6 , 
  pip INT_X26Y48 BOUNCE1 -> IMUX_B5 , 
  pip INT_X26Y48 OMUX5 -> BOUNCE1 , 
  pip INT_X26Y48 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<3>" , 
  outpin "iSlice__161__" XQ ,
  inpin "iSlice__131__" G4 ,
  inpin "iSlice__161__" F3 ,
  pip CLB_X24Y40 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y48 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y48 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X24Y40 W2MID1 -> IMUX_B4 , 
  pip INT_X25Y40 S2END3 -> W2BEG1 , 
  pip INT_X25Y42 S6END3 -> S2BEG3 , 
  pip INT_X25Y48 OMUX_W6 -> S6BEG3 , 
  pip INT_X26Y48 OMUX6 -> IMUX_B13 , 
  pip INT_X26Y48 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<4>" , 
  outpin "iSlice__162__" YQ ,
  inpin "iSlice__134__" F1 ,
  inpin "iSlice__162__" G4 ,
  pip CLB_X29Y46 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X29Y47 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X29Y47 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X29Y46 OMUX_S0 -> IMUX_B24 , 
  pip INT_X29Y47 OMUX2 -> IMUX_B4 , 
  pip INT_X29Y47 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  pip INT_X29Y47 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<5>" , 
  outpin "iSlice__162__" XQ ,
  inpin "iSlice__134__" G1 ,
  inpin "iSlice__162__" F1 ,
  pip CLB_X29Y46 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X29Y47 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X29Y47 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X29Y46 BYP_BOUNCE1 -> IMUX_B16 , 
  pip INT_X29Y46 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X29Y46 OMUX_S3 -> BYP_INT_B1 , 
  pip INT_X29Y47 OMUX13 -> IMUX_B15 , 
  pip INT_X29Y47 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X29Y47 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<6>" , 
  outpin "iSlice__163__" YQ ,
  inpin "iSlice__138__" G1 ,
  inpin "iSlice__163__" G3 ,
  pip CLB_X26Y42 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X27Y45 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X27Y45 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X26Y42 S2END9 -> IMUX_B7 , 
  pip INT_X26Y44 OMUX_SW5 -> S2BEG9 , 
  pip INT_X27Y45 OMUX9 -> IMUX_B22 , 
  pip INT_X27Y45 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X27Y45 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<7>" , 
  outpin "iSlice__163__" XQ ,
  inpin "iSlice__137__" F2 ,
  inpin "iSlice__163__" F2 ,
  pip CLB_X24Y39 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X27Y45 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X27Y45 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X24Y39 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X24Y39 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X24Y39 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X24Y39 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X24Y39 W2END2 -> BYP_INT_B6 , 
  pip INT_X26Y39 S6END3 -> W2BEG2 , 
  pip INT_X26Y45 OMUX_W6 -> S6BEG3 , 
  pip INT_X27Y45 OMUX6 -> IMUX_B29 , 
  pip INT_X27Y45 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<8>" , 
  outpin "iSlice__164__" YQ ,
  inpin "iSlice__137__" G1 ,
  inpin "iSlice__164__" G1 ,
  pip CLB_X24Y39 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X26Y51 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X26Y51 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X24Y39 W2MID7 -> IMUX_B3 , 
  pip INT_X25Y38 S6END7 -> N2BEG7 , 
  pip INT_X25Y39 N2MID7 -> W2BEG7 , 
  pip INT_X25Y44 S6END9 -> S6BEG7 , 
  pip INT_X25Y50 OMUX_SW5 -> S6BEG9 , 
  pip INT_X26Y51 BOUNCE0 -> IMUX_B16 , 
  pip INT_X26Y51 OMUX5 -> BOUNCE0 , 
  pip INT_X26Y51 SECONDARY_LOGIC_OUTS6 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_add<9>" , 
  outpin "iSlice__164__" XQ ,
  inpin "iSlice__136__" F4 ,
  inpin "iSlice__164__" F1 ,
  pip CLB_X24Y44 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X26Y51 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X26Y51 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X24Y44 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X24Y44 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X24Y44 W2MID3 -> BYP_INT_B4 , 
  pip INT_X25Y44 S6END4 -> W2BEG3 , 
  pip INT_X25Y50 OMUX_WS1 -> S6BEG4 , 
  pip INT_X26Y51 OMUX2 -> IMUX_B24 , 
  pip INT_X26Y51 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  pip INT_X26Y51 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<0>" , 
  outpin "iSlice__165__" YQ ,
  inpin "iSlice__150__" F2 ,
  inpin "iSlice__165__" G4 ,
  pip CLB_X28Y39 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X29Y39 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X28Y39 BYP_BOUNCE5 -> IMUX_B14 , 
  pip INT_X28Y39 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X28Y39 OMUX_W14 -> BYP_INT_B5 , 
  pip INT_X29Y39 E2BEG9 -> IMUX_B23 , 
  pip INT_X29Y39 OMUX15 -> E2BEG9 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS7 -> OMUX14 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<10>" , 
  outpin "iSlice__165__" XQ ,
  inpin "iSlice__145__" G3 ,
  inpin "iSlice__165__" F3 ,
  pip CLB_X29Y39 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X29Y39 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X29Y39 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X29Y39 OMUX9 -> IMUX_B18 , 
  pip INT_X29Y39 OMUX9 -> IMUX_B30 , 
  pip INT_X29Y39 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<11>" , 
  outpin "iSlice__166__" YQ ,
  inpin "iSlice__144__" F2 ,
  inpin "iSlice__166__" G4 ,
  pip CLB_X23Y44 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X23Y44 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X24Y41 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X23Y44 OMUX2 -> IMUX_B4 , 
  pip INT_X23Y44 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X23Y44 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X24Y41 S2END7 -> IMUX_B14 , 
  pip INT_X24Y43 OMUX_SE3 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<12>" , 
  outpin "iSlice__166__" XQ ,
  inpin "iSlice__143__" F1 ,
  inpin "iSlice__166__" F1 ,
  pip CLB_X23Y40 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X23Y44 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y44 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X23Y40 S2MID2 -> IMUX_B28 , 
  pip INT_X23Y41 S2END2 -> S2BEG2 , 
  pip INT_X23Y43 OMUX_S4 -> S2BEG2 , 
  pip INT_X23Y44 OMUX13 -> IMUX_B15 , 
  pip INT_X23Y44 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X23Y44 SECONDARY_LOGIC_OUTS1 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<13>" , 
  outpin "iSlice__167__" YQ ,
  inpin "iSlice__143__" G3 ,
  inpin "iSlice__167__" G4 ,
  pip CLB_X23Y40 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X23Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y41 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X23Y40 OMUX_S3 -> IMUX_B22 , 
  pip INT_X23Y41 OMUX13 -> IMUX_B23 , 
  pip INT_X23Y41 SECONDARY_LOGIC_OUTS7 -> OMUX13 , 
  pip INT_X23Y41 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<14>" , 
  outpin "iSlice__167__" XQ ,
  inpin "iSlice__142__" F1 ,
  inpin "iSlice__167__" F4 ,
  pip CLB_X23Y39 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X23Y41 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X23Y41 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X23Y39 S2MID2 -> IMUX_B24 , 
  pip INT_X23Y40 OMUX_S4 -> S2BEG2 , 
  pip INT_X23Y41 BOUNCE3 -> IMUX_B31 , 
  pip INT_X23Y41 OMUX6 -> BOUNCE3 , 
  pip INT_X23Y41 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  pip INT_X23Y41 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<15>" , 
  outpin "iSlice__168__" YQ ,
  inpin "iSlice__142__" G4 ,
  inpin "iSlice__168__" G2 ,
  pip CLB_X23Y39 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X24Y47 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X24Y47 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X23Y39 S2MID9 -> IMUX_B19 , 
  pip INT_X23Y40 S6END9 -> S2BEG9 , 
  pip INT_X23Y46 OMUX_SW5 -> S6BEG9 , 
  pip INT_X24Y47 BOUNCE1 -> IMUX_B21 , 
  pip INT_X24Y47 OMUX5 -> BOUNCE1 , 
  pip INT_X24Y47 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<16>" , 
  outpin "iSlice__168__" XQ ,
  inpin "iSlice__141__" F2 ,
  inpin "iSlice__168__" F1 ,
  pip CLB_X24Y47 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y47 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X26Y46 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X24Y47 OMUX2 -> IMUX_B28 , 
  pip INT_X24Y47 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X24Y47 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X25Y46 OMUX_SE3 -> E2BEG3 , 
  pip INT_X26Y46 E2MID3 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<17>" , 
  outpin "iSlice__169__" YQ ,
  inpin "iSlice__141__" G1 ,
  inpin "iSlice__169__" G3 ,
  pip CLB_X24Y52 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X24Y52 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X26Y46 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X24Y52 BYP_BOUNCE0 -> IMUX_B22 , 
  pip INT_X24Y52 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X24Y52 OMUX2 -> BYP_INT_B0 , 
  pip INT_X24Y52 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X25Y46 S6END1 -> E2BEG0 , 
  pip INT_X25Y52 OMUX_E2 -> S6BEG1 , 
  pip INT_X26Y46 E2MID0 -> IMUX_B20 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<18>" , 
  outpin "iSlice__169__" XQ ,
  inpin "iSlice__140__" F2 ,
  inpin "iSlice__169__" F4 ,
  pip CLB_X24Y52 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X24Y52 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X26Y43 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X24Y52 OMUX13 -> IMUX_B31 , 
  pip INT_X24Y52 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X24Y52 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X25Y43 S2END7 -> E2BEG5 , 
  pip INT_X25Y45 S6END7 -> S2BEG7 , 
  pip INT_X25Y51 OMUX_SE3 -> S6BEG7 , 
  pip INT_X26Y43 E2MID5 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<19>" , 
  outpin "iSlice__170__" YQ ,
  inpin "iSlice__140__" G4 ,
  inpin "iSlice__170__" G3 ,
  pip CLB_X24Y48 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y48 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X26Y43 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X24Y48 BOUNCE1 -> IMUX_B5 , 
  pip INT_X24Y48 OMUX5 -> BOUNCE1 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X25Y43 S2END2 -> E2BEG0 , 
  pip INT_X25Y45 S2END4 -> S2BEG2 , 
  pip INT_X25Y47 OMUX_SE3 -> S2BEG4 , 
  pip INT_X26Y43 E2MID0 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<1>" , 
  outpin "iSlice__274__" YQ ,
  inpin "iSlice__150__" G2 ,
  inpin "iSlice__274__" G3 ,
  pip CLB_X13Y39 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X13Y39 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X28Y39 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X13Y39 OMUX6 -> IMUX_B1 , 
  pip INT_X13Y39 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X13Y39 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X14Y39 OMUX_E13 -> LH24 , 
  pip INT_X26Y39 LH12 -> E6BEG5 , 
  pip INT_X28Y39 W2MID5 -> IMUX_B6 , 
  pip INT_X29Y39 W6END5 -> W2BEG5 , 
  pip R_TERM_INT_X30Y39 R_TERM_INT_E6C5 -> R_TERM_INT_W6D5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<20>" , 
  outpin "iSlice__170__" XQ ,
  inpin "iSlice__139__" F1 ,
  inpin "iSlice__170__" F3 ,
  pip CLB_X24Y48 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X24Y48 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X27Y44 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X24Y48 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X24Y48 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X24Y48 OMUX2 -> BYP_INT_B2 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X24Y48 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X25Y44 S6MID9 -> E2BEG9 , 
  pip INT_X25Y47 OMUX_ES7 -> S6BEG9 , 
  pip INT_X27Y44 E2END9 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<21>" , 
  outpin "iSlice__171__" YQ ,
  inpin "iSlice__139__" G4 ,
  inpin "iSlice__171__" G3 ,
  pip CLB_X23Y48 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X23Y48 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X27Y44 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X23Y48 BOUNCE1 -> IMUX_B5 , 
  pip INT_X23Y48 OMUX5 -> BOUNCE1 , 
  pip INT_X23Y48 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X23Y48 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X24Y47 OMUX_SE3 -> E6BEG3 , 
  pip INT_X27Y44 S2MID1 -> IMUX_B4 , 
  pip INT_X27Y45 S2END3 -> S2BEG1 , 
  pip INT_X27Y47 E6MID3 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<22>" , 
  outpin "iSlice__171__" XQ ,
  inpin "iSlice__154__" G4 ,
  inpin "iSlice__171__" F3 ,
  pip CLB_X23Y48 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X23Y48 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X23Y51 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X23Y48 OMUX6 -> IMUX_B13 , 
  pip INT_X23Y48 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X23Y48 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  pip INT_X23Y49 OMUX_N15 -> N2BEG9 , 
  pip INT_X23Y51 N2END9 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<23>" , 
  outpin "iSlice__172__" YQ ,
  inpin "iSlice__153__" F3 ,
  inpin "iSlice__172__" G1 ,
  pip CLB_X24Y45 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X24Y45 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X26Y41 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X24Y45 OMUX2 -> IMUX_B20 , 
  pip INT_X24Y45 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X24Y45 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X25Y41 S6MID6 -> E2BEG6 , 
  pip INT_X25Y44 OMUX_ES7 -> S6BEG6 , 
  pip INT_X26Y41 E2MID6 -> IMUX_B26 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<24>" , 
  outpin "iSlice__172__" XQ ,
  inpin "iSlice__153__" G4 ,
  inpin "iSlice__172__" F2 ,
  pip CLB_X24Y45 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X24Y45 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X26Y41 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X24Y41 S2END_S0 -> E2BEG8 , 
  pip INT_X24Y44 OMUX_S0 -> S2BEG0 , 
  pip INT_X24Y45 OMUX6 -> IMUX_B29 , 
  pip INT_X24Y45 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X24Y45 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X26Y41 E2END8 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<25>" , 
  outpin "iSlice__173__" YQ ,
  inpin "iSlice__152__" F2 ,
  inpin "iSlice__173__" G2 ,
  pip CLB_X24Y53 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X24Y53 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X26Y49 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X24Y53 OMUX6 -> IMUX_B17 , 
  pip INT_X24Y53 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X24Y53 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  pip INT_X25Y49 S6MID7 -> E2BEG7 , 
  pip INT_X25Y52 OMUX_SE3 -> S6BEG7 , 
  pip INT_X26Y49 E2MID7 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<26>" , 
  outpin "iSlice__173__" XQ ,
  inpin "iSlice__152__" G2 ,
  inpin "iSlice__173__" F4 ,
  pip CLB_X24Y53 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X24Y53 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X26Y49 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X24Y53 OMUX13 -> IMUX_B27 , 
  pip INT_X24Y53 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X24Y53 SECONDARY_LOGIC_OUTS2 -> OMUX7 , 
  pip INT_X25Y49 S6MID6 -> E2BEG6 , 
  pip INT_X25Y52 OMUX_ES7 -> S6BEG6 , 
  pip INT_X26Y49 E2MID6 -> IMUX_B6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<27>" , 
  outpin "iSlice__174__" YQ ,
  inpin "iSlice__151__" F2 ,
  inpin "iSlice__174__" G1 ,
  pip CLB_X24Y56 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X24Y56 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X26Y48 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X24Y56 BOUNCE3 -> IMUX_B3 , 
  pip INT_X24Y56 OMUX6 -> BOUNCE3 , 
  pip INT_X24Y56 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X24Y56 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X25Y49 S6END4 -> E2BEG3 , 
  pip INT_X25Y55 OMUX_SE3 -> S6BEG4 , 
  pip INT_X26Y48 S2MID3 -> IMUX_B29 , 
  pip INT_X26Y49 E2MID3 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<28>" , 
  outpin "iSlice__174__" XQ ,
  inpin "iSlice__151__" G3 ,
  inpin "iSlice__174__" F1 ,
  pip CLB_X24Y56 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y56 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X26Y48 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X24Y56 OMUX13 -> IMUX_B11 , 
  pip INT_X24Y56 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X24Y56 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X25Y48 S2MID6 -> E2BEG6 , 
  pip INT_X25Y49 S6END6 -> S2BEG6 , 
  pip INT_X25Y55 OMUX_ES7 -> S6BEG6 , 
  pip INT_X26Y48 E2MID6 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<29>" , 
  outpin "iSlice__175__" YQ ,
  inpin "iSlice__149__" F2 ,
  inpin "iSlice__175__" G4 ,
  pip CLB_X29Y39 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X29Y40 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X29Y40 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X29Y39 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X29Y39 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X29Y39 OMUX_S0 -> BYP_INT_B0 , 
  pip INT_X29Y40 OMUX13 -> IMUX_B19 , 
  pip INT_X29Y40 SECONDARY_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X29Y40 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<2>" , 
  outpin "iSlice__175__" XQ ,
  inpin "iSlice__149__" G2 ,
  inpin "iSlice__175__" F1 ,
  pip CLB_X29Y39 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X29Y40 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X29Y40 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X29Y39 OMUX_S3 -> IMUX_B6 , 
  pip INT_X29Y40 OMUX2 -> IMUX_B24 , 
  pip INT_X29Y40 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  pip INT_X29Y40 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<30>" , 
  outpin "iSlice__176__" YQ ,
  inpin "iSlice__144__" G4 ,
  inpin "iSlice__176__" G4 ,
  pip CLB_X24Y41 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X24Y44 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X24Y44 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X24Y41 S2END0 -> IMUX_B4 , 
  pip INT_X24Y43 OMUX_S0 -> S2BEG0 , 
  pip INT_X24Y44 OMUX2 -> IMUX_B0 , 
  pip INT_X24Y44 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  pip INT_X24Y44 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<31>" , 
  outpin "iSlice__176__" XQ ,
  inpin "iSlice__138__" F1 ,
  inpin "iSlice__176__" F3 ,
  pip CLB_X24Y44 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y44 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X26Y42 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X24Y43 OMUX_S4 -> E2BEG1 , 
  pip INT_X24Y44 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X24Y44 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X24Y44 OMUX13 -> BYP_INT_B7 , 
  pip INT_X24Y44 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X24Y44 SECONDARY_LOGIC_OUTS0 -> OMUX4 , 
  pip INT_X26Y42 E2BEG9 -> IMUX_B15 , 
  pip INT_X26Y42 E2END_S1 -> E2BEG9 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<3>" , 
  outpin "iSlice__177__" YQ ,
  inpin "iSlice__148__" F1 ,
  inpin "iSlice__177__" G2 ,
  pip CLB_X28Y42 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X29Y43 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X29Y43 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X28Y42 OMUX_SW5 -> IMUX_B11 , 
  pip INT_X29Y43 BOUNCE1 -> IMUX_B21 , 
  pip INT_X29Y43 OMUX5 -> BOUNCE1 , 
  pip INT_X29Y43 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<4>" , 
  outpin "iSlice__177__" XQ ,
  inpin "iSlice__148__" G3 ,
  inpin "iSlice__177__" F1 ,
  pip CLB_X28Y42 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X29Y43 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X29Y43 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X28Y42 S2MID3 -> IMUX_B1 , 
  pip INT_X28Y43 OMUX_W6 -> S2BEG3 , 
  pip INT_X29Y43 OMUX2 -> IMUX_B28 , 
  pip INT_X29Y43 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X29Y43 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<5>" , 
  outpin "iSlice__178__" YQ ,
  inpin "iSlice__147__" F4 ,
  inpin "iSlice__178__" G3 ,
  pip CLB_X29Y41 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X29Y41 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X29Y41 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X29Y41 BYP_BOUNCE7 -> IMUX_B1 , 
  pip INT_X29Y41 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X29Y41 OMUX13 -> BYP_INT_B7 , 
  pip INT_X29Y41 OMUX13 -> IMUX_B31 , 
  pip INT_X29Y41 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<6>" , 
  outpin "iSlice__178__" XQ ,
  inpin "iSlice__147__" G3 ,
  inpin "iSlice__178__" F4 ,
  pip CLB_X29Y41 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X29Y41 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X29Y41 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X29Y41 BYP_BOUNCE0 -> IMUX_B22 , 
  pip INT_X29Y41 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X29Y41 OMUX2 -> BYP_INT_B0 , 
  pip INT_X29Y41 OMUX2 -> IMUX_B8 , 
  pip INT_X29Y41 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<7>" , 
  outpin "iSlice__179__" YQ ,
  inpin "iSlice__146__" F3 ,
  inpin "iSlice__179__" G4 ,
  pip CLB_X29Y38 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X29Y38 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X29Y38 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X29Y38 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X29Y38 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X29Y38 OMUX2 -> BYP_INT_B2 , 
  pip INT_X29Y38 OMUX2 -> IMUX_B4 , 
  pip INT_X29Y38 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<8>" , 
  outpin "iSlice__179__" XQ ,
  inpin "iSlice__146__" G2 ,
  inpin "iSlice__179__" F2 ,
  pip CLB_X29Y38 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X29Y38 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X29Y38 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X29Y38 BYP_BOUNCE5 -> IMUX_B14 , 
  pip INT_X29Y38 BYP_BOUNCE5 -> IMUX_B2 , 
  pip INT_X29Y38 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X29Y38 OMUX13 -> BYP_INT_B5 , 
  pip INT_X29Y38 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_register_rx_handler/v_wr_data<9>" , 
  outpin "iSlice__180__" YQ ,
  inpin "iSlice__145__" F3 ,
  inpin "iSlice__180__" G4 ,
  pip CLB_X17Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y41 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X29Y39 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X17Y41 OMUX13 -> IMUX_B23 , 
  pip INT_X17Y41 SECONDARY_LOGIC_OUTS7 -> OMUX13 , 
  pip INT_X17Y41 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X18Y40 OMUX_ES7 -> E6BEG8 , 
  pip INT_X24Y40 E6END8 -> E6BEG6 , 
  pip INT_X29Y39 W2MID6 -> IMUX_B26 , 
  pip INT_X30Y39 S2MID6 -> W2BEG6 , 
  pip INT_X30Y40 E6END6 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N0" , 
  outpin "iSlice__469__" Y ,
  inpin "iSlice__185__" G1 ,
  inpin "iSlice__468__" F3 ,
  inpin "iSlice__468__" G3 ,
  inpin "iSlice__475__" G4 ,
  inpin "iSlice__477__" G3 ,
  inpin "iSlice__478__" F3 ,
  inpin "iSlice__91__" G1 ,
  pip CLB_BUFFER_X15Y24 CLB_BUFFER_W2END5 -> CLB_BUFFER_IW2END5 , 
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_W2MID6 -> CLB_BUFFER_IW2MID6 , 
  pip CLB_X11Y24 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X12Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X12Y37 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X17Y30 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X19Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X19Y28 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X11Y24 W2END9 -> IMUX_B7 , 
  pip INT_X12Y30 W2END8 -> IMUX_B23 , 
  pip INT_X12Y31 W2END_N8 -> N2BEG0 , 
  pip INT_X12Y33 N2END0 -> N2BEG2 , 
  pip INT_X12Y35 N2END2 -> N2BEG2 , 
  pip INT_X12Y37 N2END2 -> IMUX_B9 , 
  pip INT_X13Y24 W2END7 -> W2BEG9 , 
  pip INT_X14Y30 W2END6 -> IMUX_B22 , 
  pip INT_X14Y30 W2END6 -> W2BEG8 , 
  pip INT_X15Y24 W2END5 -> W2BEG7 , 
  pip INT_X16Y30 OMUX_W9 -> W2BEG6 , 
  pip INT_X17Y24 S6END6 -> W2BEG5 , 
  pip INT_X17Y28 S2END8 -> E2BEG6 , 
  pip INT_X17Y28 S2END8 -> IMUX_B3 , 
  pip INT_X17Y30 BEST_LOGIC_OUTS7 -> OMUX9 , 
  pip INT_X17Y30 BEST_LOGIC_OUTS7 -> S2BEG8 , 
  pip INT_X17Y30 BEST_LOGIC_OUTS7 -> S6BEG6 , 
  pip INT_X19Y28 E2END6 -> IMUX_B18 , 
  pip INT_X19Y28 E2END6 -> IMUX_B26 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N13" , 
  outpin "iSlice__468__" X ,
  inpin "iSlice__407__" F3 ,
  inpin "iSlice__407__" G3 ,
  inpin "iSlice__408__" F2 ,
  inpin "iSlice__408__" G2 ,
  inpin "iSlice__409__" F2 ,
  inpin "iSlice__409__" G2 ,
  inpin "iSlice__411__" G1 ,
  inpin "iSlice__412__" F1 ,
  pip CLB_X16Y28 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X18Y27 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X18Y27 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X19Y25 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X19Y25 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X19Y25 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X19Y25 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X19Y28 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X16Y28 N2BEG1 -> IMUX_B20 , 
  pip INT_X16Y28 N2BEG1 -> IMUX_B24 , 
  pip INT_X16Y28 W6MID1 -> N2BEG1 , 
  pip INT_X18Y27 OMUX_WS1 -> IMUX_B14 , 
  pip INT_X18Y27 OMUX_WS1 -> IMUX_B6 , 
  pip INT_X19Y25 S2MID4 -> IMUX_B13 , 
  pip INT_X19Y25 S2MID4 -> IMUX_B21 , 
  pip INT_X19Y25 S2MID4 -> IMUX_B29 , 
  pip INT_X19Y25 S2MID4 -> IMUX_B5 , 
  pip INT_X19Y26 S2END4 -> S2BEG4 , 
  pip INT_X19Y28 BEST_LOGIC_OUTS2 -> OMUX1 , 
  pip INT_X19Y28 BEST_LOGIC_OUTS2 -> S2BEG4 , 
  pip INT_X19Y28 BEST_LOGIC_OUTS2 -> W6BEG1 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N15" , 
  outpin "iSlice__468__" Y ,
  inpin "iSlice__407__" F4 ,
  inpin "iSlice__407__" G4 ,
  inpin "iSlice__408__" F1 ,
  inpin "iSlice__408__" G1 ,
  inpin "iSlice__409__" F1 ,
  inpin "iSlice__409__" G1 ,
  inpin "iSlice__411__" G3 ,
  inpin "iSlice__412__" F3 ,
  pip CLB_X16Y28 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y28 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X18Y27 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X18Y27 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X19Y25 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X19Y25 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X19Y25 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X19Y25 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X19Y28 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X16Y28 W2END6 -> IMUX_B22 , 
  pip INT_X16Y28 W2END6 -> IMUX_B26 , 
  pip INT_X18Y27 OMUX_SW5 -> IMUX_B15 , 
  pip INT_X18Y27 OMUX_SW5 -> IMUX_B7 , 
  pip INT_X18Y28 OMUX_W9 -> W2BEG6 , 
  pip INT_X19Y25 S2END0 -> IMUX_B12 , 
  pip INT_X19Y25 S2END0 -> IMUX_B20 , 
  pip INT_X19Y25 S2END0 -> IMUX_B28 , 
  pip INT_X19Y25 S2END0 -> IMUX_B4 , 
  pip INT_X19Y27 OMUX_S0 -> S2BEG0 , 
  pip INT_X19Y28 BEST_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X19Y28 BEST_LOGIC_OUTS6 -> OMUX5 , 
  pip INT_X19Y28 BEST_LOGIC_OUTS6 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N16" , 
  outpin "iSlice__428__" X ,
  inpin "iSlice__181__" F4 ,
  inpin "iSlice__181__" G4 ,
  inpin "iSlice__182__" F4 ,
  inpin "iSlice__182__" G4 ,
  inpin "iSlice__183__" F3 ,
  inpin "iSlice__183__" G1 ,
  inpin "iSlice__184__" F1 ,
  inpin "iSlice__184__" G1 ,
  pip CLB_X11Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X11Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y27 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X8Y41 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X9Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X11Y26 S2END_S0 -> W2BEG8 , 
  pip INT_X11Y26 S2MID0 -> IMUX_B12 , 
  pip INT_X11Y26 S2MID0 -> IMUX_B4 , 
  pip INT_X11Y27 S2END0 -> IMUX_B0 , 
  pip INT_X11Y27 S2END0 -> IMUX_B8 , 
  pip INT_X11Y27 S2END0 -> S2BEG0 , 
  pip INT_X11Y29 S6END0 -> S2BEG0 , 
  pip INT_X11Y35 S6END0 -> S6BEG0 , 
  pip INT_X11Y41 E6MID0 -> S6BEG0 , 
  pip INT_X8Y41 BEST_LOGIC_OUTS3 -> E6BEG0 , 
  pip INT_X9Y26 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X9Y26 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y26 W2END8 -> BYP_INT_B7 , 
  pip INT_X9Y26 W2END8 -> IMUX_B11 , 
  pip INT_X9Y26 W2END8 -> IMUX_B3 , 
  pip INT_X9Y26 W2END8 -> IMUX_B7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N17" , 
  outpin "iSlice__477__" Y ,
  inpin "iSlice__369__" F4 ,
  inpin "iSlice__370__" F3 ,
  inpin "iSlice__371__" F4 ,
  inpin "iSlice__372__" F1 ,
  inpin "iSlice__373__" F1 ,
  inpin "iSlice__373__" G1 ,
  inpin "iSlice__374__" G1 ,
  inpin "iSlice__375__" F1 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X13Y25 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y25 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y25 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X14Y25 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y26 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y30 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X16Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X16Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y25 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X10Y25 S2END2 -> W2BEG0 , 
  pip INT_X10Y27 W2END0 -> S2BEG2 , 
  pip INT_X12Y27 W2END_N8 -> W2BEG0 , 
  pip INT_X13Y24 W2MID5 -> N2BEG5 , 
  pip INT_X13Y25 N2MID5 -> IMUX_B26 , 
  pip INT_X14Y24 S6END6 -> W2BEG5 , 
  pip INT_X14Y25 S2END0 -> IMUX_B12 , 
  pip INT_X14Y25 S2END0 -> IMUX_B16 , 
  pip INT_X14Y25 S2END0 -> IMUX_B24 , 
  pip INT_X14Y26 S2END_S0 -> E2BEG8 , 
  pip INT_X14Y26 S2END_S0 -> W2BEG8 , 
  pip INT_X14Y26 S2MID0 -> IMUX_B28 , 
  pip INT_X14Y27 S2END0 -> S2BEG0 , 
  pip INT_X14Y29 OMUX_S0 -> S2BEG0 , 
  pip INT_X14Y30 BEST_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X14Y30 BEST_LOGIC_OUTS7 -> S6BEG6 , 
  pip INT_X16Y26 E2END8 -> IMUX_B15 , 
  pip INT_X16Y26 E2END8 -> IMUX_B3 , 
  pip INT_X9Y25 W2MID0 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N18" , 
  outpin "iSlice__478__" X ,
  inpin "iSlice__369__" F2 ,
  inpin "iSlice__370__" F4 ,
  inpin "iSlice__371__" F1 ,
  inpin "iSlice__372__" F2 ,
  inpin "iSlice__373__" F3 ,
  inpin "iSlice__373__" G3 ,
  inpin "iSlice__374__" G2 ,
  inpin "iSlice__375__" F3 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_X12Y37 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X13Y25 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y25 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y25 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y25 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y26 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X16Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X16Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y25 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X11Y25 S2END9 -> W2BEG7 , 
  pip INT_X11Y27 W2END7 -> S2BEG9 , 
  pip INT_X12Y37 BEST_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X13Y24 S6END7 -> E2BEG6 , 
  pip INT_X13Y24 S6END7 -> N2BEG7 , 
  pip INT_X13Y25 N2MID7 -> IMUX_B27 , 
  pip INT_X13Y27 S6MID7 -> W2BEG7 , 
  pip INT_X13Y30 S6END7 -> S6BEG7 , 
  pip INT_X13Y36 OMUX_SE3 -> S6BEG7 , 
  pip INT_X14Y24 E2MID6 -> N2BEG6 , 
  pip INT_X14Y25 N2MID6 -> IMUX_B14 , 
  pip INT_X14Y25 N2MID6 -> IMUX_B18 , 
  pip INT_X14Y25 N2MID6 -> IMUX_B26 , 
  pip INT_X14Y26 E2BEG7 -> IMUX_B30 , 
  pip INT_X14Y26 N2END6 -> E2BEG7 , 
  pip INT_X16Y26 E2END7 -> IMUX_B14 , 
  pip INT_X16Y26 E2END7 -> IMUX_B2 , 
  pip INT_X9Y25 W2END7 -> IMUX_B11 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N27" , 
  outpin "iSlice__489__" X ,
  inpin "iSlice__467__" F4 ,
  inpin "iSlice__91__" F1 ,
  pip CLB_X17Y25 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X17Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X21Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X17Y25 BEST_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X17Y26 OMUX_N15 -> N2BEG9 , 
  pip INT_X17Y28 N2END9 -> IMUX_B11 , 
  pip INT_X17Y29 N2END_N9 -> N2BEG1 , 
  pip INT_X17Y30 N2MID1 -> E2BEG1 , 
  pip INT_X19Y30 E2END1 -> E2BEG1 , 
  pip INT_X21Y30 E2END1 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N30" , 
  outpin "iSlice__295__" X ,
  inpin "iSlice__185__" F4 ,
  inpin "iSlice__322__" G3 ,
  inpin "iSlice__467__" F3 ,
  pip CLB_X11Y24 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y27 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X21Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X24Y31 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X11Y24 S2END0 -> IMUX_B12 , 
  pip INT_X11Y26 OMUX_S0 -> S2BEG0 , 
  pip INT_X11Y27 BEST_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X11Y27 BEST_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X12Y27 OMUX_E13 -> LH24 , 
  pip INT_X21Y30 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X21Y30 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X21Y30 W2MID7 -> BYP_INT_B7 , 
  pip INT_X22Y30 W2END5 -> W2BEG7 , 
  pip INT_X24Y27 LH12 -> N6BEG5 , 
  pip INT_X24Y30 N6MID5 -> W2BEG5 , 
  pip INT_X24Y31 S2END5 -> IMUX_B18 , 
  pip INT_X24Y33 N6END5 -> S2BEG5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/N6" , 
  outpin "iSlice__475__" Y ,
  inpin "iSlice__365__" G4 ,
  inpin "iSlice__367__" G2 ,
  inpin "iSlice__369__" G3 ,
  inpin "iSlice__370__" G1 ,
  inpin "iSlice__371__" G4 ,
  inpin "iSlice__372__" G4 ,
  inpin "iSlice__374__" F3 ,
  inpin "iSlice__375__" G2 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X12Y30 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X13Y25 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X14Y25 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y26 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X16Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y27 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X17Y27 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y25 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X11Y25 W2END0 -> W2BEG0 , 
  pip INT_X12Y30 BEST_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X12Y30 BEST_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X13Y25 S2END2 -> IMUX_B16 , 
  pip INT_X13Y25 S2END2 -> W2BEG0 , 
  pip INT_X13Y27 S2END4 -> S2BEG2 , 
  pip INT_X13Y29 OMUX_ES7 -> E2BEG5 , 
  pip INT_X13Y29 OMUX_SE3 -> S2BEG4 , 
  pip INT_X14Y25 S2END3 -> IMUX_B5 , 
  pip INT_X14Y26 S2MID3 -> IMUX_B21 , 
  pip INT_X14Y27 S2END5 -> S2BEG3 , 
  pip INT_X14Y29 E2MID5 -> S2BEG5 , 
  pip INT_X15Y29 E2END5 -> E2BEG3 , 
  pip INT_X16Y26 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X16Y26 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X16Y26 S2MID3 -> BYP_INT_B4 , 
  pip INT_X16Y26 S2MID3 -> IMUX_B9 , 
  pip INT_X16Y27 S2END3 -> E2BEG1 , 
  pip INT_X16Y27 S2END3 -> S2BEG3 , 
  pip INT_X16Y29 E2MID3 -> S2BEG3 , 
  pip INT_X17Y27 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X17Y27 BYP_BOUNCE2 -> BYP_INT_B6 , 
  pip INT_X17Y27 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X17Y27 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X17Y27 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X17Y27 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X17Y27 E2MID1 -> BYP_INT_B0 , 
  pip INT_X17Y27 E2MID1 -> BYP_INT_B2 , 
  pip INT_X9Y25 W2END0 -> IMUX_B0 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o" , 
  outpin "iSlice__180__" XQ ,
  inpin "iSlice__313__" G2 ,
  inpin "iSlice__333__" F2 ,
  inpin "iSlice__417__" F3 ,
  inpin "iSlice__432__" G3 ,
  inpin "iSlice__511__" CLK ,
  inpin "iSlice__513__" CLK ,
  inpin "iSlice__514__" CLK ,
  inpin "iSlice__518__" CLK ,
  inpin "iSlice__90__" F2 ,
  inpin "iSlice__94__" F2 ,
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_W2MID0 -> CLB_BUFFER_IW2MID0 , 
  pip CLB_X11Y32 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X11Y34 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X11Y40 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X12Y43 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X12Y44 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X17Y41 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X17Y41 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X8Y39 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y33 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X9Y34 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip INT_X10Y32 S2MID6 -> E2BEG6 , 
  pip INT_X10Y33 S2END8 -> S2BEG6 , 
  pip INT_X10Y33 S2END8 -> W2BEG6 , 
  pip INT_X10Y34 S2MID6 -> E2BEG6 , 
  pip INT_X10Y34 S2MID6 -> W2BEG6 , 
  pip INT_X10Y35 S2END_S0 -> S2BEG8 , 
  pip INT_X10Y35 W2MID6 -> S2BEG6 , 
  pip INT_X10Y38 S2END2 -> S2BEG0 , 
  pip INT_X10Y39 S2MID2 -> W2BEG2 , 
  pip INT_X10Y40 W2END0 -> S2BEG2 , 
  pip INT_X11Y32 E2MID6 -> CLK_B3 , 
  pip INT_X11Y34 E2MID6 -> CLK_B1 , 
  pip INT_X11Y35 S2END8 -> W2BEG6 , 
  pip INT_X11Y37 S2END_S0 -> S2BEG8 , 
  pip INT_X11Y40 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X11Y40 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X11Y40 W2MID0 -> BYP_INT_B0 , 
  pip INT_X11Y40 W2MID0 -> S2BEG0 , 
  pip INT_X12Y40 S2END2 -> W2BEG0 , 
  pip INT_X12Y42 W2END0 -> N2BEG2 , 
  pip INT_X12Y42 W2END0 -> S2BEG2 , 
  pip INT_X12Y43 N2MID2 -> IMUX_B25 , 
  pip INT_X12Y43 N2MID2 -> IMUX_B29 , 
  pip INT_X12Y44 N2END2 -> IMUX_B5 , 
  pip INT_X14Y42 W2END0 -> W2BEG0 , 
  pip INT_X16Y42 OMUX_NW10 -> W2BEG0 , 
  pip INT_X17Y41 OMUX6 -> IMUX_B25 , 
  pip INT_X17Y41 SECONDARY_LOGIC_OUTS3 -> OMUX10 , 
  pip INT_X17Y41 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X8Y39 W2END2 -> IMUX_B9 , 
  pip INT_X9Y33 W2MID6 -> CLK_B3 , 
  pip INT_X9Y34 W2MID6 -> CLK_B3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux000210"
, 
  outpin "iSlice__493__" Y ,
  inpin "iSlice__187__" F3 ,
  pip CLB_X17Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y31 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X17Y30 OMUX_S4 -> IMUX_B9 , 
  pip INT_X17Y31 BEST_LOGIC_OUTS5 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux000240"
, 
  outpin "iSlice__493__" X ,
  inpin "iSlice__333__" F1 ,
  pip CLB_X17Y31 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X17Y41 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X17Y31 BEST_LOGIC_OUTS1 -> N6BEG8 , 
  pip INT_X17Y37 N6END8 -> N2BEG8 , 
  pip INT_X17Y40 N2END_N8 -> N2BEG0 , 
  pip INT_X17Y41 N2MID0 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_output_rdy_o_mux00025"
, 
  outpin "iSlice__494__" X ,
  inpin "iSlice__180__" F4 ,
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE6MID7 -> CLB_BUFFER_E6MID7 , 
  pip CLB_X12Y41 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X17Y41 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X12Y41 BEST_LOGIC_OUTS1 -> E6BEG7 , 
  pip INT_X17Y41 W2MID7 -> IMUX_B31 , 
  pip INT_X18Y41 E6END7 -> W2BEG7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<0>" , 
  outpin "iSlice__184__" XQ ,
  inpin "iSlice__511__" BX ,
  pip CLB_X9Y26 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X9Y34 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X9Y26 SECONDARY_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X9Y27 OMUX_N15 -> N6BEG9 , 
  pip INT_X9Y33 N6END9 -> N2BEG9 , 
  pip INT_X9Y34 N2MID9 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<1>" , 
  outpin "iSlice__184__" YQ ,
  inpin "iSlice__518__" BY ,
  pip CLB_X11Y34 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X9Y26 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X10Y27 OMUX_NE12 -> N6BEG5 , 
  pip INT_X10Y33 N6END5 -> E2BEG5 , 
  pip INT_X11Y33 E2MID5 -> N2BEG5 , 
  pip INT_X11Y34 N2MID5 -> BYP_INT_B1 , 
  pip INT_X9Y26 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<2>" , 
  outpin "iSlice__183__" XQ ,
  inpin "iSlice__511__" BY ,
  pip CLB_X9Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X9Y34 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X9Y26 SECONDARY_LOGIC_OUTS1 -> OMUX11 , 
  pip INT_X9Y27 OMUX_N11 -> N6BEG7 , 
  pip INT_X9Y33 N6END7 -> N2BEG7 , 
  pip INT_X9Y34 BYP_BOUNCE5 -> BYP_INT_B3 , 
  pip INT_X9Y34 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X9Y34 N2MID7 -> BYP_INT_B5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<3>" , 
  outpin "iSlice__183__" YQ ,
  inpin "iSlice__513__" BY ,
  pip CLB_X9Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y33 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X9Y26 OMUX9 -> N6BEG6 , 
  pip INT_X9Y26 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X9Y32 N6END6 -> N2BEG6 , 
  pip INT_X9Y33 N2MID6 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<4>" , 
  outpin "iSlice__182__" XQ ,
  inpin "iSlice__513__" BX ,
  pip CLB_X11Y27 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X9Y33 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X10Y27 OMUX_W9 -> N6BEG7 , 
  pip INT_X10Y33 N6END7 -> W2BEG7 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  pip INT_X9Y33 W2MID7 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<5>" , 
  outpin "iSlice__182__" YQ ,
  inpin "iSlice__514__" BY ,
  pip CLB_X11Y27 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X11Y32 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X11Y28 OMUX_N12 -> N2BEG5 , 
  pip INT_X11Y30 N2END5 -> N2BEG5 , 
  pip INT_X11Y32 N2END5 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<6>" , 
  outpin "iSlice__181__" XQ ,
  inpin "iSlice__514__" BX ,
  pip CLB_X11Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X11Y32 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X11Y26 OMUX15 -> N6BEG9 , 
  pip INT_X11Y26 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X11Y32 E2BEG9 -> BYP_INT_B7 , 
  pip INT_X11Y32 N6END9 -> E2BEG9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o<7>" , 
  outpin "iSlice__181__" YQ ,
  inpin "iSlice__518__" BX ,
  pip CLB_X11Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X11Y34 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X11Y26 SECONDARY_LOGIC_OUTS5 -> OMUX11 , 
  pip INT_X11Y27 OMUX_N11 -> N6BEG7 , 
  pip INT_X11Y33 N6END7 -> N2BEG7 , 
  pip INT_X11Y34 N2MID7 -> BYP_INT_B5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>15" ,

  outpin "iSlice__407__" Y ,
  inpin "iSlice__365__" G3 ,
  pip CLB_X17Y27 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X19Y25 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X17Y27 W2END5 -> IMUX_B18 , 
  pip INT_X19Y25 BEST_LOGIC_OUTS5 -> N2BEG4 , 
  pip INT_X19Y27 N2END4 -> W2BEG5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<0>17" ,

  outpin "iSlice__365__" Y ,
  inpin "iSlice__181__" G2 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W6B4 -> CLB_BUFFER_IW6B4 , 
  pip CLB_X11Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X17Y27 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X11Y26 S2MID5 -> IMUX_B6 , 
  pip INT_X11Y27 W6END4 -> S2BEG5 , 
  pip INT_X17Y27 BEST_LOGIC_OUTS6 -> W6BEG4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<1>15" ,

  outpin "iSlice__408__" X ,
  inpin "iSlice__369__" G2 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_X14Y25 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X19Y25 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X14Y25 W2END5 -> IMUX_B6 , 
  pip INT_X16Y25 W2END3 -> W2BEG5 , 
  pip INT_X18Y25 OMUX_W6 -> W2BEG3 , 
  pip INT_X19Y25 BEST_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<1>17" ,

  outpin "iSlice__369__" Y ,
  inpin "iSlice__181__" F2 ,
  pip CLB_X11Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y25 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X11Y26 W2END5 -> IMUX_B14 , 
  pip INT_X13Y26 OMUX_WN14 -> W2BEG5 , 
  pip INT_X14Y25 BEST_LOGIC_OUTS5 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<2>15" ,

  outpin "iSlice__408__" Y ,
  inpin "iSlice__370__" G4 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2END8 -> CLB_BUFFER_IW2END8 , 
  pip CLB_X13Y25 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X19Y25 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X13Y25 W2END8 -> IMUX_B19 , 
  pip INT_X15Y25 W2END8 -> W2BEG8 , 
  pip INT_X17Y25 W2END8 -> W2BEG8 , 
  pip INT_X19Y25 BEST_LOGIC_OUTS7 -> W2BEG8 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<2>17" ,

  outpin "iSlice__370__" Y ,
  inpin "iSlice__182__" G1 ,
  pip CLB_X11Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X13Y25 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X11Y25 W2END7 -> N2BEG9 , 
  pip INT_X11Y27 N2END9 -> IMUX_B3 , 
  pip INT_X13Y25 BEST_LOGIC_OUTS6 -> W2BEG7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<3>15" ,

  outpin "iSlice__409__" X ,
  inpin "iSlice__367__" G1 ,
  pip CLB_X17Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X18Y27 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X17Y27 OMUX_W14 -> IMUX_B3 , 
  pip INT_X18Y27 BEST_LOGIC_OUTS1 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<3>17" ,

  outpin "iSlice__367__" Y ,
  inpin "iSlice__182__" F3 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W2END3 -> CLB_BUFFER_IW2END3 , 
  pip CLB_X11Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y27 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X11Y27 W2END3 -> IMUX_B9 , 
  pip INT_X13Y27 W2END3 -> W2BEG3 , 
  pip INT_X15Y27 W2END3 -> W2BEG3 , 
  pip INT_X17Y27 BEST_LOGIC_OUTS4 -> W2BEG3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<4>15" ,

  outpin "iSlice__409__" Y ,
  inpin "iSlice__375__" G4 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_W2END6 -> CLB_BUFFER_IW2END6 , 
  pip CLB_X14Y26 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X18Y27 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X14Y26 W2MID8 -> IMUX_B23 , 
  pip INT_X15Y26 W2END6 -> W2BEG8 , 
  pip INT_X17Y26 OMUX_SW5 -> W2BEG6 , 
  pip INT_X18Y27 BEST_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<4>17" ,

  outpin "iSlice__375__" Y ,
  inpin "iSlice__183__" G2 ,
  pip CLB_X14Y26 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X9Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS7 -> W6BEG5 , 
  pip INT_X8Y26 W6END5 -> E2BEG5 , 
  pip INT_X9Y26 E2MID5 -> IMUX_B6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<5>15" ,

  outpin "iSlice__407__" X ,
  inpin "iSlice__372__" G2 ,
  pip CLB_X16Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X19Y25 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X16Y26 W2END5 -> IMUX_B6 , 
  pip INT_X18Y26 OMUX_WN14 -> W2BEG5 , 
  pip INT_X19Y25 BEST_LOGIC_OUTS1 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<5>17" ,

  outpin "iSlice__372__" Y ,
  inpin "iSlice__183__" F1 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_OMUX_W9 -> CLB_BUFFER_IOMUX_W9 , 
  pip CLB_X16Y26 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X9Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X15Y26 OMUX_W9 -> W6BEG6 , 
  pip INT_X16Y26 BEST_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X9Y26 N2BEG7 -> IMUX_B15 , 
  pip INT_X9Y26 W6END6 -> N2BEG7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<6>15" ,

  outpin "iSlice__411__" Y ,
  inpin "iSlice__371__" G1 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_OMUX_SW5 -> CLB_BUFFER_IOMUX_SW5 , 
  pip CLB_X16Y28 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X9Y25 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X15Y27 OMUX_SW5 -> W6BEG6 , 
  pip INT_X16Y28 BEST_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X9Y25 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X9Y25 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y25 S2END7 -> BYP_INT_B3 , 
  pip INT_X9Y27 W6END6 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<6>17" ,

  outpin "iSlice__371__" Y ,
  inpin "iSlice__184__" G2 ,
  pip CLB_X9Y25 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X9Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X9Y25 BEST_LOGIC_OUTS4 -> OMUX11 , 
  pip INT_X9Y26 OMUX_N11 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<7>15" ,

  outpin "iSlice__412__" X ,
  inpin "iSlice__374__" F2 ,
  pip CLB_X16Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X16Y28 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X16Y26 BYP_BOUNCE0 -> IMUX_B10 , 
  pip INT_X16Y26 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X16Y26 S2END1 -> BYP_INT_B0 , 
  pip INT_X16Y28 BEST_LOGIC_OUTS2 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_pdata_o_mux0015<7>17" ,

  outpin "iSlice__374__" X ,
  inpin "iSlice__184__" F3 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_OMUX_W6 -> CLB_BUFFER_IOMUX_W6 , 
  pip CLB_X16Y26 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X9Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X15Y26 OMUX_W6 -> W6BEG3 , 
  pip INT_X16Y26 BEST_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X9Y26 E2BEG3 -> IMUX_B9 , 
  pip INT_X9Y26 W6END3 -> E2BEG3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_stb_acq_ram_o" , 
  outpin "iSlice__185__" YQ ,
  inpin "iSlice__185__" G3 ,
  inpin "iSlice__309__" F2 ,
  inpin "iSlice__325__" G4 ,
  inpin "iSlice__339__" G1 ,
  inpin "iSlice__344__" F3 ,
  inpin "iSlice__402__" F4 ,
  inpin "iSlice__417__" G4 ,
  inpin "iSlice__484__" G3 ,
  inpin "iSlice__492__" G4 ,
  inpin "iSlice__54__" BX ,
  pip CLB_X11Y24 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X11Y24 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X11Y24 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X11Y30 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y25 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X12Y43 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X13Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X13Y43 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X8Y39 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y42 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X11Y24 OMUX6 -> IMUX_B5 , 
  pip INT_X11Y24 OMUX9 -> IMUX_B22 , 
  pip INT_X11Y24 OMUX9 -> N6BEG6 , 
  pip INT_X11Y24 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  pip INT_X11Y24 SECONDARY_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X11Y24 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X11Y27 N6MID6 -> W2BEG6 , 
  pip INT_X11Y30 N6END6 -> E2BEG6 , 
  pip INT_X11Y30 N6END6 -> N6BEG8 , 
  pip INT_X11Y30 N6END6 -> S2BEG6 , 
  pip INT_X11Y30 S2BEG6 -> IMUX_B10 , 
  pip INT_X11Y37 N6END_N8 -> N6BEG0 , 
  pip INT_X11Y40 N6MID0 -> W6BEG0 , 
  pip INT_X11Y43 N6END0 -> E2BEG0 , 
  pip INT_X12Y25 OMUX_EN8 -> IMUX_B16 , 
  pip INT_X12Y43 E2MID0 -> BYP_INT_B0 , 
  pip INT_X13Y30 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X13Y30 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X13Y30 E2END6 -> BYP_INT_B3 , 
  pip INT_X13Y43 E2END0 -> IMUX_B8 , 
  pip INT_X8Y39 S2MID0 -> IMUX_B0 , 
  pip INT_X8Y40 W6MID0 -> N2BEG0 , 
  pip INT_X8Y40 W6MID0 -> S2BEG0 , 
  pip INT_X8Y42 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X8Y42 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X8Y42 N2END0 -> BYP_INT_B2 , 
  pip INT_X9Y27 W2END6 -> N2BEG8 , 
  pip INT_X9Y28 N2MID8 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/reghnd_wr_enable_o" , 
  outpin "iSlice__185__" XQ ,
  inpin "iSlice__313__" G3 ,
  pip CLB_X11Y24 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X11Y40 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X11Y24 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X11Y25 OMUX_N15 -> LV24 , 
  pip INT_X11Y37 LV12 -> N6BEG3 , 
  pip INT_X11Y40 E2BEG3 -> IMUX_B1 , 
  pip INT_X11Y40 N6MID3 -> E2BEG3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd1" , 
  outpin "iSlice__519__" XQ ,
  inpin "iSlice__185__" F2 ,
  inpin "iSlice__322__" G4 ,
  inpin "iSlice__330__" G3 ,
  inpin "iSlice__332__" F2 ,
  inpin "iSlice__333__" F4 ,
  inpin "iSlice__411__" F4 ,
  inpin "iSlice__428__" G4 ,
  inpin "iSlice__429__" F1 ,
  inpin "iSlice__431__" G3 ,
  inpin "iSlice__467__" F1 ,
  inpin "iSlice__468__" F4 ,
  inpin "iSlice__468__" G4 ,
  inpin "iSlice__475__" G3 ,
  inpin "iSlice__477__" G2 ,
  inpin "iSlice__478__" F1 ,
  inpin "iSlice__492__" F3 ,
  inpin "iSlice__493__" F1 ,
  inpin "iSlice__493__" G1 ,
  inpin "iSlice__494__" F3 ,
  inpin "iSlice__497__" F1 ,
  inpin "iSlice__56__" G4 ,
  inpin "iSlice__73__" F1 ,
  inpin "iSlice__73__" G1 ,
  inpin "iSlice__91__" BX ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE6C7 -> CLB_BUFFER_E6C7 , 
  pip CLB_X11Y24 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y30 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y31 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X12Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X12Y37 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X12Y41 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X13Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y28 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y29 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y32 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X17Y26 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X17Y28 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X17Y29 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y29 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X17Y31 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X17Y31 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X17Y41 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X19Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X19Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X21Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y31 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X4Y27 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X8Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y42 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X10Y30 OMUX_SW5 -> W6BEG9 , 
  pip INT_X10Y32 OMUX_NW10 -> N6BEG4 , 
  pip INT_X10Y38 N6END4 -> E2BEG4 , 
  pip INT_X10Y38 N6END4 -> N6BEG6 , 
  pip INT_X10Y41 N6MID6 -> W2BEG6 , 
  pip INT_X10Y44 N6END6 -> W2BEG6 , 
  pip INT_X11Y24 W2MID6 -> IMUX_B14 , 
  pip INT_X11Y30 OMUX_S3 -> IMUX_B14 , 
  pip INT_X11Y30 OMUX_S5 -> E6BEG7 , 
  pip INT_X11Y31 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X11Y31 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X11Y31 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X12Y24 S6END7 -> W2BEG6 , 
  pip INT_X12Y30 OMUX_SE3 -> E2BEG3 , 
  pip INT_X12Y30 OMUX_SE3 -> E2BEG6 , 
  pip INT_X12Y30 OMUX_SE3 -> IMUX_B22 , 
  pip INT_X12Y30 OMUX_SE3 -> S6BEG7 , 
  pip INT_X12Y37 BYP_BOUNCE6 -> IMUX_B11 , 
  pip INT_X12Y37 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X12Y37 S2MID3 -> BYP_INT_B6 , 
  pip INT_X12Y38 E2END4 -> N2BEG3 , 
  pip INT_X12Y38 E2END4 -> S2BEG3 , 
  pip INT_X12Y40 N2END3 -> N2BEG3 , 
  pip INT_X12Y41 N2MID3 -> IMUX_B13 , 
  pip INT_X13Y30 E2MID6 -> IMUX_B30 , 
  pip INT_X14Y30 E2END3 -> IMUX_B21 , 
  pip INT_X16Y28 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X16Y28 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X16Y28 W2MID5 -> BYP_INT_B3 , 
  pip INT_X16Y28 W2MID5 -> N2BEG5 , 
  pip INT_X16Y29 N2MID5 -> IMUX_B22 , 
  pip INT_X16Y32 W2MID8 -> IMUX_B15 , 
  pip INT_X17Y26 S2END5 -> IMUX_B18 , 
  pip INT_X17Y28 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X17Y28 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y28 S2END7 -> BYP_INT_B1 , 
  pip INT_X17Y28 S2END7 -> E2BEG5 , 
  pip INT_X17Y28 S2END7 -> S2BEG5 , 
  pip INT_X17Y28 S2END7 -> W2BEG5 , 
  pip INT_X17Y29 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X17Y29 BYP_BOUNCE1 -> IMUX_B28 , 
  pip INT_X17Y29 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y29 S2MID7 -> BYP_INT_B1 , 
  pip INT_X17Y30 E6END7 -> E6BEG7 , 
  pip INT_X17Y30 E6END7 -> N2BEG7 , 
  pip INT_X17Y30 E6END7 -> N6BEG6 , 
  pip INT_X17Y30 E6END7 -> S2BEG7 , 
  pip INT_X17Y31 N2MID7 -> IMUX_B15 , 
  pip INT_X17Y31 N2MID7 -> IMUX_B7 , 
  pip INT_X17Y32 N2END7 -> W2BEG8 , 
  pip INT_X17Y36 N6END6 -> N6BEG8 , 
  pip INT_X17Y41 S2MID8 -> IMUX_B27 , 
  pip INT_X17Y42 N6END8 -> S2BEG8 , 
  pip INT_X19Y28 BYP_BOUNCE3 -> IMUX_B19 , 
  pip INT_X19Y28 BYP_BOUNCE3 -> IMUX_B27 , 
  pip INT_X19Y28 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X19Y28 E2END5 -> BYP_INT_B3 , 
  pip INT_X21Y30 W2END7 -> IMUX_B11 , 
  pip INT_X23Y30 E6END7 -> E2BEG7 , 
  pip INT_X23Y30 E6END7 -> W2BEG7 , 
  pip INT_X24Y30 E2MID7 -> N2BEG7 , 
  pip INT_X24Y31 N2MID7 -> IMUX_B19 , 
  pip INT_X4Y27 S2MID8 -> IMUX_B19 , 
  pip INT_X4Y28 S2END_S0 -> S2BEG8 , 
  pip INT_X4Y31 W6END_N9 -> S2BEG0 , 
  pip INT_X8Y41 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X8Y41 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X8Y41 W2END6 -> BYP_INT_B3 , 
  pip INT_X9Y42 BYP_BOUNCE3 -> IMUX_B15 , 
  pip INT_X9Y42 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y42 S2END6 -> BYP_INT_B3 , 
  pip INT_X9Y44 W2MID6 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd1-In" , 
  outpin "iSlice__91__" XMUX ,
  inpin "iSlice__519__" BX ,
  pip CLB_X11Y31 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X17Y28 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip INT_X11Y31 W2MID1 -> BYP_INT_B0 , 
  pip INT_X12Y28 LH6 -> N6BEG1 , 
  pip INT_X12Y31 N6MID1 -> W2BEG1 , 
  pip INT_X17Y28 HALF_OMUX_BOT0 -> OMUX2 , 
  pip INT_X18Y28 OMUX_E2 -> LH0 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd2" , 
  outpin "iSlice__186__" YQ ,
  inpin "iSlice__180__" F3 ,
  inpin "iSlice__185__" F3 ,
  inpin "iSlice__186__" G1 ,
  inpin "iSlice__330__" G1 ,
  inpin "iSlice__332__" F3 ,
  inpin "iSlice__411__" F2 ,
  inpin "iSlice__428__" F1 ,
  inpin "iSlice__431__" G1 ,
  inpin "iSlice__468__" F1 ,
  inpin "iSlice__468__" G1 ,
  inpin "iSlice__475__" G2 ,
  inpin "iSlice__477__" G1 ,
  inpin "iSlice__478__" F4 ,
  inpin "iSlice__492__" F2 ,
  inpin "iSlice__493__" G4 ,
  inpin "iSlice__494__" F2 ,
  inpin "iSlice__497__" F4 ,
  inpin "iSlice__56__" G1 ,
  inpin "iSlice__73__" F4 ,
  inpin "iSlice__73__" G4 ,
  inpin "iSlice__91__" F4 ,
  inpin "iSlice__91__" G2 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_OMUX_NW10 -> CLB_BUFFER_IOMUX_NW10 , 
  pip CLB_X11Y24 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y30 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X12Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X12Y37 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X12Y41 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y30 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y28 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X16Y29 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X16Y29 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y29 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X16Y32 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y26 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X17Y28 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X17Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X17Y29 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y29 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X17Y31 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X17Y41 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X19Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X19Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X4Y27 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X8Y41 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X10Y23 S6END1 -> E2BEG0 , 
  pip INT_X10Y29 LH6 -> S6BEG1 , 
  pip INT_X10Y29 LH6 -> W6BEG1 , 
  pip INT_X11Y23 E2MID0 -> N2BEG0 , 
  pip INT_X11Y24 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X11Y24 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X11Y24 N2MID0 -> BYP_INT_B2 , 
  pip INT_X11Y30 W2END2 -> IMUX_B13 , 
  pip INT_X11Y35 S6END1 -> N2BEG1 , 
  pip INT_X11Y37 N2END1 -> E2BEG2 , 
  pip INT_X11Y41 E6END5 -> E2BEG5 , 
  pip INT_X11Y41 LH6 -> S6BEG1 , 
  pip INT_X12Y30 W2MID2 -> IMUX_B21 , 
  pip INT_X12Y37 E2MID2 -> IMUX_B8 , 
  pip INT_X12Y41 E2MID5 -> IMUX_B14 , 
  pip INT_X13Y30 BYP_BOUNCE2 -> IMUX_B29 , 
  pip INT_X13Y30 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X13Y30 W2END0 -> BYP_INT_B2 , 
  pip INT_X13Y30 W2END0 -> W2BEG2 , 
  pip INT_X14Y30 W2MID0 -> IMUX_B20 , 
  pip INT_X15Y30 OMUX_NW10 -> W2BEG0 , 
  pip INT_X16Y28 OMUX_S4 -> E2BEG1 , 
  pip INT_X16Y28 OMUX_S4 -> IMUX_B29 , 
  pip INT_X16Y29 OMUX2 -> IMUX_B16 , 
  pip INT_X16Y29 OMUX2 -> IMUX_B20 , 
  pip INT_X16Y29 OMUX4 -> E6BEG2 , 
  pip INT_X16Y29 OMUX4 -> LH0 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X16Y30 OMUX_N13 -> N2BEG0 , 
  pip INT_X16Y31 N2MID0 -> E2BEG0 , 
  pip INT_X16Y32 N2END0 -> IMUX_B12 , 
  pip INT_X17Y26 S2END1 -> IMUX_B16 , 
  pip INT_X17Y28 BYP_BOUNCE5 -> IMUX_B2 , 
  pip INT_X17Y28 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X17Y28 E2MID1 -> IMUX_B8 , 
  pip INT_X17Y28 E2MID1 -> S2BEG1 , 
  pip INT_X17Y28 OMUX_ES7 -> BYP_INT_B5 , 
  pip INT_X17Y29 OMUX_E13 -> IMUX_B23 , 
  pip INT_X17Y29 OMUX_E13 -> IMUX_B31 , 
  pip INT_X17Y29 OMUX_E13 -> LV24 , 
  pip INT_X17Y31 E2MID0 -> IMUX_B4 , 
  pip INT_X17Y41 LV12 -> LH0 , 
  pip INT_X17Y41 S6END7 -> W2BEG6 , 
  pip INT_X17Y41 W2BEG6 -> IMUX_B30 , 
  pip INT_X17Y47 LV6 -> S6BEG7 , 
  pip INT_X19Y28 S2MID2 -> IMUX_B16 , 
  pip INT_X19Y28 S2MID2 -> IMUX_B24 , 
  pip INT_X19Y29 E6MID2 -> S2BEG2 , 
  pip INT_X4Y27 S2END2 -> IMUX_B16 , 
  pip INT_X4Y29 W6END1 -> S2BEG2 , 
  pip INT_X5Y41 LH12 -> E6BEG5 , 
  pip INT_X8Y41 BYP_BOUNCE1 -> IMUX_B28 , 
  pip INT_X8Y41 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X8Y41 E6MID5 -> N2BEG5 , 
  pip INT_X8Y41 N2BEG5 -> BYP_INT_B1 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3" , 
  outpin "iSlice__186__" XQ ,
  inpin "iSlice__185__" F1 ,
  inpin "iSlice__186__" F3 ,
  inpin "iSlice__322__" G2 ,
  inpin "iSlice__413__" F1 ,
  inpin "iSlice__428__" G3 ,
  inpin "iSlice__429__" F2 ,
  inpin "iSlice__431__" G4 ,
  inpin "iSlice__467__" F2 ,
  inpin "iSlice__468__" F2 ,
  inpin "iSlice__468__" G2 ,
  inpin "iSlice__475__" G1 ,
  inpin "iSlice__477__" G4 ,
  inpin "iSlice__478__" F2 ,
  inpin "iSlice__490__" G2 ,
  inpin "iSlice__492__" F4 ,
  inpin "iSlice__493__" F3 ,
  inpin "iSlice__494__" F1 ,
  inpin "iSlice__91__" F2 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_OMUX_W1 -> CLB_BUFFER_IOMUX_W1 , 
  pip CLB_X11Y24 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X12Y30 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y37 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y41 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X13Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X13Y33 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y24 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y29 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X16Y29 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X17Y26 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X17Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X17Y31 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X19Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X19Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X21Y30 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X24Y31 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y41 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y42 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X11Y24 W2END7 -> IMUX_B15 , 
  pip INT_X11Y33 W2END2 -> W2BEG2 , 
  pip INT_X12Y29 W6MID1 -> N2BEG1 , 
  pip INT_X12Y30 N2MID1 -> IMUX_B20 , 
  pip INT_X12Y37 W2MID6 -> IMUX_B10 , 
  pip INT_X12Y41 W2MID8 -> IMUX_B15 , 
  pip INT_X13Y24 S2END9 -> W2BEG7 , 
  pip INT_X13Y26 S2END9 -> S2BEG9 , 
  pip INT_X13Y28 W2END7 -> N2BEG9 , 
  pip INT_X13Y28 W2END7 -> S2BEG9 , 
  pip INT_X13Y30 N2END9 -> IMUX_B31 , 
  pip INT_X13Y31 N2END_N9 -> N2BEG1 , 
  pip INT_X13Y33 N2END1 -> IMUX_B28 , 
  pip INT_X13Y33 N2END1 -> N2BEG3 , 
  pip INT_X13Y33 N2END1 -> W2BEG2 , 
  pip INT_X13Y35 N2END3 -> N2BEG5 , 
  pip INT_X13Y37 N2END5 -> N2BEG7 , 
  pip INT_X13Y37 N2END5 -> W2BEG6 , 
  pip INT_X13Y39 N2END7 -> N2BEG7 , 
  pip INT_X13Y41 N2END7 -> W2BEG8 , 
  pip INT_X14Y24 W2MID2 -> IMUX_B21 , 
  pip INT_X14Y28 W2MID7 -> N2BEG7 , 
  pip INT_X14Y30 N2END7 -> IMUX_B23 , 
  pip INT_X15Y24 S2END4 -> W2BEG2 , 
  pip INT_X15Y26 S2END4 -> S2BEG4 , 
  pip INT_X15Y28 OMUX_WS1 -> S2BEG4 , 
  pip INT_X15Y28 OMUX_WS1 -> W2BEG7 , 
  pip INT_X15Y29 OMUX_W1 -> W6BEG1 , 
  pip INT_X16Y29 OMUX9 -> IMUX_B26 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS2 -> OMUX12 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  pip INT_X17Y26 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X17Y26 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X17Y26 S2END4 -> BYP_INT_B6 , 
  pip INT_X17Y28 OMUX_SE3 -> E2BEG3 , 
  pip INT_X17Y28 OMUX_SE3 -> IMUX_B10 , 
  pip INT_X17Y28 OMUX_SE3 -> S2BEG4 , 
  pip INT_X17Y30 OMUX_NE12 -> E6BEG5 , 
  pip INT_X17Y30 OMUX_NE12 -> N2BEG2 , 
  pip INT_X17Y31 N2MID2 -> IMUX_B13 , 
  pip INT_X19Y28 E2END3 -> IMUX_B17 , 
  pip INT_X19Y28 E2END3 -> IMUX_B25 , 
  pip INT_X21Y30 W2END5 -> IMUX_B10 , 
  pip INT_X23Y30 E6END5 -> E2BEG5 , 
  pip INT_X23Y30 E6END5 -> W2BEG5 , 
  pip INT_X24Y31 W2MID4 -> IMUX_B17 , 
  pip INT_X25Y30 E2END5 -> N2BEG4 , 
  pip INT_X25Y31 N2MID4 -> W2BEG4 , 
  pip INT_X8Y41 W2MID5 -> IMUX_B22 , 
  pip INT_X9Y33 W2END2 -> N2BEG4 , 
  pip INT_X9Y35 N2END4 -> N2BEG4 , 
  pip INT_X9Y37 N2END4 -> N2BEG4 , 
  pip INT_X9Y39 N2END4 -> N2BEG4 , 
  pip INT_X9Y41 N2END4 -> N2BEG6 , 
  pip INT_X9Y41 N2END4 -> W2BEG5 , 
  pip INT_X9Y42 N2MID6 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In109"
, 
  outpin "iSlice__411__" X ,
  inpin "iSlice__412__" G1 ,
  pip CLB_X16Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X16Y28 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X16Y28 BEST_LOGIC_OUTS3 -> IMUX_B16 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In126"
, 
  outpin "iSlice__413__" X ,
  inpin "iSlice__412__" G4 ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE2BEG9 -> CLB_BUFFER_E2BEG9 , 
  pip CLB_X13Y33 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X16Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X13Y28 S2END_S1 -> E2BEG9 , 
  pip INT_X13Y31 S2END3 -> S2BEG1 , 
  pip INT_X13Y33 BEST_LOGIC_OUTS3 -> S2BEG3 , 
  pip INT_X15Y28 E2END9 -> E2BEG9 , 
  pip INT_X16Y28 E2MID9 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In129"
, 
  outpin "iSlice__412__" Y ,
  inpin "iSlice__186__" F4 ,
  pip CLB_X16Y28 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X16Y29 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X16Y28 BEST_LOGIC_OUTS6 -> OMUX15 , 
  pip INT_X16Y29 OMUX_N15 -> IMUX_B27 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In42" ,

  outpin "iSlice__330__" X ,
  inpin "iSlice__186__" F1 ,
  pip CLB_X16Y29 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X16Y29 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X16Y29 BEST_LOGIC_OUTS3 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_reg_decoder_FSM_FFd3-In90" ,

  outpin "iSlice__56__" XMUX ,
  inpin "iSlice__412__" G2 ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE6C2 -> CLB_BUFFER_E6C2 , 
  pip CLB_X16Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X4Y27 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip INT_X11Y28 E6END2 -> E6BEG2 , 
  pip INT_X16Y28 W2MID2 -> IMUX_B17 , 
  pip INT_X17Y28 E6END2 -> W2BEG2 , 
  pip INT_X4Y27 HALF_OMUX_TOP0 -> OMUX12 , 
  pip INT_X5Y28 OMUX_NE12 -> E6BEG2 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1" , 
  outpin "iSlice__187__" YQ ,
  inpin "iSlice__180__" F1 ,
  inpin "iSlice__295__" F1 ,
  inpin "iSlice__330__" G2 ,
  inpin "iSlice__332__" F1 ,
  inpin "iSlice__333__" F3 ,
  inpin "iSlice__428__" G2 ,
  inpin "iSlice__429__" F3 ,
  inpin "iSlice__469__" G4 ,
  inpin "iSlice__489__" F4 ,
  inpin "iSlice__490__" G4 ,
  inpin "iSlice__492__" F1 ,
  inpin "iSlice__493__" G3 ,
  inpin "iSlice__56__" G3 ,
  inpin "iSlice__73__" G2 ,
  pip CLB_X11Y27 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X11Y30 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X13Y30 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y24 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y29 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y25 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y29 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y30 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X17Y31 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X17Y41 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X17Y41 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X4Y27 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y41 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y42 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X10Y27 S6MID1 -> E2BEG1 , 
  pip INT_X10Y30 LH6 -> E6BEG1 , 
  pip INT_X10Y30 LH6 -> N6BEG1 , 
  pip INT_X10Y30 LH6 -> S6BEG1 , 
  pip INT_X10Y33 N6MID1 -> E2BEG1 , 
  pip INT_X10Y36 N6END1 -> N6BEG1 , 
  pip INT_X10Y42 N6END1 -> W2BEG1 , 
  pip INT_X11Y27 E2MID1 -> IMUX_B28 , 
  pip INT_X11Y30 E2BEG9 -> IMUX_B15 , 
  pip INT_X11Y30 S2END_S1 -> E2BEG9 , 
  pip INT_X11Y33 E2MID1 -> S2BEG1 , 
  pip INT_X12Y26 E2END_S1 -> E2BEG9 , 
  pip INT_X13Y30 E6MID1 -> N2BEG1 , 
  pip INT_X13Y30 N2BEG1 -> IMUX_B28 , 
  pip INT_X14Y24 S2END8 -> IMUX_B23 , 
  pip INT_X14Y26 E2END9 -> S2BEG8 , 
  pip INT_X16Y29 OMUX_WS1 -> W2BEG4 , 
  pip INT_X16Y29 W2BEG4 -> IMUX_B21 , 
  pip INT_X16Y30 OMUX_W1 -> LH0 , 
  pip INT_X17Y25 S2END0 -> IMUX_B12 , 
  pip INT_X17Y27 S2END0 -> S2BEG0 , 
  pip INT_X17Y29 OMUX_S0 -> S2BEG0 , 
  pip INT_X17Y29 OMUX_S4 -> IMUX_B21 , 
  pip INT_X17Y30 OMUX13 -> IMUX_B23 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS4 -> OMUX4 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X17Y31 OMUX_N12 -> IMUX_B5 , 
  pip INT_X17Y41 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X17Y41 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X17Y41 W2MID1 -> BYP_INT_B0 , 
  pip INT_X17Y41 W2MID1 -> IMUX_B28 , 
  pip INT_X18Y31 OMUX_EN8 -> N6BEG0 , 
  pip INT_X18Y37 N6END0 -> N2BEG0 , 
  pip INT_X18Y39 N2END0 -> N2BEG0 , 
  pip INT_X18Y41 N2END0 -> W2BEG1 , 
  pip INT_X4Y27 BOUNCE2 -> IMUX_B18 , 
  pip INT_X4Y27 E2BEG4 -> BOUNCE2 , 
  pip INT_X4Y27 S6MID4 -> E2BEG4 , 
  pip INT_X4Y30 LH12 -> S6BEG4 , 
  pip INT_X8Y41 S2MID3 -> E2BEG3 , 
  pip INT_X8Y41 S2MID3 -> IMUX_B21 , 
  pip INT_X8Y42 W2END1 -> S2BEG3 , 
  pip INT_X9Y41 E2MID3 -> N2BEG3 , 
  pip INT_X9Y42 N2MID3 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1-In17" , 
  outpin "iSlice__492__" X ,
  inpin "iSlice__187__" G4 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X13Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X17Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X13Y30 BEST_LOGIC_OUTS3 -> E2BEG2 , 
  pip INT_X15Y30 E2END2 -> E2BEG0 , 
  pip INT_X17Y30 E2END0 -> IMUX_B0 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd1-In9" , 
  outpin "iSlice__73__" XMUX ,
  inpin "iSlice__187__" G1 ,
  pip CLB_X17Y29 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip CLB_X17Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X17Y29 HALF_OMUX_TOP1 -> OMUX15 , 
  pip INT_X17Y30 OMUX_N15 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd2" , 
  outpin "iSlice__187__" XQ ,
  inpin "iSlice__187__" F4 ,
  inpin "iSlice__295__" F4 ,
  inpin "iSlice__330__" G4 ,
  inpin "iSlice__332__" F4 ,
  inpin "iSlice__428__" G1 ,
  inpin "iSlice__429__" F4 ,
  inpin "iSlice__469__" G1 ,
  inpin "iSlice__489__" F1 ,
  inpin "iSlice__490__" G3 ,
  inpin "iSlice__493__" F4 ,
  inpin "iSlice__494__" F4 ,
  inpin "iSlice__56__" BX ,
  inpin "iSlice__73__" F3 ,
  inpin "iSlice__73__" G3 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W2END9 -> CLB_BUFFER_IW2END9 , 
  pip CLB_X11Y27 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X11Y30 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X12Y41 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y24 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y29 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y25 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X17Y29 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y29 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y30 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y30 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X17Y30 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X17Y31 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X4Y27 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X8Y41 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y42 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X10Y39 W2MID0 -> N2BEG0 , 
  pip INT_X10Y41 N2END0 -> W2BEG1 , 
  pip INT_X11Y27 W2END9 -> IMUX_B31 , 
  pip INT_X11Y27 W2END9 -> W2BEG9 , 
  pip INT_X11Y28 W2END_N9 -> N2BEG1 , 
  pip INT_X11Y30 N2END1 -> IMUX_B12 , 
  pip INT_X11Y30 N2END1 -> N2BEG3 , 
  pip INT_X11Y32 N2END3 -> N2BEG5 , 
  pip INT_X11Y34 N2END5 -> N2BEG7 , 
  pip INT_X11Y36 N2END7 -> N2BEG9 , 
  pip INT_X11Y39 N2END_N9 -> N2BEG1 , 
  pip INT_X11Y39 N2END_N9 -> W2BEG0 , 
  pip INT_X11Y41 N2END1 -> E2BEG2 , 
  pip INT_X12Y41 E2MID2 -> IMUX_B12 , 
  pip INT_X13Y27 W2END9 -> W2BEG9 , 
  pip INT_X14Y24 S2MID7 -> IMUX_B22 , 
  pip INT_X14Y25 S2END9 -> S2BEG7 , 
  pip INT_X14Y27 W2MID9 -> S2BEG9 , 
  pip INT_X15Y27 W2END9 -> W2BEG9 , 
  pip INT_X16Y29 OMUX_SW5 -> IMUX_B23 , 
  pip INT_X17Y25 S2END9 -> IMUX_B15 , 
  pip INT_X17Y27 S2END_S1 -> S2BEG9 , 
  pip INT_X17Y27 S2END_S1 -> W2BEG9 , 
  pip INT_X17Y29 OMUX_S3 -> IMUX_B22 , 
  pip INT_X17Y29 OMUX_S3 -> IMUX_B30 , 
  pip INT_X17Y30 OMUX2 -> IMUX_B20 , 
  pip INT_X17Y30 OMUX2 -> IMUX_B8 , 
  pip INT_X17Y30 OMUX2 -> S2BEG1 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X17Y30 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X17Y31 OMUX_N10 -> IMUX_B12 , 
  pip INT_X4Y27 W2MID1 -> BYP_INT_B2 , 
  pip INT_X5Y27 S2MID1 -> W2BEG1 , 
  pip INT_X5Y28 W2END_N9 -> S2BEG1 , 
  pip INT_X7Y27 W2END9 -> W2BEG9 , 
  pip INT_X8Y41 W2END1 -> IMUX_B20 , 
  pip INT_X9Y27 W2END9 -> W2BEG9 , 
  pip INT_X9Y41 W2MID1 -> N2BEG1 , 
  pip INT_X9Y42 N2MID1 -> IMUX_B12 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd2-In11" , 
  outpin "iSlice__431__" Y ,
  inpin "iSlice__431__" F3 ,
  pip CLB_X17Y26 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X17Y26 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X17Y26 BEST_LOGIC_OUTS6 -> IMUX_B26 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/s_tick_FSM_FFd2-In19" , 
  outpin "iSlice__431__" X ,
  inpin "iSlice__187__" F2 ,
  pip CLB_X17Y26 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X17Y30 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X17Y26 BEST_LOGIC_OUTS2 -> N2BEG4 , 
  pip INT_X17Y28 N2END4 -> N2BEG6 , 
  pip INT_X17Y30 N2END6 -> IMUX_B10 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<0>" , 
  outpin "iSlice__546__" XQ ,
  inpin "iSlice__412__" F4 ,
  pip CLB_X16Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X18Y28 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X16Y28 W2END9 -> IMUX_B27 , 
  pip INT_X18Y28 OMUX15 -> W2BEG9 , 
  pip INT_X18Y28 SECONDARY_LOGIC_OUTS0 -> OMUX15 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<10>" , 
  outpin "iSlice__543__" XQ ,
  inpin "iSlice__407__" F2 ,
  pip CLB_X18Y27 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X19Y25 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X19Y25 S2MID7 -> IMUX_B14 , 
  pip INT_X19Y26 OMUX_SE3 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<11>" , 
  outpin "iSlice__548__" XQ ,
  inpin "iSlice__409__" G3 ,
  pip CLB_X18Y27 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X18Y28 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X18Y27 OMUX_S4 -> IMUX_B5 , 
  pip INT_X18Y28 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<12>" , 
  outpin "iSlice__541__" YQ ,
  inpin "iSlice__409__" F4 ,
  pip CLB_X17Y28 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X18Y27 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X17Y28 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X18Y27 BOUNCE0 -> IMUX_B12 , 
  pip INT_X18Y27 OMUX_SE3 -> S2BEG4 , 
  pip INT_X18Y27 S2BEG4 -> BOUNCE0 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<13>" , 
  outpin "iSlice__539__" XQ ,
  inpin "iSlice__408__" G4 ,
  pip CLB_X19Y25 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y25 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X19Y25 W2MID8 -> IMUX_B23 , 
  pip INT_X20Y25 W2END6 -> W2BEG8 , 
  pip INT_X22Y25 OMUX_W9 -> W2BEG6 , 
  pip INT_X23Y25 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<14>" , 
  outpin "iSlice__539__" YQ ,
  inpin "iSlice__408__" F3 ,
  pip CLB_X19Y25 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y25 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X19Y25 W2MID5 -> IMUX_B30 , 
  pip INT_X20Y25 W2END3 -> W2BEG5 , 
  pip INT_X22Y25 OMUX_W6 -> W2BEG3 , 
  pip INT_X23Y25 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<15>" , 
  outpin "iSlice__542__" YQ ,
  inpin "iSlice__407__" G2 ,
  pip CLB_X19Y25 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X19Y25 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X19Y25 BYP_BOUNCE0 -> IMUX_B6 , 
  pip INT_X19Y25 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X19Y25 OMUX2 -> BYP_INT_B0 , 
  pip INT_X19Y25 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<16>" , 
  outpin "iSlice__538__" XQ ,
  inpin "iSlice__374__" G3 ,
  pip CLB_X16Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X19Y24 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X16Y26 W2END4 -> IMUX_B1 , 
  pip INT_X18Y25 OMUX_NW10 -> N2BEG4 , 
  pip INT_X18Y26 N2MID4 -> W2BEG4 , 
  pip INT_X19Y24 SECONDARY_LOGIC_OUTS2 -> OMUX10 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<17>" , 
  outpin "iSlice__537__" YQ ,
  inpin "iSlice__373__" G2 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID9 -> CLB_BUFFER_IW2MID9 , 
  pip CLB_X14Y25 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X22Y25 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X14Y25 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X14Y25 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y25 W2END9 -> BYP_INT_B7 , 
  pip INT_X16Y25 W6END9 -> W2BEG9 , 
  pip INT_X22Y25 OMUX15 -> W6BEG9 , 
  pip INT_X22Y25 SECONDARY_LOGIC_OUTS5 -> OMUX15 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<18>" , 
  outpin "iSlice__533__" YQ ,
  inpin "iSlice__373__" F4 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_W6D6 -> CLB_BUFFER_IW6D6 , 
  pip CLB_X14Y25 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X21Y27 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X14Y25 BYP_BOUNCE3 -> IMUX_B27 , 
  pip INT_X14Y25 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y25 S2MID7 -> BYP_INT_B3 , 
  pip INT_X14Y26 W6END6 -> S2BEG7 , 
  pip INT_X20Y26 OMUX_SW5 -> W6BEG6 , 
  pip INT_X21Y27 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<19>" , 
  outpin "iSlice__534__" XQ ,
  inpin "iSlice__372__" F4 ,
  pip CLB_X16Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X19Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X16Y26 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X16Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X16Y26 W2END6 -> BYP_INT_B1 , 
  pip INT_X18Y26 OMUX_W9 -> W2BEG6 , 
  pip INT_X19Y26 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<1>" , 
  outpin "iSlice__546__" YQ ,
  inpin "iSlice__411__" G4 ,
  pip CLB_X16Y28 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X18Y28 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X16Y28 W2END7 -> IMUX_B23 , 
  pip INT_X18Y28 OMUX9 -> W2BEG7 , 
  pip INT_X18Y28 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<20>" , 
  outpin "iSlice__540__" YQ ,
  inpin "iSlice__375__" F2 ,
  pip CLB_BUFFER_X15Y24 CLB_BUFFER_W6D2 -> CLB_BUFFER_IW6D2 , 
  pip CLB_X14Y26 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X21Y23 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X14Y24 W6END2 -> N2BEG3 , 
  pip INT_X14Y26 N2END3 -> IMUX_B29 , 
  pip INT_X20Y24 OMUX_WN14 -> W6BEG2 , 
  pip INT_X21Y23 SECONDARY_LOGIC_OUTS6 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<21>" , 
  outpin "iSlice__538__" YQ ,
  inpin "iSlice__371__" F2 ,
  pip CLB_X19Y24 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X9Y25 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X18Y24 OMUX_W1 -> LH0 , 
  pip INT_X19Y24 SECONDARY_LOGIC_OUTS6 -> OMUX1 , 
  pip INT_X6Y24 LH12 -> E6BEG5 , 
  pip INT_X9Y24 E6MID5 -> N2BEG5 , 
  pip INT_X9Y25 N2MID5 -> IMUX_B10 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<22>" , 
  outpin "iSlice__537__" XQ ,
  inpin "iSlice__370__" F2 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID2 -> CLB_BUFFER_IW2MID2 , 
  pip CLB_X13Y25 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X22Y25 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X13Y25 W2MID4 -> IMUX_B25 , 
  pip INT_X14Y25 W2END2 -> W2BEG4 , 
  pip INT_X16Y25 W6END2 -> W2BEG2 , 
  pip INT_X22Y25 OMUX6 -> W6BEG2 , 
  pip INT_X22Y25 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<23>" , 
  outpin "iSlice__542__" XQ ,
  inpin "iSlice__369__" F1 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID8 -> CLB_BUFFER_IW2MID8 , 
  pip CLB_X14Y25 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X19Y25 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X14Y25 W2END8 -> IMUX_B15 , 
  pip INT_X16Y25 W2END6 -> W2BEG8 , 
  pip INT_X18Y25 OMUX_W9 -> W2BEG6 , 
  pip INT_X19Y25 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<24>" , 
  outpin "iSlice__535__" YQ ,
  inpin "iSlice__374__" F1 ,
  pip CLB_X16Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X21Y26 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X16Y26 W2END8 -> IMUX_B11 , 
  pip INT_X18Y26 W2END6 -> W2BEG8 , 
  pip INT_X20Y26 OMUX_W9 -> W2BEG6 , 
  pip INT_X21Y26 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<25>" , 
  outpin "iSlice__534__" YQ ,
  inpin "iSlice__371__" G3 ,
  pip CLB_X19Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y25 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X18Y26 OMUX_W1 -> LH0 , 
  pip INT_X19Y26 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X6Y26 LH12 -> E6BEG4 , 
  pip INT_X9Y25 S2MID4 -> IMUX_B1 , 
  pip INT_X9Y26 E6MID4 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<26>" , 
  outpin "iSlice__536__" XQ ,
  inpin "iSlice__372__" G1 ,
  pip CLB_X16Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X17Y25 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X16Y25 OMUX_W9 -> N2BEG7 , 
  pip INT_X16Y26 N2MID7 -> IMUX_B7 , 
  pip INT_X17Y25 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<27>" , 
  outpin "iSlice__531__" XQ ,
  inpin "iSlice__375__" G1 ,
  pip CLB_X13Y25 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X14Y26 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X13Y25 SECONDARY_LOGIC_OUTS0 -> OMUX8 , 
  pip INT_X14Y26 OMUX_EN8 -> IMUX_B20 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<28>" , 
  outpin "iSlice__532__" YQ ,
  inpin "iSlice__367__" G3 ,
  pip CLB_X16Y26 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X17Y27 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X16Y26 SECONDARY_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X17Y27 OMUX_NE12 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<29>" , 
  outpin "iSlice__536__" YQ ,
  inpin "iSlice__370__" G2 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID3 -> CLB_BUFFER_IW2MID3 , 
  pip CLB_X13Y25 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X17Y25 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X13Y25 W2MID3 -> IMUX_B17 , 
  pip INT_X14Y25 W2END3 -> W2BEG3 , 
  pip INT_X16Y25 OMUX_W6 -> W2BEG3 , 
  pip INT_X17Y25 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<2>" , 
  outpin "iSlice__545__" XQ ,
  inpin "iSlice__407__" F1 ,
  pip CLB_X19Y25 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X21Y26 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X19Y25 W2END9 -> IMUX_B15 , 
  pip INT_X21Y25 OUT_S -> W2BEG9 , 
  pip INT_X21Y26 SECONDARY_LOGIC_OUTS2 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<30>" , 
  outpin "iSlice__535__" XQ ,
  inpin "iSlice__369__" G1 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W6D9 -> CLB_BUFFER_IW6D9 , 
  pip CLB_X14Y25 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X21Y26 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X14Y25 E2BEG9 -> IMUX_B7 , 
  pip INT_X14Y25 W6END9 -> E2BEG9 , 
  pip INT_X20Y25 OMUX_SW5 -> W6BEG9 , 
  pip INT_X21Y26 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<31>" , 
  outpin "iSlice__533__" XQ ,
  inpin "iSlice__365__" G2 ,
  pip CLB_X17Y27 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X21Y27 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X17Y27 W2MID3 -> IMUX_B17 , 
  pip INT_X18Y27 W2END3 -> W2BEG3 , 
  pip INT_X20Y27 OMUX_W6 -> W2BEG3 , 
  pip INT_X21Y27 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<32>" , 
  outpin "iSlice__532__" XQ ,
  inpin "iSlice__374__" G4 ,
  pip CLB_X16Y26 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y26 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X16Y26 OMUX2 -> IMUX_B0 , 
  pip INT_X16Y26 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<33>" , 
  outpin "iSlice__531__" YQ ,
  inpin "iSlice__373__" G4 ,
  pip CLB_X13Y25 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X14Y25 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X13Y25 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X14Y25 OMUX_E13 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<34>" , 
  outpin "iSlice__528__" YQ ,
  inpin "iSlice__373__" F2 ,
  pip CLB_X14Y25 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y26 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X14Y25 W2MID3 -> IMUX_B25 , 
  pip INT_X15Y25 E6END3 -> W2BEG3 , 
  pip INT_X8Y26 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X9Y25 OMUX_SE3 -> E6BEG3 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<35>" , 
  outpin "iSlice__529__" YQ ,
  inpin "iSlice__372__" F3 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X16Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y26 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X15Y26 E6END4 -> E2BEG4 , 
  pip INT_X16Y26 E2MID4 -> IMUX_B13 , 
  pip INT_X8Y26 SECONDARY_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X9Y26 OMUX_E8 -> E6BEG4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<36>" , 
  outpin "iSlice__527__" XQ ,
  inpin "iSlice__375__" F4 ,
  pip CLB_X14Y26 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X9Y23 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X10Y24 OMUX_NE12 -> E2BEG5 , 
  pip INT_X12Y24 E2END5 -> E2BEG5 , 
  pip INT_X14Y24 E2END5 -> N2BEG4 , 
  pip INT_X14Y26 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X14Y26 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y26 N2END4 -> BYP_INT_B6 , 
  pip INT_X9Y23 SECONDARY_LOGIC_OUTS2 -> OMUX12 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<37>" , 
  outpin "iSlice__526__" XQ ,
  inpin "iSlice__371__" F3 ,
  pip CLB_X8Y25 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X9Y25 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X8Y25 SECONDARY_LOGIC_OUTS2 -> OMUX7 , 
  pip INT_X9Y25 OMUX_E7 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<38>" , 
  outpin "iSlice__527__" YQ ,
  inpin "iSlice__370__" F1 ,
  pip CLB_X13Y25 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y23 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X10Y24 OMUX_EN8 -> E6BEG0 , 
  pip INT_X13Y24 E6MID0 -> N2BEG0 , 
  pip INT_X13Y25 N2MID0 -> IMUX_B24 , 
  pip INT_X9Y23 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<39>" , 
  outpin "iSlice__530__" XQ ,
  inpin "iSlice__369__" F3 ,
  pip CLB_X11Y25 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X14Y25 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS0 -> OMUX8 , 
  pip INT_X12Y25 OMUX_E8 -> E2BEG4 , 
  pip INT_X14Y25 E2END4 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<3>" , 
  outpin "iSlice__543__" YQ ,
  inpin "iSlice__409__" G4 ,
  pip CLB_X18Y27 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X18Y27 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X18Y27 OMUX2 -> IMUX_B4 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<40>" , 
  outpin "iSlice__529__" XQ ,
  inpin "iSlice__184__" F4 ,
  pip CLB_X8Y26 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X9Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X8Y26 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X9Y26 BYP_BOUNCE4 -> IMUX_B8 , 
  pip INT_X9Y26 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X9Y26 OMUX_E7 -> BYP_INT_B4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<41>" , 
  outpin "iSlice__525__" YQ ,
  inpin "iSlice__184__" G3 ,
  pip CLB_X7Y27 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X7Y27 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X8Y26 OMUX_SE3 -> E2BEG3 , 
  pip INT_X9Y26 E2MID3 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<42>" , 
  outpin "iSlice__528__" XQ ,
  inpin "iSlice__183__" F4 ,
  pip CLB_X8Y26 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X9Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X8Y26 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X9Y26 OMUX_E2 -> IMUX_B12 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<43>" , 
  outpin "iSlice__526__" YQ ,
  inpin "iSlice__183__" G3 ,
  pip CLB_X8Y25 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X9Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X8Y25 SECONDARY_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X9Y26 OMUX_NE12 -> IMUX_B5 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<44>" , 
  outpin "iSlice__530__" YQ ,
  inpin "iSlice__182__" F2 ,
  pip CLB_X11Y25 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X11Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X11Y26 OMUX_N12 -> N2BEG5 , 
  pip INT_X11Y27 N2MID5 -> IMUX_B10 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<45>" , 
  outpin "iSlice__525__" XQ ,
  inpin "iSlice__182__" G3 ,
  pip CLB_X11Y27 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X7Y27 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X10Y27 E2END4 -> E2BEG4 , 
  pip INT_X11Y27 E2MID4 -> IMUX_B1 , 
  pip INT_X7Y27 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X8Y27 OMUX_E7 -> E2BEG4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<46>" , 
  outpin "iSlice__547__" XQ ,
  inpin "iSlice__181__" F3 ,
  pip CLB_X11Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X7Y26 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X10Y26 E2END4 -> E2BEG4 , 
  pip INT_X11Y26 E2MID4 -> IMUX_B13 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X8Y26 OMUX_E8 -> E2BEG4 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<47>" , 
  outpin "iSlice__547__" YQ ,
  inpin "iSlice__181__" G1 ,
  pip CLB_X11Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X7Y26 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X11Y26 W2END9 -> IMUX_B7 , 
  pip INT_X13Y26 E6END9 -> W2BEG9 , 
  pip INT_X7Y26 OMUX15 -> E6BEG9 , 
  pip INT_X7Y26 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<4>" , 
  outpin "iSlice__544__" XQ ,
  inpin "iSlice__409__" F3 ,
  pip CLB_X18Y27 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X21Y25 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X18Y27 W2END4 -> IMUX_B13 , 
  pip INT_X20Y26 OMUX_NW10 -> N2BEG4 , 
  pip INT_X20Y27 N2MID4 -> W2BEG4 , 
  pip INT_X21Y25 SECONDARY_LOGIC_OUTS2 -> OMUX10 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<5>" , 
  outpin "iSlice__544__" YQ ,
  inpin "iSlice__408__" G3 ,
  pip CLB_X19Y25 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X21Y25 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X19Y25 W2MID6 -> IMUX_B22 , 
  pip INT_X20Y25 OMUX_W9 -> W2BEG6 , 
  pip INT_X21Y25 SECONDARY_LOGIC_OUTS6 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<6>" , 
  outpin "iSlice__545__" YQ ,
  inpin "iSlice__408__" F4 ,
  pip CLB_X19Y25 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X21Y26 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X19Y25 W2MID7 -> IMUX_B31 , 
  pip INT_X20Y25 OMUX_WS1 -> W2BEG7 , 
  pip INT_X21Y26 SECONDARY_LOGIC_OUTS6 -> OMUX1 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<7>" , 
  outpin "iSlice__540__" XQ ,
  inpin "iSlice__407__" G1 ,
  pip CLB_X19Y25 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X21Y23 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X19Y25 W2END7 -> IMUX_B7 , 
  pip INT_X21Y23 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  pip INT_X21Y24 OMUX_N11 -> N2BEG7 , 
  pip INT_X21Y25 N2MID7 -> W2BEG7 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<8>" , 
  outpin "iSlice__548__" YQ ,
  inpin "iSlice__412__" F2 ,
  pip CLB_X16Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X18Y28 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X16Y28 W2MID3 -> IMUX_B25 , 
  pip INT_X17Y28 OMUX_W6 -> W2BEG3 , 
  pip INT_X18Y28 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream<9>" , 
  outpin "iSlice__541__" XQ ,
  inpin "iSlice__411__" G2 ,
  pip CLB_X16Y28 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y28 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X16Y28 OMUX_W6 -> IMUX_B21 , 
  pip INT_X17Y28 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_register_tx_handler/v_tx_stream_46_not0001" , 
  outpin "iSlice__490__" Y ,
  inpin "iSlice__185__" G2 ,
  inpin "iSlice__431__" F4 ,
  inpin "iSlice__525__" CE ,
  inpin "iSlice__526__" CE ,
  inpin "iSlice__527__" CE ,
  inpin "iSlice__528__" CE ,
  inpin "iSlice__529__" CE ,
  inpin "iSlice__530__" CE ,
  inpin "iSlice__531__" CE ,
  inpin "iSlice__532__" CE ,
  inpin "iSlice__533__" CE ,
  inpin "iSlice__534__" CE ,
  inpin "iSlice__535__" CE ,
  inpin "iSlice__536__" CE ,
  inpin "iSlice__537__" CE ,
  inpin "iSlice__538__" CE ,
  inpin "iSlice__539__" CE ,
  inpin "iSlice__540__" CE ,
  inpin "iSlice__541__" CE ,
  inpin "iSlice__542__" CE ,
  inpin "iSlice__543__" CE ,
  inpin "iSlice__544__" CE ,
  inpin "iSlice__545__" CE ,
  inpin "iSlice__546__" CE ,
  inpin "iSlice__547__" CE ,
  inpin "iSlice__548__" CE ,
  pip CLB_BUFFER_X15Y24 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X11Y24 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X11Y25 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X13Y25 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X14Y24 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X16Y26 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X17Y25 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X17Y26 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X17Y28 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X18Y27 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X18Y28 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X18Y28 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X19Y24 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X19Y25 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X19Y26 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X21Y23 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X21Y25 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X21Y26 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X21Y26 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X21Y27 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X22Y25 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X23Y25 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X7Y26 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X7Y27 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X8Y25 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X8Y26 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X8Y26 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y23 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X11Y24 W2END6 -> IMUX_B6 , 
  pip INT_X11Y24 W2END6 -> N2BEG8 , 
  pip INT_X11Y24 W2END6 -> W2BEG6 , 
  pip INT_X11Y25 N2MID8 -> CE_B0 , 
  pip INT_X13Y24 OMUX_W9 -> W2BEG6 , 
  pip INT_X13Y24 OMUX_W9 -> W6BEG6 , 
  pip INT_X13Y25 BOUNCE2 -> CE_B0 , 
  pip INT_X13Y25 N2BEG4 -> BOUNCE2 , 
  pip INT_X13Y25 OMUX_NW10 -> N2BEG4 , 
  pip INT_X14Y24 BEST_LOGIC_OUTS7 -> E2BEG8 , 
  pip INT_X14Y24 BEST_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X14Y24 BEST_LOGIC_OUTS7 -> OMUX9 , 
  pip INT_X16Y24 E2END8 -> E2BEG8 , 
  pip INT_X16Y24 E2END8 -> N2BEG7 , 
  pip INT_X16Y26 E2BEG8 -> CE_B2 , 
  pip INT_X16Y26 N2END7 -> E2BEG8 , 
  pip INT_X16Y26 N2END7 -> N2BEG9 , 
  pip INT_X16Y27 N2MID9 -> E2BEG9 , 
  pip INT_X17Y25 S2MID8 -> CE_B2 , 
  pip INT_X17Y25 S2MID8 -> E2BEG8 , 
  pip INT_X17Y26 E2MID8 -> IMUX_B27 , 
  pip INT_X17Y26 E2MID8 -> S2BEG8 , 
  pip INT_X17Y27 E2MID9 -> N2BEG9 , 
  pip INT_X17Y28 N2MID9 -> CE_B3 , 
  pip INT_X17Y28 N2MID9 -> E2BEG9 , 
  pip INT_X18Y24 E2END8 -> E2BEG8 , 
  pip INT_X18Y26 E2END8 -> E2BEG8 , 
  pip INT_X18Y27 E2BEG7 -> CE_B0 , 
  pip INT_X18Y27 E2END9 -> E2BEG7 , 
  pip INT_X18Y27 E2END9 -> E2BEG9 , 
  pip INT_X18Y27 E2END9 -> N2BEG8 , 
  pip INT_X18Y28 E2MID9 -> CE_B3 , 
  pip INT_X18Y28 N2MID8 -> CE_B0 , 
  pip INT_X19Y24 E2MID8 -> CE_B2 , 
  pip INT_X19Y24 E2MID8 -> N2BEG8 , 
  pip INT_X19Y25 E2END8 -> E2BEG6 , 
  pip INT_X19Y25 N2MID8 -> CE_B2 , 
  pip INT_X19Y26 S2MID9 -> CE_B1 , 
  pip INT_X19Y27 E2MID9 -> S2BEG9 , 
  pip INT_X20Y24 E2END8 -> E2BEG8 , 
  pip INT_X20Y26 E2END8 -> E2BEG8 , 
  pip INT_X20Y27 E2END9 -> E2BEG9 , 
  pip INT_X21Y23 S2MID8 -> CE_B2 , 
  pip INT_X21Y24 E2MID8 -> N2BEG8 , 
  pip INT_X21Y24 E2MID8 -> S2BEG8 , 
  pip INT_X21Y25 E2END6 -> E2BEG4 , 
  pip INT_X21Y25 N2MID8 -> CE_B2 , 
  pip INT_X21Y26 E2MID8 -> CE_B0 , 
  pip INT_X21Y26 E2MID8 -> CE_B2 , 
  pip INT_X21Y27 E2MID9 -> CE_B3 , 
  pip INT_X22Y25 BOUNCE3 -> CE_B1 , 
  pip INT_X22Y25 E2MID4 -> BOUNCE3 , 
  pip INT_X23Y25 BOUNCE2 -> CE_B1 , 
  pip INT_X23Y25 E2BEG4 -> BOUNCE2 , 
  pip INT_X23Y25 E2END4 -> E2BEG4 , 
  pip INT_X7Y24 W6END6 -> N2BEG7 , 
  pip INT_X7Y26 N2END7 -> E2BEG8 , 
  pip INT_X7Y26 N2END7 -> N2BEG9 , 
  pip INT_X7Y26 N2END7 -> W2BEG8 , 
  pip INT_X7Y26 W2BEG8 -> CE_B3 , 
  pip INT_X7Y27 N2MID9 -> CE_B3 , 
  pip INT_X8Y25 S2MID8 -> CE_B2 , 
  pip INT_X8Y26 E2MID8 -> CE_B0 , 
  pip INT_X8Y26 E2MID8 -> S2BEG8 , 
  pip INT_X8Y26 S2BEG8 -> CE_B3 , 
  pip INT_X9Y23 S2MID8 -> CE_B2 , 
  pip INT_X9Y24 W2END6 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/BRC16x" , 
  outpin "iSlice__419__" X ,
  inpin "iSlice__198__" F1 ,
  inpin "iSlice__198__" G1 ,
  inpin "iSlice__219__" CE ,
  inpin "iSlice__220__" CE ,
  inpin "iSlice__222__" CE ,
  inpin "iSlice__234__" F4 ,
  inpin "iSlice__237__" F1 ,
  inpin "iSlice__237__" G4 ,
  inpin "iSlice__238__" F2 ,
  inpin "iSlice__238__" G2 ,
  inpin "iSlice__239__" F4 ,
  inpin "iSlice__239__" G2 ,
  inpin "iSlice__240__" F1 ,
  inpin "iSlice__240__" G1 ,
  inpin "iSlice__241__" F1 ,
  inpin "iSlice__241__" G4 ,
  inpin "iSlice__242__" F1 ,
  inpin "iSlice__242__" G1 ,
  inpin "iSlice__243__" F4 ,
  inpin "iSlice__243__" G3 ,
  inpin "iSlice__244__" F2 ,
  inpin "iSlice__244__" G4 ,
  inpin "iSlice__273__" CE ,
  inpin "iSlice__290__" G2 ,
  inpin "iSlice__294__" F2 ,
  inpin "iSlice__308__" F4 ,
  inpin "iSlice__323__" G1 ,
  inpin "iSlice__331__" G3 ,
  inpin "iSlice__336__" F4 ,
  inpin "iSlice__353__" F4 ,
  inpin "iSlice__353__" G4 ,
  inpin "iSlice__378__" F2 ,
  inpin "iSlice__378__" G2 ,
  inpin "iSlice__426__" G4 ,
  inpin "iSlice__430__" G2 ,
  inpin "iSlice__471__" G2 ,
  inpin "iSlice__479__" F3 ,
  inpin "iSlice__480__" G4 ,
  inpin "iSlice__483__" F2 ,
  inpin "iSlice__57__" G3 ,
  inpin "iSlice__67__" F3 ,
  inpin "iSlice__681__" CE ,
  pip CLB_BUFFER_X15Y12 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_BUFFER_X15Y18 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X11Y23 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X11Y23 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y25 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y25 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X11Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X12Y26 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X12Y26 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X12Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X13Y23 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X13Y23 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X13Y26 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X13Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X13Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X13Y26 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X13Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X13Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X13Y27 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X13Y27 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X13Y27 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y23 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X14Y27 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X14Y28 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y33 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y34 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y37 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X16Y33 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y33 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X17Y12 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X18Y17 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X18Y26 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X18Y27 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X18Y27 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X18Y29 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X18Y30 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X18Y31 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X19Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X21Y25 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X21Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X22Y32 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X23Y40 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X11Y23 S2MID5 -> IMUX_B10 , 
  pip INT_X11Y23 S2MID5 -> IMUX_B2 , 
  pip INT_X11Y24 W6MID5 -> S2BEG5 , 
  pip INT_X11Y25 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X11Y25 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X11Y25 S2MID9 -> BYP_INT_B7 , 
  pip INT_X11Y25 S2MID9 -> IMUX_B31 , 
  pip INT_X11Y26 W2END7 -> IMUX_B11 , 
  pip INT_X11Y26 W2END7 -> IMUX_B3 , 
  pip INT_X11Y26 W2END7 -> S2BEG9 , 
  pip INT_X12Y26 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X12Y26 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X12Y26 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y26 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X12Y26 W2MID7 -> BYP_INT_B7 , 
  pip INT_X12Y26 W2MID7 -> IMUX_B23 , 
  pip INT_X12Y28 W2MID3 -> IMUX_B17 , 
  pip INT_X13Y23 S2MID4 -> E2BEG4 , 
  pip INT_X13Y23 S2MID4 -> IMUX_B21 , 
  pip INT_X13Y23 S2MID4 -> IMUX_B29 , 
  pip INT_X13Y24 S2END4 -> S2BEG4 , 
  pip INT_X13Y26 BOUNCE0 -> IMUX_B0 , 
  pip INT_X13Y26 BOUNCE0 -> IMUX_B12 , 
  pip INT_X13Y26 OMUX_WS1 -> IMUX_B10 , 
  pip INT_X13Y26 OMUX_WS1 -> IMUX_B18 , 
  pip INT_X13Y26 OMUX_WS1 -> S2BEG4 , 
  pip INT_X13Y26 OMUX_WS1 -> W2BEG4 , 
  pip INT_X13Y26 OMUX_WS1 -> W2BEG7 , 
  pip INT_X13Y26 S2BEG4 -> BOUNCE0 , 
  pip INT_X13Y26 W2BEG4 -> IMUX_B5 , 
  pip INT_X13Y27 OMUX_W1 -> IMUX_B0 , 
  pip INT_X13Y27 OMUX_W1 -> IMUX_B16 , 
  pip INT_X13Y27 OMUX_W1 -> IMUX_B24 , 
  pip INT_X13Y27 OMUX_W14 -> IMUX_B11 , 
  pip INT_X13Y28 OMUX_NW10 -> W2BEG3 , 
  pip INT_X14Y12 S6MID5 -> E2BEG5 , 
  pip INT_X14Y15 S6END5 -> S6BEG5 , 
  pip INT_X14Y18 S6MID5 -> E2BEG5 , 
  pip INT_X14Y21 S6END5 -> S6BEG5 , 
  pip INT_X14Y23 BOUNCE3 -> CE_B3 , 
  pip INT_X14Y23 E2MID4 -> BOUNCE3 , 
  pip INT_X14Y24 S6MID5 -> W6BEG5 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS1 -> N6BEG8 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS1 -> OMUX14 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS1 -> OMUX8 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS1 -> S6BEG5 , 
  pip INT_X14Y28 OMUX_N10 -> IMUX_B0 , 
  pip INT_X14Y30 N6MID8 -> E2BEG8 , 
  pip INT_X14Y33 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X14Y33 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y33 N6END8 -> E2BEG8 , 
  pip INT_X14Y33 N6END8 -> N2BEG8 , 
  pip INT_X14Y33 N6END8 -> N6BEG8 , 
  pip INT_X14Y33 N6END8 -> W2BEG8 , 
  pip INT_X14Y33 W2BEG8 -> BYP_INT_B7 , 
  pip INT_X14Y34 N2MID8 -> IMUX_B27 , 
  pip INT_X14Y37 S2END8 -> IMUX_B3 , 
  pip INT_X14Y37 S2END8 -> LH24 , 
  pip INT_X14Y38 S2MID8 -> IMUX_B11 , 
  pip INT_X14Y38 S2MID8 -> IMUX_B3 , 
  pip INT_X14Y39 N6END8 -> S2BEG8 , 
  pip INT_X15Y27 OMUX_E8 -> E2BEG4 , 
  pip INT_X16Y12 E2END5 -> E2BEG5 , 
  pip INT_X16Y18 E2END5 -> E2BEG3 , 
  pip INT_X16Y30 E2END8 -> E2BEG8 , 
  pip INT_X16Y33 E2END8 -> IMUX_B23 , 
  pip INT_X16Y33 E2END8 -> IMUX_B31 , 
  pip INT_X17Y12 E2MID5 -> IMUX_B26 , 
  pip INT_X17Y27 E2END4 -> E2BEG4 , 
  pip INT_X17Y27 E2END4 -> N2BEG3 , 
  pip INT_X17Y29 N2END3 -> E2BEG4 , 
  pip INT_X18Y17 S2MID2 -> IMUX_B0 , 
  pip INT_X18Y18 E2END3 -> S2BEG2 , 
  pip INT_X18Y26 W2MID4 -> IMUX_B25 , 
  pip INT_X18Y27 BOUNCE3 -> CE_B3 , 
  pip INT_X18Y27 E2MID4 -> BOUNCE3 , 
  pip INT_X18Y27 W2MID6 -> IMUX_B26 , 
  pip INT_X18Y29 BOUNCE3 -> CE_B0 , 
  pip INT_X18Y29 E2MID4 -> BOUNCE3 , 
  pip INT_X18Y30 E2END8 -> E2BEG6 , 
  pip INT_X18Y30 E2END8 -> IMUX_B27 , 
  pip INT_X18Y30 E2END8 -> N2BEG7 , 
  pip INT_X18Y31 N2MID7 -> IMUX_B31 , 
  pip INT_X19Y26 S2END6 -> IMUX_B2 , 
  pip INT_X19Y26 S2END6 -> W2BEG4 , 
  pip INT_X19Y27 S2MID6 -> W2BEG6 , 
  pip INT_X19Y28 S2END6 -> S2BEG6 , 
  pip INT_X19Y30 E2MID6 -> S2BEG6 , 
  pip INT_X20Y30 E2END6 -> E2BEG4 , 
  pip INT_X20Y37 LH18 -> E6BEG7 , 
  pip INT_X21Y25 W2MID9 -> CE_B1 , 
  pip INT_X21Y30 E2MID4 -> IMUX_B29 , 
  pip INT_X22Y25 S2END_S1 -> W2BEG9 , 
  pip INT_X22Y28 S2END3 -> S2BEG1 , 
  pip INT_X22Y30 E2END4 -> N2BEG3 , 
  pip INT_X22Y30 E2END4 -> S2BEG3 , 
  pip INT_X22Y32 N2END3 -> IMUX_B5 , 
  pip INT_X23Y37 E6MID7 -> N2BEG7 , 
  pip INT_X23Y39 N2END7 -> N2BEG9 , 
  pip INT_X23Y40 N2MID9 -> CE_B1 , 
  ;
net "uart_wrapper/cmp_uart/CSn" , 
  outpin "iSlice__354__" X ,
  inpin "iSlice__232__" CE ,
  inpin "iSlice__235__" CE ,
  pip CLB_X13Y42 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X9Y43 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y44 CE_B0_INT -> CE_PINWIRE0 , 
  pip INT_X11Y42 W2END6 -> W2BEG6 , 
  pip INT_X12Y41 OMUX_SW5 -> W6BEG9 , 
  pip INT_X13Y42 BEST_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X13Y42 BEST_LOGIC_OUTS3 -> OMUX5 , 
  pip INT_X13Y42 OMUX11 -> W2BEG6 , 
  pip INT_X9Y41 W6MID9 -> N2BEG9 , 
  pip INT_X9Y42 W2END6 -> N2BEG8 , 
  pip INT_X9Y43 N2END9 -> CE_B3 , 
  pip INT_X9Y44 N2END8 -> CE_B0 , 
  ;
net "uart_wrapper/cmp_uart/ITR2" , 
  outpin "iSlice__93__" XMUX ,
  inpin "iSlice__232__" F2 ,
  inpin "iSlice__232__" G2 ,
  inpin "iSlice__235__" F4 ,
  inpin "iSlice__235__" G4 ,
  pip CLB_X9Y43 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y43 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y44 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y44 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X9Y43 OMUX_S4 -> IMUX_B21 , 
  pip INT_X9Y43 OMUX_S4 -> IMUX_B29 , 
  pip INT_X9Y44 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X9Y44 HALF_OMUX_BOT1 -> OMUX4 , 
  pip INT_X9Y44 OMUX2 -> IMUX_B0 , 
  pip INT_X9Y44 OMUX2 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/ITR3" , 
  outpin "iSlice__70__" XMUX ,
  inpin "iSlice__232__" F1 ,
  inpin "iSlice__235__" F1 ,
  inpin "iSlice__235__" G1 ,
  inpin "iSlice__392__" G1 ,
  pip CLB_X13Y41 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X14Y42 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y43 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X9Y44 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X12Y41 OMUX_W14 -> W6BEG8 , 
  pip INT_X13Y41 HALF_OMUX_TOP0 -> OMUX12 , 
  pip INT_X13Y41 HALF_OMUX_TOP0 -> OMUX14 , 
  pip INT_X14Y42 BYP_BOUNCE4 -> IMUX_B20 , 
  pip INT_X14Y42 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y42 OMUX_NE12 -> BYP_INT_B4 , 
  pip INT_X9Y41 W6MID8 -> N2BEG8 , 
  pip INT_X9Y43 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X9Y43 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X9Y43 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X9Y43 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y43 N2END8 -> BYP_INT_B7 , 
  pip INT_X9Y43 N2END8 -> N2BEG8 , 
  pip INT_X9Y44 N2MID8 -> IMUX_B11 , 
  pip INT_X9Y44 N2MID8 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_uart/LSR_CLR" , 
  outpin "iSlice__491__" Y ,
  inpin "iSlice__276__" G2 ,
  inpin "iSlice__277__" G1 ,
  inpin "iSlice__279__" G2 ,
  inpin "iSlice__348__" G1 ,
  inpin "iSlice__488__" G2 ,
  inpin "iSlice__63__" G1 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_IE6MID4 -> CLB_BUFFER_E6MID4 , 
  pip CLB_X11Y39 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X12Y39 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X13Y53 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y49 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y39 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X22Y39 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y28 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X11Y39 OMUX_W14 -> IMUX_B3 , 
  pip INT_X12Y27 S6END7 -> W6BEG5 , 
  pip INT_X12Y33 S6END7 -> S6BEG7 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS6 -> E6BEG4 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS6 -> OMUX14 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS6 -> S6BEG7 , 
  pip INT_X13Y40 OMUX_NE12 -> N6BEG5 , 
  pip INT_X13Y46 N6END5 -> N6BEG7 , 
  pip INT_X13Y49 N6MID7 -> E2BEG7 , 
  pip INT_X13Y52 N6END7 -> N2BEG7 , 
  pip INT_X13Y53 N2MID7 -> IMUX_B3 , 
  pip INT_X14Y49 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X14Y49 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y49 E2MID7 -> BYP_INT_B1 , 
  pip INT_X16Y39 W2END4 -> IMUX_B21 , 
  pip INT_X18Y39 E6END4 -> E6BEG2 , 
  pip INT_X18Y39 E6END4 -> W2BEG4 , 
  pip INT_X22Y39 W2END2 -> IMUX_B17 , 
  pip INT_X24Y39 E6END2 -> W2BEG2 , 
  pip INT_X9Y27 W6MID5 -> N2BEG5 , 
  pip INT_X9Y28 N2MID5 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/MSR_CLR" , 
  outpin "iSlice__491__" X ,
  inpin "iSlice__191__" F2 ,
  inpin "iSlice__191__" G2 ,
  inpin "iSlice__291__" G4 ,
  inpin "iSlice__292__" G2 ,
  pip CLB_X11Y39 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y39 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X12Y31 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X12Y39 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X11Y39 OMUX_W9 -> IMUX_B14 , 
  pip INT_X11Y39 OMUX_W9 -> IMUX_B6 , 
  pip INT_X12Y27 S6END1 -> N2BEG1 , 
  pip INT_X12Y28 N2MID1 -> IMUX_B4 , 
  pip INT_X12Y29 N2END1 -> N2BEG3 , 
  pip INT_X12Y31 N2END3 -> IMUX_B17 , 
  pip INT_X12Y33 S6END1 -> S6BEG1 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS2 -> OMUX9 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f5" , 
  outpin "iSlice__35__" F5 ,
  inpin "iSlice__35__" FXINA ,
  pip CLB_X11Y42 F51 -> FXINA1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f51" , 
  outpin "iSlice__37__" F5 ,
  inpin "iSlice__37__" FXINA ,
  pip CLB_X9Y41 F50 -> FXINA0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f52" , 
  outpin "iSlice__39__" F5 ,
  inpin "iSlice__39__" FXINA ,
  pip CLB_X9Y41 F51 -> FXINA1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f53" , 
  outpin "iSlice__41__" F5 ,
  inpin "iSlice__41__" FXINA ,
  pip CLB_X8Y40 F50 -> FXINA0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f54" , 
  outpin "iSlice__51__" F5 ,
  inpin "iSlice__51__" FXINA ,
  pip CLB_X8Y34 F50 -> FXINA0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f55" , 
  outpin "iSlice__43__" F5 ,
  inpin "iSlice__43__" FXINA ,
  pip CLB_X8Y37 F50 -> FXINA0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f56" , 
  outpin "iSlice__45__" F5 ,
  inpin "iSlice__45__" FXINA ,
  pip CLB_X7Y33 F51 -> FXINA1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_3_f57" , 
  outpin "iSlice__47__" F5 ,
  inpin "iSlice__47__" FXINA ,
  pip CLB_X8Y35 F51 -> FXINA1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f5" , 
  outpin "iSlice__34__" F5 ,
  inpin "iSlice__35__" FXINB ,
  pip CLB_X11Y42 F53 -> FXINB1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f51" , 
  outpin "iSlice__36__" F5 ,
  inpin "iSlice__37__" FXINB ,
  pip CLB_X9Y41 F52 -> FXINB0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f52" , 
  outpin "iSlice__38__" F5 ,
  inpin "iSlice__39__" FXINB ,
  pip CLB_X9Y41 F53 -> FXINB1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f53" , 
  outpin "iSlice__40__" F5 ,
  inpin "iSlice__41__" FXINB ,
  pip CLB_X8Y40 F52 -> FXINB0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f54" , 
  outpin "iSlice__50__" F5 ,
  inpin "iSlice__51__" FXINB ,
  pip CLB_X8Y34 F52 -> FXINB0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f55" , 
  outpin "iSlice__42__" F5 ,
  inpin "iSlice__43__" FXINB ,
  pip CLB_X8Y37 F52 -> FXINB0 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f56" , 
  outpin "iSlice__44__" F5 ,
  inpin "iSlice__45__" FXINB ,
  pip CLB_X7Y33 F53 -> FXINB1 , 
  ;
net "uart_wrapper/cmp_uart/Mmux_RD_mux0000_4_f57" , 
  outpin "iSlice__46__" F5 ,
  inpin "iSlice__47__" FXINB ,
  pip CLB_X8Y35 F53 -> FXINB1 , 
  ;
net "uart_wrapper/cmp_uart/N2" , 
  outpin "iSlice__392__" X ,
  inpin "iSlice__293__" G1 ,
  inpin "iSlice__351__" F2 ,
  inpin "iSlice__381__" F1 ,
  inpin "iSlice__384__" G4 ,
  inpin "iSlice__391__" F4 ,
  inpin "iSlice__391__" G4 ,
  inpin "iSlice__393__" F1 ,
  inpin "iSlice__400__" G2 ,
  inpin "iSlice__403__" F4 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_IE6A8 -> CLB_BUFFER_E6A8 , 
  pip CLB_X11Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X13Y45 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y42 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X16Y29 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X23Y36 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X8Y33 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y33 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y31 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y44 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X11Y28 S2MID8 -> IMUX_B27 , 
  pip INT_X11Y29 W6MID8 -> N2BEG8 , 
  pip INT_X11Y29 W6MID8 -> S2BEG8 , 
  pip INT_X11Y31 N2END8 -> W2BEG9 , 
  pip INT_X13Y43 OMUX_WN14 -> N2BEG6 , 
  pip INT_X13Y45 N2END6 -> IMUX_B6 , 
  pip INT_X14Y29 S6END_S0 -> E2BEG9 , 
  pip INT_X14Y29 S6END_S0 -> W6BEG8 , 
  pip INT_X14Y35 S6END_S0 -> E6BEG8 , 
  pip INT_X14Y36 S6END0 -> S6BEG0 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS3 -> IMUX_B24 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS3 -> OMUX14 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS3 -> W6BEG0 , 
  pip INT_X16Y29 E2END9 -> IMUX_B7 , 
  pip INT_X20Y35 E6END8 -> E6BEG6 , 
  pip INT_X23Y35 E6MID6 -> N2BEG6 , 
  pip INT_X23Y36 N2MID6 -> IMUX_B14 , 
  pip INT_X8Y29 W6END8 -> N2BEG9 , 
  pip INT_X8Y32 N2END_N9 -> N2BEG1 , 
  pip INT_X8Y33 N2MID1 -> IMUX_B0 , 
  pip INT_X8Y33 N2MID1 -> IMUX_B8 , 
  pip INT_X8Y42 W6END0 -> N2BEG1 , 
  pip INT_X8Y44 N2END1 -> E2BEG2 , 
  pip INT_X9Y31 W2END9 -> IMUX_B23 , 
  pip INT_X9Y44 E2MID2 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/N25" , 
  outpin "iSlice__286__" X ,
  inpin "iSlice__188__" G4 ,
  inpin "iSlice__189__" G3 ,
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_X12Y42 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y41 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X9Y45 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X10Y45 W2END0 -> W2BEG2 , 
  pip INT_X12Y42 W2END7 -> IMUX_B23 , 
  pip INT_X12Y42 W2END7 -> N2BEG9 , 
  pip INT_X12Y45 N2END_N9 -> W2BEG0 , 
  pip INT_X14Y42 W2END5 -> W2BEG7 , 
  pip INT_X16Y42 OMUX_WN14 -> W2BEG5 , 
  pip INT_X17Y41 BEST_LOGIC_OUTS1 -> OMUX14 , 
  pip INT_X9Y45 W2MID2 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_uart/N26" , 
  outpin "iSlice__284__" X ,
  inpin "iSlice__188__" F1 ,
  inpin "iSlice__401__" F3 ,
  pip CLB_X11Y46 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X12Y42 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y37 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X11Y46 W2END4 -> IMUX_B13 , 
  pip INT_X12Y42 W2END1 -> IMUX_B28 , 
  pip INT_X13Y42 W2MID1 -> N2BEG1 , 
  pip INT_X13Y44 N2END1 -> N2BEG3 , 
  pip INT_X13Y46 N2END3 -> W2BEG4 , 
  pip INT_X14Y37 BEST_LOGIC_OUTS1 -> N2BEG8 , 
  pip INT_X14Y40 N2END_N8 -> N2BEG0 , 
  pip INT_X14Y42 N2END0 -> W2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/Parity_EV" , 
  outpin "iSlice__436__" Y ,
  inpin "iSlice__436__" F3 ,
  inpin "iSlice__486__" G2 ,
  pip CLB_X19Y29 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X19Y29 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X23Y33 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X19Y29 BEST_LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X19Y29 BEST_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X20Y30 OMUX_EN8 -> E6BEG3 , 
  pip INT_X23Y30 E6MID3 -> N2BEG3 , 
  pip INT_X23Y32 N2END3 -> N2BEG5 , 
  pip INT_X23Y33 N2MID5 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/RD_and0000" , 
  outpin "iSlice__505__" X ,
  inpin "iSlice__254__" F1 ,
  inpin "iSlice__254__" G1 ,
  inpin "iSlice__255__" F1 ,
  inpin "iSlice__255__" G1 ,
  inpin "iSlice__84__" F2 ,
  inpin "iSlice__84__" G2 ,
  inpin "iSlice__85__" F3 ,
  inpin "iSlice__85__" G3 ,
  inpin "iSlice__86__" F3 ,
  inpin "iSlice__86__" G3 ,
  inpin "iSlice__87__" F1 ,
  inpin "iSlice__87__" G1 ,
  pip CLB_BUFFER_X15Y45 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_BUFFER_X15Y49 CLB_BUFFER_IE2BEG1 -> CLB_BUFFER_E2BEG1 , 
  pip CLB_X12Y52 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X12Y52 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X13Y47 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X13Y47 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y46 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X14Y52 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y52 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y43 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y43 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X17Y44 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X17Y44 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X17Y49 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y49 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X12Y52 W2END5 -> IMUX_B22 , 
  pip INT_X12Y52 W2END5 -> IMUX_B30 , 
  pip INT_X13Y47 OMUX_WN14 -> IMUX_B17 , 
  pip INT_X13Y47 OMUX_WN14 -> IMUX_B25 , 
  pip INT_X14Y46 BEST_LOGIC_OUTS1 -> N6BEG5 , 
  pip INT_X14Y46 BEST_LOGIC_OUTS1 -> OMUX14 , 
  pip INT_X14Y46 BEST_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X14Y46 BEST_LOGIC_OUTS1 -> OMUX8 , 
  pip INT_X14Y52 N2BEG5 -> IMUX_B22 , 
  pip INT_X14Y52 N2BEG5 -> IMUX_B30 , 
  pip INT_X14Y52 N6END5 -> N2BEG5 , 
  pip INT_X14Y52 N6END5 -> W2BEG5 , 
  pip INT_X15Y45 OMUX_SE3 -> E2BEG3 , 
  pip INT_X15Y47 OMUX_EN8 -> N2BEG0 , 
  pip INT_X15Y49 N2END0 -> E2BEG1 , 
  pip INT_X17Y43 S2END2 -> IMUX_B20 , 
  pip INT_X17Y43 S2END2 -> IMUX_B28 , 
  pip INT_X17Y44 S2MID2 -> IMUX_B16 , 
  pip INT_X17Y44 S2MID2 -> IMUX_B24 , 
  pip INT_X17Y45 E2END3 -> S2BEG2 , 
  pip INT_X17Y49 E2END1 -> IMUX_B20 , 
  pip INT_X17Y49 E2END1 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart/RD_and0001" , 
  outpin "iSlice__505__" Y ,
  inpin "iSlice__254__" F3 ,
  inpin "iSlice__254__" G3 ,
  inpin "iSlice__255__" F3 ,
  inpin "iSlice__255__" G3 ,
  inpin "iSlice__84__" F3 ,
  inpin "iSlice__84__" G3 ,
  inpin "iSlice__85__" F1 ,
  inpin "iSlice__85__" G1 ,
  inpin "iSlice__86__" F1 ,
  inpin "iSlice__86__" G1 ,
  inpin "iSlice__87__" F2 ,
  inpin "iSlice__87__" G2 ,
  pip CLB_BUFFER_X15Y43 CLB_BUFFER_IE2BEG7 -> CLB_BUFFER_E2BEG7 , 
  pip CLB_BUFFER_X15Y49 CLB_BUFFER_IE2MID4 -> CLB_BUFFER_E2MID4 , 
  pip CLB_X12Y52 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y52 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X13Y47 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X13Y47 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y46 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X14Y52 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X14Y52 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X17Y43 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y43 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y44 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X17Y44 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X17Y49 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y49 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X12Y52 BYP_BOUNCE4 -> IMUX_B20 , 
  pip INT_X12Y52 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X12Y52 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y52 W2END4 -> BYP_INT_B4 , 
  pip INT_X13Y47 BYP_BOUNCE0 -> IMUX_B18 , 
  pip INT_X13Y47 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X13Y47 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X13Y47 OMUX_NW10 -> BYP_INT_B0 , 
  pip INT_X14Y46 BEST_LOGIC_OUTS5 -> N6BEG4 , 
  pip INT_X14Y46 BEST_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X14Y46 BEST_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X14Y49 N6MID4 -> E2BEG4 , 
  pip INT_X14Y52 BOUNCE0 -> IMUX_B20 , 
  pip INT_X14Y52 BOUNCE0 -> IMUX_B28 , 
  pip INT_X14Y52 N6END4 -> W2BEG4 , 
  pip INT_X14Y52 W2BEG4 -> BOUNCE0 , 
  pip INT_X15Y43 S2END9 -> E2BEG7 , 
  pip INT_X15Y45 OMUX_ES7 -> S2BEG9 , 
  pip INT_X16Y49 E2END4 -> E2BEG4 , 
  pip INT_X17Y43 E2END7 -> IMUX_B22 , 
  pip INT_X17Y43 E2END7 -> IMUX_B30 , 
  pip INT_X17Y43 E2END7 -> N2BEG6 , 
  pip INT_X17Y44 N2MID6 -> IMUX_B18 , 
  pip INT_X17Y44 N2MID6 -> IMUX_B26 , 
  pip INT_X17Y49 E2MID4 -> IMUX_B21 , 
  pip INT_X17Y49 E2MID4 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<0>" , 
  outpin "iSlice__35__" YMUX ,
  inpin "iSlice__87__" F3 ,
  inpin "iSlice__87__" G3 ,
  pip CLB_BUFFER_X15Y49 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_X11Y42 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip CLB_X17Y49 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y49 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X11Y42 HALF_OMUX_BOT3 -> OMUX7 , 
  pip INT_X12Y42 OMUX_E7 -> N6BEG4 , 
  pip INT_X12Y48 N6END4 -> E6BEG5 , 
  pip INT_X15Y48 E6MID5 -> N2BEG5 , 
  pip INT_X15Y49 N2MID5 -> E2BEG5 , 
  pip INT_X17Y49 E2END5 -> IMUX_B22 , 
  pip INT_X17Y49 E2END5 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<1>" , 
  outpin "iSlice__37__" YMUX ,
  inpin "iSlice__84__" F1 ,
  inpin "iSlice__84__" G1 ,
  pip CLB_X13Y47 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X13Y47 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y41 YMUX_PINWIRE0 -> HALF_OMUX_BOT2_INT , 
  pip INT_X10Y41 OMUX_E2 -> E6BEG0 , 
  pip INT_X13Y41 E6MID0 -> N6BEG0 , 
  pip INT_X13Y47 N6END0 -> W2BEG0 , 
  pip INT_X13Y47 W2BEG0 -> IMUX_B16 , 
  pip INT_X13Y47 W2BEG0 -> IMUX_B24 , 
  pip INT_X9Y41 HALF_OMUX_BOT2 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<2>" , 
  outpin "iSlice__39__" YMUX ,
  inpin "iSlice__85__" F2 ,
  inpin "iSlice__85__" G2 ,
  pip CLB_X12Y52 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X12Y52 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y41 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip INT_X10Y41 OMUX_E7 -> N6BEG4 , 
  pip INT_X10Y47 N6END4 -> N6BEG4 , 
  pip INT_X10Y53 N6END4 -> E2BEG4 , 
  pip INT_X12Y52 S2MID3 -> IMUX_B21 , 
  pip INT_X12Y52 S2MID3 -> IMUX_B29 , 
  pip INT_X12Y53 E2END4 -> S2BEG3 , 
  pip INT_X9Y41 HALF_OMUX_BOT3 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<3>" , 
  outpin "iSlice__41__" YMUX ,
  inpin "iSlice__86__" F2 ,
  inpin "iSlice__86__" G2 ,
  pip CLB_X14Y52 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y52 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X8Y40 YMUX_PINWIRE0 -> HALF_OMUX_BOT2_INT , 
  pip INT_X14Y52 W2MID3 -> IMUX_B21 , 
  pip INT_X14Y52 W2MID3 -> IMUX_B29 , 
  pip INT_X15Y40 E6END4 -> N6BEG3 , 
  pip INT_X15Y46 N6END3 -> N6BEG3 , 
  pip INT_X15Y52 N6END3 -> W2BEG3 , 
  pip INT_X8Y40 HALF_OMUX_BOT2 -> OMUX7 , 
  pip INT_X9Y40 OMUX_E7 -> E6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<4>" , 
  outpin "iSlice__51__" YMUX ,
  inpin "iSlice__254__" G2 ,
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X17Y43 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y34 YMUX_PINWIRE0 -> HALF_OMUX_BOT2_INT , 
  pip INT_X15Y34 E6END4 -> N6BEG3 , 
  pip INT_X15Y40 N6END3 -> N2BEG3 , 
  pip INT_X15Y42 N2END3 -> E2BEG4 , 
  pip INT_X17Y42 E2END4 -> N2BEG3 , 
  pip INT_X17Y43 N2MID3 -> IMUX_B21 , 
  pip INT_X8Y34 HALF_OMUX_BOT2 -> OMUX7 , 
  pip INT_X9Y34 OMUX_E7 -> E6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<5>" , 
  outpin "iSlice__43__" YMUX ,
  inpin "iSlice__254__" F2 ,
  pip CLB_BUFFER_X15Y43 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X17Y43 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X8Y37 YMUX_PINWIRE0 -> HALF_OMUX_BOT2_INT , 
  pip INT_X15Y37 E6END4 -> N6BEG3 , 
  pip INT_X15Y43 N6END3 -> E2BEG3 , 
  pip INT_X17Y43 E2END3 -> IMUX_B29 , 
  pip INT_X8Y37 HALF_OMUX_BOT2 -> OMUX7 , 
  pip INT_X9Y37 OMUX_E7 -> E6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<6>" , 
  outpin "iSlice__45__" YMUX ,
  inpin "iSlice__255__" G2 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_X17Y44 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X7Y33 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip INT_X14Y32 E6END8 -> N6BEG7 , 
  pip INT_X14Y38 N6END7 -> N6BEG9 , 
  pip INT_X14Y44 N6END9 -> E2BEG9 , 
  pip INT_X16Y44 E2END9 -> E2BEG9 , 
  pip INT_X17Y44 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X17Y44 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X17Y44 E2MID9 -> BYP_INT_B7 , 
  pip INT_X7Y33 HALF_OMUX_BOT3 -> OMUX7 , 
  pip INT_X8Y32 OMUX_ES7 -> E6BEG8 , 
  ;
net "uart_wrapper/cmp_uart/RD_mux0000<7>" , 
  outpin "iSlice__47__" YMUX ,
  inpin "iSlice__255__" F2 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X17Y44 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y35 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip INT_X15Y35 E6END4 -> N6BEG3 , 
  pip INT_X15Y41 N6END3 -> N6BEG3 , 
  pip INT_X15Y44 N6MID3 -> E2BEG3 , 
  pip INT_X17Y44 E2END3 -> IMUX_B25 , 
  pip INT_X8Y35 HALF_OMUX_BOT3 -> OMUX7 , 
  pip INT_X9Y35 OMUX_E7 -> E6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<0>" , 
  outpin "iSlice__77__" XMUX ,
  inpin "iSlice__4__" BY ,
  pip CLB_X14Y55 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X14Y60 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip INT_X14Y55 S2END3 -> BYP_INT_B4 , 
  pip INT_X14Y57 S2END5 -> S2BEG3 , 
  pip INT_X14Y59 OMUX_S3 -> S2BEG5 , 
  pip INT_X14Y60 HALF_OMUX_BOT0 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<1>" , 
  outpin "iSlice__79__" XMUX ,
  inpin "iSlice__1__" BY ,
  pip CLB_X14Y56 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X14Y60 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X14Y56 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X14Y56 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y56 S2END9 -> BYP_INT_B7 , 
  pip INT_X14Y58 S2END9 -> S2BEG9 , 
  pip INT_X14Y60 HALF_OMUX_TOP1 -> OMUX15 , 
  pip INT_X14Y60 OMUX15 -> S2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<2>" , 
  outpin "iSlice__78__" XMUX ,
  inpin "iSlice__3__" BY ,
  pip CLB_BUFFER_X15Y53 CLB_BUFFER_W2END2 -> CLB_BUFFER_IW2END2 , 
  pip CLB_X14Y53 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X18Y59 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X14Y53 W2MID4 -> BYP_INT_B6 , 
  pip INT_X15Y53 W2END2 -> W2BEG4 , 
  pip INT_X17Y53 S6END3 -> W2BEG2 , 
  pip INT_X17Y59 OMUX_W6 -> S6BEG3 , 
  pip INT_X18Y59 HALF_OMUX_BOT1 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<3>" , 
  outpin "iSlice__81__" XMUX ,
  inpin "iSlice__0__" BY ,
  pip CLB_X16Y56 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X18Y60 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip INT_X16Y56 W2MID4 -> BYP_INT_B4 , 
  pip INT_X17Y56 S6MID4 -> W2BEG4 , 
  pip INT_X17Y59 OMUX_WS1 -> S6BEG4 , 
  pip INT_X18Y60 HALF_OMUX_BOT0 -> OMUX1 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<4>" , 
  outpin "iSlice__82__" XMUX ,
  inpin "iSlice__2__" BY ,
  pip CLB_X19Y53 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X24Y60 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X17Y53 W6END4 -> E2BEG4 , 
  pip INT_X19Y53 E2END4 -> BYP_INT_B6 , 
  pip INT_X23Y53 S6END6 -> W6BEG4 , 
  pip INT_X23Y59 OMUX_SW5 -> S6BEG6 , 
  pip INT_X24Y60 HALF_OMUX_BOT1 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<5>" , 
  outpin "iSlice__52__" XMUX ,
  inpin "iSlice__6__" BY ,
  pip CLB_X19Y54 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X26Y60 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X19Y54 S2END3 -> BYP_INT_B6 , 
  pip INT_X19Y56 S2END5 -> S2BEG3 , 
  pip INT_X19Y58 S2END7 -> S2BEG5 , 
  pip INT_X19Y60 W6END6 -> S2BEG7 , 
  pip INT_X25Y60 OMUX_W9 -> W6BEG6 , 
  pip INT_X26Y60 HALF_OMUX_TOP1 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<6>" , 
  outpin "iSlice__326__" X ,
  inpin "iSlice__7__" BY ,
  pip CLB_X19Y49 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X22Y50 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X19Y49 W2END4 -> BYP_INT_B4 , 
  pip INT_X21Y49 OMUX_WS1 -> W2BEG4 , 
  pip INT_X22Y50 BEST_LOGIC_OUTS3 -> OMUX1 , 
  ;
net "uart_wrapper/cmp_uart/RF_DI<7>" , 
  outpin "iSlice__329__" Y ,
  inpin "iSlice__9__" BY ,
  pip CLB_X18Y47 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X23Y47 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X17Y47 W6END4 -> E2BEG4 , 
  pip INT_X18Y47 E2MID4 -> BYP_INT_B6 , 
  pip INT_X23Y47 BEST_LOGIC_OUTS5 -> W6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<0>" , 
  outpin "iSlice__4__" X ,
  inpin "iSlice__87__" F4 ,
  inpin "iSlice__87__" G4 ,
  pip CLB_BUFFER_X15Y49 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X14Y55 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X17Y49 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y49 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X14Y49 S6END9 -> E2BEG8 , 
  pip INT_X14Y55 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  pip INT_X16Y49 E2END8 -> E2BEG8 , 
  pip INT_X17Y49 E2MID8 -> IMUX_B23 , 
  pip INT_X17Y49 E2MID8 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<10>" , 
  outpin "iSlice__5__" X ,
  inpin "iSlice__231__" G3 ,
  pip CLB_X17Y44 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y47 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X17Y44 S2END5 -> IMUX_B22 , 
  pip INT_X17Y46 OMUX_S3 -> S2BEG5 , 
  pip INT_X17Y47 BEST_LOGIC_OUTS2 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<1>" , 
  outpin "iSlice__1__" X ,
  inpin "iSlice__84__" F4 ,
  inpin "iSlice__84__" G4 ,
  pip CLB_X13Y47 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X13Y47 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y56 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X13Y47 W2MID7 -> IMUX_B19 , 
  pip INT_X13Y47 W2MID7 -> IMUX_B27 , 
  pip INT_X14Y47 S6MID7 -> W2BEG7 , 
  pip INT_X14Y50 S6END9 -> S6BEG7 , 
  pip INT_X14Y56 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<2>" , 
  outpin "iSlice__3__" X ,
  inpin "iSlice__85__" F4 ,
  inpin "iSlice__85__" G4 ,
  pip CLB_X12Y52 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X12Y52 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y53 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X12Y52 W2MID7 -> IMUX_B23 , 
  pip INT_X12Y52 W2MID7 -> IMUX_B31 , 
  pip INT_X13Y52 OMUX_WS1 -> W2BEG7 , 
  pip INT_X14Y53 BEST_LOGIC_OUTS2 -> OMUX1 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<3>" , 
  outpin "iSlice__0__" X ,
  inpin "iSlice__86__" F4 ,
  inpin "iSlice__86__" G4 ,
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_W2MID8 -> CLB_BUFFER_IW2MID8 , 
  pip CLB_X14Y52 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y52 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y56 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X14Y52 W2END8 -> IMUX_B23 , 
  pip INT_X14Y52 W2END8 -> IMUX_B31 , 
  pip INT_X16Y52 S2END_S0 -> W2BEG8 , 
  pip INT_X16Y55 OMUX_S0 -> S2BEG0 , 
  pip INT_X16Y56 BEST_LOGIC_OUTS0 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<4>" , 
  outpin "iSlice__2__" X ,
  inpin "iSlice__254__" G4 ,
  pip CLB_X17Y43 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X19Y53 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X17Y43 W2END9 -> IMUX_B23 , 
  pip INT_X19Y43 S6MID9 -> W2BEG9 , 
  pip INT_X19Y46 S6END_S1 -> S6BEG9 , 
  pip INT_X19Y53 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<5>" , 
  outpin "iSlice__6__" X ,
  inpin "iSlice__254__" F4 ,
  pip CLB_X17Y43 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X19Y54 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X17Y43 W2END7 -> IMUX_B31 , 
  pip INT_X19Y43 S2END9 -> W2BEG7 , 
  pip INT_X19Y45 S2END_S1 -> S2BEG9 , 
  pip INT_X19Y48 S6END1 -> S2BEG1 , 
  pip INT_X19Y54 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<6>" , 
  outpin "iSlice__7__" X ,
  inpin "iSlice__255__" G4 ,
  pip CLB_X17Y44 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X19Y49 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X17Y43 W2END5 -> N2BEG7 , 
  pip INT_X17Y44 N2MID7 -> IMUX_B19 , 
  pip INT_X19Y43 S6END6 -> W2BEG5 , 
  pip INT_X19Y49 BEST_LOGIC_OUTS0 -> S6BEG6 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<7>" , 
  outpin "iSlice__9__" X ,
  inpin "iSlice__255__" F4 ,
  pip CLB_X17Y44 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X18Y47 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X17Y44 W2MID9 -> IMUX_B27 , 
  pip INT_X18Y44 S2END_S1 -> W2BEG9 , 
  pip INT_X18Y47 BEST_LOGIC_OUTS2 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<8>" , 
  outpin "iSlice__8__" X ,
  inpin "iSlice__234__" G3 ,
  pip CLB_X18Y31 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X18Y46 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X18Y31 S2MID7 -> IMUX_B22 , 
  pip INT_X18Y32 S2END7 -> S2BEG7 , 
  pip INT_X18Y34 S6END7 -> S2BEG7 , 
  pip INT_X18Y40 S6END9 -> S6BEG7 , 
  pip INT_X18Y46 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  ;
net "uart_wrapper/cmp_uart/RF_DO<9>" , 
  outpin "iSlice__12__" X ,
  inpin "iSlice__231__" F3 ,
  pip CLB_X16Y46 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X17Y44 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X16Y46 BEST_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X17Y44 S2MID7 -> IMUX_B30 , 
  pip INT_X17Y45 OMUX_SE3 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/RF_RD" , 
  outpin "iSlice__271__" Y ,
  inpin "iSlice__231__" F1 ,
  inpin "iSlice__231__" G1 ,
  inpin "iSlice__234__" G4 ,
  inpin "iSlice__289__" G1 ,
  inpin "iSlice__380__" F4 ,
  inpin "iSlice__394__" F4 ,
  inpin "iSlice__400__" F4 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2MID0 -> CLB_BUFFER_E2MID0 , 
  pip CLB_X13Y45 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y31 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y39 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y44 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X16Y44 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y44 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y44 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X18Y31 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X13Y45 OMUX_NW10 -> IMUX_B12 , 
  pip INT_X14Y31 S6END9 -> W2BEG8 , 
  pip INT_X14Y31 W2BEG8 -> IMUX_B3 , 
  pip INT_X14Y37 S6END_S1 -> S6BEG9 , 
  pip INT_X14Y38 S6END1 -> N2BEG1 , 
  pip INT_X14Y39 N2MID1 -> IMUX_B12 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS4 -> E2BEG0 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X14Y44 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  pip INT_X16Y44 E2END0 -> E2BEG0 , 
  pip INT_X16Y44 E2END0 -> IMUX_B12 , 
  pip INT_X17Y44 E2MID0 -> IMUX_B20 , 
  pip INT_X17Y44 E2MID0 -> IMUX_B28 , 
  pip INT_X18Y31 S2MID9 -> IMUX_B23 , 
  pip INT_X18Y32 S2END_S1 -> S2BEG9 , 
  pip INT_X18Y35 S2END3 -> S2BEG1 , 
  pip INT_X18Y37 S2END5 -> S2BEG3 , 
  pip INT_X18Y39 S2END7 -> S2BEG5 , 
  pip INT_X18Y41 S2END9 -> S2BEG7 , 
  pip INT_X18Y43 E2END_S0 -> S2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/RF_WR" , 
  outpin "iSlice__477__" X ,
  inpin "iSlice__348__" G2 ,
  inpin "iSlice__474__" G3 ,
  inpin "iSlice__63__" G4 ,
  pip CLB_BUFFER_X15Y48 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_X13Y53 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X14Y49 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y47 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X13Y53 W2MID0 -> IMUX_B0 , 
  pip INT_X14Y30 BEST_LOGIC_OUTS3 -> N6BEG3 , 
  pip INT_X14Y36 N6END3 -> N6BEG5 , 
  pip INT_X14Y42 N6END5 -> N6BEG7 , 
  pip INT_X14Y48 N6END7 -> E2BEG7 , 
  pip INT_X14Y48 N6END7 -> N2BEG7 , 
  pip INT_X14Y49 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X14Y49 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y49 N2MID7 -> BYP_INT_B7 , 
  pip INT_X14Y50 N2END7 -> N2BEG9 , 
  pip INT_X14Y53 N2END_N9 -> W2BEG0 , 
  pip INT_X16Y47 S2MID6 -> IMUX_B22 , 
  pip INT_X16Y48 E2END7 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/RX_RDYS" , 
  outpin "iSlice__312__" X ,
  inpin "iSlice__189__" F3 ,
  pip CLB_X9Y45 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y45 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X9Y45 BEST_LOGIC_OUTS2 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/RX_RDYS18" , 
  outpin "iSlice__383__" Y ,
  inpin "iSlice__92__" F3 ,
  inpin "iSlice__92__" G3 ,
  inpin "iSlice__95__" F4 ,
  inpin "iSlice__95__" G4 ,
  inpin "iSlice__96__" F4 ,
  inpin "iSlice__96__" G4 ,
  inpin "iSlice__97__" F4 ,
  inpin "iSlice__97__" G4 ,
  pip CLB_X8Y44 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X8Y44 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y45 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X8Y44 W2MID0 -> IMUX_B12 , 
  pip INT_X8Y44 W2MID0 -> IMUX_B4 , 
  pip INT_X8Y45 OMUX_W14 -> IMUX_B23 , 
  pip INT_X8Y45 OMUX_W14 -> IMUX_B27 , 
  pip INT_X8Y45 OMUX_W14 -> IMUX_B31 , 
  pip INT_X8Y45 OMUX_W6 -> IMUX_B13 , 
  pip INT_X8Y45 OMUX_W6 -> IMUX_B5 , 
  pip INT_X8Y45 W2MID8 -> IMUX_B19 , 
  pip INT_X9Y44 OMUX_S0 -> W2BEG0 , 
  pip INT_X9Y45 BEST_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X9Y45 BEST_LOGIC_OUTS7 -> OMUX14 , 
  pip INT_X9Y45 BEST_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X9Y45 BEST_LOGIC_OUTS7 -> W2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/RX_RDYS53" , 
  outpin "iSlice__389__" X ,
  inpin "iSlice__312__" F1 ,
  pip CLB_X9Y45 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y45 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X9Y45 BEST_LOGIC_OUTS1 -> BYP_INT_B1 , 
  pip INT_X9Y45 BYP_BOUNCE1 -> IMUX_B24 , 
  pip INT_X9Y45 BYP_INT_B1 -> BYP_BOUNCE1 , 
  ;
net "uart_wrapper/cmp_uart/Result<0>" , 
  outpin "iDsp__11__" P0 ,
  inpin "iSlice__237__" G2 ,
  pip CLB_X13Y27 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P0 -> HALF_OMUX_TOP4_INT0 , 
  pip INT_X10Y20 HALF_OMUX_TOP4 -> OMUX12 , 
  pip INT_X11Y21 OMUX_NE12 -> N6BEG5 , 
  pip INT_X11Y27 N6END5 -> E2BEG5 , 
  pip INT_X13Y27 E2END5 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/Result<10>" , 
  outpin "iDsp__11__" P10 ,
  inpin "iSlice__238__" G3 ,
  pip CLB_X11Y23 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P10 -> HALF_OMUX_TOP6_INT2 , 
  pip INT_X10Y22 HALF_OMUX_TOP6 -> OMUX12 , 
  pip INT_X11Y23 OMUX_NE12 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_uart/Result<11>" , 
  outpin "iDsp__11__" P11 ,
  inpin "iSlice__238__" F4 ,
  pip CLB_X11Y23 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P11 -> HALF_OMUX_TOP7_INT2 , 
  pip INT_X10Y22 HALF_OMUX_TOP7 -> OMUX8 , 
  pip INT_X11Y23 OMUX_EN8 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/Result<12>" , 
  outpin "iDsp__11__" P12 ,
  inpin "iSlice__242__" G2 ,
  pip CLB_X11Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P12 -> HALF_OMUX_TOP4_INT3 , 
  pip INT_X10Y23 HALF_OMUX_TOP4 -> OMUX12 , 
  pip INT_X11Y24 OMUX_NE12 -> N2BEG5 , 
  pip INT_X11Y26 N2END5 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/Result<13>" , 
  outpin "iDsp__11__" P13 ,
  inpin "iSlice__242__" F3 ,
  pip CLB_X11Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P13 -> HALF_OMUX_TOP5_INT3 , 
  pip INT_X10Y23 HALF_OMUX_TOP5 -> OMUX8 , 
  pip INT_X11Y24 OMUX_EN8 -> N2BEG3 , 
  pip INT_X11Y26 N2END3 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/Result<14>" , 
  outpin "iDsp__11__" P14 ,
  inpin "iSlice__239__" G4 ,
  pip CLB_X11Y25 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip DSP_X10Y20 DSP48_0_P14 -> HALF_OMUX_TOP6_INT3 , 
  pip INT_X10Y23 HALF_OMUX_TOP6 -> OMUX13 , 
  pip INT_X11Y23 OMUX_E13 -> N2BEG8 , 
  pip INT_X11Y25 N2END8 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/Result<15>" , 
  outpin "iDsp__11__" P15 ,
  inpin "iSlice__239__" F2 ,
  pip CLB_X11Y25 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip DSP_X10Y20 DSP48_0_P15 -> HALF_OMUX_BOT7_INT3 , 
  pip INT_X10Y23 HALF_OMUX_BOT7 -> OMUX7 , 
  pip INT_X11Y23 OMUX_E7 -> N2BEG4 , 
  pip INT_X11Y25 N2END4 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/Result<1>" , 
  outpin "iDsp__11__" P1 ,
  inpin "iSlice__237__" F3 ,
  pip CLB_X13Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P1 -> HALF_OMUX_TOP5_INT0 , 
  pip INT_X10Y20 HALF_OMUX_TOP5 -> OMUX8 , 
  pip INT_X11Y21 OMUX_EN8 -> N6BEG3 , 
  pip INT_X11Y27 N6END3 -> E2BEG3 , 
  pip INT_X13Y27 E2END3 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/Result<2>" , 
  outpin "iDsp__11__" P2 ,
  inpin "iSlice__240__" G4 ,
  pip CLB_X13Y27 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip DSP_X10Y20 DSP48_0_P2 -> HALF_OMUX_TOP6_INT0 , 
  pip INT_X10Y20 HALF_OMUX_TOP6 -> OMUX13 , 
  pip INT_X11Y20 OMUX_E13 -> N6BEG8 , 
  pip INT_X11Y26 N6END8 -> E2BEG8 , 
  pip INT_X13Y26 E2END8 -> N2BEG7 , 
  pip INT_X13Y27 N2MID7 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_uart/Result<3>" , 
  outpin "iDsp__11__" P3 ,
  inpin "iSlice__240__" F4 ,
  pip CLB_X13Y27 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip DSP_X10Y20 DSP48_0_P3 -> HALF_OMUX_TOP7_INT0 , 
  pip INT_X10Y20 HALF_OMUX_TOP7 -> OMUX15 , 
  pip INT_X10Y21 OMUX_N15 -> E6BEG9 , 
  pip INT_X13Y21 E6MID9 -> N6BEG9 , 
  pip INT_X13Y27 E2BEG9 -> IMUX_B27 , 
  pip INT_X13Y27 N6END9 -> E2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/Result<4>" , 
  outpin "iDsp__11__" P4 ,
  inpin "iSlice__241__" G3 ,
  pip CLB_X12Y26 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip DSP_X10Y20 DSP48_0_P4 -> HALF_OMUX_TOP4_INT1 , 
  pip INT_X10Y21 HALF_OMUX_TOP4 -> OMUX12 , 
  pip INT_X11Y22 OMUX_NE12 -> N2BEG2 , 
  pip INT_X11Y24 N2END2 -> N2BEG4 , 
  pip INT_X11Y26 N2END4 -> E2BEG5 , 
  pip INT_X12Y26 E2MID5 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/Result<5>" , 
  outpin "iDsp__11__" P5 ,
  inpin "iSlice__241__" F2 ,
  pip CLB_X12Y26 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip DSP_X10Y20 DSP48_0_P5 -> HALF_OMUX_TOP5_INT1 , 
  pip INT_X10Y21 HALF_OMUX_TOP5 -> OMUX8 , 
  pip INT_X11Y22 OMUX_EN8 -> N2BEG0 , 
  pip INT_X11Y24 N2END0 -> N2BEG2 , 
  pip INT_X11Y26 N2END2 -> E2BEG3 , 
  pip INT_X12Y26 E2MID3 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/Result<6>" , 
  outpin "iDsp__11__" P6 ,
  inpin "iSlice__243__" G2 ,
  pip CLB_X13Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip DSP_X10Y20 DSP48_0_P6 -> HALF_OMUX_TOP6_INT1 , 
  pip INT_X10Y21 HALF_OMUX_TOP6 -> OMUX13 , 
  pip INT_X11Y21 OMUX_E13 -> N6BEG8 , 
  pip INT_X11Y27 N6END8 -> E2BEG8 , 
  pip INT_X13Y26 S2MID7 -> IMUX_B6 , 
  pip INT_X13Y27 E2END8 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/Result<7>" , 
  outpin "iDsp__11__" P7 ,
  inpin "iSlice__243__" F3 ,
  pip CLB_X13Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip DSP_X10Y20 DSP48_0_P7 -> HALF_OMUX_BOT7_INT1 , 
  pip INT_X10Y21 HALF_OMUX_BOT7 -> OMUX7 , 
  pip INT_X11Y21 OMUX_E7 -> N6BEG4 , 
  pip INT_X11Y27 N6END4 -> E2BEG4 , 
  pip INT_X13Y26 S2MID3 -> IMUX_B13 , 
  pip INT_X13Y27 E2END4 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/Result<8>" , 
  outpin "iDsp__11__" P8 ,
  inpin "iSlice__244__" G1 ,
  pip CLB_X13Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P8 -> HALF_OMUX_TOP4_INT2 , 
  pip INT_X10Y22 HALF_OMUX_TOP4 -> OMUX13 , 
  pip INT_X11Y22 OMUX_E13 -> N2BEG8 , 
  pip INT_X11Y24 N2END8 -> E2BEG9 , 
  pip INT_X13Y24 E2END9 -> N2BEG8 , 
  pip INT_X13Y26 N2END8 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_uart/Result<9>" , 
  outpin "iDsp__11__" P9 ,
  inpin "iSlice__244__" F4 ,
  pip CLB_X13Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip DSP_X10Y20 DSP48_0_P9 -> HALF_OMUX_TOP5_INT2 , 
  pip INT_X10Y22 HALF_OMUX_TOP5 -> OMUX15 , 
  pip INT_X10Y23 OMUX_N15 -> N2BEG9 , 
  pip INT_X10Y26 N2END_N9 -> E2BEG0 , 
  pip INT_X12Y26 E2END0 -> E2BEG0 , 
  pip INT_X13Y26 E2MID0 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<0>" , 
  outpin "iSlice__11__" X ,
  inpin "iSlice__201__" G2 ,
  pip CLB_X9Y31 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y32 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X9Y31 OMUX_S3 -> IMUX_B6 , 
  pip INT_X9Y32 BEST_LOGIC_OUTS2 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<1>" , 
  outpin "iSlice__13__" X ,
  inpin "iSlice__201__" F1 ,
  pip CLB_X9Y30 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X9Y31 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X9Y30 BEST_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X9Y31 OMUX_N15 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<2>" , 
  outpin "iSlice__10__" X ,
  inpin "iSlice__202__" G2 ,
  pip CLB_X9Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y30 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X9Y30 BEST_LOGIC_OUTS2 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<3>" , 
  outpin "iSlice__14__" X ,
  inpin "iSlice__202__" F4 ,
  pip CLB_X8Y30 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X9Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X8Y30 BEST_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X9Y30 OMUX_E13 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<4>" , 
  outpin "iSlice__15__" X ,
  inpin "iSlice__203__" G1 ,
  pip CLB_X8Y29 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y32 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X8Y29 S2END0 -> IMUX_B20 , 
  pip INT_X8Y31 OMUX_S0 -> S2BEG0 , 
  pip INT_X8Y32 BEST_LOGIC_OUTS2 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<5>" , 
  outpin "iSlice__17__" X ,
  inpin "iSlice__203__" F3 ,
  pip CLB_X8Y29 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X8Y31 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X8Y29 S2END6 -> IMUX_B30 , 
  pip INT_X8Y31 BEST_LOGIC_OUTS0 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<6>" , 
  outpin "iSlice__18__" X ,
  inpin "iSlice__207__" G4 ,
  pip CLB_X8Y29 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X8Y31 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X8Y29 S2END1 -> IMUX_B4 , 
  pip INT_X8Y31 BEST_LOGIC_OUTS2 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/TF_DO<7>" , 
  outpin "iSlice__16__" X ,
  inpin "iSlice__207__" F1 ,
  pip CLB_X8Y29 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X8Y32 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X8Y29 S2MID9 -> IMUX_B15 , 
  pip INT_X8Y30 S2END9 -> S2BEG9 , 
  pip INT_X8Y32 BEST_LOGIC_OUTS0 -> S2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/TF_RD" , 
  outpin "iSlice__292__" X ,
  inpin "iSlice__201__" F3 ,
  inpin "iSlice__201__" G3 ,
  inpin "iSlice__202__" F3 ,
  inpin "iSlice__202__" G3 ,
  inpin "iSlice__203__" F2 ,
  inpin "iSlice__203__" G2 ,
  inpin "iSlice__207__" F3 ,
  inpin "iSlice__207__" G3 ,
  inpin "iSlice__414__" G2 ,
  inpin "iSlice__423__" G3 ,
  pip CLB_X12Y31 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X13Y30 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y29 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y29 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y29 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X8Y29 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X8Y33 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y31 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y31 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X10Y31 W2MID3 -> N2BEG3 , 
  pip INT_X10Y33 N2END3 -> W2BEG4 , 
  pip INT_X11Y31 OMUX_W6 -> W2BEG3 , 
  pip INT_X12Y31 BEST_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X12Y31 BEST_LOGIC_OUTS2 -> OMUX6 , 
  pip INT_X13Y30 OMUX_SE3 -> IMUX_B18 , 
  pip INT_X8Y29 W2MID3 -> IMUX_B13 , 
  pip INT_X8Y29 W2MID3 -> IMUX_B21 , 
  pip INT_X8Y29 W2MID3 -> IMUX_B29 , 
  pip INT_X8Y29 W2MID3 -> IMUX_B5 , 
  pip INT_X8Y33 W2END4 -> IMUX_B21 , 
  pip INT_X9Y29 S2END5 -> W2BEG3 , 
  pip INT_X9Y30 S2MID5 -> IMUX_B22 , 
  pip INT_X9Y30 S2MID5 -> IMUX_B30 , 
  pip INT_X9Y31 W2END3 -> IMUX_B13 , 
  pip INT_X9Y31 W2END3 -> IMUX_B5 , 
  pip INT_X9Y31 W2END3 -> S2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/TF_empty" , 
  outpin "iSlice__382__" X ,
  inpin "iSlice__236__" G4 ,
  inpin "iSlice__275__" G4 ,
  inpin "iSlice__277__" F1 ,
  inpin "iSlice__281__" G4 ,
  inpin "iSlice__292__" F4 ,
  inpin "iSlice__395__" F2 ,
  inpin "iSlice__414__" G3 ,
  inpin "iSlice__422__" F2 ,
  inpin "iSlice__426__" F2 ,
  inpin "iSlice__43__" G1 ,
  inpin "iSlice__448__" G3 ,
  inpin "iSlice__449__" F2 ,
  inpin "iSlice__45__" G2 ,
  inpin "iSlice__59__" F3 ,
  inpin "iSlice__59__" G1 ,
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_X11Y39 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y40 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X12Y31 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X12Y34 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X12Y35 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X12Y35 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X14Y26 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y28 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y34 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y39 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y33 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X21Y33 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X7Y33 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X8Y33 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X8Y37 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X10Y37 S2END9 -> W2BEG7 , 
  pip INT_X10Y39 OMUX_SW5 -> S2BEG9 , 
  pip INT_X11Y35 E2END5 -> E2BEG3 , 
  pip INT_X11Y39 OMUX_S5 -> IMUX_B11 , 
  pip INT_X11Y40 BEST_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X11Y40 BEST_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X12Y31 S2END9 -> IMUX_B27 , 
  pip INT_X12Y33 S2END9 -> E2BEG7 , 
  pip INT_X12Y33 S2END9 -> S2BEG9 , 
  pip INT_X12Y34 S2MID9 -> IMUX_B23 , 
  pip INT_X12Y35 E2MID3 -> IMUX_B13 , 
  pip INT_X12Y35 S2END9 -> E2BEG7 , 
  pip INT_X12Y35 S2END9 -> IMUX_B7 , 
  pip INT_X12Y35 S2END9 -> S2BEG9 , 
  pip INT_X12Y37 S2END9 -> S2BEG9 , 
  pip INT_X12Y38 S2MID9 -> E2BEG9 , 
  pip INT_X12Y39 OMUX_ES7 -> E2BEG8 , 
  pip INT_X12Y39 OMUX_ES7 -> S2BEG9 , 
  pip INT_X14Y26 S2MID4 -> IMUX_B5 , 
  pip INT_X14Y27 S2END6 -> S2BEG4 , 
  pip INT_X14Y28 S2MID6 -> IMUX_B10 , 
  pip INT_X14Y29 S2END6 -> S2BEG6 , 
  pip INT_X14Y31 S2END6 -> S2BEG6 , 
  pip INT_X14Y33 E2END7 -> E2BEG5 , 
  pip INT_X14Y33 E2END7 -> S2BEG6 , 
  pip INT_X14Y34 S2MID6 -> IMUX_B10 , 
  pip INT_X14Y35 E2END7 -> S2BEG6 , 
  pip INT_X14Y38 E2END9 -> IMUX_B19 , 
  pip INT_X14Y39 E2END8 -> IMUX_B23 , 
  pip INT_X16Y33 E2END5 -> E2BEG5 , 
  pip INT_X16Y33 E2END5 -> IMUX_B14 , 
  pip INT_X18Y33 E2END5 -> E2BEG5 , 
  pip INT_X20Y33 E2END5 -> E2BEG5 , 
  pip INT_X21Y33 E2MID5 -> IMUX_B14 , 
  pip INT_X7Y33 W2END5 -> IMUX_B6 , 
  pip INT_X8Y33 W2MID5 -> IMUX_B22 , 
  pip INT_X8Y37 W2END7 -> IMUX_B3 , 
  pip INT_X9Y33 S2END7 -> W2BEG5 , 
  pip INT_X9Y35 S2END7 -> E2BEG5 , 
  pip INT_X9Y35 S2END7 -> S2BEG7 , 
  pip INT_X9Y37 W2MID7 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/TOI_c_ld" , 
  outpin "iSlice__476__" Y ,
  inpin "iSlice__19__" BX ,
  inpin "iSlice__19__" F1 ,
  inpin "iSlice__19__" G4 ,
  inpin "iSlice__20__" F1 ,
  inpin "iSlice__20__" G1 ,
  inpin "iSlice__21__" F1 ,
  inpin "iSlice__21__" G1 ,
  inpin "iSlice__22__" F1 ,
  inpin "iSlice__22__" G1 ,
  inpin "iSlice__23__" F2 ,
  inpin "iSlice__23__" G2 ,
  inpin "iSlice__480__" G3 ,
  inpin "iSlice__67__" F2 ,
  pip CLB_BUFFER_X15Y12 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_BUFFER_X15Y6 CLB_BUFFER_IE2BEG6 -> CLB_BUFFER_E2BEG6 , 
  pip CLB_X14Y13 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X17Y12 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X17Y6 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X17Y6 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X17Y6 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y6 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X17Y6 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X17Y7 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X17Y7 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X17Y8 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X17Y8 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X18Y17 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X14Y13 BEST_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X15Y12 OMUX_SE3 -> E2BEG3 , 
  pip INT_X15Y12 OMUX_SE3 -> S6BEG7 , 
  pip INT_X15Y6 S6END7 -> E2BEG6 , 
  pip INT_X17Y12 E2END3 -> IMUX_B25 , 
  pip INT_X17Y12 E2END3 -> N2BEG2 , 
  pip INT_X17Y14 N2END2 -> N2BEG4 , 
  pip INT_X17Y16 N2END4 -> N2BEG4 , 
  pip INT_X17Y17 N2MID4 -> E2BEG4 , 
  pip INT_X17Y6 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X17Y6 BYP_BOUNCE1 -> IMUX_B28 , 
  pip INT_X17Y6 BYP_BOUNCE1 -> IMUX_B4 , 
  pip INT_X17Y6 BYP_BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X17Y6 BYP_BOUNCE3 -> IMUX_B15 , 
  pip INT_X17Y6 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y6 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X17Y6 E2END6 -> BYP_INT_B1 , 
  pip INT_X17Y6 E2END6 -> BYP_INT_B3 , 
  pip INT_X17Y6 E2END6 -> N2BEG5 , 
  pip INT_X17Y7 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X17Y7 BYP_BOUNCE1 -> IMUX_B28 , 
  pip INT_X17Y7 BYP_BOUNCE3 -> IMUX_B15 , 
  pip INT_X17Y7 BYP_BOUNCE3 -> IMUX_B7 , 
  pip INT_X17Y7 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y7 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X17Y7 N2MID5 -> BYP_INT_B1 , 
  pip INT_X17Y7 N2MID5 -> BYP_INT_B3 , 
  pip INT_X17Y8 N2END5 -> IMUX_B14 , 
  pip INT_X17Y8 N2END5 -> IMUX_B6 , 
  pip INT_X18Y17 E2MID4 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_uart/TOI_clr" , 
  outpin "iSlice__394__" X ,
  inpin "iSlice__288__" G2 ,
  inpin "iSlice__395__" G3 ,
  pip CLB_X16Y33 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X16Y44 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X23Y32 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X16Y32 W6END2 -> N2BEG3 , 
  pip INT_X16Y33 N2MID3 -> IMUX_B5 , 
  pip INT_X16Y44 BEST_LOGIC_OUTS1 -> E6BEG5 , 
  pip INT_X22Y32 S6END4 -> E2BEG3 , 
  pip INT_X22Y32 S6END4 -> W6BEG2 , 
  pip INT_X22Y38 S6END4 -> S6BEG4 , 
  pip INT_X22Y44 E6END5 -> S6BEG4 , 
  pip INT_X23Y32 E2MID3 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/TOI_enc" , 
  outpin "iSlice__689__" XQ ,
  inpin "iSlice__476__" G3 ,
  pip CLB_X12Y15 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y13 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X12Y15 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X13Y14 OMUX_SE3 -> E2BEG3 , 
  pip INT_X14Y13 S2MID3 -> IMUX_B5 , 
  pip INT_X14Y14 E2MID3 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/TSR_EMPTY" , 
  outpin "iSlice__466__" Y ,
  inpin "iSlice__275__" G2 ,
  inpin "iSlice__422__" F1 ,
  inpin "iSlice__45__" G3 ,
  inpin "iSlice__59__" G2 ,
  pip CLB_X12Y34 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X12Y35 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X12Y39 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X21Y33 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X7Y33 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X12Y33 S2END8 -> LH24 , 
  pip INT_X12Y34 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X12Y34 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X12Y34 S2MID8 -> BYP_INT_B7 , 
  pip INT_X12Y35 S2END6 -> IMUX_B6 , 
  pip INT_X12Y35 S2END8 -> S2BEG8 , 
  pip INT_X12Y37 S2END8 -> S2BEG6 , 
  pip INT_X12Y37 S2END8 -> S2BEG8 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS7 -> S2BEG8 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS7 -> W6BEG5 , 
  pip INT_X18Y33 LH18 -> E6BEG7 , 
  pip INT_X21Y33 E6MID7 -> N2BEG7 , 
  pip INT_X21Y33 N2BEG7 -> IMUX_B15 , 
  pip INT_X7Y33 W2END4 -> IMUX_B5 , 
  pip INT_X9Y33 S6END5 -> W2BEG4 , 
  pip INT_X9Y39 W6MID5 -> S6BEG5 , 
  ;
net "uart_wrapper/cmp_uart/U10/iQ" , 
  outpin "iSlice__191__" YQ ,
  inpin "iSlice__191__" G4 ,
  inpin "iSlice__396__" G1 ,
  inpin "iSlice__41__" F4 ,
  pip CLB_X11Y39 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X11Y39 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X12Y41 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y40 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X10Y40 OMUX_NW10 -> W2BEG0 , 
  pip INT_X11Y39 OMUX2 -> IMUX_B4 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X11Y40 OMUX_N10 -> E2BEG1 , 
  pip INT_X12Y40 E2MID1 -> N2BEG1 , 
  pip INT_X12Y41 N2MID1 -> IMUX_B20 , 
  pip INT_X8Y40 W2END0 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/U10/iQ_not0001" , 
  outpin "iSlice__341__" Y ,
  inpin "iSlice__191__" CE ,
  inpin "iSlice__291__" CE ,
  pip CLB_X11Y37 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X11Y39 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X12Y28 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X11Y37 BEST_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X11Y37 BEST_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X11Y38 OMUX_N15 -> N2BEG9 , 
  pip INT_X11Y39 N2MID9 -> CE_B1 , 
  pip INT_X12Y28 S2END9 -> CE_B1 , 
  pip INT_X12Y30 S6END9 -> S2BEG9 , 
  pip INT_X12Y36 OMUX_ES7 -> S6BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U11/Q0" , 
  outpin "iSlice__189__" YQ ,
  inpin "iSlice__341__" F3 ,
  inpin "iSlice__341__" G3 ,
  inpin "iSlice__491__" F3 ,
  inpin "iSlice__585__" BY ,
  pip CLB_X11Y37 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X11Y37 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X11Y39 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X12Y39 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y45 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X10Y37 S2MID7 -> E2BEG7 , 
  pip INT_X10Y38 S6END4 -> N2BEG4 , 
  pip INT_X10Y38 S6END7 -> S2BEG7 , 
  pip INT_X10Y39 N2MID4 -> E2BEG4 , 
  pip INT_X10Y44 OMUX_SE3 -> S6BEG4 , 
  pip INT_X10Y44 OMUX_SE3 -> S6BEG7 , 
  pip INT_X11Y37 E2MID7 -> IMUX_B22 , 
  pip INT_X11Y37 E2MID7 -> IMUX_B30 , 
  pip INT_X11Y39 E2MID4 -> BYP_INT_B6 , 
  pip INT_X12Y37 E2END7 -> N2BEG6 , 
  pip INT_X12Y39 N2END6 -> IMUX_B26 , 
  pip INT_X9Y45 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U11/Q1" , 
  outpin "iSlice__585__" YQ ,
  inpin "iSlice__341__" F4 ,
  inpin "iSlice__341__" G4 ,
  inpin "iSlice__491__" F2 ,
  pip CLB_X11Y37 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X11Y37 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X11Y39 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X12Y39 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X11Y37 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X11Y37 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X11Y37 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X11Y37 W2MID6 -> BYP_INT_B3 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X12Y37 S2MID6 -> W2BEG6 , 
  pip INT_X12Y38 OMUX_ES7 -> S2BEG6 , 
  pip INT_X12Y39 OMUX_E7 -> IMUX_B25 , 
  ;
net "uart_wrapper/cmp_uart/U13/iQ" , 
  outpin "iSlice__684__" XQ ,
  inpin "iSlice__37__" G4 ,
  inpin "iSlice__63__" G3 ,
  inpin "iSlice__70__" F1 ,
  pip CLB_X13Y41 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X13Y53 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X13Y53 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X9Y41 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X10Y41 W2END_N8 -> W2BEG0 , 
  pip INT_X12Y40 S6END9 -> N2BEG9 , 
  pip INT_X12Y40 S6END9 -> W2BEG8 , 
  pip INT_X12Y43 N2END_N9 -> E2BEG0 , 
  pip INT_X12Y46 S6END9 -> S6BEG9 , 
  pip INT_X12Y52 OMUX_SW5 -> S6BEG9 , 
  pip INT_X13Y41 S2END0 -> IMUX_B24 , 
  pip INT_X13Y43 E2MID0 -> S2BEG0 , 
  pip INT_X13Y53 BOUNCE1 -> IMUX_B1 , 
  pip INT_X13Y53 OMUX5 -> BOUNCE1 , 
  pip INT_X13Y53 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  pip INT_X9Y41 W2MID0 -> IMUX_B0 , 
  ;
net "uart_wrapper/cmp_uart/U13/iQ_mux0000" , 
  outpin "iSlice__63__" XMUX ,
  inpin "iSlice__684__" BX ,
  pip CLB_X13Y53 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X13Y53 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip INT_X13Y53 HALF_OMUX_BOT0 -> OMUX2 , 
  pip INT_X13Y53 OMUX2 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_uart/U13/iQ_not0001" , 
  outpin "iSlice__348__" Y ,
  inpin "iSlice__684__" CE ,
  pip CLB_X13Y53 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X14Y49 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X13Y50 OMUX_WN14 -> N2BEG6 , 
  pip INT_X13Y52 N2END6 -> N2BEG8 , 
  pip INT_X13Y53 N2MID8 -> CE_B2 , 
  pip INT_X14Y49 BEST_LOGIC_OUTS7 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_uart/U14/iQ" , 
  outpin "iSlice__276__" YQ ,
  inpin "iSlice__276__" G1 ,
  inpin "iSlice__39__" G1 ,
  inpin "iSlice__70__" F4 ,
  pip CLB_X13Y41 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y28 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X9Y41 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X10Y29 OMUX_NE12 -> N6BEG5 , 
  pip INT_X10Y35 N6END5 -> N6BEG7 , 
  pip INT_X10Y41 N6END7 -> E2BEG7 , 
  pip INT_X10Y41 N6END7 -> W2BEG7 , 
  pip INT_X12Y41 E2END7 -> E2BEG7 , 
  pip INT_X13Y41 E2MID7 -> N2BEG7 , 
  pip INT_X13Y41 N2BEG7 -> IMUX_B27 , 
  pip INT_X9Y28 OMUX13 -> IMUX_B3 , 
  pip INT_X9Y28 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X9Y28 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X9Y41 W2MID7 -> IMUX_B7 , 
  ;
net "uart_wrapper/cmp_uart/U14/iQ_not0001" , 
  outpin "iSlice__342__" X ,
  inpin "iSlice__276__" CE ,
  pip CLB_BUFFER_X15Y31 CLB_BUFFER_W6A8 -> CLB_BUFFER_IW6A8 , 
  pip CLB_X16Y38 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X9Y28 CE_B0_INT -> CE_PINWIRE0 , 
  pip INT_X10Y31 W6END8 -> W2BEG8 , 
  pip INT_X16Y31 S6END_S0 -> W6BEG8 , 
  pip INT_X16Y38 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  pip INT_X9Y28 S2MID8 -> CE_B0 , 
  pip INT_X9Y29 S2END8 -> S2BEG8 , 
  pip INT_X9Y31 W2MID8 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U15/iQ" , 
  outpin "iSlice__279__" YQ ,
  inpin "iSlice__279__" G3 ,
  inpin "iSlice__41__" G2 ,
  inpin "iSlice__70__" F3 ,
  pip CLB_X13Y41 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X22Y39 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X22Y39 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X8Y40 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X10Y40 E6END6 -> W2BEG6 , 
  pip INT_X10Y40 LH12 -> E6BEG5 , 
  pip INT_X13Y40 E6MID5 -> N2BEG5 , 
  pip INT_X13Y41 N2MID5 -> IMUX_B26 , 
  pip INT_X22Y39 OMUX9 -> IMUX_B18 , 
  pip INT_X22Y39 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  pip INT_X22Y39 SECONDARY_LOGIC_OUTS6 -> OMUX9 , 
  pip INT_X22Y40 OMUX_N10 -> LH0 , 
  pip INT_X4Y40 LH18 -> E6BEG6 , 
  pip INT_X8Y40 W2END6 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/U15/iQ_not0001" , 
  outpin "iSlice__342__" Y ,
  inpin "iSlice__279__" CE ,
  pip CLB_X16Y38 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X22Y39 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X16Y38 BEST_LOGIC_OUTS7 -> E6BEG8 , 
  pip INT_X22Y38 E6END8 -> N2BEG8 , 
  pip INT_X22Y39 N2MID8 -> CE_B2 , 
  ;
net "uart_wrapper/cmp_uart/U16/iQ" , 
  outpin "iSlice__277__" YQ ,
  inpin "iSlice__277__" G2 ,
  inpin "iSlice__51__" G1 ,
  inpin "iSlice__70__" F2 ,
  pip CLB_X11Y39 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y39 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X13Y41 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X10Y38 OMUX_SW5 -> W2BEG6 , 
  pip INT_X11Y39 OMUX9 -> IMUX_B2 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  pip INT_X12Y40 OMUX_EN8 -> E2BEG3 , 
  pip INT_X13Y40 E2MID3 -> N2BEG3 , 
  pip INT_X13Y41 N2MID3 -> IMUX_B25 , 
  pip INT_X8Y34 S2END8 -> IMUX_B3 , 
  pip INT_X8Y36 S2END8 -> S2BEG8 , 
  pip INT_X8Y38 W2END6 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U16/iQ_not0001" , 
  outpin "iSlice__343__" X ,
  inpin "iSlice__277__" CE ,
  pip CLB_X11Y39 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X14Y29 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X11Y38 W6MID8 -> N2BEG8 , 
  pip INT_X11Y39 N2MID8 -> CE_B0 , 
  pip INT_X14Y29 BEST_LOGIC_OUTS1 -> N6BEG8 , 
  pip INT_X14Y35 N6END8 -> N6BEG8 , 
  pip INT_X14Y38 N6MID8 -> W6BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U17/iQ" , 
  outpin "iSlice__278__" YQ ,
  inpin "iSlice__278__" G4 ,
  inpin "iSlice__47__" G4 ,
  pip CLB_X16Y40 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y40 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X8Y35 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X10Y34 S6END1 -> N2BEG1 , 
  pip INT_X10Y35 N2MID1 -> W2BEG1 , 
  pip INT_X10Y40 LH6 -> S6BEG1 , 
  pip INT_X16Y40 OMUX2 -> IMUX_B0 , 
  pip INT_X16Y40 OMUX2 -> LH0 , 
  pip INT_X16Y40 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  pip INT_X8Y35 W2END1 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart/U17/iQ_not0001" , 
  outpin "iSlice__488__" Y ,
  inpin "iSlice__278__" CE ,
  pip CLB_X16Y39 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X16Y40 CE_B0_INT -> CE_PINWIRE0 , 
  pip INT_X16Y39 BEST_LOGIC_OUTS7 -> N2BEG8 , 
  pip INT_X16Y40 N2MID8 -> CE_B0 , 
  ;
net "uart_wrapper/cmp_uart/U18/Q0" , 
  outpin "iSlice__188__" XQ ,
  inpin "iSlice__278__" G1 ,
  inpin "iSlice__342__" F4 ,
  inpin "iSlice__342__" G4 ,
  inpin "iSlice__343__" F4 ,
  inpin "iSlice__491__" G1 ,
  inpin "iSlice__593__" BY ,
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_X12Y39 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X12Y42 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y29 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y38 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X16Y38 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y38 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y40 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X12Y39 S2END2 -> IMUX_B16 , 
  pip INT_X12Y41 OMUX_S4 -> E2BEG1 , 
  pip INT_X12Y41 OMUX_S4 -> S2BEG2 , 
  pip INT_X12Y42 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  pip INT_X12Y42 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X13Y23 LV18 -> N6BEG1 , 
  pip INT_X13Y29 N6END1 -> E2BEG1 , 
  pip INT_X13Y38 S6MID6 -> E2BEG6 , 
  pip INT_X13Y41 E2MID1 -> LV0 , 
  pip INT_X13Y41 OMUX_ES7 -> S6BEG6 , 
  pip INT_X14Y29 E2MID1 -> IMUX_B12 , 
  pip INT_X14Y38 E2MID6 -> BYP_INT_B1 , 
  pip INT_X14Y40 E2END_S1 -> E2BEG9 , 
  pip INT_X16Y38 S2END8 -> IMUX_B23 , 
  pip INT_X16Y38 S2END8 -> IMUX_B31 , 
  pip INT_X16Y40 E2END9 -> IMUX_B3 , 
  pip INT_X16Y40 E2END9 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U18/Q1" , 
  outpin "iSlice__593__" YQ ,
  inpin "iSlice__278__" G2 ,
  inpin "iSlice__342__" F3 ,
  inpin "iSlice__342__" G3 ,
  inpin "iSlice__343__" F1 ,
  inpin "iSlice__491__" G2 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_X12Y39 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y29 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y38 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X16Y38 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y38 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X16Y40 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X12Y39 W2END4 -> IMUX_B17 , 
  pip INT_X14Y29 W2MID7 -> IMUX_B15 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X14Y39 OMUX_N12 -> W2BEG4 , 
  pip INT_X15Y29 S2END9 -> W2BEG7 , 
  pip INT_X15Y31 S6END9 -> S2BEG9 , 
  pip INT_X15Y37 OMUX_ES7 -> S6BEG9 , 
  pip INT_X15Y39 OMUX_NE12 -> E2BEG5 , 
  pip INT_X16Y38 S2MID5 -> IMUX_B22 , 
  pip INT_X16Y38 S2MID5 -> IMUX_B30 , 
  pip INT_X16Y39 E2MID5 -> N2BEG5 , 
  pip INT_X16Y39 E2MID5 -> S2BEG5 , 
  pip INT_X16Y40 N2MID5 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/U1/iQ" , 
  outpin "iSlice__275__" YQ ,
  inpin "iSlice__295__" F3 ,
  inpin "iSlice__330__" F3 ,
  inpin "iSlice__352__" F3 ,
  inpin "iSlice__376__" G1 ,
  inpin "iSlice__413__" F4 ,
  inpin "iSlice__431__" G2 ,
  inpin "iSlice__432__" F4 ,
  inpin "iSlice__466__" F4 ,
  inpin "iSlice__489__" F3 ,
  inpin "iSlice__493__" F2 ,
  inpin "iSlice__73__" BX ,
  inpin "iSlice__91__" G3 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_BUFFER_X15Y43 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X11Y27 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X12Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X12Y35 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X12Y39 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X12Y44 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X13Y33 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y29 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y25 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X17Y26 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X17Y28 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X17Y29 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X17Y31 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X21Y43 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X10Y42 W2END_N9 -> N2BEG1 , 
  pip INT_X10Y44 N2END1 -> E2BEG2 , 
  pip INT_X11Y27 W2END5 -> IMUX_B30 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X12Y35 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X12Y35 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X12Y35 OMUX_N15 -> BYP_INT_B7 , 
  pip INT_X12Y35 OMUX_N15 -> N6BEG9 , 
  pip INT_X12Y39 S2END9 -> IMUX_B31 , 
  pip INT_X12Y41 N6END9 -> S2BEG9 , 
  pip INT_X12Y41 N6END9 -> W2BEG9 , 
  pip INT_X12Y44 E2END2 -> E2BEG0 , 
  pip INT_X12Y44 E2END2 -> IMUX_B12 , 
  pip INT_X13Y27 S6END6 -> E2BEG5 , 
  pip INT_X13Y27 S6END6 -> W2BEG5 , 
  pip INT_X13Y33 OMUX_ES7 -> IMUX_B31 , 
  pip INT_X13Y33 OMUX_ES7 -> S6BEG6 , 
  pip INT_X14Y43 E2END_S0 -> E2BEG8 , 
  pip INT_X15Y27 E2END5 -> E2BEG5 , 
  pip INT_X16Y27 E2MID5 -> N2BEG5 , 
  pip INT_X16Y29 N2END5 -> IMUX_B30 , 
  pip INT_X16Y43 E2END8 -> E2BEG6 , 
  pip INT_X17Y25 S2END4 -> IMUX_B13 , 
  pip INT_X17Y26 S2MID4 -> IMUX_B17 , 
  pip INT_X17Y27 E2END5 -> N2BEG4 , 
  pip INT_X17Y27 E2END5 -> S2BEG4 , 
  pip INT_X17Y28 N2MID4 -> IMUX_B1 , 
  pip INT_X17Y29 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X17Y29 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X17Y29 N2END4 -> BYP_INT_B6 , 
  pip INT_X17Y29 N2END4 -> N2BEG6 , 
  pip INT_X17Y31 N2END6 -> IMUX_B14 , 
  pip INT_X18Y43 E2END6 -> E2BEG4 , 
  pip INT_X20Y43 E2END4 -> E2BEG2 , 
  pip INT_X21Y43 E2MID2 -> IMUX_B16 , 
  ;
net "uart_wrapper/cmp_uart/U1/iQ_not0001" , 
  outpin "iSlice__59__" XMUX ,
  inpin "iSlice__275__" CE ,
  pip CLB_X12Y34 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X12Y35 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X12Y34 E2BEG9 -> CE_B3 , 
  pip INT_X12Y34 OUT_S -> E2BEG9 , 
  pip INT_X12Y35 HALF_OMUX_BOT1 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/U22/iQ" , 
  outpin "iSlice__280__" YQ ,
  inpin "iSlice__280__" G3 ,
  inpin "iSlice__504__" F4 ,
  inpin "iSlice__549__" BY ,
  inpin "iSlice__682__" BX ,
  pip CLB_BUFFER_X15Y45 CLB_BUFFER_OMUX_NW10 -> CLB_BUFFER_IOMUX_NW10 , 
  pip CLB_BUFFER_X15Y51 CLB_BUFFER_W2MID1 -> CLB_BUFFER_IW2MID1 , 
  pip CLB_X11Y45 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X14Y51 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X14Y51 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X16Y44 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X11Y45 W2END3 -> BYP_INT_B4 , 
  pip INT_X13Y45 W2END3 -> W2BEG3 , 
  pip INT_X14Y51 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X14Y51 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X14Y51 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X14Y51 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y51 W2END1 -> BYP_INT_B0 , 
  pip INT_X14Y51 W2END1 -> IMUX_B8 , 
  pip INT_X15Y45 OMUX_NW10 -> W2BEG3 , 
  pip INT_X16Y44 BOUNCE1 -> IMUX_B1 , 
  pip INT_X16Y44 OMUX5 -> BOUNCE1 , 
  pip INT_X16Y44 SECONDARY_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X16Y44 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X16Y45 OMUX_N10 -> N6BEG1 , 
  pip INT_X16Y51 N6END1 -> W2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/U22/iQ_not0001" , 
  outpin "iSlice__394__" Y ,
  inpin "iSlice__280__" CE ,
  pip CLB_X16Y44 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X16Y44 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X16Y44 BEST_LOGIC_OUTS5 -> OMUX6 , 
  pip INT_X16Y44 BOUNCE3 -> CE_B0 , 
  pip INT_X16Y44 OMUX6 -> BOUNCE3 , 
  ;
net "uart_wrapper/cmp_uart/U23/iQ" , 
  outpin "iSlice__281__" YQ ,
  inpin "iSlice__281__" G3 ,
  inpin "iSlice__503__" G1 ,
  inpin "iSlice__678__" BX ,
  pip CLB_X14Y39 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y39 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y55 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X9Y56 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X10Y55 S2END7 -> W2BEG5 , 
  pip INT_X10Y56 S2MID7 -> W2BEG7 , 
  pip INT_X10Y57 W6MID7 -> S2BEG7 , 
  pip INT_X13Y39 OMUX_W14 -> LV24 , 
  pip INT_X13Y57 LV6 -> W6BEG7 , 
  pip INT_X14Y39 BOUNCE2 -> IMUX_B22 , 
  pip INT_X14Y39 OMUX6 -> BOUNCE2 , 
  pip INT_X14Y39 SECONDARY_LOGIC_OUTS7 -> OMUX14 , 
  pip INT_X14Y39 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X9Y55 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X9Y55 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y55 W2MID5 -> BYP_INT_B1 , 
  pip INT_X9Y56 W2MID7 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_uart/U23/iQ_not0001" , 
  outpin "iSlice__395__" X ,
  inpin "iSlice__281__" CE ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_W2MID9 -> CLB_BUFFER_IW2MID9 , 
  pip CLB_X14Y39 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X16Y33 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X14Y39 W2END9 -> CE_B3 , 
  pip INT_X16Y33 BEST_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X16Y33 OMUX15 -> N6BEG9 , 
  pip INT_X16Y39 N6END9 -> W2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U28/Mcount_add_RD9" , 
  outpin "iSlice__71__" XMUX ,
  inpin "iSlice__690__" BX ,
  pip CLB_X9Y42 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X9Y42 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip INT_X9Y42 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X9Y42 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y42 HALF_OMUX_TOP0 -> OMUX9 , 
  pip INT_X9Y42 OMUX9 -> BYP_INT_B1 , 
  ;
net "uart_wrapper/cmp_uart/U28/Mcount_add_WR9" , 
  outpin "iSlice__74__" XMUX ,
  inpin "iSlice__686__" BX ,
  pip CLB_X9Y37 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip CLB_X9Y39 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip INT_X9Y37 HALF_OMUX_TOP1 -> OMUX13 , 
  pip INT_X9Y38 OMUX_N13 -> N2BEG0 , 
  pip INT_X9Y39 N2MID0 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD<0>" , 
  outpin "iSlice__192__" YQ ,
  inpin "iDsp__7__" C0 ,
  inpin "iSlice__10__" F1 ,
  inpin "iSlice__11__" F1 ,
  inpin "iSlice__13__" F1 ,
  inpin "iSlice__14__" F1 ,
  inpin "iSlice__15__" F1 ,
  inpin "iSlice__16__" F1 ,
  inpin "iSlice__17__" F1 ,
  inpin "iSlice__18__" F1 ,
  inpin "iSlice__192__" F1 ,
  inpin "iSlice__192__" G1 ,
  inpin "iSlice__195__" G3 ,
  inpin "iSlice__71__" G1 ,
  pip CLB_X8Y30 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X8Y31 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X8Y36 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y36 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X8Y36 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X8Y43 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y30 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y32 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y42 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip DSP_X10Y40 IMUX_B16_INT0 -> DSP48_1_C0 , 
  pip INT_X10Y40 E2MID2 -> IMUX_B16 , 
  pip INT_X8Y30 S2END1 -> IMUX_B24 , 
  pip INT_X8Y31 S2END9 -> IMUX_B11 , 
  pip INT_X8Y31 W2MID1 -> IMUX_B24 , 
  pip INT_X8Y32 S2END1 -> IMUX_B24 , 
  pip INT_X8Y32 S2END1 -> S2BEG1 , 
  pip INT_X8Y32 S2MID9 -> IMUX_B11 , 
  pip INT_X8Y33 S2END_S1 -> S2BEG9 , 
  pip INT_X8Y34 S2END1 -> S2BEG1 , 
  pip INT_X8Y36 OMUX2 -> IMUX_B20 , 
  pip INT_X8Y36 OMUX2 -> IMUX_B28 , 
  pip INT_X8Y36 OMUX2 -> S2BEG1 , 
  pip INT_X8Y36 SECONDARY_LOGIC_OUTS7 -> OMUX11 , 
  pip INT_X8Y36 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X8Y36 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X8Y37 OMUX_N11 -> N6BEG7 , 
  pip INT_X8Y43 E2BEG7 -> IMUX_B18 , 
  pip INT_X8Y43 N6END7 -> E2BEG7 , 
  pip INT_X9Y30 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X9Y30 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X9Y30 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y30 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y30 N2BEG1 -> BYP_INT_B0 , 
  pip INT_X9Y30 N2BEG1 -> IMUX_B24 , 
  pip INT_X9Y30 S6END1 -> N2BEG1 , 
  pip INT_X9Y31 N2MID1 -> W2BEG1 , 
  pip INT_X9Y32 N2END1 -> IMUX_B24 , 
  pip INT_X9Y36 OMUX_E2 -> S6BEG1 , 
  pip INT_X9Y37 OMUX_NE12 -> N6BEG2 , 
  pip INT_X9Y40 N6MID2 -> E2BEG2 , 
  pip INT_X9Y42 S2MID2 -> IMUX_B16 , 
  pip INT_X9Y43 N6END2 -> S2BEG2 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD<1>" , 
  outpin "iSlice__192__" XQ ,
  inpin "iDsp__7__" C1 ,
  inpin "iSlice__10__" F2 ,
  inpin "iSlice__11__" F2 ,
  inpin "iSlice__13__" F2 ,
  inpin "iSlice__14__" F2 ,
  inpin "iSlice__15__" F2 ,
  inpin "iSlice__16__" F2 ,
  inpin "iSlice__17__" F2 ,
  inpin "iSlice__18__" F2 ,
  inpin "iSlice__192__" F4 ,
  inpin "iSlice__195__" G2 ,
  inpin "iSlice__71__" G4 ,
  pip CLB_X8Y30 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X8Y31 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y36 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X8Y36 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X8Y43 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y30 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y32 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y42 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip DSP_X10Y40 IMUX_B17_INT0 -> DSP48_1_C1 , 
  pip INT_X10Y40 E2MID3 -> IMUX_B17 , 
  pip INT_X8Y30 W2MID4 -> IMUX_B25 , 
  pip INT_X8Y30 W2MID4 -> N2BEG4 , 
  pip INT_X8Y31 N2MID4 -> IMUX_B25 , 
  pip INT_X8Y31 W2MID5 -> IMUX_B10 , 
  pip INT_X8Y32 N2END4 -> IMUX_B25 , 
  pip INT_X8Y32 W2MID6 -> IMUX_B10 , 
  pip INT_X8Y36 OMUX13 -> IMUX_B31 , 
  pip INT_X8Y36 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X8Y36 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X8Y43 W2MID3 -> IMUX_B17 , 
  pip INT_X9Y30 N2BEG5 -> IMUX_B10 , 
  pip INT_X9Y30 S6END5 -> N2BEG5 , 
  pip INT_X9Y30 S6END5 -> W2BEG4 , 
  pip INT_X9Y30 W2BEG4 -> IMUX_B25 , 
  pip INT_X9Y31 N2MID5 -> W2BEG5 , 
  pip INT_X9Y32 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X9Y32 BYP_BOUNCE7 -> IMUX_B25 , 
  pip INT_X9Y32 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y32 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y32 N2END5 -> BYP_INT_B3 , 
  pip INT_X9Y32 N2END5 -> W2BEG6 , 
  pip INT_X9Y36 OMUX_E8 -> S6BEG5 , 
  pip INT_X9Y37 OMUX_EN8 -> N6BEG3 , 
  pip INT_X9Y40 N6MID3 -> E2BEG3 , 
  pip INT_X9Y42 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X9Y42 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X9Y42 S2MID3 -> BYP_INT_B6 , 
  pip INT_X9Y43 N6END3 -> S2BEG3 , 
  pip INT_X9Y43 N6END3 -> W2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD<2>" , 
  outpin "iSlice__195__" YQ ,
  inpin "iDsp__7__" C2 ,
  inpin "iSlice__10__" F3 ,
  inpin "iSlice__11__" F3 ,
  inpin "iSlice__13__" F3 ,
  inpin "iSlice__14__" F3 ,
  inpin "iSlice__15__" F3 ,
  inpin "iSlice__16__" F3 ,
  inpin "iSlice__17__" F3 ,
  inpin "iSlice__18__" F3 ,
  inpin "iSlice__195__" G1 ,
  inpin "iSlice__71__" G3 ,
  pip CLB_X8Y30 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X8Y43 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X8Y43 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X9Y30 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y32 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y42 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip DSP_X10Y40 IMUX_B18_INT0 -> DSP48_1_C2 , 
  pip INT_X10Y40 E2MID5 -> IMUX_B18 , 
  pip INT_X7Y30 S2MID6 -> E2BEG6 , 
  pip INT_X7Y31 W2END4 -> N2BEG6 , 
  pip INT_X7Y31 W2END4 -> S2BEG6 , 
  pip INT_X7Y32 N2MID6 -> E2BEG6 , 
  pip INT_X8Y30 E2MID6 -> IMUX_B26 , 
  pip INT_X8Y31 BOUNCE2 -> IMUX_B26 , 
  pip INT_X8Y31 N2BEG4 -> BOUNCE2 , 
  pip INT_X8Y31 W2MID4 -> IMUX_B9 , 
  pip INT_X8Y31 W2MID4 -> N2BEG4 , 
  pip INT_X8Y32 N2MID4 -> IMUX_B9 , 
  pip INT_X8Y32 W2MID5 -> IMUX_B26 , 
  pip INT_X8Y43 OMUX2 -> IMUX_B16 , 
  pip INT_X8Y43 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X8Y43 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X9Y30 BOUNCE1 -> IMUX_B9 , 
  pip INT_X9Y30 BOUNCE2 -> IMUX_B26 , 
  pip INT_X9Y30 N2BEG4 -> BOUNCE1 , 
  pip INT_X9Y30 N2BEG4 -> BOUNCE2 , 
  pip INT_X9Y30 S6END4 -> N2BEG4 , 
  pip INT_X9Y31 N2MID4 -> W2BEG4 , 
  pip INT_X9Y32 E2END6 -> IMUX_B26 , 
  pip INT_X9Y32 N2END4 -> W2BEG5 , 
  pip INT_X9Y36 S6END4 -> S6BEG4 , 
  pip INT_X9Y40 S2END7 -> E2BEG5 , 
  pip INT_X9Y42 OMUX_SE3 -> IMUX_B18 , 
  pip INT_X9Y42 OMUX_SE3 -> S2BEG7 , 
  pip INT_X9Y42 OMUX_SE3 -> S6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD<3>" , 
  outpin "iSlice__690__" XQ ,
  inpin "iDsp__7__" C3 ,
  inpin "iSlice__71__" G2 ,
  pip CLB_X9Y42 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y42 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y40 IMUX_B19_INT0 -> DSP48_1_C3 , 
  pip INT_X10Y40 S2MID9 -> IMUX_B19 , 
  pip INT_X10Y41 OMUX_ES7 -> S2BEG9 , 
  pip INT_X9Y42 OMUX6 -> IMUX_B17 , 
  pip INT_X9Y42 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X9Y42 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GC<0>" , 
  outpin "iSlice__195__" XQ ,
  inpin "iSlice__379__" G1 ,
  inpin "iSlice__522__" BY ,
  pip CLB_X11Y41 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X8Y43 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X8Y44 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X11Y41 S2MID4 -> BYP_INT_B4 , 
  pip INT_X11Y42 E2END5 -> S2BEG4 , 
  pip INT_X8Y43 SECONDARY_LOGIC_OUTS2 -> OMUX15 , 
  pip INT_X8Y43 SECONDARY_LOGIC_OUTS2 -> OMUX7 , 
  pip INT_X8Y44 OMUX_N15 -> IMUX_B3 , 
  pip INT_X9Y42 OMUX_ES7 -> E2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GC<1>" , 
  outpin "iSlice__196__" YQ ,
  inpin "iSlice__382__" F2 ,
  inpin "iSlice__521__" BY ,
  pip CLB_X11Y39 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X11Y40 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y40 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X10Y39 OMUX_SE3 -> E2BEG6 , 
  pip INT_X11Y39 E2MID6 -> BYP_INT_B3 , 
  pip INT_X11Y40 E2END6 -> IMUX_B14 , 
  pip INT_X9Y40 OMUX11 -> E2BEG6 , 
  pip INT_X9Y40 SECONDARY_LOGIC_OUTS4 -> OMUX11 , 
  pip INT_X9Y40 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GC<2>" , 
  outpin "iSlice__196__" XQ ,
  inpin "iSlice__313__" F4 ,
  pip CLB_X11Y40 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y40 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y40 OMUX_E2 -> E2BEG0 , 
  pip INT_X11Y40 E2MID0 -> IMUX_B8 , 
  pip INT_X9Y40 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GC<3>" , 
  outpin "iSlice__197__" YQ ,
  inpin "iSlice__313__" F3 ,
  pip CLB_X11Y40 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y40 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X10Y40 OMUX_E7 -> E2BEG4 , 
  pip INT_X11Y40 E2MID4 -> IMUX_B9 , 
  pip INT_X9Y40 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GCwc<2>" , 
  outpin "iSlice__197__" XQ ,
  inpin "iSlice__512__" BX ,
  pip CLB_X11Y38 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X9Y40 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X11Y38 S2MID0 -> BYP_INT_B2 , 
  pip INT_X11Y39 E2END1 -> S2BEG0 , 
  pip INT_X9Y39 OMUX_S4 -> E2BEG1 , 
  pip INT_X9Y40 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GCwc<3>" , 
  outpin "iSlice__282__" YQ ,
  inpin "iSlice__512__" BY ,
  pip CLB_X11Y31 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X11Y38 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X11Y31 SECONDARY_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X11Y38 W2MID2 -> BYP_INT_B6 , 
  pip INT_X12Y32 OMUX_NE12 -> N6BEG2 , 
  pip INT_X12Y38 N6END2 -> W2BEG2 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GCwc_2_not0001" , 
  outpin "iSlice__414__" Y ,
  inpin "iSlice__192__" CE ,
  inpin "iSlice__195__" CE ,
  inpin "iSlice__196__" CE ,
  inpin "iSlice__197__" CE ,
  inpin "iSlice__282__" CE ,
  inpin "iSlice__690__" CE ,
  pip CLB_X11Y31 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X8Y33 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X8Y36 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X8Y43 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X9Y40 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X9Y40 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X9Y42 CE_B0_INT -> CE_PINWIRE0 , 
  pip INT_X11Y31 S2MID9 -> CE_B1 , 
  pip INT_X11Y32 E2END_S0 -> S2BEG9 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS7 -> N6BEG8 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X8Y34 OMUX_N15 -> N2BEG9 , 
  pip INT_X8Y36 N2END9 -> CE_B3 , 
  pip INT_X8Y39 N6END8 -> N2BEG8 , 
  pip INT_X8Y40 N2MID8 -> E2BEG8 , 
  pip INT_X8Y41 N2END8 -> N2BEG8 , 
  pip INT_X8Y42 N2MID8 -> E2BEG8 , 
  pip INT_X8Y43 N2END8 -> CE_B2 , 
  pip INT_X9Y33 OMUX_E2 -> E2BEG0 , 
  pip INT_X9Y40 E2MID8 -> CE_B0 , 
  pip INT_X9Y40 E2MID8 -> CE_B2 , 
  pip INT_X9Y42 E2MID8 -> CE_B0 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_GCwc_2_not0001_bdd4" , 
  outpin "iSlice__313__" X ,
  inpin "iSlice__382__" F3 ,
  pip CLB_X11Y40 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y40 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X11Y40 BEST_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X11Y40 OMUX6 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_WS<0>" , 
  outpin "iSlice__522__" YQ ,
  inpin "iSlice__345__" G3 ,
  inpin "iSlice__352__" F2 ,
  inpin "iSlice__59__" F2 ,
  pip CLB_X11Y35 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X11Y41 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X12Y35 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y35 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X11Y35 W2MID6 -> IMUX_B22 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X12Y34 S6END6 -> N2BEG6 , 
  pip INT_X12Y35 N2MID6 -> IMUX_B10 , 
  pip INT_X12Y35 N2MID6 -> IMUX_B14 , 
  pip INT_X12Y35 N2MID6 -> W2BEG6 , 
  pip INT_X12Y40 OMUX_ES7 -> S6BEG6 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_WS<1>" , 
  outpin "iSlice__521__" YQ ,
  inpin "iSlice__345__" G2 ,
  inpin "iSlice__397__" G4 ,
  pip CLB_X11Y35 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y39 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y35 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X11Y35 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X11Y35 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X11Y35 S2END_S0 -> W2BEG8 , 
  pip INT_X11Y35 W2BEG8 -> BYP_INT_B7 , 
  pip INT_X11Y38 OMUX_S0 -> S2BEG0 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X9Y35 W2END8 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_WS<2>" , 
  outpin "iSlice__512__" XQ ,
  inpin "iSlice__382__" G2 ,
  pip CLB_X11Y38 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X11Y40 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X11Y38 SECONDARY_LOGIC_OUTS2 -> OMUX12 , 
  pip INT_X11Y39 OMUX_N12 -> N2BEG5 , 
  pip INT_X11Y40 N2MID5 -> IMUX_B6 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_RD_WS<3>" , 
  outpin "iSlice__512__" YQ ,
  inpin "iSlice__277__" F3 ,
  pip CLB_X11Y38 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X11Y39 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X11Y38 OMUX4 -> N2BEG2 , 
  pip INT_X11Y38 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  pip INT_X11Y39 N2MID2 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR<0>" , 
  outpin "iSlice__193__" YQ ,
  inpin "iDsp__6__" C0 ,
  inpin "iSlice__10__" G1 ,
  inpin "iSlice__11__" G1 ,
  inpin "iSlice__13__" G1 ,
  inpin "iSlice__14__" G1 ,
  inpin "iSlice__15__" G1 ,
  inpin "iSlice__16__" G1 ,
  inpin "iSlice__17__" G1 ,
  inpin "iSlice__18__" G1 ,
  inpin "iSlice__193__" F1 ,
  inpin "iSlice__193__" G1 ,
  inpin "iSlice__194__" G2 ,
  inpin "iSlice__74__" G1 ,
  pip CLB_X8Y30 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y30 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y32 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y36 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y37 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y37 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y37 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y37 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip DSP_X10Y36 IMUX_B16_INT0 -> DSP48_0_C0 , 
  pip INT_X10Y36 E2MID1 -> IMUX_B16 , 
  pip INT_X8Y30 W2MID1 -> IMUX_B16 , 
  pip INT_X8Y30 W2MID1 -> N2BEG1 , 
  pip INT_X8Y31 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X8Y31 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X8Y31 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X8Y31 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X8Y31 N2MID1 -> BYP_INT_B0 , 
  pip INT_X8Y31 N2MID1 -> IMUX_B16 , 
  pip INT_X8Y32 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X8Y32 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X8Y32 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X8Y32 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X8Y32 N2END1 -> BYP_INT_B0 , 
  pip INT_X8Y32 N2END1 -> E2BEG2 , 
  pip INT_X8Y32 N2END1 -> IMUX_B16 , 
  pip INT_X9Y30 E2BEG9 -> IMUX_B3 , 
  pip INT_X9Y30 S2BEG2 -> IMUX_B16 , 
  pip INT_X9Y30 S6END2 -> S2BEG2 , 
  pip INT_X9Y30 S6END2 -> W2BEG1 , 
  pip INT_X9Y30 S6END_S0 -> E2BEG9 , 
  pip INT_X9Y32 E2MID2 -> IMUX_B16 , 
  pip INT_X9Y36 OMUX_S4 -> E2BEG1 , 
  pip INT_X9Y36 OMUX_S4 -> IMUX_B17 , 
  pip INT_X9Y36 OMUX_S4 -> S6BEG2 , 
  pip INT_X9Y37 OMUX2 -> IMUX_B16 , 
  pip INT_X9Y37 OMUX2 -> IMUX_B20 , 
  pip INT_X9Y37 OMUX2 -> IMUX_B24 , 
  pip INT_X9Y37 OMUX2 -> S6BEG0 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR<1>" , 
  outpin "iSlice__193__" XQ ,
  inpin "iDsp__6__" C1 ,
  inpin "iSlice__10__" G2 ,
  inpin "iSlice__11__" G2 ,
  inpin "iSlice__13__" G2 ,
  inpin "iSlice__14__" G2 ,
  inpin "iSlice__15__" G2 ,
  inpin "iSlice__16__" G2 ,
  inpin "iSlice__17__" G2 ,
  inpin "iSlice__18__" G2 ,
  inpin "iSlice__193__" F2 ,
  inpin "iSlice__194__" G3 ,
  inpin "iSlice__74__" G2 ,
  pip CLB_X8Y30 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y30 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y32 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y36 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y37 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y37 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y37 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip DSP_X10Y36 IMUX_B17_INT0 -> DSP48_0_C1 , 
  pip INT_X10Y30 S6END4 -> W2BEG3 , 
  pip INT_X10Y30 S6END7 -> W2BEG6 , 
  pip INT_X10Y36 E2BEG3 -> IMUX_B17 , 
  pip INT_X10Y36 OMUX_SE3 -> E2BEG3 , 
  pip INT_X10Y36 OMUX_SE3 -> S6BEG4 , 
  pip INT_X10Y36 OMUX_SE3 -> S6BEG7 , 
  pip INT_X8Y30 W2END3 -> IMUX_B17 , 
  pip INT_X8Y30 W2END3 -> N2BEG5 , 
  pip INT_X8Y31 N2MID5 -> IMUX_B2 , 
  pip INT_X8Y31 W2MID3 -> IMUX_B17 , 
  pip INT_X8Y31 W2MID3 -> N2BEG3 , 
  pip INT_X8Y32 N2END5 -> IMUX_B2 , 
  pip INT_X8Y32 N2MID3 -> IMUX_B17 , 
  pip INT_X9Y30 W2MID3 -> IMUX_B17 , 
  pip INT_X9Y30 W2MID3 -> N2BEG3 , 
  pip INT_X9Y30 W2MID6 -> IMUX_B2 , 
  pip INT_X9Y31 N2MID3 -> W2BEG3 , 
  pip INT_X9Y32 N2END3 -> IMUX_B17 , 
  pip INT_X9Y36 OMUX_S3 -> IMUX_B18 , 
  pip INT_X9Y37 OMUX6 -> IMUX_B21 , 
  pip INT_X9Y37 OMUX6 -> IMUX_B25 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR<2>" , 
  outpin "iSlice__194__" YQ ,
  inpin "iDsp__6__" C2 ,
  inpin "iSlice__10__" G3 ,
  inpin "iSlice__11__" G3 ,
  inpin "iSlice__13__" G3 ,
  inpin "iSlice__14__" G3 ,
  inpin "iSlice__15__" G3 ,
  inpin "iSlice__16__" G3 ,
  inpin "iSlice__17__" G3 ,
  inpin "iSlice__18__" G3 ,
  inpin "iSlice__194__" G1 ,
  inpin "iSlice__74__" G4 ,
  pip CLB_X8Y30 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y31 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y32 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y30 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y30 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y32 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y36 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y36 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X9Y37 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip DSP_X10Y36 IMUX_B18_INT0 -> DSP48_0_C2 , 
  pip INT_X10Y30 S6END1 -> W2BEG0 , 
  pip INT_X10Y36 OMUX_E2 -> S6BEG1 , 
  pip INT_X10Y36 OMUX_E8 -> IMUX_B18 , 
  pip INT_X8Y30 W2END0 -> N2BEG2 , 
  pip INT_X8Y30 W2MID5 -> IMUX_B18 , 
  pip INT_X8Y31 N2MID2 -> IMUX_B1 , 
  pip INT_X8Y31 S2MID5 -> IMUX_B18 , 
  pip INT_X8Y32 N2END2 -> IMUX_B1 , 
  pip INT_X8Y32 S2END7 -> IMUX_B18 , 
  pip INT_X8Y32 S2END7 -> S2BEG5 , 
  pip INT_X8Y34 W2MID7 -> S2BEG7 , 
  pip INT_X9Y30 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X9Y30 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X9Y30 S2END7 -> IMUX_B18 , 
  pip INT_X9Y30 S2END7 -> W2BEG5 , 
  pip INT_X9Y30 W2MID0 -> BYP_INT_B2 , 
  pip INT_X9Y32 S2END7 -> IMUX_B18 , 
  pip INT_X9Y32 S2END7 -> S2BEG7 , 
  pip INT_X9Y34 S2END9 -> S2BEG7 , 
  pip INT_X9Y34 S2END9 -> W2BEG7 , 
  pip INT_X9Y36 OMUX15 -> S2BEG9 , 
  pip INT_X9Y36 OMUX2 -> IMUX_B16 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS6 -> OMUX15 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X9Y37 OMUX_N15 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR<3>" , 
  outpin "iSlice__686__" XQ ,
  inpin "iDsp__6__" C3 ,
  inpin "iSlice__74__" G3 ,
  pip CLB_X9Y37 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y39 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y36 IMUX_B19_INT0 -> DSP48_0_C3 , 
  pip INT_X10Y36 S2END9 -> IMUX_B19 , 
  pip INT_X10Y38 OMUX_ES7 -> S2BEG9 , 
  pip INT_X9Y37 S2MID5 -> IMUX_B22 , 
  pip INT_X9Y38 OMUX_S3 -> S2BEG5 , 
  pip INT_X9Y39 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X9Y39 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_CE" , 
  outpin "iSlice__384__" Y ,
  inpin "iSlice__10__" SR ,
  inpin "iSlice__11__" SR ,
  inpin "iSlice__13__" SR ,
  inpin "iSlice__14__" SR ,
  inpin "iSlice__15__" SR ,
  inpin "iSlice__16__" SR ,
  inpin "iSlice__17__" SR ,
  inpin "iSlice__18__" SR ,
  pip CLB_X8Y30 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X8Y31 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X8Y31 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X8Y32 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X8Y32 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y30 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y30 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y31 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X9Y32 SR_B2_INT -> SR_PINWIRE2 , 
  pip INT_X8Y30 W2MID0 -> N2BEG0 , 
  pip INT_X8Y30 W2MID0 -> SR_B2 , 
  pip INT_X8Y31 N2MID0 -> SR_B0 , 
  pip INT_X8Y31 N2MID0 -> SR_B2 , 
  pip INT_X8Y32 W2MID0 -> SR_B0 , 
  pip INT_X8Y32 W2MID0 -> SR_B2 , 
  pip INT_X9Y30 OMUX_S0 -> W2BEG0 , 
  pip INT_X9Y30 S2MID0 -> SR_B0 , 
  pip INT_X9Y30 S2MID0 -> SR_B2 , 
  pip INT_X9Y31 BEST_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X9Y31 OMUX0 -> N2BEG0 , 
  pip INT_X9Y31 OMUX0 -> S2BEG0 , 
  pip INT_X9Y32 N2MID0 -> SR_B2 , 
  pip INT_X9Y32 N2MID0 -> W2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_CE_bdd2" , 
  outpin "iSlice__397__" Y ,
  inpin "iSlice__352__" F1 ,
  inpin "iSlice__59__" F1 ,
  pip CLB_X12Y35 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X12Y35 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y35 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X11Y35 E2END8 -> E2BEG8 , 
  pip INT_X12Y35 E2MID8 -> IMUX_B11 , 
  pip INT_X12Y35 E2MID8 -> IMUX_B15 , 
  pip INT_X9Y35 BEST_LOGIC_OUTS7 -> E2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_CE_bdd4" , 
  outpin "iSlice__277__" X ,
  inpin "iSlice__309__" G1 ,
  inpin "iSlice__310__" F1 ,
  inpin "iSlice__397__" G1 ,
  pip CLB_X11Y30 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X11Y39 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X9Y35 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X11Y30 S2MID9 -> IMUX_B3 , 
  pip INT_X11Y31 S2END9 -> S2BEG9 , 
  pip INT_X11Y33 S6END9 -> S2BEG9 , 
  pip INT_X11Y36 S6MID9 -> W2BEG9 , 
  pip INT_X11Y39 BEST_LOGIC_OUTS0 -> N6BEG9 , 
  pip INT_X11Y39 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  pip INT_X11Y45 N6END9 -> N2BEG9 , 
  pip INT_X11Y46 N2MID9 -> W2BEG9 , 
  pip INT_X9Y35 S2END1 -> IMUX_B20 , 
  pip INT_X9Y37 W2END_N9 -> S2BEG1 , 
  pip INT_X9Y46 W2END9 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_GC<0>" , 
  outpin "iSlice__194__" XQ ,
  inpin "iSlice__345__" G1 ,
  inpin "iSlice__352__" F4 ,
  inpin "iSlice__516__" BY ,
  inpin "iSlice__59__" F4 ,
  pip CLB_X11Y35 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y35 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X12Y35 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X8Y44 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X9Y36 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X10Y35 OMUX_SE3 -> E2BEG6 , 
  pip INT_X11Y35 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X11Y35 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X11Y35 E2MID6 -> BYP_INT_B1 , 
  pip INT_X12Y35 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X12Y35 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X12Y35 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X12Y35 E2END6 -> BYP_INT_B1 , 
  pip INT_X8Y37 OMUX_NW10 -> N6BEG4 , 
  pip INT_X8Y43 N6END4 -> N2BEG4 , 
  pip INT_X8Y44 N2MID4 -> BYP_INT_B6 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS2 -> OMUX10 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_GC<1>" , 
  outpin "iSlice__200__" YQ ,
  inpin "iSlice__345__" G4 ,
  inpin "iSlice__397__" G2 ,
  inpin "iSlice__516__" BX ,
  pip CLB_X11Y35 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X8Y44 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X9Y35 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y36 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X10Y35 OMUX_ES7 -> E2BEG8 , 
  pip INT_X11Y35 E2MID8 -> IMUX_B23 , 
  pip INT_X8Y44 BYP_BOUNCE4 -> BYP_INT_B2 , 
  pip INT_X8Y44 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X8Y44 W2MID3 -> BYP_INT_B4 , 
  pip INT_X9Y35 OMUX_S4 -> IMUX_B21 , 
  pip INT_X9Y36 OMUX4 -> N6BEG2 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS4 -> OMUX4 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X9Y42 N6END2 -> N2BEG2 , 
  pip INT_X9Y44 N2END2 -> W2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_GC<2>" , 
  outpin "iSlice__200__" XQ ,
  inpin "iSlice__382__" G4 ,
  inpin "iSlice__520__" BX ,
  pip CLB_X11Y40 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X11Y40 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y36 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y37 OMUX_NE12 -> N6BEG2 , 
  pip INT_X10Y40 N6MID2 -> E2BEG2 , 
  pip INT_X11Y40 E2MID2 -> BYP_INT_B2 , 
  pip INT_X11Y40 E2MID2 -> IMUX_B4 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS0 -> OMUX12 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_GC<3>" , 
  outpin "iSlice__283__" YQ ,
  inpin "iSlice__277__" F4 ,
  inpin "iSlice__521__" BX ,
  pip CLB_X11Y28 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X11Y39 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X11Y39 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X11Y29 OMUX_N15 -> N6BEG9 , 
  pip INT_X11Y35 N6END9 -> N2BEG9 , 
  pip INT_X11Y37 N2END9 -> N2BEG9 , 
  pip INT_X11Y38 N2END_N9 -> N2BEG1 , 
  pip INT_X11Y39 N2END9 -> BYP_INT_B7 , 
  pip INT_X11Y39 N2MID1 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_RS<0>" , 
  outpin "iSlice__516__" YQ ,
  inpin "iSlice__379__" G3 ,
  pip CLB_X8Y44 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y44 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X8Y44 OMUX6 -> IMUX_B1 , 
  pip INT_X8Y44 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_RS<1>" , 
  outpin "iSlice__516__" XQ ,
  inpin "iSlice__382__" F4 ,
  pip CLB_X11Y40 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X8Y44 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X11Y40 S2MID2 -> IMUX_B12 , 
  pip INT_X11Y41 S2END2 -> S2BEG2 , 
  pip INT_X11Y43 E2END3 -> S2BEG2 , 
  pip INT_X8Y44 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X9Y43 OMUX_SE3 -> E2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_RS<2>" , 
  outpin "iSlice__520__" XQ ,
  inpin "iSlice__313__" F1 ,
  pip CLB_X11Y40 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y40 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X11Y40 OMUX13 -> IMUX_B11 , 
  pip INT_X11Y40 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_RS<3>" , 
  outpin "iSlice__521__" XQ ,
  inpin "iSlice__313__" F2 ,
  pip CLB_X11Y39 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X11Y40 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X11Y40 OMUX_N11 -> IMUX_B10 , 
  ;
net "uart_wrapper/cmp_uart/U28/add_WR_not0001" , 
  outpin "iSlice__381__" X ,
  inpin "iSlice__193__" CE ,
  inpin "iSlice__194__" CE ,
  inpin "iSlice__200__" CE ,
  inpin "iSlice__283__" CE ,
  inpin "iSlice__686__" CE ,
  pip CLB_X11Y28 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y36 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X9Y36 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X9Y37 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X9Y39 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X9Y44 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X10Y28 S6MID9 -> E2BEG9 , 
  pip INT_X10Y31 S6END9 -> S6BEG9 , 
  pip INT_X10Y37 S6END9 -> S6BEG9 , 
  pip INT_X10Y37 S6END9 -> W2BEG8 , 
  pip INT_X10Y43 OMUX_ES7 -> S6BEG9 , 
  pip INT_X11Y28 E2MID9 -> CE_B3 , 
  pip INT_X9Y36 S2MID8 -> CE_B0 , 
  pip INT_X9Y36 S2MID8 -> CE_B2 , 
  pip INT_X9Y37 W2MID8 -> CE_B2 , 
  pip INT_X9Y37 W2MID8 -> N2BEG8 , 
  pip INT_X9Y37 W2MID8 -> S2BEG8 , 
  pip INT_X9Y39 N2END8 -> CE_B0 , 
  pip INT_X9Y44 BEST_LOGIC_OUTS2 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/U28/isrst_r" , 
  outpin "iSlice__523__" YQ ,
  inpin "iSlice__503__" G2 ,
  pip CLB_X8Y44 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y56 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X8Y44 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X9Y45 OMUX_NE12 -> N6BEG5 , 
  pip INT_X9Y51 N6END5 -> N6BEG7 , 
  pip INT_X9Y56 S2MID7 -> IMUX_B2 , 
  pip INT_X9Y57 N6END7 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U28/isrst_w" , 
  outpin "iSlice__520__" YQ ,
  inpin "iSlice__522__" BX ,
  pip CLB_X11Y40 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X11Y41 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip INT_X11Y40 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  pip INT_X11Y41 OMUX_N10 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_RD<0>" , 
  outpin "iDsp__7__" P0 ,
  inpin "iSlice__195__" F3 ,
  pip CLB_X8Y43 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip DSP_X10Y40 DSP48_1_P0 -> HALF_OMUX_TOP0_INT0 , 
  pip INT_X10Y40 HALF_OMUX_TOP0 -> OMUX10 , 
  pip INT_X8Y43 W2MID5 -> IMUX_B26 , 
  pip INT_X9Y41 OMUX_NW10 -> N2BEG4 , 
  pip INT_X9Y43 N2END4 -> W2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_RD<1>" , 
  outpin "iDsp__7__" P1 ,
  inpin "iSlice__195__" F1 ,
  inpin "iSlice__196__" G3 ,
  pip CLB_X8Y43 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y40 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip DSP_X10Y40 DSP48_1_P1 -> HALF_OMUX_BOT1_INT0 , 
  pip DSP_X10Y40 DSP48_1_P1 -> HALF_OMUX_TOP1_INT0 , 
  pip INT_X10Y40 HALF_OMUX_BOT1 -> OMUX6 , 
  pip INT_X10Y40 HALF_OMUX_TOP1 -> OMUX15 , 
  pip INT_X10Y40 OMUX15 -> N2BEG9 , 
  pip INT_X10Y43 N2END_N9 -> W2BEG0 , 
  pip INT_X8Y43 W2END0 -> IMUX_B24 , 
  pip INT_X9Y40 OMUX_W6 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_RD<2>" , 
  outpin "iDsp__7__" P2 ,
  inpin "iSlice__196__" F4 ,
  inpin "iSlice__196__" G4 ,
  inpin "iSlice__197__" F1 ,
  pip CLB_X9Y40 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X9Y40 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y40 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip DSP_X10Y40 DSP48_1_P2 -> HALF_OMUX_BOT2_INT0 , 
  pip INT_X10Y40 HALF_OMUX_BOT2 -> OMUX1 , 
  pip INT_X9Y40 OMUX_W1 -> IMUX_B0 , 
  pip INT_X9Y40 OMUX_W1 -> IMUX_B24 , 
  pip INT_X9Y40 OMUX_W1 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_RD<3>" , 
  outpin "iDsp__7__" P3 ,
  inpin "iSlice__196__" F2 ,
  inpin "iSlice__197__" F3 ,
  inpin "iSlice__197__" G3 ,
  inpin "iSlice__282__" G2 ,
  pip CLB_X11Y31 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y40 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y40 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y40 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip DSP_X10Y40 DSP48_1_P3 -> HALF_OMUX_BOT3_INT0 , 
  pip DSP_X10Y40 DSP48_1_P3 -> HALF_OMUX_TOP3_INT0 , 
  pip INT_X10Y40 HALF_OMUX_BOT3 -> OMUX3 , 
  pip INT_X10Y40 HALF_OMUX_TOP3 -> OMUX9 , 
  pip INT_X11Y31 S2END7 -> IMUX_B6 , 
  pip INT_X11Y33 S6END7 -> S2BEG7 , 
  pip INT_X11Y39 OMUX_SE3 -> S6BEG7 , 
  pip INT_X9Y40 OMUX_W9 -> IMUX_B10 , 
  pip INT_X9Y40 OMUX_W9 -> IMUX_B18 , 
  pip INT_X9Y40 OMUX_W9 -> IMUX_B26 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_WR<0>" , 
  outpin "iDsp__6__" P0 ,
  inpin "iSlice__194__" F2 ,
  pip CLB_X9Y36 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip DSP_X10Y36 DSP48_0_P0 -> HALF_OMUX_BOT4_INT0 , 
  pip INT_X10Y36 HALF_OMUX_BOT4 -> OMUX6 , 
  pip INT_X9Y36 OMUX_W6 -> IMUX_B25 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_WR<1>" , 
  outpin "iDsp__6__" P1 ,
  inpin "iSlice__194__" F1 ,
  inpin "iSlice__200__" G4 ,
  pip CLB_X9Y36 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X9Y36 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip DSP_X10Y36 DSP48_0_P1 -> HALF_OMUX_BOT5_INT0 , 
  pip INT_X10Y36 HALF_OMUX_BOT5 -> OMUX1 , 
  pip INT_X9Y36 OMUX_W1 -> IMUX_B0 , 
  pip INT_X9Y36 OMUX_W1 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_WR<2>" , 
  outpin "iDsp__6__" P2 ,
  inpin "iSlice__200__" F2 ,
  inpin "iSlice__200__" G2 ,
  pip CLB_X9Y36 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y36 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y36 DSP48_0_P2 -> HALF_OMUX_TOP6_INT0 , 
  pip INT_X10Y36 HALF_OMUX_TOP6 -> OMUX9 , 
  pip INT_X9Y36 OMUX_W9 -> IMUX_B10 , 
  pip INT_X9Y36 OMUX_W9 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/U28/n_add_WR<3>" , 
  outpin "iDsp__6__" P3 ,
  inpin "iSlice__200__" F1 ,
  inpin "iSlice__283__" G1 ,
  pip CLB_X11Y28 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y36 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip DSP_X10Y36 DSP48_0_P3 -> HALF_OMUX_BOT7_INT0 , 
  pip DSP_X10Y36 DSP48_0_P3 -> HALF_OMUX_TOP7_INT0 , 
  pip INT_X10Y36 HALF_OMUX_BOT7 -> OMUX2 , 
  pip INT_X10Y36 HALF_OMUX_TOP7 -> OMUX14 , 
  pip INT_X11Y28 S2END1 -> IMUX_B20 , 
  pip INT_X11Y30 S6END1 -> S2BEG1 , 
  pip INT_X11Y36 OMUX_E2 -> S6BEG1 , 
  pip INT_X9Y36 OMUX_W14 -> IMUX_B11 , 
  ;
net "uart_wrapper/cmp_uart/U28/srst_r" , 
  outpin "iSlice__522__" XQ ,
  inpin "iSlice__192__" F2 ,
  inpin "iSlice__192__" G2 ,
  inpin "iSlice__195__" F4 ,
  inpin "iSlice__195__" G4 ,
  inpin "iSlice__196__" F3 ,
  inpin "iSlice__196__" G1 ,
  inpin "iSlice__197__" F2 ,
  inpin "iSlice__197__" G2 ,
  inpin "iSlice__282__" G1 ,
  inpin "iSlice__414__" G1 ,
  inpin "iSlice__523__" BY ,
  inpin "iSlice__71__" BX ,
  pip CLB_X11Y31 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X11Y41 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X8Y33 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y36 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y36 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X8Y43 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X8Y43 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X8Y44 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X9Y40 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y40 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y40 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y40 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y42 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X10Y31 S2END_S1 -> E2BEG9 , 
  pip INT_X10Y33 S2MID1 -> W2BEG1 , 
  pip INT_X10Y34 S2END3 -> S2BEG1 , 
  pip INT_X10Y36 S2END5 -> S2BEG3 , 
  pip INT_X10Y36 S2END5 -> W2BEG3 , 
  pip INT_X10Y38 S2END7 -> S2BEG5 , 
  pip INT_X10Y40 OMUX_WS1 -> S2BEG7 , 
  pip INT_X10Y40 OMUX_WS1 -> W2BEG4 , 
  pip INT_X10Y41 OMUX_W1 -> N2BEG2 , 
  pip INT_X10Y42 N2MID2 -> W2BEG2 , 
  pip INT_X10Y43 N2END2 -> W2BEG3 , 
  pip INT_X11Y31 E2MID9 -> IMUX_B7 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X8Y33 W2END1 -> IMUX_B20 , 
  pip INT_X8Y36 W2END3 -> IMUX_B21 , 
  pip INT_X8Y36 W2END3 -> IMUX_B29 , 
  pip INT_X8Y43 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X8Y43 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X8Y43 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X8Y43 W2END3 -> BYP_INT_B6 , 
  pip INT_X8Y43 W2END3 -> N2BEG5 , 
  pip INT_X8Y44 N2MID5 -> BYP_INT_B3 , 
  pip INT_X9Y40 BYP_BOUNCE6 -> IMUX_B3 , 
  pip INT_X9Y40 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X9Y40 W2MID4 -> BYP_INT_B6 , 
  pip INT_X9Y40 W2MID4 -> IMUX_B17 , 
  pip INT_X9Y40 W2MID4 -> IMUX_B25 , 
  pip INT_X9Y40 W2MID4 -> IMUX_B9 , 
  pip INT_X9Y42 BYP_BOUNCE4 -> BYP_INT_B2 , 
  pip INT_X9Y42 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X9Y42 W2MID2 -> BYP_INT_B4 , 
  ;
net "uart_wrapper/cmp_uart/U28/srst_w" , 
  outpin "iSlice__678__" XQ ,
  inpin "iSlice__193__" F4 ,
  inpin "iSlice__193__" G4 ,
  inpin "iSlice__194__" F4 ,
  inpin "iSlice__194__" G4 ,
  inpin "iSlice__200__" F3 ,
  inpin "iSlice__200__" G1 ,
  inpin "iSlice__283__" G4 ,
  inpin "iSlice__381__" F2 ,
  inpin "iSlice__520__" BY ,
  inpin "iSlice__74__" BX ,
  pip CLB_X11Y28 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X11Y40 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X9Y36 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y36 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y36 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y36 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y37 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y37 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y37 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y44 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y55 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X11Y28 W2MID8 -> IMUX_B23 , 
  pip INT_X11Y37 E2END9 -> N2BEG8 , 
  pip INT_X11Y39 N2END8 -> N2BEG8 , 
  pip INT_X11Y40 BYP_BOUNCE7 -> BYP_INT_B6 , 
  pip INT_X11Y40 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X11Y40 N2MID8 -> BYP_INT_B7 , 
  pip INT_X12Y28 S6END9 -> W2BEG8 , 
  pip INT_X12Y34 E6MID9 -> S6BEG9 , 
  pip INT_X9Y31 LV24 -> N6BEG9 , 
  pip INT_X9Y34 N6MID9 -> E6BEG9 , 
  pip INT_X9Y36 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X9Y36 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y36 S2MID9 -> BYP_INT_B7 , 
  pip INT_X9Y36 S2MID9 -> IMUX_B19 , 
  pip INT_X9Y36 S2MID9 -> IMUX_B27 , 
  pip INT_X9Y36 S2MID9 -> IMUX_B3 , 
  pip INT_X9Y37 E2BEG9 -> BYP_INT_B7 , 
  pip INT_X9Y37 E2BEG9 -> IMUX_B19 , 
  pip INT_X9Y37 E2BEG9 -> IMUX_B27 , 
  pip INT_X9Y37 N6END9 -> E2BEG9 , 
  pip INT_X9Y37 N6END9 -> S2BEG9 , 
  pip INT_X9Y43 S6END6 -> N2BEG6 , 
  pip INT_X9Y44 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X9Y44 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X9Y44 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y44 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X9Y44 N2MID6 -> BYP_INT_B1 , 
  pip INT_X9Y49 LV6 -> S6BEG6 , 
  pip INT_X9Y55 OMUX4 -> LV0 , 
  pip INT_X9Y55 SECONDARY_LOGIC_OUTS0 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/U28/srst_w_not0001" , 
  outpin "iSlice__503__" Y ,
  inpin "iSlice__678__" CE ,
  pip CLB_X9Y55 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X9Y56 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X9Y55 E2BEG7 -> CE_B0 , 
  pip INT_X9Y55 OMUX_S5 -> E2BEG7 , 
  pip INT_X9Y56 BEST_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U28a/Q0" , 
  outpin "iSlice__236__" YQ ,
  inpin "iSlice__284__" G3 ,
  inpin "iSlice__430__" F1 ,
  inpin "iSlice__593__" BX ,
  pip CLB_X14Y33 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y37 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y38 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X14Y38 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X14Y33 S2END0 -> IMUX_B28 , 
  pip INT_X14Y35 S2END2 -> S2BEG0 , 
  pip INT_X14Y37 OMUX_S4 -> IMUX_B5 , 
  pip INT_X14Y37 OMUX_S4 -> S2BEG2 , 
  pip INT_X14Y38 BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X14Y38 OMUX6 -> BOUNCE3 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U28a/Q1" , 
  outpin "iSlice__593__" XQ ,
  inpin "iSlice__284__" G2 ,
  inpin "iSlice__430__" F3 ,
  pip CLB_X14Y33 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y37 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y38 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X14Y33 S2END5 -> IMUX_B30 , 
  pip INT_X14Y35 S2END5 -> S2BEG5 , 
  pip INT_X14Y37 OMUX_S3 -> IMUX_B6 , 
  pip INT_X14Y37 OMUX_S3 -> S2BEG5 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U28b/Q0" , 
  outpin "iSlice__188__" YQ ,
  inpin "iSlice__426__" F1 ,
  inpin "iSlice__586__" BX ,
  pip CLB_X12Y30 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X12Y42 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X14Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X12Y24 LV18 -> N6BEG0 , 
  pip INT_X12Y24 LV18 -> N6BEG1 , 
  pip INT_X12Y27 N6MID0 -> E2BEG0 , 
  pip INT_X12Y30 N2BEG1 -> BYP_INT_B0 , 
  pip INT_X12Y30 N6END1 -> N2BEG1 , 
  pip INT_X12Y42 OMUX2 -> LV0 , 
  pip INT_X12Y42 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X14Y26 E2END_S0 -> N2BEG9 , 
  pip INT_X14Y28 N2END9 -> IMUX_B11 , 
  ;
net "uart_wrapper/cmp_uart/U28b/Q1" , 
  outpin "iSlice__586__" XQ ,
  inpin "iSlice__426__" F4 ,
  pip CLB_X12Y30 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X14Y28 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X12Y30 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X13Y30 OMUX_E2 -> E2BEG0 , 
  pip INT_X14Y28 S2END0 -> IMUX_B8 , 
  pip INT_X14Y30 E2MID0 -> S2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U28c/iQ" , 
  outpin "iSlice__284__" YQ ,
  inpin "iSlice__232__" F3 ,
  inpin "iSlice__284__" G4 ,
  inpin "iSlice__396__" F2 ,
  pip CLB_X12Y41 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y37 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y37 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y43 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X11Y43 S2MID6 -> W2BEG6 , 
  pip INT_X11Y44 W2END4 -> S2BEG6 , 
  pip INT_X12Y41 W2MID4 -> IMUX_B29 , 
  pip INT_X13Y38 OMUX_NW10 -> N6BEG4 , 
  pip INT_X13Y41 N6MID4 -> W2BEG4 , 
  pip INT_X13Y44 N6END4 -> W2BEG4 , 
  pip INT_X14Y37 OMUX2 -> IMUX_B4 , 
  pip INT_X14Y37 SECONDARY_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X14Y37 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X9Y43 W2END6 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/U28c/iQ_not0001" , 
  outpin "iSlice__430__" X ,
  inpin "iSlice__284__" CE ,
  pip CLB_X14Y33 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X14Y37 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X14Y33 BEST_LOGIC_OUTS3 -> OMUX15 , 
  pip INT_X14Y34 OMUX_N15 -> N2BEG9 , 
  pip INT_X14Y36 N2END9 -> N2BEG9 , 
  pip INT_X14Y37 N2MID9 -> CE_B1 , 
  ;
net "uart_wrapper/cmp_uart/U29/BRC" , 
  outpin "iSlice__426__" Y ,
  inpin "iSlice__292__" F3 ,
  inpin "iSlice__293__" F4 ,
  inpin "iSlice__449__" F3 ,
  inpin "iSlice__464__" F4 ,
  inpin "iSlice__465__" F1 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X12Y31 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y26 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y28 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X14Y34 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X16Y29 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X23Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X12Y31 W2MID5 -> IMUX_B26 , 
  pip INT_X13Y29 OMUX_NW10 -> N2BEG4 , 
  pip INT_X13Y31 N2END4 -> W2BEG5 , 
  pip INT_X14Y26 S2END1 -> IMUX_B24 , 
  pip INT_X14Y28 BEST_LOGIC_OUTS4 -> N6BEG3 , 
  pip INT_X14Y28 BEST_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X14Y28 BEST_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X14Y28 BEST_LOGIC_OUTS4 -> S2BEG1 , 
  pip INT_X14Y34 E2BEG3 -> IMUX_B9 , 
  pip INT_X14Y34 N6END3 -> E2BEG3 , 
  pip INT_X15Y29 OMUX_EN8 -> E2BEG0 , 
  pip INT_X16Y29 E2MID0 -> IMUX_B12 , 
  pip INT_X17Y28 E2END_S0 -> E2BEG8 , 
  pip INT_X19Y28 E2END8 -> E2BEG8 , 
  pip INT_X21Y28 E2END8 -> E2BEG8 , 
  pip INT_X23Y28 E2END8 -> N2BEG7 , 
  pip INT_X23Y30 N2END7 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart/U29/D_LD9" , 
  outpin "iSlice__345__" X ,
  inpin "iSlice__292__" F1 ,
  pip CLB_X11Y35 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X12Y31 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X11Y35 BEST_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X12Y31 S2MID2 -> IMUX_B24 , 
  pip INT_X12Y32 S2END4 -> S2BEG2 , 
  pip INT_X12Y34 OMUX_SE3 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U29/N17" , 
  outpin "iSlice__419__" Y ,
  inpin "iSlice__204__" F3 ,
  inpin "iSlice__205__" F2 ,
  inpin "iSlice__205__" G2 ,
  pip CLB_X14Y27 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y27 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y27 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X14Y27 BEST_LOGIC_OUTS5 -> IMUX_B17 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS5 -> IMUX_B25 , 
  pip INT_X14Y27 BEST_LOGIC_OUTS5 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/U29/N211" , 
  outpin "iSlice__421__" Y ,
  inpin "iSlice__292__" F2 ,
  inpin "iSlice__422__" F3 ,
  pip CLB_BUFFER_X15Y34 CLB_BUFFER_IE6A3 -> CLB_BUFFER_E6A3 , 
  pip CLB_X12Y31 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X13Y27 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X21Y33 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X12Y28 OMUX_NW10 -> N2BEG1 , 
  pip INT_X12Y30 N2END1 -> N2BEG3 , 
  pip INT_X12Y31 N2MID3 -> IMUX_B25 , 
  pip INT_X13Y27 BEST_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X13Y27 BEST_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X14Y28 OMUX_NE12 -> N6BEG2 , 
  pip INT_X14Y34 N6END2 -> E6BEG3 , 
  pip INT_X20Y34 E6END3 -> E2BEG3 , 
  pip INT_X21Y33 S2MID3 -> IMUX_B13 , 
  pip INT_X21Y34 E2MID3 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U29/N24" , 
  outpin "iSlice__435__" Y ,
  inpin "iSlice__206__" F3 ,
  inpin "iSlice__206__" G3 ,
  inpin "iSlice__208__" G4 ,
  pip CLB_X14Y23 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y24 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y24 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y25 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X14Y23 S2END1 -> IMUX_B0 , 
  pip INT_X14Y24 OMUX_S3 -> IMUX_B18 , 
  pip INT_X14Y24 OMUX_S3 -> IMUX_B26 , 
  pip INT_X14Y25 BEST_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X14Y25 BEST_LOGIC_OUTS4 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/U29/TWC_LD" , 
  outpin "iSlice__293__" X ,
  inpin "iSlice__206__" F4 ,
  inpin "iSlice__206__" G4 ,
  inpin "iSlice__208__" F2 ,
  inpin "iSlice__208__" G3 ,
  inpin "iSlice__435__" G1 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_OMUX_W6 -> CLB_BUFFER_IOMUX_W6 , 
  pip CLB_X14Y23 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y23 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y24 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y24 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y25 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X16Y29 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X14Y23 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X14Y23 BYP_BOUNCE7 -> IMUX_B1 , 
  pip INT_X14Y23 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y23 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y23 S2MID9 -> BYP_INT_B5 , 
  pip INT_X14Y23 S2MID9 -> BYP_INT_B7 , 
  pip INT_X14Y24 W2MID9 -> IMUX_B19 , 
  pip INT_X14Y24 W2MID9 -> IMUX_B27 , 
  pip INT_X14Y24 W2MID9 -> N2BEG9 , 
  pip INT_X14Y24 W2MID9 -> S2BEG9 , 
  pip INT_X14Y25 N2MID9 -> IMUX_B3 , 
  pip INT_X15Y24 S2END_S1 -> W2BEG9 , 
  pip INT_X15Y27 S2END3 -> S2BEG1 , 
  pip INT_X15Y29 OMUX_W6 -> S2BEG3 , 
  pip INT_X16Y29 BEST_LOGIC_OUTS1 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd1" , 
  outpin "iSlice__198__" YQ ,
  inpin "iSlice__293__" F1 ,
  inpin "iSlice__323__" F4 ,
  inpin "iSlice__327__" F1 ,
  inpin "iSlice__338__" G2 ,
  inpin "iSlice__345__" F1 ,
  inpin "iSlice__346__" G3 ,
  inpin "iSlice__419__" G3 ,
  inpin "iSlice__421__" G3 ,
  inpin "iSlice__449__" F1 ,
  inpin "iSlice__464__" F2 ,
  inpin "iSlice__465__" F4 ,
  inpin "iSlice__466__" G2 ,
  inpin "iSlice__487__" F4 ,
  inpin "iSlice__58__" F4 ,
  inpin "iSlice__58__" G4 ,
  inpin "iSlice__75__" F4 ,
  inpin "iSlice__75__" G4 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X11Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y35 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X12Y39 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X13Y27 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y26 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y27 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y34 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y35 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y35 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y37 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y38 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X16Y29 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X16Y33 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X19Y40 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X8Y32 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X8Y32 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X10Y32 S2END_S0 -> W2BEG8 , 
  pip INT_X10Y35 W2END_N8 -> S2BEG0 , 
  pip INT_X11Y30 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X11Y30 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X11Y30 W2MID9 -> BYP_INT_B7 , 
  pip INT_X11Y35 W2MID0 -> IMUX_B28 , 
  pip INT_X12Y30 W2END9 -> W2BEG9 , 
  pip INT_X12Y34 W2END8 -> W2BEG8 , 
  pip INT_X12Y35 W2END_N8 -> W2BEG0 , 
  pip INT_X12Y39 W2MID3 -> IMUX_B21 , 
  pip INT_X13Y27 BYP_BOUNCE7 -> IMUX_B5 , 
  pip INT_X13Y27 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X13Y27 W2MID8 -> BYP_INT_B7 , 
  pip INT_X13Y39 OMUX_NW10 -> W2BEG3 , 
  pip INT_X14Y26 S2END8 -> IMUX_B27 , 
  pip INT_X14Y27 BYP_BOUNCE7 -> IMUX_B5 , 
  pip INT_X14Y27 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y27 S2MID8 -> BYP_INT_B7 , 
  pip INT_X14Y27 S2MID8 -> W2BEG8 , 
  pip INT_X14Y28 S2END_S0 -> S2BEG8 , 
  pip INT_X14Y30 S6END_S0 -> E2BEG9 , 
  pip INT_X14Y30 S6END_S0 -> W2BEG9 , 
  pip INT_X14Y31 S6END0 -> N2BEG0 , 
  pip INT_X14Y31 S6END0 -> S2BEG0 , 
  pip INT_X14Y33 N2END0 -> E2BEG1 , 
  pip INT_X14Y34 S2END_S0 -> W2BEG8 , 
  pip INT_X14Y34 W2BEG8 -> IMUX_B11 , 
  pip INT_X14Y35 S2END0 -> IMUX_B0 , 
  pip INT_X14Y35 S2END0 -> IMUX_B8 , 
  pip INT_X14Y37 OMUX_S0 -> IMUX_B8 , 
  pip INT_X14Y37 OMUX_S0 -> S2BEG0 , 
  pip INT_X14Y37 OMUX_S0 -> S6BEG0 , 
  pip INT_X14Y38 OMUX9 -> IMUX_B22 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  pip INT_X15Y39 OMUX_EN8 -> E2BEG0 , 
  pip INT_X16Y29 S2MID8 -> IMUX_B15 , 
  pip INT_X16Y30 E2END9 -> E2BEG7 , 
  pip INT_X16Y30 E2END9 -> S2BEG8 , 
  pip INT_X16Y33 E2END1 -> IMUX_B8 , 
  pip INT_X17Y39 E2END0 -> E2BEG0 , 
  pip INT_X18Y30 E2END7 -> E2BEG5 , 
  pip INT_X19Y38 E2END_S0 -> N2BEG9 , 
  pip INT_X19Y40 N2END9 -> IMUX_B15 , 
  pip INT_X20Y30 E2END5 -> E2BEG3 , 
  pip INT_X22Y30 E2END3 -> E2BEG3 , 
  pip INT_X23Y30 E2MID3 -> IMUX_B29 , 
  pip INT_X8Y32 W2END8 -> IMUX_B23 , 
  pip INT_X8Y32 W2END8 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd1-In47" , 
  outpin "iSlice__449__" Y ,
  inpin "iSlice__323__" F1 ,
  pip CLB_X14Y34 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X14Y37 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X14Y34 BEST_LOGIC_OUTS4 -> OMUX15 , 
  pip INT_X14Y35 OMUX_N15 -> N2BEG9 , 
  pip INT_X14Y37 N2END9 -> IMUX_B11 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd2" , 
  outpin "iSlice__198__" XQ ,
  inpin "iSlice__198__" F3 ,
  inpin "iSlice__293__" F3 ,
  inpin "iSlice__308__" F3 ,
  inpin "iSlice__338__" G3 ,
  inpin "iSlice__345__" F4 ,
  inpin "iSlice__448__" G1 ,
  inpin "iSlice__449__" G1 ,
  inpin "iSlice__464__" F3 ,
  inpin "iSlice__465__" F3 ,
  inpin "iSlice__466__" G3 ,
  inpin "iSlice__486__" G1 ,
  inpin "iSlice__487__" F2 ,
  inpin "iSlice__58__" BX ,
  inpin "iSlice__75__" F1 ,
  inpin "iSlice__75__" G1 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE2BEG9 -> CLB_BUFFER_E2BEG9 , 
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_X11Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X11Y35 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X12Y39 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y26 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X14Y34 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y35 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y38 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X16Y29 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X16Y33 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X18Y30 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X23Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y33 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y32 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X11Y30 S2MID7 -> IMUX_B22 , 
  pip INT_X11Y31 E2END8 -> S2BEG7 , 
  pip INT_X11Y35 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X11Y35 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y35 W2END3 -> BYP_INT_B6 , 
  pip INT_X12Y39 W2MID5 -> IMUX_B22 , 
  pip INT_X13Y35 W2END1 -> W2BEG3 , 
  pip INT_X13Y37 OMUX_SW5 -> W6BEG9 , 
  pip INT_X13Y39 OMUX_WN14 -> W2BEG5 , 
  pip INT_X14Y26 BYP_BOUNCE5 -> IMUX_B26 , 
  pip INT_X14Y26 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y26 W2MID9 -> BYP_INT_B5 , 
  pip INT_X14Y26 W2MID9 -> IMUX_B7 , 
  pip INT_X14Y33 S2END8 -> E2BEG6 , 
  pip INT_X14Y34 S2MID8 -> IMUX_B3 , 
  pip INT_X14Y35 S2END8 -> S2BEG8 , 
  pip INT_X14Y35 W2MID1 -> BYP_INT_B0 , 
  pip INT_X14Y37 OMUX_S5 -> S2BEG8 , 
  pip INT_X14Y38 BOUNCE1 -> IMUX_B9 , 
  pip INT_X14Y38 OMUX5 -> BOUNCE1 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS0 -> OMUX14 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X15Y26 S2MID9 -> W2BEG9 , 
  pip INT_X15Y27 S2END9 -> S2BEG9 , 
  pip INT_X15Y29 S2END_S1 -> E2BEG9 , 
  pip INT_X15Y29 S2END_S1 -> S2BEG9 , 
  pip INT_X15Y32 S6END1 -> S2BEG1 , 
  pip INT_X15Y35 S6MID1 -> W2BEG1 , 
  pip INT_X15Y38 OMUX_E2 -> S6BEG1 , 
  pip INT_X16Y29 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X16Y29 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X16Y29 E2MID9 -> BYP_INT_B7 , 
  pip INT_X16Y33 E2END6 -> IMUX_B10 , 
  pip INT_X17Y29 E2END9 -> E2BEG7 , 
  pip INT_X18Y29 E2MID7 -> N2BEG7 , 
  pip INT_X18Y30 BYP_BOUNCE5 -> IMUX_B26 , 
  pip INT_X18Y30 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X18Y30 N2MID7 -> BYP_INT_B5 , 
  pip INT_X19Y29 E2END7 -> E2BEG7 , 
  pip INT_X21Y29 E2END7 -> E2BEG7 , 
  pip INT_X23Y29 E2END7 -> N2BEG6 , 
  pip INT_X23Y30 N2MID6 -> IMUX_B30 , 
  pip INT_X23Y31 N2END6 -> N2BEG8 , 
  pip INT_X23Y33 N2END8 -> IMUX_B3 , 
  pip INT_X7Y32 S6END1 -> E2BEG0 , 
  pip INT_X7Y38 W6END_N9 -> S6BEG1 , 
  pip INT_X8Y32 E2MID0 -> IMUX_B20 , 
  pip INT_X8Y32 E2MID0 -> IMUX_B28 , 
  pip INT_X9Y31 E2END_S0 -> E2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3" , 
  outpin "iSlice__199__" YQ ,
  inpin "iSlice__293__" F2 ,
  inpin "iSlice__323__" F2 ,
  inpin "iSlice__327__" F2 ,
  inpin "iSlice__336__" F2 ,
  inpin "iSlice__345__" F3 ,
  inpin "iSlice__346__" F4 ,
  inpin "iSlice__346__" G4 ,
  inpin "iSlice__353__" G2 ,
  inpin "iSlice__419__" G2 ,
  inpin "iSlice__421__" G2 ,
  inpin "iSlice__423__" G4 ,
  inpin "iSlice__449__" F4 ,
  inpin "iSlice__449__" G3 ,
  inpin "iSlice__464__" F1 ,
  inpin "iSlice__465__" F2 ,
  inpin "iSlice__466__" G4 ,
  inpin "iSlice__486__" G4 ,
  inpin "iSlice__487__" F1 ,
  inpin "iSlice__75__" F3 ,
  inpin "iSlice__75__" G3 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_BUFFER_X15Y34 CLB_BUFFER_W2MID3 -> CLB_BUFFER_IW2MID3 , 
  pip CLB_BUFFER_X15Y37 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_X11Y35 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X12Y39 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X13Y27 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X13Y30 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y26 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y27 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y34 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y34 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y34 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y37 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y38 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y29 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X16Y33 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X16Y33 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X19Y40 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X23Y30 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X23Y33 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X8Y32 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X11Y34 E6END5 -> N2BEG5 , 
  pip INT_X11Y35 N2MID5 -> IMUX_B30 , 
  pip INT_X12Y37 W2END7 -> N2BEG9 , 
  pip INT_X12Y39 N2END9 -> IMUX_B23 , 
  pip INT_X13Y27 W2MID5 -> IMUX_B6 , 
  pip INT_X13Y30 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X13Y30 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X13Y30 W2MID3 -> BYP_INT_B6 , 
  pip INT_X14Y26 S2END3 -> IMUX_B25 , 
  pip INT_X14Y27 W2END5 -> IMUX_B6 , 
  pip INT_X14Y27 W2END5 -> W2BEG5 , 
  pip INT_X14Y28 S2END3 -> S2BEG3 , 
  pip INT_X14Y30 S2END3 -> S2BEG3 , 
  pip INT_X14Y30 S2END5 -> W2BEG3 , 
  pip INT_X14Y32 S2END5 -> S2BEG3 , 
  pip INT_X14Y32 S2END5 -> S2BEG5 , 
  pip INT_X14Y34 BYP_BOUNCE4 -> IMUX_B8 , 
  pip INT_X14Y34 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y34 W2END3 -> BYP_INT_B4 , 
  pip INT_X14Y34 W2END3 -> IMUX_B1 , 
  pip INT_X14Y34 W2END3 -> IMUX_B25 , 
  pip INT_X14Y34 W2END3 -> S2BEG5 , 
  pip INT_X14Y37 W2END5 -> IMUX_B10 , 
  pip INT_X14Y37 W2END5 -> N2BEG7 , 
  pip INT_X14Y37 W2END5 -> W2BEG7 , 
  pip INT_X14Y38 N2MID7 -> IMUX_B23 , 
  pip INT_X14Y38 N2MID7 -> IMUX_B31 , 
  pip INT_X16Y27 S2END7 -> W2BEG5 , 
  pip INT_X16Y29 S2END7 -> IMUX_B14 , 
  pip INT_X16Y29 S2END7 -> S2BEG7 , 
  pip INT_X16Y31 S2END9 -> S2BEG7 , 
  pip INT_X16Y33 OMUX_SW5 -> IMUX_B11 , 
  pip INT_X16Y33 OMUX_SW5 -> S2BEG9 , 
  pip INT_X16Y33 S2MID3 -> IMUX_B21 , 
  pip INT_X16Y34 OMUX_W6 -> S2BEG3 , 
  pip INT_X16Y34 OMUX_W6 -> W2BEG3 , 
  pip INT_X16Y35 OMUX_NW10 -> N2BEG4 , 
  pip INT_X16Y37 N2END4 -> W2BEG5 , 
  pip INT_X17Y33 OMUX_S4 -> E6BEG1 , 
  pip INT_X17Y34 OMUX4 -> LH0 , 
  pip INT_X17Y34 SECONDARY_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X17Y34 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X17Y34 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X17Y34 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X17Y34 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X18Y34 OMUX_E7 -> N6BEG4 , 
  pip INT_X18Y40 N6END4 -> E2BEG4 , 
  pip INT_X19Y40 BOUNCE2 -> IMUX_B14 , 
  pip INT_X19Y40 E2MID4 -> BOUNCE2 , 
  pip INT_X23Y30 S2MID1 -> IMUX_B28 , 
  pip INT_X23Y31 S2END1 -> S2BEG1 , 
  pip INT_X23Y33 E6END1 -> N2BEG1 , 
  pip INT_X23Y33 E6END1 -> S2BEG1 , 
  pip INT_X23Y33 N2BEG1 -> IMUX_B0 , 
  pip INT_X5Y34 LH12 -> E6BEG5 , 
  pip INT_X8Y32 S2END5 -> IMUX_B22 , 
  pip INT_X8Y32 S2END5 -> IMUX_B30 , 
  pip INT_X8Y34 E6MID5 -> S2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In33" , 
  outpin "iSlice__336__" X ,
  inpin "iSlice__199__" G1 ,
  pip CLB_BUFFER_X15Y34 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_X14Y34 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X17Y34 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X14Y34 BEST_LOGIC_OUTS2 -> E2BEG1 , 
  pip INT_X16Y34 E2END1 -> E2BEG1 , 
  pip INT_X17Y34 E2MID1 -> IMUX_B20 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In60" , 
  outpin "iSlice__58__" XMUX ,
  inpin "iSlice__448__" G2 ,
  pip CLB_X14Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y35 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip INT_X14Y26 W2MID5 -> IMUX_B6 , 
  pip INT_X14Y35 HALF_OMUX_BOT0 -> OMUX3 , 
  pip INT_X15Y26 S2END7 -> W2BEG5 , 
  pip INT_X15Y28 S6END7 -> S2BEG7 , 
  pip INT_X15Y34 OMUX_SE3 -> S6BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In7" , 
  outpin "iSlice__449__" X ,
  inpin "iSlice__199__" G3 ,
  pip CLB_BUFFER_X15Y34 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_X14Y34 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X17Y34 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X14Y34 BEST_LOGIC_OUTS0 -> E2BEG6 , 
  pip INT_X16Y34 E2END6 -> E2BEG6 , 
  pip INT_X17Y34 E2MID6 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In75" , 
  outpin "iSlice__353__" Y ,
  inpin "iSlice__448__" G4 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_W2MID1 -> CLB_BUFFER_IW2MID1 , 
  pip CLB_X14Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X16Y33 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X14Y26 W2END1 -> IMUX_B4 , 
  pip INT_X16Y26 S6END2 -> W2BEG1 , 
  pip INT_X16Y32 OMUX_S4 -> S6BEG2 , 
  pip INT_X16Y33 BEST_LOGIC_OUTS7 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_FSM_FFd3-In79" , 
  outpin "iSlice__448__" Y ,
  inpin "iSlice__199__" G2 ,
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_X14Y26 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X17Y34 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X15Y27 OMUX_NE12 -> N6BEG5 , 
  pip INT_X15Y33 N6END5 -> E2BEG5 , 
  pip INT_X17Y33 E2END5 -> N2BEG4 , 
  pip INT_X17Y34 N2MID4 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_cmp_eq0000" , 
  outpin "iSlice__484__" X ,
  inpin "iSlice__346__" F1 ,
  inpin "iSlice__423__" G1 ,
  inpin "iSlice__449__" G2 ,
  inpin "iSlice__58__" F2 ,
  pip CLB_X11Y24 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X13Y30 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X14Y34 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X14Y35 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X11Y24 BEST_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X12Y25 OMUX_NE12 -> N6BEG5 , 
  pip INT_X12Y31 N6END5 -> E2BEG5 , 
  pip INT_X12Y35 W2END7 -> N2BEG9 , 
  pip INT_X12Y38 N2END_N9 -> E2BEG0 , 
  pip INT_X13Y30 BYP_BOUNCE1 -> IMUX_B16 , 
  pip INT_X13Y30 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X13Y30 S2MID5 -> BYP_INT_B1 , 
  pip INT_X13Y31 E2MID5 -> S2BEG5 , 
  pip INT_X14Y31 E2END5 -> N2BEG4 , 
  pip INT_X14Y33 N2END4 -> N2BEG6 , 
  pip INT_X14Y34 N2MID6 -> IMUX_B2 , 
  pip INT_X14Y35 N2END6 -> IMUX_B10 , 
  pip INT_X14Y35 N2END6 -> W2BEG7 , 
  pip INT_X14Y38 E2END0 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_cmp_eq0001" , 
  outpin "iSlice__275__" X ,
  inpin "iSlice__327__" F3 ,
  inpin "iSlice__338__" G4 ,
  inpin "iSlice__421__" G1 ,
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE6B3 -> CLB_BUFFER_E6B3 , 
  pip CLB_X11Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X12Y34 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X13Y27 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X19Y40 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X11Y30 W2MID8 -> IMUX_B23 , 
  pip INT_X12Y27 S6END_S0 -> E2BEG9 , 
  pip INT_X12Y30 S2END_S0 -> W2BEG8 , 
  pip INT_X12Y33 OMUX_S0 -> S2BEG0 , 
  pip INT_X12Y34 BEST_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X12Y34 BEST_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X12Y34 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  pip INT_X13Y27 E2MID9 -> IMUX_B7 , 
  pip INT_X13Y35 OMUX_NE12 -> N6BEG2 , 
  pip INT_X13Y41 N6END2 -> E6BEG3 , 
  pip INT_X19Y40 S2MID3 -> IMUX_B13 , 
  pip INT_X19Y41 E6END3 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U29/T_state_cmp_eq0002" , 
  outpin "iSlice__448__" X ,
  inpin "iSlice__327__" F4 ,
  inpin "iSlice__338__" G1 ,
  inpin "iSlice__421__" G4 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_IE6A1 -> CLB_BUFFER_E6A1 , 
  pip CLB_X11Y30 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y27 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y26 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X19Y40 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X11Y30 W2MID0 -> IMUX_B20 , 
  pip INT_X12Y30 W2END_N8 -> W2BEG0 , 
  pip INT_X13Y27 OMUX_NW10 -> IMUX_B4 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS1 -> N6BEG8 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X14Y29 N6MID8 -> W2BEG8 , 
  pip INT_X14Y33 N6END_N8 -> N6BEG0 , 
  pip INT_X14Y39 N6END0 -> E6BEG1 , 
  pip INT_X19Y39 W2MID1 -> N2BEG1 , 
  pip INT_X19Y40 N2MID1 -> IMUX_B12 , 
  pip INT_X20Y39 E6END1 -> W2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<0>" , 
  outpin "iSlice__201__" YQ ,
  inpin "iSlice__487__" F3 ,
  inpin "iSlice__75__" F2 ,
  inpin "iSlice__75__" G2 ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_IE6D2 -> CLB_BUFFER_E6D2 , 
  pip CLB_X16Y33 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X8Y32 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y32 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y31 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X10Y32 OMUX_NE12 -> E6BEG2 , 
  pip INT_X16Y32 E6END2 -> N2BEG2 , 
  pip INT_X16Y33 N2MID2 -> IMUX_B9 , 
  pip INT_X8Y32 W2MID4 -> IMUX_B21 , 
  pip INT_X8Y32 W2MID4 -> IMUX_B29 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X9Y32 OMUX_N12 -> W2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<1>" , 
  outpin "iSlice__201__" XQ ,
  inpin "iSlice__201__" G4 ,
  pip CLB_X9Y31 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y31 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X9Y31 OMUX2 -> IMUX_B4 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<2>" , 
  outpin "iSlice__202__" YQ ,
  inpin "iSlice__201__" F2 ,
  pip CLB_X9Y30 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y31 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X9Y30 SECONDARY_LOGIC_OUTS7 -> OMUX11 , 
  pip INT_X9Y31 OMUX_N11 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<3>" , 
  outpin "iSlice__202__" XQ ,
  inpin "iSlice__202__" G4 ,
  pip CLB_X9Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y30 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X9Y30 OMUX13 -> IMUX_B23 , 
  pip INT_X9Y30 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<4>" , 
  outpin "iSlice__203__" YQ ,
  inpin "iSlice__202__" F2 ,
  pip CLB_X8Y29 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X8Y29 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X9Y30 OMUX_NE12 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<5>" , 
  outpin "iSlice__203__" XQ ,
  inpin "iSlice__203__" G4 ,
  pip CLB_X8Y29 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X8Y29 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X8Y29 OMUX13 -> IMUX_B23 , 
  pip INT_X8Y29 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<6>" , 
  outpin "iSlice__207__" YQ ,
  inpin "iSlice__203__" F1 ,
  pip CLB_X8Y29 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X8Y29 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X8Y29 OMUX2 -> IMUX_B28 , 
  pip INT_X8Y29 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ<7>" , 
  outpin "iSlice__207__" XQ ,
  inpin "iSlice__207__" G2 ,
  pip CLB_X8Y29 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X8Y29 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X8Y29 OMUX9 -> IMUX_B6 , 
  pip INT_X8Y29 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U29/U2/iQ_not0001" , 
  outpin "iSlice__423__" Y ,
  inpin "iSlice__201__" CE ,
  inpin "iSlice__202__" CE ,
  inpin "iSlice__203__" CE ,
  inpin "iSlice__207__" CE ,
  pip CLB_X13Y30 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X8Y29 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X8Y29 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y30 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y31 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X10Y29 S2MID9 -> W2BEG9 , 
  pip INT_X10Y30 W2MID9 -> S2BEG9 , 
  pip INT_X11Y30 W2END7 -> W2BEG7 , 
  pip INT_X11Y30 W2END7 -> W2BEG9 , 
  pip INT_X13Y30 BEST_LOGIC_OUTS6 -> W2BEG7 , 
  pip INT_X8Y29 W2END9 -> CE_B1 , 
  pip INT_X8Y29 W2END9 -> CE_B3 , 
  pip INT_X9Y30 W2END7 -> N2BEG9 , 
  pip INT_X9Y30 W2END9 -> CE_B3 , 
  pip INT_X9Y31 N2MID9 -> CE_B1 , 
  ;
net "uart_wrapper/cmp_uart/U29/U4/parity" , 
  outpin "iSlice__683__" XQ ,
  inpin "iSlice__486__" G3 ,
  inpin "iSlice__75__" BX ,
  pip CLB_BUFFER_X15Y31 CLB_BUFFER_IE6BEG5 -> CLB_BUFFER_E6BEG5 , 
  pip CLB_X23Y33 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y30 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X8Y32 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X15Y31 E6END5 -> E6BEG5 , 
  pip INT_X21Y31 E6END5 -> E2BEG5 , 
  pip INT_X23Y31 E2END5 -> N2BEG4 , 
  pip INT_X23Y33 N2END4 -> IMUX_B1 , 
  pip INT_X8Y30 SECONDARY_LOGIC_OUTS0 -> OMUX11 , 
  pip INT_X8Y30 SECONDARY_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X8Y31 OMUX_N11 -> N2BEG7 , 
  pip INT_X8Y32 N2MID7 -> BYP_INT_B7 , 
  pip INT_X9Y31 OMUX_NE12 -> E6BEG5 , 
  ;
net "uart_wrapper/cmp_uart/U29/U4/parity_mux0000" , 
  outpin "iSlice__75__" XMUX ,
  inpin "iSlice__683__" BX ,
  pip CLB_X8Y30 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X8Y32 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X8Y30 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X8Y30 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X8Y30 S2END7 -> BYP_INT_B1 , 
  pip INT_X8Y32 HALF_OMUX_TOP1 -> OMUX11 , 
  pip INT_X8Y32 OMUX11 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U29/U4/parity_not0001" , 
  outpin "iSlice__465__" X ,
  inpin "iSlice__683__" CE ,
  pip CLB_X14Y26 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X8Y30 CE_B0_INT -> CE_PINWIRE0 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS2 -> W6BEG3 , 
  pip INT_X8Y26 W6END3 -> N2BEG4 , 
  pip INT_X8Y28 N2END4 -> N2BEG6 , 
  pip INT_X8Y30 E2BEG7 -> CE_B0 , 
  pip INT_X8Y30 N2END6 -> E2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U29/dCLK_LD" , 
  outpin "iSlice__422__" X ,
  inpin "iSlice__204__" F1 ,
  inpin "iSlice__204__" G1 ,
  inpin "iSlice__205__" F4 ,
  inpin "iSlice__205__" G4 ,
  inpin "iSlice__419__" G1 ,
  inpin "iSlice__430__" G4 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W2MID8 -> CLB_BUFFER_IW2MID8 , 
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_W6END7 -> CLB_BUFFER_IW6END7 , 
  pip CLB_X14Y27 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y27 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y27 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y27 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X14Y33 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X21Y33 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X14Y27 W2END8 -> IMUX_B11 , 
  pip INT_X14Y27 W2END8 -> IMUX_B19 , 
  pip INT_X14Y27 W2END8 -> IMUX_B27 , 
  pip INT_X14Y27 W2END8 -> IMUX_B3 , 
  pip INT_X14Y27 W2END8 -> IMUX_B7 , 
  pip INT_X14Y33 W2MID7 -> IMUX_B23 , 
  pip INT_X15Y33 W6END7 -> W2BEG7 , 
  pip INT_X16Y27 W2END6 -> W2BEG8 , 
  pip INT_X18Y27 S6END7 -> W2BEG6 , 
  pip INT_X18Y33 W6MID7 -> S6BEG7 , 
  pip INT_X21Y33 BEST_LOGIC_OUTS1 -> W6BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U29/sTX" , 
  outpin "iSlice__199__" XQ ,
  inpin "iSlice__273__" G4 ,
  inpin "uart_dout_o" O ,
  pip CLB_X17Y34 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X23Y40 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X17Y34 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X18Y35 OMUX_NE12 -> E6BEG2 , 
  pip INT_X23Y40 W2MID1 -> IMUX_B4 , 
  pip INT_X24Y35 E6END2 -> N6BEG1 , 
  pip INT_X24Y40 S2MID1 -> E2BEG1 , 
  pip INT_X24Y40 S2MID1 -> W2BEG1 , 
  pip INT_X24Y41 N6END1 -> S2BEG1 , 
  pip INT_X26Y40 E2END1 -> E2BEG1 , 
  pip INT_X28Y40 E2END1 -> E2BEG1 , 
  pip INT_X30Y40 E2END1 -> N2BEG0 , 
  pip INT_X30Y42 N2END0 -> IMUX_B28 , 
  pip IOIS_NC_X30Y42 IMUX_B28_INT -> IOIS_O11 , 
  pip IOIS_NC_X30Y42 IOIS_O11 -> IOIS_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_NC_X30Y42_OLOGIC_X2Y84" D1 -> OQ
  pip IOIS_NC_X30Y42 IOIS_O_PINWIRE1 -> IOIS_O1 , 
  ;
net "uart_wrapper/cmp_uart/U29/sTX_and000017" , 
  outpin "iSlice__487__" X ,
  inpin "iSlice__199__" F4 ,
  pip CLB_X16Y33 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X17Y34 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X16Y33 BEST_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X17Y34 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X17Y34 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X17Y34 OMUX_NE12 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart/U29/sTX_and000033" , 
  outpin "iSlice__486__" Y ,
  inpin "iSlice__199__" F1 ,
  pip CLB_X17Y34 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X23Y33 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X17Y33 W6END0 -> N2BEG1 , 
  pip INT_X17Y34 N2MID1 -> IMUX_B28 , 
  pip INT_X23Y33 BEST_LOGIC_OUTS4 -> W6BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ<0>" , 
  outpin "iSlice__204__" YQ ,
  inpin "iDsp__1__" C0 ,
  inpin "iSlice__448__" F1 ,
  inpin "iSlice__465__" G4 ,
  pip CLB_X14Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y26 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y27 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip DSP_X10Y24 IMUX_B16_INT0 -> DSP48_1_C0 , 
  pip INT_X10Y24 S2MID1 -> IMUX_B16 , 
  pip INT_X10Y25 S2END3 -> S2BEG1 , 
  pip INT_X10Y27 W6MID3 -> S2BEG3 , 
  pip INT_X13Y27 OMUX_W6 -> W6BEG3 , 
  pip INT_X14Y26 OMUX_S5 -> IMUX_B15 , 
  pip INT_X14Y26 OMUX_S5 -> IMUX_B19 , 
  pip INT_X14Y27 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X14Y27 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ<1>" , 
  outpin "iSlice__204__" XQ ,
  inpin "iDsp__1__" C1 ,
  inpin "iSlice__448__" F4 ,
  inpin "iSlice__465__" G1 ,
  pip CLB_X14Y26 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y26 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X14Y27 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y24 IMUX_B17_INT0 -> DSP48_1_C1 , 
  pip INT_X10Y24 S2END4 -> IMUX_B17 , 
  pip INT_X10Y26 W2END2 -> S2BEG4 , 
  pip INT_X12Y26 W2END0 -> W2BEG2 , 
  pip INT_X14Y26 OMUX_S0 -> IMUX_B12 , 
  pip INT_X14Y26 OMUX_S0 -> IMUX_B16 , 
  pip INT_X14Y26 OMUX_S0 -> W2BEG0 , 
  pip INT_X14Y27 SECONDARY_LOGIC_OUTS0 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ<2>" , 
  outpin "iSlice__205__" YQ ,
  inpin "iDsp__1__" C2 ,
  inpin "iSlice__448__" F3 ,
  inpin "iSlice__465__" G2 ,
  pip CLB_X14Y26 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X14Y26 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y27 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip DSP_X10Y24 IMUX_B18_INT0 -> DSP48_1_C2 , 
  pip INT_X10Y24 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X10Y24 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X10Y24 W2END9 -> BYP_INT_B5 , 
  pip INT_X12Y24 W2END9 -> W2BEG9 , 
  pip INT_X14Y24 S2END_S1 -> W2BEG9 , 
  pip INT_X14Y26 OMUX_S4 -> IMUX_B13 , 
  pip INT_X14Y26 OMUX_S4 -> IMUX_B17 , 
  pip INT_X14Y27 OMUX2 -> S2BEG1 , 
  pip INT_X14Y27 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X14Y27 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ<3>" , 
  outpin "iSlice__205__" XQ ,
  inpin "iDsp__1__" C3 ,
  inpin "iSlice__448__" F2 ,
  inpin "iSlice__465__" G3 ,
  pip CLB_X14Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y26 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y27 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip DSP_X10Y24 IMUX_B19_INT0 -> DSP48_1_C3 , 
  pip INT_X10Y24 S2END9 -> IMUX_B19 , 
  pip INT_X10Y26 W2END7 -> S2BEG9 , 
  pip INT_X12Y26 W2END5 -> W2BEG7 , 
  pip INT_X14Y26 OMUX_S3 -> IMUX_B14 , 
  pip INT_X14Y26 OMUX_S3 -> IMUX_B18 , 
  pip INT_X14Y26 OMUX_S3 -> W2BEG5 , 
  pip INT_X14Y27 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ_addsub0000<0>" , 
  outpin "iDsp__1__" P0 ,
  inpin "iSlice__204__" G2 ,
  pip CLB_X14Y27 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y24 DSP48_1_P0 -> HALF_OMUX_TOP0_INT0 , 
  pip INT_X10Y24 HALF_OMUX_TOP0 -> OMUX12 , 
  pip INT_X11Y25 OMUX_NE12 -> E6BEG5 , 
  pip INT_X14Y25 E6MID5 -> N2BEG5 , 
  pip INT_X14Y27 N2END5 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ_addsub0000<1>" , 
  outpin "iDsp__1__" P1 ,
  inpin "iSlice__204__" F4 ,
  pip CLB_X14Y27 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip DSP_X10Y24 DSP48_1_P1 -> HALF_OMUX_TOP1_INT0 , 
  pip INT_X10Y24 HALF_OMUX_TOP1 -> OMUX8 , 
  pip INT_X11Y25 OMUX_EN8 -> E6BEG0 , 
  pip INT_X14Y25 E6MID0 -> N2BEG0 , 
  pip INT_X14Y27 N2END0 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ_addsub0000<2>" , 
  outpin "iDsp__1__" P2 ,
  inpin "iSlice__205__" G1 ,
  pip CLB_X14Y27 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip DSP_X10Y24 DSP48_1_P2 -> HALF_OMUX_TOP2_INT0 , 
  pip INT_X10Y24 HALF_OMUX_TOP2 -> OMUX11 , 
  pip INT_X10Y25 OMUX_N11 -> E2BEG7 , 
  pip INT_X12Y25 E2END7 -> E2BEG5 , 
  pip INT_X14Y25 E2END5 -> N2BEG4 , 
  pip INT_X14Y27 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X14Y27 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y27 N2END4 -> BYP_INT_B4 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ_addsub0000<3>" , 
  outpin "iDsp__1__" P3 ,
  inpin "iSlice__205__" F1 ,
  pip CLB_X14Y27 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip DSP_X10Y24 DSP48_1_P3 -> HALF_OMUX_TOP3_INT0 , 
  pip INT_X10Y24 HALF_OMUX_TOP3 -> OMUX10 , 
  pip INT_X10Y25 OMUX_N10 -> E6BEG1 , 
  pip INT_X13Y25 E6MID1 -> N2BEG1 , 
  pip INT_X13Y27 N2END1 -> E2BEG2 , 
  pip INT_X14Y27 E2MID2 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ_cmp_eq0000" , 
  outpin "iSlice__465__" Y ,
  inpin "iSlice__198__" G3 ,
  inpin "iSlice__204__" F2 ,
  inpin "iSlice__204__" G4 ,
  inpin "iSlice__205__" F3 ,
  inpin "iSlice__205__" G3 ,
  inpin "iSlice__308__" F2 ,
  inpin "iSlice__336__" F3 ,
  inpin "iSlice__346__" F2 ,
  inpin "iSlice__346__" G2 ,
  inpin "iSlice__353__" G3 ,
  inpin "iSlice__426__" G1 ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_X14Y26 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X14Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y27 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y27 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y34 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y38 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y38 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X16Y33 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X18Y30 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS6 -> N6BEG7 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS6 -> OMUX11 , 
  pip INT_X14Y27 BYP_BOUNCE1 -> IMUX_B0 , 
  pip INT_X14Y27 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y27 OMUX_N11 -> BYP_INT_B1 , 
  pip INT_X14Y27 OMUX_N11 -> IMUX_B10 , 
  pip INT_X14Y27 OMUX_N11 -> IMUX_B18 , 
  pip INT_X14Y27 OMUX_N11 -> IMUX_B26 , 
  pip INT_X14Y27 OMUX_N11 -> N2BEG7 , 
  pip INT_X14Y28 N2MID7 -> IMUX_B3 , 
  pip INT_X14Y32 N6END7 -> E2BEG7 , 
  pip INT_X14Y32 N6END7 -> N2BEG7 , 
  pip INT_X14Y32 N6END7 -> N6BEG9 , 
  pip INT_X14Y34 BYP_BOUNCE5 -> IMUX_B26 , 
  pip INT_X14Y34 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y34 N2END7 -> BYP_INT_B5 , 
  pip INT_X14Y38 BYP_BOUNCE7 -> IMUX_B1 , 
  pip INT_X14Y38 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X14Y38 BYP_BOUNCE7 -> IMUX_B29 , 
  pip INT_X14Y38 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y38 E2BEG9 -> BYP_INT_B7 , 
  pip INT_X14Y38 N6END9 -> E2BEG9 , 
  pip INT_X16Y32 E2END7 -> E2BEG5 , 
  pip INT_X16Y32 E2END7 -> N2BEG6 , 
  pip INT_X16Y33 N2MID6 -> IMUX_B22 , 
  pip INT_X18Y30 S2END4 -> IMUX_B25 , 
  pip INT_X18Y32 E2END5 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U29/u1/iQ_not0002" , 
  outpin "iSlice__430__" Y ,
  inpin "iSlice__204__" CE ,
  inpin "iSlice__205__" CE ,
  pip CLB_X14Y27 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X14Y27 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X14Y33 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X14Y27 S2END8 -> CE_B0 , 
  pip INT_X14Y27 S2END8 -> CE_B2 , 
  pip INT_X14Y29 S2END8 -> S2BEG8 , 
  pip INT_X14Y31 S2END8 -> S2BEG8 , 
  pip INT_X14Y33 BEST_LOGIC_OUTS7 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ<0>" , 
  outpin "iSlice__206__" YQ ,
  inpin "iDsp__5__" C0 ,
  inpin "iSlice__406__" G4 ,
  inpin "iSlice__433__" F3 ,
  inpin "iSlice__484__" F1 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_IE2BEG6 -> CLB_BUFFER_E2BEG6 , 
  pip CLB_X11Y23 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X11Y24 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y24 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X17Y27 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip DSP_X10Y16 IMUX_B16_INT0 -> DSP48_0_C0 , 
  pip INT_X10Y16 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X10Y16 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X10Y16 S2MID4 -> BYP_INT_B4 , 
  pip INT_X10Y17 W6MID4 -> S2BEG4 , 
  pip INT_X11Y23 S2MID1 -> IMUX_B4 , 
  pip INT_X11Y24 N2BEG1 -> IMUX_B28 , 
  pip INT_X11Y24 W2END_N9 -> N2BEG1 , 
  pip INT_X11Y24 W2END_N9 -> S2BEG1 , 
  pip INT_X13Y17 S6END6 -> W6BEG4 , 
  pip INT_X13Y23 OMUX_SW5 -> S6BEG6 , 
  pip INT_X13Y23 OMUX_SW5 -> W2BEG9 , 
  pip INT_X14Y24 SECONDARY_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X14Y24 SECONDARY_LOGIC_OUTS6 -> OMUX5 , 
  pip INT_X15Y25 OMUX_NE12 -> N2BEG5 , 
  pip INT_X15Y27 N2END5 -> E2BEG6 , 
  pip INT_X17Y27 E2END6 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ<1>" , 
  outpin "iSlice__206__" XQ ,
  inpin "iDsp__5__" C1 ,
  inpin "iSlice__406__" G1 ,
  inpin "iSlice__433__" F1 ,
  inpin "iSlice__484__" F4 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_IE2BEG1 -> CLB_BUFFER_E2BEG1 , 
  pip CLB_X11Y23 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X11Y24 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y24 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X17Y27 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip DSP_X10Y16 IMUX_B17_INT0 -> DSP48_0_C1 , 
  pip INT_X10Y16 W2MID4 -> IMUX_B17 , 
  pip INT_X11Y16 W2END4 -> W2BEG4 , 
  pip INT_X11Y23 W2END7 -> IMUX_B7 , 
  pip INT_X11Y23 W2END7 -> N2BEG9 , 
  pip INT_X11Y24 N2MID9 -> IMUX_B31 , 
  pip INT_X13Y16 S2MID4 -> W2BEG4 , 
  pip INT_X13Y17 S6END4 -> S2BEG4 , 
  pip INT_X13Y23 OMUX_WS1 -> S6BEG4 , 
  pip INT_X13Y23 OMUX_WS1 -> W2BEG7 , 
  pip INT_X14Y24 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  pip INT_X14Y24 SECONDARY_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X15Y25 OMUX_EN8 -> N2BEG0 , 
  pip INT_X15Y27 N2END0 -> E2BEG1 , 
  pip INT_X17Y27 E2END1 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ<2>" , 
  outpin "iSlice__208__" YQ ,
  inpin "iDsp__5__" C2 ,
  inpin "iSlice__406__" G3 ,
  inpin "iSlice__435__" G4 ,
  inpin "iSlice__484__" F3 ,
  pip CLB_X11Y23 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X11Y24 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y23 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X14Y25 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip DSP_X10Y16 IMUX_B18_INT0 -> DSP48_0_C2 , 
  pip INT_X10Y16 W2MID5 -> IMUX_B18 , 
  pip INT_X11Y16 W2END3 -> W2BEG5 , 
  pip INT_X11Y23 W2END3 -> IMUX_B5 , 
  pip INT_X11Y23 W2END3 -> N2BEG5 , 
  pip INT_X11Y24 N2MID5 -> IMUX_B30 , 
  pip INT_X13Y16 S2MID3 -> W2BEG3 , 
  pip INT_X13Y17 S6END3 -> S2BEG3 , 
  pip INT_X13Y23 OMUX_W6 -> S6BEG3 , 
  pip INT_X13Y23 OMUX_W6 -> W2BEG3 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X14Y24 OMUX_N13 -> N2BEG0 , 
  pip INT_X14Y25 N2MID0 -> IMUX_B0 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ<3>" , 
  outpin "iSlice__208__" XQ ,
  inpin "iDsp__5__" C3 ,
  inpin "iSlice__406__" G2 ,
  inpin "iSlice__435__" G2 ,
  inpin "iSlice__484__" F2 ,
  pip CLB_X11Y23 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X11Y24 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y23 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X14Y25 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y16 IMUX_B19_INT0 -> DSP48_0_C3 , 
  pip INT_X10Y16 W2MID8 -> IMUX_B19 , 
  pip INT_X11Y16 W2END8 -> W2BEG8 , 
  pip INT_X11Y23 W2END6 -> IMUX_B6 , 
  pip INT_X11Y24 W2END3 -> IMUX_B29 , 
  pip INT_X13Y16 S6END9 -> W2BEG8 , 
  pip INT_X13Y22 OMUX_SW5 -> S6BEG9 , 
  pip INT_X13Y23 OMUX_W9 -> W2BEG6 , 
  pip INT_X13Y24 OMUX_NW10 -> W2BEG3 , 
  pip INT_X14Y23 OMUX9 -> N2BEG6 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  pip INT_X14Y25 N2END6 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ_addsub0000<0>" , 
  outpin "iDsp__5__" P0 ,
  inpin "iSlice__206__" G1 ,
  pip CLB_X14Y24 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip DSP_X10Y16 DSP48_0_P0 -> HALF_OMUX_TOP4_INT0 , 
  pip INT_X10Y16 HALF_OMUX_TOP4 -> OMUX12 , 
  pip INT_X11Y17 OMUX_NE12 -> E6BEG5 , 
  pip INT_X14Y17 E6MID5 -> N6BEG5 , 
  pip INT_X14Y23 N6END5 -> N2BEG5 , 
  pip INT_X14Y24 BYP_BOUNCE1 -> IMUX_B16 , 
  pip INT_X14Y24 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y24 N2MID5 -> BYP_INT_B1 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ_addsub0000<1>" , 
  outpin "iDsp__5__" P1 ,
  inpin "iSlice__206__" F2 ,
  pip CLB_X14Y24 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip DSP_X10Y16 DSP48_0_P1 -> HALF_OMUX_TOP5_INT0 , 
  pip INT_X10Y16 HALF_OMUX_TOP5 -> OMUX8 , 
  pip INT_X11Y17 OMUX_EN8 -> N6BEG3 , 
  pip INT_X11Y23 N6END3 -> E6BEG4 , 
  pip INT_X14Y23 E6MID4 -> N2BEG4 , 
  pip INT_X14Y24 N2MID4 -> IMUX_B25 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ_addsub0000<2>" , 
  outpin "iDsp__5__" P2 ,
  inpin "iSlice__208__" G1 ,
  pip CLB_X14Y23 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip DSP_X10Y16 DSP48_0_P2 -> HALF_OMUX_TOP6_INT0 , 
  pip INT_X10Y16 HALF_OMUX_TOP6 -> OMUX13 , 
  pip INT_X11Y16 OMUX_E13 -> E6BEG8 , 
  pip INT_X14Y16 E6MID8 -> N6BEG8 , 
  pip INT_X14Y22 N6END8 -> N2BEG8 , 
  pip INT_X14Y23 N2MID8 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ_addsub0000<3>" , 
  outpin "iDsp__5__" P3 ,
  inpin "iSlice__208__" F1 ,
  pip CLB_X14Y23 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip DSP_X10Y16 DSP48_0_P3 -> HALF_OMUX_TOP7_INT0 , 
  pip INT_X10Y16 HALF_OMUX_TOP7 -> OMUX15 , 
  pip INT_X10Y17 OMUX_N15 -> E6BEG9 , 
  pip INT_X13Y17 E6MID9 -> N6BEG9 , 
  pip INT_X13Y23 N6END9 -> E2BEG9 , 
  pip INT_X14Y23 E2MID9 -> IMUX_B11 , 
  ;
net "uart_wrapper/cmp_uart/U29/u3/iQ_not0002" , 
  outpin "iSlice__464__" X ,
  inpin "iSlice__206__" CE ,
  inpin "iSlice__208__" CE ,
  pip CLB_BUFFER_X15Y23 CLB_BUFFER_W6B8 -> CLB_BUFFER_IW6B8 , 
  pip CLB_X14Y23 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X14Y24 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X23Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X14Y23 S2BEG8 -> CE_B0 , 
  pip INT_X14Y23 W6MID8 -> N2BEG8 , 
  pip INT_X14Y23 W6MID8 -> S2BEG8 , 
  pip INT_X14Y24 N2MID8 -> CE_B2 , 
  pip INT_X17Y23 W6END8 -> W6BEG8 , 
  pip INT_X23Y23 S6END_S0 -> W6BEG8 , 
  pip INT_X23Y30 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U2/iQ" , 
  outpin "iSlice__189__" XQ ,
  inpin "iSlice__189__" F2 ,
  inpin "iSlice__249__" F1 ,
  inpin "iSlice__281__" F3 ,
  inpin "iSlice__311__" F4 ,
  inpin "iSlice__328__" F1 ,
  inpin "iSlice__350__" F1 ,
  inpin "iSlice__83__" G4 ,
  inpin "iSlice__90__" G2 ,
  inpin "iSlice__94__" G2 ,
  pip CLB_X11Y46 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X12Y31 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X12Y43 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X13Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y39 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y44 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y45 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y45 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y44 OMUX_ES7 -> E2BEG5 , 
  pip INT_X10Y44 OMUX_ES7 -> E6BEG8 , 
  pip INT_X11Y44 E2MID5 -> N2BEG5 , 
  pip INT_X11Y46 BYP_BOUNCE3 -> IMUX_B27 , 
  pip INT_X11Y46 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X11Y46 N2END5 -> BYP_INT_B3 , 
  pip INT_X12Y31 W2MID8 -> IMUX_B11 , 
  pip INT_X12Y43 S2MID4 -> IMUX_B17 , 
  pip INT_X12Y43 S2MID4 -> IMUX_B21 , 
  pip INT_X12Y44 E2END5 -> E2BEG3 , 
  pip INT_X12Y44 E2END5 -> S2BEG4 , 
  pip INT_X13Y27 S2END8 -> E2BEG6 , 
  pip INT_X13Y29 S2END_S0 -> S2BEG8 , 
  pip INT_X13Y31 S2END_S0 -> W2BEG8 , 
  pip INT_X13Y32 S2END0 -> S2BEG0 , 
  pip INT_X13Y34 S2END2 -> S2BEG0 , 
  pip INT_X13Y36 S2END4 -> S2BEG2 , 
  pip INT_X13Y38 S2END6 -> S2BEG4 , 
  pip INT_X13Y40 S2END8 -> E2BEG6 , 
  pip INT_X13Y40 S2END8 -> S2BEG6 , 
  pip INT_X13Y41 S2MID8 -> IMUX_B23 , 
  pip INT_X13Y42 S2END8 -> S2BEG8 , 
  pip INT_X13Y44 E6MID8 -> S2BEG8 , 
  pip INT_X14Y26 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X14Y26 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y26 S2MID6 -> BYP_INT_B3 , 
  pip INT_X14Y27 E2MID6 -> S2BEG6 , 
  pip INT_X14Y39 S2MID6 -> IMUX_B30 , 
  pip INT_X14Y40 E2MID6 -> S2BEG6 , 
  pip INT_X14Y44 BYP_BOUNCE4 -> IMUX_B24 , 
  pip INT_X14Y44 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y44 E2END3 -> BYP_INT_B4 , 
  pip INT_X9Y45 OMUX9 -> IMUX_B10 , 
  pip INT_X9Y45 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X9Y45 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U2/iQ_not0001" , 
  outpin "iSlice__379__" X ,
  inpin "iSlice__189__" F4 ,
  pip CLB_X8Y44 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X9Y45 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X8Y44 BEST_LOGIC_OUTS0 -> OMUX8 , 
  pip INT_X9Y45 OMUX_EN8 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/U30/Q0" , 
  outpin "iSlice__588__" YQ ,
  inpin "iSlice__337__" F4 ,
  inpin "iSlice__350__" G3 ,
  inpin "iSlice__477__" F3 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_OMUX_W1 -> CLB_BUFFER_IOMUX_W1 , 
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_OMUX_W9 -> CLB_BUFFER_IOMUX_W9 , 
  pip CLB_X14Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X16Y30 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X16Y41 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X14Y26 W2MID4 -> IMUX_B1 , 
  pip INT_X14Y30 W2MID6 -> IMUX_B30 , 
  pip INT_X15Y26 S6MID4 -> W2BEG4 , 
  pip INT_X15Y29 OMUX_WS1 -> S6BEG4 , 
  pip INT_X15Y30 OMUX_W9 -> W2BEG6 , 
  pip INT_X16Y30 OMUX9 -> N6BEG8 , 
  pip INT_X16Y30 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X16Y30 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X16Y37 N6END_N8 -> N6BEG0 , 
  pip INT_X16Y41 S2END0 -> IMUX_B12 , 
  pip INT_X16Y43 N6END0 -> S2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U31/Mcount_add_RD12_bdd0" , 
  outpin "iSlice__502__" Y ,
  inpin "iSlice__209__" F1 ,
  inpin "iSlice__214__" G4 ,
  pip CLB_BUFFER_X15Y48 CLB_BUFFER_W2END6 -> CLB_BUFFER_IW2END6 , 
  pip CLB_X13Y48 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X18Y48 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X9Y47 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X11Y47 S2END2 -> W2BEG0 , 
  pip INT_X11Y49 W2END0 -> S2BEG2 , 
  pip INT_X13Y48 W2END8 -> IMUX_B15 , 
  pip INT_X13Y49 W2END_N8 -> W2BEG0 , 
  pip INT_X15Y48 W2END6 -> W2BEG8 , 
  pip INT_X17Y48 OMUX_W9 -> W2BEG6 , 
  pip INT_X18Y48 BEST_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X9Y47 W2END0 -> IMUX_B0 , 
  ;
net "uart_wrapper/cmp_uart/U31/Mcount_add_WR12_bdd0" , 
  outpin "iSlice__501__" X ,
  inpin "iSlice__211__" F3 ,
  inpin "iSlice__213__" G3 ,
  pip CLB_BUFFER_X15Y53 CLB_BUFFER_W2MID9 -> CLB_BUFFER_IW2MID9 , 
  pip CLB_X14Y52 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y53 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X19Y54 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X14Y52 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X14Y52 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y52 W2MID9 -> BYP_INT_B5 , 
  pip INT_X14Y53 BYP_BOUNCE5 -> IMUX_B30 , 
  pip INT_X14Y53 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y53 W2END9 -> BYP_INT_B5 , 
  pip INT_X15Y52 S2MID9 -> W2BEG9 , 
  pip INT_X15Y53 W2MID9 -> S2BEG9 , 
  pip INT_X16Y53 W2END9 -> W2BEG9 , 
  pip INT_X18Y53 OMUX_SW5 -> W2BEG9 , 
  pip INT_X19Y54 BEST_LOGIC_OUTS1 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD<0>" , 
  outpin "iSlice__209__" YQ ,
  inpin "iDsp__3__" C0 ,
  inpin "iSlice__0__" F1 ,
  inpin "iSlice__12__" F1 ,
  inpin "iSlice__1__" F1 ,
  inpin "iSlice__209__" G1 ,
  inpin "iSlice__210__" F4 ,
  inpin "iSlice__210__" G4 ,
  inpin "iSlice__2__" F1 ,
  inpin "iSlice__3__" F1 ,
  inpin "iSlice__4__" F1 ,
  inpin "iSlice__502__" G3 ,
  inpin "iSlice__5__" F1 ,
  inpin "iSlice__6__" F1 ,
  inpin "iSlice__7__" F1 ,
  inpin "iSlice__8__" F1 ,
  inpin "iSlice__9__" F1 ,
  pip CLB_BUFFER_X15Y48 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X13Y48 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X13Y48 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X14Y48 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y48 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y53 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y55 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X16Y56 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X18Y48 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X19Y49 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip DSP_X10Y48 IMUX_B16_INT0 -> DSP48_0_C0 , 
  pip INT_X10Y48 W2END1 -> IMUX_B16 , 
  pip INT_X12Y48 OMUX_W1 -> W2BEG1 , 
  pip INT_X13Y48 OMUX13 -> IMUX_B7 , 
  pip INT_X13Y48 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X13Y48 SECONDARY_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X14Y48 OMUX_E13 -> E2BEG8 , 
  pip INT_X14Y48 OMUX_E13 -> IMUX_B23 , 
  pip INT_X14Y48 OMUX_E13 -> IMUX_B31 , 
  pip INT_X14Y48 OMUX_E13 -> N6BEG8 , 
  pip INT_X14Y53 BYP_BOUNCE4 -> IMUX_B24 , 
  pip INT_X14Y53 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X14Y53 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y53 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y53 S2MID8 -> BYP_INT_B7 , 
  pip INT_X14Y54 N6END8 -> N2BEG8 , 
  pip INT_X14Y54 N6END8 -> S2BEG8 , 
  pip INT_X14Y55 N2MID8 -> IMUX_B11 , 
  pip INT_X14Y56 N2END8 -> IMUX_B11 , 
  pip INT_X16Y46 BYP_BOUNCE1 -> IMUX_B24 , 
  pip INT_X16Y46 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X16Y46 S2END7 -> BYP_INT_B1 , 
  pip INT_X16Y48 E2END8 -> E2BEG8 , 
  pip INT_X16Y48 E2END8 -> N2BEG7 , 
  pip INT_X16Y48 E2END8 -> S2BEG7 , 
  pip INT_X16Y50 N2END7 -> N2BEG7 , 
  pip INT_X16Y52 N2END7 -> N2BEG9 , 
  pip INT_X16Y54 N2END9 -> N2BEG9 , 
  pip INT_X16Y56 N2END9 -> IMUX_B11 , 
  pip INT_X17Y46 S2END8 -> E2BEG6 , 
  pip INT_X17Y47 BYP_BOUNCE1 -> IMUX_B24 , 
  pip INT_X17Y47 BYP_BOUNCE5 -> BYP_INT_B1 , 
  pip INT_X17Y47 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y47 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X17Y47 S2MID8 -> BYP_INT_B5 , 
  pip INT_X17Y48 E2MID8 -> S2BEG8 , 
  pip INT_X18Y46 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X18Y46 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X18Y46 E2MID6 -> BYP_INT_B3 , 
  pip INT_X18Y47 BYP_BOUNCE1 -> IMUX_B24 , 
  pip INT_X18Y47 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X18Y47 S2MID7 -> BYP_INT_B1 , 
  pip INT_X18Y48 BYP_BOUNCE7 -> IMUX_B5 , 
  pip INT_X18Y48 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X18Y48 E2END8 -> BYP_INT_B7 , 
  pip INT_X18Y48 E2END8 -> N2BEG7 , 
  pip INT_X18Y48 E2END8 -> S2BEG7 , 
  pip INT_X18Y49 N2MID7 -> E2BEG7 , 
  pip INT_X18Y50 N2END7 -> N2BEG9 , 
  pip INT_X18Y53 N2END_N9 -> E2BEG0 , 
  pip INT_X18Y53 N2END_N9 -> N2BEG1 , 
  pip INT_X18Y54 N2MID1 -> E2BEG1 , 
  pip INT_X19Y49 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X19Y49 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X19Y49 E2MID7 -> BYP_INT_B3 , 
  pip INT_X19Y53 E2MID0 -> IMUX_B24 , 
  pip INT_X19Y54 E2MID1 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD<1>" , 
  outpin "iSlice__210__" YQ ,
  inpin "iDsp__3__" C1 ,
  inpin "iSlice__0__" F2 ,
  inpin "iSlice__12__" F2 ,
  inpin "iSlice__1__" F2 ,
  inpin "iSlice__210__" F1 ,
  inpin "iSlice__210__" G1 ,
  inpin "iSlice__2__" F2 ,
  inpin "iSlice__3__" F2 ,
  inpin "iSlice__4__" F2 ,
  inpin "iSlice__502__" G4 ,
  inpin "iSlice__5__" F2 ,
  inpin "iSlice__6__" F2 ,
  inpin "iSlice__7__" F2 ,
  inpin "iSlice__8__" F2 ,
  inpin "iSlice__9__" F2 ,
  pip CLB_BUFFER_X15Y47 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_BUFFER_X15Y48 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_BUFFER_X15Y55 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_BUFFER_X15Y56 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_X14Y48 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X14Y48 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y48 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X14Y53 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y55 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X16Y56 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X18Y48 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X19Y49 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip DSP_X10Y48 IMUX_B17_INT0 -> DSP48_0_C1 , 
  pip INT_X10Y48 W2END3 -> IMUX_B17 , 
  pip INT_X12Y48 W2END1 -> W2BEG3 , 
  pip INT_X14Y48 OMUX2 -> IMUX_B20 , 
  pip INT_X14Y48 OMUX2 -> IMUX_B28 , 
  pip INT_X14Y48 OMUX2 -> W2BEG1 , 
  pip INT_X14Y48 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X14Y48 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X14Y48 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X14Y53 W2MID3 -> IMUX_B25 , 
  pip INT_X14Y55 W2MID5 -> IMUX_B10 , 
  pip INT_X14Y55 W2MID5 -> N2BEG5 , 
  pip INT_X14Y56 N2MID5 -> E2BEG5 , 
  pip INT_X14Y56 N2MID5 -> IMUX_B10 , 
  pip INT_X15Y47 OMUX_SE3 -> E2BEG3 , 
  pip INT_X15Y48 OMUX_E2 -> E2BEG0 , 
  pip INT_X15Y49 OMUX_NE12 -> N6BEG5 , 
  pip INT_X15Y53 S2END5 -> W2BEG3 , 
  pip INT_X15Y55 N6END5 -> E2BEG5 , 
  pip INT_X15Y55 N6END5 -> S2BEG5 , 
  pip INT_X15Y55 N6END5 -> W2BEG5 , 
  pip INT_X16Y46 S2MID3 -> IMUX_B25 , 
  pip INT_X16Y47 E2MID3 -> S2BEG3 , 
  pip INT_X16Y56 E2END5 -> IMUX_B10 , 
  pip INT_X17Y46 S2MID2 -> E2BEG2 , 
  pip INT_X17Y47 E2END3 -> E2BEG3 , 
  pip INT_X17Y47 E2END3 -> IMUX_B25 , 
  pip INT_X17Y47 E2END3 -> S2BEG2 , 
  pip INT_X17Y48 E2END0 -> E2BEG0 , 
  pip INT_X17Y55 E2END5 -> E2BEG5 , 
  pip INT_X18Y46 BYP_BOUNCE0 -> IMUX_B10 , 
  pip INT_X18Y46 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X18Y46 E2MID2 -> BYP_INT_B0 , 
  pip INT_X18Y47 E2MID3 -> IMUX_B25 , 
  pip INT_X18Y48 E2MID0 -> IMUX_B4 , 
  pip INT_X19Y47 E2END_S0 -> N2BEG9 , 
  pip INT_X19Y49 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X19Y49 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X19Y49 N2END9 -> BYP_INT_B5 , 
  pip INT_X19Y53 S2END4 -> IMUX_B25 , 
  pip INT_X19Y54 S2MID4 -> IMUX_B25 , 
  pip INT_X19Y55 E2END5 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD<2>" , 
  outpin "iSlice__210__" XQ ,
  inpin "iDsp__3__" C2 ,
  inpin "iSlice__0__" F3 ,
  inpin "iSlice__12__" F3 ,
  inpin "iSlice__1__" F3 ,
  inpin "iSlice__210__" F2 ,
  inpin "iSlice__2__" F3 ,
  inpin "iSlice__3__" F3 ,
  inpin "iSlice__4__" F3 ,
  inpin "iSlice__502__" G1 ,
  inpin "iSlice__5__" F3 ,
  inpin "iSlice__6__" F3 ,
  inpin "iSlice__7__" F3 ,
  inpin "iSlice__8__" F3 ,
  inpin "iSlice__9__" F3 ,
  pip CLB_BUFFER_X15Y48 CLB_BUFFER_IE2BEG8 -> CLB_BUFFER_E2BEG8 , 
  pip CLB_X14Y48 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y48 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y53 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y55 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X16Y56 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X18Y48 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X19Y49 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip DSP_X10Y48 IMUX_B18_INT0 -> DSP48_0_C2 , 
  pip INT_X10Y48 W2MID5 -> IMUX_B18 , 
  pip INT_X11Y48 W2END3 -> W2BEG5 , 
  pip INT_X13Y48 OMUX_W6 -> W2BEG3 , 
  pip INT_X14Y48 OMUX6 -> IMUX_B29 , 
  pip INT_X14Y48 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X14Y48 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X14Y49 OMUX_N13 -> N6BEG0 , 
  pip INT_X14Y53 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X14Y53 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X14Y53 S2END0 -> BYP_INT_B0 , 
  pip INT_X14Y55 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X14Y55 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y55 N6END0 -> N2BEG0 , 
  pip INT_X14Y55 N6END0 -> S2BEG0 , 
  pip INT_X14Y55 S2BEG0 -> BYP_INT_B2 , 
  pip INT_X14Y56 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X14Y56 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y56 N2MID0 -> BYP_INT_B2 , 
  pip INT_X15Y48 OMUX_E13 -> E2BEG8 , 
  pip INT_X16Y46 W2MID5 -> IMUX_B26 , 
  pip INT_X16Y48 E2MID8 -> N2BEG8 , 
  pip INT_X16Y51 N2END_N8 -> N2BEG0 , 
  pip INT_X16Y53 N2END0 -> E2BEG1 , 
  pip INT_X16Y53 N2END0 -> N2BEG2 , 
  pip INT_X16Y55 N2END2 -> N2BEG4 , 
  pip INT_X16Y56 N2MID4 -> IMUX_B9 , 
  pip INT_X17Y46 S2END7 -> W2BEG5 , 
  pip INT_X17Y47 S2MID7 -> IMUX_B26 , 
  pip INT_X17Y48 E2END8 -> E2BEG8 , 
  pip INT_X17Y48 E2END8 -> S2BEG7 , 
  pip INT_X18Y46 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X18Y46 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X18Y46 S2END8 -> BYP_INT_B7 , 
  pip INT_X18Y47 BYP_BOUNCE5 -> IMUX_B26 , 
  pip INT_X18Y47 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X18Y47 S2MID8 -> BYP_INT_B5 , 
  pip INT_X18Y48 E2MID8 -> IMUX_B7 , 
  pip INT_X18Y48 E2MID8 -> S2BEG8 , 
  pip INT_X18Y53 E2END1 -> E2BEG1 , 
  pip INT_X19Y48 E2END8 -> N2BEG7 , 
  pip INT_X19Y49 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X19Y49 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X19Y49 N2MID7 -> BYP_INT_B7 , 
  pip INT_X19Y53 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X19Y53 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X19Y53 E2MID1 -> BYP_INT_B0 , 
  pip INT_X19Y53 E2MID1 -> N2BEG1 , 
  pip INT_X19Y54 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X19Y54 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X19Y54 N2MID1 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD<3>" , 
  outpin "iSlice__214__" YQ ,
  inpin "iDsp__3__" C3 ,
  inpin "iSlice__0__" F4 ,
  inpin "iSlice__12__" F4 ,
  inpin "iSlice__1__" F4 ,
  inpin "iSlice__209__" F3 ,
  inpin "iSlice__214__" G1 ,
  inpin "iSlice__2__" F4 ,
  inpin "iSlice__3__" F4 ,
  inpin "iSlice__4__" F4 ,
  inpin "iSlice__5__" F4 ,
  inpin "iSlice__6__" F4 ,
  inpin "iSlice__7__" F4 ,
  inpin "iSlice__8__" F4 ,
  inpin "iSlice__9__" F4 ,
  pip CLB_BUFFER_X15Y48 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_BUFFER_X15Y56 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_X13Y48 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X14Y53 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y55 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X16Y56 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X19Y49 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y47 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y47 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip DSP_X10Y48 IMUX_B19_INT0 -> DSP48_0_C3 , 
  pip INT_X10Y48 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X10Y48 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X10Y48 OMUX_NE12 -> BYP_INT_B6 , 
  pip INT_X10Y48 OMUX_NE12 -> E2BEG5 , 
  pip INT_X12Y48 E2END5 -> E2BEG3 , 
  pip INT_X13Y48 E2MID3 -> IMUX_B13 , 
  pip INT_X14Y48 E2END3 -> E2BEG1 , 
  pip INT_X14Y48 E2END3 -> N2BEG2 , 
  pip INT_X14Y50 N2END2 -> N2BEG4 , 
  pip INT_X14Y52 N2END4 -> N2BEG6 , 
  pip INT_X14Y53 BYP_BOUNCE3 -> IMUX_B27 , 
  pip INT_X14Y53 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y53 N2MID6 -> BYP_INT_B3 , 
  pip INT_X14Y54 N2END6 -> N2BEG6 , 
  pip INT_X14Y55 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X14Y55 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y55 N2MID6 -> BYP_INT_B1 , 
  pip INT_X14Y56 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X14Y56 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y56 N2END6 -> BYP_INT_B1 , 
  pip INT_X14Y56 N2END6 -> E2BEG7 , 
  pip INT_X16Y46 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X16Y46 BYP_BOUNCE3 -> IMUX_B27 , 
  pip INT_X16Y46 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X16Y46 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X16Y46 S2END0 -> BYP_INT_B0 , 
  pip INT_X16Y47 E2END_S1 -> E2BEG9 , 
  pip INT_X16Y48 E2END1 -> E2BEG1 , 
  pip INT_X16Y48 E2END1 -> N2BEG0 , 
  pip INT_X16Y48 E2END1 -> S2BEG0 , 
  pip INT_X16Y49 N2MID0 -> E2BEG0 , 
  pip INT_X16Y50 N2END0 -> N2BEG0 , 
  pip INT_X16Y52 N2END0 -> N2BEG0 , 
  pip INT_X16Y54 N2END0 -> E2BEG1 , 
  pip INT_X16Y56 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X16Y56 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X16Y56 E2END7 -> BYP_INT_B1 , 
  pip INT_X17Y47 E2MID9 -> IMUX_B27 , 
  pip INT_X18Y46 S2END0 -> IMUX_B8 , 
  pip INT_X18Y47 E2END9 -> IMUX_B27 , 
  pip INT_X18Y48 E2END1 -> S2BEG0 , 
  pip INT_X18Y49 E2END0 -> E2BEG0 , 
  pip INT_X18Y53 E2END_S1 -> E2BEG9 , 
  pip INT_X19Y49 E2MID0 -> IMUX_B8 , 
  pip INT_X19Y53 E2MID9 -> IMUX_B27 , 
  pip INT_X19Y53 E2MID9 -> N2BEG9 , 
  pip INT_X19Y54 N2MID9 -> IMUX_B27 , 
  pip INT_X9Y47 OMUX13 -> IMUX_B3 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD<4>" , 
  outpin "iSlice__209__" XQ ,
  inpin "iDsp__3__" C4 ,
  inpin "iSlice__209__" F4 ,
  pip CLB_X13Y48 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X13Y48 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip DSP_X10Y48 IMUX_B16_INT1 -> DSP48_0_C4 , 
  pip INT_X10Y49 W2END0 -> IMUX_B16 , 
  pip INT_X12Y49 OMUX_NW10 -> W2BEG0 , 
  pip INT_X13Y48 OMUX2 -> IMUX_B12 , 
  pip INT_X13Y48 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X13Y48 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GC<3>" , 
  outpin "iSlice__215__" YQ ,
  inpin "iSlice__385__" F2 ,
  inpin "iSlice__386__" F3 ,
  inpin "iSlice__388__" F2 ,
  inpin "iSlice__390__" F4 ,
  inpin "iSlice__401__" G3 ,
  pip CLB_X11Y46 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X11Y46 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X8Y46 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y46 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y46 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y46 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X10Y46 OMUX_E8 -> E2BEG4 , 
  pip INT_X11Y46 E2MID4 -> IMUX_B29 , 
  pip INT_X11Y46 E2MID4 -> IMUX_B5 , 
  pip INT_X8Y46 OMUX_W1 -> IMUX_B8 , 
  pip INT_X9Y46 OMUX9 -> IMUX_B10 , 
  pip INT_X9Y46 OMUX9 -> IMUX_B30 , 
  pip INT_X9Y46 SECONDARY_LOGIC_OUTS6 -> OMUX1 , 
  pip INT_X9Y46 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X9Y46 SECONDARY_LOGIC_OUTS6 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GC<4>" , 
  outpin "iSlice__214__" XQ ,
  inpin "iDsp__8__" B4 ,
  inpin "iSlice__311__" G4 ,
  inpin "iSlice__385__" F4 ,
  inpin "iSlice__386__" F1 ,
  inpin "iSlice__388__" F4 ,
  inpin "iSlice__390__" F2 ,
  pip CLB_X11Y46 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X11Y46 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X8Y46 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y46 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y47 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y44 IMUX_B12_INT1 -> DSP48_0_B4 , 
  pip INT_X10Y44 S2END_S1 -> E2BEG9 , 
  pip INT_X10Y45 S2END1 -> IMUX_B12 , 
  pip INT_X10Y47 OMUX_E2 -> S2BEG1 , 
  pip INT_X11Y44 E2MID9 -> N2BEG9 , 
  pip INT_X11Y46 E2END9 -> IMUX_B31 , 
  pip INT_X11Y46 N2END9 -> IMUX_B19 , 
  pip INT_X8Y46 OMUX_WS1 -> IMUX_B10 , 
  pip INT_X9Y46 OMUX_S2 -> E2BEG9 , 
  pip INT_X9Y46 S2MID1 -> IMUX_B28 , 
  pip INT_X9Y46 S2MID1 -> IMUX_B8 , 
  pip INT_X9Y47 OMUX2 -> S2BEG1 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GCwc<0>" , 
  outpin "iSlice__216__" XQ ,
  inpin "iSlice__310__" G4 ,
  inpin "iSlice__401__" G2 ,
  inpin "iSlice__552__" BY ,
  pip CLB_X11Y46 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y46 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y47 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X9Y50 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X10Y46 OMUX_ES7 -> E2BEG5 , 
  pip INT_X11Y46 E2MID5 -> IMUX_B6 , 
  pip INT_X9Y46 OMUX_S0 -> IMUX_B4 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X9Y48 OMUX_N11 -> N2BEG7 , 
  pip INT_X9Y50 BYP_BOUNCE5 -> BYP_INT_B3 , 
  pip INT_X9Y50 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X9Y50 N2END7 -> BYP_INT_B5 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GCwc<1>" , 
  outpin "iSlice__216__" YQ ,
  inpin "iSlice__311__" G3 ,
  inpin "iSlice__385__" F3 ,
  inpin "iSlice__386__" F2 ,
  inpin "iSlice__552__" BX ,
  pip CLB_X11Y46 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X11Y46 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y47 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y50 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X11Y46 E2END7 -> IMUX_B30 , 
  pip INT_X11Y46 S2MID5 -> IMUX_B18 , 
  pip INT_X11Y47 E2END6 -> S2BEG5 , 
  pip INT_X9Y46 OMUX_S4 -> IMUX_B29 , 
  pip INT_X9Y46 OMUX_S5 -> E2BEG7 , 
  pip INT_X9Y47 OMUX9 -> E2BEG6 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  pip INT_X9Y48 OMUX_N15 -> N2BEG9 , 
  pip INT_X9Y50 N2END9 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GCwc<2>" , 
  outpin "iSlice__215__" XQ ,
  inpin "iSlice__272__" G1 ,
  inpin "iSlice__310__" G3 ,
  inpin "iSlice__385__" F1 ,
  inpin "iSlice__388__" F3 ,
  inpin "iSlice__550__" BX ,
  pip CLB_X11Y46 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X13Y46 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y46 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y46 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X9Y47 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X11Y46 E2END2 -> E2BEG2 , 
  pip INT_X11Y46 E2END2 -> IMUX_B28 , 
  pip INT_X13Y46 E2END2 -> IMUX_B20 , 
  pip INT_X9Y46 OMUX6 -> E2BEG2 , 
  pip INT_X9Y46 OMUX6 -> IMUX_B5 , 
  pip INT_X9Y46 OMUX6 -> IMUX_B9 , 
  pip INT_X9Y46 SECONDARY_LOGIC_OUTS2 -> OMUX10 , 
  pip INT_X9Y46 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  pip INT_X9Y47 OMUX_N10 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GCwc<3>" , 
  outpin "iSlice__217__" YQ ,
  inpin "iSlice__507__" BX ,
  pip CLB_X9Y48 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y54 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X9Y48 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X9Y49 OMUX_N15 -> N2BEG9 , 
  pip INT_X9Y52 N2END_N9 -> N2BEG1 , 
  pip INT_X9Y54 N2END1 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GCwc<4>" , 
  outpin "iSlice__217__" XQ ,
  inpin "iSlice__507__" BY ,
  pip CLB_X9Y48 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X9Y54 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X10Y48 OMUX_E7 -> N6BEG4 , 
  pip INT_X10Y54 N6END4 -> W2BEG4 , 
  pip INT_X9Y48 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X9Y54 W2MID4 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_GCwc_0_not0001" , 
  outpin "iSlice__400__" X ,
  inpin "iSlice__209__" CE ,
  inpin "iSlice__210__" CE ,
  inpin "iSlice__214__" CE ,
  inpin "iSlice__215__" CE ,
  inpin "iSlice__216__" CE ,
  inpin "iSlice__217__" CE ,
  pip CLB_X13Y45 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X13Y48 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X14Y48 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y46 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X9Y47 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X9Y47 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y48 CE_B3_INT -> CE_PINWIRE3 , 
  pip INT_X10Y46 S2MID8 -> W2BEG8 , 
  pip INT_X10Y47 W2MID8 -> S2BEG8 , 
  pip INT_X11Y45 W2END5 -> N2BEG7 , 
  pip INT_X11Y45 W2END5 -> W2BEG7 , 
  pip INT_X11Y47 N2END7 -> W2BEG8 , 
  pip INT_X13Y45 BEST_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X13Y45 BEST_LOGIC_OUTS1 -> W2BEG5 , 
  pip INT_X13Y46 OMUX_N15 -> E2BEG9 , 
  pip INT_X13Y46 OMUX_N15 -> N2BEG9 , 
  pip INT_X13Y48 N2END9 -> CE_B1 , 
  pip INT_X14Y46 E2MID9 -> N2BEG9 , 
  pip INT_X14Y48 N2END9 -> CE_B3 , 
  pip INT_X9Y45 W2END7 -> N2BEG9 , 
  pip INT_X9Y46 W2MID8 -> CE_B2 , 
  pip INT_X9Y47 N2END9 -> CE_B3 , 
  pip INT_X9Y47 N2END9 -> N2BEG9 , 
  pip INT_X9Y47 W2END8 -> CE_B0 , 
  pip INT_X9Y48 N2MID9 -> CE_B3 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_WS<0>" , 
  outpin "iSlice__552__" YQ ,
  inpin "iSlice__434__" F1 ,
  pip CLB_X11Y51 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y50 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X10Y51 OMUX_NE12 -> E2BEG2 , 
  pip INT_X11Y51 E2MID2 -> IMUX_B24 , 
  pip INT_X9Y50 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_WS<1>" , 
  outpin "iSlice__552__" XQ ,
  inpin "iSlice__434__" G2 ,
  pip CLB_X11Y51 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y50 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X10Y51 OMUX_EN8 -> E2BEG3 , 
  pip INT_X11Y51 E2MID3 -> IMUX_B17 , 
  pip INT_X9Y50 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_WS<2>" , 
  outpin "iSlice__550__" XQ ,
  inpin "iSlice__434__" G1 ,
  pip CLB_X11Y51 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y47 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X10Y48 OMUX_EN8 -> N6BEG0 , 
  pip INT_X10Y51 N6MID0 -> E2BEG0 , 
  pip INT_X11Y51 E2MID0 -> IMUX_B16 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS2 -> OMUX8 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_WS<3>" , 
  outpin "iSlice__507__" XQ ,
  inpin "iSlice__377__" G2 ,
  pip CLB_X12Y45 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y54 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X10Y47 S6END4 -> E2BEG3 , 
  pip INT_X10Y53 OMUX_SE3 -> S6BEG4 , 
  pip INT_X12Y45 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X12Y45 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X12Y45 S2END2 -> BYP_INT_B2 , 
  pip INT_X12Y47 E2END3 -> S2BEG2 , 
  pip INT_X9Y54 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_RD_WS<4>" , 
  outpin "iSlice__507__" YQ ,
  inpin "iSlice__434__" F2 ,
  pip CLB_X11Y51 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y54 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X10Y51 S2END6 -> E2BEG4 , 
  pip INT_X10Y53 OMUX_ES7 -> S2BEG6 , 
  pip INT_X11Y51 E2MID4 -> IMUX_B25 , 
  pip INT_X9Y54 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR<0>" , 
  outpin "iSlice__211__" YQ ,
  inpin "iDsp__4__" C0 ,
  inpin "iSlice__0__" G1 ,
  inpin "iSlice__12__" G1 ,
  inpin "iSlice__1__" G1 ,
  inpin "iSlice__211__" G1 ,
  inpin "iSlice__212__" F2 ,
  inpin "iSlice__212__" G2 ,
  inpin "iSlice__2__" G1 ,
  inpin "iSlice__3__" G1 ,
  inpin "iSlice__4__" G1 ,
  inpin "iSlice__501__" F4 ,
  inpin "iSlice__5__" G1 ,
  inpin "iSlice__6__" G1 ,
  inpin "iSlice__7__" G1 ,
  inpin "iSlice__8__" G1 ,
  inpin "iSlice__9__" G1 ,
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X14Y53 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X14Y53 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X14Y53 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X14Y55 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X16Y52 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y52 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X16Y56 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X19Y49 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X19Y54 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip DSP_X10Y52 IMUX_B16_INT0 -> DSP48_1_C0 , 
  pip INT_X10Y52 W2END0 -> IMUX_B16 , 
  pip INT_X12Y52 W2END0 -> W2BEG0 , 
  pip INT_X14Y52 OMUX_S0 -> W2BEG0 , 
  pip INT_X14Y53 BOUNCE0 -> IMUX_B16 , 
  pip INT_X14Y53 BOUNCE0 -> IMUX_B20 , 
  pip INT_X14Y53 OMUX5 -> BOUNCE0 , 
  pip INT_X14Y53 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X14Y53 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X14Y53 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X14Y53 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X14Y54 OMUX_N15 -> N2BEG9 , 
  pip INT_X14Y55 N2MID9 -> IMUX_B3 , 
  pip INT_X14Y56 N2END9 -> IMUX_B3 , 
  pip INT_X15Y52 OMUX_SE3 -> E2BEG3 , 
  pip INT_X16Y46 W2MID0 -> IMUX_B16 , 
  pip INT_X16Y52 E2MID3 -> IMUX_B21 , 
  pip INT_X16Y52 E2MID3 -> IMUX_B29 , 
  pip INT_X16Y52 E2MID3 -> N2BEG3 , 
  pip INT_X16Y54 N2END3 -> N2BEG5 , 
  pip INT_X16Y56 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X16Y56 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X16Y56 N2END5 -> BYP_INT_B3 , 
  pip INT_X17Y46 S2END2 -> W2BEG0 , 
  pip INT_X17Y47 S2MID2 -> E2BEG2 , 
  pip INT_X17Y47 S2MID2 -> IMUX_B16 , 
  pip INT_X17Y48 S2END2 -> S2BEG2 , 
  pip INT_X17Y50 S2END2 -> E2BEG0 , 
  pip INT_X17Y50 S2END2 -> S2BEG2 , 
  pip INT_X17Y52 E2END3 -> E2BEG3 , 
  pip INT_X17Y52 E2END3 -> S2BEG2 , 
  pip INT_X18Y46 S2MID8 -> IMUX_B3 , 
  pip INT_X18Y47 E2MID2 -> IMUX_B16 , 
  pip INT_X18Y47 S2END_S0 -> S2BEG8 , 
  pip INT_X18Y50 E2MID0 -> S2BEG0 , 
  pip INT_X19Y49 E2END_S0 -> N2BEG9 , 
  pip INT_X19Y49 N2BEG9 -> IMUX_B3 , 
  pip INT_X19Y52 E2END3 -> N2BEG2 , 
  pip INT_X19Y53 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X19Y53 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X19Y53 N2MID2 -> BYP_INT_B4 , 
  pip INT_X19Y54 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X19Y54 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X19Y54 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X19Y54 N2END2 -> BYP_INT_B4 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR<1>" , 
  outpin "iSlice__212__" YQ ,
  inpin "iDsp__4__" C1 ,
  inpin "iSlice__0__" G2 ,
  inpin "iSlice__12__" G2 ,
  inpin "iSlice__1__" G2 ,
  inpin "iSlice__212__" F1 ,
  inpin "iSlice__212__" G1 ,
  inpin "iSlice__2__" G2 ,
  inpin "iSlice__3__" G2 ,
  inpin "iSlice__4__" G2 ,
  inpin "iSlice__501__" F3 ,
  inpin "iSlice__5__" G2 ,
  inpin "iSlice__6__" G2 ,
  inpin "iSlice__7__" G2 ,
  inpin "iSlice__8__" G2 ,
  inpin "iSlice__9__" G2 ,
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_OMUX_W6 -> CLB_BUFFER_IOMUX_W6 , 
  pip CLB_BUFFER_X15Y53 CLB_BUFFER_W2MID4 -> CLB_BUFFER_IW2MID4 , 
  pip CLB_BUFFER_X15Y56 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_X14Y53 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y55 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X16Y52 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y52 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X16Y52 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X16Y56 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X19Y49 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X19Y54 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip DSP_X10Y52 IMUX_B17_INT0 -> DSP48_1_C1 , 
  pip INT_X10Y52 E2MID3 -> IMUX_B17 , 
  pip INT_X14Y53 W2END4 -> IMUX_B17 , 
  pip INT_X14Y53 W2END4 -> N2BEG6 , 
  pip INT_X14Y55 N2END6 -> IMUX_B2 , 
  pip INT_X14Y56 W2END5 -> IMUX_B2 , 
  pip INT_X15Y52 OMUX_W6 -> W6BEG3 , 
  pip INT_X16Y46 W2END2 -> IMUX_B17 , 
  pip INT_X16Y52 OMUX2 -> IMUX_B20 , 
  pip INT_X16Y52 OMUX2 -> IMUX_B28 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X16Y53 OMUX_N12 -> N2BEG5 , 
  pip INT_X16Y53 OMUX_N12 -> W2BEG4 , 
  pip INT_X16Y55 N2END5 -> N2BEG5 , 
  pip INT_X16Y56 N2MID5 -> IMUX_B2 , 
  pip INT_X16Y56 N2MID5 -> W2BEG5 , 
  pip INT_X17Y47 S2END4 -> IMUX_B17 , 
  pip INT_X17Y49 S2END6 -> S2BEG4 , 
  pip INT_X17Y50 S2MID6 -> E2BEG6 , 
  pip INT_X17Y51 OMUX_ES7 -> S2BEG6 , 
  pip INT_X17Y53 OMUX_EN8 -> E2BEG3 , 
  pip INT_X18Y46 S2END4 -> W2BEG2 , 
  pip INT_X18Y46 S2END6 -> IMUX_B2 , 
  pip INT_X18Y47 S2MID4 -> IMUX_B17 , 
  pip INT_X18Y48 S2END6 -> S2BEG4 , 
  pip INT_X18Y48 S2END6 -> S2BEG6 , 
  pip INT_X18Y50 E2MID6 -> S2BEG6 , 
  pip INT_X19Y49 S2MID5 -> IMUX_B2 , 
  pip INT_X19Y50 E2END6 -> S2BEG5 , 
  pip INT_X19Y53 E2END3 -> IMUX_B17 , 
  pip INT_X19Y53 E2END3 -> N2BEG2 , 
  pip INT_X19Y54 N2MID2 -> IMUX_B13 , 
  pip INT_X19Y54 N2MID2 -> IMUX_B17 , 
  pip INT_X9Y52 W6END3 -> E2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR<2>" , 
  outpin "iSlice__212__" XQ ,
  inpin "iDsp__4__" C2 ,
  inpin "iSlice__0__" G3 ,
  inpin "iSlice__12__" G3 ,
  inpin "iSlice__1__" G3 ,
  inpin "iSlice__212__" F4 ,
  inpin "iSlice__2__" G3 ,
  inpin "iSlice__3__" G3 ,
  inpin "iSlice__4__" G3 ,
  inpin "iSlice__501__" F1 ,
  inpin "iSlice__5__" G3 ,
  inpin "iSlice__6__" G3 ,
  inpin "iSlice__7__" G3 ,
  inpin "iSlice__8__" G3 ,
  inpin "iSlice__9__" G3 ,
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_OMUX_W14 -> CLB_BUFFER_IOMUX_W14 , 
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_OMUX_W9 -> CLB_BUFFER_IOMUX_W9 , 
  pip CLB_BUFFER_X15Y56 CLB_BUFFER_W2MID2 -> CLB_BUFFER_IW2MID2 , 
  pip CLB_X14Y53 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y55 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X16Y52 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y52 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X16Y56 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X19Y49 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X19Y54 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip DSP_X10Y52 IMUX_B18_INT0 -> DSP48_1_C2 , 
  pip INT_X10Y52 E2MID6 -> IMUX_B18 , 
  pip INT_X14Y53 W2MID5 -> IMUX_B18 , 
  pip INT_X14Y55 W2MID4 -> IMUX_B1 , 
  pip INT_X14Y56 W2END2 -> IMUX_B1 , 
  pip INT_X15Y52 OMUX_W9 -> W6BEG6 , 
  pip INT_X15Y53 OMUX_WN14 -> N2BEG3 , 
  pip INT_X15Y53 OMUX_WN14 -> W2BEG5 , 
  pip INT_X15Y55 N2END3 -> W2BEG4 , 
  pip INT_X16Y45 S6END5 -> N2BEG5 , 
  pip INT_X16Y46 N2MID5 -> IMUX_B18 , 
  pip INT_X16Y51 OMUX_S3 -> S6BEG5 , 
  pip INT_X16Y52 OMUX13 -> IMUX_B31 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS3 -> OMUX14 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X16Y52 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  pip INT_X16Y53 OMUX_N13 -> N2BEG0 , 
  pip INT_X16Y55 N2END0 -> N2BEG2 , 
  pip INT_X16Y56 N2MID2 -> IMUX_B1 , 
  pip INT_X16Y56 N2MID2 -> W2BEG2 , 
  pip INT_X17Y46 S2MID3 -> E2BEG3 , 
  pip INT_X17Y47 S2END5 -> IMUX_B18 , 
  pip INT_X17Y47 S2END5 -> S2BEG3 , 
  pip INT_X17Y49 S2END7 -> E2BEG5 , 
  pip INT_X17Y49 S2END7 -> S2BEG5 , 
  pip INT_X17Y51 OMUX_SE3 -> S2BEG7 , 
  pip INT_X17Y52 OMUX_E13 -> E2BEG8 , 
  pip INT_X18Y46 E2MID3 -> IMUX_B1 , 
  pip INT_X18Y47 S2END5 -> IMUX_B18 , 
  pip INT_X18Y49 E2MID5 -> S2BEG5 , 
  pip INT_X19Y49 E2BEG3 -> IMUX_B1 , 
  pip INT_X19Y49 E2END5 -> E2BEG3 , 
  pip INT_X19Y52 E2END8 -> N2BEG7 , 
  pip INT_X19Y53 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X19Y53 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X19Y53 N2MID7 -> BYP_INT_B5 , 
  pip INT_X19Y54 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X19Y54 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X19Y54 N2END7 -> BYP_INT_B5 , 
  pip INT_X19Y54 N2END7 -> IMUX_B15 , 
  pip INT_X9Y52 W6END6 -> E2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR<3>" , 
  outpin "iSlice__213__" YQ ,
  inpin "iDsp__4__" C3 ,
  inpin "iSlice__0__" G4 ,
  inpin "iSlice__12__" G4 ,
  inpin "iSlice__1__" G4 ,
  inpin "iSlice__211__" F2 ,
  inpin "iSlice__213__" G4 ,
  inpin "iSlice__2__" G4 ,
  inpin "iSlice__3__" G4 ,
  inpin "iSlice__4__" G4 ,
  inpin "iSlice__5__" G4 ,
  inpin "iSlice__6__" G4 ,
  inpin "iSlice__7__" G4 ,
  inpin "iSlice__8__" G4 ,
  inpin "iSlice__9__" G4 ,
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_BUFFER_X15Y53 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_BUFFER_X15Y56 CLB_BUFFER_IE2BEG2 -> CLB_BUFFER_E2BEG2 , 
  pip CLB_X14Y52 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y52 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X14Y53 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y53 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y55 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y56 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y46 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X16Y56 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X17Y47 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X18Y46 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X18Y47 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X19Y49 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X19Y53 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X19Y54 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip DSP_X10Y52 IMUX_B19_INT0 -> DSP48_1_C3 , 
  pip INT_X10Y52 W2END9 -> IMUX_B19 , 
  pip INT_X12Y52 W2END9 -> W2BEG9 , 
  pip INT_X14Y52 OMUX13 -> IMUX_B19 , 
  pip INT_X14Y52 OMUX13 -> N2BEG9 , 
  pip INT_X14Y52 OMUX13 -> W2BEG9 , 
  pip INT_X14Y52 SECONDARY_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X14Y52 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X14Y52 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X14Y53 N2MID9 -> IMUX_B19 , 
  pip INT_X14Y53 OMUX_N12 -> IMUX_B29 , 
  pip INT_X14Y55 N2BEG1 -> IMUX_B0 , 
  pip INT_X14Y55 N2END_N9 -> N2BEG1 , 
  pip INT_X14Y56 N2MID1 -> IMUX_B0 , 
  pip INT_X15Y52 OMUX_E2 -> E2BEG0 , 
  pip INT_X15Y53 OMUX_NE12 -> E2BEG5 , 
  pip INT_X15Y53 OMUX_NE12 -> N6BEG2 , 
  pip INT_X15Y56 N6MID2 -> E2BEG2 , 
  pip INT_X16Y46 W2END7 -> IMUX_B19 , 
  pip INT_X16Y56 E2MID2 -> IMUX_B0 , 
  pip INT_X17Y47 S2END9 -> E2BEG7 , 
  pip INT_X17Y47 S2END9 -> IMUX_B19 , 
  pip INT_X17Y49 S2END9 -> E2BEG7 , 
  pip INT_X17Y49 S2END9 -> S2BEG9 , 
  pip INT_X17Y51 E2END_S0 -> S2BEG9 , 
  pip INT_X17Y53 E2END5 -> E2BEG5 , 
  pip INT_X17Y56 E2END2 -> E2BEG0 , 
  pip INT_X18Y46 BYP_BOUNCE1 -> IMUX_B0 , 
  pip INT_X18Y46 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X18Y46 S2MID7 -> BYP_INT_B1 , 
  pip INT_X18Y46 S2MID7 -> W2BEG7 , 
  pip INT_X18Y47 BYP_BOUNCE3 -> IMUX_B19 , 
  pip INT_X18Y47 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X18Y47 E2MID7 -> BYP_INT_B3 , 
  pip INT_X18Y47 E2MID7 -> S2BEG7 , 
  pip INT_X19Y49 BYP_BOUNCE1 -> IMUX_B0 , 
  pip INT_X19Y49 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X19Y49 E2END7 -> BYP_INT_B1 , 
  pip INT_X19Y53 BYP_BOUNCE3 -> IMUX_B19 , 
  pip INT_X19Y53 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X19Y53 E2END5 -> BYP_INT_B3 , 
  pip INT_X19Y54 S2MID9 -> IMUX_B19 , 
  pip INT_X19Y55 E2END_S0 -> S2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR<4>" , 
  outpin "iSlice__211__" XQ ,
  inpin "iDsp__4__" C4 ,
  inpin "iSlice__211__" F1 ,
  pip CLB_X14Y53 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y53 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip DSP_X10Y52 IMUX_B16_INT1 -> DSP48_1_C4 , 
  pip INT_X10Y53 W2END1 -> IMUX_B16 , 
  pip INT_X12Y53 W2END1 -> W2BEG1 , 
  pip INT_X14Y53 OMUX2 -> IMUX_B28 , 
  pip INT_X14Y53 OMUX2 -> W2BEG1 , 
  pip INT_X14Y53 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_CE" , 
  outpin "iSlice__337__" X ,
  inpin "iSlice__0__" SR ,
  inpin "iSlice__12__" SR ,
  inpin "iSlice__1__" SR ,
  inpin "iSlice__2__" SR ,
  inpin "iSlice__3__" SR ,
  inpin "iSlice__4__" SR ,
  inpin "iSlice__5__" SR ,
  inpin "iSlice__6__" SR ,
  inpin "iSlice__7__" SR ,
  inpin "iSlice__8__" SR ,
  inpin "iSlice__9__" SR ,
  pip CLB_BUFFER_X15Y55 CLB_BUFFER_W2MID0 -> CLB_BUFFER_IW2MID0 , 
  pip CLB_X14Y53 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y55 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X14Y56 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X16Y41 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X16Y46 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X16Y56 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X17Y47 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X18Y46 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X18Y47 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X19Y49 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X19Y53 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X19Y54 SR_B2_INT -> SR_PINWIRE2 , 
  pip INT_X14Y53 E2BEG0 -> SR_B2 , 
  pip INT_X14Y53 S2END2 -> E2BEG0 , 
  pip INT_X14Y55 W2END0 -> S2BEG2 , 
  pip INT_X14Y55 W2END0 -> SR_B0 , 
  pip INT_X14Y56 W2MID0 -> SR_B0 , 
  pip INT_X15Y55 W2MID0 -> N2BEG0 , 
  pip INT_X15Y56 N2MID0 -> W2BEG0 , 
  pip INT_X16Y41 BEST_LOGIC_OUTS1 -> N6BEG8 , 
  pip INT_X16Y41 BEST_LOGIC_OUTS1 -> OMUX8 , 
  pip INT_X16Y46 W2END0 -> SR_B2 , 
  pip INT_X16Y48 N6END_N8 -> N6BEG0 , 
  pip INT_X16Y51 N6MID0 -> E6BEG0 , 
  pip INT_X16Y54 N6END0 -> N2BEG0 , 
  pip INT_X16Y55 N2MID0 -> W2BEG0 , 
  pip INT_X16Y56 N2END0 -> SR_B0 , 
  pip INT_X17Y42 OMUX_EN8 -> N6BEG0 , 
  pip INT_X17Y45 N6MID0 -> E2BEG0 , 
  pip INT_X17Y47 S2MID0 -> SR_B2 , 
  pip INT_X17Y48 N6END0 -> S2BEG0 , 
  pip INT_X18Y45 E2MID0 -> N2BEG0 , 
  pip INT_X18Y46 N2MID0 -> SR_B0 , 
  pip INT_X18Y46 N2MID0 -> W2BEG0 , 
  pip INT_X18Y47 N2END0 -> SR_B2 , 
  pip INT_X19Y49 S2END0 -> SR_B0 , 
  pip INT_X19Y51 E6MID0 -> N2BEG0 , 
  pip INT_X19Y51 E6MID0 -> S2BEG0 , 
  pip INT_X19Y53 N2END0 -> N2BEG0 , 
  pip INT_X19Y53 N2END0 -> SR_B2 , 
  pip INT_X19Y54 N2MID0 -> SR_B2 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_GC<0>" , 
  outpin "iSlice__218__" XQ ,
  inpin "iSlice__434__" F3 ,
  inpin "iSlice__549__" BX ,
  pip CLB_X11Y45 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X11Y51 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X11Y52 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X11Y45 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X11Y45 S6END5 -> W2BEG4 , 
  pip INT_X11Y45 W2BEG4 -> BOUNCE0 , 
  pip INT_X11Y51 OMUX_S3 -> IMUX_B26 , 
  pip INT_X11Y51 OMUX_S3 -> S6BEG5 , 
  pip INT_X11Y52 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_GC<1>" , 
  outpin "iSlice__218__" YQ ,
  inpin "iSlice__434__" G4 ,
  inpin "iSlice__550__" BY ,
  pip CLB_X11Y51 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X11Y52 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y47 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X11Y48 S6MID2 -> W2BEG2 , 
  pip INT_X11Y51 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X11Y51 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y51 OMUX_S4 -> BYP_INT_B6 , 
  pip INT_X11Y51 OMUX_S4 -> S6BEG2 , 
  pip INT_X11Y52 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X9Y47 S2MID4 -> BYP_INT_B6 , 
  pip INT_X9Y48 W2END2 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_GC<2>" , 
  outpin "iSlice__221__" XQ ,
  inpin "iSlice__434__" G3 ,
  inpin "iSlice__523__" BX ,
  pip CLB_X11Y51 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X11Y52 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X8Y44 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X11Y51 BYP_BOUNCE0 -> IMUX_B18 , 
  pip INT_X11Y51 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X11Y51 OMUX_S0 -> BYP_INT_B0 , 
  pip INT_X11Y51 OMUX_S0 -> W6BEG0 , 
  pip INT_X11Y52 SECONDARY_LOGIC_OUTS1 -> OMUX0 , 
  pip INT_X8Y44 E2BEG9 -> BYP_INT_B7 , 
  pip INT_X8Y44 S6END_S0 -> E2BEG9 , 
  pip INT_X8Y51 W6MID0 -> S6BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_GC<3>" , 
  outpin "iSlice__221__" YQ ,
  inpin "iSlice__377__" G4 ,
  inpin "iSlice__557__" BY ,
  pip CLB_X11Y52 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X12Y45 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X8Y46 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X10Y46 S2END8 -> W2BEG6 , 
  pip INT_X10Y48 W2END6 -> S2BEG8 , 
  pip INT_X11Y52 SECONDARY_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X12Y45 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X12Y45 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X12Y45 S2BEG6 -> BYP_INT_B3 , 
  pip INT_X12Y45 S6END6 -> S2BEG6 , 
  pip INT_X12Y48 S6MID6 -> W2BEG6 , 
  pip INT_X12Y51 OMUX_ES7 -> S6BEG6 , 
  pip INT_X8Y46 W2END6 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_GC<4>" , 
  outpin "iSlice__213__" XQ ,
  inpin "iSlice__434__" F4 ,
  inpin "iSlice__557__" BX ,
  pip CLB_X11Y51 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y52 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X8Y46 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X11Y51 W2END9 -> IMUX_B27 , 
  pip INT_X13Y45 S6END9 -> W6BEG7 , 
  pip INT_X13Y51 OMUX_SW5 -> S6BEG9 , 
  pip INT_X13Y51 OMUX_SW5 -> W2BEG9 , 
  pip INT_X14Y52 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  pip INT_X7Y45 W6END7 -> E2BEG7 , 
  pip INT_X8Y45 E2MID7 -> N2BEG7 , 
  pip INT_X8Y46 N2MID7 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_GC_not0001" , 
  outpin "iSlice__474__" Y ,
  inpin "iSlice__211__" CE ,
  inpin "iSlice__212__" CE ,
  inpin "iSlice__213__" CE ,
  inpin "iSlice__218__" CE ,
  inpin "iSlice__221__" CE ,
  pip CLB_BUFFER_X15Y53 CLB_BUFFER_W2MID6 -> CLB_BUFFER_IW2MID6 , 
  pip CLB_X11Y52 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X11Y52 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X14Y52 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X14Y53 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X16Y47 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X16Y52 CE_B3_INT -> CE_PINWIRE3 , 
  pip INT_X11Y52 N2BEG8 -> CE_B1 , 
  pip INT_X11Y52 S2BEG8 -> CE_B3 , 
  pip INT_X11Y52 W2MID8 -> N2BEG8 , 
  pip INT_X11Y52 W2MID8 -> S2BEG8 , 
  pip INT_X12Y52 W2END8 -> W2BEG8 , 
  pip INT_X14Y52 S2MID8 -> CE_B2 , 
  pip INT_X14Y52 S2MID8 -> W2BEG8 , 
  pip INT_X14Y53 S2BEG8 -> CE_B3 , 
  pip INT_X14Y53 W2END6 -> S2BEG8 , 
  pip INT_X16Y47 BEST_LOGIC_OUTS7 -> N6BEG6 , 
  pip INT_X16Y47 BEST_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X16Y48 OMUX_N15 -> N2BEG9 , 
  pip INT_X16Y50 N2END9 -> N2BEG9 , 
  pip INT_X16Y52 N2END9 -> CE_B3 , 
  pip INT_X16Y53 N6END6 -> W2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_RS<0>" , 
  outpin "iSlice__549__" XQ ,
  inpin "iSlice__315__" G4 ,
  inpin "iSlice__401__" G1 ,
  pip CLB_X11Y45 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X11Y46 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y44 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X11Y44 OUT_S -> W2BEG9 , 
  pip INT_X11Y45 SECONDARY_LOGIC_OUTS0 -> OMUX0 , 
  pip INT_X11Y45 SECONDARY_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X11Y46 OMUX_N15 -> IMUX_B7 , 
  pip INT_X9Y44 W2END9 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_RS<1>" , 
  outpin "iSlice__550__" YQ ,
  inpin "iSlice__311__" G2 ,
  inpin "iSlice__386__" G3 ,
  inpin "iSlice__387__" G1 ,
  pip CLB_X11Y46 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X9Y46 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y47 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X10Y46 OMUX_SE3 -> E2BEG3 , 
  pip INT_X11Y46 E2MID3 -> IMUX_B17 , 
  pip INT_X8Y45 S2END8 -> IMUX_B3 , 
  pip INT_X8Y47 OMUX_W14 -> S2BEG8 , 
  pip INT_X9Y46 OMUX_S3 -> IMUX_B22 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS6 -> OMUX14 , 
  pip INT_X9Y47 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_RS<2>" , 
  outpin "iSlice__523__" XQ ,
  inpin "iSlice__272__" G3 ,
  inpin "iSlice__315__" G2 ,
  inpin "iSlice__387__" G2 ,
  inpin "iSlice__388__" G4 ,
  pip CLB_X13Y46 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X8Y44 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X8Y45 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X11Y44 E2END8 -> E2BEG6 , 
  pip INT_X13Y44 E2END6 -> N2BEG5 , 
  pip INT_X13Y46 N2END5 -> IMUX_B22 , 
  pip INT_X8Y44 SECONDARY_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X8Y44 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X8Y44 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X8Y45 OMUX_N11 -> IMUX_B2 , 
  pip INT_X9Y44 OMUX_E13 -> E2BEG8 , 
  pip INT_X9Y44 OMUX_E7 -> IMUX_B21 , 
  pip INT_X9Y44 OMUX_E7 -> N2BEG4 , 
  pip INT_X9Y46 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X9Y46 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X9Y46 N2END4 -> BYP_INT_B4 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_RS<3>" , 
  outpin "iSlice__557__" YQ ,
  inpin "iSlice__386__" G2 ,
  inpin "iSlice__387__" G3 ,
  inpin "iSlice__388__" G3 ,
  inpin "iSlice__390__" G4 ,
  inpin "iSlice__401__" G4 ,
  pip CLB_X11Y46 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y46 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y46 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y46 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y46 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X11Y46 E2END0 -> IMUX_B4 , 
  pip INT_X8Y45 OMUX_S4 -> IMUX_B1 , 
  pip INT_X8Y46 OMUX2 -> IMUX_B0 , 
  pip INT_X8Y46 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X8Y46 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X8Y46 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X9Y46 OMUX_E2 -> E2BEG0 , 
  pip INT_X9Y46 OMUX_E7 -> IMUX_B1 , 
  pip INT_X9Y46 OMUX_E7 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/U31/add_WR_RS<4>" , 
  outpin "iSlice__557__" XQ ,
  inpin "iDsp__8__" C4 ,
  inpin "iSlice__311__" G1 ,
  inpin "iSlice__386__" G1 ,
  inpin "iSlice__387__" G4 ,
  inpin "iSlice__388__" G2 ,
  inpin "iSlice__390__" G1 ,
  pip CLB_X11Y46 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y46 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X8Y46 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X9Y46 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y44 IMUX_B16_INT1 -> DSP48_0_C4 , 
  pip INT_X10Y45 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X10Y45 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X10Y45 S2MID4 -> BYP_INT_B4 , 
  pip INT_X10Y46 E2MID4 -> S2BEG4 , 
  pip INT_X11Y46 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X11Y46 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X11Y46 E2END4 -> BYP_INT_B4 , 
  pip INT_X8Y45 OMUX_S0 -> IMUX_B0 , 
  pip INT_X8Y46 OMUX13 -> IMUX_B3 , 
  pip INT_X8Y46 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X8Y46 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X8Y46 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X9Y46 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X9Y46 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y46 OMUX_E8 -> BYP_INT_B1 , 
  pip INT_X9Y46 OMUX_E8 -> E2BEG4 , 
  pip INT_X9Y46 OMUX_E8 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add<1>" , 
  outpin "iDsp__8__" P1 ,
  inpin "iSlice__312__" G4 ,
  inpin "iSlice__381__" G2 ,
  pip CLB_X9Y44 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y45 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip DSP_X10Y44 DSP48_0_P1 -> HALF_OMUX_BOT5_INT0 , 
  pip DSP_X10Y44 DSP48_0_P1 -> HALF_OMUX_TOP5_INT0 , 
  pip INT_X10Y44 HALF_OMUX_BOT5 -> OMUX6 , 
  pip INT_X10Y44 HALF_OMUX_TOP5 -> OMUX15 , 
  pip INT_X10Y44 OMUX15 -> W2BEG9 , 
  pip INT_X9Y44 OMUX_W6 -> IMUX_B17 , 
  pip INT_X9Y44 W2MID9 -> N2BEG9 , 
  pip INT_X9Y45 N2MID9 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add<2>" , 
  outpin "iDsp__8__" P2 ,
  inpin "iSlice__312__" G2 ,
  inpin "iSlice__381__" G4 ,
  inpin "iSlice__387__" F3 ,
  pip CLB_X8Y45 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y45 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip DSP_X10Y44 DSP48_0_P2 -> HALF_OMUX_TOP6_INT0 , 
  pip INT_X10Y44 HALF_OMUX_TOP6 -> OMUX12 , 
  pip INT_X10Y44 HALF_OMUX_TOP6 -> OMUX14 , 
  pip INT_X10Y45 OMUX_N12 -> W2BEG4 , 
  pip INT_X8Y45 W2END4 -> IMUX_B9 , 
  pip INT_X9Y44 OMUX_W14 -> IMUX_B19 , 
  pip INT_X9Y45 OMUX_WN14 -> IMUX_B17 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add<3>" , 
  outpin "iDsp__8__" P3 ,
  inpin "iSlice__381__" G3 ,
  inpin "iSlice__383__" G4 ,
  inpin "iSlice__387__" F4 ,
  inpin "iSlice__389__" G1 ,
  pip CLB_X8Y45 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y45 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y45 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip DSP_X10Y44 DSP48_0_P3 -> HALF_OMUX_TOP7_INT0 , 
  pip INT_X10Y44 HALF_OMUX_TOP7 -> OMUX10 , 
  pip INT_X10Y44 HALF_OMUX_TOP7 -> OMUX9 , 
  pip INT_X8Y45 W2MID0 -> IMUX_B8 , 
  pip INT_X9Y44 OMUX_W9 -> IMUX_B18 , 
  pip INT_X9Y44 OMUX_W9 -> N2BEG7 , 
  pip INT_X9Y45 N2MID7 -> IMUX_B23 , 
  pip INT_X9Y45 N2MID7 -> IMUX_B7 , 
  pip INT_X9Y45 OMUX_NW10 -> W2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add<4>" , 
  outpin "iDsp__8__" P4 ,
  inpin "iSlice__383__" G3 ,
  inpin "iSlice__387__" F2 ,
  inpin "iSlice__389__" G4 ,
  inpin "iSlice__93__" F1 ,
  pip CLB_X8Y45 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y45 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y45 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip DSP_X10Y44 DSP48_0_P4 -> HALF_OMUX_BOT4_INT1 , 
  pip DSP_X10Y44 DSP48_0_P4 -> HALF_OMUX_TOP4_INT1 , 
  pip INT_X10Y45 HALF_OMUX_BOT4 -> OMUX2 , 
  pip INT_X10Y45 HALF_OMUX_BOT4 -> OMUX5 , 
  pip INT_X10Y45 HALF_OMUX_TOP4 -> OMUX9 , 
  pip INT_X10Y45 OMUX2 -> W2BEG1 , 
  pip INT_X8Y45 W2MID6 -> IMUX_B10 , 
  pip INT_X9Y44 OMUX_SW5 -> IMUX_B15 , 
  pip INT_X9Y45 OMUX_W9 -> IMUX_B22 , 
  pip INT_X9Y45 OMUX_W9 -> W2BEG6 , 
  pip INT_X9Y45 W2MID1 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_RD<0>" , 
  outpin "iSlice__386__" X ,
  inpin "iDsp__8__" B0 ,
  pip CLB_X9Y46 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip DSP_X10Y44 IMUX_B12_INT0 -> DSP48_0_B0 , 
  pip INT_X10Y44 E2MID1 -> IMUX_B12 , 
  pip INT_X9Y44 S2END3 -> E2BEG1 , 
  pip INT_X9Y46 BEST_LOGIC_OUTS3 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_RD<1>" , 
  outpin "iSlice__385__" X ,
  inpin "iDsp__8__" B1 ,
  pip CLB_X11Y46 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip DSP_X10Y44 IMUX_B13_INT0 -> DSP48_0_B1 , 
  pip INT_X10Y44 S2END3 -> IMUX_B13 , 
  pip INT_X10Y46 OMUX_W6 -> S2BEG3 , 
  pip INT_X11Y46 BEST_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_RD<2>" , 
  outpin "iSlice__388__" X ,
  inpin "iDsp__8__" B2 ,
  pip CLB_X9Y46 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip DSP_X10Y44 IMUX_B14_INT0 -> DSP48_0_B2 , 
  pip INT_X10Y44 S2MID7 -> IMUX_B14 , 
  pip INT_X10Y45 OMUX_SE3 -> S2BEG7 , 
  pip INT_X9Y46 BEST_LOGIC_OUTS0 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_RD<3>" , 
  outpin "iSlice__390__" X ,
  inpin "iDsp__8__" B3 ,
  pip CLB_X8Y46 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip DSP_X10Y44 IMUX_B15_INT0 -> DSP48_0_B3 , 
  pip INT_X10Y44 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X10Y44 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X10Y44 E2END4 -> BYP_INT_B6 , 
  pip INT_X8Y44 S2END6 -> E2BEG4 , 
  pip INT_X8Y46 BEST_LOGIC_OUTS0 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_WR<0>" , 
  outpin "iSlice__386__" Y ,
  inpin "iDsp__8__" C0 ,
  pip CLB_X9Y46 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip DSP_X10Y44 IMUX_B16_INT0 -> DSP48_0_C0 , 
  pip INT_X10Y44 S2END1 -> IMUX_B16 , 
  pip INT_X10Y46 OMUX_E2 -> S2BEG1 , 
  pip INT_X9Y46 BEST_LOGIC_OUTS7 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_WR<1>" , 
  outpin "iSlice__387__" Y ,
  inpin "iDsp__8__" C1 ,
  pip CLB_X8Y45 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip DSP_X10Y44 IMUX_B17_INT0 -> DSP48_0_C1 , 
  pip INT_X10Y44 E2MID3 -> IMUX_B17 , 
  pip INT_X8Y45 BEST_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X9Y44 OMUX_SE3 -> E2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_WR<2>" , 
  outpin "iSlice__388__" Y ,
  inpin "iDsp__8__" C2 ,
  pip CLB_X9Y46 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip DSP_X10Y44 IMUX_B18_INT0 -> DSP48_0_C2 , 
  pip INT_X10Y44 S2MID6 -> IMUX_B18 , 
  pip INT_X10Y45 OMUX_ES7 -> S2BEG6 , 
  pip INT_X9Y46 BEST_LOGIC_OUTS4 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/U31/c_add_WR<3>" , 
  outpin "iSlice__390__" Y ,
  inpin "iDsp__8__" C3 ,
  pip CLB_X8Y46 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip DSP_X10Y44 IMUX_B19_INT0 -> DSP48_0_C3 , 
  pip INT_X10Y44 S2MID9 -> IMUX_B19 , 
  pip INT_X10Y45 E2END_S0 -> S2BEG9 , 
  pip INT_X8Y46 BEST_LOGIC_OUTS4 -> E2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U31/diempty" , 
  outpin "iSlice__272__" YQ ,
  inpin "iSlice__189__" F1 ,
  inpin "iSlice__190__" G2 ,
  inpin "iSlice__231__" G2 ,
  inpin "iSlice__280__" G4 ,
  inpin "iSlice__344__" G1 ,
  inpin "iSlice__35__" G4 ,
  inpin "iSlice__389__" F1 ,
  inpin "iSlice__394__" F2 ,
  inpin "iSlice__394__" G4 ,
  inpin "iSlice__93__" G3 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X11Y42 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X13Y46 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X16Y44 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X16Y44 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X17Y44 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y42 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y34 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y44 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y45 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y45 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X11Y34 S2END6 -> W2BEG4 , 
  pip INT_X11Y36 S2END8 -> S2BEG6 , 
  pip INT_X11Y38 S2END8 -> S2BEG8 , 
  pip INT_X11Y40 S2END_S0 -> S2BEG8 , 
  pip INT_X11Y42 S2MID0 -> IMUX_B4 , 
  pip INT_X11Y42 W2END8 -> W2BEG8 , 
  pip INT_X11Y43 W2END_N8 -> S2BEG0 , 
  pip INT_X11Y44 W2END0 -> W2BEG2 , 
  pip INT_X11Y45 W2END9 -> W2BEG9 , 
  pip INT_X13Y42 S2END_S0 -> W2BEG8 , 
  pip INT_X13Y44 S2MID0 -> E2BEG0 , 
  pip INT_X13Y44 S2MID0 -> W2BEG0 , 
  pip INT_X13Y45 OMUX_S0 -> S2BEG0 , 
  pip INT_X13Y45 OUT_S -> W2BEG9 , 
  pip INT_X13Y46 SECONDARY_LOGIC_OUTS7 -> OMUX0 , 
  pip INT_X15Y44 E2END0 -> E2BEG0 , 
  pip INT_X16Y44 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X16Y44 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X16Y44 E2MID0 -> BYP_INT_B0 , 
  pip INT_X16Y44 E2MID0 -> IMUX_B0 , 
  pip INT_X16Y44 E2MID0 -> IMUX_B4 , 
  pip INT_X17Y44 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X17Y44 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X17Y44 E2END0 -> BYP_INT_B2 , 
  pip INT_X8Y42 W2MID8 -> IMUX_B7 , 
  pip INT_X9Y34 W2END4 -> IMUX_B17 , 
  pip INT_X9Y42 W2END8 -> W2BEG8 , 
  pip INT_X9Y44 W2END2 -> IMUX_B5 , 
  pip INT_X9Y45 W2END9 -> IMUX_B11 , 
  pip INT_X9Y45 W2END9 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/U31/iempty" , 
  outpin "iSlice__272__" Y ,
  inpin "iSlice__337__" F3 ,
  inpin "iSlice__348__" G3 ,
  inpin "iSlice__383__" G1 ,
  inpin "iSlice__387__" F1 ,
  inpin "iSlice__389__" G3 ,
  inpin "iSlice__400__" F2 ,
  inpin "iSlice__474__" G1 ,
  inpin "iSlice__63__" G2 ,
  inpin "iSlice__93__" F3 ,
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE2MID3 -> CLB_BUFFER_E2MID3 , 
  pip CLB_BUFFER_X15Y47 CLB_BUFFER_IE2MID0 -> CLB_BUFFER_E2MID0 , 
  pip CLB_X13Y45 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y46 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X13Y53 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X14Y49 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y41 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X16Y47 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y45 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y45 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X10Y45 W2END7 -> W2BEG7 , 
  pip INT_X12Y45 OMUX_WS1 -> W2BEG7 , 
  pip INT_X12Y45 OMUX_WS1 -> W6BEG4 , 
  pip INT_X13Y45 OMUX_S3 -> IMUX_B14 , 
  pip INT_X13Y46 BEST_LOGIC_OUTS7 -> N6BEG6 , 
  pip INT_X13Y46 BEST_LOGIC_OUTS7 -> OMUX1 , 
  pip INT_X13Y46 BEST_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X13Y46 BEST_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X13Y49 N6MID6 -> E2BEG6 , 
  pip INT_X13Y52 N6END6 -> N2BEG6 , 
  pip INT_X13Y53 N2MID6 -> IMUX_B2 , 
  pip INT_X14Y41 S2END5 -> E2BEG3 , 
  pip INT_X14Y43 S2END7 -> S2BEG5 , 
  pip INT_X14Y45 OMUX_SE3 -> S2BEG7 , 
  pip INT_X14Y47 OMUX_EN8 -> E2BEG0 , 
  pip INT_X14Y49 E2MID6 -> IMUX_B22 , 
  pip INT_X16Y41 E2END3 -> IMUX_B13 , 
  pip INT_X16Y47 E2END0 -> IMUX_B20 , 
  pip INT_X8Y45 W2END7 -> IMUX_B11 , 
  pip INT_X9Y44 S2MID4 -> IMUX_B13 , 
  pip INT_X9Y45 BOUNCE0 -> BYP_INT_B2 , 
  pip INT_X9Y45 BOUNCE0 -> IMUX_B20 , 
  pip INT_X9Y45 BYP_BOUNCE2 -> IMUX_B5 , 
  pip INT_X9Y45 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X9Y45 S2BEG4 -> BOUNCE0 , 
  pip INT_X9Y45 W6MID4 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U31/iempty562" , 
  outpin "iSlice__401__" Y ,
  inpin "iSlice__272__" G2 ,
  pip CLB_X11Y46 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X13Y46 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X11Y46 BEST_LOGIC_OUTS5 -> E2BEG4 , 
  pip INT_X13Y46 E2END4 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/U31/ifull_cmp_ne0000" , 
  outpin "iSlice__377__" Y ,
  inpin "iSlice__337__" F1 ,
  inpin "iSlice__348__" G4 ,
  inpin "iSlice__474__" G4 ,
  inpin "iSlice__63__" BX ,
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_BUFFER_X15Y47 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_X12Y45 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X13Y53 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X14Y49 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y41 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X16Y47 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X12Y42 S2END2 -> E2BEG0 , 
  pip INT_X12Y44 OMUX_S4 -> S2BEG2 , 
  pip INT_X12Y45 BEST_LOGIC_OUTS7 -> N2BEG8 , 
  pip INT_X12Y45 BEST_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X12Y47 N2END8 -> E2BEG9 , 
  pip INT_X13Y47 E2MID9 -> N2BEG9 , 
  pip INT_X13Y50 N2END_N9 -> N2BEG1 , 
  pip INT_X13Y52 N2END1 -> N2BEG1 , 
  pip INT_X13Y53 N2MID1 -> BYP_INT_B0 , 
  pip INT_X14Y41 E2END_S0 -> E2BEG8 , 
  pip INT_X14Y47 E2END9 -> E2BEG9 , 
  pip INT_X14Y47 E2END9 -> N2BEG8 , 
  pip INT_X14Y49 N2END8 -> IMUX_B23 , 
  pip INT_X16Y41 E2END8 -> IMUX_B15 , 
  pip INT_X16Y47 E2END9 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/U31/ifull_cmp_ne000032" , 
  outpin "iSlice__434__" Y ,
  inpin "iSlice__377__" G3 ,
  pip CLB_X11Y51 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X12Y45 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X11Y45 S6END7 -> E2BEG6 , 
  pip INT_X11Y51 BEST_LOGIC_OUTS6 -> S6BEG7 , 
  pip INT_X12Y45 E2MID6 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/U31/ifull_cmp_ne000093" , 
  outpin "iSlice__434__" X ,
  inpin "iSlice__377__" G1 ,
  pip CLB_X11Y51 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X12Y45 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X11Y45 S6END1 -> E2BEG0 , 
  pip INT_X11Y51 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  pip INT_X12Y45 E2MID0 -> IMUX_B20 , 
  ;
net "uart_wrapper/cmp_uart/U31/isrst_r" , 
  outpin "iSlice__553__" XQ ,
  inpin "iSlice__504__" F1 ,
  pip CLB_X14Y51 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y51 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X14Y51 OMUX13 -> IMUX_B11 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_uart/U31/isrst_w" , 
  outpin "iSlice__682__" XQ ,
  inpin "iSlice__553__" BY ,
  pip CLB_X14Y51 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X14Y51 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X14Y51 OMUX9 -> BYP_INT_B1 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U31/isrst_w_not0001" , 
  outpin "iSlice__504__" X ,
  inpin "iSlice__682__" CE ,
  pip CLB_X14Y51 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X14Y51 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X14Y51 BEST_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X14Y51 BOUNCE1 -> CE_B3 , 
  pip INT_X14Y51 OMUX5 -> BOUNCE1 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_RD<0>" , 
  outpin "iDsp__3__" P0 ,
  inpin "iSlice__216__" F4 ,
  pip CLB_X9Y47 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip DSP_X10Y48 DSP48_0_P0 -> HALF_OMUX_BOT4_INT0 , 
  pip INT_X10Y48 HALF_OMUX_BOT4 -> OMUX5 , 
  pip INT_X9Y47 OMUX_SW5 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_RD<1>" , 
  outpin "iDsp__3__" P1 ,
  inpin "iSlice__216__" F3 ,
  inpin "iSlice__216__" G2 ,
  pip CLB_X9Y47 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y47 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip DSP_X10Y48 DSP48_0_P1 -> HALF_OMUX_BOT5_INT0 , 
  pip DSP_X10Y48 DSP48_0_P1 -> HALF_OMUX_TOP5_INT0 , 
  pip INT_X10Y47 OMUX_S3 -> W2BEG5 , 
  pip INT_X10Y48 HALF_OMUX_BOT5 -> OMUX3 , 
  pip INT_X10Y48 HALF_OMUX_TOP5 -> OMUX14 , 
  pip INT_X9Y47 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X9Y47 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y47 S2MID8 -> BYP_INT_B7 , 
  pip INT_X9Y47 W2MID5 -> IMUX_B30 , 
  pip INT_X9Y48 OMUX_W14 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_RD<2>" , 
  outpin "iDsp__3__" P2 ,
  inpin "iSlice__215__" F3 ,
  inpin "iSlice__216__" G3 ,
  pip CLB_X9Y46 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y47 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip DSP_X10Y48 DSP48_0_P2 -> HALF_OMUX_BOT6_INT0 , 
  pip INT_X10Y48 HALF_OMUX_BOT6 -> OMUX1 , 
  pip INT_X9Y46 S2MID7 -> IMUX_B26 , 
  pip INT_X9Y47 OMUX_WS1 -> IMUX_B22 , 
  pip INT_X9Y47 OMUX_WS1 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_RD<3>" , 
  outpin "iDsp__3__" P3 ,
  inpin "iSlice__215__" F2 ,
  inpin "iSlice__215__" G2 ,
  inpin "iSlice__217__" G2 ,
  pip CLB_X9Y46 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y46 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y48 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip DSP_X10Y48 DSP48_0_P3 -> HALF_OMUX_BOT7_INT0 , 
  pip INT_X10Y48 HALF_OMUX_BOT7 -> OMUX6 , 
  pip INT_X9Y46 S2END3 -> IMUX_B17 , 
  pip INT_X9Y46 S2END3 -> IMUX_B25 , 
  pip INT_X9Y48 OMUX_W6 -> IMUX_B21 , 
  pip INT_X9Y48 OMUX_W6 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_RD<4>" , 
  outpin "iDsp__3__" P4 ,
  inpin "iSlice__214__" F2 ,
  inpin "iSlice__215__" G3 ,
  inpin "iSlice__217__" F4 ,
  inpin "iSlice__217__" G4 ,
  pip CLB_X9Y46 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y47 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y48 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y48 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip DSP_X10Y48 DSP48_0_P4 -> HALF_OMUX_BOT4_INT1 , 
  pip INT_X10Y49 HALF_OMUX_BOT4 -> OMUX5 , 
  pip INT_X9Y46 S2END6 -> IMUX_B18 , 
  pip INT_X9Y47 S2MID6 -> IMUX_B10 , 
  pip INT_X9Y48 OMUX_SW5 -> IMUX_B23 , 
  pip INT_X9Y48 OMUX_SW5 -> IMUX_B31 , 
  pip INT_X9Y48 OMUX_SW5 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_WR<0>" , 
  outpin "iDsp__4__" P0 ,
  inpin "iSlice__218__" F3 ,
  pip CLB_X11Y52 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip DSP_X10Y52 DSP48_1_P0 -> HALF_OMUX_TOP0_INT0 , 
  pip INT_X10Y52 HALF_OMUX_TOP0 -> OMUX8 , 
  pip INT_X11Y52 OMUX_E8 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_WR<1>" , 
  outpin "iDsp__4__" P1 ,
  inpin "iSlice__218__" F1 ,
  inpin "iSlice__218__" G1 ,
  pip CLB_X11Y52 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X11Y52 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip DSP_X10Y52 DSP48_1_P1 -> HALF_OMUX_BOT1_INT0 , 
  pip INT_X10Y52 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X11Y52 OMUX_E2 -> IMUX_B20 , 
  pip INT_X11Y52 OMUX_E2 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_WR<2>" , 
  outpin "iDsp__4__" P2 ,
  inpin "iSlice__218__" G2 ,
  inpin "iSlice__221__" F3 ,
  pip CLB_X11Y52 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y52 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip DSP_X10Y52 DSP48_1_P2 -> HALF_OMUX_BOT2_INT0 , 
  pip INT_X10Y52 HALF_OMUX_BOT2 -> OMUX7 , 
  pip INT_X11Y52 OMUX_E7 -> IMUX_B13 , 
  pip INT_X11Y52 OMUX_E7 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_WR<3>" , 
  outpin "iDsp__4__" P3 ,
  inpin "iSlice__221__" F1 ,
  inpin "iSlice__221__" G1 ,
  pip CLB_X11Y52 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X11Y52 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip DSP_X10Y52 DSP48_1_P3 -> HALF_OMUX_TOP3_INT0 , 
  pip INT_X10Y52 HALF_OMUX_TOP3 -> OMUX13 , 
  pip INT_X11Y52 OMUX_E13 -> IMUX_B15 , 
  pip INT_X11Y52 OMUX_E13 -> IMUX_B7 , 
  ;
net "uart_wrapper/cmp_uart/U31/n_add_WR<4>" , 
  outpin "iDsp__4__" P4 ,
  inpin "iSlice__213__" F2 ,
  inpin "iSlice__221__" G2 ,
  pip CLB_X11Y52 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y52 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip DSP_X10Y52 DSP48_1_P4 -> HALF_OMUX_BOT0_INT1 , 
  pip INT_X10Y53 HALF_OMUX_BOT0 -> OMUX3 , 
  pip INT_X11Y52 OMUX_SE3 -> E2BEG3 , 
  pip INT_X11Y52 OMUX_SE3 -> IMUX_B6 , 
  pip INT_X13Y52 E2END3 -> E2BEG3 , 
  pip INT_X14Y52 E2MID3 -> IMUX_B25 , 
  ;
net "uart_wrapper/cmp_uart/U31/srst_r" , 
  outpin "iSlice__549__" YQ ,
  inpin "iSlice__209__" F2 ,
  inpin "iSlice__209__" G2 ,
  inpin "iSlice__210__" F3 ,
  inpin "iSlice__210__" G3 ,
  inpin "iSlice__214__" F1 ,
  inpin "iSlice__214__" G2 ,
  inpin "iSlice__215__" F4 ,
  inpin "iSlice__215__" G4 ,
  inpin "iSlice__216__" F1 ,
  inpin "iSlice__216__" G4 ,
  inpin "iSlice__217__" F3 ,
  inpin "iSlice__217__" G3 ,
  inpin "iSlice__400__" F1 ,
  pip CLB_X11Y45 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X13Y45 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X13Y48 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y48 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y48 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y48 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y46 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y47 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y47 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y47 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X9Y47 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y48 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y48 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X11Y45 SECONDARY_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X11Y45 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X11Y46 OMUX_N12 -> W2BEG4 , 
  pip INT_X12Y45 OMUX_E13 -> E2BEG8 , 
  pip INT_X12Y46 OMUX_NE12 -> N2BEG5 , 
  pip INT_X12Y48 N2END5 -> E2BEG6 , 
  pip INT_X13Y45 E2MID8 -> IMUX_B15 , 
  pip INT_X13Y48 E2MID6 -> IMUX_B14 , 
  pip INT_X13Y48 E2MID6 -> IMUX_B6 , 
  pip INT_X14Y48 E2END6 -> IMUX_B22 , 
  pip INT_X14Y48 E2END6 -> IMUX_B30 , 
  pip INT_X9Y46 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X9Y46 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X9Y46 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X9Y46 W2END4 -> BYP_INT_B6 , 
  pip INT_X9Y46 W2END4 -> N2BEG6 , 
  pip INT_X9Y47 BYP_BOUNCE1 -> IMUX_B28 , 
  pip INT_X9Y47 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X9Y47 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X9Y47 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y47 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y47 N2MID6 -> BYP_INT_B1 , 
  pip INT_X9Y47 N2MID6 -> BYP_INT_B3 , 
  pip INT_X9Y47 N2MID6 -> IMUX_B2 , 
  pip INT_X9Y48 N2END6 -> IMUX_B22 , 
  pip INT_X9Y48 N2END6 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/U31/srst_w" , 
  outpin "iSlice__553__" YQ ,
  inpin "iSlice__211__" F4 ,
  inpin "iSlice__211__" G4 ,
  inpin "iSlice__212__" F3 ,
  inpin "iSlice__212__" G3 ,
  inpin "iSlice__213__" F4 ,
  inpin "iSlice__213__" G2 ,
  inpin "iSlice__218__" F2 ,
  inpin "iSlice__218__" G4 ,
  inpin "iSlice__221__" F4 ,
  inpin "iSlice__221__" G3 ,
  inpin "iSlice__474__" G2 ,
  inpin "iSlice__553__" BX ,
  pip CLB_BUFFER_X15Y47 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_X11Y52 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y52 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X11Y52 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X11Y52 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y51 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X14Y51 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X14Y52 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y52 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y53 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y53 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y47 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y52 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y52 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X11Y52 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X11Y52 BYP_BOUNCE6 -> IMUX_B23 , 
  pip INT_X11Y52 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X11Y52 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y52 W2END2 -> BYP_INT_B4 , 
  pip INT_X11Y52 W2END2 -> BYP_INT_B6 , 
  pip INT_X11Y52 W2END2 -> IMUX_B29 , 
  pip INT_X11Y52 W2END2 -> IMUX_B5 , 
  pip INT_X13Y52 OMUX_WN14 -> W2BEG2 , 
  pip INT_X14Y47 S2END_S0 -> E2BEG8 , 
  pip INT_X14Y50 OMUX_S0 -> S2BEG0 , 
  pip INT_X14Y51 N2BEG9 -> BYP_INT_B5 , 
  pip INT_X14Y51 OMUX15 -> N2BEG9 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS5 -> OMUX15 , 
  pip INT_X14Y52 OMUX_N12 -> IMUX_B17 , 
  pip INT_X14Y52 OMUX_N15 -> IMUX_B27 , 
  pip INT_X14Y53 N2END9 -> IMUX_B23 , 
  pip INT_X14Y53 N2END9 -> IMUX_B31 , 
  pip INT_X15Y52 OMUX_NE12 -> E2BEG5 , 
  pip INT_X16Y47 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X16Y47 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X16Y47 E2END8 -> BYP_INT_B7 , 
  pip INT_X16Y52 E2MID5 -> IMUX_B22 , 
  pip INT_X16Y52 E2MID5 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/U32a/Q0" , 
  outpin "iSlice__234__" YQ ,
  inpin "iSlice__276__" G4 ,
  inpin "iSlice__342__" F2 ,
  inpin "iSlice__588__" BX ,
  pip CLB_X16Y30 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X16Y38 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X18Y31 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y28 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X11Y28 S6MID1 -> W2BEG1 , 
  pip INT_X11Y31 LH6 -> S6BEG1 , 
  pip INT_X16Y30 W2MID7 -> BYP_INT_B5 , 
  pip INT_X16Y37 W2MID2 -> N2BEG2 , 
  pip INT_X16Y38 N2MID2 -> IMUX_B29 , 
  pip INT_X17Y30 OMUX_WS1 -> W2BEG7 , 
  pip INT_X17Y31 OMUX_W1 -> LH0 , 
  pip INT_X17Y31 OMUX_W1 -> N6BEG2 , 
  pip INT_X17Y37 N6END2 -> W2BEG2 , 
  pip INT_X18Y31 SECONDARY_LOGIC_OUTS7 -> OMUX1 , 
  pip INT_X9Y28 W2END1 -> IMUX_B0 , 
  ;
net "uart_wrapper/cmp_uart/U32a/Q1" , 
  outpin "iSlice__588__" XQ ,
  inpin "iSlice__276__" G3 ,
  inpin "iSlice__342__" F1 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_OMUX_SW5 -> CLB_BUFFER_IOMUX_SW5 , 
  pip CLB_X16Y30 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X16Y38 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X9Y28 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X15Y29 OMUX_SW5 -> W6BEG9 , 
  pip INT_X16Y30 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X16Y30 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X16Y31 OMUX_N13 -> N6BEG0 , 
  pip INT_X16Y37 N6END0 -> N2BEG0 , 
  pip INT_X16Y38 N2MID0 -> IMUX_B28 , 
  pip INT_X9Y28 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X9Y28 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X9Y28 S2END0 -> BYP_INT_B2 , 
  pip INT_X9Y30 W6END_N9 -> S2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U32b/Q0" , 
  outpin "iSlice__231__" XQ ,
  inpin "iSlice__279__" G1 ,
  inpin "iSlice__342__" G1 ,
  inpin "iSlice__589__" BY ,
  pip CLB_X16Y38 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y39 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X17Y44 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X22Y39 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X16Y38 W2MID1 -> IMUX_B20 , 
  pip INT_X17Y38 S2MID1 -> W2BEG1 , 
  pip INT_X17Y39 S2END3 -> BYP_INT_B4 , 
  pip INT_X17Y39 S2END3 -> S2BEG1 , 
  pip INT_X17Y41 S2END5 -> S2BEG3 , 
  pip INT_X17Y43 OMUX_S3 -> S2BEG5 , 
  pip INT_X17Y44 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X18Y43 OMUX_SE3 -> E2BEG3 , 
  pip INT_X20Y43 E2END3 -> E2BEG1 , 
  pip INT_X22Y39 S2END0 -> IMUX_B16 , 
  pip INT_X22Y41 S2END0 -> S2BEG0 , 
  pip INT_X22Y43 E2END1 -> S2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U32b/Q1" , 
  outpin "iSlice__589__" YQ ,
  inpin "iSlice__279__" G4 ,
  inpin "iSlice__342__" G2 ,
  pip CLB_X16Y38 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y39 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X22Y39 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X16Y38 BYP_BOUNCE7 -> IMUX_B21 , 
  pip INT_X16Y38 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X16Y38 OMUX_SW5 -> BYP_INT_B7 , 
  pip INT_X17Y39 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X17Y39 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X18Y39 OMUX_E13 -> E2BEG8 , 
  pip INT_X20Y39 E2END8 -> E2BEG8 , 
  pip INT_X22Y39 E2END8 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_uart/U32c/Q0" , 
  outpin "iSlice__231__" YQ ,
  inpin "iSlice__277__" G4 ,
  inpin "iSlice__343__" F2 ,
  inpin "iSlice__589__" BX ,
  pip CLB_X11Y39 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y29 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X17Y39 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X17Y44 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X11Y31 S6END_S0 -> E2BEG9 , 
  pip INT_X11Y38 S6END0 -> N2BEG0 , 
  pip INT_X11Y38 S6END0 -> S6BEG0 , 
  pip INT_X11Y39 N2MID0 -> IMUX_B0 , 
  pip INT_X11Y44 LH6 -> S6BEG0 , 
  pip INT_X13Y29 S2END8 -> E2BEG6 , 
  pip INT_X13Y31 E2END9 -> S2BEG8 , 
  pip INT_X14Y29 E2MID6 -> IMUX_B14 , 
  pip INT_X17Y39 S2END0 -> BYP_INT_B0 , 
  pip INT_X17Y41 S2END2 -> S2BEG0 , 
  pip INT_X17Y43 OMUX_S4 -> S2BEG2 , 
  pip INT_X17Y44 OMUX4 -> LH0 , 
  pip INT_X17Y44 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/U32c/Q1" , 
  outpin "iSlice__589__" XQ ,
  inpin "iSlice__277__" G3 ,
  inpin "iSlice__343__" F3 ,
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_W6A3 -> CLB_BUFFER_IW6A3 , 
  pip CLB_X11Y39 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y29 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X17Y39 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y39 W6END3 -> E2BEG3 , 
  pip INT_X11Y39 E2MID3 -> IMUX_B1 , 
  pip INT_X13Y33 S6END3 -> E2BEG2 , 
  pip INT_X13Y39 W6MID3 -> S6BEG3 , 
  pip INT_X14Y29 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X14Y29 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y29 S2END2 -> BYP_INT_B2 , 
  pip INT_X14Y31 S2END2 -> S2BEG2 , 
  pip INT_X14Y33 E2MID2 -> S2BEG2 , 
  pip INT_X16Y39 OMUX_W6 -> W6BEG3 , 
  pip INT_X17Y39 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U33/Break_ITR" , 
  outpin "iSlice__551__" XQ ,
  inpin "iSlice__337__" G3 ,
  inpin "iSlice__488__" G4 ,
  inpin "iSlice__5__" BY ,
  pip CLB_X16Y39 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y41 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X17Y39 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X17Y47 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X16Y39 OMUX_W14 -> IMUX_B23 , 
  pip INT_X16Y40 OMUX_WN14 -> N2BEG3 , 
  pip INT_X16Y41 N2MID3 -> IMUX_B5 , 
  pip INT_X17Y39 SECONDARY_LOGIC_OUTS1 -> OMUX14 , 
  pip INT_X17Y39 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X17Y40 OMUX_N15 -> N6BEG9 , 
  pip INT_X17Y46 N6END9 -> N2BEG9 , 
  pip INT_X17Y47 BYP_BOUNCE7 -> BYP_INT_B6 , 
  pip INT_X17Y47 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X17Y47 N2MID9 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_uart/U33/D_RDY" , 
  outpin "iSlice__222__" XQ ,
  inpin "iSlice__337__" F2 ,
  inpin "iSlice__350__" G2 ,
  inpin "iSlice__477__" F4 ,
  inpin "iSlice__588__" BY ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_X14Y23 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X14Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y30 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X16Y41 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X14Y24 OMUX_N12 -> N2BEG5 , 
  pip INT_X14Y26 N2END5 -> IMUX_B2 , 
  pip INT_X14Y30 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X14Y30 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y30 W2MID5 -> BYP_INT_B3 , 
  pip INT_X15Y24 OMUX_NE12 -> N6BEG5 , 
  pip INT_X15Y30 N6END5 -> E2BEG5 , 
  pip INT_X15Y30 N6END5 -> W2BEG5 , 
  pip INT_X16Y30 E2MID5 -> BYP_INT_B1 , 
  pip INT_X16Y30 E2MID5 -> N2BEG5 , 
  pip INT_X16Y32 N2END5 -> N2BEG7 , 
  pip INT_X16Y34 N2END7 -> N2BEG9 , 
  pip INT_X16Y37 N2END_N9 -> N2BEG1 , 
  pip INT_X16Y39 N2END1 -> N2BEG1 , 
  pip INT_X16Y41 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X16Y41 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X16Y41 N2END1 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart/U33/Frame_ER" , 
  outpin "iSlice__551__" YQ ,
  inpin "iSlice__12__" BY ,
  inpin "iSlice__337__" G4 ,
  inpin "iSlice__488__" G3 ,
  pip CLB_X16Y39 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y41 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X16Y46 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X17Y39 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X16Y39 OMUX_W9 -> IMUX_B22 , 
  pip INT_X16Y40 OMUX_NW10 -> N2BEG1 , 
  pip INT_X16Y40 OMUX_NW10 -> N6BEG4 , 
  pip INT_X16Y41 N2MID1 -> IMUX_B4 , 
  pip INT_X16Y46 N6END4 -> W2BEG4 , 
  pip INT_X16Y46 W2BEG4 -> BYP_INT_B6 , 
  pip INT_X17Y39 SECONDARY_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X17Y39 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U33/Frame_ER_not0001" , 
  outpin "iSlice__353__" X ,
  inpin "iSlice__551__" CE ,
  inpin "iSlice__679__" CE ,
  pip CLB_X16Y33 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X17Y36 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X17Y39 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X16Y33 BEST_LOGIC_OUTS3 -> N6BEG3 , 
  pip INT_X16Y36 N6MID3 -> E2BEG3 , 
  pip INT_X16Y39 N6END3 -> E2BEG3 , 
  pip INT_X17Y36 BOUNCE1 -> CE_B1 , 
  pip INT_X17Y36 E2MID3 -> BOUNCE1 , 
  pip INT_X17Y39 BOUNCE1 -> CE_B1 , 
  pip INT_X17Y39 E2MID3 -> BOUNCE1 , 
  ;
net "uart_wrapper/cmp_uart/U33/N111" , 
  outpin "iSlice__490__" X ,
  inpin "iSlice__228__" F3 ,
  inpin "iSlice__228__" G3 ,
  inpin "iSlice__229__" F4 ,
  inpin "iSlice__229__" G1 ,
  pip CLB_X13Y19 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X13Y19 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y19 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y19 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X14Y24 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X13Y18 S6END3 -> N2BEG3 , 
  pip INT_X13Y19 N2MID3 -> IMUX_B13 , 
  pip INT_X13Y19 N2MID3 -> IMUX_B5 , 
  pip INT_X13Y24 OMUX_W6 -> S6BEG3 , 
  pip INT_X14Y18 S6END0 -> N2BEG0 , 
  pip INT_X14Y19 BYP_BOUNCE2 -> BYP_INT_B6 , 
  pip INT_X14Y19 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X14Y19 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y19 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y19 N2MID0 -> BYP_INT_B2 , 
  pip INT_X14Y19 N2MID0 -> IMUX_B12 , 
  pip INT_X14Y24 BEST_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X14Y24 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U33/N14" , 
  outpin "iSlice__294__" X ,
  inpin "iSlice__285__" G3 ,
  inpin "iSlice__437__" F2 ,
  pip CLB_X21Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X23Y31 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X23Y31 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X21Y30 BEST_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X22Y31 OMUX_NE12 -> E2BEG5 , 
  pip INT_X23Y31 E2MID5 -> IMUX_B14 , 
  pip INT_X23Y31 E2MID5 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/U33/N16" , 
  outpin "iSlice__489__" Y ,
  inpin "iSlice__339__" F1 ,
  inpin "iSlice__471__" F4 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID1 -> CLB_BUFFER_IW2MID1 , 
  pip CLB_X12Y25 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X17Y25 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X19Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X12Y25 W2END1 -> IMUX_B24 , 
  pip INT_X14Y25 W2END1 -> W2BEG1 , 
  pip INT_X16Y25 OMUX_W1 -> W2BEG1 , 
  pip INT_X17Y25 BEST_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X17Y25 BEST_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X18Y26 OMUX_NE12 -> E2BEG2 , 
  pip INT_X19Y26 E2MID2 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/U33/N18" , 
  outpin "iSlice__487__" Y ,
  inpin "iSlice__222__" F4 ,
  inpin "iSlice__353__" F1 ,
  inpin "iSlice__472__" F1 ,
  pip CLB_BUFFER_X15Y23 CLB_BUFFER_W2MID9 -> CLB_BUFFER_IW2MID9 , 
  pip CLB_X14Y22 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y23 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y33 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X16Y33 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X14Y22 S2END1 -> IMUX_B24 , 
  pip INT_X14Y23 W2END9 -> IMUX_B31 , 
  pip INT_X14Y24 W2END_N9 -> S2BEG1 , 
  pip INT_X16Y23 S6MID9 -> W2BEG9 , 
  pip INT_X16Y26 S6END_S1 -> S6BEG9 , 
  pip INT_X16Y33 BEST_LOGIC_OUTS4 -> IMUX_B28 , 
  pip INT_X16Y33 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  ;
net "uart_wrapper/cmp_uart/U33/N33" , 
  outpin "iSlice__339__" X ,
  inpin "iSlice__228__" F4 ,
  inpin "iSlice__228__" G4 ,
  inpin "iSlice__229__" G4 ,
  pip CLB_X12Y25 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X13Y19 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X13Y19 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y19 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X12Y19 S6END1 -> E2BEG0 , 
  pip INT_X12Y25 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  pip INT_X13Y19 E2MID0 -> IMUX_B12 , 
  pip INT_X13Y19 E2MID0 -> IMUX_B4 , 
  pip INT_X14Y19 E2END0 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart/U33/N34" , 
  outpin "iSlice__481__" X ,
  inpin "iSlice__286__" G2 ,
  inpin "iSlice__482__" G4 ,
  pip CLB_X17Y41 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X18Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X18Y41 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X17Y41 OMUX_W9 -> IMUX_B6 , 
  pip INT_X18Y41 BEST_LOGIC_OUTS0 -> IMUX_B23 , 
  pip INT_X18Y41 BEST_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U33/N37" , 
  outpin "iSlice__475__" X ,
  inpin "iSlice__226__" F4 ,
  inpin "iSlice__226__" G4 ,
  inpin "iSlice__230__" F2 ,
  inpin "iSlice__230__" G1 ,
  inpin "iSlice__294__" F1 ,
  inpin "iSlice__481__" F1 ,
  inpin "iSlice__53__" F4 ,
  inpin "iSlice__53__" G4 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE6MID2 -> CLB_BUFFER_E6MID2 , 
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_IE6B7 -> CLB_BUFFER_E6B7 , 
  pip CLB_X12Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X13Y25 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X13Y25 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X13Y51 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y51 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X13Y55 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X13Y55 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X18Y41 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X21Y30 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X12Y25 S2END_S0 -> E2BEG8 , 
  pip INT_X12Y28 S2END0 -> S2BEG0 , 
  pip INT_X12Y30 BEST_LOGIC_OUTS3 -> E6BEG2 , 
  pip INT_X12Y30 BEST_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X12Y30 BEST_LOGIC_OUTS3 -> S2BEG0 , 
  pip INT_X13Y25 E2MID8 -> IMUX_B23 , 
  pip INT_X13Y25 E2MID8 -> IMUX_B31 , 
  pip INT_X13Y31 OMUX_NE12 -> N6BEG5 , 
  pip INT_X13Y37 N6END5 -> N6BEG7 , 
  pip INT_X13Y40 N6MID7 -> E6BEG7 , 
  pip INT_X13Y43 N6END7 -> N6BEG9 , 
  pip INT_X13Y49 N6END9 -> N2BEG9 , 
  pip INT_X13Y49 N6END9 -> N6BEG9 , 
  pip INT_X13Y51 BYP_BOUNCE5 -> IMUX_B14 , 
  pip INT_X13Y51 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X13Y51 N2END9 -> BYP_INT_B5 , 
  pip INT_X13Y51 N2END9 -> IMUX_B7 , 
  pip INT_X13Y55 E2BEG9 -> IMUX_B23 , 
  pip INT_X13Y55 E2BEG9 -> IMUX_B31 , 
  pip INT_X13Y55 N6END9 -> E2BEG9 , 
  pip INT_X18Y30 E6END2 -> E2BEG2 , 
  pip INT_X18Y40 W2MID7 -> N2BEG7 , 
  pip INT_X18Y41 N2MID7 -> IMUX_B11 , 
  pip INT_X19Y40 E6END7 -> W2BEG7 , 
  pip INT_X20Y30 E2END2 -> E2BEG2 , 
  pip INT_X21Y30 E2MID2 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart/U33/N9" , 
  outpin "iSlice__57__" XMUX ,
  inpin "iSlice__219__" F3 ,
  inpin "iSlice__220__" G3 ,
  inpin "iSlice__222__" F2 ,
  inpin "iSlice__222__" G2 ,
  inpin "iSlice__223__" F3 ,
  inpin "iSlice__223__" G3 ,
  inpin "iSlice__224__" F2 ,
  inpin "iSlice__224__" G2 ,
  inpin "iSlice__225__" F1 ,
  inpin "iSlice__225__" G1 ,
  inpin "iSlice__227__" F2 ,
  inpin "iSlice__227__" G2 ,
  inpin "iSlice__320__" F4 ,
  inpin "iSlice__353__" F3 ,
  inpin "iSlice__472__" G2 ,
  inpin "iSlice__476__" F1 ,
  inpin "iSlice__64__" F3 ,
  inpin "iSlice__65__" F3 ,
  inpin "iSlice__65__" G3 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_BUFFER_X15Y55 CLB_BUFFER_IE6A3 -> CLB_BUFFER_E6A3 , 
  pip CLB_BUFFER_X15Y60 CLB_BUFFER_IE2MID4 -> CLB_BUFFER_E2MID4 , 
  pip CLB_X13Y26 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X14Y13 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y22 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y23 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y23 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y60 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X14Y60 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X16Y33 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y22 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X17Y22 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X17Y60 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y60 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X18Y27 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X18Y29 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X21Y25 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X22Y54 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X22Y54 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X22Y60 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X22Y60 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X24Y25 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X13Y26 HALF_OMUX_TOP0 -> OMUX12 , 
  pip INT_X14Y13 S2MID9 -> IMUX_B15 , 
  pip INT_X14Y14 S2END9 -> S2BEG9 , 
  pip INT_X14Y16 S2END9 -> S2BEG9 , 
  pip INT_X14Y18 S2END_S1 -> S2BEG9 , 
  pip INT_X14Y21 S2END3 -> S2BEG1 , 
  pip INT_X14Y22 S2MID3 -> IMUX_B17 , 
  pip INT_X14Y23 W2MID3 -> IMUX_B21 , 
  pip INT_X14Y23 W2MID3 -> IMUX_B29 , 
  pip INT_X14Y23 W2MID3 -> S2BEG3 , 
  pip INT_X14Y27 OMUX_NE12 -> E2BEG5 , 
  pip INT_X14Y27 OMUX_NE12 -> N6BEG5 , 
  pip INT_X14Y33 N6END5 -> N6BEG7 , 
  pip INT_X14Y39 N6END7 -> N6BEG9 , 
  pip INT_X14Y46 N6END_N9 -> N6BEG1 , 
  pip INT_X14Y52 N6END1 -> N6BEG3 , 
  pip INT_X14Y55 N6MID3 -> E6BEG3 , 
  pip INT_X14Y58 N6END3 -> N2BEG3 , 
  pip INT_X14Y60 N2END3 -> E2BEG4 , 
  pip INT_X14Y60 N2END3 -> IMUX_B13 , 
  pip INT_X14Y60 N2END3 -> IMUX_B5 , 
  pip INT_X15Y23 S2END5 -> W2BEG3 , 
  pip INT_X15Y25 S2END5 -> S2BEG5 , 
  pip INT_X15Y27 E2MID5 -> S2BEG5 , 
  pip INT_X16Y27 E2END5 -> E2BEG5 , 
  pip INT_X16Y27 E2END5 -> N2BEG4 , 
  pip INT_X16Y29 N2END4 -> N2BEG6 , 
  pip INT_X16Y31 N2END6 -> N2BEG6 , 
  pip INT_X16Y33 N2END6 -> IMUX_B30 , 
  pip INT_X16Y60 E2END4 -> E2BEG4 , 
  pip INT_X17Y22 S2MID3 -> IMUX_B13 , 
  pip INT_X17Y22 S2MID3 -> IMUX_B5 , 
  pip INT_X17Y23 S2END5 -> S2BEG3 , 
  pip INT_X17Y25 S2END5 -> E2BEG3 , 
  pip INT_X17Y25 S2END5 -> S2BEG5 , 
  pip INT_X17Y27 E2MID5 -> S2BEG5 , 
  pip INT_X17Y60 E2MID4 -> IMUX_B21 , 
  pip INT_X17Y60 E2MID4 -> IMUX_B29 , 
  pip INT_X18Y27 E2END5 -> IMUX_B22 , 
  pip INT_X18Y27 E2END5 -> N2BEG4 , 
  pip INT_X18Y29 N2END4 -> IMUX_B13 , 
  pip INT_X19Y25 E2END3 -> E2BEG3 , 
  pip INT_X20Y55 E6END3 -> E2BEG3 , 
  pip INT_X21Y25 E2END3 -> E2BEG1 , 
  pip INT_X21Y25 E2END3 -> IMUX_B13 , 
  pip INT_X22Y54 S2MID2 -> IMUX_B16 , 
  pip INT_X22Y54 S2MID2 -> IMUX_B24 , 
  pip INT_X22Y55 E2END3 -> N2BEG2 , 
  pip INT_X22Y55 E2END3 -> S2BEG2 , 
  pip INT_X22Y57 N2END2 -> N2BEG2 , 
  pip INT_X22Y59 N2END2 -> N2BEG2 , 
  pip INT_X22Y60 N2MID2 -> IMUX_B17 , 
  pip INT_X22Y60 N2MID2 -> IMUX_B25 , 
  pip INT_X23Y25 E2END1 -> E2BEG1 , 
  pip INT_X24Y25 E2MID1 -> IMUX_B12 , 
  ;
net "uart_wrapper/cmp_uart/U33/Parity_ER" , 
  outpin "iSlice__679__" XQ ,
  inpin "iSlice__337__" G2 ,
  inpin "iSlice__488__" G1 ,
  inpin "iSlice__8__" BY ,
  pip CLB_X16Y39 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y41 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X17Y36 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X18Y46 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip INT_X16Y37 OMUX_NW10 -> N2BEG4 , 
  pip INT_X16Y39 BYP_BOUNCE4 -> IMUX_B20 , 
  pip INT_X16Y39 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X16Y39 N2END4 -> BYP_INT_B4 , 
  pip INT_X16Y39 N2END4 -> N2BEG6 , 
  pip INT_X16Y41 N2END6 -> IMUX_B6 , 
  pip INT_X16Y41 N2END6 -> N2BEG8 , 
  pip INT_X16Y44 N2END_N8 -> N2BEG0 , 
  pip INT_X16Y46 N2END0 -> E2BEG1 , 
  pip INT_X17Y36 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X18Y46 BYP_BOUNCE2 -> BYP_INT_B4 , 
  pip INT_X18Y46 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X18Y46 E2END1 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd1" , 
  outpin "iSlice__681__" XQ ,
  inpin "iSlice__334__" G4 ,
  inpin "iSlice__64__" F4 ,
  inpin "iSlice__64__" G3 ,
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_W2END1 -> CLB_BUFFER_IW2END1 , 
  pip CLB_X14Y36 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X18Y29 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X18Y29 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X18Y29 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X14Y36 W2MID1 -> IMUX_B0 , 
  pip INT_X15Y36 W2END1 -> W2BEG1 , 
  pip INT_X17Y30 OMUX_NW10 -> N6BEG1 , 
  pip INT_X17Y36 N6END1 -> W2BEG1 , 
  pip INT_X18Y29 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X18Y29 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X18Y29 OMUX6 -> BYP_INT_B4 , 
  pip INT_X18Y29 OMUX6 -> IMUX_B5 , 
  pip INT_X18Y29 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X18Y29 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd1-In" , 
  outpin "iSlice__64__" XMUX ,
  inpin "iSlice__681__" BX ,
  pip CLB_X18Y29 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X18Y29 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X18Y29 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X18Y29 OMUX2 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2" , 
  outpin "iSlice__219__" YQ ,
  inpin "iSlice__219__" G3 ,
  inpin "iSlice__222__" F3 ,
  inpin "iSlice__222__" G3 ,
  inpin "iSlice__353__" F2 ,
  inpin "iSlice__378__" F4 ,
  inpin "iSlice__481__" F3 ,
  inpin "iSlice__488__" F2 ,
  inpin "iSlice__64__" F2 ,
  inpin "iSlice__65__" F2 ,
  pip CLB_BUFFER_X15Y24 CLB_BUFFER_W6D6 -> CLB_BUFFER_IW6D6 , 
  pip CLB_X13Y23 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y23 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y23 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X16Y33 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X16Y39 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X17Y22 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X18Y29 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X18Y41 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X21Y25 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X21Y25 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X13Y23 W2MID7 -> IMUX_B31 , 
  pip INT_X14Y23 S2MID7 -> IMUX_B22 , 
  pip INT_X14Y23 S2MID7 -> IMUX_B30 , 
  pip INT_X14Y23 S2MID7 -> W2BEG7 , 
  pip INT_X14Y24 W6END6 -> S2BEG7 , 
  pip INT_X16Y33 BYP_BOUNCE7 -> IMUX_B29 , 
  pip INT_X16Y33 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X16Y33 W2END8 -> BYP_INT_B7 , 
  pip INT_X16Y39 W2END3 -> IMUX_B29 , 
  pip INT_X17Y22 S2END6 -> IMUX_B14 , 
  pip INT_X17Y24 W6MID6 -> S2BEG6 , 
  pip INT_X18Y29 W2END6 -> IMUX_B14 , 
  pip INT_X18Y32 W2END6 -> N2BEG8 , 
  pip INT_X18Y33 N2MID8 -> W2BEG8 , 
  pip INT_X18Y35 N2END_N8 -> N2BEG0 , 
  pip INT_X18Y37 N2END0 -> N2BEG2 , 
  pip INT_X18Y39 N2END2 -> N2BEG4 , 
  pip INT_X18Y39 N2END2 -> W2BEG3 , 
  pip INT_X18Y41 N2END4 -> IMUX_B9 , 
  pip INT_X20Y24 OMUX_SW5 -> W6BEG6 , 
  pip INT_X20Y26 OMUX_WN14 -> N6BEG6 , 
  pip INT_X20Y29 N6MID6 -> W2BEG6 , 
  pip INT_X20Y32 N6END6 -> W2BEG6 , 
  pip INT_X21Y25 BOUNCE1 -> IMUX_B5 , 
  pip INT_X21Y25 OMUX5 -> BOUNCE1 , 
  pip INT_X21Y25 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X21Y25 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In12" , 
  outpin "iSlice__55__" XMUX ,
  inpin "iSlice__471__" G1 ,
  pip CLB_X18Y26 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip CLB_X19Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X18Y26 HALF_OMUX_TOP1 -> OMUX13 , 
  pip INT_X19Y26 OMUX_E13 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In31" , 
  outpin "iSlice__471__" Y ,
  inpin "iSlice__219__" G2 ,
  pip CLB_X19Y26 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X21Y25 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X19Y26 BEST_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X20Y25 OMUX_SE3 -> E2BEG6 , 
  pip INT_X21Y25 E2MID6 -> IMUX_B6 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In63" , 
  outpin "iSlice__471__" X ,
  inpin "iSlice__320__" F1 ,
  pip CLB_X19Y26 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X24Y25 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X19Y26 BEST_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X20Y25 OMUX_ES7 -> E6BEG8 , 
  pip INT_X24Y25 W2END8 -> IMUX_B15 , 
  pip INT_X26Y25 E6END8 -> W2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd2-In73" , 
  outpin "iSlice__320__" X ,
  inpin "iSlice__219__" G1 ,
  pip CLB_X21Y25 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y25 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X21Y25 W2END8 -> IMUX_B7 , 
  pip INT_X23Y25 OMUX_W14 -> W2BEG8 , 
  pip INT_X24Y25 BEST_LOGIC_OUTS1 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3" , 
  outpin "iSlice__219__" XQ ,
  inpin "iSlice__219__" F1 ,
  inpin "iSlice__320__" F3 ,
  inpin "iSlice__436__" F4 ,
  inpin "iSlice__53__" F2 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W6END2 -> CLB_BUFFER_IW6END2 , 
  pip CLB_X13Y25 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X19Y29 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X21Y25 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X21Y25 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X24Y25 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X13Y25 W2END2 -> IMUX_B29 , 
  pip INT_X15Y25 W6END2 -> W2BEG2 , 
  pip INT_X19Y29 W2END0 -> IMUX_B12 , 
  pip INT_X21Y25 BOUNCE3 -> IMUX_B15 , 
  pip INT_X21Y25 OMUX6 -> BOUNCE3 , 
  pip INT_X21Y25 OMUX6 -> W6BEG2 , 
  pip INT_X21Y25 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X21Y25 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  pip INT_X21Y25 SECONDARY_LOGIC_OUTS1 -> OMUX8 , 
  pip INT_X21Y26 OMUX_N15 -> N2BEG9 , 
  pip INT_X21Y29 N2END_N9 -> W2BEG0 , 
  pip INT_X22Y25 OMUX_E8 -> E2BEG4 , 
  pip INT_X24Y25 E2END4 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3-In12" , 
  outpin "iSlice__485__" Y ,
  inpin "iSlice__219__" F4 ,
  pip CLB_X17Y12 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X21Y25 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X17Y12 BEST_LOGIC_OUTS7 -> E6BEG8 , 
  pip INT_X20Y12 E6MID8 -> N6BEG8 , 
  pip INT_X20Y19 N6END_N8 -> N6BEG0 , 
  pip INT_X20Y25 N6END0 -> E2BEG0 , 
  pip INT_X21Y25 E2MID0 -> IMUX_B12 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd3-In8" , 
  outpin "iSlice__483__" Y ,
  inpin "iSlice__219__" F2 ,
  pip CLB_X18Y26 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X21Y25 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X18Y26 BEST_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X19Y25 OMUX_ES7 -> E2BEG5 , 
  pip INT_X21Y25 E2END5 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd4" , 
  outpin "iSlice__220__" YQ ,
  inpin "iSlice__220__" G2 ,
  inpin "iSlice__325__" F1 ,
  inpin "iSlice__471__" F3 ,
  inpin "iSlice__483__" G2 ,
  inpin "iSlice__53__" F3 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W2END6 -> CLB_BUFFER_IW2END6 , 
  pip CLB_X13Y25 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X18Y27 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X18Y27 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X19Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X11Y28 W2END_N8 -> W2BEG0 , 
  pip INT_X13Y25 S2BEG6 -> IMUX_B30 , 
  pip INT_X13Y25 S2END8 -> S2BEG6 , 
  pip INT_X13Y27 W2END6 -> S2BEG8 , 
  pip INT_X13Y27 W2END6 -> W2BEG8 , 
  pip INT_X15Y27 W2END6 -> W2BEG6 , 
  pip INT_X17Y27 OMUX_W9 -> W2BEG6 , 
  pip INT_X18Y26 OMUX_S4 -> IMUX_B17 , 
  pip INT_X18Y27 OMUX6 -> IMUX_B21 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  pip INT_X19Y26 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X19Y26 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X19Y26 OMUX_ES7 -> BYP_INT_B7 , 
  pip INT_X9Y28 W2END0 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5" , 
  outpin "iSlice__220__" XQ ,
  inpin "iSlice__220__" G4 ,
  inpin "iSlice__223__" F4 ,
  inpin "iSlice__223__" G4 ,
  inpin "iSlice__224__" F4 ,
  inpin "iSlice__224__" G4 ,
  inpin "iSlice__225__" F2 ,
  inpin "iSlice__225__" G4 ,
  inpin "iSlice__227__" F4 ,
  inpin "iSlice__227__" G4 ,
  inpin "iSlice__287__" G1 ,
  inpin "iSlice__325__" F4 ,
  inpin "iSlice__336__" G2 ,
  inpin "iSlice__339__" F3 ,
  inpin "iSlice__472__" G1 ,
  inpin "iSlice__476__" F2 ,
  inpin "iSlice__479__" F4 ,
  inpin "iSlice__490__" F2 ,
  inpin "iSlice__53__" G2 ,
  inpin "iSlice__65__" F4 ,
  inpin "iSlice__65__" G4 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2END4 -> CLB_BUFFER_IW2END4 , 
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_W6B3 -> CLB_BUFFER_IW6B3 , 
  pip CLB_BUFFER_X15Y57 CLB_BUFFER_W2END8 -> CLB_BUFFER_IW2END8 , 
  pip CLB_X11Y29 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X12Y25 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X13Y25 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y13 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y22 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X14Y24 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y34 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y60 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y60 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X17Y22 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y22 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X17Y60 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y60 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X18Y27 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X18Y27 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X18Y27 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X22Y54 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X22Y54 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X22Y60 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X22Y60 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X11Y25 W2END6 -> N2BEG8 , 
  pip INT_X11Y27 N2END8 -> N2BEG8 , 
  pip INT_X11Y28 N2END_N8 -> N2BEG0 , 
  pip INT_X11Y28 N2MID8 -> W2BEG8 , 
  pip INT_X11Y29 N2MID0 -> IMUX_B16 , 
  pip INT_X12Y25 W2MID6 -> IMUX_B26 , 
  pip INT_X13Y25 W2END4 -> IMUX_B21 , 
  pip INT_X13Y25 W2END4 -> W2BEG6 , 
  pip INT_X14Y13 S2MID6 -> IMUX_B14 , 
  pip INT_X14Y14 S2END8 -> S2BEG6 , 
  pip INT_X14Y16 S2END8 -> S2BEG8 , 
  pip INT_X14Y18 S2END_S0 -> S2BEG8 , 
  pip INT_X14Y21 S2END2 -> S2BEG0 , 
  pip INT_X14Y22 S2MID2 -> IMUX_B16 , 
  pip INT_X14Y23 S2END4 -> S2BEG2 , 
  pip INT_X14Y24 S2MID4 -> IMUX_B29 , 
  pip INT_X14Y25 W2MID4 -> S2BEG4 , 
  pip INT_X14Y33 W6MID3 -> N2BEG3 , 
  pip INT_X14Y34 N2MID3 -> IMUX_B17 , 
  pip INT_X14Y60 W2MID1 -> IMUX_B12 , 
  pip INT_X14Y60 W2MID1 -> IMUX_B4 , 
  pip INT_X15Y25 W2END4 -> W2BEG4 , 
  pip INT_X15Y58 W2END_N8 -> N2BEG0 , 
  pip INT_X15Y60 N2END0 -> W2BEG1 , 
  pip INT_X17Y22 S2END2 -> IMUX_B12 , 
  pip INT_X17Y22 S2END2 -> IMUX_B4 , 
  pip INT_X17Y24 S2END4 -> S2BEG2 , 
  pip INT_X17Y25 S2MID4 -> W2BEG4 , 
  pip INT_X17Y26 OMUX_WS1 -> S2BEG4 , 
  pip INT_X17Y27 OMUX_W1 -> N6BEG2 , 
  pip INT_X17Y33 N6END2 -> N6BEG4 , 
  pip INT_X17Y33 N6END2 -> W6BEG3 , 
  pip INT_X17Y39 N6END4 -> N6BEG6 , 
  pip INT_X17Y45 N6END6 -> N6BEG8 , 
  pip INT_X17Y51 N6END8 -> N6BEG8 , 
  pip INT_X17Y54 N6MID8 -> E6BEG8 , 
  pip INT_X17Y57 N6END8 -> N2BEG8 , 
  pip INT_X17Y57 N6END8 -> W2BEG8 , 
  pip INT_X17Y59 N2END8 -> N2BEG8 , 
  pip INT_X17Y60 N2MID8 -> IMUX_B23 , 
  pip INT_X17Y60 N2MID8 -> IMUX_B31 , 
  pip INT_X18Y27 OMUX13 -> IMUX_B23 , 
  pip INT_X18Y27 OMUX13 -> IMUX_B27 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  pip INT_X18Y27 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X22Y54 BYP_BOUNCE7 -> IMUX_B25 , 
  pip INT_X22Y54 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X22Y54 W2MID8 -> BYP_INT_B7 , 
  pip INT_X22Y54 W2MID8 -> IMUX_B19 , 
  pip INT_X22Y54 W2MID8 -> N2BEG8 , 
  pip INT_X22Y56 N2END8 -> N2BEG8 , 
  pip INT_X22Y58 N2END8 -> N2BEG8 , 
  pip INT_X22Y60 N2END8 -> IMUX_B19 , 
  pip INT_X22Y60 N2END8 -> IMUX_B27 , 
  pip INT_X23Y54 E6END8 -> W2BEG8 , 
  pip INT_X9Y28 W2END8 -> IMUX_B27 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5-In27" , 
  outpin "iSlice__479__" X ,
  inpin "iSlice__220__" F2 ,
  pip CLB_X18Y27 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X18Y27 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X18Y27 BEST_LOGIC_OUTS2 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd5-In9" , 
  outpin "iSlice__66__" XMUX ,
  inpin "iSlice__479__" F2 ,
  pip CLB_X18Y27 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X19Y27 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip INT_X18Y27 OMUX_W6 -> IMUX_B25 , 
  pip INT_X19Y27 HALF_OMUX_BOT0 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6" , 
  outpin "iSlice__222__" YQ ,
  inpin "iSlice__220__" F1 ,
  inpin "iSlice__226__" F1 ,
  inpin "iSlice__226__" G1 ,
  inpin "iSlice__230__" F3 ,
  inpin "iSlice__230__" G3 ,
  inpin "iSlice__285__" G2 ,
  inpin "iSlice__286__" G4 ,
  inpin "iSlice__334__" G3 ,
  inpin "iSlice__339__" F4 ,
  inpin "iSlice__437__" F3 ,
  inpin "iSlice__472__" G3 ,
  inpin "iSlice__482__" G1 ,
  inpin "iSlice__483__" F1 ,
  inpin "iSlice__490__" F4 ,
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X12Y25 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X13Y51 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X13Y51 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X13Y55 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y55 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y22 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y23 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X14Y24 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y36 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X17Y41 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X18Y26 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X18Y27 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X18Y41 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y31 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X23Y31 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X12Y23 W2END6 -> N2BEG8 , 
  pip INT_X12Y25 N2END8 -> IMUX_B27 , 
  pip INT_X13Y51 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X13Y51 BYP_BOUNCE7 -> IMUX_B5 , 
  pip INT_X13Y51 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X13Y51 W2END7 -> BYP_INT_B7 , 
  pip INT_X13Y55 S2END0 -> IMUX_B20 , 
  pip INT_X13Y55 S2END0 -> IMUX_B28 , 
  pip INT_X13Y57 W2END_N8 -> S2BEG0 , 
  pip INT_X14Y22 OMUX_S3 -> IMUX_B18 , 
  pip INT_X14Y23 OMUX11 -> W2BEG6 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS7 -> OMUX11 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X14Y23 SECONDARY_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X14Y24 OMUX_N15 -> IMUX_B31 , 
  pip INT_X14Y36 W2MID3 -> IMUX_B1 , 
  pip INT_X15Y24 OMUX_EN8 -> N6BEG3 , 
  pip INT_X15Y27 N6MID3 -> E2BEG3 , 
  pip INT_X15Y30 N6END3 -> N6BEG3 , 
  pip INT_X15Y36 N6END3 -> N6BEG3 , 
  pip INT_X15Y36 N6END3 -> W2BEG3 , 
  pip INT_X15Y42 N6END3 -> E2BEG3 , 
  pip INT_X15Y42 N6END3 -> N6BEG5 , 
  pip INT_X15Y48 N6END5 -> N6BEG7 , 
  pip INT_X15Y51 N6MID7 -> W2BEG7 , 
  pip INT_X15Y54 N6END7 -> N2BEG7 , 
  pip INT_X15Y56 N2END7 -> W2BEG8 , 
  pip INT_X17Y27 E2END3 -> E2BEG1 , 
  pip INT_X17Y41 S2MID2 -> E2BEG2 , 
  pip INT_X17Y41 S2MID2 -> IMUX_B4 , 
  pip INT_X17Y42 E2END3 -> S2BEG2 , 
  pip INT_X18Y26 S2MID1 -> IMUX_B24 , 
  pip INT_X18Y27 E2MID1 -> IMUX_B28 , 
  pip INT_X18Y27 E2MID1 -> S2BEG1 , 
  pip INT_X18Y41 E2MID2 -> IMUX_B20 , 
  pip INT_X19Y27 E2END1 -> E2BEG1 , 
  pip INT_X21Y27 E2END1 -> E2BEG1 , 
  pip INT_X23Y27 E2END1 -> N2BEG0 , 
  pip INT_X23Y29 N2END0 -> N2BEG2 , 
  pip INT_X23Y31 N2END2 -> IMUX_B13 , 
  pip INT_X23Y31 N2END2 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In14" , 
  outpin "iSlice__472__" X ,
  inpin "iSlice__222__" G4 ,
  pip CLB_X14Y22 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X14Y23 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X14Y22 BEST_LOGIC_OUTS2 -> OMUX15 , 
  pip INT_X14Y23 OMUX_N15 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/U33/R_state_FSM_FFd6-In6" , 
  outpin "iSlice__334__" Y ,
  inpin "iSlice__472__" F4 ,
  pip CLB_X14Y22 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y36 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X14Y22 S2MID9 -> IMUX_B27 , 
  pip INT_X14Y23 S6END9 -> S2BEG9 , 
  pip INT_X14Y29 S6END_S1 -> S6BEG9 , 
  pip INT_X14Y36 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<0>" , 
  outpin "iSlice__223__" YQ ,
  inpin "iSlice__77__" F4 ,
  pip CLB_X14Y60 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y60 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X14Y60 OMUX2 -> IMUX_B8 , 
  pip INT_X14Y60 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<1>" , 
  outpin "iSlice__223__" XQ ,
  inpin "iSlice__223__" G1 ,
  inpin "iSlice__77__" F3 ,
  inpin "iSlice__79__" F3 ,
  pip CLB_X14Y60 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y60 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X14Y60 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y60 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X14Y60 BOUNCE2 -> IMUX_B30 , 
  pip INT_X14Y60 OMUX13 -> IMUX_B7 , 
  pip INT_X14Y60 OMUX6 -> BOUNCE2 , 
  pip INT_X14Y60 OMUX6 -> IMUX_B9 , 
  pip INT_X14Y60 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X14Y60 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<2>" , 
  outpin "iSlice__224__" YQ ,
  inpin "iSlice__223__" F1 ,
  inpin "iSlice__77__" G3 ,
  inpin "iSlice__78__" F2 ,
  inpin "iSlice__79__" F2 ,
  pip CLB_BUFFER_X15Y60 CLB_BUFFER_W2MID3 -> CLB_BUFFER_IW2MID3 , 
  pip CLB_X14Y60 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y60 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y60 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X17Y60 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X18Y59 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X14Y60 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X14Y60 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y60 W2END3 -> BYP_INT_B6 , 
  pip INT_X14Y60 W2END3 -> IMUX_B1 , 
  pip INT_X14Y60 W2END3 -> IMUX_B29 , 
  pip INT_X16Y60 OMUX_W6 -> W2BEG3 , 
  pip INT_X17Y60 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X17Y60 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X18Y59 OMUX_SE3 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<3>" , 
  outpin "iSlice__224__" XQ ,
  inpin "iSlice__224__" G1 ,
  inpin "iSlice__77__" G4 ,
  inpin "iSlice__78__" F3 ,
  inpin "iSlice__79__" G1 ,
  inpin "iSlice__81__" F3 ,
  pip CLB_BUFFER_X15Y60 CLB_BUFFER_W2MID1 -> CLB_BUFFER_IW2MID1 , 
  pip CLB_X14Y60 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y60 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y60 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y60 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X18Y59 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X18Y60 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X14Y60 W2END1 -> IMUX_B0 , 
  pip INT_X14Y60 W2END1 -> IMUX_B20 , 
  pip INT_X16Y60 OMUX_W1 -> W2BEG1 , 
  pip INT_X17Y60 OMUX2 -> IMUX_B20 , 
  pip INT_X17Y60 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  pip INT_X17Y60 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X17Y60 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X18Y59 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X18Y59 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X18Y59 OMUX_ES7 -> BYP_INT_B7 , 
  pip INT_X18Y60 OMUX_E7 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<4>" , 
  outpin "iSlice__227__" YQ ,
  inpin "iSlice__224__" F1 ,
  inpin "iSlice__78__" G4 ,
  inpin "iSlice__79__" G2 ,
  inpin "iSlice__81__" F4 ,
  inpin "iSlice__82__" F1 ,
  pip CLB_BUFFER_X15Y60 CLB_BUFFER_W2END1 -> CLB_BUFFER_IW2END1 , 
  pip CLB_X14Y60 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y60 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X18Y59 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X18Y60 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X22Y60 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X24Y60 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X14Y60 W2MID3 -> IMUX_B21 , 
  pip INT_X15Y60 W2END1 -> W2BEG3 , 
  pip INT_X17Y60 W2END1 -> IMUX_B28 , 
  pip INT_X17Y60 W2END_N9 -> W2BEG1 , 
  pip INT_X18Y59 S2MID1 -> IMUX_B4 , 
  pip INT_X18Y60 W2MID1 -> IMUX_B8 , 
  pip INT_X18Y60 W2MID1 -> S2BEG1 , 
  pip INT_X19Y59 W2END9 -> W2BEG9 , 
  pip INT_X19Y60 W2END_N9 -> W2BEG1 , 
  pip INT_X21Y59 OMUX_SW5 -> W2BEG9 , 
  pip INT_X22Y60 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X22Y60 SECONDARY_LOGIC_OUTS6 -> OMUX5 , 
  pip INT_X23Y60 OMUX_E13 -> E2BEG8 , 
  pip INT_X24Y60 E2MID8 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<5>" , 
  outpin "iSlice__227__" XQ ,
  inpin "iSlice__227__" G1 ,
  inpin "iSlice__52__" F2 ,
  inpin "iSlice__52__" G2 ,
  inpin "iSlice__78__" G2 ,
  inpin "iSlice__81__" G2 ,
  inpin "iSlice__82__" F3 ,
  pip CLB_X18Y59 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X18Y60 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X22Y60 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X22Y60 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X24Y60 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X26Y60 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X26Y60 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X18Y59 W2MID6 -> IMUX_B6 , 
  pip INT_X18Y59 W2MID6 -> N2BEG6 , 
  pip INT_X18Y60 N2MID6 -> IMUX_B2 , 
  pip INT_X19Y59 W2END4 -> W2BEG6 , 
  pip INT_X21Y59 OMUX_WS1 -> W2BEG4 , 
  pip INT_X22Y60 OMUX2 -> IMUX_B16 , 
  pip INT_X22Y60 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  pip INT_X22Y60 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  pip INT_X22Y60 SECONDARY_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X23Y60 OMUX_E8 -> E2BEG4 , 
  pip INT_X24Y60 E2MID4 -> IMUX_B13 , 
  pip INT_X25Y60 E2END4 -> E2BEG4 , 
  pip INT_X26Y60 E2MID4 -> IMUX_B21 , 
  pip INT_X26Y60 E2MID4 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<6>" , 
  outpin "iSlice__225__" YQ ,
  inpin "iSlice__227__" F1 ,
  inpin "iSlice__326__" F2 ,
  inpin "iSlice__52__" F1 ,
  inpin "iSlice__52__" G1 ,
  inpin "iSlice__81__" G4 ,
  inpin "iSlice__82__" G4 ,
  pip CLB_X18Y60 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X22Y50 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X22Y54 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X22Y60 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X24Y60 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X26Y60 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X26Y60 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X18Y60 S2MID2 -> IMUX_B0 , 
  pip INT_X18Y61 W6MID2 -> S2BEG2 , 
  pip INT_X21Y55 OMUX_NW10 -> N6BEG1 , 
  pip INT_X21Y60 S2MID1 -> E2BEG1 , 
  pip INT_X21Y61 N6END1 -> S2BEG1 , 
  pip INT_X21Y61 N6END1 -> W6BEG2 , 
  pip INT_X22Y50 S2MID3 -> IMUX_B29 , 
  pip INT_X22Y51 S2END5 -> S2BEG3 , 
  pip INT_X22Y53 OMUX_S3 -> S2BEG5 , 
  pip INT_X22Y54 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  pip INT_X22Y54 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X22Y60 E2MID1 -> IMUX_B24 , 
  pip INT_X23Y60 E2END1 -> E2BEG1 , 
  pip INT_X24Y60 E2MID1 -> IMUX_B4 , 
  pip INT_X25Y60 E2END1 -> E2BEG1 , 
  pip INT_X26Y60 E2MID1 -> IMUX_B20 , 
  pip INT_X26Y60 E2MID1 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ<7>" , 
  outpin "iSlice__225__" XQ ,
  inpin "iSlice__225__" G2 ,
  inpin "iSlice__287__" G4 ,
  inpin "iSlice__326__" F1 ,
  inpin "iSlice__329__" G2 ,
  inpin "iSlice__52__" BX ,
  inpin "iSlice__82__" G3 ,
  pip CLB_BUFFER_X15Y53 CLB_BUFFER_W6END9 -> CLB_BUFFER_IW6END9 , 
  pip CLB_X11Y29 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X22Y50 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X22Y54 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X22Y54 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X23Y47 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X24Y60 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X26Y60 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X11Y29 W2MID8 -> IMUX_B19 , 
  pip INT_X12Y29 S6END9 -> W2BEG8 , 
  pip INT_X12Y35 S6END9 -> S6BEG9 , 
  pip INT_X12Y41 S6END9 -> S6BEG9 , 
  pip INT_X12Y47 S6END9 -> S6BEG9 , 
  pip INT_X12Y53 W6MID9 -> S6BEG9 , 
  pip INT_X15Y53 W6END9 -> W6BEG9 , 
  pip INT_X21Y53 OMUX_SW5 -> W6BEG9 , 
  pip INT_X22Y47 S2END8 -> E2BEG6 , 
  pip INT_X22Y49 S2END8 -> S2BEG8 , 
  pip INT_X22Y50 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X22Y50 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X22Y50 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X22Y50 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X22Y50 S2MID8 -> BYP_INT_B7 , 
  pip INT_X22Y51 S2END8 -> S2BEG8 , 
  pip INT_X22Y53 OMUX_S5 -> S2BEG8 , 
  pip INT_X22Y54 BOUNCE1 -> IMUX_B17 , 
  pip INT_X22Y54 OMUX5 -> BOUNCE1 , 
  pip INT_X22Y54 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  pip INT_X22Y54 SECONDARY_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X23Y47 E2MID6 -> IMUX_B6 , 
  pip INT_X23Y55 OMUX_EN8 -> N6BEG0 , 
  pip INT_X23Y61 N6END0 -> E2BEG0 , 
  pip INT_X24Y60 BYP_BOUNCE2 -> IMUX_B5 , 
  pip INT_X24Y60 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X24Y60 S2MID0 -> BYP_INT_B2 , 
  pip INT_X24Y61 E2MID0 -> S2BEG0 , 
  pip INT_X25Y60 E2END_S0 -> E2BEG8 , 
  pip INT_X26Y60 E2MID8 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2/iQ_7_not0001" , 
  outpin "iSlice__323__" Y ,
  inpin "iSlice__223__" CE ,
  inpin "iSlice__224__" CE ,
  inpin "iSlice__225__" CE ,
  inpin "iSlice__227__" CE ,
  pip CLB_BUFFER_X15Y55 CLB_BUFFER_IE6A8 -> CLB_BUFFER_E6A8 , 
  pip CLB_BUFFER_X15Y60 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_X14Y37 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X14Y60 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X17Y60 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X22Y54 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X22Y60 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X14Y37 BEST_LOGIC_OUTS4 -> N6BEG3 , 
  pip INT_X14Y43 N6END3 -> N6BEG5 , 
  pip INT_X14Y49 N6END5 -> N6BEG7 , 
  pip INT_X14Y55 N6END7 -> E6BEG8 , 
  pip INT_X14Y55 N6END7 -> N6BEG9 , 
  pip INT_X14Y60 S2MID9 -> CE_B1 , 
  pip INT_X14Y60 S2MID9 -> E2BEG9 , 
  pip INT_X14Y61 N6END9 -> S2BEG9 , 
  pip INT_X16Y60 E2END9 -> E2BEG9 , 
  pip INT_X17Y60 E2MID9 -> CE_B3 , 
  pip INT_X18Y60 E2END9 -> E2BEG9 , 
  pip INT_X20Y54 S2MID8 -> E2BEG8 , 
  pip INT_X20Y55 E6END8 -> S2BEG8 , 
  pip INT_X20Y60 E2END9 -> E2BEG7 , 
  pip INT_X22Y54 E2END8 -> CE_B2 , 
  pip INT_X22Y60 E2BEG7 -> CE_B2 , 
  pip INT_X22Y60 E2END7 -> E2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2c/iQ" , 
  outpin "iSlice__285__" YQ ,
  inpin "iSlice__285__" G4 ,
  inpin "iSlice__679__" BX ,
  pip CLB_X17Y36 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X23Y31 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y31 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X17Y31 W6END7 -> N6BEG9 , 
  pip INT_X17Y36 S2MID9 -> BYP_INT_B5 , 
  pip INT_X17Y37 N6END9 -> S2BEG9 , 
  pip INT_X23Y31 OMUX13 -> IMUX_B23 , 
  pip INT_X23Y31 OMUX9 -> W6BEG7 , 
  pip INT_X23Y31 SECONDARY_LOGIC_OUTS7 -> OMUX13 , 
  pip INT_X23Y31 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2c/iQ_not0001" , 
  outpin "iSlice__437__" X ,
  inpin "iSlice__285__" CE ,
  pip CLB_X23Y31 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X23Y31 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X23Y31 BEST_LOGIC_OUTS1 -> OMUX6 , 
  pip INT_X23Y31 BOUNCE3 -> CE_B3 , 
  pip INT_X23Y31 OMUX6 -> BOUNCE3 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2d/iQ" , 
  outpin "iSlice__286__" YQ ,
  inpin "iSlice__286__" G3 ,
  inpin "iSlice__551__" BY ,
  pip CLB_X17Y39 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X17Y41 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X17Y41 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X17Y39 S2MID5 -> BYP_INT_B1 , 
  pip INT_X17Y40 OMUX_S3 -> S2BEG5 , 
  pip INT_X17Y41 BOUNCE1 -> IMUX_B5 , 
  pip INT_X17Y41 OMUX5 -> BOUNCE1 , 
  pip INT_X17Y41 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X17Y41 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2d/iQ_not0001" , 
  outpin "iSlice__482__" Y ,
  inpin "iSlice__286__" CE ,
  pip CLB_X17Y41 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X18Y41 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X17Y41 W2MID9 -> CE_B1 , 
  pip INT_X18Y41 BEST_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X18Y41 OMUX15 -> W2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2e/iQ" , 
  outpin "iSlice__685__" XQ ,
  inpin "iSlice__222__" G1 ,
  inpin "iSlice__488__" F4 ,
  inpin "iSlice__551__" BX ,
  inpin "iSlice__55__" BX ,
  inpin "iSlice__64__" BX ,
  inpin "iSlice__65__" BX ,
  pip CLB_BUFFER_X15Y23 CLB_BUFFER_W2MID0 -> CLB_BUFFER_IW2MID0 , 
  pip CLB_X14Y23 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y39 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X17Y22 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X17Y22 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X17Y39 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X18Y26 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X18Y29 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X14Y23 W2END0 -> IMUX_B20 , 
  pip INT_X16Y22 OMUX_W14 -> LV24 , 
  pip INT_X16Y23 OMUX_NW10 -> W2BEG0 , 
  pip INT_X16Y34 LV12 -> N6BEG3 , 
  pip INT_X16Y39 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X16Y39 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X16Y39 S2MID3 -> BYP_INT_B6 , 
  pip INT_X16Y40 N6END3 -> E2BEG3 , 
  pip INT_X16Y40 N6END3 -> S2BEG3 , 
  pip INT_X17Y22 OMUX13 -> BYP_INT_B5 , 
  pip INT_X17Y22 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X17Y22 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X17Y22 SECONDARY_LOGIC_OUTS0 -> OMUX14 , 
  pip INT_X17Y39 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X17Y39 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X17Y39 S2MID3 -> BYP_INT_B6 , 
  pip INT_X17Y40 E2MID3 -> S2BEG3 , 
  pip INT_X18Y22 OMUX_E13 -> N2BEG8 , 
  pip INT_X18Y24 N2END8 -> N2BEG8 , 
  pip INT_X18Y26 N2END8 -> BYP_INT_B7 , 
  pip INT_X18Y26 N2END8 -> N2BEG8 , 
  pip INT_X18Y28 N2END8 -> N2BEG8 , 
  pip INT_X18Y29 N2MID8 -> BYP_INT_B5 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2e/iQ_mux0000" , 
  outpin "iSlice__65__" XMUX ,
  inpin "iSlice__685__" BX ,
  pip CLB_X17Y22 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X17Y22 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X17Y22 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X17Y22 OMUX2 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart/U33/U2e/iQ_not0001" , 
  outpin "iSlice__378__" X ,
  inpin "iSlice__685__" CE ,
  pip CLB_BUFFER_X15Y22 CLB_BUFFER_IE2BEG8 -> CLB_BUFFER_E2BEG8 , 
  pip CLB_X13Y23 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X17Y22 CE_B0_INT -> CE_PINWIRE0 , 
  pip INT_X13Y23 BEST_LOGIC_OUTS3 -> E2BEG0 , 
  pip INT_X15Y22 E2END_S0 -> E2BEG8 , 
  pip INT_X17Y22 E2END8 -> CE_B0 , 
  ;
net "uart_wrapper/cmp_uart/U33/U4/parity" , 
  outpin "iSlice__287__" YQ ,
  inpin "iSlice__287__" G2 ,
  inpin "iSlice__436__" F2 ,
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE6C6 -> CLB_BUFFER_E6C6 , 
  pip CLB_X11Y29 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X11Y29 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X19Y29 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X11Y29 OMUX11 -> E6BEG6 , 
  pip INT_X11Y29 OMUX6 -> IMUX_B17 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS6 -> OMUX11 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  pip INT_X17Y29 E6END6 -> E2BEG6 , 
  pip INT_X19Y29 E2END6 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_uart/U33/U4/parity_not0001" , 
  outpin "iSlice__476__" X ,
  inpin "iSlice__287__" CE ,
  pip CLB_X11Y29 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X14Y13 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X11Y28 W6MID8 -> N2BEG8 , 
  pip INT_X11Y29 N2MID8 -> CE_B2 , 
  pip INT_X14Y13 BEST_LOGIC_OUTS1 -> N6BEG8 , 
  pip INT_X14Y19 N6END8 -> N6BEG8 , 
  pip INT_X14Y25 N6END8 -> N6BEG8 , 
  pip INT_X14Y28 N6MID8 -> W6BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U33/iRX" , 
  outpin "iSlice__273__" YQ ,
  inpin "iSlice__220__" F4 ,
  inpin "iSlice__378__" F1 ,
  inpin "iSlice__436__" F1 ,
  inpin "iSlice__472__" F3 ,
  inpin "iSlice__481__" F4 ,
  inpin "iSlice__53__" F1 ,
  inpin "iSlice__64__" F1 ,
  inpin "iSlice__64__" G1 ,
  inpin "iSlice__65__" F1 ,
  inpin "iSlice__66__" F1 ,
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_W2MID7 -> CLB_BUFFER_IW2MID7 , 
  pip CLB_X13Y23 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X13Y25 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y22 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X17Y22 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X18Y27 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X18Y29 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X18Y29 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X18Y41 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X19Y27 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X19Y29 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y40 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X12Y25 S2MID1 -> E2BEG1 , 
  pip INT_X12Y26 W2END_N9 -> S2BEG1 , 
  pip INT_X13Y23 S2END1 -> IMUX_B28 , 
  pip INT_X13Y25 E2MID1 -> IMUX_B28 , 
  pip INT_X13Y25 E2MID1 -> S2BEG1 , 
  pip INT_X14Y22 S2MID7 -> IMUX_B26 , 
  pip INT_X14Y23 S2END9 -> S2BEG7 , 
  pip INT_X14Y25 W2END7 -> S2BEG9 , 
  pip INT_X14Y25 W2END7 -> W2BEG9 , 
  pip INT_X16Y22 S2MID9 -> E2BEG9 , 
  pip INT_X16Y23 S2END9 -> S2BEG9 , 
  pip INT_X16Y25 S2END9 -> S2BEG9 , 
  pip INT_X16Y25 S2END9 -> W2BEG7 , 
  pip INT_X16Y27 S6END9 -> S2BEG9 , 
  pip INT_X16Y30 S6MID9 -> E2BEG9 , 
  pip INT_X16Y33 S6END_S1 -> S6BEG9 , 
  pip INT_X16Y40 W6END_N9 -> S6BEG1 , 
  pip INT_X17Y22 E2MID9 -> IMUX_B15 , 
  pip INT_X18Y27 S2MID8 -> E2BEG8 , 
  pip INT_X18Y27 S2MID8 -> IMUX_B31 , 
  pip INT_X18Y28 S2END8 -> S2BEG8 , 
  pip INT_X18Y29 S2MID8 -> E2BEG8 , 
  pip INT_X18Y29 S2MID8 -> IMUX_B15 , 
  pip INT_X18Y29 S2MID8 -> IMUX_B7 , 
  pip INT_X18Y30 E2END9 -> S2BEG8 , 
  pip INT_X18Y41 W2END0 -> IMUX_B8 , 
  pip INT_X19Y27 E2MID8 -> IMUX_B11 , 
  pip INT_X19Y29 E2MID8 -> IMUX_B15 , 
  pip INT_X20Y41 W2END_N8 -> W2BEG0 , 
  pip INT_X22Y39 OMUX_SW5 -> W6BEG9 , 
  pip INT_X22Y40 OMUX_W14 -> W2BEG8 , 
  pip INT_X23Y40 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X23Y40 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ<0>" , 
  outpin "iSlice__226__" YQ ,
  inpin "iDsp__2__" C0 ,
  inpin "iSlice__325__" F2 ,
  inpin "iSlice__336__" G3 ,
  inpin "iSlice__471__" G4 ,
  inpin "iSlice__475__" F3 ,
  inpin "iSlice__488__" F3 ,
  inpin "iSlice__55__" F1 ,
  inpin "iSlice__55__" G1 ,
  inpin "iSlice__57__" G2 ,
  inpin "iSlice__66__" F4 ,
  inpin "iSlice__66__" G4 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_BUFFER_X15Y39 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_X12Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X13Y26 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X13Y55 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X14Y34 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X16Y39 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X19Y26 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X19Y27 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X19Y27 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip DSP_X10Y56 IMUX_B16_INT0 -> DSP48_0_C0 , 
  pip INT_X10Y28 W2END4 -> W2BEG4 , 
  pip INT_X10Y56 W2END0 -> IMUX_B16 , 
  pip INT_X12Y28 W2END4 -> W2BEG4 , 
  pip INT_X12Y30 W2END5 -> IMUX_B30 , 
  pip INT_X12Y56 OMUX_NW10 -> W2BEG0 , 
  pip INT_X13Y26 W2MID2 -> IMUX_B17 , 
  pip INT_X13Y55 SECONDARY_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X13Y55 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X14Y26 S2END4 -> W2BEG2 , 
  pip INT_X14Y28 S2END6 -> S2BEG4 , 
  pip INT_X14Y28 S2END6 -> W2BEG4 , 
  pip INT_X14Y30 S6END6 -> E2BEG5 , 
  pip INT_X14Y30 S6END6 -> S2BEG6 , 
  pip INT_X14Y30 S6END6 -> W2BEG5 , 
  pip INT_X14Y34 S2END6 -> IMUX_B18 , 
  pip INT_X14Y36 S6END6 -> S2BEG6 , 
  pip INT_X14Y36 S6END6 -> S6BEG6 , 
  pip INT_X14Y39 S6MID6 -> E2BEG6 , 
  pip INT_X14Y42 S6END6 -> S6BEG6 , 
  pip INT_X14Y48 S6END6 -> S6BEG6 , 
  pip INT_X14Y54 OMUX_ES7 -> S6BEG6 , 
  pip INT_X16Y30 E2END5 -> E2BEG3 , 
  pip INT_X16Y39 E2END6 -> IMUX_B30 , 
  pip INT_X18Y25 S2MID0 -> E2BEG0 , 
  pip INT_X18Y26 S2END0 -> IMUX_B20 , 
  pip INT_X18Y26 S2END0 -> IMUX_B28 , 
  pip INT_X18Y26 S2END0 -> S2BEG0 , 
  pip INT_X18Y27 S2MID0 -> E2BEG0 , 
  pip INT_X18Y28 S2END2 -> S2BEG0 , 
  pip INT_X18Y30 E2END3 -> S2BEG2 , 
  pip INT_X19Y25 E2MID0 -> N2BEG0 , 
  pip INT_X19Y26 N2MID0 -> IMUX_B0 , 
  pip INT_X19Y27 E2MID0 -> IMUX_B0 , 
  pip INT_X19Y27 E2MID0 -> IMUX_B8 , 
  pip INT_X9Y28 W2MID4 -> IMUX_B25 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ<1>" , 
  outpin "iSlice__226__" XQ ,
  inpin "iDsp__2__" C1 ,
  inpin "iSlice__323__" G2 ,
  inpin "iSlice__336__" G4 ,
  inpin "iSlice__471__" G3 ,
  inpin "iSlice__475__" F4 ,
  inpin "iSlice__487__" G1 ,
  inpin "iSlice__55__" F4 ,
  inpin "iSlice__55__" G4 ,
  inpin "iSlice__57__" G4 ,
  inpin "iSlice__66__" F2 ,
  inpin "iSlice__66__" G2 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_X12Y30 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X13Y26 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X13Y55 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y34 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y37 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X16Y33 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X18Y26 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X19Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X19Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X19Y27 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y56 IMUX_B17_INT0 -> DSP48_0_C1 , 
  pip INT_X10Y56 W2END2 -> IMUX_B17 , 
  pip INT_X12Y30 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X12Y30 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X12Y30 W2END6 -> BYP_INT_B3 , 
  pip INT_X12Y56 OMUX_WN14 -> W2BEG2 , 
  pip INT_X13Y26 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X13Y26 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X13Y26 S2END4 -> BYP_INT_B6 , 
  pip INT_X13Y28 S2END6 -> S2BEG4 , 
  pip INT_X13Y30 W2MID6 -> S2BEG6 , 
  pip INT_X13Y55 SECONDARY_LOGIC_OUTS3 -> OMUX14 , 
  pip INT_X13Y55 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X14Y30 S6END7 -> E2BEG6 , 
  pip INT_X14Y30 S6END7 -> W2BEG6 , 
  pip INT_X14Y33 S6MID7 -> E2BEG7 , 
  pip INT_X14Y34 BYP_BOUNCE3 -> IMUX_B19 , 
  pip INT_X14Y34 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y34 S2END7 -> BYP_INT_B3 , 
  pip INT_X14Y36 S6END7 -> N2BEG7 , 
  pip INT_X14Y36 S6END7 -> S2BEG7 , 
  pip INT_X14Y36 S6END7 -> S6BEG7 , 
  pip INT_X14Y37 BYP_BOUNCE5 -> IMUX_B2 , 
  pip INT_X14Y37 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y37 N2MID7 -> BYP_INT_B5 , 
  pip INT_X14Y42 S6END7 -> S6BEG7 , 
  pip INT_X14Y48 S6END7 -> S6BEG7 , 
  pip INT_X14Y54 OMUX_SE3 -> S6BEG7 , 
  pip INT_X16Y30 E2END6 -> E2BEG6 , 
  pip INT_X16Y33 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X16Y33 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X16Y33 E2END7 -> BYP_INT_B3 , 
  pip INT_X18Y26 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X18Y26 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X18Y26 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X18Y26 S2END5 -> BYP_INT_B3 , 
  pip INT_X18Y26 S2END5 -> E2BEG3 , 
  pip INT_X18Y27 S2MID5 -> E2BEG5 , 
  pip INT_X18Y28 S2END5 -> S2BEG5 , 
  pip INT_X18Y30 E2END6 -> S2BEG5 , 
  pip INT_X19Y26 E2MID3 -> IMUX_B1 , 
  pip INT_X19Y27 E2MID5 -> IMUX_B10 , 
  pip INT_X19Y27 E2MID5 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ<2>" , 
  outpin "iSlice__230__" YQ ,
  inpin "iDsp__2__" C2 ,
  inpin "iSlice__323__" G4 ,
  inpin "iSlice__336__" G1 ,
  inpin "iSlice__475__" F2 ,
  inpin "iSlice__487__" G4 ,
  inpin "iSlice__55__" F2 ,
  inpin "iSlice__55__" G2 ,
  inpin "iSlice__57__" G1 ,
  inpin "iSlice__66__" F3 ,
  inpin "iSlice__66__" G1 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2MID2 -> CLB_BUFFER_E2MID2 , 
  pip CLB_X12Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X13Y26 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X13Y51 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X14Y34 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X14Y37 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y33 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X18Y26 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X19Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X19Y27 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip DSP_X10Y56 IMUX_B18_INT0 -> DSP48_0_C2 , 
  pip INT_X10Y56 W2END6 -> IMUX_B18 , 
  pip INT_X12Y29 W2END2 -> N2BEG4 , 
  pip INT_X12Y30 N2MID4 -> IMUX_B29 , 
  pip INT_X12Y52 OMUX_WN14 -> N2BEG3 , 
  pip INT_X12Y54 N2END3 -> N2BEG5 , 
  pip INT_X12Y56 N2END5 -> W2BEG6 , 
  pip INT_X13Y26 W2MID1 -> IMUX_B16 , 
  pip INT_X13Y51 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X13Y51 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X14Y26 S6END2 -> E2BEG1 , 
  pip INT_X14Y26 S6END2 -> W2BEG1 , 
  pip INT_X14Y29 S6MID2 -> W2BEG2 , 
  pip INT_X14Y32 S6END2 -> N2BEG2 , 
  pip INT_X14Y32 S6END2 -> S6BEG2 , 
  pip INT_X14Y33 N2MID2 -> E2BEG2 , 
  pip INT_X14Y34 S2END2 -> IMUX_B16 , 
  pip INT_X14Y36 S2END4 -> S2BEG2 , 
  pip INT_X14Y37 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X14Y37 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y37 S2MID4 -> BYP_INT_B4 , 
  pip INT_X14Y38 S6END4 -> S2BEG4 , 
  pip INT_X14Y38 S6END4 -> S6BEG2 , 
  pip INT_X14Y44 S6END4 -> S6BEG4 , 
  pip INT_X14Y50 OMUX_SE3 -> S6BEG4 , 
  pip INT_X16Y26 E2END1 -> E2BEG1 , 
  pip INT_X16Y33 E2END2 -> IMUX_B0 , 
  pip INT_X18Y25 E2END_S1 -> E2BEG9 , 
  pip INT_X18Y26 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X18Y26 BYP_BOUNCE2 -> IMUX_B29 , 
  pip INT_X18Y26 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X18Y26 E2END1 -> BYP_INT_B2 , 
  pip INT_X19Y25 E2MID9 -> N2BEG9 , 
  pip INT_X19Y27 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X19Y27 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X19Y27 N2END9 -> BYP_INT_B7 , 
  pip INT_X19Y27 N2END9 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ<3>" , 
  outpin "iSlice__230__" XQ ,
  inpin "iDsp__2__" C3 ,
  inpin "iSlice__226__" F2 ,
  inpin "iSlice__226__" G2 ,
  inpin "iSlice__230__" F4 ,
  inpin "iSlice__230__" G4 ,
  inpin "iSlice__294__" F3 ,
  inpin "iSlice__325__" F3 ,
  inpin "iSlice__334__" G2 ,
  inpin "iSlice__479__" F1 ,
  inpin "iSlice__481__" F2 ,
  inpin "iSlice__487__" G2 ,
  inpin "iSlice__53__" BX ,
  inpin "iSlice__55__" F3 ,
  inpin "iSlice__55__" G3 ,
  inpin "iSlice__57__" BX ,
  inpin "iSlice__66__" BX ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_BUFFER_X15Y29 CLB_BUFFER_IE6A7 -> CLB_BUFFER_E6A7 , 
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_X13Y25 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X13Y26 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X13Y51 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X13Y51 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X13Y51 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X13Y55 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X13Y55 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y36 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X16Y33 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X18Y26 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X18Y27 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X18Y41 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X19Y27 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X21Y30 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y28 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip DSP_X10Y56 IMUX_B19_INT0 -> DSP48_0_C3 , 
  pip INT_X10Y26 W2END6 -> W2BEG6 , 
  pip INT_X10Y56 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X10Y56 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X10Y56 W2MID3 -> BYP_INT_B6 , 
  pip INT_X11Y56 W2END3 -> W2BEG3 , 
  pip INT_X12Y26 W2END6 -> W2BEG6 , 
  pip INT_X13Y25 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X13Y25 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X13Y25 S2MID6 -> BYP_INT_B3 , 
  pip INT_X13Y26 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X13Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X13Y26 W2MID6 -> BYP_INT_B1 , 
  pip INT_X13Y26 W2MID6 -> S2BEG6 , 
  pip INT_X13Y51 OMUX2 -> IMUX_B12 , 
  pip INT_X13Y51 OMUX2 -> IMUX_B4 , 
  pip INT_X13Y51 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X13Y51 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X13Y51 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X13Y52 OMUX_N13 -> N2BEG0 , 
  pip INT_X13Y54 N2END0 -> N2BEG2 , 
  pip INT_X13Y55 N2MID2 -> IMUX_B21 , 
  pip INT_X13Y55 N2MID2 -> IMUX_B29 , 
  pip INT_X13Y56 N2END2 -> W2BEG3 , 
  pip INT_X14Y26 S6END7 -> E2BEG6 , 
  pip INT_X14Y26 S6END7 -> W2BEG6 , 
  pip INT_X14Y29 S6MID7 -> E6BEG7 , 
  pip INT_X14Y32 S6END7 -> S6BEG7 , 
  pip INT_X14Y35 S6MID7 -> E2BEG7 , 
  pip INT_X14Y36 S2END7 -> IMUX_B2 , 
  pip INT_X14Y38 S6END7 -> S2BEG7 , 
  pip INT_X14Y38 S6END7 -> S6BEG7 , 
  pip INT_X14Y41 S6MID7 -> E2BEG7 , 
  pip INT_X14Y44 S6END9 -> S6BEG7 , 
  pip INT_X14Y50 OMUX_ES7 -> S6BEG9 , 
  pip INT_X16Y26 E2END6 -> E2BEG6 , 
  pip INT_X16Y33 S2END6 -> IMUX_B2 , 
  pip INT_X16Y35 E2END7 -> S2BEG6 , 
  pip INT_X16Y41 E2END7 -> E2BEG7 , 
  pip INT_X18Y26 E2END6 -> IMUX_B22 , 
  pip INT_X18Y26 E2END6 -> IMUX_B30 , 
  pip INT_X18Y27 BYP_BOUNCE1 -> IMUX_B24 , 
  pip INT_X18Y27 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X18Y27 W2END5 -> BYP_INT_B1 , 
  pip INT_X18Y41 E2END7 -> IMUX_B10 , 
  pip INT_X19Y27 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X19Y27 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X19Y27 W2MID5 -> BYP_INT_B1 , 
  pip INT_X20Y27 S2END7 -> W2BEG5 , 
  pip INT_X20Y29 E6END7 -> N2BEG7 , 
  pip INT_X20Y29 E6END7 -> S2BEG7 , 
  pip INT_X20Y30 N2MID7 -> E2BEG7 , 
  pip INT_X21Y30 E2MID7 -> IMUX_B30 , 
  pip INT_X9Y26 W2MID6 -> N2BEG6 , 
  pip INT_X9Y28 N2END6 -> IMUX_B26 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ_addsub0000<0>" , 
  outpin "iDsp__2__" P0 ,
  inpin "iSlice__226__" G3 ,
  pip CLB_X13Y55 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip DSP_X10Y56 DSP48_0_P0 -> HALF_OMUX_BOT4_INT0 , 
  pip INT_X10Y56 HALF_OMUX_BOT4 -> OMUX3 , 
  pip INT_X11Y55 OMUX_SE3 -> E2BEG6 , 
  pip INT_X13Y55 E2END6 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ_addsub0000<1>" , 
  outpin "iDsp__2__" P1 ,
  inpin "iSlice__226__" F3 ,
  pip CLB_X13Y55 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip DSP_X10Y56 DSP48_0_P1 -> HALF_OMUX_BOT5_INT0 , 
  pip INT_X10Y56 HALF_OMUX_BOT5 -> OMUX7 , 
  pip INT_X11Y55 OMUX_ES7 -> E2BEG5 , 
  pip INT_X13Y55 E2END5 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ_addsub0000<2>" , 
  outpin "iDsp__2__" P2 ,
  inpin "iSlice__230__" G2 ,
  pip CLB_X13Y51 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip DSP_X10Y56 DSP48_0_P2 -> HALF_OMUX_BOT6_INT0 , 
  pip INT_X10Y55 OMUX_S5 -> E6BEG7 , 
  pip INT_X10Y56 HALF_OMUX_BOT6 -> OMUX5 , 
  pip INT_X13Y51 S2END7 -> IMUX_B6 , 
  pip INT_X13Y53 S2END7 -> S2BEG7 , 
  pip INT_X13Y55 E6MID7 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ_addsub0000<3>" , 
  outpin "iDsp__2__" P3 ,
  inpin "iSlice__230__" F1 ,
  pip CLB_X13Y51 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip DSP_X10Y56 DSP48_0_P3 -> HALF_OMUX_BOT7_INT0 , 
  pip INT_X10Y56 HALF_OMUX_BOT7 -> OMUX2 , 
  pip INT_X11Y56 OMUX_E2 -> E2BEG0 , 
  pip INT_X13Y51 S2END9 -> IMUX_B15 , 
  pip INT_X13Y53 S2END9 -> S2BEG9 , 
  pip INT_X13Y55 E2END_S0 -> S2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U33/u1/iQ_not0002" , 
  outpin "iSlice__483__" X ,
  inpin "iSlice__226__" CE ,
  inpin "iSlice__230__" CE ,
  pip CLB_BUFFER_X15Y51 CLB_BUFFER_W6MID1 -> CLB_BUFFER_IW6MID1 , 
  pip CLB_X13Y51 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X13Y55 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X18Y26 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X12Y51 W6END1 -> N2BEG2 , 
  pip INT_X12Y53 N2END2 -> N2BEG2 , 
  pip INT_X12Y54 N2MID2 -> E2BEG2 , 
  pip INT_X12Y55 N2END2 -> E2BEG3 , 
  pip INT_X13Y51 W2MID9 -> CE_B1 , 
  pip INT_X13Y55 BOUNCE1 -> CE_B3 , 
  pip INT_X13Y55 E2MID3 -> BOUNCE1 , 
  pip INT_X14Y51 S2END_S1 -> W2BEG9 , 
  pip INT_X14Y54 E2END2 -> S2BEG1 , 
  pip INT_X18Y26 BEST_LOGIC_OUTS2 -> N6BEG4 , 
  pip INT_X18Y32 N6END4 -> N6BEG6 , 
  pip INT_X18Y38 N6END6 -> N6BEG8 , 
  pip INT_X18Y45 N6END_N8 -> N6BEG0 , 
  pip INT_X18Y51 N6END0 -> W6BEG1 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ<0>" , 
  outpin "iSlice__228__" YQ ,
  inpin "iDsp__0__" C0 ,
  inpin "iSlice__339__" F2 ,
  inpin "iSlice__347__" F1 ,
  inpin "iSlice__347__" G1 ,
  inpin "iSlice__471__" F2 ,
  inpin "iSlice__483__" G1 ,
  pip CLB_BUFFER_X15Y19 CLB_BUFFER_IE2MID0 -> CLB_BUFFER_E2MID0 , 
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE6MID5 -> CLB_BUFFER_E6MID5 , 
  pip CLB_X12Y25 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X13Y19 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X16Y19 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X16Y19 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X18Y26 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X19Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip DSP_X10Y12 IMUX_B16_INT0 -> DSP48_1_C0 , 
  pip INT_X10Y12 W2END1 -> IMUX_B16 , 
  pip INT_X12Y12 S2END3 -> W2BEG1 , 
  pip INT_X12Y14 S2END5 -> S2BEG3 , 
  pip INT_X12Y16 S2END7 -> S2BEG5 , 
  pip INT_X12Y18 OMUX_WS1 -> S2BEG7 , 
  pip INT_X12Y20 OMUX_NW10 -> N6BEG4 , 
  pip INT_X12Y25 S2MID4 -> IMUX_B25 , 
  pip INT_X12Y26 N6END4 -> E6BEG5 , 
  pip INT_X12Y26 N6END4 -> S2BEG4 , 
  pip INT_X13Y19 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X13Y19 SECONDARY_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X13Y19 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X14Y19 OMUX_E2 -> E2BEG0 , 
  pip INT_X16Y19 E2END0 -> IMUX_B16 , 
  pip INT_X16Y19 E2END0 -> IMUX_B24 , 
  pip INT_X18Y25 W2END4 -> N2BEG6 , 
  pip INT_X18Y26 BYP_BOUNCE1 -> IMUX_B16 , 
  pip INT_X18Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X18Y26 E6END5 -> E2BEG5 , 
  pip INT_X18Y26 N2MID6 -> BYP_INT_B1 , 
  pip INT_X19Y26 E2MID5 -> IMUX_B10 , 
  pip INT_X20Y25 S2MID4 -> W2BEG4 , 
  pip INT_X20Y26 E2END5 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ<1>" , 
  outpin "iSlice__228__" XQ ,
  inpin "iDsp__0__" C1 ,
  inpin "iSlice__347__" F2 ,
  inpin "iSlice__347__" G2 ,
  inpin "iSlice__483__" G4 ,
  inpin "iSlice__489__" G1 ,
  pip CLB_BUFFER_X15Y19 CLB_BUFFER_IE2MID4 -> CLB_BUFFER_E2MID4 , 
  pip CLB_X13Y19 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X16Y19 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X16Y19 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X17Y25 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X18Y26 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip DSP_X10Y12 IMUX_B17_INT0 -> DSP48_1_C1 , 
  pip INT_X10Y12 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X10Y12 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X10Y12 W2END8 -> BYP_INT_B7 , 
  pip INT_X12Y12 S6END9 -> W2BEG8 , 
  pip INT_X12Y18 OMUX_SW5 -> S6BEG9 , 
  pip INT_X13Y19 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X13Y19 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X14Y19 OMUX_E7 -> E2BEG4 , 
  pip INT_X16Y19 E2END4 -> E2BEG4 , 
  pip INT_X16Y19 E2END4 -> IMUX_B17 , 
  pip INT_X16Y19 E2END4 -> IMUX_B25 , 
  pip INT_X17Y25 W2MID8 -> IMUX_B7 , 
  pip INT_X18Y19 E2END4 -> N2BEG3 , 
  pip INT_X18Y21 N2END3 -> N2BEG5 , 
  pip INT_X18Y23 N2END5 -> N2BEG7 , 
  pip INT_X18Y25 N2END7 -> N2BEG7 , 
  pip INT_X18Y25 N2END7 -> W2BEG8 , 
  pip INT_X18Y26 N2MID7 -> IMUX_B19 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ<2>" , 
  outpin "iSlice__229__" YQ ,
  inpin "iDsp__0__" C2 ,
  inpin "iSlice__347__" F3 ,
  inpin "iSlice__347__" G3 ,
  inpin "iSlice__485__" G3 ,
  inpin "iSlice__489__" G4 ,
  pip CLB_BUFFER_X15Y19 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X14Y19 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X16Y19 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X16Y19 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X17Y12 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y25 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip DSP_X10Y12 IMUX_B18_INT0 -> DSP48_1_C2 , 
  pip INT_X10Y12 W2MID5 -> IMUX_B18 , 
  pip INT_X11Y12 W2END5 -> W2BEG5 , 
  pip INT_X13Y12 S6END6 -> W2BEG5 , 
  pip INT_X13Y18 OMUX_SW5 -> S6BEG6 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X15Y19 OMUX_E2 -> E2BEG0 , 
  pip INT_X16Y19 BYP_BOUNCE0 -> IMUX_B18 , 
  pip INT_X16Y19 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X16Y19 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X16Y19 E2MID0 -> BYP_INT_B0 , 
  pip INT_X17Y12 S2END7 -> IMUX_B22 , 
  pip INT_X17Y14 S2END9 -> S2BEG7 , 
  pip INT_X17Y16 S2END9 -> S2BEG9 , 
  pip INT_X17Y18 E2END_S0 -> N2BEG9 , 
  pip INT_X17Y18 E2END_S0 -> S2BEG9 , 
  pip INT_X17Y21 N2END_N9 -> N2BEG1 , 
  pip INT_X17Y23 N2END1 -> N2BEG1 , 
  pip INT_X17Y25 N2END1 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ<3>" , 
  outpin "iSlice__229__" XQ ,
  inpin "iDsp__0__" C3 ,
  inpin "iSlice__347__" F4 ,
  inpin "iSlice__347__" G4 ,
  inpin "iSlice__485__" G4 ,
  inpin "iSlice__489__" G3 ,
  pip CLB_BUFFER_X15Y12 CLB_BUFFER_IE2BEG8 -> CLB_BUFFER_E2BEG8 , 
  pip CLB_BUFFER_X15Y19 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_BUFFER_X15Y25 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X14Y19 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X16Y19 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X16Y19 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X17Y12 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y25 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip DSP_X10Y12 IMUX_B19_INT0 -> DSP48_1_C3 , 
  pip INT_X10Y12 W2MID8 -> IMUX_B19 , 
  pip INT_X11Y12 W2END8 -> W2BEG8 , 
  pip INT_X13Y12 W2END8 -> W2BEG8 , 
  pip INT_X14Y19 OMUX15 -> E2BEG9 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X15Y12 S6END9 -> E2BEG8 , 
  pip INT_X15Y12 S6END9 -> W2BEG8 , 
  pip INT_X15Y18 OMUX_ES7 -> S6BEG9 , 
  pip INT_X15Y19 OMUX_E7 -> N6BEG4 , 
  pip INT_X15Y25 N6END4 -> E2BEG4 , 
  pip INT_X16Y19 E2END9 -> IMUX_B19 , 
  pip INT_X16Y19 E2END9 -> IMUX_B27 , 
  pip INT_X17Y12 E2END8 -> IMUX_B23 , 
  pip INT_X17Y25 E2END4 -> IMUX_B5 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ_addsub0000<0>" , 
  outpin "iDsp__0__" P0 ,
  inpin "iSlice__228__" G1 ,
  pip CLB_X13Y19 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip DSP_X10Y12 DSP48_1_P0 -> HALF_OMUX_TOP0_INT0 , 
  pip INT_X10Y12 HALF_OMUX_TOP0 -> OMUX15 , 
  pip INT_X10Y13 OMUX_N15 -> E6BEG9 , 
  pip INT_X13Y13 E6MID9 -> N6BEG9 , 
  pip INT_X13Y19 E2BEG9 -> IMUX_B7 , 
  pip INT_X13Y19 N6END9 -> E2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ_addsub0000<1>" , 
  outpin "iDsp__0__" P1 ,
  inpin "iSlice__228__" F2 ,
  pip CLB_X13Y19 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip DSP_X10Y12 DSP48_1_P1 -> HALF_OMUX_TOP1_INT0 , 
  pip INT_X10Y12 HALF_OMUX_TOP1 -> OMUX12 , 
  pip INT_X11Y13 OMUX_NE12 -> N6BEG5 , 
  pip INT_X11Y19 N6END5 -> E2BEG5 , 
  pip INT_X13Y19 E2END5 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ_addsub0000<2>" , 
  outpin "iDsp__0__" P2 ,
  inpin "iSlice__229__" G3 ,
  pip CLB_X14Y19 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip DSP_X10Y12 DSP48_1_P2 -> HALF_OMUX_TOP2_INT0 , 
  pip INT_X10Y12 HALF_OMUX_TOP2 -> OMUX8 , 
  pip INT_X11Y13 OMUX_EN8 -> N6BEG3 , 
  pip INT_X11Y19 N6END3 -> E2BEG3 , 
  pip INT_X13Y19 E2END3 -> E2BEG3 , 
  pip INT_X14Y19 E2MID3 -> IMUX_B5 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ_addsub0000<3>" , 
  outpin "iDsp__0__" P3 ,
  inpin "iSlice__229__" F1 ,
  pip CLB_X14Y19 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip DSP_X10Y12 DSP48_1_P3 -> HALF_OMUX_TOP3_INT0 , 
  pip INT_X10Y12 HALF_OMUX_TOP3 -> OMUX13 , 
  pip INT_X11Y12 OMUX_E13 -> E6BEG8 , 
  pip INT_X14Y12 E6MID8 -> N6BEG8 , 
  pip INT_X14Y18 N6END8 -> N2BEG8 , 
  pip INT_X14Y19 N2MID8 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/U33/u3/iQ_not0002" , 
  outpin "iSlice__472__" Y ,
  inpin "iSlice__228__" CE ,
  inpin "iSlice__229__" CE ,
  pip CLB_X13Y19 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X14Y19 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X14Y22 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip INT_X13Y19 S2END9 -> CE_B1 , 
  pip INT_X13Y20 S2MID9 -> E2BEG9 , 
  pip INT_X13Y21 OMUX_SW5 -> S2BEG9 , 
  pip INT_X14Y19 S2MID9 -> CE_B1 , 
  pip INT_X14Y20 E2MID9 -> S2BEG9 , 
  pip INT_X14Y22 BEST_LOGIC_OUTS6 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U34/iQ" , 
  outpin "iSlice__288__" YQ ,
  inpin "iSlice__232__" F4 ,
  inpin "iSlice__235__" F3 ,
  inpin "iSlice__235__" G3 ,
  inpin "iSlice__288__" G1 ,
  inpin "iSlice__396__" F4 ,
  pip CLB_X12Y41 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X23Y32 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X23Y32 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y43 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X9Y44 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y44 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X11Y33 LH12 -> N6BEG5 , 
  pip INT_X11Y39 N6END5 -> W2BEG5 , 
  pip INT_X11Y41 E2END8 -> E2BEG8 , 
  pip INT_X12Y41 E2MID8 -> IMUX_B31 , 
  pip INT_X23Y32 OMUX2 -> IMUX_B20 , 
  pip INT_X23Y32 SECONDARY_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X23Y32 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X23Y33 OMUX_N10 -> LH0 , 
  pip INT_X9Y39 W2END5 -> N2BEG7 , 
  pip INT_X9Y41 N2END7 -> E2BEG8 , 
  pip INT_X9Y41 N2END7 -> N2BEG7 , 
  pip INT_X9Y43 N2END7 -> IMUX_B31 , 
  pip INT_X9Y43 N2END7 -> N2BEG7 , 
  pip INT_X9Y44 BYP_BOUNCE7 -> IMUX_B1 , 
  pip INT_X9Y44 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X9Y44 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y44 N2MID7 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_uart/U34/iQ_not0001" , 
  outpin "iSlice__395__" Y ,
  inpin "iSlice__288__" CE ,
  pip CLB_X16Y33 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X23Y32 CE_B3_INT -> CE_PINWIRE3 , 
  pip INT_X16Y33 BEST_LOGIC_OUTS5 -> E6BEG4 , 
  pip INT_X22Y32 S2MID4 -> E2BEG4 , 
  pip INT_X22Y33 E6END4 -> S2BEG4 , 
  pip INT_X23Y32 BOUNCE3 -> CE_B3 , 
  pip INT_X23Y32 E2MID4 -> BOUNCE3 , 
  ;
net "uart_wrapper/cmp_uart/U35/iQ" , 
  outpin "iSlice__190__" YQ ,
  inpin "iSlice__689__" BX ,
  pip CLB_X12Y15 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y34 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X10Y15 S6END7 -> E2BEG6 , 
  pip INT_X10Y21 S6END7 -> S6BEG7 , 
  pip INT_X10Y27 S6END7 -> S6BEG7 , 
  pip INT_X10Y33 OMUX_SE3 -> S6BEG7 , 
  pip INT_X12Y15 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X12Y15 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X12Y15 E2END6 -> BYP_INT_B3 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U35a/iQ" , 
  outpin "iSlice__271__" YQ ,
  inpin "iSlice__289__" G2 ,
  inpin "iSlice__380__" F2 ,
  pip CLB_X14Y31 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X14Y39 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y44 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X14Y31 W2MID6 -> IMUX_B2 , 
  pip INT_X14Y39 S2MID7 -> IMUX_B14 , 
  pip INT_X14Y40 W2MID7 -> S2BEG7 , 
  pip INT_X14Y44 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X15Y31 S6END7 -> W2BEG6 , 
  pip INT_X15Y37 S6END7 -> S6BEG7 , 
  pip INT_X15Y40 S6MID7 -> W2BEG7 , 
  pip INT_X15Y43 OMUX_SE3 -> S6BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U35a/irQ0" , 
  outpin "iSlice__561__" XQ ,
  inpin "iSlice__570__" BY ,
  pip CLB_X14Y19 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X14Y22 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X14Y19 S2END5 -> BYP_INT_B3 , 
  pip INT_X14Y21 OMUX_S3 -> S2BEG5 , 
  pip INT_X14Y22 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U35a/jkR" , 
  outpin "iSlice__289__" YQ ,
  inpin "iSlice__561__" BX ,
  pip CLB_X14Y22 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X14Y31 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X14Y22 W2MID7 -> BYP_INT_B7 , 
  pip INT_X14Y31 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X15Y22 S2END9 -> W2BEG7 , 
  pip INT_X15Y24 S6END9 -> S2BEG9 , 
  pip INT_X15Y30 OMUX_ES7 -> S6BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U35a/jkR_not0001" , 
  outpin "iSlice__380__" X ,
  inpin "iSlice__289__" CE ,
  pip CLB_X14Y31 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X14Y39 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X14Y31 S2MID8 -> CE_B0 , 
  pip INT_X14Y32 W2MID8 -> S2BEG8 , 
  pip INT_X14Y39 BEST_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X15Y32 S6END9 -> W2BEG8 , 
  pip INT_X15Y38 OMUX_ES7 -> S6BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U35a/rQ0" , 
  outpin "iSlice__570__" YQ ,
  inpin "iSlice__476__" G2 ,
  inpin "iSlice__570__" BX ,
  pip CLB_X14Y13 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y19 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X14Y19 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X14Y12 S6END5 -> N2BEG5 , 
  pip INT_X14Y13 N2MID5 -> IMUX_B6 , 
  pip INT_X14Y18 OMUX_S3 -> S6BEG5 , 
  pip INT_X14Y19 OMUX13 -> BYP_INT_B7 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS7 -> OMUX13 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/U35a/rQ1" , 
  outpin "iSlice__570__" XQ ,
  inpin "iSlice__380__" F1 ,
  inpin "iSlice__476__" G4 ,
  pip CLB_X14Y13 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y19 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y39 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X14Y12 S6END0 -> N2BEG0 , 
  pip INT_X14Y13 N2MID0 -> IMUX_B4 , 
  pip INT_X14Y18 OMUX_S0 -> S6BEG0 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X14Y19 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X14Y38 W2MID7 -> N2BEG7 , 
  pip INT_X14Y39 N2MID7 -> IMUX_B15 , 
  pip INT_X15Y20 OMUX_NE12 -> N6BEG5 , 
  pip INT_X15Y26 N6END5 -> N6BEG7 , 
  pip INT_X15Y32 N6END7 -> N6BEG7 , 
  pip INT_X15Y38 N6END7 -> W2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ" , 
  outpin "iSlice__19__" XMUX ,
  inpin "iSlice__558__" BX ,
  pip CLB_X17Y6 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip CLB_X17Y8 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip INT_X17Y6 HALF_OMUX_BOT1 -> OMUX0 , 
  pip INT_X17Y6 OMUX0 -> N2BEG0 , 
  pip INT_X17Y8 N2END0 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ1" , 
  outpin "iSlice__19__" YMUX ,
  inpin "iSlice__558__" BY ,
  pip CLB_X17Y6 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip CLB_X17Y8 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip INT_X17Y6 HALF_OMUX_BOT3 -> OMUX4 , 
  pip INT_X17Y6 OMUX4 -> N2BEG2 , 
  pip INT_X17Y8 N2END2 -> BYP_INT_B4 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ2" , 
  outpin "iSlice__20__" XMUX ,
  inpin "iSlice__563__" BX ,
  pip CLB_X16Y7 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X17Y6 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X16Y7 OMUX_NW10 -> BYP_INT_B0 , 
  pip INT_X17Y6 HALF_OMUX_TOP1 -> OMUX10 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ3" , 
  outpin "iSlice__20__" YMUX ,
  inpin "iSlice__563__" BY ,
  pip CLB_X16Y7 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X17Y6 YMUX_PINWIRE3 -> HALF_OMUX_TOP3_INT , 
  pip INT_X16Y7 OMUX_WN14 -> BYP_INT_B4 , 
  pip INT_X17Y6 HALF_OMUX_TOP3 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ4" , 
  outpin "iSlice__21__" XMUX ,
  inpin "iSlice__556__" BX ,
  pip CLB_X17Y7 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip CLB_X17Y8 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X17Y7 HALF_OMUX_BOT1 -> OMUX0 , 
  pip INT_X17Y7 OMUX0 -> N2BEG0 , 
  pip INT_X17Y8 N2MID0 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ5" , 
  outpin "iSlice__21__" YMUX ,
  inpin "iSlice__554__" BY ,
  pip CLB_X17Y7 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X17Y7 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip INT_X17Y7 HALF_OMUX_BOT3 -> OMUX6 , 
  pip INT_X17Y7 OMUX6 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ6" , 
  outpin "iSlice__22__" XMUX ,
  inpin "iSlice__556__" BY ,
  pip CLB_X17Y7 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip CLB_X17Y8 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X17Y7 HALF_OMUX_TOP1 -> OMUX12 , 
  pip INT_X17Y8 OMUX_N12 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ7" , 
  outpin "iSlice__22__" YMUX ,
  inpin "iSlice__555__" BX ,
  pip CLB_X17Y7 YMUX_PINWIRE3 -> HALF_OMUX_TOP3_INT , 
  pip CLB_X18Y8 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X17Y7 HALF_OMUX_TOP3 -> OMUX8 , 
  pip INT_X18Y8 OMUX_EN8 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ8" , 
  outpin "iSlice__23__" XMUX ,
  inpin "iSlice__555__" BY ,
  pip CLB_X17Y8 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip CLB_X18Y8 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X17Y8 HALF_OMUX_BOT1 -> OMUX7 , 
  pip INT_X18Y8 OMUX_E7 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ9" , 
  outpin "iSlice__23__" YMUX ,
  inpin "iSlice__554__" BX ,
  pip CLB_X17Y7 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X17Y8 YMUX_PINWIRE1 -> HALF_OMUX_BOT3_INT , 
  pip INT_X17Y7 OMUX_S0 -> BYP_INT_B2 , 
  pip INT_X17Y8 HALF_OMUX_BOT3 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ_cy<1>" , 
  outpin "iSlice__19__" COUT ,
  inpin "iSlice__20__" CIN ,
  pip CLB_X17Y6 COUT1 -> CIN3 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ_cy<3>" , 
  outpin "iSlice__20__" COUT ,
  inpin "iSlice__21__" CIN ,
  pip CLB_X17Y6 COUT3 -> COUT_N3 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ_cy<5>" , 
  outpin "iSlice__21__" COUT ,
  inpin "iSlice__22__" CIN ,
  pip CLB_X17Y7 COUT1 -> CIN3 , 
  ;
net "uart_wrapper/cmp_uart/U36/Mcount_iQ_cy<7>" , 
  outpin "iSlice__22__" COUT ,
  inpin "iSlice__23__" CIN ,
  pip CLB_X17Y7 COUT3 -> COUT_N3 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<0>" , 
  outpin "iSlice__558__" XQ ,
  inpin "iSlice__19__" F4 ,
  inpin "iSlice__67__" F4 ,
  pip CLB_X17Y12 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X17Y6 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y8 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X17Y10 N2END8 -> N2BEG8 , 
  pip INT_X17Y12 N2END8 -> IMUX_B27 , 
  pip INT_X17Y6 S2MID2 -> IMUX_B12 , 
  pip INT_X17Y7 OMUX_S4 -> S2BEG2 , 
  pip INT_X17Y8 OMUX9 -> N2BEG8 , 
  pip INT_X17Y8 SECONDARY_LOGIC_OUTS0 -> OMUX4 , 
  pip INT_X17Y8 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<1>" , 
  outpin "iSlice__558__" YQ ,
  inpin "iSlice__19__" G1 ,
  inpin "iSlice__68__" G2 ,
  pip CLB_X17Y6 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X17Y8 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y8 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X17Y6 S2MID8 -> IMUX_B7 , 
  pip INT_X17Y7 OMUX_S5 -> S2BEG8 , 
  pip INT_X17Y8 BOUNCE1 -> IMUX_B21 , 
  pip INT_X17Y8 OMUX5 -> BOUNCE1 , 
  pip INT_X17Y8 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<2>" , 
  outpin "iSlice__563__" XQ ,
  inpin "iSlice__20__" F4 ,
  inpin "iSlice__68__" G1 ,
  pip CLB_X16Y7 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X17Y6 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X17Y8 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X16Y6 OMUX_S2 -> E2BEG9 , 
  pip INT_X16Y7 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X16Y7 SECONDARY_LOGIC_OUTS0 -> OMUX8 , 
  pip INT_X17Y6 E2MID9 -> IMUX_B31 , 
  pip INT_X17Y8 OMUX_EN8 -> IMUX_B20 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<3>" , 
  outpin "iSlice__563__" YQ ,
  inpin "iSlice__20__" G4 ,
  inpin "iSlice__485__" F2 ,
  pip CLB_X16Y7 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X17Y12 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X17Y6 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X16Y7 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X17Y12 S2MID4 -> IMUX_B29 , 
  pip INT_X17Y13 N6END4 -> S2BEG4 , 
  pip INT_X17Y6 OMUX_ES7 -> IMUX_B23 , 
  pip INT_X17Y7 OMUX_E7 -> N6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<4>" , 
  outpin "iSlice__556__" XQ ,
  inpin "iSlice__21__" F4 ,
  inpin "iSlice__485__" F3 ,
  pip CLB_X17Y12 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y8 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X17Y12 E2BEG7 -> IMUX_B30 , 
  pip INT_X17Y12 N6MID7 -> E2BEG7 , 
  pip INT_X17Y7 S2MID2 -> IMUX_B12 , 
  pip INT_X17Y8 OMUX6 -> S2BEG2 , 
  pip INT_X17Y8 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  pip INT_X17Y8 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  pip INT_X17Y9 OMUX_N11 -> N6BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<5>" , 
  outpin "iSlice__554__" YQ ,
  inpin "iSlice__21__" G4 ,
  inpin "iSlice__485__" F1 ,
  pip CLB_X17Y12 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X17Y7 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X17Y11 N2END_N9 -> N2BEG1 , 
  pip INT_X17Y12 N2MID1 -> IMUX_B28 , 
  pip INT_X17Y7 OMUX2 -> IMUX_B4 , 
  pip INT_X17Y7 SECONDARY_LOGIC_OUTS6 -> OMUX15 , 
  pip INT_X17Y7 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X17Y8 OMUX_N15 -> N2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<6>" , 
  outpin "iSlice__556__" YQ ,
  inpin "iSlice__22__" F4 ,
  inpin "iSlice__485__" F4 ,
  pip CLB_X17Y12 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X17Y8 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X17Y11 N2END5 -> N2BEG7 , 
  pip INT_X17Y12 N2MID7 -> IMUX_B31 , 
  pip INT_X17Y7 E2BEG9 -> IMUX_B31 , 
  pip INT_X17Y7 OMUX_S2 -> E2BEG9 , 
  pip INT_X17Y8 SECONDARY_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X17Y8 SECONDARY_LOGIC_OUTS6 -> OMUX2 , 
  pip INT_X17Y9 OMUX_N12 -> N2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<7>" , 
  outpin "iSlice__555__" XQ ,
  inpin "iSlice__22__" G4 ,
  inpin "iSlice__68__" G3 ,
  pip CLB_X17Y7 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X17Y8 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X18Y8 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X17Y7 OMUX_SW5 -> IMUX_B23 , 
  pip INT_X17Y8 OMUX_W9 -> IMUX_B22 , 
  pip INT_X18Y8 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  pip INT_X18Y8 SECONDARY_LOGIC_OUTS2 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<8>" , 
  outpin "iSlice__555__" YQ ,
  inpin "iSlice__23__" F1 ,
  inpin "iSlice__68__" G4 ,
  pip CLB_X17Y8 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X17Y8 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X18Y8 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X17Y8 OMUX_W14 -> IMUX_B15 , 
  pip INT_X17Y8 OMUX_W14 -> IMUX_B23 , 
  pip INT_X18Y8 SECONDARY_LOGIC_OUTS6 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ<9>" , 
  outpin "iSlice__554__" XQ ,
  inpin "iSlice__23__" G4 ,
  inpin "iSlice__68__" BX ,
  pip CLB_X17Y7 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X17Y8 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X17Y8 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X17Y7 SECONDARY_LOGIC_OUTS2 -> OMUX10 , 
  pip INT_X17Y7 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  pip INT_X17Y8 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X17Y8 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X17Y8 OMUX_N10 -> IMUX_B4 , 
  pip INT_X17Y8 OMUX_N11 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_uart/U36/iQ_not0001" , 
  outpin "iSlice__480__" Y ,
  inpin "iSlice__554__" CE ,
  inpin "iSlice__555__" CE ,
  inpin "iSlice__556__" CE ,
  inpin "iSlice__558__" CE ,
  inpin "iSlice__563__" CE ,
  pip CLB_X16Y7 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X17Y7 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X17Y8 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X17Y8 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X18Y17 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X18Y8 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X16Y7 W2MID8 -> CE_B0 , 
  pip INT_X17Y11 W2MID0 -> S2BEG0 , 
  pip INT_X17Y7 S2MID8 -> CE_B2 , 
  pip INT_X17Y7 S2MID8 -> W2BEG8 , 
  pip INT_X17Y8 E2BEG8 -> CE_B2 , 
  pip INT_X17Y8 S2BEG8 -> CE_B0 , 
  pip INT_X17Y8 S2END_S0 -> E2BEG8 , 
  pip INT_X17Y8 S2END_S0 -> S2BEG8 , 
  pip INT_X18Y11 S6END1 -> W2BEG0 , 
  pip INT_X18Y17 BEST_LOGIC_OUTS4 -> S6BEG1 , 
  pip INT_X18Y8 E2MID8 -> CE_B2 , 
  ;
net "uart_wrapper/cmp_uart/U36/iTC" , 
  outpin "iSlice__575__" YQ ,
  inpin "iSlice__234__" F3 ,
  inpin "iSlice__290__" G4 ,
  inpin "iSlice__331__" G4 ,
  pip CLB_BUFFER_X15Y31 CLB_BUFFER_W6MID9 -> CLB_BUFFER_IW6MID9 , 
  pip CLB_X12Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X18Y31 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X19Y32 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X22Y32 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X12Y28 S2MID8 -> IMUX_B19 , 
  pip INT_X12Y29 S2END_S0 -> S2BEG8 , 
  pip INT_X12Y32 W6END_N9 -> S2BEG0 , 
  pip INT_X18Y31 OMUX_SW5 -> W6BEG9 , 
  pip INT_X18Y31 OMUX_WS1 -> IMUX_B30 , 
  pip INT_X19Y32 SECONDARY_LOGIC_OUTS7 -> OMUX1 , 
  pip INT_X19Y32 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X19Y32 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X20Y32 OMUX_E2 -> E2BEG0 , 
  pip INT_X22Y32 E2END0 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart/U36/iTC_mux0005" , 
  outpin "iSlice__67__" XMUX ,
  inpin "iSlice__575__" BY ,
  pip CLB_X17Y12 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X19Y32 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X17Y12 HALF_OMUX_TOP0 -> OMUX12 , 
  pip INT_X18Y13 OMUX_NE12 -> N6BEG5 , 
  pip INT_X18Y19 N6END5 -> N6BEG7 , 
  pip INT_X18Y25 N6END7 -> N6BEG7 , 
  pip INT_X18Y31 N6END7 -> N2BEG7 , 
  pip INT_X18Y32 N2MID7 -> E2BEG7 , 
  pip INT_X19Y32 E2MID7 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_uart/U36/iTC_mux000521" , 
  outpin "iSlice__485__" X ,
  inpin "iSlice__67__" F1 ,
  pip CLB_X17Y12 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X17Y12 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X17Y12 BEST_LOGIC_OUTS3 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/U36/iTC_mux000547" , 
  outpin "iSlice__68__" XMUX ,
  inpin "iSlice__67__" BX ,
  pip CLB_X17Y12 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X17Y8 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X17Y11 N2END0 -> N2BEG0 , 
  pip INT_X17Y12 N2MID0 -> BYP_INT_B2 , 
  pip INT_X17Y8 HALF_OMUX_TOP1 -> OMUX13 , 
  pip INT_X17Y9 OMUX_N13 -> N2BEG0 , 
  ;
net "uart_wrapper/cmp_uart/U36a/iQ" , 
  outpin "iSlice__234__" XQ ,
  inpin "iSlice__290__" G1 ,
  inpin "iSlice__331__" G2 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_W6MID0 -> CLB_BUFFER_IW6MID0 , 
  pip CLB_X12Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X18Y31 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X22Y32 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X12Y28 S2END1 -> IMUX_B16 , 
  pip INT_X12Y30 W6END0 -> S2BEG1 , 
  pip INT_X18Y30 OMUX_S0 -> W6BEG0 , 
  pip INT_X18Y31 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X18Y31 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X19Y32 OMUX_NE12 -> E2BEG5 , 
  pip INT_X21Y32 E2END5 -> E2BEG5 , 
  pip INT_X22Y32 E2MID5 -> IMUX_B6 , 
  ;
net "uart_wrapper/cmp_uart/U36a/irQ0" , 
  outpin "iSlice__571__" YQ ,
  inpin "iSlice__575__" BX ,
  pip CLB_X19Y32 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X19Y33 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X19Y32 OMUX_S5 -> BYP_INT_B7 , 
  pip INT_X19Y33 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/U36a/jkR" , 
  outpin "iSlice__290__" YQ ,
  inpin "iSlice__571__" BY ,
  pip CLB_X12Y28 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X19Y33 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X13Y28 OMUX_E13 -> LH24 , 
  pip INT_X19Y28 LH18 -> N6BEG7 , 
  pip INT_X19Y33 S2MID7 -> BYP_INT_B1 , 
  pip INT_X19Y34 N6END7 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/U36a/jkR_not0001" , 
  outpin "iSlice__331__" Y ,
  inpin "iSlice__290__" CE ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_W2MID4 -> CLB_BUFFER_IW2MID4 , 
  pip CLB_X12Y28 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X22Y32 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X12Y28 S2END8 -> CE_B2 , 
  pip INT_X12Y30 S2END8 -> S2BEG8 , 
  pip INT_X12Y32 W2END6 -> S2BEG8 , 
  pip INT_X14Y32 W2END4 -> W2BEG6 , 
  pip INT_X16Y32 W6END4 -> W2BEG4 , 
  pip INT_X22Y32 BEST_LOGIC_OUTS5 -> W6BEG4 , 
  ;
net "uart_wrapper/cmp_uart/U36a/rQ0" , 
  outpin "iSlice__575__" XQ ,
  inpin "iSlice__288__" G4 ,
  inpin "iSlice__395__" G4 ,
  inpin "iSlice__571__" BX ,
  pip CLB_X16Y33 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X19Y32 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X19Y33 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X23Y32 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X16Y33 W2END0 -> IMUX_B4 , 
  pip INT_X18Y33 OMUX_NW10 -> W2BEG0 , 
  pip INT_X19Y32 OMUX15 -> E2BEG9 , 
  pip INT_X19Y32 SECONDARY_LOGIC_OUTS3 -> OMUX10 , 
  pip INT_X19Y32 SECONDARY_LOGIC_OUTS3 -> OMUX15 , 
  pip INT_X19Y33 OMUX_N15 -> BYP_INT_B5 , 
  pip INT_X21Y32 E2END9 -> E2BEG9 , 
  pip INT_X23Y32 E2END9 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/U36a/rQ1" , 
  outpin "iSlice__571__" XQ ,
  inpin "iSlice__288__" G3 ,
  inpin "iSlice__331__" G1 ,
  inpin "iSlice__395__" G2 ,
  pip CLB_X16Y33 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X19Y33 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X22Y32 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X23Y32 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X16Y33 W2END6 -> IMUX_B6 , 
  pip INT_X18Y33 OMUX_W9 -> W2BEG6 , 
  pip INT_X19Y33 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X19Y33 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  pip INT_X20Y32 OMUX_ES7 -> E2BEG5 , 
  pip INT_X22Y32 BYP_BOUNCE3 -> IMUX_B7 , 
  pip INT_X22Y32 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X22Y32 E2END5 -> BYP_INT_B3 , 
  pip INT_X22Y32 E2END5 -> E2BEG5 , 
  pip INT_X23Y32 E2MID5 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/U4/iQ" , 
  outpin "iSlice__191__" XQ ,
  inpin "iSlice__191__" F1 ,
  inpin "iSlice__35__" F1 ,
  inpin "iSlice__396__" G4 ,
  pip CLB_X11Y39 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X11Y39 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X11Y42 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X12Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X11Y39 OMUX13 -> IMUX_B15 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X11Y40 OMUX_N15 -> N2BEG9 , 
  pip INT_X11Y42 N2END9 -> IMUX_B15 , 
  pip INT_X12Y39 OMUX_E13 -> N2BEG8 , 
  pip INT_X12Y41 N2END8 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/U6/iQ" , 
  outpin "iSlice__291__" YQ ,
  inpin "iSlice__291__" G2 ,
  inpin "iSlice__37__" F1 ,
  inpin "iSlice__396__" G3 ,
  pip CLB_X12Y28 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X12Y28 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X12Y41 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y41 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X11Y29 OMUX_NW10 -> N6BEG4 , 
  pip INT_X11Y35 N6END4 -> N6BEG6 , 
  pip INT_X11Y41 N6END6 -> E2BEG6 , 
  pip INT_X11Y41 N6END6 -> W2BEG6 , 
  pip INT_X12Y28 OMUX9 -> IMUX_B6 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X12Y41 E2MID6 -> IMUX_B22 , 
  pip INT_X9Y41 W2BEG8 -> IMUX_B11 , 
  pip INT_X9Y41 W2END6 -> W2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/U7/Q0" , 
  outpin "iSlice__585__" XQ ,
  inpin "iSlice__191__" F4 ,
  inpin "iSlice__191__" G1 ,
  inpin "iSlice__291__" G1 ,
  inpin "iSlice__292__" G1 ,
  inpin "iSlice__341__" F2 ,
  inpin "iSlice__341__" G2 ,
  inpin "iSlice__586__" BY ,
  pip CLB_X11Y37 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y37 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X11Y39 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y39 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X11Y39 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X12Y28 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X12Y30 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X12Y31 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X11Y26 S6END_S0 -> E2BEG9 , 
  pip INT_X11Y30 S6MID0 -> E2BEG0 , 
  pip INT_X11Y33 S6END2 -> E2BEG1 , 
  pip INT_X11Y33 S6END2 -> S6BEG0 , 
  pip INT_X11Y37 S2END3 -> IMUX_B21 , 
  pip INT_X11Y37 S2END3 -> IMUX_B29 , 
  pip INT_X11Y39 BOUNCE3 -> IMUX_B7 , 
  pip INT_X11Y39 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X11Y39 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X11Y39 OMUX6 -> BOUNCE3 , 
  pip INT_X11Y39 OMUX6 -> BYP_INT_B4 , 
  pip INT_X11Y39 OMUX6 -> S2BEG3 , 
  pip INT_X11Y39 OMUX6 -> S6BEG2 , 
  pip INT_X11Y39 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  pip INT_X12Y26 E2MID9 -> N2BEG9 , 
  pip INT_X12Y28 N2END9 -> IMUX_B7 , 
  pip INT_X12Y30 BYP_BOUNCE2 -> BYP_INT_B4 , 
  pip INT_X12Y30 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X12Y30 E2MID0 -> BYP_INT_B2 , 
  pip INT_X12Y31 S2END1 -> IMUX_B16 , 
  pip INT_X12Y33 E2MID1 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/U7/Q1" , 
  outpin "iSlice__586__" YQ ,
  inpin "iSlice__191__" F3 ,
  inpin "iSlice__191__" G3 ,
  inpin "iSlice__291__" G3 ,
  inpin "iSlice__292__" G4 ,
  inpin "iSlice__341__" F1 ,
  inpin "iSlice__341__" G1 ,
  pip CLB_X11Y37 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X11Y37 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X11Y39 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y39 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X12Y30 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X12Y31 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X11Y37 W2MID1 -> IMUX_B20 , 
  pip INT_X11Y37 W2MID1 -> IMUX_B28 , 
  pip INT_X11Y39 W2MID2 -> IMUX_B13 , 
  pip INT_X11Y39 W2MID2 -> IMUX_B5 , 
  pip INT_X12Y28 S2END3 -> IMUX_B5 , 
  pip INT_X12Y30 OMUX6 -> S2BEG3 , 
  pip INT_X12Y30 SECONDARY_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X12Y30 SECONDARY_LOGIC_OUTS4 -> OMUX15 , 
  pip INT_X12Y30 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X12Y31 OMUX_N10 -> N6BEG1 , 
  pip INT_X12Y31 OMUX_N15 -> IMUX_B19 , 
  pip INT_X12Y37 N6END1 -> N2BEG1 , 
  pip INT_X12Y37 N6END1 -> W2BEG1 , 
  pip INT_X12Y39 N2END1 -> W2BEG2 , 
  ;
net "uart_wrapper/cmp_uart/U8/iQ" , 
  outpin "iSlice__292__" YQ ,
  inpin "iSlice__292__" G3 ,
  inpin "iSlice__396__" G2 ,
  inpin "iSlice__39__" F3 ,
  pip CLB_X12Y31 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X12Y31 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X12Y41 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y41 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X11Y32 OMUX_NW10 -> N6BEG4 , 
  pip INT_X11Y38 N6END4 -> N6BEG4 , 
  pip INT_X11Y41 N6MID4 -> E2BEG4 , 
  pip INT_X11Y41 N6MID4 -> W2BEG4 , 
  pip INT_X12Y31 OMUX9 -> IMUX_B18 , 
  pip INT_X12Y31 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  pip INT_X12Y31 SECONDARY_LOGIC_OUTS6 -> OMUX9 , 
  pip INT_X12Y41 E2MID4 -> IMUX_B21 , 
  pip INT_X9Y41 W2END4 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_uart/U8/iQ_not0001" , 
  outpin "iSlice__341__" X ,
  inpin "iSlice__292__" CE ,
  pip CLB_X11Y37 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X12Y31 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X11Y37 BEST_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X12Y31 BOUNCE2 -> CE_B2 , 
  pip INT_X12Y31 E2BEG4 -> BOUNCE2 , 
  pip INT_X12Y31 S6END5 -> E2BEG4 , 
  pip INT_X12Y37 OMUX_E8 -> S6BEG5 , 
  ;
net "uart_wrapper/cmp_uart/WR_B<2>" , 
  outpin "iSlice__393__" X ,
  inpin "iSlice__280__" G2 ,
  inpin "iSlice__281__" G1 ,
  inpin "iSlice__394__" G2 ,
  inpin "iSlice__395__" F1 ,
  inpin "iSlice__581__" CE ,
  inpin "iSlice__688__" CE ,
  pip CLB_BUFFER_X15Y34 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2MID5 -> CLB_BUFFER_E2MID5 , 
  pip CLB_X12Y39 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X14Y39 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X14Y42 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X16Y33 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X16Y44 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y38 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X10Y38 W2END8 -> W2BEG8 , 
  pip INT_X12Y38 W2END8 -> W2BEG8 , 
  pip INT_X12Y39 W2END8 -> CE_B0 , 
  pip INT_X14Y34 S6END_S0 -> E2BEG9 , 
  pip INT_X14Y38 S2END_S0 -> W2BEG8 , 
  pip INT_X14Y39 S2END0 -> IMUX_B20 , 
  pip INT_X14Y39 S2END_S0 -> W2BEG8 , 
  pip INT_X14Y41 OMUX_S0 -> S2BEG0 , 
  pip INT_X14Y41 OMUX_S0 -> S6BEG0 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS2 -> N2BEG4 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS2 -> OMUX0 , 
  pip INT_X14Y42 OMUX0 -> S2BEG0 , 
  pip INT_X14Y44 N2END4 -> E2BEG5 , 
  pip INT_X16Y33 S2MID8 -> IMUX_B15 , 
  pip INT_X16Y34 E2END9 -> S2BEG8 , 
  pip INT_X16Y44 E2END5 -> IMUX_B2 , 
  pip INT_X16Y44 E2END5 -> IMUX_B6 , 
  pip INT_X9Y38 W2MID8 -> CE_B2 , 
  ;
net "uart_wrapper/cmp_uart/WR_B<3>" , 
  outpin "iSlice__400__" Y ,
  inpin "iSlice__574__" CE ,
  inpin "iSlice__576__" CE ,
  inpin "iSlice__577__" CE ,
  inpin "iSlice__578__" CE ,
  pip CLB_X12Y34 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X12Y38 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X12Y39 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X13Y45 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip CLB_X14Y33 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X12Y32 S6END9 -> N2BEG9 , 
  pip INT_X12Y33 N2MID9 -> E2BEG9 , 
  pip INT_X12Y34 N2END9 -> CE_B1 , 
  pip INT_X12Y34 N2END9 -> N2BEG9 , 
  pip INT_X12Y36 N2END9 -> N2BEG9 , 
  pip INT_X12Y38 N2END9 -> CE_B3 , 
  pip INT_X12Y38 S6END9 -> N2BEG9 , 
  pip INT_X12Y38 S6END9 -> S6BEG9 , 
  pip INT_X12Y39 N2MID9 -> CE_B1 , 
  pip INT_X12Y44 OMUX_SW5 -> S6BEG9 , 
  pip INT_X13Y45 BEST_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X14Y33 E2END9 -> CE_B1 , 
  ;
net "uart_wrapper/cmp_uart/WR_B<4>" , 
  outpin "iSlice__335__" X ,
  inpin "iSlice__572__" CE ,
  inpin "iSlice__573__" CE ,
  inpin "iSlice__687__" CE ,
  pip CLB_X11Y41 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X14Y42 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X8Y40 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X8Y41 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X11Y41 W2END9 -> CE_B3 , 
  pip INT_X13Y41 OMUX_SW5 -> W2BEG9 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS1 -> W6BEG7 , 
  pip INT_X8Y40 S2BEG8 -> CE_B3 , 
  pip INT_X8Y40 S2END8 -> S2BEG8 , 
  pip INT_X8Y41 S2MID8 -> CE_B2 , 
  pip INT_X8Y42 W6END7 -> S2BEG8 , 
  ;
net "uart_wrapper/cmp_uart/WR_B<7>" , 
  outpin "iSlice__401__" X ,
  inpin "iSlice__579__" CE ,
  inpin "iSlice__580__" CE ,
  inpin "iSlice__582__" CE ,
  inpin "iSlice__587__" CE ,
  pip CLB_X11Y41 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X11Y46 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X14Y41 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X8Y34 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X8Y39 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X11Y39 S2END9 -> W2BEG7 , 
  pip INT_X11Y40 S6END5 -> W6BEG3 , 
  pip INT_X11Y41 S2END9 -> CE_B1 , 
  pip INT_X11Y41 S2END9 -> S2BEG9 , 
  pip INT_X11Y43 S2END_S1 -> S2BEG9 , 
  pip INT_X11Y46 BEST_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X11Y46 BEST_LOGIC_OUTS1 -> S6BEG5 , 
  pip INT_X11Y46 OMUX2 -> S2BEG1 , 
  pip INT_X12Y41 S2END_S1 -> E2BEG9 , 
  pip INT_X12Y44 S2END1 -> S2BEG1 , 
  pip INT_X12Y46 OMUX_E2 -> S2BEG1 , 
  pip INT_X14Y41 E2END9 -> CE_B1 , 
  pip INT_X8Y34 S2MID9 -> CE_B3 , 
  pip INT_X8Y35 S2END_S1 -> S2BEG9 , 
  pip INT_X8Y38 S2END3 -> S2BEG1 , 
  pip INT_X8Y39 W2MID9 -> CE_B1 , 
  pip INT_X8Y40 W6MID3 -> S2BEG3 , 
  pip INT_X9Y39 W2END7 -> W2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/WR_IER" , 
  outpin "iSlice__403__" X ,
  inpin "iSlice__583__" CE ,
  inpin "iSlice__584__" CE ,
  pip CLB_X11Y28 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X13Y41 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X13Y42 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X11Y28 BEST_LOGIC_OUTS2 -> N6BEG4 , 
  pip INT_X11Y34 N6END4 -> N6BEG4 , 
  pip INT_X11Y40 N6END4 -> N2BEG4 , 
  pip INT_X11Y42 N2END4 -> E2BEG5 , 
  pip INT_X13Y41 BOUNCE2 -> CE_B0 , 
  pip INT_X13Y41 E2BEG4 -> BOUNCE2 , 
  pip INT_X13Y41 S2MID4 -> E2BEG4 , 
  pip INT_X13Y42 BOUNCE3 -> CE_B2 , 
  pip INT_X13Y42 E2END5 -> S2BEG4 , 
  pip INT_X13Y42 S2BEG4 -> BOUNCE3 , 
  ;
net "uart_wrapper/cmp_uart/a_full" , 
  outpin "iSlice__389__" Y ,
  inpin "iSlice__312__" F2 ,
  inpin "iSlice__379__" F1 ,
  pip CLB_X8Y44 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y45 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X9Y45 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X8Y44 OMUX_SW5 -> IMUX_B11 , 
  pip INT_X9Y45 BEST_LOGIC_OUTS5 -> IMUX_B25 , 
  pip INT_X9Y45 BEST_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/cITR1" , 
  outpin "iSlice__426__" X ,
  inpin "iSlice__284__" G1 ,
  inpin "iSlice__430__" F4 ,
  pip CLB_X14Y28 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X14Y33 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y37 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X14Y28 BEST_LOGIC_OUTS0 -> N6BEG9 , 
  pip INT_X14Y33 S2MID9 -> IMUX_B31 , 
  pip INT_X14Y34 N6END9 -> N6BEG9 , 
  pip INT_X14Y34 N6END9 -> S2BEG9 , 
  pip INT_X14Y37 E2BEG9 -> IMUX_B7 , 
  pip INT_X14Y37 N6MID9 -> E2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/iIIR_0_mux000012" , 
  outpin "iSlice__396__" Y ,
  inpin "iSlice__392__" G3 ,
  pip CLB_X12Y41 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X14Y42 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X12Y41 BEST_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X13Y42 OMUX_NE12 -> E2BEG5 , 
  pip INT_X14Y42 E2MID5 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/iIIR_0_mux000024" , 
  outpin "iSlice__396__" X ,
  inpin "iSlice__392__" G2 ,
  pip CLB_X12Y41 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X14Y42 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X12Y41 BEST_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X13Y42 OMUX_EN8 -> E2BEG3 , 
  pip INT_X14Y42 E2MID3 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/iIIR_0_mux000034" , 
  outpin "iSlice__392__" Y ,
  inpin "iSlice__232__" G3 ,
  pip CLB_X14Y42 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X9Y43 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X11Y43 W2END3 -> W2BEG5 , 
  pip INT_X13Y43 OMUX_NW10 -> W2BEG3 , 
  pip INT_X14Y42 BEST_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X9Y43 W2END5 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/isRX" , 
  outpin "iSlice__273__" Y ,
  inpin "iSlice__225__" F4 ,
  pip CLB_X22Y54 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X23Y40 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X22Y54 W2MID7 -> IMUX_B27 , 
  pip INT_X23Y40 BEST_LOGIC_OUTS5 -> N6BEG4 , 
  pip INT_X23Y46 N6END4 -> N6BEG6 , 
  pip INT_X23Y52 N6END6 -> N2BEG6 , 
  pip INT_X23Y54 N2END6 -> W2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/num_bits<1>" , 
  outpin "iSlice__425__" X ,
  inpin "iSlice__206__" F1 ,
  inpin "iSlice__228__" F1 ,
  pip CLB_X13Y19 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y20 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X14Y24 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X13Y19 OMUX_SW5 -> IMUX_B15 , 
  pip INT_X14Y20 BEST_LOGIC_OUTS3 -> N2BEG0 , 
  pip INT_X14Y20 BEST_LOGIC_OUTS3 -> OMUX5 , 
  pip INT_X14Y22 N2END0 -> N2BEG0 , 
  pip INT_X14Y24 N2END0 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/num_bits<2>" , 
  outpin "iSlice__425__" Y ,
  inpin "iSlice__208__" G2 ,
  inpin "iSlice__229__" G2 ,
  pip CLB_X14Y19 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y20 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X14Y23 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X14Y19 OMUX_S3 -> IMUX_B6 , 
  pip INT_X14Y20 BEST_LOGIC_OUTS7 -> N2BEG6 , 
  pip INT_X14Y20 BEST_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X14Y22 N2END6 -> N2BEG6 , 
  pip INT_X14Y23 N2MID6 -> IMUX_B2 , 
  ;
net "uart_wrapper/cmp_uart/num_bits<3>" , 
  outpin "iSlice__423__" X ,
  inpin "iSlice__208__" F4 ,
  inpin "iSlice__229__" F2 ,
  pip CLB_X13Y30 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip CLB_X14Y19 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y23 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X13Y21 S2END_S1 -> E2BEG9 , 
  pip INT_X13Y23 S2MID1 -> E2BEG1 , 
  pip INT_X13Y24 S6END1 -> S2BEG1 , 
  pip INT_X13Y30 BEST_LOGIC_OUTS2 -> S6BEG1 , 
  pip INT_X14Y19 BYP_BOUNCE5 -> IMUX_B14 , 
  pip INT_X14Y19 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y19 S2END9 -> BYP_INT_B5 , 
  pip INT_X14Y21 E2MID9 -> S2BEG9 , 
  pip INT_X14Y23 E2MID1 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart/q_full" , 
  outpin "iSlice__387__" X ,
  inpin "iSlice__92__" BX ,
  inpin "iSlice__93__" G1 ,
  inpin "iSlice__95__" BX ,
  inpin "iSlice__96__" BX ,
  inpin "iSlice__97__" BX ,
  pip CLB_X8Y44 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X8Y45 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X8Y45 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X8Y45 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X8Y45 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X9Y44 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X8Y44 OMUX_S5 -> BYP_INT_B5 , 
  pip INT_X8Y45 BEST_LOGIC_OUTS0 -> BYP_INT_B5 , 
  pip INT_X8Y45 BEST_LOGIC_OUTS0 -> BYP_INT_B7 , 
  pip INT_X8Y45 BEST_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X8Y45 BEST_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X8Y45 BEST_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X8Y45 OMUX2 -> BYP_INT_B2 , 
  pip INT_X9Y44 OMUX_ES7 -> IMUX_B7 , 
  ;
net "uart_wrapper/cmp_uart/u12/Q<0>" , 
  outpin "iSlice__190__" XQ ,
  inpin "iSlice__51__" F4 ,
  pip CLB_X8Y34 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y34 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X8Y34 OMUX_W1 -> IMUX_B8 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  ;
net "uart_wrapper/cmp_uart/u12/Q<1>" , 
  outpin "iSlice__233__" YQ ,
  inpin "iSlice__43__" F4 ,
  pip CLB_X8Y37 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X8Y39 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X8Y37 S2MID2 -> IMUX_B8 , 
  pip INT_X8Y38 OMUX_S4 -> S2BEG2 , 
  pip INT_X8Y39 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/u12/Q<2>" , 
  outpin "iSlice__233__" XQ ,
  inpin "iSlice__45__" F3 ,
  pip CLB_X7Y33 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y39 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X7Y32 S6END4 -> N2BEG4 , 
  pip INT_X7Y33 N2MID4 -> IMUX_B13 , 
  pip INT_X7Y38 OMUX_WS1 -> S6BEG4 , 
  pip INT_X8Y39 SECONDARY_LOGIC_OUTS2 -> OMUX1 , 
  ;
net "uart_wrapper/cmp_uart/u12/Q<3>" , 
  outpin "iSlice__296__" YQ ,
  inpin "iSlice__47__" F4 ,
  pip CLB_X19Y35 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X8Y35 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X12Y35 LH6 -> W6BEG1 , 
  pip INT_X18Y35 OMUX_W1 -> LH0 , 
  pip INT_X19Y35 SECONDARY_LOGIC_OUTS7 -> OMUX1 , 
  pip INT_X6Y35 W6END1 -> E2BEG1 , 
  pip INT_X8Y35 E2END1 -> IMUX_B12 , 
  ;
net "uart_wrapper/cmp_uart/u20/Q<0>" , 
  outpin "iSlice__583__" YQ ,
  inpin "iSlice__350__" G1 ,
  inpin "iSlice__394__" F3 ,
  inpin "iSlice__87__" BX ,
  inpin "iSlice__93__" F4 ,
  inpin "iSlice__93__" G4 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_X13Y41 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X14Y26 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X17Y49 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y44 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y44 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X10Y44 W2END_N8 -> W2BEG0 , 
  pip INT_X12Y41 OMUX_W9 -> N2BEG7 , 
  pip INT_X12Y43 N2END7 -> W2BEG8 , 
  pip INT_X13Y41 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X13Y41 SECONDARY_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X13Y41 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  pip INT_X14Y26 S2END9 -> IMUX_B3 , 
  pip INT_X14Y28 S6END9 -> S2BEG9 , 
  pip INT_X14Y34 S6END9 -> S6BEG9 , 
  pip INT_X14Y40 OMUX_ES7 -> S6BEG9 , 
  pip INT_X14Y42 OMUX_EN8 -> N2BEG0 , 
  pip INT_X14Y44 N2END0 -> E2BEG1 , 
  pip INT_X16Y43 E2END_S1 -> E2BEG9 , 
  pip INT_X16Y44 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X16Y44 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X16Y44 E2END1 -> BYP_INT_B2 , 
  pip INT_X17Y43 E2MID9 -> N2BEG9 , 
  pip INT_X17Y45 N2END9 -> N2BEG9 , 
  pip INT_X17Y47 N2END9 -> N2BEG9 , 
  pip INT_X17Y49 N2END9 -> BYP_INT_B7 , 
  pip INT_X9Y44 W2MID0 -> IMUX_B12 , 
  pip INT_X9Y44 W2MID0 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart/u20/Q<1>" , 
  outpin "iSlice__583__" XQ ,
  inpin "iSlice__236__" G2 ,
  inpin "iSlice__84__" BX ,
  pip CLB_X13Y41 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X13Y47 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X14Y38 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X13Y41 SECONDARY_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X13Y41 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X13Y42 OMUX_N15 -> N2BEG9 , 
  pip INT_X13Y45 N2END_N9 -> N2BEG1 , 
  pip INT_X13Y47 N2END1 -> BYP_INT_B2 , 
  pip INT_X14Y38 S2END4 -> IMUX_B17 , 
  pip INT_X14Y40 OMUX_SE3 -> S2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/u20/Q<2>" , 
  outpin "iSlice__584__" YQ ,
  inpin "iSlice__70__" BX ,
  inpin "iSlice__85__" BX ,
  pip CLB_X12Y52 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X13Y41 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X13Y42 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X12Y43 OMUX_NW10 -> N6BEG4 , 
  pip INT_X12Y49 N6END4 -> N2BEG4 , 
  pip INT_X12Y51 N2END4 -> N2BEG6 , 
  pip INT_X12Y52 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X12Y52 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X12Y52 N2MID6 -> BYP_INT_B3 , 
  pip INT_X13Y41 OMUX_S0 -> BYP_INT_B2 , 
  pip INT_X13Y42 SECONDARY_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X13Y42 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  ;
net "uart_wrapper/cmp_uart/u20/Q<3>" , 
  outpin "iSlice__584__" XQ ,
  inpin "iSlice__392__" G4 ,
  inpin "iSlice__86__" BX ,
  pip CLB_X13Y42 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X14Y42 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y52 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X13Y42 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X14Y42 OMUX_E13 -> IMUX_B23 , 
  pip INT_X14Y42 OMUX_E13 -> N6BEG8 , 
  pip INT_X14Y48 N6END8 -> N2BEG8 , 
  pip INT_X14Y50 N2END8 -> N2BEG8 , 
  pip INT_X14Y52 N2END8 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_uart/u21/Q<3>" , 
  outpin "iSlice__581__" YQ ,
  inpin "iSlice__275__" G1 ,
  inpin "iSlice__344__" G3 ,
  inpin "iSlice__389__" F3 ,
  inpin "iSlice__59__" BX ,
  inpin "iSlice__92__" F4 ,
  inpin "iSlice__92__" G1 ,
  inpin "iSlice__95__" F2 ,
  inpin "iSlice__95__" G1 ,
  inpin "iSlice__96__" F3 ,
  inpin "iSlice__96__" G3 ,
  inpin "iSlice__97__" F2 ,
  inpin "iSlice__97__" G2 ,
  pip CLB_X12Y34 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y35 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X8Y42 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X8Y44 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y44 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y38 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X9Y45 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X10Y37 OMUX_ES7 -> E2BEG5 , 
  pip INT_X12Y34 BYP_BOUNCE4 -> IMUX_B20 , 
  pip INT_X12Y34 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y34 S2MID4 -> BYP_INT_B4 , 
  pip INT_X12Y35 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X12Y35 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X12Y35 S2END4 -> BYP_INT_B6 , 
  pip INT_X12Y35 S2END4 -> S2BEG4 , 
  pip INT_X12Y37 E2END5 -> S2BEG4 , 
  pip INT_X8Y39 OMUX_WN14 -> N6BEG3 , 
  pip INT_X8Y42 E2BEG3 -> IMUX_B5 , 
  pip INT_X8Y42 N6MID3 -> E2BEG3 , 
  pip INT_X8Y44 S2MID3 -> IMUX_B13 , 
  pip INT_X8Y44 S2MID3 -> IMUX_B5 , 
  pip INT_X8Y45 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X8Y45 BYP_BOUNCE4 -> IMUX_B20 , 
  pip INT_X8Y45 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X8Y45 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X8Y45 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X8Y45 E2BEG3 -> BYP_INT_B4 , 
  pip INT_X8Y45 E2BEG3 -> BYP_INT_B6 , 
  pip INT_X8Y45 E2BEG3 -> IMUX_B17 , 
  pip INT_X8Y45 E2BEG3 -> IMUX_B25 , 
  pip INT_X8Y45 E2BEG3 -> IMUX_B29 , 
  pip INT_X8Y45 N6END3 -> E2BEG3 , 
  pip INT_X8Y45 N6END3 -> S2BEG3 , 
  pip INT_X9Y38 SECONDARY_LOGIC_OUTS6 -> OMUX14 , 
  pip INT_X9Y38 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X9Y45 E2MID3 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_uart/u21/Q<6>" , 
  outpin "iSlice__581__" XQ ,
  inpin "iSlice__344__" G2 ,
  inpin "iSlice__381__" G1 ,
  inpin "iSlice__384__" F2 ,
  inpin "iSlice__389__" F2 ,
  inpin "iSlice__92__" F2 ,
  inpin "iSlice__92__" G2 ,
  inpin "iSlice__93__" G2 ,
  inpin "iSlice__95__" F3 ,
  inpin "iSlice__95__" G3 ,
  inpin "iSlice__96__" F2 ,
  inpin "iSlice__97__" F3 ,
  pip CLB_X8Y42 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X8Y44 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y31 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y38 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X9Y44 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y44 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y45 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X10Y31 S6END4 -> W2BEG3 , 
  pip INT_X10Y37 OMUX_SE3 -> S6BEG4 , 
  pip INT_X8Y42 BYP_BOUNCE0 -> IMUX_B6 , 
  pip INT_X8Y42 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X8Y42 W2MID1 -> BYP_INT_B0 , 
  pip INT_X8Y44 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X8Y44 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X8Y44 W2MID1 -> BYP_INT_B0 , 
  pip INT_X8Y45 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X8Y45 BYP_BOUNCE0 -> IMUX_B22 , 
  pip INT_X8Y45 BYP_BOUNCE0 -> IMUX_B26 , 
  pip INT_X8Y45 BYP_BOUNCE0 -> IMUX_B30 , 
  pip INT_X8Y45 BYP_BOUNCE0 -> IMUX_B6 , 
  pip INT_X8Y45 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X8Y45 W2MID1 -> BYP_INT_B0 , 
  pip INT_X9Y31 W2MID3 -> IMUX_B29 , 
  pip INT_X9Y38 SECONDARY_LOGIC_OUTS2 -> OMUX10 , 
  pip INT_X9Y38 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X9Y39 OMUX_N10 -> N6BEG1 , 
  pip INT_X9Y42 N6MID1 -> W2BEG1 , 
  pip INT_X9Y44 BYP_BOUNCE0 -> IMUX_B6 , 
  pip INT_X9Y44 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y44 S2MID1 -> BYP_INT_B0 , 
  pip INT_X9Y44 S2MID1 -> IMUX_B16 , 
  pip INT_X9Y44 S2MID1 -> W2BEG1 , 
  pip INT_X9Y45 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X9Y45 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y45 N2BEG1 -> BYP_INT_B0 , 
  pip INT_X9Y45 N6END1 -> N2BEG1 , 
  pip INT_X9Y45 N6END1 -> S2BEG1 , 
  pip INT_X9Y45 N6END1 -> W2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/u21/Q<7>" , 
  outpin "iSlice__688__" XQ ,
  inpin "iSlice__344__" G4 ,
  inpin "iSlice__384__" F3 ,
  inpin "iSlice__389__" F4 ,
  inpin "iSlice__92__" G4 ,
  inpin "iSlice__93__" BX ,
  inpin "iSlice__95__" G2 ,
  inpin "iSlice__96__" F1 ,
  inpin "iSlice__97__" F1 ,
  pip CLB_X12Y39 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X8Y42 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X8Y44 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X8Y45 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y45 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X8Y45 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y31 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y44 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X9Y45 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X11Y31 S2MID6 -> W2BEG6 , 
  pip INT_X11Y32 S6END6 -> S2BEG6 , 
  pip INT_X11Y38 OMUX_SW5 -> S6BEG6 , 
  pip INT_X11Y40 OMUX_NW10 -> N6BEG1 , 
  pip INT_X11Y43 N6MID1 -> W2BEG1 , 
  pip INT_X11Y46 N6END1 -> W6BEG2 , 
  pip INT_X12Y39 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X12Y39 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X8Y42 S2END0 -> IMUX_B4 , 
  pip INT_X8Y44 BOUNCE3 -> IMUX_B15 , 
  pip INT_X8Y44 S2END2 -> S2BEG0 , 
  pip INT_X8Y44 S2MID4 -> W2BEG4 , 
  pip INT_X8Y44 W2BEG4 -> BOUNCE3 , 
  pip INT_X8Y45 S2MID2 -> E2BEG2 , 
  pip INT_X8Y45 S2MID2 -> IMUX_B24 , 
  pip INT_X8Y45 S2MID2 -> IMUX_B4 , 
  pip INT_X8Y45 W2MID4 -> IMUX_B21 , 
  pip INT_X8Y45 W2MID4 -> S2BEG4 , 
  pip INT_X8Y46 W6MID2 -> S2BEG2 , 
  pip INT_X9Y31 W2END6 -> IMUX_B30 , 
  pip INT_X9Y43 W2END1 -> N2BEG3 , 
  pip INT_X9Y44 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X9Y44 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X9Y44 N2MID3 -> BYP_INT_B6 , 
  pip INT_X9Y45 E2MID2 -> IMUX_B12 , 
  pip INT_X9Y45 N2END3 -> W2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<0>" , 
  outpin "iSlice__574__" XQ ,
  inpin "iSlice__206__" G2 ,
  inpin "iSlice__228__" G2 ,
  inpin "iSlice__22__" F2 ,
  inpin "iSlice__22__" G2 ,
  inpin "iSlice__23__" F3 ,
  inpin "iSlice__23__" G3 ,
  inpin "iSlice__275__" F4 ,
  inpin "iSlice__326__" F4 ,
  inpin "iSlice__329__" G3 ,
  inpin "iSlice__34__" F2 ,
  inpin "iSlice__423__" F4 ,
  inpin "iSlice__425__" F2 ,
  inpin "iSlice__425__" G2 ,
  inpin "iSlice__52__" F3 ,
  inpin "iSlice__52__" G3 ,
  inpin "iSlice__77__" F1 ,
  inpin "iSlice__77__" G1 ,
  inpin "iSlice__78__" F1 ,
  inpin "iSlice__78__" G1 ,
  inpin "iSlice__79__" F4 ,
  inpin "iSlice__79__" G4 ,
  inpin "iSlice__81__" F1 ,
  inpin "iSlice__81__" G1 ,
  inpin "iSlice__82__" F2 ,
  inpin "iSlice__82__" G2 ,
  pip CLB_BUFFER_X15Y26 CLB_BUFFER_IE6B7 -> CLB_BUFFER_E6B7 , 
  pip CLB_X11Y42 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X12Y34 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X12Y39 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X13Y19 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X13Y30 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y20 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y20 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y24 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y60 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y60 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y60 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y60 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X17Y7 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X17Y8 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X17Y8 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X18Y59 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X18Y59 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X18Y60 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X18Y60 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X22Y50 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X23Y47 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X24Y60 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X24Y60 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X26Y60 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X26Y60 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X11Y42 W2END4 -> IMUX_B29 , 
  pip INT_X12Y32 W2MID8 -> N2BEG8 , 
  pip INT_X12Y34 N2END8 -> IMUX_B31 , 
  pip INT_X12Y39 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X13Y19 S2MID5 -> IMUX_B6 , 
  pip INT_X13Y20 S2END5 -> E2BEG3 , 
  pip INT_X13Y20 S2END5 -> S2BEG5 , 
  pip INT_X13Y22 S2END5 -> S2BEG5 , 
  pip INT_X13Y24 S2END5 -> E2BEG3 , 
  pip INT_X13Y24 S2END5 -> S2BEG5 , 
  pip INT_X13Y26 S2END7 -> S2BEG5 , 
  pip INT_X13Y26 S6END9 -> E6BEG7 , 
  pip INT_X13Y28 S2END9 -> S2BEG7 , 
  pip INT_X13Y30 S2END9 -> IMUX_B27 , 
  pip INT_X13Y30 S2END9 -> S2BEG9 , 
  pip INT_X13Y32 S6END9 -> S2BEG9 , 
  pip INT_X13Y32 S6END9 -> S6BEG9 , 
  pip INT_X13Y32 S6END9 -> W2BEG8 , 
  pip INT_X13Y38 OMUX_ES7 -> S6BEG9 , 
  pip INT_X13Y39 OMUX_E7 -> N6BEG4 , 
  pip INT_X13Y42 N6MID4 -> W2BEG4 , 
  pip INT_X13Y45 N6END4 -> N6BEG6 , 
  pip INT_X13Y51 N6END6 -> N6BEG8 , 
  pip INT_X13Y57 N6END8 -> E2BEG8 , 
  pip INT_X14Y20 E2MID3 -> IMUX_B21 , 
  pip INT_X14Y20 E2MID3 -> IMUX_B29 , 
  pip INT_X14Y24 E2MID3 -> IMUX_B17 , 
  pip INT_X14Y57 E2MID8 -> N2BEG8 , 
  pip INT_X14Y59 N2END8 -> N2BEG8 , 
  pip INT_X14Y60 N2MID8 -> IMUX_B11 , 
  pip INT_X14Y60 N2MID8 -> IMUX_B23 , 
  pip INT_X14Y60 N2MID8 -> IMUX_B3 , 
  pip INT_X14Y60 N2MID8 -> IMUX_B31 , 
  pip INT_X15Y57 E2END8 -> LH24 , 
  pip INT_X17Y7 W2END4 -> IMUX_B21 , 
  pip INT_X17Y7 W2END4 -> IMUX_B29 , 
  pip INT_X17Y8 W2END3 -> IMUX_B13 , 
  pip INT_X17Y8 W2END3 -> IMUX_B5 , 
  pip INT_X18Y57 W6MID7 -> N2BEG7 , 
  pip INT_X18Y59 N2END7 -> IMUX_B15 , 
  pip INT_X18Y59 N2END7 -> IMUX_B7 , 
  pip INT_X18Y59 N2END7 -> N2BEG7 , 
  pip INT_X18Y60 N2MID7 -> IMUX_B11 , 
  pip INT_X18Y60 N2MID7 -> IMUX_B3 , 
  pip INT_X19Y14 S6END6 -> S6BEG4 , 
  pip INT_X19Y20 S6END6 -> S6BEG6 , 
  pip INT_X19Y26 E6END7 -> S6BEG6 , 
  pip INT_X19Y7 S2MID4 -> W2BEG4 , 
  pip INT_X19Y8 S6END4 -> S2BEG4 , 
  pip INT_X19Y8 S6END4 -> W2BEG3 , 
  pip INT_X21Y49 S2END7 -> E2BEG5 , 
  pip INT_X21Y50 S2MID7 -> E2BEG7 , 
  pip INT_X21Y51 S6END7 -> S2BEG7 , 
  pip INT_X21Y57 LH18 -> S6BEG7 , 
  pip INT_X21Y57 LH18 -> W6BEG7 , 
  pip INT_X22Y50 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X22Y50 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X22Y50 E2MID7 -> BYP_INT_B3 , 
  pip INT_X23Y47 S2END4 -> IMUX_B5 , 
  pip INT_X23Y49 E2END5 -> S2BEG4 , 
  pip INT_X24Y60 W2MID5 -> IMUX_B14 , 
  pip INT_X24Y60 W2MID5 -> IMUX_B6 , 
  pip INT_X25Y60 W2END5 -> W2BEG5 , 
  pip INT_X26Y60 W2MID5 -> IMUX_B22 , 
  pip INT_X26Y60 W2MID5 -> IMUX_B30 , 
  pip INT_X27Y57 LH12 -> N6BEG5 , 
  pip INT_X27Y60 N6MID5 -> W2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<1>" , 
  outpin "iSlice__574__" YQ ,
  inpin "iSlice__22__" G3 ,
  inpin "iSlice__23__" F4 ,
  inpin "iSlice__23__" G1 ,
  inpin "iSlice__275__" F3 ,
  inpin "iSlice__326__" F3 ,
  inpin "iSlice__329__" G1 ,
  inpin "iSlice__36__" F2 ,
  inpin "iSlice__423__" F3 ,
  inpin "iSlice__425__" F3 ,
  inpin "iSlice__425__" G3 ,
  inpin "iSlice__52__" F4 ,
  inpin "iSlice__52__" G4 ,
  inpin "iSlice__77__" BX ,
  inpin "iSlice__78__" BX ,
  inpin "iSlice__79__" BX ,
  inpin "iSlice__81__" BX ,
  inpin "iSlice__82__" BX ,
  pip CLB_BUFFER_X15Y13 CLB_BUFFER_IE2BEG9 -> CLB_BUFFER_E2BEG9 , 
  pip CLB_BUFFER_X15Y58 CLB_BUFFER_IE2BEG7 -> CLB_BUFFER_E2BEG7 , 
  pip CLB_X12Y34 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X12Y39 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X13Y30 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y20 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y20 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y60 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X14Y60 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X17Y7 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X17Y8 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y8 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X18Y59 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X18Y60 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X22Y50 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y47 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y60 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X26Y60 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X26Y60 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X9Y41 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip INT_X11Y39 OMUX_W1 -> W2BEG1 , 
  pip INT_X12Y34 S2END5 -> IMUX_B30 , 
  pip INT_X12Y36 S2END5 -> S2BEG5 , 
  pip INT_X12Y38 OMUX_S3 -> S2BEG5 , 
  pip INT_X12Y39 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X12Y39 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X12Y39 SECONDARY_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X13Y20 S6END7 -> E2BEG6 , 
  pip INT_X13Y26 S6END7 -> S6BEG7 , 
  pip INT_X13Y30 S2END7 -> IMUX_B26 , 
  pip INT_X13Y32 S6END7 -> S2BEG7 , 
  pip INT_X13Y32 S6END7 -> S6BEG7 , 
  pip INT_X13Y38 OMUX_SE3 -> S6BEG7 , 
  pip INT_X13Y40 OMUX_EN8 -> N6BEG3 , 
  pip INT_X13Y46 N6END3 -> N6BEG5 , 
  pip INT_X13Y52 N6END5 -> N6BEG7 , 
  pip INT_X13Y58 N6END7 -> E2BEG7 , 
  pip INT_X14Y20 E2MID6 -> IMUX_B22 , 
  pip INT_X14Y20 E2MID6 -> IMUX_B30 , 
  pip INT_X14Y58 E2MID7 -> LH24 , 
  pip INT_X14Y58 E2MID7 -> N2BEG7 , 
  pip INT_X14Y60 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X14Y60 BYP_BOUNCE5 -> BYP_INT_B1 , 
  pip INT_X14Y60 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y60 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y60 N2END7 -> BYP_INT_B5 , 
  pip INT_X14Y60 N2END7 -> BYP_INT_B7 , 
  pip INT_X15Y13 S2END_S1 -> E2BEG9 , 
  pip INT_X15Y16 S2END3 -> S2BEG1 , 
  pip INT_X15Y18 S2END5 -> S2BEG3 , 
  pip INT_X15Y20 E2END6 -> S2BEG5 , 
  pip INT_X15Y58 E2END7 -> E2BEG7 , 
  pip INT_X17Y11 S2END8 -> S2BEG8 , 
  pip INT_X17Y13 E2END9 -> S2BEG8 , 
  pip INT_X17Y58 E2END7 -> E2BEG7 , 
  pip INT_X17Y7 S2END6 -> IMUX_B22 , 
  pip INT_X17Y8 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X17Y8 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y8 S2MID6 -> BYP_INT_B1 , 
  pip INT_X17Y8 S2MID8 -> IMUX_B7 , 
  pip INT_X17Y9 S2END8 -> S2BEG6 , 
  pip INT_X17Y9 S2END8 -> S2BEG8 , 
  pip INT_X18Y58 E2MID7 -> N2BEG7 , 
  pip INT_X18Y59 N2MID7 -> BYP_INT_B5 , 
  pip INT_X18Y60 BYP_BOUNCE4 -> BYP_INT_B0 , 
  pip INT_X18Y60 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X18Y60 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X18Y60 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X18Y60 N2END7 -> BYP_INT_B7 , 
  pip INT_X20Y58 LH18 -> E6BEG7 , 
  pip INT_X22Y50 W2MID5 -> IMUX_B30 , 
  pip INT_X23Y47 BYP_BOUNCE3 -> IMUX_B7 , 
  pip INT_X23Y47 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X23Y47 S2MID7 -> BYP_INT_B3 , 
  pip INT_X23Y48 S2END7 -> S2BEG7 , 
  pip INT_X23Y50 S2END7 -> S2BEG7 , 
  pip INT_X23Y50 S2END7 -> W2BEG5 , 
  pip INT_X23Y52 S6END7 -> S2BEG7 , 
  pip INT_X23Y58 E6MID7 -> S6BEG7 , 
  pip INT_X24Y60 W2END8 -> BYP_INT_B5 , 
  pip INT_X26Y58 E6END7 -> N2BEG7 , 
  pip INT_X26Y60 N2END7 -> IMUX_B23 , 
  pip INT_X26Y60 N2END7 -> IMUX_B31 , 
  pip INT_X26Y60 N2END7 -> W2BEG8 , 
  pip INT_X9Y39 W2END1 -> N2BEG3 , 
  pip INT_X9Y41 N2END3 -> IMUX_B25 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<2>" , 
  outpin "iSlice__576__" XQ ,
  inpin "iSlice__323__" F3 ,
  inpin "iSlice__345__" F2 ,
  inpin "iSlice__38__" F2 ,
  inpin "iSlice__422__" F4 ,
  inpin "iSlice__58__" F3 ,
  inpin "iSlice__58__" G3 ,
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_IE2BEG2 -> CLB_BUFFER_E2BEG2 , 
  pip CLB_X11Y35 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X12Y38 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y35 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y35 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y37 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X21Y33 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y41 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X11Y35 W2END2 -> IMUX_B29 , 
  pip INT_X11Y38 OMUX_W1 -> N6BEG2 , 
  pip INT_X11Y41 N6MID2 -> W2BEG2 , 
  pip INT_X12Y38 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  pip INT_X12Y38 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X13Y35 S2END4 -> E2BEG2 , 
  pip INT_X13Y35 S2END4 -> W2BEG2 , 
  pip INT_X13Y37 OMUX_SE3 -> E2BEG3 , 
  pip INT_X13Y37 OMUX_SE3 -> S2BEG4 , 
  pip INT_X14Y35 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X14Y35 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X14Y35 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y35 E2MID2 -> BYP_INT_B2 , 
  pip INT_X14Y37 E2MID3 -> IMUX_B9 , 
  pip INT_X15Y35 E2END2 -> E2BEG2 , 
  pip INT_X17Y35 E2END2 -> E2BEG2 , 
  pip INT_X19Y35 E2END2 -> E2BEG2 , 
  pip INT_X21Y33 S2END1 -> IMUX_B12 , 
  pip INT_X21Y35 E2END2 -> S2BEG1 , 
  pip INT_X9Y41 W2END2 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<3>" , 
  outpin "iSlice__577__" YQ ,
  inpin "iSlice__346__" F3 ,
  inpin "iSlice__40__" F4 ,
  inpin "iSlice__436__" G1 ,
  inpin "iSlice__449__" G4 ,
  inpin "iSlice__471__" F1 ,
  inpin "iSlice__483__" G3 ,
  inpin "iSlice__58__" F1 ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2BEG1 -> CLB_BUFFER_E2BEG1 , 
  pip CLB_X14Y33 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X14Y34 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X14Y35 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y38 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X18Y26 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X19Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X19Y29 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y40 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X13Y33 OMUX_W9 -> W6BEG6 , 
  pip INT_X14Y33 OMUX13 -> N2BEG9 , 
  pip INT_X14Y33 OMUX9 -> N6BEG6 , 
  pip INT_X14Y33 SECONDARY_LOGIC_OUTS5 -> OMUX11 , 
  pip INT_X14Y33 SECONDARY_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X14Y33 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X14Y33 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X14Y34 BYP_BOUNCE1 -> IMUX_B0 , 
  pip INT_X14Y34 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y34 OMUX_N11 -> BYP_INT_B1 , 
  pip INT_X14Y35 N2END9 -> IMUX_B11 , 
  pip INT_X14Y38 S2MID6 -> IMUX_B30 , 
  pip INT_X14Y39 N6END6 -> S2BEG6 , 
  pip INT_X15Y30 S6MID1 -> E2BEG1 , 
  pip INT_X15Y33 OMUX_E2 -> S6BEG1 , 
  pip INT_X17Y29 E2END_S1 -> E2BEG9 , 
  pip INT_X18Y26 S2MID7 -> IMUX_B18 , 
  pip INT_X18Y27 S2END9 -> S2BEG7 , 
  pip INT_X18Y29 E2MID9 -> S2BEG9 , 
  pip INT_X19Y26 S2MID8 -> IMUX_B11 , 
  pip INT_X19Y27 S2END8 -> S2BEG8 , 
  pip INT_X19Y29 E2END9 -> IMUX_B7 , 
  pip INT_X19Y29 E2END9 -> S2BEG8 , 
  pip INT_X7Y33 W6END6 -> N6BEG8 , 
  pip INT_X7Y39 N6END8 -> N2BEG8 , 
  pip INT_X7Y40 N2MID8 -> E2BEG8 , 
  pip INT_X8Y40 E2MID8 -> IMUX_B27 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<4>" , 
  outpin "iSlice__577__" XQ ,
  inpin "iSlice__436__" G3 ,
  inpin "iSlice__50__" F1 ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_IE2BEG6 -> CLB_BUFFER_E2BEG6 , 
  pip CLB_X14Y33 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X19Y29 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X8Y34 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X13Y34 OMUX_NW10 -> W6BEG0 , 
  pip INT_X14Y33 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X14Y33 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X15Y32 OMUX_SE3 -> E2BEG6 , 
  pip INT_X17Y32 E2END6 -> E2BEG4 , 
  pip INT_X19Y29 S2MID3 -> IMUX_B5 , 
  pip INT_X19Y30 S2END3 -> S2BEG3 , 
  pip INT_X19Y32 E2END4 -> S2BEG3 , 
  pip INT_X7Y34 W6END0 -> E2BEG0 , 
  pip INT_X8Y34 E2MID0 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<5>" , 
  outpin "iSlice__578__" YQ ,
  inpin "iSlice__42__" F1 ,
  inpin "iSlice__436__" G4 ,
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE6B3 -> CLB_BUFFER_E6B3 , 
  pip CLB_X12Y34 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X19Y29 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X8Y37 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X10Y37 W2END_N8 -> W2BEG0 , 
  pip INT_X12Y34 OMUX11 -> N2BEG7 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS5 -> OMUX11 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X12Y36 N2END7 -> W2BEG8 , 
  pip INT_X13Y33 OMUX_SE3 -> E6BEG3 , 
  pip INT_X19Y29 S2END1 -> IMUX_B4 , 
  pip INT_X19Y31 S2END3 -> S2BEG1 , 
  pip INT_X19Y33 E6END3 -> S2BEG3 , 
  pip INT_X8Y37 W2END0 -> IMUX_B24 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<6>" , 
  outpin "iSlice__578__" XQ ,
  inpin "iSlice__199__" F2 ,
  inpin "iSlice__44__" F4 ,
  pip CLB_BUFFER_X15Y34 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X12Y34 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X17Y34 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X7Y33 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X11Y33 OMUX_SW5 -> W2BEG9 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS1 -> OMUX8 , 
  pip INT_X13Y34 OMUX_E8 -> E2BEG4 , 
  pip INT_X15Y34 E2END4 -> E2BEG4 , 
  pip INT_X17Y34 E2END4 -> IMUX_B29 , 
  pip INT_X7Y33 W2END9 -> IMUX_B31 , 
  pip INT_X9Y33 W2END9 -> W2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/u24/Q<7>" , 
  outpin "iSlice__576__" YQ ,
  inpin "iSlice__293__" G3 ,
  inpin "iSlice__309__" G4 ,
  inpin "iSlice__310__" F3 ,
  inpin "iSlice__351__" F3 ,
  inpin "iSlice__391__" F2 ,
  inpin "iSlice__391__" G2 ,
  inpin "iSlice__393__" G4 ,
  inpin "iSlice__403__" F2 ,
  inpin "iSlice__46__" F3 ,
  inpin "iSlice__505__" F1 ,
  inpin "iSlice__505__" G1 ,
  pip CLB_BUFFER_X15Y31 CLB_BUFFER_IE6B4 -> CLB_BUFFER_E6B4 , 
  pip CLB_X11Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X11Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X12Y38 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X14Y42 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y46 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y46 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X16Y29 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X23Y36 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y33 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X8Y33 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X8Y35 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y46 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X11Y28 BYP_BOUNCE7 -> IMUX_B25 , 
  pip INT_X11Y28 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X11Y28 S2END8 -> BYP_INT_B7 , 
  pip INT_X11Y30 BYP_BOUNCE1 -> IMUX_B0 , 
  pip INT_X11Y30 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X11Y30 W2END6 -> BYP_INT_B1 , 
  pip INT_X11Y30 W2END6 -> S2BEG8 , 
  pip INT_X11Y37 OMUX_SW5 -> W6BEG6 , 
  pip INT_X11Y38 OMUX_W9 -> N6BEG7 , 
  pip INT_X11Y41 N6MID7 -> E6BEG7 , 
  pip INT_X11Y44 N6END7 -> N2BEG7 , 
  pip INT_X11Y46 N2END7 -> E2BEG8 , 
  pip INT_X11Y46 N2END7 -> W2BEG8 , 
  pip INT_X12Y38 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X12Y38 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X12Y38 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  pip INT_X13Y30 S2MID6 -> W2BEG6 , 
  pip INT_X13Y31 S6END6 -> E6BEG4 , 
  pip INT_X13Y31 S6END6 -> S2BEG6 , 
  pip INT_X13Y37 OMUX_ES7 -> E2BEG8 , 
  pip INT_X13Y37 OMUX_ES7 -> S6BEG6 , 
  pip INT_X13Y46 E2END8 -> E2BEG8 , 
  pip INT_X14Y41 E6MID7 -> N2BEG7 , 
  pip INT_X14Y42 N2MID7 -> IMUX_B19 , 
  pip INT_X14Y46 E2MID8 -> IMUX_B15 , 
  pip INT_X14Y46 E2MID8 -> IMUX_B7 , 
  pip INT_X15Y37 E2END8 -> LH24 , 
  pip INT_X16Y29 S2END4 -> IMUX_B5 , 
  pip INT_X16Y31 E6MID4 -> S2BEG4 , 
  pip INT_X21Y37 W6END4 -> E2BEG4 , 
  pip INT_X23Y36 S2MID3 -> IMUX_B13 , 
  pip INT_X23Y37 E2END4 -> S2BEG3 , 
  pip INT_X27Y37 LH12 -> W6BEG4 , 
  pip INT_X8Y33 S2END6 -> IMUX_B10 , 
  pip INT_X8Y33 S2END6 -> IMUX_B2 , 
  pip INT_X8Y35 S2END6 -> IMUX_B30 , 
  pip INT_X8Y35 S2END6 -> S2BEG6 , 
  pip INT_X8Y37 W6MID6 -> S2BEG6 , 
  pip INT_X9Y46 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X9Y46 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y46 W2END8 -> BYP_INT_B7 , 
  ;
net "uart_wrapper/cmp_uart/u25/Q<0>" , 
  outpin "iSlice__572__" XQ ,
  inpin "iSlice__233__" G1 ,
  inpin "iSlice__35__" G1 ,
  pip CLB_X11Y41 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X11Y42 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y39 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X10Y39 S2END3 -> W2BEG1 , 
  pip INT_X10Y41 OMUX_W6 -> S2BEG3 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS3 -> OMUX15 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X11Y42 OMUX_N15 -> IMUX_B7 , 
  pip INT_X8Y39 W2END1 -> IMUX_B16 , 
  ;
net "uart_wrapper/cmp_uart/u25/Q<1>" , 
  outpin "iSlice__573__" YQ ,
  inpin "iSlice__190__" F3 ,
  inpin "iSlice__37__" G3 ,
  pip CLB_X8Y41 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X9Y34 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y41 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X8Y41 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X9Y34 S2BEG6 -> IMUX_B26 , 
  pip INT_X9Y34 S6END6 -> S2BEG6 , 
  pip INT_X9Y40 OMUX_ES7 -> S6BEG6 , 
  pip INT_X9Y41 OMUX_E7 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_uart/u25/Q<2>" , 
  outpin "iSlice__573__" XQ ,
  inpin "iSlice__233__" F1 ,
  inpin "iSlice__39__" G4 ,
  pip CLB_X8Y39 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X8Y41 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X9Y41 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X8Y39 S2END1 -> IMUX_B24 , 
  pip INT_X8Y41 OMUX2 -> S2BEG1 , 
  pip INT_X8Y41 SECONDARY_LOGIC_OUTS2 -> OMUX2 , 
  pip INT_X9Y41 OMUX_E2 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart/u25/Q<3>" , 
  outpin "iSlice__572__" YQ ,
  inpin "iSlice__296__" G1 ,
  inpin "iSlice__41__" G1 ,
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_IE6MID3 -> CLB_BUFFER_E6MID3 , 
  pip CLB_X11Y41 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X19Y35 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y40 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X10Y40 OMUX_SW5 -> W2BEG9 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X12Y40 OMUX_SE3 -> E6BEG3 , 
  pip INT_X18Y34 S6END2 -> E2BEG1 , 
  pip INT_X18Y40 E6END3 -> S6BEG2 , 
  pip INT_X19Y34 E2MID1 -> N2BEG1 , 
  pip INT_X19Y35 N2MID1 -> IMUX_B20 , 
  pip INT_X8Y40 W2END9 -> IMUX_B3 , 
  ;
net "uart_wrapper/cmp_uart/u25/Q<4>" , 
  outpin "iSlice__687__" XQ ,
  inpin "iSlice__190__" F1 ,
  inpin "iSlice__233__" F3 ,
  inpin "iSlice__233__" G3 ,
  inpin "iSlice__273__" G1 ,
  inpin "iSlice__296__" G4 ,
  inpin "iSlice__51__" G4 ,
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_IE6BEG8 -> CLB_BUFFER_E6BEG8 , 
  pip CLB_X19Y35 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X23Y40 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y34 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X8Y39 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y39 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X8Y40 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X9Y34 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip INT_X15Y40 E6END_S0 -> E6BEG8 , 
  pip INT_X19Y34 W2END6 -> N2BEG8 , 
  pip INT_X19Y35 N2MID8 -> IMUX_B23 , 
  pip INT_X21Y34 S6END7 -> W2BEG6 , 
  pip INT_X21Y40 E6END8 -> E2BEG8 , 
  pip INT_X21Y40 E6END8 -> S6BEG7 , 
  pip INT_X23Y40 E2END8 -> IMUX_B7 , 
  pip INT_X8Y33 S6END0 -> N2BEG0 , 
  pip INT_X8Y34 N2MID0 -> E2BEG0 , 
  pip INT_X8Y34 N2MID0 -> IMUX_B0 , 
  pip INT_X8Y39 OMUX_S0 -> S6BEG0 , 
  pip INT_X8Y39 OMUX_S3 -> IMUX_B18 , 
  pip INT_X8Y39 OMUX_S3 -> IMUX_B26 , 
  pip INT_X8Y40 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X8Y40 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X8Y40 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X9Y34 E2MID0 -> IMUX_B24 , 
  pip INT_X9Y41 OMUX_EN8 -> E6BEG0 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<0>" , 
  outpin "iSlice__579__" XQ ,
  inpin "iSlice__35__" F2 ,
  pip CLB_X11Y41 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X11Y42 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS1 -> OMUX11 , 
  pip INT_X11Y42 OMUX_N11 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<1>" , 
  outpin "iSlice__580__" YQ ,
  inpin "iSlice__37__" F3 ,
  pip CLB_X14Y41 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y41 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X11Y41 W2END3 -> W2BEG3 , 
  pip INT_X13Y41 OMUX_W6 -> W2BEG3 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  pip INT_X9Y41 W2END3 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<2>" , 
  outpin "iSlice__580__" XQ ,
  inpin "iSlice__39__" F1 ,
  pip CLB_X14Y41 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X9Y41 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X11Y41 W2END6 -> W2BEG8 , 
  pip INT_X13Y41 OMUX_W9 -> W2BEG6 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  pip INT_X9Y41 W2END8 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<3>" , 
  outpin "iSlice__587__" YQ ,
  inpin "iSlice__41__" F1 ,
  pip CLB_X8Y39 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X8Y40 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X8Y39 SECONDARY_LOGIC_OUTS5 -> OMUX15 , 
  pip INT_X8Y40 OMUX_N15 -> IMUX_B11 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<4>" , 
  outpin "iSlice__587__" XQ ,
  inpin "iSlice__51__" F1 ,
  pip CLB_X8Y34 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X8Y39 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X8Y34 S2MID8 -> IMUX_B11 , 
  pip INT_X8Y35 S2END_S0 -> S2BEG8 , 
  pip INT_X8Y38 OMUX_S0 -> S2BEG0 , 
  pip INT_X8Y39 SECONDARY_LOGIC_OUTS1 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<5>" , 
  outpin "iSlice__579__" YQ ,
  inpin "iSlice__43__" F2 ,
  pip CLB_X11Y41 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X8Y37 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X10Y37 S2END8 -> W2BEG6 , 
  pip INT_X10Y39 S2END8 -> S2BEG8 , 
  pip INT_X10Y41 OMUX_W14 -> S2BEG8 , 
  pip INT_X11Y41 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X8Y37 W2END6 -> IMUX_B10 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<6>" , 
  outpin "iSlice__582__" YQ ,
  inpin "iSlice__45__" F1 ,
  pip CLB_X7Y33 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X8Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X7Y33 OMUX_SW5 -> IMUX_B15 , 
  pip INT_X8Y34 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/u26/Q<7>" , 
  outpin "iSlice__582__" XQ ,
  inpin "iSlice__47__" F1 ,
  pip CLB_X8Y34 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X8Y35 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X8Y34 SECONDARY_LOGIC_OUTS3 -> OMUX15 , 
  pip INT_X8Y35 OMUX_N15 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000011" , 
  outpin "iSlice__421__" X ,
  inpin "iSlice__419__" F3 ,
  pip CLB_X13Y27 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X14Y27 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X13Y27 BEST_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X14Y27 OMUX_E7 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000024" , 
  outpin "iSlice__420__" Y ,
  inpin "iSlice__419__" F1 ,
  pip CLB_X13Y26 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X14Y27 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X13Y26 BEST_LOGIC_OUTS7 -> N2BEG8 , 
  pip INT_X13Y27 N2MID8 -> E2BEG8 , 
  pip INT_X14Y27 E2MID8 -> IMUX_B15 , 
  ;
net "uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000048" , 
  outpin "iSlice__420__" X ,
  inpin "iSlice__419__" F4 ,
  pip CLB_X13Y26 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X14Y27 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X13Y26 BEST_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X14Y27 OMUX_EN8 -> IMUX_B12 , 
  ;
net "uart_wrapper/cmp_uart/u27/C_LD_cmp_eq000061" , 
  outpin "iSlice__418__" Y ,
  inpin "iSlice__419__" F2 ,
  pip CLB_X11Y26 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X14Y27 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X11Y26 BEST_LOGIC_OUTS6 -> OMUX12 , 
  pip INT_X12Y27 OMUX_NE12 -> E2BEG5 , 
  pip INT_X14Y27 E2END5 -> IMUX_B14 , 
  ;
net "uart_wrapper/cmp_uart/u27/LB_LD" , 
  outpin "iSlice__391__" X ,
  inpin "iSlice__560__" CE ,
  inpin "iSlice__562__" CE ,
  inpin "iSlice__564__" CE ,
  inpin "iSlice__569__" CE ,
  pip CLB_X11Y34 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X8Y33 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X8Y33 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X9Y33 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X9Y33 CE_B1_INT -> CE_PINWIRE1 , 
  pip INT_X10Y34 E2END9 -> E2BEG9 , 
  pip INT_X11Y34 E2MID9 -> CE_B3 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS0 -> E2BEG8 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS0 -> N2BEG9 , 
  pip INT_X8Y33 E2BEG8 -> CE_B2 , 
  pip INT_X8Y34 N2MID9 -> E2BEG9 , 
  pip INT_X9Y33 E2MID8 -> CE_B0 , 
  pip INT_X9Y33 S2MID9 -> CE_B1 , 
  pip INT_X9Y34 E2MID9 -> S2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_C_CE_cmp_gt0000_cy<1>" , 
  outpin "iSlice__24__" COUT ,
  inpin "iSlice__25__" CIN ,
  pip CLB_X12Y23 COUT1 -> CIN3 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_C_CE_cmp_gt0000_cy<3>" , 
  outpin "iSlice__25__" COUT ,
  inpin "iSlice__378__" G3 ,
  pip CLB_X12Y23 COUT3 -> YB_PINWIRE3 ,  #  _ROUTETHROUGH:COUT:YB "iSlice__25__" COUT -> YB
  pip CLB_X12Y23 YB_PINWIRE3 -> HALF_OMUX_TOP7_INT , 
  pip CLB_X13Y23 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X12Y23 HALF_OMUX_TOP7 -> OMUX8 , 
  pip INT_X13Y23 OMUX_E8 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_C_CE_cmp_gt0000_lut<0>_O_1" , 
  outpin "iSlice__506__" Y ,
  inpin "iSlice__24__" F3 ,
  pip CLB_X12Y23 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X12Y27 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X12Y23 S2END4 -> IMUX_B13 , 
  pip INT_X12Y25 S2END6 -> S2BEG4 , 
  pip INT_X12Y27 BEST_LOGIC_OUTS7 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<11>" , 
  outpin "iSlice__31__" COUT ,
  inpin "iSlice__32__" CIN ,
  pip CLB_X12Y24 COUT0 -> CIN2 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<13>" , 
  outpin "iSlice__32__" COUT ,
  inpin "iSlice__33__" CIN ,
  pip CLB_X12Y24 COUT2 -> COUT_N1 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<15>" , 
  outpin "iSlice__33__" COUT ,
  inpin "iSlice__236__" F3 ,
  pip CLB_X12Y25 COUT0 -> YB_PINWIRE0 ,  #  _ROUTETHROUGH:COUT:YB "iSlice__33__" COUT -> YB
  pip CLB_X12Y25 YB_PINWIRE0 -> HALF_OMUX_BOT6_INT , 
  pip CLB_X14Y38 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip INT_X12Y25 HALF_OMUX_BOT6 -> OMUX7 , 
  pip INT_X13Y25 OMUX_E7 -> N6BEG4 , 
  pip INT_X13Y31 N6END4 -> N6BEG6 , 
  pip INT_X13Y37 N6END6 -> E2BEG6 , 
  pip INT_X14Y37 E2MID6 -> N2BEG6 , 
  pip INT_X14Y38 N2MID6 -> IMUX_B26 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<1>" , 
  outpin "iSlice__26__" COUT ,
  inpin "iSlice__27__" CIN ,
  pip CLB_X12Y21 COUT2 -> COUT_N1 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<3>" , 
  outpin "iSlice__27__" COUT ,
  inpin "iSlice__28__" CIN ,
  pip CLB_X12Y22 COUT0 -> CIN2 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<5>" , 
  outpin "iSlice__28__" COUT ,
  inpin "iSlice__29__" CIN ,
  pip CLB_X12Y22 COUT2 -> COUT_N1 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<7>" , 
  outpin "iSlice__29__" COUT ,
  inpin "iSlice__30__" CIN ,
  pip CLB_X12Y23 COUT0 -> CIN2 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_cy<9>" , 
  outpin "iSlice__30__" COUT ,
  inpin "iSlice__31__" CIN ,
  pip CLB_X12Y23 COUT2 -> COUT_N1 , 
  ;
net "uart_wrapper/cmp_uart/u27/Mcompar_rCLK_cmp_gt0000_lut<15>" , 
  outpin "iSlice__274__" X ,
  inpin "iSlice__33__" G3 ,
  pip CLB_X12Y25 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X13Y39 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X12Y24 W2MID4 -> N2BEG4 , 
  pip INT_X12Y25 N2MID4 -> IMUX_B1 , 
  pip INT_X13Y24 S6MID4 -> W2BEG4 , 
  pip INT_X13Y27 S6END4 -> S6BEG4 , 
  pip INT_X13Y33 S6END6 -> S6BEG4 , 
  pip INT_X13Y39 BEST_LOGIC_OUTS0 -> S6BEG6 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<0>" , 
  outpin "iSlice__237__" YQ ,
  inpin "iDsp__11__" C0 ,
  inpin "iSlice__26__" F1 ,
  inpin "iSlice__421__" F2 ,
  pip CLB_X12Y21 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X13Y27 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y27 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip DSP_X10Y20 IMUX_B16_INT0 -> DSP48_0_C0 , 
  pip INT_X10Y20 S2MID1 -> IMUX_B16 , 
  pip INT_X10Y21 W2MID1 -> S2BEG1 , 
  pip INT_X11Y21 W2END1 -> W2BEG1 , 
  pip INT_X12Y21 W2MID1 -> IMUX_B24 , 
  pip INT_X13Y21 S6END2 -> W2BEG1 , 
  pip INT_X13Y27 OMUX4 -> S6BEG2 , 
  pip INT_X13Y27 OMUX9 -> IMUX_B14 , 
  pip INT_X13Y27 SECONDARY_LOGIC_OUTS4 -> OMUX4 , 
  pip INT_X13Y27 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<10>" , 
  outpin "iSlice__238__" YQ ,
  inpin "iDsp__11__" C10 ,
  inpin "iSlice__31__" F4 ,
  inpin "iSlice__420__" F2 ,
  pip CLB_X11Y23 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X12Y24 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X13Y26 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip DSP_X10Y20 IMUX_B18_INT2 -> DSP48_0_C10 , 
  pip INT_X10Y22 OMUX_WS1 -> IMUX_B18 , 
  pip INT_X11Y23 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X11Y23 SECONDARY_LOGIC_OUTS4 -> OMUX8 , 
  pip INT_X12Y24 OMUX_EN8 -> E2BEG3 , 
  pip INT_X12Y24 OMUX_EN8 -> IMUX_B8 , 
  pip INT_X13Y24 E2MID3 -> N2BEG3 , 
  pip INT_X13Y26 N2END3 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<11>" , 
  outpin "iSlice__238__" XQ ,
  inpin "iDsp__11__" C11 ,
  inpin "iSlice__31__" G3 ,
  inpin "iSlice__420__" F3 ,
  pip CLB_X11Y23 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X12Y24 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X13Y26 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip DSP_X10Y20 IMUX_B19_INT2 -> DSP48_0_C11 , 
  pip INT_X10Y22 OMUX_SW5 -> IMUX_B19 , 
  pip INT_X11Y23 SECONDARY_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X11Y23 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X12Y24 OMUX_NE12 -> IMUX_B1 , 
  pip INT_X12Y24 OMUX_NE12 -> N2BEG5 , 
  pip INT_X12Y26 N2END5 -> E2BEG6 , 
  pip INT_X13Y26 E2MID6 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<12>" , 
  outpin "iSlice__242__" YQ ,
  inpin "iDsp__11__" C12 ,
  inpin "iSlice__32__" F3 ,
  inpin "iSlice__418__" G2 ,
  pip CLB_X11Y26 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X11Y26 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X12Y24 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip DSP_X10Y20 IMUX_B16_INT3 -> DSP48_0_C12 , 
  pip INT_X10Y23 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X10Y23 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X10Y23 W2END4 -> BYP_INT_B4 , 
  pip INT_X11Y26 OMUX6 -> IMUX_B17 , 
  pip INT_X11Y26 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X11Y26 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X12Y23 S2END6 -> W2BEG4 , 
  pip INT_X12Y24 S2MID6 -> IMUX_B26 , 
  pip INT_X12Y25 OMUX_ES7 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<13>" , 
  outpin "iSlice__242__" XQ ,
  inpin "iDsp__11__" C13 ,
  inpin "iSlice__32__" G3 ,
  inpin "iSlice__418__" G1 ,
  pip CLB_X11Y26 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X11Y26 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X12Y24 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip DSP_X10Y20 IMUX_B17_INT3 -> DSP48_0_C13 , 
  pip INT_X10Y23 S2END4 -> IMUX_B17 , 
  pip INT_X10Y25 OMUX_WS1 -> S2BEG4 , 
  pip INT_X11Y26 OMUX2 -> IMUX_B16 , 
  pip INT_X11Y26 SECONDARY_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X11Y26 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X11Y26 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X12Y24 S2MID7 -> IMUX_B18 , 
  pip INT_X12Y25 OMUX_SE3 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<14>" , 
  outpin "iSlice__239__" YQ ,
  inpin "iDsp__11__" C14 ,
  inpin "iSlice__33__" F3 ,
  inpin "iSlice__418__" G4 ,
  pip CLB_X11Y25 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X11Y26 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X12Y25 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip DSP_X10Y20 IMUX_B18_INT3 -> DSP48_0_C14 , 
  pip INT_X10Y23 S2MID7 -> IMUX_B18 , 
  pip INT_X10Y24 OMUX_WS1 -> S2BEG7 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS7 -> OMUX1 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X11Y26 OMUX_N15 -> IMUX_B19 , 
  pip INT_X12Y25 OMUX_E7 -> IMUX_B9 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<15>" , 
  outpin "iSlice__239__" XQ ,
  inpin "iDsp__11__" C15 ,
  inpin "iSlice__274__" F3 ,
  inpin "iSlice__418__" G3 ,
  pip CLB_X11Y25 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X11Y26 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X13Y39 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip DSP_X10Y20 IMUX_B19_INT3 -> DSP48_0_C15 , 
  pip INT_X10Y23 S2MID9 -> IMUX_B19 , 
  pip INT_X10Y24 OMUX_SW5 -> S2BEG9 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X11Y25 SECONDARY_LOGIC_OUTS3 -> OMUX5 , 
  pip INT_X11Y26 OMUX_N11 -> IMUX_B18 , 
  pip INT_X12Y25 OMUX_E13 -> LV24 , 
  pip INT_X12Y37 LV12 -> E6BEG3 , 
  pip INT_X13Y39 W2END4 -> IMUX_B9 , 
  pip INT_X15Y37 E6MID3 -> N2BEG3 , 
  pip INT_X15Y39 N2END3 -> W2BEG4 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<1>" , 
  outpin "iSlice__237__" XQ ,
  inpin "iDsp__11__" C1 ,
  inpin "iSlice__26__" G4 ,
  inpin "iSlice__421__" F1 ,
  pip CLB_X12Y21 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X13Y27 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X13Y27 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y20 IMUX_B17_INT0 -> DSP48_0_C1 , 
  pip INT_X10Y20 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X10Y20 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X10Y20 S2MID9 -> BYP_INT_B7 , 
  pip INT_X10Y21 W2END7 -> S2BEG9 , 
  pip INT_X12Y20 S6END7 -> N2BEG7 , 
  pip INT_X12Y21 N2MID7 -> IMUX_B19 , 
  pip INT_X12Y21 N2MID7 -> W2BEG7 , 
  pip INT_X12Y26 OMUX_WS1 -> S6BEG7 , 
  pip INT_X13Y27 OMUX13 -> IMUX_B15 , 
  pip INT_X13Y27 SECONDARY_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X13Y27 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<2>" , 
  outpin "iSlice__240__" YQ ,
  inpin "iDsp__11__" C2 ,
  inpin "iSlice__27__" F1 ,
  inpin "iSlice__421__" F4 ,
  pip CLB_X12Y22 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X13Y27 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X13Y27 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip DSP_X10Y20 IMUX_B18_INT0 -> DSP48_0_C2 , 
  pip INT_X10Y20 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X10Y20 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X10Y20 W2END8 -> BYP_INT_B5 , 
  pip INT_X12Y20 S6END9 -> N2BEG9 , 
  pip INT_X12Y20 S6END9 -> W2BEG8 , 
  pip INT_X12Y22 N2END9 -> IMUX_B11 , 
  pip INT_X12Y26 OMUX_SW5 -> S6BEG9 , 
  pip INT_X13Y27 BOUNCE0 -> IMUX_B12 , 
  pip INT_X13Y27 OMUX5 -> BOUNCE0 , 
  pip INT_X13Y27 SECONDARY_LOGIC_OUTS6 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<3>" , 
  outpin "iSlice__240__" XQ ,
  inpin "iDsp__11__" C3 ,
  inpin "iSlice__27__" G3 ,
  inpin "iSlice__421__" F3 ,
  pip CLB_X12Y22 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X13Y27 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X13Y27 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip DSP_X10Y20 IMUX_B19_INT0 -> DSP48_0_C3 , 
  pip INT_X10Y20 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X10Y20 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X10Y20 S2MID4 -> BYP_INT_B6 , 
  pip INT_X10Y21 W2END2 -> S2BEG4 , 
  pip INT_X12Y21 S6END3 -> N2BEG3 , 
  pip INT_X12Y21 S6END3 -> W2BEG2 , 
  pip INT_X12Y22 N2MID3 -> IMUX_B1 , 
  pip INT_X12Y27 OMUX_W6 -> S6BEG3 , 
  pip INT_X13Y27 OMUX6 -> IMUX_B13 , 
  pip INT_X13Y27 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<4>" , 
  outpin "iSlice__241__" YQ ,
  inpin "iDsp__11__" C4 ,
  inpin "iSlice__28__" F1 ,
  inpin "iSlice__420__" G2 ,
  pip CLB_X12Y22 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X12Y26 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X13Y26 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip DSP_X10Y20 IMUX_B16_INT1 -> DSP48_0_C4 , 
  pip INT_X10Y21 W2END0 -> IMUX_B16 , 
  pip INT_X12Y21 S2END2 -> W2BEG0 , 
  pip INT_X12Y22 S2MID2 -> IMUX_B24 , 
  pip INT_X12Y23 S2END2 -> S2BEG2 , 
  pip INT_X12Y25 OMUX_S4 -> S2BEG2 , 
  pip INT_X12Y26 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X12Y26 SECONDARY_LOGIC_OUTS7 -> OMUX7 , 
  pip INT_X13Y26 OMUX_E7 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<5>" , 
  outpin "iSlice__241__" XQ ,
  inpin "iDsp__11__" C5 ,
  inpin "iSlice__28__" G3 ,
  inpin "iSlice__420__" G3 ,
  pip CLB_X12Y22 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X12Y26 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X13Y26 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip DSP_X10Y20 IMUX_B17_INT1 -> DSP48_0_C5 , 
  pip INT_X10Y21 W2END3 -> IMUX_B17 , 
  pip INT_X12Y21 S2END5 -> W2BEG3 , 
  pip INT_X12Y22 S2MID5 -> IMUX_B18 , 
  pip INT_X12Y23 S2END5 -> S2BEG5 , 
  pip INT_X12Y25 OMUX_S3 -> S2BEG5 , 
  pip INT_X12Y26 SECONDARY_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X12Y26 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X13Y26 OMUX_E8 -> IMUX_B22 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<6>" , 
  outpin "iSlice__243__" YQ ,
  inpin "iDsp__11__" C6 ,
  inpin "iSlice__29__" F3 ,
  inpin "iSlice__420__" G4 ,
  pip CLB_X12Y23 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X13Y26 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X13Y26 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip DSP_X10Y20 IMUX_B18_INT1 -> DSP48_0_C6 , 
  pip INT_X10Y21 S2END6 -> IMUX_B18 , 
  pip INT_X10Y23 S2END6 -> S2BEG6 , 
  pip INT_X10Y25 W2END4 -> S2BEG6 , 
  pip INT_X12Y23 W2END4 -> IMUX_B9 , 
  pip INT_X12Y25 OMUX_WS1 -> W2BEG4 , 
  pip INT_X13Y26 OMUX13 -> IMUX_B23 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS5 -> OMUX13 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X14Y23 S2END6 -> W2BEG4 , 
  pip INT_X14Y25 OMUX_ES7 -> S2BEG6 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<7>" , 
  outpin "iSlice__243__" XQ ,
  inpin "iDsp__11__" C7 ,
  inpin "iSlice__29__" G4 ,
  inpin "iSlice__420__" G1 ,
  pip CLB_X12Y23 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X13Y26 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y26 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip DSP_X10Y20 IMUX_B19_INT1 -> DSP48_0_C7 , 
  pip INT_X10Y21 W2END9 -> IMUX_B19 , 
  pip INT_X12Y21 S2END_S1 -> W2BEG9 , 
  pip INT_X12Y23 W2MID0 -> IMUX_B0 , 
  pip INT_X12Y24 S2END3 -> S2BEG1 , 
  pip INT_X12Y26 OMUX_W6 -> S2BEG3 , 
  pip INT_X13Y23 S2END2 -> W2BEG0 , 
  pip INT_X13Y25 OMUX_S4 -> S2BEG2 , 
  pip INT_X13Y26 OMUX2 -> IMUX_B20 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS1 -> OMUX4 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<8>" , 
  outpin "iSlice__244__" YQ ,
  inpin "iDsp__11__" C8 ,
  inpin "iSlice__30__" F4 ,
  inpin "iSlice__420__" F1 ,
  pip CLB_X12Y23 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X13Y26 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X13Y26 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip DSP_X10Y20 IMUX_B16_INT2 -> DSP48_0_C8 , 
  pip INT_X10Y22 S2END0 -> IMUX_B16 , 
  pip INT_X10Y24 W2MID0 -> S2BEG0 , 
  pip INT_X11Y24 W2END_N8 -> W2BEG0 , 
  pip INT_X12Y23 W2MID8 -> IMUX_B27 , 
  pip INT_X13Y23 S2END_S0 -> W2BEG8 , 
  pip INT_X13Y26 OMUX0 -> S2BEG0 , 
  pip INT_X13Y26 S2BEG0 -> IMUX_B28 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ<9>" , 
  outpin "iSlice__244__" XQ ,
  inpin "iDsp__11__" C9 ,
  inpin "iSlice__30__" G4 ,
  inpin "iSlice__420__" F4 ,
  pip CLB_X12Y23 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X13Y26 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X13Y26 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y20 IMUX_B17_INT2 -> DSP48_0_C9 , 
  pip INT_X10Y22 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X10Y22 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X10Y22 S2MID9 -> BYP_INT_B7 , 
  pip INT_X10Y23 W2END7 -> S2BEG9 , 
  pip INT_X12Y23 S2END9 -> IMUX_B19 , 
  pip INT_X12Y23 S2END9 -> W2BEG7 , 
  pip INT_X12Y25 OMUX_SW5 -> S2BEG9 , 
  pip INT_X13Y26 E2BEG9 -> IMUX_B31 , 
  pip INT_X13Y26 OMUX15 -> E2BEG9 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X13Y26 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/u27/U3/iQ_not0001" , 
  outpin "iSlice__378__" Y ,
  inpin "iSlice__237__" CE ,
  inpin "iSlice__238__" CE ,
  inpin "iSlice__239__" CE ,
  inpin "iSlice__240__" CE ,
  inpin "iSlice__241__" CE ,
  inpin "iSlice__242__" CE ,
  inpin "iSlice__243__" CE ,
  inpin "iSlice__244__" CE ,
  pip CLB_X11Y23 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X11Y25 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X11Y26 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X12Y26 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X13Y23 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X13Y26 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X13Y26 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X13Y27 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X13Y27 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X11Y21 W2END6 -> N2BEG8 , 
  pip INT_X11Y23 N2END8 -> CE_B0 , 
  pip INT_X11Y25 W2END9 -> CE_B3 , 
  pip INT_X11Y26 W2END8 -> CE_B0 , 
  pip INT_X12Y25 W2MID9 -> N2BEG9 , 
  pip INT_X12Y26 N2MID9 -> CE_B3 , 
  pip INT_X13Y21 S2END8 -> W2BEG6 , 
  pip INT_X13Y23 BEST_LOGIC_OUTS7 -> N2BEG8 , 
  pip INT_X13Y23 BEST_LOGIC_OUTS7 -> S2BEG8 , 
  pip INT_X13Y25 N2END8 -> N2BEG8 , 
  pip INT_X13Y25 N2END8 -> W2BEG9 , 
  pip INT_X13Y26 E2BEG8 -> CE_B1 , 
  pip INT_X13Y26 N2MID8 -> CE_B0 , 
  pip INT_X13Y26 N2MID8 -> E2BEG8 , 
  pip INT_X13Y26 N2MID8 -> W2BEG8 , 
  pip INT_X13Y27 N2END8 -> CE_B0 , 
  pip INT_X13Y27 N2END8 -> CE_B2 , 
  ;
net "uart_wrapper/cmp_uart/u27/UB_LD" , 
  outpin "iSlice__391__" Y ,
  inpin "iSlice__565__" CE ,
  inpin "iSlice__566__" CE ,
  inpin "iSlice__567__" CE ,
  inpin "iSlice__568__" CE ,
  pip CLB_X8Y31 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X8Y32 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X8Y33 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X9Y31 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X9Y31 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X8Y31 E2BEG8 -> CE_B1 , 
  pip INT_X8Y31 S2MID8 -> E2BEG8 , 
  pip INT_X8Y32 E2BEG9 -> CE_B1 , 
  pip INT_X8Y32 OMUX_S5 -> S2BEG8 , 
  pip INT_X8Y32 OUT_S -> E2BEG9 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS4 -> OMUX0 , 
  pip INT_X8Y33 BEST_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X9Y31 E2MID8 -> CE_B0 , 
  pip INT_X9Y31 E2MID8 -> CE_B2 , 
  ;
net "uart_wrapper/cmp_uart/u27/irLD" , 
  outpin "iSlice__293__" YQ ,
  inpin "iSlice__561__" BY ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_OMUX_SW5 -> CLB_BUFFER_IOMUX_SW5 , 
  pip CLB_X14Y22 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X16Y29 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X14Y22 W2MID5 -> BYP_INT_B3 , 
  pip INT_X15Y22 S6END6 -> W2BEG5 , 
  pip INT_X15Y28 OMUX_SW5 -> S6BEG6 , 
  pip INT_X16Y29 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  ;
net "uart_wrapper/cmp_uart/u27/irLD_not0001" , 
  outpin "iSlice__351__" X ,
  inpin "iSlice__293__" CE ,
  pip CLB_X16Y29 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X23Y36 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X16Y29 W2MID9 -> CE_B1 , 
  pip INT_X17Y29 S2MID9 -> W2BEG9 , 
  pip INT_X17Y30 S6END9 -> S2BEG9 , 
  pip INT_X17Y36 W6END7 -> S6BEG9 , 
  pip INT_X23Y36 BEST_LOGIC_OUTS1 -> W6BEG7 , 
  ;
net "uart_wrapper/cmp_uart/u27/rCLK" , 
  outpin "iSlice__236__" XQ ,
  inpin "clk_uart_monitor_o" O ,
  pip CLB_X14Y38 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X14Y38 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X15Y38 OMUX_E13 -> N2BEG8 , 
  pip INT_X15Y41 N2END_N8 -> N2BEG0 , 
  pip INT_X15Y43 N2END0 -> IMUX_B28 , 
  pip IOIS_LC_X15Y43 IMUX_B28_INT -> IOIS_O11 , 
  pip IOIS_LC_X15Y43 IOIS_O11 -> IOIS_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOIS_LC_X15Y43_OLOGIC_X1Y86" D1 -> OQ
  pip IOIS_LC_X15Y43 IOIS_O_PINWIRE1 -> IOIS_O1 , 
  ;
net "uart_wrapper/cmp_uart/u27/rLD" , 
  outpin "iSlice__561__" YQ ,
  inpin "iSlice__237__" F2 ,
  inpin "iSlice__237__" G1 ,
  inpin "iSlice__238__" F3 ,
  inpin "iSlice__238__" G4 ,
  inpin "iSlice__239__" F3 ,
  inpin "iSlice__239__" G3 ,
  inpin "iSlice__240__" F3 ,
  inpin "iSlice__240__" G3 ,
  inpin "iSlice__241__" F3 ,
  inpin "iSlice__241__" G1 ,
  inpin "iSlice__242__" F2 ,
  inpin "iSlice__242__" G4 ,
  inpin "iSlice__243__" F2 ,
  inpin "iSlice__243__" G1 ,
  inpin "iSlice__244__" F3 ,
  inpin "iSlice__244__" G2 ,
  inpin "iSlice__351__" F4 ,
  inpin "iSlice__378__" G1 ,
  pip CLB_X11Y23 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y23 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X11Y25 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X11Y25 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X11Y26 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y26 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y26 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X13Y23 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X13Y26 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X13Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X13Y27 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X13Y27 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X13Y27 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X13Y27 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X14Y22 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X23Y36 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X11Y23 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X11Y23 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X11Y23 W2END2 -> BYP_INT_B4 , 
  pip INT_X11Y23 W2END2 -> IMUX_B9 , 
  pip INT_X11Y25 W2END5 -> IMUX_B22 , 
  pip INT_X11Y25 W2END5 -> IMUX_B30 , 
  pip INT_X11Y26 BYP_BOUNCE1 -> IMUX_B0 , 
  pip INT_X11Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X11Y26 W2END6 -> BYP_INT_B1 , 
  pip INT_X11Y26 W2END6 -> IMUX_B10 , 
  pip INT_X12Y26 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X12Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X12Y26 W2MID6 -> BYP_INT_B1 , 
  pip INT_X12Y26 W2MID6 -> IMUX_B30 , 
  pip INT_X13Y23 OMUX_NW10 -> IMUX_B20 , 
  pip INT_X13Y23 OMUX_NW10 -> N2BEG4 , 
  pip INT_X13Y23 OMUX_WN14 -> W2BEG2 , 
  pip INT_X13Y25 N2END4 -> N2BEG6 , 
  pip INT_X13Y25 N2END4 -> W2BEG5 , 
  pip INT_X13Y26 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X13Y26 BYP_BOUNCE3 -> IMUX_B7 , 
  pip INT_X13Y26 BYP_BOUNCE7 -> IMUX_B9 , 
  pip INT_X13Y26 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X13Y26 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X13Y26 N2MID6 -> BYP_INT_B3 , 
  pip INT_X13Y26 N2MID6 -> IMUX_B14 , 
  pip INT_X13Y26 N2MID6 -> IMUX_B2 , 
  pip INT_X13Y26 N2MID6 -> W2BEG6 , 
  pip INT_X13Y27 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X13Y27 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X13Y27 N2END6 -> BYP_INT_B3 , 
  pip INT_X13Y27 N2END6 -> E2BEG7 , 
  pip INT_X13Y27 N2END6 -> IMUX_B10 , 
  pip INT_X13Y27 N2END6 -> IMUX_B18 , 
  pip INT_X13Y27 N2END6 -> IMUX_B26 , 
  pip INT_X14Y22 SECONDARY_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X14Y22 SECONDARY_LOGIC_OUTS7 -> OMUX14 , 
  pip INT_X14Y27 E2MID7 -> LH24 , 
  pip INT_X23Y36 BYP_BOUNCE1 -> IMUX_B12 , 
  pip INT_X23Y36 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X23Y36 W2MID5 -> BYP_INT_B1 , 
  pip INT_X24Y36 W2END5 -> W2BEG5 , 
  pip INT_X26Y27 LH12 -> N6BEG5 , 
  pip INT_X26Y33 N6END5 -> N6BEG5 , 
  pip INT_X26Y36 N6MID5 -> W2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<0>" , 
  outpin "iSlice__568__" XQ ,
  inpin "iSlice__244__" G3 ,
  inpin "iSlice__24__" G3 ,
  inpin "iSlice__29__" G3 ,
  inpin "iSlice__34__" G3 ,
  pip CLB_X11Y42 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X12Y23 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X12Y23 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X13Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y31 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y21 S6MID5 -> E2BEG5 , 
  pip INT_X10Y24 S6END7 -> E2BEG6 , 
  pip INT_X10Y24 S6END7 -> S6BEG5 , 
  pip INT_X10Y30 OMUX_SE3 -> S6BEG7 , 
  pip INT_X10Y32 OMUX_EN8 -> N6BEG3 , 
  pip INT_X10Y38 N6END3 -> N2BEG3 , 
  pip INT_X10Y40 N2END3 -> N2BEG3 , 
  pip INT_X10Y42 N2END3 -> E2BEG4 , 
  pip INT_X11Y42 BOUNCE2 -> IMUX_B22 , 
  pip INT_X11Y42 E2MID4 -> BOUNCE2 , 
  pip INT_X12Y21 E2END5 -> N2BEG4 , 
  pip INT_X12Y23 N2END4 -> IMUX_B1 , 
  pip INT_X12Y23 N2END4 -> IMUX_B5 , 
  pip INT_X12Y24 E2END6 -> E2BEG4 , 
  pip INT_X13Y24 E2MID4 -> N2BEG4 , 
  pip INT_X13Y26 N2END4 -> IMUX_B1 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS0 -> OMUX8 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<1>" , 
  outpin "iSlice__568__" YQ ,
  inpin "iSlice__244__" F1 ,
  inpin "iSlice__25__" F4 ,
  inpin "iSlice__30__" F3 ,
  inpin "iSlice__36__" G4 ,
  pip CLB_X12Y23 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X12Y23 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X13Y26 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y31 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X9Y41 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X10Y24 S6END9 -> E2BEG8 , 
  pip INT_X10Y30 OMUX_ES7 -> S6BEG9 , 
  pip INT_X11Y23 S2MID8 -> E2BEG8 , 
  pip INT_X11Y24 E2MID8 -> S2BEG8 , 
  pip INT_X12Y23 E2MID8 -> IMUX_B31 , 
  pip INT_X12Y23 S2MID7 -> IMUX_B26 , 
  pip INT_X12Y24 E2END8 -> N2BEG7 , 
  pip INT_X12Y24 E2END8 -> S2BEG7 , 
  pip INT_X12Y26 N2END7 -> E2BEG8 , 
  pip INT_X13Y26 E2MID8 -> IMUX_B11 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS4 -> OMUX15 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  pip INT_X9Y32 OMUX_N15 -> N6BEG9 , 
  pip INT_X9Y38 N6END9 -> N6BEG9 , 
  pip INT_X9Y41 E2BEG9 -> IMUX_B19 , 
  pip INT_X9Y41 N6MID9 -> E2BEG9 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<2>" , 
  outpin "iSlice__565__" YQ ,
  inpin "iSlice__238__" G1 ,
  inpin "iSlice__25__" F2 ,
  inpin "iSlice__30__" G2 ,
  inpin "iSlice__38__" G4 ,
  pip CLB_X11Y23 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X12Y23 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X12Y23 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y31 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X9Y41 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip INT_X11Y23 BYP_BOUNCE6 -> IMUX_B3 , 
  pip INT_X11Y23 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y23 E2BEG3 -> BYP_INT_B6 , 
  pip INT_X11Y23 S2END5 -> E2BEG3 , 
  pip INT_X11Y25 E2END6 -> S2BEG5 , 
  pip INT_X12Y23 E2MID3 -> IMUX_B17 , 
  pip INT_X12Y23 E2MID3 -> IMUX_B29 , 
  pip INT_X9Y25 S6END7 -> E2BEG6 , 
  pip INT_X9Y31 OMUX11 -> S6BEG7 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS6 -> OMUX11 , 
  pip INT_X9Y32 OMUX_N11 -> N6BEG7 , 
  pip INT_X9Y38 N6END7 -> N2BEG7 , 
  pip INT_X9Y40 N2END7 -> N2BEG7 , 
  pip INT_X9Y41 N2MID7 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<3>" , 
  outpin "iSlice__567__" XQ ,
  inpin "iSlice__238__" F1 ,
  inpin "iSlice__25__" F3 ,
  inpin "iSlice__31__" F2 ,
  inpin "iSlice__40__" G3 ,
  pip CLB_X11Y23 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X12Y23 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X12Y24 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X8Y32 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X8Y40 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X11Y23 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X11Y23 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X11Y23 S2END7 -> BYP_INT_B3 , 
  pip INT_X11Y23 S2END7 -> E2BEG5 , 
  pip INT_X11Y24 S2MID7 -> E2BEG7 , 
  pip INT_X11Y25 E2END8 -> S2BEG7 , 
  pip INT_X12Y23 E2MID5 -> IMUX_B30 , 
  pip INT_X12Y24 E2MID7 -> IMUX_B10 , 
  pip INT_X8Y32 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X8Y40 W2MID5 -> IMUX_B18 , 
  pip INT_X9Y25 S6END9 -> E2BEG8 , 
  pip INT_X9Y31 OMUX_ES7 -> S6BEG9 , 
  pip INT_X9Y32 OMUX_E7 -> N6BEG4 , 
  pip INT_X9Y38 N6END4 -> N2BEG4 , 
  pip INT_X9Y40 N2END4 -> W2BEG5 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<4>" , 
  outpin "iSlice__567__" YQ ,
  inpin "iSlice__242__" G3 ,
  inpin "iSlice__25__" F1 ,
  inpin "iSlice__31__" G2 ,
  inpin "iSlice__50__" G3 ,
  pip CLB_X11Y26 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X12Y23 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X12Y24 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X8Y32 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X8Y34 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X11Y26 W2MID3 -> IMUX_B1 , 
  pip INT_X12Y23 BYP_BOUNCE4 -> IMUX_B28 , 
  pip INT_X12Y23 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y23 S2END3 -> BYP_INT_B4 , 
  pip INT_X12Y24 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X12Y24 BYP_BOUNCE4 -> BYP_INT_B0 , 
  pip INT_X12Y24 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y24 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y24 S2MID3 -> BYP_INT_B4 , 
  pip INT_X12Y25 S6END3 -> N2BEG3 , 
  pip INT_X12Y25 S6END3 -> S2BEG3 , 
  pip INT_X12Y26 N2MID3 -> W2BEG3 , 
  pip INT_X12Y31 E6MID3 -> S6BEG3 , 
  pip INT_X8Y32 SECONDARY_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X8Y32 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X8Y33 OMUX_N12 -> N2BEG5 , 
  pip INT_X8Y34 N2MID5 -> IMUX_B18 , 
  pip INT_X9Y31 OMUX_SE3 -> E6BEG3 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<5>" , 
  outpin "iSlice__566__" XQ ,
  inpin "iSlice__242__" F4 ,
  inpin "iSlice__25__" G4 ,
  inpin "iSlice__32__" F2 ,
  inpin "iSlice__42__" G4 ,
  pip CLB_X11Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X12Y23 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X12Y24 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y31 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X8Y37 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip INT_X11Y24 E2END8 -> E2BEG8 , 
  pip INT_X11Y24 E2END8 -> N2BEG7 , 
  pip INT_X11Y26 BYP_BOUNCE4 -> IMUX_B8 , 
  pip INT_X11Y26 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X11Y26 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X11Y26 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X11Y26 N2END7 -> BYP_INT_B7 , 
  pip INT_X12Y23 S2MID8 -> IMUX_B23 , 
  pip INT_X12Y24 BYP_BOUNCE7 -> IMUX_B25 , 
  pip INT_X12Y24 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X12Y24 E2MID8 -> BYP_INT_B7 , 
  pip INT_X12Y24 E2MID8 -> S2BEG8 , 
  pip INT_X8Y31 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X8Y31 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X8Y32 OMUX_N15 -> N6BEG9 , 
  pip INT_X8Y37 S2MID9 -> IMUX_B19 , 
  pip INT_X8Y38 N6END9 -> S2BEG9 , 
  pip INT_X9Y24 S6END9 -> E2BEG8 , 
  pip INT_X9Y30 OMUX_ES7 -> S6BEG9 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<6>" , 
  outpin "iSlice__566__" YQ ,
  inpin "iSlice__239__" G1 ,
  inpin "iSlice__25__" G1 ,
  inpin "iSlice__32__" G2 ,
  inpin "iSlice__44__" G2 ,
  pip CLB_X11Y25 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y23 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y24 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X7Y33 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y31 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip INT_X11Y25 S2MID2 -> IMUX_B20 , 
  pip INT_X11Y26 S2END4 -> S2BEG2 , 
  pip INT_X11Y28 E2END5 -> S2BEG4 , 
  pip INT_X12Y23 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X12Y23 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X12Y23 S2MID6 -> BYP_INT_B1 , 
  pip INT_X12Y24 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X12Y24 BYP_BOUNCE2 -> IMUX_B17 , 
  pip INT_X12Y24 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X12Y24 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X12Y24 S2BEG6 -> BYP_INT_B1 , 
  pip INT_X12Y24 S6END6 -> S2BEG6 , 
  pip INT_X12Y30 E6MID6 -> S6BEG6 , 
  pip INT_X7Y32 OMUX_WN14 -> N2BEG3 , 
  pip INT_X7Y33 N2MID3 -> IMUX_B21 , 
  pip INT_X8Y31 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X8Y31 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X9Y28 S2END7 -> E2BEG5 , 
  pip INT_X9Y30 OMUX_SE3 -> E6BEG6 , 
  pip INT_X9Y30 OMUX_SE3 -> S2BEG7 , 
  ;
net "uart_wrapper/cmp_uart/u27/u1/Q<7>" , 
  outpin "iSlice__565__" XQ ,
  inpin "iSlice__239__" F1 ,
  inpin "iSlice__25__" G2 ,
  inpin "iSlice__33__" F2 ,
  inpin "iSlice__46__" G4 ,
  pip CLB_X11Y25 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X12Y23 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X12Y25 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X8Y35 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y31 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip INT_X11Y23 E2END_S1 -> E2BEG9 , 
  pip INT_X11Y23 S2MID0 -> E2BEG0 , 
  pip INT_X11Y24 E2END1 -> N2BEG0 , 
  pip INT_X11Y24 E2END1 -> S2BEG0 , 
  pip INT_X11Y25 N2MID0 -> IMUX_B28 , 
  pip INT_X12Y23 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X12Y23 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X12Y23 E2MID0 -> BYP_INT_B2 , 
  pip INT_X12Y23 E2MID9 -> N2BEG9 , 
  pip INT_X12Y25 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X12Y25 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X12Y25 N2END9 -> BYP_INT_B5 , 
  pip INT_X8Y32 OMUX_WN14 -> N2BEG6 , 
  pip INT_X8Y34 N2END6 -> N2BEG8 , 
  pip INT_X8Y35 N2MID8 -> IMUX_B23 , 
  pip INT_X9Y24 S6END2 -> E2BEG1 , 
  pip INT_X9Y30 OMUX_S4 -> S6BEG2 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS2 -> OMUX14 , 
  pip INT_X9Y31 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<0>" , 
  outpin "iSlice__562__" YQ ,
  inpin "iSlice__237__" G3 ,
  inpin "iSlice__34__" G4 ,
  pip CLB_X11Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X11Y42 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X13Y27 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip INT_X11Y34 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X11Y34 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X11Y35 OMUX_N15 -> N6BEG9 , 
  pip INT_X11Y41 N6END9 -> N2BEG9 , 
  pip INT_X11Y42 N2MID9 -> IMUX_B23 , 
  pip INT_X12Y27 S6END4 -> E2BEG3 , 
  pip INT_X12Y33 OMUX_SE3 -> S6BEG4 , 
  pip INT_X13Y27 E2MID3 -> IMUX_B1 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<1>" , 
  outpin "iSlice__564__" XQ ,
  inpin "iSlice__237__" F4 ,
  inpin "iSlice__26__" F2 ,
  inpin "iSlice__36__" G1 ,
  inpin "iSlice__506__" G2 ,
  pip CLB_X12Y21 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X12Y27 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X13Y27 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y33 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X9Y41 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X12Y20 E6MID2 -> N2BEG2 , 
  pip INT_X12Y20 E6MID2 -> N6BEG2 , 
  pip INT_X12Y21 N2MID2 -> IMUX_B25 , 
  pip INT_X12Y26 N6END2 -> N2BEG2 , 
  pip INT_X12Y27 N2MID2 -> E2BEG2 , 
  pip INT_X12Y27 N2MID2 -> IMUX_B21 , 
  pip INT_X13Y27 E2MID2 -> IMUX_B8 , 
  pip INT_X9Y20 LV12 -> E6BEG2 , 
  pip INT_X9Y32 OMUX_S0 -> LV0 , 
  pip INT_X9Y33 OMUX0 -> N6BEG0 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS1 -> OMUX0 , 
  pip INT_X9Y39 N6END0 -> N2BEG0 , 
  pip INT_X9Y41 N2END0 -> IMUX_B16 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<2>" , 
  outpin "iSlice__564__" YQ ,
  inpin "iSlice__240__" G2 ,
  inpin "iSlice__26__" G3 ,
  inpin "iSlice__38__" G2 ,
  inpin "iSlice__506__" G1 ,
  pip CLB_X12Y21 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X12Y27 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y27 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X9Y33 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y41 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X12Y21 BYP_BOUNCE0 -> IMUX_B18 , 
  pip INT_X12Y21 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y21 E6MID2 -> S2BEG2 , 
  pip INT_X12Y21 S2BEG2 -> BYP_INT_B0 , 
  pip INT_X12Y27 W2MID1 -> IMUX_B20 , 
  pip INT_X13Y27 BYP_BOUNCE2 -> IMUX_B17 , 
  pip INT_X13Y27 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X13Y27 W2END1 -> BYP_INT_B2 , 
  pip INT_X13Y27 W2END1 -> W2BEG1 , 
  pip INT_X15Y21 E6END2 -> N6BEG1 , 
  pip INT_X15Y27 N6END1 -> W2BEG1 , 
  pip INT_X9Y21 LV12 -> E6BEG2 , 
  pip INT_X9Y33 OMUX4 -> LV0 , 
  pip INT_X9Y33 OMUX4 -> N6BEG2 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS5 -> OMUX4 , 
  pip INT_X9Y39 N6END2 -> N2BEG2 , 
  pip INT_X9Y41 N2END2 -> IMUX_B21 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<3>" , 
  outpin "iSlice__569__" XQ ,
  inpin "iSlice__240__" F2 ,
  inpin "iSlice__27__" F3 ,
  inpin "iSlice__40__" G1 ,
  inpin "iSlice__506__" G4 ,
  pip CLB_X12Y22 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X12Y27 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X13Y27 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y40 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y33 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y23 S6MID4 -> E2BEG4 , 
  pip INT_X10Y26 S6END4 -> E6BEG2 , 
  pip INT_X10Y26 S6END4 -> S6BEG4 , 
  pip INT_X10Y32 OMUX_SE3 -> S6BEG4 , 
  pip INT_X12Y22 S2MID3 -> IMUX_B9 , 
  pip INT_X12Y23 E2END4 -> S2BEG3 , 
  pip INT_X12Y27 BYP_BOUNCE6 -> IMUX_B23 , 
  pip INT_X12Y27 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X12Y27 W2MID2 -> BYP_INT_B6 , 
  pip INT_X13Y26 E6MID2 -> N2BEG2 , 
  pip INT_X13Y27 N2MID2 -> IMUX_B25 , 
  pip INT_X13Y27 N2MID2 -> W2BEG2 , 
  pip INT_X8Y40 W2MID1 -> IMUX_B16 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X9Y34 OMUX_N10 -> N6BEG1 , 
  pip INT_X9Y40 N6END1 -> W2BEG1 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<4>" , 
  outpin "iSlice__569__" YQ ,
  inpin "iSlice__241__" G2 ,
  inpin "iSlice__27__" G2 ,
  inpin "iSlice__506__" G3 ,
  inpin "iSlice__50__" G4 ,
  pip CLB_X12Y22 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X12Y26 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X12Y27 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X8Y34 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y33 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X10Y24 S2END6 -> E2BEG4 , 
  pip INT_X10Y26 S6END6 -> S2BEG6 , 
  pip INT_X10Y32 OMUX_ES7 -> S6BEG6 , 
  pip INT_X12Y22 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X12Y22 BYP_BOUNCE4 -> BYP_INT_B0 , 
  pip INT_X12Y22 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y22 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y22 S2END3 -> BYP_INT_B4 , 
  pip INT_X12Y24 E2END4 -> N2BEG3 , 
  pip INT_X12Y24 E2END4 -> S2BEG3 , 
  pip INT_X12Y26 N2END3 -> IMUX_B21 , 
  pip INT_X12Y26 N2END3 -> N2BEG5 , 
  pip INT_X12Y27 N2MID5 -> IMUX_B22 , 
  pip INT_X8Y34 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X8Y34 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X8Y34 OMUX_WN14 -> BYP_INT_B6 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS4 -> OMUX14 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS4 -> OMUX7 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<5>" , 
  outpin "iSlice__562__" XQ ,
  inpin "iSlice__241__" F4 ,
  inpin "iSlice__24__" G1 ,
  inpin "iSlice__28__" F3 ,
  inpin "iSlice__42__" G3 ,
  pip CLB_X11Y34 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X12Y22 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X12Y23 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X12Y26 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X8Y37 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X10Y35 OMUX_NW10 -> N2BEG4 , 
  pip INT_X10Y37 N2END4 -> W2BEG5 , 
  pip INT_X11Y34 SECONDARY_LOGIC_OUTS3 -> OMUX10 , 
  pip INT_X11Y34 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X12Y21 S6END6 -> N2BEG6 , 
  pip INT_X12Y22 N2MID6 -> IMUX_B26 , 
  pip INT_X12Y23 BYP_BOUNCE3 -> IMUX_B7 , 
  pip INT_X12Y23 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X12Y23 N2END6 -> BYP_INT_B3 , 
  pip INT_X12Y26 S2MID9 -> IMUX_B31 , 
  pip INT_X12Y27 S6END6 -> S6BEG6 , 
  pip INT_X12Y27 S6END9 -> S2BEG9 , 
  pip INT_X12Y33 OMUX_ES7 -> S6BEG6 , 
  pip INT_X12Y33 OMUX_ES7 -> S6BEG9 , 
  pip INT_X8Y37 W2END5 -> IMUX_B18 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<6>" , 
  outpin "iSlice__560__" YQ ,
  inpin "iSlice__243__" G4 ,
  inpin "iSlice__24__" G4 ,
  inpin "iSlice__28__" G2 ,
  inpin "iSlice__44__" G3 ,
  pip CLB_X12Y22 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X12Y23 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X13Y26 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X7Y33 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X8Y33 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip INT_X12Y20 S6END3 -> N2BEG3 , 
  pip INT_X12Y22 N2END3 -> IMUX_B17 , 
  pip INT_X12Y23 S2MID0 -> IMUX_B4 , 
  pip INT_X12Y24 W2MID0 -> S2BEG0 , 
  pip INT_X12Y26 S6END3 -> E2BEG2 , 
  pip INT_X12Y26 S6END3 -> S6BEG3 , 
  pip INT_X12Y32 E6MID3 -> S6BEG3 , 
  pip INT_X13Y24 S2END2 -> W2BEG0 , 
  pip INT_X13Y26 E2MID2 -> IMUX_B4 , 
  pip INT_X13Y26 E2MID2 -> S2BEG2 , 
  pip INT_X7Y33 OMUX_W9 -> IMUX_B22 , 
  pip INT_X8Y33 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X8Y33 SECONDARY_LOGIC_OUTS6 -> OMUX9 , 
  pip INT_X9Y32 OMUX_SE3 -> E6BEG3 , 
  ;
net "uart_wrapper/cmp_uart/u27/u2/Q<7>" , 
  outpin "iSlice__560__" XQ ,
  inpin "iSlice__243__" F1 ,
  inpin "iSlice__24__" G2 ,
  inpin "iSlice__29__" F2 ,
  inpin "iSlice__46__" G3 ,
  pip CLB_X12Y23 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y23 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X13Y26 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X8Y33 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X8Y35 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X12Y23 S2MID5 -> IMUX_B10 , 
  pip INT_X12Y23 S2MID5 -> IMUX_B6 , 
  pip INT_X12Y24 S2END5 -> S2BEG5 , 
  pip INT_X12Y26 S6END5 -> E2BEG4 , 
  pip INT_X12Y26 S6END5 -> S2BEG5 , 
  pip INT_X12Y32 E6MID5 -> S6BEG5 , 
  pip INT_X13Y26 BOUNCE3 -> IMUX_B15 , 
  pip INT_X13Y26 E2MID4 -> BOUNCE3 , 
  pip INT_X8Y33 SECONDARY_LOGIC_OUTS2 -> OMUX12 , 
  pip INT_X8Y33 SECONDARY_LOGIC_OUTS2 -> OMUX7 , 
  pip INT_X8Y34 OMUX_N12 -> N2BEG5 , 
  pip INT_X8Y35 N2MID5 -> IMUX_B22 , 
  pip INT_X9Y32 OMUX_ES7 -> E6BEG5 , 
  ;
net "uart_wrapper/cmp_uart/u37/Q<0>" , 
  outpin "iSlice__232__" YQ ,
  inpin "iSlice__34__" F3 ,
  pip CLB_X11Y42 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y43 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X10Y42 OMUX_SE3 -> E2BEG6 , 
  pip INT_X11Y42 E2MID6 -> IMUX_B30 , 
  pip INT_X9Y43 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart/u37/Q<1>" , 
  outpin "iSlice__232__" XQ ,
  inpin "iSlice__36__" F1 ,
  inpin "iSlice__429__" G3 ,
  pip CLB_X9Y41 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y42 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y43 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X9Y41 S2MID2 -> IMUX_B24 , 
  pip INT_X9Y42 OMUX_S4 -> IMUX_B5 , 
  pip INT_X9Y42 OMUX_S4 -> S2BEG2 , 
  pip INT_X9Y43 SECONDARY_LOGIC_OUTS3 -> OMUX4 , 
  ;
net "uart_wrapper/cmp_uart/u37/Q<2>" , 
  outpin "iSlice__235__" YQ ,
  inpin "iSlice__38__" F1 ,
  inpin "iSlice__429__" G4 ,
  pip CLB_X9Y41 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X9Y42 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y44 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X9Y41 S2END0 -> IMUX_B28 , 
  pip INT_X9Y42 S2MID0 -> IMUX_B4 , 
  pip INT_X9Y43 OMUX_S0 -> S2BEG0 , 
  pip INT_X9Y44 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart/u37/Q<3>" , 
  outpin "iSlice__235__" XQ ,
  inpin "iSlice__188__" G1 ,
  inpin "iSlice__40__" F1 ,
  pip CLB_X12Y42 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X8Y40 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X9Y44 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y43 OMUX_SE3 -> E2BEG3 , 
  pip INT_X12Y42 S2MID2 -> IMUX_B20 , 
  pip INT_X12Y43 E2END3 -> S2BEG2 , 
  pip INT_X8Y40 S2MID2 -> IMUX_B24 , 
  pip INT_X8Y41 S2END4 -> S2BEG2 , 
  pip INT_X8Y43 OMUX_WS1 -> S2BEG4 , 
  pip INT_X9Y44 SECONDARY_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X9Y44 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart_lbus/N25" , 
  outpin "iSlice__377__" X ,
  inpin "iSlice__102__" BY ,
  inpin "iSlice__385__" G1 ,
  pip CLB_X11Y46 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y45 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X13Y44 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X11Y46 OMUX_NW10 -> IMUX_B20 , 
  pip INT_X12Y45 BEST_LOGIC_OUTS3 -> OMUX10 , 
  pip INT_X12Y45 BEST_LOGIC_OUTS3 -> OMUX3 , 
  pip INT_X13Y44 OMUX_SE3 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_uart_lbus/N36" , 
  outpin "iSlice__281__" X ,
  inpin "iSlice__354__" G2 ,
  inpin "iSlice__380__" G4 ,
  pip CLB_X13Y42 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y39 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y39 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X13Y40 OMUX_NW10 -> N2BEG4 , 
  pip INT_X13Y42 N2END4 -> IMUX_B21 , 
  pip INT_X14Y39 BEST_LOGIC_OUTS3 -> IMUX_B4 , 
  pip INT_X14Y39 BEST_LOGIC_OUTS3 -> OMUX10 , 
  ;
net "uart_wrapper/cmp_uart_lbus/N4" , 
  outpin "iSlice__328__" X ,
  inpin "iSlice__103__" BY ,
  pip CLB_X12Y31 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X13Y44 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip INT_X12Y31 BEST_LOGIC_OUTS0 -> N6BEG9 , 
  pip INT_X12Y38 N6END_N9 -> N6BEG1 , 
  pip INT_X12Y44 N6END1 -> E2BEG1 , 
  pip INT_X13Y44 BYP_BOUNCE0 -> BYP_INT_B1 , 
  pip INT_X13Y44 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X13Y44 E2MID1 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart_lbus/N5" , 
  outpin "iSlice__466__" X ,
  inpin "iSlice__249__" G1 ,
  inpin "iSlice__383__" F3 ,
  pip CLB_X12Y39 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip CLB_X14Y44 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y45 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X10Y45 W2END3 -> W2BEG5 , 
  pip INT_X12Y39 BEST_LOGIC_OUTS3 -> N6BEG3 , 
  pip INT_X12Y45 N6END3 -> E2BEG3 , 
  pip INT_X12Y45 N6END3 -> W2BEG3 , 
  pip INT_X14Y44 S2MID2 -> IMUX_B16 , 
  pip INT_X14Y45 E2END3 -> S2BEG2 , 
  pip INT_X9Y45 W2MID5 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart_lbus/lbus_clk_n" , 
  outpin "iSlice__273__" X ,
  inpin "iSlice__100__" CLK ,
  inpin "iSlice__101__" CLK ,
  inpin "iSlice__102__" CLK ,
  inpin "iSlice__103__" CLK ,
  inpin "iSlice__246__" CLK ,
  inpin "iSlice__249__" CLK ,
  inpin "iSlice__294__" CLK ,
  inpin "iSlice__674__" CLK ,
  inpin "iSlice__680__" CLK ,
  inpin "iSlice__99__" CLK ,
  pip CLB_X12Y41 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X12Y42 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y39 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y44 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X13Y44 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y29 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X14Y41 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X14Y44 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X21Y30 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X22Y33 CLK_B0_INT -> CLK_PINWIRE0 , 
  pip CLB_X23Y40 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X10Y44 E2END6 -> E2BEG6 , 
  pip INT_X11Y35 LV6 -> E6BEG7 , 
  pip INT_X11Y41 E6END6 -> E6BEG6 , 
  pip INT_X11Y41 E6END6 -> N2BEG6 , 
  pip INT_X11Y41 LH12 -> LV0 , 
  pip INT_X11Y42 N2MID6 -> E2BEG6 , 
  pip INT_X12Y39 S2MID6 -> E2BEG6 , 
  pip INT_X12Y40 S2END6 -> S2BEG6 , 
  pip INT_X12Y41 S2MID6 -> W2BEG6 , 
  pip INT_X12Y41 W2BEG6 -> CLK_B0 , 
  pip INT_X12Y42 E2MID6 -> CLK_B1 , 
  pip INT_X12Y42 E2MID6 -> S2BEG6 , 
  pip INT_X12Y44 E2END6 -> E2BEG6 , 
  pip INT_X13Y39 E2MID6 -> CLK_B1 , 
  pip INT_X13Y42 E2END6 -> N2BEG5 , 
  pip INT_X13Y44 E2MID6 -> CLK_B1 , 
  pip INT_X13Y44 E2MID6 -> CLK_B3 , 
  pip INT_X13Y44 N2END5 -> E2BEG6 , 
  pip INT_X14Y29 S6END7 -> W2BEG6 , 
  pip INT_X14Y29 W2BEG6 -> CLK_B3 , 
  pip INT_X14Y35 E6MID7 -> S6BEG7 , 
  pip INT_X14Y41 E6MID6 -> N2BEG6 , 
  pip INT_X14Y41 N2BEG6 -> CLK_B2 , 
  pip INT_X14Y44 E2MID6 -> CLK_B2 , 
  pip INT_X20Y30 S2END8 -> E2BEG6 , 
  pip INT_X20Y32 W6MID8 -> S2BEG8 , 
  pip INT_X21Y30 E2MID6 -> CLK_B3 , 
  pip INT_X22Y33 S6END7 -> W2BEG6 , 
  pip INT_X22Y33 W2BEG6 -> CLK_B0 , 
  pip INT_X22Y39 OMUX_WS1 -> S6BEG7 , 
  pip INT_X23Y32 S6END_S0 -> W6BEG8 , 
  pip INT_X23Y39 OMUX_S0 -> S6BEG0 , 
  pip INT_X23Y40 BEST_LOGIC_OUTS1 -> OMUX0 , 
  pip INT_X23Y40 BEST_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X23Y40 BEST_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X23Y41 OMUX_N10 -> LH0 , 
  pip INT_X5Y41 LH18 -> E6BEG6 , 
  pip INT_X8Y41 E6MID6 -> N6BEG6 , 
  pip INT_X8Y44 N6MID6 -> E2BEG6 , 
  ;
net "uart_wrapper/cmp_uart_lbus/lbus_rst_buffer" , 
  outpin "iSlice__674__" XQ ,
  inpin "iSlice__192__" SR ,
  inpin "iSlice__193__" SR ,
  inpin "iSlice__194__" SR ,
  inpin "iSlice__195__" SR ,
  inpin "iSlice__196__" SR ,
  inpin "iSlice__197__" SR ,
  inpin "iSlice__198__" SR ,
  inpin "iSlice__199__" SR ,
  inpin "iSlice__200__" SR ,
  inpin "iSlice__201__" SR ,
  inpin "iSlice__202__" SR ,
  inpin "iSlice__203__" SR ,
  inpin "iSlice__204__" SR ,
  inpin "iSlice__205__" SR ,
  inpin "iSlice__206__" SR ,
  inpin "iSlice__207__" SR ,
  inpin "iSlice__208__" SR ,
  inpin "iSlice__209__" SR ,
  inpin "iSlice__210__" SR ,
  inpin "iSlice__211__" SR ,
  inpin "iSlice__212__" SR ,
  inpin "iSlice__213__" SR ,
  inpin "iSlice__214__" SR ,
  inpin "iSlice__215__" SR ,
  inpin "iSlice__216__" SR ,
  inpin "iSlice__217__" SR ,
  inpin "iSlice__218__" SR ,
  inpin "iSlice__219__" SR ,
  inpin "iSlice__220__" SR ,
  inpin "iSlice__221__" SR ,
  inpin "iSlice__222__" SR ,
  inpin "iSlice__223__" SR ,
  inpin "iSlice__224__" SR ,
  inpin "iSlice__225__" SR ,
  inpin "iSlice__226__" SR ,
  inpin "iSlice__227__" SR ,
  inpin "iSlice__228__" SR ,
  inpin "iSlice__229__" SR ,
  inpin "iSlice__230__" SR ,
  inpin "iSlice__272__" SR ,
  inpin "iSlice__273__" SR ,
  inpin "iSlice__282__" SR ,
  inpin "iSlice__283__" SR ,
  inpin "iSlice__285__" SR ,
  inpin "iSlice__286__" SR ,
  inpin "iSlice__287__" SR ,
  inpin "iSlice__507__" SR ,
  inpin "iSlice__512__" SR ,
  inpin "iSlice__516__" SR ,
  inpin "iSlice__520__" SR ,
  inpin "iSlice__521__" SR ,
  inpin "iSlice__522__" SR ,
  inpin "iSlice__523__" SR ,
  inpin "iSlice__549__" SR ,
  inpin "iSlice__550__" SR ,
  inpin "iSlice__551__" SR ,
  inpin "iSlice__552__" SR ,
  inpin "iSlice__553__" SR ,
  inpin "iSlice__557__" SR ,
  inpin "iSlice__678__" SR ,
  inpin "iSlice__679__" SR ,
  inpin "iSlice__681__" SR ,
  inpin "iSlice__682__" SR ,
  inpin "iSlice__683__" SR ,
  inpin "iSlice__685__" SR ,
  inpin "iSlice__686__" SR ,
  inpin "iSlice__690__" SR ,
  pip CLB_BUFFER_X15Y21 CLB_BUFFER_W2MID9 -> CLB_BUFFER_IW2MID9 , 
  pip CLB_BUFFER_X15Y27 CLB_BUFFER_W2MID0 -> CLB_BUFFER_IW2MID0 , 
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_BUFFER_X15Y60 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X11Y28 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y29 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X11Y31 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y38 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X11Y39 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X11Y40 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X11Y41 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y45 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X11Y52 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X11Y52 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X13Y19 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X13Y46 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X13Y48 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X13Y51 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X13Y55 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y19 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X14Y23 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X14Y23 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y24 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y27 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X14Y27 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y38 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X14Y48 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y51 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X14Y51 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y52 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X14Y53 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X14Y60 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X16Y52 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X17Y22 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X17Y34 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X17Y36 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X17Y39 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X17Y41 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X17Y60 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X18Y27 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X18Y29 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X21Y25 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X22Y33 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X22Y54 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X22Y60 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X23Y31 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X23Y40 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X8Y29 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X8Y29 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X8Y30 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X8Y36 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X8Y43 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X8Y44 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X8Y44 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X8Y46 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y30 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y31 SR_B1_INT -> SR_PINWIRE1 , 
  pip CLB_X9Y36 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y36 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y37 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y39 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y40 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y40 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y42 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y46 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y47 SR_B0_INT -> SR_PINWIRE0 , 
  pip CLB_X9Y47 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y47 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y48 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y50 SR_B3_INT -> SR_PINWIRE3 , 
  pip CLB_X9Y54 SR_B2_INT -> SR_PINWIRE2 , 
  pip CLB_X9Y55 SR_B0_INT -> SR_PINWIRE0 , 
  pip INT_X10Y28 S6END4 -> E2BEG3 , 
  pip INT_X10Y29 E2END4 -> E2BEG4 , 
  pip INT_X10Y31 S6MID4 -> E2BEG4 , 
  pip INT_X10Y31 S6MID4 -> W6BEG4 , 
  pip INT_X10Y34 LH12 -> N6BEG5 , 
  pip INT_X10Y34 LH12 -> S6BEG4 , 
  pip INT_X10Y36 S2END3 -> W2BEG1 , 
  pip INT_X10Y37 E2END3 -> E2BEG1 , 
  pip INT_X10Y38 S2END5 -> E2BEG3 , 
  pip INT_X10Y38 S2END5 -> S2BEG3 , 
  pip INT_X10Y40 N6END5 -> N2BEG5 , 
  pip INT_X10Y40 N6END5 -> S2BEG5 , 
  pip INT_X10Y42 N2END5 -> N2BEG7 , 
  pip INT_X10Y44 N2END7 -> N2BEG9 , 
  pip INT_X10Y44 N2END7 -> W2BEG8 , 
  pip INT_X10Y45 N2MID9 -> W2BEG9 , 
  pip INT_X10Y47 N2END_N9 -> E2BEG0 , 
  pip INT_X10Y47 N2END_N9 -> N2BEG1 , 
  pip INT_X10Y47 N2END_N9 -> W2BEG0 , 
  pip INT_X10Y48 N2MID1 -> E2BEG1 , 
  pip INT_X10Y48 N2MID1 -> W2BEG1 , 
  pip INT_X10Y49 N2END1 -> E2BEG2 , 
  pip INT_X11Y28 BOUNCE0 -> SR_B3 , 
  pip INT_X11Y28 E2MID3 -> BOUNCE0 , 
  pip INT_X11Y29 BOUNCE2 -> SR_B2 , 
  pip INT_X11Y29 E2MID4 -> BOUNCE2 , 
  pip INT_X11Y31 BOUNCE3 -> SR_B1 , 
  pip INT_X11Y31 E2MID4 -> BOUNCE3 , 
  pip INT_X11Y37 E2MID1 -> N2BEG1 , 
  pip INT_X11Y38 BOUNCE1 -> SR_B2 , 
  pip INT_X11Y38 E2MID3 -> BOUNCE1 , 
  pip INT_X11Y38 E2MID3 -> N2BEG3 , 
  pip INT_X11Y39 N2END1 -> SR_B3 , 
  pip INT_X11Y40 BOUNCE1 -> SR_B2 , 
  pip INT_X11Y40 E2BEG4 -> BOUNCE1 , 
  pip INT_X11Y40 N2END3 -> E2BEG4 , 
  pip INT_X11Y41 E2END0 -> SR_B0 , 
  pip INT_X11Y45 S2END0 -> SR_B0 , 
  pip INT_X11Y47 E2MID0 -> S2BEG0 , 
  pip INT_X11Y48 E2MID1 -> N2BEG1 , 
  pip INT_X11Y50 N2END1 -> N2BEG1 , 
  pip INT_X11Y51 N2MID1 -> E2BEG1 , 
  pip INT_X11Y52 N2END1 -> SR_B1 , 
  pip INT_X11Y52 N2END1 -> SR_B3 , 
  pip INT_X12Y38 E2END3 -> E2BEG3 , 
  pip INT_X12Y48 E2END1 -> E2BEG1 , 
  pip INT_X12Y49 E2END2 -> E2BEG2 , 
  pip INT_X13Y19 S2MID1 -> E2BEG1 , 
  pip INT_X13Y19 S2MID1 -> SR_B1 , 
  pip INT_X13Y20 S2END1 -> S2BEG1 , 
  pip INT_X13Y22 W2MID1 -> S2BEG1 , 
  pip INT_X13Y46 S2END1 -> SR_B3 , 
  pip INT_X13Y48 E2MID1 -> S2BEG1 , 
  pip INT_X13Y48 E2MID1 -> SR_B1 , 
  pip INT_X13Y51 E2END1 -> SR_B1 , 
  pip INT_X13Y54 W2MID1 -> N2BEG1 , 
  pip INT_X13Y55 N2MID1 -> SR_B3 , 
  pip INT_X13Y56 N2END1 -> N2BEG3 , 
  pip INT_X13Y58 N2END3 -> N2BEG3 , 
  pip INT_X13Y60 N2END3 -> E2BEG4 , 
  pip INT_X14Y19 E2MID1 -> SR_B1 , 
  pip INT_X14Y22 W2END_N9 -> N2BEG1 , 
  pip INT_X14Y22 W2END_N9 -> W2BEG1 , 
  pip INT_X14Y23 N2MID1 -> SR_B3 , 
  pip INT_X14Y23 S2END0 -> SR_B0 , 
  pip INT_X14Y24 S2MID0 -> SR_B2 , 
  pip INT_X14Y25 S2END2 -> S2BEG0 , 
  pip INT_X14Y27 W2END0 -> S2BEG2 , 
  pip INT_X14Y27 W2END0 -> SR_B0 , 
  pip INT_X14Y27 W2END0 -> SR_B2 , 
  pip INT_X14Y38 E2BEG1 -> SR_B0 , 
  pip INT_X14Y38 E2END3 -> E2BEG1 , 
  pip INT_X14Y48 E2END1 -> SR_B3 , 
  pip INT_X14Y49 E2END2 -> N2BEG1 , 
  pip INT_X14Y51 N2END1 -> N2BEG1 , 
  pip INT_X14Y51 N2END1 -> SR_B1 , 
  pip INT_X14Y51 N2END1 -> SR_B3 , 
  pip INT_X14Y52 N2MID1 -> E2BEG1 , 
  pip INT_X14Y52 N2MID1 -> W2BEG1 , 
  pip INT_X14Y52 W2BEG1 -> SR_B2 , 
  pip INT_X14Y53 N2END1 -> N2BEG1 , 
  pip INT_X14Y53 N2END1 -> SR_B3 , 
  pip INT_X14Y54 N2MID1 -> W2BEG1 , 
  pip INT_X14Y60 BOUNCE3 -> SR_B1 , 
  pip INT_X14Y60 E2MID4 -> BOUNCE3 , 
  pip INT_X15Y60 E2END4 -> E2BEG4 , 
  pip INT_X16Y21 S2MID0 -> E2BEG0 , 
  pip INT_X16Y21 S6END_S0 -> W2BEG9 , 
  pip INT_X16Y22 S6END0 -> S2BEG0 , 
  pip INT_X16Y27 S2MID0 -> W2BEG0 , 
  pip INT_X16Y28 S6END0 -> N2BEG0 , 
  pip INT_X16Y28 S6END0 -> S2BEG0 , 
  pip INT_X16Y28 S6END0 -> S6BEG0 , 
  pip INT_X16Y29 N2MID0 -> E2BEG0 , 
  pip INT_X16Y34 LH6 -> S6BEG0 , 
  pip INT_X16Y34 W6END3 -> E2BEG3 , 
  pip INT_X16Y52 E2END1 -> E2BEG1 , 
  pip INT_X16Y52 E2END1 -> SR_B3 , 
  pip INT_X17Y21 E2MID0 -> N2BEG0 , 
  pip INT_X17Y22 N2MID0 -> SR_B0 , 
  pip INT_X17Y34 BOUNCE1 -> SR_B3 , 
  pip INT_X17Y34 E2MID3 -> BOUNCE1 , 
  pip INT_X17Y36 E2BEG2 -> SR_B1 , 
  pip INT_X17Y36 S2END4 -> E2BEG2 , 
  pip INT_X17Y38 S2END4 -> S2BEG4 , 
  pip INT_X17Y39 BOUNCE2 -> SR_B1 , 
  pip INT_X17Y39 E2BEG4 -> BOUNCE2 , 
  pip INT_X17Y39 S2MID4 -> E2BEG4 , 
  pip INT_X17Y40 W6END3 -> N2BEG4 , 
  pip INT_X17Y40 W6END3 -> S2BEG4 , 
  pip INT_X17Y41 BOUNCE2 -> SR_B1 , 
  pip INT_X17Y41 E2BEG4 -> BOUNCE2 , 
  pip INT_X17Y41 N2MID4 -> E2BEG4 , 
  pip INT_X17Y60 E2BEG2 -> SR_B3 , 
  pip INT_X17Y60 E2END4 -> E2BEG2 , 
  pip INT_X18Y27 W2MID1 -> SR_B3 , 
  pip INT_X18Y29 E2END0 -> SR_B0 , 
  pip INT_X18Y52 E2END1 -> E2BEG1 , 
  pip INT_X19Y26 W2MID1 -> N2BEG1 , 
  pip INT_X19Y27 N2MID1 -> W2BEG1 , 
  pip INT_X20Y26 W2END1 -> W2BEG1 , 
  pip INT_X20Y52 E2END1 -> E2BEG1 , 
  pip INT_X21Y25 S2MID1 -> SR_B1 , 
  pip INT_X21Y26 W2MID1 -> S2BEG1 , 
  pip INT_X22Y26 S6END2 -> W2BEG1 , 
  pip INT_X22Y32 OMUX_S4 -> E2BEG1 , 
  pip INT_X22Y32 OMUX_S4 -> S6BEG2 , 
  pip INT_X22Y33 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X22Y33 SECONDARY_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X22Y33 SECONDARY_LOGIC_OUTS0 -> OMUX4 , 
  pip INT_X22Y34 LH0 -> W6BEG3 , 
  pip INT_X22Y34 OMUX_N10 -> LH0 , 
  pip INT_X22Y52 E2END1 -> N2BEG0 , 
  pip INT_X22Y54 N2END0 -> N2BEG0 , 
  pip INT_X22Y54 N2END0 -> SR_B2 , 
  pip INT_X22Y56 N2END0 -> N2BEG0 , 
  pip INT_X22Y58 N2END0 -> N2BEG0 , 
  pip INT_X22Y60 N2END0 -> SR_B2 , 
  pip INT_X23Y31 S2MID1 -> SR_B3 , 
  pip INT_X23Y32 E2MID1 -> S2BEG1 , 
  pip INT_X23Y34 OMUX_NE12 -> N6BEG2 , 
  pip INT_X23Y40 E2BEG2 -> SR_B1 , 
  pip INT_X23Y40 N6END2 -> E2BEG2 , 
  pip INT_X23Y40 N6END2 -> W6BEG3 , 
  pip INT_X7Y30 S2MID4 -> E2BEG4 , 
  pip INT_X7Y31 W6MID4 -> S2BEG4 , 
  pip INT_X8Y29 BOUNCE2 -> SR_B1 , 
  pip INT_X8Y29 BOUNCE2 -> SR_B3 , 
  pip INT_X8Y29 E2BEG4 -> BOUNCE2 , 
  pip INT_X8Y29 S2MID4 -> E2BEG4 , 
  pip INT_X8Y30 BOUNCE2 -> SR_B0 , 
  pip INT_X8Y30 E2MID4 -> BOUNCE2 , 
  pip INT_X8Y30 E2MID4 -> S2BEG4 , 
  pip INT_X8Y36 W2END1 -> N2BEG3 , 
  pip INT_X8Y36 W2END1 -> SR_B3 , 
  pip INT_X8Y37 N2MID3 -> E2BEG3 , 
  pip INT_X8Y38 N2END3 -> N2BEG3 , 
  pip INT_X8Y40 N2END3 -> E2BEG4 , 
  pip INT_X8Y42 S2MID0 -> E2BEG0 , 
  pip INT_X8Y43 S2END0 -> S2BEG0 , 
  pip INT_X8Y43 S2END0 -> SR_B2 , 
  pip INT_X8Y44 S2END1 -> SR_B3 , 
  pip INT_X8Y44 S2MID0 -> SR_B2 , 
  pip INT_X8Y45 W2END_N8 -> N2BEG0 , 
  pip INT_X8Y45 W2END_N8 -> S2BEG0 , 
  pip INT_X8Y46 N2BEG1 -> SR_B3 , 
  pip INT_X8Y46 W2END_N9 -> N2BEG1 , 
  pip INT_X8Y46 W2END_N9 -> S2BEG1 , 
  pip INT_X8Y47 N2END0 -> E2BEG1 , 
  pip INT_X9Y30 S2END1 -> SR_B3 , 
  pip INT_X9Y31 S2MID1 -> SR_B1 , 
  pip INT_X9Y32 S2END1 -> S2BEG1 , 
  pip INT_X9Y34 S2END1 -> S2BEG1 , 
  pip INT_X9Y36 N2BEG1 -> SR_B0 , 
  pip INT_X9Y36 S2BEG1 -> SR_B2 , 
  pip INT_X9Y36 W2MID1 -> N2BEG1 , 
  pip INT_X9Y36 W2MID1 -> S2BEG1 , 
  pip INT_X9Y37 BOUNCE1 -> SR_B2 , 
  pip INT_X9Y37 E2MID3 -> BOUNCE1 , 
  pip INT_X9Y39 S2MID0 -> SR_B0 , 
  pip INT_X9Y40 BOUNCE3 -> SR_B0 , 
  pip INT_X9Y40 BOUNCE3 -> SR_B2 , 
  pip INT_X9Y40 E2MID4 -> BOUNCE3 , 
  pip INT_X9Y40 S2END0 -> S2BEG0 , 
  pip INT_X9Y41 S2MID0 -> E2BEG0 , 
  pip INT_X9Y42 E2MID0 -> S2BEG0 , 
  pip INT_X9Y42 E2MID0 -> SR_B0 , 
  pip INT_X9Y46 S2MID0 -> SR_B2 , 
  pip INT_X9Y47 E2MID1 -> SR_B3 , 
  pip INT_X9Y47 W2MID0 -> N2BEG0 , 
  pip INT_X9Y47 W2MID0 -> S2BEG0 , 
  pip INT_X9Y47 W2MID0 -> SR_B0 , 
  pip INT_X9Y47 W2MID0 -> SR_B2 , 
  pip INT_X9Y48 W2MID1 -> N2BEG1 , 
  pip INT_X9Y48 W2MID1 -> SR_B3 , 
  pip INT_X9Y49 N2END0 -> N2BEG0 , 
  pip INT_X9Y50 N2END1 -> SR_B3 , 
  pip INT_X9Y51 N2END0 -> N2BEG0 , 
  pip INT_X9Y53 N2END0 -> N2BEG0 , 
  pip INT_X9Y54 N2MID0 -> SR_B2 , 
  pip INT_X9Y55 N2END0 -> SR_B0 , 
  ;
net "uart_wrapper/cmp_uart_lbus/lbus_rst_buffer_not0001" , 
  outpin "iSlice__473__" X ,
  inpin "iSlice__674__" CE ,
  pip CLB_X22Y33 CE_B0_INT -> CE_PINWIRE0 , 
  pip CLB_X22Y33 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X22Y33 BEST_LOGIC_OUTS1 -> E2BEG7 , 
  pip INT_X22Y33 E2BEG7 -> CE_B0 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_cs_init" , 
  outpin "iSlice__245__" YQ ,
  inpin "iSlice__245__" G1 ,
  inpin "iSlice__278__" F4 ,
  inpin "iSlice__280__" F2 ,
  inpin "iSlice__333__" G1 ,
  inpin "iSlice__334__" F1 ,
  inpin "iSlice__335__" G3 ,
  inpin "iSlice__354__" F2 ,
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_W2MID8 -> CLB_BUFFER_IW2MID8 , 
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_W2MID2 -> CLB_BUFFER_IW2MID2 , 
  pip CLB_X13Y42 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y36 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y42 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X16Y40 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y44 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X17Y41 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip INT_X13Y42 W2MID4 -> IMUX_B29 , 
  pip INT_X14Y36 W2END8 -> IMUX_B11 , 
  pip INT_X14Y42 W2END2 -> IMUX_B5 , 
  pip INT_X14Y42 W2END2 -> W2BEG4 , 
  pip INT_X16Y36 S2END_S0 -> W2BEG8 , 
  pip INT_X16Y39 S2END2 -> S2BEG0 , 
  pip INT_X16Y40 S2MID2 -> IMUX_B8 , 
  pip INT_X16Y41 S2END2 -> E2BEG0 , 
  pip INT_X16Y41 S2END2 -> S2BEG2 , 
  pip INT_X16Y42 S2MID2 -> W2BEG2 , 
  pip INT_X16Y43 OMUX_S4 -> S2BEG2 , 
  pip INT_X16Y44 OMUX2 -> IMUX_B20 , 
  pip INT_X16Y44 OMUX9 -> IMUX_B10 , 
  pip INT_X16Y44 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X16Y44 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X16Y44 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  pip INT_X17Y41 E2MID0 -> IMUX_B16 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_cs_rd" , 
  outpin "iSlice__99__" XQ ,
  inpin "iSlice__155__" F4 ,
  inpin "iSlice__155__" G2 ,
  inpin "iSlice__156__" F1 ,
  inpin "iSlice__278__" F1 ,
  inpin "iSlice__333__" G4 ,
  inpin "iSlice__340__" G1 ,
  inpin "iSlice__354__" F4 ,
  inpin "iSlice__83__" F3 ,
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_IE6B8 -> CLB_BUFFER_E6B8 , 
  pip CLB_X12Y42 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X13Y41 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X13Y42 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y40 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X17Y41 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X18Y42 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X18Y42 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X21Y57 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X22Y51 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X12Y42 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X12Y42 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X13Y41 OMUX_SE3 -> IMUX_B30 , 
  pip INT_X13Y42 OMUX_E13 -> E6BEG8 , 
  pip INT_X13Y42 OMUX_E13 -> IMUX_B31 , 
  pip INT_X16Y40 S2END8 -> IMUX_B11 , 
  pip INT_X16Y41 S2MID8 -> E2BEG8 , 
  pip INT_X16Y42 E6MID8 -> S2BEG8 , 
  pip INT_X17Y41 E2MID8 -> IMUX_B19 , 
  pip INT_X18Y42 BYP_BOUNCE7 -> IMUX_B17 , 
  pip INT_X18Y42 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X18Y42 W2MID8 -> BYP_INT_B7 , 
  pip INT_X18Y42 W2MID8 -> IMUX_B27 , 
  pip INT_X19Y42 E6END8 -> E6BEG8 , 
  pip INT_X19Y42 E6END8 -> W2BEG8 , 
  pip INT_X21Y57 W2MID1 -> IMUX_B28 , 
  pip INT_X22Y42 E6MID8 -> N6BEG8 , 
  pip INT_X22Y48 N6END8 -> N2BEG8 , 
  pip INT_X22Y50 N2END8 -> N2BEG8 , 
  pip INT_X22Y51 N2MID8 -> IMUX_B7 , 
  pip INT_X22Y53 N2END_N8 -> N2BEG0 , 
  pip INT_X22Y55 N2END0 -> N2BEG0 , 
  pip INT_X22Y57 N2END0 -> W2BEG1 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_cs_rd_mux000023" , 
  outpin "iSlice__83__" XMUX ,
  inpin "iSlice__99__" BY ,
  pip CLB_X12Y42 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X13Y41 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X12Y42 BYP_BOUNCE0 -> BYP_INT_B1 , 
  pip INT_X12Y42 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y42 OMUX_NW10 -> BYP_INT_B0 , 
  pip INT_X13Y41 HALF_OMUX_TOP1 -> OMUX10 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_cs_rd_mux000037" , 
  outpin "iSlice__354__" Y ,
  inpin "iSlice__99__" BX ,
  pip CLB_X12Y42 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X13Y42 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip INT_X12Y42 OMUX_W14 -> BYP_INT_B5 , 
  pip INT_X13Y42 BEST_LOGIC_OUTS7 -> OMUX14 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_cs_rd_mux00009" , 
  outpin "iSlice__410__" X ,
  inpin "iSlice__83__" F4 ,
  pip CLB_X13Y38 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X13Y41 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X13Y38 BEST_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X13Y39 OMUX_N15 -> N2BEG9 , 
  pip INT_X13Y41 N2END9 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_cs_wr" , 
  outpin "iSlice__246__" YQ ,
  inpin "iSlice__246__" G4 ,
  inpin "iSlice__278__" F3 ,
  inpin "iSlice__333__" G2 ,
  inpin "iSlice__354__" F1 ,
  pip CLB_BUFFER_X15Y40 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X13Y42 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y41 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y41 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X16Y40 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y41 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip INT_X13Y42 OMUX_NW10 -> IMUX_B28 , 
  pip INT_X14Y41 OMUX13 -> IMUX_B19 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS6 -> OMUX10 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X15Y40 OMUX_SE3 -> E2BEG3 , 
  pip INT_X16Y40 E2MID3 -> IMUX_B9 , 
  pip INT_X17Y40 E2END3 -> N2BEG2 , 
  pip INT_X17Y41 N2MID2 -> IMUX_B17 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_init_done" , 
  outpin "iSlice__676__" XQ ,
  inpin "iSlice__245__" G3 ,
  inpin "iSlice__249__" G4 ,
  inpin "iSlice__294__" G2 ,
  inpin "iSlice__376__" G2 ,
  inpin "iSlice__383__" F1 ,
  inpin "iSlice__432__" F1 ,
  inpin "iSlice__473__" F4 ,
  inpin "iSlice__98__" G1 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2BEG6 -> CLB_BUFFER_E2BEG6 , 
  pip CLB_X11Y57 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X12Y44 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y44 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y51 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X16Y44 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X21Y30 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X21Y43 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X22Y33 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y45 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X11Y45 W2END_N8 -> W2BEG0 , 
  pip INT_X11Y57 W2MID9 -> IMUX_B3 , 
  pip INT_X12Y44 W2MID8 -> IMUX_B15 , 
  pip INT_X12Y57 W2END7 -> W2BEG9 , 
  pip INT_X13Y44 W2END6 -> W2BEG8 , 
  pip INT_X14Y44 BYP_BOUNCE3 -> IMUX_B19 , 
  pip INT_X14Y44 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y44 W2MID6 -> BYP_INT_B3 , 
  pip INT_X14Y51 OMUX11 -> N6BEG7 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  pip INT_X14Y51 SECONDARY_LOGIC_OUTS2 -> OMUX3 , 
  pip INT_X14Y57 N6END7 -> W2BEG7 , 
  pip INT_X15Y44 S6END7 -> E2BEG6 , 
  pip INT_X15Y44 S6END7 -> W2BEG6 , 
  pip INT_X15Y50 OMUX_SE3 -> S6BEG7 , 
  pip INT_X16Y44 E2MID6 -> IMUX_B22 , 
  pip INT_X17Y44 E2END6 -> E2BEG4 , 
  pip INT_X19Y44 E2END4 -> E2BEG2 , 
  pip INT_X21Y26 LV18 -> N6BEG1 , 
  pip INT_X21Y30 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X21Y30 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X21Y30 S2END1 -> BYP_INT_B2 , 
  pip INT_X21Y32 N6END1 -> E2BEG1 , 
  pip INT_X21Y32 N6END1 -> S2BEG1 , 
  pip INT_X21Y43 BYP_BOUNCE2 -> IMUX_B17 , 
  pip INT_X21Y43 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X21Y43 S2MID1 -> BYP_INT_B2 , 
  pip INT_X21Y44 E2END2 -> LV0 , 
  pip INT_X21Y44 E2END2 -> S2BEG1 , 
  pip INT_X22Y32 E2MID1 -> N2BEG1 , 
  pip INT_X22Y33 N2MID1 -> IMUX_B12 , 
  pip INT_X9Y45 W2END0 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd1" , 
  outpin "iSlice__515__" YQ ,
  inpin "iSlice__245__" F4 ,
  inpin "iSlice__247__" F2 ,
  inpin "iSlice__247__" G3 ,
  inpin "iSlice__494__" G3 ,
  inpin "iSlice__495__" F1 ,
  inpin "iSlice__495__" G1 ,
  inpin "iSlice__496__" G4 ,
  inpin "iSlice__503__" F1 ,
  inpin "iSlice__504__" G4 ,
  inpin "iSlice__69__" F1 ,
  inpin "iSlice__69__" G1 ,
  inpin "iSlice__72__" F4 ,
  inpin "iSlice__72__" G4 ,
  inpin "iSlice__80__" F4 ,
  inpin "iSlice__80__" G2 ,
  inpin "iSlice__88__" F4 ,
  inpin "iSlice__88__" G4 ,
  inpin "iSlice__89__" F4 ,
  inpin "iSlice__89__" G4 ,
  inpin "iSlice__98__" BX ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2MID4 -> CLB_BUFFER_E2MID4 , 
  pip CLB_X11Y34 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y34 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X11Y54 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X11Y54 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X11Y54 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y54 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X11Y54 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X11Y57 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X11Y58 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X11Y58 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X12Y41 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X13Y44 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X13Y44 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y51 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y46 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X9Y56 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X9Y57 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y57 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y57 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X9Y57 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X11Y34 S2END2 -> IMUX_B0 , 
  pip INT_X11Y34 S2END2 -> IMUX_B8 , 
  pip INT_X11Y36 S6END2 -> S2BEG2 , 
  pip INT_X11Y42 LV12 -> E6BEG3 , 
  pip INT_X11Y42 LV12 -> S6BEG2 , 
  pip INT_X11Y53 OMUX_S4 -> E6BEG1 , 
  pip INT_X11Y54 BOUNCE2 -> IMUX_B10 , 
  pip INT_X11Y54 BOUNCE3 -> IMUX_B31 , 
  pip INT_X11Y54 OMUX15 -> N2BEG9 , 
  pip INT_X11Y54 OMUX4 -> LV0 , 
  pip INT_X11Y54 OMUX6 -> BOUNCE2 , 
  pip INT_X11Y54 OMUX6 -> BOUNCE3 , 
  pip INT_X11Y54 OMUX6 -> IMUX_B1 , 
  pip INT_X11Y54 OMUX6 -> IMUX_B21 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS6 -> OMUX15 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  pip INT_X11Y55 OMUX_N15 -> N2BEG9 , 
  pip INT_X11Y56 N2MID9 -> W2BEG9 , 
  pip INT_X11Y57 N2BEG1 -> BYP_INT_B0 , 
  pip INT_X11Y57 N2END_N9 -> N2BEG1 , 
  pip INT_X11Y57 N2END_N9 -> W2BEG0 , 
  pip INT_X11Y58 N2MID1 -> IMUX_B12 , 
  pip INT_X11Y58 N2MID1 -> IMUX_B4 , 
  pip INT_X12Y41 W2END3 -> IMUX_B5 , 
  pip INT_X13Y44 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X13Y44 BYP_BOUNCE4 -> IMUX_B24 , 
  pip INT_X13Y44 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X13Y44 W2MID4 -> BYP_INT_B4 , 
  pip INT_X14Y41 S2MID3 -> W2BEG3 , 
  pip INT_X14Y42 E6MID3 -> N2BEG3 , 
  pip INT_X14Y42 E6MID3 -> S2BEG3 , 
  pip INT_X14Y44 N2END3 -> E2BEG4 , 
  pip INT_X14Y44 N2END3 -> W2BEG4 , 
  pip INT_X14Y51 S2END1 -> IMUX_B0 , 
  pip INT_X14Y53 E6MID1 -> S2BEG1 , 
  pip INT_X16Y44 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X16Y44 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X16Y44 E2END4 -> BYP_INT_B6 , 
  pip INT_X16Y44 E2END4 -> N2BEG3 , 
  pip INT_X16Y46 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X16Y46 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X16Y46 N2END3 -> BYP_INT_B4 , 
  pip INT_X9Y56 W2END9 -> IMUX_B11 , 
  pip INT_X9Y57 W2END0 -> IMUX_B12 , 
  pip INT_X9Y57 W2END0 -> IMUX_B20 , 
  pip INT_X9Y57 W2END0 -> IMUX_B28 , 
  pip INT_X9Y57 W2END0 -> IMUX_B4 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd1-In" , 
  outpin "iSlice__80__" XMUX ,
  inpin "iSlice__515__" BY ,
  pip CLB_X11Y54 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X11Y54 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X10Y54 S2MID4 -> E2BEG4 , 
  pip INT_X10Y55 W2MID4 -> S2BEG4 , 
  pip INT_X11Y54 E2MID4 -> BYP_INT_B6 , 
  pip INT_X11Y54 HALF_OMUX_TOP1 -> OMUX12 , 
  pip INT_X11Y55 OMUX_N12 -> W2BEG4 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd2" , 
  outpin "iSlice__245__" XQ ,
  inpin "iSlice__245__" F3 ,
  inpin "iSlice__247__" F3 ,
  inpin "iSlice__248__" G1 ,
  inpin "iSlice__496__" G1 ,
  inpin "iSlice__503__" F3 ,
  inpin "iSlice__69__" F2 ,
  inpin "iSlice__69__" G2 ,
  inpin "iSlice__72__" F3 ,
  inpin "iSlice__72__" G3 ,
  inpin "iSlice__80__" F2 ,
  inpin "iSlice__88__" BX ,
  inpin "iSlice__89__" F3 ,
  inpin "iSlice__89__" G3 ,
  inpin "iSlice__98__" F1 ,
  inpin "iSlice__98__" G3 ,
  pip CLB_BUFFER_X15Y38 CLB_BUFFER_W6A7 -> CLB_BUFFER_IW6A7 , 
  pip CLB_BUFFER_X15Y57 CLB_BUFFER_W6A3 -> CLB_BUFFER_IW6A3 , 
  pip CLB_X11Y34 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X11Y34 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X11Y54 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X11Y54 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X11Y57 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y57 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X11Y58 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X12Y40 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X16Y44 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X16Y44 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X16Y46 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y56 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y57 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y57 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X9Y57 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y57 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X10Y38 W6END7 -> N2BEG8 , 
  pip INT_X10Y40 N2END8 -> E2BEG9 , 
  pip INT_X10Y57 W6END3 -> E2BEG3 , 
  pip INT_X10Y57 W6END3 -> N2BEG4 , 
  pip INT_X10Y57 W6END3 -> W2BEG3 , 
  pip INT_X10Y58 N2MID4 -> E2BEG4 , 
  pip INT_X11Y34 W2END3 -> IMUX_B1 , 
  pip INT_X11Y34 W2END3 -> IMUX_B9 , 
  pip INT_X11Y54 W2END3 -> IMUX_B29 , 
  pip INT_X11Y54 W2END3 -> IMUX_B9 , 
  pip INT_X11Y57 BYP_BOUNCE6 -> IMUX_B11 , 
  pip INT_X11Y57 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y57 E2MID3 -> BYP_INT_B6 , 
  pip INT_X11Y57 E2MID3 -> IMUX_B1 , 
  pip INT_X11Y58 BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X11Y58 E2MID4 -> BOUNCE3 , 
  pip INT_X12Y40 E2END9 -> IMUX_B7 , 
  pip INT_X13Y34 S2END5 -> W2BEG3 , 
  pip INT_X13Y36 S2END7 -> S2BEG5 , 
  pip INT_X13Y38 W6MID7 -> S2BEG7 , 
  pip INT_X13Y54 S6MID3 -> W2BEG3 , 
  pip INT_X13Y57 W6MID3 -> S6BEG3 , 
  pip INT_X16Y38 S6END9 -> W6BEG7 , 
  pip INT_X16Y44 BYP_BOUNCE5 -> IMUX_B30 , 
  pip INT_X16Y44 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X16Y44 OMUX13 -> BYP_INT_B5 , 
  pip INT_X16Y44 OMUX15 -> S6BEG9 , 
  pip INT_X16Y44 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X16Y44 SECONDARY_LOGIC_OUTS3 -> OMUX15 , 
  pip INT_X16Y45 OMUX_N15 -> LV24 , 
  pip INT_X16Y45 OMUX_N15 -> N2BEG9 , 
  pip INT_X16Y46 N2MID9 -> IMUX_B7 , 
  pip INT_X16Y57 LV12 -> W6BEG3 , 
  pip INT_X9Y56 S2MID3 -> IMUX_B9 , 
  pip INT_X9Y57 W2MID3 -> IMUX_B13 , 
  pip INT_X9Y57 W2MID3 -> IMUX_B21 , 
  pip INT_X9Y57 W2MID3 -> IMUX_B29 , 
  pip INT_X9Y57 W2MID3 -> IMUX_B5 , 
  pip INT_X9Y57 W2MID3 -> S2BEG3 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd3" , 
  outpin "iSlice__524__" YQ ,
  inpin "iSlice__245__" F2 ,
  inpin "iSlice__247__" F4 ,
  inpin "iSlice__494__" G4 ,
  inpin "iSlice__495__" F2 ,
  inpin "iSlice__495__" G2 ,
  inpin "iSlice__496__" G3 ,
  inpin "iSlice__503__" F4 ,
  inpin "iSlice__504__" G1 ,
  inpin "iSlice__69__" BX ,
  inpin "iSlice__72__" F1 ,
  inpin "iSlice__72__" G1 ,
  inpin "iSlice__80__" F1 ,
  inpin "iSlice__80__" G1 ,
  inpin "iSlice__88__" F2 ,
  inpin "iSlice__88__" G2 ,
  inpin "iSlice__89__" F2 ,
  inpin "iSlice__89__" G2 ,
  inpin "iSlice__98__" F4 ,
  inpin "iSlice__98__" G4 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X11Y34 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X11Y34 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y54 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X11Y54 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X11Y54 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X11Y57 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X11Y57 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X11Y58 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y58 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X11Y58 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X12Y41 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X13Y44 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X13Y44 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y51 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X16Y46 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X9Y56 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X9Y57 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y57 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y57 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X11Y34 S2MID6 -> IMUX_B10 , 
  pip INT_X11Y34 S2MID6 -> IMUX_B2 , 
  pip INT_X11Y35 S2END6 -> S2BEG6 , 
  pip INT_X11Y37 S2END8 -> S2BEG6 , 
  pip INT_X11Y39 S2END_S0 -> S2BEG8 , 
  pip INT_X11Y41 S2MID0 -> E2BEG0 , 
  pip INT_X11Y42 S2END2 -> S2BEG0 , 
  pip INT_X11Y44 S2END4 -> S2BEG2 , 
  pip INT_X11Y44 S2END6 -> E2BEG4 , 
  pip INT_X11Y46 S2END6 -> S2BEG4 , 
  pip INT_X11Y46 S2END6 -> S2BEG6 , 
  pip INT_X11Y48 S2END8 -> S2BEG6 , 
  pip INT_X11Y50 S2END_S0 -> S2BEG8 , 
  pip INT_X11Y52 S2MID0 -> E2BEG0 , 
  pip INT_X11Y53 S2END0 -> S2BEG0 , 
  pip INT_X11Y54 S2MID0 -> IMUX_B20 , 
  pip INT_X11Y54 S2MID0 -> IMUX_B28 , 
  pip INT_X11Y54 S2MID0 -> IMUX_B8 , 
  pip INT_X11Y55 S2END0 -> S2BEG0 , 
  pip INT_X11Y56 S2MID0 -> W2BEG0 , 
  pip INT_X11Y57 OMUX_S0 -> IMUX_B0 , 
  pip INT_X11Y57 OMUX_S0 -> IMUX_B8 , 
  pip INT_X11Y57 OMUX_S0 -> S2BEG0 , 
  pip INT_X11Y57 OUT_S -> W2BEG9 , 
  pip INT_X11Y58 OMUX9 -> IMUX_B14 , 
  pip INT_X11Y58 OMUX9 -> IMUX_B6 , 
  pip INT_X11Y58 SECONDARY_LOGIC_OUTS6 -> OMUX0 , 
  pip INT_X11Y58 SECONDARY_LOGIC_OUTS6 -> OMUX9 , 
  pip INT_X12Y41 E2MID0 -> IMUX_B4 , 
  pip INT_X13Y44 E2END4 -> E2BEG4 , 
  pip INT_X13Y44 E2END4 -> IMUX_B17 , 
  pip INT_X13Y44 E2END4 -> IMUX_B25 , 
  pip INT_X13Y51 E2END_S0 -> E2BEG8 , 
  pip INT_X14Y51 E2MID8 -> IMUX_B3 , 
  pip INT_X15Y44 E2END4 -> E2BEG4 , 
  pip INT_X16Y44 E2MID4 -> IMUX_B29 , 
  pip INT_X16Y44 E2MID4 -> N2BEG4 , 
  pip INT_X16Y46 N2END4 -> IMUX_B5 , 
  pip INT_X9Y56 W2END0 -> IMUX_B8 , 
  pip INT_X9Y57 W2END9 -> BYP_INT_B7 , 
  pip INT_X9Y57 W2END9 -> IMUX_B15 , 
  pip INT_X9Y57 W2END9 -> IMUX_B7 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_init_FSM_FFd3-In" , 
  outpin "iSlice__98__" XMUX ,
  inpin "iSlice__524__" BY ,
  pip CLB_X11Y57 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip CLB_X11Y58 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X11Y57 HALF_OMUX_BOT0 -> OMUX4 , 
  pip INT_X11Y57 OMUX4 -> N2BEG2 , 
  pip INT_X11Y58 N2MID2 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_init_cmp_eq0004" , 
  outpin "iSlice__504__" Y ,
  inpin "iSlice__676__" CE ,
  pip CLB_X14Y51 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X14Y51 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X14Y51 BEST_LOGIC_OUTS4 -> OMUX6 , 
  pip INT_X14Y51 BOUNCE3 -> CE_B2 , 
  pip INT_X14Y51 OMUX6 -> BOUNCE3 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1" , 
  outpin "iSlice__101__" XQ ,
  inpin "iSlice__246__" F1 ,
  inpin "iSlice__249__" F3 ,
  inpin "iSlice__249__" G3 ,
  inpin "iSlice__294__" G4 ,
  inpin "iSlice__328__" F4 ,
  inpin "iSlice__350__" F4 ,
  inpin "iSlice__354__" G1 ,
  inpin "iSlice__376__" G3 ,
  inpin "iSlice__380__" G3 ,
  inpin "iSlice__383__" F4 ,
  inpin "iSlice__402__" G3 ,
  inpin "iSlice__432__" G2 ,
  inpin "iSlice__435__" F2 ,
  inpin "iSlice__466__" F3 ,
  inpin "iSlice__473__" F1 ,
  inpin "iSlice__62__" F3 ,
  inpin "iSlice__83__" F1 ,
  inpin "iSlice__83__" G1 ,
  inpin "iSlice__90__" F3 ,
  inpin "iSlice__90__" G3 ,
  inpin "iSlice__94__" F3 ,
  inpin "iSlice__94__" G3 ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_IE2MID1 -> CLB_BUFFER_E2MID1 , 
  pip CLB_X12Y31 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X12Y39 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X12Y43 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X12Y43 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X12Y44 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X13Y39 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X13Y41 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y41 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X13Y42 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X13Y43 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y25 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y26 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y28 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X14Y39 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X14Y41 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X14Y44 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y44 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X21Y30 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X21Y43 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X22Y33 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X9Y45 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X10Y45 W2END8 -> W2BEG8 , 
  pip INT_X12Y31 S2END2 -> IMUX_B8 , 
  pip INT_X12Y33 W2END0 -> S2BEG2 , 
  pip INT_X12Y39 OMUX_W9 -> IMUX_B30 , 
  pip INT_X12Y40 OMUX_NW10 -> N2BEG4 , 
  pip INT_X12Y42 N2END4 -> N2BEG6 , 
  pip INT_X12Y43 N2MID6 -> IMUX_B18 , 
  pip INT_X12Y43 N2MID6 -> IMUX_B22 , 
  pip INT_X12Y43 N2MID6 -> IMUX_B26 , 
  pip INT_X12Y43 N2MID6 -> IMUX_B30 , 
  pip INT_X12Y44 N2END6 -> E2BEG7 , 
  pip INT_X12Y44 N2END6 -> IMUX_B6 , 
  pip INT_X12Y44 N2END6 -> N2BEG8 , 
  pip INT_X12Y45 N2MID8 -> W2BEG8 , 
  pip INT_X13Y39 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X13Y39 SECONDARY_LOGIC_OUTS1 -> OMUX15 , 
  pip INT_X13Y39 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  pip INT_X13Y39 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X13Y39 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  pip INT_X13Y40 OMUX_N10 -> N2BEG1 , 
  pip INT_X13Y40 OMUX_N15 -> LH24 , 
  pip INT_X13Y41 N2MID1 -> E2BEG1 , 
  pip INT_X13Y41 N2MID1 -> IMUX_B20 , 
  pip INT_X13Y41 N2MID1 -> IMUX_B28 , 
  pip INT_X13Y42 N2END1 -> IMUX_B20 , 
  pip INT_X13Y42 N2END1 -> N2BEG3 , 
  pip INT_X13Y43 N2MID3 -> IMUX_B1 , 
  pip INT_X14Y25 S2MID5 -> IMUX_B10 , 
  pip INT_X14Y26 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X14Y26 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X14Y26 S2END7 -> BYP_INT_B1 , 
  pip INT_X14Y26 S2END7 -> S2BEG5 , 
  pip INT_X14Y28 BYP_BOUNCE7 -> IMUX_B13 , 
  pip INT_X14Y28 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X14Y28 S2END9 -> BYP_INT_B7 , 
  pip INT_X14Y28 S2END9 -> S2BEG7 , 
  pip INT_X14Y30 S2END_S1 -> S2BEG9 , 
  pip INT_X14Y32 S2MID1 -> E2BEG1 , 
  pip INT_X14Y33 S6END1 -> S2BEG1 , 
  pip INT_X14Y33 S6END1 -> W2BEG0 , 
  pip INT_X14Y39 OMUX_E2 -> S6BEG1 , 
  pip INT_X14Y39 OMUX_E7 -> IMUX_B5 , 
  pip INT_X14Y41 E2MID1 -> IMUX_B24 , 
  pip INT_X14Y44 E2END7 -> IMUX_B18 , 
  pip INT_X14Y44 E2END7 -> IMUX_B26 , 
  pip INT_X16Y31 E2END_S1 -> E2BEG9 , 
  pip INT_X18Y31 E2END9 -> E2BEG9 , 
  pip INT_X19Y40 LH18 -> N6BEG7 , 
  pip INT_X19Y43 N6MID7 -> E2BEG7 , 
  pip INT_X20Y31 E2END9 -> E2BEG9 , 
  pip INT_X21Y30 S2MID9 -> IMUX_B23 , 
  pip INT_X21Y31 E2MID9 -> S2BEG9 , 
  pip INT_X21Y43 E2END7 -> IMUX_B18 , 
  pip INT_X22Y31 E2END9 -> N2BEG8 , 
  pip INT_X22Y33 N2END8 -> IMUX_B15 , 
  pip INT_X9Y45 W2MID8 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In26" , 
  outpin "iSlice__311__" X ,
  inpin "iSlice__385__" G4 ,
  pip CLB_X11Y46 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X11Y46 X_PINWIRE2 -> BEST_LOGIC_OUTS2_INT , 
  pip INT_X11Y46 BEST_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X11Y46 OMUX13 -> IMUX_B23 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In422" , 
  outpin "iSlice__402__" Y ,
  inpin "iSlice__377__" F2 ,
  pip CLB_X12Y45 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X13Y43 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip INT_X12Y44 OMUX_NW10 -> N2BEG4 , 
  pip INT_X12Y45 N2MID4 -> IMUX_B29 , 
  pip INT_X13Y43 BEST_LOGIC_OUTS4 -> OMUX10 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In43" , 
  outpin "iSlice__385__" Y ,
  inpin "iSlice__101__" BX ,
  pip CLB_X11Y46 Y_PINWIRE3 -> BEST_LOGIC_OUTS7_INT , 
  pip CLB_X13Y39 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X11Y46 BEST_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X12Y39 S6END4 -> E2BEG3 , 
  pip INT_X12Y45 OMUX_SE3 -> S6BEG4 , 
  pip INT_X13Y39 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X13Y39 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X13Y39 E2MID3 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In47" , 
  outpin "iSlice__313__" Y ,
  inpin "iSlice__377__" F4 ,
  pip CLB_X11Y40 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X12Y45 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X11Y40 BEST_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X12Y41 OMUX_NE12 -> N2BEG5 , 
  pip INT_X12Y43 N2END5 -> N2BEG7 , 
  pip INT_X12Y45 N2END7 -> IMUX_B31 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd1-In5" , 
  outpin "iSlice__380__" Y ,
  inpin "iSlice__101__" BY ,
  pip CLB_X13Y39 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X14Y39 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X13Y39 OMUX_W9 -> BYP_INT_B1 , 
  pip INT_X14Y39 BEST_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd2" , 
  outpin "iSlice__102__" XQ ,
  inpin "iSlice__246__" F3 ,
  inpin "iSlice__246__" G3 ,
  inpin "iSlice__249__" F2 ,
  inpin "iSlice__249__" G2 ,
  inpin "iSlice__281__" F4 ,
  inpin "iSlice__294__" G3 ,
  inpin "iSlice__328__" F2 ,
  inpin "iSlice__350__" F2 ,
  inpin "iSlice__376__" G4 ,
  inpin "iSlice__402__" G4 ,
  inpin "iSlice__466__" F2 ,
  inpin "iSlice__473__" F3 ,
  inpin "iSlice__62__" F2 ,
  inpin "iSlice__62__" G2 ,
  inpin "iSlice__83__" BX ,
  inpin "iSlice__90__" BX ,
  inpin "iSlice__94__" BX ,
  pip CLB_BUFFER_X15Y30 CLB_BUFFER_IE2MID7 -> CLB_BUFFER_E2MID7 , 
  pip CLB_BUFFER_X15Y43 CLB_BUFFER_IE6A8 -> CLB_BUFFER_E6A8 , 
  pip CLB_X12Y31 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X12Y39 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X12Y43 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X12Y43 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X13Y41 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X13Y43 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X13Y44 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y28 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y28 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X14Y39 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y41 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y41 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X14Y44 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y44 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X21Y30 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X21Y43 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X22Y33 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X12Y31 W2END6 -> IMUX_B10 , 
  pip INT_X12Y39 W2END2 -> IMUX_B29 , 
  pip INT_X12Y43 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X12Y43 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X12Y43 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X12Y43 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X12Y43 OMUX_WS1 -> BYP_INT_B1 , 
  pip INT_X12Y43 OMUX_WS1 -> BYP_INT_B3 , 
  pip INT_X13Y41 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X13Y41 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X13Y41 W2MID4 -> BYP_INT_B6 , 
  pip INT_X13Y43 OMUX_S0 -> IMUX_B0 , 
  pip INT_X13Y44 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X13Y44 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  pip INT_X13Y44 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X14Y26 S2MID7 -> IMUX_B10 , 
  pip INT_X14Y27 S2END7 -> S2BEG7 , 
  pip INT_X14Y28 S2MID7 -> IMUX_B14 , 
  pip INT_X14Y28 S2MID7 -> IMUX_B6 , 
  pip INT_X14Y29 S2END7 -> S2BEG7 , 
  pip INT_X14Y30 S2MID7 -> E2BEG7 , 
  pip INT_X14Y31 S6END7 -> S2BEG7 , 
  pip INT_X14Y31 S6END7 -> W2BEG6 , 
  pip INT_X14Y37 S6END9 -> N2BEG9 , 
  pip INT_X14Y37 S6END9 -> S6BEG7 , 
  pip INT_X14Y39 N2END9 -> IMUX_B31 , 
  pip INT_X14Y39 S2END4 -> W2BEG2 , 
  pip INT_X14Y41 S2END6 -> IMUX_B18 , 
  pip INT_X14Y41 S2END6 -> IMUX_B26 , 
  pip INT_X14Y41 S2END6 -> S2BEG4 , 
  pip INT_X14Y41 S2END6 -> W2BEG4 , 
  pip INT_X14Y43 OMUX_ES7 -> E6BEG8 , 
  pip INT_X14Y43 OMUX_ES7 -> S2BEG6 , 
  pip INT_X14Y43 OMUX_ES7 -> S6BEG9 , 
  pip INT_X14Y44 OMUX_E7 -> IMUX_B17 , 
  pip INT_X14Y44 OMUX_E7 -> IMUX_B25 , 
  pip INT_X16Y30 E2END7 -> E2BEG5 , 
  pip INT_X18Y30 E2END5 -> E2BEG3 , 
  pip INT_X20Y30 E2END3 -> E2BEG1 , 
  pip INT_X20Y43 E6END8 -> E2BEG8 , 
  pip INT_X21Y30 BYP_BOUNCE0 -> IMUX_B22 , 
  pip INT_X21Y30 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X21Y30 E2MID1 -> BYP_INT_B0 , 
  pip INT_X21Y43 E2MID8 -> IMUX_B19 , 
  pip INT_X22Y30 E2END1 -> N2BEG0 , 
  pip INT_X22Y32 N2END0 -> N2BEG2 , 
  pip INT_X22Y33 N2MID2 -> IMUX_B13 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_slave_state_FSM_FFd2-In1" , 
  outpin "iSlice__383__" X ,
  inpin "iSlice__102__" BX ,
  pip CLB_X13Y44 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y45 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X11Y44 E2END_S0 -> E2BEG8 , 
  pip INT_X13Y44 E2END8 -> BYP_INT_B7 , 
  pip INT_X9Y45 BEST_LOGIC_OUTS3 -> E2BEG0 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_tick_delay" , 
  outpin "iSlice__247__" YQ ,
  inpin "iSlice__247__" G2 ,
  inpin "iSlice__494__" G2 ,
  inpin "iSlice__495__" F3 ,
  inpin "iSlice__495__" G3 ,
  inpin "iSlice__69__" G3 ,
  inpin "iSlice__72__" F2 ,
  inpin "iSlice__72__" G2 ,
  inpin "iSlice__80__" F3 ,
  inpin "iSlice__80__" G3 ,
  inpin "iSlice__88__" F3 ,
  inpin "iSlice__88__" G3 ,
  inpin "iSlice__89__" BX ,
  inpin "iSlice__98__" F3 ,
  pip CLB_X11Y34 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X11Y54 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X11Y54 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y54 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X11Y54 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X11Y57 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X11Y58 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y58 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X12Y41 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X13Y44 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X13Y44 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y57 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y57 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y57 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip INT_X10Y55 OMUX_NW10 -> N2BEG4 , 
  pip INT_X10Y57 N2END4 -> W2BEG5 , 
  pip INT_X11Y34 S2MID2 -> BYP_INT_B0 , 
  pip INT_X11Y35 W2MID2 -> S2BEG2 , 
  pip INT_X11Y54 OMUX9 -> IMUX_B2 , 
  pip INT_X11Y54 OMUX9 -> IMUX_B22 , 
  pip INT_X11Y54 OMUX9 -> IMUX_B30 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS4 -> OMUX3 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  pip INT_X11Y55 OMUX_N10 -> N2BEG1 , 
  pip INT_X11Y57 N2BEG3 -> IMUX_B9 , 
  pip INT_X11Y57 N2END1 -> N2BEG3 , 
  pip INT_X11Y58 N2MID3 -> IMUX_B13 , 
  pip INT_X11Y58 N2MID3 -> IMUX_B5 , 
  pip INT_X12Y35 S6END3 -> W2BEG2 , 
  pip INT_X12Y41 BOUNCE2 -> IMUX_B6 , 
  pip INT_X12Y41 E2BEG4 -> BOUNCE2 , 
  pip INT_X12Y41 S6END5 -> E2BEG4 , 
  pip INT_X12Y41 S6END5 -> S6BEG3 , 
  pip INT_X12Y44 S6MID5 -> E2BEG5 , 
  pip INT_X12Y47 S6END7 -> S6BEG5 , 
  pip INT_X12Y53 OMUX_SE3 -> S6BEG7 , 
  pip INT_X13Y44 E2MID5 -> IMUX_B18 , 
  pip INT_X13Y44 E2MID5 -> IMUX_B26 , 
  pip INT_X9Y57 W2MID5 -> IMUX_B14 , 
  pip INT_X9Y57 W2MID5 -> IMUX_B22 , 
  pip INT_X9Y57 W2MID5 -> IMUX_B6 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_wr_rd" , 
  outpin "iSlice__100__" XQ ,
  inpin "iSlice__154__" F1 ,
  inpin "iSlice__155__" F3 ,
  inpin "iSlice__155__" G3 ,
  inpin "iSlice__156__" F4 ,
  inpin "iSlice__280__" F1 ,
  inpin "iSlice__334__" F2 ,
  inpin "iSlice__335__" G1 ,
  inpin "iSlice__62__" F4 ,
  inpin "iSlice__62__" G4 ,
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_IE2BEG7 -> CLB_BUFFER_E2BEG7 , 
  pip CLB_BUFFER_X15Y51 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X14Y28 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y28 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y29 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X14Y36 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X14Y42 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X16Y44 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X18Y42 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X18Y42 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X21Y57 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X23Y51 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X14Y28 OMUX_S0 -> IMUX_B12 , 
  pip INT_X14Y28 OMUX_S0 -> IMUX_B4 , 
  pip INT_X14Y29 SECONDARY_LOGIC_OUTS3 -> OMUX0 , 
  pip INT_X14Y29 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X14Y36 W2MID5 -> IMUX_B10 , 
  pip INT_X14Y42 W2MID7 -> IMUX_B7 , 
  pip INT_X15Y30 OMUX_NE12 -> N6BEG5 , 
  pip INT_X15Y36 N6END5 -> N6BEG7 , 
  pip INT_X15Y36 N6END5 -> W2BEG5 , 
  pip INT_X15Y42 N6END7 -> E2BEG7 , 
  pip INT_X15Y42 N6END7 -> N6BEG9 , 
  pip INT_X15Y42 N6END7 -> W2BEG7 , 
  pip INT_X15Y48 N6END9 -> N2BEG9 , 
  pip INT_X15Y51 N2END_N9 -> E2BEG0 , 
  pip INT_X16Y42 E2MID7 -> N2BEG7 , 
  pip INT_X16Y44 N2END7 -> IMUX_B11 , 
  pip INT_X17Y42 E2END7 -> E2BEG7 , 
  pip INT_X17Y51 E2END0 -> E2BEG0 , 
  pip INT_X18Y42 E2MID7 -> IMUX_B18 , 
  pip INT_X18Y42 E2MID7 -> IMUX_B26 , 
  pip INT_X19Y51 E2END0 -> E2BEG0 , 
  pip INT_X21Y50 E2END_S0 -> N2BEG9 , 
  pip INT_X21Y51 E2END0 -> E2BEG0 , 
  pip INT_X21Y53 N2END_N9 -> N2BEG1 , 
  pip INT_X21Y55 N2END1 -> N2BEG3 , 
  pip INT_X21Y57 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X21Y57 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X21Y57 N2END3 -> BYP_INT_B6 , 
  pip INT_X23Y51 E2END0 -> IMUX_B28 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_wr_rd_mux000017" , 
  outpin "iSlice__62__" XMUX ,
  inpin "iSlice__100__" BX ,
  pip CLB_X14Y28 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip CLB_X14Y29 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip INT_X14Y28 HALF_OMUX_BOT1 -> OMUX4 , 
  pip INT_X14Y28 OMUX4 -> N2BEG2 , 
  pip INT_X14Y29 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X14Y29 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y29 N2MID2 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_wr_rd_mux00002" , 
  outpin "iSlice__350__" X ,
  inpin "iSlice__100__" BY ,
  pip CLB_X14Y26 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X14Y29 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip INT_X14Y26 BEST_LOGIC_OUTS0 -> N2BEG6 , 
  pip INT_X14Y28 N2END6 -> N2BEG6 , 
  pip INT_X14Y29 N2MID6 -> BYP_INT_B3 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_wr_wr" , 
  outpin "iSlice__246__" XQ ,
  inpin "iSlice__246__" F2 ,
  inpin "iSlice__280__" F4 ,
  inpin "iSlice__334__" F3 ,
  inpin "iSlice__335__" G2 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2BEG1 -> CLB_BUFFER_E2BEG1 , 
  pip CLB_X14Y36 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y41 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y41 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X14Y42 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X16Y44 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X14Y35 S6END2 -> N2BEG2 , 
  pip INT_X14Y36 N2MID2 -> IMUX_B9 , 
  pip INT_X14Y41 BOUNCE1 -> IMUX_B25 , 
  pip INT_X14Y41 OMUX4 -> S6BEG2 , 
  pip INT_X14Y41 OMUX5 -> BOUNCE1 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS2 -> OMUX4 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  pip INT_X14Y41 SECONDARY_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X14Y42 OMUX_N11 -> IMUX_B6 , 
  pip INT_X15Y42 OMUX_EN8 -> N2BEG0 , 
  pip INT_X15Y44 N2END0 -> E2BEG1 , 
  pip INT_X16Y44 E2MID1 -> IMUX_B8 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_write_msb" , 
  outpin "iSlice__677__" XQ ,
  inpin "iSlice__245__" F1 ,
  inpin "iSlice__248__" G4 ,
  inpin "iSlice__496__" G2 ,
  inpin "iSlice__503__" F2 ,
  inpin "iSlice__69__" F3 ,
  inpin "iSlice__80__" BX ,
  inpin "iSlice__98__" F2 ,
  inpin "iSlice__98__" G2 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2BEG2 -> CLB_BUFFER_E2BEG2 , 
  pip CLB_X11Y54 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X11Y57 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X11Y57 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X12Y40 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X16Y44 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X16Y46 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y56 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y56 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X9Y57 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip INT_X10Y57 OMUX_NE12 -> E2BEG2 , 
  pip INT_X10Y57 OMUX_NE12 -> E2BEG5 , 
  pip INT_X11Y54 S2MID8 -> BYP_INT_B7 , 
  pip INT_X11Y55 E2END9 -> S2BEG8 , 
  pip INT_X11Y57 E2MID5 -> IMUX_B10 , 
  pip INT_X11Y57 E2MID5 -> IMUX_B2 , 
  pip INT_X12Y39 S6END3 -> N2BEG3 , 
  pip INT_X12Y40 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X12Y40 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y40 N2MID3 -> BYP_INT_B4 , 
  pip INT_X12Y45 LV12 -> E6BEG2 , 
  pip INT_X12Y45 LV12 -> S6BEG3 , 
  pip INT_X12Y57 E2END2 -> LV0 , 
  pip INT_X15Y44 S2MID2 -> E2BEG2 , 
  pip INT_X15Y45 E6MID2 -> S2BEG2 , 
  pip INT_X16Y44 E2MID2 -> IMUX_B28 , 
  pip INT_X16Y44 E2MID2 -> N2BEG2 , 
  pip INT_X16Y46 BOUNCE2 -> IMUX_B6 , 
  pip INT_X16Y46 N2BEG4 -> BOUNCE2 , 
  pip INT_X16Y46 N2END2 -> N2BEG4 , 
  pip INT_X9Y55 OMUX_S2 -> E2BEG9 , 
  pip INT_X9Y56 BYP_BOUNCE0 -> IMUX_B10 , 
  pip INT_X9Y56 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y56 OMUX2 -> BYP_INT_B0 , 
  pip INT_X9Y56 SECONDARY_LOGIC_OUTS3 -> OMUX11 , 
  pip INT_X9Y56 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X9Y56 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X9Y57 OMUX_N11 -> IMUX_B30 , 
  ;
net "uart_wrapper/cmp_uart_lbus/s_write_msb_not0001" , 
  outpin "iSlice__503__" X ,
  inpin "iSlice__677__" CE ,
  pip CLB_X9Y56 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y56 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X9Y56 BEST_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X9Y56 BOUNCE3 -> CE_B3 , 
  pip INT_X9Y56 OMUX6 -> BOUNCE3 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_add_init<0>" , 
  outpin "iSlice__508__" YQ ,
  inpin "iSlice__515__" BX ,
  inpin "iSlice__69__" F4 ,
  inpin "iSlice__69__" G4 ,
  pip CLB_X11Y54 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X9Y57 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y57 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X9Y57 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X11Y54 S2END0 -> BYP_INT_B2 , 
  pip INT_X11Y56 E2END1 -> S2BEG0 , 
  pip INT_X9Y56 OMUX_S4 -> E2BEG1 , 
  pip INT_X9Y57 BOUNCE3 -> IMUX_B23 , 
  pip INT_X9Y57 BOUNCE3 -> IMUX_B31 , 
  pip INT_X9Y57 OMUX6 -> BOUNCE3 , 
  pip INT_X9Y57 SECONDARY_LOGIC_OUTS4 -> OMUX4 , 
  pip INT_X9Y57 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_add_init<1>" , 
  outpin "iSlice__508__" XQ ,
  inpin "iSlice__517__" BY ,
  inpin "iSlice__72__" BX ,
  pip CLB_X11Y54 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X9Y57 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X9Y57 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X10Y54 S2END7 -> E2BEG5 , 
  pip INT_X10Y56 OMUX_SE3 -> S2BEG7 , 
  pip INT_X11Y54 E2MID5 -> BYP_INT_B1 , 
  pip INT_X9Y57 OMUX13 -> BYP_INT_B5 , 
  pip INT_X9Y57 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X9Y57 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_add_init<2>" , 
  outpin "iSlice__247__" XQ ,
  inpin "iSlice__247__" F1 ,
  inpin "iSlice__517__" BX ,
  pip CLB_X11Y54 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X11Y54 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y54 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip INT_X11Y54 OMUX13 -> BYP_INT_B5 , 
  pip INT_X11Y54 OMUX13 -> IMUX_B11 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<1>" , 
  outpin "iSlice__72__" XMUX ,
  inpin "iSlice__508__" BX ,
  pip CLB_X9Y57 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X9Y57 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X9Y57 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X9Y57 OMUX2 -> BYP_INT_B0 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_add_init_mux0000<2>" , 
  outpin "iSlice__69__" XMUX ,
  inpin "iSlice__508__" BY ,
  pip CLB_X9Y57 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X9Y57 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X9Y57 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X9Y57 BYP_BOUNCE2 -> BYP_INT_B4 , 
  pip INT_X9Y57 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y57 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X9Y57 HALF_OMUX_TOP1 -> OMUX9 , 
  pip INT_X9Y57 OMUX9 -> BYP_INT_B1 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_data_init<0>" , 
  outpin "iSlice__519__" YQ ,
  inpin "iSlice__355__" F4 ,
  inpin "iSlice__89__" F1 ,
  inpin "iSlice__89__" G1 ,
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_IE2BEG0 -> CLB_BUFFER_E2BEG0 , 
  pip CLB_X11Y31 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X11Y34 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y34 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X19Y35 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X11Y31 SECONDARY_LOGIC_OUTS4 -> OMUX15 , 
  pip INT_X11Y32 OMUX_N15 -> N2BEG9 , 
  pip INT_X11Y34 N2END9 -> IMUX_B11 , 
  pip INT_X11Y34 N2END9 -> IMUX_B3 , 
  pip INT_X11Y35 N2END_N9 -> E2BEG0 , 
  pip INT_X13Y35 E2END0 -> E2BEG0 , 
  pip INT_X15Y35 E2END0 -> E2BEG0 , 
  pip INT_X17Y35 E2END0 -> E2BEG0 , 
  pip INT_X19Y35 E2END0 -> IMUX_B12 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_data_init<1>" , 
  outpin "iSlice__248__" YQ ,
  inpin "iSlice__352__" G1 ,
  inpin "iSlice__494__" G1 ,
  inpin "iSlice__495__" F4 ,
  pip CLB_X12Y35 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X12Y40 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X12Y41 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X13Y44 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X12Y35 S2MID8 -> IMUX_B3 , 
  pip INT_X12Y36 S2END_S0 -> S2BEG8 , 
  pip INT_X12Y39 OMUX_S0 -> S2BEG0 , 
  pip INT_X12Y40 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  pip INT_X12Y40 SECONDARY_LOGIC_OUTS5 -> OMUX15 , 
  pip INT_X12Y41 OMUX_N15 -> IMUX_B7 , 
  pip INT_X12Y41 OMUX_N15 -> N6BEG9 , 
  pip INT_X12Y44 N6MID9 -> E2BEG9 , 
  pip INT_X13Y44 E2MID9 -> IMUX_B27 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_data_init<7>" , 
  outpin "iSlice__524__" XQ ,
  inpin "iSlice__356__" F1 ,
  inpin "iSlice__88__" F1 ,
  inpin "iSlice__88__" G1 ,
  pip CLB_X11Y58 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X11Y58 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X11Y58 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X23Y33 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X11Y58 OMUX13 -> IMUX_B15 , 
  pip INT_X11Y58 OMUX13 -> IMUX_B7 , 
  pip INT_X11Y58 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  pip INT_X12Y58 OMUX_E13 -> LH24 , 
  pip INT_X23Y33 W2MID9 -> IMUX_B15 , 
  pip INT_X24Y33 S6END_S0 -> W2BEG9 , 
  pip INT_X24Y40 LV18 -> S6BEG0 , 
  pip INT_X24Y58 LH12 -> LV0 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<0>" , 
  outpin "iSlice__88__" XMUX ,
  inpin "iSlice__524__" BX ,
  pip CLB_X11Y58 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X11Y58 XMUX_PINWIRE1 -> HALF_OMUX_BOT1_INT , 
  pip INT_X11Y58 HALF_OMUX_BOT1 -> OMUX2 , 
  pip INT_X11Y58 OMUX2 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_data_init_mux0000<7>" , 
  outpin "iSlice__89__" XMUX ,
  inpin "iSlice__519__" BY ,
  pip CLB_X11Y31 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X11Y34 XMUX_PINWIRE0 -> HALF_OMUX_BOT0_INT , 
  pip INT_X11Y31 BYP_BOUNCE2 -> BYP_INT_B4 , 
  pip INT_X11Y31 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X11Y31 S2END0 -> BYP_INT_B2 , 
  pip INT_X11Y33 OMUX_S0 -> S2BEG0 , 
  pip INT_X11Y34 HALF_OMUX_BOT0 -> OMUX0 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_lbus_state<0>" , 
  outpin "iSlice__294__" YQ ,
  inpin "iSlice__285__" F2 ,
  inpin "iSlice__405__" G2 ,
  inpin "iSlice__410__" G4 ,
  inpin "iSlice__48__" F2 ,
  inpin "iSlice__48__" G2 ,
  pip CLB_BUFFER_X15Y37 CLB_BUFFER_W2MID1 -> CLB_BUFFER_IW2MID1 , 
  pip CLB_X13Y38 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X13Y39 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y36 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X16Y36 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X21Y30 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X23Y31 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X13Y38 W2END1 -> IMUX_B4 , 
  pip INT_X13Y39 W2END2 -> IMUX_B21 , 
  pip INT_X15Y37 W2MID1 -> N2BEG1 , 
  pip INT_X15Y38 N2MID1 -> W2BEG1 , 
  pip INT_X15Y39 N2END1 -> W2BEG2 , 
  pip INT_X16Y36 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X16Y36 BYP_BOUNCE2 -> IMUX_B29 , 
  pip INT_X16Y36 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X16Y36 S2MID1 -> BYP_INT_B2 , 
  pip INT_X16Y37 W2END_N9 -> S2BEG1 , 
  pip INT_X16Y37 W2END_N9 -> W2BEG1 , 
  pip INT_X18Y36 W2END7 -> W2BEG9 , 
  pip INT_X20Y30 OMUX_W9 -> N6BEG7 , 
  pip INT_X20Y36 N6END7 -> W2BEG7 , 
  pip INT_X21Y30 SECONDARY_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X21Y30 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  pip INT_X22Y31 OMUX_EN8 -> E2BEG3 , 
  pip INT_X23Y31 E2MID3 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_lbus_state<1>" , 
  outpin "iSlice__249__" XQ ,
  inpin "iSlice__254__" CLK ,
  inpin "iSlice__255__" CLK ,
  inpin "iSlice__352__" G2 ,
  inpin "iSlice__355__" F3 ,
  inpin "iSlice__356__" F4 ,
  inpin "iSlice__405__" G4 ,
  inpin "iSlice__410__" G2 ,
  inpin "iSlice__49__" BY ,
  inpin "iSlice__509__" CLK ,
  inpin "iSlice__510__" CLK ,
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_IE2BEG6 -> CLB_BUFFER_E2BEG6 , 
  pip CLB_BUFFER_X15Y43 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_IE2MID6 -> CLB_BUFFER_E2MID6 , 
  pip CLB_X12Y35 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X13Y38 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X13Y39 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y44 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X16Y36 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X17Y43 CLK_B3_INT -> CLK_PINWIRE3 , 
  pip CLB_X17Y44 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X17Y48 CLK_B1_INT -> CLK_PINWIRE1 , 
  pip CLB_X19Y35 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X22Y52 CLK_B2_INT -> CLK_PINWIRE2 , 
  pip CLB_X23Y33 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X12Y35 S2MID6 -> IMUX_B2 , 
  pip INT_X12Y36 W2MID6 -> S2BEG6 , 
  pip INT_X13Y35 S2END6 -> E2BEG4 , 
  pip INT_X13Y36 S2MID6 -> E2BEG6 , 
  pip INT_X13Y36 S2MID6 -> W2BEG6 , 
  pip INT_X13Y37 S6END6 -> N2BEG6 , 
  pip INT_X13Y37 S6END6 -> S2BEG6 , 
  pip INT_X13Y38 N2MID6 -> IMUX_B6 , 
  pip INT_X13Y39 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X13Y39 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X13Y39 N2END6 -> BYP_INT_B3 , 
  pip INT_X13Y43 OMUX_SW5 -> S6BEG6 , 
  pip INT_X14Y44 OMUX11 -> E2BEG6 , 
  pip INT_X14Y44 OMUX11 -> LH24 , 
  pip INT_X14Y44 SECONDARY_LOGIC_OUTS2 -> OMUX11 , 
  pip INT_X14Y44 SECONDARY_LOGIC_OUTS2 -> OMUX5 , 
  pip INT_X14Y44 SECONDARY_LOGIC_OUTS2 -> OMUX7 , 
  pip INT_X15Y35 E2END4 -> E2BEG4 , 
  pip INT_X15Y36 E2END6 -> E2BEG6 , 
  pip INT_X15Y43 OMUX_ES7 -> E2BEG5 , 
  pip INT_X16Y36 E2MID6 -> BYP_INT_B1 , 
  pip INT_X16Y44 E2END6 -> E2BEG6 , 
  pip INT_X16Y44 E2END6 -> N2BEG5 , 
  pip INT_X16Y46 N2END5 -> N2BEG5 , 
  pip INT_X16Y48 N2END5 -> E2BEG6 , 
  pip INT_X17Y35 E2END4 -> E2BEG4 , 
  pip INT_X17Y43 E2BEG5 -> CLK_B3 , 
  pip INT_X17Y43 E2END5 -> E2BEG5 , 
  pip INT_X17Y44 E2MID6 -> CLK_B2 , 
  pip INT_X17Y48 E2MID6 -> CLK_B1 , 
  pip INT_X19Y35 E2END4 -> E2BEG4 , 
  pip INT_X19Y35 E2END4 -> IMUX_B13 , 
  pip INT_X20Y44 LH18 -> N6BEG7 , 
  pip INT_X20Y50 N6END7 -> E2BEG7 , 
  pip INT_X21Y35 E2END4 -> E2BEG2 , 
  pip INT_X22Y50 E2END7 -> N2BEG6 , 
  pip INT_X22Y52 N2BEG6 -> CLK_B2 , 
  pip INT_X22Y52 N2END6 -> N2BEG6 , 
  pip INT_X23Y33 S2END1 -> IMUX_B12 , 
  pip INT_X23Y35 E2END2 -> S2BEG1 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_lbus_state<2>" , 
  outpin "iSlice__249__" YQ ,
  inpin "iSlice__186__" G3 ,
  inpin "iSlice__187__" G2 ,
  inpin "iSlice__285__" F1 ,
  inpin "iSlice__295__" F2 ,
  inpin "iSlice__330__" F1 ,
  inpin "iSlice__405__" G1 ,
  inpin "iSlice__410__" G1 ,
  inpin "iSlice__412__" G3 ,
  inpin "iSlice__428__" F2 ,
  inpin "iSlice__431__" F2 ,
  inpin "iSlice__48__" BX ,
  inpin "iSlice__91__" F3 ,
  inpin "iSlice__91__" G4 ,
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_IE2MID8 -> CLB_BUFFER_E2MID8 , 
  pip CLB_X11Y27 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X13Y38 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X13Y39 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X14Y44 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X16Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X16Y29 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X16Y29 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X16Y36 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X17Y26 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X17Y28 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X17Y28 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y30 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X23Y31 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X8Y41 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip INT_X10Y41 W2END2 -> W2BEG4 , 
  pip INT_X11Y27 N2BEG3 -> IMUX_B29 , 
  pip INT_X11Y27 W6MID3 -> N2BEG3 , 
  pip INT_X12Y41 W2END0 -> W2BEG2 , 
  pip INT_X13Y38 S2END_S0 -> W2BEG8 , 
  pip INT_X13Y38 W2BEG8 -> IMUX_B7 , 
  pip INT_X13Y39 S2END0 -> IMUX_B20 , 
  pip INT_X13Y41 W2MID0 -> S2BEG0 , 
  pip INT_X14Y27 LV12 -> W6BEG3 , 
  pip INT_X14Y36 S2END_S0 -> E2BEG8 , 
  pip INT_X14Y39 S2END2 -> LV0 , 
  pip INT_X14Y39 S2END2 -> S2BEG0 , 
  pip INT_X14Y41 S2END2 -> S2BEG2 , 
  pip INT_X14Y41 S2END2 -> W2BEG0 , 
  pip INT_X14Y43 OMUX_S4 -> S2BEG2 , 
  pip INT_X14Y44 SECONDARY_LOGIC_OUTS6 -> OMUX4 , 
  pip INT_X16Y28 S2END5 -> E2BEG3 , 
  pip INT_X16Y28 S2END5 -> IMUX_B18 , 
  pip INT_X16Y29 BYP_BOUNCE1 -> IMUX_B28 , 
  pip INT_X16Y29 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X16Y29 S2MID5 -> BYP_INT_B1 , 
  pip INT_X16Y29 S2MID5 -> E2BEG5 , 
  pip INT_X16Y29 S2MID5 -> IMUX_B18 , 
  pip INT_X16Y30 S2END7 -> S2BEG5 , 
  pip INT_X16Y31 S2MID7 -> E2BEG7 , 
  pip INT_X16Y32 S2END7 -> S2BEG7 , 
  pip INT_X16Y34 S2END7 -> S2BEG7 , 
  pip INT_X16Y36 E2END8 -> BYP_INT_B7 , 
  pip INT_X16Y36 E2END8 -> S2BEG7 , 
  pip INT_X17Y26 S2END3 -> IMUX_B25 , 
  pip INT_X17Y28 BOUNCE0 -> IMUX_B0 , 
  pip INT_X17Y28 E2MID3 -> BOUNCE0 , 
  pip INT_X17Y28 E2MID3 -> IMUX_B9 , 
  pip INT_X17Y28 E2MID3 -> S2BEG3 , 
  pip INT_X17Y29 E2MID5 -> N2BEG5 , 
  pip INT_X17Y30 N2MID5 -> IMUX_B2 , 
  pip INT_X18Y31 E2END7 -> E2BEG7 , 
  pip INT_X20Y31 E2END7 -> E2BEG7 , 
  pip INT_X22Y31 E2END7 -> E2BEG7 , 
  pip INT_X23Y31 BYP_BOUNCE1 -> IMUX_B28 , 
  pip INT_X23Y31 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X23Y31 E2MID7 -> BYP_INT_B1 , 
  pip INT_X8Y41 W2END4 -> IMUX_B29 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd1" , 
  outpin "iSlice__103__" XQ ,
  inpin "iSlice__328__" F3 ,
  inpin "iSlice__354__" G3 ,
  inpin "iSlice__377__" F1 ,
  inpin "iSlice__380__" G1 ,
  inpin "iSlice__410__" F3 ,
  inpin "iSlice__417__" F2 ,
  inpin "iSlice__432__" G1 ,
  inpin "iSlice__435__" F3 ,
  inpin "iSlice__62__" F1 ,
  inpin "iSlice__83__" G3 ,
  inpin "iSlice__90__" F4 ,
  inpin "iSlice__90__" G4 ,
  inpin "iSlice__94__" F4 ,
  inpin "iSlice__94__" G4 ,
  pip CLB_X12Y31 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X12Y43 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X12Y43 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X12Y44 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X12Y45 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X13Y38 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X13Y41 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X13Y42 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X13Y44 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X14Y25 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y28 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y39 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y39 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip INT_X12Y31 S2MID4 -> IMUX_B9 , 
  pip INT_X12Y32 S2END6 -> S2BEG4 , 
  pip INT_X12Y34 W2END4 -> S2BEG6 , 
  pip INT_X12Y43 OMUX_SW5 -> IMUX_B19 , 
  pip INT_X12Y43 OMUX_SW5 -> IMUX_B23 , 
  pip INT_X12Y43 OMUX_SW5 -> IMUX_B27 , 
  pip INT_X12Y43 OMUX_SW5 -> IMUX_B31 , 
  pip INT_X12Y44 OMUX_W14 -> IMUX_B7 , 
  pip INT_X12Y45 OMUX_NW10 -> IMUX_B28 , 
  pip INT_X13Y38 W2MID4 -> IMUX_B13 , 
  pip INT_X13Y41 S2END5 -> IMUX_B22 , 
  pip INT_X13Y42 S2MID5 -> IMUX_B22 , 
  pip INT_X13Y43 OMUX_S3 -> S2BEG5 , 
  pip INT_X13Y44 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X13Y44 SECONDARY_LOGIC_OUTS1 -> OMUX14 , 
  pip INT_X13Y44 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X13Y44 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X14Y25 E2BEG3 -> IMUX_B9 , 
  pip INT_X14Y25 S6END4 -> E2BEG3 , 
  pip INT_X14Y28 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X14Y28 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y28 S2MID4 -> BYP_INT_B6 , 
  pip INT_X14Y29 S2END4 -> S2BEG4 , 
  pip INT_X14Y31 S6END4 -> S2BEG4 , 
  pip INT_X14Y31 S6END4 -> S6BEG4 , 
  pip INT_X14Y34 S6MID4 -> W2BEG4 , 
  pip INT_X14Y37 S6END4 -> N2BEG4 , 
  pip INT_X14Y37 S6END4 -> S6BEG4 , 
  pip INT_X14Y38 N2MID4 -> W2BEG4 , 
  pip INT_X14Y39 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X14Y39 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y39 N2END4 -> BYP_INT_B6 , 
  pip INT_X14Y40 S6MID4 -> W6BEG4 , 
  pip INT_X14Y43 OMUX_SE3 -> S6BEG4 , 
  pip INT_X8Y39 S2MID5 -> IMUX_B10 , 
  pip INT_X8Y40 W6END4 -> S2BEG5 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd1-In1" , 
  outpin "iSlice__90__" XMUX ,
  inpin "iSlice__103__" BX ,
  pip CLB_X12Y43 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X13Y44 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X12Y43 HALF_OMUX_TOP0 -> OMUX12 , 
  pip INT_X13Y44 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X13Y44 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X13Y44 OMUX_NE12 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd2" , 
  outpin "iSlice__680__" XQ ,
  inpin "iSlice__313__" G1 ,
  inpin "iSlice__350__" F3 ,
  inpin "iSlice__354__" G4 ,
  inpin "iSlice__377__" F3 ,
  inpin "iSlice__380__" G2 ,
  inpin "iSlice__410__" F1 ,
  inpin "iSlice__417__" F1 ,
  inpin "iSlice__432__" G4 ,
  inpin "iSlice__435__" F1 ,
  inpin "iSlice__62__" BX ,
  inpin "iSlice__83__" G2 ,
  inpin "iSlice__90__" F1 ,
  inpin "iSlice__90__" G1 ,
  inpin "iSlice__94__" F1 ,
  inpin "iSlice__94__" G1 ,
  pip CLB_X11Y40 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X12Y41 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X12Y43 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y43 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X12Y43 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X12Y44 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X12Y45 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X13Y38 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X13Y41 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X13Y42 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y25 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X14Y26 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X14Y28 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X14Y39 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X8Y39 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X11Y40 OMUX_SW5 -> IMUX_B3 , 
  pip INT_X11Y40 OMUX_SW5 -> W6BEG9 , 
  pip INT_X12Y41 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X12Y41 SECONDARY_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X12Y41 SECONDARY_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X12Y41 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X12Y42 OMUX_N13 -> N2BEG0 , 
  pip INT_X12Y42 OMUX_N15 -> E2BEG9 , 
  pip INT_X12Y43 N2MID0 -> IMUX_B16 , 
  pip INT_X12Y43 N2MID0 -> IMUX_B20 , 
  pip INT_X12Y43 N2MID0 -> IMUX_B24 , 
  pip INT_X12Y43 N2MID0 -> IMUX_B28 , 
  pip INT_X12Y44 N2END0 -> IMUX_B4 , 
  pip INT_X12Y44 N2END0 -> N2BEG0 , 
  pip INT_X12Y45 BYP_BOUNCE0 -> IMUX_B30 , 
  pip INT_X12Y45 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y45 N2MID0 -> BYP_INT_B0 , 
  pip INT_X13Y26 S2END6 -> E2BEG4 , 
  pip INT_X13Y28 S6END6 -> E2BEG5 , 
  pip INT_X13Y28 S6END6 -> S2BEG6 , 
  pip INT_X13Y34 S6END6 -> S6BEG6 , 
  pip INT_X13Y38 S2END9 -> IMUX_B15 , 
  pip INT_X13Y39 S2MID9 -> E2BEG9 , 
  pip INT_X13Y40 OMUX_ES7 -> S2BEG9 , 
  pip INT_X13Y40 OMUX_ES7 -> S6BEG6 , 
  pip INT_X13Y41 OMUX_E7 -> IMUX_B21 , 
  pip INT_X13Y42 E2MID9 -> IMUX_B23 , 
  pip INT_X14Y25 BYP_BOUNCE6 -> IMUX_B11 , 
  pip INT_X14Y25 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y25 S2MID4 -> BYP_INT_B6 , 
  pip INT_X14Y26 E2MID4 -> IMUX_B9 , 
  pip INT_X14Y26 E2MID4 -> S2BEG4 , 
  pip INT_X14Y28 BYP_BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X14Y28 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X14Y28 E2MID5 -> BYP_INT_B3 , 
  pip INT_X14Y39 BYP_BOUNCE5 -> IMUX_B6 , 
  pip INT_X14Y39 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y39 E2MID9 -> BYP_INT_B5 , 
  pip INT_X8Y39 S2MID9 -> IMUX_B11 , 
  pip INT_X8Y40 W6MID9 -> S2BEG9 , 
  ;
net "uart_wrapper/cmp_uart_lbus/v_tick_delay_1_FSM_FFd2-In" , 
  outpin "iSlice__94__" XMUX ,
  inpin "iSlice__680__" BX ,
  pip CLB_X12Y41 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X12Y43 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X12Y41 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X12Y41 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X12Y41 S2END7 -> BYP_INT_B1 , 
  pip INT_X12Y43 HALF_OMUX_TOP1 -> OMUX11 , 
  pip INT_X12Y43 OMUX11 -> S2BEG7 , 
  ;
net "uart_wrapper/s_cs" , 
  outpin "iSlice__278__" X ,
  inpin "iSlice__187__" F1 ,
  inpin "iSlice__271__" G4 ,
  inpin "iSlice__284__" F1 ,
  inpin "iSlice__286__" F3 ,
  inpin "iSlice__334__" F4 ,
  inpin "iSlice__335__" F4 ,
  inpin "iSlice__392__" F1 ,
  pip CLB_BUFFER_X15Y37 CLB_BUFFER_W2MID9 -> CLB_BUFFER_IW2MID9 , 
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_W2MID0 -> CLB_BUFFER_IW2MID0 , 
  pip CLB_X14Y36 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X14Y37 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X14Y44 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X16Y40 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X17Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X17Y41 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip INT_X14Y36 S2END1 -> IMUX_B8 , 
  pip INT_X14Y37 W2END9 -> IMUX_B15 , 
  pip INT_X14Y38 W2END_N9 -> S2BEG1 , 
  pip INT_X14Y42 S2END2 -> IMUX_B12 , 
  pip INT_X14Y42 S2END2 -> IMUX_B28 , 
  pip INT_X14Y44 W2END0 -> IMUX_B0 , 
  pip INT_X14Y44 W2END0 -> S2BEG2 , 
  pip INT_X16Y34 S6END9 -> E2BEG8 , 
  pip INT_X16Y37 S6MID9 -> W2BEG9 , 
  pip INT_X16Y40 BEST_LOGIC_OUTS0 -> OMUX12 , 
  pip INT_X16Y40 BEST_LOGIC_OUTS0 -> OMUX15 , 
  pip INT_X16Y40 BEST_LOGIC_OUTS0 -> S6BEG9 , 
  pip INT_X16Y41 OMUX_N15 -> N2BEG9 , 
  pip INT_X16Y44 N2END_N9 -> W2BEG0 , 
  pip INT_X17Y30 S2END8 -> IMUX_B11 , 
  pip INT_X17Y32 S2END8 -> S2BEG8 , 
  pip INT_X17Y34 E2MID8 -> S2BEG8 , 
  pip INT_X17Y41 OMUX_NE12 -> IMUX_B13 , 
  ;
net "uart_wrapper/s_wr" , 
  outpin "iSlice__280__" X ,
  inpin "iSlice__188__" F3 ,
  inpin "iSlice__271__" G2 ,
  inpin "iSlice__286__" F1 ,
  inpin "iSlice__333__" G3 ,
  inpin "iSlice__392__" F4 ,
  inpin "iSlice__401__" F4 ,
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_W2MID6 -> CLB_BUFFER_IW2MID6 , 
  pip CLB_X11Y46 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X12Y42 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X14Y42 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X14Y44 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X16Y44 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X17Y41 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X17Y41 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip INT_X11Y46 W2MID0 -> IMUX_B12 , 
  pip INT_X12Y42 W2END6 -> IMUX_B30 , 
  pip INT_X12Y45 W2END_N8 -> N2BEG0 , 
  pip INT_X12Y46 N2MID0 -> W2BEG0 , 
  pip INT_X14Y42 S2END8 -> IMUX_B31 , 
  pip INT_X14Y42 S2END8 -> W2BEG6 , 
  pip INT_X14Y44 W2END6 -> IMUX_B2 , 
  pip INT_X14Y44 W2END6 -> S2BEG8 , 
  pip INT_X14Y44 W2END6 -> W2BEG8 , 
  pip INT_X16Y44 BEST_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X16Y44 BEST_LOGIC_OUTS0 -> W2BEG6 , 
  pip INT_X17Y41 BYP_BOUNCE3 -> IMUX_B15 , 
  pip INT_X17Y41 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X17Y41 S2END7 -> BYP_INT_B3 , 
  pip INT_X17Y41 S2END7 -> IMUX_B18 , 
  pip INT_X17Y43 OMUX_SE3 -> S2BEG7 , 
  ;
net "uart_wrapper/uart_add_bus<0>" , 
  outpin "iSlice__515__" XQ ,
  inpin "iSlice__284__" F4 ,
  inpin "iSlice__285__" F4 ,
  inpin "iSlice__286__" F2 ,
  inpin "iSlice__309__" G3 ,
  inpin "iSlice__310__" F2 ,
  inpin "iSlice__335__" F1 ,
  inpin "iSlice__34__" F4 ,
  inpin "iSlice__34__" G2 ,
  inpin "iSlice__35__" F3 ,
  inpin "iSlice__35__" G3 ,
  inpin "iSlice__36__" F3 ,
  inpin "iSlice__36__" G3 ,
  inpin "iSlice__37__" F2 ,
  inpin "iSlice__37__" G2 ,
  inpin "iSlice__38__" F3 ,
  inpin "iSlice__38__" G3 ,
  inpin "iSlice__391__" F3 ,
  inpin "iSlice__391__" G3 ,
  inpin "iSlice__393__" F4 ,
  inpin "iSlice__393__" G3 ,
  inpin "iSlice__39__" F2 ,
  inpin "iSlice__39__" G2 ,
  inpin "iSlice__400__" G1 ,
  inpin "iSlice__403__" F1 ,
  inpin "iSlice__404__" F4 ,
  inpin "iSlice__40__" F2 ,
  inpin "iSlice__40__" G2 ,
  inpin "iSlice__41__" F3 ,
  inpin "iSlice__41__" G3 ,
  inpin "iSlice__42__" F2 ,
  inpin "iSlice__42__" G2 ,
  inpin "iSlice__43__" F3 ,
  inpin "iSlice__43__" G3 ,
  inpin "iSlice__44__" F1 ,
  inpin "iSlice__44__" G1 ,
  inpin "iSlice__45__" F4 ,
  inpin "iSlice__45__" G4 ,
  inpin "iSlice__46__" F2 ,
  inpin "iSlice__46__" G2 ,
  inpin "iSlice__478__" G3 ,
  inpin "iSlice__47__" F3 ,
  inpin "iSlice__47__" G3 ,
  inpin "iSlice__48__" F3 ,
  inpin "iSlice__48__" G3 ,
  inpin "iSlice__505__" F3 ,
  inpin "iSlice__505__" G3 ,
  inpin "iSlice__50__" F2 ,
  inpin "iSlice__50__" G2 ,
  inpin "iSlice__51__" F3 ,
  inpin "iSlice__51__" G3 ,
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_IE2MID2 -> CLB_BUFFER_E2MID2 , 
  pip CLB_X11Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X11Y30 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X11Y42 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y42 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y42 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X11Y42 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X11Y54 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X12Y37 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X13Y45 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X14Y37 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X14Y42 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X14Y46 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X14Y46 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X16Y36 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X16Y36 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X16Y38 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X17Y41 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X23Y31 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X7Y33 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X7Y33 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X7Y33 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X7Y33 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X8Y33 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y33 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X8Y34 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y34 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X8Y35 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y35 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X8Y35 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X8Y35 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X8Y37 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y37 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y37 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y37 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X8Y40 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y40 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X8Y40 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y40 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X9Y41 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y41 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y41 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X9Y41 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y41 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y41 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y41 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X9Y41 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y46 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip INT_X10Y33 W2END3 -> W2BEG3 , 
  pip INT_X10Y42 W2END4 -> W2BEG6 , 
  pip INT_X11Y28 S2END2 -> IMUX_B24 , 
  pip INT_X11Y30 W2MID2 -> IMUX_B1 , 
  pip INT_X11Y30 W2MID2 -> S2BEG2 , 
  pip INT_X11Y42 BYP_BOUNCE6 -> IMUX_B31 , 
  pip INT_X11Y42 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y42 W2MID4 -> BYP_INT_B6 , 
  pip INT_X11Y42 W2MID4 -> IMUX_B13 , 
  pip INT_X11Y42 W2MID4 -> IMUX_B21 , 
  pip INT_X11Y42 W2MID4 -> IMUX_B5 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS2 -> OMUX8 , 
  pip INT_X12Y30 S6END3 -> W2BEG2 , 
  pip INT_X12Y33 S6MID3 -> W2BEG3 , 
  pip INT_X12Y36 S6END3 -> E2BEG2 , 
  pip INT_X12Y36 S6END3 -> N2BEG3 , 
  pip INT_X12Y36 S6END3 -> S6BEG3 , 
  pip INT_X12Y37 N2MID3 -> IMUX_B1 , 
  pip INT_X12Y42 S6END5 -> E2BEG4 , 
  pip INT_X12Y42 S6END5 -> S6BEG3 , 
  pip INT_X12Y42 S6END5 -> W2BEG4 , 
  pip INT_X12Y45 S6MID5 -> E2BEG5 , 
  pip INT_X12Y45 S6MID5 -> W6BEG5 , 
  pip INT_X12Y48 S6END5 -> S6BEG5 , 
  pip INT_X12Y54 OMUX_E8 -> S6BEG5 , 
  pip INT_X13Y45 BYP_BOUNCE3 -> IMUX_B7 , 
  pip INT_X13Y45 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X13Y45 E2MID5 -> BYP_INT_B3 , 
  pip INT_X14Y36 E2END2 -> E2BEG2 , 
  pip INT_X14Y36 E2END2 -> N2BEG1 , 
  pip INT_X14Y37 N2MID1 -> IMUX_B12 , 
  pip INT_X14Y42 BYP_BOUNCE5 -> IMUX_B18 , 
  pip INT_X14Y42 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X14Y42 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X14Y42 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X14Y42 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X14Y42 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y42 E2END4 -> BYP_INT_B6 , 
  pip INT_X14Y45 E2END5 -> N2BEG4 , 
  pip INT_X14Y46 N2MID4 -> IMUX_B13 , 
  pip INT_X14Y46 N2MID4 -> IMUX_B5 , 
  pip INT_X16Y36 BYP_BOUNCE0 -> IMUX_B22 , 
  pip INT_X16Y36 BYP_BOUNCE0 -> IMUX_B30 , 
  pip INT_X16Y36 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X16Y36 E2END2 -> BYP_INT_B0 , 
  pip INT_X16Y36 E2END2 -> E2BEG2 , 
  pip INT_X16Y36 E2END2 -> N2BEG1 , 
  pip INT_X16Y38 N2END1 -> IMUX_B8 , 
  pip INT_X17Y36 E2MID2 -> N2BEG2 , 
  pip INT_X17Y38 N2END2 -> N2BEG4 , 
  pip INT_X17Y40 N2END4 -> N2BEG6 , 
  pip INT_X17Y41 N2MID6 -> IMUX_B14 , 
  pip INT_X18Y36 E2END2 -> E2BEG2 , 
  pip INT_X20Y36 E2END2 -> E2BEG2 , 
  pip INT_X22Y31 S2END_S1 -> E2BEG9 , 
  pip INT_X22Y34 S2END1 -> S2BEG1 , 
  pip INT_X22Y36 E2END2 -> S2BEG1 , 
  pip INT_X23Y31 E2MID9 -> IMUX_B31 , 
  pip INT_X7Y33 S2MID2 -> IMUX_B12 , 
  pip INT_X7Y33 S2MID2 -> IMUX_B20 , 
  pip INT_X7Y33 S2MID2 -> IMUX_B28 , 
  pip INT_X7Y33 S2MID2 -> IMUX_B4 , 
  pip INT_X7Y34 W2MID2 -> S2BEG2 , 
  pip INT_X8Y33 W2END3 -> IMUX_B1 , 
  pip INT_X8Y33 W2END3 -> IMUX_B9 , 
  pip INT_X8Y34 S2END4 -> IMUX_B1 , 
  pip INT_X8Y34 S2END4 -> IMUX_B17 , 
  pip INT_X8Y34 S2END4 -> IMUX_B25 , 
  pip INT_X8Y34 S2END4 -> IMUX_B9 , 
  pip INT_X8Y34 S2END4 -> W2BEG2 , 
  pip INT_X8Y35 S2MID4 -> IMUX_B13 , 
  pip INT_X8Y35 S2MID4 -> IMUX_B21 , 
  pip INT_X8Y35 S2MID4 -> IMUX_B29 , 
  pip INT_X8Y35 S2MID4 -> IMUX_B5 , 
  pip INT_X8Y36 S2END4 -> S2BEG4 , 
  pip INT_X8Y37 S2MID4 -> IMUX_B1 , 
  pip INT_X8Y37 S2MID4 -> IMUX_B17 , 
  pip INT_X8Y37 S2MID4 -> IMUX_B25 , 
  pip INT_X8Y37 S2MID4 -> IMUX_B9 , 
  pip INT_X8Y38 S2END4 -> S2BEG4 , 
  pip INT_X8Y40 W2MID4 -> IMUX_B1 , 
  pip INT_X8Y40 W2MID4 -> IMUX_B17 , 
  pip INT_X8Y40 W2MID4 -> IMUX_B25 , 
  pip INT_X8Y40 W2MID4 -> IMUX_B9 , 
  pip INT_X8Y40 W2MID4 -> S2BEG4 , 
  pip INT_X9Y40 S2END6 -> W2BEG4 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B10 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B14 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B18 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B2 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B22 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B26 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B30 , 
  pip INT_X9Y41 S2MID6 -> IMUX_B6 , 
  pip INT_X9Y42 W2MID6 -> S2BEG6 , 
  pip INT_X9Y45 W6MID5 -> N2BEG5 , 
  pip INT_X9Y46 N2MID5 -> IMUX_B14 , 
  ;
net "uart_wrapper/uart_add_bus<1>" , 
  outpin "iSlice__517__" YQ ,
  inpin "iSlice__188__" F2 ,
  inpin "iSlice__285__" F3 ,
  inpin "iSlice__286__" F4 ,
  inpin "iSlice__293__" G2 ,
  inpin "iSlice__335__" F3 ,
  inpin "iSlice__34__" BX ,
  inpin "iSlice__351__" F1 ,
  inpin "iSlice__35__" BX ,
  inpin "iSlice__36__" BX ,
  inpin "iSlice__37__" BX ,
  inpin "iSlice__381__" F4 ,
  inpin "iSlice__384__" G1 ,
  inpin "iSlice__38__" BX ,
  inpin "iSlice__391__" F1 ,
  inpin "iSlice__391__" G1 ,
  inpin "iSlice__393__" F2 ,
  inpin "iSlice__393__" G2 ,
  inpin "iSlice__39__" BX ,
  inpin "iSlice__400__" G4 ,
  inpin "iSlice__401__" F1 ,
  inpin "iSlice__403__" F3 ,
  inpin "iSlice__404__" F3 ,
  inpin "iSlice__40__" BX ,
  inpin "iSlice__41__" BX ,
  inpin "iSlice__42__" BX ,
  inpin "iSlice__43__" BX ,
  inpin "iSlice__44__" BX ,
  inpin "iSlice__45__" BX ,
  inpin "iSlice__46__" BX ,
  inpin "iSlice__478__" G4 ,
  inpin "iSlice__47__" BX ,
  inpin "iSlice__48__" F1 ,
  inpin "iSlice__48__" G1 ,
  inpin "iSlice__505__" F2 ,
  inpin "iSlice__505__" G2 ,
  inpin "iSlice__50__" BX ,
  inpin "iSlice__51__" BX ,
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_IE6C0 -> CLB_BUFFER_E6C0 , 
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_IE2MID0 -> CLB_BUFFER_E2MID0 , 
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_IE6C3 -> CLB_BUFFER_E6C3 , 
  pip CLB_X11Y28 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X11Y42 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X11Y42 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X11Y46 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X11Y54 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X12Y37 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X12Y42 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X13Y45 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X14Y42 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X14Y46 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X14Y46 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X16Y29 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X16Y36 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X16Y36 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X16Y38 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X17Y41 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X23Y31 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X23Y36 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X7Y33 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X7Y33 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X8Y33 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X8Y33 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X8Y34 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X8Y34 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X8Y35 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X8Y35 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X8Y37 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X8Y37 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X8Y40 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X8Y40 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X9Y31 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y41 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X9Y41 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X9Y41 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X9Y41 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y44 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip INT_X10Y28 S2END7 -> E2BEG5 , 
  pip INT_X10Y30 E2END8 -> S2BEG7 , 
  pip INT_X11Y28 E2MID5 -> IMUX_B26 , 
  pip INT_X11Y29 LV24 -> W6BEG8 , 
  pip INT_X11Y35 LV18 -> E6BEG0 , 
  pip INT_X11Y35 LV18 -> N6BEG0 , 
  pip INT_X11Y41 LV12 -> E6BEG3 , 
  pip INT_X11Y41 N6END0 -> W2BEG0 , 
  pip INT_X11Y41 S6END7 -> N2BEG7 , 
  pip INT_X11Y42 N2MID7 -> BYP_INT_B5 , 
  pip INT_X11Y42 N2MID7 -> BYP_INT_B7 , 
  pip INT_X11Y44 S6MID7 -> E2BEG7 , 
  pip INT_X11Y44 S6MID7 -> W2BEG7 , 
  pip INT_X11Y46 W2END7 -> IMUX_B15 , 
  pip INT_X11Y47 LV6 -> S6BEG7 , 
  pip INT_X11Y53 OMUX_S0 -> LV0 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  pip INT_X12Y37 W2END1 -> IMUX_B0 , 
  pip INT_X12Y42 W2END3 -> IMUX_B29 , 
  pip INT_X13Y44 E2END7 -> N2BEG6 , 
  pip INT_X13Y45 BYP_BOUNCE1 -> IMUX_B4 , 
  pip INT_X13Y45 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X13Y45 N2MID6 -> BYP_INT_B1 , 
  pip INT_X13Y46 N2END6 -> E2BEG7 , 
  pip INT_X13Y46 N2END6 -> W2BEG7 , 
  pip INT_X14Y35 E6MID0 -> N2BEG0 , 
  pip INT_X14Y36 N2MID0 -> E2BEG0 , 
  pip INT_X14Y37 N2END0 -> W2BEG1 , 
  pip INT_X14Y41 E6MID3 -> N2BEG3 , 
  pip INT_X14Y42 N2MID3 -> IMUX_B13 , 
  pip INT_X14Y42 N2MID3 -> IMUX_B17 , 
  pip INT_X14Y42 N2MID3 -> IMUX_B25 , 
  pip INT_X14Y42 N2MID3 -> W2BEG3 , 
  pip INT_X14Y46 E2MID7 -> IMUX_B14 , 
  pip INT_X14Y46 E2MID7 -> IMUX_B6 , 
  pip INT_X16Y29 S2END5 -> IMUX_B6 , 
  pip INT_X16Y31 S2END7 -> S2BEG5 , 
  pip INT_X16Y33 S2END9 -> S2BEG7 , 
  pip INT_X16Y35 E2END_S0 -> S2BEG9 , 
  pip INT_X16Y36 E2END0 -> IMUX_B20 , 
  pip INT_X16Y36 E2END0 -> IMUX_B28 , 
  pip INT_X16Y38 W2MID2 -> IMUX_B9 , 
  pip INT_X17Y34 E6END_S0 -> E6BEG8 , 
  pip INT_X17Y38 S6MID2 -> W2BEG2 , 
  pip INT_X17Y41 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X17Y41 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X17Y41 E2BEG3 -> BYP_INT_B4 , 
  pip INT_X17Y41 E6END3 -> E2BEG3 , 
  pip INT_X17Y41 E6END3 -> S6BEG2 , 
  pip INT_X23Y31 E2BEG7 -> IMUX_B30 , 
  pip INT_X23Y31 S6MID7 -> E2BEG7 , 
  pip INT_X23Y34 E6END8 -> N2BEG8 , 
  pip INT_X23Y34 E6END8 -> S6BEG7 , 
  pip INT_X23Y36 N2END8 -> IMUX_B15 , 
  pip INT_X7Y33 W2MID9 -> BYP_INT_B5 , 
  pip INT_X7Y33 W2MID9 -> BYP_INT_B7 , 
  pip INT_X8Y29 W6MID8 -> N2BEG8 , 
  pip INT_X8Y30 N2MID8 -> E2BEG8 , 
  pip INT_X8Y31 N2END8 -> E2BEG9 , 
  pip INT_X8Y31 N2END8 -> N2BEG8 , 
  pip INT_X8Y32 N2END_N8 -> N2BEG0 , 
  pip INT_X8Y33 N2END8 -> IMUX_B11 , 
  pip INT_X8Y33 N2END8 -> IMUX_B3 , 
  pip INT_X8Y33 N2END8 -> N2BEG8 , 
  pip INT_X8Y33 N2END8 -> W2BEG9 , 
  pip INT_X8Y34 N2END0 -> BYP_INT_B0 , 
  pip INT_X8Y34 N2END0 -> BYP_INT_B2 , 
  pip INT_X8Y35 N2END8 -> BYP_INT_B5 , 
  pip INT_X8Y35 N2END8 -> BYP_INT_B7 , 
  pip INT_X8Y37 S2END0 -> BYP_INT_B0 , 
  pip INT_X8Y37 S2END0 -> BYP_INT_B2 , 
  pip INT_X8Y39 S2END0 -> S2BEG0 , 
  pip INT_X8Y40 S2MID0 -> BYP_INT_B0 , 
  pip INT_X8Y40 S2MID0 -> BYP_INT_B2 , 
  pip INT_X8Y41 W2MID0 -> S2BEG0 , 
  pip INT_X9Y31 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X9Y31 BYP_BOUNCE5 -> BYP_INT_B1 , 
  pip INT_X9Y31 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y31 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X9Y31 E2MID9 -> BYP_INT_B5 , 
  pip INT_X9Y41 BYP_BOUNCE0 -> BYP_INT_B3 , 
  pip INT_X9Y41 BYP_BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X9Y41 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X9Y41 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y41 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y41 W2END0 -> BYP_INT_B0 , 
  pip INT_X9Y41 W2END0 -> BYP_INT_B2 , 
  pip INT_X9Y41 W2END0 -> W2BEG0 , 
  pip INT_X9Y44 W2END7 -> IMUX_B27 , 
  ;
net "uart_wrapper/uart_add_bus<2>" , 
  outpin "iSlice__517__" XQ ,
  inpin "iSlice__188__" G2 ,
  inpin "iSlice__189__" G2 ,
  inpin "iSlice__271__" G3 ,
  inpin "iSlice__284__" F3 ,
  inpin "iSlice__335__" G4 ,
  inpin "iSlice__352__" G4 ,
  inpin "iSlice__355__" F1 ,
  inpin "iSlice__356__" F2 ,
  inpin "iSlice__35__" BY ,
  inpin "iSlice__37__" BY ,
  inpin "iSlice__392__" F2 ,
  inpin "iSlice__39__" BY ,
  inpin "iSlice__404__" F1 ,
  inpin "iSlice__41__" BY ,
  inpin "iSlice__43__" BY ,
  inpin "iSlice__45__" BY ,
  inpin "iSlice__478__" G2 ,
  inpin "iSlice__47__" BY ,
  inpin "iSlice__48__" F4 ,
  inpin "iSlice__48__" G4 ,
  inpin "iSlice__505__" F4 ,
  inpin "iSlice__505__" G4 ,
  inpin "iSlice__51__" BY ,
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_IE2MID9 -> CLB_BUFFER_E2MID9 , 
  pip CLB_X11Y42 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X11Y54 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X12Y35 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X12Y37 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X12Y42 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y37 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X14Y42 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X14Y42 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X14Y44 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X14Y46 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y46 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X16Y36 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X16Y36 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X16Y38 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X19Y35 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X23Y33 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X7Y33 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X8Y34 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X8Y35 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X8Y37 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X8Y40 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X9Y41 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X9Y41 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X9Y45 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip INT_X10Y41 W2END3 -> W2BEG3 , 
  pip INT_X10Y41 W2END3 -> W2BEG5 , 
  pip INT_X11Y42 S2MID5 -> BYP_INT_B1 , 
  pip INT_X11Y43 W2MID5 -> N2BEG5 , 
  pip INT_X11Y43 W2MID5 -> S2BEG5 , 
  pip INT_X11Y45 N2END5 -> W2BEG6 , 
  pip INT_X11Y54 SECONDARY_LOGIC_OUTS1 -> OMUX7 , 
  pip INT_X12Y35 S2END0 -> IMUX_B0 , 
  pip INT_X12Y37 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X12Y37 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y37 S2END2 -> BYP_INT_B0 , 
  pip INT_X12Y37 S2END2 -> S2BEG0 , 
  pip INT_X12Y39 S2END4 -> E2BEG2 , 
  pip INT_X12Y39 S2END4 -> S2BEG2 , 
  pip INT_X12Y41 S6END4 -> N2BEG4 , 
  pip INT_X12Y41 S6END4 -> S2BEG4 , 
  pip INT_X12Y41 S6END4 -> W2BEG3 , 
  pip INT_X12Y42 N2MID4 -> IMUX_B21 , 
  pip INT_X12Y43 N2END4 -> W2BEG5 , 
  pip INT_X12Y44 S6MID4 -> E2BEG4 , 
  pip INT_X12Y47 S6END6 -> S6BEG4 , 
  pip INT_X12Y53 OMUX_ES7 -> S6BEG6 , 
  pip INT_X13Y42 S2END4 -> E2BEG2 , 
  pip INT_X13Y44 E2MID4 -> S2BEG4 , 
  pip INT_X14Y36 S2END_S1 -> E2BEG9 , 
  pip INT_X14Y37 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X14Y37 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y37 S2END1 -> BYP_INT_B2 , 
  pip INT_X14Y39 E2END2 -> S2BEG1 , 
  pip INT_X14Y42 E2MID2 -> IMUX_B4 , 
  pip INT_X14Y42 S2END3 -> IMUX_B29 , 
  pip INT_X14Y44 E2END4 -> IMUX_B1 , 
  pip INT_X14Y44 E2END4 -> N2BEG3 , 
  pip INT_X14Y44 E2END4 -> S2BEG3 , 
  pip INT_X14Y46 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X14Y46 BYP_BOUNCE4 -> IMUX_B4 , 
  pip INT_X14Y46 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y46 N2END3 -> BYP_INT_B4 , 
  pip INT_X16Y36 E2END9 -> E2BEG9 , 
  pip INT_X16Y36 E2END9 -> IMUX_B23 , 
  pip INT_X16Y36 E2END9 -> IMUX_B31 , 
  pip INT_X16Y36 E2END9 -> N2BEG8 , 
  pip INT_X16Y38 N2END8 -> IMUX_B11 , 
  pip INT_X18Y36 E2END9 -> E2BEG9 , 
  pip INT_X19Y34 S2END9 -> E2BEG7 , 
  pip INT_X19Y35 S2MID9 -> IMUX_B15 , 
  pip INT_X19Y36 E2MID9 -> S2BEG9 , 
  pip INT_X21Y34 E2END7 -> E2BEG7 , 
  pip INT_X23Y33 S2MID6 -> IMUX_B14 , 
  pip INT_X23Y34 E2END7 -> S2BEG6 , 
  pip INT_X7Y33 BYP_BOUNCE0 -> BYP_INT_B1 , 
  pip INT_X7Y33 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X7Y33 W2MID1 -> BYP_INT_B0 , 
  pip INT_X8Y33 S2END3 -> W2BEG1 , 
  pip INT_X8Y34 S2MID3 -> BYP_INT_B4 , 
  pip INT_X8Y35 BYP_BOUNCE0 -> BYP_INT_B1 , 
  pip INT_X8Y35 BYP_BOUNCE4 -> BYP_INT_B0 , 
  pip INT_X8Y35 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X8Y35 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X8Y35 S2END3 -> BYP_INT_B4 , 
  pip INT_X8Y35 S2END3 -> S2BEG3 , 
  pip INT_X8Y37 S2END3 -> BYP_INT_B4 , 
  pip INT_X8Y37 S2END3 -> S2BEG3 , 
  pip INT_X8Y39 S2END5 -> S2BEG3 , 
  pip INT_X8Y40 W2MID3 -> BYP_INT_B4 , 
  pip INT_X8Y41 W2END3 -> S2BEG5 , 
  pip INT_X9Y40 S2MID3 -> W2BEG3 , 
  pip INT_X9Y41 W2MID3 -> BYP_INT_B4 , 
  pip INT_X9Y41 W2MID3 -> S2BEG3 , 
  pip INT_X9Y41 W2MID5 -> BYP_INT_B1 , 
  pip INT_X9Y45 W2END6 -> IMUX_B2 , 
  ;
net "uart_wrapper/uart_data_bus<0>" , 
  outpin "iSlice__248__" XQ ,
  inpin "iSlice__11__" BY ,
  inpin "iSlice__248__" F2 ,
  inpin "iSlice__562__" BY ,
  inpin "iSlice__568__" BX ,
  inpin "iSlice__572__" BX ,
  inpin "iSlice__574__" BX ,
  inpin "iSlice__579__" BX ,
  inpin "iSlice__583__" BY ,
  pip CLB_X11Y34 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X11Y41 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X11Y41 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X12Y39 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X12Y40 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X12Y40 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X13Y41 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X9Y31 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X9Y32 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X11Y33 S6END6 -> N2BEG6 , 
  pip INT_X11Y34 N2MID6 -> BYP_INT_B3 , 
  pip INT_X11Y34 S6END3 -> W2BEG2 , 
  pip INT_X11Y39 OMUX_SW5 -> S6BEG6 , 
  pip INT_X11Y40 OMUX_W6 -> S6BEG3 , 
  pip INT_X11Y40 OMUX_W9 -> N2BEG7 , 
  pip INT_X11Y41 N2MID7 -> BYP_INT_B5 , 
  pip INT_X11Y41 N2MID7 -> BYP_INT_B7 , 
  pip INT_X12Y39 OMUX_S5 -> BYP_INT_B5 , 
  pip INT_X12Y40 OMUX9 -> IMUX_B14 , 
  pip INT_X12Y40 SECONDARY_LOGIC_OUTS1 -> OMUX12 , 
  pip INT_X12Y40 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X12Y40 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  pip INT_X12Y40 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  pip INT_X13Y41 OMUX_NE12 -> BYP_INT_B4 , 
  pip INT_X9Y31 S2MID2 -> BYP_INT_B0 , 
  pip INT_X9Y32 S2END4 -> BYP_INT_B6 , 
  pip INT_X9Y32 S2END4 -> S2BEG2 , 
  pip INT_X9Y34 W2END2 -> S2BEG4 , 
  ;
net "uart_wrapper/uart_data_bus<1>" , 
  outpin "iSlice__250__" YQ ,
  inpin "iSlice__13__" BY ,
  inpin "iSlice__250__" G3 ,
  inpin "iSlice__280__" G1 ,
  inpin "iSlice__394__" G1 ,
  inpin "iSlice__564__" BX ,
  inpin "iSlice__568__" BY ,
  inpin "iSlice__573__" BY ,
  inpin "iSlice__574__" BY ,
  inpin "iSlice__580__" BY ,
  inpin "iSlice__583__" BX ,
  pip CLB_BUFFER_X15Y42 CLB_BUFFER_IE2BEG5 -> CLB_BUFFER_E2BEG5 , 
  pip CLB_X12Y39 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X13Y41 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X14Y41 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X16Y44 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X16Y44 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y41 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X9Y30 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X9Y31 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X9Y33 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X9Y36 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X9Y36 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip INT_X12Y36 E6MID6 -> N2BEG6 , 
  pip INT_X12Y38 N2END6 -> N2BEG6 , 
  pip INT_X12Y39 N2MID6 -> BYP_INT_B1 , 
  pip INT_X13Y41 BYP_BOUNCE1 -> BYP_INT_B0 , 
  pip INT_X13Y41 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X13Y41 S2MID7 -> BYP_INT_B1 , 
  pip INT_X13Y42 W2END5 -> S2BEG7 , 
  pip INT_X14Y41 S2MID5 -> BYP_INT_B1 , 
  pip INT_X14Y42 W2MID5 -> S2BEG5 , 
  pip INT_X15Y36 E6END6 -> N6BEG5 , 
  pip INT_X15Y42 N6END5 -> E2BEG5 , 
  pip INT_X15Y42 N6END5 -> W2BEG5 , 
  pip INT_X16Y42 E2MID5 -> N2BEG5 , 
  pip INT_X16Y44 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X16Y44 BYP_BOUNCE3 -> IMUX_B7 , 
  pip INT_X16Y44 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X16Y44 N2END5 -> BYP_INT_B3 , 
  pip INT_X8Y37 OMUX_WN14 -> N2BEG3 , 
  pip INT_X8Y39 N2END3 -> N2BEG3 , 
  pip INT_X8Y41 N2END3 -> BYP_INT_B6 , 
  pip INT_X9Y30 S2MID4 -> BYP_INT_B4 , 
  pip INT_X9Y31 BYP_BOUNCE3 -> BYP_INT_B7 , 
  pip INT_X9Y31 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X9Y31 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X9Y31 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X9Y31 S2END6 -> BYP_INT_B3 , 
  pip INT_X9Y31 S2END6 -> S2BEG4 , 
  pip INT_X9Y33 S2END8 -> BYP_INT_B5 , 
  pip INT_X9Y33 S2END8 -> S2BEG6 , 
  pip INT_X9Y35 OMUX_S5 -> S2BEG8 , 
  pip INT_X9Y36 OMUX9 -> E6BEG6 , 
  pip INT_X9Y36 OMUX9 -> IMUX_B22 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS7 -> OMUX14 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS7 -> OMUX9 , 
  ;
net "uart_wrapper/uart_data_bus<2>" , 
  outpin "iSlice__250__" XQ ,
  inpin "iSlice__10__" BY ,
  inpin "iSlice__250__" F4 ,
  inpin "iSlice__281__" G2 ,
  inpin "iSlice__395__" F3 ,
  inpin "iSlice__564__" BY ,
  inpin "iSlice__565__" BY ,
  inpin "iSlice__573__" BX ,
  inpin "iSlice__576__" BX ,
  inpin "iSlice__580__" BX ,
  inpin "iSlice__584__" BY ,
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_IE2BEG3 -> CLB_BUFFER_E2BEG3 , 
  pip CLB_X12Y38 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X13Y42 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X14Y39 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y41 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X16Y33 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y41 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X9Y30 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X9Y31 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X9Y33 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X9Y36 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X9Y36 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X10Y31 S2END4 -> W2BEG2 , 
  pip INT_X10Y33 E2END5 -> S2BEG4 , 
  pip INT_X10Y36 OMUX_E13 -> E2BEG8 , 
  pip INT_X12Y36 E2END8 -> N2BEG7 , 
  pip INT_X12Y38 N2END7 -> BYP_INT_B7 , 
  pip INT_X13Y42 W2MID2 -> BYP_INT_B6 , 
  pip INT_X14Y39 BYP_BOUNCE2 -> IMUX_B21 , 
  pip INT_X14Y39 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X14Y39 E6END2 -> N2BEG2 , 
  pip INT_X14Y39 E6END2 -> S2BEG2 , 
  pip INT_X14Y39 S2BEG2 -> BYP_INT_B2 , 
  pip INT_X14Y41 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X14Y41 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y41 N2END2 -> BYP_INT_B6 , 
  pip INT_X14Y41 N2END2 -> N2BEG2 , 
  pip INT_X14Y42 N2MID2 -> W2BEG2 , 
  pip INT_X15Y33 E6END3 -> E2BEG3 , 
  pip INT_X16Y33 E2MID3 -> IMUX_B13 , 
  pip INT_X8Y33 S2END7 -> E2BEG5 , 
  pip INT_X8Y35 OMUX_WS1 -> S2BEG7 , 
  pip INT_X8Y36 OMUX_W1 -> N6BEG2 , 
  pip INT_X8Y39 N6MID2 -> E6BEG2 , 
  pip INT_X8Y41 S2MID2 -> BYP_INT_B2 , 
  pip INT_X8Y42 N6END2 -> S2BEG2 , 
  pip INT_X9Y30 S6END3 -> W2BEG2 , 
  pip INT_X9Y30 W2BEG2 -> BYP_INT_B6 , 
  pip INT_X9Y31 W2MID2 -> BYP_INT_B6 , 
  pip INT_X9Y33 E2MID5 -> BYP_INT_B1 , 
  pip INT_X9Y33 S6MID3 -> E6BEG3 , 
  pip INT_X9Y36 OMUX13 -> IMUX_B31 , 
  pip INT_X9Y36 OMUX6 -> S6BEG3 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS3 -> OMUX1 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS3 -> OMUX13 , 
  pip INT_X9Y36 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  ;
net "uart_wrapper/uart_data_bus<3>" , 
  outpin "iSlice__253__" YQ ,
  inpin "iSlice__14__" BY ,
  inpin "iSlice__253__" G2 ,
  inpin "iSlice__567__" BX ,
  inpin "iSlice__569__" BX ,
  inpin "iSlice__572__" BY ,
  inpin "iSlice__577__" BY ,
  inpin "iSlice__581__" BY ,
  inpin "iSlice__584__" BX ,
  inpin "iSlice__587__" BY ,
  pip CLB_X11Y41 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X13Y42 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X14Y33 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X8Y30 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X8Y32 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X8Y39 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X9Y33 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X9Y37 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y37 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y38 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X10Y38 OMUX_NE12 -> N6BEG5 , 
  pip INT_X10Y41 N6MID5 -> E2BEG5 , 
  pip INT_X11Y41 E2MID5 -> BYP_INT_B3 , 
  pip INT_X12Y41 E2END5 -> E2BEG5 , 
  pip INT_X13Y41 E2MID5 -> N2BEG5 , 
  pip INT_X13Y42 BYP_BOUNCE1 -> BYP_INT_B2 , 
  pip INT_X13Y42 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X13Y42 N2MID5 -> BYP_INT_B1 , 
  pip INT_X14Y33 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X14Y33 E2BEG4 -> BOUNCE2 , 
  pip INT_X14Y33 E6END4 -> E2BEG4 , 
  pip INT_X8Y30 E2BEG3 -> BYP_INT_B6 , 
  pip INT_X8Y30 S6END4 -> E2BEG3 , 
  pip INT_X8Y30 S6END7 -> N2BEG7 , 
  pip INT_X8Y32 N2END7 -> BYP_INT_B5 , 
  pip INT_X8Y33 S6MID4 -> E6BEG4 , 
  pip INT_X8Y36 OMUX_WS1 -> S6BEG4 , 
  pip INT_X8Y36 OMUX_WS1 -> S6BEG7 , 
  pip INT_X8Y38 OMUX_WN14 -> N2BEG6 , 
  pip INT_X8Y39 N2MID6 -> BYP_INT_B1 , 
  pip INT_X9Y33 S2END0 -> BYP_INT_B0 , 
  pip INT_X9Y35 S2END0 -> S2BEG0 , 
  pip INT_X9Y37 OMUX0 -> S2BEG0 , 
  pip INT_X9Y37 OMUX9 -> IMUX_B6 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS5 -> OMUX12 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X9Y38 OMUX_N12 -> BYP_INT_B6 , 
  ;
net "uart_wrapper/uart_data_bus<4>" , 
  outpin "iSlice__253__" XQ ,
  inpin "iSlice__15__" BY ,
  inpin "iSlice__253__" F2 ,
  inpin "iSlice__567__" BY ,
  inpin "iSlice__569__" BY ,
  inpin "iSlice__577__" BX ,
  inpin "iSlice__587__" BX ,
  inpin "iSlice__687__" BX ,
  pip CLB_X14Y33 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X8Y32 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X8Y32 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X8Y39 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X8Y40 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y33 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X9Y37 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y37 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip INT_X10Y33 E2END4 -> E2BEG4 , 
  pip INT_X12Y33 E2END4 -> E2BEG4 , 
  pip INT_X14Y33 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X14Y33 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X14Y33 E2END4 -> BYP_INT_B6 , 
  pip INT_X8Y32 S2END4 -> BYP_INT_B6 , 
  pip INT_X8Y32 S2END6 -> BYP_INT_B1 , 
  pip INT_X8Y33 S2MID4 -> E2BEG4 , 
  pip INT_X8Y34 S2END6 -> S2BEG4 , 
  pip INT_X8Y34 S2END6 -> S2BEG6 , 
  pip INT_X8Y36 OMUX_SW5 -> S2BEG6 , 
  pip INT_X8Y38 OMUX_NW10 -> N2BEG4 , 
  pip INT_X8Y39 BYP_BOUNCE6 -> BYP_INT_B5 , 
  pip INT_X8Y39 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X8Y39 N2MID4 -> BYP_INT_B6 , 
  pip INT_X8Y40 BYP_BOUNCE6 -> BYP_INT_B7 , 
  pip INT_X8Y40 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X8Y40 N2END4 -> BYP_INT_B6 , 
  pip INT_X9Y33 E2MID4 -> BYP_INT_B4 , 
  pip INT_X9Y37 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X9Y37 BYP_BOUNCE0 -> IMUX_B14 , 
  pip INT_X9Y37 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y37 OMUX5 -> BOUNCE0 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X9Y37 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  ;
net "uart_wrapper/uart_data_bus<5>" , 
  outpin "iSlice__251__" YQ ,
  inpin "iSlice__17__" BY ,
  inpin "iSlice__251__" G1 ,
  inpin "iSlice__562__" BX ,
  inpin "iSlice__566__" BX ,
  inpin "iSlice__578__" BY ,
  inpin "iSlice__579__" BY ,
  pip CLB_X11Y34 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X11Y41 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X12Y34 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X12Y34 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X12Y34 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X8Y31 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X8Y31 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X11Y33 OMUX_WS1 -> W6BEG4 , 
  pip INT_X11Y34 OMUX_W14 -> BYP_INT_B7 , 
  pip INT_X11Y35 OMUX_WN14 -> N2BEG6 , 
  pip INT_X11Y37 N2END6 -> N2BEG6 , 
  pip INT_X11Y39 N2END6 -> N2BEG6 , 
  pip INT_X11Y41 N2END6 -> BYP_INT_B1 , 
  pip INT_X12Y34 OMUX13 -> IMUX_B3 , 
  pip INT_X12Y34 OMUX9 -> BYP_INT_B1 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS4 -> OMUX14 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  pip INT_X8Y31 BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X8Y31 S2BEG4 -> BOUNCE3 , 
  pip INT_X8Y31 S2END4 -> BYP_INT_B4 , 
  pip INT_X8Y31 S2END4 -> S2BEG4 , 
  pip INT_X8Y33 W6MID4 -> S2BEG4 , 
  ;
net "uart_wrapper/uart_data_bus<6>" , 
  outpin "iSlice__251__" XQ ,
  inpin "iSlice__18__" BY ,
  inpin "iSlice__251__" F3 ,
  inpin "iSlice__560__" BY ,
  inpin "iSlice__566__" BY ,
  inpin "iSlice__578__" BX ,
  inpin "iSlice__581__" BX ,
  inpin "iSlice__582__" BY ,
  pip CLB_X12Y34 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X12Y34 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X12Y34 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X8Y31 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X8Y31 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X8Y33 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip CLB_X8Y34 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X9Y38 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X11Y34 OMUX_W6 -> W6BEG3 , 
  pip INT_X11Y35 OMUX_NW10 -> N6BEG1 , 
  pip INT_X11Y35 OMUX_NW10 -> W2BEG3 , 
  pip INT_X11Y38 N6MID1 -> W2BEG1 , 
  pip INT_X12Y34 BOUNCE3 -> BYP_INT_B5 , 
  pip INT_X12Y34 OMUX6 -> BOUNCE3 , 
  pip INT_X12Y34 OMUX6 -> IMUX_B9 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS0 -> OMUX10 , 
  pip INT_X12Y34 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X8Y31 S2END5 -> BYP_INT_B1 , 
  pip INT_X8Y31 S2MID3 -> BYP_INT_B6 , 
  pip INT_X8Y32 S2END3 -> S2BEG3 , 
  pip INT_X8Y33 S2END5 -> S2BEG5 , 
  pip INT_X8Y33 S2MID3 -> BYP_INT_B6 , 
  pip INT_X8Y34 S2MID5 -> BYP_INT_B3 , 
  pip INT_X8Y34 W6MID3 -> S2BEG3 , 
  pip INT_X8Y35 W2MID5 -> S2BEG5 , 
  pip INT_X9Y35 W2END3 -> W2BEG5 , 
  pip INT_X9Y38 W2END1 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/uart_data_bus<7>" , 
  outpin "iSlice__252__" YQ ,
  inpin "iSlice__16__" BY ,
  inpin "iSlice__252__" G3 ,
  inpin "iSlice__560__" BX ,
  inpin "iSlice__565__" BX ,
  inpin "iSlice__576__" BY ,
  inpin "iSlice__582__" BX ,
  inpin "iSlice__688__" BX ,
  pip CLB_X12Y38 BYP_INT_B3_INT -> BY_PINWIRE3 , 
  pip CLB_X12Y39 BYP_INT_B0_INT -> BX_PINWIRE0 , 
  pip CLB_X8Y32 BYP_INT_B4_INT -> BY_PINWIRE0 , 
  pip CLB_X8Y33 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X8Y34 BYP_INT_B7_INT -> BX_PINWIRE3 , 
  pip CLB_X9Y31 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X9Y32 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X9Y32 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip INT_X11Y38 E2END8 -> E2BEG6 , 
  pip INT_X12Y38 E2MID6 -> BYP_INT_B3 , 
  pip INT_X12Y39 W2MID1 -> BYP_INT_B0 , 
  pip INT_X13Y39 W2END_N9 -> W2BEG1 , 
  pip INT_X15Y38 E6END9 -> W2BEG9 , 
  pip INT_X8Y32 BYP_BOUNCE2 -> BYP_INT_B4 , 
  pip INT_X8Y32 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X8Y32 OMUX_W1 -> BYP_INT_B2 , 
  pip INT_X8Y32 OMUX_W9 -> N2BEG7 , 
  pip INT_X8Y33 OMUX_NW10 -> BYP_INT_B2 , 
  pip INT_X8Y34 N2END7 -> BYP_INT_B7 , 
  pip INT_X9Y31 OMUX_S0 -> BYP_INT_B2 , 
  pip INT_X9Y32 BOUNCE1 -> IMUX_B1 , 
  pip INT_X9Y32 OMUX5 -> BOUNCE1 , 
  pip INT_X9Y32 OMUX9 -> N6BEG8 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS4 -> OMUX0 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS4 -> OMUX9 , 
  pip INT_X9Y38 N6END8 -> E2BEG8 , 
  pip INT_X9Y38 N6END8 -> E6BEG9 , 
  ;
net "uart_wrapper/uart_data_bus_cmp_eq0002" , 
  outpin "iSlice__478__" Y ,
  inpin "iSlice__405__" G3 ,
  inpin "iSlice__410__" G3 ,
  pip CLB_X12Y37 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X13Y38 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X13Y39 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip INT_X12Y37 BEST_LOGIC_OUTS4 -> OMUX12 , 
  pip INT_X13Y38 OMUX_NE12 -> IMUX_B5 , 
  pip INT_X13Y38 OMUX_NE12 -> N2BEG5 , 
  pip INT_X13Y39 N2MID5 -> IMUX_B22 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<0>16" , 
  outpin "iSlice__404__" X ,
  inpin "iSlice__49__" F1 ,
  pip CLB_X16Y36 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X16Y38 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip INT_X16Y36 S2END9 -> IMUX_B15 , 
  pip INT_X16Y38 BEST_LOGIC_OUTS0 -> S2BEG9 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<0>1_f5" , 
  outpin "iSlice__48__" F5 ,
  inpin "iSlice__49__" FXINB ,
  pip CLB_X16Y36 F53 -> FXINB1 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<0>1_f6_I1_14" , 
  outpin "iSlice__49__" F5 ,
  inpin "iSlice__49__" FXINA ,
  pip CLB_X16Y36 F51 -> FXINA1 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<0>4" , 
  outpin "iSlice__314__" X ,
  inpin "iSlice__248__" F1 ,
  pip CLB_X12Y37 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X12Y40 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X12Y37 BEST_LOGIC_OUTS1 -> OMUX11 , 
  pip INT_X12Y38 OMUX_N11 -> N2BEG7 , 
  pip INT_X12Y40 N2END7 -> IMUX_B15 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<0>5" , 
  outpin "iSlice__355__" X ,
  inpin "iSlice__248__" F4 ,
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_W6C7 -> CLB_BUFFER_IW6C7 , 
  pip CLB_X12Y40 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X19Y35 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X12Y40 W2MID1 -> IMUX_B12 , 
  pip INT_X13Y35 W6END7 -> N2BEG8 , 
  pip INT_X13Y38 N2END_N8 -> N2BEG0 , 
  pip INT_X13Y40 N2END0 -> W2BEG1 , 
  pip INT_X19Y35 BEST_LOGIC_OUTS1 -> W6BEG7 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<1>4" , 
  outpin "iSlice__315__" X ,
  inpin "iSlice__250__" G4 ,
  pip CLB_X9Y36 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X9Y44 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X9Y36 BYP_BOUNCE2 -> BYP_INT_B6 , 
  pip INT_X9Y36 BYP_BOUNCE6 -> IMUX_B23 , 
  pip INT_X9Y36 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X9Y36 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X9Y36 S2END0 -> BYP_INT_B2 , 
  pip INT_X9Y38 S6END0 -> S2BEG0 , 
  pip INT_X9Y44 BEST_LOGIC_OUTS3 -> S6BEG0 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<1>5" , 
  outpin "iSlice__352__" Y ,
  inpin "iSlice__250__" G2 ,
  pip CLB_X12Y35 Y_PINWIRE0 -> BEST_LOGIC_OUTS4_INT , 
  pip CLB_X9Y36 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip INT_X11Y36 OMUX_NW10 -> W2BEG3 , 
  pip INT_X12Y35 BEST_LOGIC_OUTS4 -> OMUX10 , 
  pip INT_X9Y36 W2END3 -> IMUX_B21 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<7>4" , 
  outpin "iSlice__318__" X ,
  inpin "iSlice__252__" G2 ,
  pip CLB_X9Y32 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X9Y36 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip INT_X9Y32 S2END5 -> IMUX_B2 , 
  pip INT_X9Y34 S2END5 -> S2BEG5 , 
  pip INT_X9Y36 BEST_LOGIC_OUTS1 -> S2BEG5 , 
  ;
net "uart_wrapper/uart_data_bus_mux0000<7>5" , 
  outpin "iSlice__356__" X ,
  inpin "iSlice__252__" G1 ,
  pip CLB_BUFFER_X15Y33 CLB_BUFFER_W6B7 -> CLB_BUFFER_IW6B7 , 
  pip CLB_X23Y33 X_PINWIRE1 -> BEST_LOGIC_OUTS1_INT , 
  pip CLB_X9Y32 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X11Y32 S2MID8 -> W2BEG8 , 
  pip INT_X11Y33 W6END7 -> S2BEG8 , 
  pip INT_X17Y33 W6END5 -> W6BEG7 , 
  pip INT_X23Y33 BEST_LOGIC_OUTS1 -> W6BEG5 , 
  pip INT_X9Y32 W2END8 -> IMUX_B3 , 
  ;
net "uart_wrapper/uart_rd<0>" , 
  outpin "iSlice__87__" XMUX ,
  inpin "iSlice__509__" BY ,
  pip CLB_X17Y48 BYP_INT_B1_INT -> BY_PINWIRE1 , 
  pip CLB_X17Y49 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip INT_X17Y48 S2MID7 -> BYP_INT_B1 , 
  pip INT_X17Y49 HALF_OMUX_TOP1 -> OMUX11 , 
  pip INT_X17Y49 OMUX11 -> S2BEG7 , 
  ;
net "uart_wrapper/uart_rd<1>" , 
  outpin "iSlice__84__" XMUX ,
  inpin "iSlice__509__" BX ,
  pip CLB_BUFFER_X15Y48 CLB_BUFFER_IE2BEG9 -> CLB_BUFFER_E2BEG9 , 
  pip CLB_X13Y47 XMUX_PINWIRE2 -> HALF_OMUX_TOP0_INT , 
  pip CLB_X17Y48 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip INT_X13Y47 HALF_OMUX_TOP0 -> OMUX15 , 
  pip INT_X13Y48 OMUX_N15 -> E2BEG9 , 
  pip INT_X15Y48 E2END9 -> E2BEG9 , 
  pip INT_X17Y48 E2END9 -> BYP_INT_B5 , 
  ;
net "uart_wrapper/uart_rd<2>" , 
  outpin "iSlice__85__" XMUX ,
  inpin "iSlice__510__" BY ,
  pip CLB_X12Y52 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip CLB_X22Y52 BYP_INT_B6_INT -> BY_PINWIRE2 , 
  pip INT_X12Y52 HALF_OMUX_TOP1 -> OMUX13 , 
  pip INT_X13Y52 OMUX_E13 -> LH24 , 
  pip INT_X22Y52 BOUNCE1 -> BYP_INT_B6 , 
  pip INT_X22Y52 N2BEG4 -> BOUNCE1 , 
  pip INT_X22Y52 W6MID4 -> N2BEG4 , 
  pip INT_X25Y52 LH12 -> W6BEG4 , 
  ;
net "uart_wrapper/uart_rd<3>" , 
  outpin "iSlice__86__" XMUX ,
  inpin "iSlice__510__" BX ,
  pip CLB_BUFFER_X15Y52 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X14Y52 XMUX_PINWIRE3 -> HALF_OMUX_TOP1_INT , 
  pip CLB_X22Y52 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip INT_X14Y52 HALF_OMUX_TOP1 -> OMUX8 , 
  pip INT_X15Y52 OMUX_E8 -> E2BEG4 , 
  pip INT_X17Y52 E2END4 -> E2BEG4 , 
  pip INT_X19Y52 E2END4 -> E2BEG4 , 
  pip INT_X21Y52 E2END4 -> E2BEG2 , 
  pip INT_X22Y52 E2MID2 -> BYP_INT_B2 , 
  ;
net "uart_wrapper/v_read_bus_latch<0>" , 
  outpin "iSlice__509__" YQ ,
  inpin "iSlice__157__" G2 ,
  inpin "iSlice__164__" G4 ,
  inpin "iSlice__165__" G1 ,
  inpin "iSlice__168__" F2 ,
  inpin "iSlice__172__" F1 ,
  inpin "iSlice__179__" F4 ,
  inpin "iSlice__314__" F4 ,
  pip CLB_BUFFER_X15Y35 CLB_BUFFER_W2MID8 -> CLB_BUFFER_IW2MID8 , 
  pip CLB_X12Y37 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X17Y48 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X24Y45 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X24Y47 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X24Y50 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X26Y51 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X29Y38 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip INT_X12Y36 W2END_N8 -> N2BEG0 , 
  pip INT_X12Y37 N2MID0 -> IMUX_B12 , 
  pip INT_X14Y35 W2END8 -> W2BEG8 , 
  pip INT_X16Y35 S6END9 -> W2BEG8 , 
  pip INT_X16Y41 S6END9 -> S6BEG9 , 
  pip INT_X16Y47 OMUX_SW5 -> S6BEG9 , 
  pip INT_X17Y48 SECONDARY_LOGIC_OUTS5 -> OMUX5 , 
  pip INT_X17Y48 SECONDARY_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X18Y49 OMUX_EN8 -> E6BEG3 , 
  pip INT_X24Y45 S2END1 -> IMUX_B28 , 
  pip INT_X24Y47 S2END3 -> IMUX_B29 , 
  pip INT_X24Y47 S2END3 -> S2BEG1 , 
  pip INT_X24Y49 E6END3 -> N2BEG3 , 
  pip INT_X24Y49 E6END3 -> S2BEG3 , 
  pip INT_X24Y50 N2MID3 -> IMUX_B21 , 
  pip INT_X24Y51 N2END3 -> E2BEG4 , 
  pip INT_X26Y51 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X26Y51 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X26Y51 E2END4 -> BYP_INT_B6 , 
  pip INT_X26Y51 E2END4 -> E2BEG4 , 
  pip INT_X28Y51 E2END4 -> E2BEG2 , 
  pip INT_X29Y38 S2MID1 -> IMUX_B12 , 
  pip INT_X29Y39 W2MID1 -> IMUX_B20 , 
  pip INT_X29Y39 W2MID1 -> S2BEG1 , 
  pip INT_X30Y33 LV18 -> N6BEG1 , 
  pip INT_X30Y39 N6END1 -> W2BEG1 , 
  pip INT_X30Y51 E2END2 -> LV0 , 
  ;
net "uart_wrapper/v_read_bus_latch<1>" , 
  outpin "iSlice__509__" XQ ,
  inpin "iSlice__160__" F1 ,
  inpin "iSlice__164__" F4 ,
  inpin "iSlice__169__" G4 ,
  inpin "iSlice__173__" G4 ,
  inpin "iSlice__180__" G1 ,
  inpin "iSlice__274__" G2 ,
  inpin "iSlice__315__" F4 ,
  pip CLB_BUFFER_X15Y41 CLB_BUFFER_W2MID6 -> CLB_BUFFER_IW2MID6 , 
  pip CLB_BUFFER_X15Y44 CLB_BUFFER_W6MID7 -> CLB_BUFFER_IW6MID7 , 
  pip CLB_X13Y39 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X17Y41 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X17Y48 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X23Y52 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X24Y52 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X24Y53 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X26Y51 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y44 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip INT_X10Y44 W2END7 -> W2BEG7 , 
  pip INT_X12Y44 W6END7 -> W2BEG7 , 
  pip INT_X13Y39 W2MID6 -> IMUX_B2 , 
  pip INT_X14Y39 S2END8 -> W2BEG6 , 
  pip INT_X14Y41 W2END6 -> S2BEG8 , 
  pip INT_X16Y41 W2END6 -> W2BEG6 , 
  pip INT_X17Y41 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X17Y41 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X17Y41 W2MID6 -> BYP_INT_B1 , 
  pip INT_X17Y48 SECONDARY_LOGIC_OUTS1 -> OMUX12 , 
  pip INT_X17Y48 SECONDARY_LOGIC_OUTS1 -> OMUX3 , 
  pip INT_X18Y41 S6END7 -> W2BEG6 , 
  pip INT_X18Y44 S6MID7 -> W6BEG7 , 
  pip INT_X18Y47 OMUX_SE3 -> S6BEG7 , 
  pip INT_X18Y49 OMUX_NE12 -> E6BEG2 , 
  pip INT_X23Y52 W2MID9 -> IMUX_B11 , 
  pip INT_X24Y49 E6END2 -> N6BEG1 , 
  pip INT_X24Y52 E2BEG9 -> IMUX_B23 , 
  pip INT_X24Y52 N6MID1 -> E2BEG1 , 
  pip INT_X24Y52 S2END_S1 -> E2BEG9 , 
  pip INT_X24Y52 S2END_S1 -> W2BEG9 , 
  pip INT_X24Y53 BYP_BOUNCE2 -> BYP_INT_B6 , 
  pip INT_X24Y53 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X24Y53 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X24Y53 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X24Y53 S2END1 -> BYP_INT_B2 , 
  pip INT_X24Y55 N6END1 -> S2BEG1 , 
  pip INT_X26Y51 E2BEG9 -> IMUX_B27 , 
  pip INT_X26Y51 E2END_S1 -> E2BEG9 , 
  pip INT_X9Y44 W2MID7 -> IMUX_B31 , 
  ;
net "uart_wrapper/v_read_bus_latch<2>" , 
  outpin "iSlice__510__" YQ ,
  inpin "iSlice__157__" F3 ,
  inpin "iSlice__161__" G1 ,
  inpin "iSlice__165__" F4 ,
  inpin "iSlice__169__" F3 ,
  inpin "iSlice__173__" F2 ,
  inpin "iSlice__175__" F4 ,
  inpin "iSlice__318__" G1 ,
  pip CLB_X22Y52 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X24Y50 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y52 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X24Y53 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X26Y48 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X29Y39 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip CLB_X29Y40 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X9Y36 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip INT_X10Y36 S6END_S0 -> W2BEG9 , 
  pip INT_X10Y43 LH6 -> S6BEG0 , 
  pip INT_X16Y43 W2MID1 -> LH0 , 
  pip INT_X17Y43 S2END3 -> W2BEG1 , 
  pip INT_X17Y45 S2END5 -> S2BEG3 , 
  pip INT_X17Y47 W2END3 -> S2BEG5 , 
  pip INT_X19Y47 W2END3 -> W2BEG3 , 
  pip INT_X21Y47 W2END3 -> W2BEG3 , 
  pip INT_X22Y52 SECONDARY_LOGIC_OUTS6 -> OMUX3 , 
  pip INT_X22Y52 SECONDARY_LOGIC_OUTS6 -> OMUX7 , 
  pip INT_X23Y47 S2END5 -> W2BEG3 , 
  pip INT_X23Y49 S2END7 -> S2BEG5 , 
  pip INT_X23Y50 S2MID7 -> E2BEG7 , 
  pip INT_X23Y51 OMUX_SE3 -> S2BEG7 , 
  pip INT_X23Y52 OMUX_E7 -> E2BEG4 , 
  pip INT_X24Y50 E2MID7 -> IMUX_B30 , 
  pip INT_X24Y52 BOUNCE2 -> IMUX_B30 , 
  pip INT_X24Y52 E2MID4 -> BOUNCE2 , 
  pip INT_X24Y52 E2MID4 -> N2BEG4 , 
  pip INT_X24Y53 N2MID4 -> IMUX_B25 , 
  pip INT_X25Y48 S2END6 -> E2BEG4 , 
  pip INT_X25Y50 E2END7 -> S2BEG6 , 
  pip INT_X26Y48 BOUNCE3 -> IMUX_B7 , 
  pip INT_X26Y48 E2MID4 -> BOUNCE3 , 
  pip INT_X27Y48 E2END4 -> E2BEG2 , 
  pip INT_X29Y39 BYP_BOUNCE3 -> IMUX_B31 , 
  pip INT_X29Y39 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X29Y39 S2END7 -> BYP_INT_B3 , 
  pip INT_X29Y40 BYP_BOUNCE3 -> IMUX_B27 , 
  pip INT_X29Y40 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X29Y40 S2MID7 -> BYP_INT_B3 , 
  pip INT_X29Y41 S2END9 -> S2BEG7 , 
  pip INT_X29Y43 S2END9 -> S2BEG9 , 
  pip INT_X29Y45 S2END_S1 -> S2BEG9 , 
  pip INT_X29Y48 E2END2 -> S2BEG1 , 
  pip INT_X9Y36 W2MID9 -> IMUX_B7 , 
  ;
net "uart_wrapper/v_read_bus_latch<3>" , 
  outpin "iSlice__510__" XQ ,
  inpin "iSlice__158__" G4 ,
  inpin "iSlice__161__" F1 ,
  inpin "iSlice__166__" G1 ,
  inpin "iSlice__170__" G1 ,
  inpin "iSlice__174__" G4 ,
  inpin "iSlice__177__" G1 ,
  inpin "iSlice__316__" F4 ,
  pip CLB_X22Y49 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip CLB_X22Y52 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X23Y44 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y48 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X24Y56 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X26Y48 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X29Y43 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X9Y37 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip INT_X13Y38 LH6 -> W6BEG1 , 
  pip INT_X19Y38 W2END2 -> LH0 , 
  pip INT_X21Y38 S2END4 -> W2BEG2 , 
  pip INT_X21Y40 S2END6 -> S2BEG4 , 
  pip INT_X21Y42 W2END4 -> S2BEG6 , 
  pip INT_X22Y48 S2END_S0 -> E2BEG8 , 
  pip INT_X22Y49 S2END0 -> IMUX_B4 , 
  pip INT_X22Y51 OMUX_S0 -> S2BEG0 , 
  pip INT_X22Y52 SECONDARY_LOGIC_OUTS2 -> OMUX0 , 
  pip INT_X22Y52 SECONDARY_LOGIC_OUTS2 -> OMUX12 , 
  pip INT_X23Y42 S2END6 -> W2BEG4 , 
  pip INT_X23Y44 S2END8 -> E2BEG6 , 
  pip INT_X23Y44 S2END8 -> IMUX_B7 , 
  pip INT_X23Y44 S2END8 -> S2BEG6 , 
  pip INT_X23Y46 S2END8 -> S2BEG8 , 
  pip INT_X23Y48 E2MID8 -> S2BEG8 , 
  pip INT_X23Y53 OMUX_NE12 -> N6BEG2 , 
  pip INT_X23Y56 N6MID2 -> E2BEG2 , 
  pip INT_X24Y48 E2END8 -> E2BEG8 , 
  pip INT_X24Y48 E2END8 -> IMUX_B7 , 
  pip INT_X24Y56 E2MID2 -> IMUX_B0 , 
  pip INT_X25Y44 E2END6 -> E2BEG4 , 
  pip INT_X26Y48 E2END8 -> IMUX_B15 , 
  pip INT_X27Y44 E2END4 -> E2BEG2 , 
  pip INT_X29Y43 S2MID1 -> IMUX_B20 , 
  pip INT_X29Y44 E2END2 -> S2BEG1 , 
  pip INT_X7Y37 S2MID2 -> E2BEG2 , 
  pip INT_X7Y38 W6END1 -> S2BEG2 , 
  pip INT_X9Y37 E2END2 -> IMUX_B8 , 
  ;
net "uart_wrapper/v_read_bus_latch<4>" , 
  outpin "iSlice__254__" YQ ,
  inpin "iSlice__158__" F4 ,
  inpin "iSlice__162__" G1 ,
  inpin "iSlice__166__" F4 ,
  inpin "iSlice__170__" F1 ,
  inpin "iSlice__174__" F4 ,
  inpin "iSlice__177__" F2 ,
  inpin "iSlice__316__" G4 ,
  pip CLB_BUFFER_X15Y36 CLB_BUFFER_W2MID5 -> CLB_BUFFER_IW2MID5 , 
  pip CLB_X17Y43 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X22Y49 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X23Y44 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X24Y48 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X24Y56 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X29Y43 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X29Y47 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y37 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip INT_X10Y37 W2END_N9 -> W2BEG1 , 
  pip INT_X12Y36 W2END7 -> W2BEG9 , 
  pip INT_X14Y36 W2END5 -> W2BEG7 , 
  pip INT_X16Y36 S6END6 -> W2BEG5 , 
  pip INT_X16Y42 OMUX_SW5 -> S6BEG6 , 
  pip INT_X17Y43 SECONDARY_LOGIC_OUTS7 -> OMUX5 , 
  pip INT_X17Y43 SECONDARY_LOGIC_OUTS7 -> OMUX8 , 
  pip INT_X18Y44 OMUX_EN8 -> E6BEG0 , 
  pip INT_X22Y47 W2END_N9 -> N2BEG1 , 
  pip INT_X22Y49 N2END1 -> IMUX_B12 , 
  pip INT_X23Y44 W2MID0 -> IMUX_B12 , 
  pip INT_X24Y43 E6END_S0 -> N6BEG9 , 
  pip INT_X24Y44 E6END0 -> W2BEG0 , 
  pip INT_X24Y46 N6MID9 -> E6BEG9 , 
  pip INT_X24Y46 N6MID9 -> W2BEG9 , 
  pip INT_X24Y48 S2MID9 -> IMUX_B15 , 
  pip INT_X24Y49 N6END9 -> S2BEG9 , 
  pip INT_X24Y50 N6END_N9 -> N6BEG1 , 
  pip INT_X24Y56 N2BEG1 -> IMUX_B8 , 
  pip INT_X24Y56 N6END1 -> N2BEG1 , 
  pip INT_X27Y43 S6MID9 -> E2BEG9 , 
  pip INT_X27Y46 E6MID9 -> S6BEG9 , 
  pip INT_X29Y43 BYP_BOUNCE7 -> IMUX_B29 , 
  pip INT_X29Y43 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X29Y43 E2END9 -> BYP_INT_B7 , 
  pip INT_X29Y47 W2MID9 -> IMUX_B7 , 
  pip INT_X30Y46 E6END9 -> N2BEG9 , 
  pip INT_X30Y47 N2MID9 -> W2BEG9 , 
  pip INT_X9Y37 W2MID1 -> IMUX_B0 , 
  ;
net "uart_wrapper/v_read_bus_latch<5>" , 
  outpin "iSlice__254__" XQ ,
  inpin "iSlice__159__" G2 ,
  inpin "iSlice__162__" F4 ,
  inpin "iSlice__167__" G2 ,
  inpin "iSlice__171__" G2 ,
  inpin "iSlice__175__" G3 ,
  inpin "iSlice__178__" G4 ,
  inpin "iSlice__314__" G3 ,
  pip CLB_BUFFER_X15Y37 CLB_BUFFER_W2MID2 -> CLB_BUFFER_IW2MID2 , 
  pip CLB_X12Y37 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X17Y43 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X22Y45 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X23Y41 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X23Y48 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X29Y40 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X29Y41 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X29Y47 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X12Y37 W2END4 -> IMUX_B5 , 
  pip INT_X14Y37 W2END2 -> W2BEG4 , 
  pip INT_X16Y37 S6END3 -> W2BEG2 , 
  pip INT_X16Y43 OMUX_W6 -> S6BEG3 , 
  pip INT_X17Y43 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  pip INT_X17Y43 SECONDARY_LOGIC_OUTS3 -> OMUX6 , 
  pip INT_X18Y44 OMUX_NE12 -> E2BEG5 , 
  pip INT_X20Y44 E2END5 -> E2BEG5 , 
  pip INT_X22Y44 E2END5 -> E2BEG3 , 
  pip INT_X22Y44 E2END5 -> N2BEG4 , 
  pip INT_X22Y45 N2MID4 -> IMUX_B21 , 
  pip INT_X22Y46 N2END4 -> E2BEG5 , 
  pip INT_X23Y40 S2END3 -> E2BEG1 , 
  pip INT_X23Y41 S2MID3 -> IMUX_B21 , 
  pip INT_X23Y42 S2END3 -> S2BEG3 , 
  pip INT_X23Y44 E2MID3 -> S2BEG3 , 
  pip INT_X23Y46 E2MID5 -> N2BEG5 , 
  pip INT_X23Y48 N2END5 -> IMUX_B6 , 
  pip INT_X24Y46 E2END5 -> E2BEG5 , 
  pip INT_X25Y40 E2END1 -> E2BEG1 , 
  pip INT_X26Y46 E2END5 -> E2BEG3 , 
  pip INT_X27Y40 E2END1 -> E2BEG1 , 
  pip INT_X28Y46 E2END3 -> E2BEG1 , 
  pip INT_X29Y40 BYP_BOUNCE0 -> IMUX_B18 , 
  pip INT_X29Y40 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X29Y40 E2END1 -> BYP_INT_B0 , 
  pip INT_X29Y40 E2END1 -> N2BEG0 , 
  pip INT_X29Y41 N2MID0 -> IMUX_B0 , 
  pip INT_X29Y46 E2MID1 -> N2BEG1 , 
  pip INT_X29Y47 N2MID1 -> IMUX_B12 , 
  ;
net "uart_wrapper/v_read_bus_latch<6>" , 
  outpin "iSlice__255__" YQ ,
  inpin "iSlice__159__" F2 ,
  inpin "iSlice__163__" G2 ,
  inpin "iSlice__167__" F2 ,
  inpin "iSlice__171__" F2 ,
  inpin "iSlice__176__" G3 ,
  inpin "iSlice__178__" F3 ,
  inpin "iSlice__317__" G2 ,
  pip CLB_X17Y44 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip CLB_X19Y32 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X22Y45 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X23Y41 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X23Y48 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X24Y44 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X27Y45 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X29Y41 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip INT_X17Y44 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  pip INT_X18Y32 S6END3 -> E2BEG2 , 
  pip INT_X18Y38 S6END5 -> S6BEG3 , 
  pip INT_X18Y44 OMUX_E8 -> S6BEG5 , 
  pip INT_X18Y45 OMUX_EN8 -> E6BEG3 , 
  pip INT_X19Y32 BYP_BOUNCE0 -> IMUX_B6 , 
  pip INT_X19Y32 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X19Y32 E2MID2 -> BYP_INT_B0 , 
  pip INT_X22Y45 W2END3 -> IMUX_B29 , 
  pip INT_X23Y41 S2END3 -> IMUX_B29 , 
  pip INT_X23Y43 S2END3 -> S2BEG3 , 
  pip INT_X23Y44 S2MID3 -> E2BEG3 , 
  pip INT_X23Y45 W2MID3 -> N2BEG3 , 
  pip INT_X23Y45 W2MID3 -> S2BEG3 , 
  pip INT_X23Y47 N2END3 -> N2BEG5 , 
  pip INT_X23Y48 N2MID5 -> IMUX_B14 , 
  pip INT_X24Y44 E2MID3 -> IMUX_B1 , 
  pip INT_X24Y45 E6END3 -> W2BEG3 , 
  pip INT_X25Y44 E2END3 -> E2BEG3 , 
  pip INT_X27Y44 E2END3 -> E2BEG1 , 
  pip INT_X27Y44 E2END3 -> N2BEG2 , 
  pip INT_X27Y45 N2MID2 -> IMUX_B21 , 
  pip INT_X29Y41 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X29Y41 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X29Y41 S2MID0 -> BYP_INT_B2 , 
  pip INT_X29Y42 S2END0 -> S2BEG0 , 
  pip INT_X29Y44 E2END1 -> S2BEG0 , 
  ;
net "uart_wrapper/v_read_bus_latch<7>" , 
  outpin "iSlice__255__" XQ ,
  inpin "iSlice__160__" G2 ,
  inpin "iSlice__163__" F3 ,
  inpin "iSlice__168__" G3 ,
  inpin "iSlice__172__" G4 ,
  inpin "iSlice__176__" F4 ,
  inpin "iSlice__179__" G1 ,
  inpin "iSlice__318__" F4 ,
  pip CLB_BUFFER_X15Y38 CLB_BUFFER_W6A1 -> CLB_BUFFER_IW6A1 , 
  pip CLB_X17Y44 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip CLB_X23Y52 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X24Y44 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X24Y45 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X24Y47 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X27Y45 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X29Y38 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y36 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip INT_X10Y36 S2END2 -> W2BEG0 , 
  pip INT_X10Y38 W6END1 -> S2BEG2 , 
  pip INT_X16Y38 S6END3 -> W6BEG1 , 
  pip INT_X16Y44 OMUX_W6 -> S6BEG3 , 
  pip INT_X17Y44 SECONDARY_LOGIC_OUTS2 -> OMUX12 , 
  pip INT_X17Y44 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  pip INT_X18Y45 OMUX_NE12 -> E6BEG5 , 
  pip INT_X23Y52 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X23Y52 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X23Y52 W2MID0 -> BYP_INT_B0 , 
  pip INT_X24Y44 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X24Y44 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X24Y44 S2MID5 -> BYP_INT_B1 , 
  pip INT_X24Y45 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X24Y45 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X24Y45 E6END5 -> E2BEG5 , 
  pip INT_X24Y45 E6END5 -> N2BEG5 , 
  pip INT_X24Y45 E6END5 -> S2BEG5 , 
  pip INT_X24Y45 N2BEG5 -> BYP_INT_B3 , 
  pip INT_X24Y47 N2END5 -> IMUX_B22 , 
  pip INT_X24Y47 N2END5 -> N2BEG7 , 
  pip INT_X24Y49 N2END7 -> N2BEG9 , 
  pip INT_X24Y52 N2END_N9 -> W2BEG0 , 
  pip INT_X26Y45 E2END5 -> E2BEG5 , 
  pip INT_X27Y45 E2MID5 -> IMUX_B30 , 
  pip INT_X28Y38 S2END_S0 -> E2BEG8 , 
  pip INT_X28Y41 S2END2 -> S2BEG0 , 
  pip INT_X28Y43 S2END4 -> S2BEG2 , 
  pip INT_X28Y45 E2END5 -> S2BEG4 , 
  pip INT_X29Y38 E2MID8 -> IMUX_B7 , 
  pip INT_X9Y36 W2MID0 -> IMUX_B12 , 
  ;
net "uart_wrapper/v_read_bus_latch_not0001_inv" , 
  outpin "iSlice__333__" Y ,
  inpin "iSlice__254__" CE ,
  inpin "iSlice__255__" CE ,
  inpin "iSlice__509__" CE ,
  inpin "iSlice__510__" CE ,
  pip CLB_X17Y41 Y_PINWIRE2 -> BEST_LOGIC_OUTS6_INT , 
  pip CLB_X17Y43 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X17Y44 CE_B2_INT -> CE_PINWIRE2 , 
  pip CLB_X17Y48 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X22Y52 CE_B2_INT -> CE_PINWIRE2 , 
  pip INT_X17Y41 BEST_LOGIC_OUTS6 -> N6BEG7 , 
  pip INT_X17Y41 BEST_LOGIC_OUTS6 -> OMUX15 , 
  pip INT_X17Y41 OMUX15 -> N2BEG9 , 
  pip INT_X17Y42 OMUX_N15 -> N6BEG9 , 
  pip INT_X17Y43 N2END9 -> CE_B3 , 
  pip INT_X17Y44 E2BEG7 -> CE_B2 , 
  pip INT_X17Y44 N6MID7 -> E2BEG7 , 
  pip INT_X17Y48 E2BEG9 -> CE_B1 , 
  pip INT_X17Y48 N6END9 -> E2BEG9 , 
  pip INT_X19Y48 E2END9 -> E2BEG7 , 
  pip INT_X20Y48 E2MID7 -> N2BEG7 , 
  pip INT_X20Y50 N2END7 -> N2BEG7 , 
  pip INT_X20Y52 N2END7 -> E2BEG8 , 
  pip INT_X22Y52 E2END8 -> CE_B2 , 
  ;
net "uart_wrapper/v_write_bus_latch<0>" , 
  outpin "iSlice__511__" XQ ,
  inpin "iSlice__314__" F3 ,
  pip CLB_X12Y37 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X9Y34 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip INT_X10Y35 OMUX_NE12 -> E2BEG5 , 
  pip INT_X12Y35 E2END5 -> N2BEG4 , 
  pip INT_X12Y37 N2END4 -> IMUX_B13 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS3 -> OMUX12 , 
  ;
net "uart_wrapper/v_write_bus_latch<1>" , 
  outpin "iSlice__518__" YQ ,
  inpin "iSlice__315__" F1 ,
  pip CLB_X11Y34 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X9Y44 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip INT_X11Y34 OMUX9 -> N6BEG8 , 
  pip INT_X11Y34 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  pip INT_X11Y41 N6END_N8 -> N6BEG0 , 
  pip INT_X11Y44 N6MID0 -> W2BEG0 , 
  pip INT_X9Y44 W2END0 -> IMUX_B28 , 
  ;
net "uart_wrapper/v_write_bus_latch<2>" , 
  outpin "iSlice__511__" YQ ,
  inpin "iSlice__318__" G4 ,
  pip CLB_X9Y34 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y36 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X9Y35 OMUX_N10 -> N2BEG1 , 
  pip INT_X9Y36 N2MID1 -> IMUX_B4 , 
  ;
net "uart_wrapper/v_write_bus_latch<3>" , 
  outpin "iSlice__513__" YQ ,
  inpin "iSlice__316__" F1 ,
  pip CLB_X9Y33 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X9Y37 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS7 -> OMUX12 , 
  pip INT_X9Y34 OMUX_N12 -> N2BEG5 , 
  pip INT_X9Y36 N2END5 -> N2BEG7 , 
  pip INT_X9Y37 N2MID7 -> IMUX_B11 , 
  ;
net "uart_wrapper/v_write_bus_latch<4>" , 
  outpin "iSlice__513__" XQ ,
  inpin "iSlice__316__" G1 ,
  pip CLB_X9Y33 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X9Y37 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip INT_X9Y33 OMUX9 -> N2BEG8 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS3 -> OMUX9 , 
  pip INT_X9Y35 N2END8 -> N2BEG8 , 
  pip INT_X9Y37 N2END8 -> IMUX_B3 , 
  ;
net "uart_wrapper/v_write_bus_latch<5>" , 
  outpin "iSlice__514__" YQ ,
  inpin "iSlice__314__" G4 ,
  pip CLB_X11Y32 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X12Y37 IMUX_B4_INT -> G4_PINWIRE1 , 
  pip INT_X11Y32 SECONDARY_LOGIC_OUTS7 -> OMUX15 , 
  pip INT_X11Y33 OMUX_N15 -> N2BEG9 , 
  pip INT_X11Y36 N2END_N9 -> N2BEG1 , 
  pip INT_X11Y37 N2MID1 -> E2BEG1 , 
  pip INT_X12Y37 E2MID1 -> IMUX_B4 , 
  ;
net "uart_wrapper/v_write_bus_latch<6>" , 
  outpin "iSlice__514__" XQ ,
  inpin "iSlice__317__" G3 ,
  pip CLB_BUFFER_X15Y32 CLB_BUFFER_IE6MID4 -> CLB_BUFFER_E6MID4 , 
  pip CLB_X11Y32 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X19Y32 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip INT_X11Y32 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X12Y32 OMUX_E8 -> E6BEG4 , 
  pip INT_X18Y32 E6END4 -> E2BEG4 , 
  pip INT_X19Y32 E2MID4 -> IMUX_B5 , 
  ;
net "uart_wrapper/v_write_bus_latch<7>" , 
  outpin "iSlice__518__" XQ ,
  inpin "iSlice__318__" F1 ,
  pip CLB_X11Y34 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X9Y36 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip INT_X11Y34 SECONDARY_LOGIC_OUTS1 -> OMUX11 , 
  pip INT_X11Y35 OMUX_N11 -> N2BEG7 , 
  pip INT_X11Y36 N2MID7 -> W2BEG7 , 
  pip INT_X9Y36 W2END7 -> IMUX_B15 , 
  ;
net "uart_wrapper/v_write_bus_latch_and0000" , 
  outpin "iSlice__334__" X ,
  inpin "iSlice__511__" CE ,
  inpin "iSlice__513__" CE ,
  inpin "iSlice__514__" CE ,
  inpin "iSlice__518__" CE ,
  pip CLB_X11Y32 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X11Y34 CE_B1_INT -> CE_PINWIRE1 , 
  pip CLB_X14Y36 X_PINWIRE0 -> BEST_LOGIC_OUTS0_INT , 
  pip CLB_X9Y33 CE_B3_INT -> CE_PINWIRE3 , 
  pip CLB_X9Y34 CE_B3_INT -> CE_PINWIRE3 , 
  pip INT_X11Y32 W2END9 -> CE_B3 , 
  pip INT_X11Y34 S2MID9 -> CE_B1 , 
  pip INT_X11Y35 W2END7 -> S2BEG9 , 
  pip INT_X11Y35 W2END7 -> W2BEG7 , 
  pip INT_X13Y32 S6MID9 -> W2BEG9 , 
  pip INT_X13Y35 OMUX_SW5 -> S6BEG9 , 
  pip INT_X13Y35 OMUX_WS1 -> W2BEG7 , 
  pip INT_X14Y36 BEST_LOGIC_OUTS0 -> OMUX1 , 
  pip INT_X14Y36 BEST_LOGIC_OUTS0 -> OMUX5 , 
  pip INT_X9Y33 S2END9 -> CE_B3 , 
  pip INT_X9Y34 S2MID9 -> CE_B3 , 
  pip INT_X9Y35 W2END7 -> S2BEG9 , 
  ;
net "v_count<0>" , 
  outpin "iSlice__252__" XQ ,
  inpin "iDsp__9__" C0 ,
  inpin "iSlice__252__" F2 ,
  pip CLB_X9Y32 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y32 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y32 IMUX_B16_INT0 -> DSP48_1_C0 , 
  pip INT_X10Y32 OMUX_E2 -> IMUX_B16 , 
  pip INT_X9Y32 BYP_BOUNCE0 -> IMUX_B10 , 
  pip INT_X9Y32 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X9Y32 OMUX2 -> BYP_INT_B0 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  ;
net "v_count<10>" , 
  outpin "iSlice__256__" YQ ,
  inpin "iDsp__9__" C10 ,
  inpin "iSlice__256__" G2 ,
  pip CLB_X9Y34 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X9Y34 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip DSP_X10Y32 IMUX_B18_INT2 -> DSP48_1_C10 , 
  pip INT_X10Y34 OMUX_E8 -> IMUX_B18 , 
  pip INT_X9Y34 OMUX9 -> IMUX_B6 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS5 -> OMUX8 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS5 -> OMUX9 , 
  ;
net "v_count<11>" , 
  outpin "iSlice__256__" XQ ,
  inpin "iDsp__9__" C11 ,
  inpin "iSlice__256__" F4 ,
  pip CLB_X9Y34 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X9Y34 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip DSP_X10Y32 IMUX_B19_INT2 -> DSP48_1_C11 , 
  pip INT_X10Y34 OMUX_E13 -> IMUX_B19 , 
  pip INT_X9Y34 OMUX2 -> IMUX_B12 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X9Y34 SECONDARY_LOGIC_OUTS1 -> OMUX2 , 
  ;
net "v_count<12>" , 
  outpin "iSlice__260__" YQ ,
  inpin "iDsp__9__" C12 ,
  inpin "iSlice__260__" G4 ,
  pip CLB_X9Y35 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X9Y35 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip DSP_X10Y32 IMUX_B16_INT3 -> DSP48_1_C12 , 
  pip INT_X10Y35 OMUX_E2 -> IMUX_B16 , 
  pip INT_X9Y35 OMUX2 -> IMUX_B0 , 
  pip INT_X9Y35 SECONDARY_LOGIC_OUTS4 -> OMUX2 , 
  ;
net "v_count<13>" , 
  outpin "iSlice__260__" XQ ,
  inpin "iDsp__9__" C13 ,
  inpin "iSlice__260__" F2 ,
  pip CLB_X9Y35 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X9Y35 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y32 IMUX_B17_INT3 -> DSP48_1_C13 , 
  pip INT_X10Y35 OMUX_E7 -> IMUX_B17 , 
  pip INT_X9Y35 OMUX9 -> IMUX_B10 , 
  pip INT_X9Y35 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X9Y35 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "v_count<14>" , 
  outpin "iSlice__257__" YQ ,
  inpin "iDsp__9__" C14 ,
  inpin "iSlice__257__" G1 ,
  pip CLB_X9Y35 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X9Y35 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip DSP_X10Y32 IMUX_B18_INT3 -> DSP48_1_C14 , 
  pip INT_X10Y35 OMUX_E8 -> IMUX_B18 , 
  pip INT_X9Y35 BOUNCE2 -> BYP_INT_B1 , 
  pip INT_X9Y35 BYP_BOUNCE1 -> IMUX_B16 , 
  pip INT_X9Y35 BYP_INT_B1 -> BYP_BOUNCE1 , 
  pip INT_X9Y35 OMUX6 -> BOUNCE2 , 
  pip INT_X9Y35 SECONDARY_LOGIC_OUTS6 -> OMUX6 , 
  pip INT_X9Y35 SECONDARY_LOGIC_OUTS6 -> OMUX8 , 
  ;
net "v_count<15>" , 
  outpin "iSlice__257__" XQ ,
  inpin "iDsp__9__" C15 ,
  inpin "iSlice__257__" F3 ,
  pip CLB_X9Y35 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y35 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip DSP_X10Y32 IMUX_B19_INT3 -> DSP48_1_C15 , 
  pip INT_X10Y35 OMUX_E13 -> IMUX_B19 , 
  pip INT_X9Y35 BYP_BOUNCE5 -> IMUX_B26 , 
  pip INT_X9Y35 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X9Y35 OMUX13 -> BYP_INT_B5 , 
  pip INT_X9Y35 SECONDARY_LOGIC_OUTS2 -> OMUX13 , 
  ;
net "v_count<1>" , 
  outpin "iSlice__258__" YQ ,
  inpin "iDsp__9__" C1 ,
  inpin "iSlice__258__" G1 ,
  pip CLB_X11Y32 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X11Y32 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip DSP_X10Y32 IMUX_B17_INT0 -> DSP48_1_C1 , 
  pip INT_X10Y32 OMUX_W6 -> IMUX_B17 , 
  pip INT_X11Y32 OMUX13 -> IMUX_B3 , 
  pip INT_X11Y32 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X11Y32 SECONDARY_LOGIC_OUTS4 -> OMUX6 , 
  ;
net "v_count<2>" , 
  outpin "iSlice__258__" XQ ,
  inpin "iDsp__9__" C2 ,
  inpin "iSlice__258__" F2 ,
  pip CLB_X11Y32 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X11Y32 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip DSP_X10Y32 IMUX_B18_INT0 -> DSP48_1_C2 , 
  pip INT_X10Y32 OMUX_W9 -> IMUX_B18 , 
  pip INT_X11Y32 OMUX9 -> IMUX_B10 , 
  pip INT_X11Y32 SECONDARY_LOGIC_OUTS0 -> OMUX9 , 
  ;
net "v_count<3>" , 
  outpin "iSlice__259__" YQ ,
  inpin "iDsp__9__" C3 ,
  inpin "iSlice__259__" G1 ,
  pip CLB_X9Y32 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X9Y32 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip DSP_X10Y32 IMUX_B19_INT0 -> DSP48_1_C3 , 
  pip INT_X10Y32 OMUX_E13 -> IMUX_B19 , 
  pip INT_X9Y32 OMUX13 -> IMUX_B7 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS5 -> OMUX13 , 
  ;
net "v_count<4>" , 
  outpin "iSlice__259__" XQ ,
  inpin "iDsp__9__" C4 ,
  inpin "iSlice__259__" F2 ,
  pip CLB_X9Y32 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X9Y32 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip DSP_X10Y32 IMUX_B16_INT1 -> DSP48_1_C4 , 
  pip INT_X10Y33 OMUX_EN8 -> IMUX_B16 , 
  pip INT_X9Y32 BOUNCE2 -> IMUX_B14 , 
  pip INT_X9Y32 OMUX6 -> BOUNCE2 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS1 -> OMUX6 , 
  pip INT_X9Y32 SECONDARY_LOGIC_OUTS1 -> OMUX8 , 
  ;
net "v_count<5>" , 
  outpin "iSlice__261__" YQ ,
  inpin "iDsp__9__" C5 ,
  inpin "iSlice__261__" G3 ,
  pip CLB_X11Y33 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X11Y33 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip DSP_X10Y32 IMUX_B17_INT1 -> DSP48_1_C5 , 
  pip INT_X10Y33 OMUX_W6 -> IMUX_B17 , 
  pip INT_X11Y33 OMUX6 -> IMUX_B5 , 
  pip INT_X11Y33 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  ;
net "v_count<6>" , 
  outpin "iSlice__261__" XQ ,
  inpin "iDsp__9__" C6 ,
  inpin "iSlice__261__" F1 ,
  pip CLB_X11Y33 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X11Y33 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip DSP_X10Y32 IMUX_B18_INT1 -> DSP48_1_C6 , 
  pip INT_X10Y33 OMUX_W9 -> IMUX_B18 , 
  pip INT_X11Y33 OMUX13 -> IMUX_B15 , 
  pip INT_X11Y33 SECONDARY_LOGIC_OUTS1 -> OMUX13 , 
  pip INT_X11Y33 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  ;
net "v_count<7>" , 
  outpin "iSlice__262__" YQ ,
  inpin "iDsp__9__" C7 ,
  inpin "iSlice__262__" G4 ,
  pip CLB_X9Y33 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X9Y33 YQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS6_INT , 
  pip DSP_X10Y32 IMUX_B19_INT1 -> DSP48_1_C7 , 
  pip INT_X10Y33 OMUX_E13 -> IMUX_B19 , 
  pip INT_X9Y33 OMUX13 -> IMUX_B19 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS6 -> OMUX13 , 
  ;
net "v_count<8>" , 
  outpin "iSlice__262__" XQ ,
  inpin "iDsp__9__" C8 ,
  inpin "iSlice__262__" F3 ,
  pip CLB_X9Y33 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X9Y33 XQ_PINWIRE2 -> SECONDARY_LOGIC_OUTS2_INT , 
  pip DSP_X10Y32 IMUX_B16_INT2 -> DSP48_1_C8 , 
  pip INT_X10Y34 OMUX_EN8 -> IMUX_B16 , 
  pip INT_X9Y33 BOUNCE2 -> IMUX_B26 , 
  pip INT_X9Y33 OMUX6 -> BOUNCE2 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS2 -> OMUX6 , 
  pip INT_X9Y33 SECONDARY_LOGIC_OUTS2 -> OMUX8 , 
  ;
net "v_count<9>" , 
  outpin "iSlice__263__" YQ ,
  inpin "iDsp__9__" C9 ,
  inpin "iSlice__263__" G2 ,
  pip CLB_X12Y28 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X12Y28 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip DSP_X10Y32 IMUX_B17_INT2 -> DSP48_1_C9 , 
  pip INT_X10Y34 W2END2 -> IMUX_B17 , 
  pip INT_X12Y28 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X12Y28 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X12Y28 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y28 OMUX4 -> N6BEG2 , 
  pip INT_X12Y28 OMUX5 -> BOUNCE0 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS4 -> OMUX4 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X12Y34 N6END2 -> W2BEG2 , 
  ;
net "v_uart_tx_add<0>" , 
  outpin "iSlice__263__" XQ ,
  inpin "iDsp__10__" C0 ,
  inpin "iSlice__110__" F2 ,
  inpin "iSlice__263__" F1 ,
  inpin "iSlice__289__" F2 ,
  inpin "iSlice__291__" F3 ,
  inpin "iSlice__321__" F2 ,
  inpin "iSlice__328__" G3 ,
  inpin "iSlice__413__" G2 ,
  inpin "iSlice__415__" F2 ,
  inpin "iSlice__463__" F3 ,
  inpin "iSlice__470__" G2 ,
  inpin "iSlice__480__" F3 ,
  inpin "iSlice__60__" F2 ,
  inpin "iSlice__61__" G4 ,
  inpin "iSlice__76__" F3 ,
  inpin "iSlice__76__" G3 ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE2BEG4 -> CLB_BUFFER_E2BEG4 , 
  pip CLB_X12Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X12Y28 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X12Y28 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X12Y31 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X13Y25 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X13Y33 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X14Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X14Y31 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X17Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X18Y17 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X18Y30 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X19Y26 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X7Y26 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip CLB_X8Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X8Y28 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B16_INT0 -> DSP48_1_C0 , 
  pip INT_X10Y28 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X10Y28 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X10Y28 W2MID3 -> BYP_INT_B4 , 
  pip INT_X11Y28 OMUX_W6 -> W2BEG3 , 
  pip INT_X12Y28 BOUNCE3 -> IMUX_B11 , 
  pip INT_X12Y28 OMUX6 -> BOUNCE3 , 
  pip INT_X12Y28 OMUX6 -> IMUX_B13 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS0 -> OMUX6 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS0 -> OMUX7 , 
  pip INT_X12Y31 W2MID4 -> IMUX_B1 , 
  pip INT_X13Y25 S2END6 -> IMUX_B14 , 
  pip INT_X13Y27 OMUX_ES7 -> S2BEG6 , 
  pip INT_X13Y28 OMUX_E7 -> E2BEG4 , 
  pip INT_X13Y28 OMUX_E7 -> N6BEG4 , 
  pip INT_X13Y31 N6MID4 -> W2BEG4 , 
  pip INT_X13Y33 S2MID4 -> IMUX_B21 , 
  pip INT_X13Y34 N6END4 -> S2BEG4 , 
  pip INT_X13Y34 N6END4 -> W6BEG5 , 
  pip INT_X14Y28 BOUNCE3 -> IMUX_B19 , 
  pip INT_X14Y28 E2MID4 -> BOUNCE3 , 
  pip INT_X14Y28 E2MID4 -> N2BEG4 , 
  pip INT_X14Y30 N2END4 -> N2BEG6 , 
  pip INT_X14Y31 N2MID6 -> IMUX_B10 , 
  pip INT_X15Y28 E2END4 -> E2BEG4 , 
  pip INT_X17Y28 E2END4 -> E2BEG4 , 
  pip INT_X17Y28 E2END4 -> IMUX_B25 , 
  pip INT_X17Y28 E2END4 -> N2BEG3 , 
  pip INT_X17Y30 N2END3 -> E2BEG4 , 
  pip INT_X18Y17 W2MID3 -> IMUX_B9 , 
  pip INT_X18Y30 E2MID4 -> IMUX_B9 , 
  pip INT_X19Y17 S2END5 -> W2BEG3 , 
  pip INT_X19Y19 S2END7 -> S2BEG5 , 
  pip INT_X19Y21 S2END9 -> S2BEG7 , 
  pip INT_X19Y23 S2END_S1 -> S2BEG9 , 
  pip INT_X19Y26 S2END3 -> IMUX_B21 , 
  pip INT_X19Y26 S2END3 -> S2BEG1 , 
  pip INT_X19Y28 E2END4 -> S2BEG3 , 
  pip INT_X7Y26 S2END7 -> IMUX_B10 , 
  pip INT_X7Y28 W2END5 -> S2BEG7 , 
  pip INT_X7Y34 W6END5 -> E2BEG5 , 
  pip INT_X8Y28 W2MID5 -> IMUX_B18 , 
  pip INT_X8Y28 W2MID5 -> IMUX_B26 , 
  pip INT_X8Y34 E2MID5 -> IMUX_B14 , 
  pip INT_X9Y28 W2END3 -> W2BEG5 , 
  ;
net "v_uart_tx_add<10>" , 
  outpin "iSlice__266__" YQ ,
  inpin "iDsp__10__" C10 ,
  inpin "iSlice__110__" G2 ,
  inpin "iSlice__266__" G3 ,
  inpin "iSlice__418__" F2 ,
  pip CLB_X11Y26 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X11Y27 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X11Y27 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X7Y26 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip DSP_X10Y28 IMUX_B18_INT2 -> DSP48_1_C10 , 
  pip INT_X10Y26 OMUX_WS1 -> W2BEG4 , 
  pip INT_X10Y28 OMUX_WN14 -> N2BEG6 , 
  pip INT_X10Y30 N2END6 -> IMUX_B18 , 
  pip INT_X11Y26 OMUX_S4 -> IMUX_B25 , 
  pip INT_X11Y27 BYP_BOUNCE2 -> IMUX_B5 , 
  pip INT_X11Y27 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X11Y27 OMUX2 -> BYP_INT_B2 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS5 -> OMUX1 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS5 -> OMUX14 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS5 -> OMUX2 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS5 -> OMUX4 , 
  pip INT_X7Y26 W2MID6 -> IMUX_B2 , 
  pip INT_X8Y26 W2END4 -> W2BEG6 , 
  ;
net "v_uart_tx_add<11>" , 
  outpin "iSlice__266__" XQ ,
  inpin "iDsp__10__" C11 ,
  inpin "iSlice__113__" F4 ,
  inpin "iSlice__266__" F3 ,
  inpin "iSlice__418__" F4 ,
  pip CLB_X11Y26 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X11Y27 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y27 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X7Y25 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip DSP_X10Y28 IMUX_B19_INT2 -> DSP48_1_C11 , 
  pip INT_X10Y26 OMUX_SW5 -> W6BEG9 , 
  pip INT_X10Y30 W2MID8 -> IMUX_B19 , 
  pip INT_X11Y26 OMUX_S5 -> IMUX_B27 , 
  pip INT_X11Y27 BOUNCE1 -> IMUX_B13 , 
  pip INT_X11Y27 OMUX5 -> BOUNCE1 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS1 -> OMUX11 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X11Y28 OMUX_N11 -> N2BEG7 , 
  pip INT_X11Y30 N2END7 -> W2BEG8 , 
  pip INT_X7Y25 S2MID9 -> IMUX_B27 , 
  pip INT_X7Y26 W6MID9 -> S2BEG9 , 
  ;
net "v_uart_tx_add<12>" , 
  outpin "iSlice__264__" YQ ,
  inpin "iDsp__10__" C12 ,
  inpin "iSlice__113__" G4 ,
  inpin "iSlice__264__" G1 ,
  inpin "iSlice__287__" F4 ,
  pip CLB_X11Y29 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X11Y29 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X11Y29 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X7Y25 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip DSP_X10Y28 IMUX_B16_INT3 -> DSP48_1_C12 , 
  pip INT_X10Y30 OMUX_NW10 -> N2BEG1 , 
  pip INT_X10Y31 N2MID1 -> IMUX_B16 , 
  pip INT_X11Y25 S2END_S0 -> W2BEG8 , 
  pip INT_X11Y28 OMUX_S0 -> S2BEG0 , 
  pip INT_X11Y29 N2BEG9 -> IMUX_B27 , 
  pip INT_X11Y29 N2BEG9 -> IMUX_B7 , 
  pip INT_X11Y29 OMUX15 -> N2BEG9 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS5 -> OMUX0 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS5 -> OMUX10 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS5 -> OMUX15 , 
  pip INT_X7Y25 W2END8 -> IMUX_B19 , 
  pip INT_X9Y25 W2END8 -> W2BEG8 , 
  ;
net "v_uart_tx_add<13>" , 
  outpin "iSlice__264__" XQ ,
  inpin "iDsp__10__" C13 ,
  inpin "iSlice__109__" F3 ,
  inpin "iSlice__264__" F2 ,
  inpin "iSlice__287__" F3 ,
  pip CLB_X11Y29 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip CLB_X11Y29 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X11Y29 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X7Y27 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B17_INT3 -> DSP48_1_C13 , 
  pip INT_X10Y28 OMUX_WS1 -> W6BEG4 , 
  pip INT_X10Y29 OMUX_W1 -> N2BEG2 , 
  pip INT_X10Y31 N2END2 -> IMUX_B17 , 
  pip INT_X11Y29 OMUX9 -> IMUX_B14 , 
  pip INT_X11Y29 OMUX9 -> IMUX_B26 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS1 -> OMUX1 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  pip INT_X7Y27 S2MID4 -> IMUX_B13 , 
  pip INT_X7Y28 W6MID4 -> S2BEG4 , 
  ;
net "v_uart_tx_add<14>" , 
  outpin "iSlice__265__" YQ ,
  inpin "iDsp__10__" C14 ,
  inpin "iSlice__109__" G2 ,
  inpin "iSlice__265__" G2 ,
  inpin "iSlice__287__" F2 ,
  pip CLB_X11Y29 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X11Y29 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X11Y29 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X7Y27 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B18_INT3 -> DSP48_1_C14 , 
  pip INT_X10Y28 OMUX_SW5 -> W6BEG6 , 
  pip INT_X10Y30 OMUX_WN14 -> N2BEG6 , 
  pip INT_X10Y31 N2MID6 -> IMUX_B18 , 
  pip INT_X11Y29 BOUNCE0 -> BYP_INT_B0 , 
  pip INT_X11Y29 BOUNCE1 -> IMUX_B25 , 
  pip INT_X11Y29 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X11Y29 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X11Y29 OMUX5 -> BOUNCE0 , 
  pip INT_X11Y29 OMUX5 -> BOUNCE1 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS4 -> OMUX14 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS4 -> OMUX5 , 
  pip INT_X7Y27 S2MID6 -> IMUX_B6 , 
  pip INT_X7Y28 W6MID6 -> S2BEG6 , 
  ;
net "v_uart_tx_add<15>" , 
  outpin "iSlice__265__" XQ ,
  inpin "iDsp__10__" C15 ,
  inpin "iSlice__108__" F2 ,
  inpin "iSlice__265__" F1 ,
  inpin "iSlice__416__" G1 ,
  pip CLB_X11Y29 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X11Y29 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X12Y29 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X7Y25 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip DSP_X10Y28 IMUX_B19_INT3 -> DSP48_1_C15 , 
  pip INT_X10Y29 W2MID9 -> N2BEG9 , 
  pip INT_X10Y31 N2END9 -> IMUX_B19 , 
  pip INT_X11Y29 OMUX13 -> IMUX_B11 , 
  pip INT_X11Y29 OMUX13 -> W2BEG9 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS0 -> OMUX13 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS0 -> OMUX3 , 
  pip INT_X12Y25 S6MID4 -> W6BEG4 , 
  pip INT_X12Y28 OMUX_SE3 -> S6BEG4 , 
  pip INT_X12Y29 OMUX_E13 -> IMUX_B3 , 
  pip INT_X6Y25 W6END4 -> E2BEG4 , 
  pip INT_X7Y25 E2MID4 -> IMUX_B29 , 
  ;
net "v_uart_tx_add<1>" , 
  outpin "iSlice__269__" YQ ,
  inpin "iDsp__10__" C1 ,
  inpin "iSlice__108__" G4 ,
  inpin "iSlice__269__" G3 ,
  inpin "iSlice__282__" F1 ,
  inpin "iSlice__290__" F2 ,
  inpin "iSlice__332__" G2 ,
  inpin "iSlice__414__" F1 ,
  inpin "iSlice__463__" G3 ,
  inpin "iSlice__467__" G3 ,
  inpin "iSlice__469__" F2 ,
  inpin "iSlice__60__" F4 ,
  inpin "iSlice__61__" G2 ,
  inpin "iSlice__76__" F4 ,
  inpin "iSlice__76__" G4 ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE2MID4 -> CLB_BUFFER_E2MID4 , 
  pip CLB_X11Y28 IMUX_B5_INT -> G3_PINWIRE1 , 
  pip CLB_X11Y28 YQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS5_INT , 
  pip CLB_X11Y30 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip CLB_X11Y31 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X13Y25 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X14Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X17Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X18Y30 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X21Y30 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X7Y25 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X8Y28 IMUX_B19_INT -> G4_PINWIRE2 , 
  pip CLB_X8Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X8Y33 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip DSP_X10Y28 IMUX_B17_INT0 -> DSP48_1_C1 , 
  pip INT_X10Y28 OMUX_W6 -> IMUX_B17 , 
  pip INT_X11Y27 OMUX_S3 -> W2BEG5 , 
  pip INT_X11Y28 OMUX6 -> IMUX_B5 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS5 -> OMUX11 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS5 -> OMUX3 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS5 -> OMUX6 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS5 -> OMUX7 , 
  pip INT_X11Y29 OMUX_N11 -> N2BEG7 , 
  pip INT_X11Y30 BYP_BOUNCE5 -> IMUX_B6 , 
  pip INT_X11Y30 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X11Y30 N2MID7 -> BYP_INT_B5 , 
  pip INT_X11Y31 N2END7 -> IMUX_B15 , 
  pip INT_X11Y31 N2END7 -> W2BEG8 , 
  pip INT_X12Y25 S2END4 -> E2BEG2 , 
  pip INT_X12Y27 OMUX_SE3 -> S2BEG4 , 
  pip INT_X12Y28 OMUX_E7 -> E2BEG4 , 
  pip INT_X12Y28 OMUX_E7 -> IMUX_B25 , 
  pip INT_X13Y25 E2MID2 -> IMUX_B12 , 
  pip INT_X14Y28 E2END4 -> E2BEG4 , 
  pip INT_X14Y28 E2END4 -> IMUX_B17 , 
  pip INT_X16Y28 E2END4 -> E2BEG4 , 
  pip INT_X17Y30 W2MID4 -> IMUX_B29 , 
  pip INT_X18Y28 E2END4 -> N2BEG3 , 
  pip INT_X18Y29 N2MID3 -> E2BEG3 , 
  pip INT_X18Y30 N2END3 -> IMUX_B1 , 
  pip INT_X18Y30 N2END3 -> W2BEG4 , 
  pip INT_X20Y29 E2END3 -> E2BEG3 , 
  pip INT_X21Y29 E2MID3 -> N2BEG3 , 
  pip INT_X21Y30 N2MID3 -> IMUX_B1 , 
  pip INT_X7Y25 S2END9 -> IMUX_B23 , 
  pip INT_X7Y27 W2END7 -> S2BEG9 , 
  pip INT_X8Y27 W2MID7 -> N2BEG7 , 
  pip INT_X8Y28 N2MID7 -> IMUX_B19 , 
  pip INT_X8Y28 N2MID7 -> IMUX_B27 , 
  pip INT_X8Y33 W2MID0 -> IMUX_B28 , 
  pip INT_X9Y27 W2END5 -> W2BEG7 , 
  pip INT_X9Y32 W2END_N8 -> N2BEG0 , 
  pip INT_X9Y33 N2MID0 -> W2BEG0 , 
  ;
net "v_uart_tx_add<2>" , 
  outpin "iSlice__269__" XQ ,
  inpin "iDsp__10__" C2 ,
  inpin "iSlice__107__" F2 ,
  inpin "iSlice__269__" F3 ,
  inpin "iSlice__287__" F1 ,
  pip CLB_X11Y28 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X11Y28 XQ_PINWIRE1 -> SECONDARY_LOGIC_OUTS1_INT , 
  pip CLB_X11Y29 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X7Y26 IMUX_B14_INT -> F2_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B18_INT0 -> DSP48_1_C2 , 
  pip INT_X10Y27 OMUX_SW5 -> W6BEG6 , 
  pip INT_X10Y28 OMUX_W9 -> IMUX_B18 , 
  pip INT_X11Y28 BOUNCE1 -> IMUX_B13 , 
  pip INT_X11Y28 OMUX5 -> BOUNCE1 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS1 -> OMUX10 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS1 -> OMUX5 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS1 -> OMUX9 , 
  pip INT_X11Y29 OMUX_N10 -> IMUX_B24 , 
  pip INT_X7Y26 S2MID6 -> IMUX_B14 , 
  pip INT_X7Y27 W6MID6 -> S2BEG6 , 
  ;
net "v_uart_tx_add<3>" , 
  outpin "iSlice__267__" YQ ,
  inpin "iDsp__10__" C3 ,
  inpin "iSlice__107__" G2 ,
  inpin "iSlice__267__" G1 ,
  inpin "iSlice__416__" G4 ,
  pip CLB_X11Y28 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X11Y28 YQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS4_INT , 
  pip CLB_X12Y29 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X7Y26 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B19_INT0 -> DSP48_1_C3 , 
  pip INT_X10Y27 OMUX_WS1 -> W6BEG7 , 
  pip INT_X10Y28 OMUX_W14 -> IMUX_B19 , 
  pip INT_X11Y28 OMUX13 -> IMUX_B3 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS4 -> OMUX1 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS4 -> OMUX13 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS4 -> OMUX14 , 
  pip INT_X12Y28 OMUX_E13 -> N2BEG8 , 
  pip INT_X12Y29 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X12Y29 BYP_BOUNCE7 -> BYP_INT_B4 , 
  pip INT_X12Y29 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X12Y29 BYP_INT_B7 -> BYP_BOUNCE7 , 
  pip INT_X12Y29 N2MID8 -> BYP_INT_B7 , 
  pip INT_X7Y26 S2MID7 -> IMUX_B6 , 
  pip INT_X7Y27 W6MID7 -> S2BEG7 , 
  ;
net "v_uart_tx_add<4>" , 
  outpin "iSlice__267__" XQ ,
  inpin "iDsp__10__" C4 ,
  inpin "iSlice__106__" F3 ,
  inpin "iSlice__267__" F3 ,
  inpin "iSlice__282__" F4 ,
  inpin "iSlice__290__" F1 ,
  inpin "iSlice__328__" G4 ,
  inpin "iSlice__413__" G1 ,
  inpin "iSlice__415__" F3 ,
  inpin "iSlice__463__" G4 ,
  inpin "iSlice__467__" G4 ,
  inpin "iSlice__469__" F1 ,
  inpin "iSlice__60__" F1 ,
  inpin "iSlice__61__" G1 ,
  inpin "iSlice__76__" BX ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE2BEG2 -> CLB_BUFFER_E2BEG2 , 
  pip CLB_X11Y28 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip CLB_X11Y28 XQ_PINWIRE0 -> SECONDARY_LOGIC_OUTS0_INT , 
  pip CLB_X11Y31 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X12Y31 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X13Y25 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X13Y33 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X14Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X17Y30 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X18Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X21Y30 IMUX_B0_INT -> G4_PINWIRE0 , 
  pip CLB_X7Y23 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X8Y28 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B16_INT1 -> DSP48_1_C4 , 
  pip INT_X10Y28 W2MID2 -> N2BEG2 , 
  pip INT_X10Y29 BYP_BOUNCE4 -> IMUX_B16 , 
  pip INT_X10Y29 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X10Y29 N2MID2 -> BYP_INT_B4 , 
  pip INT_X10Y30 N2END2 -> N2BEG2 , 
  pip INT_X10Y31 N2MID2 -> E2BEG2 , 
  pip INT_X10Y32 N2END2 -> N2BEG2 , 
  pip INT_X10Y34 N2END2 -> W2BEG3 , 
  pip INT_X11Y23 S2END2 -> W2BEG0 , 
  pip INT_X11Y25 S2END2 -> S2BEG2 , 
  pip INT_X11Y27 OMUX_S4 -> S2BEG2 , 
  pip INT_X11Y28 BYP_BOUNCE2 -> IMUX_B9 , 
  pip INT_X11Y28 BYP_INT_B2 -> BYP_BOUNCE2 , 
  pip INT_X11Y28 OMUX2 -> BYP_INT_B2 , 
  pip INT_X11Y28 OMUX2 -> W6BEG1 , 
  pip INT_X11Y28 OMUX4 -> E2BEG2 , 
  pip INT_X11Y28 OMUX4 -> W2BEG2 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS0 -> OMUX2 , 
  pip INT_X11Y28 SECONDARY_LOGIC_OUTS0 -> OMUX4 , 
  pip INT_X11Y31 E2MID2 -> IMUX_B12 , 
  pip INT_X12Y25 S2END_S1 -> E2BEG9 , 
  pip INT_X12Y28 OMUX_E2 -> IMUX_B24 , 
  pip INT_X12Y28 OMUX_E2 -> S2BEG1 , 
  pip INT_X12Y31 E2END2 -> IMUX_B0 , 
  pip INT_X12Y31 E2END2 -> N2BEG1 , 
  pip INT_X12Y33 N2END1 -> E2BEG2 , 
  pip INT_X13Y25 E2MID9 -> IMUX_B15 , 
  pip INT_X13Y28 E2END2 -> E2BEG2 , 
  pip INT_X13Y33 E2MID2 -> IMUX_B20 , 
  pip INT_X14Y28 E2MID2 -> IMUX_B16 , 
  pip INT_X15Y28 E2END2 -> E2BEG2 , 
  pip INT_X17Y28 E2END2 -> N2BEG1 , 
  pip INT_X17Y30 N2END1 -> E2BEG2 , 
  pip INT_X17Y30 N2END1 -> IMUX_B28 , 
  pip INT_X18Y30 E2MID2 -> IMUX_B0 , 
  pip INT_X19Y30 E2END2 -> E2BEG2 , 
  pip INT_X21Y30 E2END2 -> IMUX_B0 , 
  pip INT_X7Y23 W2END2 -> IMUX_B13 , 
  pip INT_X8Y28 N2BEG1 -> BYP_INT_B2 , 
  pip INT_X8Y28 W6MID1 -> N2BEG1 , 
  pip INT_X8Y34 W2END3 -> IMUX_B13 , 
  pip INT_X9Y23 W2END0 -> W2BEG2 , 
  ;
net "v_uart_tx_add<5>" , 
  outpin "iSlice__268__" YQ ,
  inpin "iDsp__10__" C5 ,
  inpin "iSlice__105__" G1 ,
  inpin "iSlice__268__" G1 ,
  inpin "iSlice__290__" F4 ,
  inpin "iSlice__291__" F4 ,
  inpin "iSlice__328__" G1 ,
  inpin "iSlice__413__" G3 ,
  inpin "iSlice__415__" F4 ,
  inpin "iSlice__60__" F3 ,
  inpin "iSlice__61__" G3 ,
  inpin "iSlice__76__" F2 ,
  inpin "iSlice__76__" G2 ,
  pip CLB_X12Y28 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B20_INT -> G1_PINWIRE3 , 
  pip CLB_X12Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X12Y28 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X12Y31 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip CLB_X13Y25 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip CLB_X13Y33 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X14Y28 IMUX_B18_INT -> G3_PINWIRE2 , 
  pip CLB_X7Y25 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y28 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip CLB_X8Y28 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B17_INT1 -> DSP48_1_C5 , 
  pip INT_X10Y28 W2END1 -> N2BEG3 , 
  pip INT_X10Y28 W2END1 -> W2BEG1 , 
  pip INT_X10Y28 W2END1 -> W2BEG3 , 
  pip INT_X10Y29 N2MID3 -> IMUX_B17 , 
  pip INT_X10Y34 W2END_N8 -> W2BEG0 , 
  pip INT_X12Y28 N2BEG7 -> IMUX_B27 , 
  pip INT_X12Y28 OMUX11 -> E2BEG6 , 
  pip INT_X12Y28 OMUX11 -> N2BEG7 , 
  pip INT_X12Y28 OMUX2 -> IMUX_B12 , 
  pip INT_X12Y28 OMUX2 -> IMUX_B20 , 
  pip INT_X12Y28 OMUX2 -> W2BEG1 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS7 -> OMUX11 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS7 -> OMUX2 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X12Y29 OMUX_N11 -> N2BEG7 , 
  pip INT_X12Y31 N2END7 -> IMUX_B3 , 
  pip INT_X12Y31 N2END7 -> N2BEG7 , 
  pip INT_X12Y33 N2END7 -> E2BEG8 , 
  pip INT_X12Y33 N2END7 -> W2BEG8 , 
  pip INT_X13Y25 S2END4 -> IMUX_B13 , 
  pip INT_X13Y27 OMUX_SE3 -> S2BEG4 , 
  pip INT_X13Y33 BYP_BOUNCE5 -> IMUX_B22 , 
  pip INT_X13Y33 BYP_INT_B5 -> BYP_BOUNCE5 , 
  pip INT_X13Y33 E2MID8 -> BYP_INT_B5 , 
  pip INT_X14Y28 E2END6 -> IMUX_B18 , 
  pip INT_X7Y25 W2END9 -> IMUX_B7 , 
  pip INT_X8Y28 W2END3 -> IMUX_B17 , 
  pip INT_X8Y28 W2END3 -> IMUX_B25 , 
  pip INT_X8Y34 W2END0 -> IMUX_B12 , 
  pip INT_X9Y25 S2END_S1 -> W2BEG9 , 
  pip INT_X9Y28 W2MID1 -> S2BEG1 , 
  ;
net "v_uart_tx_add<6>" , 
  outpin "iSlice__268__" XQ ,
  inpin "iDsp__10__" C6 ,
  inpin "iSlice__106__" G1 ,
  inpin "iSlice__268__" F2 ,
  inpin "iSlice__289__" F4 ,
  inpin "iSlice__291__" F1 ,
  inpin "iSlice__321__" F4 ,
  inpin "iSlice__328__" G2 ,
  inpin "iSlice__413__" G4 ,
  inpin "iSlice__415__" F1 ,
  inpin "iSlice__463__" F1 ,
  inpin "iSlice__470__" G3 ,
  inpin "iSlice__480__" F1 ,
  inpin "iSlice__60__" BX ,
  inpin "iSlice__61__" BX ,
  inpin "iSlice__76__" F1 ,
  inpin "iSlice__76__" G1 ,
  pip CLB_BUFFER_X15Y28 CLB_BUFFER_IE2BEG8 -> CLB_BUFFER_E2BEG8 , 
  pip CLB_X12Y28 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip CLB_X12Y28 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X12Y28 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X12Y31 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X13Y25 BYP_INT_B5_INT -> BX_PINWIRE1 , 
  pip CLB_X13Y33 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X14Y28 BYP_INT_B2_INT -> BX_PINWIRE2 , 
  pip CLB_X14Y31 IMUX_B8_INT -> F4_PINWIRE0 , 
  pip CLB_X17Y28 IMUX_B27_INT -> F4_PINWIRE2 , 
  pip CLB_X18Y17 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X18Y30 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip CLB_X19Y26 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip CLB_X7Y23 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip CLB_X8Y28 IMUX_B16_INT -> G1_PINWIRE2 , 
  pip CLB_X8Y28 IMUX_B24_INT -> F1_PINWIRE2 , 
  pip CLB_X8Y34 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B18_INT1 -> DSP48_1_C6 , 
  pip INT_X10Y29 W2MID5 -> IMUX_B18 , 
  pip INT_X10Y34 W2END9 -> W2BEG9 , 
  pip INT_X11Y23 S2MID6 -> W2BEG6 , 
  pip INT_X11Y24 S2END8 -> S2BEG6 , 
  pip INT_X11Y25 S2MID8 -> E2BEG8 , 
  pip INT_X11Y26 S2END8 -> S2BEG8 , 
  pip INT_X11Y27 S2MID8 -> W2BEG8 , 
  pip INT_X11Y28 OMUX_W14 -> S2BEG8 , 
  pip INT_X11Y29 OMUX_WN14 -> W2BEG5 , 
  pip INT_X12Y28 E2BEG9 -> IMUX_B15 , 
  pip INT_X12Y28 OMUX15 -> E2BEG9 , 
  pip INT_X12Y28 OMUX15 -> N6BEG9 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS3 -> OMUX14 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS3 -> OMUX15 , 
  pip INT_X12Y28 SECONDARY_LOGIC_OUTS3 -> OMUX8 , 
  pip INT_X12Y28 W2END3 -> IMUX_B29 , 
  pip INT_X12Y31 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X12Y31 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y31 W2MID1 -> BYP_INT_B0 , 
  pip INT_X12Y34 N6END9 -> W2BEG9 , 
  pip INT_X13Y25 E2END8 -> BYP_INT_B5 , 
  pip INT_X13Y29 OMUX_EN8 -> E2BEG0 , 
  pip INT_X13Y29 OMUX_EN8 -> E2BEG3 , 
  pip INT_X13Y29 OMUX_EN8 -> N2BEG0 , 
  pip INT_X13Y31 N2END0 -> E2BEG1 , 
  pip INT_X13Y31 N2END0 -> N2BEG2 , 
  pip INT_X13Y31 N2END0 -> W2BEG1 , 
  pip INT_X13Y33 BYP_BOUNCE6 -> IMUX_B23 , 
  pip INT_X13Y33 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X13Y33 N2END2 -> BYP_INT_B6 , 
  pip INT_X14Y28 BYP_BOUNCE4 -> BYP_INT_B2 , 
  pip INT_X14Y28 BYP_INT_B4 -> BYP_BOUNCE4 , 
  pip INT_X14Y28 S2MID3 -> BYP_INT_B4 , 
  pip INT_X14Y28 S2MID3 -> W2BEG3 , 
  pip INT_X14Y29 E2MID3 -> S2BEG3 , 
  pip INT_X14Y31 E2MID1 -> IMUX_B8 , 
  pip INT_X15Y28 E2END_S0 -> E2BEG8 , 
  pip INT_X17Y28 E2END8 -> IMUX_B27 , 
  pip INT_X17Y28 E2END8 -> N2BEG7 , 
  pip INT_X17Y30 N2END7 -> E2BEG8 , 
  pip INT_X18Y17 W2MID7 -> IMUX_B11 , 
  pip INT_X18Y30 E2MID8 -> IMUX_B11 , 
  pip INT_X19Y17 S2END9 -> W2BEG7 , 
  pip INT_X19Y19 S2END_S1 -> S2BEG9 , 
  pip INT_X19Y22 S2END3 -> S2BEG1 , 
  pip INT_X19Y24 S2END5 -> S2BEG3 , 
  pip INT_X19Y26 S2END7 -> IMUX_B22 , 
  pip INT_X19Y26 S2END7 -> S2BEG5 , 
  pip INT_X19Y28 S2END7 -> S2BEG7 , 
  pip INT_X19Y30 E2END8 -> S2BEG7 , 
  pip INT_X7Y23 W2END8 -> IMUX_B7 , 
  pip INT_X8Y28 W2MID0 -> IMUX_B16 , 
  pip INT_X8Y28 W2MID0 -> IMUX_B24 , 
  pip INT_X8Y34 W2END9 -> IMUX_B15 , 
  pip INT_X9Y23 W2END6 -> W2BEG8 , 
  pip INT_X9Y28 W2END_N8 -> W2BEG0 , 
  ;
net "v_uart_tx_add<7>" , 
  outpin "iSlice__270__" YQ ,
  inpin "iDsp__10__" C7 ,
  inpin "iSlice__105__" F3 ,
  inpin "iSlice__270__" G4 ,
  inpin "iSlice__416__" G2 ,
  pip CLB_X11Y29 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip CLB_X11Y29 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X12Y29 IMUX_B2_INT -> G2_PINWIRE0 , 
  pip CLB_X7Y25 IMUX_B13_INT -> F3_PINWIRE1 , 
  pip DSP_X10Y28 IMUX_B19_INT1 -> DSP48_1_C7 , 
  pip INT_X10Y29 BYP_BOUNCE6 -> IMUX_B19 , 
  pip INT_X10Y29 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X10Y29 W2MID2 -> BYP_INT_B6 , 
  pip INT_X11Y25 S6MID2 -> W2BEG2 , 
  pip INT_X11Y28 OMUX_S4 -> S6BEG2 , 
  pip INT_X11Y29 BYP_BOUNCE6 -> IMUX_B23 , 
  pip INT_X11Y29 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y29 OMUX4 -> E2BEG2 , 
  pip INT_X11Y29 OMUX4 -> W2BEG2 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS7 -> OMUX4 , 
  pip INT_X11Y29 W2BEG2 -> BYP_INT_B6 , 
  pip INT_X12Y29 BYP_BOUNCE0 -> IMUX_B2 , 
  pip INT_X12Y29 BYP_INT_B0 -> BYP_BOUNCE0 , 
  pip INT_X12Y29 E2MID2 -> BYP_INT_B0 , 
  pip INT_X7Y25 W2END4 -> IMUX_B13 , 
  pip INT_X9Y25 W2END2 -> W2BEG4 , 
  ;
net "v_uart_tx_add<8>" , 
  outpin "iSlice__270__" XQ ,
  inpin "iDsp__10__" C8 ,
  inpin "iSlice__104__" F2 ,
  inpin "iSlice__270__" F3 ,
  inpin "iSlice__416__" G3 ,
  pip CLB_X11Y29 IMUX_B30_INT -> F3_PINWIRE3 , 
  pip CLB_X11Y29 XQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS3_INT , 
  pip CLB_X12Y29 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip CLB_X7Y27 IMUX_B25_INT -> F2_PINWIRE2 , 
  pip DSP_X10Y28 IMUX_B16_INT2 -> DSP48_1_C8 , 
  pip INT_X10Y29 W2MID1 -> N2BEG1 , 
  pip INT_X10Y30 N2MID1 -> IMUX_B16 , 
  pip INT_X11Y29 OMUX2 -> W2BEG1 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS3 -> OMUX2 , 
  pip INT_X11Y29 SECONDARY_LOGIC_OUTS3 -> OMUX7 , 
  pip INT_X11Y29 W2END5 -> IMUX_B30 , 
  pip INT_X12Y28 OMUX_ES7 -> E2BEG5 , 
  pip INT_X12Y29 OMUX_E7 -> IMUX_B1 , 
  pip INT_X13Y28 E2MID5 -> N2BEG5 , 
  pip INT_X13Y29 N2MID5 -> W2BEG5 , 
  pip INT_X7Y27 S2END3 -> IMUX_B25 , 
  pip INT_X7Y29 W2END1 -> S2BEG3 , 
  pip INT_X9Y29 W2END1 -> W2BEG1 , 
  ;
net "v_uart_tx_add<9>" , 
  outpin "iSlice__295__" YQ ,
  inpin "iDsp__10__" C9 ,
  inpin "iSlice__104__" G2 ,
  inpin "iSlice__295__" G2 ,
  inpin "iSlice__418__" F3 ,
  pip CLB_X11Y26 IMUX_B26_INT -> F3_PINWIRE2 , 
  pip CLB_X11Y27 IMUX_B21_INT -> G2_PINWIRE3 , 
  pip CLB_X11Y27 YQ_PINWIRE3 -> SECONDARY_LOGIC_OUTS7_INT , 
  pip CLB_X7Y27 IMUX_B17_INT -> G2_PINWIRE2 , 
  pip DSP_X10Y28 IMUX_B17_INT2 -> DSP48_1_C9 , 
  pip INT_X10Y27 OMUX_W6 -> W2BEG3 , 
  pip INT_X10Y28 OMUX_NW10 -> N2BEG4 , 
  pip INT_X10Y30 N2END4 -> IMUX_B17 , 
  pip INT_X11Y26 OMUX_S3 -> IMUX_B26 , 
  pip INT_X11Y27 OMUX6 -> IMUX_B21 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS7 -> OMUX10 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS7 -> OMUX3 , 
  pip INT_X11Y27 SECONDARY_LOGIC_OUTS7 -> OMUX6 , 
  pip INT_X7Y27 W2MID3 -> IMUX_B17 , 
  pip INT_X8Y27 W2END3 -> W2BEG3 , 
  ;
net "v_uart_tx_add_mux0000<0>115" , 
  outpin "iSlice__399__" Y ,
  inpin "iSlice__338__" F2 ,
  pip CLB_X11Y30 IMUX_B29_INT -> F2_PINWIRE3 , 
  pip CLB_X9Y35 Y_PINWIRE1 -> BEST_LOGIC_OUTS5_INT , 
  pip INT_X11Y29 E2END3 -> N2BEG2 , 
  pip INT_X11Y30 N2MID2 -> IMUX_B29 , 
  pip INT_X9Y29 S6END4 -> E2BEG3 , 
  pip INT_X9Y35 BEST_LOGIC_OUTS5 -> S6BEG4 , 
  ;
net "v_uart_tx_add_mux0000<0>124" , 
  outpin "iSlice__338__" X ,
  inpin "iSlice__283__" F1 ,
  pip CLB_X11Y28 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip CLB_X11Y30 X_PINWIRE3 -> BEST_LOGIC_OUTS3_INT , 
  pip INT_X11Y28 S2END0 -> IMUX_B28 , 
  pip INT_X11Y30 BEST_LOGIC_OUTS3 -> S2BEG0 , 
  ;
net "v_uart_tx_add_share0000<0>" , 
  outpin "iDsp__10__" P0 ,
  inpin "iSlice__263__" F3 ,
  pip CLB_X12Y28 IMUX_B9_INT -> F3_PINWIRE0 , 
  pip DSP_X10Y28 DSP48_1_P0 -> HALF_OMUX_TOP0_INT0 , 
  pip INT_X10Y28 HALF_OMUX_TOP0 -> OMUX8 , 
  pip INT_X11Y28 OMUX_E8 -> E2BEG4 , 
  pip INT_X12Y28 E2MID4 -> IMUX_B9 , 
  ;
net "v_uart_tx_add_share0000<10>" , 
  outpin "iDsp__10__" P10 ,
  inpin "iSlice__266__" G1 ,
  pip CLB_X11Y27 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip DSP_X10Y28 DSP48_1_P10 -> HALF_OMUX_TOP2_INT2 , 
  pip INT_X10Y30 HALF_OMUX_TOP2 -> OMUX8 , 
  pip INT_X11Y27 BYP_BOUNCE6 -> IMUX_B7 , 
  pip INT_X11Y27 BYP_INT_B6 -> BYP_BOUNCE6 , 
  pip INT_X11Y27 S2MID3 -> BYP_INT_B6 , 
  pip INT_X11Y28 S2END5 -> S2BEG3 , 
  pip INT_X11Y30 OMUX_E8 -> S2BEG5 , 
  ;
net "v_uart_tx_add_share0000<11>" , 
  outpin "iDsp__10__" P11 ,
  inpin "iSlice__266__" F1 ,
  pip CLB_X11Y27 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip DSP_X10Y28 DSP48_1_P11 -> HALF_OMUX_BOT3_INT2 , 
  pip INT_X10Y30 HALF_OMUX_BOT3 -> OMUX7 , 
  pip INT_X11Y27 S2END9 -> IMUX_B15 , 
  pip INT_X11Y29 OMUX_ES7 -> S2BEG9 , 
  ;
net "v_uart_tx_add_share0000<12>" , 
  outpin "iDsp__10__" P12 ,
  inpin "iSlice__264__" G2 ,
  pip CLB_X11Y29 IMUX_B6_INT -> G2_PINWIRE1 , 
  pip DSP_X10Y28 DSP48_1_P12 -> HALF_OMUX_BOT0_INT3 , 
  pip INT_X10Y31 HALF_OMUX_BOT0 -> OMUX3 , 
  pip INT_X11Y29 S2MID7 -> IMUX_B6 , 
  pip INT_X11Y30 OMUX_SE3 -> S2BEG7 , 
  ;
net "v_uart_tx_add_share0000<13>" , 
  outpin "iDsp__10__" P13 ,
  inpin "iSlice__264__" F1 ,
  pip CLB_X11Y29 IMUX_B15_INT -> F1_PINWIRE1 , 
  pip DSP_X10Y28 DSP48_1_P13 -> HALF_OMUX_BOT1_INT3 , 
  pip INT_X10Y31 HALF_OMUX_BOT1 -> OMUX7 , 
  pip INT_X11Y29 S2MID9 -> IMUX_B15 , 
  pip INT_X11Y30 OMUX_ES7 -> S2BEG9 , 
  ;
net "v_uart_tx_add_share0000<14>" , 
  outpin "iDsp__10__" P14 ,
  inpin "iSlice__265__" G1 ,
  pip CLB_X11Y29 IMUX_B3_INT -> G1_PINWIRE0 , 
  pip DSP_X10Y28 DSP48_1_P14 -> HALF_OMUX_TOP2_INT3 , 
  pip INT_X10Y29 S2END9 -> E2BEG7 , 
  pip INT_X10Y31 HALF_OMUX_TOP2 -> OMUX15 , 
  pip INT_X10Y31 OMUX15 -> S2BEG9 , 
  pip INT_X11Y29 BYP_BOUNCE3 -> IMUX_B3 , 
  pip INT_X11Y29 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X11Y29 E2MID7 -> BYP_INT_B3 , 
  ;
net "v_uart_tx_add_share0000<15>" , 
  outpin "iDsp__10__" P15 ,
  inpin "iSlice__265__" F2 ,
  pip CLB_X11Y29 IMUX_B10_INT -> F2_PINWIRE0 , 
  pip DSP_X10Y28 DSP48_1_P15 -> HALF_OMUX_TOP3_INT3 , 
  pip INT_X10Y31 HALF_OMUX_TOP3 -> OMUX8 , 
  pip INT_X11Y29 S2END5 -> IMUX_B10 , 
  pip INT_X11Y31 OMUX_E8 -> S2BEG5 , 
  ;
net "v_uart_tx_add_share0000<1>" , 
  outpin "iDsp__10__" P1 ,
  inpin "iSlice__269__" G1 ,
  pip CLB_X11Y28 IMUX_B7_INT -> G1_PINWIRE1 , 
  pip DSP_X10Y28 DSP48_1_P1 -> HALF_OMUX_TOP1_INT0 , 
  pip INT_X10Y28 HALF_OMUX_TOP1 -> OMUX13 , 
  pip INT_X11Y28 OMUX_E13 -> IMUX_B7 , 
  ;
net "v_uart_tx_add_share0000<2>" , 
  outpin "iDsp__10__" P2 ,
  inpin "iSlice__269__" F4 ,
  pip CLB_X11Y28 IMUX_B12_INT -> F4_PINWIRE1 , 
  pip DSP_X10Y28 DSP48_1_P2 -> HALF_OMUX_BOT2_INT0 , 
  pip INT_X10Y28 HALF_OMUX_BOT2 -> OMUX2 , 
  pip INT_X11Y28 OMUX_E2 -> IMUX_B12 , 
  ;
net "v_uart_tx_add_share0000<3>" , 
  outpin "iDsp__10__" P3 ,
  inpin "iSlice__267__" G3 ,
  pip CLB_X11Y28 IMUX_B1_INT -> G3_PINWIRE0 , 
  pip DSP_X10Y28 DSP48_1_P3 -> HALF_OMUX_BOT3_INT0 , 
  pip INT_X10Y28 HALF_OMUX_BOT3 -> OMUX7 , 
  pip INT_X11Y28 OMUX_E7 -> IMUX_B1 , 
  ;
net "v_uart_tx_add_share0000<4>" , 
  outpin "iDsp__10__" P4 ,
  inpin "iSlice__267__" F1 ,
  pip CLB_X11Y28 IMUX_B11_INT -> F1_PINWIRE0 , 
  pip DSP_X10Y28 DSP48_1_P4 -> HALF_OMUX_BOT0_INT1 , 
  pip INT_X10Y29 HALF_OMUX_BOT0 -> OMUX3 , 
  pip INT_X11Y28 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X11Y28 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X11Y28 OMUX_SE3 -> BYP_INT_B3 , 
  ;
net "v_uart_tx_add_share0000<5>" , 
  outpin "iDsp__10__" P5 ,
  inpin "iSlice__268__" G4 ,
  pip CLB_X12Y28 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip DSP_X10Y28 DSP48_1_P5 -> HALF_OMUX_BOT1_INT1 , 
  pip INT_X10Y29 HALF_OMUX_BOT1 -> OMUX7 , 
  pip INT_X11Y28 OMUX_ES7 -> E2BEG8 , 
  pip INT_X12Y28 E2MID8 -> IMUX_B23 , 
  ;
net "v_uart_tx_add_share0000<6>" , 
  outpin "iDsp__10__" P6 ,
  inpin "iSlice__268__" F1 ,
  pip CLB_X12Y28 IMUX_B28_INT -> F1_PINWIRE3 , 
  pip DSP_X10Y28 DSP48_1_P6 -> HALF_OMUX_BOT2_INT1 , 
  pip INT_X10Y28 OMUX_S4 -> E2BEG1 , 
  pip INT_X10Y29 HALF_OMUX_BOT2 -> OMUX4 , 
  pip INT_X12Y28 E2END1 -> IMUX_B28 , 
  ;
net "v_uart_tx_add_share0000<7>" , 
  outpin "iDsp__10__" P7 ,
  inpin "iSlice__270__" G3 ,
  pip CLB_X11Y29 IMUX_B22_INT -> G3_PINWIRE3 , 
  pip DSP_X10Y28 DSP48_1_P7 -> HALF_OMUX_TOP3_INT1 , 
  pip INT_X10Y29 HALF_OMUX_TOP3 -> OMUX8 , 
  pip INT_X11Y29 OMUX_E8 -> IMUX_B22 , 
  ;
net "v_uart_tx_add_share0000<8>" , 
  outpin "iDsp__10__" P8 ,
  inpin "iSlice__270__" F4 ,
  pip CLB_X11Y29 IMUX_B31_INT -> F4_PINWIRE3 , 
  pip DSP_X10Y28 DSP48_1_P8 -> HALF_OMUX_BOT0_INT2 , 
  pip INT_X10Y29 OMUX_S2 -> E2BEG9 , 
  pip INT_X10Y30 HALF_OMUX_BOT0 -> OMUX2 , 
  pip INT_X11Y29 E2MID9 -> IMUX_B31 , 
  ;
net "v_uart_tx_add_share0000<9>" , 
  outpin "iDsp__10__" P9 ,
  inpin "iSlice__295__" G4 ,
  pip CLB_X11Y27 IMUX_B23_INT -> G4_PINWIRE3 , 
  pip DSP_X10Y28 DSP48_1_P9 -> HALF_OMUX_BOT1_INT2 , 
  pip INT_X10Y27 S2END8 -> E2BEG6 , 
  pip INT_X10Y29 OMUX_S5 -> S2BEG8 , 
  pip INT_X10Y30 HALF_OMUX_BOT1 -> OMUX5 , 
  pip INT_X11Y27 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X11Y27 BYP_INT_B3 -> BYP_BOUNCE3 , 
  pip INT_X11Y27 E2MID6 -> BYP_INT_B3 , 
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 723
# Number of Nets: 1393
# =======================================================

