m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/FPGA_text/03_decoder3_8/quartus_prj/simulation/modelsim
T_opt
!s110 1668607327
V<Q68YB<WTVIF`LTm>XVU@2
04 13 4 work tb_decoder3_8 fast 0
=1-f80dac57e236-6374ed5e-3a4-41fc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
vdecoder3_8
Z2 !s110 1668607326
!i10b 1
!s100 c8H>F1f<JlaOYQCK6_:le0
IMk3>iaRIl:iAIKJ1cYGAM2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1668604125
8D:/FPGA/FPGA_text/03_decoder3_8/rtl/decoder3_8.v
FD:/FPGA/FPGA_text/03_decoder3_8/rtl/decoder3_8.v
L0 4
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1668607326.000000
!s107 D:/FPGA/FPGA_text/03_decoder3_8/rtl/decoder3_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/03_decoder3_8/rtl|D:/FPGA/FPGA_text/03_decoder3_8/rtl/decoder3_8.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/03_decoder3_8/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_decoder3_8
R2
!i10b 1
!s100 XOU=?9eX0^BWI7lki^1Co3
IljVPfPj:T?mZ5:6?XTjTk1
R3
R0
w1668604100
8D:/FPGA/FPGA_text/03_decoder3_8/quartus_prj/../sim/tb_decoder3_8.v
FD:/FPGA/FPGA_text/03_decoder3_8/quartus_prj/../sim/tb_decoder3_8.v
L0 4
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/FPGA_text/03_decoder3_8/quartus_prj/../sim/tb_decoder3_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/03_decoder3_8/quartus_prj/../sim|D:/FPGA/FPGA_text/03_decoder3_8/quartus_prj/../sim/tb_decoder3_8.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/03_decoder3_8/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
