(declare-fun temp618_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp618_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp618_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp618_4 () (_ BitVec 64))
(declare-fun temp618_5 () (_ BitVec 64))
(declare-fun temp618_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp618_7 () (_ BitVec 64))
(declare-fun temp618_8 () (_ BitVec 64))
(declare-fun temp618_9 () (_ BitVec 64))
(declare-fun temp618_10 () (_ BitVec 64))
(declare-fun temp618_11 () (_ BitVec 64))
(declare-fun temp618_12 () (_ BitVec 64))
(declare-fun temp618_13 () (_ BitVec 64))
(declare-fun temp618_14 () (_ BitVec 64))
(declare-fun temp618_15 () (_ BitVec 64))
(declare-fun temp618_16 () (_ BitVec 64))
(declare-fun temp618_17 () (_ BitVec 64))
(declare-fun temp618_18 () (_ BitVec 64))
(declare-fun temp618_19 () (_ BitVec 64))
(declare-fun temp618_20 () (_ BitVec 64))
(declare-fun temp618_21 () (_ BitVec 64))
(declare-fun temp618_22 () (_ BitVec 64))
(declare-fun temp618_23 () (_ BitVec 64))
(declare-fun temp618_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(assert (= temp618_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp618_1)))
(assert (= temp618_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp618_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp618_3 #xffffffffffffffff))
(assert (= var71509 temp618_3))
(assert (= temp618_4 #x0000000000000000))
(assert (= temp618_5 temp618_4))
(assert (= temp618_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp618_5)))
(assert (= temp618_7 #x0000000000000001))
(assert (= temp618_8 temp618_7))
(assert (= temp618_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp618_8)))
(assert (= temp618_10 #x0000000000000002))
(assert (= temp618_11 temp618_10))
(assert (= temp618_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp618_11)))
(assert (= temp618_13 #x0000000000000003))
(assert (= temp618_14 temp618_13))
(assert (= temp618_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp618_14)))
(assert (= temp618_16 #x0000000000000004))
(assert (= temp618_17 temp618_16))
(assert (= temp618_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp618_17)))
(assert (= temp618_19 #x0000000000000005))
(assert (= temp618_20 temp618_19))
(assert (= temp618_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp618_20)))
(assert (= temp618_22 #x0000000000000000))
(assert (= temp618_23
   (ite (bvslt var71509 temp618_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp618_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp618_23)))
(assert (= var75972 temp618_24))
(assert (bvslt (ite (bvslt var71509 temp618_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(model-add temp618_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp618_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp618_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp618_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp618_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp618_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp618_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp618_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp618_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp618_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp618_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp618_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp618_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp618_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp618_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp618_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp618_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp618_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp618_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp618_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp618_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp618_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp618_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp618_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))






