<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::RCC::CR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c.html">RCC</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html">CR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::RCC::CR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Clock control register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab744a7d88b763f98fbecb3d57c525a25"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#ab744a7d88b763f98fbecb3d57c525a25">HSION</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 0, 1 &gt;</td></tr>
<tr class="memdesc:ab744a7d88b763f98fbecb3d57c525a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal High Speed clock enable.  <a href="#ab744a7d88b763f98fbecb3d57c525a25">More...</a><br /></td></tr>
<tr class="separator:ab744a7d88b763f98fbecb3d57c525a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b51866f133a87e42f11e8918828dd2b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a4b51866f133a87e42f11e8918828dd2b">HSIRDY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 1, 1 &gt;</td></tr>
<tr class="memdesc:a4b51866f133a87e42f11e8918828dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal High Speed clock ready flag.  <a href="#a4b51866f133a87e42f11e8918828dd2b">More...</a><br /></td></tr>
<tr class="separator:a4b51866f133a87e42f11e8918828dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402453a6c2fe9fbfa462458d0b2ab5f6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a402453a6c2fe9fbfa462458d0b2ab5f6">HSITRIM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 3, 5 &gt;</td></tr>
<tr class="memdesc:a402453a6c2fe9fbfa462458d0b2ab5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal High Speed clock trimming.  <a href="#a402453a6c2fe9fbfa462458d0b2ab5f6">More...</a><br /></td></tr>
<tr class="separator:a402453a6c2fe9fbfa462458d0b2ab5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261ed6137bb4e3d952ee43ec3790be4b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a261ed6137bb4e3d952ee43ec3790be4b">HSICAL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 8, 8 &gt;</td></tr>
<tr class="memdesc:a261ed6137bb4e3d952ee43ec3790be4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal High Speed clock Calibration.  <a href="#a261ed6137bb4e3d952ee43ec3790be4b">More...</a><br /></td></tr>
<tr class="separator:a261ed6137bb4e3d952ee43ec3790be4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21954b6293f12ee9b49b9b62a8502ed7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a21954b6293f12ee9b49b9b62a8502ed7">HSEON</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 16, 1 &gt;</td></tr>
<tr class="memdesc:a21954b6293f12ee9b49b9b62a8502ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">External High Speed clock enable.  <a href="#a21954b6293f12ee9b49b9b62a8502ed7">More...</a><br /></td></tr>
<tr class="separator:a21954b6293f12ee9b49b9b62a8502ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca8937ab450842da1fef24fbe96f2e3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#aaca8937ab450842da1fef24fbe96f2e3">HSERDY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 17, 1 &gt;</td></tr>
<tr class="memdesc:aaca8937ab450842da1fef24fbe96f2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External High Speed clock ready flag.  <a href="#aaca8937ab450842da1fef24fbe96f2e3">More...</a><br /></td></tr>
<tr class="separator:aaca8937ab450842da1fef24fbe96f2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19dd0d46670c8e45b78443d42a91756"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#aa19dd0d46670c8e45b78443d42a91756">HSEBYP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 18, 1 &gt;</td></tr>
<tr class="memdesc:aa19dd0d46670c8e45b78443d42a91756"><td class="mdescLeft">&#160;</td><td class="mdescRight">External High Speed clock Bypass.  <a href="#aa19dd0d46670c8e45b78443d42a91756">More...</a><br /></td></tr>
<tr class="separator:aa19dd0d46670c8e45b78443d42a91756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1eda08b9ac37059bcafcd57c084ff4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a3f1eda08b9ac37059bcafcd57c084ff4">CSSON</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 19, 1 &gt;</td></tr>
<tr class="memdesc:a3f1eda08b9ac37059bcafcd57c084ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Security System enable.  <a href="#a3f1eda08b9ac37059bcafcd57c084ff4">More...</a><br /></td></tr>
<tr class="separator:a3f1eda08b9ac37059bcafcd57c084ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6ab62207f7cf4375787fe2f9e8667e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a5f6ab62207f7cf4375787fe2f9e8667e">PLLON</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 24, 1 &gt;</td></tr>
<tr class="memdesc:a5f6ab62207f7cf4375787fe2f9e8667e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL enable.  <a href="#a5f6ab62207f7cf4375787fe2f9e8667e">More...</a><br /></td></tr>
<tr class="separator:a5f6ab62207f7cf4375787fe2f9e8667e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768967ffdfcc0ff544f0a8798f1a1c62"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a768967ffdfcc0ff544f0a8798f1a1c62">PLLRDY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 25, 1 &gt;</td></tr>
<tr class="memdesc:a768967ffdfcc0ff544f0a8798f1a1c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL clock ready flag.  <a href="#a768967ffdfcc0ff544f0a8798f1a1c62">More...</a><br /></td></tr>
<tr class="separator:a768967ffdfcc0ff544f0a8798f1a1c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Clock control register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ab744a7d88b763f98fbecb3d57c525a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#ab744a7d88b763f98fbecb3d57c525a25">STM32LIB::reg::RCC::CR::HSION</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal High Speed clock enable. </p>

</div>
</div>
<a class="anchor" id="a4b51866f133a87e42f11e8918828dd2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a4b51866f133a87e42f11e8918828dd2b">STM32LIB::reg::RCC::CR::HSIRDY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal High Speed clock ready flag. </p>

</div>
</div>
<a class="anchor" id="a402453a6c2fe9fbfa462458d0b2ab5f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a402453a6c2fe9fbfa462458d0b2ab5f6">STM32LIB::reg::RCC::CR::HSITRIM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 3, 5&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal High Speed clock trimming. </p>

</div>
</div>
<a class="anchor" id="a261ed6137bb4e3d952ee43ec3790be4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a261ed6137bb4e3d952ee43ec3790be4b">STM32LIB::reg::RCC::CR::HSICAL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 8, 8&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal High Speed clock Calibration. </p>

</div>
</div>
<a class="anchor" id="a21954b6293f12ee9b49b9b62a8502ed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a21954b6293f12ee9b49b9b62a8502ed7">STM32LIB::reg::RCC::CR::HSEON</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External High Speed clock enable. </p>

</div>
</div>
<a class="anchor" id="aaca8937ab450842da1fef24fbe96f2e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#aaca8937ab450842da1fef24fbe96f2e3">STM32LIB::reg::RCC::CR::HSERDY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External High Speed clock ready flag. </p>

</div>
</div>
<a class="anchor" id="aa19dd0d46670c8e45b78443d42a91756"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#aa19dd0d46670c8e45b78443d42a91756">STM32LIB::reg::RCC::CR::HSEBYP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External High Speed clock Bypass. </p>

</div>
</div>
<a class="anchor" id="a3f1eda08b9ac37059bcafcd57c084ff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a3f1eda08b9ac37059bcafcd57c084ff4">STM32LIB::reg::RCC::CR::CSSON</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Security System enable. </p>

</div>
</div>
<a class="anchor" id="a5f6ab62207f7cf4375787fe2f9e8667e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a5f6ab62207f7cf4375787fe2f9e8667e">STM32LIB::reg::RCC::CR::PLLON</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021000, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL enable. </p>

</div>
</div>
<a class="anchor" id="a768967ffdfcc0ff544f0a8798f1a1c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a768967ffdfcc0ff544f0a8798f1a1c62">STM32LIB::reg::RCC::CR::PLLRDY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021000, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL clock ready flag. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
