library ieee;
use ieee.std_logic_1164.all;
 
entity ir4 is
  port (
	i_bit    : in  std_logic_vector(1 downto 4);
	o_bit1 : out std_logic;
	o_bit2 : out std_logic;
	o_bit3 : out std_logic
    );
end ir4;
 
architecture rtl of ir4 is
begin
  o_bit1 <= (i_bit(1) and i_bit(2) and i_bit(3) and i_bit(4)) ;
  

end rtl;
