#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Oct 18 12:06:09 2024
# Process ID: 1668
# Current directory: C:/Users/MMP/ADCFinal/Adc3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8640 C:\Users\MMP\ADCFinal\Adc3\testADC3.xpr
# Log file: C:/Users/MMP/ADCFinal/Adc3/vivado.log
# Journal file: C:/Users/MMP/ADCFinal/Adc3\vivado.jou
# Running On        :DESKTOP-46511SM
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11370H @ 3.30GHz
# CPU Frequency     :3302 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :42626 MB
# Swap memory       :6174 MB
# Total Virtual     :48800 MB
# Available Virtual :42912 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MMP/ADCFinal/Adc3/testADC3.xpr
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/MMP/imppartire/project_2.srcs/sources_1/new/Restoring_Division_FSM_Gen.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/Users/MMP/ADCFinal/Adc3/testADC3.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference RestoringDivision RestoringDivision_0
set_property location {2 691 -91} [get_bd_cells RestoringDivision_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RestoringDivision_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 527 -86} [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins RestoringDivision_0/resetare]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {1 181 -126} [get_bd_cells axi_gpio_1]
set_property CONFIG.C_GPIO_WIDTH {1} [get_bd_cells axi_gpio_1]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_1]
set_property name axi_gpio_resetare [get_bd_cells axi_gpio_0]
set_property name axi_gpio_start [get_bd_cells axi_gpio_1]
set_property location {4 1324 -58} [get_bd_cells axi_gpio_start]
connect_bd_net [get_bd_pins RestoringDivision_0/gata] [get_bd_pins axi_gpio_start/gpio_io_i]
set_property location {1 574 -167} [get_bd_cells axi_gpio_resetare]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 403 -67} [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins RestoringDivision_0/start]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {1 131 -101} [get_bd_cells axi_gpio_1]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {12} \
] [get_bd_cells axi_gpio_1]
set_property name axi_gpio_gata [get_bd_cells axi_gpio_start]
set_property name axi_gpio_start [get_bd_cells axi_gpio_0]
set_property name axi_gpio_dividend [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_dividend/gpio_io_o] [get_bd_pins RestoringDivision_0/dividend]
set_property location {1.5 304 -222} [get_bd_cells axi_gpio_dividend]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 356 -77} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_divisor [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {12} \
] [get_bd_cells axi_gpio_divisor]
connect_bd_net [get_bd_pins axi_gpio_divisor/gpio_io_o] [get_bd_pins RestoringDivision_0/divisor]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4 1487 -260} [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {12} \
] [get_bd_cells axi_gpio_0]
set_property name axi_gpio_quotient [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins RestoringDivision_0/quotient] [get_bd_pins axi_gpio_quotient/gpio_io_i]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 1230 -270} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_remainder [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {13} \
] [get_bd_cells axi_gpio_remainder]
connect_bd_net [get_bd_pins axi_gpio_remainder/gpio_io_i] [get_bd_pins RestoringDivision_0/quotient]
undo
connect_bd_net [get_bd_pins axi_gpio_remainder/gpio_io_i] [get_bd_pins RestoringDivision_0/remainder]
save_bd_design
update_compile_order -fileset sources_1
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_dividend/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_dividend/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_divisor/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_divisor/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_gata/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_gata/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_quotient/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_quotient/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_remainder/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_remainder/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_resetare/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_resetare/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_start/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_start/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/Users/MMP/ADCFinal/Adc3/testADC3.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/MMP/ADCFinal/Adc3/design_1_wrapper.xsa
