[05/02 11:39:13      0s] 
[05/02 11:39:13      0s] Cadence Innovus(TM) Implementation System.
[05/02 11:39:13      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/02 11:39:13      0s] 
[05/02 11:39:13      0s] Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
[05/02 11:39:13      0s] Options:	
[05/02 11:39:13      0s] Date:		Sun May  2 11:39:13 2021
[05/02 11:39:13      0s] Host:		cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB)
[05/02 11:39:13      0s] OS:		Red Hat Enterprise Linux Server release 6.0 (Santiago)
[05/02 11:39:13      0s] 
[05/02 11:39:13      0s] License:
[05/02 11:39:13      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[05/02 11:39:13      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/02 11:40:17     16s] @(#)CDS: Innovus v17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
[05/02 11:40:17     16s] @(#)CDS: NanoRoute 17.13-s098_1 NR180117-1602/17_13-UB (database version 2.30, 414.7.1) {superthreading v1.44}
[05/02 11:40:17     16s] @(#)CDS: AAE 17.13-s036 (64bit) 02/08/2018 (Linux 2.6.18-194.el5)
[05/02 11:40:17     16s] @(#)CDS: CTE 17.13-s031_1 () Feb  1 2018 09:16:44 ( )
[05/02 11:40:17     16s] @(#)CDS: SYNTECH 17.13-s011_1 () Jan 14 2018 01:24:42 ( )
[05/02 11:40:17     16s] @(#)CDS: CPE v17.13-s062
[05/02 11:40:17     16s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[05/02 11:40:17     16s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/02 11:40:17     16s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/02 11:40:17     16s] @(#)CDS: RCDB 11.10
[05/02 11:40:17     16s] --- Running on cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) ---
[05/02 11:40:17     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_32682_cad54_student_ZR0g64.

[05/02 11:40:17     16s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[05/02 11:40:24     17s] 
[05/02 11:40:24     17s] **INFO:  MMMC transition support version v31-84 
[05/02 11:40:24     17s] 
[05/02 11:40:24     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/02 11:40:24     17s] <CMD> suppressMessage ENCEXT-2799
[05/02 11:40:24     17s] <CMD> getVersion
[05/02 11:40:25     17s] <CMD> getVersion
[05/02 11:40:25     17s] [INFO] Loading PVS 16.11-s011 fill procedures
[05/02 11:40:26     17s] <CMD> win
[05/02 12:04:33    235s] <CMD> save_global Default.globals
[05/02 12:05:08    236s] <CMD> set init_gnd_net VSS
[05/02 12:05:08    236s] <CMD> set init_lef_file /cad/FOUNDRY/digital/180nm/dig/lef/all.lef
[05/02 12:05:08    236s] <CMD> set init_design_settop 0
[05/02 12:05:08    236s] <CMD> set init_verilog net.v
[05/02 12:05:08    236s] <CMD> set init_mmmc_file Default.view
[05/02 12:05:08    236s] <CMD> set init_pwr_net VDD
[05/02 12:05:08    236s] <CMD> init_design
[05/02 12:05:08    236s] #% Begin Load MMMC data ... (date=05/02 12:05:08, mem=500.2M)
[05/02 12:05:08    236s] #% End Load MMMC data ... (date=05/02 12:05:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=500.3M, current mem=500.3M)
[05/02 12:05:08    236s] 
[05/02 12:05:08    236s] Loading LEF file /cad/FOUNDRY/digital/180nm/dig/lef/all.lef ...
[05/02 12:05:08    236s] Set DBUPerIGU to M2 pitch 1320.
[05/02 12:05:08    236s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-200' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-201' for more detail.
[05/02 12:05:08    236s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[05/02 12:05:08    236s] To increase the message display limit, refer to the product command reference manual.
[05/02 12:05:08    236s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-200' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-200' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:05:08    236s] Type 'man IMPLF-200' for more detail.
[05/02 12:05:08    236s] 
[05/02 12:05:08    236s] viaInitial starts at Sun May  2 12:05:08 2021
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[05/02 12:05:08    236s] Type 'man IMPPP-557' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[05/02 12:05:08    236s] Type 'man IMPPP-557' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[05/02 12:05:08    236s] Type 'man IMPPP-557' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[05/02 12:05:08    236s] Type 'man IMPPP-557' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[05/02 12:05:08    236s] Type 'man IMPPP-557' for more detail.
[05/02 12:05:08    236s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[05/02 12:05:08    236s] Type 'man IMPPP-557' for more detail.
[05/02 12:05:08    236s] viaInitial ends at Sun May  2 12:05:08 2021
Loading view definition file from Default.view
[05/02 12:05:08    236s] Reading max_timing timing library '/cad/FOUNDRY/digital/180nm/dig/lib/slow.lib' ...
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:08    236s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/02 12:05:09    237s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[05/02 12:05:09    237s] Read 462 cells in library 'tsmc18' 
[05/02 12:05:09    237s] Reading min_timing timing library '/cad/FOUNDRY/digital/180nm/dig/lib/fast.lib' ...
[05/02 12:05:10    238s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /cad/FOUNDRY/digital/180nm/dig/lib/fast.lib)
[05/02 12:05:10    238s] Read 470 cells in library 'tsmc18' 
[05/02 12:05:10    238s] *** End library_loading (cpu=0.03min, real=0.03min, mem=12.1M, fe_cpu=3.98min, fe_real=25.95min, fe_mem=629.7M) ***
[05/02 12:05:10    238s] #% Begin Load netlist data ... (date=05/02 12:05:10, mem=572.2M)
[05/02 12:05:10    238s] *** Begin netlist parsing (mem=629.7M) ***
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/02 12:05:10    238s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/02 12:05:10    238s] To increase the message display limit, refer to the product command reference manual.
[05/02 12:05:10    238s] Created 470 new cells from 2 timing libraries.
[05/02 12:05:10    238s] Reading netlist ...
[05/02 12:05:10    238s] Backslashed names will retain backslash and a trailing blank character.
[05/02 12:05:10    238s] Reading verilog netlist 'net.v'
[05/02 12:05:10    238s] 
[05/02 12:05:10    238s] *** Memory Usage v#1 (Current mem = 632.699M, initial mem = 233.340M) ***
[05/02 12:05:10    238s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=632.7M) ***
[05/02 12:05:10    238s] #% End Load netlist data ... (date=05/02 12:05:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=572.2M, current mem=530.3M)
[05/02 12:05:10    238s] Top level cell is core.
[05/02 12:05:11    238s] Hooked 932 DB cells to tlib cells.
[05/02 12:05:11    238s] ** Removed 8 unused lib cells.
[05/02 12:05:11    238s] Starting recursive module instantiation check.
[05/02 12:05:11    238s] No recursion found.
[05/02 12:05:11    238s] Building hierarchical netlist for Cell core ...
[05/02 12:05:11    238s] *** Netlist is unique.
[05/02 12:05:11    238s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[05/02 12:05:11    238s] ** info: there are 979 modules.
[05/02 12:05:11    238s] ** info: there are 9514 stdCell insts.
[05/02 12:05:11    238s] 
[05/02 12:05:11    238s] *** Memory Usage v#1 (Current mem = 668.117M, initial mem = 233.340M) ***
[05/02 12:05:11    238s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/02 12:05:11    238s] Type 'man IMPFP-3961' for more detail.
[05/02 12:05:11    238s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/02 12:05:11    238s] Type 'man IMPFP-3961' for more detail.
[05/02 12:05:11    239s] Horizontal Layer M1 offset = 560 (derived)
[05/02 12:05:11    239s] Vertical Layer M2 offset = 660 (derived)
[05/02 12:05:11    239s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[05/02 12:05:11    239s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[05/02 12:05:11    239s] Set Default Net Delay as 1000 ps.
[05/02 12:05:11    239s] Set Default Net Load as 0.5 pF. 
[05/02 12:05:11    239s] Set Default Input Pin Transition as 0.1 ps.
[05/02 12:05:11    239s] Extraction setup Delayed 
[05/02 12:05:11    239s] *Info: initialize multi-corner CTS.
[05/02 12:05:12    239s] Reading timing constraints file 'timing.sdc' ...
[05/02 12:05:12    239s] Current (total cpu=0:03:59, real=0:25:59, peak res=677.0M, current mem=677.0M)
[05/02 12:05:12    239s] **WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File timing.sdc, Line 9).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File timing.sdc, Line 10).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'typical/RF1R1WX2' (File timing.sdc, Line 19).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'typical/RF1R1WX2' (File timing.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File timing.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'typical/RF2R1WX2' (File timing.sdc, Line 20).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'typical/RF2R1WX2' (File timing.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File timing.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'typical/RFRDX1' (File timing.sdc, Line 21).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'typical/RFRDX1' (File timing.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File timing.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'typical/RFRDX2' (File timing.sdc, Line 22).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'typical/RFRDX2' (File timing.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File timing.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'typical/RFRDX4' (File timing.sdc, Line 23).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'typical/RFRDX4' (File timing.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File timing.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'typical/TIEHI' (File timing.sdc, Line 24).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'typical/TIEHI' (File timing.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File timing.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'typical/TIELO' (File timing.sdc, Line 25).
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'typical/TIELO' (File timing.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File timing.sdc, Line 25).

INFO (CTE): Reading of timing constraints file timing.sdc completed, with 9 Warnings and 14 Errors.
[05/02 12:05:12    239s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=685.5M, current mem=685.5M)
[05/02 12:05:12    239s] Current (total cpu=0:03:59, real=0:25:59, peak res=685.5M, current mem=685.5M)
[05/02 12:05:12    239s] Creating Cell Server ...(0, 1, 1, 1)
[05/02 12:05:12    239s] Summary for sequential cells identification: 
[05/02 12:05:12    239s]   Identified SBFF number: 116
[05/02 12:05:12    239s]   Identified MBFF number: 0
[05/02 12:05:12    239s]   Identified SB Latch number: 0
[05/02 12:05:12    239s]   Identified MB Latch number: 0
[05/02 12:05:12    239s]   Not identified SBFF number: 24
[05/02 12:05:12    239s]   Not identified MBFF number: 0
[05/02 12:05:12    239s]   Not identified SB Latch number: 0
[05/02 12:05:12    239s]   Not identified MB Latch number: 0
[05/02 12:05:12    239s]   Number of sequential cells which are not FFs: 38
[05/02 12:05:12    239s] Total number of combinational cells: 266
[05/02 12:05:12    239s] Total number of sequential cells: 178
[05/02 12:05:12    239s] Total number of tristate cells: 18
[05/02 12:05:12    239s] Total number of level shifter cells: 0
[05/02 12:05:12    239s] Total number of power gating cells: 0
[05/02 12:05:12    239s] Total number of isolation cells: 0
[05/02 12:05:12    239s] Total number of power switch cells: 0
[05/02 12:05:12    239s] Total number of pulse generator cells: 0
[05/02 12:05:12    239s] Total number of always on buffers: 0
[05/02 12:05:12    239s] Total number of retention cells: 0
[05/02 12:05:12    239s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[05/02 12:05:12    239s] Total number of usable buffers: 18
[05/02 12:05:12    239s] List of unusable buffers:
[05/02 12:05:12    239s] Total number of unusable buffers: 0
[05/02 12:05:12    239s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[05/02 12:05:12    239s] Total number of usable inverters: 18
[05/02 12:05:12    239s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[05/02 12:05:12    239s] Total number of unusable inverters: 3
[05/02 12:05:12    239s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[05/02 12:05:12    239s] Total number of identified usable delay cells: 4
[05/02 12:05:12    239s] List of identified unusable delay cells:
[05/02 12:05:12    239s] Total number of identified unusable delay cells: 0
[05/02 12:05:12    239s] Creating Cell Server, finished. 
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] Deleting Cell Server ...
[05/02 12:05:12    239s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/02 12:05:12    239s] Extraction setup Started 
[05/02 12:05:12    239s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/02 12:05:12    239s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/02 12:05:12    239s] Type 'man IMPEXT-2773' for more detail.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:05:12    239s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:05:12    239s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:05:12    239s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:05:12    239s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:05:12    239s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:05:12    239s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:05:12    239s] Summary of Active RC-Corners : 
[05/02 12:05:12    239s]  
[05/02 12:05:12    239s]  Analysis View: worst
[05/02 12:05:12    239s]     RC-Corner Name        : default_rc_corner
[05/02 12:05:12    239s]     RC-Corner Index       : 0
[05/02 12:05:12    239s]     RC-Corner Temperature : 25 Celsius
[05/02 12:05:12    239s]     RC-Corner Cap Table   : ''
[05/02 12:05:12    239s]     RC-Corner PreRoute Res Factor         : 1
[05/02 12:05:12    239s]     RC-Corner PreRoute Cap Factor         : 1
[05/02 12:05:12    239s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/02 12:05:12    239s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/02 12:05:12    239s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/02 12:05:12    239s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/02 12:05:12    239s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/02 12:05:12    239s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/02 12:05:12    239s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/02 12:05:12    239s]  
[05/02 12:05:12    239s]  Analysis View: best
[05/02 12:05:12    239s]     RC-Corner Name        : default_rc_corner
[05/02 12:05:12    239s]     RC-Corner Index       : 0
[05/02 12:05:12    239s]     RC-Corner Temperature : 25 Celsius
[05/02 12:05:12    239s]     RC-Corner Cap Table   : ''
[05/02 12:05:12    239s]     RC-Corner PreRoute Res Factor         : 1
[05/02 12:05:12    239s]     RC-Corner PreRoute Cap Factor         : 1
[05/02 12:05:12    239s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/02 12:05:12    239s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/02 12:05:12    239s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/02 12:05:12    239s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/02 12:05:12    239s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/02 12:05:12    239s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/02 12:05:12    239s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/02 12:05:12    239s] 
[05/02 12:05:12    239s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:05:12    239s] Severity  ID               Count  Summary                                  
[05/02 12:05:12    239s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/02 12:05:12    239s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/02 12:05:12    239s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/02 12:05:12    239s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[05/02 12:05:12    239s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/02 12:05:12    239s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[05/02 12:05:12    239s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[05/02 12:05:12    239s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[05/02 12:05:12    239s] WARNING   TCLCMD-513           7  The software could not find a matching o...
[05/02 12:05:12    239s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[05/02 12:05:12    239s] WARNING   TCLCMD-1457          2  Skipped unsupported command: %s          
[05/02 12:05:12    239s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/02 12:05:12    239s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/02 12:05:12    239s] *** Message Summary: 1029 warning(s), 14 error(s)
[05/02 12:05:12    239s] 
[05/02 12:08:27    240s] <CMD> getIoFlowFlag
[05/02 12:10:11    242s] <CMD> setIoFlowFlag 0
[05/02 12:10:11    242s] <CMD> floorPlan -coreMarginsBy die -site tsm3site -r 1 0.699999 4.0 4.0 4.0 4.0
[05/02 12:10:11    242s] Horizontal Layer M1 offset = 560 (derived)
[05/02 12:10:11    242s] Vertical Layer M2 offset = 660 (derived)
[05/02 12:10:11    242s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[05/02 12:10:11    242s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[05/02 12:10:11    242s] <CMD> uiSetTool select
[05/02 12:10:11    242s] <CMD> getIoFlowFlag
[05/02 12:10:11    242s] <CMD> fit
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:11:35    244s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:11:35    244s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:11:35    244s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:15:51    252s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/02 12:15:51    252s] The ring targets are set to core/block ring wires.
[05/02 12:15:51    252s] addRing command will consider rows while creating rings.
[05/02 12:15:51    252s] addRing command will disallow rings to go over rows.
[05/02 12:15:51    252s] addRing command will ignore shorts while creating rings.
[05/02 12:15:51    252s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/02 12:15:51    252s] 
[05/02 12:15:51    252s] **WARN: (IMPPP-136):	The currently specified top spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
[05/02 12:15:51    252s] **WARN: (IMPPP-136):	The currently specified bottom spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
[05/02 12:15:51    252s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
[05/02 12:15:51    252s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
[05/02 12:15:51    252s] Ring generation is complete.
[05/02 12:15:51    252s] vias are now being generated.
[05/02 12:15:51    252s] addRing created 8 wires.
[05/02 12:15:51    252s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/02 12:15:51    252s] +--------+----------------+----------------+
[05/02 12:15:51    252s] |  Layer |     Created    |     Deleted    |
[05/02 12:15:51    252s] +--------+----------------+----------------+
[05/02 12:15:51    252s] | Metal1 |        4       |       NA       |
[05/02 12:15:51    252s] |  Via12 |        8       |        0       |
[05/02 12:15:51    252s] | Metal2 |        4       |       NA       |
[05/02 12:15:51    252s] +--------+----------------+----------------+
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:17:39    253s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:17:39    253s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:17:39    253s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:19:37    255s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[05/02 12:19:37    255s] addStripe will allow jog to connect padcore ring and block ring.
[05/02 12:19:37    255s] Stripes will stop at the boundary of the specified area.
[05/02 12:19:37    255s] When breaking rings, the power planner will consider the existence of blocks.
[05/02 12:19:37    255s] Stripes will not extend to closest target.
[05/02 12:19:37    255s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/02 12:19:37    255s] Stripes will not be created over regions without power planning wires.
[05/02 12:19:37    255s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/02 12:19:37    255s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/02 12:19:37    255s] Offset for stripe breaking is set to 0.
[05/02 12:19:37    255s] <CMD> addStripe -nets {VSS VDD} -layer Metal5 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/02 12:19:37    255s] 
[05/02 12:19:37    255s] Starting stripe generation ...
[05/02 12:19:37    255s] Non-Default Mode Option Settings :
[05/02 12:19:37    255s]   NONE
[05/02 12:19:37    255s] Stripe generation is complete.
[05/02 12:19:37    255s] vias are now being generated.
[05/02 12:19:37    255s] addStripe created 16 wires.
[05/02 12:19:37    255s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[05/02 12:19:37    255s] +--------+----------------+----------------+
[05/02 12:19:37    255s] |  Layer |     Created    |     Deleted    |
[05/02 12:19:37    255s] +--------+----------------+----------------+
[05/02 12:19:37    255s] |  Via12 |       32       |        0       |
[05/02 12:19:37    255s] |  Via23 |       32       |        0       |
[05/02 12:19:37    255s] |  Via34 |       32       |        0       |
[05/02 12:19:37    255s] |  Via45 |       32       |        0       |
[05/02 12:19:37    255s] | Metal5 |       16       |       NA       |
[05/02 12:19:37    255s] +--------+----------------+----------------+
[05/02 12:24:30    261s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/02 12:24:30    261s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[05/02 12:24:30    261s] *** Begin SPECIAL ROUTE on Sun May  2 12:24:30 2021 ***
[05/02 12:24:30    261s] SPECIAL ROUTE ran on directory: /home/student/Desktop/17BEC10731
[05/02 12:24:30    261s] SPECIAL ROUTE ran on machine: cad54 (Linux 2.6.32-71.el6.x86_64 x86_64 3.30Ghz)
[05/02 12:24:30    261s] 
[05/02 12:24:30    261s] Begin option processing ...
[05/02 12:24:30    261s] srouteConnectPowerBump set to false
[05/02 12:24:30    261s] routeSelectNet set to "VSS VDD"
[05/02 12:24:30    261s] routeSpecial set to true
[05/02 12:24:30    261s] srouteBlockPin set to "useLef"
[05/02 12:24:30    261s] srouteBottomLayerLimit set to 1
[05/02 12:24:30    261s] srouteBottomTargetLayerLimit set to 1
[05/02 12:24:30    261s] srouteConnectConverterPin set to false
[05/02 12:24:30    261s] srouteCrossoverViaBottomLayer set to 1
[05/02 12:24:30    261s] srouteCrossoverViaTopLayer set to 6
[05/02 12:24:30    261s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/02 12:24:30    261s] srouteFollowCorePinEnd set to 3
[05/02 12:24:30    261s] srouteJogControl set to "preferWithChanges differentLayer"
[05/02 12:24:30    261s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/02 12:24:30    261s] sroutePadPinAllPorts set to true
[05/02 12:24:30    261s] sroutePreserveExistingRoutes set to true
[05/02 12:24:30    261s] srouteRoutePowerBarPortOnBothDir set to true
[05/02 12:24:30    261s] srouteStopBlockPin set to "nearestTarget"
[05/02 12:24:30    261s] srouteTopLayerLimit set to 6
[05/02 12:24:30    261s] srouteTopTargetLayerLimit set to 6
[05/02 12:24:30    261s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1808.00 megs.
[05/02 12:24:30    261s] 
[05/02 12:24:30    261s] Reading DB technology information...
[05/02 12:24:30    261s] Finished reading DB technology information.
[05/02 12:24:30    261s] Reading floorplan and netlist information...
[05/02 12:24:30    261s] Finished reading floorplan and netlist information.
[05/02 12:24:30    261s] Read in 12 layers, 6 routing layers, 1 overlap layer
[05/02 12:24:30    261s] Read in 933 macros, 75 used
[05/02 12:24:30    261s] Read in 73 components
[05/02 12:24:30    261s]   73 core components: 73 unplaced, 0 placed, 0 fixed
[05/02 12:24:30    261s] Read in 166 logical pins
[05/02 12:24:30    261s] Read in 166 nets
[05/02 12:24:30    261s] Read in 2 special nets, 2 routed
[05/02 12:24:30    261s] 2 nets selected.
[05/02 12:24:30    261s] 
[05/02 12:24:30    261s] Begin power routing ...
[05/02 12:24:30    261s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[05/02 12:24:30    261s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/02 12:24:30    261s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/02 12:24:30    261s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/02 12:24:30    261s] Type 'man IMPSR-1256' for more detail.
[05/02 12:24:30    261s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/02 12:24:30    261s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[05/02 12:24:30    261s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/02 12:24:30    261s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/02 12:24:30    261s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/02 12:24:30    261s] Type 'man IMPSR-1256' for more detail.
[05/02 12:24:30    261s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/02 12:24:30    261s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[05/02 12:24:30    261s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 12:24:30    261s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[05/02 12:24:30    261s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 12:24:30    261s] CPU time for FollowPin 0 seconds
[05/02 12:24:30    261s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[05/02 12:24:30    261s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 12:24:30    261s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[05/02 12:24:30    261s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 12:24:30    261s] CPU time for FollowPin 0 seconds
[05/02 12:24:30    261s]   Number of IO ports routed: 0
[05/02 12:24:30    261s]   Number of Block ports routed: 0
[05/02 12:24:30    261s]   Number of Stripe ports routed: 0
[05/02 12:24:30    261s]   Number of Core ports routed: 206
[05/02 12:24:30    261s]   Number of Pad ports routed: 0
[05/02 12:24:30    261s]   Number of Power Bump ports routed: 0
[05/02 12:24:30    261s]   Number of Followpin connections: 103
[05/02 12:24:30    261s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1824.00 megs.
[05/02 12:24:30    261s] 
[05/02 12:24:30    261s] 
[05/02 12:24:30    261s] 
[05/02 12:24:30    261s]  Begin updating DB with routing results ...
[05/02 12:24:30    261s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/02 12:24:30    261s] Pin and blockage extraction finished
[05/02 12:24:30    261s] 
[05/02 12:24:30    261s] sroute created 309 wires.
[05/02 12:24:30    261s] ViaGen created 206 vias, deleted 0 via to avoid violation.
[05/02 12:24:30    261s] +--------+----------------+----------------+
[05/02 12:24:30    261s] |  Layer |     Created    |     Deleted    |
[05/02 12:24:30    261s] +--------+----------------+----------------+
[05/02 12:24:30    261s] | Metal1 |       309      |       NA       |
[05/02 12:24:30    261s] |  Via12 |       206      |        0       |
[05/02 12:24:30    261s] +--------+----------------+----------------+
[05/02 12:28:26    266s] <CMD> setPlaceMode -fp false
[05/02 12:28:26    266s] <CMD> report_message -start_cmd
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -maxRouteLayer
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/02 12:28:26    266s] <CMD> getPlaceMode -timingDriven -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -adaptive -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/02 12:28:26    266s] <CMD> getPlaceMode -ignoreScan -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -ignoreScan
[05/02 12:28:26    266s] <CMD> getPlaceMode -repairPlace -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -repairPlace
[05/02 12:28:26    266s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/02 12:28:26    266s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/02 12:28:26    266s] <CMD> um::push_snapshot_stack
[05/02 12:28:26    266s] <CMD> getDesignMode -quiet -flowEffort
[05/02 12:28:26    266s] <CMD> getDesignMode -highSpeedCore -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -adaptive
[05/02 12:28:26    266s] <CMD> set spgFlowInInitialPlace 1
[05/02 12:28:26    266s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -softGuide -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 12:28:26    266s] <CMD> getPlaceMode -sdpPlace -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -sdpPlace -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/02 12:28:26    266s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/02 12:28:26    266s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/02 12:28:26    266s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 34, number of sequential = 1135, percentage of missing scan cell = 0.18% (2 / 1135)
[05/02 12:28:26    266s] <CMD> getPlaceMode -place_check_library -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -trimView -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/02 12:28:26    266s] <CMD> getPlaceMode -congEffort -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/02 12:28:26    266s] <CMD> getPlaceMode -ignoreScan -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -ignoreScan
[05/02 12:28:26    266s] <CMD> getPlaceMode -repairPlace -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -repairPlace
[05/02 12:28:26    266s] <CMD> getPlaceMode -congEffort -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -fp -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -timingDriven -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -user -timingDriven
[05/02 12:28:26    266s] <CMD> getPlaceMode -fastFp -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -clusterMode -quiet
[05/02 12:28:26    266s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/02 12:28:26    266s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/02 12:28:26    266s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -forceTiming -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -fp -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -fastfp -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -timingDriven -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -fp -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -fastfp -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -powerDriven -quiet
[05/02 12:28:26    266s] <CMD> getExtractRCMode -quiet -engine
[05/02 12:28:26    266s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/02 12:28:26    266s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/02 12:28:26    266s] <CMD> getAnalysisMode -quiet -cppr
[05/02 12:28:26    266s] <CMD> setExtractRCMode -engine preRoute
[05/02 12:28:26    266s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/02 12:28:26    266s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:28:26    266s] <CMD_INTERNAL> isAnalysisModeSetup
[05/02 12:28:26    266s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:28:26    266s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[05/02 12:28:26    266s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/02 12:28:26    266s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/02 12:28:26    266s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/02 12:28:26    266s] <CMD> setPlaceMode -reset -ignoreScan
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/02 12:28:26    266s] *** Starting placeDesign default flow ***
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/02 12:28:26    266s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/02 12:28:26    266s] <CMD> deleteBufferTree -decloneInv
[05/02 12:28:26    266s] *** Start deleteBufferTree ***
[05/02 12:28:27    267s] Info: Detect buffers to remove automatically.
[05/02 12:28:27    267s] Analyzing netlist ...
[05/02 12:28:27    267s] Updating netlist
[05/02 12:28:27    267s] 
[05/02 12:28:27    268s] AAE DB initialization (MEM=990.277 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/02 12:28:28    268s] Start AAE Lib Loading. (MEM=990.277)
[05/02 12:28:28    268s] End AAE Lib Loading. (MEM=1191.56 CPU=0:00:00.0 Real=0:00:00.0)
[05/02 12:28:28    268s] *summary: 116 instances (buffers/inverters) removed
[05/02 12:28:28    268s] *** Finish deleteBufferTree (0:00:01.3) ***
[05/02 12:28:28    268s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/02 12:28:28    268s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/02 12:28:28    268s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/02 12:28:28    268s] **INFO: Enable pre-place timing setting for timing analysis
[05/02 12:28:28    268s] Set Using Default Delay Limit as 101.
[05/02 12:28:28    268s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/02 12:28:28    268s] <CMD> set delaycal_use_default_delay_limit 101
[05/02 12:28:28    268s] Set Default Net Delay as 0 ps.
[05/02 12:28:28    268s] <CMD> set delaycal_default_net_delay 0
[05/02 12:28:28    268s] Set Default Net Load as 0 pF. 
[05/02 12:28:28    268s] <CMD> set delaycal_default_net_load 0
[05/02 12:28:28    268s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/02 12:28:28    268s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/02 12:28:28    268s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/02 12:28:28    268s] <CMD> getAnalysisMode -checkType -quiet
[05/02 12:28:28    268s] <CMD> buildTimingGraph
[05/02 12:28:28    268s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/02 12:28:28    268s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/02 12:28:28    268s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/02 12:28:28    268s] **INFO: Analyzing IO path groups for slack adjustment
[05/02 12:28:28    268s] <CMD> get_global timing_enable_path_group_priority
[05/02 12:28:28    268s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/02 12:28:28    268s] <CMD> set_global timing_enable_path_group_priority false
[05/02 12:28:28    268s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/02 12:28:28    268s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/02 12:28:28    268s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/02 12:28:28    268s] <CMD> group_path -name in2reg_tmp.32682 -from {0x8 0xb} -to 0xc -ignore_source_of_trigger_arc
[05/02 12:28:28    268s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/02 12:28:28    268s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/02 12:28:28    268s] <CMD> group_path -name in2out_tmp.32682 -from {0xf 0x12} -to 0x13 -ignore_source_of_trigger_arc
[05/02 12:28:28    268s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/02 12:28:28    268s] <CMD> group_path -name reg2reg_tmp.32682 -from 0x15 -to 0x16
[05/02 12:28:28    268s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/02 12:28:28    268s] <CMD> group_path -name reg2out_tmp.32682 -from 0x19 -to 0x1a
[05/02 12:28:28    268s] <CMD> setPathGroupOptions reg2reg_tmp.32682 -effortLevel high
[05/02 12:28:28    268s] Effort level <high> specified for reg2reg_tmp.32682 path_group
[05/02 12:28:28    268s] #################################################################################
[05/02 12:28:28    268s] # Design Stage: PreRoute
[05/02 12:28:28    268s] # Design Name: core
[05/02 12:28:28    268s] # Design Mode: 90nm
[05/02 12:28:28    268s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:28:28    268s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:28:28    268s] # Signoff Settings: SI Off 
[05/02 12:28:28    268s] #################################################################################
[05/02 12:28:28    269s] Calculate delays in BcWc mode...
[05/02 12:28:28    269s] Topological Sorting (REAL = 0:00:00.0, MEM = 1194.6M, InitMEM = 1194.6M)
[05/02 12:28:28    269s] Start delay calculation (fullDC) (1 T). (MEM=1194.57)
[05/02 12:28:29    269s] End AAE Lib Interpolated Model. (MEM=1210.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:28:29    269s] First Iteration Infinite Tw... 
[05/02 12:28:31    271s] Total number of fetched objects 9629
[05/02 12:28:31    271s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:28:31    271s] End delay calculation. (MEM=1251.02 CPU=0:00:01.8 REAL=0:00:02.0)
[05/02 12:28:31    271s] End delay calculation (fullDC). (MEM=1153.64 CPU=0:00:02.4 REAL=0:00:03.0)
[05/02 12:28:31    271s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1153.6M) ***
[05/02 12:28:31    271s] <CMD> reset_path_group -name reg2out_tmp.32682
[05/02 12:28:31    271s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/02 12:28:31    271s] <CMD> reset_path_group -name in2reg_tmp.32682
[05/02 12:28:31    271s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/02 12:28:31    271s] <CMD> reset_path_group -name in2out_tmp.32682
[05/02 12:28:31    271s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/02 12:28:31    271s] <CMD> reset_path_group -name reg2reg_tmp.32682
[05/02 12:28:31    271s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/02 12:28:31    271s] **INFO: Disable pre-place timing setting for timing analysis
[05/02 12:28:31    271s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/02 12:28:31    271s] Set Using Default Delay Limit as 1000.
[05/02 12:28:31    271s] <CMD> set delaycal_use_default_delay_limit 1000
[05/02 12:28:31    271s] Set Default Net Delay as 1000 ps.
[05/02 12:28:31    271s] <CMD> set delaycal_default_net_delay 1000ps
[05/02 12:28:31    271s] Set Default Net Load as 0.5 pF. 
[05/02 12:28:31    271s] <CMD> set delaycal_default_net_load 0.5pf
[05/02 12:28:31    271s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/02 12:28:31    271s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:28:31    271s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/02 12:28:31    271s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/02 12:28:31    271s] Deleted 0 physical inst  (cell - / prefix -).
[05/02 12:28:31    271s] *** Starting "NanoPlace(TM) placement v#13 (mem=1139.4M)" ...
[05/02 12:28:31    271s] <CMD> setDelayCalMode -engine feDc
[05/02 12:28:31    271s] Wait...
[05/02 12:28:36    276s] *** Build Buffered Sizing Timing Model
[05/02 12:28:36    276s] (cpu=0:00:04.6 mem=1149.4M) ***
[05/02 12:28:36    276s] *** Build Virtual Sizing Timing Model
[05/02 12:28:36    276s] (cpu=0:00:04.9 mem=1149.4M) ***
[05/02 12:28:36    276s] No user setting net weight.
[05/02 12:28:36    276s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/02 12:28:36    276s] Scan chains were not defined.
[05/02 12:28:36    276s] #std cell=9429 (0 fixed + 9429 movable) #block=0 (0 floating + 0 preplaced)
[05/02 12:28:36    276s] #ioInst=0 #net=9593 #term=37761 #term/net=3.94, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=166
[05/02 12:28:36    276s] stdCell: 9429 single + 0 double + 0 multi
[05/02 12:28:36    276s] Total standard cell length = 37.5903 (mm), area = 0.1895 (mm^2)
[05/02 12:28:36    276s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1149.4M
[05/02 12:28:36    276s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1149.4M
[05/02 12:28:36    276s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1149.4M
[05/02 12:28:36    276s] Core basic site is tsm3site
[05/02 12:28:36    276s] Estimated cell power/ground rail width = 0.945 um
[05/02 12:28:36    276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:28:36    276s] Mark StBox On SiteArr starts
[05/02 12:28:36    276s] Mark StBox On SiteArr ends
[05/02 12:28:36    276s] spiAuditVddOnBottomForRows for llg="default" starts
[05/02 12:28:36    276s] spiAuditVddOnBottomForRows ends
[05/02 12:28:36    276s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.022, MEM:1149.4M
[05/02 12:28:36    276s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1149.4M
[05/02 12:28:36    276s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.010, REAL:0.009, MEM:1149.4M
[05/02 12:28:36    276s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.120, REAL:0.129, MEM:1149.4M
[05/02 12:28:36    276s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.120, REAL:0.129, MEM:1149.4M
[05/02 12:28:36    276s] Apply auto density screen in pre-place stage.
[05/02 12:28:36    276s] Auto density screen increases utilization from 0.697 to 0.702
[05/02 12:28:36    276s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1149.4M
[05/02 12:28:36    276s] Average module density = 0.702.
[05/02 12:28:36    276s] Density for the design = 0.702.
[05/02 12:28:36    276s]        = stdcell_area 56955 sites (189455 um^2) / alloc_area 81084 sites (269717 um^2).
[05/02 12:28:36    276s] Pin Density = 0.4623.
[05/02 12:28:36    276s]             = total # of pins 37761 / total area 81679.
[05/02 12:28:36    276s] Initial padding reaches pin density 0.833 for top
[05/02 12:28:36    276s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.305
[05/02 12:28:36    276s] Initial padding increases density from 0.702 to 0.826 for top
[05/02 12:28:36    276s] === lastAutoLevel = 8 
[05/02 12:28:36    276s] [adp] 0:1:0:1
[05/02 12:28:38    278s] Clock gating cells determined by native netlist tracing.
[05/02 12:28:38    278s] <CMD> createBasicPathGroups -quiet
[05/02 12:28:38    278s] Effort level <high> specified for reg2reg path_group
[05/02 12:28:40    279s] Iteration  1: Total net bbox = 7.315e-09 (3.84e-09 3.47e-09)
[05/02 12:28:40    279s]               Est.  stn bbox = 7.883e-09 (4.09e-09 3.79e-09)
[05/02 12:28:40    279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.0M
[05/02 12:28:40    279s] Iteration  2: Total net bbox = 7.315e-09 (3.84e-09 3.47e-09)
[05/02 12:28:40    279s]               Est.  stn bbox = 7.883e-09 (4.09e-09 3.79e-09)
[05/02 12:28:40    279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.0M
[05/02 12:28:40    279s] exp_mt_sequential is set from setPlaceMode option to 1
[05/02 12:28:40    279s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/02 12:28:40    279s] place_exp_mt_interval set to default 32
[05/02 12:28:40    279s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/02 12:28:41    280s] Iteration  3: Total net bbox = 4.404e+02 (2.91e+02 1.50e+02)
[05/02 12:28:41    280s]               Est.  stn bbox = 6.054e+02 (4.02e+02 2.03e+02)
[05/02 12:28:41    280s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1179.0M
[05/02 12:28:41    280s] Total number of setup views is 1.
[05/02 12:28:41    280s] Total number of active setup views is 1.
[05/02 12:28:41    280s] Active setup views:
[05/02 12:28:41    280s]     worst
[05/02 12:28:44    283s] Iteration  4: Total net bbox = 2.489e+05 (7.81e+04 1.71e+05)
[05/02 12:28:44    283s]               Est.  stn bbox = 3.265e+05 (1.08e+05 2.18e+05)
[05/02 12:28:44    283s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1179.0M
[05/02 12:28:46    286s] Iteration  5: Total net bbox = 2.807e+05 (1.19e+05 1.61e+05)
[05/02 12:28:46    286s]               Est.  stn bbox = 3.825e+05 (1.63e+05 2.20e+05)
[05/02 12:28:46    286s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 1179.0M
[05/02 12:28:51    290s] Iteration  6: Total net bbox = 3.149e+05 (1.40e+05 1.75e+05)
[05/02 12:28:51    290s]               Est.  stn bbox = 4.310e+05 (1.90e+05 2.41e+05)
[05/02 12:28:51    290s]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 1182.0M
[05/02 12:28:51    290s] Starting Early Global Route rough congestion estimation: mem = 1182.0M
[05/02 12:28:51    290s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[05/02 12:28:51    290s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[05/02 12:28:51    290s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[05/02 12:28:51    290s] (I)       Reading DB...
[05/02 12:28:51    290s] (I)       before initializing RouteDB syMemory usage = 1190.7 MB
[05/02 12:28:51    290s] (I)       congestionReportName   : 
[05/02 12:28:51    290s] (I)       layerRangeFor2DCongestion : 
[05/02 12:28:51    290s] (I)       buildTerm2TermWires    : 1
[05/02 12:28:51    290s] (I)       doTrackAssignment      : 1
[05/02 12:28:51    290s] (I)       dumpBookshelfFiles     : 0
[05/02 12:28:51    290s] (I)       numThreads             : 1
[05/02 12:28:51    290s] (I)       bufferingAwareRouting  : false
[05/02 12:28:51    290s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:28:51    290s] (I)       honorPin               : false
[05/02 12:28:51    290s] (I)       honorPinGuide          : true
[05/02 12:28:51    290s] (I)       honorPartition         : false
[05/02 12:28:51    290s] (I)       allowPartitionCrossover: false
[05/02 12:28:51    290s] (I)       honorSingleEntry       : true
[05/02 12:28:51    290s] (I)       honorSingleEntryStrong : true
[05/02 12:28:51    290s] (I)       handleViaSpacingRule   : false
[05/02 12:28:51    290s] (I)       handleEolSpacingRule   : false
[05/02 12:28:51    290s] (I)       PDConstraint           : none
[05/02 12:28:51    290s] (I)       expBetterNDRHandling   : false
[05/02 12:28:51    290s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:28:51    290s] (I)       routingEffortLevel     : 3
[05/02 12:28:51    290s] (I)       effortLevel            : standard
[05/02 12:28:51    290s] [NR-eGR] minRouteLayer          : 2
[05/02 12:28:51    290s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:28:51    290s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:28:51    290s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:28:51    290s] (I)       numRowsPerGCell        : 7
[05/02 12:28:51    290s] (I)       speedUpLargeDesign     : 0
[05/02 12:28:51    290s] (I)       multiThreadingTA       : 1
[05/02 12:28:51    290s] (I)       blkAwareLayerSwitching : 1
[05/02 12:28:51    290s] (I)       optimizationMode       : false
[05/02 12:28:51    290s] (I)       routeSecondPG          : false
[05/02 12:28:51    290s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:28:51    290s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:28:51    290s] (I)       punchThroughDistance   : 500.00
[05/02 12:28:51    290s] (I)       scenicBound            : 1.15
[05/02 12:28:51    290s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:28:51    290s] (I)       source-to-sink ratio   : 0.00
[05/02 12:28:51    290s] (I)       targetCongestionRatioH : 1.00
[05/02 12:28:51    290s] (I)       targetCongestionRatioV : 1.00
[05/02 12:28:51    290s] (I)       layerCongestionRatio   : 0.70
[05/02 12:28:51    290s] (I)       m1CongestionRatio      : 0.10
[05/02 12:28:51    290s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:28:51    290s] (I)       localRouteEffort       : 1.00
[05/02 12:28:51    290s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:28:51    290s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:28:51    290s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:28:51    290s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:28:51    290s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:28:51    290s] (I)       routeVias              : 
[05/02 12:28:51    290s] (I)       readTROption           : true
[05/02 12:28:51    290s] (I)       extraSpacingFactor     : 1.00
[05/02 12:28:51    290s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:28:51    290s] (I)       routeSelectedNetsOnly  : false
[05/02 12:28:51    290s] (I)       clkNetUseMaxDemand     : false
[05/02 12:28:51    290s] (I)       extraDemandForClocks   : 0
[05/02 12:28:51    290s] (I)       steinerRemoveLayers    : false
[05/02 12:28:51    290s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:28:51    290s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:28:51    290s] (I)       similarTopologyRoutingFast : false
[05/02 12:28:51    290s] (I)       spanningTreeRefinement : false
[05/02 12:28:51    290s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:28:51    290s] (I)       starting read tracks
[05/02 12:28:51    290s] (I)       build grid graph
[05/02 12:28:51    290s] (I)       build grid graph start
[05/02 12:28:51    290s] [NR-eGR] Layer1 has no routable track
[05/02 12:28:51    290s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:28:51    290s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:28:51    290s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:28:51    290s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:28:51    290s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:28:51    290s] (I)       build grid graph end
[05/02 12:28:51    290s] (I)       numViaLayers=6
[05/02 12:28:51    290s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:28:51    290s] (I)       Reading via via2 for layer: 1 
[05/02 12:28:51    290s] (I)       Reading via via3 for layer: 2 
[05/02 12:28:51    290s] (I)       Reading via via4 for layer: 3 
[05/02 12:28:51    290s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:28:51    290s] (I)       end build via table
[05/02 12:28:51    290s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:28:51    290s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:28:51    290s] (I)       readDataFromPlaceDB
[05/02 12:28:51    290s] (I)       Read net information..
[05/02 12:28:51    290s] [NR-eGR] Read numTotalNets=9530  numIgnoredNets=0
[05/02 12:28:51    290s] (I)       Read testcase time = 0.010 seconds
[05/02 12:28:51    290s] 
[05/02 12:28:51    290s] (I)       read default dcut vias
[05/02 12:28:51    290s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:28:51    290s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:28:51    290s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:28:51    290s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:28:51    290s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:28:51    290s] (I)       build grid graph start
[05/02 12:28:51    290s] (I)       build grid graph end
[05/02 12:28:51    290s] (I)       Model blockage into capacity
[05/02 12:28:51    290s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:28:51    290s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:28:51    290s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:28:51    290s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:28:51    290s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:28:51    290s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:28:51    290s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:28:51    290s] (I)       Modeling time = 0.000 seconds
[05/02 12:28:51    290s] 
[05/02 12:28:51    290s] (I)       Number of ignored nets = 0
[05/02 12:28:51    290s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:28:51    290s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:28:51    290s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:28:51    290s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:28:51    290s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:28:51    290s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:28:51    290s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:28:51    290s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:28:51    290s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:28:51    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:28:51    290s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1192.2 MB
[05/02 12:28:51    290s] (I)       Ndr track 0 does not exist
[05/02 12:28:51    290s] (I)       Layer1  viaCost=200.00
[05/02 12:28:51    290s] (I)       Layer2  viaCost=100.00
[05/02 12:28:51    290s] (I)       Layer3  viaCost=100.00
[05/02 12:28:51    290s] (I)       Layer4  viaCost=100.00
[05/02 12:28:51    290s] (I)       Layer5  viaCost=300.00
[05/02 12:28:51    290s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:28:51    290s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:28:51    290s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:28:51    290s] (I)       Site Width          :  1320  (dbu)
[05/02 12:28:51    290s] (I)       Row Height          : 10080  (dbu)
[05/02 12:28:51    290s] (I)       GCell Width         : 70560  (dbu)
[05/02 12:28:51    290s] (I)       GCell Height        : 70560  (dbu)
[05/02 12:28:51    290s] (I)       grid                :    15    15     6
[05/02 12:28:51    290s] (I)       vertical capacity   :     0 70560     0 70560     0 70560
[05/02 12:28:51    290s] (I)       horizontal capacity :     0     0 70560     0 70560     0
[05/02 12:28:51    290s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:28:51    290s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:28:51    290s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:28:51    290s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:28:51    290s] (I)       Num tracks per GCell: 76.70 53.45 63.00 53.45 63.00 35.64
[05/02 12:28:51    290s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:28:51    290s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:28:51    290s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:28:51    290s] (I)       --------------------------------------------------------
[05/02 12:28:51    290s] 
[05/02 12:28:51    290s] [NR-eGR] ============ Routing rule table ============
[05/02 12:28:51    290s] [NR-eGR] Rule id 0. Nets 9530 
[05/02 12:28:51    290s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:28:51    290s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:28:51    290s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:28:51    290s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:28:51    290s] [NR-eGR] ========================================
[05/02 12:28:51    290s] [NR-eGR] 
[05/02 12:28:51    290s] (I)       After initializing earlyGlobalRoute syMemory usage = 1192.2 MB
[05/02 12:28:51    290s] (I)       Loading and dumping file time : 0.05 seconds
[05/02 12:28:51    290s] (I)       ============= Initialization =============
[05/02 12:28:51    290s] (I)       numLocalWires=39328  numGlobalNetBranches=11464  numLocalNetBranches=8268
[05/02 12:28:51    290s] (I)       totalPins=37532  totalGlobalPin=12197 (32.50%)
[05/02 12:28:51    290s] (I)       total 2D Cap : 59315 = (27202 H, 32113 V)
[05/02 12:28:51    290s] (I)       ============  Phase 1a Route ============
[05/02 12:28:51    290s] (I)       Phase 1a runs 0.00 seconds
[05/02 12:28:51    290s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/02 12:28:51    290s] (I)       Usage: 11413 = (5284 H, 6129 V) = (19.43% H, 19.09% V) = (1.864e+05um H, 2.162e+05um V)
[05/02 12:28:51    290s] (I)       
[05/02 12:28:51    291s] (I)       ============  Phase 1b Route ============
[05/02 12:28:51    291s] (I)       Usage: 11413 = (5284 H, 6129 V) = (19.43% H, 19.09% V) = (1.864e+05um H, 2.162e+05um V)
[05/02 12:28:51    291s] (I)       
[05/02 12:28:51    291s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.47% V
[05/02 12:28:51    291s] 
[05/02 12:28:51    291s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.44% V
[05/02 12:28:51    291s] Finished Early Global Route rough congestion estimation: mem = 1192.2M
[05/02 12:28:51    291s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/02 12:28:51    291s] Congestion driven padding in post-place stage.
[05/02 12:28:51    291s] Congestion driven padding increases utilization from 0.826 to 0.826
[05/02 12:28:51    291s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1192.2M
[05/02 12:28:52    291s] Global placement CDP skipped at cutLevel 7.
[05/02 12:28:52    291s] Iteration  7: Total net bbox = 3.728e+05 (1.74e+05 1.99e+05)
[05/02 12:28:52    291s]               Est.  stn bbox = 4.932e+05 (2.26e+05 2.67e+05)
[05/02 12:28:52    291s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1192.2M
[05/02 12:28:54    293s] nrCritNet: 0.00% ( 0 / 9593 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[05/02 12:28:56    295s] nrCritNet: 0.00% ( 0 / 9593 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[05/02 12:28:56    295s] Iteration  8: Total net bbox = 3.728e+05 (1.74e+05 1.99e+05)
[05/02 12:28:56    295s]               Est.  stn bbox = 4.932e+05 (2.26e+05 2.67e+05)
[05/02 12:28:56    295s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1192.2M
[05/02 12:29:03    302s] Starting Early Global Route rough congestion estimation: mem = 1192.2M
[05/02 12:29:03    302s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[05/02 12:29:03    302s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[05/02 12:29:03    302s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[05/02 12:29:03    302s] (I)       Reading DB...
[05/02 12:29:03    302s] (I)       before initializing RouteDB syMemory usage = 1192.2 MB
[05/02 12:29:03    302s] (I)       congestionReportName   : 
[05/02 12:29:03    302s] (I)       layerRangeFor2DCongestion : 
[05/02 12:29:03    302s] (I)       buildTerm2TermWires    : 1
[05/02 12:29:03    302s] (I)       doTrackAssignment      : 1
[05/02 12:29:03    302s] (I)       dumpBookshelfFiles     : 0
[05/02 12:29:03    302s] (I)       numThreads             : 1
[05/02 12:29:03    302s] (I)       bufferingAwareRouting  : false
[05/02 12:29:03    302s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:29:03    302s] (I)       honorPin               : false
[05/02 12:29:03    302s] (I)       honorPinGuide          : true
[05/02 12:29:03    302s] (I)       honorPartition         : false
[05/02 12:29:03    302s] (I)       allowPartitionCrossover: false
[05/02 12:29:03    302s] (I)       honorSingleEntry       : true
[05/02 12:29:03    302s] (I)       honorSingleEntryStrong : true
[05/02 12:29:03    302s] (I)       handleViaSpacingRule   : false
[05/02 12:29:03    302s] (I)       handleEolSpacingRule   : false
[05/02 12:29:03    302s] (I)       PDConstraint           : none
[05/02 12:29:03    302s] (I)       expBetterNDRHandling   : false
[05/02 12:29:03    302s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:29:03    302s] (I)       routingEffortLevel     : 3
[05/02 12:29:03    302s] (I)       effortLevel            : standard
[05/02 12:29:03    302s] [NR-eGR] minRouteLayer          : 2
[05/02 12:29:03    302s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:29:03    302s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:29:03    302s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:29:03    302s] (I)       numRowsPerGCell        : 4
[05/02 12:29:03    302s] (I)       speedUpLargeDesign     : 0
[05/02 12:29:03    302s] (I)       multiThreadingTA       : 1
[05/02 12:29:03    302s] (I)       blkAwareLayerSwitching : 1
[05/02 12:29:03    302s] (I)       optimizationMode       : false
[05/02 12:29:03    302s] (I)       routeSecondPG          : false
[05/02 12:29:03    302s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:29:03    302s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:29:03    302s] (I)       punchThroughDistance   : 500.00
[05/02 12:29:03    302s] (I)       scenicBound            : 1.15
[05/02 12:29:03    302s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:29:03    302s] (I)       source-to-sink ratio   : 0.00
[05/02 12:29:03    302s] (I)       targetCongestionRatioH : 1.00
[05/02 12:29:03    302s] (I)       targetCongestionRatioV : 1.00
[05/02 12:29:03    302s] (I)       layerCongestionRatio   : 0.70
[05/02 12:29:03    302s] (I)       m1CongestionRatio      : 0.10
[05/02 12:29:03    302s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:29:03    302s] (I)       localRouteEffort       : 1.00
[05/02 12:29:03    302s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:29:03    302s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:29:03    302s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:29:03    302s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:29:03    302s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:29:03    302s] (I)       routeVias              : 
[05/02 12:29:03    302s] (I)       readTROption           : true
[05/02 12:29:03    302s] (I)       extraSpacingFactor     : 1.00
[05/02 12:29:03    302s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:29:03    302s] (I)       routeSelectedNetsOnly  : false
[05/02 12:29:03    302s] (I)       clkNetUseMaxDemand     : false
[05/02 12:29:03    302s] (I)       extraDemandForClocks   : 0
[05/02 12:29:03    302s] (I)       steinerRemoveLayers    : false
[05/02 12:29:03    302s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:29:03    302s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:29:03    302s] (I)       similarTopologyRoutingFast : false
[05/02 12:29:03    302s] (I)       spanningTreeRefinement : false
[05/02 12:29:03    302s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:29:03    302s] (I)       starting read tracks
[05/02 12:29:03    302s] (I)       build grid graph
[05/02 12:29:03    302s] (I)       build grid graph start
[05/02 12:29:03    302s] [NR-eGR] Layer1 has no routable track
[05/02 12:29:03    302s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:29:03    302s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:29:03    302s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:29:03    302s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:29:03    302s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:29:03    302s] (I)       build grid graph end
[05/02 12:29:03    302s] (I)       numViaLayers=6
[05/02 12:29:03    302s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:29:03    302s] (I)       Reading via via2 for layer: 1 
[05/02 12:29:03    302s] (I)       Reading via via3 for layer: 2 
[05/02 12:29:03    302s] (I)       Reading via via4 for layer: 3 
[05/02 12:29:03    302s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:29:03    302s] (I)       end build via table
[05/02 12:29:03    302s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:29:03    302s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:29:03    302s] (I)       readDataFromPlaceDB
[05/02 12:29:03    302s] (I)       Read net information..
[05/02 12:29:03    302s] [NR-eGR] Read numTotalNets=9530  numIgnoredNets=0
[05/02 12:29:03    302s] (I)       Read testcase time = 0.000 seconds
[05/02 12:29:03    302s] 
[05/02 12:29:03    302s] (I)       read default dcut vias
[05/02 12:29:03    302s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:29:03    302s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:29:03    302s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:29:03    302s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:29:03    302s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:29:03    302s] (I)       build grid graph start
[05/02 12:29:03    302s] (I)       build grid graph end
[05/02 12:29:03    302s] (I)       Model blockage into capacity
[05/02 12:29:03    302s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:29:03    302s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:29:03    302s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:29:03    302s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:29:03    302s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:29:03    302s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:29:03    302s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:29:03    302s] (I)       Modeling time = 0.000 seconds
[05/02 12:29:03    302s] 
[05/02 12:29:03    302s] (I)       Number of ignored nets = 0
[05/02 12:29:03    302s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:29:03    302s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:29:03    302s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:29:03    302s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:29:03    302s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:29:03    302s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:29:03    302s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:29:03    302s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:29:03    302s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:29:03    302s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:29:03    302s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1192.2 MB
[05/02 12:29:03    302s] (I)       Ndr track 0 does not exist
[05/02 12:29:03    302s] (I)       Layer1  viaCost=200.00
[05/02 12:29:03    302s] (I)       Layer2  viaCost=100.00
[05/02 12:29:03    302s] (I)       Layer3  viaCost=100.00
[05/02 12:29:03    302s] (I)       Layer4  viaCost=100.00
[05/02 12:29:03    302s] (I)       Layer5  viaCost=300.00
[05/02 12:29:03    302s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:29:03    302s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:29:03    302s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:29:03    302s] (I)       Site Width          :  1320  (dbu)
[05/02 12:29:03    302s] (I)       Row Height          : 10080  (dbu)
[05/02 12:29:03    302s] (I)       GCell Width         : 40320  (dbu)
[05/02 12:29:03    302s] (I)       GCell Height        : 40320  (dbu)
[05/02 12:29:03    302s] (I)       grid                :    27    26     6
[05/02 12:29:03    302s] (I)       vertical capacity   :     0 40320     0 40320     0 40320
[05/02 12:29:03    302s] (I)       horizontal capacity :     0     0 40320     0 40320     0
[05/02 12:29:03    302s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:29:03    302s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:29:03    302s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:29:03    302s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:29:03    302s] (I)       Num tracks per GCell: 43.83 30.55 36.00 30.55 36.00 20.36
[05/02 12:29:03    302s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:29:03    302s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:29:03    302s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:29:03    302s] (I)       --------------------------------------------------------
[05/02 12:29:03    302s] 
[05/02 12:29:03    302s] [NR-eGR] ============ Routing rule table ============
[05/02 12:29:03    302s] [NR-eGR] Rule id 0. Nets 9530 
[05/02 12:29:03    302s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:29:03    302s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:29:03    302s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:29:03    302s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:29:03    302s] [NR-eGR] ========================================
[05/02 12:29:03    302s] [NR-eGR] 
[05/02 12:29:03    302s] (I)       After initializing earlyGlobalRoute syMemory usage = 1192.2 MB
[05/02 12:29:03    302s] (I)       Loading and dumping file time : 0.07 seconds
[05/02 12:29:03    302s] (I)       ============= Initialization =============
[05/02 12:29:03    302s] (I)       numLocalWires=29792  numGlobalNetBranches=9625  numLocalNetBranches=5339
[05/02 12:29:03    302s] (I)       totalPins=37532  totalGlobalPin=18602 (49.56%)
[05/02 12:29:03    302s] (I)       total 2D Cap : 104591 = (48915 H, 55676 V)
[05/02 12:29:03    302s] (I)       ============  Phase 1a Route ============
[05/02 12:29:03    302s] (I)       Phase 1a runs 0.01 seconds
[05/02 12:29:03    302s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/02 12:29:03    302s] (I)       Usage: 21404 = (10031 H, 11373 V) = (20.51% H, 20.43% V) = (2.022e+05um H, 2.293e+05um V)
[05/02 12:29:03    302s] (I)       
[05/02 12:29:03    302s] (I)       ============  Phase 1b Route ============
[05/02 12:29:03    302s] (I)       Usage: 21404 = (10031 H, 11373 V) = (20.51% H, 20.43% V) = (2.022e+05um H, 2.293e+05um V)
[05/02 12:29:03    302s] (I)       
[05/02 12:29:03    302s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/02 12:29:03    302s] 
[05/02 12:29:03    302s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:29:03    302s] Finished Early Global Route rough congestion estimation: mem = 1192.2M
[05/02 12:29:03    302s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/02 12:29:03    302s] Congestion driven padding in post-place stage.
[05/02 12:29:03    302s] Congestion driven padding increases utilization from 0.826 to 0.826
[05/02 12:29:03    302s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1192.2M
[05/02 12:29:03    302s] Global placement CDP skipped at cutLevel 9.
[05/02 12:29:03    302s] Iteration  9: Total net bbox = 3.909e+05 (1.87e+05 2.04e+05)
[05/02 12:29:03    302s]               Est.  stn bbox = 5.132e+05 (2.40e+05 2.73e+05)
[05/02 12:29:03    302s]               cpu = 0:00:07.2 real = 0:00:07.0 mem = 1192.2M
[05/02 12:29:06    305s] nrCritNet: 0.00% ( 0 / 9593 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[05/02 12:29:08    307s] nrCritNet: 0.00% ( 0 / 9593 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[05/02 12:29:08    307s] Iteration 10: Total net bbox = 3.909e+05 (1.87e+05 2.04e+05)
[05/02 12:29:08    307s]               Est.  stn bbox = 5.132e+05 (2.40e+05 2.73e+05)
[05/02 12:29:08    307s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1192.2M
[05/02 12:29:20    319s] Iteration 11: Total net bbox = 4.075e+05 (1.94e+05 2.14e+05)
[05/02 12:29:20    319s]               Est.  stn bbox = 5.290e+05 (2.47e+05 2.82e+05)
[05/02 12:29:20    319s]               cpu = 0:00:11.8 real = 0:00:12.0 mem = 1192.2M
[05/02 12:29:20    319s] Iteration 12: Total net bbox = 4.075e+05 (1.94e+05 2.14e+05)
[05/02 12:29:20    319s]               Est.  stn bbox = 5.290e+05 (2.47e+05 2.82e+05)
[05/02 12:29:20    319s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1192.2M
[05/02 12:29:20    319s] *** cost = 4.075e+05 (1.94e+05 2.14e+05) (cpu for global=0:00:40.4) real=0:00:42.0***
[05/02 12:29:20    319s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[05/02 12:29:20    319s] <CMD> reset_path_group
[05/02 12:29:20    319s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/02 12:29:20    319s] Solver runtime cpu: 0:00:28.9 real: 0:00:29.1
[05/02 12:29:20    319s] Core Placement runtime cpu: 0:00:30.1 real: 0:00:32.0
[05/02 12:29:20    319s] <CMD> scanReorder
[05/02 12:29:20    319s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/02 12:29:20    319s] Type 'man IMPSP-9025' for more detail.
[05/02 12:29:20    319s] OPERPROF: Starting DPlace-Init at level 1, MEM:1192.2M
[05/02 12:29:20    319s] #spOpts: mergeVia=F 
[05/02 12:29:20    319s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1192.2M
[05/02 12:29:20    319s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1192.2M
[05/02 12:29:20    319s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1192.2M
[05/02 12:29:20    319s] Core basic site is tsm3site
[05/02 12:29:20    319s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:29:20    319s] Mark StBox On SiteArr starts
[05/02 12:29:20    319s] Mark StBox On SiteArr ends
[05/02 12:29:20    319s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.013, MEM:1192.2M
[05/02 12:29:20    319s] OPERPROF:       Starting CMU at level 4, MEM:1192.2M
[05/02 12:29:20    319s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1192.2M
[05/02 12:29:20    319s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.017, MEM:1192.2M
[05/02 12:29:20    319s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.017, MEM:1192.2M
[05/02 12:29:20    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1192.2MB).
[05/02 12:29:20    319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1192.2M
[05/02 12:29:20    319s] OPERPROF: Starting RefinePlace at level 1, MEM:1192.2M
[05/02 12:29:20    319s] *** Starting refinePlace (0:05:19 mem=1192.2M) ***
[05/02 12:29:20    319s] Total net bbox length = 4.075e+05 (1.936e+05 2.139e+05) (ext = 4.744e+04)
[05/02 12:29:20    319s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:29:20    319s] Starting refinePlace ...
[05/02 12:29:20    319s] default core: bins with density >  0.75 = 10.7 % ( 13 / 121 )
[05/02 12:29:20    319s] Density distribution unevenness ratio = 2.587%
[05/02 12:29:20    319s]   Spread Effort: high, standalone mode, useDDP on.
[05/02 12:29:20    319s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1192.2MB) @(0:05:19 - 0:05:19).
[05/02 12:29:20    319s] Move report: preRPlace moves 9429 insts, mean move: 1.64 um, max move: 7.71 um
[05/02 12:29:20    319s] 	Max move on inst (register_file/g28213): (519.51, 77.14) --> (520.08, 70.00)
[05/02 12:29:20    319s] 	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
[05/02 12:29:20    319s] wireLenOptFixPriorityInst 0 inst fixed
[05/02 12:29:20    319s] Placement tweakage begins.
[05/02 12:29:20    319s] wire length = 4.797e+05
[05/02 12:29:22    321s] wire length = 4.633e+05
[05/02 12:29:22    321s] Placement tweakage ends.
[05/02 12:29:22    321s] Move report: tweak moves 2705 insts, mean move: 5.83 um, max move: 49.68 um
[05/02 12:29:22    321s] 	Max move on inst (g9522): (201.30, 221.20) --> (161.70, 211.12)
[05/02 12:29:22    321s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1192.2MB) @(0:05:19 - 0:05:22).
[05/02 12:29:23    321s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:29:23    321s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1192.2MB) @(0:05:22 - 0:05:22).
[05/02 12:29:23    321s] Move report: Detail placement moves 9429 insts, mean move: 2.96 um, max move: 49.61 um
[05/02 12:29:23    321s] 	Max move on inst (g9522): (201.56, 220.88) --> (161.70, 211.12)
[05/02 12:29:23    321s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1192.2MB
[05/02 12:29:23    321s] Statistics of distance of Instance movement in refine placement:
[05/02 12:29:23    321s]   maximum (X+Y) =        49.61 um
[05/02 12:29:23    321s]   inst (g9522) with max move: (201.559, 220.875) -> (161.7, 211.12)
[05/02 12:29:23    321s]   mean    (X+Y) =         2.96 um
[05/02 12:29:23    321s] Total instances flipped for WireLenOpt: 676
[05/02 12:29:23    321s] Summary Report:
[05/02 12:29:23    321s] Instances move: 9429 (out of 9429 movable)
[05/02 12:29:23    321s] Instances flipped: 0
[05/02 12:29:23    321s] Mean displacement: 2.96 um
[05/02 12:29:23    321s] Max displacement: 49.61 um (Instance: g9522) (201.559, 220.875) -> (161.7, 211.12)
[05/02 12:29:23    321s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: NOR2BX1
[05/02 12:29:23    321s] Total instances moved : 9429
[05/02 12:29:23    321s] Total net bbox length = 3.961e+05 (1.811e+05 2.151e+05) (ext = 4.698e+04)
[05/02 12:29:23    321s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1192.2MB
[05/02 12:29:23    321s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=1192.2MB) @(0:05:19 - 0:05:22).
[05/02 12:29:23    321s] *** Finished refinePlace (0:05:22 mem=1192.2M) ***
[05/02 12:29:23    321s] OPERPROF: Finished RefinePlace at level 1, CPU:2.600, REAL:2.606, MEM:1192.2M
[05/02 12:29:23    321s] *** End of Placement (cpu=0:00:50.1, real=0:00:52.0, mem=1192.2M) ***
[05/02 12:29:23    321s] #spOpts: mergeVia=F 
[05/02 12:29:23    321s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1192.2M
[05/02 12:29:23    321s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1192.2M
[05/02 12:29:23    321s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1192.2M
[05/02 12:29:23    321s] Core basic site is tsm3site
[05/02 12:29:23    321s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:29:23    321s] Mark StBox On SiteArr starts
[05/02 12:29:23    321s] Mark StBox On SiteArr ends
[05/02 12:29:23    321s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.012, MEM:1192.2M
[05/02 12:29:23    321s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.016, MEM:1192.2M
[05/02 12:29:23    321s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.016, MEM:1192.2M
[05/02 12:29:23    321s] default core: bins with density >  0.75 = 11.6 % ( 14 / 121 )
[05/02 12:29:23    321s] Density distribution unevenness ratio = 2.621%
[05/02 12:29:23    321s] *** Free Virtual Timing Model ...(mem=1192.2M)
[05/02 12:29:23    321s] <CMD> setDelayCalMode -engine aae
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/02 12:29:23    322s] <CMD> get_ccopt_clock_trees *
[05/02 12:29:23    322s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/02 12:29:23    322s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -improveWithPsp
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/02 12:29:23    322s] <CMD> getPlaceMode -congRepair -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -fp -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -congEffort -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/02 12:29:23    322s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/02 12:29:23    322s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -congEffort
[05/02 12:29:23    322s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/02 12:29:23    322s] <CMD> getDesignMode -quiet -congEffort
[05/02 12:29:23    322s] <CMD> getPlaceMode -quickCTS -quiet
[05/02 12:29:23    322s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/02 12:29:23    322s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[05/02 12:29:23    322s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[05/02 12:29:23    322s] <CMD> um::enable_metric
[05/02 12:29:23    322s] <CMD> congRepair
[05/02 12:29:23    322s] Starting congestion repair ...
[05/02 12:29:23    322s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/02 12:29:23    322s] Starting Early Global Route congestion estimation: mem = 1177.9M
[05/02 12:29:23    322s] (I)       Reading DB...
[05/02 12:29:23    322s] (I)       before initializing RouteDB syMemory usage = 1177.9 MB
[05/02 12:29:23    322s] (I)       congestionReportName   : 
[05/02 12:29:23    322s] (I)       layerRangeFor2DCongestion : 
[05/02 12:29:23    322s] (I)       buildTerm2TermWires    : 1
[05/02 12:29:23    322s] (I)       doTrackAssignment      : 1
[05/02 12:29:23    322s] (I)       dumpBookshelfFiles     : 0
[05/02 12:29:23    322s] (I)       numThreads             : 1
[05/02 12:29:23    322s] (I)       bufferingAwareRouting  : false
[05/02 12:29:23    322s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:29:23    322s] (I)       honorPin               : false
[05/02 12:29:23    322s] (I)       honorPinGuide          : true
[05/02 12:29:23    322s] (I)       honorPartition         : false
[05/02 12:29:23    322s] (I)       allowPartitionCrossover: false
[05/02 12:29:23    322s] (I)       honorSingleEntry       : true
[05/02 12:29:23    322s] (I)       honorSingleEntryStrong : true
[05/02 12:29:23    322s] (I)       handleViaSpacingRule   : false
[05/02 12:29:23    322s] (I)       handleEolSpacingRule   : false
[05/02 12:29:23    322s] (I)       PDConstraint           : none
[05/02 12:29:23    322s] (I)       expBetterNDRHandling   : false
[05/02 12:29:23    322s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:29:23    322s] (I)       routingEffortLevel     : 3
[05/02 12:29:23    322s] (I)       effortLevel            : standard
[05/02 12:29:23    322s] [NR-eGR] minRouteLayer          : 2
[05/02 12:29:23    322s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:29:23    322s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:29:23    322s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:29:23    322s] (I)       numRowsPerGCell        : 1
[05/02 12:29:23    322s] (I)       speedUpLargeDesign     : 0
[05/02 12:29:23    322s] (I)       multiThreadingTA       : 1
[05/02 12:29:23    322s] (I)       blkAwareLayerSwitching : 1
[05/02 12:29:23    322s] (I)       optimizationMode       : false
[05/02 12:29:23    322s] (I)       routeSecondPG          : false
[05/02 12:29:23    322s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:29:23    322s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:29:23    322s] (I)       punchThroughDistance   : 500.00
[05/02 12:29:23    322s] (I)       scenicBound            : 1.15
[05/02 12:29:23    322s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:29:23    322s] (I)       source-to-sink ratio   : 0.00
[05/02 12:29:23    322s] (I)       targetCongestionRatioH : 1.00
[05/02 12:29:23    322s] (I)       targetCongestionRatioV : 1.00
[05/02 12:29:23    322s] (I)       layerCongestionRatio   : 0.70
[05/02 12:29:23    322s] (I)       m1CongestionRatio      : 0.10
[05/02 12:29:23    322s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:29:23    322s] (I)       localRouteEffort       : 1.00
[05/02 12:29:23    322s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:29:23    322s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:29:23    322s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:29:23    322s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:29:23    322s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:29:23    322s] (I)       routeVias              : 
[05/02 12:29:23    322s] (I)       readTROption           : true
[05/02 12:29:23    322s] (I)       extraSpacingFactor     : 1.00
[05/02 12:29:23    322s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:29:23    322s] (I)       routeSelectedNetsOnly  : false
[05/02 12:29:23    322s] (I)       clkNetUseMaxDemand     : false
[05/02 12:29:23    322s] (I)       extraDemandForClocks   : 0
[05/02 12:29:23    322s] (I)       steinerRemoveLayers    : false
[05/02 12:29:23    322s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:29:23    322s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:29:23    322s] (I)       similarTopologyRoutingFast : false
[05/02 12:29:23    322s] (I)       spanningTreeRefinement : false
[05/02 12:29:23    322s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:29:23    322s] (I)       starting read tracks
[05/02 12:29:23    322s] (I)       build grid graph
[05/02 12:29:23    322s] (I)       build grid graph start
[05/02 12:29:23    322s] [NR-eGR] Layer1 has no routable track
[05/02 12:29:23    322s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:29:23    322s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:29:23    322s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:29:23    322s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:29:23    322s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:29:23    322s] (I)       build grid graph end
[05/02 12:29:23    322s] (I)       numViaLayers=6
[05/02 12:29:23    322s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:29:23    322s] (I)       Reading via via2 for layer: 1 
[05/02 12:29:23    322s] (I)       Reading via via3 for layer: 2 
[05/02 12:29:23    322s] (I)       Reading via via4 for layer: 3 
[05/02 12:29:23    322s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:29:23    322s] (I)       end build via table
[05/02 12:29:23    322s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:29:23    322s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:29:23    322s] (I)       readDataFromPlaceDB
[05/02 12:29:23    322s] (I)       Read net information..
[05/02 12:29:23    322s] [NR-eGR] Read numTotalNets=9530  numIgnoredNets=0
[05/02 12:29:23    322s] (I)       Read testcase time = 0.010 seconds
[05/02 12:29:23    322s] 
[05/02 12:29:23    322s] (I)       read default dcut vias
[05/02 12:29:23    322s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:29:23    322s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:29:23    322s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:29:23    322s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:29:23    322s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:29:23    322s] (I)       build grid graph start
[05/02 12:29:23    322s] (I)       build grid graph end
[05/02 12:29:23    322s] (I)       Model blockage into capacity
[05/02 12:29:23    322s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:29:23    322s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:29:23    322s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:29:23    322s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:29:23    322s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:29:23    322s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:29:23    322s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:29:23    322s] (I)       Modeling time = 0.000 seconds
[05/02 12:29:23    322s] 
[05/02 12:29:23    322s] (I)       Number of ignored nets = 0
[05/02 12:29:23    322s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:29:23    322s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:29:23    322s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:29:23    322s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:29:23    322s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:29:23    322s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:29:23    322s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:29:23    322s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:29:23    322s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:29:23    322s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:29:23    322s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1177.9 MB
[05/02 12:29:23    322s] (I)       Ndr track 0 does not exist
[05/02 12:29:23    322s] (I)       Layer1  viaCost=200.00
[05/02 12:29:23    322s] (I)       Layer2  viaCost=100.00
[05/02 12:29:23    322s] (I)       Layer3  viaCost=100.00
[05/02 12:29:23    322s] (I)       Layer4  viaCost=100.00
[05/02 12:29:23    322s] (I)       Layer5  viaCost=300.00
[05/02 12:29:23    322s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:29:23    322s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:29:23    322s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:29:23    322s] (I)       Site Width          :  1320  (dbu)
[05/02 12:29:23    322s] (I)       Row Height          : 10080  (dbu)
[05/02 12:29:23    322s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:29:23    322s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:29:23    322s] (I)       grid                :   105   104     6
[05/02 12:29:23    322s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:29:23    322s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:29:23    322s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:29:23    322s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:29:23    322s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:29:23    322s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:29:23    322s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:29:23    322s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:29:23    322s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:29:23    322s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:29:23    322s] (I)       --------------------------------------------------------
[05/02 12:29:23    322s] 
[05/02 12:29:23    322s] [NR-eGR] ============ Routing rule table ============
[05/02 12:29:23    322s] [NR-eGR] Rule id 0. Nets 9530 
[05/02 12:29:23    322s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:29:23    322s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:29:23    322s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:29:23    322s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:29:23    322s] [NR-eGR] ========================================
[05/02 12:29:23    322s] [NR-eGR] 
[05/02 12:29:23    322s] (I)       After initializing earlyGlobalRoute syMemory usage = 1177.9 MB
[05/02 12:29:23    322s] (I)       Loading and dumping file time : 0.06 seconds
[05/02 12:29:23    322s] (I)       ============= Initialization =============
[05/02 12:29:23    322s] (I)       totalPins=37532  totalGlobalPin=34946 (93.11%)
[05/02 12:29:23    322s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:29:23    322s] [NR-eGR] Layer group 1: route 9530 net(s) in layer range [2, 6]
[05/02 12:29:23    322s] (I)       ============  Phase 1a Route ============
[05/02 12:29:23    322s] (I)       Phase 1a runs 0.02 seconds
[05/02 12:29:23    322s] (I)       Usage: 88738 = (39463 H, 49275 V) = (20.90% H, 22.12% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:29:23    322s] (I)       
[05/02 12:29:23    322s] (I)       ============  Phase 1b Route ============
[05/02 12:29:23    322s] (I)       Usage: 88738 = (39463 H, 49275 V) = (20.90% H, 22.12% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:29:23    322s] (I)       
[05/02 12:29:23    322s] (I)       earlyGlobalRoute overflow of layer group 1: 1.02% H + 0.05% V. EstWL: 4.472395e+05um
[05/02 12:29:23    322s] (I)       ============  Phase 1c Route ============
[05/02 12:29:23    322s] (I)       Usage: 88738 = (39463 H, 49275 V) = (20.90% H, 22.12% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:29:23    322s] (I)       
[05/02 12:29:23    322s] (I)       ============  Phase 1d Route ============
[05/02 12:29:23    322s] (I)       Usage: 88738 = (39463 H, 49275 V) = (20.90% H, 22.12% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:29:23    322s] (I)       
[05/02 12:29:23    322s] (I)       ============  Phase 1e Route ============
[05/02 12:29:23    322s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:29:23    322s] (I)       Usage: 88738 = (39463 H, 49275 V) = (20.90% H, 22.12% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:29:23    322s] (I)       
[05/02 12:29:23    322s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.02% H + 0.05% V. EstWL: 4.472395e+05um
[05/02 12:29:23    322s] [NR-eGR] 
[05/02 12:29:23    322s] (I)       ============  Phase 1l Route ============
[05/02 12:29:23    322s] (I)       Phase 1l runs 0.02 seconds
[05/02 12:29:23    322s] (I)       
[05/02 12:29:23    322s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:29:23    322s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:29:23    322s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:29:23    322s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:29:23    322s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:29:23    322s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:29:23    322s] [NR-eGR] Layer2      76( 0.70%)       1( 0.01%)       0( 0.00%)   ( 0.71%) 
[05/02 12:29:23    322s] [NR-eGR] Layer3      19( 0.18%)       1( 0.01%)       0( 0.00%)   ( 0.18%) 
[05/02 12:29:23    322s] [NR-eGR] Layer4      14( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[05/02 12:29:23    322s] [NR-eGR] Layer5      38( 0.35%)       4( 0.04%)       2( 0.02%)   ( 0.41%) 
[05/02 12:29:23    322s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:29:23    322s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:29:23    322s] [NR-eGR] Total      147( 0.27%)       6( 0.01%)       2( 0.00%)   ( 0.29%) 
[05/02 12:29:23    322s] [NR-eGR] 
[05/02 12:29:23    322s] (I)       Total Global Routing Runtime: 0.07 seconds
[05/02 12:29:23    322s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:29:23    322s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.00% V
[05/02 12:29:23    322s] [NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.00% V
[05/02 12:29:23    322s] Early Global Route congestion estimation runtime: 0.13 seconds, mem = 1177.9M
[05/02 12:29:23    322s] [hotspot] +------------+---------------+---------------+
[05/02 12:29:23    322s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:29:23    322s] [hotspot] +------------+---------------+---------------+
[05/02 12:29:23    322s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:29:23    322s] [hotspot] +------------+---------------+---------------+
[05/02 12:29:23    322s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:29:23    322s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:29:23    322s] Skipped repairing congestion.
[05/02 12:29:23    322s] Starting Early Global Route wiring: mem = 1177.9M
[05/02 12:29:23    322s] (I)       ============= track Assignment ============
[05/02 12:29:23    322s] (I)       extract Global 3D Wires
[05/02 12:29:23    322s] (I)       Extract Global WL : time=0.00
[05/02 12:29:23    322s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/02 12:29:23    322s] (I)       Initialization real time=0.00 seconds
[05/02 12:29:23    322s] (I)       Run Multi-thread track assignment
[05/02 12:29:23    322s] (I)       merging nets...
[05/02 12:29:23    322s] (I)       merging nets done
[05/02 12:29:23    322s] (I)       Kernel real time=0.10 seconds
[05/02 12:29:23    322s] (I)       End Greedy Track Assignment
[05/02 12:29:23    322s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:29:23    322s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37532
[05/02 12:29:23    322s] [NR-eGR] Layer2(Metal2)(V) length: 1.307421e+05um, number of vias: 50317
[05/02 12:29:23    322s] [NR-eGR] Layer3(Metal3)(H) length: 1.614147e+05um, number of vias: 8428
[05/02 12:29:23    322s] [NR-eGR] Layer4(Metal4)(V) length: 1.110922e+05um, number of vias: 2265
[05/02 12:29:23    322s] [NR-eGR] Layer5(Metal5)(H) length: 4.434318e+04um, number of vias: 473
[05/02 12:29:23    322s] [NR-eGR] Layer6(Metal6)(V) length: 2.260356e+04um, number of vias: 0
[05/02 12:29:23    322s] [NR-eGR] Total length: 4.701957e+05um, number of vias: 99015
[05/02 12:29:23    322s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:29:23    322s] [NR-eGR] Total clock nets wire length: 1.174902e+04um 
[05/02 12:29:23    322s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:29:23    322s] Early Global Route wiring runtime: 0.16 seconds, mem = 1177.9M
[05/02 12:29:23    322s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[05/02 12:29:23    322s] <CMD> um::enable_metric
[05/02 12:29:23    322s] <CMD> um::enable_metric
[05/02 12:29:23    322s] <CMD> um::enable_metric
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/02 12:29:23    322s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 12:29:23    322s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/02 12:29:23    322s] *** Finishing placeDesign default flow ***
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/02 12:29:23    322s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:29:23    322s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/02 12:29:23    322s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/02 12:29:23    322s] **placeDesign ... cpu = 0: 0:55, real = 0: 0:57, mem = 1145.1M **
[05/02 12:29:23    322s] <CMD> getPlaceMode -trimView -quiet
[05/02 12:29:23    322s] <CMD> getOptMode -quiet -viewOptPolishing
[05/02 12:29:23    322s] <CMD> getOptMode -quiet -fastViewOpt
[05/02 12:29:23    322s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/02 12:29:23    322s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/02 12:29:23    322s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:29:23    322s] <CMD> setExtractRCMode -engine preRoute
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -ignoreScan
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -repairPlace
[05/02 12:29:23    322s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 12:29:23    322s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/02 12:29:23    322s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[05/02 12:29:23    322s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 12:29:23    322s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/02 12:29:23    322s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 12:29:23    322s] <CMD> getPlaceMode -fp -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -fastfp -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -doRPlace -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[05/02 12:29:23    322s] <CMD> getPlaceMode -quickCTS -quiet
[05/02 12:29:23    322s] <CMD> set spgFlowInInitialPlace 0
[05/02 12:29:23    322s] <CMD> getPlaceMode -user -maxRouteLayer
[05/02 12:29:23    322s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/02 12:29:23    322s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/02 12:29:23    322s] <CMD> getDesignMode -quiet -flowEffort
[05/02 12:29:23    322s] <CMD> report_message -end_cmd
[05/02 12:29:23    322s] 
[05/02 12:29:23    322s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:29:23    322s] Severity  ID               Count  Summary                                  
[05/02 12:29:23    322s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/02 12:29:23    322s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/02 12:29:23    322s] *** Message Summary: 2 warning(s), 0 error(s)
[05/02 12:29:23    322s] 
[05/02 12:29:23    322s] <CMD> um::create_snapshot -name final -auto min
[05/02 12:29:23    322s] <CMD> um::pop_snapshot_stack
[05/02 12:29:23    322s] <CMD> um::create_snapshot -name place_design
[05/02 12:29:23    322s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 12:31:24    323s] <CMD> setDrawView ameba
[05/02 12:32:32    323s] <CMD> setDrawView fplan
[05/02 12:32:33    323s] <CMD> setDrawView fplan
[05/02 12:33:57    323s] <CMD> setDrawView ameba
[05/02 12:33:59    323s] <CMD> setDrawView ameba
[05/02 12:40:30    331s] <CMD> saveDesign testcore.enc
[05/02 12:40:30    331s] #% Begin save design ... (date=05/02 12:40:30, mem=885.8M)
[05/02 12:40:30    331s] % Begin Save netlist data ... (date=05/02 12:40:30, mem=886.5M)
[05/02 12:40:30    331s] Writing Binary DB to testcore.enc.dat/core.v.bin in single-threaded mode...
[05/02 12:40:30    331s] % End Save netlist data ... (date=05/02 12:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.0M, current mem=891.0M)
[05/02 12:40:30    331s] % Begin Save AAE data ... (date=05/02 12:40:30, mem=891.0M)
[05/02 12:40:30    331s] Saving AAE Data ...
[05/02 12:40:30    331s] % End Save AAE data ... (date=05/02 12:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.0M, current mem=891.0M)
[05/02 12:40:30    331s] % Begin Save clock tree data ... (date=05/02 12:40:30, mem=891.1M)
[05/02 12:40:30    331s] % End Save clock tree data ... (date=05/02 12:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.2M, current mem=891.2M)
[05/02 12:40:30    331s] Saving preference file testcore.enc.dat/gui.pref.tcl ...
[05/02 12:40:30    331s] Saving mode setting ...
[05/02 12:40:30    331s] Saving global file ...
[05/02 12:40:30    331s] % Begin Save floorplan data ... (date=05/02 12:40:30, mem=891.8M)
[05/02 12:40:30    331s] Saving floorplan file ...
[05/02 12:40:30    331s] % End Save floorplan data ... (date=05/02 12:40:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=891.8M, current mem=891.8M)
[05/02 12:40:30    331s] Saving Drc markers ...
[05/02 12:40:30    331s] ... No Drc file written since there is no markers found.
[05/02 12:40:30    331s] % Begin Save placement data ... (date=05/02 12:40:30, mem=891.8M)
[05/02 12:40:30    331s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/02 12:40:30    331s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1159.4M) ***
[05/02 12:40:30    331s] % End Save placement data ... (date=05/02 12:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.0M, current mem=892.0M)
[05/02 12:40:30    331s] % Begin Save routing data ... (date=05/02 12:40:30, mem=892.0M)
[05/02 12:40:30    331s] Saving route file ...
[05/02 12:40:30    332s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1159.4M) ***
[05/02 12:40:30    332s] % End Save routing data ... (date=05/02 12:40:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=892.9M, current mem=892.9M)
[05/02 12:40:30    332s] Saving property file testcore.enc.dat/core.prop
[05/02 12:40:30    332s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1159.4M) ***
[05/02 12:40:30    332s] % Begin Save power constraints data ... (date=05/02 12:40:30, mem=895.1M)
[05/02 12:40:30    332s] % End Save power constraints data ... (date=05/02 12:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.2M, current mem=895.2M)
[05/02 12:40:31    332s] Generated self-contained design testcore.enc.dat
[05/02 12:40:31    332s] #% End save design ... (date=05/02 12:40:31, total cpu=0:00:00.7, real=0:00:01.0, peak res=895.2M, current mem=886.1M)
[05/02 12:40:31    332s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:40:31    332s] 
[05/02 12:40:42    332s] <CMD> timeDesign -preCTS
[05/02 12:40:42    332s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/02 12:40:42    332s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/02 12:40:42    332s] Start to check current routing status for nets...
[05/02 12:40:42    333s] All nets are already routed correctly.
[05/02 12:40:42    333s] End to check current routing status for nets (mem=1167.4M)
[05/02 12:40:42    333s] Extraction called for design 'core' of instances=9429 and nets=9822 using extraction engine 'preRoute' .
[05/02 12:40:42    333s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:40:42    333s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:40:42    333s] PreRoute RC Extraction called for design core.
[05/02 12:40:42    333s] RC Extraction called in multi-corner(1) mode.
[05/02 12:40:42    333s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:40:42    333s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:40:42    333s] RCMode: PreRoute
[05/02 12:40:42    333s]       RC Corner Indexes            0   
[05/02 12:40:42    333s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:40:42    333s] Resistance Scaling Factor    : 1.00000 
[05/02 12:40:42    333s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:40:42    333s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:40:42    333s] Shrink Factor                : 1.00000
[05/02 12:40:42    333s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:40:42    333s] Updating RC grid for preRoute extraction ...
[05/02 12:40:42    333s] Initializing multi-corner resistance tables ...
[05/02 12:40:42    333s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1167.391M)
[05/02 12:40:42    333s] Effort level <high> specified for reg2reg path_group
[05/02 12:40:43    333s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1185.2M
[05/02 12:40:43    333s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1185.2M
[05/02 12:40:43    333s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1185.2M
[05/02 12:40:43    333s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.021, MEM:1185.2M
[05/02 12:40:43    333s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.026, MEM:1185.2M
[05/02 12:40:43    333s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1185.2M
[05/02 12:40:43    333s] #################################################################################
[05/02 12:40:43    333s] # Design Stage: PreRoute
[05/02 12:40:43    333s] # Design Name: core
[05/02 12:40:43    333s] # Design Mode: 90nm
[05/02 12:40:43    333s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:40:43    333s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:40:43    333s] # Signoff Settings: SI Off 
[05/02 12:40:43    333s] #################################################################################
[05/02 12:40:43    333s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:40:43    333s] Calculate delays in BcWc mode...
[05/02 12:40:43    333s] Topological Sorting (REAL = 0:00:00.0, MEM = 1183.2M, InitMEM = 1183.2M)
[05/02 12:40:43    333s] Start delay calculation (fullDC) (1 T). (MEM=1183.23)
[05/02 12:40:43    334s] End AAE Lib Interpolated Model. (MEM=1199.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:44    334s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:40:46    336s] Total number of fetched objects 9629
[05/02 12:40:46    336s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:40:46    336s] End delay calculation. (MEM=1250.27 CPU=0:00:02.1 REAL=0:00:02.0)
[05/02 12:40:46    336s] End delay calculation (fullDC). (MEM=1250.27 CPU=0:00:02.9 REAL=0:00:03.0)
[05/02 12:40:46    336s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1250.3M) ***
[05/02 12:40:46    337s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:05:37 mem=1250.3M)
[05/02 12:40:47    337s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.568  | 13.568  | 14.881  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.160   |     17 (17)      |
|   max_tran     |     23 (878)     |   -3.835   |     23 (878)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.730%
Routing Overflow: 0.09% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:40:47    337s] Total CPU time: 5.08 sec
[05/02 12:40:47    337s] Total Real time: 5.0 sec
[05/02 12:40:47    337s] Total Memory Usage: 1183.488281 Mbytes
[05/02 12:40:59    338s] <CMD> optDesign -preCTS
[05/02 12:40:59    338s] **WARN: (IMPOPT-576):	166 nets have unplaced terms. 
[05/02 12:40:59    338s] Type 'man IMPOPT-576' for more detail.
[05/02 12:40:59    338s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/02 12:40:59    338s] #spOpts: mergeVia=F 
[05/02 12:40:59    338s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1183.5M
[05/02 12:40:59    338s] Core basic site is tsm3site
[05/02 12:40:59    338s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:40:59    338s] Mark StBox On SiteArr starts
[05/02 12:40:59    338s] Mark StBox On SiteArr ends
[05/02 12:40:59    338s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.022, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.027, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1183.5M
[05/02 12:40:59    338s] #spOpts: mergeVia=F 
[05/02 12:40:59    338s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.023, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.024, MEM:1183.5M
[05/02 12:40:59    338s] GigaOpt running with 1 threads.
[05/02 12:40:59    338s] Info: 1 threads available for lower-level modules during optimization.
[05/02 12:40:59    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:1183.5M
[05/02 12:40:59    338s] #spOpts: mergeVia=F 
[05/02 12:40:59    338s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:       Starting CMU at level 4, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.024, MEM:1183.5M
[05/02 12:40:59    338s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.025, MEM:1183.5M
[05/02 12:40:59    338s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1183.5MB).
[05/02 12:40:59    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1183.5M
[05/02 12:40:59    338s] 
[05/02 12:40:59    338s] Creating Lib Analyzer ...
[05/02 12:40:59    338s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:40:59    338s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:40:59    338s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:40:59    338s] 
[05/02 12:41:04    343s] Creating Lib Analyzer, finished. 
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	ext_reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (IMPOPT-665):	mem_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:41:04    343s] Type 'man IMPOPT-665' for more detail.
[05/02 12:41:04    343s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/02 12:41:04    343s] To increase the message display limit, refer to the product command reference manual.
[05/02 12:41:04    343s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 937.5M, totSessionCpu=0:05:44 **
[05/02 12:41:04    343s] Added -handlePreroute to trialRouteMode
[05/02 12:41:04    343s] *** optDesign -preCTS ***
[05/02 12:41:04    343s] DRC Margin: user margin 0.0; extra margin 0.2
[05/02 12:41:04    343s] Setup Target Slack: user slack 0; extra slack 0.1
[05/02 12:41:04    343s] Hold Target Slack: user slack 0
[05/02 12:41:04    343s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/02 12:41:04    343s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.013, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1205.5M
[05/02 12:41:04    343s] Deleting Cell Server ...
[05/02 12:41:04    343s] Deleting Lib Analyzer.
[05/02 12:41:04    343s] Multi-VT timing optimization disabled based on library information.
[05/02 12:41:04    343s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:41:04    343s] Summary for sequential cells identification: 
[05/02 12:41:04    343s]   Identified SBFF number: 116
[05/02 12:41:04    343s]   Identified MBFF number: 0
[05/02 12:41:04    343s]   Identified SB Latch number: 0
[05/02 12:41:04    343s]   Identified MB Latch number: 0
[05/02 12:41:04    343s]   Not identified SBFF number: 24
[05/02 12:41:04    343s]   Not identified MBFF number: 0
[05/02 12:41:04    343s]   Not identified SB Latch number: 0
[05/02 12:41:04    343s]   Not identified MB Latch number: 0
[05/02 12:41:04    343s]   Number of sequential cells which are not FFs: 38
[05/02 12:41:04    343s] Creating Cell Server, finished. 
[05/02 12:41:04    343s] 
[05/02 12:41:04    343s]  Visiting view : worst
[05/02 12:41:04    343s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[05/02 12:41:04    343s]  Visiting view : best
[05/02 12:41:04    343s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[05/02 12:41:04    343s]  Setting StdDelay to 52.40
[05/02 12:41:04    343s] Deleting Cell Server ...
[05/02 12:41:04    343s] Start to check current routing status for nets...
[05/02 12:41:04    343s] All nets are already routed correctly.
[05/02 12:41:04    343s] End to check current routing status for nets (mem=1205.5M)
[05/02 12:41:04    343s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.016, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.021, MEM:1205.5M
[05/02 12:41:04    343s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.022, MEM:1205.5M
[05/02 12:41:05    344s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.568  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1239   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.160   |     17 (17)      |
|   max_tran     |     23 (878)     |   -3.835   |     23 (878)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.730%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 936.6M, totSessionCpu=0:05:45 **
[05/02 12:41:05    344s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/02 12:41:05    344s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:41:05    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:45 mem=1199.5M
[05/02 12:41:05    344s] OPERPROF: Starting DPlace-Init at level 1, MEM:1199.5M
[05/02 12:41:05    344s] #spOpts: mergeVia=F 
[05/02 12:41:05    344s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1199.5M
[05/02 12:41:05    344s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1199.5M
[05/02 12:41:05    344s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.013, MEM:1199.5M
[05/02 12:41:05    344s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.013, MEM:1199.5M
[05/02 12:41:05    344s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1199.5MB).
[05/02 12:41:05    344s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1199.5M
[05/02 12:41:05    344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:45 mem=1199.5M
[05/02 12:41:05    344s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:41:05    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:45 mem=1199.5M
[05/02 12:41:05    344s] OPERPROF: Starting DPlace-Init at level 1, MEM:1199.5M
[05/02 12:41:05    344s] #spOpts: mergeVia=F 
[05/02 12:41:05    344s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1199.5M
[05/02 12:41:05    344s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1199.5M
[05/02 12:41:05    344s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.013, MEM:1199.5M
[05/02 12:41:05    344s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.014, MEM:1199.5M
[05/02 12:41:05    344s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1199.5MB).
[05/02 12:41:05    344s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:1199.5M
[05/02 12:41:05    344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:45 mem=1199.5M
[05/02 12:41:05    344s] *** Starting optimizing excluded clock nets MEM= 1199.5M) ***
[05/02 12:41:05    344s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1199.5M) ***
[05/02 12:41:05    344s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:41:05    344s] Summary for sequential cells identification: 
[05/02 12:41:05    344s]   Identified SBFF number: 116
[05/02 12:41:05    344s]   Identified MBFF number: 0
[05/02 12:41:05    344s]   Identified SB Latch number: 0
[05/02 12:41:05    344s]   Identified MB Latch number: 0
[05/02 12:41:05    344s]   Not identified SBFF number: 24
[05/02 12:41:05    344s]   Not identified MBFF number: 0
[05/02 12:41:05    344s]   Not identified SB Latch number: 0
[05/02 12:41:05    344s]   Not identified MB Latch number: 0
[05/02 12:41:05    344s]   Number of sequential cells which are not FFs: 38
[05/02 12:41:05    344s] Creating Cell Server, finished. 
[05/02 12:41:05    344s] 
[05/02 12:41:05    344s]  Visiting view : worst
[05/02 12:41:05    344s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[05/02 12:41:05    344s]  Visiting view : best
[05/02 12:41:05    344s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[05/02 12:41:05    344s]  Setting StdDelay to 52.40
[05/02 12:41:05    344s] The useful skew maximum allowed delay is: 0.3
[05/02 12:41:05    345s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:41:05    345s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=1203.5M
[05/02 12:41:10    349s] ### Creating LA Mngr, finished. totSessionCpu=0:05:49 mem=1207.5M
[05/02 12:41:10    349s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:41:10    349s] ### Creating PhyDesignMc. totSessionCpu=0:05:49 mem=1215.5M
[05/02 12:41:10    349s] OPERPROF: Starting DPlace-Init at level 1, MEM:1215.5M
[05/02 12:41:10    349s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1215.5M
[05/02 12:41:10    349s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1215.5M
[05/02 12:41:10    349s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.014, MEM:1215.5M
[05/02 12:41:10    349s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.014, MEM:1215.5M
[05/02 12:41:10    349s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1215.5MB).
[05/02 12:41:10    349s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1215.5M
[05/02 12:41:10    349s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:49 mem=1215.5M
[05/02 12:41:10    349s] ### Creating LA Mngr. totSessionCpu=0:05:49 mem=1215.5M
[05/02 12:41:10    349s] ### Creating LA Mngr, finished. totSessionCpu=0:05:49 mem=1215.5M
[05/02 12:41:10    349s] 
[05/02 12:41:10    349s] Footprint cell infomation for calculating maxBufDist
[05/02 12:41:10    349s] *info: There are 16 candidate Buffer cells
[05/02 12:41:10    349s] *info: There are 15 candidate Inverter cells
[05/02 12:41:10    349s] 
[05/02 12:41:10    349s] 
[05/02 12:41:10    349s] Creating Lib Analyzer ...
[05/02 12:41:10    349s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20)
[05/02 12:41:10    349s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:41:10    349s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:41:10    349s] 
[05/02 12:41:15    354s] Creating Lib Analyzer, finished. 
[05/02 12:41:15    354s] 
[05/02 12:41:15    354s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[05/02 12:41:15    354s] ### Creating LA Mngr. totSessionCpu=0:05:55 mem=1306.1M
[05/02 12:41:15    354s] ### Creating LA Mngr, finished. totSessionCpu=0:05:55 mem=1306.1M
[05/02 12:41:16    355s] 
[05/02 12:41:16    355s] Netlist preparation processing... 
[05/02 12:41:16    355s] Removed 0 instance
[05/02 12:41:16    355s] *info: Marking 0 isolation instances dont touch
[05/02 12:41:16    355s] *info: Marking 0 level shifter instances dont touch
[05/02 12:41:16    355s] ### Creating LA Mngr. totSessionCpu=0:05:56 mem=1270.7M
[05/02 12:41:16    355s] ### Creating LA Mngr, finished. totSessionCpu=0:05:56 mem=1270.7M
[05/02 12:41:16    355s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/02 12:41:16    355s] [NR-eGR] Started earlyGlobalRoute kernel
[05/02 12:41:16    355s] [NR-eGR] Initial Peak syMemory usage = 1270.7 MB
[05/02 12:41:16    355s] (I)       Reading DB...
[05/02 12:41:16    355s] (I)       Number of ignored instance 0
[05/02 12:41:16    355s] (I)       numMoveCells=9429, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[05/02 12:41:16    355s] (I)       numNets=9530  ignoredNets=99
[05/02 12:41:16    355s] (I)       Identified Clock instances: Flop 1135, Clock buffer/inverter 0, Gate 0
[05/02 12:41:16    355s] (I)       before initializing RouteDB syMemory usage = 1279.3 MB
[05/02 12:41:16    355s] (I)       congestionReportName   : 
[05/02 12:41:16    355s] (I)       layerRangeFor2DCongestion : 
[05/02 12:41:16    355s] (I)       buildTerm2TermWires    : 1
[05/02 12:41:16    355s] (I)       doTrackAssignment      : 1
[05/02 12:41:16    355s] (I)       dumpBookshelfFiles     : 0
[05/02 12:41:16    355s] (I)       numThreads             : 1
[05/02 12:41:16    355s] (I)       bufferingAwareRouting  : true
[05/02 12:41:16    355s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:41:16    355s] (I)       honorPin               : false
[05/02 12:41:16    355s] (I)       honorPinGuide          : true
[05/02 12:41:16    355s] (I)       honorPartition         : false
[05/02 12:41:16    355s] (I)       allowPartitionCrossover: false
[05/02 12:41:16    355s] (I)       honorSingleEntry       : true
[05/02 12:41:16    355s] (I)       honorSingleEntryStrong : true
[05/02 12:41:16    355s] (I)       handleViaSpacingRule   : false
[05/02 12:41:16    355s] (I)       handleEolSpacingRule   : false
[05/02 12:41:16    355s] (I)       PDConstraint           : none
[05/02 12:41:16    355s] (I)       expBetterNDRHandling   : false
[05/02 12:41:16    355s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:41:16    355s] (I)       routingEffortLevel     : 3
[05/02 12:41:16    355s] (I)       effortLevel            : standard
[05/02 12:41:16    355s] [NR-eGR] minRouteLayer          : 2
[05/02 12:41:16    355s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:41:16    355s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:41:16    355s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:41:16    355s] (I)       numRowsPerGCell        : 1
[05/02 12:41:16    355s] (I)       speedUpLargeDesign     : 0
[05/02 12:41:16    355s] (I)       multiThreadingTA       : 1
[05/02 12:41:16    355s] (I)       blkAwareLayerSwitching : 1
[05/02 12:41:16    355s] (I)       optimizationMode       : false
[05/02 12:41:16    355s] (I)       routeSecondPG          : false
[05/02 12:41:16    355s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:41:16    355s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:41:16    355s] (I)       punchThroughDistance   : 9179.39
[05/02 12:41:16    355s] (I)       scenicBound            : 1.15
[05/02 12:41:16    355s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:41:16    355s] (I)       source-to-sink ratio   : 0.30
[05/02 12:41:16    355s] (I)       targetCongestionRatioH : 1.00
[05/02 12:41:16    355s] (I)       targetCongestionRatioV : 1.00
[05/02 12:41:16    355s] (I)       layerCongestionRatio   : 0.70
[05/02 12:41:16    355s] (I)       m1CongestionRatio      : 0.10
[05/02 12:41:16    355s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:41:16    355s] (I)       localRouteEffort       : 1.00
[05/02 12:41:16    355s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:41:16    355s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:41:16    355s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:41:16    355s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:41:16    355s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:41:16    355s] (I)       routeVias              : 
[05/02 12:41:16    355s] (I)       readTROption           : true
[05/02 12:41:16    355s] (I)       extraSpacingFactor     : 1.00
[05/02 12:41:16    355s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:41:16    355s] (I)       routeSelectedNetsOnly  : false
[05/02 12:41:16    355s] (I)       clkNetUseMaxDemand     : false
[05/02 12:41:16    355s] (I)       extraDemandForClocks   : 0
[05/02 12:41:16    355s] (I)       steinerRemoveLayers    : false
[05/02 12:41:16    355s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:41:16    355s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:41:16    355s] (I)       similarTopologyRoutingFast : false
[05/02 12:41:16    355s] (I)       spanningTreeRefinement : false
[05/02 12:41:16    355s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:41:16    355s] (I)       starting read tracks
[05/02 12:41:16    355s] (I)       build grid graph
[05/02 12:41:16    355s] (I)       build grid graph start
[05/02 12:41:16    355s] [NR-eGR] Layer1 has no routable track
[05/02 12:41:16    355s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:41:16    355s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:41:16    355s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:41:16    355s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:41:16    355s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:41:16    355s] (I)       build grid graph end
[05/02 12:41:16    355s] (I)       numViaLayers=6
[05/02 12:41:16    355s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:41:16    355s] (I)       Reading via via2 for layer: 1 
[05/02 12:41:16    355s] (I)       Reading via via3 for layer: 2 
[05/02 12:41:16    355s] (I)       Reading via via4 for layer: 3 
[05/02 12:41:16    355s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:41:16    355s] (I)       end build via table
[05/02 12:41:16    355s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:41:16    355s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:41:16    355s] (I)       readDataFromPlaceDB
[05/02 12:41:16    355s] (I)       Read net information..
[05/02 12:41:16    355s] [NR-eGR] Read numTotalNets=9530  numIgnoredNets=0
[05/02 12:41:16    355s] (I)       Read testcase time = 0.010 seconds
[05/02 12:41:16    355s] 
[05/02 12:41:16    355s] (I)       read default dcut vias
[05/02 12:41:16    355s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:41:16    355s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:41:16    355s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:41:16    355s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:41:16    355s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:41:16    355s] (I)       build grid graph start
[05/02 12:41:16    355s] (I)       build grid graph end
[05/02 12:41:16    355s] (I)       Model blockage into capacity
[05/02 12:41:16    355s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:41:16    355s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:41:16    355s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:41:16    355s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:41:16    355s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:41:16    355s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:41:16    355s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:41:16    355s] (I)       Modeling time = 0.000 seconds
[05/02 12:41:16    355s] 
[05/02 12:41:16    355s] (I)       Number of ignored nets = 0
[05/02 12:41:16    355s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:41:16    355s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:41:16    355s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:41:16    355s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:41:16    355s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:41:16    355s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:41:16    355s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:41:16    355s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:41:16    355s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:41:16    355s] (I)       Constructing bin map
[05/02 12:41:16    355s] (I)       Initialize bin information with width=20160 height=20160
[05/02 12:41:16    355s] (I)       Done constructing bin map
[05/02 12:41:16    355s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:41:16    355s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1280.9 MB
[05/02 12:41:16    355s] (I)       Ndr track 0 does not exist
[05/02 12:41:16    355s] (I)       Layer1  viaCost=200.00
[05/02 12:41:16    355s] (I)       Layer2  viaCost=100.00
[05/02 12:41:16    355s] (I)       Layer3  viaCost=100.00
[05/02 12:41:16    355s] (I)       Layer4  viaCost=100.00
[05/02 12:41:16    355s] (I)       Layer5  viaCost=300.00
[05/02 12:41:16    355s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:41:16    355s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:41:16    355s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:41:16    355s] (I)       Site Width          :  1320  (dbu)
[05/02 12:41:16    355s] (I)       Row Height          : 10080  (dbu)
[05/02 12:41:16    355s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:41:16    355s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:41:16    355s] (I)       grid                :   105   104     6
[05/02 12:41:16    355s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:41:16    355s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:41:16    355s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:41:16    355s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:41:16    355s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:41:16    355s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:41:16    355s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:41:16    355s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:41:16    355s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:41:16    355s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:41:16    355s] (I)       --------------------------------------------------------
[05/02 12:41:16    355s] 
[05/02 12:41:16    355s] [NR-eGR] ============ Routing rule table ============
[05/02 12:41:16    355s] [NR-eGR] Rule id 0. Nets 9530 
[05/02 12:41:16    355s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:41:16    355s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:41:16    355s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:41:16    355s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:41:16    355s] [NR-eGR] ========================================
[05/02 12:41:16    355s] [NR-eGR] 
[05/02 12:41:16    355s] (I)       After initializing earlyGlobalRoute syMemory usage = 1280.9 MB
[05/02 12:41:16    355s] (I)       Loading and dumping file time : 0.11 seconds
[05/02 12:41:16    355s] (I)       ============= Initialization =============
[05/02 12:41:16    355s] (I)       totalPins=37532  totalGlobalPin=34946 (93.11%)
[05/02 12:41:16    355s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:41:16    355s] (I)       numBigBoxes = 0
[05/02 12:41:16    355s] [NR-eGR] Layer group 1: route 9530 net(s) in layer range [2, 6]
[05/02 12:41:16    355s] (I)       ============  Phase 1a Route ============
[05/02 12:41:16    355s] (I)       Phase 1a runs 0.02 seconds
[05/02 12:41:16    355s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/02 12:41:16    355s] (I)       Usage: 89741 = (40738 H, 49003 V) = (21.58% H, 22.00% V) = (2.053e+05um H, 2.470e+05um V)
[05/02 12:41:16    355s] (I)       
[05/02 12:41:16    355s] (I)       ============  Phase 1b Route ============
[05/02 12:41:16    355s] (I)       Phase 1b runs 0.01 seconds
[05/02 12:41:16    355s] (I)       Usage: 89847 = (40811 H, 49036 V) = (21.62% H, 22.01% V) = (2.057e+05um H, 2.471e+05um V)
[05/02 12:41:16    355s] (I)       
[05/02 12:41:16    355s] (I)       earlyGlobalRoute overflow of layer group 1: 0.53% H + 0.04% V. EstWL: 4.528289e+05um
[05/02 12:41:16    355s] (I)       ============  Phase 1c Route ============
[05/02 12:41:16    355s] (I)       Level2 Grid: 21 x 21
[05/02 12:41:16    355s] (I)       Phase 1c runs 0.00 seconds
[05/02 12:41:16    355s] (I)       Usage: 89847 = (40811 H, 49036 V) = (21.62% H, 22.01% V) = (2.057e+05um H, 2.471e+05um V)
[05/02 12:41:16    355s] (I)       
[05/02 12:41:16    355s] (I)       ============  Phase 1d Route ============
[05/02 12:41:16    356s] (I)       Phase 1d runs 0.01 seconds
[05/02 12:41:16    356s] (I)       Usage: 89856 = (40811 H, 49045 V) = (21.62% H, 22.02% V) = (2.057e+05um H, 2.472e+05um V)
[05/02 12:41:16    356s] (I)       
[05/02 12:41:16    356s] (I)       ============  Phase 1e Route ============
[05/02 12:41:16    356s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:41:16    356s] (I)       Usage: 89856 = (40811 H, 49045 V) = (21.62% H, 22.02% V) = (2.057e+05um H, 2.472e+05um V)
[05/02 12:41:16    356s] (I)       
[05/02 12:41:16    356s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.52% H + 0.04% V. EstWL: 4.528742e+05um
[05/02 12:41:16    356s] [NR-eGR] 
[05/02 12:41:16    356s] (I)       ============  Phase 1l Route ============
[05/02 12:41:16    356s] (I)       Phase 1l runs 0.03 seconds
[05/02 12:41:16    356s] (I)       
[05/02 12:41:16    356s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:41:16    356s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:41:16    356s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:41:16    356s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:41:16    356s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:41:16    356s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:41:16    356s] [NR-eGR] Layer2      95( 0.88%)       2( 0.02%)       0( 0.00%)   ( 0.90%) 
[05/02 12:41:16    356s] [NR-eGR] Layer3      17( 0.16%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[05/02 12:41:16    356s] [NR-eGR] Layer4      13( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[05/02 12:41:16    356s] [NR-eGR] Layer5      41( 0.38%)       5( 0.05%)       1( 0.01%)   ( 0.43%) 
[05/02 12:41:16    356s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:41:16    356s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:41:16    356s] [NR-eGR] Total      166( 0.31%)       7( 0.01%)       1( 0.00%)   ( 0.32%) 
[05/02 12:41:16    356s] [NR-eGR] 
[05/02 12:41:16    356s] (I)       Total Global Routing Runtime: 0.12 seconds
[05/02 12:41:16    356s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:41:16    356s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.00% V
[05/02 12:41:16    356s] [NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[05/02 12:41:16    356s] (I)       ============= track Assignment ============
[05/02 12:41:16    356s] (I)       extract Global 3D Wires
[05/02 12:41:16    356s] (I)       Extract Global WL : time=0.00
[05/02 12:41:16    356s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/02 12:41:16    356s] (I)       Initialization real time=0.00 seconds
[05/02 12:41:16    356s] (I)       Run Multi-thread track assignment
[05/02 12:41:16    356s] (I)       merging nets...
[05/02 12:41:16    356s] (I)       merging nets done
[05/02 12:41:17    356s] (I)       Kernel real time=0.14 seconds
[05/02 12:41:17    356s] (I)       End Greedy Track Assignment
[05/02 12:41:17    356s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:41:17    356s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37532
[05/02 12:41:17    356s] [NR-eGR] Layer2(Metal2)(V) length: 1.309840e+05um, number of vias: 50506
[05/02 12:41:17    356s] [NR-eGR] Layer3(Metal3)(H) length: 1.646088e+05um, number of vias: 8512
[05/02 12:41:17    356s] [NR-eGR] Layer4(Metal4)(V) length: 1.100935e+05um, number of vias: 2364
[05/02 12:41:17    356s] [NR-eGR] Layer5(Metal5)(H) length: 4.785086e+04um, number of vias: 469
[05/02 12:41:17    356s] [NR-eGR] Layer6(Metal6)(V) length: 2.249744e+04um, number of vias: 0
[05/02 12:41:17    356s] [NR-eGR] Total length: 4.760346e+05um, number of vias: 99383
[05/02 12:41:17    356s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:41:17    356s] [NR-eGR] Total clock nets wire length: 1.254124e+04um 
[05/02 12:41:17    356s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:41:17    356s] [NR-eGR] End Peak syMemory usage = 1266.6 MB
[05/02 12:41:17    356s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.56 seconds
[05/02 12:41:17    356s] Extraction called for design 'core' of instances=9429 and nets=9822 using extraction engine 'preRoute' .
[05/02 12:41:17    356s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:41:17    356s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:41:17    356s] PreRoute RC Extraction called for design core.
[05/02 12:41:17    356s] RC Extraction called in multi-corner(1) mode.
[05/02 12:41:17    356s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:41:17    356s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:41:17    356s] RCMode: PreRoute
[05/02 12:41:17    356s]       RC Corner Indexes            0   
[05/02 12:41:17    356s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:41:17    356s] Resistance Scaling Factor    : 1.00000 
[05/02 12:41:17    356s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:41:17    356s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:41:17    356s] Shrink Factor                : 1.00000
[05/02 12:41:17    356s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:41:17    356s] Updating RC grid for preRoute extraction ...
[05/02 12:41:17    356s] Initializing multi-corner resistance tables ...
[05/02 12:41:17    356s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1266.605M)
[05/02 12:41:17    356s] #################################################################################
[05/02 12:41:17    356s] # Design Stage: PreRoute
[05/02 12:41:17    356s] # Design Name: core
[05/02 12:41:17    356s] # Design Mode: 90nm
[05/02 12:41:17    356s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:41:17    356s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:41:17    356s] # Signoff Settings: SI Off 
[05/02 12:41:17    356s] #################################################################################
[05/02 12:41:17    357s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:41:17    357s] Calculate delays in BcWc mode...
[05/02 12:41:17    357s] Topological Sorting (REAL = 0:00:00.0, MEM = 1264.6M, InitMEM = 1264.6M)
[05/02 12:41:17    357s] Start delay calculation (fullDC) (1 T). (MEM=1264.61)
[05/02 12:41:18    357s] End AAE Lib Interpolated Model. (MEM=1280.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:20    360s] Total number of fetched objects 9629
[05/02 12:41:21    360s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/02 12:41:21    360s] End delay calculation. (MEM=1306.84 CPU=0:00:02.3 REAL=0:00:03.0)
[05/02 12:41:21    360s] End delay calculation (fullDC). (MEM=1306.84 CPU=0:00:03.1 REAL=0:00:04.0)
[05/02 12:41:21    360s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1306.8M) ***
[05/02 12:41:22    361s] Deleting Lib Analyzer.
[05/02 12:41:22    361s] Begin: GigaOpt high fanout net optimization
[05/02 12:41:22    361s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:41:22    361s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:41:22    361s] ### Creating PhyDesignMc. totSessionCpu=0:06:02 mem=1322.8M
[05/02 12:41:22    361s] OPERPROF: Starting DPlace-Init at level 1, MEM:1322.8M
[05/02 12:41:22    361s] #spOpts: mergeVia=F 
[05/02 12:41:22    361s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1322.8M
[05/02 12:41:22    361s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1322.8M
[05/02 12:41:22    361s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1322.8M
[05/02 12:41:22    361s] Core basic site is tsm3site
[05/02 12:41:22    361s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:41:22    361s] Mark StBox On SiteArr starts
[05/02 12:41:22    361s] Mark StBox On SiteArr ends
[05/02 12:41:22    361s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.020, REAL:0.021, MEM:1322.8M
[05/02 12:41:22    361s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.026, MEM:1322.8M
[05/02 12:41:22    361s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.026, MEM:1322.8M
[05/02 12:41:22    361s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1322.8MB).
[05/02 12:41:22    361s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:1322.8M
[05/02 12:41:22    361s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:02 mem=1322.8M
[05/02 12:41:22    361s] 
[05/02 12:41:22    361s] Creating Lib Analyzer ...
[05/02 12:41:22    361s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20)
[05/02 12:41:22    361s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:41:22    361s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:41:22    361s] 
[05/02 12:41:28    367s] Creating Lib Analyzer, finished. 
[05/02 12:41:28    367s] 
[05/02 12:41:28    367s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/02 12:41:28    367s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=1322.8M
[05/02 12:41:28    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=1322.8M
[05/02 12:41:30    369s] +----------+---------+--------+--------+------------+--------+
[05/02 12:41:30    369s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/02 12:41:30    369s] +----------+---------+--------+--------+------------+--------+
[05/02 12:41:30    369s] |    69.73%|        -|   0.100|   0.000|   0:00:00.0| 1399.2M|
[05/02 12:41:30    369s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:41:30    369s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:41:30    369s] |    69.73%|        -|   0.100|   0.000|   0:00:00.0| 1399.2M|
[05/02 12:41:30    369s] +----------+---------+--------+--------+------------+--------+
[05/02 12:41:30    369s] 
[05/02 12:41:30    369s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1399.2M) ***
[05/02 12:41:30    369s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:41:30    369s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:41:30    369s] **** End NDR-Layer Usage Statistics ****
[05/02 12:41:30    369s] End: GigaOpt high fanout net optimization
[05/02 12:41:30    369s] Begin: GigaOpt DRV Optimization
[05/02 12:41:30    370s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:41:30    370s] PhyDesignGrid: maxLocalDensity 3.00
[05/02 12:41:30    370s] ### Creating PhyDesignMc. totSessionCpu=0:06:10 mem=1380.1M
[05/02 12:41:30    370s] OPERPROF: Starting DPlace-Init at level 1, MEM:1380.1M
[05/02 12:41:30    370s] #spOpts: mergeVia=F 
[05/02 12:41:30    370s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1380.1M
[05/02 12:41:30    370s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1380.1M
[05/02 12:41:30    370s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.024, MEM:1380.1M
[05/02 12:41:30    370s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.025, MEM:1380.1M
[05/02 12:41:30    370s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1380.1MB).
[05/02 12:41:30    370s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.040, MEM:1380.1M
[05/02 12:41:30    370s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:10 mem=1380.1M
[05/02 12:41:30    370s] 
[05/02 12:41:30    370s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/02 12:41:30    370s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=1380.1M
[05/02 12:41:30    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=1380.1M
[05/02 12:41:33    372s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:41:33    372s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/02 12:41:33    372s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:41:33    372s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/02 12:41:33    372s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:41:33    372s] Info: violation cost 790.958252 (cap = 16.662651, tran = 774.295654, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:41:33    372s] |   115|  3930|    -4.68|    96|    96|    -0.19|     0|     0|     0|     0|    13.36|     0.00|       0|       0|       0|  69.73|          |         |
[05/02 12:41:48    387s] Info: violation cost 0.363306 (cap = 0.000000, tran = 0.363306, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:41:48    387s] |     1|    33|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    16.88|     0.00|       5|       0|     166|  70.27| 0:00:15.0|  1402.2M|
[05/02 12:41:48    388s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:41:48    388s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    16.88|     0.00|       0|       0|       1|  70.27| 0:00:00.0|  1402.2M|
[05/02 12:41:48    388s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:41:48    388s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:41:48    388s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:41:48    388s] **** End NDR-Layer Usage Statistics ****
[05/02 12:41:48    388s] 
[05/02 12:41:48    388s] *** Finish DRV Fixing (cpu=0:00:15.6 real=0:00:15.0 mem=1402.2M) ***
[05/02 12:41:48    388s] 
[05/02 12:41:49    388s] End: GigaOpt DRV Optimization
[05/02 12:41:49    388s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/02 12:41:49    388s] **optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1009.6M, totSessionCpu=0:06:28 **
[05/02 12:41:49    388s] Deleting Lib Analyzer.
[05/02 12:41:49    388s] Begin: GigaOpt Global Optimization
[05/02 12:41:49    388s] *info: use new DP (enabled)
[05/02 12:41:49    388s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:41:49    388s] PhyDesignGrid: maxLocalDensity 1.20
[05/02 12:41:49    388s] ### Creating PhyDesignMc. totSessionCpu=0:06:28 mem=1268.6M
[05/02 12:41:49    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:1268.6M
[05/02 12:41:49    388s] #spOpts: mergeVia=F 
[05/02 12:41:49    388s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1268.6M
[05/02 12:41:49    388s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1268.6M
[05/02 12:41:49    388s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.025, MEM:1268.6M
[05/02 12:41:49    388s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.025, MEM:1268.6M
[05/02 12:41:49    388s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1268.6MB).
[05/02 12:41:49    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1268.6M
[05/02 12:41:49    388s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:28 mem=1268.6M
[05/02 12:41:49    388s] 
[05/02 12:41:49    388s] Creating Lib Analyzer ...
[05/02 12:41:49    388s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20)
[05/02 12:41:49    388s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:41:49    388s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:41:49    388s] 
[05/02 12:41:52    391s] Creating Lib Analyzer, finished. 
[05/02 12:41:52    391s] 
[05/02 12:41:52    391s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[05/02 12:41:52    391s] ### Creating LA Mngr. totSessionCpu=0:06:31 mem=1268.6M
[05/02 12:41:52    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:31 mem=1268.6M
[05/02 12:41:58    397s] *info: 1 clock net excluded
[05/02 12:41:58    397s] *info: 2 special nets excluded.
[05/02 12:41:58    397s] *info: 193 no-driver nets excluded.
[05/02 12:42:00    399s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/02 12:42:00    399s] +--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+
[05/02 12:42:00    399s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                |
[05/02 12:42:00    399s] +--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+
[05/02 12:42:00    399s] |   0.000|   0.000|    70.27%|   0:00:00.0| 1418.2M|     worst|       NA| NA                                      |
[05/02 12:42:00    399s] +--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+
[05/02 12:42:00    399s] 
[05/02 12:42:00    399s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1418.2M) ***
[05/02 12:42:00    399s] 
[05/02 12:42:00    399s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1418.2M) ***
[05/02 12:42:00    399s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:42:00    399s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:42:00    399s] **** End NDR-Layer Usage Statistics ****
[05/02 12:42:00    399s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/02 12:42:00    400s] End: GigaOpt Global Optimization
[05/02 12:42:00    400s] 
[05/02 12:42:00    400s] Active setup views:
[05/02 12:42:00    400s]  worst
[05/02 12:42:00    400s]   Dominating endpoints: 0
[05/02 12:42:00    400s]   Dominating TNS: -0.000
[05/02 12:42:00    400s] 
[05/02 12:42:00    400s] *** Timing Is met
[05/02 12:42:00    400s] *** Check timing (0:00:00.0)
[05/02 12:42:00    400s] Deleting Lib Analyzer.
[05/02 12:42:01    400s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:42:01    400s] ### Creating LA Mngr. totSessionCpu=0:06:40 mem=1282.6M
[05/02 12:42:01    400s] ### Creating LA Mngr, finished. totSessionCpu=0:06:40 mem=1282.6M
[05/02 12:42:01    400s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1282.6M
[05/02 12:42:01    400s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1282.6M
[05/02 12:42:01    400s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:1282.6M
[05/02 12:42:01    400s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:1282.6M
[05/02 12:42:01    400s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:42:01    400s] ### Creating PhyDesignMc. totSessionCpu=0:06:40 mem=1416.2M
[05/02 12:42:01    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:1416.2M
[05/02 12:42:01    400s] #spOpts: mergeVia=F 
[05/02 12:42:01    400s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1416.2M
[05/02 12:42:01    400s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1416.2M
[05/02 12:42:01    400s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.013, MEM:1416.2M
[05/02 12:42:01    400s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.014, MEM:1416.2M
[05/02 12:42:01    400s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1416.2MB).
[05/02 12:42:01    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1416.2M
[05/02 12:42:01    400s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:40 mem=1416.2M
[05/02 12:42:01    400s] Begin: Area Reclaim Optimization
[05/02 12:42:01    400s] 
[05/02 12:42:01    400s] Creating Lib Analyzer ...
[05/02 12:42:01    400s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20)
[05/02 12:42:01    400s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:42:01    400s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:42:01    400s] 
[05/02 12:42:03    402s] Creating Lib Analyzer, finished. 
[05/02 12:42:03    402s] 
[05/02 12:42:03    402s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[05/02 12:42:03    402s] ### Creating LA Mngr. totSessionCpu=0:06:43 mem=1418.2M
[05/02 12:42:03    402s] ### Creating LA Mngr, finished. totSessionCpu=0:06:43 mem=1418.2M
[05/02 12:42:04    403s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.27
[05/02 12:42:04    403s] +----------+---------+--------+--------+------------+--------+
[05/02 12:42:04    403s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/02 12:42:04    403s] +----------+---------+--------+--------+------------+--------+
[05/02 12:42:04    403s] |    70.27%|        -|   0.000|   0.000|   0:00:00.0| 1418.2M|
[05/02 12:42:04    403s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[05/02 12:42:04    403s] |    70.27%|        0|   0.000|   0.000|   0:00:00.0| 1418.2M|
[05/02 12:42:04    403s] |    70.27%|        0|   0.000|   0.000|   0:00:00.0| 1418.2M|
[05/02 12:42:04    403s] |    70.26%|        5|   0.000|   0.000|   0:00:00.0| 1418.2M|
[05/02 12:42:04    403s] |    70.26%|        0|   0.000|   0.000|   0:00:00.0| 1418.2M|
[05/02 12:42:04    403s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[05/02 12:42:04    404s] |    70.26%|        0|   0.000|   0.000|   0:00:00.0| 1418.2M|
[05/02 12:42:04    404s] +----------+---------+--------+--------+------------+--------+
[05/02 12:42:04    404s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.26
[05/02 12:42:04    404s] 
[05/02 12:42:04    404s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 5 **
[05/02 12:42:04    404s] --------------------------------------------------------------
[05/02 12:42:04    404s] |                                   | Total     | Sequential |
[05/02 12:42:04    404s] --------------------------------------------------------------
[05/02 12:42:04    404s] | Num insts resized                 |       5  |       0    |
[05/02 12:42:04    404s] | Num insts undone                  |       0  |       0    |
[05/02 12:42:04    404s] | Num insts Downsized               |       5  |       0    |
[05/02 12:42:04    404s] | Num insts Samesized               |       0  |       0    |
[05/02 12:42:04    404s] | Num insts Upsized                 |       0  |       0    |
[05/02 12:42:04    404s] | Num multiple commits+uncommits    |       0  |       -    |
[05/02 12:42:04    404s] --------------------------------------------------------------
[05/02 12:42:04    404s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:42:04    404s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:42:04    404s] **** End NDR-Layer Usage Statistics ****
[05/02 12:42:04    404s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:03.0) **
[05/02 12:42:04    404s] Executing incremental physical updates
[05/02 12:42:04    404s] Executing incremental physical updates
[05/02 12:42:04    404s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1284.61M, totSessionCpu=0:06:44).
[05/02 12:42:05    404s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1284.6M
[05/02 12:42:05    404s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1284.6M
[05/02 12:42:05    404s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.015, MEM:1284.6M
[05/02 12:42:05    404s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:1284.6M
[05/02 12:42:05    404s] **INFO: Flow update: Design is easy to close.
[05/02 12:42:05    404s] setup target slack: 0.1
[05/02 12:42:05    404s] extra slack: 0.1
[05/02 12:42:05    404s] std delay: 0.0524
[05/02 12:42:05    404s] real setup target slack: 0.0524
[05/02 12:42:05    404s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:42:05    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1284.6M
[05/02 12:42:05    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1284.6M
[05/02 12:42:05    404s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1284.6M
[05/02 12:42:05    404s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1284.6M
[05/02 12:42:05    404s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.013, MEM:1284.6M
[05/02 12:42:05    404s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.013, MEM:1284.6M
[05/02 12:42:05    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1284.6MB).
[05/02 12:42:05    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1284.6M
[05/02 12:42:05    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1284.6M
[05/02 12:42:05    404s] incrSKP preserve mode is on...
[05/02 12:42:05    404s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/02 12:42:05    404s] [NR-eGR] Started earlyGlobalRoute kernel
[05/02 12:42:05    404s] [NR-eGR] Initial Peak syMemory usage = 1284.6 MB
[05/02 12:42:05    404s] (I)       Reading DB...
[05/02 12:42:05    404s] (I)       before initializing RouteDB syMemory usage = 1293.2 MB
[05/02 12:42:05    404s] (I)       congestionReportName   : 
[05/02 12:42:05    404s] (I)       layerRangeFor2DCongestion : 
[05/02 12:42:05    404s] (I)       buildTerm2TermWires    : 0
[05/02 12:42:05    404s] (I)       doTrackAssignment      : 1
[05/02 12:42:05    404s] (I)       dumpBookshelfFiles     : 0
[05/02 12:42:05    404s] (I)       numThreads             : 1
[05/02 12:42:05    404s] (I)       bufferingAwareRouting  : false
[05/02 12:42:05    404s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:42:05    404s] (I)       honorPin               : false
[05/02 12:42:05    404s] (I)       honorPinGuide          : true
[05/02 12:42:05    404s] (I)       honorPartition         : false
[05/02 12:42:05    404s] (I)       allowPartitionCrossover: false
[05/02 12:42:05    404s] (I)       honorSingleEntry       : true
[05/02 12:42:05    404s] (I)       honorSingleEntryStrong : true
[05/02 12:42:05    404s] (I)       handleViaSpacingRule   : false
[05/02 12:42:05    404s] (I)       handleEolSpacingRule   : false
[05/02 12:42:05    404s] (I)       PDConstraint           : none
[05/02 12:42:05    404s] (I)       expBetterNDRHandling   : false
[05/02 12:42:05    404s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:42:05    404s] (I)       routingEffortLevel     : 3
[05/02 12:42:05    404s] (I)       effortLevel            : standard
[05/02 12:42:05    404s] [NR-eGR] minRouteLayer          : 2
[05/02 12:42:05    404s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:42:05    404s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:42:05    404s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:42:05    404s] (I)       numRowsPerGCell        : 1
[05/02 12:42:05    404s] (I)       speedUpLargeDesign     : 0
[05/02 12:42:05    404s] (I)       multiThreadingTA       : 1
[05/02 12:42:05    404s] (I)       blkAwareLayerSwitching : 1
[05/02 12:42:05    404s] (I)       optimizationMode       : false
[05/02 12:42:05    404s] (I)       routeSecondPG          : false
[05/02 12:42:05    404s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:42:05    404s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:42:05    404s] (I)       punchThroughDistance   : 500.00
[05/02 12:42:05    404s] (I)       scenicBound            : 1.15
[05/02 12:42:05    404s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:42:05    404s] (I)       source-to-sink ratio   : 0.00
[05/02 12:42:05    404s] (I)       targetCongestionRatioH : 1.00
[05/02 12:42:05    404s] (I)       targetCongestionRatioV : 1.00
[05/02 12:42:05    404s] (I)       layerCongestionRatio   : 0.70
[05/02 12:42:05    404s] (I)       m1CongestionRatio      : 0.10
[05/02 12:42:05    404s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:42:05    404s] (I)       localRouteEffort       : 1.00
[05/02 12:42:05    404s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:42:05    404s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:42:05    404s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:42:05    404s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:42:05    404s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:42:05    404s] (I)       routeVias              : 
[05/02 12:42:05    404s] (I)       readTROption           : true
[05/02 12:42:05    404s] (I)       extraSpacingFactor     : 1.00
[05/02 12:42:05    404s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:42:05    404s] (I)       routeSelectedNetsOnly  : false
[05/02 12:42:05    404s] (I)       clkNetUseMaxDemand     : false
[05/02 12:42:05    404s] (I)       extraDemandForClocks   : 0
[05/02 12:42:05    404s] (I)       steinerRemoveLayers    : false
[05/02 12:42:05    404s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:42:05    404s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:42:05    404s] (I)       similarTopologyRoutingFast : false
[05/02 12:42:05    404s] (I)       spanningTreeRefinement : false
[05/02 12:42:05    404s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:42:05    404s] (I)       starting read tracks
[05/02 12:42:05    404s] (I)       build grid graph
[05/02 12:42:05    404s] (I)       build grid graph start
[05/02 12:42:05    404s] [NR-eGR] Layer1 has no routable track
[05/02 12:42:05    404s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:42:05    404s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:42:05    404s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:42:05    404s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:42:05    404s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:42:05    404s] (I)       build grid graph end
[05/02 12:42:05    404s] (I)       numViaLayers=6
[05/02 12:42:05    404s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:42:05    404s] (I)       Reading via via2 for layer: 1 
[05/02 12:42:05    404s] (I)       Reading via via3 for layer: 2 
[05/02 12:42:05    404s] (I)       Reading via via4 for layer: 3 
[05/02 12:42:05    404s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:42:05    404s] (I)       end build via table
[05/02 12:42:05    404s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:42:05    404s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:42:05    404s] (I)       readDataFromPlaceDB
[05/02 12:42:05    404s] (I)       Read net information..
[05/02 12:42:05    404s] [NR-eGR] Read numTotalNets=9535  numIgnoredNets=0
[05/02 12:42:05    404s] (I)       Read testcase time = 0.000 seconds
[05/02 12:42:05    404s] 
[05/02 12:42:05    404s] (I)       read default dcut vias
[05/02 12:42:05    404s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:42:05    404s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:42:05    404s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:42:05    404s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:42:05    404s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:42:05    404s] (I)       build grid graph start
[05/02 12:42:05    404s] (I)       build grid graph end
[05/02 12:42:05    404s] (I)       Model blockage into capacity
[05/02 12:42:05    404s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:42:05    404s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:42:05    404s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:42:05    404s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:42:05    404s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:42:05    404s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:42:05    404s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:42:05    404s] (I)       Modeling time = 0.000 seconds
[05/02 12:42:05    404s] 
[05/02 12:42:05    404s] (I)       Number of ignored nets = 0
[05/02 12:42:05    404s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:42:05    404s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:42:05    404s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:42:05    404s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:42:05    404s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:42:05    404s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:42:05    404s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:42:05    404s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:42:05    404s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:42:05    404s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:42:05    404s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1294.8 MB
[05/02 12:42:05    404s] (I)       Ndr track 0 does not exist
[05/02 12:42:05    404s] (I)       Layer1  viaCost=200.00
[05/02 12:42:05    404s] (I)       Layer2  viaCost=100.00
[05/02 12:42:05    404s] (I)       Layer3  viaCost=100.00
[05/02 12:42:05    404s] (I)       Layer4  viaCost=100.00
[05/02 12:42:05    404s] (I)       Layer5  viaCost=300.00
[05/02 12:42:05    404s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:42:05    404s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:42:05    404s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:42:05    404s] (I)       Site Width          :  1320  (dbu)
[05/02 12:42:05    404s] (I)       Row Height          : 10080  (dbu)
[05/02 12:42:05    404s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:42:05    404s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:42:05    404s] (I)       grid                :   105   104     6
[05/02 12:42:05    404s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:42:05    404s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:42:05    404s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:42:05    404s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:42:05    404s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:42:05    404s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:42:05    404s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:42:05    404s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:42:05    404s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:42:05    404s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:42:05    404s] (I)       --------------------------------------------------------
[05/02 12:42:05    404s] 
[05/02 12:42:05    404s] [NR-eGR] ============ Routing rule table ============
[05/02 12:42:05    404s] [NR-eGR] Rule id 0. Nets 9535 
[05/02 12:42:05    404s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:42:05    404s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:42:05    404s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:42:05    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:42:05    404s] [NR-eGR] ========================================
[05/02 12:42:05    404s] [NR-eGR] 
[05/02 12:42:05    404s] (I)       After initializing earlyGlobalRoute syMemory usage = 1294.8 MB
[05/02 12:42:05    404s] (I)       Loading and dumping file time : 0.06 seconds
[05/02 12:42:05    404s] (I)       ============= Initialization =============
[05/02 12:42:05    404s] (I)       totalPins=37542  totalGlobalPin=34950 (93.10%)
[05/02 12:42:05    404s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:42:05    404s] [NR-eGR] Layer group 1: route 9535 net(s) in layer range [2, 6]
[05/02 12:42:05    404s] (I)       ============  Phase 1a Route ============
[05/02 12:42:05    404s] (I)       Phase 1a runs 0.02 seconds
[05/02 12:42:05    404s] (I)       Usage: 88732 = (39473 H, 49259 V) = (20.91% H, 22.11% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:42:05    404s] (I)       
[05/02 12:42:05    404s] (I)       ============  Phase 1b Route ============
[05/02 12:42:05    404s] (I)       Usage: 88732 = (39473 H, 49259 V) = (20.91% H, 22.11% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:42:05    404s] (I)       
[05/02 12:42:05    404s] (I)       earlyGlobalRoute overflow of layer group 1: 1.03% H + 0.04% V. EstWL: 4.472093e+05um
[05/02 12:42:05    404s] (I)       ============  Phase 1c Route ============
[05/02 12:42:05    404s] (I)       Usage: 88732 = (39473 H, 49259 V) = (20.91% H, 22.11% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:42:05    404s] (I)       
[05/02 12:42:05    404s] (I)       ============  Phase 1d Route ============
[05/02 12:42:05    404s] (I)       Usage: 88732 = (39473 H, 49259 V) = (20.91% H, 22.11% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:42:05    404s] (I)       
[05/02 12:42:05    404s] (I)       ============  Phase 1e Route ============
[05/02 12:42:05    404s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:42:05    404s] (I)       Usage: 88732 = (39473 H, 49259 V) = (20.91% H, 22.11% V) = (1.989e+05um H, 2.483e+05um V)
[05/02 12:42:05    404s] (I)       
[05/02 12:42:05    404s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.03% H + 0.04% V. EstWL: 4.472093e+05um
[05/02 12:42:05    404s] [NR-eGR] 
[05/02 12:42:05    404s] (I)       ============  Phase 1l Route ============
[05/02 12:42:05    404s] (I)       Phase 1l runs 0.02 seconds
[05/02 12:42:05    404s] (I)       
[05/02 12:42:05    404s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:42:05    404s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:42:05    404s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:42:05    404s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:42:05    404s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:42:05    404s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:42:05    404s] [NR-eGR] Layer2      70( 0.65%)       2( 0.02%)       0( 0.00%)   ( 0.67%) 
[05/02 12:42:05    404s] [NR-eGR] Layer3      20( 0.18%)       1( 0.01%)       0( 0.00%)   ( 0.19%) 
[05/02 12:42:05    404s] [NR-eGR] Layer4      16( 0.15%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[05/02 12:42:05    404s] [NR-eGR] Layer5      40( 0.37%)       5( 0.05%)       2( 0.02%)   ( 0.43%) 
[05/02 12:42:05    404s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:42:05    404s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:42:05    404s] [NR-eGR] Total      146( 0.27%)       8( 0.01%)       2( 0.00%)   ( 0.29%) 
[05/02 12:42:05    404s] [NR-eGR] 
[05/02 12:42:05    404s] (I)       Total Global Routing Runtime: 0.06 seconds
[05/02 12:42:05    404s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:42:05    404s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.00% V
[05/02 12:42:05    404s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.00% V
[05/02 12:42:05    404s] [NR-eGR] End Peak syMemory usage = 1294.8 MB
[05/02 12:42:05    404s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
[05/02 12:42:05    404s] [hotspot] +------------+---------------+---------------+
[05/02 12:42:05    404s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:42:05    404s] [hotspot] +------------+---------------+---------------+
[05/02 12:42:05    404s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:42:05    404s] [hotspot] +------------+---------------+---------------+
[05/02 12:42:05    404s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:42:05    404s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:42:05    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1294.8M
[05/02 12:42:05    404s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1294.8M
[05/02 12:42:05    404s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1294.8M
[05/02 12:42:05    404s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.024, MEM:1294.8M
[05/02 12:42:05    404s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.024, MEM:1294.8M
[05/02 12:42:05    404s] Apply auto density screen in post-place stage.
[05/02 12:42:05    404s] Auto density screen increases utilization from 0.703 to 0.703
[05/02 12:42:05    404s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.8M
[05/02 12:42:05    404s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.8MB).
[05/02 12:42:05    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.070, MEM:1294.8M
[05/02 12:42:05    404s] OPERPROF: Starting RefinePlace at level 1, MEM:1294.8M
[05/02 12:42:05    404s] *** Starting refinePlace (0:06:45 mem=1294.8M) ***
[05/02 12:42:05    404s] Total net bbox length = 3.963e+05 (1.812e+05 2.151e+05) (ext = 4.698e+04)
[05/02 12:42:05    404s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/02 12:42:05    404s] Type 'man IMPSP-5140' for more detail.
[05/02 12:42:05    404s] **WARN: (IMPSP-315):	Found 9434 instances insts with no PG Term connections.
[05/02 12:42:05    404s] Type 'man IMPSP-315' for more detail.
[05/02 12:42:05    404s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1294.8M
[05/02 12:42:05    404s] default core: bins with density >  0.75 = 13.2 % ( 16 / 121 )
[05/02 12:42:05    404s] Density distribution unevenness ratio = 2.673%
[05/02 12:42:05    404s] RPlace IncrNP: Rollback Lev = -5
[05/02 12:42:05    404s] RPlace: Density =0.839474, incremental np is triggered.
[05/02 12:42:05    404s] incr SKP is on..., with optDC mode
[05/02 12:42:06    405s] (cpu=0:00:01.0 mem=1294.8M) ***
[05/02 12:42:06    406s] *** Build Virtual Sizing Timing Model
[05/02 12:42:06    406s] (cpu=0:00:01.3 mem=1294.8M) ***
[05/02 12:42:08    407s] Persistent padding is off here.
[05/02 12:42:08    407s] Congestion driven padding in post-place stage.
[05/02 12:42:09    408s] Congestion driven padding increases utilization from 1.023 to 1.002
[05/02 12:42:09    408s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 1328.8M
[05/02 12:42:09    408s] limitMaxMove 0, priorityInstMaxMove -1
[05/02 12:42:09    408s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[05/02 12:42:09    408s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[05/02 12:42:09    408s] No instances found in the vector
[05/02 12:42:09    408s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1334.9M, DRC: 0)
[05/02 12:42:09    408s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:42:18    417s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/02 12:42:18    417s] No instances found in the vector
[05/02 12:42:18    417s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1371.3M, DRC: 0)
[05/02 12:42:18    417s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:42:40    439s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/02 12:42:40    439s] No instances found in the vector
[05/02 12:42:40    439s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1371.3M, DRC: 0)
[05/02 12:42:40    439s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:43:00    459s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/02 12:43:00    459s] No instances found in the vector
[05/02 12:43:00    459s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1371.3M, DRC: 0)
[05/02 12:43:00    459s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:43:31    490s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/02 12:43:31    490s] No instances found in the vector
[05/02 12:43:31    490s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1371.3M, DRC: 0)
[05/02 12:43:31    490s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:43:50    508s] default core: bins with density >  0.75 = 39.7 % ( 48 / 121 )
[05/02 12:43:50    508s] Density distribution unevenness ratio = 6.590%
[05/02 12:43:50    508s] RPlace postIncrNP: Density = 0.839474 -> 0.878947.
[05/02 12:43:50    508s] RPlace postIncrNP Info: Density distribution changes:
[05/02 12:43:50    508s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/02 12:43:50    508s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/02 12:43:50    508s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[05/02 12:43:50    508s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[05/02 12:43:50    508s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[05/02 12:43:50    508s] [0.85 - 0.90] :	 0 (0.00%) -> 2 (1.65%)
[05/02 12:43:50    508s] [0.80 - 0.85] :	 3 (2.48%) -> 26 (21.49%)
[05/02 12:43:50    508s] [CPU] RefinePlace/IncrNP (cpu=0:01:44, real=0:01:45, mem=1355.3MB) @(0:06:45 - 0:08:29).
[05/02 12:43:50    508s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:104.010, REAL:104.478, MEM:1355.3M
[05/02 12:43:50    508s] Move report: incrNP moves 9409 insts, mean move: 23.35 um, max move: 102.60 um
[05/02 12:43:50    508s] 	Max move on inst (register_file/regFile_reg[31][10]): (275.88, 14.56) --> (343.20, 49.84)
[05/02 12:43:50    508s] Move report: Timing Driven Placement moves 9409 insts, mean move: 23.35 um, max move: 102.60 um
[05/02 12:43:50    508s] 	Max move on inst (register_file/regFile_reg[31][10]): (275.88, 14.56) --> (343.20, 49.84)
[05/02 12:43:50    508s] 	Runtime: CPU: 0:01:44 REAL: 0:01:45 MEM: 1355.3MB
[05/02 12:43:50    508s] Starting refinePlace ...
[05/02 12:43:50    508s] default core: bins with density >  0.75 = 34.7 % ( 42 / 121 )
[05/02 12:43:50    508s] Density distribution unevenness ratio = 6.170%
[05/02 12:43:50    508s]   Spread Effort: high, pre-route mode, useDDP on.
[05/02 12:43:50    508s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1355.3MB) @(0:08:29 - 0:08:29).
[05/02 12:43:50    508s] Move report: preRPlace moves 3015 insts, mean move: 1.83 um, max move: 9.00 um
[05/02 12:43:50    508s] 	Max move on inst (register_file/regFile_reg[7][19]): (467.28, 437.92) --> (471.24, 442.96)
[05/02 12:43:50    508s] 	Length: 16 sites, height: 1 rows, site name: tsm3site, cell type: DFFHQX1
[05/02 12:43:50    508s] wireLenOptFixPriorityInst 0 inst fixed
[05/02 12:43:50    508s] Placement tweakage begins.
[05/02 12:43:50    508s] wire length = 5.041e+05
[05/02 12:43:51    510s] wire length = 4.827e+05
[05/02 12:43:51    510s] Placement tweakage ends.
[05/02 12:43:51    510s] Move report: tweak moves 2603 insts, mean move: 4.88 um, max move: 34.32 um
[05/02 12:43:51    510s] 	Max move on inst (crypto_fu/g24411): (32.34, 261.52) --> (66.66, 261.52)
[05/02 12:43:51    510s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1355.3MB) @(0:08:29 - 0:08:30).
[05/02 12:43:51    510s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:43:51    510s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1355.3MB) @(0:08:30 - 0:08:30).
[05/02 12:43:51    510s] Move report: Detail placement moves 4352 insts, mean move: 3.64 um, max move: 34.32 um
[05/02 12:43:51    510s] 	Max move on inst (crypto_fu/g24411): (32.34, 261.52) --> (66.66, 261.52)
[05/02 12:43:51    510s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1355.3MB
[05/02 12:43:51    510s] Statistics of distance of Instance movement in refine placement:
[05/02 12:43:51    510s]   maximum (X+Y) =       103.92 um
[05/02 12:43:51    510s]   inst (register_file/regFile_reg[31][10]) with max move: (275.88, 14.56) -> (344.52, 49.84)
[05/02 12:43:51    510s]   mean    (X+Y) =        23.35 um
[05/02 12:43:51    510s] Total instances flipped for WireLenOpt: 799
[05/02 12:43:51    510s] Total instances flipped, including legalization: 6
[05/02 12:43:51    510s] Summary Report:
[05/02 12:43:51    510s] Instances move: 9405 (out of 9434 movable)
[05/02 12:43:51    510s] Instances flipped: 6
[05/02 12:43:51    510s] Mean displacement: 23.35 um
[05/02 12:43:51    510s] Max displacement: 103.92 um (Instance: register_file/regFile_reg[31][10]) (275.88, 14.56) -> (344.52, 49.84)
[05/02 12:43:51    510s] 	Length: 16 sites, height: 1 rows, site name: tsm3site, cell type: DFFHQX1
[05/02 12:43:51    510s] Total instances moved : 9405
[05/02 12:43:51    510s] Total net bbox length = 4.038e+05 (1.868e+05 2.171e+05) (ext = 4.998e+04)
[05/02 12:43:51    510s] Runtime: CPU: 0:01:46 REAL: 0:01:46 MEM: 1355.3MB
[05/02 12:43:51    510s] [CPU] RefinePlace/total (cpu=0:01:46, real=0:01:46, mem=1355.3MB) @(0:06:45 - 0:08:30).
[05/02 12:43:51    510s] *** Finished refinePlace (0:08:30 mem=1355.3M) ***
[05/02 12:43:51    510s] OPERPROF: Finished RefinePlace at level 1, CPU:105.620, REAL:106.090, MEM:1355.3M
[05/02 12:43:51    510s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1355.3M
[05/02 12:43:51    510s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1355.3M
[05/02 12:43:51    510s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.025, MEM:1355.3M
[05/02 12:43:51    510s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.025, MEM:1355.3M
[05/02 12:43:51    510s] default core: bins with density >  0.75 = 35.5 % ( 43 / 121 )
[05/02 12:43:51    510s] Density distribution unevenness ratio = 6.141%
[05/02 12:43:51    510s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/02 12:43:51    510s] Type 'man IMPSP-9025' for more detail.
[05/02 12:43:51    510s] Trial Route Overflow 0(H) 0(V)
[05/02 12:43:51    510s] Starting congestion repair ...
[05/02 12:43:51    510s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/02 12:43:51    510s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/02 12:43:51    510s] Starting Early Global Route congestion estimation: mem = 1355.3M
[05/02 12:43:51    510s] (I)       Reading DB...
[05/02 12:43:52    510s] (I)       before initializing RouteDB syMemory usage = 1355.3 MB
[05/02 12:43:52    510s] (I)       congestionReportName   : 
[05/02 12:43:52    510s] (I)       layerRangeFor2DCongestion : 
[05/02 12:43:52    510s] (I)       buildTerm2TermWires    : 1
[05/02 12:43:52    510s] (I)       doTrackAssignment      : 1
[05/02 12:43:52    510s] (I)       dumpBookshelfFiles     : 0
[05/02 12:43:52    510s] (I)       numThreads             : 1
[05/02 12:43:52    510s] (I)       bufferingAwareRouting  : false
[05/02 12:43:52    510s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:43:52    510s] (I)       honorPin               : false
[05/02 12:43:52    510s] (I)       honorPinGuide          : true
[05/02 12:43:52    510s] (I)       honorPartition         : false
[05/02 12:43:52    510s] (I)       allowPartitionCrossover: false
[05/02 12:43:52    510s] (I)       honorSingleEntry       : true
[05/02 12:43:52    510s] (I)       honorSingleEntryStrong : true
[05/02 12:43:52    510s] (I)       handleViaSpacingRule   : false
[05/02 12:43:52    510s] (I)       handleEolSpacingRule   : false
[05/02 12:43:52    510s] (I)       PDConstraint           : none
[05/02 12:43:52    510s] (I)       expBetterNDRHandling   : false
[05/02 12:43:52    510s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:43:52    510s] (I)       routingEffortLevel     : 3
[05/02 12:43:52    510s] (I)       effortLevel            : standard
[05/02 12:43:52    510s] [NR-eGR] minRouteLayer          : 2
[05/02 12:43:52    510s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:43:52    510s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:43:52    510s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:43:52    510s] (I)       numRowsPerGCell        : 1
[05/02 12:43:52    510s] (I)       speedUpLargeDesign     : 0
[05/02 12:43:52    510s] (I)       multiThreadingTA       : 1
[05/02 12:43:52    510s] (I)       blkAwareLayerSwitching : 1
[05/02 12:43:52    510s] (I)       optimizationMode       : false
[05/02 12:43:52    510s] (I)       routeSecondPG          : false
[05/02 12:43:52    510s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:43:52    510s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:43:52    510s] (I)       punchThroughDistance   : 500.00
[05/02 12:43:52    510s] (I)       scenicBound            : 1.15
[05/02 12:43:52    510s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:43:52    510s] (I)       source-to-sink ratio   : 0.00
[05/02 12:43:52    510s] (I)       targetCongestionRatioH : 1.00
[05/02 12:43:52    510s] (I)       targetCongestionRatioV : 1.00
[05/02 12:43:52    510s] (I)       layerCongestionRatio   : 0.70
[05/02 12:43:52    510s] (I)       m1CongestionRatio      : 0.10
[05/02 12:43:52    510s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:43:52    510s] (I)       localRouteEffort       : 1.00
[05/02 12:43:52    510s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:43:52    510s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:43:52    510s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:43:52    510s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:43:52    510s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:43:52    510s] (I)       routeVias              : 
[05/02 12:43:52    510s] (I)       readTROption           : true
[05/02 12:43:52    510s] (I)       extraSpacingFactor     : 1.00
[05/02 12:43:52    510s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:43:52    510s] (I)       routeSelectedNetsOnly  : false
[05/02 12:43:52    510s] (I)       clkNetUseMaxDemand     : false
[05/02 12:43:52    510s] (I)       extraDemandForClocks   : 0
[05/02 12:43:52    510s] (I)       steinerRemoveLayers    : false
[05/02 12:43:52    510s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:43:52    510s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:43:52    510s] (I)       similarTopologyRoutingFast : false
[05/02 12:43:52    510s] (I)       spanningTreeRefinement : false
[05/02 12:43:52    510s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:43:52    510s] (I)       starting read tracks
[05/02 12:43:52    510s] (I)       build grid graph
[05/02 12:43:52    510s] (I)       build grid graph start
[05/02 12:43:52    510s] [NR-eGR] Layer1 has no routable track
[05/02 12:43:52    510s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:43:52    510s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:43:52    510s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:43:52    510s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:43:52    510s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:43:52    510s] (I)       build grid graph end
[05/02 12:43:52    510s] (I)       numViaLayers=6
[05/02 12:43:52    510s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:43:52    510s] (I)       Reading via via2 for layer: 1 
[05/02 12:43:52    510s] (I)       Reading via via3 for layer: 2 
[05/02 12:43:52    510s] (I)       Reading via via4 for layer: 3 
[05/02 12:43:52    510s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:43:52    510s] (I)       end build via table
[05/02 12:43:52    510s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:43:52    510s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:43:52    510s] (I)       readDataFromPlaceDB
[05/02 12:43:52    510s] (I)       Read net information..
[05/02 12:43:52    510s] [NR-eGR] Read numTotalNets=9535  numIgnoredNets=0
[05/02 12:43:52    510s] (I)       Read testcase time = 0.000 seconds
[05/02 12:43:52    510s] 
[05/02 12:43:52    510s] (I)       read default dcut vias
[05/02 12:43:52    510s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:43:52    510s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:43:52    510s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:43:52    510s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:43:52    510s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:43:52    510s] (I)       build grid graph start
[05/02 12:43:52    510s] (I)       build grid graph end
[05/02 12:43:52    510s] (I)       Model blockage into capacity
[05/02 12:43:52    510s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:43:52    510s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:43:52    510s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:43:52    510s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:43:52    510s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:43:52    510s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:43:52    510s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:43:52    510s] (I)       Modeling time = 0.010 seconds
[05/02 12:43:52    510s] 
[05/02 12:43:52    510s] (I)       Number of ignored nets = 0
[05/02 12:43:52    510s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:43:52    510s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:43:52    510s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:43:52    510s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:43:52    510s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:43:52    510s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:43:52    510s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:43:52    510s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:43:52    510s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:43:52    510s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:43:52    510s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1355.3 MB
[05/02 12:43:52    510s] (I)       Ndr track 0 does not exist
[05/02 12:43:52    510s] (I)       Layer1  viaCost=200.00
[05/02 12:43:52    510s] (I)       Layer2  viaCost=100.00
[05/02 12:43:52    510s] (I)       Layer3  viaCost=100.00
[05/02 12:43:52    510s] (I)       Layer4  viaCost=100.00
[05/02 12:43:52    510s] (I)       Layer5  viaCost=300.00
[05/02 12:43:52    510s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:43:52    510s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:43:52    510s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:43:52    510s] (I)       Site Width          :  1320  (dbu)
[05/02 12:43:52    510s] (I)       Row Height          : 10080  (dbu)
[05/02 12:43:52    510s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:43:52    510s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:43:52    510s] (I)       grid                :   105   104     6
[05/02 12:43:52    510s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:43:52    510s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:43:52    510s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:43:52    510s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:43:52    510s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:43:52    510s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:43:52    510s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:43:52    510s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:43:52    510s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:43:52    510s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:43:52    510s] (I)       --------------------------------------------------------
[05/02 12:43:52    510s] 
[05/02 12:43:52    510s] [NR-eGR] ============ Routing rule table ============
[05/02 12:43:52    510s] [NR-eGR] Rule id 0. Nets 9535 
[05/02 12:43:52    510s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:43:52    510s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:43:52    510s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:43:52    510s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:43:52    510s] [NR-eGR] ========================================
[05/02 12:43:52    510s] [NR-eGR] 
[05/02 12:43:52    510s] (I)       After initializing earlyGlobalRoute syMemory usage = 1355.3 MB
[05/02 12:43:52    510s] (I)       Loading and dumping file time : 0.09 seconds
[05/02 12:43:52    510s] (I)       ============= Initialization =============
[05/02 12:43:52    510s] (I)       totalPins=37542  totalGlobalPin=35268 (93.94%)
[05/02 12:43:52    510s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:43:52    510s] [NR-eGR] Layer group 1: route 9535 net(s) in layer range [2, 6]
[05/02 12:43:52    510s] (I)       ============  Phase 1a Route ============
[05/02 12:43:52    510s] (I)       Phase 1a runs 0.02 seconds
[05/02 12:43:52    510s] (I)       Usage: 91782 = (41430 H, 50352 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:52    510s] (I)       
[05/02 12:43:52    510s] (I)       ============  Phase 1b Route ============
[05/02 12:43:52    510s] (I)       Usage: 91782 = (41430 H, 50352 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:52    510s] (I)       
[05/02 12:43:52    510s] (I)       earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.625813e+05um
[05/02 12:43:52    510s] (I)       ============  Phase 1c Route ============
[05/02 12:43:52    510s] (I)       Usage: 91782 = (41430 H, 50352 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:52    510s] (I)       
[05/02 12:43:52    510s] (I)       ============  Phase 1d Route ============
[05/02 12:43:52    510s] (I)       Usage: 91782 = (41430 H, 50352 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:52    510s] (I)       
[05/02 12:43:52    510s] (I)       ============  Phase 1e Route ============
[05/02 12:43:52    510s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:43:52    510s] (I)       Usage: 91782 = (41430 H, 50352 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:52    510s] (I)       
[05/02 12:43:52    510s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.625813e+05um
[05/02 12:43:52    510s] [NR-eGR] 
[05/02 12:43:52    510s] (I)       ============  Phase 1l Route ============
[05/02 12:43:52    510s] (I)       Phase 1l runs 0.02 seconds
[05/02 12:43:52    510s] (I)       
[05/02 12:43:52    510s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:43:52    510s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:43:52    510s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:43:52    510s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:43:52    510s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:43:52    510s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:43:52    510s] [NR-eGR] Layer2      72( 0.67%)       2( 0.02%)       0( 0.00%)   ( 0.68%) 
[05/02 12:43:52    510s] [NR-eGR] Layer3      20( 0.18%)       0( 0.00%)       0( 0.00%)   ( 0.18%) 
[05/02 12:43:52    510s] [NR-eGR] Layer4       6( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[05/02 12:43:52    510s] [NR-eGR] Layer5      33( 0.31%)       3( 0.03%)       4( 0.04%)   ( 0.37%) 
[05/02 12:43:52    510s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:43:52    510s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:43:52    510s] [NR-eGR] Total      131( 0.24%)       5( 0.01%)       4( 0.01%)   ( 0.26%) 
[05/02 12:43:52    510s] [NR-eGR] 
[05/02 12:43:52    510s] (I)       Total Global Routing Runtime: 0.08 seconds
[05/02 12:43:52    510s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:43:52    510s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[05/02 12:43:52    510s] [NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[05/02 12:43:52    510s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1355.3M
[05/02 12:43:52    510s] [hotspot] +------------+---------------+---------------+
[05/02 12:43:52    510s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:43:52    510s] [hotspot] +------------+---------------+---------------+
[05/02 12:43:52    510s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:43:52    510s] [hotspot] +------------+---------------+---------------+
[05/02 12:43:52    510s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:43:52    510s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:43:52    510s] Skipped repairing congestion.
[05/02 12:43:52    510s] Starting Early Global Route wiring: mem = 1355.3M
[05/02 12:43:52    510s] (I)       ============= track Assignment ============
[05/02 12:43:52    510s] (I)       extract Global 3D Wires
[05/02 12:43:52    510s] (I)       Extract Global WL : time=0.00
[05/02 12:43:52    510s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/02 12:43:52    510s] (I)       Initialization real time=0.00 seconds
[05/02 12:43:52    510s] (I)       Run Multi-thread track assignment
[05/02 12:43:52    510s] (I)       merging nets...
[05/02 12:43:52    510s] (I)       merging nets done
[05/02 12:43:52    510s] (I)       Kernel real time=0.10 seconds
[05/02 12:43:52    510s] (I)       End Greedy Track Assignment
[05/02 12:43:52    510s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:43:52    510s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37542
[05/02 12:43:52    510s] [NR-eGR] Layer2(Metal2)(V) length: 1.318500e+05um, number of vias: 51197
[05/02 12:43:52    510s] [NR-eGR] Layer3(Metal3)(H) length: 1.712156e+05um, number of vias: 8886
[05/02 12:43:52    510s] [NR-eGR] Layer4(Metal4)(V) length: 1.129943e+05um, number of vias: 2154
[05/02 12:43:52    510s] [NR-eGR] Layer5(Metal5)(H) length: 4.433264e+04um, number of vias: 507
[05/02 12:43:52    510s] [NR-eGR] Layer6(Metal6)(V) length: 2.507624e+04um, number of vias: 0
[05/02 12:43:52    510s] [NR-eGR] Total length: 4.854688e+05um, number of vias: 100286
[05/02 12:43:52    510s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:43:52    510s] [NR-eGR] Total clock nets wire length: 1.111316e+04um 
[05/02 12:43:52    510s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:43:52    510s] Early Global Route wiring runtime: 0.21 seconds, mem = 1341.0M
[05/02 12:43:52    510s] End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
[05/02 12:43:52    510s] Start to check current routing status for nets...
[05/02 12:43:52    510s] All nets are already routed correctly.
[05/02 12:43:52    510s] End to check current routing status for nets (mem=1341.0M)
[05/02 12:43:52    510s] Extraction called for design 'core' of instances=9434 and nets=9827 using extraction engine 'preRoute' .
[05/02 12:43:52    510s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:43:52    510s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:43:52    510s] PreRoute RC Extraction called for design core.
[05/02 12:43:52    510s] RC Extraction called in multi-corner(1) mode.
[05/02 12:43:52    510s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:43:52    510s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:43:52    510s] RCMode: PreRoute
[05/02 12:43:52    510s]       RC Corner Indexes            0   
[05/02 12:43:52    510s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:43:52    510s] Resistance Scaling Factor    : 1.00000 
[05/02 12:43:52    510s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:43:52    510s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:43:52    510s] Shrink Factor                : 1.00000
[05/02 12:43:52    510s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:43:52    510s] Updating RC grid for preRoute extraction ...
[05/02 12:43:52    510s] Initializing multi-corner resistance tables ...
[05/02 12:43:52    511s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1340.992M)
[05/02 12:43:52    511s] Compute RC Scale Done ...
[05/02 12:43:52    511s] **optDesign ... cpu = 0:02:48, real = 0:02:48, mem = 1013.8M, totSessionCpu=0:08:31 **
[05/02 12:43:52    511s] #################################################################################
[05/02 12:43:52    511s] # Design Stage: PreRoute
[05/02 12:43:52    511s] # Design Name: core
[05/02 12:43:52    511s] # Design Mode: 90nm
[05/02 12:43:52    511s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:43:52    511s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:43:52    511s] # Signoff Settings: SI Off 
[05/02 12:43:52    511s] #################################################################################
[05/02 12:43:53    511s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:43:53    511s] Calculate delays in BcWc mode...
[05/02 12:43:53    511s] Topological Sorting (REAL = 0:00:00.0, MEM = 1298.5M, InitMEM = 1298.5M)
[05/02 12:43:53    511s] Start delay calculation (fullDC) (1 T). (MEM=1298.48)
[05/02 12:43:53    511s] End AAE Lib Interpolated Model. (MEM=1314.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:43:55    513s] Total number of fetched objects 9634
[05/02 12:43:55    514s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:43:55    514s] End delay calculation. (MEM=1355.51 CPU=0:00:01.9 REAL=0:00:02.0)
[05/02 12:43:55    514s] End delay calculation (fullDC). (MEM=1355.51 CPU=0:00:02.4 REAL=0:00:02.0)
[05/02 12:43:55    514s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1355.5M) ***
[05/02 12:43:56    515s] *** Timing Is met
[05/02 12:43:56    515s] *** Check timing (0:00:00.0)
[05/02 12:43:56    515s] *** Timing Is met
[05/02 12:43:56    515s] *** Check timing (0:00:00.0)
[05/02 12:43:56    515s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:43:56    515s] ### Creating LA Mngr. totSessionCpu=0:08:35 mem=1371.5M
[05/02 12:43:56    515s] ### Creating LA Mngr, finished. totSessionCpu=0:08:35 mem=1371.5M
[05/02 12:43:56    515s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:43:56    515s] ### Creating PhyDesignMc. totSessionCpu=0:08:35 mem=1447.8M
[05/02 12:43:56    515s] OPERPROF: Starting DPlace-Init at level 1, MEM:1447.8M
[05/02 12:43:56    515s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1447.8M
[05/02 12:43:56    515s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1447.8M
[05/02 12:43:56    515s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1447.8M
[05/02 12:43:56    515s] Core basic site is tsm3site
[05/02 12:43:56    515s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:43:56    515s] Mark StBox On SiteArr starts
[05/02 12:43:56    515s] Mark StBox On SiteArr ends
[05/02 12:43:56    515s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.020, REAL:0.021, MEM:1447.8M
[05/02 12:43:56    515s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.027, MEM:1447.8M
[05/02 12:43:56    515s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.027, MEM:1447.8M
[05/02 12:43:56    515s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1447.8MB).
[05/02 12:43:56    515s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:1447.8M
[05/02 12:43:56    515s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:35 mem=1447.8M
[05/02 12:43:56    515s] Begin: Area Reclaim Optimization
[05/02 12:43:56    515s] 
[05/02 12:43:56    515s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[05/02 12:43:56    515s] ### Creating LA Mngr. totSessionCpu=0:08:35 mem=1447.8M
[05/02 12:43:56    515s] ### Creating LA Mngr, finished. totSessionCpu=0:08:35 mem=1447.8M
[05/02 12:43:57    516s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.26
[05/02 12:43:57    516s] +----------+---------+--------+--------+------------+--------+
[05/02 12:43:57    516s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/02 12:43:57    516s] +----------+---------+--------+--------+------------+--------+
[05/02 12:43:57    516s] |    70.26%|        -|   0.000|   0.000|   0:00:00.0| 1447.8M|
[05/02 12:43:57    516s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[05/02 12:43:57    516s] |    70.26%|        0|   0.000|   0.000|   0:00:00.0| 1447.8M|
[05/02 12:43:58    516s] |    70.26%|        0|   0.000|   0.000|   0:00:01.0| 1447.8M|
[05/02 12:43:58    517s] |    70.25%|        2|   0.000|   0.000|   0:00:00.0| 1447.8M|
[05/02 12:43:58    517s] |    70.25%|        0|   0.000|   0.000|   0:00:00.0| 1447.8M|
[05/02 12:43:58    517s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[05/02 12:43:59    517s] |    70.25%|        0|   0.000|   0.000|   0:00:01.0| 1447.8M|
[05/02 12:43:59    517s] +----------+---------+--------+--------+------------+--------+
[05/02 12:43:59    517s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.25
[05/02 12:43:59    517s] 
[05/02 12:43:59    517s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[05/02 12:43:59    517s] --------------------------------------------------------------
[05/02 12:43:59    517s] |                                   | Total     | Sequential |
[05/02 12:43:59    517s] --------------------------------------------------------------
[05/02 12:43:59    517s] | Num insts resized                 |       2  |       0    |
[05/02 12:43:59    517s] | Num insts undone                  |       0  |       0    |
[05/02 12:43:59    517s] | Num insts Downsized               |       2  |       0    |
[05/02 12:43:59    517s] | Num insts Samesized               |       0  |       0    |
[05/02 12:43:59    517s] | Num insts Upsized                 |       0  |       0    |
[05/02 12:43:59    517s] | Num multiple commits+uncommits    |       0  |       -    |
[05/02 12:43:59    517s] --------------------------------------------------------------
[05/02 12:43:59    517s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:43:59    517s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:43:59    517s] **** End NDR-Layer Usage Statistics ****
[05/02 12:43:59    517s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:03.0) **
[05/02 12:43:59    517s] OPERPROF: Starting DPlace-Init at level 1, MEM:1463.8M
[05/02 12:43:59    517s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1463.8M
[05/02 12:43:59    517s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1463.8M
[05/02 12:43:59    517s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.026, MEM:1463.8M
[05/02 12:43:59    517s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.026, MEM:1463.8M
[05/02 12:43:59    517s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1463.8M
[05/02 12:43:59    517s] OPERPROF: Starting RefinePlace at level 1, MEM:1463.8M
[05/02 12:43:59    517s] *** Starting refinePlace (0:08:38 mem=1463.8M) ***
[05/02 12:43:59    517s] Total net bbox length = 4.038e+05 (1.868e+05 2.171e+05) (ext = 4.998e+04)
[05/02 12:43:59    517s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:43:59    517s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/02 12:43:59    517s] Type 'man IMPSP-5140' for more detail.
[05/02 12:43:59    517s] **WARN: (IMPSP-315):	Found 9434 instances insts with no PG Term connections.
[05/02 12:43:59    517s] Type 'man IMPSP-315' for more detail.
[05/02 12:43:59    517s] Starting refinePlace ...
[05/02 12:43:59    517s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:43:59    517s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1463.8MB) @(0:08:38 - 0:08:38).
[05/02 12:43:59    517s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:43:59    517s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1463.8MB
[05/02 12:43:59    517s] Statistics of distance of Instance movement in refine placement:
[05/02 12:43:59    517s]   maximum (X+Y) =         0.00 um
[05/02 12:43:59    517s]   mean    (X+Y) =         0.00 um
[05/02 12:43:59    517s] Summary Report:
[05/02 12:43:59    517s] Instances move: 0 (out of 9434 movable)
[05/02 12:43:59    517s] Instances flipped: 0
[05/02 12:43:59    517s] Mean displacement: 0.00 um
[05/02 12:43:59    517s] Max displacement: 0.00 um 
[05/02 12:43:59    517s] Total instances moved : 0
[05/02 12:43:59    517s] Total net bbox length = 4.038e+05 (1.868e+05 2.171e+05) (ext = 4.998e+04)
[05/02 12:43:59    517s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1463.8MB
[05/02 12:43:59    517s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1463.8MB) @(0:08:38 - 0:08:38).
[05/02 12:43:59    517s] *** Finished refinePlace (0:08:38 mem=1463.8M) ***
[05/02 12:43:59    517s] OPERPROF: Finished RefinePlace at level 1, CPU:0.220, REAL:0.205, MEM:1463.8M
[05/02 12:43:59    518s] *** maximum move = 0.00 um ***
[05/02 12:43:59    518s] *** Finished re-routing un-routed nets (1463.8M) ***
[05/02 12:43:59    518s] OPERPROF: Starting DPlace-Init at level 1, MEM:1463.8M
[05/02 12:43:59    518s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1463.8M
[05/02 12:43:59    518s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1463.8M
[05/02 12:43:59    518s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.025, MEM:1463.8M
[05/02 12:43:59    518s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.025, MEM:1463.8M
[05/02 12:43:59    518s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1463.8M
[05/02 12:43:59    518s] 
[05/02 12:43:59    518s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1463.8M) ***
[05/02 12:43:59    518s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1320.74M, totSessionCpu=0:08:38).
[05/02 12:43:59    518s] ### Creating LA Mngr. totSessionCpu=0:08:38 mem=1320.7M
[05/02 12:43:59    518s] ### Creating LA Mngr, finished. totSessionCpu=0:08:38 mem=1320.7M
[05/02 12:43:59    518s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/02 12:43:59    518s] [PSP]     Started earlyGlobalRoute kernel
[05/02 12:43:59    518s] [PSP]     Initial Peak syMemory usage = 1320.7 MB
[05/02 12:43:59    518s] (I)       Reading DB...
[05/02 12:43:59    518s] (I)       before initializing RouteDB syMemory usage = 1330.6 MB
[05/02 12:43:59    518s] (I)       congestionReportName   : 
[05/02 12:43:59    518s] (I)       layerRangeFor2DCongestion : 
[05/02 12:43:59    518s] (I)       buildTerm2TermWires    : 1
[05/02 12:43:59    518s] (I)       doTrackAssignment      : 1
[05/02 12:43:59    518s] (I)       dumpBookshelfFiles     : 0
[05/02 12:43:59    518s] (I)       numThreads             : 1
[05/02 12:43:59    518s] (I)       bufferingAwareRouting  : false
[05/02 12:43:59    518s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:43:59    518s] (I)       honorPin               : false
[05/02 12:43:59    518s] (I)       honorPinGuide          : true
[05/02 12:43:59    518s] (I)       honorPartition         : false
[05/02 12:43:59    518s] (I)       allowPartitionCrossover: false
[05/02 12:43:59    518s] (I)       honorSingleEntry       : true
[05/02 12:43:59    518s] (I)       honorSingleEntryStrong : true
[05/02 12:43:59    518s] (I)       handleViaSpacingRule   : false
[05/02 12:43:59    518s] (I)       handleEolSpacingRule   : false
[05/02 12:43:59    518s] (I)       PDConstraint           : none
[05/02 12:43:59    518s] (I)       expBetterNDRHandling   : false
[05/02 12:43:59    518s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:43:59    518s] (I)       routingEffortLevel     : 3
[05/02 12:43:59    518s] (I)       effortLevel            : standard
[05/02 12:43:59    518s] [NR-eGR] minRouteLayer          : 2
[05/02 12:43:59    518s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:43:59    518s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:43:59    518s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:43:59    518s] (I)       numRowsPerGCell        : 1
[05/02 12:43:59    518s] (I)       speedUpLargeDesign     : 0
[05/02 12:43:59    518s] (I)       multiThreadingTA       : 1
[05/02 12:43:59    518s] (I)       blkAwareLayerSwitching : 1
[05/02 12:43:59    518s] (I)       optimizationMode       : false
[05/02 12:43:59    518s] (I)       routeSecondPG          : false
[05/02 12:43:59    518s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:43:59    518s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:43:59    518s] (I)       punchThroughDistance   : 500.00
[05/02 12:43:59    518s] (I)       scenicBound            : 1.15
[05/02 12:43:59    518s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:43:59    518s] (I)       source-to-sink ratio   : 0.00
[05/02 12:43:59    518s] (I)       targetCongestionRatioH : 1.00
[05/02 12:43:59    518s] (I)       targetCongestionRatioV : 1.00
[05/02 12:43:59    518s] (I)       layerCongestionRatio   : 0.70
[05/02 12:43:59    518s] (I)       m1CongestionRatio      : 0.10
[05/02 12:43:59    518s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:43:59    518s] (I)       localRouteEffort       : 1.00
[05/02 12:43:59    518s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:43:59    518s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:43:59    518s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:43:59    518s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:43:59    518s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:43:59    518s] (I)       routeVias              : 
[05/02 12:43:59    518s] (I)       readTROption           : true
[05/02 12:43:59    518s] (I)       extraSpacingFactor     : 1.00
[05/02 12:43:59    518s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:43:59    518s] (I)       routeSelectedNetsOnly  : false
[05/02 12:43:59    518s] (I)       clkNetUseMaxDemand     : false
[05/02 12:43:59    518s] (I)       extraDemandForClocks   : 0
[05/02 12:43:59    518s] (I)       steinerRemoveLayers    : false
[05/02 12:43:59    518s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:43:59    518s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:43:59    518s] (I)       similarTopologyRoutingFast : false
[05/02 12:43:59    518s] (I)       spanningTreeRefinement : false
[05/02 12:43:59    518s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:43:59    518s] (I)       starting read tracks
[05/02 12:43:59    518s] (I)       build grid graph
[05/02 12:43:59    518s] (I)       build grid graph start
[05/02 12:43:59    518s] [NR-eGR] Layer1 has no routable track
[05/02 12:43:59    518s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:43:59    518s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:43:59    518s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:43:59    518s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:43:59    518s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:43:59    518s] (I)       build grid graph end
[05/02 12:43:59    518s] (I)       numViaLayers=6
[05/02 12:43:59    518s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:43:59    518s] (I)       Reading via via2 for layer: 1 
[05/02 12:43:59    518s] (I)       Reading via via3 for layer: 2 
[05/02 12:43:59    518s] (I)       Reading via via4 for layer: 3 
[05/02 12:43:59    518s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:43:59    518s] (I)       end build via table
[05/02 12:43:59    518s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:43:59    518s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:43:59    518s] (I)       readDataFromPlaceDB
[05/02 12:43:59    518s] (I)       Read net information..
[05/02 12:43:59    518s] [NR-eGR] Read numTotalNets=9535  numIgnoredNets=0
[05/02 12:43:59    518s] (I)       Read testcase time = 0.000 seconds
[05/02 12:43:59    518s] 
[05/02 12:43:59    518s] (I)       read default dcut vias
[05/02 12:43:59    518s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:43:59    518s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:43:59    518s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:43:59    518s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:43:59    518s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:43:59    518s] (I)       build grid graph start
[05/02 12:43:59    518s] (I)       build grid graph end
[05/02 12:43:59    518s] (I)       Model blockage into capacity
[05/02 12:43:59    518s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:43:59    518s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:43:59    518s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:43:59    518s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:43:59    518s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:43:59    518s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:43:59    518s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:43:59    518s] (I)       Modeling time = 0.010 seconds
[05/02 12:43:59    518s] 
[05/02 12:43:59    518s] (I)       Number of ignored nets = 0
[05/02 12:43:59    518s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:43:59    518s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:43:59    518s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:43:59    518s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:43:59    518s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:43:59    518s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:43:59    518s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:43:59    518s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:43:59    518s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:43:59    518s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:43:59    518s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1332.1 MB
[05/02 12:43:59    518s] (I)       Ndr track 0 does not exist
[05/02 12:43:59    518s] (I)       Layer1  viaCost=200.00
[05/02 12:43:59    518s] (I)       Layer2  viaCost=100.00
[05/02 12:43:59    518s] (I)       Layer3  viaCost=100.00
[05/02 12:43:59    518s] (I)       Layer4  viaCost=100.00
[05/02 12:43:59    518s] (I)       Layer5  viaCost=300.00
[05/02 12:43:59    518s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:43:59    518s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:43:59    518s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:43:59    518s] (I)       Site Width          :  1320  (dbu)
[05/02 12:43:59    518s] (I)       Row Height          : 10080  (dbu)
[05/02 12:43:59    518s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:43:59    518s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:43:59    518s] (I)       grid                :   105   104     6
[05/02 12:43:59    518s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:43:59    518s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:43:59    518s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:43:59    518s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:43:59    518s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:43:59    518s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:43:59    518s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:43:59    518s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:43:59    518s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:43:59    518s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:43:59    518s] (I)       --------------------------------------------------------
[05/02 12:43:59    518s] 
[05/02 12:43:59    518s] [NR-eGR] ============ Routing rule table ============
[05/02 12:43:59    518s] [NR-eGR] Rule id 0. Nets 9535 
[05/02 12:43:59    518s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:43:59    518s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:43:59    518s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:43:59    518s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:43:59    518s] [NR-eGR] ========================================
[05/02 12:43:59    518s] [NR-eGR] 
[05/02 12:43:59    518s] (I)       After initializing earlyGlobalRoute syMemory usage = 1332.1 MB
[05/02 12:43:59    518s] (I)       Loading and dumping file time : 0.09 seconds
[05/02 12:43:59    518s] (I)       ============= Initialization =============
[05/02 12:43:59    518s] (I)       totalPins=37542  totalGlobalPin=35268 (93.94%)
[05/02 12:43:59    518s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:43:59    518s] [NR-eGR] Layer group 1: route 9535 net(s) in layer range [2, 6]
[05/02 12:43:59    518s] (I)       ============  Phase 1a Route ============
[05/02 12:43:59    518s] (I)       Phase 1a runs 0.03 seconds
[05/02 12:43:59    518s] (I)       Usage: 91784 = (41431 H, 50353 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:59    518s] (I)       
[05/02 12:43:59    518s] (I)       ============  Phase 1b Route ============
[05/02 12:43:59    518s] (I)       Usage: 91784 = (41431 H, 50353 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:59    518s] (I)       
[05/02 12:43:59    518s] (I)       earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.625914e+05um
[05/02 12:43:59    518s] (I)       ============  Phase 1c Route ============
[05/02 12:43:59    518s] (I)       Usage: 91784 = (41431 H, 50353 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:59    518s] (I)       
[05/02 12:43:59    518s] (I)       ============  Phase 1d Route ============
[05/02 12:43:59    518s] (I)       Usage: 91784 = (41431 H, 50353 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:59    518s] (I)       
[05/02 12:43:59    518s] (I)       ============  Phase 1e Route ============
[05/02 12:43:59    518s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:43:59    518s] (I)       Usage: 91784 = (41431 H, 50353 V) = (21.94% H, 22.61% V) = (2.088e+05um H, 2.538e+05um V)
[05/02 12:43:59    518s] (I)       
[05/02 12:43:59    518s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.625914e+05um
[05/02 12:43:59    518s] [NR-eGR] 
[05/02 12:43:59    518s] (I)       ============  Phase 1l Route ============
[05/02 12:43:59    518s] (I)       Phase 1l runs 0.04 seconds
[05/02 12:43:59    518s] (I)       
[05/02 12:43:59    518s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:43:59    518s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:43:59    518s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:43:59    518s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:43:59    518s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:43:59    518s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:43:59    518s] [NR-eGR] Layer2      72( 0.67%)       1( 0.01%)       0( 0.00%)   ( 0.67%) 
[05/02 12:43:59    518s] [NR-eGR] Layer3      19( 0.18%)       0( 0.00%)       0( 0.00%)   ( 0.18%) 
[05/02 12:43:59    518s] [NR-eGR] Layer4       6( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[05/02 12:43:59    518s] [NR-eGR] Layer5      30( 0.28%)       3( 0.03%)       4( 0.04%)   ( 0.34%) 
[05/02 12:43:59    518s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:43:59    518s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:43:59    518s] [NR-eGR] Total      127( 0.23%)       4( 0.01%)       4( 0.01%)   ( 0.25%) 
[05/02 12:43:59    518s] [NR-eGR] 
[05/02 12:43:59    518s] (I)       Total Global Routing Runtime: 0.10 seconds
[05/02 12:43:59    518s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:43:59    518s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[05/02 12:43:59    518s] [NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[05/02 12:43:59    518s] (I)       ============= track Assignment ============
[05/02 12:43:59    518s] (I)       extract Global 3D Wires
[05/02 12:43:59    518s] (I)       Extract Global WL : time=0.00
[05/02 12:43:59    518s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/02 12:43:59    518s] (I)       Initialization real time=0.00 seconds
[05/02 12:43:59    518s] (I)       Run Multi-thread track assignment
[05/02 12:44:00    518s] (I)       merging nets...
[05/02 12:44:00    518s] (I)       merging nets done
[05/02 12:44:00    518s] (I)       Kernel real time=0.14 seconds
[05/02 12:44:00    518s] (I)       End Greedy Track Assignment
[05/02 12:44:00    518s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:44:00    518s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37542
[05/02 12:44:00    518s] [NR-eGR] Layer2(Metal2)(V) length: 1.318391e+05um, number of vias: 51205
[05/02 12:44:00    518s] [NR-eGR] Layer3(Metal3)(H) length: 1.711873e+05um, number of vias: 8874
[05/02 12:44:00    518s] [NR-eGR] Layer4(Metal4)(V) length: 1.131102e+05um, number of vias: 2163
[05/02 12:44:00    518s] [NR-eGR] Layer5(Metal5)(H) length: 4.433190e+04um, number of vias: 503
[05/02 12:44:00    518s] [NR-eGR] Layer6(Metal6)(V) length: 2.486008e+04um, number of vias: 0
[05/02 12:44:00    518s] [NR-eGR] Total length: 4.853286e+05um, number of vias: 100287
[05/02 12:44:00    518s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:44:00    518s] [NR-eGR] Total clock nets wire length: 1.111686e+04um 
[05/02 12:44:00    518s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:44:00    518s] [NR-eGR] End Peak syMemory usage = 1317.9 MB
[05/02 12:44:00    518s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.51 seconds
[05/02 12:44:00    518s] Extraction called for design 'core' of instances=9434 and nets=9827 using extraction engine 'preRoute' .
[05/02 12:44:00    518s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:44:00    518s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:44:00    518s] PreRoute RC Extraction called for design core.
[05/02 12:44:00    518s] RC Extraction called in multi-corner(1) mode.
[05/02 12:44:00    518s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:44:00    518s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:44:00    518s] RCMode: PreRoute
[05/02 12:44:00    518s]       RC Corner Indexes            0   
[05/02 12:44:00    518s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:44:00    518s] Resistance Scaling Factor    : 1.00000 
[05/02 12:44:00    518s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:44:00    518s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:44:00    518s] Shrink Factor                : 1.00000
[05/02 12:44:00    518s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:44:00    518s] Updating RC grid for preRoute extraction ...
[05/02 12:44:00    518s] Initializing multi-corner resistance tables ...
[05/02 12:44:00    518s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1317.883M)
[05/02 12:44:00    519s] Compute RC Scale Done ...
[05/02 12:44:00    519s] [hotspot] +------------+---------------+---------------+
[05/02 12:44:00    519s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:44:00    519s] [hotspot] +------------+---------------+---------------+
[05/02 12:44:00    519s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:44:00    519s] [hotspot] +------------+---------------+---------------+
[05/02 12:44:00    519s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:44:00    519s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:44:00    519s] #################################################################################
[05/02 12:44:00    519s] # Design Stage: PreRoute
[05/02 12:44:00    519s] # Design Name: core
[05/02 12:44:00    519s] # Design Mode: 90nm
[05/02 12:44:00    519s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:44:00    519s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:44:00    519s] # Signoff Settings: SI Off 
[05/02 12:44:00    519s] #################################################################################
[05/02 12:44:01    519s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:44:01    519s] Calculate delays in BcWc mode...
[05/02 12:44:01    519s] Topological Sorting (REAL = 0:00:00.0, MEM = 1373.1M, InitMEM = 1373.1M)
[05/02 12:44:01    519s] Start delay calculation (fullDC) (1 T). (MEM=1373.12)
[05/02 12:44:01    520s] End AAE Lib Interpolated Model. (MEM=1389.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:44:04    522s] Total number of fetched objects 9634
[05/02 12:44:04    522s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:44:04    522s] End delay calculation. (MEM=1357.38 CPU=0:00:02.3 REAL=0:00:02.0)
[05/02 12:44:04    522s] End delay calculation (fullDC). (MEM=1357.38 CPU=0:00:03.1 REAL=0:00:03.0)
[05/02 12:44:04    522s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 1357.4M) ***
[05/02 12:44:04    523s] Begin: GigaOpt postEco DRV Optimization
[05/02 12:44:04    523s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:44:04    523s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:44:04    523s] ### Creating PhyDesignMc. totSessionCpu=0:08:43 mem=1357.4M
[05/02 12:44:04    523s] OPERPROF: Starting DPlace-Init at level 1, MEM:1357.4M
[05/02 12:44:04    523s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1357.4M
[05/02 12:44:04    523s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1357.4M
[05/02 12:44:04    523s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1357.4M
[05/02 12:44:04    523s] Core basic site is tsm3site
[05/02 12:44:04    523s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:44:04    523s] Mark StBox On SiteArr starts
[05/02 12:44:04    523s] Mark StBox On SiteArr ends
[05/02 12:44:04    523s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.020, REAL:0.021, MEM:1357.4M
[05/02 12:44:04    523s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.027, MEM:1357.4M
[05/02 12:44:04    523s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.027, MEM:1357.4M
[05/02 12:44:04    523s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.4MB).
[05/02 12:44:04    523s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1357.4M
[05/02 12:44:04    523s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:43 mem=1357.4M
[05/02 12:44:04    523s] 
[05/02 12:44:04    523s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/02 12:44:04    523s] ### Creating LA Mngr. totSessionCpu=0:08:43 mem=1357.4M
[05/02 12:44:04    523s] ### Creating LA Mngr, finished. totSessionCpu=0:08:43 mem=1357.4M
[05/02 12:44:07    526s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:44:07    526s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/02 12:44:07    526s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:44:07    526s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/02 12:44:07    526s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:44:07    526s] Info: violation cost 5.300725 (cap = 0.097670, tran = 5.203055, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:44:07    526s] |     3|    97|    -0.36|     6|     6|    -0.01|     0|     0|     0|     0|    16.71|     0.00|       0|       0|       0|  70.25|          |         |
[05/02 12:44:09    527s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:44:09    527s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    17.43|     0.00|       4|       0|       5|  70.29| 0:00:02.0|  1468.0M|
[05/02 12:44:09    527s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:44:09    527s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    17.43|     0.00|       0|       0|       0|  70.29| 0:00:00.0|  1468.0M|
[05/02 12:44:09    527s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:44:09    527s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:44:09    527s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:44:09    527s] **** End NDR-Layer Usage Statistics ****
[05/02 12:44:09    527s] 
[05/02 12:44:09    527s] *** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=1468.0M) ***
[05/02 12:44:09    527s] 
[05/02 12:44:09    528s] OPERPROF: Starting DPlace-Init at level 1, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.026, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.026, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF: Starting RefinePlace at level 1, MEM:1484.0M
[05/02 12:44:09    528s] *** Starting refinePlace (0:08:48 mem=1484.0M) ***
[05/02 12:44:09    528s] Total net bbox length = 4.041e+05 (1.869e+05 2.173e+05) (ext = 4.998e+04)
[05/02 12:44:09    528s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:44:09    528s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/02 12:44:09    528s] Type 'man IMPSP-5140' for more detail.
[05/02 12:44:09    528s] **WARN: (IMPSP-315):	Found 9438 instances insts with no PG Term connections.
[05/02 12:44:09    528s] Type 'man IMPSP-315' for more detail.
[05/02 12:44:09    528s] Starting refinePlace ...
[05/02 12:44:09    528s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:44:09    528s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1484.0MB) @(0:08:48 - 0:08:48).
[05/02 12:44:09    528s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:44:09    528s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1484.0MB
[05/02 12:44:09    528s] Statistics of distance of Instance movement in refine placement:
[05/02 12:44:09    528s]   maximum (X+Y) =         0.00 um
[05/02 12:44:09    528s]   mean    (X+Y) =         0.00 um
[05/02 12:44:09    528s] Summary Report:
[05/02 12:44:09    528s] Instances move: 0 (out of 9438 movable)
[05/02 12:44:09    528s] Instances flipped: 0
[05/02 12:44:09    528s] Mean displacement: 0.00 um
[05/02 12:44:09    528s] Max displacement: 0.00 um 
[05/02 12:44:09    528s] Total instances moved : 0
[05/02 12:44:09    528s] Total net bbox length = 4.041e+05 (1.869e+05 2.173e+05) (ext = 4.998e+04)
[05/02 12:44:09    528s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1484.0MB
[05/02 12:44:09    528s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1484.0MB) @(0:08:48 - 0:08:48).
[05/02 12:44:09    528s] *** Finished refinePlace (0:08:48 mem=1484.0M) ***
[05/02 12:44:09    528s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.204, MEM:1484.0M
[05/02 12:44:09    528s] *** maximum move = 0.00 um ***
[05/02 12:44:09    528s] *** Finished re-routing un-routed nets (1484.0M) ***
[05/02 12:44:09    528s] OPERPROF: Starting DPlace-Init at level 1, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.025, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.025, MEM:1484.0M
[05/02 12:44:09    528s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1484.0M
[05/02 12:44:09    528s] 
[05/02 12:44:09    528s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1484.0M) ***
[05/02 12:44:10    528s] End: GigaOpt postEco DRV Optimization
[05/02 12:44:10    528s] **INFO: Flow update: Design timing is met.
[05/02 12:44:10    528s] **INFO: Flow update: Design timing is met.
[05/02 12:44:10    528s] **INFO: Flow update: Design timing is met.
[05/02 12:44:10    528s] *** Steiner Routed Nets: 0.792%; Threshold: 100; Threshold for Hold: 100
[05/02 12:44:10    528s] Start to check current routing status for nets...
[05/02 12:44:10    528s] All nets are already routed correctly.
[05/02 12:44:10    528s] End to check current routing status for nets (mem=1465.0M)
[05/02 12:44:10    528s] 
[05/02 12:44:10    528s] Active setup views:
[05/02 12:44:10    528s]  worst
[05/02 12:44:10    528s]   Dominating endpoints: 0
[05/02 12:44:10    528s]   Dominating TNS: -0.000
[05/02 12:44:10    528s] 
[05/02 12:44:10    528s] Extraction called for design 'core' of instances=9438 and nets=9831 using extraction engine 'preRoute' .
[05/02 12:44:10    528s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:44:10    528s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:44:10    528s] PreRoute RC Extraction called for design core.
[05/02 12:44:10    528s] RC Extraction called in multi-corner(1) mode.
[05/02 12:44:10    528s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:44:10    528s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:44:10    528s] RCMode: PreRoute
[05/02 12:44:10    528s]       RC Corner Indexes            0   
[05/02 12:44:10    528s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:44:10    528s] Resistance Scaling Factor    : 1.00000 
[05/02 12:44:10    528s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:44:10    528s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:44:10    528s] Shrink Factor                : 1.00000
[05/02 12:44:10    528s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:44:10    528s] Initializing multi-corner resistance tables ...
[05/02 12:44:10    528s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1450.688M)
[05/02 12:44:10    528s] Skewing Data Summary (End_of_FINAL)
[05/02 12:44:10    529s] --------------------------------------------------
[05/02 12:44:10    529s]  Total skewed count:0
[05/02 12:44:10    529s] --------------------------------------------------
[05/02 12:44:10    529s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/02 12:44:10    529s] [PSP]     Started earlyGlobalRoute kernel
[05/02 12:44:10    529s] [PSP]     Initial Peak syMemory usage = 1450.7 MB
[05/02 12:44:10    529s] (I)       Reading DB...
[05/02 12:44:10    529s] (I)       before initializing RouteDB syMemory usage = 1450.7 MB
[05/02 12:44:10    529s] (I)       congestionReportName   : 
[05/02 12:44:10    529s] (I)       layerRangeFor2DCongestion : 
[05/02 12:44:10    529s] (I)       buildTerm2TermWires    : 0
[05/02 12:44:10    529s] (I)       doTrackAssignment      : 1
[05/02 12:44:10    529s] (I)       dumpBookshelfFiles     : 0
[05/02 12:44:10    529s] (I)       numThreads             : 1
[05/02 12:44:10    529s] (I)       bufferingAwareRouting  : false
[05/02 12:44:10    529s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:44:10    529s] (I)       honorPin               : false
[05/02 12:44:10    529s] (I)       honorPinGuide          : true
[05/02 12:44:10    529s] (I)       honorPartition         : false
[05/02 12:44:10    529s] (I)       allowPartitionCrossover: false
[05/02 12:44:10    529s] (I)       honorSingleEntry       : true
[05/02 12:44:10    529s] (I)       honorSingleEntryStrong : true
[05/02 12:44:10    529s] (I)       handleViaSpacingRule   : false
[05/02 12:44:10    529s] (I)       handleEolSpacingRule   : false
[05/02 12:44:10    529s] (I)       PDConstraint           : none
[05/02 12:44:10    529s] (I)       expBetterNDRHandling   : false
[05/02 12:44:10    529s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:44:10    529s] (I)       routingEffortLevel     : 3
[05/02 12:44:10    529s] (I)       effortLevel            : standard
[05/02 12:44:10    529s] [NR-eGR] minRouteLayer          : 2
[05/02 12:44:10    529s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:44:10    529s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:44:10    529s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:44:10    529s] (I)       numRowsPerGCell        : 1
[05/02 12:44:10    529s] (I)       speedUpLargeDesign     : 0
[05/02 12:44:10    529s] (I)       multiThreadingTA       : 1
[05/02 12:44:10    529s] (I)       blkAwareLayerSwitching : 1
[05/02 12:44:10    529s] (I)       optimizationMode       : false
[05/02 12:44:10    529s] (I)       routeSecondPG          : false
[05/02 12:44:10    529s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:44:10    529s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:44:10    529s] (I)       punchThroughDistance   : 500.00
[05/02 12:44:10    529s] (I)       scenicBound            : 1.15
[05/02 12:44:10    529s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:44:10    529s] (I)       source-to-sink ratio   : 0.00
[05/02 12:44:10    529s] (I)       targetCongestionRatioH : 1.00
[05/02 12:44:10    529s] (I)       targetCongestionRatioV : 1.00
[05/02 12:44:10    529s] (I)       layerCongestionRatio   : 0.70
[05/02 12:44:10    529s] (I)       m1CongestionRatio      : 0.10
[05/02 12:44:10    529s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:44:10    529s] (I)       localRouteEffort       : 1.00
[05/02 12:44:10    529s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:44:10    529s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:44:10    529s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:44:10    529s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:44:10    529s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:44:10    529s] (I)       routeVias              : 
[05/02 12:44:10    529s] (I)       readTROption           : true
[05/02 12:44:10    529s] (I)       extraSpacingFactor     : 1.00
[05/02 12:44:10    529s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:44:10    529s] (I)       routeSelectedNetsOnly  : false
[05/02 12:44:10    529s] (I)       clkNetUseMaxDemand     : false
[05/02 12:44:10    529s] (I)       extraDemandForClocks   : 0
[05/02 12:44:10    529s] (I)       steinerRemoveLayers    : false
[05/02 12:44:10    529s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:44:10    529s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:44:10    529s] (I)       similarTopologyRoutingFast : false
[05/02 12:44:10    529s] (I)       spanningTreeRefinement : false
[05/02 12:44:10    529s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:44:10    529s] (I)       starting read tracks
[05/02 12:44:10    529s] (I)       build grid graph
[05/02 12:44:10    529s] (I)       build grid graph start
[05/02 12:44:10    529s] [NR-eGR] Layer1 has no routable track
[05/02 12:44:10    529s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:44:10    529s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:44:10    529s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:44:10    529s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:44:10    529s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:44:10    529s] (I)       build grid graph end
[05/02 12:44:10    529s] (I)       numViaLayers=6
[05/02 12:44:10    529s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:44:10    529s] (I)       Reading via via2 for layer: 1 
[05/02 12:44:10    529s] (I)       Reading via via3 for layer: 2 
[05/02 12:44:10    529s] (I)       Reading via via4 for layer: 3 
[05/02 12:44:10    529s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:44:10    529s] (I)       end build via table
[05/02 12:44:10    529s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:44:10    529s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:44:10    529s] (I)       readDataFromPlaceDB
[05/02 12:44:10    529s] (I)       Read net information..
[05/02 12:44:10    529s] [NR-eGR] Read numTotalNets=9539  numIgnoredNets=0
[05/02 12:44:10    529s] (I)       Read testcase time = 0.000 seconds
[05/02 12:44:10    529s] 
[05/02 12:44:10    529s] (I)       read default dcut vias
[05/02 12:44:10    529s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:44:10    529s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:44:10    529s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:44:10    529s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:44:10    529s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:44:10    529s] (I)       build grid graph start
[05/02 12:44:10    529s] (I)       build grid graph end
[05/02 12:44:10    529s] (I)       Model blockage into capacity
[05/02 12:44:10    529s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:44:10    529s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:44:10    529s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:44:10    529s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:44:10    529s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:44:10    529s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:44:10    529s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:44:10    529s] (I)       Modeling time = 0.010 seconds
[05/02 12:44:10    529s] 
[05/02 12:44:10    529s] (I)       Number of ignored nets = 0
[05/02 12:44:10    529s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:44:10    529s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:44:10    529s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:44:10    529s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:44:10    529s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:44:10    529s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:44:10    529s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:44:10    529s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:44:10    529s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:44:10    529s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:44:10    529s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1450.7 MB
[05/02 12:44:10    529s] (I)       Ndr track 0 does not exist
[05/02 12:44:10    529s] (I)       Layer1  viaCost=200.00
[05/02 12:44:10    529s] (I)       Layer2  viaCost=100.00
[05/02 12:44:10    529s] (I)       Layer3  viaCost=100.00
[05/02 12:44:10    529s] (I)       Layer4  viaCost=100.00
[05/02 12:44:10    529s] (I)       Layer5  viaCost=300.00
[05/02 12:44:10    529s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:44:10    529s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:44:10    529s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:44:10    529s] (I)       Site Width          :  1320  (dbu)
[05/02 12:44:10    529s] (I)       Row Height          : 10080  (dbu)
[05/02 12:44:10    529s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:44:10    529s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:44:10    529s] (I)       grid                :   105   104     6
[05/02 12:44:10    529s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:44:10    529s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:44:10    529s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:44:10    529s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:44:10    529s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:44:10    529s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:44:10    529s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:44:10    529s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:44:10    529s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:44:10    529s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:44:10    529s] (I)       --------------------------------------------------------
[05/02 12:44:10    529s] 
[05/02 12:44:10    529s] [NR-eGR] ============ Routing rule table ============
[05/02 12:44:10    529s] [NR-eGR] Rule id 0. Nets 9539 
[05/02 12:44:10    529s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:44:10    529s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:44:10    529s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:44:10    529s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:44:10    529s] [NR-eGR] ========================================
[05/02 12:44:10    529s] [NR-eGR] 
[05/02 12:44:10    529s] (I)       After initializing earlyGlobalRoute syMemory usage = 1450.7 MB
[05/02 12:44:10    529s] (I)       Loading and dumping file time : 0.10 seconds
[05/02 12:44:10    529s] (I)       ============= Initialization =============
[05/02 12:44:10    529s] (I)       totalPins=37550  totalGlobalPin=35277 (93.95%)
[05/02 12:44:10    529s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:44:10    529s] [NR-eGR] Layer group 1: route 9539 net(s) in layer range [2, 6]
[05/02 12:44:10    529s] (I)       ============  Phase 1a Route ============
[05/02 12:44:11    529s] (I)       Phase 1a runs 0.02 seconds
[05/02 12:44:11    529s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:44:11    529s] (I)       
[05/02 12:44:11    529s] (I)       ============  Phase 1b Route ============
[05/02 12:44:11    529s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:44:11    529s] (I)       
[05/02 12:44:11    529s] (I)       earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.627224e+05um
[05/02 12:44:11    529s] (I)       ============  Phase 1c Route ============
[05/02 12:44:11    529s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:44:11    529s] (I)       
[05/02 12:44:11    529s] (I)       ============  Phase 1d Route ============
[05/02 12:44:11    529s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:44:11    529s] (I)       
[05/02 12:44:11    529s] (I)       ============  Phase 1e Route ============
[05/02 12:44:11    529s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:44:11    529s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:44:11    529s] (I)       
[05/02 12:44:11    529s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.627224e+05um
[05/02 12:44:11    529s] [NR-eGR] 
[05/02 12:44:11    529s] (I)       ============  Phase 1l Route ============
[05/02 12:44:11    529s] (I)       Phase 1l runs 0.03 seconds
[05/02 12:44:11    529s] (I)       
[05/02 12:44:11    529s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:44:11    529s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:44:11    529s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:44:11    529s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:44:11    529s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:44:11    529s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:44:11    529s] [NR-eGR] Layer2      70( 0.65%)       1( 0.01%)       0( 0.00%)   ( 0.66%) 
[05/02 12:44:11    529s] [NR-eGR] Layer3      17( 0.16%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[05/02 12:44:11    529s] [NR-eGR] Layer4       4( 0.04%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[05/02 12:44:11    529s] [NR-eGR] Layer5      31( 0.29%)       1( 0.01%)       4( 0.04%)   ( 0.33%) 
[05/02 12:44:11    529s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:44:11    529s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:44:11    529s] [NR-eGR] Total      122( 0.23%)       2( 0.00%)       4( 0.01%)   ( 0.24%) 
[05/02 12:44:11    529s] [NR-eGR] 
[05/02 12:44:11    529s] (I)       Total Global Routing Runtime: 0.09 seconds
[05/02 12:44:11    529s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:44:11    529s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[05/02 12:44:11    529s] [NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[05/02 12:44:11    529s] [NR-eGR] End Peak syMemory usage = 1450.7 MB
[05/02 12:44:11    529s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[05/02 12:44:11    529s] [hotspot] +------------+---------------+---------------+
[05/02 12:44:11    529s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:44:11    529s] [hotspot] +------------+---------------+---------------+
[05/02 12:44:11    529s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:44:11    529s] [hotspot] +------------+---------------+---------------+
[05/02 12:44:11    529s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:44:11    529s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:44:11    529s] #################################################################################
[05/02 12:44:11    529s] # Design Stage: PreRoute
[05/02 12:44:11    529s] # Design Name: core
[05/02 12:44:11    529s] # Design Mode: 90nm
[05/02 12:44:11    529s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:44:11    529s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:44:11    529s] # Signoff Settings: SI Off 
[05/02 12:44:11    529s] #################################################################################
[05/02 12:44:11    529s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:44:11    529s] Calculate delays in BcWc mode...
[05/02 12:44:11    529s] Topological Sorting (REAL = 0:00:00.0, MEM = 1448.7M, InitMEM = 1448.7M)
[05/02 12:44:11    529s] Start delay calculation (fullDC) (1 T). (MEM=1448.69)
[05/02 12:44:11    529s] End AAE Lib Interpolated Model. (MEM=1464.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:44:14    532s] Total number of fetched objects 9638
[05/02 12:44:14    532s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:44:14    532s] End delay calculation. (MEM=1433.69 CPU=0:00:02.3 REAL=0:00:03.0)
[05/02 12:44:14    532s] End delay calculation (fullDC). (MEM=1433.69 CPU=0:00:03.1 REAL=0:00:03.0)
[05/02 12:44:14    532s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1433.7M) ***
[05/02 12:44:14    533s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:08:53 mem=1433.7M)
[05/02 12:44:14    533s] Effort level <high> specified for reg2reg path_group
[05/02 12:44:15    533s] Reported timing to dir ./timingReports
[05/02 12:44:15    533s] **optDesign ... cpu = 0:03:10, real = 0:03:11, mem = 1051.5M, totSessionCpu=0:08:54 **
[05/02 12:44:15    533s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1292.3M
[05/02 12:44:15    533s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1292.3M
[05/02 12:44:15    533s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1292.3M
[05/02 12:44:15    533s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.021, MEM:1292.3M
[05/02 12:44:15    533s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.027, MEM:1292.3M
[05/02 12:44:15    533s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1292.3M
[05/02 12:44:17    535s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 17.428  | 17.428  | 18.750  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.291%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:12, real = 0:03:13, mem = 1049.5M, totSessionCpu=0:08:55 **
[05/02 12:44:17    535s] Deleting Cell Server ...
[05/02 12:44:17    535s] Deleting Lib Analyzer.
[05/02 12:44:17    535s] *** Finished optDesign ***
[05/02 12:44:17    535s] 
[05/02 12:44:17    535s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:18 real=  0:03:19)
[05/02 12:44:17    535s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:10.7 real=0:00:10.7)
[05/02 12:44:17    535s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.9 real=0:00:11.9)
[05/02 12:44:17    535s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.8 real=0:00:06.8)
[05/02 12:44:17    535s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:47 real=  0:01:48)
[05/02 12:44:17    535s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:09.3 real=0:00:09.3)
[05/02 12:44:17    535s] Info: pop threads available for lower-level modules during optimization.
[05/02 12:44:43    536s] <CMD> saveDesign testcore1.enc
[05/02 12:44:43    536s] #% Begin save design ... (date=05/02 12:44:43, mem=1049.6M)
[05/02 12:44:43    536s] % Begin Save netlist data ... (date=05/02 12:44:43, mem=1049.6M)
[05/02 12:44:43    536s] Writing Binary DB to testcore1.enc.dat/core.v.bin in single-threaded mode...
[05/02 12:44:43    536s] % End Save netlist data ... (date=05/02 12:44:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1049.8M, current mem=1049.8M)
[05/02 12:44:43    536s] % Begin Save AAE data ... (date=05/02 12:44:43, mem=1049.8M)
[05/02 12:44:43    536s] Saving AAE Data ...
[05/02 12:44:43    536s] % End Save AAE data ... (date=05/02 12:44:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1049.8M, current mem=1049.8M)
[05/02 12:44:43    536s] % Begin Save clock tree data ... (date=05/02 12:44:43, mem=1050.0M)
[05/02 12:44:43    536s] % End Save clock tree data ... (date=05/02 12:44:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.0M, current mem=1050.0M)
[05/02 12:44:43    536s] Saving preference file testcore1.enc.dat/gui.pref.tcl ...
[05/02 12:44:43    536s] Saving mode setting ...
[05/02 12:44:43    536s] Saving global file ...
[05/02 12:44:43    536s] % Begin Save floorplan data ... (date=05/02 12:44:43, mem=1050.3M)
[05/02 12:44:43    536s] Saving floorplan file ...
[05/02 12:44:43    537s] % End Save floorplan data ... (date=05/02 12:44:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1050.3M, current mem=1050.3M)
[05/02 12:44:43    537s] Saving Drc markers ...
[05/02 12:44:43    537s] ... No Drc file written since there is no markers found.
[05/02 12:44:43    537s] % Begin Save placement data ... (date=05/02 12:44:43, mem=1050.3M)
[05/02 12:44:43    537s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/02 12:44:43    537s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1290.3M) ***
[05/02 12:44:43    537s] % End Save placement data ... (date=05/02 12:44:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.3M, current mem=1050.3M)
[05/02 12:44:43    537s] % Begin Save routing data ... (date=05/02 12:44:43, mem=1050.3M)
[05/02 12:44:43    537s] Saving route file ...
[05/02 12:44:44    537s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1290.3M) ***
[05/02 12:44:44    537s] % End Save routing data ... (date=05/02 12:44:44, total cpu=0:00:00.2, real=0:00:01.0, peak res=1051.1M, current mem=1051.1M)
[05/02 12:44:44    537s] Saving property file testcore1.enc.dat/core.prop
[05/02 12:44:44    537s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1290.3M) ***
[05/02 12:44:44    537s] % Begin Save power constraints data ... (date=05/02 12:44:44, mem=1051.1M)
[05/02 12:44:44    537s] % End Save power constraints data ... (date=05/02 12:44:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.1M, current mem=1051.1M)
[05/02 12:44:44    537s] Saving rc congestion map testcore1.enc.dat/core.congmap.gz ...
[05/02 12:44:44    537s] Generated self-contained design testcore1.enc.dat
[05/02 12:44:44    537s] #% End save design ... (date=05/02 12:44:44, total cpu=0:00:00.9, real=0:00:01.0, peak res=1051.1M, current mem=996.5M)
[05/02 12:44:44    537s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:44:44    537s] 
[05/02 12:46:06    541s] <CMD> create_ccopt_clock_tree_spec
[05/02 12:46:06    541s] Creating clock tree spec for modes (timing configs): constraints_top
[05/02 12:46:06    541s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/02 12:46:06    541s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:46:06    541s] Summary for sequential cells identification: 
[05/02 12:46:06    541s]   Identified SBFF number: 116
[05/02 12:46:06    541s]   Identified MBFF number: 0
[05/02 12:46:06    541s]   Identified SB Latch number: 0
[05/02 12:46:06    541s]   Identified MB Latch number: 0
[05/02 12:46:06    541s]   Not identified SBFF number: 24
[05/02 12:46:06    541s]   Not identified MBFF number: 0
[05/02 12:46:06    541s]   Not identified SB Latch number: 0
[05/02 12:46:06    541s]   Not identified MB Latch number: 0
[05/02 12:46:06    541s]   Number of sequential cells which are not FFs: 38
[05/02 12:46:06    541s] Creating Cell Server, finished. 
[05/02 12:46:06    541s] 
[05/02 12:46:06    541s]  Visiting view : worst
[05/02 12:46:06    541s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[05/02 12:46:06    541s]  Visiting view : best
[05/02 12:46:06    541s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[05/02 12:46:06    541s]  Setting StdDelay to 52.40
[05/02 12:46:06    541s] Reset timing graph...
[05/02 12:46:06    541s] Ignoring AAE DB Resetting ...
[05/02 12:46:06    541s] Reset timing graph done.
[05/02 12:46:06    541s] Ignoring AAE DB Resetting ...
[05/02 12:46:07    542s] Analyzing clock structure...
[05/02 12:46:07    542s] Analyzing clock structure done.
[05/02 12:46:07    542s] Reset timing graph...
[05/02 12:46:07    542s] Ignoring AAE DB Resetting ...
[05/02 12:46:07    542s] Reset timing graph done.
[05/02 12:46:07    542s] Extracting original clock gating for clk...
[05/02 12:46:07    542s]   clock_tree clk contains 1135 sinks and 0 clock gates.
[05/02 12:46:07    542s]   Extraction for clk complete.
[05/02 12:46:07    542s] Extracting original clock gating for clk done.
[05/02 12:46:07    542s] Checking clock tree convergence...
[05/02 12:46:07    542s] Checking clock tree convergence done.
[05/02 12:46:16    543s] <CMD> ccopt_design
[05/02 12:46:16    543s] #% Begin ccopt_design (date=05/02 12:46:16, mem=992.1M)
[05/02 12:46:16    543s] Runtime...
[05/02 12:46:16    543s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/02 12:46:16    543s] Preferred extra space for top nets is 0
[05/02 12:46:16    543s] Preferred extra space for trunk nets is 1
[05/02 12:46:16    543s] Preferred extra space for leaf nets is 1
[05/02 12:46:16    543s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/02 12:46:16    543s] Set place::cacheFPlanSiteMark to 1
[05/02 12:46:16    543s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/02 12:46:16    543s] Using CCOpt effort standard.
[05/02 12:46:16    543s] CCOpt::Phase::Initialization...
[05/02 12:46:16    543s] Check Prerequisites...
[05/02 12:46:16    543s] Leaving CCOpt scope - CheckPlace...
[05/02 12:46:16    543s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1232.7M
[05/02 12:46:16    543s] Core basic site is tsm3site
[05/02 12:46:16    543s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:46:16    543s] Mark StBox On SiteArr starts
[05/02 12:46:16    543s] Mark StBox On SiteArr ends
[05/02 12:46:16    543s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.020, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.022, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.023, MEM:1232.7M
[05/02 12:46:16    543s] Begin checking placement ... (start mem=1232.7M, init mem=1232.7M)
[05/02 12:46:16    543s] *info: Placed = 9438          
[05/02 12:46:16    543s] *info: Unplaced = 0           
[05/02 12:46:16    543s] Placement Density:70.29%(190979/271697)
[05/02 12:46:16    543s] Placement Density (including fixed std cells):70.29%(190979/271697)
[05/02 12:46:16    543s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1232.7M)
[05/02 12:46:16    543s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:46:16    543s] Validating CTS configuration...
[05/02 12:46:16    543s] Non-default CCOpt properties:
[05/02 12:46:16    543s] preferred_extra_space is set for at least one key
[05/02 12:46:16    543s] route_type is set for at least one key
[05/02 12:46:16    543s] target_max_trans_sdc is set for at least one key
[05/02 12:46:16    543s] Using cell based legalization.
[05/02 12:46:16    543s] OPERPROF: Starting DPlace-Init at level 1, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1232.7M
[05/02 12:46:16    543s] Core basic site is tsm3site
[05/02 12:46:16    543s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:46:16    543s] Mark StBox On SiteArr starts
[05/02 12:46:16    543s] Mark StBox On SiteArr ends
[05/02 12:46:16    543s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.030, REAL:0.022, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:       Starting CMU at level 4, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.040, REAL:0.028, MEM:1232.7M
[05/02 12:46:16    543s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.029, MEM:1232.7M
[05/02 12:46:16    543s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1232.7MB).
[05/02 12:46:16    543s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:1232.7M
[05/02 12:46:16    543s] Route type trimming info:
[05/02 12:46:16    543s]   No route type modifications were made.
[05/02 12:46:16    543s] Library Trimming...
[05/02 12:46:16    543s] Accumulated time to calculate placeable region: 0
[05/02 12:46:16    543s] (I)       Initializing Steiner engine. 
[05/02 12:46:16    543s] (I)       Reading DB...
[05/02 12:46:16    543s] (I)       Number of ignored instance 0
[05/02 12:46:16    543s] (I)       numMoveCells=9438, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[05/02 12:46:16    543s] (I)       Identified Clock instances: Flop 1135, Clock buffer/inverter 0, Gate 0
[05/02 12:46:16    543s] (I)       before initializing RouteDB syMemory usage = 1232.7 MB
[05/02 12:46:16    543s] (I)       congestionReportName   : 
[05/02 12:46:16    543s] (I)       layerRangeFor2DCongestion : 
[05/02 12:46:16    543s] (I)       buildTerm2TermWires    : 1
[05/02 12:46:16    543s] (I)       doTrackAssignment      : 0
[05/02 12:46:16    543s] (I)       dumpBookshelfFiles     : 0
[05/02 12:46:16    543s] (I)       numThreads             : 1
[05/02 12:46:16    543s] (I)       bufferingAwareRouting  : true
[05/02 12:46:16    543s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:46:16    543s] (I)       honorPin               : false
[05/02 12:46:16    543s] (I)       honorPinGuide          : true
[05/02 12:46:16    543s] (I)       honorPartition         : false
[05/02 12:46:16    543s] (I)       allowPartitionCrossover: false
[05/02 12:46:16    543s] (I)       honorSingleEntry       : true
[05/02 12:46:16    543s] (I)       honorSingleEntryStrong : true
[05/02 12:46:16    543s] (I)       handleViaSpacingRule   : false
[05/02 12:46:16    543s] (I)       handleEolSpacingRule   : true
[05/02 12:46:16    543s] (I)       PDConstraint           : none
[05/02 12:46:16    543s] (I)       expBetterNDRHandling   : true
[05/02 12:46:16    543s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:46:16    543s] (I)       routingEffortLevel     : 3
[05/02 12:46:16    543s] (I)       effortLevel            : standard
[05/02 12:46:16    543s] [NR-eGR] minRouteLayer          : 2
[05/02 12:46:16    543s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:46:16    543s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:46:16    543s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:46:16    543s] (I)       numRowsPerGCell        : 1
[05/02 12:46:16    543s] (I)       speedUpLargeDesign     : 0
[05/02 12:46:16    543s] (I)       multiThreadingTA       : 1
[05/02 12:46:16    543s] (I)       blkAwareLayerSwitching : 1
[05/02 12:46:16    543s] (I)       optimizationMode       : false
[05/02 12:46:16    543s] (I)       routeSecondPG          : false
[05/02 12:46:16    543s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:46:16    543s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:46:16    543s] (I)       punchThroughDistance   : 2147483647.00
[05/02 12:46:16    543s] (I)       scenicBound            : 1.15
[05/02 12:46:16    543s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:46:16    543s] (I)       source-to-sink ratio   : 0.30
[05/02 12:46:16    543s] (I)       targetCongestionRatioH : 1.00
[05/02 12:46:16    543s] (I)       targetCongestionRatioV : 1.00
[05/02 12:46:16    543s] (I)       layerCongestionRatio   : 1.00
[05/02 12:46:16    543s] (I)       m1CongestionRatio      : 0.10
[05/02 12:46:16    543s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:46:16    543s] (I)       localRouteEffort       : 1.00
[05/02 12:46:16    543s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:46:16    543s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:46:16    543s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:46:16    543s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:46:16    543s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:46:16    543s] (I)       routeVias              : 
[05/02 12:46:16    543s] (I)       readTROption           : true
[05/02 12:46:16    543s] (I)       extraSpacingFactor     : 1.00
[05/02 12:46:16    543s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:46:16    543s] (I)       routeSelectedNetsOnly  : false
[05/02 12:46:16    543s] (I)       clkNetUseMaxDemand     : false
[05/02 12:46:16    543s] (I)       extraDemandForClocks   : 0
[05/02 12:46:16    543s] (I)       steinerRemoveLayers    : false
[05/02 12:46:16    543s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:46:16    543s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:46:16    543s] (I)       similarTopologyRoutingFast : true
[05/02 12:46:16    543s] (I)       spanningTreeRefinement : false
[05/02 12:46:16    543s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:46:16    543s] (I)       starting read tracks
[05/02 12:46:16    543s] (I)       build grid graph
[05/02 12:46:16    543s] (I)       build grid graph start
[05/02 12:46:16    543s] [NR-eGR] Layer1 has no routable track
[05/02 12:46:16    543s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:46:16    543s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:46:16    543s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:46:16    543s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:46:16    543s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:46:16    543s] (I)       build grid graph end
[05/02 12:46:16    543s] (I)       numViaLayers=6
[05/02 12:46:16    543s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:46:16    543s] (I)       Reading via via2 for layer: 1 
[05/02 12:46:16    543s] (I)       Reading via via3 for layer: 2 
[05/02 12:46:16    543s] (I)       Reading via via4 for layer: 3 
[05/02 12:46:16    543s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:46:16    543s] (I)       end build via table
[05/02 12:46:16    543s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:46:16    543s] (I)       readDataFromPlaceDB
[05/02 12:46:16    543s] (I)       Read net information..
[05/02 12:46:16    543s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[05/02 12:46:16    543s] (I)       Read testcase time = 0.000 seconds
[05/02 12:46:16    543s] 
[05/02 12:46:16    543s] (I)       read default dcut vias
[05/02 12:46:16    543s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:46:16    543s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:46:16    543s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:46:16    543s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:46:16    543s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:46:16    543s] (I)       build grid graph start
[05/02 12:46:16    543s] (I)       build grid graph end
[05/02 12:46:16    543s] (I)       Model blockage into capacity
[05/02 12:46:16    543s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:46:16    543s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:46:16    543s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:46:16    543s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:46:16    543s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:46:16    543s] (I)       blocked area on Layer5 : 79595059200  (7.20%)
[05/02 12:46:16    543s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:46:16    543s] (I)       Modeling time = 0.000 seconds
[05/02 12:46:16    543s] 
[05/02 12:46:16    543s] (I)       Moved 0 terms for better access 
[05/02 12:46:16    543s] (I)       Number of ignored nets = 0
[05/02 12:46:16    543s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:46:16    543s] (I)       Number of clock nets = 0.  Ignored: No
[05/02 12:46:16    543s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:46:16    543s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:46:16    543s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:46:16    543s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:46:16    543s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:46:16    543s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:46:16    543s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:46:16    543s] (I)       Constructing bin map
[05/02 12:46:16    543s] (I)       Initialize bin information with width=20160 height=20160
[05/02 12:46:16    543s] (I)       Done constructing bin map
[05/02 12:46:16    543s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1232.7 MB
[05/02 12:46:16    543s] (I)       Ndr track 0 does not exist
[05/02 12:46:16    543s] (I)       Layer1  viaCost=200.00
[05/02 12:46:16    543s] (I)       Layer2  viaCost=100.00
[05/02 12:46:16    543s] (I)       Layer3  viaCost=100.00
[05/02 12:46:16    543s] (I)       Layer4  viaCost=100.00
[05/02 12:46:16    543s] (I)       Layer5  viaCost=300.00
[05/02 12:46:16    543s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:46:16    543s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:46:16    543s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:46:16    543s] (I)       Site Width          :  1320  (dbu)
[05/02 12:46:16    543s] (I)       Row Height          : 10080  (dbu)
[05/02 12:46:16    543s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:46:16    543s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:46:16    543s] (I)       grid                :   105   104     6
[05/02 12:46:16    543s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:46:16    543s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:46:16    543s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:46:16    543s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:46:16    543s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:46:16    543s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:46:16    543s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:46:16    543s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:46:16    543s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:46:16    543s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:46:16    543s] (I)       --------------------------------------------------------
[05/02 12:46:16    543s] 
[05/02 12:46:16    543s] [NR-eGR] ============ Routing rule table ============
[05/02 12:46:16    543s] [NR-eGR] Rule id 0. Nets 0 
[05/02 12:46:16    543s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:46:16    543s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:46:16    543s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:46:16    543s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:46:16    543s] [NR-eGR] ========================================
[05/02 12:46:16    543s] [NR-eGR] 
[05/02 12:46:16    543s] (I)       After initializing earlyGlobalRoute syMemory usage = 1232.7 MB
[05/02 12:46:16    543s] (I)       Loading and dumping file time : 0.04 seconds
[05/02 12:46:16    543s] (I)       total 2D Cap : 411538 = (188791 H, 222747 V)
[05/02 12:46:16    543s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/02 12:46:17    543s] End AAE Lib Interpolated Model. (MEM=1232.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:46:17    543s]   Library trimming buffers in power domain auto-default and half-corner max:setup.late removed 2 of 9 cells
[05/02 12:46:17    543s] Original list had 9 cells:
[05/02 12:46:17    543s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 CLKBUFXL CLKBUFX1 
[05/02 12:46:17    543s] New trimmed list has 7 cells:
[05/02 12:46:17    543s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1 
[05/02 12:46:17    543s] Accumulated time to calculate placeable region: 0
[05/02 12:46:17    543s]   Library trimming inverters in power domain auto-default and half-corner max:setup.late removed 4 of 8 cells
[05/02 12:46:17    543s] Original list had 8 cells:
[05/02 12:46:17    543s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/02 12:46:17    543s] New trimmed list has 4 cells:
[05/02 12:46:17    543s] CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1 
[05/02 12:46:17    543s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[05/02 12:46:17    544s] Library Trimming done.
[05/02 12:46:17    544s] Clock tree balancer configuration for clock_tree clk:
[05/02 12:46:17    544s] Non-default CCOpt properties:
[05/02 12:46:17    544s]   route_type (leaf): default_route_type_leaf (default: default)
[05/02 12:46:17    544s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/02 12:46:17    544s]   route_type (top): default_route_type_nonleaf (default: default)
[05/02 12:46:17    544s] For power domain auto-default:
[05/02 12:46:17    544s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
[05/02 12:46:17    544s]   Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1}
[05/02 12:46:17    544s]   Clock gates: 
[05/02 12:46:17    544s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 281265.970um^2
[05/02 12:46:17    544s] Top Routing info:
[05/02 12:46:17    544s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/02 12:46:17    544s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/02 12:46:17    544s] Trunk Routing info:
[05/02 12:46:17    544s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/02 12:46:17    544s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:46:17    544s] Leaf Routing info:
[05/02 12:46:17    544s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/02 12:46:17    544s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:46:17    544s] For timing_corner max:setup, late:
[05/02 12:46:17    544s]   Slew time target (leaf):    0.100ns (Too low; min: 0.215ns)
[05/02 12:46:17    544s]   Slew time target (trunk):   0.100ns (Too low; min: 0.215ns)
[05/02 12:46:17    544s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/02 12:46:17    544s]   Buffer unit delay for power domain auto-default:   0.123ns
[05/02 12:46:17    544s]   Buffer max distance for power domain auto-default: 573.913um
[05/02 12:46:17    544s] Fastest wire driving cells and distances for power domain auto-default:
[05/02 12:46:17    544s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=573.913um, saturatedSlew=0.094ns, speed=3544.861um per ns, cellArea=139.104um^2 per 1000um}
[05/02 12:46:17    544s]   Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=144.000um, saturatedSlew=0.094ns, speed=1952.543um per ns, cellArea=138.600um^2 per 1000um}
[05/02 12:46:17    544s] 
[05/02 12:46:17    544s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[05/02 12:46:17    544s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:46:17    544s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:46:17    544s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:46:17    544s] Primary reporting skew group is skew_group clk/constraints_top with 1135 clock sinks.
[05/02 12:46:17    544s] 
[05/02 12:46:17    544s] Via Selection for Estimated Routes (rule default):
[05/02 12:46:17    544s] 
[05/02 12:46:17    544s] ------------------------------------------------------------
[05/02 12:46:17    544s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[05/02 12:46:17    544s] Range                (Ohm)    (fF)     (fs)     Only
[05/02 12:46:17    544s] ------------------------------------------------------------
[05/02 12:46:17    544s] M1-M2    V12_VH      6.400    0.000    0.000    false
[05/02 12:46:17    544s] M2-M3    via2        6.400    0.000    0.000    false
[05/02 12:46:17    544s] M3-M4    via3        6.400    0.000    0.000    false
[05/02 12:46:17    544s] M4-M5    via4        6.400    0.000    0.000    false
[05/02 12:46:17    544s] M5-M6    V56_VV      2.540    0.000    0.000    false
[05/02 12:46:17    544s] ------------------------------------------------------------
[05/02 12:46:17    544s] 
[05/02 12:46:17    544s] No ideal or dont_touch nets found in the clock tree
[05/02 12:46:17    544s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/02 12:46:17    544s] Check Prerequisites done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/02 12:46:17    544s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/02 12:46:17    544s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[05/02 12:46:17    544s] Set place::cacheFPlanSiteMark to 0
[05/02 12:46:17    544s] 
[05/02 12:46:17    544s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:46:17    544s] Severity  ID               Count  Summary                                  
[05/02 12:46:17    544s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[05/02 12:46:17    544s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[05/02 12:46:17    544s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[05/02 12:46:17    544s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[05/02 12:46:17    544s] *** Message Summary: 4 warning(s), 2 error(s)
[05/02 12:46:17    544s] 
[05/02 12:46:17    544s] #% End ccopt_design (date=05/02 12:46:17, total cpu=0:00:00.9, real=0:00:01.0, peak res=998.6M, current mem=998.6M)
[05/02 12:46:17    544s] 
[05/02 12:46:40    545s] <CMD> saveDesign testcore2.enc
[05/02 12:46:40    545s] #% Begin save design ... (date=05/02 12:46:40, mem=998.6M)
[05/02 12:46:40    545s] % Begin Save netlist data ... (date=05/02 12:46:40, mem=999.2M)
[05/02 12:46:40    545s] Writing Binary DB to testcore2.enc.dat/core.v.bin in single-threaded mode...
[05/02 12:46:40    545s] % End Save netlist data ... (date=05/02 12:46:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.2M, current mem=999.2M)
[05/02 12:46:40    545s] % Begin Save AAE data ... (date=05/02 12:46:40, mem=999.2M)
[05/02 12:46:40    545s] Saving AAE Data ...
[05/02 12:46:40    545s] % End Save AAE data ... (date=05/02 12:46:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.2M, current mem=999.2M)
[05/02 12:46:40    545s] % Begin Save clock tree data ... (date=05/02 12:46:40, mem=999.3M)
[05/02 12:46:41    545s] % End Save clock tree data ... (date=05/02 12:46:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=999.3M, current mem=999.3M)
[05/02 12:46:41    545s] Saving preference file testcore2.enc.dat/gui.pref.tcl ...
[05/02 12:46:41    545s] Saving mode setting ...
[05/02 12:46:41    545s] Saving global file ...
[05/02 12:46:41    545s] % Begin Save floorplan data ... (date=05/02 12:46:41, mem=999.3M)
[05/02 12:46:41    545s] Saving floorplan file ...
[05/02 12:46:41    545s] % End Save floorplan data ... (date=05/02 12:46:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=999.3M, current mem=999.3M)
[05/02 12:46:41    545s] Saving Drc markers ...
[05/02 12:46:41    545s] ... No Drc file written since there is no markers found.
[05/02 12:46:41    545s] % Begin Save placement data ... (date=05/02 12:46:41, mem=999.3M)
[05/02 12:46:41    545s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/02 12:46:41    545s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1290.0M) ***
[05/02 12:46:41    545s] % End Save placement data ... (date=05/02 12:46:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.3M, current mem=999.3M)
[05/02 12:46:41    545s] % Begin Save routing data ... (date=05/02 12:46:41, mem=999.3M)
[05/02 12:46:41    545s] Saving route file ...
[05/02 12:46:41    545s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1290.0M) ***
[05/02 12:46:41    546s] % End Save routing data ... (date=05/02 12:46:41, total cpu=0:00:00.2, real=0:00:00.0, peak res=999.3M, current mem=999.3M)
[05/02 12:46:41    546s] Saving property file testcore2.enc.dat/core.prop
[05/02 12:46:41    546s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1290.0M) ***
[05/02 12:46:41    546s] % Begin Save power constraints data ... (date=05/02 12:46:41, mem=999.3M)
[05/02 12:46:41    546s] % End Save power constraints data ... (date=05/02 12:46:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.3M, current mem=999.3M)
[05/02 12:46:41    546s] Saving rc congestion map testcore2.enc.dat/core.congmap.gz ...
[05/02 12:46:41    546s] Generated self-contained design testcore2.enc.dat
[05/02 12:46:41    546s] #% End save design ... (date=05/02 12:46:41, total cpu=0:00:01.0, real=0:00:01.0, peak res=999.3M, current mem=973.0M)
[05/02 12:46:41    546s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:46:41    546s] 
[05/02 12:46:58    547s] <CMD> timeDesign -postCTS
[05/02 12:46:58    547s] Start to check current routing status for nets...
[05/02 12:46:58    547s] All nets are already routed correctly.
[05/02 12:46:58    547s] End to check current routing status for nets (mem=1221.7M)
[05/02 12:46:58    547s] Effort level <high> specified for reg2reg path_group
[05/02 12:46:59    547s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1232.5M
[05/02 12:46:59    547s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1232.5M
[05/02 12:46:59    547s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1232.5M
[05/02 12:46:59    547s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.021, MEM:1232.5M
[05/02 12:46:59    547s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.026, MEM:1232.5M
[05/02 12:46:59    547s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1232.5M
[05/02 12:46:59    547s] #################################################################################
[05/02 12:46:59    547s] # Design Stage: PreRoute
[05/02 12:46:59    547s] # Design Name: core
[05/02 12:46:59    547s] # Design Mode: 90nm
[05/02 12:46:59    547s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:46:59    547s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:46:59    547s] # Signoff Settings: SI Off 
[05/02 12:46:59    547s] #################################################################################
[05/02 12:46:59    547s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:46:59    547s] Calculate delays in BcWc mode...
[05/02 12:46:59    547s] Topological Sorting (REAL = 0:00:00.0, MEM = 1230.5M, InitMEM = 1230.5M)
[05/02 12:46:59    547s] Start delay calculation (fullDC) (1 T). (MEM=1230.49)
[05/02 12:46:59    548s] End AAE Lib Interpolated Model. (MEM=1246.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    548s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:00    549s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:01    550s] **WARN: (IMPESI-3014):	The RC network is incomplete for net alu_addr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/02 12:47:02    550s] Total number of fetched objects 9638
[05/02 12:47:02    550s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:47:02    550s] End delay calculation. (MEM=1313.53 CPU=0:00:02.3 REAL=0:00:03.0)
[05/02 12:47:02    550s] End delay calculation (fullDC). (MEM=1313.53 CPU=0:00:02.9 REAL=0:00:03.0)
[05/02 12:47:02    550s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1313.5M) ***
[05/02 12:47:02    551s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:09:11 mem=1313.5M)
[05/02 12:47:04    553s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 17.428  | 17.428  | 18.750  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.291%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:47:04    553s] Total CPU time: 5.89 sec
[05/02 12:47:04    553s] Total Real time: 6.0 sec
[05/02 12:47:04    553s] Total Memory Usage: 1246.753906 Mbytes
[05/02 12:47:20    553s] <CMD> optDesign -postCTS
[05/02 12:47:20    553s] **WARN: (IMPOPT-576):	166 nets have unplaced terms. 
[05/02 12:47:20    553s] Type 'man IMPOPT-576' for more detail.
[05/02 12:47:20    553s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/02 12:47:20    553s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1246.8M
[05/02 12:47:20    553s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1246.8M
[05/02 12:47:20    553s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1246.8M
[05/02 12:47:20    553s] Core basic site is tsm3site
[05/02 12:47:20    553s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:47:20    553s] Mark StBox On SiteArr starts
[05/02 12:47:20    553s] Mark StBox On SiteArr ends
[05/02 12:47:20    553s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.022, MEM:1246.8M
[05/02 12:47:20    553s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.027, MEM:1246.8M
[05/02 12:47:20    553s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1246.8M
[05/02 12:47:20    554s] #spOpts: mergeVia=F 
[05/02 12:47:20    554s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.023, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.023, MEM:1246.8M
[05/02 12:47:20    554s] GigaOpt running with 1 threads.
[05/02 12:47:20    554s] Info: 1 threads available for lower-level modules during optimization.
[05/02 12:47:20    554s] OPERPROF: Starting DPlace-Init at level 1, MEM:1246.8M
[05/02 12:47:20    554s] #spOpts: mergeVia=F 
[05/02 12:47:20    554s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF:       Starting CMU at level 4, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.025, MEM:1246.8M
[05/02 12:47:20    554s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.025, MEM:1246.8M
[05/02 12:47:20    554s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1246.8MB).
[05/02 12:47:20    554s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1246.8M
[05/02 12:47:20    554s] 
[05/02 12:47:20    554s] Creating Lib Analyzer ...
[05/02 12:47:20    554s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:47:21    554s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:47:21    554s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:47:21    554s] 
[05/02 12:47:27    560s] Creating Lib Analyzer, finished. 
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	ext_reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (IMPOPT-665):	mem_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:47:27    560s] Type 'man IMPOPT-665' for more detail.
[05/02 12:47:27    560s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/02 12:47:27    560s] To increase the message display limit, refer to the product command reference manual.
[05/02 12:47:27    560s] Effort level <high> specified for reg2reg path_group
[05/02 12:47:28    561s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1009.7M, totSessionCpu=0:09:22 **
[05/02 12:47:28    561s] *** optDesign -postCTS ***
[05/02 12:47:28    561s] DRC Margin: user margin 0.0; extra margin 0.2
[05/02 12:47:28    561s] Hold Target Slack: user slack 0
[05/02 12:47:28    561s] Setup Target Slack: user slack 0; extra slack 0.1
[05/02 12:47:28    561s] setUsefulSkewMode -ecoRoute false
[05/02 12:47:28    561s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1270.8M
[05/02 12:47:28    561s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1270.8M
[05/02 12:47:28    561s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.023, MEM:1270.8M
[05/02 12:47:28    561s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.023, MEM:1270.8M
[05/02 12:47:28    561s] Deleting Cell Server ...
[05/02 12:47:28    561s] Deleting Lib Analyzer.
[05/02 12:47:28    561s] Multi-VT timing optimization disabled based on library information.
[05/02 12:47:28    561s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:47:28    561s] Summary for sequential cells identification: 
[05/02 12:47:28    561s]   Identified SBFF number: 116
[05/02 12:47:28    561s]   Identified MBFF number: 0
[05/02 12:47:28    561s]   Identified SB Latch number: 0
[05/02 12:47:28    561s]   Identified MB Latch number: 0
[05/02 12:47:28    561s]   Not identified SBFF number: 24
[05/02 12:47:28    561s]   Not identified MBFF number: 0
[05/02 12:47:28    561s]   Not identified SB Latch number: 0
[05/02 12:47:28    561s]   Not identified MB Latch number: 0
[05/02 12:47:28    561s]   Number of sequential cells which are not FFs: 38
[05/02 12:47:28    561s] Creating Cell Server, finished. 
[05/02 12:47:28    561s] 
[05/02 12:47:28    561s]  Visiting view : worst
[05/02 12:47:28    561s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[05/02 12:47:28    561s]  Visiting view : best
[05/02 12:47:28    561s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[05/02 12:47:28    561s]  Setting StdDelay to 52.40
[05/02 12:47:28    561s] Deleting Cell Server ...
[05/02 12:47:28    561s] Start to check current routing status for nets...
[05/02 12:47:28    561s] All nets are already routed correctly.
[05/02 12:47:28    561s] End to check current routing status for nets (mem=1270.8M)
[05/02 12:47:28    561s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1270.8M
[05/02 12:47:28    561s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1270.8M
[05/02 12:47:28    561s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1270.8M
[05/02 12:47:28    561s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.021, MEM:1270.8M
[05/02 12:47:28    562s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.026, MEM:1270.8M
[05/02 12:47:28    562s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1270.8M
[05/02 12:47:29    562s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 17.428  | 17.428  | 18.750  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.291%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1005.5M, totSessionCpu=0:09:23 **
[05/02 12:47:29    562s] ** INFO : this run is activating low effort ccoptDesign flow
[05/02 12:47:29    562s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:47:29    562s] ### Creating PhyDesignMc. totSessionCpu=0:09:23 mem=1262.8M
[05/02 12:47:29    562s] OPERPROF: Starting DPlace-Init at level 1, MEM:1262.8M
[05/02 12:47:29    562s] #spOpts: mergeVia=F 
[05/02 12:47:29    562s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1262.8M
[05/02 12:47:29    562s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1262.8M
[05/02 12:47:29    562s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.023, MEM:1262.8M
[05/02 12:47:29    562s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.023, MEM:1262.8M
[05/02 12:47:29    562s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1262.8MB).
[05/02 12:47:29    562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1262.8M
[05/02 12:47:29    562s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:23 mem=1262.8M
[05/02 12:47:29    562s] #optDebug: fT-E <X 1 0 0 0>
[05/02 12:47:29    563s] *** Starting optimizing excluded clock nets MEM= 1262.8M) ***
[05/02 12:47:29    563s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1262.8M) ***
[05/02 12:47:29    563s] *** Starting optimizing excluded clock nets MEM= 1262.8M) ***
[05/02 12:47:29    563s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1262.8M) ***
[05/02 12:47:29    563s] Info: Done creating the CCOpt slew target map.
[05/02 12:47:30    563s] *** Timing Is met
[05/02 12:47:30    563s] *** Check timing (0:00:00.0)
[05/02 12:47:30    563s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:47:30    563s] Summary for sequential cells identification: 
[05/02 12:47:30    563s]   Identified SBFF number: 116
[05/02 12:47:30    563s]   Identified MBFF number: 0
[05/02 12:47:30    563s]   Identified SB Latch number: 0
[05/02 12:47:30    563s]   Identified MB Latch number: 0
[05/02 12:47:30    563s]   Not identified SBFF number: 24
[05/02 12:47:30    563s]   Not identified MBFF number: 0
[05/02 12:47:30    563s]   Not identified SB Latch number: 0
[05/02 12:47:30    563s]   Not identified MB Latch number: 0
[05/02 12:47:30    563s]   Number of sequential cells which are not FFs: 38
[05/02 12:47:30    563s] Creating Cell Server, finished. 
[05/02 12:47:30    563s] 
[05/02 12:47:30    563s]  Visiting view : worst
[05/02 12:47:30    563s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[05/02 12:47:30    563s]  Visiting view : best
[05/02 12:47:30    563s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[05/02 12:47:30    563s]  Setting StdDelay to 52.40
[05/02 12:47:30    563s] **INFO: Flow update: Design timing is met.
[05/02 12:47:30    563s] **INFO: Flow update: Design timing is met.
[05/02 12:47:30    564s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:47:30    564s] ### Creating LA Mngr. totSessionCpu=0:09:24 mem=1262.8M
[05/02 12:47:36    570s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=1268.8M
[05/02 12:47:36    570s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:47:36    570s] ### Creating PhyDesignMc. totSessionCpu=0:09:30 mem=1402.3M
[05/02 12:47:36    570s] OPERPROF: Starting DPlace-Init at level 1, MEM:1402.3M
[05/02 12:47:36    570s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1402.3M
[05/02 12:47:36    570s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1402.3M
[05/02 12:47:37    570s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.023, MEM:1402.3M
[05/02 12:47:37    570s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.024, MEM:1402.3M
[05/02 12:47:37    570s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1402.3MB).
[05/02 12:47:37    570s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1402.3M
[05/02 12:47:37    570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=1402.3M
[05/02 12:47:37    570s] Begin: Area Reclaim Optimization
[05/02 12:47:37    570s] 
[05/02 12:47:37    570s] Creating Lib Analyzer ...
[05/02 12:47:37    570s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20)
[05/02 12:47:37    570s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:47:37    570s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:47:37    570s] 
[05/02 12:47:43    576s] Creating Lib Analyzer, finished. 
[05/02 12:47:43    576s] ### Creating LA Mngr. totSessionCpu=0:09:36 mem=1426.3M
[05/02 12:47:43    576s] ### Creating LA Mngr, finished. totSessionCpu=0:09:36 mem=1426.3M
[05/02 12:47:43    576s] 
[05/02 12:47:43    576s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[05/02 12:47:43    576s] ### Creating LA Mngr. totSessionCpu=0:09:36 mem=1520.1M
[05/02 12:47:43    576s] ### Creating LA Mngr, finished. totSessionCpu=0:09:36 mem=1520.1M
[05/02 12:47:43    576s] Usable buffer cells for single buffer setup transform:
[05/02 12:47:43    576s] CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20 
[05/02 12:47:43    576s] Number of usable buffer cells above: 16
[05/02 12:47:44    577s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 70.29
[05/02 12:47:44    577s] +----------+---------+--------+--------+------------+--------+
[05/02 12:47:44    577s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/02 12:47:44    577s] +----------+---------+--------+--------+------------+--------+
[05/02 12:47:44    577s] |    70.29%|        -|   0.100|   0.000|   0:00:00.0| 1520.1M|
[05/02 12:47:46    579s] |    70.29%|        0|   0.100|   0.000|   0:00:02.0| 1520.1M|
[05/02 12:47:46    579s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[05/02 12:47:47    580s] |    70.29%|        0|   0.100|   0.000|   0:00:01.0| 1520.1M|
[05/02 12:47:47    580s] |    70.29%|        0|   0.100|   0.000|   0:00:00.0| 1520.1M|
[05/02 12:47:47    580s] |    70.29%|        3|   0.100|   0.000|   0:00:00.0| 1520.1M|
[05/02 12:47:47    581s] |    70.29%|        0|   0.100|   0.000|   0:00:00.0| 1520.1M|
[05/02 12:47:47    581s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[05/02 12:47:48    581s] |    70.29%|        0|   0.100|   0.000|   0:00:01.0| 1520.1M|
[05/02 12:47:48    581s] +----------+---------+--------+--------+------------+--------+
[05/02 12:47:48    581s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 70.29
[05/02 12:47:48    581s] 
[05/02 12:47:48    581s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[05/02 12:47:48    581s] --------------------------------------------------------------
[05/02 12:47:48    581s] |                                   | Total     | Sequential |
[05/02 12:47:48    581s] --------------------------------------------------------------
[05/02 12:47:48    581s] | Num insts resized                 |       3  |       0    |
[05/02 12:47:48    581s] | Num insts undone                  |       0  |       0    |
[05/02 12:47:48    581s] | Num insts Downsized               |       3  |       0    |
[05/02 12:47:48    581s] | Num insts Samesized               |       0  |       0    |
[05/02 12:47:48    581s] | Num insts Upsized                 |       0  |       0    |
[05/02 12:47:48    581s] | Num multiple commits+uncommits    |       0  |       -    |
[05/02 12:47:48    581s] --------------------------------------------------------------
[05/02 12:47:48    581s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:47:48    581s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:47:48    581s] **** End NDR-Layer Usage Statistics ****
[05/02 12:47:48    581s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.0) (real = 0:00:11.0) **
[05/02 12:47:48    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.025, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.025, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF: Starting RefinePlace at level 1, MEM:1520.1M
[05/02 12:47:48    581s] *** Starting refinePlace (0:09:41 mem=1520.1M) ***
[05/02 12:47:48    581s] Total net bbox length = 4.041e+05 (1.869e+05 2.173e+05) (ext = 4.998e+04)
[05/02 12:47:48    581s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:47:48    581s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/02 12:47:48    581s] Type 'man IMPSP-5140' for more detail.
[05/02 12:47:48    581s] **WARN: (IMPSP-315):	Found 9438 instances insts with no PG Term connections.
[05/02 12:47:48    581s] Type 'man IMPSP-315' for more detail.
[05/02 12:47:48    581s] Starting refinePlace ...
[05/02 12:47:48    581s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:47:48    581s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1520.1MB) @(0:09:41 - 0:09:42).
[05/02 12:47:48    581s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:47:48    581s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1520.1MB
[05/02 12:47:48    581s] Statistics of distance of Instance movement in refine placement:
[05/02 12:47:48    581s]   maximum (X+Y) =         0.00 um
[05/02 12:47:48    581s]   mean    (X+Y) =         0.00 um
[05/02 12:47:48    581s] Summary Report:
[05/02 12:47:48    581s] Instances move: 0 (out of 9438 movable)
[05/02 12:47:48    581s] Instances flipped: 0
[05/02 12:47:48    581s] Mean displacement: 0.00 um
[05/02 12:47:48    581s] Max displacement: 0.00 um 
[05/02 12:47:48    581s] Total instances moved : 0
[05/02 12:47:48    581s] Total net bbox length = 4.041e+05 (1.869e+05 2.173e+05) (ext = 4.998e+04)
[05/02 12:47:48    581s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1520.1MB
[05/02 12:47:48    581s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1520.1MB) @(0:09:41 - 0:09:42).
[05/02 12:47:48    581s] *** Finished refinePlace (0:09:42 mem=1520.1M) ***
[05/02 12:47:48    581s] OPERPROF: Finished RefinePlace at level 1, CPU:0.210, REAL:0.208, MEM:1520.1M
[05/02 12:47:48    581s] *** maximum move = 0.00 um ***
[05/02 12:47:48    581s] *** Finished re-routing un-routed nets (1520.1M) ***
[05/02 12:47:48    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.024, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.025, MEM:1520.1M
[05/02 12:47:48    581s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1520.1M
[05/02 12:47:48    581s] 
[05/02 12:47:48    581s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1520.1M) ***
[05/02 12:47:48    581s] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=1331.84M, totSessionCpu=0:09:42).
[05/02 12:47:48    581s] ### Creating LA Mngr. totSessionCpu=0:09:42 mem=1331.8M
[05/02 12:47:48    581s] ### Creating LA Mngr, finished. totSessionCpu=0:09:42 mem=1331.8M
[05/02 12:47:48    581s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/02 12:47:48    581s] [PSP]     Started earlyGlobalRoute kernel
[05/02 12:47:48    581s] [PSP]     Initial Peak syMemory usage = 1331.8 MB
[05/02 12:47:48    581s] (I)       Reading DB...
[05/02 12:47:48    582s] (I)       before initializing RouteDB syMemory usage = 1341.7 MB
[05/02 12:47:48    582s] (I)       congestionReportName   : 
[05/02 12:47:48    582s] (I)       layerRangeFor2DCongestion : 
[05/02 12:47:48    582s] (I)       buildTerm2TermWires    : 1
[05/02 12:47:48    582s] (I)       doTrackAssignment      : 1
[05/02 12:47:48    582s] (I)       dumpBookshelfFiles     : 0
[05/02 12:47:48    582s] (I)       numThreads             : 1
[05/02 12:47:48    582s] (I)       bufferingAwareRouting  : false
[05/02 12:47:48    582s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:47:48    582s] (I)       honorPin               : false
[05/02 12:47:48    582s] (I)       honorPinGuide          : true
[05/02 12:47:48    582s] (I)       honorPartition         : false
[05/02 12:47:48    582s] (I)       allowPartitionCrossover: false
[05/02 12:47:48    582s] (I)       honorSingleEntry       : true
[05/02 12:47:48    582s] (I)       honorSingleEntryStrong : true
[05/02 12:47:48    582s] (I)       handleViaSpacingRule   : false
[05/02 12:47:48    582s] (I)       handleEolSpacingRule   : false
[05/02 12:47:48    582s] (I)       PDConstraint           : none
[05/02 12:47:48    582s] (I)       expBetterNDRHandling   : false
[05/02 12:47:48    582s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:47:48    582s] (I)       routingEffortLevel     : 3
[05/02 12:47:48    582s] (I)       effortLevel            : standard
[05/02 12:47:48    582s] [NR-eGR] minRouteLayer          : 2
[05/02 12:47:48    582s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:47:48    582s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:47:48    582s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:47:48    582s] (I)       numRowsPerGCell        : 1
[05/02 12:47:48    582s] (I)       speedUpLargeDesign     : 0
[05/02 12:47:48    582s] (I)       multiThreadingTA       : 1
[05/02 12:47:48    582s] (I)       blkAwareLayerSwitching : 1
[05/02 12:47:48    582s] (I)       optimizationMode       : false
[05/02 12:47:48    582s] (I)       routeSecondPG          : false
[05/02 12:47:48    582s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:47:48    582s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:47:48    582s] (I)       punchThroughDistance   : 500.00
[05/02 12:47:48    582s] (I)       scenicBound            : 1.15
[05/02 12:47:48    582s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:47:48    582s] (I)       source-to-sink ratio   : 0.00
[05/02 12:47:48    582s] (I)       targetCongestionRatioH : 1.00
[05/02 12:47:48    582s] (I)       targetCongestionRatioV : 1.00
[05/02 12:47:48    582s] (I)       layerCongestionRatio   : 0.70
[05/02 12:47:48    582s] (I)       m1CongestionRatio      : 0.10
[05/02 12:47:48    582s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:47:48    582s] (I)       localRouteEffort       : 1.00
[05/02 12:47:48    582s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:47:48    582s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:47:48    582s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:47:48    582s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:47:48    582s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:47:48    582s] (I)       routeVias              : 
[05/02 12:47:48    582s] (I)       readTROption           : true
[05/02 12:47:48    582s] (I)       extraSpacingFactor     : 1.00
[05/02 12:47:48    582s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:47:48    582s] (I)       routeSelectedNetsOnly  : false
[05/02 12:47:48    582s] (I)       clkNetUseMaxDemand     : false
[05/02 12:47:48    582s] (I)       extraDemandForClocks   : 0
[05/02 12:47:48    582s] (I)       steinerRemoveLayers    : false
[05/02 12:47:48    582s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:47:48    582s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:47:48    582s] (I)       similarTopologyRoutingFast : false
[05/02 12:47:48    582s] (I)       spanningTreeRefinement : false
[05/02 12:47:48    582s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:47:48    582s] (I)       starting read tracks
[05/02 12:47:48    582s] (I)       build grid graph
[05/02 12:47:48    582s] (I)       build grid graph start
[05/02 12:47:48    582s] [NR-eGR] Layer1 has no routable track
[05/02 12:47:48    582s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:47:48    582s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:47:48    582s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:47:48    582s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:47:48    582s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:47:48    582s] (I)       build grid graph end
[05/02 12:47:48    582s] (I)       numViaLayers=6
[05/02 12:47:48    582s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:47:48    582s] (I)       Reading via via2 for layer: 1 
[05/02 12:47:48    582s] (I)       Reading via via3 for layer: 2 
[05/02 12:47:48    582s] (I)       Reading via via4 for layer: 3 
[05/02 12:47:48    582s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:47:48    582s] (I)       end build via table
[05/02 12:47:48    582s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:47:48    582s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:47:48    582s] (I)       readDataFromPlaceDB
[05/02 12:47:48    582s] (I)       Read net information..
[05/02 12:47:48    582s] [NR-eGR] Read numTotalNets=9539  numIgnoredNets=0
[05/02 12:47:48    582s] (I)       Read testcase time = 0.000 seconds
[05/02 12:47:48    582s] 
[05/02 12:47:48    582s] (I)       read default dcut vias
[05/02 12:47:48    582s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:47:48    582s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:47:48    582s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:47:48    582s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:47:48    582s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:47:48    582s] (I)       build grid graph start
[05/02 12:47:48    582s] (I)       build grid graph end
[05/02 12:47:48    582s] (I)       Model blockage into capacity
[05/02 12:47:48    582s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:47:49    582s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:47:49    582s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:47:49    582s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:47:49    582s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:47:49    582s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:47:49    582s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:47:49    582s] (I)       Modeling time = 0.000 seconds
[05/02 12:47:49    582s] 
[05/02 12:47:49    582s] (I)       Number of ignored nets = 0
[05/02 12:47:49    582s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:47:49    582s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:47:49    582s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:47:49    582s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:47:49    582s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:47:49    582s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:47:49    582s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:47:49    582s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:47:49    582s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:47:49    582s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:47:49    582s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1343.2 MB
[05/02 12:47:49    582s] (I)       Ndr track 0 does not exist
[05/02 12:47:49    582s] (I)       Layer1  viaCost=200.00
[05/02 12:47:49    582s] (I)       Layer2  viaCost=100.00
[05/02 12:47:49    582s] (I)       Layer3  viaCost=100.00
[05/02 12:47:49    582s] (I)       Layer4  viaCost=100.00
[05/02 12:47:49    582s] (I)       Layer5  viaCost=300.00
[05/02 12:47:49    582s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:47:49    582s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:47:49    582s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:47:49    582s] (I)       Site Width          :  1320  (dbu)
[05/02 12:47:49    582s] (I)       Row Height          : 10080  (dbu)
[05/02 12:47:49    582s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:47:49    582s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:47:49    582s] (I)       grid                :   105   104     6
[05/02 12:47:49    582s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:47:49    582s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:47:49    582s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:47:49    582s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:47:49    582s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:47:49    582s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:47:49    582s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:47:49    582s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:47:49    582s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:47:49    582s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:47:49    582s] (I)       --------------------------------------------------------
[05/02 12:47:49    582s] 
[05/02 12:47:49    582s] [NR-eGR] ============ Routing rule table ============
[05/02 12:47:49    582s] [NR-eGR] Rule id 0. Nets 9539 
[05/02 12:47:49    582s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:47:49    582s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:47:49    582s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:47:49    582s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:47:49    582s] [NR-eGR] ========================================
[05/02 12:47:49    582s] [NR-eGR] 
[05/02 12:47:49    582s] (I)       After initializing earlyGlobalRoute syMemory usage = 1343.2 MB
[05/02 12:47:49    582s] (I)       Loading and dumping file time : 0.10 seconds
[05/02 12:47:49    582s] (I)       ============= Initialization =============
[05/02 12:47:49    582s] (I)       totalPins=37550  totalGlobalPin=35277 (93.95%)
[05/02 12:47:49    582s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:47:49    582s] [NR-eGR] Layer group 1: route 9539 net(s) in layer range [2, 6]
[05/02 12:47:49    582s] (I)       ============  Phase 1a Route ============
[05/02 12:47:49    582s] (I)       Phase 1a runs 0.02 seconds
[05/02 12:47:49    582s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:47:49    582s] (I)       
[05/02 12:47:49    582s] (I)       ============  Phase 1b Route ============
[05/02 12:47:49    582s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:47:49    582s] (I)       
[05/02 12:47:49    582s] (I)       earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.627224e+05um
[05/02 12:47:49    582s] (I)       ============  Phase 1c Route ============
[05/02 12:47:49    582s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:47:49    582s] (I)       
[05/02 12:47:49    582s] (I)       ============  Phase 1d Route ============
[05/02 12:47:49    582s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:47:49    582s] (I)       
[05/02 12:47:49    582s] (I)       ============  Phase 1e Route ============
[05/02 12:47:49    582s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:47:49    582s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:47:49    582s] (I)       
[05/02 12:47:49    582s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.627224e+05um
[05/02 12:47:49    582s] [NR-eGR] 
[05/02 12:47:49    582s] (I)       ============  Phase 1l Route ============
[05/02 12:47:49    582s] (I)       Phase 1l runs 0.03 seconds
[05/02 12:47:49    582s] (I)       
[05/02 12:47:49    582s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:47:49    582s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:47:49    582s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:47:49    582s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:47:49    582s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:47:49    582s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:47:49    582s] [NR-eGR] Layer2      70( 0.65%)       1( 0.01%)       0( 0.00%)   ( 0.66%) 
[05/02 12:47:49    582s] [NR-eGR] Layer3      17( 0.16%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[05/02 12:47:49    582s] [NR-eGR] Layer4       4( 0.04%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[05/02 12:47:49    582s] [NR-eGR] Layer5      31( 0.29%)       1( 0.01%)       4( 0.04%)   ( 0.33%) 
[05/02 12:47:49    582s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:47:49    582s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:47:49    582s] [NR-eGR] Total      122( 0.23%)       2( 0.00%)       4( 0.01%)   ( 0.24%) 
[05/02 12:47:49    582s] [NR-eGR] 
[05/02 12:47:49    582s] (I)       Total Global Routing Runtime: 0.09 seconds
[05/02 12:47:49    582s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:47:49    582s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[05/02 12:47:49    582s] [NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[05/02 12:47:49    582s] (I)       ============= track Assignment ============
[05/02 12:47:49    582s] (I)       extract Global 3D Wires
[05/02 12:47:49    582s] (I)       Extract Global WL : time=0.00
[05/02 12:47:49    582s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/02 12:47:49    582s] (I)       Initialization real time=0.00 seconds
[05/02 12:47:49    582s] (I)       Run Multi-thread track assignment
[05/02 12:47:49    582s] (I)       merging nets...
[05/02 12:47:49    582s] (I)       merging nets done
[05/02 12:47:49    582s] (I)       Kernel real time=0.14 seconds
[05/02 12:47:49    582s] (I)       End Greedy Track Assignment
[05/02 12:47:49    582s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:47:49    582s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 37550
[05/02 12:47:49    582s] [NR-eGR] Layer2(Metal2)(V) length: 1.317229e+05um, number of vias: 51160
[05/02 12:47:49    582s] [NR-eGR] Layer3(Metal3)(H) length: 1.709446e+05um, number of vias: 8915
[05/02 12:47:49    582s] [NR-eGR] Layer4(Metal4)(V) length: 1.131746e+05um, number of vias: 2181
[05/02 12:47:49    582s] [NR-eGR] Layer5(Metal5)(H) length: 4.470303e+04um, number of vias: 506
[05/02 12:47:49    582s] [NR-eGR] Layer6(Metal6)(V) length: 2.505804e+04um, number of vias: 0
[05/02 12:47:49    582s] [NR-eGR] Total length: 4.856032e+05um, number of vias: 100312
[05/02 12:47:49    582s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:47:49    582s] [NR-eGR] Total clock nets wire length: 1.113896e+04um 
[05/02 12:47:49    582s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:47:49    582s] [NR-eGR] End Peak syMemory usage = 1329.0 MB
[05/02 12:47:49    582s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.56 seconds
[05/02 12:47:49    582s] Extraction called for design 'core' of instances=9438 and nets=9831 using extraction engine 'preRoute' .
[05/02 12:47:49    582s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:47:49    582s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:47:49    582s] PreRoute RC Extraction called for design core.
[05/02 12:47:49    582s] RC Extraction called in multi-corner(1) mode.
[05/02 12:47:49    582s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:47:49    582s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:47:49    582s] RCMode: PreRoute
[05/02 12:47:49    582s]       RC Corner Indexes            0   
[05/02 12:47:49    582s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:47:49    582s] Resistance Scaling Factor    : 1.00000 
[05/02 12:47:49    582s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:47:49    582s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:47:49    582s] Shrink Factor                : 1.00000
[05/02 12:47:49    582s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:47:49    582s] Updating RC grid for preRoute extraction ...
[05/02 12:47:49    582s] Initializing multi-corner resistance tables ...
[05/02 12:47:49    582s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1328.980M)
[05/02 12:47:50    583s] Compute RC Scale Done ...
[05/02 12:47:50    583s] [hotspot] +------------+---------------+---------------+
[05/02 12:47:50    583s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:47:50    583s] [hotspot] +------------+---------------+---------------+
[05/02 12:47:50    583s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:47:50    583s] [hotspot] +------------+---------------+---------------+
[05/02 12:47:50    583s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:47:50    583s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:47:50    583s] #################################################################################
[05/02 12:47:50    583s] # Design Stage: PreRoute
[05/02 12:47:50    583s] # Design Name: core
[05/02 12:47:50    583s] # Design Mode: 90nm
[05/02 12:47:50    583s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:47:50    583s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:47:50    583s] # Signoff Settings: SI Off 
[05/02 12:47:50    583s] #################################################################################
[05/02 12:47:50    583s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:47:50    583s] Calculate delays in BcWc mode...
[05/02 12:47:50    583s] Topological Sorting (REAL = 0:00:00.0, MEM = 1384.2M, InitMEM = 1384.2M)
[05/02 12:47:50    583s] Start delay calculation (fullDC) (1 T). (MEM=1384.21)
[05/02 12:47:50    583s] End AAE Lib Interpolated Model. (MEM=1400.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:47:53    586s] Total number of fetched objects 9638
[05/02 12:47:53    586s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:47:53    586s] End delay calculation. (MEM=1368.47 CPU=0:00:01.9 REAL=0:00:02.0)
[05/02 12:47:53    586s] End delay calculation (fullDC). (MEM=1368.47 CPU=0:00:02.6 REAL=0:00:03.0)
[05/02 12:47:53    586s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1368.5M) ***
[05/02 12:47:53    586s] Begin: GigaOpt postEco DRV Optimization
[05/02 12:47:53    586s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:47:53    586s] PhyDesignGrid: maxLocalDensity 0.98
[05/02 12:47:53    586s] ### Creating PhyDesignMc. totSessionCpu=0:09:46 mem=1368.5M
[05/02 12:47:53    586s] OPERPROF: Starting DPlace-Init at level 1, MEM:1368.5M
[05/02 12:47:53    586s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1368.5M
[05/02 12:47:53    586s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1368.5M
[05/02 12:47:53    586s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1368.5M
[05/02 12:47:53    586s] Core basic site is tsm3site
[05/02 12:47:53    586s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:47:53    586s] Mark StBox On SiteArr starts
[05/02 12:47:53    586s] Mark StBox On SiteArr ends
[05/02 12:47:53    586s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.013, MEM:1368.5M
[05/02 12:47:53    586s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.016, MEM:1368.5M
[05/02 12:47:53    586s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.016, MEM:1368.5M
[05/02 12:47:53    586s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1368.5MB).
[05/02 12:47:53    586s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1368.5M
[05/02 12:47:53    586s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:47 mem=1368.5M
[05/02 12:47:53    586s] 
[05/02 12:47:53    586s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/02 12:47:53    586s] ### Creating LA Mngr. totSessionCpu=0:09:47 mem=1368.5M
[05/02 12:47:53    586s] ### Creating LA Mngr, finished. totSessionCpu=0:09:47 mem=1368.5M
[05/02 12:47:56    589s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:47:56    589s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/02 12:47:56    589s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:47:56    589s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/02 12:47:56    589s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:47:56    589s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:47:56    589s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    17.45|     0.00|       0|       0|       0|  70.29|          |         |
[05/02 12:47:56    589s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:47:56    589s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    17.45|     0.00|       0|       0|       0|  70.29| 0:00:00.0|  1460.0M|
[05/02 12:47:56    589s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:47:56    589s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:47:56    589s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:47:56    589s] **** End NDR-Layer Usage Statistics ****
[05/02 12:47:56    589s] 
[05/02 12:47:56    589s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1460.0M) ***
[05/02 12:47:56    589s] 
[05/02 12:47:56    589s] End: GigaOpt postEco DRV Optimization
[05/02 12:47:56    589s] **INFO: Flow update: Design timing is met.
[05/02 12:47:56    589s] **INFO: Flow update: Design timing is met.
[05/02 12:47:56    589s] **INFO: Flow update: Design timing is met.
[05/02 12:47:56    589s] *** Steiner Routed Nets: 0.656%; Threshold: 100; Threshold for Hold: 100
[05/02 12:47:56    589s] ### Creating LA Mngr. totSessionCpu=0:09:49 mem=1441.0M
[05/02 12:47:56    589s] ### Creating LA Mngr, finished. totSessionCpu=0:09:49 mem=1441.0M
[05/02 12:47:56    589s] Re-routed 63 nets
[05/02 12:47:56    589s] Extraction called for design 'core' of instances=9438 and nets=9831 using extraction engine 'preRoute' .
[05/02 12:47:56    589s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:47:56    589s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:47:56    589s] PreRoute RC Extraction called for design core.
[05/02 12:47:56    589s] RC Extraction called in multi-corner(1) mode.
[05/02 12:47:56    589s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:47:56    589s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:47:56    589s] RCMode: PreRoute
[05/02 12:47:56    589s]       RC Corner Indexes            0   
[05/02 12:47:56    589s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:47:56    589s] Resistance Scaling Factor    : 1.00000 
[05/02 12:47:56    589s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:47:56    589s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:47:56    589s] Shrink Factor                : 1.00000
[05/02 12:47:56    589s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:47:56    589s] Initializing multi-corner resistance tables ...
[05/02 12:47:56    589s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1440.969M)
[05/02 12:47:56    589s] #################################################################################
[05/02 12:47:56    589s] # Design Stage: PreRoute
[05/02 12:47:56    589s] # Design Name: core
[05/02 12:47:56    589s] # Design Mode: 90nm
[05/02 12:47:56    589s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:47:56    589s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:47:56    589s] # Signoff Settings: SI Off 
[05/02 12:47:56    589s] #################################################################################
[05/02 12:47:56    589s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:47:56    589s] Calculate delays in BcWc mode...
[05/02 12:47:56    589s] Topological Sorting (REAL = 0:00:00.0, MEM = 1424.7M, InitMEM = 1424.7M)
[05/02 12:47:56    589s] Start delay calculation (fullDC) (1 T). (MEM=1424.7)
[05/02 12:47:56    589s] End AAE Lib Interpolated Model. (MEM=1440.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:47:59    592s] Total number of fetched objects 9638
[05/02 12:47:59    592s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:47:59    592s] End delay calculation. (MEM=1425.71 CPU=0:00:02.3 REAL=0:00:02.0)
[05/02 12:47:59    592s] End delay calculation (fullDC). (MEM=1425.71 CPU=0:00:03.1 REAL=0:00:03.0)
[05/02 12:47:59    592s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1425.7M) ***
[05/02 12:48:00    593s] #optDebug: fT-D <X 1 0 0 0>
[05/02 12:48:00    593s] 
[05/02 12:48:00    593s] Active setup views:
[05/02 12:48:00    593s]  worst
[05/02 12:48:00    593s]   Dominating endpoints: 0
[05/02 12:48:00    593s]   Dominating TNS: -0.000
[05/02 12:48:00    593s] 
[05/02 12:48:00    593s] Extraction called for design 'core' of instances=9438 and nets=9831 using extraction engine 'preRoute' .
[05/02 12:48:00    593s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:48:00    593s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:48:00    593s] PreRoute RC Extraction called for design core.
[05/02 12:48:00    593s] RC Extraction called in multi-corner(1) mode.
[05/02 12:48:00    593s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:48:00    593s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:48:00    593s] RCMode: PreRoute
[05/02 12:48:00    593s]       RC Corner Indexes            0   
[05/02 12:48:00    593s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:48:00    593s] Resistance Scaling Factor    : 1.00000 
[05/02 12:48:00    593s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:48:00    593s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:48:00    593s] Shrink Factor                : 1.00000
[05/02 12:48:00    593s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:48:00    593s] Initializing multi-corner resistance tables ...
[05/02 12:48:00    593s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1421.445M)
[05/02 12:48:00    593s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/02 12:48:00    593s] [NR-eGR] Started earlyGlobalRoute kernel
[05/02 12:48:00    593s] [NR-eGR] Initial Peak syMemory usage = 1421.4 MB
[05/02 12:48:00    593s] (I)       Reading DB...
[05/02 12:48:00    593s] (I)       before initializing RouteDB syMemory usage = 1421.4 MB
[05/02 12:48:00    593s] (I)       congestionReportName   : 
[05/02 12:48:00    593s] (I)       layerRangeFor2DCongestion : 
[05/02 12:48:00    593s] (I)       buildTerm2TermWires    : 0
[05/02 12:48:00    593s] (I)       doTrackAssignment      : 1
[05/02 12:48:00    593s] (I)       dumpBookshelfFiles     : 0
[05/02 12:48:00    593s] (I)       numThreads             : 1
[05/02 12:48:00    593s] (I)       bufferingAwareRouting  : false
[05/02 12:48:00    593s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:48:00    593s] (I)       honorPin               : false
[05/02 12:48:00    593s] (I)       honorPinGuide          : true
[05/02 12:48:00    593s] (I)       honorPartition         : false
[05/02 12:48:00    593s] (I)       allowPartitionCrossover: false
[05/02 12:48:00    593s] (I)       honorSingleEntry       : true
[05/02 12:48:00    593s] (I)       honorSingleEntryStrong : true
[05/02 12:48:00    593s] (I)       handleViaSpacingRule   : false
[05/02 12:48:00    593s] (I)       handleEolSpacingRule   : false
[05/02 12:48:00    593s] (I)       PDConstraint           : none
[05/02 12:48:00    593s] (I)       expBetterNDRHandling   : false
[05/02 12:48:00    593s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:48:00    593s] (I)       routingEffortLevel     : 3
[05/02 12:48:00    593s] (I)       effortLevel            : standard
[05/02 12:48:00    593s] [NR-eGR] minRouteLayer          : 2
[05/02 12:48:00    593s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:48:00    593s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:48:00    593s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:48:00    593s] (I)       numRowsPerGCell        : 1
[05/02 12:48:00    593s] (I)       speedUpLargeDesign     : 0
[05/02 12:48:00    593s] (I)       multiThreadingTA       : 1
[05/02 12:48:00    593s] (I)       blkAwareLayerSwitching : 1
[05/02 12:48:00    593s] (I)       optimizationMode       : false
[05/02 12:48:00    593s] (I)       routeSecondPG          : false
[05/02 12:48:00    593s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:48:00    593s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:48:00    593s] (I)       punchThroughDistance   : 500.00
[05/02 12:48:00    593s] (I)       scenicBound            : 1.15
[05/02 12:48:00    593s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:48:00    593s] (I)       source-to-sink ratio   : 0.00
[05/02 12:48:00    593s] (I)       targetCongestionRatioH : 1.00
[05/02 12:48:00    593s] (I)       targetCongestionRatioV : 1.00
[05/02 12:48:00    593s] (I)       layerCongestionRatio   : 0.70
[05/02 12:48:00    593s] (I)       m1CongestionRatio      : 0.10
[05/02 12:48:00    593s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:48:00    593s] (I)       localRouteEffort       : 1.00
[05/02 12:48:00    593s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:48:00    593s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:48:00    593s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:48:00    593s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:48:00    593s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:48:00    593s] (I)       routeVias              : 
[05/02 12:48:00    593s] (I)       readTROption           : true
[05/02 12:48:00    593s] (I)       extraSpacingFactor     : 1.00
[05/02 12:48:00    593s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:48:00    593s] (I)       routeSelectedNetsOnly  : false
[05/02 12:48:00    593s] (I)       clkNetUseMaxDemand     : false
[05/02 12:48:00    593s] (I)       extraDemandForClocks   : 0
[05/02 12:48:00    593s] (I)       steinerRemoveLayers    : false
[05/02 12:48:00    593s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:48:00    593s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:48:00    593s] (I)       similarTopologyRoutingFast : false
[05/02 12:48:00    593s] (I)       spanningTreeRefinement : false
[05/02 12:48:00    593s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:48:00    593s] (I)       starting read tracks
[05/02 12:48:00    593s] (I)       build grid graph
[05/02 12:48:00    593s] (I)       build grid graph start
[05/02 12:48:00    593s] [NR-eGR] Layer1 has no routable track
[05/02 12:48:00    593s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:48:00    593s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:48:00    593s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:48:00    593s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:48:00    593s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:48:00    593s] (I)       build grid graph end
[05/02 12:48:00    593s] (I)       numViaLayers=6
[05/02 12:48:00    593s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:48:00    593s] (I)       Reading via via2 for layer: 1 
[05/02 12:48:00    593s] (I)       Reading via via3 for layer: 2 
[05/02 12:48:00    593s] (I)       Reading via via4 for layer: 3 
[05/02 12:48:00    593s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:48:00    593s] (I)       end build via table
[05/02 12:48:00    593s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:48:00    593s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/02 12:48:00    593s] (I)       readDataFromPlaceDB
[05/02 12:48:00    593s] (I)       Read net information..
[05/02 12:48:00    593s] [NR-eGR] Read numTotalNets=9539  numIgnoredNets=0
[05/02 12:48:00    593s] (I)       Read testcase time = 0.000 seconds
[05/02 12:48:00    593s] 
[05/02 12:48:00    593s] (I)       read default dcut vias
[05/02 12:48:00    593s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[05/02 12:48:00    593s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:48:00    593s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:48:00    593s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[05/02 12:48:00    593s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[05/02 12:48:00    593s] (I)       build grid graph start
[05/02 12:48:00    593s] (I)       build grid graph end
[05/02 12:48:00    593s] (I)       Model blockage into capacity
[05/02 12:48:00    593s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:48:00    593s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:48:00    593s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:48:00    593s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:48:00    593s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:48:00    593s] (I)       blocked area on Layer5 : 79498393600  (7.19%)
[05/02 12:48:00    593s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:48:00    593s] (I)       Modeling time = 0.000 seconds
[05/02 12:48:00    593s] 
[05/02 12:48:00    593s] (I)       Number of ignored nets = 0
[05/02 12:48:00    593s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:48:00    593s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:48:00    593s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:48:00    593s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:48:00    593s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:48:00    593s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:48:00    593s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:48:00    593s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:48:00    593s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:48:00    593s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:48:00    593s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1421.4 MB
[05/02 12:48:00    593s] (I)       Ndr track 0 does not exist
[05/02 12:48:00    593s] (I)       Layer1  viaCost=200.00
[05/02 12:48:00    593s] (I)       Layer2  viaCost=100.00
[05/02 12:48:00    593s] (I)       Layer3  viaCost=100.00
[05/02 12:48:00    593s] (I)       Layer4  viaCost=100.00
[05/02 12:48:00    593s] (I)       Layer5  viaCost=300.00
[05/02 12:48:00    593s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:48:00    593s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:48:00    593s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:48:00    593s] (I)       Site Width          :  1320  (dbu)
[05/02 12:48:00    593s] (I)       Row Height          : 10080  (dbu)
[05/02 12:48:00    593s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:48:00    593s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:48:00    593s] (I)       grid                :   105   104     6
[05/02 12:48:00    593s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:48:00    593s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:48:00    593s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:48:00    593s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:48:00    593s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:48:00    593s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:48:00    593s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:48:00    593s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:48:00    593s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:48:00    593s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:48:00    593s] (I)       --------------------------------------------------------
[05/02 12:48:00    593s] 
[05/02 12:48:00    593s] [NR-eGR] ============ Routing rule table ============
[05/02 12:48:00    593s] [NR-eGR] Rule id 0. Nets 9539 
[05/02 12:48:00    593s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:48:00    593s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:48:00    593s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:48:00    593s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:48:00    593s] [NR-eGR] ========================================
[05/02 12:48:00    593s] [NR-eGR] 
[05/02 12:48:00    593s] (I)       After initializing earlyGlobalRoute syMemory usage = 1421.4 MB
[05/02 12:48:00    593s] (I)       Loading and dumping file time : 0.10 seconds
[05/02 12:48:00    593s] (I)       ============= Initialization =============
[05/02 12:48:00    593s] (I)       totalPins=37550  totalGlobalPin=35277 (93.95%)
[05/02 12:48:00    593s] (I)       total 2D Cap : 411546 = (188799 H, 222747 V)
[05/02 12:48:00    593s] [NR-eGR] Layer group 1: route 9539 net(s) in layer range [2, 6]
[05/02 12:48:00    593s] (I)       ============  Phase 1a Route ============
[05/02 12:48:00    593s] (I)       Phase 1a runs 0.03 seconds
[05/02 12:48:00    593s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:48:00    593s] (I)       
[05/02 12:48:00    593s] (I)       ============  Phase 1b Route ============
[05/02 12:48:00    593s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:48:00    593s] (I)       
[05/02 12:48:00    593s] (I)       earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.627224e+05um
[05/02 12:48:00    593s] (I)       ============  Phase 1c Route ============
[05/02 12:48:00    593s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:48:00    593s] (I)       
[05/02 12:48:00    593s] (I)       ============  Phase 1d Route ============
[05/02 12:48:00    593s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:48:00    593s] (I)       
[05/02 12:48:00    593s] (I)       ============  Phase 1e Route ============
[05/02 12:48:00    593s] (I)       Phase 1e runs 0.00 seconds
[05/02 12:48:00    593s] (I)       Usage: 91810 = (41461 H, 50349 V) = (21.96% H, 22.60% V) = (2.090e+05um H, 2.538e+05um V)
[05/02 12:48:00    593s] (I)       
[05/02 12:48:00    593s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.65% H + 0.01% V. EstWL: 4.627224e+05um
[05/02 12:48:00    593s] [NR-eGR] 
[05/02 12:48:00    593s] (I)       ============  Phase 1l Route ============
[05/02 12:48:00    593s] (I)       Phase 1l runs 0.03 seconds
[05/02 12:48:00    593s] (I)       
[05/02 12:48:00    593s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/02 12:48:00    593s] [NR-eGR]                OverCon         OverCon         OverCon            
[05/02 12:48:00    593s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[05/02 12:48:00    593s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[05/02 12:48:00    593s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:48:00    593s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:48:00    593s] [NR-eGR] Layer2      70( 0.65%)       1( 0.01%)       0( 0.00%)   ( 0.66%) 
[05/02 12:48:00    593s] [NR-eGR] Layer3      17( 0.16%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[05/02 12:48:00    593s] [NR-eGR] Layer4       4( 0.04%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[05/02 12:48:00    593s] [NR-eGR] Layer5      31( 0.29%)       1( 0.01%)       4( 0.04%)   ( 0.33%) 
[05/02 12:48:00    593s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/02 12:48:00    593s] [NR-eGR] ------------------------------------------------------------------
[05/02 12:48:00    593s] [NR-eGR] Total      122( 0.23%)       2( 0.00%)       4( 0.01%)   ( 0.24%) 
[05/02 12:48:00    593s] [NR-eGR] 
[05/02 12:48:00    593s] (I)       Total Global Routing Runtime: 0.10 seconds
[05/02 12:48:00    593s] (I)       total 2D Cap : 413099 = (190348 H, 222751 V)
[05/02 12:48:00    593s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[05/02 12:48:00    593s] [NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[05/02 12:48:00    593s] [NR-eGR] End Peak syMemory usage = 1421.4 MB
[05/02 12:48:00    593s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[05/02 12:48:00    593s] [hotspot] +------------+---------------+---------------+
[05/02 12:48:00    593s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:48:00    593s] [hotspot] +------------+---------------+---------------+
[05/02 12:48:00    593s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:48:00    593s] [hotspot] +------------+---------------+---------------+
[05/02 12:48:00    593s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:48:00    593s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:48:00    593s] #################################################################################
[05/02 12:48:00    593s] # Design Stage: PreRoute
[05/02 12:48:00    593s] # Design Name: core
[05/02 12:48:00    593s] # Design Mode: 90nm
[05/02 12:48:00    593s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:48:00    593s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:48:00    593s] # Signoff Settings: SI Off 
[05/02 12:48:00    593s] #################################################################################
[05/02 12:48:01    594s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:48:01    594s] Calculate delays in BcWc mode...
[05/02 12:48:01    594s] Topological Sorting (REAL = 0:00:00.0, MEM = 1435.4M, InitMEM = 1435.4M)
[05/02 12:48:01    594s] Start delay calculation (fullDC) (1 T). (MEM=1435.45)
[05/02 12:48:01    594s] End AAE Lib Interpolated Model. (MEM=1451.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:48:04    597s] Total number of fetched objects 9638
[05/02 12:48:04    597s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:48:04    597s] End delay calculation. (MEM=1425.71 CPU=0:00:02.4 REAL=0:00:02.0)
[05/02 12:48:04    597s] End delay calculation (fullDC). (MEM=1425.71 CPU=0:00:03.2 REAL=0:00:03.0)
[05/02 12:48:04    597s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1425.7M) ***
[05/02 12:48:04    597s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:09:58 mem=1425.7M)
[05/02 12:48:04    597s] Reported timing to dir ./timingReports
[05/02 12:48:04    597s] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1070.6M, totSessionCpu=0:09:58 **
[05/02 12:48:05    597s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1301.1M
[05/02 12:48:05    597s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1301.1M
[05/02 12:48:05    597s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.025, MEM:1301.1M
[05/02 12:48:05    597s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.025, MEM:1301.1M
[05/02 12:48:06    599s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 17.446  | 17.446  | 18.762  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1070.7M, totSessionCpu=0:10:00 **
[05/02 12:48:06    599s] Deleting Cell Server ...
[05/02 12:48:06    599s] Deleting Lib Analyzer.
[05/02 12:48:06    599s] *** Finished optDesign ***
[05/02 12:48:06    599s] 
[05/02 12:48:06    599s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:48.6 real=0:00:49.0)
[05/02 12:48:06    599s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:17.8 real=0:00:17.9)
[05/02 12:48:06    599s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:10.2 real=0:00:10.3)
[05/02 12:48:06    599s] Info: pop threads available for lower-level modules during optimization.
[05/02 12:48:06    599s] Info: Destroy the CCOpt slew target map.
[05/02 12:49:06    602s] <CMD> saveDesign testcore3.enc
[05/02 12:49:06    602s] #% Begin save design ... (date=05/02 12:49:06, mem=1070.7M)
[05/02 12:49:06    602s] % Begin Save netlist data ... (date=05/02 12:49:06, mem=1071.2M)
[05/02 12:49:06    602s] Writing Binary DB to testcore3.enc.dat/core.v.bin in single-threaded mode...
[05/02 12:49:06    602s] % End Save netlist data ... (date=05/02 12:49:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.4M, current mem=1071.4M)
[05/02 12:49:06    602s] % Begin Save AAE data ... (date=05/02 12:49:06, mem=1071.4M)
[05/02 12:49:06    602s] Saving AAE Data ...
[05/02 12:49:06    602s] % End Save AAE data ... (date=05/02 12:49:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.4M, current mem=1071.4M)
[05/02 12:49:06    602s] % Begin Save clock tree data ... (date=05/02 12:49:06, mem=1071.4M)
[05/02 12:49:06    602s] % End Save clock tree data ... (date=05/02 12:49:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.4M, current mem=1071.4M)
[05/02 12:49:06    602s] Saving preference file testcore3.enc.dat/gui.pref.tcl ...
[05/02 12:49:06    602s] Saving mode setting ...
[05/02 12:49:06    603s] Saving global file ...
[05/02 12:49:06    603s] % Begin Save floorplan data ... (date=05/02 12:49:06, mem=1071.9M)
[05/02 12:49:06    603s] Saving floorplan file ...
[05/02 12:49:06    603s] % End Save floorplan data ... (date=05/02 12:49:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1071.9M, current mem=1071.9M)
[05/02 12:49:06    603s] Saving Drc markers ...
[05/02 12:49:06    603s] ... No Drc file written since there is no markers found.
[05/02 12:49:06    603s] % Begin Save placement data ... (date=05/02 12:49:06, mem=1071.9M)
[05/02 12:49:06    603s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/02 12:49:06    603s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1301.1M) ***
[05/02 12:49:06    603s] % End Save placement data ... (date=05/02 12:49:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.9M, current mem=1071.9M)
[05/02 12:49:06    603s] % Begin Save routing data ... (date=05/02 12:49:06, mem=1071.9M)
[05/02 12:49:06    603s] Saving route file ...
[05/02 12:49:07    603s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1301.1M) ***
[05/02 12:49:07    603s] % End Save routing data ... (date=05/02 12:49:07, total cpu=0:00:00.2, real=0:00:01.0, peak res=1072.7M, current mem=1072.7M)
[05/02 12:49:07    603s] Saving property file testcore3.enc.dat/core.prop
[05/02 12:49:07    603s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1301.1M) ***
[05/02 12:49:07    603s] % Begin Save power constraints data ... (date=05/02 12:49:07, mem=1072.7M)
[05/02 12:49:07    603s] % End Save power constraints data ... (date=05/02 12:49:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.7M, current mem=1072.7M)
[05/02 12:49:07    603s] Saving rc congestion map testcore3.enc.dat/core.congmap.gz ...
[05/02 12:49:07    603s] Generated self-contained design testcore3.enc.dat
[05/02 12:49:07    603s] #% End save design ... (date=05/02 12:49:07, total cpu=0:00:01.0, real=0:00:01.0, peak res=1072.7M, current mem=1019.1M)
[05/02 12:49:07    603s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:49:07    603s] 
[05/02 12:50:27    605s] <CMD> setDrawView place
[05/02 12:52:20    606s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/02 12:52:59    606s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[05/02 12:52:59    606s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/02 12:52:59    606s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/02 12:52:59    606s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/02 12:52:59    606s] Running Native NanoRoute ...
[05/02 12:52:59    606s] <CMD> routeDesign -globalDetail
[05/02 12:52:59    606s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1020.62 (MB), peak = 1107.69 (MB)
[05/02 12:52:59    606s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/02 12:52:59    606s] #**INFO: setDesignMode -flowEffort standard
[05/02 12:52:59    606s] #**INFO: mulit-cut via swapping is disabled by user.
[05/02 12:52:59    606s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/02 12:52:59    606s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[05/02 12:52:59    606s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[05/02 12:52:59    606s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1249.8M
[05/02 12:52:59    606s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1249.8M
[05/02 12:52:59    606s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1249.8M
[05/02 12:52:59    606s] Core basic site is tsm3site
[05/02 12:52:59    606s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.004, MEM:1249.8M
[05/02 12:52:59    606s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.006, MEM:1249.8M
[05/02 12:52:59    606s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.006, MEM:1249.8M
[05/02 12:52:59    606s] Begin checking placement ... (start mem=1249.8M, init mem=1249.8M)
[05/02 12:52:59    606s] *info: Placed = 9438          
[05/02 12:52:59    606s] *info: Unplaced = 0           
[05/02 12:52:59    606s] Placement Density:70.29%(190969/271697)
[05/02 12:52:59    606s] Placement Density (including fixed std cells):70.29%(190969/271697)
[05/02 12:52:59    606s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1249.8M)
[05/02 12:52:59    606s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[05/02 12:52:59    606s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/02 12:52:59    606s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/02 12:52:59    606s] 
[05/02 12:52:59    606s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/02 12:52:59    606s] *** Changed status on (0) nets in Clock.
[05/02 12:52:59    606s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1249.8M) ***
[05/02 12:52:59    606s] 
[05/02 12:52:59    606s] globalDetailRoute
[05/02 12:52:59    606s] 
[05/02 12:52:59    606s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/02 12:52:59    606s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/02 12:52:59    606s] #setNanoRouteMode -routeWithSiDriven false
[05/02 12:52:59    606s] #setNanoRouteMode -routeWithTimingDriven false
[05/02 12:52:59    606s] #Start globalDetailRoute on Sun May  2 12:52:59 2021
[05/02 12:52:59    606s] #
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[4] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[5] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[6] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[7] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[8] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[9] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[10] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[11] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[12] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[13] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[14] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[15] in CELL_VIEW rom_512x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW ram_256x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW ram_256x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW ram_256x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW ram_256x16A does not have antenna diff area.
[05/02 12:52:59    606s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[05/02 12:52:59    606s] #To increase the message display limit, refer to the product command reference manual.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_reset of net ext_reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[31] of net mem_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[30] of net mem_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[29] of net mem_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[28] of net mem_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[27] of net mem_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[26] of net mem_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[25] of net mem_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[24] of net mem_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[23] of net mem_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[22] of net mem_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[21] of net mem_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[20] of net mem_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[19] of net mem_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[18] of net mem_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[17] of net mem_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[16] of net mem_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[15] of net mem_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[14] of net mem_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:53:00    607s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/02 12:53:00    607s] #To increase the message display limit, refer to the product command reference manual.
[05/02 12:53:00    607s] ### Net info: total nets: 9831
[05/02 12:53:00    607s] ### Net info: dirty nets: 0
[05/02 12:53:00    607s] ### Net info: marked as disconnected nets: 0
[05/02 12:53:00    607s] ### Net info: fully routed nets: 0
[05/02 12:53:00    607s] ### Net info: trivial (single pin) nets: 0
[05/02 12:53:00    607s] ### Net info: unrouted nets: 9831
[05/02 12:53:00    607s] ### Net info: re-extraction nets: 0
[05/02 12:53:00    607s] ### Net info: ignored nets: 0
[05/02 12:53:00    607s] ### Net info: skip routing nets: 0
[05/02 12:53:00    607s] ### import route signature (0) = 1122339590
[05/02 12:53:00    607s] ### import violation signature (0) = 1905142130
[05/02 12:53:00    607s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/02 12:53:00    607s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/02 12:53:00    607s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[05/02 12:53:00    607s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[05/02 12:53:00    607s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[05/02 12:53:00    607s] #RTESIG:78da8dce4b0b82401405e0d6fd8acbe86282b4b9f372dc066d2ba2da8ac1f800519819ff
[05/02 12:53:00    607s] #       7f465b4beff67c9c73a3f879ba01c12c459178969b02e17c43c310b30435e307cc8a297a
[05/02 12:53:00    607s] #       1cc9368a2fd7bbe01c18d0b60fb6b66e0fa3b70ebc0da1edebdd976823a02a3b6f81be86
[05/02 12:53:00    607s] #       a19b35b951a0782ad9e78056dd508659884ceac53644c981346ddd10a03eb82999775268
[05/02 12:53:00    607s] #       086efcdba5045f1e5442ae416a05d239909f6f6fde0af17b1c
[05/02 12:53:00    607s] #
[05/02 12:53:00    607s] #RTESIG:78da8dce4b0b82401405e0d6fd8acbe86282b4b9f372dc066d2ba2da8ac1f800519819ff
[05/02 12:53:00    607s] #       7f465b4beff67c9c73a3f879ba01c12c459178969b02e17c43c310b30435e307cc8a297a
[05/02 12:53:00    607s] #       1cc9368a2fd7bbe01c18d0b60fb6b66e0fa3b70ebc0da1edebdd976823a02a3b6f81be86
[05/02 12:53:00    607s] #       a19b35b951a0782ad9e78056dd508659884ceac53644c981346ddd10a03eb82999775268
[05/02 12:53:00    607s] #       086efcdba5045f1e5442ae416a05d239909f6f6fde0af17b1c
[05/02 12:53:00    607s] #
[05/02 12:53:00    607s] #Start routing data preparation on Sun May  2 12:53:00 2021
[05/02 12:53:00    607s] #
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
[05/02 12:53:00    607s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
[05/02 12:53:00    607s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
[05/02 12:53:00    607s] #Minimum voltage of a net in the design = 0.000.
[05/02 12:53:00    607s] #Maximum voltage of a net in the design = 1.980.
[05/02 12:53:00    607s] #Voltage range [0.000 - 0.000] has 1 net.
[05/02 12:53:00    607s] #Voltage range [1.620 - 1.980] has 1 net.
[05/02 12:53:00    607s] #Voltage range [0.000 - 1.980] has 9829 nets.
[05/02 12:53:03    610s] # Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[05/02 12:53:03    610s] # Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[05/02 12:53:03    610s] # Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/02 12:53:03    610s] # Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[05/02 12:53:03    610s] # Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/02 12:53:03    610s] # Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
[05/02 12:53:03    610s] #Regenerating Ggrids automatically.
[05/02 12:53:03    610s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
[05/02 12:53:03    610s] #Using automatically generated G-grids.
[05/02 12:53:03    610s] #Done routing data preparation.
[05/02 12:53:03    610s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1060.09 (MB), peak = 1107.69 (MB)
[05/02 12:53:03    610s] #Merging special wires...
[05/02 12:53:03    610s] #
[05/02 12:53:03    610s] #Finished routing data preparation on Sun May  2 12:53:03 2021
[05/02 12:53:03    610s] #
[05/02 12:53:03    610s] #Cpu time = 00:00:03
[05/02 12:53:03    610s] #Elapsed time = 00:00:03
[05/02 12:53:03    610s] #Increased memory = 12.56 (MB)
[05/02 12:53:03    610s] #Total memory = 1060.30 (MB)
[05/02 12:53:03    610s] #Peak memory = 1107.69 (MB)
[05/02 12:53:03    610s] #
[05/02 12:53:03    610s] #
[05/02 12:53:03    610s] #Start global routing on Sun May  2 12:53:03 2021
[05/02 12:53:03    610s] #
[05/02 12:53:03    610s] #Number of eco nets is 0
[05/02 12:53:03    610s] #
[05/02 12:53:03    610s] #Start global routing data preparation on Sun May  2 12:53:03 2021
[05/02 12:53:03    610s] #
[05/02 12:53:03    610s] #Start routing resource analysis on Sun May  2 12:53:03 2021
[05/02 12:53:03    610s] #
[05/02 12:53:04    611s] #Routing resource analysis is done on Sun May  2 12:53:04 2021
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #  Resource Analysis:
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/02 12:53:04    611s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/02 12:53:04    611s] #  --------------------------------------------------------------
[05/02 12:53:04    611s] #  Metal1         H         943           0        3969    91.03%
[05/02 12:53:04    611s] #  Metal2         V         807           0        3969     0.00%
[05/02 12:53:04    611s] #  Metal3         H         943           0        3969     0.00%
[05/02 12:53:04    611s] #  Metal4         V         807           0        3969     0.00%
[05/02 12:53:04    611s] #  Metal5         H         943           0        3969    19.98%
[05/02 12:53:04    611s] #  Metal6         V         537           0        3969     0.00%
[05/02 12:53:04    611s] #  --------------------------------------------------------------
[05/02 12:53:04    611s] #  Total                   4980       0.00%       23814    18.50%
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #Global routing data preparation is done on Sun May  2 12:53:04 2021
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.11 (MB), peak = 1107.69 (MB)
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.26 (MB), peak = 1107.69 (MB)
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #start global routing iteration 1...
[05/02 12:53:04    611s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.26 (MB), peak = 1107.69 (MB)
[05/02 12:53:04    611s] #
[05/02 12:53:04    611s] #start global routing iteration 2...
[05/02 12:53:21    627s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1104.82 (MB), peak = 1107.69 (MB)
[05/02 12:53:21    627s] #
[05/02 12:53:21    627s] #start global routing iteration 3...
[05/02 12:53:24    631s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1108.38 (MB), peak = 1108.38 (MB)
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #Total number of trivial nets (e.g. < 2 pins) = 292 (skipped).
[05/02 12:53:24    631s] #Total number of routable nets = 9539.
[05/02 12:53:24    631s] #Total number of nets in the design = 9831.
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #9539 routable nets have only global wires.
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #Routed nets constraints summary:
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #        Rules   Unconstrained  
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #      Default            9539  
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #        Total            9539  
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #Routing constraints summary of the whole design:
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #        Rules   Unconstrained  
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #      Default            9539  
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #        Total            9539  
[05/02 12:53:24    631s] #-----------------------------
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #                 OverCon       OverCon       OverCon          
[05/02 12:53:24    631s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/02 12:53:24    631s] #     Layer           (1)           (2)           (3)   OverCon
[05/02 12:53:24    631s] #  ------------------------------------------------------------
[05/02 12:53:24    631s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/02 12:53:24    631s] #  Metal2       24(0.60%)      5(0.13%)      1(0.03%)   (0.76%)
[05/02 12:53:24    631s] #  Metal3       24(0.60%)      0(0.00%)      0(0.00%)   (0.60%)
[05/02 12:53:24    631s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/02 12:53:24    631s] #  Metal5       10(0.26%)      0(0.00%)      0(0.00%)   (0.26%)
[05/02 12:53:24    631s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/02 12:53:24    631s] #  ------------------------------------------------------------
[05/02 12:53:24    631s] #     Total     58(0.28%)      5(0.02%)      1(0.00%)   (0.31%)
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[05/02 12:53:24    631s] #  Overflow after GR: 0.16% H + 0.14% V
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] [hotspot] +------------+---------------+---------------+
[05/02 12:53:24    631s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:53:24    631s] [hotspot] +------------+---------------+---------------+
[05/02 12:53:24    631s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:53:24    631s] [hotspot] +------------+---------------+---------------+
[05/02 12:53:24    631s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:53:24    631s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:53:24    631s] #Hotspot report including placement blocked areas
[05/02 12:53:24    631s] [hotspot] +------------+---------------+---------------+
[05/02 12:53:24    631s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:53:24    631s] [hotspot] +------------+---------------+---------------+
[05/02 12:53:24    631s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:53:24    631s] [hotspot] +------------+---------------+---------------+
[05/02 12:53:24    631s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:53:24    631s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:53:24    631s] #Complete Global Routing.
[05/02 12:53:24    631s] #Total wire length = 491749 um.
[05/02 12:53:24    631s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:53:24    631s] #Total wire length on LAYER Metal1 = 0 um.
[05/02 12:53:24    631s] #Total wire length on LAYER Metal2 = 97275 um.
[05/02 12:53:24    631s] #Total wire length on LAYER Metal3 = 169364 um.
[05/02 12:53:24    631s] #Total wire length on LAYER Metal4 = 141085 um.
[05/02 12:53:24    631s] #Total wire length on LAYER Metal5 = 36859 um.
[05/02 12:53:24    631s] #Total wire length on LAYER Metal6 = 47166 um.
[05/02 12:53:24    631s] #Total number of vias = 70708
[05/02 12:53:24    631s] #Up-Via Summary (total 70708):
[05/02 12:53:24    631s] #           
[05/02 12:53:24    631s] #-----------------------
[05/02 12:53:24    631s] # Metal1          35579
[05/02 12:53:24    631s] # Metal2          22200
[05/02 12:53:24    631s] # Metal3           9294
[05/02 12:53:24    631s] # Metal4           2635
[05/02 12:53:24    631s] # Metal5           1000
[05/02 12:53:24    631s] #-----------------------
[05/02 12:53:24    631s] #                 70708 
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #Max overcon = 3 tracks.
[05/02 12:53:24    631s] #Total overcon = 0.31%.
[05/02 12:53:24    631s] #Worst layer Gcell overcon rate = 0.60%.
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #Global routing statistics:
[05/02 12:53:24    631s] #Cpu time = 00:00:20
[05/02 12:53:24    631s] #Elapsed time = 00:00:20
[05/02 12:53:24    631s] #Increased memory = 48.64 (MB)
[05/02 12:53:24    631s] #Total memory = 1108.95 (MB)
[05/02 12:53:24    631s] #Peak memory = 1110.68 (MB)
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #Finished global routing on Sun May  2 12:53:24 2021
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] #
[05/02 12:53:24    631s] ### route signature (4) = 1638307669
[05/02 12:53:24    631s] ### violation signature (3) = 1905142130
[05/02 12:53:24    631s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.52 (MB), peak = 1110.68 (MB)
[05/02 12:53:24    631s] #Start Track Assignment.
[05/02 12:53:26    633s] #Done with 16140 horizontal wires in 1 hboxes and 18364 vertical wires in 1 hboxes.
[05/02 12:53:28    635s] #Done with 3942 horizontal wires in 1 hboxes and 4589 vertical wires in 1 hboxes.
[05/02 12:53:28    635s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/02 12:53:28    635s] #
[05/02 12:53:28    635s] #Track assignment summary:
[05/02 12:53:28    635s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/02 12:53:28    635s] #------------------------------------------------------------------------
[05/02 12:53:28    635s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[05/02 12:53:28    635s] # Metal2     94376.72 	  0.13%  	  0.00% 	  0.00%
[05/02 12:53:28    635s] # Metal3    165109.34 	  0.15%  	  0.00% 	  0.00%
[05/02 12:53:28    635s] # Metal4    140451.66 	  0.09%  	  0.00% 	  0.00%
[05/02 12:53:28    635s] # Metal5     37017.04 	  0.03%  	  0.00% 	  0.00%
[05/02 12:53:28    635s] # Metal6     47382.60 	  0.02%  	  0.00% 	  0.00%
[05/02 12:53:28    635s] #------------------------------------------------------------------------
[05/02 12:53:28    635s] # All      484337.36  	  0.11% 	  0.00% 	  0.00%
[05/02 12:53:28    635s] #Complete Track Assignment.
[05/02 12:53:28    635s] #Total wire length = 521502 um.
[05/02 12:53:28    635s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:53:28    635s] #Total wire length on LAYER Metal1 = 23062 um.
[05/02 12:53:28    635s] #Total wire length on LAYER Metal2 = 95212 um.
[05/02 12:53:28    635s] #Total wire length on LAYER Metal3 = 174969 um.
[05/02 12:53:28    635s] #Total wire length on LAYER Metal4 = 142755 um.
[05/02 12:53:28    635s] #Total wire length on LAYER Metal5 = 37902 um.
[05/02 12:53:28    635s] #Total wire length on LAYER Metal6 = 47602 um.
[05/02 12:53:28    635s] #Total number of vias = 70708
[05/02 12:53:28    635s] #Up-Via Summary (total 70708):
[05/02 12:53:28    635s] #           
[05/02 12:53:28    635s] #-----------------------
[05/02 12:53:28    635s] # Metal1          35579
[05/02 12:53:28    635s] # Metal2          22200
[05/02 12:53:28    635s] # Metal3           9294
[05/02 12:53:28    635s] # Metal4           2635
[05/02 12:53:28    635s] # Metal5           1000
[05/02 12:53:28    635s] #-----------------------
[05/02 12:53:28    635s] #                 70708 
[05/02 12:53:28    635s] #
[05/02 12:53:28    635s] ### route signature (8) =  837233777
[05/02 12:53:28    635s] ### violation signature (7) = 1905142130
[05/02 12:53:28    635s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1090.99 (MB), peak = 1110.68 (MB)
[05/02 12:53:28    635s] #
[05/02 12:53:28    635s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/02 12:53:28    635s] #Cpu time = 00:00:28
[05/02 12:53:28    635s] #Elapsed time = 00:00:28
[05/02 12:53:28    635s] #Increased memory = 43.29 (MB)
[05/02 12:53:28    635s] #Total memory = 1091.00 (MB)
[05/02 12:53:28    635s] #Peak memory = 1110.68 (MB)
[05/02 12:53:28    635s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:53:28    635s] #
[05/02 12:53:28    635s] #Start Detail Routing..
[05/02 12:53:28    635s] #start initial detail routing ...
[05/02 12:54:50    716s] #   number of violations = 0
[05/02 12:54:50    716s] #cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1144.50 (MB), peak = 1144.51 (MB)
[05/02 12:54:50    716s] #start 1st optimization iteration ...
[05/02 12:54:50    717s] #   number of violations = 0
[05/02 12:54:50    717s] #    number of process antenna violations = 44
[05/02 12:54:50    717s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1145.02 (MB), peak = 1145.02 (MB)
[05/02 12:54:50    717s] #start 2nd optimization iteration ...
[05/02 12:54:51    717s] #   number of violations = 0
[05/02 12:54:51    717s] #    number of process antenna violations = 22
[05/02 12:54:51    717s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.02 (MB), peak = 1145.02 (MB)
[05/02 12:54:51    717s] #start 3rd optimization iteration ...
[05/02 12:54:51    717s] #   number of violations = 0
[05/02 12:54:51    717s] #    number of process antenna violations = 19
[05/02 12:54:51    717s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.02 (MB), peak = 1145.02 (MB)
[05/02 12:54:51    717s] #start 4th optimization iteration ...
[05/02 12:54:51    718s] #   number of violations = 0
[05/02 12:54:51    718s] #    number of process antenna violations = 19
[05/02 12:54:51    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.02 (MB), peak = 1145.02 (MB)
[05/02 12:54:51    718s] #start 5th optimization iteration ...
[05/02 12:54:51    718s] #   number of violations = 0
[05/02 12:54:51    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.02 (MB), peak = 1145.02 (MB)
[05/02 12:54:51    718s] #Complete Detail Routing.
[05/02 12:54:51    718s] #Total wire length = 515045 um.
[05/02 12:54:51    718s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal1 = 15365 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal2 = 124316 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal3 = 166034 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal4 = 132961 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal5 = 30621 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal6 = 45749 um.
[05/02 12:54:51    718s] #Total number of vias = 73899
[05/02 12:54:51    718s] #Up-Via Summary (total 73899):
[05/02 12:54:51    718s] #           
[05/02 12:54:51    718s] #-----------------------
[05/02 12:54:51    718s] # Metal1          36500
[05/02 12:54:51    718s] # Metal2          24897
[05/02 12:54:51    718s] # Metal3           9395
[05/02 12:54:51    718s] # Metal4           2107
[05/02 12:54:51    718s] # Metal5           1000
[05/02 12:54:51    718s] #-----------------------
[05/02 12:54:51    718s] #                 73899 
[05/02 12:54:51    718s] #
[05/02 12:54:51    718s] #Total number of DRC violations = 0
[05/02 12:54:51    718s] ### route signature (19) =  630757155
[05/02 12:54:51    718s] ### violation signature (18) = 1905142130
[05/02 12:54:51    718s] #Cpu time = 00:01:23
[05/02 12:54:51    718s] #Elapsed time = 00:01:23
[05/02 12:54:51    718s] #Increased memory = -4.91 (MB)
[05/02 12:54:51    718s] #Total memory = 1086.11 (MB)
[05/02 12:54:51    718s] #Peak memory = 1145.03 (MB)
[05/02 12:54:51    718s] #
[05/02 12:54:51    718s] #start routing for process antenna violation fix ...
[05/02 12:54:51    718s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:54:51    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.50 (MB), peak = 1145.03 (MB)
[05/02 12:54:51    718s] #
[05/02 12:54:51    718s] #Total wire length = 515049 um.
[05/02 12:54:51    718s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal1 = 15365 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal2 = 124316 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal3 = 166030 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal4 = 132930 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal5 = 30625 um.
[05/02 12:54:51    718s] #Total wire length on LAYER Metal6 = 45782 um.
[05/02 12:54:51    718s] #Total number of vias = 73917
[05/02 12:54:51    718s] #Up-Via Summary (total 73917):
[05/02 12:54:51    718s] #           
[05/02 12:54:51    718s] #-----------------------
[05/02 12:54:51    718s] # Metal1          36500
[05/02 12:54:51    718s] # Metal2          24897
[05/02 12:54:51    718s] # Metal3           9403
[05/02 12:54:51    718s] # Metal4           2113
[05/02 12:54:51    718s] # Metal5           1004
[05/02 12:54:51    718s] #-----------------------
[05/02 12:54:51    718s] #                 73917 
[05/02 12:54:51    718s] #
[05/02 12:54:51    718s] #Total number of DRC violations = 0
[05/02 12:54:51    718s] #Total number of net violated process antenna rule = 3
[05/02 12:54:51    718s] #
[05/02 12:54:51    718s] ### route signature (22) =  940314804
[05/02 12:54:51    718s] ### violation signature (21) =  633326082
[05/02 12:54:51    718s] #
[05/02 12:54:51    718s] #start delete and reroute for process antenna violation fix ...
[05/02 12:54:54    721s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1092.21 (MB), peak = 1145.03 (MB)
[05/02 12:54:54    721s] #Total wire length = 515056 um.
[05/02 12:54:54    721s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:54:54    721s] #Total wire length on LAYER Metal1 = 15363 um.
[05/02 12:54:54    721s] #Total wire length on LAYER Metal2 = 124345 um.
[05/02 12:54:54    721s] #Total wire length on LAYER Metal3 = 166071 um.
[05/02 12:54:54    721s] #Total wire length on LAYER Metal4 = 133597 um.
[05/02 12:54:54    721s] #Total wire length on LAYER Metal5 = 30593 um.
[05/02 12:54:54    721s] #Total wire length on LAYER Metal6 = 45087 um.
[05/02 12:54:54    721s] #Total number of vias = 73921
[05/02 12:54:54    721s] #Up-Via Summary (total 73921):
[05/02 12:54:54    721s] #           
[05/02 12:54:54    721s] #-----------------------
[05/02 12:54:54    721s] # Metal1          36500
[05/02 12:54:54    721s] # Metal2          24897
[05/02 12:54:54    721s] # Metal3           9401
[05/02 12:54:54    721s] # Metal4           2121
[05/02 12:54:54    721s] # Metal5           1002
[05/02 12:54:54    721s] #-----------------------
[05/02 12:54:54    721s] #                 73921 
[05/02 12:54:54    721s] #
[05/02 12:54:54    721s] #Total number of DRC violations = 0
[05/02 12:54:54    721s] #Total number of net violated process antenna rule = 0
[05/02 12:54:54    721s] #
[05/02 12:54:55    721s] #
[05/02 12:54:55    721s] #Total wire length = 515056 um.
[05/02 12:54:55    721s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:54:55    721s] #Total wire length on LAYER Metal1 = 15363 um.
[05/02 12:54:55    721s] #Total wire length on LAYER Metal2 = 124345 um.
[05/02 12:54:55    721s] #Total wire length on LAYER Metal3 = 166071 um.
[05/02 12:54:55    721s] #Total wire length on LAYER Metal4 = 133597 um.
[05/02 12:54:55    721s] #Total wire length on LAYER Metal5 = 30593 um.
[05/02 12:54:55    721s] #Total wire length on LAYER Metal6 = 45087 um.
[05/02 12:54:55    721s] #Total number of vias = 73921
[05/02 12:54:55    721s] #Up-Via Summary (total 73921):
[05/02 12:54:55    721s] #           
[05/02 12:54:55    721s] #-----------------------
[05/02 12:54:55    721s] # Metal1          36500
[05/02 12:54:55    721s] # Metal2          24897
[05/02 12:54:55    721s] # Metal3           9401
[05/02 12:54:55    721s] # Metal4           2121
[05/02 12:54:55    721s] # Metal5           1002
[05/02 12:54:55    721s] #-----------------------
[05/02 12:54:55    721s] #                 73921 
[05/02 12:54:55    721s] #
[05/02 12:54:55    721s] #Total number of DRC violations = 0
[05/02 12:54:55    721s] #Total number of net violated process antenna rule = 0
[05/02 12:54:55    721s] #
[05/02 12:54:55    722s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:54:56    722s] #
[05/02 12:54:56    722s] #Start Post Route wire spreading..
[05/02 12:54:56    722s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:54:56    722s] #
[05/02 12:54:56    722s] #Start DRC checking..
[05/02 12:55:00    726s] #   number of violations = 0
[05/02 12:55:00    726s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1125.56 (MB), peak = 1145.03 (MB)
[05/02 12:55:00    726s] #CELL_VIEW core,init has no DRC violation.
[05/02 12:55:00    726s] #Total number of DRC violations = 0
[05/02 12:55:00    726s] #Total number of net violated process antenna rule = 0
[05/02 12:55:00    726s] ### route signature (43) = 1964522306
[05/02 12:55:00    726s] ### violation signature (41) = 1905142130
[05/02 12:55:00    726s] #
[05/02 12:55:00    726s] #Start data preparation for wire spreading...
[05/02 12:55:00    726s] #
[05/02 12:55:00    726s] #Data preparation is done on Sun May  2 12:55:00 2021
[05/02 12:55:00    726s] #
[05/02 12:55:00    727s] #
[05/02 12:55:00    727s] #Start Post Route Wire Spread.
[05/02 12:55:02    728s] #Done with 3714 horizontal wires in 1 hboxes and 4295 vertical wires in 1 hboxes.
[05/02 12:55:02    728s] #Complete Post Route Wire Spread.
[05/02 12:55:02    728s] #
[05/02 12:55:02    728s] #Total wire length = 522488 um.
[05/02 12:55:02    728s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:55:02    728s] #Total wire length on LAYER Metal1 = 15366 um.
[05/02 12:55:02    728s] #Total wire length on LAYER Metal2 = 125023 um.
[05/02 12:55:02    728s] #Total wire length on LAYER Metal3 = 168513 um.
[05/02 12:55:02    728s] #Total wire length on LAYER Metal4 = 136881 um.
[05/02 12:55:02    728s] #Total wire length on LAYER Metal5 = 31017 um.
[05/02 12:55:02    728s] #Total wire length on LAYER Metal6 = 45688 um.
[05/02 12:55:02    728s] #Total number of vias = 73921
[05/02 12:55:02    728s] #Up-Via Summary (total 73921):
[05/02 12:55:02    728s] #           
[05/02 12:55:02    728s] #-----------------------
[05/02 12:55:02    728s] # Metal1          36500
[05/02 12:55:02    728s] # Metal2          24897
[05/02 12:55:02    728s] # Metal3           9401
[05/02 12:55:02    728s] # Metal4           2121
[05/02 12:55:02    728s] # Metal5           1002
[05/02 12:55:02    728s] #-----------------------
[05/02 12:55:02    728s] #                 73921 
[05/02 12:55:02    728s] #
[05/02 12:55:02    728s] ### route signature (46) =    2279389
[05/02 12:55:02    728s] ### violation signature (44) = 1905142130
[05/02 12:55:02    728s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:55:02    728s] #
[05/02 12:55:02    728s] #Start DRC checking..
[05/02 12:55:06    733s] #   number of violations = 0
[05/02 12:55:06    733s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1124.19 (MB), peak = 1145.03 (MB)
[05/02 12:55:06    733s] #CELL_VIEW core,init has no DRC violation.
[05/02 12:55:06    733s] #Total number of DRC violations = 0
[05/02 12:55:06    733s] #Total number of net violated process antenna rule = 0
[05/02 12:55:06    733s] ### route signature (51) = 1364790702
[05/02 12:55:06    733s] ### violation signature (49) = 1905142130
[05/02 12:55:07    733s] #   number of violations = 0
[05/02 12:55:07    733s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1091.27 (MB), peak = 1145.03 (MB)
[05/02 12:55:07    733s] #CELL_VIEW core,init has no DRC violation.
[05/02 12:55:07    733s] #Total number of DRC violations = 0
[05/02 12:55:07    733s] #Total number of net violated process antenna rule = 0
[05/02 12:55:07    733s] #Post Route wire spread is done.
[05/02 12:55:07    733s] #Total wire length = 522488 um.
[05/02 12:55:07    733s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:55:07    733s] #Total wire length on LAYER Metal1 = 15366 um.
[05/02 12:55:07    733s] #Total wire length on LAYER Metal2 = 125023 um.
[05/02 12:55:07    733s] #Total wire length on LAYER Metal3 = 168513 um.
[05/02 12:55:07    733s] #Total wire length on LAYER Metal4 = 136881 um.
[05/02 12:55:07    733s] #Total wire length on LAYER Metal5 = 31017 um.
[05/02 12:55:07    733s] #Total wire length on LAYER Metal6 = 45688 um.
[05/02 12:55:07    733s] #Total number of vias = 73921
[05/02 12:55:07    733s] #Up-Via Summary (total 73921):
[05/02 12:55:07    733s] #           
[05/02 12:55:07    733s] #-----------------------
[05/02 12:55:07    733s] # Metal1          36500
[05/02 12:55:07    733s] # Metal2          24897
[05/02 12:55:07    733s] # Metal3           9401
[05/02 12:55:07    733s] # Metal4           2121
[05/02 12:55:07    733s] # Metal5           1002
[05/02 12:55:07    733s] #-----------------------
[05/02 12:55:07    733s] #                 73921 
[05/02 12:55:07    733s] #
[05/02 12:55:07    734s] ### route signature (53) = 1364790702
[05/02 12:55:07    734s] ### violation signature (51) = 1905142130
[05/02 12:55:07    734s] #detailRoute Statistics:
[05/02 12:55:07    734s] #Cpu time = 00:01:39
[05/02 12:55:07    734s] #Elapsed time = 00:01:39
[05/02 12:55:07    734s] #Increased memory = -1.09 (MB)
[05/02 12:55:07    734s] #Total memory = 1089.91 (MB)
[05/02 12:55:07    734s] #Peak memory = 1145.03 (MB)
[05/02 12:55:07    734s] ### export route signature (54) = 1364790702
[05/02 12:55:07    734s] ### export violation signature (52) = 1905142130
[05/02 12:55:07    734s] #
[05/02 12:55:07    734s] #globalDetailRoute statistics:
[05/02 12:55:07    734s] #Cpu time = 00:02:08
[05/02 12:55:07    734s] #Elapsed time = 00:02:08
[05/02 12:55:07    734s] #Increased memory = 53.48 (MB)
[05/02 12:55:07    734s] #Total memory = 1074.23 (MB)
[05/02 12:55:07    734s] #Peak memory = 1145.03 (MB)
[05/02 12:55:07    734s] #Number of warnings = 66
[05/02 12:55:07    734s] #Total number of warnings = 67
[05/02 12:55:07    734s] #Number of fails = 0
[05/02 12:55:07    734s] #Total number of fails = 0
[05/02 12:55:07    734s] #Complete globalDetailRoute on Sun May  2 12:55:07 2021
[05/02 12:55:07    734s] #
[05/02 12:55:07    734s] #routeDesign: cpu time = 00:02:08, elapsed time = 00:02:08, memory = 1056.40 (MB), peak = 1145.03 (MB)
[05/02 12:55:07    734s] 
[05/02 12:55:07    734s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:55:07    734s] Severity  ID               Count  Summary                                  
[05/02 12:55:07    734s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/02 12:55:07    734s] *** Message Summary: 1 warning(s), 0 error(s)
[05/02 12:55:07    734s] 
[05/02 12:55:07    734s] ### 
[05/02 12:55:07    734s] ###   Scalability Statistics
[05/02 12:55:07    734s] ### 
[05/02 12:55:07    734s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:55:07    734s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/02 12:55:07    734s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:55:07    734s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/02 12:55:07    734s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/02 12:55:07    734s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/02 12:55:07    734s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/02 12:55:07    734s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/02 12:55:07    734s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/02 12:55:07    734s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[05/02 12:55:07    734s] ###   Global Routing                |        00:00:21|        00:00:21|             1.0|
[05/02 12:55:07    734s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[05/02 12:55:07    734s] ###   Detail Routing                |        00:01:23|        00:01:23|             1.0|
[05/02 12:55:07    734s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[05/02 12:55:07    734s] ###   Entire Command                |        00:02:08|        00:02:08|             1.0|
[05/02 12:55:07    734s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:55:07    734s] ### 
[05/02 12:56:56    737s] <CMD> saveDesign testcore4.enc
[05/02 12:56:56    737s] #% Begin save design ... (date=05/02 12:56:56, mem=1056.5M)
[05/02 12:56:56    737s] % Begin Save netlist data ... (date=05/02 12:56:56, mem=1057.2M)
[05/02 12:56:56    737s] Writing Binary DB to testcore4.enc.dat/core.v.bin in single-threaded mode...
[05/02 12:56:56    737s] % End Save netlist data ... (date=05/02 12:56:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1061.4M, current mem=1061.4M)
[05/02 12:56:56    737s] % Begin Save AAE data ... (date=05/02 12:56:56, mem=1061.4M)
[05/02 12:56:56    737s] Saving AAE Data ...
[05/02 12:56:56    737s] % End Save AAE data ... (date=05/02 12:56:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.4M, current mem=1061.4M)
[05/02 12:56:57    738s] % Begin Save clock tree data ... (date=05/02 12:56:57, mem=1061.5M)
[05/02 12:56:57    738s] % End Save clock tree data ... (date=05/02 12:56:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.5M, current mem=1061.5M)
[05/02 12:56:57    738s] Saving preference file testcore4.enc.dat/gui.pref.tcl ...
[05/02 12:56:57    738s] Saving mode setting ...
[05/02 12:56:57    738s] Saving global file ...
[05/02 12:56:57    738s] % Begin Save floorplan data ... (date=05/02 12:56:57, mem=1062.2M)
[05/02 12:56:57    738s] Saving floorplan file ...
[05/02 12:56:57    738s] % End Save floorplan data ... (date=05/02 12:56:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1062.2M, current mem=1062.2M)
[05/02 12:56:57    738s] Saving Drc markers ...
[05/02 12:56:57    738s] ... No Drc file written since there is no markers found.
[05/02 12:56:57    738s] % Begin Save placement data ... (date=05/02 12:56:57, mem=1062.2M)
[05/02 12:56:57    738s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/02 12:56:57    738s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1364.1M) ***
[05/02 12:56:57    738s] % End Save placement data ... (date=05/02 12:56:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1062.3M, current mem=1062.3M)
[05/02 12:56:57    738s] % Begin Save routing data ... (date=05/02 12:56:57, mem=1062.3M)
[05/02 12:56:57    738s] Saving route file ...
[05/02 12:56:57    738s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1364.1M) ***
[05/02 12:56:57    738s] % End Save routing data ... (date=05/02 12:56:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=1063.3M, current mem=1063.3M)
[05/02 12:56:57    738s] Saving property file testcore4.enc.dat/core.prop
[05/02 12:56:57    738s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1364.1M) ***
[05/02 12:56:57    738s] #Saving pin access info...
[05/02 12:56:58    738s] #
[05/02 12:56:58    738s] % Begin Save power constraints data ... (date=05/02 12:56:58, mem=1063.3M)
[05/02 12:56:58    738s] % End Save power constraints data ... (date=05/02 12:56:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.3M, current mem=1063.3M)
[05/02 12:56:58    738s] Generated self-contained design testcore4.enc.dat
[05/02 12:56:58    738s] #% End save design ... (date=05/02 12:56:58, total cpu=0:00:01.2, real=0:00:02.0, peak res=1063.3M, current mem=1053.2M)
[05/02 12:56:58    738s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:56:58    738s] 
[05/02 12:57:22    740s] <CMD> timeDesign -postRoute
[05/02 12:57:22    740s] Switching SI Aware to true by default in postroute mode   
[05/02 12:57:22    740s] 
[05/02 12:57:22    740s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[05/02 12:57:22    740s] 
[05/02 12:57:57    742s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/02 12:58:00    742s] <CMD> timeDesign -postRoute
[05/02 12:58:00    742s]  Reset EOS DB
[05/02 12:58:00    742s] Ignoring AAE DB Resetting ...
[05/02 12:58:00    742s] Extraction called for design 'core' of instances=9438 and nets=9831 using extraction engine 'postRoute' at effort level 'low' .
[05/02 12:58:00    742s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:58:00    742s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:58:00    742s] PostRoute (effortLevel low) RC Extraction called for design core.
[05/02 12:58:00    742s] RC Extraction called in multi-corner(1) mode.
[05/02 12:58:00    742s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:58:00    742s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:58:00    742s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/02 12:58:00    742s] * Layer Id             : 1 - M1
[05/02 12:58:00    742s]       Thickness        : 0.53
[05/02 12:58:00    742s]       Min Width        : 0.23
[05/02 12:58:00    742s]       Layer Dielectric : 4.1
[05/02 12:58:00    742s] * Layer Id             : 2 - M2
[05/02 12:58:00    742s]       Thickness        : 0.53
[05/02 12:58:00    742s]       Min Width        : 0.28
[05/02 12:58:00    742s]       Layer Dielectric : 4.1
[05/02 12:58:00    742s] * Layer Id             : 3 - M3
[05/02 12:58:00    742s]       Thickness        : 0.53
[05/02 12:58:00    742s]       Min Width        : 0.28
[05/02 12:58:00    742s]       Layer Dielectric : 4.1
[05/02 12:58:00    742s] * Layer Id             : 4 - M4
[05/02 12:58:00    742s]       Thickness        : 0.53
[05/02 12:58:00    742s]       Min Width        : 0.28
[05/02 12:58:00    742s]       Layer Dielectric : 4.1
[05/02 12:58:00    742s] * Layer Id             : 5 - M5
[05/02 12:58:00    742s]       Thickness        : 0.53
[05/02 12:58:00    742s]       Min Width        : 0.28
[05/02 12:58:00    742s]       Layer Dielectric : 4.1
[05/02 12:58:00    742s] * Layer Id             : 6 - M6
[05/02 12:58:00    742s]       Thickness        : 0.99
[05/02 12:58:00    742s]       Min Width        : 0.44
[05/02 12:58:00    742s]       Layer Dielectric : 4.1
[05/02 12:58:00    742s] extractDetailRC Option : -outfile /tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d  -basic
[05/02 12:58:00    742s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/02 12:58:00    742s]       RC Corner Indexes            0   
[05/02 12:58:00    742s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:58:00    742s] Coupling Cap. Scaling Factor : 1.00000 
[05/02 12:58:00    742s] Resistance Scaling Factor    : 1.00000 
[05/02 12:58:00    742s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:58:00    742s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:58:00    742s] Shrink Factor                : 1.00000
[05/02 12:58:00    742s] Initializing multi-corner resistance tables ...
[05/02 12:58:00    742s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1356.1M)
[05/02 12:58:00    742s] Creating parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for storing RC.
[05/02 12:58:00    742s] Extracted 10.0013% (CPU Time= 0:00:00.3  MEM= 1422.1M)
[05/02 12:58:00    742s] Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 1422.1M)
[05/02 12:58:01    742s] Extracted 30.0015% (CPU Time= 0:00:00.5  MEM= 1422.1M)
[05/02 12:58:01    742s] Extracted 40.0012% (CPU Time= 0:00:00.5  MEM= 1422.1M)
[05/02 12:58:01    742s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1422.1M)
[05/02 12:58:01    743s] Extracted 60.0013% (CPU Time= 0:00:00.8  MEM= 1422.1M)
[05/02 12:58:01    743s] Extracted 70.001% (CPU Time= 0:00:00.9  MEM= 1422.1M)
[05/02 12:58:01    743s] Extracted 80.0015% (CPU Time= 0:00:01.2  MEM= 1426.1M)
[05/02 12:58:01    743s] Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1426.1M)
[05/02 12:58:02    743s] Extracted 100% (CPU Time= 0:00:01.5  MEM= 1426.1M)
[05/02 12:58:02    743s] Number of Extracted Resistors     : 193191
[05/02 12:58:02    743s] Number of Extracted Ground Cap.   : 202346
[05/02 12:58:02    743s] Number of Extracted Coupling Cap. : 482252
[05/02 12:58:02    743s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:58:02    743s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/02 12:58:02    743s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1388.1M)
[05/02 12:58:02    743s] Creating parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb_Filter.rcdb.d' for storing RC.
[05/02 12:58:02    744s] Closing parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d'. 9602 times net's RC data read were performed.
[05/02 12:58:03    744s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1388.059M)
[05/02 12:58:03    744s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:58:03    744s] processing rcdb (/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d) for hinst (top) of cell (core);
[05/02 12:58:03    744s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1388.059M)
[05/02 12:58:03    744s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:03.0  MEM: 1388.059M)
[05/02 12:58:03    744s] Starting SI iteration 1 using Infinite Timing Windows
[05/02 12:58:03    744s] #################################################################################
[05/02 12:58:03    744s] # Design Stage: PostRoute
[05/02 12:58:03    744s] # Design Name: core
[05/02 12:58:03    744s] # Design Mode: 90nm
[05/02 12:58:03    744s] # Analysis Mode: MMMC OCV 
[05/02 12:58:03    744s] # Parasitics Mode: SPEF/RCDB
[05/02 12:58:03    744s] # Signoff Settings: SI On 
[05/02 12:58:03    744s] #################################################################################
[05/02 12:58:03    744s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:58:03    744s] Setting infinite Tws ...
[05/02 12:58:03    744s] First Iteration Infinite Tw... 
[05/02 12:58:03    744s] Calculate early delays in OCV mode...
[05/02 12:58:03    744s] Calculate late delays in OCV mode...
[05/02 12:58:03    744s] Topological Sorting (REAL = 0:00:00.0, MEM = 1386.1M, InitMEM = 1386.1M)
[05/02 12:58:03    744s] Start delay calculation (fullDC) (1 T). (MEM=1386.06)
[05/02 12:58:03    744s] Initializing multi-corner resistance tables ...
[05/02 12:58:04    745s] End AAE Lib Interpolated Model. (MEM=1402.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:58:04    745s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:58:04    745s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1402.3M)
[05/02 12:58:04    745s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:58:09    750s] Total number of fetched objects 9638
[05/02 12:58:09    750s] AAE_INFO-618: Total number of nets in the design is 9831,  97.7 percent of the nets selected for SI analysis
[05/02 12:58:09    750s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/02 12:58:09    750s] End delay calculation. (MEM=1429.57 CPU=0:00:05.3 REAL=0:00:05.0)
[05/02 12:58:09    750s] End delay calculation (fullDC). (MEM=1429.57 CPU=0:00:05.8 REAL=0:00:06.0)
[05/02 12:58:09    750s] *** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 1429.6M) ***
[05/02 12:58:10    751s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1429.6M)
[05/02 12:58:10    751s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/02 12:58:10    751s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1429.6M)
[05/02 12:58:10    751s] Starting SI iteration 2
[05/02 12:58:10    751s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:58:10    751s] Calculate early delays in OCV mode...
[05/02 12:58:10    751s] Calculate late delays in OCV mode...
[05/02 12:58:10    751s] Start delay calculation (fullDC) (1 T). (MEM=1437.62)
[05/02 12:58:10    751s] End AAE Lib Interpolated Model. (MEM=1437.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:58:10    751s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[05/02 12:58:10    751s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 9638. 
[05/02 12:58:10    751s] Total number of fetched objects 9638
[05/02 12:58:10    751s] AAE_INFO-618: Total number of nets in the design is 9831,  0.0 percent of the nets selected for SI analysis
[05/02 12:58:10    751s] End delay calculation. (MEM=1437.62 CPU=0:00:00.1 REAL=0:00:00.0)
[05/02 12:58:10    751s] End delay calculation (fullDC). (MEM=1437.62 CPU=0:00:00.2 REAL=0:00:00.0)
[05/02 12:58:10    751s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1437.6M) ***
[05/02 12:58:11    752s] Effort level <high> specified for reg2reg path_group
[05/02 12:58:11    752s] End AAE Lib Interpolated Model. (MEM=1369.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:58:11    752s] Begin: glitch net info
[05/02 12:58:11    752s] glitch slack range: number of glitch nets
[05/02 12:58:11    752s] glitch slack < -0.32 : 0
[05/02 12:58:11    752s] -0.32 < glitch slack < -0.28 : 0
[05/02 12:58:11    752s] -0.28 < glitch slack < -0.24 : 0
[05/02 12:58:11    752s] -0.24 < glitch slack < -0.2 : 0
[05/02 12:58:11    752s] -0.2 < glitch slack < -0.16 : 0
[05/02 12:58:11    752s] -0.16 < glitch slack < -0.12 : 0
[05/02 12:58:11    752s] -0.12 < glitch slack < -0.08 : 0
[05/02 12:58:11    752s] -0.08 < glitch slack < -0.04 : 0
[05/02 12:58:11    752s] -0.04 < glitch slack : 0
[05/02 12:58:11    752s] End: glitch net info
[05/02 12:58:11    752s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1426.6M
[05/02 12:58:11    752s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1426.6M
[05/02 12:58:11    752s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1426.6M
[05/02 12:58:11    752s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.021, MEM:1426.6M
[05/02 12:58:11    752s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.027, MEM:1426.6M
[05/02 12:58:11    752s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.027, MEM:1426.6M
[05/02 12:58:13    754s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.820  | 15.820  | 17.128  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:58:13    754s] Total CPU time: 12.43 sec
[05/02 12:58:13    754s] Total Real time: 13.0 sec
[05/02 12:58:13    754s] Total Memory Usage: 1367.390625 Mbytes
[05/02 12:58:13    754s] Reset AAE Options
[05/02 12:58:58    756s] <CMD> optDesign -postRoute
[05/02 12:58:58    756s] **WARN: (IMPOPT-576):	166 nets have unplaced terms. 
[05/02 12:58:58    756s] Type 'man IMPOPT-576' for more detail.
[05/02 12:58:58    756s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/02 12:58:58    756s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/02 12:58:58    756s] #spOpts: mergeVia=F 
[05/02 12:58:58    756s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1367.4M
[05/02 12:58:58    756s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1367.4M
[05/02 12:58:58    756s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1367.4M
[05/02 12:58:58    756s] Core basic site is tsm3site
[05/02 12:58:58    756s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:58:58    756s] Mark StBox On SiteArr starts
[05/02 12:58:58    756s] Mark StBox On SiteArr ends
[05/02 12:58:58    756s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.022, MEM:1367.4M
[05/02 12:58:58    756s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.027, MEM:1367.4M
[05/02 12:58:58    756s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.027, MEM:1367.4M
[05/02 12:58:58    757s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:58:58    757s] Summary for sequential cells identification: 
[05/02 12:58:58    757s]   Identified SBFF number: 116
[05/02 12:58:58    757s]   Identified MBFF number: 0
[05/02 12:58:58    757s]   Identified SB Latch number: 0
[05/02 12:58:58    757s]   Identified MB Latch number: 0
[05/02 12:58:58    757s]   Not identified SBFF number: 24
[05/02 12:58:58    757s]   Not identified MBFF number: 0
[05/02 12:58:58    757s]   Not identified SB Latch number: 0
[05/02 12:58:58    757s]   Not identified MB Latch number: 0
[05/02 12:58:58    757s]   Number of sequential cells which are not FFs: 38
[05/02 12:58:58    757s] Creating Cell Server, finished. 
[05/02 12:58:58    757s] 
[05/02 12:58:58    757s] #spOpts: mergeVia=F 
[05/02 12:58:58    757s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1371.4M
[05/02 12:58:58    757s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1371.4M
[05/02 12:58:58    757s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.023, MEM:1371.4M
[05/02 12:58:58    757s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.024, MEM:1371.4M
[05/02 12:58:58    757s] GigaOpt running with 1 threads.
[05/02 12:58:58    757s] Info: 1 threads available for lower-level modules during optimization.
[05/02 12:58:58    757s] OPERPROF: Starting DPlace-Init at level 1, MEM:1371.4M
[05/02 12:58:58    757s] #spOpts: mergeVia=F 
[05/02 12:58:59    757s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1371.4M
[05/02 12:58:59    757s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1371.4M
[05/02 12:58:59    757s] OPERPROF:       Starting CMU at level 4, MEM:1371.4M
[05/02 12:58:59    757s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1371.4M
[05/02 12:58:59    757s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.024, MEM:1371.4M
[05/02 12:58:59    757s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.025, MEM:1371.4M
[05/02 12:58:59    757s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1371.4MB).
[05/02 12:58:59    757s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1371.4M
[05/02 12:58:59    757s] 
[05/02 12:58:59    757s] Creating Lib Analyzer ...
[05/02 12:58:59    757s]  Visiting view : worst
[05/02 12:58:59    757s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[05/02 12:58:59    757s]  Visiting view : best
[05/02 12:58:59    757s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[05/02 12:58:59    757s]  Setting StdDelay to 52.40
[05/02 12:58:59    757s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/02 12:58:59    757s] Type 'man IMPOPT-7077' for more detail.
[05/02 12:58:59    757s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:58:59    757s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:58:59    757s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:58:59    757s] 
[05/02 12:59:05    763s] Creating Lib Analyzer, finished. 
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	ext_reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (IMPOPT-665):	mem_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/02 12:59:05    763s] Type 'man IMPOPT-665' for more detail.
[05/02 12:59:05    763s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/02 12:59:05    763s] To increase the message display limit, refer to the product command reference manual.
[05/02 12:59:05    763s] Effort level <high> specified for reg2reg path_group
[05/02 12:59:06    764s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1115.8M, totSessionCpu=0:12:45 **
[05/02 12:59:06    764s] #Created 489 library cell signatures
[05/02 12:59:06    764s] #Created 9831 NETS and 0 SPECIALNETS signatures
[05/02 12:59:06    764s] #Created 9438 instance signatures
[05/02 12:59:06    764s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.20 (MB), peak = 1145.03 (MB)
[05/02 12:59:06    764s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.21 (MB), peak = 1145.03 (MB)
[05/02 12:59:06    764s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.019, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.019, MEM:1393.4M
[05/02 12:59:06    764s] Begin checking placement ... (start mem=1393.4M, init mem=1393.4M)
[05/02 12:59:06    764s] *info: Placed = 9438          
[05/02 12:59:06    764s] *info: Unplaced = 0           
[05/02 12:59:06    764s] Placement Density:70.29%(190969/271697)
[05/02 12:59:06    764s] Placement Density (including fixed std cells):70.29%(190969/271697)
[05/02 12:59:06    764s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1393.4M)
[05/02 12:59:06    764s]  Initial DC engine is -> aae
[05/02 12:59:06    764s]  
[05/02 12:59:06    764s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/02 12:59:06    764s]  
[05/02 12:59:06    764s]  
[05/02 12:59:06    764s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/02 12:59:06    764s]  
[05/02 12:59:06    764s] Reset EOS DB
[05/02 12:59:06    764s] Ignoring AAE DB Resetting ...
[05/02 12:59:06    764s]  Set Options for AAE Based Opt flow 
[05/02 12:59:06    764s] *** optDesign -postRoute ***
[05/02 12:59:06    764s] DRC Margin: user margin 0.0; extra margin 0
[05/02 12:59:06    764s] Setup Target Slack: user slack 0
[05/02 12:59:06    764s] Hold Target Slack: user slack 0
[05/02 12:59:06    764s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.021, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.026, MEM:1393.4M
[05/02 12:59:06    764s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1393.4M
[05/02 12:59:06    764s] Deleting Cell Server ...
[05/02 12:59:06    764s] Deleting Lib Analyzer.
[05/02 12:59:06    764s] Multi-VT timing optimization disabled based on library information.
[05/02 12:59:06    764s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:59:06    765s] Summary for sequential cells identification: 
[05/02 12:59:06    765s]   Identified SBFF number: 116
[05/02 12:59:06    765s]   Identified MBFF number: 0
[05/02 12:59:06    765s]   Identified SB Latch number: 0
[05/02 12:59:06    765s]   Identified MB Latch number: 0
[05/02 12:59:06    765s]   Not identified SBFF number: 24
[05/02 12:59:06    765s]   Not identified MBFF number: 0
[05/02 12:59:06    765s]   Not identified SB Latch number: 0
[05/02 12:59:06    765s]   Not identified MB Latch number: 0
[05/02 12:59:06    765s]   Number of sequential cells which are not FFs: 38
[05/02 12:59:06    765s] Creating Cell Server, finished. 
[05/02 12:59:06    765s] 
[05/02 12:59:06    765s]  Visiting view : worst
[05/02 12:59:06    765s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[05/02 12:59:06    765s]  Visiting view : best
[05/02 12:59:06    765s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[05/02 12:59:06    765s]  Setting StdDelay to 52.40
[05/02 12:59:06    765s] Deleting Cell Server ...
[05/02 12:59:06    765s] Include MVT Delays for Hold Opt
[05/02 12:59:06    765s] ** INFO : this run is activating 'postRoute' automaton
[05/02 12:59:06    765s] Closing parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d'. 9601 times net's RC data read were performed.
[05/02 12:59:06    765s] Extraction called for design 'core' of instances=9438 and nets=9831 using extraction engine 'postRoute' at effort level 'low' .
[05/02 12:59:06    765s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:59:06    765s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:59:06    765s] PostRoute (effortLevel low) RC Extraction called for design core.
[05/02 12:59:06    765s] RC Extraction called in multi-corner(1) mode.
[05/02 12:59:06    765s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:59:06    765s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:59:06    765s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/02 12:59:06    765s] * Layer Id             : 1 - M1
[05/02 12:59:06    765s]       Thickness        : 0.53
[05/02 12:59:06    765s]       Min Width        : 0.23
[05/02 12:59:06    765s]       Layer Dielectric : 4.1
[05/02 12:59:06    765s] * Layer Id             : 2 - M2
[05/02 12:59:06    765s]       Thickness        : 0.53
[05/02 12:59:06    765s]       Min Width        : 0.28
[05/02 12:59:06    765s]       Layer Dielectric : 4.1
[05/02 12:59:06    765s] * Layer Id             : 3 - M3
[05/02 12:59:06    765s]       Thickness        : 0.53
[05/02 12:59:06    765s]       Min Width        : 0.28
[05/02 12:59:06    765s]       Layer Dielectric : 4.1
[05/02 12:59:06    765s] * Layer Id             : 4 - M4
[05/02 12:59:06    765s]       Thickness        : 0.53
[05/02 12:59:06    765s]       Min Width        : 0.28
[05/02 12:59:06    765s]       Layer Dielectric : 4.1
[05/02 12:59:06    765s] * Layer Id             : 5 - M5
[05/02 12:59:06    765s]       Thickness        : 0.53
[05/02 12:59:06    765s]       Min Width        : 0.28
[05/02 12:59:06    765s]       Layer Dielectric : 4.1
[05/02 12:59:06    765s] * Layer Id             : 6 - M6
[05/02 12:59:06    765s]       Thickness        : 0.99
[05/02 12:59:06    765s]       Min Width        : 0.44
[05/02 12:59:06    765s]       Layer Dielectric : 4.1
[05/02 12:59:06    765s] extractDetailRC Option : -outfile /tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d -maxResLength 200  -basic
[05/02 12:59:06    765s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/02 12:59:06    765s]       RC Corner Indexes            0   
[05/02 12:59:06    765s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:59:06    765s] Coupling Cap. Scaling Factor : 1.00000 
[05/02 12:59:06    765s] Resistance Scaling Factor    : 1.00000 
[05/02 12:59:06    765s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:59:06    765s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:59:06    765s] Shrink Factor                : 1.00000
[05/02 12:59:07    765s] Initializing multi-corner resistance tables ...
[05/02 12:59:07    765s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1393.4M)
[05/02 12:59:07    765s] Creating parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for storing RC.
[05/02 12:59:07    765s] Extracted 10.0013% (CPU Time= 0:00:00.3  MEM= 1465.4M)
[05/02 12:59:07    765s] Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 1465.4M)
[05/02 12:59:07    765s] Extracted 30.0015% (CPU Time= 0:00:00.5  MEM= 1465.4M)
[05/02 12:59:07    765s] Extracted 40.0012% (CPU Time= 0:00:00.6  MEM= 1465.4M)
[05/02 12:59:07    765s] Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1465.4M)
[05/02 12:59:07    766s] Extracted 60.0013% (CPU Time= 0:00:00.8  MEM= 1465.4M)
[05/02 12:59:08    766s] Extracted 70.001% (CPU Time= 0:00:00.9  MEM= 1465.4M)
[05/02 12:59:08    766s] Extracted 80.0015% (CPU Time= 0:00:01.2  MEM= 1469.4M)
[05/02 12:59:08    766s] Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1469.4M)
[05/02 12:59:08    766s] Extracted 100% (CPU Time= 0:00:01.5  MEM= 1469.4M)
[05/02 12:59:08    766s] Number of Extracted Resistors     : 193191
[05/02 12:59:08    766s] Number of Extracted Ground Cap.   : 202346
[05/02 12:59:08    766s] Number of Extracted Coupling Cap. : 482252
[05/02 12:59:08    766s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:59:08    766s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/02 12:59:09    766s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1431.4M)
[05/02 12:59:09    766s] Creating parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb_Filter.rcdb.d' for storing RC.
[05/02 12:59:09    767s] Closing parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d'. 9602 times net's RC data read were performed.
[05/02 12:59:09    767s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1435.410M)
[05/02 12:59:09    767s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:59:09    767s] processing rcdb (/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d) for hinst (top) of cell (core);
[05/02 12:59:09    767s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1435.410M)
[05/02 12:59:09    767s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:03.0  MEM: 1435.410M)
[05/02 12:59:09    767s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:59:09    767s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1413.1M)
[05/02 12:59:09    767s] Initializing multi-corner resistance tables ...
[05/02 12:59:09    767s] Unfixed 0 ViaPillar Nets
[05/02 12:59:09    767s] End AAE Lib Interpolated Model. (MEM=1413.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:09    767s] **INFO: Starting Blocking QThread with 1 CPU
[05/02 12:59:09    767s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/02 12:59:09    767s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[05/02 12:59:09    767s] #################################################################################
[05/02 12:59:09    767s] # Design Stage: PostRoute
[05/02 12:59:09    767s] # Design Name: core
[05/02 12:59:09    767s] # Design Mode: 90nm
[05/02 12:59:09    767s] # Analysis Mode: MMMC OCV 
[05/02 12:59:09    767s] # Parasitics Mode: SPEF/RCDB
[05/02 12:59:09    767s] # Signoff Settings: SI Off 
[05/02 12:59:09    767s] #################################################################################
[05/02 12:59:09    767s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:59:09    767s] Calculate late delays in OCV mode...
[05/02 12:59:09    767s] Calculate early delays in OCV mode...
[05/02 12:59:09    767s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/02 12:59:09    767s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/02 12:59:09    767s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[05/02 12:59:09    767s] End AAE Lib Interpolated Model. (MEM=22.4141 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:09    767s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[05/02 12:59:09    767s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 9637. 
[05/02 12:59:09    767s] Total number of fetched objects 9638
[05/02 12:59:09    767s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/02 12:59:09    767s] End delay calculation. (MEM=0 CPU=0:00:02.4 REAL=0:00:02.0)
[05/02 12:59:09    767s] End delay calculation (fullDC). (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
[05/02 12:59:09    767s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 0.0M) ***
[05/02 12:59:09    767s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:00:04.3 mem=0.0M)
[05/02 12:59:09    767s] Done building cte hold timing graph (HoldAware) cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:00:04.3 mem=0.0M ***
[05/02 12:59:09    767s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), mem = 11.6M
[05/02 12:59:14    771s]  
_______________________________________________________________________
[05/02 12:59:15    771s] Starting SI iteration 1 using Infinite Timing Windows
[05/02 12:59:15    771s] Begin IPO call back ...
[05/02 12:59:15    772s] End IPO call back ...
[05/02 12:59:15    772s] #################################################################################
[05/02 12:59:15    772s] # Design Stage: PostRoute
[05/02 12:59:15    772s] # Design Name: core
[05/02 12:59:15    772s] # Design Mode: 90nm
[05/02 12:59:15    772s] # Analysis Mode: MMMC OCV 
[05/02 12:59:15    772s] # Parasitics Mode: SPEF/RCDB
[05/02 12:59:15    772s] # Signoff Settings: SI On 
[05/02 12:59:15    772s] #################################################################################
[05/02 12:59:16    772s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:59:16    772s] Setting infinite Tws ...
[05/02 12:59:16    772s] First Iteration Infinite Tw... 
[05/02 12:59:16    772s] Calculate early delays in OCV mode...
[05/02 12:59:16    772s] Calculate late delays in OCV mode...
[05/02 12:59:16    772s] Topological Sorting (REAL = 0:00:00.0, MEM = 1411.1M, InitMEM = 1411.1M)
[05/02 12:59:16    772s] Start delay calculation (fullDC) (1 T). (MEM=1411.07)
[05/02 12:59:16    772s] End AAE Lib Interpolated Model. (MEM=1427.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:21    778s] Total number of fetched objects 9638
[05/02 12:59:21    778s] AAE_INFO-618: Total number of nets in the design is 9831,  97.7 percent of the nets selected for SI analysis
[05/02 12:59:21    778s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/02 12:59:21    778s] End delay calculation. (MEM=1464.12 CPU=0:00:05.4 REAL=0:00:05.0)
[05/02 12:59:21    778s] End delay calculation (fullDC). (MEM=1464.12 CPU=0:00:05.8 REAL=0:00:05.0)
[05/02 12:59:21    778s] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1464.1M) ***
[05/02 12:59:22    779s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1464.1M)
[05/02 12:59:22    779s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/02 12:59:22    779s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1464.1M)
[05/02 12:59:22    779s] 
[05/02 12:59:22    779s] Executing IPO callback for view pruning ..
[05/02 12:59:22    779s] Starting SI iteration 2
[05/02 12:59:23    779s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:59:23    779s] Calculate early delays in OCV mode...
[05/02 12:59:23    779s] Calculate late delays in OCV mode...
[05/02 12:59:23    779s] Start delay calculation (fullDC) (1 T). (MEM=1472.17)
[05/02 12:59:23    779s] End AAE Lib Interpolated Model. (MEM=1472.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:23    779s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[05/02 12:59:23    779s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 9638. 
[05/02 12:59:23    779s] Total number of fetched objects 9638
[05/02 12:59:23    779s] AAE_INFO-618: Total number of nets in the design is 9831,  0.0 percent of the nets selected for SI analysis
[05/02 12:59:23    779s] End delay calculation. (MEM=1472.17 CPU=0:00:00.1 REAL=0:00:00.0)
[05/02 12:59:23    779s] End delay calculation (fullDC). (MEM=1472.17 CPU=0:00:00.2 REAL=0:00:00.0)
[05/02 12:59:23    779s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1472.2M) ***
[05/02 12:59:23    780s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:13:00 mem=1472.2M)
[05/02 12:59:23    780s] End AAE Lib Interpolated Model. (MEM=1472.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:23    780s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1472.2M
[05/02 12:59:23    780s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1472.2M
[05/02 12:59:23    780s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.024, MEM:1472.2M
[05/02 12:59:23    780s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.024, MEM:1472.2M
[05/02 12:59:24    780s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.820  | 15.820  | 17.128  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1115.5M, totSessionCpu=0:13:01 **
[05/02 12:59:24    780s] Setting latch borrow mode to budget during optimization.
[05/02 12:59:25    781s] Info: Done creating the CCOpt slew target map.
[05/02 12:59:25    781s] Glitch fixing enabled
[05/02 12:59:25    781s] Running CCOpt-PRO on entire clock network
[05/02 12:59:25    781s] Net route status summary:
[05/02 12:59:25    781s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/02 12:59:25    781s]   Non-clock:  9830 (unrouted=292, trialRouted=0, noStatus=0, routed=9538, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBounday AND tooFewTerms=0)])
[05/02 12:59:25    781s] PRO...
[05/02 12:59:25    781s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/02 12:59:25    781s] Initializing clock structures...
[05/02 12:59:25    781s]   Creating own balancer
[05/02 12:59:25    781s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/02 12:59:25    781s]   Initializing legalizer
[05/02 12:59:25    781s]   Using cell based legalization.
[05/02 12:59:25    781s] OPERPROF: Starting DPlace-Init at level 1, MEM:1437.2M
[05/02 12:59:25    781s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1437.2M
[05/02 12:59:25    781s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1437.2M
[05/02 12:59:25    781s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.026, MEM:1437.2M
[05/02 12:59:25    781s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.026, MEM:1437.2M
[05/02 12:59:25    781s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1437.2MB).
[05/02 12:59:25    781s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1437.2M
[05/02 12:59:25    781s]   Validating CTS configuration...
[05/02 12:59:25    781s]   Non-default CCOpt properties:
[05/02 12:59:25    781s]   adjacent_rows_legal: 1 (default: false)
[05/02 12:59:25    781s]   allow_non_fterm_identical_swaps: 0 (default: true)
[05/02 12:59:25    781s]   cell_density is set for at least one key
[05/02 12:59:25    781s]   preferred_extra_space is set for at least one key
[05/02 12:59:25    781s]   primary_delay_corner: max (default: )
[05/02 12:59:25    781s]   route_type is set for at least one key
[05/02 12:59:25    781s]   target_max_trans_sdc is set for at least one key
[05/02 12:59:25    781s]   Route type trimming info:
[05/02 12:59:25    781s]     No route type modifications were made.
[05/02 12:59:25    781s]   Library Trimming...
[05/02 12:59:25    781s] Accumulated time to calculate placeable region: 0.01
[05/02 12:59:25    781s] (I)       Initializing Steiner engine. 
[05/02 12:59:25    781s] (I)       Reading DB...
[05/02 12:59:25    781s] (I)       Number of ignored instance 0
[05/02 12:59:25    781s] (I)       numMoveCells=9438, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[05/02 12:59:25    781s] (I)       Identified Clock instances: Flop 1135, Clock buffer/inverter 0, Gate 0
[05/02 12:59:25    781s] (I)       before initializing RouteDB syMemory usage = 1442.7 MB
[05/02 12:59:25    781s] (I)       congestionReportName   : 
[05/02 12:59:25    781s] (I)       layerRangeFor2DCongestion : 
[05/02 12:59:25    781s] (I)       buildTerm2TermWires    : 1
[05/02 12:59:25    781s] (I)       doTrackAssignment      : 0
[05/02 12:59:25    781s] (I)       dumpBookshelfFiles     : 0
[05/02 12:59:25    781s] (I)       numThreads             : 1
[05/02 12:59:25    781s] (I)       bufferingAwareRouting  : true
[05/02 12:59:25    781s] [NR-eGR] honorMsvRouteConstraint: false
[05/02 12:59:25    781s] (I)       honorPin               : false
[05/02 12:59:25    781s] (I)       honorPinGuide          : true
[05/02 12:59:25    781s] (I)       honorPartition         : false
[05/02 12:59:25    781s] (I)       allowPartitionCrossover: false
[05/02 12:59:25    781s] (I)       honorSingleEntry       : true
[05/02 12:59:25    781s] (I)       honorSingleEntryStrong : true
[05/02 12:59:25    781s] (I)       handleViaSpacingRule   : false
[05/02 12:59:25    781s] (I)       handleEolSpacingRule   : true
[05/02 12:59:25    781s] (I)       PDConstraint           : none
[05/02 12:59:25    781s] (I)       expBetterNDRHandling   : true
[05/02 12:59:25    781s] [NR-eGR] honorClockSpecNDR      : 0
[05/02 12:59:25    781s] (I)       routingEffortLevel     : 3
[05/02 12:59:25    781s] (I)       effortLevel            : standard
[05/02 12:59:25    781s] [NR-eGR] minRouteLayer          : 2
[05/02 12:59:25    781s] [NR-eGR] maxRouteLayer          : 127
[05/02 12:59:25    781s] (I)       relaxedTopLayerCeiling : 127
[05/02 12:59:25    781s] (I)       relaxedBottomLayerFloor: 2
[05/02 12:59:25    781s] (I)       numRowsPerGCell        : 1
[05/02 12:59:25    781s] (I)       speedUpLargeDesign     : 0
[05/02 12:59:25    781s] (I)       multiThreadingTA       : 1
[05/02 12:59:25    781s] (I)       blkAwareLayerSwitching : 1
[05/02 12:59:25    781s] (I)       optimizationMode       : false
[05/02 12:59:25    781s] (I)       routeSecondPG          : false
[05/02 12:59:25    781s] (I)       scenicRatioForLayerRelax: 0.00
[05/02 12:59:25    781s] (I)       detourLimitForLayerRelax: 0.00
[05/02 12:59:25    781s] (I)       punchThroughDistance   : 2147483647.00
[05/02 12:59:25    781s] (I)       scenicBound            : 1.15
[05/02 12:59:25    781s] (I)       maxScenicToAvoidBlk    : 100.00
[05/02 12:59:25    781s] (I)       source-to-sink ratio   : 0.30
[05/02 12:59:25    781s] (I)       targetCongestionRatioH : 1.00
[05/02 12:59:25    781s] (I)       targetCongestionRatioV : 1.00
[05/02 12:59:25    781s] (I)       layerCongestionRatio   : 1.00
[05/02 12:59:25    781s] (I)       m1CongestionRatio      : 0.10
[05/02 12:59:25    781s] (I)       m2m3CongestionRatio    : 0.70
[05/02 12:59:25    781s] (I)       localRouteEffort       : 1.00
[05/02 12:59:25    781s] (I)       numSitesBlockedByOneVia: 8.00
[05/02 12:59:25    781s] (I)       supplyScaleFactorH     : 1.00
[05/02 12:59:25    781s] (I)       supplyScaleFactorV     : 1.00
[05/02 12:59:25    781s] (I)       highlight3DOverflowFactor: 0.00
[05/02 12:59:25    781s] (I)       doubleCutViaModelingRatio: 0.00
[05/02 12:59:25    781s] (I)       routeVias              : 
[05/02 12:59:25    781s] (I)       readTROption           : true
[05/02 12:59:25    781s] (I)       extraSpacingFactor     : 1.00
[05/02 12:59:25    781s] [NR-eGR] numTracksPerClockWire  : 0
[05/02 12:59:25    781s] (I)       routeSelectedNetsOnly  : false
[05/02 12:59:25    781s] (I)       clkNetUseMaxDemand     : false
[05/02 12:59:25    781s] (I)       extraDemandForClocks   : 0
[05/02 12:59:25    781s] (I)       steinerRemoveLayers    : false
[05/02 12:59:25    781s] (I)       demoteLayerScenicScale : 1.00
[05/02 12:59:25    781s] (I)       nonpreferLayerCostScale : 100.00
[05/02 12:59:25    781s] (I)       similarTopologyRoutingFast : true
[05/02 12:59:25    781s] (I)       spanningTreeRefinement : false
[05/02 12:59:25    781s] (I)       spanningTreeRefinementAlpha : 0.50
[05/02 12:59:25    781s] (I)       starting read tracks
[05/02 12:59:25    781s] (I)       build grid graph
[05/02 12:59:25    781s] (I)       build grid graph start
[05/02 12:59:25    781s] [NR-eGR] Layer1 has no routable track
[05/02 12:59:25    781s] [NR-eGR] Layer2 has single uniform track structure
[05/02 12:59:25    781s] [NR-eGR] Layer3 has single uniform track structure
[05/02 12:59:25    781s] [NR-eGR] Layer4 has single uniform track structure
[05/02 12:59:25    781s] [NR-eGR] Layer5 has single uniform track structure
[05/02 12:59:25    781s] [NR-eGR] Layer6 has single uniform track structure
[05/02 12:59:25    781s] (I)       build grid graph end
[05/02 12:59:25    781s] (I)       numViaLayers=6
[05/02 12:59:25    781s] (I)       Reading via V12_VH for layer: 0 
[05/02 12:59:25    781s] (I)       Reading via via2 for layer: 1 
[05/02 12:59:25    781s] (I)       Reading via via3 for layer: 2 
[05/02 12:59:25    781s] (I)       Reading via via4 for layer: 3 
[05/02 12:59:25    781s] (I)       Reading via V56_VV for layer: 4 
[05/02 12:59:25    781s] (I)       end build via table
[05/02 12:59:25    781s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[05/02 12:59:25    781s] (I)       readDataFromPlaceDB
[05/02 12:59:25    781s] (I)       Read net information..
[05/02 12:59:25    781s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[05/02 12:59:25    781s] (I)       Read testcase time = 0.000 seconds
[05/02 12:59:25    781s] 
[05/02 12:59:25    781s] (I)       read default dcut vias
[05/02 12:59:25    781s] (I)       Reading via V12_1x2_HV_N for layer: 0 
[05/02 12:59:25    781s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[05/02 12:59:25    781s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[05/02 12:59:25    781s] (I)       Reading via V45_1x2_VH_N for layer: 3 
[05/02 12:59:25    781s] (I)       Reading via V56_1x2_HV_N for layer: 4 
[05/02 12:59:25    781s] (I)       build grid graph start
[05/02 12:59:25    781s] (I)       build grid graph end
[05/02 12:59:25    781s] (I)       Model blockage into capacity
[05/02 12:59:25    781s] (I)       Read numBlocks=458  numPreroutedWires=0  numCapScreens=0
[05/02 12:59:25    781s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/02 12:59:25    781s] (I)       blocked area on Layer2 : 15422043200  (1.39%)
[05/02 12:59:25    781s] (I)       blocked area on Layer3 : 930406400  (0.08%)
[05/02 12:59:25    781s] (I)       blocked area on Layer4 : 851558400  (0.08%)
[05/02 12:59:25    781s] (I)       blocked area on Layer5 : 79595059200  (7.20%)
[05/02 12:59:25    781s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/02 12:59:25    781s] (I)       Modeling time = 0.010 seconds
[05/02 12:59:25    781s] 
[05/02 12:59:25    781s] (I)       Moved 0 terms for better access 
[05/02 12:59:25    781s] (I)       Number of ignored nets = 0
[05/02 12:59:25    781s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:59:25    781s] (I)       Number of clock nets = 0.  Ignored: No
[05/02 12:59:25    781s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:59:25    781s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:59:25    781s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:59:25    781s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:59:25    781s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:59:25    781s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:59:25    781s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:59:25    781s] (I)       Constructing bin map
[05/02 12:59:25    781s] (I)       Initialize bin information with width=20160 height=20160
[05/02 12:59:25    781s] (I)       Done constructing bin map
[05/02 12:59:25    781s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1442.7 MB
[05/02 12:59:25    781s] (I)       Ndr track 0 does not exist
[05/02 12:59:25    781s] (I)       Layer1  viaCost=200.00
[05/02 12:59:25    781s] (I)       Layer2  viaCost=100.00
[05/02 12:59:25    781s] (I)       Layer3  viaCost=100.00
[05/02 12:59:25    781s] (I)       Layer4  viaCost=100.00
[05/02 12:59:25    781s] (I)       Layer5  viaCost=300.00
[05/02 12:59:25    781s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:59:25    781s] (I)       routing area        :  (9240, 8960) - (1065240, 1056160)
[05/02 12:59:25    781s] (I)       core area           :  (9240, 8960) - (1056000, 1047200)
[05/02 12:59:25    781s] (I)       Site Width          :  1320  (dbu)
[05/02 12:59:25    781s] (I)       Row Height          : 10080  (dbu)
[05/02 12:59:25    781s] (I)       GCell Width         : 10080  (dbu)
[05/02 12:59:25    781s] (I)       GCell Height        : 10080  (dbu)
[05/02 12:59:25    781s] (I)       grid                :   105   104     6
[05/02 12:59:25    781s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[05/02 12:59:25    781s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[05/02 12:59:25    781s] (I)       Default wire width  :   460   560   560   560   560   880
[05/02 12:59:25    781s] (I)       Default wire space  :   460   560   560   560   560   920
[05/02 12:59:25    781s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[05/02 12:59:25    781s] (I)       First Track Coord   :     0   660   560   660   560  1980
[05/02 12:59:25    781s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[05/02 12:59:25    781s] (I)       Total num of tracks :     0   807   943   807   943   537
[05/02 12:59:25    781s] (I)       Num of masks        :     1     1     1     1     1     1
[05/02 12:59:25    781s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/02 12:59:25    781s] (I)       --------------------------------------------------------
[05/02 12:59:25    781s] 
[05/02 12:59:25    781s] [NR-eGR] ============ Routing rule table ============
[05/02 12:59:25    781s] [NR-eGR] Rule id 0. Nets 0 
[05/02 12:59:25    781s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/02 12:59:25    781s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[05/02 12:59:25    781s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:59:25    781s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/02 12:59:25    781s] [NR-eGR] ========================================
[05/02 12:59:25    781s] [NR-eGR] 
[05/02 12:59:25    781s] (I)       After initializing earlyGlobalRoute syMemory usage = 1442.7 MB
[05/02 12:59:25    781s] (I)       Loading and dumping file time : 0.03 seconds
[05/02 12:59:25    781s] (I)       total 2D Cap : 411538 = (188791 H, 222747 V)
[05/02 12:59:25    781s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/02 12:59:25    781s] End AAE Lib Interpolated Model. (MEM=1442.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:25    781s]     Library trimming buffers in power domain auto-default and half-corner max:setup.late removed 2 of 9 cells
[05/02 12:59:25    781s] Original list had 9 cells:
[05/02 12:59:25    781s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 CLKBUFXL CLKBUFX1 
[05/02 12:59:25    781s] New trimmed list has 7 cells:
[05/02 12:59:25    781s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1 
[05/02 12:59:25    781s] Accumulated time to calculate placeable region: 0.01
[05/02 12:59:25    781s]     Library trimming inverters in power domain auto-default and half-corner max:setup.late removed 4 of 8 cells
[05/02 12:59:25    781s] Original list had 8 cells:
[05/02 12:59:25    781s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/02 12:59:25    781s] New trimmed list has 4 cells:
[05/02 12:59:25    781s] CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1 
[05/02 12:59:25    781s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[05/02 12:59:25    782s]   Library Trimming done.
[05/02 12:59:25    782s]   Clock tree balancer configuration for clock_tree clk:
[05/02 12:59:25    782s]   Non-default CCOpt properties:
[05/02 12:59:25    782s]     cell_density: 1 (default: 0.75)
[05/02 12:59:25    782s]     route_type (leaf): default_route_type_leaf (default: default)
[05/02 12:59:25    782s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/02 12:59:25    782s]     route_type (top): default_route_type_nonleaf (default: default)
[05/02 12:59:25    782s]   For power domain auto-default:
[05/02 12:59:25    782s]     Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
[05/02 12:59:25    782s]     Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1}
[05/02 12:59:25    782s]     Clock gates: 
[05/02 12:59:25    782s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 281265.970um^2
[05/02 12:59:25    782s]   Top Routing info:
[05/02 12:59:25    782s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/02 12:59:25    782s]     Unshielded; Mask Constraint: 0; Source: route_type.
[05/02 12:59:25    782s]   Trunk Routing info:
[05/02 12:59:25    782s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/02 12:59:25    782s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:59:25    782s]   Leaf Routing info:
[05/02 12:59:25    782s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/02 12:59:25    782s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:59:25    782s]   For timing_corner max:setup, late:
[05/02 12:59:25    782s]     Slew time target (leaf):    0.100ns (Too low; min: 0.215ns)
[05/02 12:59:25    782s]     Slew time target (trunk):   0.100ns (Too low; min: 0.215ns)
[05/02 12:59:25    782s]     Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/02 12:59:25    782s]     Buffer unit delay for power domain auto-default:   0.123ns
[05/02 12:59:25    782s]     Buffer max distance for power domain auto-default: 573.913um
[05/02 12:59:25    782s]   Fastest wire driving cells and distances for power domain auto-default:
[05/02 12:59:25    782s]     Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=573.913um, saturatedSlew=0.094ns, speed=3544.861um per ns, cellArea=139.104um^2 per 1000um}
[05/02 12:59:25    782s]     Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=max:setup.late, optimalDrivingDistance=144.000um, saturatedSlew=0.094ns, speed=1952.543um per ns, cellArea=138.600um^2 per 1000um}
[05/02 12:59:25    782s]   
[05/02 12:59:25    782s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[05/02 12:59:25    782s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:59:25    782s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:59:25    782s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:59:25    782s]   Primary reporting skew group is skew_group clk/constraints_top with 1135 clock sinks.
[05/02 12:59:25    782s]   
[05/02 12:59:25    782s]   Via Selection for Estimated Routes (rule default):
[05/02 12:59:25    782s]   
[05/02 12:59:25    782s]   ------------------------------------------------------------
[05/02 12:59:25    782s]   Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[05/02 12:59:25    782s]   Range                (Ohm)    (fF)     (fs)     Only
[05/02 12:59:25    782s]   ------------------------------------------------------------
[05/02 12:59:25    782s]   M1-M2    V12_HV      6.400    0.000    0.000    false
[05/02 12:59:25    782s]   M2-M3    V23_VH      6.400    0.000    0.000    false
[05/02 12:59:25    782s]   M3-M4    V34_HV      6.400    0.000    0.000    false
[05/02 12:59:25    782s]   M4-M5    V45_VH      6.400    0.000    0.000    false
[05/02 12:59:25    782s]   M5-M6    via5        2.540    0.000    0.000    false
[05/02 12:59:25    782s]   ------------------------------------------------------------
[05/02 12:59:25    782s]   
[05/02 12:59:25    782s]   No ideal or dont_touch nets found in the clock tree
[05/02 12:59:25    782s]   Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/02 12:59:25    782s]   Failed to PreBalance
[05/02 12:59:25    782s] Initializing clock structures done.
[05/02 12:59:25    782s] DoPostRouteOptimization failed
[05/02 12:59:25    782s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/02 12:59:25    782s] **INFO: Start fixing DRV (Mem = 1503.93M) ...
[05/02 12:59:25    782s] Begin: GigaOpt DRV Optimization
[05/02 12:59:25    782s] Glitch fixing enabled
[05/02 12:59:25    782s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:59:25    782s] End AAE Lib Interpolated Model. (MEM=1503.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:25    782s] PhyDesignGrid: maxLocalDensity 0.96
[05/02 12:59:25    782s] ### Creating PhyDesignMc. totSessionCpu=0:13:02 mem=1494.4M
[05/02 12:59:25    782s] OPERPROF: Starting DPlace-Init at level 1, MEM:1494.4M
[05/02 12:59:25    782s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1494.4M
[05/02 12:59:25    782s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1494.4M
[05/02 12:59:26    782s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.030, REAL:0.024, MEM:1494.4M
[05/02 12:59:26    782s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.024, MEM:1494.4M
[05/02 12:59:26    782s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1494.4MB).
[05/02 12:59:26    782s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1494.4M
[05/02 12:59:26    782s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:03 mem=1494.4M
[05/02 12:59:26    782s] ### Creating LA Mngr. totSessionCpu=0:13:03 mem=1494.4M
[05/02 12:59:32    788s] ### Creating LA Mngr, finished. totSessionCpu=0:13:09 mem=1510.4M
[05/02 12:59:32    788s] ### Creating LA Mngr. totSessionCpu=0:13:09 mem=1557.3M
[05/02 12:59:32    788s] ### Creating LA Mngr, finished. totSessionCpu=0:13:09 mem=1557.3M
[05/02 12:59:32    788s] 
[05/02 12:59:32    788s] Creating Lib Analyzer ...
[05/02 12:59:32    788s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20)
[05/02 12:59:32    788s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:59:32    788s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/02 12:59:32    788s] 
[05/02 12:59:38    794s] Creating Lib Analyzer, finished. 
[05/02 12:59:40    796s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/02 12:59:40    796s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:59:40    796s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/02 12:59:40    796s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:59:40    796s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/02 12:59:40    796s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:59:40    797s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:59:41    797s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.82|     0.00|       0|       0|       0|  70.29|          |         |
[05/02 12:59:41    797s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:59:41    797s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.82|     0.00|       0|       0|       0|  70.29| 0:00:00.0|  1652.7M|
[05/02 12:59:41    797s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:59:41    797s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:59:41    797s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:59:41    797s] **** End NDR-Layer Usage Statistics ****
[05/02 12:59:41    797s] 
[05/02 12:59:41    797s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1652.7M) ***
[05/02 12:59:41    797s] 
[05/02 12:59:41    797s] Begin: glitch net info
[05/02 12:59:41    797s] glitch slack range: number of glitch nets
[05/02 12:59:41    797s] glitch slack < -0.32 : 0
[05/02 12:59:41    797s] -0.32 < glitch slack < -0.28 : 0
[05/02 12:59:41    797s] -0.28 < glitch slack < -0.24 : 0
[05/02 12:59:41    797s] -0.24 < glitch slack < -0.2 : 0
[05/02 12:59:41    797s] -0.2 < glitch slack < -0.16 : 0
[05/02 12:59:41    797s] -0.16 < glitch slack < -0.12 : 0
[05/02 12:59:41    797s] -0.12 < glitch slack < -0.08 : 0
[05/02 12:59:41    797s] -0.08 < glitch slack < -0.04 : 0
[05/02 12:59:41    797s] -0.04 < glitch slack : 0
[05/02 12:59:41    797s] End: glitch net info
[05/02 12:59:41    797s] drv optimizer changes nothing and skips refinePlace
[05/02 12:59:41    797s] End: GigaOpt DRV Optimization
[05/02 12:59:41    797s] **optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1192.1M, totSessionCpu=0:13:17 **
[05/02 12:59:41    797s] *info:
[05/02 12:59:41    797s] **INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 1506.60M).
[05/02 12:59:41    797s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1506.6M
[05/02 12:59:41    797s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1506.6M
[05/02 12:59:41    797s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.025, MEM:1506.6M
[05/02 12:59:41    797s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.025, MEM:1506.6M
[05/02 12:59:41    797s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.27min mem=1506.6M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.820  | 15.820  | 17.128  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1192.3M, totSessionCpu=0:13:18 **
[05/02 12:59:41    798s]   DRV Snapshot: (REF)
[05/02 12:59:41    798s]          Tran DRV: 0
[05/02 12:59:41    798s]           Cap DRV: 0
[05/02 12:59:41    798s]        Fanout DRV: 0
[05/02 12:59:41    798s]            Glitch: 0
[05/02 12:59:41    798s] *** Timing Is met
[05/02 12:59:41    798s] *** Check timing (0:00:00.0)
[05/02 12:59:41    798s] *** Setup timing is met (target slack 0ns)
[05/02 12:59:42    798s]   Timing Snapshot: (REF)
[05/02 12:59:42    798s]      Weighted WNS: 0.000
[05/02 12:59:42    798s]       All  PG WNS: 0.000
[05/02 12:59:42    798s]       High PG WNS: 0.000
[05/02 12:59:42    798s]       All  PG TNS: 0.000
[05/02 12:59:42    798s]       High PG TNS: 0.000
[05/02 12:59:42    798s]    Category Slack: { [L, 15.820] [H, 15.820] }
[05/02 12:59:42    798s] 
[05/02 12:59:42    798s] Running postRoute recovery in preEcoRoute mode
[05/02 12:59:42    798s] **optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1184.2M, totSessionCpu=0:13:18 **
[05/02 12:59:42    798s]   DRV Snapshot: (TGT)
[05/02 12:59:42    798s]          Tran DRV: 0
[05/02 12:59:42    798s]           Cap DRV: 0
[05/02 12:59:42    798s]        Fanout DRV: 0
[05/02 12:59:42    798s]            Glitch: 0
[05/02 12:59:42    798s] Checking DRV degradation...
[05/02 12:59:42    798s] 
[05/02 12:59:42    798s] Recovery Manager:
[05/02 12:59:42    798s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/02 12:59:42    798s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/02 12:59:42    798s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/02 12:59:42    798s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/02 12:59:42    798s] 
[05/02 12:59:42    798s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/02 12:59:42    798s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1440.83M, totSessionCpu=0:13:19).
[05/02 12:59:42    798s] **optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1184.3M, totSessionCpu=0:13:19 **
[05/02 12:59:42    798s] 
[05/02 12:59:42    798s]   Timing/DRV Snapshot: (REF)
[05/02 12:59:42    798s]      Weighted WNS: 0.000
[05/02 12:59:42    798s]       All  PG WNS: 0.000
[05/02 12:59:42    798s]       High PG WNS: 0.000
[05/02 12:59:42    798s]       All  PG TNS: 0.000
[05/02 12:59:42    798s]       High PG TNS: 0.000
[05/02 12:59:42    798s]          Tran DRV: 0
[05/02 12:59:42    798s]           Cap DRV: 0
[05/02 12:59:42    798s]        Fanout DRV: 0
[05/02 12:59:42    798s]            Glitch: 0
[05/02 12:59:42    798s]    Category Slack: { [L, 15.820] [H, 15.820] }
[05/02 12:59:42    798s] 
[05/02 12:59:42    798s] ### Creating LA Mngr. totSessionCpu=0:13:19 mem=1440.8M
[05/02 12:59:42    798s] ### Creating LA Mngr, finished. totSessionCpu=0:13:19 mem=1440.8M
[05/02 12:59:42    799s] Default Rule : ""
[05/02 12:59:42    799s] Non Default Rules :
[05/02 12:59:42    799s] Worst Slack : 15.819 ns
[05/02 12:59:42    799s] Total 0 nets layer assigned (0.1).
[05/02 12:59:42    799s] GigaOpt: setting up router preferences
[05/02 12:59:42    799s] GigaOpt: 0 nets assigned router directives
[05/02 12:59:42    799s] 
[05/02 12:59:42    799s] Start Assign Priority Nets ...
[05/02 12:59:42    799s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/02 12:59:42    799s] Existing Priority Nets 0 (0.0%)
[05/02 12:59:42    799s] Assigned Priority Nets 0 (0.0%)
[05/02 12:59:42    799s] ### Creating LA Mngr. totSessionCpu=0:13:19 mem=1498.1M
[05/02 12:59:42    799s] ### Creating LA Mngr, finished. totSessionCpu=0:13:19 mem=1498.1M
[05/02 12:59:42    799s] ### Creating LA Mngr. totSessionCpu=0:13:19 mem=1498.1M
[05/02 12:59:42    799s] ### Creating LA Mngr, finished. totSessionCpu=0:13:19 mem=1498.1M
[05/02 12:59:43    799s] Default Rule : ""
[05/02 12:59:43    799s] Non Default Rules :
[05/02 12:59:43    799s] Worst Slack : 15.819 ns
[05/02 12:59:43    799s] Total 0 nets layer assigned (0.2).
[05/02 12:59:43    799s] GigaOpt: setting up router preferences
[05/02 12:59:43    799s] GigaOpt: 0 nets assigned router directives
[05/02 12:59:43    799s] 
[05/02 12:59:43    799s] Start Assign Priority Nets ...
[05/02 12:59:43    799s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/02 12:59:43    799s] Existing Priority Nets 0 (0.0%)
[05/02 12:59:43    799s] Assigned Priority Nets 0 (0.0%)
[05/02 12:59:43    799s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1517.1M
[05/02 12:59:43    799s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1517.1M
[05/02 12:59:43    799s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.023, MEM:1517.1M
[05/02 12:59:43    799s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.023, MEM:1517.1M
[05/02 12:59:43    799s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.820  | 15.820  | 17.128  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 1137.5M, totSessionCpu=0:13:20 **
[05/02 12:59:43    799s] OPERPROF: Starting DPlace-Init at level 1, MEM:1395.5M
[05/02 12:59:43    799s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1395.5M
[05/02 12:59:43    799s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1395.5M
[05/02 12:59:43    799s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.023, MEM:1395.5M
[05/02 12:59:43    799s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.024, MEM:1395.5M
[05/02 12:59:43    799s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1395.5MB).
[05/02 12:59:43    799s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1395.5M
[05/02 12:59:43    799s] OPERPROF: Starting RefinePlace at level 1, MEM:1395.5M
[05/02 12:59:43    799s] *** Starting refinePlace (0:13:20 mem=1395.5M) ***
[05/02 12:59:43    799s] Total net bbox length = 4.041e+05 (1.869e+05 2.173e+05) (ext = 4.998e+04)
[05/02 12:59:43    800s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/02 12:59:43    800s] Type 'man IMPSP-5140' for more detail.
[05/02 12:59:43    800s] **WARN: (IMPSP-315):	Found 9438 instances insts with no PG Term connections.
[05/02 12:59:43    800s] Type 'man IMPSP-315' for more detail.
[05/02 12:59:43    800s] Starting refinePlace ...
[05/02 12:59:43    800s] default core: bins with density >  0.75 = 35.5 % ( 43 / 121 )
[05/02 12:59:43    800s] Density distribution unevenness ratio = 6.149%
[05/02 12:59:43    800s]   Spread Effort: high, post-route mode, useDDP on.
[05/02 12:59:43    800s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1395.5MB) @(0:13:20 - 0:13:20).
[05/02 12:59:43    800s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:59:43    800s] wireLenOptFixPriorityInst 0 inst fixed
[05/02 12:59:43    800s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:59:43    800s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1395.5MB) @(0:13:20 - 0:13:20).
[05/02 12:59:43    800s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:59:43    800s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1395.5MB
[05/02 12:59:43    800s] Statistics of distance of Instance movement in refine placement:
[05/02 12:59:43    800s]   maximum (X+Y) =         0.00 um
[05/02 12:59:43    800s]   mean    (X+Y) =         0.00 um
[05/02 12:59:43    800s] Summary Report:
[05/02 12:59:43    800s] Instances move: 0 (out of 9438 movable)
[05/02 12:59:43    800s] Instances flipped: 0
[05/02 12:59:43    800s] Mean displacement: 0.00 um
[05/02 12:59:43    800s] Max displacement: 0.00 um 
[05/02 12:59:43    800s] Total instances moved : 0
[05/02 12:59:43    800s] Total net bbox length = 4.041e+05 (1.869e+05 2.173e+05) (ext = 4.998e+04)
[05/02 12:59:43    800s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1395.5MB
[05/02 12:59:43    800s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1395.5MB) @(0:13:20 - 0:13:20).
[05/02 12:59:43    800s] *** Finished refinePlace (0:13:20 mem=1395.5M) ***
[05/02 12:59:43    800s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.273, MEM:1395.5M
[05/02 12:59:44    800s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1395.5M
[05/02 12:59:44    800s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1395.5M
[05/02 12:59:44    800s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.030, REAL:0.026, MEM:1395.5M
[05/02 12:59:44    800s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.027, MEM:1395.5M
[05/02 12:59:44    800s] default core: bins with density >  0.75 = 35.5 % ( 43 / 121 )
[05/02 12:59:44    800s] Density distribution unevenness ratio = 6.149%
[05/02 12:59:44    800s] -routeWithEco false                       # bool, default=false
[05/02 12:59:44    800s] -routeWithEco true                        # bool, default=false, user setting
[05/02 12:59:44    800s] -routeSelectedNetOnly false               # bool, default=false
[05/02 12:59:44    800s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/02 12:59:44    800s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/02 12:59:44    800s] 
[05/02 12:59:44    800s] globalDetailRoute
[05/02 12:59:44    800s] 
[05/02 12:59:44    800s] #setNanoRouteMode -routeWithEco true
[05/02 12:59:44    800s] #setNanoRouteMode -routeWithSiDriven false
[05/02 12:59:44    800s] #setNanoRouteMode -routeWithTimingDriven false
[05/02 12:59:44    800s] #Start globalDetailRoute on Sun May  2 12:59:44 2021
[05/02 12:59:44    800s] #
[05/02 12:59:44    800s] Closing parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d'. 9601 times net's RC data read were performed.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_reset of net ext_reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[31] of net mem_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[30] of net mem_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[29] of net mem_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[28] of net mem_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[27] of net mem_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[26] of net mem_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[25] of net mem_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[24] of net mem_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[23] of net mem_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[22] of net mem_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[21] of net mem_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[20] of net mem_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[19] of net mem_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[18] of net mem_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[17] of net mem_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[16] of net mem_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[15] of net mem_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[14] of net mem_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/02 12:59:44    800s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/02 12:59:44    800s] #To increase the message display limit, refer to the product command reference manual.
[05/02 12:59:44    800s] ### Net info: total nets: 9831
[05/02 12:59:44    800s] ### Net info: dirty nets: 0
[05/02 12:59:44    800s] ### Net info: marked as disconnected nets: 0
[05/02 12:59:44    801s] ### Net info: fully routed nets: 9539
[05/02 12:59:44    801s] ### Net info: trivial (single pin) nets: 0
[05/02 12:59:44    801s] ### Net info: unrouted nets: 292
[05/02 12:59:44    801s] ### Net info: re-extraction nets: 0
[05/02 12:59:44    801s] ### Net info: ignored nets: 0
[05/02 12:59:44    801s] ### Net info: skip routing nets: 0
[05/02 12:59:44    801s] ### import route signature (55) = 2104642694
[05/02 12:59:44    801s] ### import violation signature (53) = 1905142130
[05/02 12:59:44    801s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/02 12:59:44    801s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/02 12:59:44    801s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[05/02 12:59:44    801s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[05/02 12:59:44    801s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[05/02 12:59:44    801s] #RTESIG:78da8dcec10ac2300c8061cf3e45e87698e066d3b45d7b15bcaa0cf53a36d844280ed6ee
[05/02 12:59:44    801s] #       fd9d7813b1cb31f9f84992de0e15302c0ba4dc736b6a846385862396396a2e7658d6f3e9
[05/02 12:59:44    801s] #       ba67eb243d9d2fda10f48df31d64ed30b82d4cbe1bc177213c9ef7cdc758a3408942f2f7
[05/02 12:59:44    801s] #       40d6bba1093f2172a9a3352421218cd37fa374d42841714322fe9022b920a41684b405c6
[05/02 12:59:44    801s] #       20f3619cb7df66f5026b1b7a47
[05/02 12:59:44    801s] #
[05/02 12:59:44    801s] #Loading the last recorded routing design signature
[05/02 12:59:44    801s] #Created 992 NETS and 0 SPECIALNETS new signatures
[05/02 12:59:45    801s] #No placement changes detected since last routing
[05/02 12:59:45    801s] #RTESIG:78da8dcec10ac2300c8061cf3e45e87698e066d3b45d7b15bcaa0cf53a36d844280ed6ee
[05/02 12:59:45    801s] #       fd9d7813b1cb31f9f84992de0e15302c0ba4dc736b6a846385862396396a2e7658d6f3e9
[05/02 12:59:45    801s] #       ba67eb243d9d2fda10f48df31d64ed30b82d4cbe1bc177213c9ef7cdc758a3408942f2f7
[05/02 12:59:45    801s] #       40d6bba1093f2172a9a3352421218cd37fa374d42841714322fe9022b920a41684b405c6
[05/02 12:59:45    801s] #       20f3619cb7df66f5026b1b7a47
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #Start routing data preparation on Sun May  2 12:59:45 2021
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #Minimum voltage of a net in the design = 0.000.
[05/02 12:59:45    801s] #Maximum voltage of a net in the design = 1.980.
[05/02 12:59:45    801s] #Voltage range [0.000 - 0.000] has 1 net.
[05/02 12:59:45    801s] #Voltage range [1.620 - 1.980] has 1 net.
[05/02 12:59:45    801s] #Voltage range [0.000 - 1.980] has 9829 nets.
[05/02 12:59:45    801s] # Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[05/02 12:59:45    801s] # Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[05/02 12:59:45    801s] # Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/02 12:59:45    801s] # Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[05/02 12:59:45    801s] # Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/02 12:59:45    801s] # Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
[05/02 12:59:45    801s] #Regenerating Ggrids automatically.
[05/02 12:59:45    801s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
[05/02 12:59:45    801s] #Using automatically generated G-grids.
[05/02 12:59:45    801s] #Done routing data preparation.
[05/02 12:59:45    801s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.23 (MB), peak = 1203.51 (MB)
[05/02 12:59:45    801s] #Merging special wires...
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #Connectivity extraction summary:
[05/02 12:59:45    801s] #992 routed nets are extracted.
[05/02 12:59:45    801s] #8547 routed net(s) are imported.
[05/02 12:59:45    801s] #292 nets are fixed|skipped|trivial (not extracted).
[05/02 12:59:45    801s] #Total number of nets = 9831.
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #Found 0 nets for post-route si or timing fixing.
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #Finished routing data preparation on Sun May  2 12:59:45 2021
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #Cpu time = 00:00:01
[05/02 12:59:45    801s] #Elapsed time = 00:00:01
[05/02 12:59:45    801s] #Increased memory = 3.87 (MB)
[05/02 12:59:45    801s] #Total memory = 1131.27 (MB)
[05/02 12:59:45    801s] #Peak memory = 1203.51 (MB)
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #Start global routing on Sun May  2 12:59:45 2021
[05/02 12:59:45    801s] #
[05/02 12:59:45    801s] #WARNING (NRGR-22) Design is already detail routed.
[05/02 12:59:45    801s] ### route signature (58) = 1929625608
[05/02 12:59:45    801s] ### violation signature (56) = 1905142130
[05/02 12:59:45    802s] ### route signature (61) =  719278654
[05/02 12:59:45    802s] ### violation signature (59) = 1905142130
[05/02 12:59:45    802s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/02 12:59:45    802s] #Cpu time = 00:00:01
[05/02 12:59:45    802s] #Elapsed time = 00:00:01
[05/02 12:59:45    802s] #Increased memory = 3.87 (MB)
[05/02 12:59:45    802s] #Total memory = 1131.27 (MB)
[05/02 12:59:45    802s] #Peak memory = 1203.51 (MB)
[05/02 12:59:45    802s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:59:46    802s] #
[05/02 12:59:46    802s] #Start Detail Routing..
[05/02 12:59:46    802s] #start initial detail routing ...
[05/02 12:59:46    802s] ### For initial detail routing, marked 9539 dont-route nets (design has 0 dirty nets, 0 dirty-areas, pro-iter=0,is-in-pro:0)
[05/02 12:59:46    802s] #   number of violations = 0
[05/02 12:59:46    802s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.66 (MB), peak = 1203.51 (MB)
[05/02 12:59:46    802s] #start 1st optimization iteration ...
[05/02 12:59:46    802s] #   number of violations = 0
[05/02 12:59:46    802s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.80 (MB), peak = 1203.51 (MB)
[05/02 12:59:46    802s] #Complete Detail Routing.
[05/02 12:59:46    802s] #Total wire length = 522488 um.
[05/02 12:59:46    802s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:59:46    802s] #Total wire length on LAYER Metal1 = 15366 um.
[05/02 12:59:46    802s] #Total wire length on LAYER Metal2 = 125023 um.
[05/02 12:59:46    802s] #Total wire length on LAYER Metal3 = 168513 um.
[05/02 12:59:46    802s] #Total wire length on LAYER Metal4 = 136881 um.
[05/02 12:59:46    802s] #Total wire length on LAYER Metal5 = 31017 um.
[05/02 12:59:46    802s] #Total wire length on LAYER Metal6 = 45688 um.
[05/02 12:59:46    802s] #Total number of vias = 73921
[05/02 12:59:46    802s] #Up-Via Summary (total 73921):
[05/02 12:59:46    802s] #           
[05/02 12:59:46    802s] #-----------------------
[05/02 12:59:46    802s] # Metal1          36500
[05/02 12:59:46    802s] # Metal2          24897
[05/02 12:59:46    802s] # Metal3           9401
[05/02 12:59:46    802s] # Metal4           2121
[05/02 12:59:46    802s] # Metal5           1002
[05/02 12:59:46    802s] #-----------------------
[05/02 12:59:46    802s] #                 73921 
[05/02 12:59:46    802s] #
[05/02 12:59:46    802s] #Total number of DRC violations = 0
[05/02 12:59:46    803s] ### route signature (66) =  719278654
[05/02 12:59:46    803s] ### violation signature (64) = 1905142130
[05/02 12:59:46    803s] #Cpu time = 00:00:01
[05/02 12:59:46    803s] #Elapsed time = 00:00:01
[05/02 12:59:46    803s] #Increased memory = 0.18 (MB)
[05/02 12:59:46    803s] #Total memory = 1131.45 (MB)
[05/02 12:59:46    803s] #Peak memory = 1203.51 (MB)
[05/02 12:59:46    803s] #
[05/02 12:59:46    803s] #start routing for process antenna violation fix ...
[05/02 12:59:46    803s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:59:47    803s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.80 (MB), peak = 1203.51 (MB)
[05/02 12:59:47    803s] #
[05/02 12:59:47    803s] #Total wire length = 522488 um.
[05/02 12:59:47    803s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal1 = 15366 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal2 = 125023 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal3 = 168513 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal4 = 136881 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal5 = 31017 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal6 = 45688 um.
[05/02 12:59:47    803s] #Total number of vias = 73921
[05/02 12:59:47    803s] #Up-Via Summary (total 73921):
[05/02 12:59:47    803s] #           
[05/02 12:59:47    803s] #-----------------------
[05/02 12:59:47    803s] # Metal1          36500
[05/02 12:59:47    803s] # Metal2          24897
[05/02 12:59:47    803s] # Metal3           9401
[05/02 12:59:47    803s] # Metal4           2121
[05/02 12:59:47    803s] # Metal5           1002
[05/02 12:59:47    803s] #-----------------------
[05/02 12:59:47    803s] #                 73921 
[05/02 12:59:47    803s] #
[05/02 12:59:47    803s] #Total number of DRC violations = 0
[05/02 12:59:47    803s] #Total number of net violated process antenna rule = 0
[05/02 12:59:47    803s] #
[05/02 12:59:47    803s] ### route signature (69) =  719278654
[05/02 12:59:47    803s] ### violation signature (67) = 1905142130
[05/02 12:59:47    803s] #
[05/02 12:59:47    803s] #Total wire length = 522488 um.
[05/02 12:59:47    803s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal1 = 15366 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal2 = 125023 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal3 = 168513 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal4 = 136881 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal5 = 31017 um.
[05/02 12:59:47    803s] #Total wire length on LAYER Metal6 = 45688 um.
[05/02 12:59:47    803s] #Total number of vias = 73921
[05/02 12:59:47    803s] #Up-Via Summary (total 73921):
[05/02 12:59:47    803s] #           
[05/02 12:59:47    803s] #-----------------------
[05/02 12:59:47    803s] # Metal1          36500
[05/02 12:59:47    803s] # Metal2          24897
[05/02 12:59:47    803s] # Metal3           9401
[05/02 12:59:47    803s] # Metal4           2121
[05/02 12:59:47    803s] # Metal5           1002
[05/02 12:59:47    803s] #-----------------------
[05/02 12:59:47    803s] #                 73921 
[05/02 12:59:47    803s] #
[05/02 12:59:47    803s] #Total number of DRC violations = 0
[05/02 12:59:47    803s] #Total number of net violated process antenna rule = 0
[05/02 12:59:47    803s] #
[05/02 12:59:48    804s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[05/02 12:59:48    804s] #
[05/02 12:59:48    804s] #Start Post Route wire spreading..
[05/02 12:59:48    804s] #
[05/02 12:59:48    804s] #Start data preparation for wire spreading...
[05/02 12:59:48    804s] #
[05/02 12:59:48    804s] #Data preparation is done on Sun May  2 12:59:48 2021
[05/02 12:59:48    804s] #
[05/02 12:59:48    805s] #
[05/02 12:59:48    805s] #Start Post Route Wire Spread.
[05/02 12:59:50    806s] #Done with 621 horizontal wires in 1 hboxes and 697 vertical wires in 1 hboxes.
[05/02 12:59:50    806s] #Complete Post Route Wire Spread.
[05/02 12:59:50    806s] #
[05/02 12:59:50    806s] #Total wire length = 523462 um.
[05/02 12:59:50    806s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:59:50    806s] #Total wire length on LAYER Metal1 = 15366 um.
[05/02 12:59:50    806s] #Total wire length on LAYER Metal2 = 125081 um.
[05/02 12:59:50    806s] #Total wire length on LAYER Metal3 = 168785 um.
[05/02 12:59:50    806s] #Total wire length on LAYER Metal4 = 137414 um.
[05/02 12:59:50    806s] #Total wire length on LAYER Metal5 = 31041 um.
[05/02 12:59:50    806s] #Total wire length on LAYER Metal6 = 45775 um.
[05/02 12:59:50    806s] #Total number of vias = 73921
[05/02 12:59:50    806s] #Up-Via Summary (total 73921):
[05/02 12:59:50    806s] #           
[05/02 12:59:50    806s] #-----------------------
[05/02 12:59:50    806s] # Metal1          36500
[05/02 12:59:50    806s] # Metal2          24897
[05/02 12:59:50    806s] # Metal3           9401
[05/02 12:59:50    806s] # Metal4           2121
[05/02 12:59:50    806s] # Metal5           1002
[05/02 12:59:50    806s] #-----------------------
[05/02 12:59:50    806s] #                 73921 
[05/02 12:59:50    806s] #
[05/02 12:59:50    806s] ### route signature (73) =  906532141
[05/02 12:59:50    806s] ### violation signature (71) = 1905142130
[05/02 12:59:50    807s] #   number of violations = 0
[05/02 12:59:50    807s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1166.87 (MB), peak = 1203.51 (MB)
[05/02 12:59:50    807s] #CELL_VIEW core,init has no DRC violation.
[05/02 12:59:50    807s] #Total number of DRC violations = 0
[05/02 12:59:50    807s] #Total number of net violated process antenna rule = 0
[05/02 12:59:50    807s] #Post Route wire spread is done.
[05/02 12:59:50    807s] #Total wire length = 523462 um.
[05/02 12:59:50    807s] #Total half perimeter of net bounding box = 377705 um.
[05/02 12:59:50    807s] #Total wire length on LAYER Metal1 = 15366 um.
[05/02 12:59:50    807s] #Total wire length on LAYER Metal2 = 125081 um.
[05/02 12:59:50    807s] #Total wire length on LAYER Metal3 = 168785 um.
[05/02 12:59:50    807s] #Total wire length on LAYER Metal4 = 137414 um.
[05/02 12:59:50    807s] #Total wire length on LAYER Metal5 = 31041 um.
[05/02 12:59:50    807s] #Total wire length on LAYER Metal6 = 45775 um.
[05/02 12:59:50    807s] #Total number of vias = 73921
[05/02 12:59:50    807s] #Up-Via Summary (total 73921):
[05/02 12:59:50    807s] #           
[05/02 12:59:50    807s] #-----------------------
[05/02 12:59:50    807s] # Metal1          36500
[05/02 12:59:50    807s] # Metal2          24897
[05/02 12:59:50    807s] # Metal3           9401
[05/02 12:59:50    807s] # Metal4           2121
[05/02 12:59:50    807s] # Metal5           1002
[05/02 12:59:50    807s] #-----------------------
[05/02 12:59:50    807s] #                 73921 
[05/02 12:59:50    807s] #
[05/02 12:59:50    807s] ### route signature (75) =  906532141
[05/02 12:59:50    807s] ### violation signature (73) = 1905142130
[05/02 12:59:50    807s] #detailRoute Statistics:
[05/02 12:59:50    807s] #Cpu time = 00:00:05
[05/02 12:59:50    807s] #Elapsed time = 00:00:05
[05/02 12:59:50    807s] #Increased memory = 0.36 (MB)
[05/02 12:59:50    807s] #Total memory = 1131.63 (MB)
[05/02 12:59:50    807s] #Peak memory = 1203.51 (MB)
[05/02 12:59:50    807s] #Updating routing design signature
[05/02 12:59:50    807s] #Created 489 library cell signatures
[05/02 12:59:50    807s] #Created 9831 NETS and 0 SPECIALNETS signatures
[05/02 12:59:50    807s] #Created 9438 instance signatures
[05/02 12:59:50    807s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.63 (MB), peak = 1203.51 (MB)
[05/02 12:59:51    807s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.64 (MB), peak = 1203.51 (MB)
[05/02 12:59:51    807s] ### export route signature (76) =  906532141
[05/02 12:59:51    807s] #
[05/02 12:59:51    807s] #globalDetailRoute statistics:
[05/02 12:59:51    807s] #Cpu time = 00:00:07
[05/02 12:59:51    807s] #Elapsed time = 00:00:07
[05/02 12:59:51    807s] #Increased memory = -13.39 (MB)
[05/02 12:59:51    807s] #Total memory = 1127.05 (MB)
[05/02 12:59:51    807s] #Peak memory = 1203.51 (MB)
[05/02 12:59:51    807s] #Number of warnings = 26
[05/02 12:59:51    807s] #Total number of warnings = 93
[05/02 12:59:51    807s] #Number of fails = 0
[05/02 12:59:51    807s] #Total number of fails = 0
[05/02 12:59:51    807s] #Complete globalDetailRoute on Sun May  2 12:59:51 2021
[05/02 12:59:51    807s] #
[05/02 12:59:51    807s] ### 
[05/02 12:59:51    807s] ###   Scalability Statistics
[05/02 12:59:51    807s] ### 
[05/02 12:59:51    807s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:59:51    807s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/02 12:59:51    807s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:59:51    807s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/02 12:59:51    807s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/02 12:59:51    807s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/02 12:59:51    807s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/02 12:59:51    807s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/02 12:59:51    807s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/02 12:59:51    807s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/02 12:59:51    807s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/02 12:59:51    807s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[05/02 12:59:51    807s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[05/02 12:59:51    807s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[05/02 12:59:51    807s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:59:51    807s] ### 
[05/02 12:59:51    807s] **optDesign ... cpu = 0:00:43, real = 0:00:45, mem = 1127.1M, totSessionCpu=0:13:28 **
[05/02 12:59:51    807s] -routeWithEco false                       # bool, default=false
[05/02 12:59:51    807s] -routeSelectedNetOnly false               # bool, default=false
[05/02 12:59:51    807s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/02 12:59:51    807s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/02 12:59:51    807s] Extraction called for design 'core' of instances=9438 and nets=9831 using extraction engine 'postRoute' at effort level 'low' .
[05/02 12:59:51    807s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:59:51    807s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:59:51    807s] PostRoute (effortLevel low) RC Extraction called for design core.
[05/02 12:59:51    807s] RC Extraction called in multi-corner(1) mode.
[05/02 12:59:51    807s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:59:51    807s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:59:51    807s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/02 12:59:51    807s] * Layer Id             : 1 - M1
[05/02 12:59:51    807s]       Thickness        : 0.53
[05/02 12:59:51    807s]       Min Width        : 0.23
[05/02 12:59:51    807s]       Layer Dielectric : 4.1
[05/02 12:59:51    807s] * Layer Id             : 2 - M2
[05/02 12:59:51    807s]       Thickness        : 0.53
[05/02 12:59:51    807s]       Min Width        : 0.28
[05/02 12:59:51    807s]       Layer Dielectric : 4.1
[05/02 12:59:51    807s] * Layer Id             : 3 - M3
[05/02 12:59:51    807s]       Thickness        : 0.53
[05/02 12:59:51    807s]       Min Width        : 0.28
[05/02 12:59:51    807s]       Layer Dielectric : 4.1
[05/02 12:59:51    807s] * Layer Id             : 4 - M4
[05/02 12:59:51    807s]       Thickness        : 0.53
[05/02 12:59:51    807s]       Min Width        : 0.28
[05/02 12:59:51    807s]       Layer Dielectric : 4.1
[05/02 12:59:51    807s] * Layer Id             : 5 - M5
[05/02 12:59:51    807s]       Thickness        : 0.53
[05/02 12:59:51    807s]       Min Width        : 0.28
[05/02 12:59:51    807s]       Layer Dielectric : 4.1
[05/02 12:59:51    807s] * Layer Id             : 6 - M6
[05/02 12:59:51    807s]       Thickness        : 0.99
[05/02 12:59:51    807s]       Min Width        : 0.44
[05/02 12:59:51    807s]       Layer Dielectric : 4.1
[05/02 12:59:51    807s] extractDetailRC Option : -outfile /tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d -maxResLength 200  -basic
[05/02 12:59:51    807s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/02 12:59:51    807s]       RC Corner Indexes            0   
[05/02 12:59:51    807s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:59:51    807s] Coupling Cap. Scaling Factor : 1.00000 
[05/02 12:59:51    807s] Resistance Scaling Factor    : 1.00000 
[05/02 12:59:51    807s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:59:51    807s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:59:51    807s] Shrink Factor                : 1.00000
[05/02 12:59:51    807s] Initializing multi-corner resistance tables ...
[05/02 12:59:51    807s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1397.3M)
[05/02 12:59:51    807s] Creating parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for storing RC.
[05/02 12:59:51    808s] Extracted 10.0009% (CPU Time= 0:00:00.3  MEM= 1474.3M)
[05/02 12:59:51    808s] Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 1474.3M)
[05/02 12:59:52    808s] Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1474.3M)
[05/02 12:59:52    808s] Extracted 40.0011% (CPU Time= 0:00:00.6  MEM= 1474.3M)
[05/02 12:59:52    808s] Extracted 50.0012% (CPU Time= 0:00:00.7  MEM= 1474.3M)
[05/02 12:59:52    808s] Extracted 60.0013% (CPU Time= 0:00:00.8  MEM= 1474.3M)
[05/02 12:59:52    808s] Extracted 70.0014% (CPU Time= 0:00:00.9  MEM= 1474.3M)
[05/02 12:59:52    808s] Extracted 80.0015% (CPU Time= 0:00:01.2  MEM= 1478.3M)
[05/02 12:59:52    809s] Extracted 90.0016% (CPU Time= 0:00:01.3  MEM= 1478.3M)
[05/02 12:59:53    809s] Extracted 100% (CPU Time= 0:00:01.5  MEM= 1478.3M)
[05/02 12:59:53    809s] Number of Extracted Resistors     : 196562
[05/02 12:59:53    809s] Number of Extracted Ground Cap.   : 205717
[05/02 12:59:53    809s] Number of Extracted Coupling Cap. : 490664
[05/02 12:59:53    809s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:59:53    809s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/02 12:59:53    809s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1440.3M)
[05/02 12:59:53    809s] Creating parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb_Filter.rcdb.d' for storing RC.
[05/02 12:59:53    809s] Closing parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d'. 9602 times net's RC data read were performed.
[05/02 12:59:53    809s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1444.301M)
[05/02 12:59:53    809s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:59:53    809s] processing rcdb (/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d) for hinst (top) of cell (core);
[05/02 12:59:54    809s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1444.301M)
[05/02 12:59:54    809s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:03.0  MEM: 1444.301M)
[05/02 12:59:54    809s] **optDesign ... cpu = 0:00:45, real = 0:00:48, mem = 1083.6M, totSessionCpu=0:13:30 **
[05/02 12:59:54    809s] Starting SI iteration 1 using Infinite Timing Windows
[05/02 12:59:54    809s] Begin IPO call back ...
[05/02 12:59:54    810s] End IPO call back ...
[05/02 12:59:54    810s] #################################################################################
[05/02 12:59:54    810s] # Design Stage: PostRoute
[05/02 12:59:54    810s] # Design Name: core
[05/02 12:59:54    810s] # Design Mode: 90nm
[05/02 12:59:54    810s] # Analysis Mode: MMMC OCV 
[05/02 12:59:54    810s] # Parasitics Mode: SPEF/RCDB
[05/02 12:59:54    810s] # Signoff Settings: SI On 
[05/02 12:59:54    810s] #################################################################################
[05/02 12:59:55    810s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:59:55    810s] Setting infinite Tws ...
[05/02 12:59:55    810s] First Iteration Infinite Tw... 
[05/02 12:59:55    810s] Calculate early delays in OCV mode...
[05/02 12:59:55    810s] Calculate late delays in OCV mode...
[05/02 12:59:55    810s] Topological Sorting (REAL = 0:00:00.0, MEM = 1383.9M, InitMEM = 1383.9M)
[05/02 12:59:55    810s] Start delay calculation (fullDC) (1 T). (MEM=1383.94)
[05/02 12:59:55    810s] Initializing multi-corner resistance tables ...
[05/02 12:59:55    811s] End AAE Lib Interpolated Model. (MEM=1400.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:59:55    811s] Opening parasitic data file '/tmp/innovus_temp_32682_cad54_student_ZR0g64/core_32682_9GEXDa.rcdb.d' for reading.
[05/02 12:59:55    811s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1400.2M)
[05/02 12:59:55    811s] AAE_INFO: 1 threads acquired from CTE.
[05/02 13:00:01    816s] Total number of fetched objects 9638
[05/02 13:00:01    816s] AAE_INFO-618: Total number of nets in the design is 9831,  97.7 percent of the nets selected for SI analysis
[05/02 13:00:01    816s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/02 13:00:01    816s] End delay calculation. (MEM=1436.99 CPU=0:00:05.4 REAL=0:00:06.0)
[05/02 13:00:01    816s] End delay calculation (fullDC). (MEM=1436.99 CPU=0:00:05.9 REAL=0:00:06.0)
[05/02 13:00:01    816s] *** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 1437.0M) ***
[05/02 13:00:02    817s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1437.0M)
[05/02 13:00:02    817s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/02 13:00:02    817s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1437.0M)
[05/02 13:00:02    817s] Starting SI iteration 2
[05/02 13:00:02    817s] AAE_INFO: 1 threads acquired from CTE.
[05/02 13:00:02    817s] Calculate early delays in OCV mode...
[05/02 13:00:02    817s] Calculate late delays in OCV mode...
[05/02 13:00:02    817s] Start delay calculation (fullDC) (1 T). (MEM=1445.04)
[05/02 13:00:02    817s] End AAE Lib Interpolated Model. (MEM=1445.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 13:00:02    818s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[05/02 13:00:02    818s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 9638. 
[05/02 13:00:02    818s] Total number of fetched objects 9638
[05/02 13:00:02    818s] AAE_INFO-618: Total number of nets in the design is 9831,  0.0 percent of the nets selected for SI analysis
[05/02 13:00:02    818s] End delay calculation. (MEM=1445.04 CPU=0:00:00.1 REAL=0:00:00.0)
[05/02 13:00:02    818s] End delay calculation (fullDC). (MEM=1445.04 CPU=0:00:00.2 REAL=0:00:00.0)
[05/02 13:00:02    818s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1445.0M) ***
[05/02 13:00:03    819s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:13:39 mem=1445.0M)
[05/02 13:00:03    819s] **optDesign ... cpu = 0:00:54, real = 0:00:57, mem = 1133.1M, totSessionCpu=0:13:39 **
[05/02 13:00:03    819s] Executing marking Critical Nets1
[05/02 13:00:03    819s] *** Timing Is met
[05/02 13:00:03    819s] *** Check timing (0:00:00.0)
[05/02 13:00:03    819s] Running postRoute recovery in postEcoRoute mode
[05/02 13:00:03    819s] **optDesign ... cpu = 0:00:54, real = 0:00:57, mem = 1133.1M, totSessionCpu=0:13:39 **
[05/02 13:00:04    819s]   Timing/DRV Snapshot: (TGT)
[05/02 13:00:04    819s]      Weighted WNS: 0.000
[05/02 13:00:04    819s]       All  PG WNS: 0.000
[05/02 13:00:04    819s]       High PG WNS: 0.000
[05/02 13:00:04    819s]       All  PG TNS: 0.000
[05/02 13:00:04    819s]       High PG TNS: 0.000
[05/02 13:00:04    819s]          Tran DRV: 0
[05/02 13:00:04    819s]           Cap DRV: 0
[05/02 13:00:04    819s]        Fanout DRV: 0
[05/02 13:00:04    819s]            Glitch: 0
[05/02 13:00:04    819s]    Category Slack: { [L, 15.903] [H, 15.903] }
[05/02 13:00:04    819s] 
[05/02 13:00:04    819s] Checking setup slack degradation ...
[05/02 13:00:04    819s] 
[05/02 13:00:04    819s] Recovery Manager:
[05/02 13:00:04    819s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[05/02 13:00:04    819s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[05/02 13:00:04    819s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/02 13:00:04    819s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/02 13:00:04    819s] 
[05/02 13:00:04    819s] Checking DRV degradation...
[05/02 13:00:04    819s] 
[05/02 13:00:04    819s] Recovery Manager:
[05/02 13:00:04    819s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/02 13:00:04    819s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/02 13:00:04    819s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/02 13:00:04    819s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/02 13:00:04    819s] 
[05/02 13:00:04    819s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/02 13:00:04    819s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1380.27M, totSessionCpu=0:13:40).
[05/02 13:00:04    819s] **optDesign ... cpu = 0:00:55, real = 0:00:58, mem = 1129.1M, totSessionCpu=0:13:40 **
[05/02 13:00:04    819s] 
[05/02 13:00:04    819s] Latch borrow mode reset to max_borrow
[05/02 13:00:04    820s] Reported timing to dir ./timingReports
[05/02 13:00:04    820s] **optDesign ... cpu = 0:00:55, real = 0:00:58, mem = 1129.1M, totSessionCpu=0:13:40 **
[05/02 13:00:04    820s] End AAE Lib Interpolated Model. (MEM=1380.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 13:00:04    820s] Begin: glitch net info
[05/02 13:00:04    820s] glitch slack range: number of glitch nets
[05/02 13:00:04    820s] glitch slack < -0.32 : 0
[05/02 13:00:04    820s] -0.32 < glitch slack < -0.28 : 0
[05/02 13:00:04    820s] -0.28 < glitch slack < -0.24 : 0
[05/02 13:00:04    820s] -0.24 < glitch slack < -0.2 : 0
[05/02 13:00:04    820s] -0.2 < glitch slack < -0.16 : 0
[05/02 13:00:04    820s] -0.16 < glitch slack < -0.12 : 0
[05/02 13:00:04    820s] -0.12 < glitch slack < -0.08 : 0
[05/02 13:00:04    820s] -0.08 < glitch slack < -0.04 : 0
[05/02 13:00:04    820s] -0.04 < glitch slack : 0
[05/02 13:00:04    820s] End: glitch net info
[05/02 13:00:04    820s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1437.5M
[05/02 13:00:04    820s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1437.5M
[05/02 13:00:04    820s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.023, MEM:1437.5M
[05/02 13:00:04    820s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.023, MEM:1437.5M
[05/02 13:00:06    822s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.903  | 15.903  | 17.212  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1239   |  1234   |  1136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.287%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1129.1M, totSessionCpu=0:13:42 **
[05/02 13:00:06    822s]  ReSet Options after AAE Based Opt flow 
[05/02 13:00:06    822s] Deleting Cell Server ...
[05/02 13:00:06    822s] Deleting Lib Analyzer.
[05/02 13:00:06    822s] *** Finished optDesign ***
[05/02 13:00:06    822s] 
[05/02 13:00:06    822s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:06 real=  0:01:09)
[05/02 13:00:06    822s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/02 13:00:06    822s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:04.2 real=0:00:05.4)
[05/02 13:00:06    822s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.4 real=0:00:15.5)
[05/02 13:00:06    822s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/02 13:00:06    822s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[05/02 13:00:06    822s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:15.9 real=0:00:16.1)
[05/02 13:00:06    822s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[05/02 13:00:06    822s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[05/02 13:00:06    822s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:07.3 real=0:00:07.3)
[05/02 13:00:06    822s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.4 real=0:00:09.4)
[05/02 13:00:06    822s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/02 13:00:06    822s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[05/02 13:00:06    822s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/02 13:00:06    822s] Info: pop threads available for lower-level modules during optimization.
[05/02 13:00:06    822s] Info: Destroy the CCOpt slew target map.
[05/02 13:00:53    824s] <CMD> saveDesign testcore5.enc
[05/02 13:00:53    824s] The in-memory database contained RC information but was not saved. To save 
[05/02 13:00:53    824s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/02 13:00:53    824s] so it should only be saved when it is really desired.
[05/02 13:00:53    824s] #% Begin save design ... (date=05/02 13:00:53, mem=1129.3M)
[05/02 13:00:53    824s] % Begin Save netlist data ... (date=05/02 13:00:53, mem=1129.8M)
[05/02 13:00:53    824s] Writing Binary DB to testcore5.enc.dat/core.v.bin in single-threaded mode...
[05/02 13:00:53    824s] % End Save netlist data ... (date=05/02 13:00:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.8M, current mem=1129.8M)
[05/02 13:00:53    824s] % Begin Save AAE data ... (date=05/02 13:00:53, mem=1129.8M)
[05/02 13:00:53    824s] Saving AAE Data ...
[05/02 13:00:53    824s] % End Save AAE data ... (date=05/02 13:00:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.8M, current mem=1129.8M)
[05/02 13:00:53    824s] % Begin Save clock tree data ... (date=05/02 13:00:53, mem=1130.9M)
[05/02 13:00:53    824s] % End Save clock tree data ... (date=05/02 13:00:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.9M, current mem=1130.9M)
[05/02 13:00:53    824s] Saving preference file testcore5.enc.dat/gui.pref.tcl ...
[05/02 13:00:53    824s] Saving mode setting ...
[05/02 13:00:53    824s] Saving global file ...
[05/02 13:00:53    824s] % Begin Save floorplan data ... (date=05/02 13:00:53, mem=1131.2M)
[05/02 13:00:53    824s] Saving floorplan file ...
[05/02 13:00:53    824s] % End Save floorplan data ... (date=05/02 13:00:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1131.2M, current mem=1131.2M)
[05/02 13:00:53    824s] Saving Drc markers ...
[05/02 13:00:53    824s] ... No Drc file written since there is no markers found.
[05/02 13:00:53    824s] % Begin Save placement data ... (date=05/02 13:00:53, mem=1131.2M)
[05/02 13:00:53    824s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/02 13:00:53    824s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1383.3M) ***
[05/02 13:00:53    824s] % End Save placement data ... (date=05/02 13:00:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1131.3M, current mem=1131.3M)
[05/02 13:00:53    824s] % Begin Save routing data ... (date=05/02 13:00:53, mem=1131.3M)
[05/02 13:00:53    824s] Saving route file ...
[05/02 13:00:54    825s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1383.3M) ***
[05/02 13:00:54    825s] % End Save routing data ... (date=05/02 13:00:54, total cpu=0:00:00.2, real=0:00:01.0, peak res=1131.3M, current mem=1131.3M)
[05/02 13:00:54    825s] Saving property file testcore5.enc.dat/core.prop
[05/02 13:00:54    825s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1383.3M) ***
[05/02 13:00:54    825s] #Saving pin access info...
[05/02 13:00:54    825s] #
[05/02 13:00:54    825s] % Begin Save power constraints data ... (date=05/02 13:00:54, mem=1131.3M)
[05/02 13:00:54    825s] % End Save power constraints data ... (date=05/02 13:00:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1131.3M, current mem=1131.3M)
[05/02 13:00:54    825s] Generated self-contained design testcore5.enc.dat
[05/02 13:00:55    825s] #% End save design ... (date=05/02 13:00:54, total cpu=0:00:01.4, real=0:00:02.0, peak res=1131.3M, current mem=1120.5M)
[05/02 13:00:55    825s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 13:00:55    825s] 
[05/02 13:01:11    826s] 
[05/02 13:01:11    826s] *** Memory Usage v#1 (Current mem = 1375.273M, initial mem = 233.340M) ***
[05/02 13:01:11    826s] 
[05/02 13:01:11    826s] *** Summary of all messages that are not suppressed in this session:
[05/02 13:01:11    826s] Severity  ID               Count  Summary                                  
[05/02 13:01:11    826s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/02 13:01:11    826s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/02 13:01:11    826s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/02 13:01:11    826s] WARNING   IMPEXT-6197         11  The Cap table file is not specified. Thi...
[05/02 13:01:11    826s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[05/02 13:01:11    826s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/02 13:01:11    826s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[05/02 13:01:11    826s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[05/02 13:01:11    826s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[05/02 13:01:11    826s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/02 13:01:11    826s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[05/02 13:01:11    826s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/02 13:01:11    826s] WARNING   IMPESI-3014        126  The RC network is incomplete for net %s....
[05/02 13:01:11    826s] WARNING   IMPPP-136            4  The currently specified %s spacing %.4f ...
[05/02 13:01:11    826s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[05/02 13:01:11    826s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[05/02 13:01:11    826s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[05/02 13:01:11    826s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[05/02 13:01:11    826s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[05/02 13:01:11    826s] WARNING   IMPSP-5140           5  Global net connect rules have not been c...
[05/02 13:01:11    826s] WARNING   IMPSP-315            5  Found %d instances insts with no PG Term...
[05/02 13:01:11    826s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/02 13:01:11    826s] WARNING   IMPOPT-576           3  %d nets have unplaced terms.             
[05/02 13:01:11    826s] WARNING   IMPOPT-665         498  %s : Net has unplaced terms or is connec...
[05/02 13:01:11    826s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[05/02 13:01:11    826s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/02 13:01:11    826s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[05/02 13:01:11    826s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[05/02 13:01:11    826s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[05/02 13:01:11    826s] ERROR     IMPCCOPT-1013        2  The target_max_trans is too low for at l...
[05/02 13:01:11    826s] WARNING   IMPTCM-77           24  Option "%s" for command %s is obsolete a...
[05/02 13:01:11    826s] WARNING   TCLCMD-513           7  The software could not find a matching o...
[05/02 13:01:11    826s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[05/02 13:01:11    826s] WARNING   TCLCMD-1457          2  Skipped unsupported command: %s          
[05/02 13:01:11    826s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/02 13:01:11    826s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/02 13:01:11    826s] *** Message Summary: 1742 warning(s), 18 error(s)
[05/02 13:01:11    826s] 
[05/02 13:01:11    826s] --- Ending "Innovus" (totcpu=0:13:47, real=1:21:58, mem=1375.3M) ---
