
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 14:44:23 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 36589 ; free virtual = 38283
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 36589 ; free virtual = 38283
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.043 ; gain = 0.094 ; free physical = 36562 ; free virtual = 38257
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 435.148 ; gain = 0.199 ; free physical = 36509 ; free virtual = 38205
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 36557 ; free virtual = 38259
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:240:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:254:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:261:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 626.949 ; gain = 192.000 ; free physical = 38150 ; free virtual = 39848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.48 seconds; current allocated memory: 284.657 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 285.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 285.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 286.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 286.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 286.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 287.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 287.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 288.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 288.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.32 seconds; current allocated memory: 306.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.17 seconds; current allocated memory: 328.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.94 seconds; current allocated memory: 329.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 330.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 332.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 335.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 338.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 340.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 343.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 388.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 15.48 seconds; current allocated memory: 571.819 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:01:48 . Memory (MB): peak = 1082.949 ; gain = 648.000 ; free physical = 35346 ; free virtual = 37230
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 14:46:28 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1374.152 ; gain = 2.016 ; free physical = 34077 ; free virtual = 35948
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.152 ; gain = 0.000 ; free physical = 33958 ; free virtual = 35829
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 14:47:01 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 14:47:02 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 14:47:02 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.164 ; gain = 0.000 ; free physical = 44052 ; free virtual = 44971
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4026930 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.098 ; gain = 77.000 ; free physical = 43807 ; free virtual = 44724
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-4026033-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-4026033-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.848 ; gain = 130.750 ; free physical = 43818 ; free virtual = 44737
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.848 ; gain = 130.750 ; free physical = 43826 ; free virtual = 44746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.848 ; gain = 130.750 ; free physical = 43826 ; free virtual = 44746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.918 ; gain = 0.000 ; free physical = 43493 ; free virtual = 44517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.918 ; gain = 0.000 ; free physical = 43493 ; free virtual = 44517
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2523.918 ; gain = 0.000 ; free physical = 43493 ; free virtual = 44517
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.918 ; gain = 1107.820 ; free physical = 43772 ; free virtual = 44806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.918 ; gain = 1107.820 ; free physical = 43772 ; free virtual = 44806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.918 ; gain = 1107.820 ; free physical = 43770 ; free virtual = 44805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.918 ; gain = 1107.820 ; free physical = 43767 ; free virtual = 44803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.918 ; gain = 1107.820 ; free physical = 43746 ; free virtual = 44783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2812.418 ; gain = 1396.320 ; free physical = 40532 ; free virtual = 41581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2812.418 ; gain = 1396.320 ; free physical = 40531 ; free virtual = 41579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40524 ; free virtual = 41573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40439 ; free virtual = 41488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40438 ; free virtual = 41487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40438 ; free virtual = 41486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40437 ; free virtual = 41486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40437 ; free virtual = 41485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40436 ; free virtual = 41485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40436 ; free virtual = 41485
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 2821.434 ; gain = 428.266 ; free physical = 40456 ; free virtual = 41505
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.441 ; gain = 1405.336 ; free physical = 40465 ; free virtual = 41514
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.543 ; gain = 0.000 ; free physical = 40113 ; free virtual = 41162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2886.543 ; gain = 1512.379 ; free physical = 40150 ; free virtual = 41199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.543 ; gain = 0.000 ; free physical = 40149 ; free virtual = 41198
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 15:14:47 2020...
[Wed Feb  5 15:14:48 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:05:26 ; elapsed = 00:27:47 . Memory (MB): peak = 1614.250 ; gain = 4.000 ; free physical = 42350 ; free virtual = 43397
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.973 ; gain = 0.000 ; free physical = 41056 ; free virtual = 42125
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2224 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2212 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 2638.973 ; gain = 1024.723 ; free physical = 41051 ; free virtual = 42120
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 15:15:40 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 21946 |     0 |   1182240 |  1.86 |
|   LUT as Logic             | 19600 |     0 |   1182240 |  1.66 |
|   LUT as Memory            |  2346 |     0 |    591840 |  0.40 |
|     LUT as Distributed RAM |  2212 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 14887 |     0 |   2364480 |  0.63 |
|   Register as Flip Flop    | 14887 |     0 |   2364480 |  0.63 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1140 |     0 |    147780 |  0.77 |
| F7 Muxes                   |    92 |     0 |    591120 |  0.02 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 58    |          Yes |         Set |            - |
| 14829 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 111.5 |     0 |      2160 |  5.16 |
|   RAMB36/FIFO*    |   109 |     0 |      2160 |  5.05 |
|     RAMB36E2 only |   109 |       |           |       |
|   RAMB18          |     5 |     0 |      4320 |  0.12 |
|     RAMB18E2 only |     5 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14829 |            Register |
| LUT6     |  6094 |                 CLB |
| LUT2     |  4776 |                 CLB |
| LUT4     |  4540 |                 CLB |
| LUT5     |  3738 |                 CLB |
| LUT3     |  2491 |                 CLB |
| RAMS32   |  2212 |                 CLB |
| CARRY8   |  1140 |                 CLB |
| LUT1     |   673 |                 CLB |
| SRL16E   |   134 |                 CLB |
| RAMB36E2 |   109 |           Block Ram |
| MUXF7    |    92 |                 CLB |
| FDSE     |    58 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     5 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:28 ; elapsed = 00:01:57 . Memory (MB): peak = 4217.844 ; gain = 1578.871 ; free physical = 37694 ; free virtual = 38902
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 15:17:37 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.416      -22.249                     81                45299        0.059        0.000                      0                45299        1.155        0.000                       0                 17404  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.416      -22.249                     81                45299        0.059        0.000                      0                45299        1.155        0.000                       0                 17404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           81  Failing Endpoints,  Worst Slack       -0.416ns,  Total Violation      -22.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.429ns (41.638%)  route 2.003ns (58.362%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT4=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17458, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=202, unplaced)       0.279     1.158    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
                         LUT2 (Prop_LUT2_I0_O)        0.048     1.206 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2115/O
                         net (fo=1, unplaced)         0.022     1.228    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2115_n_9
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.179     1.407 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208/CO[7]
                         net (fo=1, unplaced)         0.005     1.412    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208_n_9
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.067     1.479 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_558/O[1]
                         net (fo=9, unplaced)         0.179     1.658    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[9]
                         LUT6 (Prop_LUT6_I2_O)        0.032     1.690 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2504/O
                         net (fo=1, unplaced)         0.145     1.835    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_739_0
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.867 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1518/O
                         net (fo=1, unplaced)         0.187     2.054    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1518_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.086 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_739/O
                         net (fo=1, unplaced)         0.187     2.273    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0_0
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.305 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_336__0/O
                         net (fo=1, unplaced)         0.187     2.492    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_336__0_n_9
                         LUT4 (Prop_LUT4_I0_O)        0.032     2.524 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0/O
                         net (fo=1, unplaced)         0.187     2.711    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     2.743 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_84/O
                         net (fo=1, unplaced)         0.187     2.930    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_84_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     2.962 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_31__0/O
                         net (fo=1, unplaced)         0.187     3.149    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_31__0_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.181 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_5/O
                         net (fo=6, unplaced)         0.251     3.432    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[9]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17458, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                 -0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17458, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/Q
                         net (fo=30, unplaced)        0.083     0.121    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/A2
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17458, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR2)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_6/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4217.844 ; gain = 0.000 ; free physical = 37669 ; free virtual = 38877
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4249.859 ; gain = 0.000 ; free physical = 37557 ; free virtual = 38791
[Wed Feb  5 15:17:51 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4249.859 ; gain = 32.016 ; free physical = 39104 ; free virtual = 40330
[Wed Feb  5 15:17:51 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1368.148 ; gain = 0.000 ; free physical = 39259 ; free virtual = 40472
INFO: [Netlist 29-17] Analyzing 3456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.500 ; gain = 0.000 ; free physical = 45091 ; free virtual = 46359
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2224 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2212 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:01:08 . Memory (MB): peak = 2698.500 ; gain = 1330.352 ; free physical = 45089 ; free virtual = 46357
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.465 ; gain = 84.031 ; free physical = 45077 ; free virtual = 46304

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 149a7329b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2838.465 ; gain = 0.000 ; free physical = 45070 ; free virtual = 46297

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2196 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127b8e3ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.461 ; gain = 24.012 ; free physical = 45346 ; free virtual = 46629
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 41 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b7d74af6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2890.461 ; gain = 24.012 ; free physical = 45319 ; free virtual = 46625
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19e31640b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2890.461 ; gain = 24.012 ; free physical = 45325 ; free virtual = 46632
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19e31640b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2890.461 ; gain = 24.012 ; free physical = 45324 ; free virtual = 46632
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 64d34c7a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2890.461 ; gain = 24.012 ; free physical = 45267 ; free virtual = 46577
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 64d34c7a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2890.461 ; gain = 24.012 ; free physical = 45266 ; free virtual = 46576
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              41  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2890.461 ; gain = 0.000 ; free physical = 45266 ; free virtual = 46575
Ending Logic Optimization Task | Checksum: 64d34c7a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2890.461 ; gain = 24.012 ; free physical = 45264 ; free virtual = 46574

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-22.154 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 114 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 228
Ending PowerOpt Patch Enables Task | Checksum: f2fa8e5c

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56951 ; free virtual = 58257
Ending Power Optimization Task | Checksum: f2fa8e5c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 4609.219 ; gain = 1718.758 ; free physical = 56988 ; free virtual = 58294

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f2fa8e5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56988 ; free virtual = 58294

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56988 ; free virtual = 58294
Ending Netlist Obfuscation Task | Checksum: 17bb9a70b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56988 ; free virtual = 58294
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 4609.219 ; gain = 1905.719 ; free physical = 56988 ; free virtual = 58294
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56991 ; free virtual = 58297
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56922 ; free virtual = 58251
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56939 ; free virtual = 58256
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56934 ; free virtual = 58251
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56934 ; free virtual = 58248
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bb5667cf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56934 ; free virtual = 58248
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56934 ; free virtual = 58248

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 28006061

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56890 ; free virtual = 58205

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 112c9ab76

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56813 ; free virtual = 58127

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 112c9ab76

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56814 ; free virtual = 58128
Phase 1 Placer Initialization | Checksum: 112c9ab76

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56814 ; free virtual = 58128

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 126439005

Time (s): cpu = 00:01:37 ; elapsed = 00:00:50 . Memory (MB): peak = 4609.219 ; gain = 0.000 ; free physical = 56537 ; free virtual = 57851

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4610.496 ; gain = 0.000 ; free physical = 56499 ; free virtual = 57814

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f3470a2c

Time (s): cpu = 00:04:42 ; elapsed = 00:02:40 . Memory (MB): peak = 4610.496 ; gain = 1.277 ; free physical = 56499 ; free virtual = 57814
Phase 2 Global Placement | Checksum: 161f7323e

Time (s): cpu = 00:04:53 ; elapsed = 00:02:44 . Memory (MB): peak = 4642.512 ; gain = 33.293 ; free physical = 56502 ; free virtual = 57817

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 122baa22a

Time (s): cpu = 00:04:54 ; elapsed = 00:02:44 . Memory (MB): peak = 4642.512 ; gain = 33.293 ; free physical = 56503 ; free virtual = 57817

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6a4f1410

Time (s): cpu = 00:05:06 ; elapsed = 00:02:49 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56462 ; free virtual = 57777

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1353e64ab

Time (s): cpu = 00:05:07 ; elapsed = 00:02:50 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56458 ; free virtual = 57773

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: ee76c1b1

Time (s): cpu = 00:05:08 ; elapsed = 00:02:50 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56461 ; free virtual = 57776

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: df9a744e

Time (s): cpu = 00:05:21 ; elapsed = 00:02:58 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56462 ; free virtual = 57776

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1a718b427

Time (s): cpu = 00:05:27 ; elapsed = 00:03:03 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56426 ; free virtual = 57740

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: e52218d4

Time (s): cpu = 00:05:28 ; elapsed = 00:03:04 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56421 ; free virtual = 57736

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1141f23fc

Time (s): cpu = 00:05:34 ; elapsed = 00:03:09 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56337 ; free virtual = 57651

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 13e3327bd

Time (s): cpu = 00:05:43 ; elapsed = 00:03:12 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56396 ; free virtual = 57711

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 14d9d7cac

Time (s): cpu = 00:05:46 ; elapsed = 00:03:14 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56471 ; free virtual = 57785

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 137646d7f

Time (s): cpu = 00:05:46 ; elapsed = 00:03:15 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56484 ; free virtual = 57798

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: ff615f71

Time (s): cpu = 00:06:41 ; elapsed = 00:03:49 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56464 ; free virtual = 57780
Phase 3 Detail Placement | Checksum: ff615f71

Time (s): cpu = 00:06:42 ; elapsed = 00:03:50 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56465 ; free virtual = 57780

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 136c510ea

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 136c510ea

Time (s): cpu = 00:07:11 ; elapsed = 00:03:58 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56478 ; free virtual = 57793

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 136c510ea

Time (s): cpu = 00:07:12 ; elapsed = 00:03:58 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56478 ; free virtual = 57793
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.067. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.067. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: e51c0f98

Time (s): cpu = 00:07:38 ; elapsed = 00:04:24 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56475 ; free virtual = 57791
Phase 4.1.1 Post Placement Optimization | Checksum: e51c0f98

Time (s): cpu = 00:07:38 ; elapsed = 00:04:24 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56480 ; free virtual = 57795
Phase 4.1 Post Commit Optimization | Checksum: e51c0f98

Time (s): cpu = 00:07:38 ; elapsed = 00:04:25 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56480 ; free virtual = 57795

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e51c0f98

Time (s): cpu = 00:07:40 ; elapsed = 00:04:25 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56530 ; free virtual = 57845

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e51c0f98

Time (s): cpu = 00:08:10 ; elapsed = 00:04:55 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56411 ; free virtual = 57726

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56411 ; free virtual = 57726
Phase 4.4 Final Placement Cleanup | Checksum: 14ce4d513

Time (s): cpu = 00:08:10 ; elapsed = 00:04:55 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56409 ; free virtual = 57725
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14ce4d513

Time (s): cpu = 00:08:10 ; elapsed = 00:04:56 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56410 ; free virtual = 57725
Ending Placer Task | Checksum: fe6bceb4

Time (s): cpu = 00:08:10 ; elapsed = 00:04:56 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56674 ; free virtual = 57989
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:20 ; elapsed = 00:05:04 . Memory (MB): peak = 4706.543 ; gain = 97.324 ; free physical = 56674 ; free virtual = 57989
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56674 ; free virtual = 57989
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56657 ; free virtual = 57985
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56618 ; free virtual = 57984
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56657 ; free virtual = 57987
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.70 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56605 ; free virtual = 57936
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56656 ; free virtual = 57987
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56631 ; free virtual = 57963

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-826.852 |
Phase 1 Physical Synthesis Initialization | Checksum: 1be26764d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56540 ; free virtual = 57868
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-826.852 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 38 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_2[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_dst_alloc_buckets_s_address01 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state453. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][8]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_dst_alloc_buckets_1_address01. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][3]. Replicated 7 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[5] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state479. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][7] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13]. Replicated 7 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[7] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][5]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ADDRBWRADDR[10]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ADDRBWRADDR[14]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/ap_CS_fsm_state5. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ADDRBWRADDR[13]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ADDRBWRADDR[9]. Replicated 7 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][10] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ADDRBWRADDR[11]. Replicated 7 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][4] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[9] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_9_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRBWRADDR[3]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[14]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[7]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[4]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state583. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state635. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ADDRBWRADDR[12]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[12]. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[0] was not replicated.
INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_1[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_2[0]. Replicated 3 times.
INFO: [Physopt 32-76] Pass 3. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_1[0]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 28 nets. Created 160 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 28 nets or cells. Created 160 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-643.297 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56528 ; free virtual = 57856
Phase 2 Fanout Optimization | Checksum: e1ce8362

Time (s): cpu = 00:01:31 ; elapsed = 00:00:58 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56528 ; free virtual = 57856

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[465]_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1080
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1943_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1943
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_453_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_453
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_455_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_200__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2999_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2999
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3000_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3000
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1514_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1514
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_31__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_31__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_336__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_336__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_736_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_736
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_84_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_84
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[699]_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_345__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_762_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_762
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_140__1_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_85__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_161__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_161__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[42]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_374
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_172__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_172__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_33_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_33
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_90_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_90
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[82]_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_844
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1616_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1616
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2587_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2587
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2372_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2372
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_10
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[543]_6.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_444
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1052_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1052
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[584]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_196__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_140__1_6.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_100__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_36_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_36
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2857_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2857
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[6].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[610].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_156__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_329_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_329
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[607]_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_720
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_140__1_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_82
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_30_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_30
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1860_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1860
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_14
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_110_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_110
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_40_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_40
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[0]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_498
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1212_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1212
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2117_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2117
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[82]_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_216__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2115_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2115
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_29[5].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1756
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1446_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1446
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[4].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[699]_5.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_408
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_948_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_948
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_140__1_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_94
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_183__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_183__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_34_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_34
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1454_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1454
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_152__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_152__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2116_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2116
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_315__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_315__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_676_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_676
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_81__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_81__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1841_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1841
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_421_0.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_188__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_421_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_421
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_989_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_989
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_35_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_35
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_96__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_96__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2655_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2655
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[699]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_324__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_705_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_705
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_154__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_154__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[9]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2504
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[82]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_739
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1518_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1518
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2997_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2997
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[5]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1839
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1513_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1513
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2694_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2694
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[673]_5.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_422
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_993_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_993
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_140__1_5.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_97__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1533_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1533
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_189__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_189__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_338__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_338__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_341__0.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_160__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_746_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_746
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[3]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3071
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[82]_7.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2687_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2687
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2745_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2745
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1085_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1085
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-642.493 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56528 ; free virtual = 57856
Phase 3 Placement Based Optimization | Checksum: 14e8eeb2b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56528 ; free virtual = 57857

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 14 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1446_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_224__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[31] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_306__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_223__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_305_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[31] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_220__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_1_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_219__0_n_9 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_303__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[23] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_219__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_309__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[9] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_226__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_307__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_308__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[3] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_225__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_224__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 6 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 6 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56503 ; free virtual = 57832
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-638.999 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56503 ; free virtual = 57832
Phase 4 Rewire | Checksum: 70197716

Time (s): cpu = 00:01:58 ; elapsed = 00:01:11 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56501 ; free virtual = 57829

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 27 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_29[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1446_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/grp_Strassen_fu_388_p_dmemi_link_prev_we0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/tmp_i_i_39_fu_357_p2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_2[0]_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_223__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_29[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_2[0]_repN_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_2[0]_repN_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_29[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_2[0]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_226__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_224__1_n_9. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_29[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_29[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 24 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-633.460 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56502 ; free virtual = 57831
Phase 5 Critical Cell Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:32 ; elapsed = 00:02:02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56502 ; free virtual = 57831

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:32 ; elapsed = 00:02:02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56502 ; free virtual = 57831

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_1_U/process_top_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/process_top_p_dst_alloc_node_spl_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:32 ; elapsed = 00:02:02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56502 ; free virtual = 57831

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:32 ; elapsed = 00:02:02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56502 ; free virtual = 57831

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:32 ; elapsed = 00:02:02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56502 ; free virtual = 57831

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 40 nets.  Swapped 1653 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1653 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.020 | TNS=-630.965 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56537 ; free virtual = 57866
Phase 10 Critical Pin Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56537 ; free virtual = 57866

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:39 ; elapsed = 00:02:18 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56538 ; free virtual = 57867

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: e62a69af

Time (s): cpu = 00:03:40 ; elapsed = 00:02:18 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56539 ; free virtual = 57867
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56540 ; free virtual = 57868
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.020 | TNS=-630.965 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |        183.555  |          160  |              0  |                    28  |           0  |           1  |  00:00:47  |
|  Placement Based    |          0.000  |          0.804  |            0  |              0  |                    12  |           0  |           1  |  00:00:09  |
|  Rewire             |          0.000  |          3.494  |            1  |              0  |                     6  |           0  |           1  |  00:00:04  |
|  Critical Cell      |          0.000  |          5.540  |           24  |              0  |                    14  |           0  |           1  |  00:00:51  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.047  |          2.495  |            0  |              0  |                    40  |           0  |           1  |  00:00:15  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.047  |        195.887  |          185  |              0  |                   100  |           0  |          11  |  00:02:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56540 ; free virtual = 57868
Ending Physical Synthesis Task | Checksum: f2e27f6f

Time (s): cpu = 00:03:40 ; elapsed = 00:02:18 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56539 ; free virtual = 57868
INFO: [Common 17-83] Releasing license: Implementation
373 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:04 ; elapsed = 00:02:24 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56632 ; free virtual = 57961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56632 ; free virtual = 57961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56617 ; free virtual = 57957
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56576 ; free virtual = 57953
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4706.543 ; gain = 0.000 ; free physical = 56613 ; free virtual = 57957
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c6471b9d ConstDB: 0 ShapeSum: 89bf3c4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f24c4f05

Time (s): cpu = 00:03:51 ; elapsed = 00:02:44 . Memory (MB): peak = 5672.805 ; gain = 966.262 ; free physical = 56049 ; free virtual = 57390
Post Restoration Checksum: NetGraph: 338e672 NumContArr: ef136893 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f24c4f05

Time (s): cpu = 00:03:52 ; elapsed = 00:02:44 . Memory (MB): peak = 5672.805 ; gain = 966.262 ; free physical = 56051 ; free virtual = 57392

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f24c4f05

Time (s): cpu = 00:03:52 ; elapsed = 00:02:45 . Memory (MB): peak = 5722.082 ; gain = 1015.539 ; free physical = 55915 ; free virtual = 57256

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f24c4f05

Time (s): cpu = 00:03:52 ; elapsed = 00:02:45 . Memory (MB): peak = 5722.082 ; gain = 1015.539 ; free physical = 55915 ; free virtual = 57256

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: f24c4f05

Time (s): cpu = 00:03:59 ; elapsed = 00:02:52 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 55891 ; free virtual = 57231

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 10472ac4e

Time (s): cpu = 00:04:22 ; elapsed = 00:02:58 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 55893 ; free virtual = 57234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.923 | TNS=-399.912| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14a47f256

Time (s): cpu = 00:04:35 ; elapsed = 00:03:03 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 55880 ; free virtual = 57221

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17a04057f

Time (s): cpu = 00:05:22 ; elapsed = 00:03:25 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 55807 ; free virtual = 57148

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.04|     4x4|      0.03|     4x4|      0.10|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.03|     2x2|      0.03|     8x8|      0.09|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.09|   16x16|      0.16|     8x8|      0.12|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.04|     4x4|      0.04|   16x16|      0.13|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X30Y19->INT_X41Y38 (CLEM_X30Y19->CLEL_R_X41Y38)
	INT_X32Y28->INT_X39Y35 (BRAM_X32Y25->DSP_X39Y35)
	INT_X32Y20->INT_X39Y27 (BRAM_X32Y20->DSP_X39Y25)
	INT_X32Y27->INT_X39Y34 (BRAM_X32Y25->DSP_X39Y30)
	INT_X32Y19->INT_X39Y26 (BRAM_X32Y15->DSP_X39Y25)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
WEST
	INT_X37Y25->INT_X48Y44 (CLEM_X37Y25->CLEL_R_X48Y44)
	INT_X40Y36->INT_X47Y43 (CLEM_X40Y36->CLEL_R_X47Y43)
	INT_X40Y38->INT_X47Y45 (CLEM_X40Y38->CLEL_R_X47Y45)
	INT_X38Y38->INT_X45Y45 (BRAM_X38Y35->CLEL_R_X45Y45)
	INT_X39Y36->INT_X46Y43 (CLEM_X39Y36->CLEL_R_X46Y43)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8234
 Number of Nodes with overlaps = 1303
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.346 | TNS=-1403.142| WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 198bd7942

Time (s): cpu = 00:08:50 ; elapsed = 00:05:07 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 52562 ; free virtual = 54064

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.271 | TNS=-1397.888| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1253b959d

Time (s): cpu = 00:09:11 ; elapsed = 00:05:25 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 55670 ; free virtual = 57174

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.209 | TNS=-1407.792| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16e751af7

Time (s): cpu = 00:09:41 ; elapsed = 00:05:51 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 55628 ; free virtual = 57151

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.196 | TNS=-1406.400| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 138edfce1

Time (s): cpu = 00:10:00 ; elapsed = 00:06:08 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 55648 ; free virtual = 57170

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.214 | TNS=-1412.863| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 207340b8d

Time (s): cpu = 00:10:20 ; elapsed = 00:06:25 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 54328 ; free virtual = 55851
Phase 4 Rip-up And Reroute | Checksum: 207340b8d

Time (s): cpu = 00:10:20 ; elapsed = 00:06:25 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 54271 ; free virtual = 55794

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 150169ec3

Time (s): cpu = 00:10:29 ; elapsed = 00:06:28 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 53002 ; free virtual = 54525
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.196 | TNS=-1406.400| WHS=0.024  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12e856027

Time (s): cpu = 00:10:33 ; elapsed = 00:06:30 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 52202 ; free virtual = 53725

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12e856027

Time (s): cpu = 00:10:33 ; elapsed = 00:06:30 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 52147 ; free virtual = 53670
Phase 5 Delay and Skew Optimization | Checksum: 12e856027

Time (s): cpu = 00:10:33 ; elapsed = 00:06:30 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 52090 ; free virtual = 53614

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 68d311cf

Time (s): cpu = 00:10:40 ; elapsed = 00:06:33 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 51013 ; free virtual = 52536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.196 | TNS=-1398.652| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 68d311cf

Time (s): cpu = 00:10:40 ; elapsed = 00:06:33 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 50940 ; free virtual = 52463
Phase 6 Post Hold Fix | Checksum: 68d311cf

Time (s): cpu = 00:10:40 ; elapsed = 00:06:33 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 50882 ; free virtual = 52406

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.684713 %
  Global Horizontal Routing Utilization  = 0.743038 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.8732%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.7251%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 85.5769%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X38Y19 -> INT_X38Y19
West Dir 1x1 Area, Max Cong = 83.6538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6003ad64

Time (s): cpu = 00:10:45 ; elapsed = 00:06:35 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 50131 ; free virtual = 51655

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6003ad64

Time (s): cpu = 00:10:45 ; elapsed = 00:06:35 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 50064 ; free virtual = 51588

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6003ad64

Time (s): cpu = 00:10:47 ; elapsed = 00:06:37 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 49377 ; free virtual = 50900

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.196 | TNS=-1398.652| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 6003ad64

Time (s): cpu = 00:10:48 ; elapsed = 00:06:38 . Memory (MB): peak = 5848.520 ; gain = 1141.977 ; free physical = 49232 ; free virtual = 50755
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.161 | TNS=-1245.151 | WHS=0.030 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 6003ad64

Time (s): cpu = 00:11:32 ; elapsed = 00:07:05 . Memory (MB): peak = 6524.520 ; gain = 1817.977 ; free physical = 40021 ; free virtual = 41547
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.161 | TNS=-1245.151 | WHS=0.030 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[45].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[1].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.161 | TNS=-1245.151 | WHS=0.030 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 6003ad64

Time (s): cpu = 00:11:42 ; elapsed = 00:07:10 . Memory (MB): peak = 6675.527 ; gain = 1968.984 ; free physical = 40022 ; free virtual = 41553
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6675.527 ; gain = 0.000 ; free physical = 40019 ; free virtual = 41553
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.161 | TNS=-1245.151 | WHS=0.030 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 6003ad64

Time (s): cpu = 00:11:43 ; elapsed = 00:07:11 . Memory (MB): peak = 6675.527 ; gain = 1968.984 ; free physical = 40083 ; free virtual = 41621
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:43 ; elapsed = 00:07:11 . Memory (MB): peak = 6675.527 ; gain = 1968.984 ; free physical = 40321 ; free virtual = 41860
INFO: [Common 17-83] Releasing license: Implementation
402 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:56 ; elapsed = 00:07:21 . Memory (MB): peak = 6675.527 ; gain = 1968.984 ; free physical = 40321 ; free virtual = 41860
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6675.527 ; gain = 0.000 ; free physical = 40321 ; free virtual = 41860
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6675.527 ; gain = 0.000 ; free physical = 40307 ; free virtual = 41859
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6675.527 ; gain = 0.000 ; free physical = 40245 ; free virtual = 41855
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6675.527 ; gain = 0.000 ; free physical = 40204 ; free virtual = 41758
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6763.570 ; gain = 88.043 ; free physical = 40057 ; free virtual = 41612
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6763.570 ; gain = 0.000 ; free physical = 40149 ; free virtual = 41705
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
414 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 6763.570 ; gain = 0.000 ; free physical = 39909 ; free virtual = 41473
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6763.570 ; gain = 0.000 ; free physical = 39870 ; free virtual = 41436
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 15:37:44 2020...
[Wed Feb  5 15:37:50 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:19:59 . Memory (MB): peak = 4249.859 ; gain = 0.000 ; free physical = 43371 ; free virtual = 44943
INFO: [Netlist 29-17] Analyzing 3456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4417.938 ; gain = 39.070 ; free physical = 42781 ; free virtual = 44353
Restored from archive | CPU: 2.570000 secs | Memory: 42.442619 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4417.938 ; gain = 39.070 ; free physical = 42781 ; free virtual = 44353
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.938 ; gain = 0.000 ; free physical = 42786 ; free virtual = 44357
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2224 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2212 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 4417.938 ; gain = 168.078 ; free physical = 42786 ; free virtual = 44357
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       57599 :
       # of nets not needing routing.......... :       23678 :
           # of internally routed nets........ :       21965 :
           # of nets with no loads............ :        1546 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       33921 :
           # of fully routed nets............. :       33921 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 15:38:16 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.447ns (34.700%)  route 2.723ns (65.300%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.864     0.864 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=198, routed)         0.467     1.331    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X61Y31         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.379 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114/O
                         net (fo=1, routed)           0.012     1.391    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114_n_9
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.106     1.497 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208/O[3]
                         net (fo=9, routed)           0.406     1.903    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[3]
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     2.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3071/O
                         net (fo=1, routed)           0.043     2.060    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072_0
    SLICE_X66Y33         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.141 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927/O
                         net (fo=1, routed)           0.172     2.313    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927_n_9
    SLICE_X66Y34         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.344 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072/O
                         net (fo=1, routed)           0.378     2.722    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_3
    SLICE_X55Y36         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.047     2.769 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451/O
                         net (fo=1, routed)           0.131     2.900    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451_n_9
    SLICE_X55Y37         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.047     2.947 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1/O
                         net (fo=1, routed)           0.040     2.987    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_n_9
    SLICE_X55Y37         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     3.034 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0/O
                         net (fo=1, routed)           0.320     3.354    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0_n_9
    SLICE_X54Y37         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     3.385 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37/O
                         net (fo=1, routed)           0.087     3.472    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37_n_9
    SLICE_X54Y37         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11/O
                         net (fo=6, routed)           0.667     4.170    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[3]
    RAMB18_X4Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB18_X4Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.545ns (37.546%)  route 2.570ns (62.454%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT4=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.864     0.864 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=198, routed)         0.467     1.331    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X61Y31         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.379 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114/O
                         net (fo=1, routed)           0.012     1.391    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114_n_9
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.557 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208/CO[7]
                         net (fo=1, routed)           0.023     1.580    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208_n_9
    SLICE_X61Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     1.647 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_558/O[1]
                         net (fo=9, routed)           0.133     1.780    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[9]
    SLICE_X63Y32         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     1.862 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2503/O
                         net (fo=1, routed)           0.262     2.124    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2503_n_9
    SLICE_X65Y33         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.114     2.238 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1518/O
                         net (fo=1, routed)           0.087     2.325    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1518_n_9
    SLICE_X65Y33         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     2.356 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_739/O
                         net (fo=1, routed)           0.391     2.747    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0_0
    SLICE_X60Y38         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.031     2.778 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_336__0/O
                         net (fo=1, routed)           0.091     2.869    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_336__0_n_9
    SLICE_X60Y40         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     2.900 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0/O
                         net (fo=1, routed)           0.189     3.089    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_159__0_n_9
    SLICE_X58Y41         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     3.120 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_84/O
                         net (fo=1, routed)           0.086     3.206    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_84_n_9
    SLICE_X58Y43         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     3.254 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_31__0/O
                         net (fo=1, routed)           0.087     3.341    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_31__0_n_9
    SLICE_X58Y43         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.032     3.373 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_5/O
                         net (fo=6, routed)           0.742     4.115    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[9]
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.096ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.597ns (38.875%)  route 2.511ns (61.125%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=210, routed)         0.569     1.448    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X63Y28         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     1.479 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2834/O
                         net (fo=1, routed)           0.013     1.492    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2834_n_9
    SLICE_X63Y28         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.212     1.704 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1710/O[5]
                         net (fo=1, routed)           0.332     2.036    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/data46[5]
    SLICE_X65Y26         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.082     2.118 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1003/O
                         net (fo=1, routed)           0.106     2.224    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1003_n_9
    SLICE_X65Y25         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.134     2.358 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_427/O
                         net (fo=1, routed)           0.473     2.831    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_97__0
    SLICE_X55Y26         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     2.880 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_190__1/O
                         net (fo=1, routed)           0.250     3.130    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_35
    SLICE_X55Y43         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     3.211 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_97__0/O
                         net (fo=1, routed)           0.039     3.250    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_12
    SLICE_X55Y43         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     3.332 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.081     3.413    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_35_n_9
    SLICE_X55Y44         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.047     3.460 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_9/O
                         net (fo=6, routed)           0.648     4.108    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[5]
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                 -1.096    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.470ns (35.766%)  route 2.640ns (64.234%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=210, routed)         0.419     1.298    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X56Y36         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.388 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2142/O
                         net (fo=1, routed)           0.016     1.404    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2142_n_9
    SLICE_X56Y36         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.202     1.606 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1219/O[6]
                         net (fo=4, routed)           0.479     2.085    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_sum171_fu_12574_p2[6]
    SLICE_X71Y40         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     2.167 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2992/O
                         net (fo=1, routed)           0.040     2.207    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2992_n_9
    SLICE_X71Y40         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.238 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1760/O
                         net (fo=1, routed)           0.352     2.590    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1760_n_9
    SLICE_X61Y40         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.621 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.128     2.749    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_179__0_2
    SLICE_X60Y41         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.031     2.780 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_397/O
                         net (fo=1, routed)           0.190     2.970    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_397_n_9
    SLICE_X58Y42         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     3.001 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_179__0/O
                         net (fo=1, routed)           0.090     3.091    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_179__0_n_9
    SLICE_X58Y44         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     3.122 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_93/O
                         net (fo=1, routed)           0.128     3.250    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_93_n_9
    SLICE_X58Y45         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.031     3.281 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.081     3.362    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_34_n_9
    SLICE_X58Y46         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     3.393 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_8/O
                         net (fo=6, routed)           0.717     4.110    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[6]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.245     3.020    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.084ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.596ns (38.813%)  route 2.516ns (61.187%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=210, routed)         0.589     1.468    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X64Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     1.551 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2738/O
                         net (fo=1, routed)           0.016     1.567    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2738_n_9
    SLICE_X64Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.184     1.751 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1674/O[4]
                         net (fo=1, routed)           0.301     2.052    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_294_1[4]
    SLICE_X63Y19         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047     2.099 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.144     2.243    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1041_n_9
    SLICE_X63Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.333 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_439/O
                         net (fo=1, routed)           0.371     2.704    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_100__0_0
    SLICE_X59Y32         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.736 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_195__1/O
                         net (fo=1, routed)           0.095     2.831    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_195__1_n_9
    SLICE_X58Y32         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     2.945 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_100__0/O
                         net (fo=1, routed)           0.290     3.235    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_14
    SLICE_X56Y44         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.136     3.371 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.042     3.413    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_36_n_9
    SLICE_X56Y44         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     3.444 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_10/O
                         net (fo=6, routed)           0.668     4.112    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[4]
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 -1.084    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.447ns (35.370%)  route 2.644ns (64.630%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.864     0.864 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=198, routed)         0.467     1.331    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X61Y31         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.379 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114/O
                         net (fo=1, routed)           0.012     1.391    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114_n_9
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.106     1.497 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208/O[3]
                         net (fo=9, routed)           0.406     1.903    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[3]
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     2.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3071/O
                         net (fo=1, routed)           0.043     2.060    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072_0
    SLICE_X66Y33         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.141 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927/O
                         net (fo=1, routed)           0.172     2.313    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927_n_9
    SLICE_X66Y34         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.344 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072/O
                         net (fo=1, routed)           0.378     2.722    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_3
    SLICE_X55Y36         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.047     2.769 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451/O
                         net (fo=1, routed)           0.131     2.900    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451_n_9
    SLICE_X55Y37         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.047     2.947 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1/O
                         net (fo=1, routed)           0.040     2.987    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_n_9
    SLICE_X55Y37         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     3.034 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0/O
                         net (fo=1, routed)           0.320     3.354    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0_n_9
    SLICE_X54Y37         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     3.385 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37/O
                         net (fo=1, routed)           0.087     3.472    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37_n_9
    SLICE_X54Y37         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11/O
                         net (fo=6, routed)           0.588     4.091    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[3]
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.447ns (35.492%)  route 2.630ns (64.508%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.864     0.864 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=198, routed)         0.467     1.331    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X61Y31         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.379 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114/O
                         net (fo=1, routed)           0.012     1.391    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114_n_9
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.106     1.497 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208/O[3]
                         net (fo=9, routed)           0.406     1.903    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[3]
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     2.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3071/O
                         net (fo=1, routed)           0.043     2.060    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072_0
    SLICE_X66Y33         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.141 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927/O
                         net (fo=1, routed)           0.172     2.313    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927_n_9
    SLICE_X66Y34         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.344 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072/O
                         net (fo=1, routed)           0.378     2.722    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_3
    SLICE_X55Y36         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.047     2.769 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451/O
                         net (fo=1, routed)           0.131     2.900    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451_n_9
    SLICE_X55Y37         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.047     2.947 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1/O
                         net (fo=1, routed)           0.040     2.987    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_n_9
    SLICE_X55Y37         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     3.034 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0/O
                         net (fo=1, routed)           0.320     3.354    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0_n_9
    SLICE_X54Y37         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     3.385 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37/O
                         net (fo=1, routed)           0.087     3.472    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37_n_9
    SLICE_X54Y37         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11/O
                         net (fo=6, routed)           0.574     4.077    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[3]
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.588ns (39.075%)  route 2.476ns (60.925%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=210, routed)         0.523     1.402    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X59Y23         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     1.485 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2914/O
                         net (fo=1, routed)           0.016     1.501    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2914_n_9
    SLICE_X59Y23         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     1.674 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1720/CO[7]
                         net (fo=1, routed)           0.023     1.697    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1720_n_9
    SLICE_X59Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     1.747 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1435/O[0]
                         net (fo=2, routed)           0.366     2.113    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/data25[8]
    SLICE_X57Y17         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     2.144 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_829/O
                         net (fo=1, routed)           0.093     2.237    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_170
    SLICE_X57Y17         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.114     2.351 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_369/O
                         net (fo=1, routed)           0.212     2.563    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_88
    SLICE_X58Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     2.653 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_170/O
                         net (fo=1, routed)           0.285     2.938    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_32
    SLICE_X58Y30         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.047     2.985 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_88/O
                         net (fo=1, routed)           0.231     3.216    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_4
    SLICE_X58Y46         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.306 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_32/O
                         net (fo=1, routed)           0.039     3.345    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_32_n_9
    SLICE_X58Y46         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     3.376 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_6/O
                         net (fo=6, routed)           0.688     4.064    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[8]
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.524ns (38.119%)  route 2.474ns (61.881%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=210, routed)         0.616     1.495    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X69Y28         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     1.577 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2380/O
                         net (fo=1, routed)           0.013     1.590    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2380_n_9
    SLICE_X69Y28         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.118     1.708 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1410/O[2]
                         net (fo=1, routed)           0.219     1.927    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/data5[2]
    SLICE_X68Y32         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.015 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1142/O
                         net (fo=1, routed)           0.039     2.054    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1142_n_9
    SLICE_X68Y32         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.081     2.135 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_476/O
                         net (fo=1, routed)           0.392     2.527    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_106__1_1
    SLICE_X59Y32         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.047     2.574 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_207__1/O
                         net (fo=1, routed)           0.238     2.812    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_207__1_n_9
    SLICE_X57Y33         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     2.947 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_106__1/O
                         net (fo=1, routed)           0.207     3.154    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_18
    SLICE_X57Y42         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.047     3.201 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_38/O
                         net (fo=1, routed)           0.088     3.289    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_38_n_9
    SLICE_X56Y42         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     3.336 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_12/O
                         net (fo=6, routed)           0.662     3.998    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[2]
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.689ns (41.478%)  route 2.383ns (58.522%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=210, routed)         0.624     1.503    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X66Y36         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     1.535 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3000/O
                         net (fo=1, routed)           0.016     1.551    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3000_n_9
    SLICE_X66Y36         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     1.724 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1788/CO[7]
                         net (fo=1, routed)           0.023     1.747    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1788_n_9
    SLICE_X66Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.061     1.808 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1362/O[2]
                         net (fo=1, routed)           0.175     1.983    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/data64[10]
    SLICE_X65Y40         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.071 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1475/O
                         net (fo=1, routed)           0.230     2.301    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_317__0_0
    SLICE_X63Y40         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.382 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_686/O
                         net (fo=1, routed)           0.171     2.553    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_686_n_9
    SLICE_X61Y42         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.584 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_317__0/O
                         net (fo=1, routed)           0.144     2.728    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_317__0_n_9
    SLICE_X60Y43         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     2.863 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_153__1/O
                         net (fo=1, routed)           0.106     2.969    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_30_2
    SLICE_X59Y43         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     3.059 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_81__0/O
                         net (fo=1, routed)           0.088     3.147    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_81__0_n_9
    SLICE_X58Y44         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     3.235 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.123     3.358    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_30_n_9
    SLICE_X57Y44         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     3.389 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4/O
                         net (fo=6, routed)           0.683     4.072    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[10]
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 -1.050    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 15:38:18 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 20303 |     0 |   1182240 |  1.72 |
|   LUT as Logic             | 19119 |     0 |   1182240 |  1.62 |
|   LUT as Memory            |  1184 |     0 |    591840 |  0.20 |
|     LUT as Distributed RAM |  1110 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 14899 |     0 |   2364480 |  0.63 |
|   Register as Flip Flop    | 14899 |     0 |   2364480 |  0.63 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1140 |     0 |    147780 |  0.77 |
| F7 Muxes                   |    92 |     0 |    591120 |  0.02 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 58    |          Yes |         Set |            - |
| 14841 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4091 |     0 |    147780 |  2.77 |
|   CLBL                                     |  2011 |     0 |           |       |
|   CLBM                                     |  2080 |     0 |           |       |
| LUT as Logic                               | 19119 |     0 |   1182240 |  1.62 |
|   using O5 output only                     |   125 |       |           |       |
|   using O6 output only                     | 15668 |       |           |       |
|   using O5 and O6                          |  3326 |       |           |       |
| LUT as Memory                              |  1184 |     0 |    591840 |  0.20 |
|   LUT as Distributed RAM                   |  1110 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     8 |       |           |       |
|     using O5 and O6                        |  1102 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 14899 |     0 |   2364480 |  0.63 |
|   Register driven from within the CLB      |  7210 |       |           |       |
|   Register driven from outside the CLB     |  7689 |       |           |       |
|     LUT in front of the register is unused |  4302 |       |           |       |
|     LUT in front of the register is used   |  3387 |       |           |       |
| Unique Control Sets                        |   605 |       |    295560 |  0.20 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 111.5 |     0 |      2160 |  5.16 |
|   RAMB36/FIFO*    |   109 |     0 |      2160 |  5.05 |
|     RAMB36E2 only |   109 |       |           |       |
|   RAMB18          |     5 |     0 |      4320 |  0.12 |
|     RAMB18E2 only |     5 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14841 |            Register |
| LUT6     |  6134 |                 CLB |
| LUT2     |  4778 |                 CLB |
| LUT4     |  4535 |                 CLB |
| LUT5     |  3812 |                 CLB |
| LUT3     |  2553 |                 CLB |
| RAMS32   |  2212 |                 CLB |
| CARRY8   |  1140 |                 CLB |
| LUT1     |   633 |                 CLB |
| SRL16E   |   134 |                 CLB |
| RAMB36E2 |   109 |           Block Ram |
| MUXF7    |    92 |                 CLB |
| FDSE     |    58 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     5 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  4091 |    0 |    0 |   8.30 |   0.00 |   0.00 |
|   CLBL                     |  2011 |    0 |    0 |   8.17 |   0.00 |   0.00 |
|   CLBM                     |  2080 |    0 |    0 |   8.43 |   0.00 |   0.00 |
| CLB LUTs                   | 20303 |    0 |    0 |   5.15 |   0.00 |   0.00 |
|   LUT as Logic             | 19119 |    0 |    0 |   4.85 |   0.00 |   0.00 |
|   LUT as Memory            |  1184 |    0 |    0 |   0.60 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  1110 |    0 |    0 |   0.56 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 14899 |    0 |    0 |   1.89 |   0.00 |   0.00 |
| CARRY8                     |  1140 |    0 |    0 |   2.31 |   0.00 |   0.00 |
| F7 Muxes                   |    92 |    0 |    0 |   0.05 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 111.5 |    0 |    0 |  15.49 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   109 |    0 |    0 |  15.14 |   0.00 |   0.00 |
|   RAMB18                   |     5 |    0 |    0 |   0.35 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   605 |    0 |    0 |   0.61 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 15:38:19 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.161    -1245.151                   4191                45307        0.030        0.000                      0                45307        1.155        0.000                       0                 17416  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.161    -1245.151                   4191                45307        0.030        0.000                      0                45307        1.155        0.000                       0                 17416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4191  Failing Endpoints,  Worst Slack       -1.161ns,  Total Violation    -1245.151ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.447ns (34.700%)  route 2.723ns (65.300%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.864     0.864 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=198, routed)         0.467     1.331    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X61Y31         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.379 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114/O
                         net (fo=1, routed)           0.012     1.391    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114_n_9
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.106     1.497 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1208/O[3]
                         net (fo=9, routed)           0.406     1.903    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[3]
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     2.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3071/O
                         net (fo=1, routed)           0.043     2.060    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072_0
    SLICE_X66Y33         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.141 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927/O
                         net (fo=1, routed)           0.172     2.313    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1927_n_9
    SLICE_X66Y34         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.344 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1072/O
                         net (fo=1, routed)           0.378     2.722    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_3
    SLICE_X55Y36         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.047     2.769 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451/O
                         net (fo=1, routed)           0.131     2.900    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_451_n_9
    SLICE_X55Y37         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.047     2.947 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1/O
                         net (fo=1, routed)           0.040     2.987    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_199__1_n_9
    SLICE_X55Y37         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     3.034 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0/O
                         net (fo=1, routed)           0.320     3.354    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_102__0_n_9
    SLICE_X54Y37         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     3.385 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37/O
                         net (fo=1, routed)           0.087     3.472    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37_n_9
    SLICE_X54Y37         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11/O
                         net (fo=6, routed)           0.667     4.170    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_3[3]
    RAMB18_X4Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB18_X4Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 -1.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback1_reg_922_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  bd_0_i/hls_inst/inst/fallback1_reg_922_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback1_reg_922_reg[0]/Q
                         net (fo=1, routed)           0.038     0.077    bd_0_i/hls_inst/inst/fallback1_reg_922[0]
    SLICE_X42Y3          FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17470, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X42Y3          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X5Y1  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X5Y1  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X5Y1  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_6/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-1.161355, worst hold slack (WHS)=0.030000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.161355) is less than 0
HLS EXTRACTION: calculating BRAM count: (5 bram18) + 2 * (109 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 20303 14899 12 223 0 74 4091 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 15:38:19 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           4091
LUT:          20303
FF:           14899
DSP:             12
BRAM:           223
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.716
CP achieved post-implementation:    4.461
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 15:38:20 2020...
INFO: [HLS 200-112] Total elapsed time: 3239.48 seconds; peak allocated memory: 571.819 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 15:38:21 2020...
