#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c6421195600 .scope module, "signadder" "signadder" 2 5;
 .timescale -10 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 1 "Carry";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /INPUT 1 "clk1";
P_0x5c64211e5250 .param/l "bitNUmber" 0 2 6, +C4<00000000000000000000000000001000>;
RS_0x77a0a40a3c68 .resolv tri, L_0x5c6421215080, L_0x5c6421217c40;
L_0x5c6421217f00 .functor AND 1, RS_0x77a0a40a3c68, v0x5c64212131d0_0, C4<1>, C4<1>;
RS_0x77a0a40a3cf8 .resolv tri, L_0x5c6421217b80, L_0x5c6421217df0;
L_0x5c6421218060 .functor AND 8, RS_0x77a0a40a3cf8, L_0x5c6421217f70, C4<11111111>, C4<11111111>;
L_0x5c64212180d0 .functor AND 1, RS_0x77a0a40a3c68, v0x5c64212131d0_0, C4<1>, C4<1>;
L_0x5c6421218440 .functor AND 8, RS_0x77a0a40a3cf8, L_0x5c6421218140, C4<11111111>, C4<11111111>;
o0x77a0a40a3ff8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5c6421212730_0 .net "A", 7 0, o0x77a0a40a3ff8;  0 drivers
v0x5c6421212830_0 .var "Ainbuf", 7 0;
RS_0x77a0a40a2078 .resolv tri, L_0x5c64211f1870, L_0x5c6421213880;
v0x5c6421212920_0 .net8 "Aoutbuf", 7 0, RS_0x77a0a40a2078;  2 drivers
o0x77a0a40a4028 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5c64212129f0_0 .net "B", 7 0, o0x77a0a40a4028;  0 drivers
v0x5c6421212ab0_0 .var "Binbuf", 7 0;
RS_0x77a0a40a2138 .resolv tri, L_0x5c64211ef190, L_0x5c6421213e70;
v0x5c6421212bc0_0 .net8 "Boutbuf", 7 0, RS_0x77a0a40a2138;  2 drivers
RS_0x77a0a40a4058 .resolv tri, L_0x5c6421217f00, L_0x5c64212180d0;
v0x5c6421212cb0_0 .net8 "Carry", 0 0, RS_0x77a0a40a4058;  2 drivers
v0x5c6421212d70_0 .net8 "Carryoutbuf", 0 0, RS_0x77a0a40a3c68;  2 drivers
RS_0x77a0a40a4088 .resolv tri, L_0x5c6421218060, L_0x5c6421218440;
v0x5c6421212e10_0 .net8 "Sum", 7 0, RS_0x77a0a40a4088;  2 drivers
v0x5c6421212ed0_0 .net8 "Sumbuf", 7 0, RS_0x77a0a40a3cf8;  2 drivers
v0x5c6421212f90_0 .net *"_ivl_10", 7 0, L_0x5c6421218140;  1 drivers
v0x5c6421213050_0 .net *"_ivl_4", 7 0, L_0x5c6421217f70;  1 drivers
o0x77a0a40a2288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c6421213130_0 .net "clk1", 0 0, o0x77a0a40a2288;  0 drivers
v0x5c64212131d0_0 .var "newdata", 0 0;
E_0x5c64211a4120 .event posedge, v0x5c6421209650_0;
LS_0x5c6421217f70_0_0 .concat [ 1 1 1 1], v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0;
LS_0x5c6421217f70_0_4 .concat [ 1 1 1 1], v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0;
L_0x5c6421217f70 .concat [ 4 4 0 0], LS_0x5c6421217f70_0_0, LS_0x5c6421217f70_0_4;
LS_0x5c6421218140_0_0 .concat [ 1 1 1 1], v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0;
LS_0x5c6421218140_0_4 .concat [ 1 1 1 1], v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0, v0x5c64212131d0_0;
L_0x5c6421218140 .concat [ 4 4 0 0], LS_0x5c6421218140_0_0, LS_0x5c6421218140_0_4;
S_0x5c64211d2f80 .scope module, "cc" "ComplimentCode" 2 32, 3 2 0, S_0x5c6421195600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Aout";
    .port_info 3 /OUTPUT 8 "Bout";
    .port_info 4 /INPUT 1 "clk1";
P_0x5c64211ddd70 .param/l "bitNumber" 0 3 3, +C4<00000000000000000000000000001000>;
L_0x5c64211f1870 .functor AND 8, v0x5c64211da7a0_0, L_0x5c6421213360, C4<11111111>, C4<11111111>;
L_0x5c64211ef190 .functor AND 8, v0x5c6421209110_0, L_0x5c6421213620, C4<11111111>, C4<11111111>;
L_0x5c6421213880 .functor AND 8, v0x5c64211da7a0_0, L_0x5c6421213790, C4<11111111>, C4<11111111>;
L_0x5c6421213e70 .functor AND 8, v0x5c6421209110_0, L_0x5c6421213940, C4<11111111>, C4<11111111>;
v0x5c64211e56f0_0 .net "A", 7 0, v0x5c6421212830_0;  1 drivers
v0x5c64211e1c80_0 .var "Ainbuf", 7 0;
v0x5c64211de210_0 .net8 "Aout", 7 0, RS_0x77a0a40a2078;  alias, 2 drivers
v0x5c64211da7a0_0 .var "Aoutbuf", 7 0;
v0x5c64211d6d30_0 .net "B", 7 0, v0x5c6421212ab0_0;  1 drivers
v0x5c64211d32c0_0 .var "Binbuf", 7 0;
v0x5c64211cf850_0 .net8 "Bout", 7 0, RS_0x77a0a40a2138;  alias, 2 drivers
v0x5c6421209110_0 .var "Boutbuf", 7 0;
v0x5c64212091f0_0 .var "Cinbuf", 7 0;
v0x5c64212092d0_0 .net *"_ivl_0", 7 0, L_0x5c6421213360;  1 drivers
v0x5c64212093b0_0 .net *"_ivl_12", 7 0, L_0x5c6421213940;  1 drivers
v0x5c6421209490_0 .net *"_ivl_4", 7 0, L_0x5c6421213620;  1 drivers
v0x5c6421209570_0 .net *"_ivl_8", 7 0, L_0x5c6421213790;  1 drivers
v0x5c6421209650_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
v0x5c6421209710_0 .var/i "i", 31 0;
v0x5c64212097f0_0 .var "newdata", 0 0;
E_0x5c64211a4fc0 .event negedge, v0x5c6421209650_0;
E_0x5c64211a54b0 .event anyedge, v0x5c64211d6d30_0, v0x5c64211e56f0_0;
LS_0x5c6421213360_0_0 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
LS_0x5c6421213360_0_4 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
L_0x5c6421213360 .concat [ 4 4 0 0], LS_0x5c6421213360_0_0, LS_0x5c6421213360_0_4;
LS_0x5c6421213620_0_0 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
LS_0x5c6421213620_0_4 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
L_0x5c6421213620 .concat [ 4 4 0 0], LS_0x5c6421213620_0_0, LS_0x5c6421213620_0_4;
LS_0x5c6421213790_0_0 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
LS_0x5c6421213790_0_4 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
L_0x5c6421213790 .concat [ 4 4 0 0], LS_0x5c6421213790_0_0, LS_0x5c6421213790_0_4;
LS_0x5c6421213940_0_0 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
LS_0x5c6421213940_0_4 .concat [ 1 1 1 1], v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0, v0x5c64212097f0_0;
L_0x5c6421213940 .concat [ 4 4 0 0], LS_0x5c6421213940_0_0, LS_0x5c6421213940_0_4;
S_0x5c64211d69f0 .scope module, "fa" "signripplefulladder_x" 2 33, 4 3 0, S_0x5c6421195600;
 .timescale -10 -12;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "Carryin";
    .port_info 3 /OUTPUT 1 "Carryout";
    .port_info 4 /OUTPUT 8 "Sum";
    .port_info 5 /INPUT 1 "clk1";
P_0x5c64211d6890 .param/l "chainNumber" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x5c6421215080 .functor AND 1, v0x5c6421211a50_0, v0x5c64212125b0_0, C4<1>, C4<1>;
L_0x5c6421217b80 .functor AND 8, v0x5c6421211cd0_0, L_0x5c6421217810, C4<11111111>, C4<11111111>;
L_0x5c6421217c40 .functor AND 1, v0x5c6421211a50_0, v0x5c64212125b0_0, C4<1>, C4<1>;
L_0x5c6421217df0 .functor AND 8, v0x5c6421211cd0_0, L_0x5c6421217d00, C4<11111111>, C4<11111111>;
L_0x77a0a3cce018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c64212117f0_0 .net "Carryin", 0 0, L_0x77a0a3cce018;  1 drivers
v0x5c64212118d0_0 .var "Carryinreg", 8 0;
v0x5c64212119b0_0 .net8 "Carryout", 0 0, RS_0x77a0a40a3c68;  alias, 2 drivers
v0x5c6421211a50_0 .var "Carryoutbuf", 0 0;
v0x5c6421211b10_0 .net "Carryoutreg", 8 0, L_0x5c6421218550;  1 drivers
v0x5c6421211bf0_0 .net8 "Sum", 7 0, RS_0x77a0a40a3cf8;  alias, 2 drivers
v0x5c6421211cd0_0 .var "Sumbuf", 7 0;
v0x5c6421211db0_0 .net "Sumreg", 7 0, L_0x5c6421217160;  1 drivers
v0x5c6421211e90_0 .net8 "X", 7 0, RS_0x77a0a40a2078;  alias, 2 drivers
v0x5c6421211f50_0 .var "Xreg", 7 0;
v0x5c6421212010_0 .net8 "Y", 7 0, RS_0x77a0a40a2138;  alias, 2 drivers
v0x5c64212120d0_0 .var "Yreg", 7 0;
v0x5c6421212190_0 .net *"_ivl_67", 7 0, L_0x5c6421217810;  1 drivers
v0x5c6421212270_0 .net *"_ivl_73", 7 0, L_0x5c6421217d00;  1 drivers
o0x77a0a40a3e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5c6421212350_0 name=_ivl_85
v0x5c6421212430_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
v0x5c64212124d0_0 .var/i "j", 31 0;
v0x5c64212125b0_0 .var "newdata", 0 0;
E_0x5c64211f0d20/0 .event anyedge, v0x5c64211de210_0, v0x5c64211cf850_0, v0x5c64212118d0_0, v0x5c6421211db0_0;
E_0x5c64211f0d20/1 .event anyedge, v0x5c6421211a50_0;
E_0x5c64211f0d20 .event/or E_0x5c64211f0d20/0, E_0x5c64211f0d20/1;
E_0x5c64211f1550 .event anyedge, v0x5c64211de210_0, v0x5c64211cf850_0, v0x5c64212117f0_0;
L_0x5c6421214180 .part RS_0x77a0a40a2078, 0, 1;
L_0x5c6421214220 .part RS_0x77a0a40a2138, 0, 1;
L_0x5c64212142f0 .part v0x5c64212118d0_0, 0, 1;
L_0x5c64212143f0 .part L_0x5c6421218550, 0, 1;
L_0x5c6421214740 .part RS_0x77a0a40a2078, 1, 1;
L_0x5c64212147e0 .part RS_0x77a0a40a2138, 1, 1;
L_0x5c64212148f0 .part v0x5c64212118d0_0, 1, 1;
L_0x5c64212149e0 .part L_0x5c6421218550, 1, 1;
L_0x5c6421214d10 .part RS_0x77a0a40a2078, 2, 1;
L_0x5c6421214db0 .part RS_0x77a0a40a2138, 2, 1;
L_0x5c6421214ee0 .part v0x5c64212118d0_0, 2, 1;
L_0x5c6421214fb0 .part L_0x5c6421218550, 2, 1;
L_0x5c64212152c0 .part RS_0x77a0a40a2078, 3, 1;
L_0x5c6421215360 .part RS_0x77a0a40a2138, 3, 1;
L_0x5c64212155c0 .part v0x5c64212118d0_0, 3, 1;
L_0x5c6421215690 .part L_0x5c6421218550, 3, 1;
L_0x5c64212159c0 .part RS_0x77a0a40a2078, 4, 1;
L_0x5c6421215a60 .part RS_0x77a0a40a2138, 4, 1;
L_0x5c6421215bd0 .part v0x5c64212118d0_0, 4, 1;
L_0x5c6421215ca0 .part L_0x5c6421218550, 4, 1;
L_0x5c6421215f50 .part RS_0x77a0a40a2078, 5, 1;
L_0x5c6421215ff0 .part RS_0x77a0a40a2138, 5, 1;
L_0x5c6421216180 .part v0x5c64212118d0_0, 5, 1;
L_0x5c6421216250 .part L_0x5c6421218550, 5, 1;
L_0x5c6421216610 .part RS_0x77a0a40a2078, 6, 1;
L_0x5c64212166b0 .part RS_0x77a0a40a2138, 6, 1;
L_0x5c6421216860 .part v0x5c64212118d0_0, 6, 1;
L_0x5c6421216930 .part L_0x5c6421218550, 6, 1;
L_0x5c6421216d10 .part RS_0x77a0a40a2078, 7, 1;
L_0x5c6421216db0 .part RS_0x77a0a40a2138, 7, 1;
L_0x5c6421216f80 .part v0x5c64212118d0_0, 7, 1;
LS_0x5c6421217160_0_0 .concat8 [ 1 1 1 1], L_0x5c6421213ff0, L_0x5c6421214520, L_0x5c6421214b20, L_0x5c64212150f0;
LS_0x5c6421217160_0_4 .concat8 [ 1 1 1 1], L_0x5c64212157f0, L_0x5c6421215b30, L_0x5c64212163f0, L_0x5c6421216af0;
L_0x5c6421217160 .concat8 [ 4 4 0 0], LS_0x5c6421217160_0_0, LS_0x5c6421217160_0_4;
L_0x5c6421217610 .part L_0x5c6421218550, 7, 1;
LS_0x5c6421217810_0_0 .concat [ 1 1 1 1], v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0;
LS_0x5c6421217810_0_4 .concat [ 1 1 1 1], v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0;
L_0x5c6421217810 .concat [ 4 4 0 0], LS_0x5c6421217810_0_0, LS_0x5c6421217810_0_4;
LS_0x5c6421217d00_0_0 .concat [ 1 1 1 1], v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0;
LS_0x5c6421217d00_0_4 .concat [ 1 1 1 1], v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0, v0x5c64212125b0_0;
L_0x5c6421217d00 .concat [ 4 4 0 0], LS_0x5c6421217d00_0_0, LS_0x5c6421217d00_0_4;
LS_0x5c6421218550_0_0 .concat [ 1 1 1 1], L_0x5c6421214090, L_0x5c6421214620, L_0x5c6421214bf0, L_0x5c64212151f0;
LS_0x5c6421218550_0_4 .concat [ 1 1 1 1], L_0x5c64212158f0, L_0x5c6421215e80, L_0x5c64212164f0, L_0x5c6421216bf0;
LS_0x5c6421218550_0_8 .concat [ 1 0 0 0], o0x77a0a40a3e48;
L_0x5c6421218550 .concat [ 4 4 1 0], LS_0x5c6421218550_0_0, LS_0x5c6421218550_0_4, LS_0x5c6421218550_0_8;
S_0x5c64211da460 .scope generate, "label[0]" "label[0]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c64211cf350 .param/l "i" 1 4 32, +C4<00>;
v0x5c642120a730_0 .net *"_ivl_4", 0 0, L_0x5c64212143f0;  1 drivers
E_0x5c6421209c10 .event anyedge, L_0x5c64212143f0;
S_0x5c64211dded0 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c64211da460;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c6421209e50_0 .net "C", 0 0, L_0x5c6421214090;  1 drivers
v0x5c6421209f30_0 .net "Cin", 0 0, L_0x5c64212142f0;  1 drivers
v0x5c6421209ff0_0 .var "Cinreg", 0 0;
v0x5c642120a0c0_0 .net "Sum", 0 0, L_0x5c6421213ff0;  1 drivers
v0x5c642120a180_0 .net "X", 0 0, L_0x5c6421214180;  1 drivers
v0x5c642120a290_0 .var "Xreg", 0 0;
v0x5c642120a350_0 .net "Y", 0 0, L_0x5c6421214220;  1 drivers
v0x5c642120a410_0 .var "Yreg", 0 0;
v0x5c642120a4d0_0 .var "buff", 1 0;
v0x5c642120a5b0_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c6421209dc0 .event anyedge, v0x5c6421209650_0, v0x5c6421209f30_0, v0x5c642120a350_0, v0x5c642120a180_0;
L_0x5c6421213ff0 .part v0x5c642120a4d0_0, 0, 1;
L_0x5c6421214090 .part v0x5c642120a4d0_0, 1, 1;
S_0x5c64211e1940 .scope generate, "label[1]" "label[1]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c642120a870 .param/l "i" 1 4 32, +C4<01>;
v0x5c642120b4c0_0 .net *"_ivl_4", 0 0, L_0x5c64212149e0;  1 drivers
E_0x5c6421209ce0 .event anyedge, L_0x5c64212149e0;
S_0x5c64211e53b0 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c64211e1940;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c642120ab30_0 .net "C", 0 0, L_0x5c6421214620;  1 drivers
v0x5c642120ac10_0 .net "Cin", 0 0, L_0x5c64212148f0;  1 drivers
v0x5c642120acd0_0 .var "Cinreg", 0 0;
v0x5c642120ada0_0 .net "Sum", 0 0, L_0x5c6421214520;  1 drivers
v0x5c642120ae60_0 .net "X", 0 0, L_0x5c6421214740;  1 drivers
v0x5c642120af70_0 .var "Xreg", 0 0;
v0x5c642120b030_0 .net "Y", 0 0, L_0x5c64212147e0;  1 drivers
v0x5c642120b0f0_0 .var "Yreg", 0 0;
v0x5c642120b1b0_0 .var "buff", 1 0;
v0x5c642120b320_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c642120aaa0 .event anyedge, v0x5c6421209650_0, v0x5c642120ac10_0, v0x5c642120b030_0, v0x5c642120ae60_0;
L_0x5c6421214520 .part v0x5c642120b1b0_0, 0, 1;
L_0x5c6421214620 .part v0x5c642120b1b0_0, 1, 1;
S_0x5c64211e8e20 .scope generate, "label[2]" "label[2]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c642120b630 .param/l "i" 1 4 32, +C4<010>;
v0x5c642120c3e0_0 .net *"_ivl_4", 0 0, L_0x5c6421214fb0;  1 drivers
E_0x5c642120a9c0 .event anyedge, L_0x5c6421214fb0;
S_0x5c642120b710 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c64211e8e20;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c642120ba80_0 .net "C", 0 0, L_0x5c6421214bf0;  1 drivers
v0x5c642120bb60_0 .net "Cin", 0 0, L_0x5c6421214ee0;  1 drivers
v0x5c642120bc20_0 .var "Cinreg", 0 0;
v0x5c642120bcc0_0 .net "Sum", 0 0, L_0x5c6421214b20;  1 drivers
v0x5c642120bd80_0 .net "X", 0 0, L_0x5c6421214d10;  1 drivers
v0x5c642120be90_0 .var "Xreg", 0 0;
v0x5c642120bf50_0 .net "Y", 0 0, L_0x5c6421214db0;  1 drivers
v0x5c642120c010_0 .var "Yreg", 0 0;
v0x5c642120c0d0_0 .var "buff", 1 0;
v0x5c642120c240_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c642120b9f0 .event anyedge, v0x5c6421209650_0, v0x5c642120bb60_0, v0x5c642120bf50_0, v0x5c642120bd80_0;
L_0x5c6421214b20 .part v0x5c642120c0d0_0, 0, 1;
L_0x5c6421214bf0 .part v0x5c642120c0d0_0, 1, 1;
S_0x5c642120c4e0 .scope generate, "label[3]" "label[3]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c642120c690 .param/l "i" 1 4 32, +C4<011>;
v0x5c642120d4f0_0 .net *"_ivl_4", 0 0, L_0x5c6421215690;  1 drivers
E_0x5c642120b910 .event anyedge, L_0x5c6421215690;
S_0x5c642120c790 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c642120c4e0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c642120cb00_0 .net "C", 0 0, L_0x5c64212151f0;  1 drivers
v0x5c642120cbe0_0 .net "Cin", 0 0, L_0x5c64212155c0;  1 drivers
v0x5c642120cca0_0 .var "Cinreg", 0 0;
v0x5c642120cd40_0 .net "Sum", 0 0, L_0x5c64212150f0;  1 drivers
v0x5c642120ce00_0 .net "X", 0 0, L_0x5c64212152c0;  1 drivers
v0x5c642120cf10_0 .var "Xreg", 0 0;
v0x5c642120cfd0_0 .net "Y", 0 0, L_0x5c6421215360;  1 drivers
v0x5c642120d090_0 .var "Yreg", 0 0;
v0x5c642120d150_0 .var "buff", 1 0;
v0x5c642120d2c0_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c642120ca70 .event anyedge, v0x5c6421209650_0, v0x5c642120cbe0_0, v0x5c642120cfd0_0, v0x5c642120ce00_0;
L_0x5c64212150f0 .part v0x5c642120d150_0, 0, 1;
L_0x5c64212151f0 .part v0x5c642120d150_0, 1, 1;
S_0x5c642120d5f0 .scope generate, "label[4]" "label[4]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c642120d7a0 .param/l "i" 1 4 32, +C4<0100>;
v0x5c642120e570_0 .net *"_ivl_4", 0 0, L_0x5c6421215ca0;  1 drivers
E_0x5c642120c990 .event anyedge, L_0x5c6421215ca0;
S_0x5c642120d8a0 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c642120d5f0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c642120dc10_0 .net "C", 0 0, L_0x5c64212158f0;  1 drivers
v0x5c642120dcf0_0 .net "Cin", 0 0, L_0x5c6421215bd0;  1 drivers
v0x5c642120ddb0_0 .var "Cinreg", 0 0;
v0x5c642120de50_0 .net "Sum", 0 0, L_0x5c64212157f0;  1 drivers
v0x5c642120df10_0 .net "X", 0 0, L_0x5c64212159c0;  1 drivers
v0x5c642120e020_0 .var "Xreg", 0 0;
v0x5c642120e0e0_0 .net "Y", 0 0, L_0x5c6421215a60;  1 drivers
v0x5c642120e1a0_0 .var "Yreg", 0 0;
v0x5c642120e260_0 .var "buff", 1 0;
v0x5c642120e3d0_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c642120db80 .event anyedge, v0x5c6421209650_0, v0x5c642120dcf0_0, v0x5c642120e0e0_0, v0x5c642120df10_0;
L_0x5c64212157f0 .part v0x5c642120e260_0, 0, 1;
L_0x5c64212158f0 .part v0x5c642120e260_0, 1, 1;
S_0x5c642120e670 .scope generate, "label[5]" "label[5]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c642120e820 .param/l "i" 1 4 32, +C4<0101>;
v0x5c642120f5f0_0 .net *"_ivl_4", 0 0, L_0x5c6421216250;  1 drivers
E_0x5c642120daa0 .event anyedge, L_0x5c6421216250;
S_0x5c642120e920 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c642120e670;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c642120ec90_0 .net "C", 0 0, L_0x5c6421215e80;  1 drivers
v0x5c642120ed70_0 .net "Cin", 0 0, L_0x5c6421216180;  1 drivers
v0x5c642120ee30_0 .var "Cinreg", 0 0;
v0x5c642120eed0_0 .net "Sum", 0 0, L_0x5c6421215b30;  1 drivers
v0x5c642120ef90_0 .net "X", 0 0, L_0x5c6421215f50;  1 drivers
v0x5c642120f0a0_0 .var "Xreg", 0 0;
v0x5c642120f160_0 .net "Y", 0 0, L_0x5c6421215ff0;  1 drivers
v0x5c642120f220_0 .var "Yreg", 0 0;
v0x5c642120f2e0_0 .var "buff", 1 0;
v0x5c642120f450_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c642120ec00 .event anyedge, v0x5c6421209650_0, v0x5c642120ed70_0, v0x5c642120f160_0, v0x5c642120ef90_0;
L_0x5c6421215b30 .part v0x5c642120f2e0_0, 0, 1;
L_0x5c6421215e80 .part v0x5c642120f2e0_0, 1, 1;
S_0x5c642120f6f0 .scope generate, "label[6]" "label[6]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c642120f8a0 .param/l "i" 1 4 32, +C4<0110>;
v0x5c6421210670_0 .net *"_ivl_4", 0 0, L_0x5c6421216930;  1 drivers
E_0x5c642120eb20 .event anyedge, L_0x5c6421216930;
S_0x5c642120f9a0 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c642120f6f0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c642120fd10_0 .net "C", 0 0, L_0x5c64212164f0;  1 drivers
v0x5c642120fdf0_0 .net "Cin", 0 0, L_0x5c6421216860;  1 drivers
v0x5c642120feb0_0 .var "Cinreg", 0 0;
v0x5c642120ff50_0 .net "Sum", 0 0, L_0x5c64212163f0;  1 drivers
v0x5c6421210010_0 .net "X", 0 0, L_0x5c6421216610;  1 drivers
v0x5c6421210120_0 .var "Xreg", 0 0;
v0x5c64212101e0_0 .net "Y", 0 0, L_0x5c64212166b0;  1 drivers
v0x5c64212102a0_0 .var "Yreg", 0 0;
v0x5c6421210360_0 .var "buff", 1 0;
v0x5c64212104d0_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c642120fc80 .event anyedge, v0x5c6421209650_0, v0x5c642120fdf0_0, v0x5c64212101e0_0, v0x5c6421210010_0;
L_0x5c64212163f0 .part v0x5c6421210360_0, 0, 1;
L_0x5c64212164f0 .part v0x5c6421210360_0, 1, 1;
S_0x5c6421210770 .scope generate, "label[7]" "label[7]" 4 32, 4 32 0, S_0x5c64211d69f0;
 .timescale -10 -12;
P_0x5c6421210920 .param/l "i" 1 4 32, +C4<0111>;
v0x5c64212116f0_0 .net *"_ivl_4", 0 0, L_0x5c6421217610;  1 drivers
E_0x5c642120fba0 .event anyedge, L_0x5c6421217610;
S_0x5c6421210a20 .scope module, "fx" "fulladder_1" 4 33, 5 3 0, S_0x5c6421210770;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Sum";
    .port_info 5 /INPUT 1 "clk1";
v0x5c6421210d90_0 .net "C", 0 0, L_0x5c6421216bf0;  1 drivers
v0x5c6421210e70_0 .net "Cin", 0 0, L_0x5c6421216f80;  1 drivers
v0x5c6421210f30_0 .var "Cinreg", 0 0;
v0x5c6421210fd0_0 .net "Sum", 0 0, L_0x5c6421216af0;  1 drivers
v0x5c6421211090_0 .net "X", 0 0, L_0x5c6421216d10;  1 drivers
v0x5c64212111a0_0 .var "Xreg", 0 0;
v0x5c6421211260_0 .net "Y", 0 0, L_0x5c6421216db0;  1 drivers
v0x5c6421211320_0 .var "Yreg", 0 0;
v0x5c64212113e0_0 .var "buff", 1 0;
v0x5c6421211550_0 .net "clk1", 0 0, o0x77a0a40a2288;  alias, 0 drivers
E_0x5c6421210d00 .event anyedge, v0x5c6421209650_0, v0x5c6421210e70_0, v0x5c6421211260_0, v0x5c6421211090_0;
L_0x5c6421216af0 .part v0x5c64212113e0_0, 0, 1;
L_0x5c6421216bf0 .part v0x5c64212113e0_0, 1, 1;
    .scope S_0x5c64211d2f80;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c64211e1c80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c64211d32c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c64211da7a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c6421209110_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c64212091f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212097f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5c64211d2f80;
T_1 ;
    %wait E_0x5c64211a54b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c64212097f0_0, 0, 1;
    %load/vec4 v0x5c64211e56f0_0;
    %store/vec4 v0x5c64211e1c80_0, 0, 8;
    %load/vec4 v0x5c64211d6d30_0;
    %store/vec4 v0x5c64211d32c0_0, 0, 8;
    %load/vec4 v0x5c64211e1c80_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64211da7a0_0, 4, 1;
    %load/vec4 v0x5c64211d32c0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c6421209110_0, 4, 1;
    %load/vec4 v0x5c64211e1c80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212091f0_0, 4, 1;
    %load/vec4 v0x5c64211d32c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212091f0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c6421209710_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5c6421209710_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x5c64211e1c80_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c64212091f0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/getv/s 4, v0x5c6421209710_0;
    %store/vec4 v0x5c64211da7a0_0, 4, 1;
    %load/vec4 v0x5c64211d32c0_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c64212091f0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/getv/s 4, v0x5c6421209710_0;
    %store/vec4 v0x5c6421209110_0, 4, 1;
    %load/vec4 v0x5c6421209710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c6421209710_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212091f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212091f0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c6421209710_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5c6421209710_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5c64211da7a0_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c64211da7a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0x5c64212091f0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/getv/s 4, v0x5c6421209710_0;
    %store/vec4 v0x5c64211da7a0_0, 4, 1;
    %load/vec4 v0x5c6421209110_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c6421209110_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0x5c64212091f0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/getv/s 4, v0x5c6421209710_0;
    %store/vec4 v0x5c6421209110_0, 4, 1;
    %load/vec4 v0x5c64211da7a0_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c64211da7a0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5c64212091f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5c64211da7a0_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c64211da7a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212091f0_0, 4, 1;
    %load/vec4 v0x5c6421209110_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c6421209110_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5c64212091f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5c6421209110_0;
    %load/vec4 v0x5c6421209710_0;
    %part/s 1;
    %load/vec4 v0x5c6421209110_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212091f0_0, 4, 1;
    %load/vec4 v0x5c6421209710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c6421209710_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c64211d2f80;
T_2 ;
    %wait E_0x5c64211a4fc0;
    %delay 3567587328, 232;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212097f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c64211dded0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c642120a4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120a290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120a410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c6421209ff0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5c64211dded0;
T_4 ;
    %wait E_0x5c6421209dc0;
    %load/vec4 v0x5c642120a180_0;
    %store/vec4 v0x5c642120a290_0, 0, 1;
    %load/vec4 v0x5c642120a350_0;
    %store/vec4 v0x5c642120a410_0, 0, 1;
    %load/vec4 v0x5c6421209f30_0;
    %store/vec4 v0x5c6421209ff0_0, 0, 1;
    %load/vec4 v0x5c642120a290_0;
    %load/vec4 v0x5c642120a410_0;
    %xor;
    %load/vec4 v0x5c6421209ff0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120a4d0_0, 4, 1;
    %load/vec4 v0x5c642120a290_0;
    %load/vec4 v0x5c642120a410_0;
    %and;
    %load/vec4 v0x5c6421209ff0_0;
    %load/vec4 v0x5c642120a290_0;
    %load/vec4 v0x5c642120a410_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120a4d0_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c64211da460;
T_5 ;
    %wait E_0x5c6421209c10;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5c64211e53b0;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c642120b1b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120acd0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5c64211e53b0;
T_7 ;
    %wait E_0x5c642120aaa0;
    %load/vec4 v0x5c642120ae60_0;
    %store/vec4 v0x5c642120af70_0, 0, 1;
    %load/vec4 v0x5c642120b030_0;
    %store/vec4 v0x5c642120b0f0_0, 0, 1;
    %load/vec4 v0x5c642120ac10_0;
    %store/vec4 v0x5c642120acd0_0, 0, 1;
    %load/vec4 v0x5c642120af70_0;
    %load/vec4 v0x5c642120b0f0_0;
    %xor;
    %load/vec4 v0x5c642120acd0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120b1b0_0, 4, 1;
    %load/vec4 v0x5c642120af70_0;
    %load/vec4 v0x5c642120b0f0_0;
    %and;
    %load/vec4 v0x5c642120acd0_0;
    %load/vec4 v0x5c642120af70_0;
    %load/vec4 v0x5c642120b0f0_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120b1b0_0, 4, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c64211e1940;
T_8 ;
    %wait E_0x5c6421209ce0;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5c642120b710;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c642120c0d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120be90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120c010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120bc20_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5c642120b710;
T_10 ;
    %wait E_0x5c642120b9f0;
    %load/vec4 v0x5c642120bd80_0;
    %store/vec4 v0x5c642120be90_0, 0, 1;
    %load/vec4 v0x5c642120bf50_0;
    %store/vec4 v0x5c642120c010_0, 0, 1;
    %load/vec4 v0x5c642120bb60_0;
    %store/vec4 v0x5c642120bc20_0, 0, 1;
    %load/vec4 v0x5c642120be90_0;
    %load/vec4 v0x5c642120c010_0;
    %xor;
    %load/vec4 v0x5c642120bc20_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120c0d0_0, 4, 1;
    %load/vec4 v0x5c642120be90_0;
    %load/vec4 v0x5c642120c010_0;
    %and;
    %load/vec4 v0x5c642120bc20_0;
    %load/vec4 v0x5c642120be90_0;
    %load/vec4 v0x5c642120c010_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120c0d0_0, 4, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5c64211e8e20;
T_11 ;
    %wait E_0x5c642120a9c0;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5c642120c790;
T_12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c642120d150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120cca0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5c642120c790;
T_13 ;
    %wait E_0x5c642120ca70;
    %load/vec4 v0x5c642120ce00_0;
    %store/vec4 v0x5c642120cf10_0, 0, 1;
    %load/vec4 v0x5c642120cfd0_0;
    %store/vec4 v0x5c642120d090_0, 0, 1;
    %load/vec4 v0x5c642120cbe0_0;
    %store/vec4 v0x5c642120cca0_0, 0, 1;
    %load/vec4 v0x5c642120cf10_0;
    %load/vec4 v0x5c642120d090_0;
    %xor;
    %load/vec4 v0x5c642120cca0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120d150_0, 4, 1;
    %load/vec4 v0x5c642120cf10_0;
    %load/vec4 v0x5c642120d090_0;
    %and;
    %load/vec4 v0x5c642120cca0_0;
    %load/vec4 v0x5c642120cf10_0;
    %load/vec4 v0x5c642120d090_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120d150_0, 4, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5c642120c4e0;
T_14 ;
    %wait E_0x5c642120b910;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5c642120d8a0;
T_15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c642120e260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120ddb0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5c642120d8a0;
T_16 ;
    %wait E_0x5c642120db80;
    %load/vec4 v0x5c642120df10_0;
    %store/vec4 v0x5c642120e020_0, 0, 1;
    %load/vec4 v0x5c642120e0e0_0;
    %store/vec4 v0x5c642120e1a0_0, 0, 1;
    %load/vec4 v0x5c642120dcf0_0;
    %store/vec4 v0x5c642120ddb0_0, 0, 1;
    %load/vec4 v0x5c642120e020_0;
    %load/vec4 v0x5c642120e1a0_0;
    %xor;
    %load/vec4 v0x5c642120ddb0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120e260_0, 4, 1;
    %load/vec4 v0x5c642120e020_0;
    %load/vec4 v0x5c642120e1a0_0;
    %and;
    %load/vec4 v0x5c642120ddb0_0;
    %load/vec4 v0x5c642120e020_0;
    %load/vec4 v0x5c642120e1a0_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120e260_0, 4, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5c642120d5f0;
T_17 ;
    %wait E_0x5c642120c990;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5c642120e920;
T_18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c642120f2e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120f0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120f220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120ee30_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5c642120e920;
T_19 ;
    %wait E_0x5c642120ec00;
    %load/vec4 v0x5c642120ef90_0;
    %store/vec4 v0x5c642120f0a0_0, 0, 1;
    %load/vec4 v0x5c642120f160_0;
    %store/vec4 v0x5c642120f220_0, 0, 1;
    %load/vec4 v0x5c642120ed70_0;
    %store/vec4 v0x5c642120ee30_0, 0, 1;
    %load/vec4 v0x5c642120f0a0_0;
    %load/vec4 v0x5c642120f220_0;
    %xor;
    %load/vec4 v0x5c642120ee30_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120f2e0_0, 4, 1;
    %load/vec4 v0x5c642120f0a0_0;
    %load/vec4 v0x5c642120f220_0;
    %and;
    %load/vec4 v0x5c642120ee30_0;
    %load/vec4 v0x5c642120f0a0_0;
    %load/vec4 v0x5c642120f220_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c642120f2e0_0, 4, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5c642120e670;
T_20 ;
    %wait E_0x5c642120daa0;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5c642120f9a0;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c6421210360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c6421210120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212102a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c642120feb0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5c642120f9a0;
T_22 ;
    %wait E_0x5c642120fc80;
    %load/vec4 v0x5c6421210010_0;
    %store/vec4 v0x5c6421210120_0, 0, 1;
    %load/vec4 v0x5c64212101e0_0;
    %store/vec4 v0x5c64212102a0_0, 0, 1;
    %load/vec4 v0x5c642120fdf0_0;
    %store/vec4 v0x5c642120feb0_0, 0, 1;
    %load/vec4 v0x5c6421210120_0;
    %load/vec4 v0x5c64212102a0_0;
    %xor;
    %load/vec4 v0x5c642120feb0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c6421210360_0, 4, 1;
    %load/vec4 v0x5c6421210120_0;
    %load/vec4 v0x5c64212102a0_0;
    %and;
    %load/vec4 v0x5c642120feb0_0;
    %load/vec4 v0x5c6421210120_0;
    %load/vec4 v0x5c64212102a0_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c6421210360_0, 4, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5c642120f6f0;
T_23 ;
    %wait E_0x5c642120eb20;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5c6421210a20;
T_24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c64212113e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212111a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c6421211320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c6421210f30_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5c6421210a20;
T_25 ;
    %wait E_0x5c6421210d00;
    %load/vec4 v0x5c6421211090_0;
    %store/vec4 v0x5c64212111a0_0, 0, 1;
    %load/vec4 v0x5c6421211260_0;
    %store/vec4 v0x5c6421211320_0, 0, 1;
    %load/vec4 v0x5c6421210e70_0;
    %store/vec4 v0x5c6421210f30_0, 0, 1;
    %load/vec4 v0x5c64212111a0_0;
    %load/vec4 v0x5c6421211320_0;
    %xor;
    %load/vec4 v0x5c6421210f30_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212113e0_0, 4, 1;
    %load/vec4 v0x5c64212111a0_0;
    %load/vec4 v0x5c6421211320_0;
    %and;
    %load/vec4 v0x5c6421210f30_0;
    %load/vec4 v0x5c64212111a0_0;
    %load/vec4 v0x5c6421211320_0;
    %xor;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212113e0_0, 4, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5c6421210770;
T_26 ;
    %wait E_0x5c642120fba0;
    %load/vec4 v0x5c6421211b10_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5c64211d69f0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c64212124d0_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x5c64211d69f0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c6421211f50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c64212120d0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5c64212118d0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212125b0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5c64211d69f0;
T_29 ;
    %wait E_0x5c64211f1550;
    %load/vec4 v0x5c6421211e90_0;
    %store/vec4 v0x5c6421211f50_0, 0, 8;
    %load/vec4 v0x5c6421212010_0;
    %store/vec4 v0x5c64212120d0_0, 0, 8;
    %load/vec4 v0x5c64212117f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c64212118d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c64212125b0_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5c64211d69f0;
T_30 ;
    %wait E_0x5c64211f0d20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c64212125b0_0, 0, 1;
    %load/vec4 v0x5c6421211e90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5c6421212010_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0x5c64212118d0_0;
    %parti/s 1, 8, 5;
    %xor;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c6421211cd0_0, 4, 1;
    %load/vec4 v0x5c6421211e90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5c6421212010_0;
    %parti/s 1, 7, 4;
    %or;
    %inv;
    %load/vec4 v0x5c64212118d0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5c6421211e90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5c6421212010_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5c64212118d0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x5c64212118d0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5c64212118d0_0;
    %parti/s 1, 7, 4;
    %and;
    %inv;
    %and;
    %or;
    %store/vec4 v0x5c6421211a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c64212124d0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x5c64212124d0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_30.1, 5;
    %load/vec4 v0x5c6421211db0_0;
    %load/vec4 v0x5c64212124d0_0;
    %part/s 1;
    %load/vec4 v0x5c6421211a50_0;
    %inv;
    %and;
    %ix/getv/s 4, v0x5c64212124d0_0;
    %store/vec4 v0x5c6421211cd0_0, 4, 1;
    %load/vec4 v0x5c64212124d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c64212124d0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5c64211d69f0;
T_31 ;
    %wait E_0x5c64211a4fc0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212125b0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5c6421195600;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c6421212830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c6421212ab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212131d0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x5c6421195600;
T_33 ;
    %wait E_0x5c64211a4120;
    %delay 100, 0;
    %load/vec4 v0x5c6421212730_0;
    %store/vec4 v0x5c6421212830_0, 0, 8;
    %load/vec4 v0x5c64212129f0_0;
    %store/vec4 v0x5c6421212ab0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c64212131d0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5c6421195600;
T_34 ;
    %wait E_0x5c64211a4fc0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c64212131d0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/home/liang-tong/learn/lang/verilog/adder/signadder/signadder.v";
    "/home/liang-tong/learn/lang/verilog/adder/signadder/complement2code.v";
    "/home/liang-tong/learn/lang/verilog/adder/signadder/signripplefulladder_x.v";
    "/home/liang-tong/learn/lang/verilog/adder/unsignadder/adderf1.v";
