read_verilog -sv <<EOT
module bug;
    reg [6:0] reg_bug;
    reg clk = 1;
    
    always_ff @(negedge clk)
        reg_bug <= 7'b0011111;
    
    initial begin
        #1 clk = 0;  // negedge trigger
        #1 $display("reg_bug=%b expected=0011111 %s", 
                   reg_bug, reg_bug == 7'b0011111 ? "PASS" : "FAIL");
    end
endmodule
EOT

# Skip optimization passes to preserve the negedge logic
hierarchy -top bug
proc
write_cxxrtl bug_no_opt.cc
