<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='654' ll='659' type='uint64_t llvm::DoubleToBits(double Double)'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='651'>/// This function takes a double and returns the bit equivalent 64-bit integer.
/// Note that copying doubles around changes the bits of NaNs on some hosts,
/// notably x86, so this routine cannot be used if these bits are needed.</doc>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='1800' u='c' c='_ZN4llvm5APInt12doubleToBitsEd'/>
<use f='llvm/llvm/include/llvm/Support/EndianStream.h' l='40' u='c' c='_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='860' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='862' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='864' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='866' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='868' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='870' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='872' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='874' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='506' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='508' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='510' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='512' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='514' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='516' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='518' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='520' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='522' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='670' u='c' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='179' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='182' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='185' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='188' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='191' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='194' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='197' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='200' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1473' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1474' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1475' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1476' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1477' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1478' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1479' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1480' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1481' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/unittests/Support/MathExtrasTest.cpp' l='247' u='c' c='_ZN12_GLOBAL__N_126MathExtras_DoubleBits_Test8TestBodyEv'/>
