// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="write_mode_pcie_helper_app,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.106000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1264,HLS_SYN_LUT=2337}" *)

module write_mode_pcie_helper_app (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        app_buf_addrs_chan_V_dout,
        app_buf_addrs_chan_V_empty_n,
        app_buf_addrs_chan_V_read,
        app_commit_write_buf_V_dout,
        app_commit_write_buf_V_empty_n,
        app_commit_write_buf_V_read,
        device_pcie_read_req_V_num_din,
        device_pcie_read_req_V_num_full_n,
        device_pcie_read_req_V_num_write,
        device_pcie_read_req_V_addr_din,
        device_pcie_read_req_V_addr_full_n,
        device_pcie_read_req_V_addr_write,
        device_pcie_read_resp_V_last_dout,
        device_pcie_read_resp_V_last_empty_n,
        device_pcie_read_resp_V_last_read,
        device_pcie_read_resp_V_data_V_dout,
        device_pcie_read_resp_V_data_V_empty_n,
        device_pcie_read_resp_V_data_V_read,
        buffered_device_pcie_read_req_context_V_len_din,
        buffered_device_pcie_read_req_context_V_len_full_n,
        buffered_device_pcie_read_req_context_V_len_write,
        buffered_device_pcie_read_req_context_V_last_din,
        buffered_device_pcie_read_req_context_V_last_full_n,
        buffered_device_pcie_read_req_context_V_last_write,
        buffered_device_pcie_read_req_context_V_metadata_addr_din,
        buffered_device_pcie_read_req_context_V_metadata_addr_full_n,
        buffered_device_pcie_read_req_context_V_metadata_addr_write,
        buffered_device_pcie_read_resp_V_last_din,
        buffered_device_pcie_read_resp_V_last_full_n,
        buffered_device_pcie_read_resp_V_last_write,
        buffered_device_pcie_read_resp_V_data_V_din,
        buffered_device_pcie_read_resp_V_data_V_full_n,
        buffered_device_pcie_read_resp_V_data_V_write,
        release_buffered_device_pcie_read_resp_V_dout,
        release_buffered_device_pcie_read_resp_V_empty_n,
        release_buffered_device_pcie_read_resp_V_read,
        reset_pcie_helper_app_V_dout,
        reset_pcie_helper_app_V_empty_n,
        reset_pcie_helper_app_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] app_buf_addrs_chan_V_dout;
input   app_buf_addrs_chan_V_empty_n;
output   app_buf_addrs_chan_V_read;
input  [31:0] app_commit_write_buf_V_dout;
input   app_commit_write_buf_V_empty_n;
output   app_commit_write_buf_V_read;
output  [7:0] device_pcie_read_req_V_num_din;
input   device_pcie_read_req_V_num_full_n;
output   device_pcie_read_req_V_num_write;
output  [63:0] device_pcie_read_req_V_addr_din;
input   device_pcie_read_req_V_addr_full_n;
output   device_pcie_read_req_V_addr_write;
input   device_pcie_read_resp_V_last_dout;
input   device_pcie_read_resp_V_last_empty_n;
output   device_pcie_read_resp_V_last_read;
input  [511:0] device_pcie_read_resp_V_data_V_dout;
input   device_pcie_read_resp_V_data_V_empty_n;
output   device_pcie_read_resp_V_data_V_read;
output  [15:0] buffered_device_pcie_read_req_context_V_len_din;
input   buffered_device_pcie_read_req_context_V_len_full_n;
output   buffered_device_pcie_read_req_context_V_len_write;
output   buffered_device_pcie_read_req_context_V_last_din;
input   buffered_device_pcie_read_req_context_V_last_full_n;
output   buffered_device_pcie_read_req_context_V_last_write;
output  [63:0] buffered_device_pcie_read_req_context_V_metadata_addr_din;
input   buffered_device_pcie_read_req_context_V_metadata_addr_full_n;
output   buffered_device_pcie_read_req_context_V_metadata_addr_write;
output   buffered_device_pcie_read_resp_V_last_din;
input   buffered_device_pcie_read_resp_V_last_full_n;
output   buffered_device_pcie_read_resp_V_last_write;
output  [511:0] buffered_device_pcie_read_resp_V_data_V_din;
input   buffered_device_pcie_read_resp_V_data_V_full_n;
output   buffered_device_pcie_read_resp_V_data_V_write;
input   release_buffered_device_pcie_read_resp_V_dout;
input   release_buffered_device_pcie_read_resp_V_empty_n;
output   release_buffered_device_pcie_read_resp_V_read;
input   reset_pcie_helper_app_V_dout;
input   reset_pcie_helper_app_V_empty_n;
output   reset_pcie_helper_app_V_read;

reg ap_idle;
reg app_buf_addrs_chan_V_read;
reg app_commit_write_buf_V_read;
reg[15:0] buffered_device_pcie_read_req_context_V_len_din;
reg buffered_device_pcie_read_req_context_V_last_din;
reg[63:0] buffered_device_pcie_read_req_context_V_metadata_addr_din;
reg release_buffered_device_pcie_read_resp_V_read;
reg reset_pcie_helper_app_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    buffered_device_pcie_read_req_context_V_len_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_326;
reg   [0:0] empty_n_6_reg_1396;
reg   [0:0] tmp_7_reg_1401;
reg   [0:0] tmp_9_reg_1405;
reg   [0:0] has_commit_write_len_reg_314;
reg   [0:0] icmp_reg_1419;
reg   [0:0] full_n_reg_1423;
reg   [0:0] tmp_11_reg_1438;
reg    buffered_device_pcie_read_req_context_V_last_blk_n;
reg    buffered_device_pcie_read_req_context_V_metadata_addr_blk_n;
reg    buffered_device_pcie_read_resp_V_last_blk_n;
reg   [0:0] empty_n_5_reg_1471;
reg    buffered_device_pcie_read_resp_V_data_V_blk_n;
reg   [9:0] p_3_reg_242;
reg   [31:0] i_op_assign_reg_254;
reg   [31:0] state_reg_266;
reg   [0:0] is_addr_high_part_reg_278;
reg   [7:0] app_buf_addrs_store_idx_reg_290;
reg   [7:0] app_buf_idx_reg_302;
wire   [0:0] empty_n_6_fu_677_p1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    buffered_device_pcie_read_req_context_V_len1_status;
reg    ap_predicate_op184_write_state3;
reg    ap_predicate_op187_write_state3;
wire    buffered_device_pcie_read_resp_V_last1_status;
reg    ap_predicate_op202_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_reset_phi_fu_330_p4;
wire   [0:0] tmp_7_fu_681_p2;
wire   [0:0] tmp_9_fu_687_p2;
reg   [0:0] empty_n_7_reg_1409;
reg   [0:0] ap_phi_mux_has_commit_write_len_phi_fu_318_p4;
reg   [31:0] tmp_15_reg_1414;
wire   [0:0] icmp_fu_716_p2;
wire   [0:0] full_n_nbwrite_fu_184_p5;
wire   [9:0] available_buf_space_V_fu_725_p2;
reg   [9:0] available_buf_space_V_reg_1427;
wire   [39:0] tmp_4_fu_741_p10;
reg   [39:0] tmp_4_reg_1433;
wire   [0:0] tmp_11_fu_773_p2;
wire   [2:0] app_buf_idx_1_fu_779_p2;
reg   [2:0] app_buf_idx_1_reg_1442;
wire   [0:0] empty_n_fu_817_p1;
reg   [0:0] empty_n_reg_1447;
wire   [0:0] is_addr_high_part_1_fu_1132_p2;
reg   [0:0] is_addr_high_part_1_reg_1451;
wire   [0:0] state_2_fu_1138_p2;
reg   [0:0] state_2_reg_1456;
wire   [7:0] app_buf_addrs_store_idx_1_fu_1144_p3;
reg   [7:0] app_buf_addrs_store_idx_1_reg_1461;
reg   [0:0] release_buffered_device_pcie_read_resp_V_read_reg_1466_0;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] tmp_last_reg_1475;
reg   [511:0] tmp_data_V_reg_1480;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] ap_phi_mux_p_3_phi_fu_246_p4;
reg   [9:0] ap_phi_mux_p_052_6_phi_fu_547_p4;
reg   [31:0] ap_phi_mux_i_op_assign_phi_fu_258_p4;
reg   [31:0] ap_phi_mux_p_079_4_phi_fu_559_p4;
reg   [31:0] ap_phi_mux_state_phi_fu_270_p4;
reg   [31:0] ap_phi_mux_state_5_phi_fu_572_p4;
reg   [0:0] ap_phi_mux_is_addr_high_part_phi_fu_282_p4;
reg   [0:0] ap_phi_mux_is_addr_high_part_3_phi_fu_585_p4;
reg   [7:0] ap_phi_mux_app_buf_addrs_store_idx_phi_fu_294_p4;
reg   [7:0] ap_phi_mux_app_buf_addrs_store_idx_4_phi_fu_598_p4;
reg   [7:0] ap_phi_mux_app_buf_idx_phi_fu_306_p4;
reg   [7:0] ap_phi_mux_app_buf_idx_7_phi_fu_611_p4;
reg   [0:0] ap_phi_mux_has_commit_write_len_7_phi_fu_624_p4;
reg   [0:0] ap_phi_mux_reset_3_phi_fu_637_p4;
reg   [9:0] ap_phi_mux_p_052_5_phi_fu_341_p16;
reg   [9:0] ap_phi_reg_pp0_iter1_p_052_5_reg_338;
wire   [9:0] ap_phi_reg_pp0_iter0_p_052_5_reg_338;
reg   [31:0] ap_phi_mux_p_079_3_phi_fu_368_p16;
reg   [31:0] ap_phi_reg_pp0_iter1_p_079_3_reg_365;
wire   [31:0] ap_phi_reg_pp0_iter0_p_079_3_reg_365;
reg   [31:0] ap_phi_mux_state_4_phi_fu_396_p16;
wire   [31:0] state_2_cast_fu_1267_p1;
reg   [31:0] ap_phi_reg_pp0_iter1_state_4_reg_393;
wire   [31:0] ap_phi_reg_pp0_iter0_state_4_reg_393;
reg   [0:0] ap_phi_mux_is_addr_high_part_2_phi_fu_424_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_is_addr_high_part_2_reg_421;
wire   [0:0] ap_phi_reg_pp0_iter0_is_addr_high_part_2_reg_421;
reg   [7:0] ap_phi_mux_app_buf_addrs_store_idx_3_phi_fu_452_p16;
reg   [7:0] ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_3_reg_449;
wire   [7:0] ap_phi_reg_pp0_iter0_app_buf_addrs_store_idx_3_reg_449;
reg   [7:0] ap_phi_mux_app_buf_idx_6_phi_fu_480_p16;
reg   [7:0] ap_phi_reg_pp0_iter1_app_buf_idx_6_reg_477;
wire   [7:0] app_buf_idx_1_cast_fu_1263_p1;
wire   [7:0] ap_phi_reg_pp0_iter0_app_buf_idx_6_reg_477;
reg   [0:0] ap_phi_mux_has_commit_write_len_6_phi_fu_508_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_has_commit_write_len_6_reg_505;
wire   [0:0] ap_phi_reg_pp0_iter0_has_commit_write_len_6_reg_505;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_533;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_533;
wire   [9:0] ap_phi_reg_pp0_iter1_p_052_6_reg_543;
wire   [9:0] available_buf_space_V_1_fu_1278_p2;
wire   [31:0] ap_phi_reg_pp0_iter1_p_079_4_reg_555;
wire   [31:0] ap_phi_reg_pp0_iter1_state_5_reg_568;
wire   [0:0] ap_phi_reg_pp0_iter1_is_addr_high_part_3_reg_581;
wire   [7:0] ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_4_reg_594;
wire   [7:0] ap_phi_reg_pp0_iter1_app_buf_idx_7_reg_607;
wire   [0:0] ap_phi_reg_pp0_iter1_has_commit_write_len_7_reg_620;
wire   [0:0] p_reset_1_fu_1306_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_3_reg_633;
reg    device_pcie_read_req_V_num1_update;
reg    ap_block_pp0_stage0_01001;
reg    device_pcie_read_resp_V_last0_update;
wire   [0:0] grp_nbread_fu_207_p3_0;
reg    buffered_device_pcie_read_req_context_V_len1_update;
wire   [15:0] tmp_len_1_fu_1244_p1;
wire   [63:0] context_metadata_addr_fu_1258_p1;
reg    buffered_device_pcie_read_resp_V_last1_update;
reg   [63:0] addr_fu_128;
wire   [63:0] addr_1_fu_1152_p3;
reg   [39:0] app_buf_addrs_7_V_3_fu_132;
wire   [39:0] read_req_addr_V_2_27_fu_1116_p3;
reg   [39:0] app_buf_addrs_7_V_4_fu_136;
wire   [39:0] app_buf_addrs_7_V_22_fu_1108_p3;
reg   [39:0] app_buf_addrs_7_V_5_fu_140;
wire   [39:0] app_buf_addrs_7_V_21_fu_1092_p3;
reg   [39:0] app_buf_addrs_7_V_2_fu_144;
wire   [39:0] app_buf_addrs_7_V_20_fu_1068_p3;
reg   [39:0] app_buf_addrs_7_V_1_fu_148;
wire   [39:0] app_buf_addrs_7_V_19_fu_1052_p3;
reg   [39:0] app_buf_addrs_7_V_fu_152;
wire   [39:0] app_buf_addrs_7_V_18_fu_1028_p3;
reg   [39:0] app_buf_addrs_7_V_6_fu_156;
wire   [39:0] app_buf_addrs_7_V_17_fu_1004_p3;
reg   [39:0] app_buf_addrs_7_V_7_fu_160;
wire   [39:0] app_buf_addrs_7_V_9_fu_972_p3;
reg   [39:0] read_req_addr_V_fu_164;
wire   [39:0] read_req_addr_V_3_fu_785_p10;
wire   [39:0] read_req_addr_V_1_fu_731_p2;
wire   [39:0] p_095_2_fu_1124_p3;
reg   [31:0] reset_cnt_fu_168;
wire   [31:0] p_s_fu_1313_p3;
wire   [3:0] tmp_3_fu_706_p4;
wire   [2:0] tmp_8_fu_737_p1;
wire   [39:0] tmp_10_fu_763_p1;
wire   [39:0] cur_app_buf_upper_addr_V_fu_767_p2;
wire   [2:0] read_req_addr_V_3_fu_785_p9;
wire   [31:0] tmp_fu_832_p1;
wire   [7:0] tmp_1_fu_850_p1;
wire   [2:0] tmp_2_fu_862_p1;
wire   [0:0] sel_tmp6_fu_902_p2;
wire   [39:0] app_buf_addrs_7_V_23_fu_854_p3;
wire   [7:0] app_buf_addrs_store_idx_2_fu_844_p2;
wire   [0:0] tmp_s_fu_916_p2;
wire   [39:0] app_buf_addrs_7_V_24_fu_908_p3;
wire   [0:0] sel_tmp5_fu_896_p2;
wire   [0:0] sel_tmp4_fu_890_p2;
wire   [0:0] sel_tmp3_fu_884_p2;
wire   [0:0] sel_tmp2_fu_878_p2;
wire   [0:0] sel_tmp1_fu_872_p2;
wire   [0:0] sel_tmp_fu_866_p2;
wire   [0:0] or_cond_fu_930_p2;
wire   [0:0] or_cond1_fu_936_p2;
wire   [0:0] or_cond2_fu_942_p2;
wire   [0:0] or_cond3_fu_948_p2;
wire   [0:0] or_cond4_fu_954_p2;
wire   [0:0] or_cond5_fu_960_p2;
wire   [0:0] or_cond6_fu_966_p2;
wire   [39:0] newSel_fu_980_p3;
wire   [39:0] newSel1_fu_988_p3;
wire   [39:0] newSel2_fu_996_p3;
wire   [39:0] newSel4_fu_1012_p3;
wire   [39:0] newSel5_fu_1020_p3;
wire   [39:0] newSel7_fu_1036_p3;
wire   [39:0] newSel8_fu_1044_p3;
wire   [39:0] newSel3_fu_1060_p3;
wire   [39:0] newSel6_fu_1076_p3;
wire   [39:0] newSel9_fu_1084_p3;
wire   [39:0] newSel10_fu_1100_p3;
wire   [39:0] read_req_addr_V_2_fu_922_p3;
wire   [63:0] addr_2_fu_828_p1;
wire   [63:0] addr_3_fu_836_p3;
wire   [11:0] context_len_fu_1222_p1;
wire   [0:0] tmp_12_fu_1230_p2;
wire   [12:0] context_len_cast_fu_1226_p1;
wire   [12:0] tmp_len_fu_1236_p3;
wire   [40:0] lhs_V_cast_fu_1249_p1;
wire   [40:0] r_V_fu_1252_p2;
wire   [9:0] tmp_13_fu_1274_p1;
wire   [31:0] reset_cnt_1_fu_1288_p2;
wire   [0:0] tmp_6_fu_1294_p2;
wire   [0:0] not_s_fu_1300_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_87;
reg    ap_condition_339;
reg    ap_condition_260;
reg    ap_condition_477;
reg    ap_condition_959;
reg    ap_condition_962;
reg    ap_condition_261;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

write_mode_pcie_helper_app_mux_83_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
write_mode_pcie_helper_app_mux_83_40_1_1_U1(
    .din0(app_buf_addrs_7_V_3_fu_132),
    .din1(app_buf_addrs_7_V_4_fu_136),
    .din2(app_buf_addrs_7_V_5_fu_140),
    .din3(app_buf_addrs_7_V_2_fu_144),
    .din4(app_buf_addrs_7_V_1_fu_148),
    .din5(app_buf_addrs_7_V_fu_152),
    .din6(app_buf_addrs_7_V_6_fu_156),
    .din7(app_buf_addrs_7_V_7_fu_160),
    .din8(tmp_8_fu_737_p1),
    .dout(tmp_4_fu_741_p10)
);

write_mode_pcie_helper_app_mux_83_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
write_mode_pcie_helper_app_mux_83_40_1_1_U2(
    .din0(app_buf_addrs_7_V_3_fu_132),
    .din1(app_buf_addrs_7_V_4_fu_136),
    .din2(app_buf_addrs_7_V_5_fu_140),
    .din3(app_buf_addrs_7_V_2_fu_144),
    .din4(app_buf_addrs_7_V_1_fu_148),
    .din5(app_buf_addrs_7_V_fu_152),
    .din6(app_buf_addrs_7_V_6_fu_156),
    .din7(app_buf_addrs_7_V_7_fu_160),
    .din8(read_req_addr_V_3_fu_785_p9),
    .dout(read_req_addr_V_3_fu_785_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_3_reg_449 <= ap_phi_mux_app_buf_addrs_store_idx_phi_fu_294_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_3_reg_449 <= ap_phi_reg_pp0_iter0_app_buf_addrs_store_idx_3_reg_449;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_app_buf_idx_6_reg_477 <= ap_phi_mux_app_buf_idx_phi_fu_306_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_app_buf_idx_6_reg_477 <= ap_phi_reg_pp0_iter0_app_buf_idx_6_reg_477;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_has_commit_write_len_6_reg_505 <= ap_phi_mux_has_commit_write_len_phi_fu_318_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_commit_write_len_6_reg_505 <= ap_phi_reg_pp0_iter0_has_commit_write_len_6_reg_505;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_is_addr_high_part_2_reg_421 <= ap_phi_mux_is_addr_high_part_phi_fu_282_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_is_addr_high_part_2_reg_421 <= ap_phi_reg_pp0_iter0_is_addr_high_part_2_reg_421;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_p_052_5_reg_338 <= ap_phi_mux_p_3_phi_fu_246_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_052_5_reg_338 <= ap_phi_reg_pp0_iter0_p_052_5_reg_338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_p_079_3_reg_365 <= ap_phi_mux_i_op_assign_phi_fu_258_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_079_3_reg_365 <= ap_phi_reg_pp0_iter0_p_079_3_reg_365;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if (((empty_n_6_fu_677_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_533 <= reset_pcie_helper_app_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_533 <= ap_phi_mux_reset_phi_fu_330_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_533 <= ap_phi_reg_pp0_iter0_reset_1_reg_533;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((1'b1 == ap_condition_339)) begin
            ap_phi_reg_pp0_iter1_state_4_reg_393 <= ap_phi_mux_state_phi_fu_270_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_state_4_reg_393 <= ap_phi_reg_pp0_iter0_state_4_reg_393;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_addrs_store_idx_reg_290 <= ap_phi_mux_app_buf_addrs_store_idx_4_phi_fu_598_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        app_buf_addrs_store_idx_reg_290 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_idx_reg_302 <= ap_phi_mux_app_buf_idx_7_phi_fu_611_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        app_buf_idx_reg_302 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        has_commit_write_len_reg_314 <= ap_phi_mux_has_commit_write_len_7_phi_fu_624_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_commit_write_len_reg_314 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_op_assign_reg_254 <= ap_phi_mux_p_079_4_phi_fu_559_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_op_assign_reg_254 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        is_addr_high_part_reg_278 <= ap_phi_mux_is_addr_high_part_3_phi_fu_585_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        is_addr_high_part_reg_278 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_3_reg_242 <= ap_phi_mux_p_052_6_phi_fu_547_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_3_reg_242 <= 10'd512;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_261)) begin
        if (((empty_n_fu_817_p1 == 1'd1) & (tmp_7_fu_681_p2 == 1'd1))) begin
            read_req_addr_V_fu_164 <= p_095_2_fu_1124_p3;
        end else if ((1'b1 == ap_condition_962)) begin
            read_req_addr_V_fu_164 <= read_req_addr_V_1_fu_731_p2;
        end else if ((1'b1 == ap_condition_959)) begin
            read_req_addr_V_fu_164 <= read_req_addr_V_3_fu_785_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1)))) begin
        reset_cnt_fu_168 <= p_s_fu_1313_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_168 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_326 <= ap_phi_mux_reset_3_phi_fu_637_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_326 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_reg_266 <= ap_phi_mux_state_5_phi_fu_572_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_reg_266 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_817_p1 == 1'd1) & (tmp_7_fu_681_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        addr_fu_128 <= addr_1_fu_1152_p3;
        app_buf_addrs_7_V_1_fu_148 <= app_buf_addrs_7_V_19_fu_1052_p3;
        app_buf_addrs_7_V_2_fu_144 <= app_buf_addrs_7_V_20_fu_1068_p3;
        app_buf_addrs_7_V_3_fu_132 <= read_req_addr_V_2_27_fu_1116_p3;
        app_buf_addrs_7_V_4_fu_136 <= app_buf_addrs_7_V_22_fu_1108_p3;
        app_buf_addrs_7_V_5_fu_140 <= app_buf_addrs_7_V_21_fu_1092_p3;
        app_buf_addrs_7_V_6_fu_156 <= app_buf_addrs_7_V_17_fu_1004_p3;
        app_buf_addrs_7_V_7_fu_160 <= app_buf_addrs_7_V_9_fu_972_p3;
        app_buf_addrs_7_V_fu_152 <= app_buf_addrs_7_V_18_fu_1028_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_817_p1 == 1'd1) & (tmp_7_fu_681_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_addrs_store_idx_1_reg_1461 <= app_buf_addrs_store_idx_1_fu_1144_p3;
        is_addr_high_part_1_reg_1451 <= is_addr_high_part_1_fu_1132_p2;
        state_2_reg_1456 <= state_2_fu_1138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((full_n_nbwrite_fu_184_p5 == 1'd1) & (ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd1) & (tmp_9_fu_687_p2 == 1'd1) & (tmp_11_fu_773_p2 == 1'd0) & (icmp_fu_716_p2 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_idx_1_reg_1442 <= app_buf_idx_1_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((full_n_nbwrite_fu_184_p5 == 1'd1) & (ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd1) & (tmp_9_fu_687_p2 == 1'd1) & (icmp_fu_716_p2 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        available_buf_space_V_reg_1427 <= available_buf_space_V_fu_725_p2;
        tmp_11_reg_1438 <= tmp_11_fu_773_p2;
        tmp_4_reg_1433 <= tmp_4_fu_741_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_5_reg_1471 <= grp_nbread_fu_207_p3_0;
        tmp_7_reg_1401 <= tmp_7_fu_681_p2;
        tmp_data_V_reg_1480 <= device_pcie_read_resp_V_data_V_dout;
        tmp_last_reg_1475 <= device_pcie_read_resp_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_6_reg_1396 <= reset_pcie_helper_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_fu_687_p2 == 1'd1) & (ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_7_reg_1409 <= app_commit_write_buf_V_empty_n;
        tmp_15_reg_1414 <= app_commit_write_buf_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_681_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_reg_1447 <= app_buf_addrs_chan_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd1) & (tmp_9_fu_687_p2 == 1'd1) & (icmp_fu_716_p2 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        full_n_reg_1423 <= full_n_nbwrite_fu_184_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd1) & (tmp_9_fu_687_p2 == 1'd1) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_reg_1419 <= icmp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        release_buffered_device_pcie_read_resp_V_read_reg_1466_0 <= release_buffered_device_pcie_read_resp_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_9_reg_1405 <= tmp_9_fu_687_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (has_commit_write_len_reg_314 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_reg_1419 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (full_n_reg_1423 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (empty_n_reg_1447 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_app_buf_addrs_store_idx_3_phi_fu_452_p16 = app_buf_addrs_store_idx_reg_290;
    end else if (((empty_n_reg_1447 == 1'd1) & (tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_app_buf_addrs_store_idx_3_phi_fu_452_p16 = app_buf_addrs_store_idx_1_reg_1461;
    end else begin
        ap_phi_mux_app_buf_addrs_store_idx_3_phi_fu_452_p16 = ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_3_reg_449;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_app_buf_addrs_store_idx_4_phi_fu_598_p4 = ap_phi_mux_app_buf_addrs_store_idx_3_phi_fu_452_p16;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_app_buf_addrs_store_idx_4_phi_fu_598_p4 = 8'd0;
        end else begin
            ap_phi_mux_app_buf_addrs_store_idx_4_phi_fu_598_p4 = ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_4_reg_594;
        end
    end else begin
        ap_phi_mux_app_buf_addrs_store_idx_4_phi_fu_598_p4 = ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_4_reg_594;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_app_buf_addrs_store_idx_phi_fu_294_p4 = ap_phi_mux_app_buf_addrs_store_idx_4_phi_fu_598_p4;
    end else begin
        ap_phi_mux_app_buf_addrs_store_idx_phi_fu_294_p4 = app_buf_addrs_store_idx_reg_290;
    end
end

always @ (*) begin
    if (((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_app_buf_idx_6_phi_fu_480_p16 = app_buf_idx_1_cast_fu_1263_p1;
    end else if ((((tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (has_commit_write_len_reg_314 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_reg_1419 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (full_n_reg_1423 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (empty_n_reg_1447 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_reg_1447 == 1'd1) & (tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_app_buf_idx_6_phi_fu_480_p16 = app_buf_idx_reg_302;
    end else begin
        ap_phi_mux_app_buf_idx_6_phi_fu_480_p16 = ap_phi_reg_pp0_iter1_app_buf_idx_6_reg_477;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_app_buf_idx_7_phi_fu_611_p4 = ap_phi_mux_app_buf_idx_6_phi_fu_480_p16;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_app_buf_idx_7_phi_fu_611_p4 = 8'd0;
        end else begin
            ap_phi_mux_app_buf_idx_7_phi_fu_611_p4 = ap_phi_reg_pp0_iter1_app_buf_idx_7_reg_607;
        end
    end else begin
        ap_phi_mux_app_buf_idx_7_phi_fu_611_p4 = ap_phi_reg_pp0_iter1_app_buf_idx_7_reg_607;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_app_buf_idx_phi_fu_306_p4 = ap_phi_mux_app_buf_idx_7_phi_fu_611_p4;
    end else begin
        ap_phi_mux_app_buf_idx_phi_fu_306_p4 = app_buf_idx_reg_302;
    end
end

always @ (*) begin
    if (((tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (has_commit_write_len_reg_314 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_commit_write_len_6_phi_fu_508_p16 = empty_n_7_reg_1409;
    end else if (((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_commit_write_len_6_phi_fu_508_p16 = 1'd0;
    end else if ((((icmp_reg_1419 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (full_n_reg_1423 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_has_commit_write_len_6_phi_fu_508_p16 = 1'd1;
    end else if ((((tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (empty_n_reg_1447 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_reg_1447 == 1'd1) & (tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_has_commit_write_len_6_phi_fu_508_p16 = has_commit_write_len_reg_314;
    end else begin
        ap_phi_mux_has_commit_write_len_6_phi_fu_508_p16 = ap_phi_reg_pp0_iter1_has_commit_write_len_6_reg_505;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_has_commit_write_len_7_phi_fu_624_p4 = ap_phi_mux_has_commit_write_len_6_phi_fu_508_p16;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_has_commit_write_len_7_phi_fu_624_p4 = 1'd0;
        end else begin
            ap_phi_mux_has_commit_write_len_7_phi_fu_624_p4 = ap_phi_reg_pp0_iter1_has_commit_write_len_7_reg_620;
        end
    end else begin
        ap_phi_mux_has_commit_write_len_7_phi_fu_624_p4 = ap_phi_reg_pp0_iter1_has_commit_write_len_7_reg_620;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_commit_write_len_phi_fu_318_p4 = ap_phi_mux_has_commit_write_len_7_phi_fu_624_p4;
    end else begin
        ap_phi_mux_has_commit_write_len_phi_fu_318_p4 = has_commit_write_len_reg_314;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_op_assign_phi_fu_258_p4 = ap_phi_mux_p_079_4_phi_fu_559_p4;
    end else begin
        ap_phi_mux_i_op_assign_phi_fu_258_p4 = i_op_assign_reg_254;
    end
end

always @ (*) begin
    if ((((tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (has_commit_write_len_reg_314 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_reg_1419 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (full_n_reg_1423 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (empty_n_reg_1447 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_is_addr_high_part_2_phi_fu_424_p16 = is_addr_high_part_reg_278;
    end else if (((empty_n_reg_1447 == 1'd1) & (tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_is_addr_high_part_2_phi_fu_424_p16 = is_addr_high_part_1_reg_1451;
    end else begin
        ap_phi_mux_is_addr_high_part_2_phi_fu_424_p16 = ap_phi_reg_pp0_iter1_is_addr_high_part_2_reg_421;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_is_addr_high_part_3_phi_fu_585_p4 = ap_phi_mux_is_addr_high_part_2_phi_fu_424_p16;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_is_addr_high_part_3_phi_fu_585_p4 = 1'd1;
        end else begin
            ap_phi_mux_is_addr_high_part_3_phi_fu_585_p4 = ap_phi_reg_pp0_iter1_is_addr_high_part_3_reg_581;
        end
    end else begin
        ap_phi_mux_is_addr_high_part_3_phi_fu_585_p4 = ap_phi_reg_pp0_iter1_is_addr_high_part_3_reg_581;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_is_addr_high_part_phi_fu_282_p4 = ap_phi_mux_is_addr_high_part_3_phi_fu_585_p4;
    end else begin
        ap_phi_mux_is_addr_high_part_phi_fu_282_p4 = is_addr_high_part_reg_278;
    end
end

always @ (*) begin
    if ((((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_p_052_5_phi_fu_341_p16 = available_buf_space_V_reg_1427;
    end else if ((((tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (has_commit_write_len_reg_314 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_reg_1419 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (full_n_reg_1423 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (empty_n_reg_1447 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_reg_1447 == 1'd1) & (tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_p_052_5_phi_fu_341_p16 = p_3_reg_242;
    end else begin
        ap_phi_mux_p_052_5_phi_fu_341_p16 = ap_phi_reg_pp0_iter1_p_052_5_reg_338;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_p_052_6_phi_fu_547_p4 = available_buf_space_V_1_fu_1278_p2;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_p_052_6_phi_fu_547_p4 = 10'd512;
        end else begin
            ap_phi_mux_p_052_6_phi_fu_547_p4 = ap_phi_reg_pp0_iter1_p_052_6_reg_543;
        end
    end else begin
        ap_phi_mux_p_052_6_phi_fu_547_p4 = ap_phi_reg_pp0_iter1_p_052_6_reg_543;
    end
end

always @ (*) begin
    if (((tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (has_commit_write_len_reg_314 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_079_3_phi_fu_368_p16 = tmp_15_reg_1414;
    end else if ((((icmp_reg_1419 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (full_n_reg_1423 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (empty_n_reg_1447 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_reg_1447 == 1'd1) & (tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_p_079_3_phi_fu_368_p16 = i_op_assign_reg_254;
    end else begin
        ap_phi_mux_p_079_3_phi_fu_368_p16 = ap_phi_reg_pp0_iter1_p_079_3_reg_365;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_p_079_4_phi_fu_559_p4 = ap_phi_mux_p_079_3_phi_fu_368_p16;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_p_079_4_phi_fu_559_p4 = 32'd0;
        end else begin
            ap_phi_mux_p_079_4_phi_fu_559_p4 = ap_phi_reg_pp0_iter1_p_079_4_reg_555;
        end
    end else begin
        ap_phi_mux_p_079_4_phi_fu_559_p4 = ap_phi_reg_pp0_iter1_p_079_4_reg_555;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_3_phi_fu_246_p4 = ap_phi_mux_p_052_6_phi_fu_547_p4;
    end else begin
        ap_phi_mux_p_3_phi_fu_246_p4 = p_3_reg_242;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_reset_3_phi_fu_637_p4 = 1'd0;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_reset_3_phi_fu_637_p4 = p_reset_1_fu_1306_p2;
        end else begin
            ap_phi_mux_reset_3_phi_fu_637_p4 = ap_phi_reg_pp0_iter1_reset_3_reg_633;
        end
    end else begin
        ap_phi_mux_reset_3_phi_fu_637_p4 = ap_phi_reg_pp0_iter1_reset_3_reg_633;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_330_p4 = ap_phi_mux_reset_3_phi_fu_637_p4;
    end else begin
        ap_phi_mux_reset_phi_fu_330_p4 = reset_reg_326;
    end
end

always @ (*) begin
    if ((((tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (has_commit_write_len_reg_314 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_reg_1419 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (full_n_reg_1423 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_state_4_phi_fu_396_p16 = 32'd1;
    end else if (((tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (empty_n_reg_1447 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_4_phi_fu_396_p16 = 32'd0;
    end else if (((empty_n_reg_1447 == 1'd1) & (tmp_7_reg_1401 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_4_phi_fu_396_p16 = state_2_cast_fu_1267_p1;
    end else begin
        ap_phi_mux_state_4_phi_fu_396_p16 = ap_phi_reg_pp0_iter1_state_4_reg_393;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((empty_n_6_reg_1396 == 1'd0) & (reset_reg_326 == 1'd0))) begin
            ap_phi_mux_state_5_phi_fu_572_p4 = ap_phi_mux_state_4_phi_fu_396_p16;
        end else if (((empty_n_6_reg_1396 == 1'd1) | (reset_reg_326 == 1'd1))) begin
            ap_phi_mux_state_5_phi_fu_572_p4 = 32'd0;
        end else begin
            ap_phi_mux_state_5_phi_fu_572_p4 = ap_phi_reg_pp0_iter1_state_5_reg_568;
        end
    end else begin
        ap_phi_mux_state_5_phi_fu_572_p4 = ap_phi_reg_pp0_iter1_state_5_reg_568;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_phi_fu_270_p4 = ap_phi_mux_state_5_phi_fu_572_p4;
    end else begin
        ap_phi_mux_state_phi_fu_270_p4 = state_reg_266;
    end
end

always @ (*) begin
    if (((app_buf_addrs_chan_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd1) | (empty_n_6_fu_677_p1 == 1'd1))) | ((tmp_7_fu_681_p2 == 1'd1) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (app_buf_addrs_chan_V_empty_n == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_buf_addrs_chan_V_read = 1'b1;
    end else begin
        app_buf_addrs_chan_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((app_commit_write_buf_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd1) | (empty_n_6_fu_677_p1 == 1'd1))) | ((tmp_9_fu_687_p2 == 1'd1) & (ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (app_commit_write_buf_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_commit_write_buf_V_read = 1'b1;
    end else begin
        app_commit_write_buf_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffered_device_pcie_read_req_context_V_last_blk_n = buffered_device_pcie_read_req_context_V_last_full_n;
    end else begin
        buffered_device_pcie_read_req_context_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_477)) begin
        if ((ap_predicate_op187_write_state3 == 1'b1)) begin
            buffered_device_pcie_read_req_context_V_last_din = 1'd0;
        end else if ((ap_predicate_op184_write_state3 == 1'b1)) begin
            buffered_device_pcie_read_req_context_V_last_din = 1'd1;
        end else begin
            buffered_device_pcie_read_req_context_V_last_din = 'bx;
        end
    end else begin
        buffered_device_pcie_read_req_context_V_last_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op187_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op184_write_state3 == 1'b1)))) begin
        buffered_device_pcie_read_req_context_V_len1_update = 1'b1;
    end else begin
        buffered_device_pcie_read_req_context_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffered_device_pcie_read_req_context_V_len_blk_n = buffered_device_pcie_read_req_context_V_len_full_n;
    end else begin
        buffered_device_pcie_read_req_context_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_477)) begin
        if ((ap_predicate_op187_write_state3 == 1'b1)) begin
            buffered_device_pcie_read_req_context_V_len_din = 16'd4096;
        end else if ((ap_predicate_op184_write_state3 == 1'b1)) begin
            buffered_device_pcie_read_req_context_V_len_din = tmp_len_1_fu_1244_p1;
        end else begin
            buffered_device_pcie_read_req_context_V_len_din = 'bx;
        end
    end else begin
        buffered_device_pcie_read_req_context_V_len_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffered_device_pcie_read_req_context_V_metadata_addr_blk_n = buffered_device_pcie_read_req_context_V_metadata_addr_full_n;
    end else begin
        buffered_device_pcie_read_req_context_V_metadata_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_477)) begin
        if ((ap_predicate_op187_write_state3 == 1'b1)) begin
            buffered_device_pcie_read_req_context_V_metadata_addr_din = 64'd0;
        end else if ((ap_predicate_op184_write_state3 == 1'b1)) begin
            buffered_device_pcie_read_req_context_V_metadata_addr_din = context_metadata_addr_fu_1258_p1;
        end else begin
            buffered_device_pcie_read_req_context_V_metadata_addr_din = 'bx;
        end
    end else begin
        buffered_device_pcie_read_req_context_V_metadata_addr_din = 'bx;
    end
end

always @ (*) begin
    if (((empty_n_5_reg_1471 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buffered_device_pcie_read_resp_V_data_V_blk_n = buffered_device_pcie_read_resp_V_data_V_full_n;
    end else begin
        buffered_device_pcie_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op202_write_state3 == 1'b1))) begin
        buffered_device_pcie_read_resp_V_last1_update = 1'b1;
    end else begin
        buffered_device_pcie_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_5_reg_1471 == 1'd1) & (empty_n_6_reg_1396 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buffered_device_pcie_read_resp_V_last_blk_n = buffered_device_pcie_read_resp_V_last_full_n;
    end else begin
        buffered_device_pcie_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd1) & (tmp_9_fu_687_p2 == 1'd1) & (icmp_fu_716_p2 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((device_pcie_read_req_V_num_full_n & device_pcie_read_req_V_addr_full_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        device_pcie_read_req_V_num1_update = 1'b1;
    end else begin
        device_pcie_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((device_pcie_read_resp_V_last_empty_n & device_pcie_read_resp_V_data_V_empty_n) == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd1) | (empty_n_6_fu_677_p1 == 1'd1))) | ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        device_pcie_read_resp_V_last0_update = 1'b1;
    end else begin
        device_pcie_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((release_buffered_device_pcie_read_resp_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd1) | (empty_n_6_fu_677_p1 == 1'd1))) | ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (release_buffered_device_pcie_read_resp_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        release_buffered_device_pcie_read_resp_V_read = 1'b1;
    end else begin
        release_buffered_device_pcie_read_resp_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_pcie_helper_app_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_pcie_helper_app_V_read = 1'b1;
    end else begin
        reset_pcie_helper_app_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addr_1_fu_1152_p3 = ((ap_phi_mux_is_addr_high_part_phi_fu_282_p4[0:0] === 1'b1) ? addr_2_fu_828_p1 : addr_3_fu_836_p3);

assign addr_2_fu_828_p1 = app_buf_addrs_chan_V_dout;

assign addr_3_fu_836_p3 = {{tmp_fu_832_p1}, {app_buf_addrs_chan_V_dout}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((buffered_device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op202_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op187_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op184_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((buffered_device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op202_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op187_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op184_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((buffered_device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op202_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op187_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op184_write_state3 == 1'b1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((buffered_device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op202_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op187_write_state3 == 1'b1)) | ((buffered_device_pcie_read_req_context_V_len1_status == 1'b0) & (ap_predicate_op184_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_260 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_261 = ((ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_339 = ((tmp_9_fu_687_p2 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_330_p4 == 1'd0) & (empty_n_6_fu_677_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_477 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_87 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_959 = ((full_n_nbwrite_fu_184_p5 == 1'd1) & (ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd1) & (tmp_9_fu_687_p2 == 1'd1) & (tmp_11_fu_773_p2 == 1'd0) & (icmp_fu_716_p2 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_962 = ((tmp_11_fu_773_p2 == 1'd1) & (full_n_nbwrite_fu_184_p5 == 1'd1) & (ap_phi_mux_has_commit_write_len_phi_fu_318_p4 == 1'd1) & (tmp_9_fu_687_p2 == 1'd1) & (icmp_fu_716_p2 == 1'd0) & (tmp_7_fu_681_p2 == 1'd0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_app_buf_addrs_store_idx_3_reg_449 = 'bx;

assign ap_phi_reg_pp0_iter0_app_buf_idx_6_reg_477 = 'bx;

assign ap_phi_reg_pp0_iter0_has_commit_write_len_6_reg_505 = 'bx;

assign ap_phi_reg_pp0_iter0_is_addr_high_part_2_reg_421 = 'bx;

assign ap_phi_reg_pp0_iter0_p_052_5_reg_338 = 'bx;

assign ap_phi_reg_pp0_iter0_p_079_3_reg_365 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_533 = 'bx;

assign ap_phi_reg_pp0_iter0_state_4_reg_393 = 'bx;

assign ap_phi_reg_pp0_iter1_app_buf_addrs_store_idx_4_reg_594 = 'bx;

assign ap_phi_reg_pp0_iter1_app_buf_idx_7_reg_607 = 'bx;

assign ap_phi_reg_pp0_iter1_has_commit_write_len_7_reg_620 = 'bx;

assign ap_phi_reg_pp0_iter1_is_addr_high_part_3_reg_581 = 'bx;

assign ap_phi_reg_pp0_iter1_p_052_6_reg_543 = 'bx;

assign ap_phi_reg_pp0_iter1_p_079_4_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_3_reg_633 = 'bx;

assign ap_phi_reg_pp0_iter1_state_5_reg_568 = 'bx;

always @ (*) begin
    ap_predicate_op184_write_state3 = ((full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (tmp_11_reg_1438 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op187_write_state3 = ((tmp_11_reg_1438 == 1'd1) & (full_n_reg_1423 == 1'd1) & (has_commit_write_len_reg_314 == 1'd1) & (tmp_9_reg_1405 == 1'd1) & (tmp_7_reg_1401 == 1'd0) & (empty_n_6_reg_1396 == 1'd0) & (icmp_reg_1419 == 1'd0) & (reset_reg_326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_write_state3 = ((empty_n_5_reg_1471 == 1'd1) & (empty_n_6_reg_1396 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_buf_addrs_7_V_17_fu_1004_p3 = ((or_cond6_fu_966_p2[0:0] === 1'b1) ? newSel2_fu_996_p3 : app_buf_addrs_7_V_6_fu_156);

assign app_buf_addrs_7_V_18_fu_1028_p3 = ((or_cond4_fu_954_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_fu_152 : newSel5_fu_1020_p3);

assign app_buf_addrs_7_V_19_fu_1052_p3 = ((or_cond4_fu_954_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_1_fu_148 : newSel8_fu_1044_p3);

assign app_buf_addrs_7_V_20_fu_1068_p3 = ((or_cond4_fu_954_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_2_fu_144 : newSel3_fu_1060_p3);

assign app_buf_addrs_7_V_21_fu_1092_p3 = ((or_cond4_fu_954_p2[0:0] === 1'b1) ? newSel9_fu_1084_p3 : app_buf_addrs_7_V_5_fu_140);

assign app_buf_addrs_7_V_22_fu_1108_p3 = ((or_cond_fu_930_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_4_fu_136 : newSel10_fu_1100_p3);

assign app_buf_addrs_7_V_23_fu_854_p3 = {{tmp_1_fu_850_p1}, {app_buf_addrs_chan_V_dout}};

assign app_buf_addrs_7_V_24_fu_908_p3 = ((sel_tmp6_fu_902_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_23_fu_854_p3 : app_buf_addrs_7_V_3_fu_132);

assign app_buf_addrs_7_V_9_fu_972_p3 = ((or_cond6_fu_966_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_7_fu_160 : app_buf_addrs_7_V_23_fu_854_p3);

assign app_buf_addrs_store_idx_1_fu_1144_p3 = ((ap_phi_mux_is_addr_high_part_phi_fu_282_p4[0:0] === 1'b1) ? ap_phi_mux_app_buf_addrs_store_idx_phi_fu_294_p4 : app_buf_addrs_store_idx_2_fu_844_p2);

assign app_buf_addrs_store_idx_2_fu_844_p2 = (8'd1 + ap_phi_mux_app_buf_addrs_store_idx_phi_fu_294_p4);

assign app_buf_idx_1_cast_fu_1263_p1 = app_buf_idx_1_reg_1442;

assign app_buf_idx_1_fu_779_p2 = (3'd1 + tmp_8_fu_737_p1);

assign available_buf_space_V_1_fu_1278_p2 = (ap_phi_mux_p_052_5_phi_fu_341_p16 + tmp_13_fu_1274_p1);

assign available_buf_space_V_fu_725_p2 = ($signed(10'd960) + $signed(ap_phi_mux_p_3_phi_fu_246_p4));

assign buffered_device_pcie_read_req_context_V_last_write = buffered_device_pcie_read_req_context_V_len1_update;

assign buffered_device_pcie_read_req_context_V_len1_status = (buffered_device_pcie_read_req_context_V_metadata_addr_full_n & buffered_device_pcie_read_req_context_V_len_full_n & buffered_device_pcie_read_req_context_V_last_full_n);

assign buffered_device_pcie_read_req_context_V_len_write = buffered_device_pcie_read_req_context_V_len1_update;

assign buffered_device_pcie_read_req_context_V_metadata_addr_write = buffered_device_pcie_read_req_context_V_len1_update;

assign buffered_device_pcie_read_resp_V_data_V_din = tmp_data_V_reg_1480;

assign buffered_device_pcie_read_resp_V_data_V_write = buffered_device_pcie_read_resp_V_last1_update;

assign buffered_device_pcie_read_resp_V_last1_status = (buffered_device_pcie_read_resp_V_last_full_n & buffered_device_pcie_read_resp_V_data_V_full_n);

assign buffered_device_pcie_read_resp_V_last_din = tmp_last_reg_1475;

assign buffered_device_pcie_read_resp_V_last_write = buffered_device_pcie_read_resp_V_last1_update;

assign context_len_cast_fu_1226_p1 = context_len_fu_1222_p1;

assign context_len_fu_1222_p1 = i_op_assign_reg_254[11:0];

assign context_metadata_addr_fu_1258_p1 = r_V_fu_1252_p2;

assign cur_app_buf_upper_addr_V_fu_767_p2 = (tmp_4_fu_741_p10 + tmp_10_fu_763_p1);

assign device_pcie_read_req_V_addr_din = read_req_addr_V_fu_164;

assign device_pcie_read_req_V_addr_write = device_pcie_read_req_V_num1_update;

assign device_pcie_read_req_V_num_din = 8'd64;

assign device_pcie_read_req_V_num_write = device_pcie_read_req_V_num1_update;

assign device_pcie_read_resp_V_data_V_read = device_pcie_read_resp_V_last0_update;

assign device_pcie_read_resp_V_last_read = device_pcie_read_resp_V_last0_update;

assign empty_n_6_fu_677_p1 = reset_pcie_helper_app_V_empty_n;

assign empty_n_fu_817_p1 = app_buf_addrs_chan_V_empty_n;

assign full_n_nbwrite_fu_184_p5 = (device_pcie_read_req_V_num_full_n & device_pcie_read_req_V_addr_full_n);

assign grp_nbread_fu_207_p3_0 = (device_pcie_read_resp_V_last_empty_n & device_pcie_read_resp_V_data_V_empty_n);

assign icmp_fu_716_p2 = ((tmp_3_fu_706_p4 == 4'd0) ? 1'b1 : 1'b0);

assign is_addr_high_part_1_fu_1132_p2 = (ap_phi_mux_is_addr_high_part_phi_fu_282_p4 ^ 1'd1);

assign lhs_V_cast_fu_1249_p1 = tmp_4_reg_1433;

assign newSel10_fu_1100_p3 = ((sel_tmp5_fu_896_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_23_fu_854_p3 : app_buf_addrs_7_V_4_fu_136);

assign newSel1_fu_988_p3 = ((or_cond2_fu_942_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_6_fu_156 : newSel_fu_980_p3);

assign newSel2_fu_996_p3 = ((or_cond4_fu_954_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_6_fu_156 : newSel1_fu_988_p3);

assign newSel3_fu_1060_p3 = ((sel_tmp3_fu_884_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_23_fu_854_p3 : app_buf_addrs_7_V_2_fu_144);

assign newSel4_fu_1012_p3 = ((sel_tmp1_fu_872_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_23_fu_854_p3 : app_buf_addrs_7_V_fu_152);

assign newSel5_fu_1020_p3 = ((or_cond2_fu_942_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_fu_152 : newSel4_fu_1012_p3);

assign newSel6_fu_1076_p3 = ((sel_tmp5_fu_896_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_5_fu_140 : app_buf_addrs_7_V_23_fu_854_p3);

assign newSel7_fu_1036_p3 = ((sel_tmp3_fu_884_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_1_fu_148 : app_buf_addrs_7_V_23_fu_854_p3);

assign newSel8_fu_1044_p3 = ((or_cond2_fu_942_p2[0:0] === 1'b1) ? newSel7_fu_1036_p3 : app_buf_addrs_7_V_1_fu_148);

assign newSel9_fu_1084_p3 = ((or_cond_fu_930_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_5_fu_140 : newSel6_fu_1076_p3);

assign newSel_fu_980_p3 = ((sel_tmp1_fu_872_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_6_fu_156 : app_buf_addrs_7_V_23_fu_854_p3);

assign not_s_fu_1300_p2 = (tmp_6_fu_1294_p2 ^ 1'd1);

assign or_cond1_fu_936_p2 = (sel_tmp5_fu_896_p2 | sel_tmp4_fu_890_p2);

assign or_cond2_fu_942_p2 = (sel_tmp3_fu_884_p2 | sel_tmp2_fu_878_p2);

assign or_cond3_fu_948_p2 = (sel_tmp_fu_866_p2 | sel_tmp1_fu_872_p2);

assign or_cond4_fu_954_p2 = (or_cond_fu_930_p2 | or_cond1_fu_936_p2);

assign or_cond5_fu_960_p2 = (or_cond3_fu_948_p2 | or_cond2_fu_942_p2);

assign or_cond6_fu_966_p2 = (or_cond5_fu_960_p2 | or_cond4_fu_954_p2);

assign or_cond_fu_930_p2 = (sel_tmp6_fu_902_p2 | ap_phi_mux_is_addr_high_part_phi_fu_282_p4);

assign p_095_2_fu_1124_p3 = ((ap_phi_mux_is_addr_high_part_phi_fu_282_p4[0:0] === 1'b1) ? read_req_addr_V_fu_164 : read_req_addr_V_2_fu_922_p3);

assign p_reset_1_fu_1306_p2 = (not_s_fu_1300_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_533);

assign p_s_fu_1313_p3 = ((tmp_6_fu_1294_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_1288_p2);

assign r_V_fu_1252_p2 = (41'd2097152 + lhs_V_cast_fu_1249_p1);

assign read_req_addr_V_1_fu_731_p2 = (40'd4096 + read_req_addr_V_fu_164);

assign read_req_addr_V_2_27_fu_1116_p3 = ((ap_phi_mux_is_addr_high_part_phi_fu_282_p4[0:0] === 1'b1) ? app_buf_addrs_7_V_3_fu_132 : app_buf_addrs_7_V_24_fu_908_p3);

assign read_req_addr_V_2_fu_922_p3 = ((tmp_s_fu_916_p2[0:0] === 1'b1) ? app_buf_addrs_7_V_24_fu_908_p3 : read_req_addr_V_fu_164);

assign read_req_addr_V_3_fu_785_p9 = (3'd1 + tmp_8_fu_737_p1);

assign reset_cnt_1_fu_1288_p2 = (reset_cnt_fu_168 + 32'd1);

assign sel_tmp1_fu_872_p2 = ((tmp_2_fu_862_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_878_p2 = ((tmp_2_fu_862_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_884_p2 = ((tmp_2_fu_862_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_890_p2 = ((tmp_2_fu_862_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_896_p2 = ((tmp_2_fu_862_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp6_fu_902_p2 = ((tmp_2_fu_862_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_866_p2 = ((tmp_2_fu_862_p1 == 3'd6) ? 1'b1 : 1'b0);

assign state_2_cast_fu_1267_p1 = state_2_reg_1456;

assign state_2_fu_1138_p2 = (tmp_s_fu_916_p2 & is_addr_high_part_1_fu_1132_p2);

assign tmp_10_fu_763_p1 = ap_phi_mux_i_op_assign_phi_fu_258_p4;

assign tmp_11_fu_773_p2 = ((read_req_addr_V_1_fu_731_p2 < cur_app_buf_upper_addr_V_fu_767_p2) ? 1'b1 : 1'b0);

assign tmp_12_fu_1230_p2 = ((context_len_fu_1222_p1 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_13_fu_1274_p1 = release_buffered_device_pcie_read_resp_V_read_reg_1466_0;

assign tmp_1_fu_850_p1 = addr_fu_128[7:0];

assign tmp_2_fu_862_p1 = ap_phi_mux_app_buf_addrs_store_idx_phi_fu_294_p4[2:0];

assign tmp_3_fu_706_p4 = {{ap_phi_mux_p_3_phi_fu_246_p4[9:6]}};

assign tmp_6_fu_1294_p2 = ((reset_cnt_1_fu_1288_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_7_fu_681_p2 = ((ap_phi_mux_state_phi_fu_270_p4 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_737_p1 = ap_phi_mux_app_buf_idx_phi_fu_306_p4[2:0];

assign tmp_9_fu_687_p2 = ((ap_phi_mux_state_phi_fu_270_p4 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_fu_832_p1 = addr_fu_128[31:0];

assign tmp_len_1_fu_1244_p1 = tmp_len_fu_1236_p3;

assign tmp_len_fu_1236_p3 = ((tmp_12_fu_1230_p2[0:0] === 1'b1) ? 13'd4096 : context_len_cast_fu_1226_p1);

assign tmp_s_fu_916_p2 = ((app_buf_addrs_store_idx_2_fu_844_p2 == 8'd8) ? 1'b1 : 1'b0);

endmodule //write_mode_pcie_helper_app
