# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Big_boi.srcs/sources_1/new/big_boi.vhd" \
"../../../../Big_boi.srcs/sim_1/new/tb_big_boi.vhd" \

# Do not sort compile order
nosort
