// Seed: 2875654362
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3, id_4;
  id_5(
      .id_0(1 - (-1'd0))
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_5;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  always begin : LABEL_0
    id_2 = id_1;
  end
  module_0 modCall_1 (id_2);
  wire id_3, id_4;
endmodule
