#include "wavefront.h"
#include "commons/util.h"

bool WorkGroup::all_wf_completed() {
    for (auto &wavefront: wavefronts) {
        if (!wavefront->is_completed()) {
            return false;
        }
    }
    return true;
}

WorkItem &WorkGroup::get_workitem_for_wf(size_t wiId, size_t wfId) const {
    auto ind = wfId * Wavefront::WAVEFRONT_SIZE + wiId;
    assert(ind < workItems.size() && "Index of work item is out of bound");
    return *workItems[ind];
}

void WorkGroup::init_workitems() {
    for (int x = 0; x < sizeX; x++) {
        for (int y = 0; y < sizeY; y++) {
            for (int z = 0; z < sizeZ; z++) {
                workItems.push_back(std::make_unique<WorkItem>(x, y, z));
            }
        }
    }
}

void WorkGroup::init_wavefronts(const KernelConfig &kernelConfig) {
    size_t workitemInd = 0;
    size_t wfInd = 0;
    while (workitemInd < workItems.size()) {
        size_t wiLeft = workItems.size() - workitemInd;
        size_t wfSize;
        if (wiLeft >= Wavefront::WAVEFRONT_SIZE) {
            wfSize = Wavefront::WAVEFRONT_SIZE;
        } else {
            wfSize = wiLeft;
        }
        wavefronts.push_back(std::make_unique<Wavefront>(this, wfSize, wfInd, kernelConfig.get_sgpr_size(), kernelConfig.get_vgpr_size()));
        auto &curWf = *wavefronts.back();
        init_wf_regs(curWf, kernelConfig);
        curWf.set_exec_reg(evaluate_exec_reg_value(wfSize));
        workitemInd += wfSize;
    }
}


void WorkGroup::init_wf_regs(Wavefront& wavefront, const KernelConfig &kernelConfig) const {
    size_t sgprInd = 0;

    sgprInd += kernelConfig.get_user_sgpr();

    if (kernelConfig.is_enabled_idx()) {
        wavefront.scalarRegFile[sgprInd++] = idX;
    }

    if (kernelConfig.is_enabled_idy()) {
        wavefront.scalarRegFile[sgprInd++] = idY;
    }

    if (kernelConfig.is_enabled_idz()) {
        wavefront.scalarRegFile[sgprInd++] = idZ;
    }

    if (kernelConfig.is_enabled_sgpr_workgroup_info()) {
        logger.error(
            std::string("Unsupported configuration parameter: enable loading of threadgroup related info to SGPR."));
        sgprInd++;
    }

    if (kernelConfig.is_enabled_scratch()) {
        logger.error(std::string("Unsupported configuration parameter: scratch space for register spilling."));
        sgprInd++;
    }

    if (kernelConfig.use_args()) {
        wavefront.set_sgpr_pair(4, kernelConfig.kernArgAddr);
    }

    if (kernelConfig.use_setup()) {
        wavefront.set_sgpr_pair(4, kernelConfig.kernSetupPtr);
        wavefront.set_sgpr_pair(6, kernelConfig.kernArgAddr);
    }

    //MODE register initialization
    wavefront.modeReg->ieee(kernelConfig.ieee_mode_enabled());
    wavefront.modeReg->dx10_clamp(kernelConfig.dx10_clamp_enabled());

    //todo STATUS register initialization

    for (size_t i = 0; i < wavefront.get_size(); i++) {
        auto workItem = get_workitem_for_wf(i, wavefront.get_local_id());
        wavefront.set_vgpr(i, 0, workItem.get_local_id_x());
        wavefront.set_vgpr(i, 1, workItem.get_local_id_y());
        wavefront.set_vgpr(i, 2, workItem.get_local_id_z());
    }
}


Wavefront::Wavefront(const WorkGroup *const wg, size_t size, size_t id, size_t sgprnum, size_t vgprnum)
    : workGroup(wg),
      size(size),
      id(id),
      execReg(0),
      vccReg(0),
      sgprsnum(sgprnum),
      vgprsnum(vgprnum),
      programCounter(std::make_unique<ProgramCounter>(0)),
      statusReg(std::make_unique<StatusReg>(0)),
      modeReg(std::make_unique<ModeReg>(0)),
      atBarrier(false),
      completed(false) {
    scalarRegFile = std::vector<uint32_t>(sgprsnum, uint32_t(0));
    vectorRegFile = std::vector<uint32_t>(WAVEFRONT_SIZE * vgprsnum, uint32_t(0));
}

Instruction *Wavefront::get_cur_instr() const {
    return workGroup->kernelCode->get_instr(this->programCounter->get_value());
}

void Wavefront::to_next_instr() const {
    if (programCounter->was_used()) return;
    programCounter->hidden_add( get_cur_instr()->get_width());
}

void Wavefront::set_vgpr(size_t wiInd, size_t vInd, uint32_t value) {
    size_t ind = wiInd * vgprsnum + vInd;
    assert(ind >= 0 && ind < vectorRegFile.size() && "Vector register is out of range");
    vectorRegFile[ind] = value;
}

uint32_t Wavefront::read_vgpr(size_t wiInd, size_t vInd) {
    size_t ind = wiInd * vgprsnum + vInd;
    assert(ind >= 0 && ind < vectorRegFile.size() && "Vector register is out of range");
    return vectorRegFile[ind];
}

WfStateSOP1 Wavefront::get_sop1_state(const Instruction &instr) {
    assert(instr.get_operands_count() <= 2 && "Unexpected operands count for SOP1");

    auto state = WfStateSOP1{execReg, programCounter.get(), m0Reg,
                             modeReg.get(), statusReg.get(), sccReg};
    if (instr.get_operands_count() < 2) {
        return state;
    }

    state.SDST = to_uin64_t(read_operand(*instr[0]));
    state.SSRC0 = to_uin64_t(read_operand(*instr[1]));
    state.DEST_TYPE = std::get<RegisterType>(instr[0]->value);
    state.SRC0_TYPE = std::get<RegisterType>(instr[1]->value);
    return state;
}

void Wavefront::update_with_sop1_state(const Instruction &instr,
                                       const WfStateSOP1 &state) {
    assert(instr.get_operands_count() <= 2 && "Unexpected operands count for SOP1");

    execReg = state.EXEC;
    m0Reg = state.M0;
    sccReg = state.SCC;

    if (instr.get_operands_count() < 2) {
        return;
    }

    write_operand_to_gpr(*instr[0], state.SDST);
}

WfStateSOP2 Wavefront::get_sop2_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() <= 3 && "Unexpected operands count for SOP2");

    auto state = WfStateSOP2(execReg, programCounter.get(), modeReg.get(),
                             statusReg.get(), sccReg);

    if (instruction.get_operands_count() < 3) {
        return state;
    }
    state.SDST = to_uin64_t(read_operand(*instruction[0]));
    state.SSRC0 = to_uin64_t(read_operand(*instruction[1]));
    state.SSRC1 = to_uin64_t(read_operand(*instruction[2]));
    return state;
}

void Wavefront::update_with_sop2_state(const Instruction &instruction,
                                       const WfStateSOP2 &state) {
    assert(instruction.get_operands_count() <= 3 && "Unexpected operands count for SOP2");

    execReg = state.EXEC;
    sccReg = state.SCC;

    if (instruction.get_operands_count() < 3) {
        return;
    }

    write_operand_to_gpr(*instruction[0], state.SDST);
}

WfStateSOPK Wavefront::get_sopk_state() const {
    return {programCounter.get(), sccReg};
}

WfStateSOPK Wavefront::get_sopk_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() == 2 && "Unexpected operands count for SOPK");

    auto state = WfStateSOPK(programCounter.get(), sccReg);

    state.SDST = to_uin64_t(read_operand(*instruction[0]));
    state.IMM16 = to_uin64_t(read_operand(*instruction[1]));
    return state;
}

void Wavefront::update_with_sopk_state(const Instruction &instruction,
                                       const WfStateSOPK &state) {
    sccReg = state.SCC;
    write_operand_to_gpr(*instruction[0], state.SDST);
}

WfStateSOPC Wavefront::get_sopc_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() == 2 && "Unexpected operands count for SOP2");

    auto state = WfStateSOPC(execReg, modeReg.get(), sccReg);
    state.SSRC0 = to_uin64_t(read_operand(*instruction[0]));
    state.SSRC1 = to_uin64_t(read_operand(*instruction[1]));
    return state;
}

void Wavefront::update_with_sopc_state(const WfStateSOPC &state) {
    sccReg = state.SCC;
    m0Reg = state.M0;
}

WfStateSOPP Wavefront::get_common_sopp_state() const {

    return WfStateSOPP{programCounter.get(), execReg, vccReg, m0Reg,
                       statusReg.get(), modeReg.get(), sccReg};
}

void Wavefront::update_with_common_sopp_state(const Instruction &instruction,
                                              const WfStateSOPP &state) {
    execReg = state.EXEC;
    vccReg = state.VCC;
    sccReg = state.SCC;
}

WfStateSMEM Wavefront::get_smem_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() == 3 &&
           "Unexpected amount of operands for SMEM instruction");
    auto BASE = read_operand(*instruction[1]);
    auto OFFSET = read_operand(*instruction[2]);
    return WfStateSMEM{to_uin64_t(BASE), to_uin64_t(OFFSET), read_operand(*instruction[0])};
}

void Wavefront::update_with_smem_state(const Instruction &instruction,
                                       const WfStateSMEM &state) {
    write_data_to_gpr(*instruction[0], state.SDST);
}

WfStateVOP1 Wavefront::get_vop1_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() == 2 &&
           "Unexpected amount of operands for VOP1 instruction");
    auto VDST = std::vector<uint64_t>();
    auto SRC0 = std::vector<uint64_t>();

    for (int i = 0; i < get_size(); ++i) {
        VDST.push_back(to_uin64_t(read_operand(*instruction[0], i)));
        SRC0.push_back(to_uin64_t(read_operand(*instruction[1], i)));
    }

    return {std::move(VDST), std::move(SRC0)};
}

void Wavefront::update_with_vop1_state(const Instruction &instruction,
                                       const WfStateVOP1 &state) {
    for (int i = 0; i < get_size(); ++i) {
        write_data_to_gpr(*instruction[0], state.VDST[i], i);
    }
}

WfStateVOP2 Wavefront::get_vop2_state(const Instruction &instruction) {
    if (instruction.get_operands_count() != 3 && instruction.get_operands_count() != 5) {
        throw std::runtime_error(std::string("Expected 3 or 5 operands but got ") + std::to_string(instruction.get_operands_count()) +
                     " for VOP2 instruction: " + get_mnemonic(instruction.get_key()));
    }
    auto VDST = std::vector<uint64_t>();
    auto SRC0 = std::vector<uint64_t>();
    auto SRC1 = std::vector<uint64_t>();

    switch (instruction.get_operands_count()) {
        case 3:
            for (int i = 0; i < get_size(); ++i) {
                VDST.push_back(to_uin64_t(read_operand(*instruction[0], i)));
                SRC0.push_back(to_uin64_t(read_operand(*instruction[1], i)));
                SRC1.push_back(to_uin64_t(read_operand(*instruction[2], i)));
            }
            break;
        case 5:
            assert(instruction[1]->type == REGISTER && instruction[4]->type == REGISTER
                && std::get<RegisterType>(instruction[1]->value) == VCC && std::get<RegisterType>(instruction[4]->value) == VCC && "Unsupported operands");
            for (int i = 0; i < get_size(); ++i) {
                VDST.push_back(to_uin64_t(read_operand(*instruction[0], i)));
                SRC0.push_back(to_uin64_t(read_operand(*instruction[2], i)));
                SRC1.push_back(to_uin64_t(read_operand(*instruction[3], i)));
            }
            break;
    }
    return {std::move(VDST), std::move(SRC0), std::move(SRC1), vccReg, modeReg->dx10_clamp()};
}

void Wavefront::update_with_vop2_state(const Instruction &instruction,
                                       const WfStateVOP2 &state) {
    for (int i = 0; i < get_size(); ++i) {
        write_data_to_gpr(*instruction[0], state.VDST[i], i);
    }
    vccReg = state.VCC;
}

WfStateVOP3 Wavefront::get_vop3_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() <= 4 &&
           "Unexpected amount of operands for VOP3 instruction");
    auto VDST = std::vector<uint64_t>();
    auto SRC0 = std::vector<uint64_t>();
    auto SRC1 = std::vector<uint64_t>();
    auto SRC2 = std::vector<uint64_t>();

    for (int i = 0; i < get_size(); ++i) {
        VDST.push_back(to_uin64_t(read_operand(*instruction[0], i)));
        SRC0.push_back(to_uin64_t(read_operand(*instruction[1], i)));
        SRC1.push_back(to_uin64_t(read_operand(*instruction[2], i)));
        if (instruction.get_operands_count() == 4) {
            SRC2.push_back(to_uin64_t(read_operand(*instruction[3], i)));
        }
    }

    return {std::move(VDST), std::move(SRC0), std::move(SRC1),std::move(SRC2), vccReg, modeReg->dx10_clamp()};
}

void Wavefront::update_with_vop3_state(const Instruction &instruction,
                                       const WfStateVOP3 &state) {
    for (size_t i = 0; i < get_size(); ++i) {
        write_data_to_gpr(*instruction[0], state.VDST[i], i);
    }
}

WfStateVOPC Wavefront::get_vopc_state(const Instruction& instruction) {
    auto SDST = to_uin64_t(read_operand(*instruction[0]));
    auto SRC0 = std::vector<uint64_t>();
    auto SRC1 = std::vector<uint64_t>();
    for (int i = 0; i < get_size(); ++i) {
        SRC0.push_back(to_uin64_t(read_operand(*instruction[1], i)));
        SRC1.push_back(to_uin64_t(read_operand(*instruction[2], i)));
    }
    return {execReg, SDST, std::move(SRC0), std::move(SRC1)};
}

void Wavefront::update_with_vopc_state(const Instruction & instruction, const WfStateVOPC& state) {
    execReg = state.EXEC;
    write_operand_to_gpr(*instruction[0], state.SDST);
    for (size_t i = 0; i < get_size(); ++i) {
        write_data_to_gpr(*instruction[1], state.SRC0[i], i);
        write_data_to_gpr(*instruction[2], state.SRC1[i], i);
    }
}

WfStateFLATStore Wavefront::get_flat_store_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() == 2 &&
           "Unexpected args amount for FLAT instruction");

    auto VADDR = std::vector<uint64_t>();
    auto VDATA = std::vector<uint32_t>();
    for (size_t i = 0; i < get_size(); ++i) {
        auto vaddr = read_operand(*instruction[0], i);
        VADDR.push_back(to_uin64_t(vaddr));
        auto vDataPerWI = read_operand(*instruction[1], i);
        std::copy(vDataPerWI.begin(), vDataPerWI.end(), std::back_inserter(VDATA));
    }
    assert(VDATA.size() % get_size() == 0);
    return {VADDR, VDATA, VDATA.size() / get_size()};
}

WfStateFLATLoad Wavefront::get_flat_load_state(const Instruction &instruction) {
    assert(instruction.get_operands_count() == 2 &&
           "Unexpected args amount for FLAT instruction");

    auto VADDR = std::vector<uint64_t>();
    for (int i = 0; i < get_size(); ++i) {
        auto vaddr = read_operand(*instruction[0], i);
        VADDR.push_back(to_uin64_t(vaddr));
    }
    size_t vdstPerWiSize = instruction[1]->regAmount;
    return {VADDR, vdstPerWiSize * get_size(), vdstPerWiSize};
}

void Wavefront::update_with_flat_load_state(const Instruction &instruction,
                                            const WfStateFLATLoad &state) {
    for (size_t i = 0; i < get_size(); ++i) {
        auto from = state.VDST.begin() + i * state.vdstAmountPerWi;
        auto end = from + state.vdstAmountPerWi;
        assert(state.VDST.size() >= i * state.vdstAmountPerWi + state.vdstAmountPerWi);
        write_data_to_gpr(*instruction[1], {from, end}, i);
    }
}

std::vector<uint32_t> Wavefront::read_operand(const Operand &op) {
    return read_operand(op, -1);
}

std::vector<uint32_t> Wavefront::read_operand(const Operand &operand, int wiInd) {
    switch (operand.type) {
        case FLOAT_CONST:
            return {to_uint32_t(std::get<float>(operand.value))};
        case INT_CONST:
            return {static_cast<uint32_t>(std::get<int>(operand.value))};
        case LABEL:
        case LITERAL_CONST:
            return {std::get<uint32_t>(operand.value)};
        case REGISTER:
            return read_reg_operand(operand, wiInd);
    }
}

std::vector<uint32_t> Wavefront::read_reg_operand(const Operand &operand, int wiInd) {
    auto regType = std::get<RegisterType>(operand.value);

    bool isScalarReg = is_s_reg(regType);
    bool isVectorReg = is_v_reg(regType);

//    if (operand.regAmount > 1 && !isScalarReg && !isVectorReg)
//        throw std::runtime_error(
//            "Only scalar or vector register can be multiple operands");

    if (isScalarReg) {
        std::vector<uint32_t> data(0);
        for (int i = static_cast<int>(operand.regAmount) - 1; i >= 0; --i) {
            auto curSReg = static_cast<int>(regType) - S0 + i;
            assert(curSReg >= 0 && curSReg < scalarRegFile.size() && "Scalar register is out of range");
            data.push_back(scalarRegFile[curSReg]);
        }
        return data;
    }

    if (isVectorReg) {
        std::vector<uint32_t> data(0);
        assert(wiInd != -1 && "Illegal state");
        for (int i = static_cast<int>(operand.regAmount) - 1; i >= 0; --i) {
            auto vRegInd = static_cast<int>(regType) - V0 + i;
            data.push_back(read_vgpr(wiInd, vRegInd));
        }
        return data;
    }

    switch (regType) {
        case EXEC:
            return {static_cast<uint32_t>(execReg >> 32), static_cast<uint32_t>(execReg)};
        case SCC:
            return {static_cast<uint32_t>(sccReg)};
        case VCC:
            return {static_cast<uint32_t>(vccReg >> 32), static_cast<uint32_t>(vccReg)};
        case M0:
            return {m0Reg};
        default:
            assert(false && "Another register types are unsupported yet");
    }
}

void Wavefront::write_operand_to_gpr(const Operand &operand, uint64_t data) {
    write_data_to_gpr(operand, data, -1);
}

void Wavefront::write_data_to_gpr(const Operand &operand,
                                  const std::vector<uint32_t> &data) {
    write_data_to_gpr(operand, data, -1);
}

void Wavefront::write_data_to_gpr(const Operand &operand, uint64_t data, int wiInd) {
    assert(operand.type == REGISTER);
    assert(operand.regAmount <= 2);

    auto vData = std::vector<uint32_t>();
    if (operand.regAmount == 2) {
        vData.push_back(uint32_t(data >> 32));
    }
    vData.push_back(static_cast<uint32_t>(data));
    write_data_to_gpr(operand, vData, wiInd);
}

void Wavefront::write_data_to_gpr(const Operand &operand,
                                  const std::vector<uint32_t> &data,
                                  int wiInd) {
    auto reg = std::get<RegisterType>(operand.value);

    if (is_s_reg(reg)) {
        assert(data.size() == operand.regAmount);
        RegisterType firstReg = S0;
        for (size_t i = 0; i < operand.regAmount; ++i) {
            auto curReg = static_cast<int>(reg) - firstReg + i;
            assert(curReg >= 0 && curReg < scalarRegFile.size() &&
                   "Scalar register is out of range");
            scalarRegFile[curReg] = data[data.size() - 1 - i];
        }
    } else if (is_v_reg(reg)) {
        assert(data.size() == operand.regAmount);
        assert(wiInd != -1);

        for (size_t i = 0; i < operand.regAmount; ++i) {
            auto vRegInd = static_cast<int>(reg) - V0 + i;
            assert(vRegInd >= 0 && vRegInd < vectorRegFile.size() &&
                   "Vector register is out of range");
            set_vgpr(wiInd, vRegInd, data[data.size() - 1 - i]);
        }
    } else if (reg == VCC) {
        assert(data.size() == 2);
        vccReg = data[data.size() - 2];
        vccReg = (vccReg << 32) |  data[data.size() - 1];
    } else if (reg == EXEC) {
        assert(data.size() == 2);
        execReg = data[data.size() - 2];
        execReg = (execReg << 32) |  data[data.size() - 1];
    } else {
        logger.error(std::string("Unexpected operand for writing: " + std::to_string(reg)));
    }
}

bool Wavefront::work_item_masked(size_t wiInd) const {
    return (execReg & (1ull << wiInd)) != 0;
}

//todo test r/w operations
void Wavefront::set_sgpr_pair(size_t sgprInd, uint64_t data) {
    assert(sgprInd % 2 == 0 && "SGPR-pair should be aligned");
    scalarRegFile[sgprInd] = static_cast<uint32_t>(data); //LSB
    scalarRegFile[sgprInd + 1] = static_cast<uint32_t>(data >> 32); //MSB
}

uint64_t Wavefront::read_sgpr_pair(size_t sgprInd) {
    assert(sgprInd % 2 == 0 && "SGPR-pair should be aligned");
    return static_cast<uint64_t>(scalarRegFile[sgprInd]) |
           (static_cast<uint64_t>(scalarRegFile[sgprInd + 1]) << 32);
}
