Evaluation of design strategies for stochastically assembled nanoarray memories