<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › rv515.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rv515.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;rv515d.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;rv515_reg_safe.h&quot;</span>

<span class="cm">/* This files gather functions specifics to: rv515 */</span>
<span class="kt">int</span> <span class="n">rv515_debugfs_pipes_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">rv515_debugfs_ga_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">rv515_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">rv515_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">rv515_debugfs</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r100_debugfs_rbbm_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to register debugfs file for RBBM !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rv515_debugfs_pipes_info_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to register debugfs file for pipes !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rv515_debugfs_ga_info_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to register debugfs file for pipes !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_ring_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">ISYNC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">ISYNC_ANY2D_IDLE3D</span> <span class="o">|</span>
			  <span class="n">ISYNC_ANY3D_IDLE2D</span> <span class="o">|</span>
			  <span class="n">ISYNC_WAIT_IDLEGUI</span> <span class="o">|</span>
			  <span class="n">ISYNC_CPSCRATCH_IDLEGUI</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">WAIT_2D_IDLECLEAN</span> <span class="o">|</span> <span class="n">WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R300_DST_PIPE_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">R300_PIPE_AUTO_CONFIG</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GB_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GB_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">R500_SU_REG_DEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_gb_pipes</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">VAP_INDEX_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RB3D_DC_FLUSH</span> <span class="o">|</span> <span class="n">RB3D_DC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">ZB_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ZC_FLUSH</span> <span class="o">|</span> <span class="n">ZC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">WAIT_2D_IDLECLEAN</span> <span class="o">|</span> <span class="n">WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GB_AA_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RB3D_DC_FLUSH</span> <span class="o">|</span> <span class="n">RB3D_DC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">ZB_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ZC_FLUSH</span> <span class="o">|</span> <span class="n">ZC_FREE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GB_MSPOS0</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="p">((</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_X0_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_Y0_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_X1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_Y1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_X2_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_Y2_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MSBD0_Y_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MSBD0_X_SHIFT</span><span class="p">)));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GB_MSPOS1</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="p">((</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_X3_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_Y3_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_X4_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_Y4_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_X5_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MS_Y5_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">MSBD1_SHIFT</span><span class="p">)));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GA_ENHANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">GA_DEADLOCK_CNTL</span> <span class="o">|</span> <span class="n">GA_FASTSYNC_CNTL</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GA_POLY_MODE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">FRONT_PTYPE_TRIANGE</span> <span class="o">|</span> <span class="n">BACK_PTYPE_TRIANGE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">GA_ROUND_MODE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">GEOMETRY_ROUND_NEAREST</span> <span class="o">|</span> <span class="n">COLOR_ROUND_NEAREST</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="mh">0x20C8</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv515_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">MC_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">MC_STATUS_IDLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_vga_render_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000300_VGA_RENDER_CONTROL</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000300_VGA_RENDER_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">C_000300_VGA_VSTATUS_CNTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">pipe_select_current</span><span class="p">,</span> <span class="n">gb_pipe_select</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r100_gui_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait GUI idle while &quot;</span>
		       <span class="s">&quot;resetting GPU. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rv515_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r420_pipes_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">gb_pipe_select</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R400_GB_PIPE_SELECT</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R300_DST_PIPE_CONFIG</span><span class="p">);</span>
	<span class="n">pipe_select_current</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pipe_select_current</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(((</span><span class="n">gb_pipe_select</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="mh">0x000D</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r100_gui_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait GUI idle while &quot;</span>
		       <span class="s">&quot;resetting GPU. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rv515_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait MC idle while &quot;</span>
		       <span class="s">&quot;programming pipes. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rv515_vram_get_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">RV515_MC_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MEM_NUM_CHANNELS_MASK</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">rv515_vram_get_type</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_vram_init_sizes</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">))</span>
		<span class="n">radeon_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">uint32_t</span> <span class="nf">rv515_mc_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_IND_INDEX</span><span class="p">,</span> <span class="mh">0x7f0000</span> <span class="o">|</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_IND_DATA</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_IND_INDEX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_mc_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_IND_INDEX</span><span class="p">,</span> <span class="mh">0xff0000</span> <span class="o">|</span> <span class="p">((</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_IND_DATA</span><span class="p">,</span> <span class="p">(</span><span class="n">v</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_IND_INDEX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">rv515_debugfs_pipes_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GB_PIPE_SELECT</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;GB_PIPE_SELECT 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SU_REG_DEST</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;SU_REG_DEST 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GB_TILE_CONFIG</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;GB_TILE_CONFIG 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DST_PIPE_CONFIG</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;DST_PIPE_CONFIG 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rv515_debugfs_ga_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x2140</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;VAP_CNTL_STATUS 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x425C</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;GA_IDLE 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">rv515_pipes_info_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;rv515_pipes_info&quot;</span><span class="p">,</span> <span class="n">rv515_debugfs_pipes_info</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">rv515_ga_info_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;rv515_ga_info&quot;</span><span class="p">,</span> <span class="n">rv515_debugfs_ga_info</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="kt">int</span> <span class="nf">rv515_debugfs_pipes_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
	<span class="k">return</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rv515_pipes_info_list</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv515_debugfs_ga_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
	<span class="k">return</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rv515_ga_info_list</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_mc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">d1vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000330_D1VGA_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">d2vga_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000338_D2VGA_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_render_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000300_VGA_RENDER_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_hdp_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000328_VGA_HDP_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">d1crtc_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_006080_D1CRTC_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">d2crtc_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_006880_D2CRTC_CONTROL</span><span class="p">);</span>

	<span class="cm">/* Stop all video */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0068E8_D2CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000300_VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0060E8_D1CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0068E8_D2CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006080_D1CRTC_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006880_D2CRTC_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0060E8_D1CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0068E8_D2CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000330_D1VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000338_D2VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_mc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000310_VGA_MEMORY_BASE_ADDRESS</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="cm">/* Unlock host access */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000328_VGA_HDP_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_hdp_control</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* Restore video state */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000330_D1VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">d1vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000338_D2VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">d2vga_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0060E8_D1CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0068E8_D2CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006080_D1CRTC_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">d1crtc_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006880_D2CRTC_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">d2crtc_control</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0060E8_D1CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0068E8_D2CRTC_UPDATE_LOCK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000300_VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_render_control</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="n">save</span><span class="p">;</span>

	<span class="cm">/* Stops all mc clients */</span>
	<span class="n">rv515_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>

	<span class="cm">/* Wait for mc idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rv515_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait MC idle timeout before updating MC.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* Write VRAM size in case we are limiting it */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F8_CONFIG_MEMSIZE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">);</span>
	<span class="cm">/* Program MC, should be a 32bits limited address space */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000001_MC_FB_LOCATION</span><span class="p">,</span>
			<span class="n">S_000001_MC_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_000001_MC_FB_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000134_HDP_FB_LOCATION</span><span class="p">,</span>
		<span class="n">S_000134_HDP_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000002_MC_AGP_LOCATION</span><span class="p">,</span>
			<span class="n">S_000002_MC_AGP_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_000002_MC_AGP_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000003_MC_AGP_BASE</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span><span class="p">));</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000004_MC_AGP_BASE_2</span><span class="p">,</span>
			<span class="n">S_000004_AGP_BASE_ADDR_2</span><span class="p">(</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span><span class="p">)));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000002_MC_AGP_LOCATION</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000003_MC_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000004_MC_AGP_BASE_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rv515_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_clock_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_dynclks</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">radeon_dynclks</span><span class="p">)</span>
		<span class="n">radeon_atom_set_clock_gating</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* We need to force on some of the block */</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R_00000F_CP_DYN_CNTL</span><span class="p">,</span>
		<span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R_00000F_CP_DYN_CNTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_00000F_CP_FORCEON</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R_000011_E2_DYN_CNTL</span><span class="p">,</span>
		<span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R_000011_E2_DYN_CNTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_000011_E2_FORCEON</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R_000013_IDCT_DYN_CNTL</span><span class="p">,</span>
		<span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R_000013_IDCT_DYN_CNTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_000013_IDCT_FORCEON</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rv515_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">rv515_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GPU configuration (# pipes, ...) */</span>
	<span class="n">rv515_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GART (initialize after TTM so we can allocate</span>
<span class="cm">	 * memory through TTM but finalize after TTM) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">rv370_pcie_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">rs600_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">hdp_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="cm">/* 1M ring buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv515_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Make sur GART are not working */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">rv370_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock before doing reset */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* post */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="cm">/* Resume clock after posting */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span>  <span class="n">rv515_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv515_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r100_cp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs600_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span>
		<span class="n">rv370_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_set_safe_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm</span> <span class="o">=</span> <span class="n">rv515_reg_safe_bm</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">reg_safe_bm_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rv515_reg_safe_bm</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rv370_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv515_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">radeon_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* TODO: disable VGA need to use VGA request */</span>
	<span class="cm">/* restore some register to sane defaults */</span>
	<span class="n">r100_restore_sanity</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* BIOS*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for RV515 GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* check if cards are posted or not */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_boot_test_post_card</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* initialize AGP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_agp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_agp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* initialize memory controller */</span>
	<span class="n">rv515_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rv515_debugfs</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rv370_pcie_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">rv515_set_safe_registers</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">rv515_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Somethings want wront with the accel init stop accel */</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rv370_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">atom_rv515_force_tv_scaler</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">index_reg</span> <span class="o">=</span> <span class="mh">0x6578</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">data_reg</span> <span class="o">=</span> <span class="mh">0x657c</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x659C</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x6594</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mh">0x705</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x65A4</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mh">0x10001</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x65D8</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x65B0</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x65C0</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x65D4</span> <span class="o">+</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x841880A8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x84208680</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF880B0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x83D88088</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x101</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x84608680</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x102</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF080D0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x83988068</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x201</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x84A08680</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x202</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF080F8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x83588058</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x301</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x84E08660</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x302</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF88120</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x83188040</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x401</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x85008660</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x402</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF88150</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x82D88030</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x501</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x85408640</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x502</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF88180</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x82A08018</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x601</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x85808620</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x602</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF081B8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x82608010</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x701</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x85A08600</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x702</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x800081F0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x800</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8228BFF8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x801</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x85E085E0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x802</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF88228</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x82A8BF00</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10001</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x82A08CC0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10002</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8008BEF8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10100</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x81F0BF28</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10101</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x83608CA0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10102</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8018BED0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10200</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8148BF38</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10201</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x84408C80</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10202</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8008BEB8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10300</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80B0BF78</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10301</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x85008C20</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10302</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8020BEA0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10400</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8028BF90</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10401</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x85E08BC0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10402</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8018BE90</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFB8BFB0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10501</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x86C08B40</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10502</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8010BE90</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10600</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF58BFC8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10601</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x87A08AA0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10602</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8010BE98</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10700</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF10BFF0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10701</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x886089E0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10702</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8018BEB0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10800</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBED8BFE8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10801</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x89408940</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x10802</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFE8BED8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20001</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x90008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20002</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20003</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20100</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80108000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20101</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8FE0BF70</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20102</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFE880C0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20103</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20200</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8018BFF8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20201</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8F80BF08</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20202</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFD081A0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20203</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF88000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20300</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80188000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20301</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8EE0BEC0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20302</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFB082A0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20303</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20400</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80188000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20401</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8E00BEA0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20402</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF8883C0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20403</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80188000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20501</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8D00BE90</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20502</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF588500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20503</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008008</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20600</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80188000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20601</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8BC0BE98</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20602</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF308660</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20603</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008008</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20700</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80108000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20701</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8A80BEB0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20702</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF0087C0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20703</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008008</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20800</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80108000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20801</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8920BED0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20802</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBED08920</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x20803</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008010</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x90008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30001</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x80008000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30100</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8FE0BF90</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30101</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFF880A0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30200</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8F60BF40</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30201</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFE88180</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30300</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8EC0BF00</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30301</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFC88280</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30400</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8DE0BEE0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30401</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBFA083A0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8CE0BED0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30501</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF7884E0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30600</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8BA0BED8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30601</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF508640</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30700</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8A60BEE8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30701</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF2087A0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30800</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0x8900BF00</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">index_reg</span><span class="p">,</span> <span class="mh">0x30801</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">data_reg</span><span class="p">,</span> <span class="mh">0xBF008900</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">rv515_watermark</span> <span class="p">{</span>
	<span class="n">u32</span>        <span class="n">lb_request_fifo_depth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">num_line_pair</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">estimated_width</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">worst_case_latency</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">consumption_rate</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">active_time</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">dbpp</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">priority_mark_max</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">priority_mark</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">sclk</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">rv515_crtc_bandwidth_compute</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">rv515_watermark</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">pclk</span><span class="p">,</span> <span class="n">request_fifo_depth</span><span class="p">,</span> <span class="n">tolerable_latency</span><span class="p">,</span> <span class="n">estimated_width</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">consumption_time</span><span class="p">,</span> <span class="n">line_time</span><span class="p">,</span> <span class="n">chunk_time</span><span class="p">,</span> <span class="n">read_delay_latency</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* FIXME: wouldn&#39;t it better to set priority mark to maximum */</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">))</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">256</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
	<span class="n">request_fifo_depth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">);</span>
	<span class="n">request_fifo_depth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_ceil</span><span class="p">(</span><span class="n">request_fifo_depth</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">&lt;</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">request_fifo_depth</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Determine consumption rate</span>
<span class="cm">	 *  pclk = pixel clock period(ns) = 1000 / (mode.clock / 1000)</span>
<span class="cm">	 *  vtaps = number of vertical taps,</span>
<span class="cm">	 *  vsc = vertical scaling ratio, defined as source/destination</span>
<span class="cm">	 *  hsc = horizontal scaling ration, defined as source/destination</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">pclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span> <span class="o">!=</span> <span class="n">RMX_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">hsc</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="n">consumption_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">pclk</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">consumption_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">pclk</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">consumption_time</span><span class="p">);</span>


	<span class="cm">/* Determine line time</span>
<span class="cm">	 *  LineTime = total time for one line of displayhtotal</span>
<span class="cm">	 *  LineTime = total number of horizontal pixels</span>
<span class="cm">	 *  pclk = pixel clock period(ns)</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_htotal</span><span class="p">);</span>
	<span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">pclk</span><span class="p">);</span>

	<span class="cm">/* Determine active time</span>
<span class="cm">	 *  ActiveTime = time of active region of display within one line,</span>
<span class="cm">	 *  hactive = total number of horizontal active pixels</span>
<span class="cm">	 *  htotal = total number of horizontal pixels</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_htotal</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_hdisplay</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">line_time</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>

	<span class="cm">/* Determine chunk time</span>
<span class="cm">	 * ChunkTime = the time it takes the DCP to send one chunk of data</span>
<span class="cm">	 * to the LB which consists of pipeline delay and inter chunk gap</span>
<span class="cm">	 * sclk = system clock(Mhz)</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">600</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="n">chunk_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sclk</span><span class="p">);</span>
	<span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>

	<span class="cm">/* Determine the worst case latency</span>
<span class="cm">	 * NumLinePair = Number of line pairs to request(1=2 lines, 2=4 lines)</span>
<span class="cm">	 * WorstCaseLatency = worst case time from urgent to when the MC starts</span>
<span class="cm">	 *                    to return data</span>
<span class="cm">	 * READ_DELAY_IDLE_MAX = constant of 1us</span>
<span class="cm">	 * ChunkTime = time it takes the DCP to send one chunk of data to the LB</span>
<span class="cm">	 *             which consists of pipeline delay and inter chunk gap</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">chunk_time</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">chunk_time</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Determine the tolerable latency</span>
<span class="cm">	 * TolerableLatency = Any given request has only 1 line time</span>
<span class="cm">	 *                    for the data to be returned</span>
<span class="cm">	 * LBRequestFifoDepth = Number of chunk requests the LB can</span>
<span class="cm">	 *                      put into the request FIFO for a display</span>
<span class="cm">	 *  LineTime = total time for one line of display</span>
<span class="cm">	 *  ChunkTime = the time it takes the DCP to send one chunk</span>
<span class="cm">	 *              of data to the LB which consists of</span>
<span class="cm">	 *  pipeline delay and inter chunk gap</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="mi">2</span><span class="o">+</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">request_fifo_depth</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">line_time</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">request_fifo_depth</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">tolerable_latency</span><span class="p">,</span> <span class="n">chunk_time</span><span class="p">);</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* We assume worst case 32bits (4 bytes) */</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">dbpp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>

	<span class="cm">/* Determine the maximum priority mark</span>
<span class="cm">	 *  width = viewport width in pixels</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_hdisplay</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_ceil</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">);</span>

	<span class="cm">/* Determine estimated width */</span>
	<span class="n">estimated_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="n">estimated_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">estimated_width</span><span class="p">,</span> <span class="n">consumption_time</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">estimated_width</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_hdisplay</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">estimated_width</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_ceil</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_bandwidth_avivo_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode0</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rv515_watermark</span> <span class="n">wm0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rv515_watermark</span> <span class="n">wm1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d1mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">MODE_PRIORITY_OFF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d2mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">MODE_PRIORITY_OFF</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">priority_mark02</span><span class="p">,</span> <span class="n">priority_mark12</span><span class="p">,</span> <span class="n">fill_rate</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="n">rs690_line_buffer_adjust</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">mode0</span><span class="p">,</span> <span class="n">mode1</span><span class="p">);</span>

	<span class="n">rv515_crtc_bandwidth_compute</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">wm0</span><span class="p">);</span>
	<span class="n">rv515_crtc_bandwidth_compute</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">wm1</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">lb_request_fifo_depth</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">lb_request_fifo_depth</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">LB_MAX_REQ_OUTSTANDING</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode0</span> <span class="o">&amp;&amp;</span> <span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">d1mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">);</span>
		<span class="n">d2mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">d1mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">MODE_PRIORITY_ALWAYS_ON</span><span class="p">;</span>
			<span class="n">d2mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">MODE_PRIORITY_ALWAYS_ON</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">d1mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">d1mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">MODE_PRIORITY_ALWAYS_ON</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">d2mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">d2mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">MODE_PRIORITY_ALWAYS_ON</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1MODE_PRIORITY_A_CNT</span><span class="p">,</span> <span class="n">d1mode_priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1MODE_PRIORITY_B_CNT</span><span class="p">,</span> <span class="n">d1mode_priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D2MODE_PRIORITY_A_CNT</span><span class="p">,</span> <span class="n">d2mode_priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D2MODE_PRIORITY_B_CNT</span><span class="p">,</span> <span class="n">d2mode_priority_a_cnt</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv515_bandwidth_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode0</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">radeon_update_display_priority</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Set display0/1 priority up in the memory controller for</span>
<span class="cm">	 * modes if the user specifies HIGH for displaypriority</span>
<span class="cm">	 * option.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV515</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">MC_MISC_LAT_TIMER</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MC_DISP1R_INIT_LAT_MASK</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MC_DISP0R_INIT_LAT_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">MC_DISP1R_INIT_LAT_SHIFT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode0</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">MC_DISP0R_INIT_LAT_SHIFT</span><span class="p">);</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">MC_MISC_LAT_TIMER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rv515_bandwidth_avivo_update</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
