open main
pred idtQTQt8CmLJ96sTzBM_prop6 {
	
	all s : Signal | always (no Green' & Green)
}
pred __repair { idtQTQt8CmLJ96sTzBM_prop6 }
check __repair { idtQTQt8CmLJ96sTzBM_prop6 <=> prop6o }