Classic Timing Analyzer report for DigitalWatch
Tue Mar 24 16:11:37 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'sw2'
  7. Clock Setup: 'sw1'
  8. Clock Setup: 'sw3'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                             ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.899 ns                                       ; sw2                              ; SegmentDisplay:inst5|state.s0    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.469 ns                                      ; SegmentDisplay:inst5|mode_out[0] ; mode_out[0]                      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.814 ns                                       ; sw2                              ; AlarmLogic:inst3|AlarmClock      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 33.11 MHz ( period = 30.198 ns )               ; DigitalClock:inst4|min[3]        ; SegmentDisplay:inst5|seg_min1[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'sw2'           ; N/A                                      ; None          ; 189.83 MHz ( period = 5.268 ns )               ; DigitalClock:inst4|hour[0]       ; DigitalClock:inst4|hour[3]       ; sw2        ; sw2      ; 0            ;
; Clock Setup: 'sw3'           ; N/A                                      ; None          ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; AlarmLogic:inst3|alarm           ; AlarmLogic:inst3|alarm           ; sw3        ; sw3      ; 0            ;
; Clock Setup: 'sw1'           ; N/A                                      ; None          ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0]    ; MasterSelect:inst|set_time[2]    ; sw1        ; sw1      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; DigitalClock:inst4|min[5]        ; DigitalClock:inst4|min[5]        ; clk        ; clk      ; 263          ;
; Total number of failed paths ;                                          ;               ;                                                ;                                  ;                                  ;            ;          ; 263          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw2             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw3             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                       ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.11 MHz ( period = 30.198 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 18.781 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.812 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 18.395 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.660 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 18.243 ns               ;
; N/A                                     ; 33.73 MHz ( period = 29.650 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 18.233 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.629 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 18.212 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.461 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 18.044 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.393 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 17.976 ns               ;
; N/A                                     ; 34.23 MHz ( period = 29.210 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 18.045 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.147 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 17.982 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.137 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 17.972 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.033 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 17.627 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.948 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 17.783 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.882 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 17.476 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.863 ns )                    ; DigitalClock:inst4|min[4]  ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 17.446 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.824 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 17.659 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.798 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 17.633 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.784 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 17.378 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.749 ns )                    ; DigitalClock:inst4|min[5]  ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 17.332 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.564 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 17.158 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.563 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 17.157 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.508 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 17.102 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.477 ns )                    ; DigitalClock:inst4|min[4]  ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 17.060 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.456 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 17.050 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.408 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 17.260 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.405 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 17.240 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.363 ns )                    ; DigitalClock:inst4|min[5]  ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.946 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.325 ns )                    ; DigitalClock:inst4|min[4]  ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.908 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.315 ns )                    ; DigitalClock:inst4|min[4]  ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.898 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.294 ns )                    ; DigitalClock:inst4|min[4]  ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.877 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.258 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 17.110 ns               ;
; N/A                                     ; 35.45 MHz ( period = 28.211 ns )                    ; DigitalClock:inst4|min[5]  ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.794 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.201 ns )                    ; DigitalClock:inst4|min[5]  ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.784 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.180 ns )                    ; DigitalClock:inst4|min[5]  ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.763 ns               ;
; N/A                                     ; 35.51 MHz ( period = 28.159 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 17.011 ns               ;
; N/A                                     ; 35.55 MHz ( period = 28.126 ns )                    ; DigitalClock:inst4|min[4]  ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.709 ns               ;
; N/A                                     ; 35.64 MHz ( period = 28.058 ns )                    ; DigitalClock:inst4|min[4]  ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 16.641 ns               ;
; N/A                                     ; 35.70 MHz ( period = 28.012 ns )                    ; DigitalClock:inst4|min[5]  ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.595 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.989 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.841 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.944 ns )                    ; DigitalClock:inst4|min[5]  ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 16.527 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.940 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.792 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.939 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.791 ns               ;
; N/A                                     ; 35.80 MHz ( period = 27.932 ns )                    ; AlarmLogic:inst3|min[5]    ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.767 ns               ;
; N/A                                     ; 35.86 MHz ( period = 27.884 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.736 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.869 ns )                    ; AlarmLogic:inst3|min[5]    ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.704 ns               ;
; N/A                                     ; 35.89 MHz ( period = 27.863 ns )                    ; AlarmLogic:inst3|min[4]    ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.698 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.859 ns )                    ; AlarmLogic:inst3|min[5]    ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.694 ns               ;
; N/A                                     ; 35.97 MHz ( period = 27.800 ns )                    ; AlarmLogic:inst3|min[4]    ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.635 ns               ;
; N/A                                     ; 35.98 MHz ( period = 27.790 ns )                    ; AlarmLogic:inst3|min[4]    ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.625 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.309 ns               ;
; N/A                                     ; 36.14 MHz ( period = 27.670 ns )                    ; AlarmLogic:inst3|min[5]    ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.505 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.654 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.248 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.644 ns )                    ; DigitalClock:inst4|min[2]  ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.227 ns               ;
; N/A                                     ; 36.23 MHz ( period = 27.601 ns )                    ; AlarmLogic:inst3|min[4]    ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.436 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.564 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.158 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.546 ns )                    ; AlarmLogic:inst3|min[5]    ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.381 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.520 ns )                    ; AlarmLogic:inst3|min[5]    ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.355 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.503 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.097 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.477 ns )                    ; AlarmLogic:inst3|min[4]    ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.312 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.466 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 16.060 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.451 ns )                    ; AlarmLogic:inst3|min[4]    ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.286 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.405 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.999 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; DigitalClock:inst4|hour[2] ; SegmentDisplay:inst5|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 15.938 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; DigitalClock:inst4|min[2]  ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.841 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.246 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.840 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.245 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 15.839 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.190 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.784 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.185 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.779 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.184 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 15.778 ns               ;
; N/A                                     ; 36.85 MHz ( period = 27.138 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.732 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.129 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.723 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.127 ns )                    ; AlarmLogic:inst3|min[5]    ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.962 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.122 ns )                    ; DigitalClock:inst4|hour[2] ; SegmentDisplay:inst5|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 15.705 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.106 ns )                    ; DigitalClock:inst4|min[2]  ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.689 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.096 ns )                    ; DigitalClock:inst4|min[2]  ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 15.679 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.077 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.671 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.075 ns )                    ; DigitalClock:inst4|min[2]  ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.658 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.058 ns )                    ; AlarmLogic:inst3|min[4]    ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.893 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; DigitalClock:inst4|hour[2] ; SegmentDisplay:inst5|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 15.587 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.970 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.822 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.932 ns )                    ; DigitalClock:inst4|hour[2] ; SegmentDisplay:inst5|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 15.515 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.915 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.767 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.907 ns )                    ; DigitalClock:inst4|min[2]  ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.490 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.906 ns )                    ; DigitalClock:inst4|hour[2] ; SegmentDisplay:inst5|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 15.489 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.850 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.444 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.839 ns )                    ; DigitalClock:inst4|min[2]  ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.422 ns               ;
; N/A                                     ; 37.29 MHz ( period = 26.820 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.672 ns               ;
; N/A                                     ; 37.36 MHz ( period = 26.765 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.617 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.721 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.573 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.699 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.293 ns               ;
; N/A                                     ; 37.50 MHz ( period = 26.666 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.518 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.656 ns )                    ; AlarmLogic:inst3|min[2]    ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.491 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.601 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.195 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.593 ns )                    ; AlarmLogic:inst3|min[2]    ; SegmentDisplay:inst5|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.428 ns               ;
; N/A                                     ; 37.62 MHz ( period = 26.583 ns )                    ; AlarmLogic:inst3|min[2]    ; SegmentDisplay:inst5|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 15.418 ns               ;
; N/A                                     ; 37.66 MHz ( period = 26.551 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.403 ns               ;
; N/A                                     ; 37.68 MHz ( period = 26.542 ns )                    ; DigitalClock:inst4|hour[2] ; SegmentDisplay:inst5|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 15.125 ns               ;
; N/A                                     ; 37.73 MHz ( period = 26.502 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.354 ns               ;
; N/A                                     ; 37.73 MHz ( period = 26.501 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 15.353 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.348 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.447 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.299 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.446 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.298 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.446 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 15.298 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.394 ns )                    ; AlarmLogic:inst3|min[2]    ; SegmentDisplay:inst5|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.229 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.391 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.243 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.381 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 14.975 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.380 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 14.974 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.356 ns )                    ; DigitalClock:inst4|hour[2] ; SegmentDisplay:inst5|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 14.939 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.325 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 14.919 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.315 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 14.929 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.306 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 14.920 ns               ;
; N/A                                     ; 38.06 MHz ( period = 26.273 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 14.867 ns               ;
; N/A                                     ; 38.07 MHz ( period = 26.270 ns )                    ; AlarmLogic:inst3|min[2]    ; SegmentDisplay:inst5|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.105 ns               ;
; N/A                                     ; 38.10 MHz ( period = 26.244 ns )                    ; AlarmLogic:inst3|min[2]    ; SegmentDisplay:inst5|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.079 ns               ;
; N/A                                     ; 38.38 MHz ( period = 26.057 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 14.671 ns               ;
; N/A                                     ; 38.68 MHz ( period = 25.851 ns )                    ; AlarmLogic:inst3|min[2]    ; SegmentDisplay:inst5|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 14.686 ns               ;
; N/A                                     ; 38.69 MHz ( period = 25.848 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 14.462 ns               ;
; N/A                                     ; 38.69 MHz ( period = 25.844 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 14.458 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.839 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 14.453 ns               ;
; N/A                                     ; 38.87 MHz ( period = 25.728 ns )                    ; DigitalClock:inst4|sec[3]  ; SegmentDisplay:inst5|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 14.342 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.720 ns )                    ; AlarmLogic:inst3|sec[2]    ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 14.572 ns               ;
; N/A                                     ; 38.90 MHz ( period = 25.708 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 14.580 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.700 ns )                    ; DigitalClock:inst4|hour[3] ; SegmentDisplay:inst5|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 14.283 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.699 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 14.571 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; AlarmLogic:inst3|hour[2]   ; SegmentDisplay:inst5|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 14.423 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.570 ns )                    ; AlarmLogic:inst3|sec[2]    ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 14.422 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; DigitalClock:inst4|hour[4] ; SegmentDisplay:inst5|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 14.125 ns               ;
; N/A                                     ; 39.20 MHz ( period = 25.510 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min0[5]  ; clk        ; clk      ; None                        ; None                      ; 14.345 ns               ;
; N/A                                     ; 39.20 MHz ( period = 25.509 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min0[4]  ; clk        ; clk      ; None                        ; None                      ; 14.344 ns               ;
; N/A                                     ; 39.20 MHz ( period = 25.508 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min0[0]  ; clk        ; clk      ; None                        ; None                      ; 14.343 ns               ;
; N/A                                     ; 39.20 MHz ( period = 25.507 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min0[6]  ; clk        ; clk      ; None                        ; None                      ; 14.342 ns               ;
; N/A                                     ; 39.21 MHz ( period = 25.505 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min0[1]  ; clk        ; clk      ; None                        ; None                      ; 14.340 ns               ;
; N/A                                     ; 39.22 MHz ( period = 25.496 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min0[2]  ; clk        ; clk      ; None                        ; None                      ; 14.331 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.479 ns )                    ; AlarmLogic:inst3|min[3]    ; SegmentDisplay:inst5|seg_min0[3]  ; clk        ; clk      ; None                        ; None                      ; 14.314 ns               ;
; N/A                                     ; 39.26 MHz ( period = 25.471 ns )                    ; AlarmLogic:inst3|sec[2]    ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 14.323 ns               ;
; N/A                                     ; 39.27 MHz ( period = 25.467 ns )                    ; DigitalClock:inst4|hour[3] ; SegmentDisplay:inst5|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 14.050 ns               ;
; N/A                                     ; 39.29 MHz ( period = 25.450 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 14.322 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.361 ns )                    ; AlarmLogic:inst3|hour[2]   ; SegmentDisplay:inst5|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 14.190 ns               ;
; N/A                                     ; 39.45 MHz ( period = 25.349 ns )                    ; DigitalClock:inst4|hour[3] ; SegmentDisplay:inst5|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 13.932 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.309 ns )                    ; DigitalClock:inst4|hour[4] ; SegmentDisplay:inst5|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 13.892 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.301 ns )                    ; AlarmLogic:inst3|sec[2]    ; SegmentDisplay:inst5|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 14.153 ns               ;
; N/A                                     ; 39.55 MHz ( period = 25.283 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 13.897 ns               ;
; N/A                                     ; 39.56 MHz ( period = 25.277 ns )                    ; DigitalClock:inst4|hour[3] ; SegmentDisplay:inst5|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 13.860 ns               ;
; N/A                                     ; 39.57 MHz ( period = 25.274 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 13.888 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.252 ns )                    ; AlarmLogic:inst3|sec[2]    ; SegmentDisplay:inst5|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 14.104 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.251 ns )                    ; DigitalClock:inst4|hour[3] ; SegmentDisplay:inst5|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 13.834 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.251 ns )                    ; AlarmLogic:inst3|sec[2]    ; SegmentDisplay:inst5|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 14.103 ns               ;
; N/A                                     ; 39.61 MHz ( period = 25.243 ns )                    ; AlarmLogic:inst3|hour[2]   ; SegmentDisplay:inst5|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 14.072 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.241 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 14.113 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.237 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 14.109 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.232 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 14.104 ns               ;
; N/A                                     ; 39.69 MHz ( period = 25.196 ns )                    ; AlarmLogic:inst3|sec[2]    ; SegmentDisplay:inst5|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 14.048 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.191 ns )                    ; DigitalClock:inst4|hour[4] ; SegmentDisplay:inst5|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 13.774 ns               ;
; N/A                                     ; 39.73 MHz ( period = 25.171 ns )                    ; AlarmLogic:inst3|hour[2]   ; SegmentDisplay:inst5|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 14.000 ns               ;
; N/A                                     ; 39.77 MHz ( period = 25.145 ns )                    ; AlarmLogic:inst3|hour[2]   ; SegmentDisplay:inst5|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 13.974 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.121 ns )                    ; AlarmLogic:inst3|sec[3]    ; SegmentDisplay:inst5|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 13.993 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.119 ns )                    ; DigitalClock:inst4|hour[4] ; SegmentDisplay:inst5|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 13.702 ns               ;
; N/A                                     ; 39.85 MHz ( period = 25.093 ns )                    ; DigitalClock:inst4|hour[4] ; SegmentDisplay:inst5|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 13.676 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.025 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 13.639 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.953 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min0[5]  ; clk        ; clk      ; None                        ; None                      ; 13.536 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.952 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min0[4]  ; clk        ; clk      ; None                        ; None                      ; 13.535 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.951 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min0[0]  ; clk        ; clk      ; None                        ; None                      ; 13.534 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min0[6]  ; clk        ; clk      ; None                        ; None                      ; 13.533 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.948 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min0[1]  ; clk        ; clk      ; None                        ; None                      ; 13.531 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.939 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min0[2]  ; clk        ; clk      ; None                        ; None                      ; 13.522 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.922 ns )                    ; DigitalClock:inst4|min[3]  ; SegmentDisplay:inst5|seg_min0[3]  ; clk        ; clk      ; None                        ; None                      ; 13.505 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.909 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 13.523 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 13.514 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.887 ns )                    ; DigitalClock:inst4|hour[3] ; SegmentDisplay:inst5|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 13.470 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.816 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 13.430 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 13.426 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.807 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 13.421 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.781 ns )                    ; AlarmLogic:inst3|hour[2]   ; SegmentDisplay:inst5|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 13.610 ns               ;
; N/A                                     ; 40.44 MHz ( period = 24.729 ns )                    ; DigitalClock:inst4|hour[4] ; SegmentDisplay:inst5|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 13.312 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.701 ns )                    ; DigitalClock:inst4|hour[1] ; SegmentDisplay:inst5|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 13.284 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.701 ns )                    ; DigitalClock:inst4|hour[3] ; SegmentDisplay:inst5|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 13.284 ns               ;
; N/A                                     ; 40.49 MHz ( period = 24.696 ns )                    ; DigitalClock:inst4|sec[4]  ; SegmentDisplay:inst5|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 13.310 ns               ;
; N/A                                     ; 40.57 MHz ( period = 24.651 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 13.265 ns               ;
; N/A                                     ; 40.66 MHz ( period = 24.595 ns )                    ; AlarmLogic:inst3|hour[2]   ; SegmentDisplay:inst5|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 13.424 ns               ;
; N/A                                     ; 40.74 MHz ( period = 24.543 ns )                    ; DigitalClock:inst4|hour[4] ; SegmentDisplay:inst5|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 13.126 ns               ;
; N/A                                     ; 40.87 MHz ( period = 24.468 ns )                    ; DigitalClock:inst4|hour[1] ; SegmentDisplay:inst5|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 13.051 ns               ;
; N/A                                     ; 40.91 MHz ( period = 24.442 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 13.056 ns               ;
; N/A                                     ; 40.92 MHz ( period = 24.438 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 13.052 ns               ;
; N/A                                     ; 40.93 MHz ( period = 24.433 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 13.047 ns               ;
; N/A                                     ; 41.07 MHz ( period = 24.350 ns )                    ; DigitalClock:inst4|hour[1] ; SegmentDisplay:inst5|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 41.12 MHz ( period = 24.322 ns )                    ; DigitalClock:inst4|sec[5]  ; SegmentDisplay:inst5|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 12.936 ns               ;
; N/A                                     ; 41.19 MHz ( period = 24.278 ns )                    ; DigitalClock:inst4|hour[1] ; SegmentDisplay:inst5|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 12.861 ns               ;
; N/A                                     ; 41.23 MHz ( period = 24.252 ns )                    ; DigitalClock:inst4|hour[1] ; SegmentDisplay:inst5|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 12.835 ns               ;
; N/A                                     ; 41.31 MHz ( period = 24.208 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 13.080 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.199 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 13.071 ns               ;
; N/A                                     ; 41.33 MHz ( period = 24.195 ns )                    ; TimerLogic:inst13|mmsec[4] ; SegmentDisplay:inst5|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 23.964 ns               ;
; N/A                                     ; 41.49 MHz ( period = 24.105 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 12.977 ns               ;
; N/A                                     ; 41.50 MHz ( period = 24.096 ns )                    ; AlarmLogic:inst3|sec[5]    ; SegmentDisplay:inst5|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 12.968 ns               ;
; N/A                                     ; 41.52 MHz ( period = 24.082 ns )                    ; AlarmLogic:inst3|hour[3]   ; SegmentDisplay:inst5|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 12.911 ns               ;
; N/A                                     ; 41.57 MHz ( period = 24.057 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 12.671 ns               ;
; N/A                                     ; 41.58 MHz ( period = 24.048 ns )                    ; DigitalClock:inst4|sec[2]  ; SegmentDisplay:inst5|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 12.662 ns               ;
; N/A                                     ; 41.59 MHz ( period = 24.045 ns )                    ; TimerLogic:inst13|mmsec[4] ; SegmentDisplay:inst5|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 23.814 ns               ;
; N/A                                     ; 41.66 MHz ( period = 24.005 ns )                    ; AlarmLogic:inst3|hour[4]   ; SegmentDisplay:inst5|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 12.834 ns               ;
; N/A                                     ; 41.75 MHz ( period = 23.950 ns )                    ; AlarmLogic:inst3|sec[4]    ; SegmentDisplay:inst5|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 12.822 ns               ;
; N/A                                     ; 41.76 MHz ( period = 23.946 ns )                    ; TimerLogic:inst13|mmsec[4] ; SegmentDisplay:inst5|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 23.715 ns               ;
; N/A                                     ; 41.85 MHz ( period = 23.897 ns )                    ; AlarmLogic:inst3|min[1]    ; SegmentDisplay:inst5|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 12.732 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                            ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw2'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 189.83 MHz ( period = 5.268 ns )               ; DigitalClock:inst4|hour[0] ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 5.037 ns                ;
; N/A   ; 189.83 MHz ( period = 5.268 ns )               ; DigitalClock:inst4|hour[0] ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 5.037 ns                ;
; N/A   ; 189.83 MHz ( period = 5.268 ns )               ; DigitalClock:inst4|hour[0] ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 5.037 ns                ;
; N/A   ; 189.83 MHz ( period = 5.268 ns )               ; DigitalClock:inst4|hour[0] ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 5.037 ns                ;
; N/A   ; 189.83 MHz ( period = 5.268 ns )               ; DigitalClock:inst4|hour[0] ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 5.037 ns                ;
; N/A   ; 195.96 MHz ( period = 5.103 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 195.96 MHz ( period = 5.103 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 195.96 MHz ( period = 5.103 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 195.96 MHz ( period = 5.103 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 195.96 MHz ( period = 5.103 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 195.96 MHz ( period = 5.103 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 196.89 MHz ( period = 5.079 ns )               ; DigitalClock:inst4|hour[1] ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 4.848 ns                ;
; N/A   ; 196.89 MHz ( period = 5.079 ns )               ; DigitalClock:inst4|hour[1] ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 4.848 ns                ;
; N/A   ; 196.89 MHz ( period = 5.079 ns )               ; DigitalClock:inst4|hour[1] ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 4.848 ns                ;
; N/A   ; 196.89 MHz ( period = 5.079 ns )               ; DigitalClock:inst4|hour[1] ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 4.848 ns                ;
; N/A   ; 196.89 MHz ( period = 5.079 ns )               ; DigitalClock:inst4|hour[1] ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 4.848 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.845 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.845 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.845 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.845 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.845 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.845 ns                ;
; N/A   ; 198.49 MHz ( period = 5.038 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.838 ns                ;
; N/A   ; 198.49 MHz ( period = 5.038 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.838 ns                ;
; N/A   ; 198.49 MHz ( period = 5.038 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.838 ns                ;
; N/A   ; 198.49 MHz ( period = 5.038 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.838 ns                ;
; N/A   ; 198.49 MHz ( period = 5.038 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.838 ns                ;
; N/A   ; 198.49 MHz ( period = 5.038 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.838 ns                ;
; N/A   ; 200.40 MHz ( period = 4.990 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.759 ns                ;
; N/A   ; 200.40 MHz ( period = 4.990 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.759 ns                ;
; N/A   ; 200.40 MHz ( period = 4.990 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.759 ns                ;
; N/A   ; 200.40 MHz ( period = 4.990 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.759 ns                ;
; N/A   ; 200.40 MHz ( period = 4.990 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.759 ns                ;
; N/A   ; 200.40 MHz ( period = 4.990 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.759 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.705 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.705 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.705 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.705 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.705 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.705 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.669 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.669 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.669 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.669 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.669 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.669 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.561 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.561 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.561 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.561 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.561 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.561 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.545 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.545 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.545 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.545 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.545 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.545 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.445 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.445 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.445 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.445 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.445 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.445 ns                ;
; N/A   ; 220.65 MHz ( period = 4.532 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 4.301 ns                ;
; N/A   ; 220.65 MHz ( period = 4.532 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 4.301 ns                ;
; N/A   ; 220.65 MHz ( period = 4.532 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 4.301 ns                ;
; N/A   ; 220.65 MHz ( period = 4.532 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 4.301 ns                ;
; N/A   ; 220.65 MHz ( period = 4.532 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 4.301 ns                ;
; N/A   ; 220.65 MHz ( period = 4.532 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 4.301 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 4.219 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 4.219 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 4.219 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 4.219 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; DigitalClock:inst4|min[4]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 4.219 ns                ;
; N/A   ; 224.52 MHz ( period = 4.454 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 4.192 ns                ;
; N/A   ; 224.52 MHz ( period = 4.454 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 4.192 ns                ;
; N/A   ; 224.52 MHz ( period = 4.454 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 4.192 ns                ;
; N/A   ; 224.52 MHz ( period = 4.454 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 4.192 ns                ;
; N/A   ; 224.52 MHz ( period = 4.454 ns )               ; DigitalClock:inst4|min[1]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 4.192 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; DigitalClock:inst4|min[3]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 4.052 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 4.052 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 4.052 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 4.052 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns )               ; DigitalClock:inst4|min[2]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 4.052 ns                ;
; N/A   ; 233.75 MHz ( period = 4.278 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 233.75 MHz ( period = 4.278 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 233.75 MHz ( period = 4.278 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 233.75 MHz ( period = 4.278 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 233.75 MHz ( period = 4.278 ns )               ; DigitalClock:inst4|min[0]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 242.13 MHz ( period = 4.130 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.899 ns                ;
; N/A   ; 242.13 MHz ( period = 4.130 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.899 ns                ;
; N/A   ; 242.13 MHz ( period = 4.130 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.899 ns                ;
; N/A   ; 242.13 MHz ( period = 4.130 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.899 ns                ;
; N/A   ; 242.13 MHz ( period = 4.130 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.899 ns                ;
; N/A   ; 242.13 MHz ( period = 4.130 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.899 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.778 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.778 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.778 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.778 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.778 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.778 ns                ;
; N/A   ; 249.50 MHz ( period = 4.008 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.777 ns                ;
; N/A   ; 249.50 MHz ( period = 4.008 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.777 ns                ;
; N/A   ; 249.50 MHz ( period = 4.008 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.777 ns                ;
; N/A   ; 249.50 MHz ( period = 4.008 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.777 ns                ;
; N/A   ; 249.50 MHz ( period = 4.008 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.777 ns                ;
; N/A   ; 249.50 MHz ( period = 4.008 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.777 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; DigitalClock:inst4|min[5]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.648 ns                ;
; N/A   ; 259.54 MHz ( period = 3.853 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 259.54 MHz ( period = 3.853 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 259.54 MHz ( period = 3.853 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 259.54 MHz ( period = 3.853 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 259.54 MHz ( period = 3.853 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 259.54 MHz ( period = 3.853 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.622 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.506 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.506 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.506 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.506 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.506 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns )               ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.506 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.242 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.242 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.242 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.242 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; DigitalClock:inst4|sec[2]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.242 ns                ;
; N/A   ; 290.02 MHz ( period = 3.448 ns )               ; DigitalClock:inst4|hour[2] ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 290.02 MHz ( period = 3.448 ns )               ; DigitalClock:inst4|hour[2] ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 290.02 MHz ( period = 3.448 ns )               ; DigitalClock:inst4|hour[2] ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 290.02 MHz ( period = 3.448 ns )               ; DigitalClock:inst4|hour[2] ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 290.02 MHz ( period = 3.448 ns )               ; DigitalClock:inst4|hour[2] ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; DigitalClock:inst4|sec[0]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; DigitalClock:inst4|sec[3]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; DigitalClock:inst4|hour[3] ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; DigitalClock:inst4|hour[3] ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; DigitalClock:inst4|hour[3] ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; DigitalClock:inst4|hour[3] ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; DigitalClock:inst4|hour[3] ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns )               ; DigitalClock:inst4|sec[5]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; DigitalClock:inst4|sec[1]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|sec[4]  ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|hour[4] ; DigitalClock:inst4|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|hour[4] ; DigitalClock:inst4|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|hour[4] ; DigitalClock:inst4|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|hour[4] ; DigitalClock:inst4|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst4|hour[4] ; DigitalClock:inst4|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.712 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw1'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0] ; MasterSelect:inst|set_time[2] ; sw1        ; sw1      ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0] ; MasterSelect:inst|set_time[1] ; sw1        ; sw1      ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0] ; MasterSelect:inst|set_time[0] ; sw1        ; sw1      ; None                        ; None                      ; 1.083 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[1] ; MasterSelect:inst|set_time[2] ; sw1        ; sw1      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[1] ; MasterSelect:inst|set_time[1] ; sw1        ; sw1      ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[1] ; MasterSelect:inst|set_time[0] ; sw1        ; sw1      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; TimerLogic:inst13|state       ; TimerLogic:inst13|state       ; sw1        ; sw1      ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[2] ; MasterSelect:inst|set_time[0] ; sw1        ; sw1      ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[2] ; MasterSelect:inst|set_time[1] ; sw1        ; sw1      ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[2] ; MasterSelect:inst|set_time[2] ; sw1        ; sw1      ; None                        ; None                      ; 0.827 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw3'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; AlarmLogic:inst3|alarm ; AlarmLogic:inst3|alarm ; sw3        ; sw3      ; None                        ; None                      ; 0.747 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|sec[5]   ; clk        ; clk      ; None                       ; None                       ; 0.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|clk2hz                            ; AlarmLogic:inst3|AlarmClock ; clk        ; clk      ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 0.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[0]                          ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 0.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[4]                          ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 0.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[3]                          ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|sec[4]   ; clk        ; clk      ; None                       ; None                       ; 0.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 0.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|sec[3]   ; clk        ; clk      ; None                       ; None                       ; 0.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|sec[2]   ; clk        ; clk      ; None                       ; None                       ; 0.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[1]                          ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|sec[1]   ; clk        ; clk      ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 1.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[2]                          ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|sec[0]   ; clk        ; clk      ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[0]                          ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[3]                          ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|sec[5]   ; clk        ; clk      ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|sec[3]   ; clk        ; clk      ; None                       ; None                       ; 1.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[0]                          ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[0]                          ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[1]                          ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|sec[2]   ; clk        ; clk      ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[2]                          ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|sec[1]   ; clk        ; clk      ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|sec[5]   ; clk        ; clk      ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|sec[4]   ; clk        ; clk      ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[0]                          ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|sec[5]   ; clk        ; clk      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|sec[4]   ; clk        ; clk      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[1]                          ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|sec[3]   ; clk        ; clk      ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[2]                          ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|sec[2]   ; clk        ; clk      ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[1]                          ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|sec[3]   ; clk        ; clk      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|sec[5]   ; clk        ; clk      ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|sec[4]   ; clk        ; clk      ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|sec[5]   ; clk        ; clk      ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|sec[4]   ; clk        ; clk      ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[4]                          ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[4]                          ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[4]                          ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[4]                          ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[3]                          ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[3]                          ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[3]                          ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[2]                          ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[2]                          ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|sec[3]   ; clk        ; clk      ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|sec[2]   ; clk        ; clk      ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|sec[1]   ; clk        ; clk      ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|sec[0]   ; clk        ; clk      ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|sec[0]   ; clk        ; clk      ; None                       ; None                       ; 3.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|sec[3]   ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|sec[4]   ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|sec[2]   ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|sec[1]   ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|sec[0]   ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; SegmentDisplay:inst5|blink                          ; AlarmLogic:inst3|AlarmClock ; clk        ; clk      ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|sec[2]   ; clk        ; clk      ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|sec[1]   ; clk        ; clk      ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|sec[0]   ; clk        ; clk      ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|sec[1]   ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|sec[0]   ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[0]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 4.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 4.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 4.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 4.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 4.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 4.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 4.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 4.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 4.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 4.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|hour[2]  ; clk        ; clk      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|hour[1]  ; clk        ; clk      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|hour[4]  ; clk        ; clk      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|hour[3]  ; clk        ; clk      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 4.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[5]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 4.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 4.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[4]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[1]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[5]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[3]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[0]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[2]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[3]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|min[4]   ; clk        ; clk      ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|min[5]   ; clk        ; clk      ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|sec[2]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[1]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|hour[1]                          ; DigitalClock:inst4|hour[0]  ; clk        ; clk      ; None                       ; None                       ; 4.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|min[2]   ; clk        ; clk      ; None                       ; None                       ; 4.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|min[3]   ; clk        ; clk      ; None                       ; None                       ; 4.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|min[1]   ; clk        ; clk      ; None                       ; None                       ; 4.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; DigitalClock:inst4|min[4]                           ; DigitalClock:inst4|min[0]   ; clk        ; clk      ; None                       ; None                       ; 4.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1]                           ; AlarmLogic:inst3|hour[2]    ; clk        ; clk      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1]                           ; AlarmLogic:inst3|hour[1]    ; clk        ; clk      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1]                           ; AlarmLogic:inst3|hour[0]    ; clk        ; clk      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1]                           ; AlarmLogic:inst3|hour[3]    ; clk        ; clk      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1]                           ; AlarmLogic:inst3|hour[4]    ; clk        ; clk      ; None                       ; None                       ; 3.447 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                             ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+-------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                            ; To Clock ;
+-------+--------------+------------+-------+-------------------------------+----------+
; N/A   ; None         ; 1.899 ns   ; sw2   ; SegmentDisplay:inst5|state.s0 ; clk      ;
; N/A   ; None         ; 1.693 ns   ; reset ; SegmentDisplay:inst5|state.s0 ; clk      ;
; N/A   ; None         ; 1.671 ns   ; sw2   ; SegmentDisplay:inst5|blink    ; clk      ;
; N/A   ; None         ; 1.549 ns   ; sw2   ; SegmentDisplay:inst5|state.s3 ; clk      ;
; N/A   ; None         ; 1.335 ns   ; sw2   ; SegmentDisplay:inst5|state.s1 ; clk      ;
; N/A   ; None         ; 1.017 ns   ; reset ; SegmentDisplay:inst5|state.s3 ; clk      ;
; N/A   ; None         ; 1.017 ns   ; reset ; SegmentDisplay:inst5|state.s1 ; clk      ;
; N/A   ; None         ; 0.764 ns   ; sw0   ; MasterSelect:inst|sw0_node    ; clk      ;
; N/A   ; None         ; -3.574 ns  ; sw2   ; AlarmLogic:inst3|AlarmClock   ; clk      ;
+-------+--------------+------------+-------+-------------------------------+----------+


+---------------------------------------------------------------------------------------------------+
; tco                                                                                               ;
+-------+--------------+------------+-----------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                              ; To           ; From Clock ;
+-------+--------------+------------+-----------------------------------+--------------+------------+
; N/A   ; None         ; 12.469 ns  ; SegmentDisplay:inst5|mode_out[0]  ; mode_out[0]  ; clk        ;
; N/A   ; None         ; 11.757 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[2] ; clk        ;
; N/A   ; None         ; 11.736 ns  ; SegmentDisplay:inst5|seg_min0[2]  ; seg_min0[2]  ; clk        ;
; N/A   ; None         ; 11.721 ns  ; SegmentDisplay:inst5|seg_min0[1]  ; seg_min0[1]  ; clk        ;
; N/A   ; None         ; 11.610 ns  ; SegmentDisplay:inst5|seg_sec1[6]  ; seg_sec1[6]  ; clk        ;
; N/A   ; None         ; 11.464 ns  ; SegmentDisplay:inst5|seg_min0[0]  ; seg_min0[0]  ; clk        ;
; N/A   ; None         ; 11.453 ns  ; SegmentDisplay:inst5|seg_min0[6]  ; seg_min0[6]  ; clk        ;
; N/A   ; None         ; 11.429 ns  ; SegmentDisplay:inst5|seg_min0[5]  ; seg_min0[5]  ; clk        ;
; N/A   ; None         ; 11.427 ns  ; SegmentDisplay:inst5|seg_sec1[4]  ; seg_sec1[4]  ; clk        ;
; N/A   ; None         ; 11.401 ns  ; SegmentDisplay:inst5|seg_min0[3]  ; seg_min0[3]  ; clk        ;
; N/A   ; None         ; 11.379 ns  ; SegmentDisplay:inst5|seg_sec1[2]  ; seg_sec1[2]  ; clk        ;
; N/A   ; None         ; 11.354 ns  ; SegmentDisplay:inst5|seg_min0[4]  ; seg_min0[4]  ; clk        ;
; N/A   ; None         ; 11.338 ns  ; SegmentDisplay:inst5|seg_sec1[3]  ; seg_sec1[3]  ; clk        ;
; N/A   ; None         ; 11.337 ns  ; SegmentDisplay:inst5|seg_sec1[0]  ; seg_sec1[0]  ; clk        ;
; N/A   ; None         ; 11.318 ns  ; SegmentDisplay:inst5|seg_sec1[5]  ; seg_sec1[5]  ; clk        ;
; N/A   ; None         ; 11.290 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[5] ; clk        ;
; N/A   ; None         ; 11.290 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[6] ; clk        ;
; N/A   ; None         ; 11.194 ns  ; SegmentDisplay:inst5|seg_hour0[0] ; seg_hour0[0] ; clk        ;
; N/A   ; None         ; 11.189 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[0] ; clk        ;
; N/A   ; None         ; 11.189 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[1] ; clk        ;
; N/A   ; None         ; 11.178 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[3] ; clk        ;
; N/A   ; None         ; 11.154 ns  ; SegmentDisplay:inst5|mode_out[1]  ; mode_out[1]  ; clk        ;
; N/A   ; None         ; 11.135 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[4] ; clk        ;
; N/A   ; None         ; 11.103 ns  ; SegmentDisplay:inst5|seg_hour1[0] ; seg_hour1[0] ; clk        ;
; N/A   ; None         ; 11.069 ns  ; SegmentDisplay:inst5|seg_hour1[2] ; seg_hour1[2] ; clk        ;
; N/A   ; None         ; 11.055 ns  ; SegmentDisplay:inst5|seg_hour0[1] ; seg_hour0[1] ; clk        ;
; N/A   ; None         ; 11.050 ns  ; SegmentDisplay:inst5|seg_hour1[5] ; seg_hour1[5] ; clk        ;
; N/A   ; None         ; 11.040 ns  ; SegmentDisplay:inst5|seg_hour0[3] ; seg_hour0[3] ; clk        ;
; N/A   ; None         ; 11.036 ns  ; SegmentDisplay:inst5|mode_out[2]  ; mode_out[2]  ; clk        ;
; N/A   ; None         ; 11.035 ns  ; SegmentDisplay:inst5|seg_hour0[6] ; seg_hour0[6] ; clk        ;
; N/A   ; None         ; 11.026 ns  ; SegmentDisplay:inst5|seg_sec0[6]  ; seg_sec0[6]  ; clk        ;
; N/A   ; None         ; 11.022 ns  ; SegmentDisplay:inst5|seg_min1[0]  ; seg_min1[0]  ; clk        ;
; N/A   ; None         ; 11.012 ns  ; SegmentDisplay:inst5|seg_hour0[2] ; seg_hour0[2] ; clk        ;
; N/A   ; None         ; 11.010 ns  ; SegmentDisplay:inst5|seg_hour1[1] ; seg_hour1[1] ; clk        ;
; N/A   ; None         ; 11.009 ns  ; SegmentDisplay:inst5|seg_hour0[4] ; seg_hour0[4] ; clk        ;
; N/A   ; None         ; 10.966 ns  ; SegmentDisplay:inst5|seg_hour1[3] ; seg_hour1[3] ; clk        ;
; N/A   ; None         ; 10.950 ns  ; SegmentDisplay:inst5|seg_hour0[5] ; seg_hour0[5] ; clk        ;
; N/A   ; None         ; 10.803 ns  ; AlarmLogic:inst3|alarm_out[7]     ; alarm_out[7] ; clk        ;
; N/A   ; None         ; 10.772 ns  ; SegmentDisplay:inst5|seg_sec0[4]  ; seg_sec0[4]  ; clk        ;
; N/A   ; None         ; 10.767 ns  ; SegmentDisplay:inst5|seg_sec0[3]  ; seg_sec0[3]  ; clk        ;
; N/A   ; None         ; 10.757 ns  ; SegmentDisplay:inst5|seg_sec0[2]  ; seg_sec0[2]  ; clk        ;
; N/A   ; None         ; 10.749 ns  ; SegmentDisplay:inst5|seg_sec1[1]  ; seg_sec1[1]  ; clk        ;
; N/A   ; None         ; 10.711 ns  ; SegmentDisplay:inst5|seg_min1[4]  ; seg_min1[4]  ; clk        ;
; N/A   ; None         ; 10.691 ns  ; SegmentDisplay:inst5|seg_hour1[6] ; seg_hour1[6] ; clk        ;
; N/A   ; None         ; 10.684 ns  ; SegmentDisplay:inst5|seg_hour1[4] ; seg_hour1[4] ; clk        ;
; N/A   ; None         ; 10.682 ns  ; SegmentDisplay:inst5|seg_sec0[1]  ; seg_sec0[1]  ; clk        ;
; N/A   ; None         ; 10.673 ns  ; SegmentDisplay:inst5|seg_sec0[5]  ; seg_sec0[5]  ; clk        ;
; N/A   ; None         ; 10.665 ns  ; SegmentDisplay:inst5|seg_min1[1]  ; seg_min1[1]  ; clk        ;
; N/A   ; None         ; 10.619 ns  ; SegmentDisplay:inst5|seg_min1[2]  ; seg_min1[2]  ; clk        ;
; N/A   ; None         ; 10.386 ns  ; SegmentDisplay:inst5|seg_sec0[0]  ; seg_sec0[0]  ; clk        ;
; N/A   ; None         ; 10.347 ns  ; SegmentDisplay:inst5|seg_min1[3]  ; seg_min1[3]  ; clk        ;
; N/A   ; None         ; 10.347 ns  ; SegmentDisplay:inst5|seg_min1[5]  ; seg_min1[5]  ; clk        ;
; N/A   ; None         ; 10.345 ns  ; SegmentDisplay:inst5|seg_min1[6]  ; seg_min1[6]  ; clk        ;
; N/A   ; None         ; 9.571 ns   ; AlarmLogic:inst3|alarm            ; alarm_on[0]  ; sw3        ;
; N/A   ; None         ; 9.571 ns   ; AlarmLogic:inst3|alarm            ; alarm_on[1]  ; sw3        ;
; N/A   ; None         ; 9.563 ns   ; AlarmLogic:inst3|alarm            ; alarm_on[2]  ; sw3        ;
; N/A   ; None         ; 9.079 ns   ; AlarmLogic:inst3|alarm            ; alarm_on[5]  ; sw3        ;
; N/A   ; None         ; 9.079 ns   ; AlarmLogic:inst3|alarm            ; alarm_on[6]  ; sw3        ;
; N/A   ; None         ; 8.728 ns   ; AlarmLogic:inst3|alarm            ; alarm_on[3]  ; sw3        ;
; N/A   ; None         ; 8.728 ns   ; AlarmLogic:inst3|alarm            ; alarm_on[4]  ; sw3        ;
+-------+--------------+------------+-----------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                            ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; N/A           ; None        ; 4.814 ns  ; sw2   ; AlarmLogic:inst3|AlarmClock   ; clk      ;
; N/A           ; None        ; -0.718 ns ; sw0   ; MasterSelect:inst|sw0_node    ; clk      ;
; N/A           ; None        ; -0.971 ns ; reset ; SegmentDisplay:inst5|state.s3 ; clk      ;
; N/A           ; None        ; -0.971 ns ; reset ; SegmentDisplay:inst5|state.s1 ; clk      ;
; N/A           ; None        ; -1.289 ns ; sw2   ; SegmentDisplay:inst5|state.s1 ; clk      ;
; N/A           ; None        ; -1.503 ns ; sw2   ; SegmentDisplay:inst5|state.s3 ; clk      ;
; N/A           ; None        ; -1.625 ns ; sw2   ; SegmentDisplay:inst5|blink    ; clk      ;
; N/A           ; None        ; -1.647 ns ; reset ; SegmentDisplay:inst5|state.s0 ; clk      ;
; N/A           ; None        ; -1.853 ns ; sw2   ; SegmentDisplay:inst5|state.s0 ; clk      ;
+---------------+-------------+-----------+-------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 16:11:35 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "AlarmLogic:inst3|AlarmClock" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "sw2" is an undefined clock
    Info: Assuming node "sw1" is an undefined clock
    Info: Assuming node "sw3" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "AlarmLogic:inst3|AlarmClock" as buffer
    Info: Detected ripple clock "MasterSelect:inst|clk2hz" as buffer
    Info: Detected ripple clock "SegmentDisplay:inst5|blink" as buffer
    Info: Detected gated clock "DigitalClock:inst4|Equal0~49" as buffer
    Info: Detected ripple clock "MasterSelect:inst|sw0_node" as buffer
    Info: Detected gated clock "DigitalClock:inst4|timeClock~0" as buffer
    Info: Detected ripple clock "MasterSelect:inst|mode[0]" as buffer
    Info: Detected ripple clock "MasterSelect:inst|mode[1]" as buffer
    Info: Detected ripple clock "MasterSelect:inst|clk1hz" as buffer
    Info: Detected gated clock "DigitalClock:inst4|Equal0~50" as buffer
    Info: Detected gated clock "DigitalClock:inst4|timeClock" as buffer
    Info: Detected ripple clock "MasterSelect:inst|clk100hz" as buffer
Info: Clock "clk" has Internal fmax of 33.11 MHz between source register "DigitalClock:inst4|min[3]" and destination register "SegmentDisplay:inst5|seg_min1[3]" (period= 30.198 ns)
    Info: + Longest register to register delay is 18.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N4; Fanout = 14; REG Node = 'DigitalClock:inst4|min[3]'
        Info: 2: + IC(0.454 ns) + CELL(0.382 ns) = 0.836 ns; Loc. = LC_X18_Y11_N7; Fanout = 1; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1'
        Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 1.374 ns; Loc. = LC_X18_Y11_N8; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39'
        Info: 4: + IC(0.972 ns) + CELL(0.382 ns) = 2.728 ns; Loc. = LC_X20_Y11_N0; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LC_X20_Y11_N1; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.870 ns; Loc. = LC_X20_Y11_N2; Fanout = 1; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1'
        Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.408 ns; Loc. = LC_X20_Y11_N3; Fanout = 9; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31'
        Info: 8: + IC(0.351 ns) + CELL(0.390 ns) = 4.149 ns; Loc. = LC_X20_Y11_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33'
        Info: 9: + IC(1.755 ns) + CELL(0.509 ns) = 6.413 ns; Loc. = LC_X20_Y11_N7; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.484 ns; Loc. = LC_X20_Y11_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1'
        Info: 11: + IC(0.000 ns) + CELL(0.538 ns) = 7.022 ns; Loc. = LC_X20_Y11_N9; Fanout = 11; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43'
        Info: 12: + IC(1.185 ns) + CELL(0.101 ns) = 8.308 ns; Loc. = LC_X19_Y14_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22'
        Info: 13: + IC(1.088 ns) + CELL(0.499 ns) = 9.895 ns; Loc. = LC_X19_Y13_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62'
        Info: 14: + IC(0.000 ns) + CELL(0.069 ns) = 9.964 ns; Loc. = LC_X19_Y13_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60'
        Info: 15: + IC(0.000 ns) + CELL(0.157 ns) = 10.121 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56'
        Info: 16: + IC(0.000 ns) + CELL(0.549 ns) = 10.670 ns; Loc. = LC_X19_Y13_N6; Fanout = 6; COMB Node = 'SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53'
        Info: 17: + IC(0.638 ns) + CELL(0.101 ns) = 11.409 ns; Loc. = LC_X20_Y13_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst5|Mux27~500'
        Info: 18: + IC(0.630 ns) + CELL(0.101 ns) = 12.140 ns; Loc. = LC_X19_Y13_N0; Fanout = 1; COMB Node = 'SegmentDisplay:inst5|Mux24~441'
        Info: 19: + IC(1.049 ns) + CELL(0.390 ns) = 13.579 ns; Loc. = LC_X18_Y12_N7; Fanout = 1; COMB Node = 'SegmentDisplay:inst5|WideNor3~170'
        Info: 20: + IC(1.406 ns) + CELL(0.258 ns) = 15.243 ns; Loc. = LC_X21_Y13_N7; Fanout = 7; COMB Node = 'SegmentDisplay:inst5|WideNor3~171'
        Info: 21: + IC(0.417 ns) + CELL(0.258 ns) = 15.918 ns; Loc. = LC_X21_Y13_N9; Fanout = 4; COMB Node = 'SegmentDisplay:inst5|Equal32~122'
        Info: 22: + IC(0.397 ns) + CELL(0.522 ns) = 16.837 ns; Loc. = LC_X21_Y13_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst5|Selector26~30'
        Info: 23: + IC(0.403 ns) + CELL(0.258 ns) = 17.498 ns; Loc. = LC_X21_Y13_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst5|Selector27~21'
        Info: 24: + IC(0.630 ns) + CELL(0.653 ns) = 18.781 ns; Loc. = LC_X20_Y13_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5|seg_min1[3]'
        Info: Total cell delay = 7.406 ns ( 39.43 % )
        Info: Total interconnect delay = 11.375 ns ( 60.57 % )
    Info: - Smallest clock skew is -11.186 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.731 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'
            Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst|clk100hz'
            Info: 3: + IC(3.118 ns) + CELL(0.629 ns) = 6.731 ns; Loc. = LC_X20_Y13_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5|seg_min1[3]'
            Info: Total cell delay = 2.755 ns ( 40.93 % )
            Info: Total interconnect delay = 3.976 ns ( 59.07 % )
        Info: - Longest clock path from clock "clk" to source register is 17.917 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'
            Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst|clk100hz'
            Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X8_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst|sw0_node'
            Info: 4: + IC(3.914 ns) + CELL(0.827 ns) = 11.664 ns; Loc. = LC_X18_Y6_N9; Fanout = 76; REG Node = 'MasterSelect:inst|mode[1]'
            Info: 5: + IC(1.512 ns) + CELL(0.390 ns) = 13.566 ns; Loc. = LC_X21_Y8_N7; Fanout = 4; COMB Node = 'DigitalClock:inst4|Equal0~50'
            Info: 6: + IC(0.401 ns) + CELL(0.258 ns) = 14.225 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4|timeClock'
            Info: 7: + IC(3.063 ns) + CELL(0.629 ns) = 17.917 ns; Loc. = LC_X18_Y11_N4; Fanout = 14; REG Node = 'DigitalClock:inst4|min[3]'
            Info: Total cell delay = 5.057 ns ( 28.22 % )
            Info: Total interconnect delay = 12.860 ns ( 71.78 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "sw2" has Internal fmax of 189.83 MHz between source register "DigitalClock:inst4|hour[0]" and destination register "DigitalClock:inst4|hour[2]" (period= 5.268 ns)
    Info: + Longest register to register delay is 5.037 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y8_N0; Fanout = 6; REG Node = 'DigitalClock:inst4|hour[0]'
        Info: 2: + IC(1.570 ns) + CELL(0.258 ns) = 1.828 ns; Loc. = LC_X17_Y9_N8; Fanout = 1; COMB Node = 'DigitalClock:inst4|LessThan2~68'
        Info: 3: + IC(1.457 ns) + CELL(0.101 ns) = 3.386 ns; Loc. = LC_X12_Y8_N8; Fanout = 5; COMB Node = 'DigitalClock:inst4|LessThan2~69'
        Info: 4: + IC(0.667 ns) + CELL(0.984 ns) = 5.037 ns; Loc. = LC_X13_Y8_N2; Fanout = 13; REG Node = 'DigitalClock:inst4|hour[2]'
        Info: Total cell delay = 1.343 ns ( 26.66 % )
        Info: Total interconnect delay = 3.694 ns ( 73.34 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "sw2" to destination register is 7.613 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'
            Info: 2: + IC(2.133 ns) + CELL(0.258 ns) = 3.690 ns; Loc. = LC_X21_Y8_N8; Fanout = 1; COMB Node = 'DigitalClock:inst4|timeClock~0'
            Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 3.952 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4|timeClock'
            Info: 4: + IC(3.032 ns) + CELL(0.629 ns) = 7.613 ns; Loc. = LC_X13_Y8_N2; Fanout = 13; REG Node = 'DigitalClock:inst4|hour[2]'
            Info: Total cell delay = 2.287 ns ( 30.04 % )
            Info: Total interconnect delay = 5.326 ns ( 69.96 % )
        Info: - Longest clock path from clock "sw2" to source register is 7.613 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'
            Info: 2: + IC(2.133 ns) + CELL(0.258 ns) = 3.690 ns; Loc. = LC_X21_Y8_N8; Fanout = 1; COMB Node = 'DigitalClock:inst4|timeClock~0'
            Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 3.952 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4|timeClock'
            Info: 4: + IC(3.032 ns) + CELL(0.629 ns) = 7.613 ns; Loc. = LC_X13_Y8_N0; Fanout = 6; REG Node = 'DigitalClock:inst4|hour[0]'
            Info: Total cell delay = 2.287 ns ( 30.04 % )
            Info: Total interconnect delay = 5.326 ns ( 69.96 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "sw1" Internal fmax is restricted to 320.1 MHz between source register "MasterSelect:inst|set_time[0]" and destination register "MasterSelect:inst|set_time[2]"
    Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.102 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y15_N5; Fanout = 11; REG Node = 'MasterSelect:inst|set_time[0]'
            Info: 2: + IC(0.565 ns) + CELL(0.537 ns) = 1.102 ns; Loc. = LC_X19_Y15_N0; Fanout = 10; REG Node = 'MasterSelect:inst|set_time[2]'
            Info: Total cell delay = 0.537 ns ( 48.73 % )
            Info: Total interconnect delay = 0.565 ns ( 51.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "sw1" to destination register is 6.480 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'
                Info: 2: + IC(4.552 ns) + CELL(0.629 ns) = 6.480 ns; Loc. = LC_X19_Y15_N0; Fanout = 10; REG Node = 'MasterSelect:inst|set_time[2]'
                Info: Total cell delay = 1.928 ns ( 29.75 % )
                Info: Total interconnect delay = 4.552 ns ( 70.25 % )
            Info: - Longest clock path from clock "sw1" to source register is 6.480 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'
                Info: 2: + IC(4.552 ns) + CELL(0.629 ns) = 6.480 ns; Loc. = LC_X19_Y15_N5; Fanout = 11; REG Node = 'MasterSelect:inst|set_time[0]'
                Info: Total cell delay = 1.928 ns ( 29.75 % )
                Info: Total interconnect delay = 4.552 ns ( 70.25 % )
        Info: + Micro clock to output delay of source is 0.198 ns
        Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "sw3" Internal fmax is restricted to 320.1 MHz between source register "AlarmLogic:inst3|alarm" and destination register "AlarmLogic:inst3|alarm"
    Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.747 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3|alarm'
            Info: 2: + IC(0.474 ns) + CELL(0.273 ns) = 0.747 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3|alarm'
            Info: Total cell delay = 0.273 ns ( 36.55 % )
            Info: Total interconnect delay = 0.474 ns ( 63.45 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "sw3" to destination register is 4.336 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'sw3'
                Info: 2: + IC(2.408 ns) + CELL(0.629 ns) = 4.336 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3|alarm'
                Info: Total cell delay = 1.928 ns ( 44.46 % )
                Info: Total interconnect delay = 2.408 ns ( 55.54 % )
            Info: - Longest clock path from clock "sw3" to source register is 4.336 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'sw3'
                Info: 2: + IC(2.408 ns) + CELL(0.629 ns) = 4.336 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3|alarm'
                Info: Total cell delay = 1.928 ns ( 44.46 % )
                Info: Total interconnect delay = 2.408 ns ( 55.54 % )
        Info: + Micro clock to output delay of source is 0.198 ns
        Info: + Micro setup delay of destination is 0.033 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DigitalClock:inst4|min[5]" and destination pin or register "DigitalClock:inst4|min[5]" for clock "clk" (Hold time is 8.419 ns)
    Info: + Largest clock skew is 9.338 ns
        Info: + Longest clock path from clock "clk" to destination register is 17.917 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'
            Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst|clk100hz'
            Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X8_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst|sw0_node'
            Info: 4: + IC(3.914 ns) + CELL(0.827 ns) = 11.664 ns; Loc. = LC_X18_Y6_N9; Fanout = 76; REG Node = 'MasterSelect:inst|mode[1]'
            Info: 5: + IC(1.512 ns) + CELL(0.390 ns) = 13.566 ns; Loc. = LC_X21_Y8_N7; Fanout = 4; COMB Node = 'DigitalClock:inst4|Equal0~50'
            Info: 6: + IC(0.401 ns) + CELL(0.258 ns) = 14.225 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4|timeClock'
            Info: 7: + IC(3.063 ns) + CELL(0.629 ns) = 17.917 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4|min[5]'
            Info: Total cell delay = 5.057 ns ( 28.22 % )
            Info: Total interconnect delay = 12.860 ns ( 71.78 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.579 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'
            Info: 2: + IC(0.888 ns) + CELL(0.827 ns) = 3.014 ns; Loc. = LC_X21_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst|clk1hz'
            Info: 3: + IC(1.483 ns) + CELL(0.390 ns) = 4.887 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4|timeClock'
            Info: 4: + IC(3.063 ns) + CELL(0.629 ns) = 8.579 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4|min[5]'
            Info: Total cell delay = 3.145 ns ( 36.66 % )
            Info: Total interconnect delay = 5.434 ns ( 63.34 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 0.734 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4|min[5]'
        Info: 2: + IC(0.461 ns) + CELL(0.273 ns) = 0.734 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4|min[5]'
        Info: Total cell delay = 0.273 ns ( 37.19 % )
        Info: Total interconnect delay = 0.461 ns ( 62.81 % )
    Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "SegmentDisplay:inst5|state.s0" (data pin = "sw2", clock pin = "clk") is 1.899 ns
    Info: + Longest pin to register delay is 8.866 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'
        Info: 2: + IC(7.294 ns) + CELL(0.273 ns) = 8.866 ns; Loc. = LC_X14_Y7_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5|state.s0'
        Info: Total cell delay = 1.572 ns ( 17.73 % )
        Info: Total interconnect delay = 7.294 ns ( 82.27 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'
        Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X9_Y8_N2; Fanout = 10; REG Node = 'MasterSelect:inst|clk2hz'
        Info: 3: + IC(3.387 ns) + CELL(0.629 ns) = 7.000 ns; Loc. = LC_X14_Y7_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5|state.s0'
        Info: Total cell delay = 2.755 ns ( 39.36 % )
        Info: Total interconnect delay = 4.245 ns ( 60.64 % )
Info: tco from clock "clk" to destination pin "mode_out[0]" through register "SegmentDisplay:inst5|mode_out[0]" is 12.469 ns
    Info: + Longest clock path from clock "clk" to source register is 6.725 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'
        Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst|clk100hz'
        Info: 3: + IC(3.112 ns) + CELL(0.629 ns) = 6.725 ns; Loc. = LC_X11_Y12_N1; Fanout = 1; REG Node = 'SegmentDisplay:inst5|mode_out[0]'
        Info: Total cell delay = 2.755 ns ( 40.97 % )
        Info: Total interconnect delay = 3.970 ns ( 59.03 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 5.546 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y12_N1; Fanout = 1; REG Node = 'SegmentDisplay:inst5|mode_out[0]'
        Info: 2: + IC(3.667 ns) + CELL(1.879 ns) = 5.546 ns; Loc. = PIN_T17; Fanout = 0; PIN Node = 'mode_out[0]'
        Info: Total cell delay = 1.879 ns ( 33.88 % )
        Info: Total interconnect delay = 3.667 ns ( 66.12 % )
Info: th for register "AlarmLogic:inst3|AlarmClock" (data pin = "sw2", clock pin = "clk") is 4.814 ns
    Info: + Longest clock path from clock "clk" to destination register is 13.972 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'
        Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst|clk100hz'
        Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X8_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst|sw0_node'
        Info: 4: + IC(3.914 ns) + CELL(0.827 ns) = 11.664 ns; Loc. = LC_X18_Y6_N9; Fanout = 76; REG Node = 'MasterSelect:inst|mode[1]'
        Info: 5: + IC(1.516 ns) + CELL(0.390 ns) = 13.570 ns; Loc. = LC_X21_Y8_N4; Fanout = 14; COMB Node = 'DigitalClock:inst4|Equal0~49'
        Info: 6: + IC(0.301 ns) + CELL(0.101 ns) = 13.972 ns; Loc. = LC_X21_Y8_N5; Fanout = 17; REG Node = 'AlarmLogic:inst3|AlarmClock'
        Info: Total cell delay = 4.271 ns ( 30.57 % )
        Info: Total interconnect delay = 9.701 ns ( 69.43 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 9.158 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'
        Info: 2: + IC(6.946 ns) + CELL(0.258 ns) = 8.503 ns; Loc. = LC_X21_Y8_N2; Fanout = 1; COMB Node = 'AlarmLogic:inst3|AlarmClock~8'
        Info: 3: + IC(0.397 ns) + CELL(0.258 ns) = 9.158 ns; Loc. = LC_X21_Y8_N5; Fanout = 17; REG Node = 'AlarmLogic:inst3|AlarmClock'
        Info: Total cell delay = 1.815 ns ( 19.82 % )
        Info: Total interconnect delay = 7.343 ns ( 80.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Tue Mar 24 16:11:37 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


