[sim]
RIVIERA.COMPILE.VHDL_RELAX=true
