set ::env(PROJECT_NAME) LU32PEEng
set ::env(DESIGN_TOP) LU32PEEng
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/LU32PEEng/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/LU32PEEng/rtl/LU32PEEng.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
