<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001186A1-20030102-D00000.TIF SYSTEM "US20030001186A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001186A1-20030102-D00001.TIF SYSTEM "US20030001186A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001186A1-20030102-D00002.TIF SYSTEM "US20030001186A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001186A1-20030102-D00003.TIF SYSTEM "US20030001186A1-20030102-D00003.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001186</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10127423</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020423</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38688</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L029/76</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L029/94</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L031/062</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L023/48</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L023/52</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L029/40</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L031/119</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>300000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>774000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>751000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>295000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>298000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>757000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>770000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Semiconductor memory device capable of preventing oxidation of plug and method for fabricating the same</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Soon-Yong</given-name>
<family-name>Kweon</family-name>
</name>
<residence>
<residence-non-us>
<city>Ichon-shi</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>JACOBSON, PRICE, HOLMAN &amp; STERN</name-1>
<name-2>PROFESSIONAL LIMITED LIABILITY COMPANY</name-2>
<address>
<address-1>400 Seventh Street, N.W.</address-1>
<city>Washington</city>
<state>DC</state>
<postalcode>20004</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor device and a fabrication method thereof provides a plug structure composed of a diffusion barrier layer formed at the bottom and on the sides of a contact hole and an oxidation barrier layer formed on the diffusion barrier layer that fills up the inside of the contact hole. This invention prevents contact resistance of a bottom electrode and a plug from increasing as well as implementing high-speed operation and improving the reliability of the semiconductor device. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a ferroelectric RAM (FeRAM) device; and, more particularly, to a memory device that prevents oxidation of a plug caused by oxygen diffusion into the interface between the plug and the bottom electrode and a fabrication method thereof. </paragraph>
</section>
<section>
<heading lvl="1">DESCRIPTION OF THE PRIOR ART </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> A ferroelectric RAM (FeRAM) device is a sort of a nonvolatile memory device using a polarization property of a ferroelectric layer and hysteresis. It is an ideal memory with the advantage of retaining stored information even when the power is turned off, as well as high speed, high capacity and low electric power. As for the dielectric material of the FeRAM, a layer of SrBi<highlight><subscript>2</subscript></highlight>Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9 </subscript></highlight>(SBT), Sr<highlight><subscript>x</subscript></highlight>Bi<highlight><subscript>2-y</subscript></highlight>(Ta<highlight><subscript>i</subscript></highlight>Nb<highlight><subscript>j</subscript></highlight>)<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9-z </subscript></highlight>(SBTN), Pb(Zr<highlight><subscript>x</subscript></highlight>Ti<highlight><subscript>1-x</subscript></highlight>)O<highlight><subscript>3 </subscript></highlight>(PZT), SrTiO<highlight><subscript>3 </subscript></highlight>(ST) or Bi<highlight><subscript>4-x</subscript></highlight>La<highlight><subscript>x</subscript></highlight>Ti<highlight><subscript>3</subscript></highlight>O<highlight><subscript>12 </subscript></highlight>(BLT) is mostly used. The bottom electrode of a capacitor incorporating the ferroelectric layer is usually formed of Pt, Ir, Ru or an oxide thereof. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> To apply the conventional fabrication method of a memory device to the method of fabricating a FeRAM device, it is better to use a ferroelectric layer which has a low crystallization temperature. Also, the contact resistance between the bottom electrode of the capacitor and the plug should be prevented from increasing. Studies on lowering the crystallization temperature of a conventional ferroelectric layer have made much progress, but the technology preventing the increase of a contact resistance between the plug and the bottom electrode is at a standstill. The contact resistance between the plug and the bottom electrode increases, because the polysilicon plug is oxidized during the procedure of a high temperature thermal treatment in an ambient of oxygen for forming a ferroelectric layer. That is, in the subsequent thermal process carried out in an ambient of oxygen for crystallizing the ferroelectric layer, the oxygen diffuses into the interface of the polysilicon plug and the capacitor bottom electrode and oxidizes the surface of polysilicon plug, thus increasing the contact resistance. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional view illustrating a structure of a ferroelectric capacitor of a conventional semiconductor device. The semiconductor device of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is formed by a method described below. That is, an inter-layer dielectric layer (ILD) is deposited on the semiconductor substrate <highlight><bold>145</bold></highlight> with a high doping area <highlight><bold>140</bold></highlight>, and a contact hole connected to the high doping area <highlight><bold>140</bold></highlight> is formed by selectively etching the ILD. Subsequently, a polysilicon plug <highlight><bold>100</bold></highlight> is formed by filling up the contact hole with polysilicon, and then a barrier layer <highlight><bold>150</bold></highlight> of Ti, TiN or TaN is formed on the polysilicon plug <highlight><bold>100</bold></highlight>. After that, a capacitor composed of a bottom electrode <highlight><bold>125</bold></highlight>, a ferroelectric layer <highlight><bold>130</bold></highlight> and a top electrode <highlight><bold>135</bold></highlight> is formed on the barrier layer <highlight><bold>150</bold></highlight>. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> As described above, the oxygen diffusion barrier layer <highlight><bold>150</bold></highlight> is formed of Ti, TiN or TaN between the bottom electrode <highlight><bold>125</bold></highlight> and the polysilicon layer plug <highlight><bold>150</bold></highlight> to prevent the oxygen from being diffused. However, the barrier layer <highlight><bold>150</bold></highlight> formed of Ti, TiN or TaN cannot perform its role properly because it loses its characteristics as a diffusion barrier layer at around 500-C. Although studies have been done on the barrier metal of a three-element compound such as TiAlN or TaSiN, to prevent the diffusion more effectively, the problem of the barrier layer <highlight><bold>150</bold></highlight> being oxidized at over 600-C. or of the barrier layer structure being destroyed has not been solved yet. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In addition, the structure of the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> has a problem that the barrier layer <highlight><bold>150</bold></highlight> becomes non-conductive, because the bottom electrode <highlight><bold>125</bold></highlight> and the sides of the barrier layer <highlight><bold>150</bold></highlight> are exposed during the formation process of a ferroelectric layer <highlight><bold>130</bold></highlight> and the barrier layer <highlight><bold>150</bold></highlight> is oxidized while the ferroelectric layer is deposited. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Therefore, researchers are actively conducting research to prevent the oxidation by transforming the structure of a plug. That is, the aim of the research is moving from developing oxygen diffusion materials towards a method for blocking the oxygen diffusion or increasing paths for oxygen. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a structure forming the barrier layer <highlight><bold>150</bold></highlight> in the contact hole, which is known as a stable plug structure. The reference numerals of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> are the same as those of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. However, the structure of the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is more or less acceptable in the aspect of anti-oxidation, compared to other existing structures, but this structure as well does not prevent oxygen diffusion effectively. As an example of this, in the case the bottom electrode <highlight><bold>125</bold></highlight> of a semiconductor device with the structure of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is formed of Pt which causes a lot of oxygen diffusion, and the barrier layer <highlight><bold>150</bold></highlight> is formed of TiN, the property of the semiconductor deteriorates in a thermal process carried out at around 500-C. Moreover, when doing so, the fabricating process becomes more complicated than fabricating the semiconductor device structure of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, which leads to an increase in production costs. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> It is, therefore, an object of the present invention to provide a semiconductor device, which employs an oxygen diffusion barrier layer inside a plug to protect the plug from being oxidized during a high temperature thermal treatment in an ambient of oxygen effectively, and a fabrication method thereof. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In accordance with an embodiment of the present invention, there is provided a semiconductor device, comprising: an inter-layer dielectric layer formed on a semiconductor substrate with a contact hole inside; a diffusion barrier layer formed at the bottom and on the sides of the contact hole; an oxidation barrier layer formed on the diffusion barrier layer for filling up the contact hole; a bottom electrode of a capacitor contacting the diffusion barrier layer and the anti-oxidation layer; a dielectric layer formed on the bottom electrode; and a top electrode formed on the dielectric layer. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> In accordance with an embodiment of the present invention, there is provided a method for fabricating a semiconductor device, comprising the steps of: forming an inter-layer dielectric layer on a semiconductor substrate; forming a contact hole by selectively etching the inter-layer dielectric layer; forming a diffusion barrier layer at the bottom and on the sides of the contact hole; filling up the contact hole by forming an oxidation barrier layer on the anti-diffusion layer; forming a bottom electrode of a capacitor contacting the diffusion barrier layer and the anti-oxidation layer; forming a dielectric layer on the bottom electrode; and forming a top electrode on the dielectric layer. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The above and other objects and features of the present invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which: </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional view illustrating a structure of a ferroelectric capacitor of a conventional semiconductor device; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a cross-sectional view showing a structure of a ferroelectric capacitor of another conventional semiconductor device; and </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>D represent a method for fabricating a ferroelectric capacitor of a semiconductor device in accordance with an embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Other objects and aspects of the invention will become apparent from the following description of the embodiments with reference to the accompanying drawings, which is set forth hereinafter. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, an inter-layer dielectric layer (ILD) <highlight><bold>110</bold></highlight> is deposited on a silicon substrate <highlight><bold>145</bold></highlight> with a high doping area. Next, it is optionally etched and a contact hole is formed to expose the silicon substrate <highlight><bold>145</bold></highlight>. After that, a silicide layer <highlight><bold>105</bold></highlight> is formed at the bottom of the contact hole. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The silicide layer <highlight><bold>105</bold></highlight> is formed in a method as follows. First, on the structure having a contact hole, a metal layer of at least one of Ti, Co and Ni is deposited by ionized metal plasma physical vapor deposition (IMP-PVD), collimated plasma physical vapor deposition (colli-PVD), chemical vapor deposition (CVD) or atomic layer deposition (ALD). Then, the silicon substrate under the contact hole is made to have a chemical reaction with the metal layer by carrying out a rapid thermal annealing process (RTP) or a thermal treatment using a furnace. As a result, a silicide layer <highlight><bold>105</bold></highlight> of TiSi<highlight><subscript>2</subscript></highlight>, CoSi<highlight><subscript>2 </subscript></highlight>or NiSi<highlight><subscript>2 </subscript></highlight>is formed at the bottom of the contact hole, and, thereafter, the metal layer on the inter-layer dielectric layer <highlight><bold>110</bold></highlight> is removed with a mixed solution of NH<highlight><subscript>4</subscript></highlight>OH, H<highlight><subscript>2</subscript></highlight>O<highlight><subscript>2 </subscript></highlight>and H<highlight><subscript>2</subscript></highlight>O<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Subsequently, a diffusion barrier layer <highlight><bold>115</bold></highlight> is deposited at a thickness of 50 &angst; to 1000 &angst; on the entire surface of the substrate structure where the silicide layer <highlight><bold>105</bold></highlight> is formed. Here, the diffusion barrier layer <highlight><bold>115</bold></highlight> should be deposited on the side and at the bottom of the contact hole so that the inside of the contact hole is not filled with the diffusion barrier layer <highlight><bold>115</bold></highlight>. The diffusion barrier layer <highlight><bold>115</bold></highlight> is formed by depositing TiN, TiAlN, TiSiN, TaN or TaSiN with a method of CVD, ALD, IMP-PVD or colli-PVD. After the diffusion barrier layer is deposited, an oxygen plasma treatment may be performed to improve the diffusion blocking property. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Subsequently, the inside of the contact hole is filled up completely by depositing an oxidation barrier layer <highlight><bold>120</bold></highlight> of one of Ir and Ru, elements with good oxygen diffusion preventing properties, on the diffusion barrier layer <highlight><bold>115</bold></highlight> at a thickness of 50 &angst; to 5000 &angst;. The oxidation barrier layer <highlight><bold>120</bold></highlight> is deposited with a CVD, ALD or electrochemical deposition method that has high step coverage. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> After the oxidation barrier layer <highlight><bold>120</bold></highlight> is deposited, an RTP, a thermal treatment using a furnace or a plasma thermal treatment is performed in an ambient of oxygen, nitrogen or argon at a temperature of 400&tilde;800-C. to stabilize oxidation barrier layer <highlight><bold>120</bold></highlight>. The time for thermal treatment is 1 second to 10 minutes for the RTP; and 10 minutes to 5 hours for the furnace thermal treatment. In the meantime, the plasma thermal treatment is performed with O<highlight><subscript>2</subscript></highlight>, O<highlight><subscript>3</subscript></highlight>, N<highlight><subscript>2</subscript></highlight>, N<highlight><subscript>2</subscript></highlight>O or NH<highlight><subscript>3 </subscript></highlight>plasma. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Subsequently, as illustrated in <cross-reference target="DRAWINGS">FIG. 3B, a</cross-reference> plug <highlight><bold>100</bold></highlight> composed of the oxidation barrier pattern <highlight><bold>120</bold></highlight>A and a diffusion barrier pattern <highlight><bold>115</bold></highlight>A are formed inside the contact hole by removing the oxidation barrier layer <highlight><bold>120</bold></highlight> and the diffusion barrier layer <highlight><bold>115</bold></highlight> with a chemical mechanical polishing process or etching process until the inter-layer dielectric layer (ILD) <highlight><bold>110</bold></highlight> is exposed. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Subsequently, a bottom electrode <highlight><bold>125</bold></highlight> is formed on the plug <highlight><bold>100</bold></highlight> as illustrated in <cross-reference target="DRAWINGS">FIG. 3C</cross-reference>. The bottom electrode <highlight><bold>125</bold></highlight> is formed by depositing IrO<highlight><subscript>x </subscript></highlight>or RuO<highlight><subscript>x </subscript></highlight>at a thickness of 1000 &angst; to 10000 &angst; using a PVD, CVD or ALD method, and performing a patterning process, which is composed of lithography and etching procedures. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> After the bottom electrode <highlight><bold>125</bold></highlight> is formed, an RTP, a thermal treatment using a furnace or a plasma thermal treatment is carried out. The RTP is carried out in an ambient of O<highlight><subscript>2</subscript></highlight>, O<highlight><subscript>3</subscript></highlight>, N<highlight><subscript>2 </subscript></highlight>or Ar at a temperature of 400&tilde;800-C. The time for thermal treatment is 1 second to 10 minutes for the RTP; and 10 minutes to 5 hours for the furnace thermal treatment. In the meantime, the plasma thermal treatment is carried out with O<highlight><subscript>2</subscript></highlight>, O<highlight><subscript>3</subscript></highlight>, N<highlight><subscript>2</subscript></highlight>, N<highlight><subscript>2</subscript></highlight>O or NH<highlight><subscript>3 </subscript></highlight>plasma. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Subsequently, as illustrated in <cross-reference target="DRAWINGS">FIG. 3D, a</cross-reference> ferroelectric layer <highlight><bold>130</bold></highlight> and a top electrode <highlight><bold>135</bold></highlight> are formed on the bottom electrode <highlight><bold>125</bold></highlight>. The ferroelectric layer <highlight><bold>130</bold></highlight> is formed of SrBi<highlight><subscript>2</subscript></highlight>Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9 </subscript></highlight>(SBT), Sr<highlight><subscript>x</subscript></highlight>Bi<highlight><subscript>2-y</subscript></highlight>(Ta<highlight><subscript>i</subscript></highlight>Nb<highlight><subscript>j</subscript></highlight>)<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9-z </subscript></highlight>(SBTN), Pb(Zr<highlight><subscript>x</subscript></highlight>,Ti<highlight><subscript>1-x</subscript></highlight>)O<highlight><subscript>3 </subscript></highlight>(PZT), SrTiO<highlight><subscript>3 </subscript></highlight>(ST) or Bi<highlight><subscript>4-x</subscript></highlight>La<highlight><subscript>x</subscript></highlight>Ti<highlight><subscript>3</subscript></highlight>O<highlight><subscript>12 </subscript></highlight>(BLT) at a thickness of 20 &angst; to 2000 &angst;. It is deposited with a CVD or ALD method that has superior step coverage. After the deposition, it goes through a thermal process in an ambient of O<highlight><subscript>2</subscript></highlight>, N<highlight><subscript>2</subscript></highlight>, O<highlight><subscript>3</subscript></highlight>, He, Ne and Kr for 10 minutes to 5 hours. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> After that, the device is finally completed by forming an inter-layer dielectric layer, interconnection and passivation. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The present invention described above prevents an increase in a contact resistance caused by oxygen diffusion in a high temperature thermal treatment in an ambient of oxygen to form a ferroelectric layer by forming a plug composed of an oxidation barrier layer and a diffusion barrier layer instead of a conventional polysilicon plug. The oxidation barrier layer and a diffusion barrier layer are good for high-speed operation because the plug resistance is remarkably low compared to a polysilicon. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> While the present invention has been described with respect to certain preferred embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device, comprising: 
<claim-text>an inter-layer dielectric layer formed on a semiconductor substrate with a contact hole inside; </claim-text>
<claim-text>a diffusion barrier layer formed at the bottom and on the sides of the contact hole; </claim-text>
<claim-text>an oxidation barrier layer formed on the diffusion barrier layer for filling up the contact hole; </claim-text>
<claim-text>a bottom electrode of a capacitor contacting the diffusion barrier layer and the oxidation barrier layer; </claim-text>
<claim-text>a dielectric layer formed on the bottom electrode; and </claim-text>
<claim-text>a top electrode formed on the dielectric layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor device as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the diffusion barrier layer is formed of a compound selected from the group consisting of TiN, TiAlN, TiSiN, TaN and TaSiN. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor device as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the oxidation barrier layer is formed of a compound selected from the group consisting of Ir and Ru. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor device as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the dielectric layer is a ferroelectric layer. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor device as recited in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, further comprising a silicide layer between the diffusion barrier layer and the bottom of the contact hole. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor device as recited in <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the silicide layer is formed of a compound selected from the group consisting of TiSi<highlight><subscript>2</subscript></highlight>, CoSi<highlight><subscript>2 </subscript></highlight>and NiSi<highlight><subscript>2</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The semiconductor device as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the bottom electrode is formed of a compound selected from the group consisting of IrO<highlight><subscript>x </subscript></highlight>and RuO<highlight><subscript>x</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor device as recited in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the ferroelectric layer is formed of a compound selected from the group consisting of SrBi<highlight><subscript>2</subscript></highlight>Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9</subscript></highlight>, Sr<highlight><subscript>x</subscript></highlight>Bi<highlight><subscript>2-y</subscript></highlight>(Ta<highlight><subscript>i</subscript></highlight>Nb<highlight><subscript>j</subscript></highlight>)<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9-z</subscript></highlight>, Pb(Zr<highlight><subscript>x</subscript></highlight>,Ti<highlight><subscript>1-X</subscript></highlight>)O<highlight><subscript>3</subscript></highlight>, SrTiO<highlight><subscript>3 </subscript></highlight>and Bi<highlight><subscript>4-x</subscript></highlight>La<highlight><subscript>x</subscript></highlight>Ti<highlight><subscript>3</subscript></highlight>O<highlight><subscript>12</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A method for fabricating a semiconductor device, comprising the steps of: 
<claim-text>forming an inter-layer dielectric layer on a semiconductor substrate; </claim-text>
<claim-text>forming a contact hole by etching the inter-layer dielectric layer selectively; </claim-text>
<claim-text>forming a diffusion barrier layer at the bottom and on the sides of the contact hole; </claim-text>
<claim-text>filling up the contact hole by forming an oxidation barrier layer on the diffusion barrier layer; </claim-text>
<claim-text>forming a bottom electrode of a capacitor contacting the diffusion barrier layer and the oxidation barrier layer; </claim-text>
<claim-text>forming a dielectric layer on the bottom electrode; and </claim-text>
<claim-text>forming a top electrode on the dielectric layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein in the step of forming the diffusion barrier layer, the diffusion barrier layer is formed of a compound selected from the group consisting of TiN, TiAlN, TiSiN, TaN and TaSiN. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein in the step of forming the diffusion barrier layer, the diffusion barrier layer is formed using a method selected from the group consisting of an ionized metal plasma physical vapor deposition (IMP-PVD) method, a collimated plasma physical vapor deposition (colli-PVD) method, a chemical vapor deposition (CVD) method and an atomic layer deposition (ALD) method. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, further including the step of thermally treating the diffusion barrier layer in an ambient of oxygen. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein in the step of forming the oxidation barrier layer, the oxidation barrier layer is formed of a compound selected from the group consisting of Ir and Ru. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein in the step of forming the oxidation barrier layer, the oxidation barrier layer is formed using a method selected from the group consisting of a chemical vapor deposition method, an atomic layer deposition method or an electrochemical deposition method. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, further comprising the step of thermally treating the oxidation barrier layer. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein in the step of forming the bottom electrode, the bottom electrode is formed of a compound selected from a group consisting of IrO<highlight><subscript>x </subscript></highlight>and RuO<highlight><subscript>x</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein in the step of forming the dielectric layer, the dielectric layer is a ferroelectric layer formed of a compound selected from the group consisting of SrBi<highlight><subscript>2</subscript></highlight>Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9</subscript></highlight>, Sr<highlight><subscript>x</subscript></highlight>Bi<highlight><subscript>2-y</subscript></highlight>(Ta<highlight><subscript>i</subscript></highlight>Nb<highlight><subscript>j</subscript></highlight>)<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9-Z</subscript></highlight>, Pb(Zr<highlight><subscript>x</subscript></highlight>,Ti<highlight><subscript>1-X</subscript></highlight>)O<highlight><subscript>3</subscript></highlight>, SrTiO<highlight><subscript>3 </subscript></highlight>and Bi<highlight><subscript>4-x</subscript></highlight>La<highlight><subscript>x</subscript></highlight>Ti<highlight><subscript>3</subscript></highlight>O<highlight><subscript>12</subscript></highlight>.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3D</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001186A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001186A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001186A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001186A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
