# ğŸ“Œ Verilog-verification-automation-tool
---
## ğŸš€ ì£¼ìš” ê¸°ëŠ¥
  - generate_input.py	: ëœë¤ 8ë¹„íŠ¸ ì…ë ¥ê°’(A, B, Cin) ìƒì„± ë° ì €ì¥ (input.txt)
  - run_verilog.py : Verilog ì‹œë®¬ë ˆì´í„° ì‹¤í–‰ ìë™í™” (verilog & pyverilog)
---
### âœ… 1. Pythonìœ¼ë¡œ ì…ë ¥ ë°ì´í„° ìƒì„±(generate_input.py)

ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**

  - with open("ëŒ€ìƒíŒŒì¼", "w"(ì“°ê¸°) or "r"(ì½ê¸°)) as file
    1. fileì„ opení•˜ê³  close()ì•ˆí•˜ëŠ” ê²ƒì„ ë°©ì§€í•˜ê¸° ìœ„í•´ ì‚¬ìš©
    2. open êµ¬ë¬¸ ì¢…ë£Œì‹œ close()ê°€ ë™ì‘
    3. random.randint(0,1)ë¡œ ìƒì„±ëœ ê°’ txt íŒŒì¼ì— ì €ì¥í•˜ê¸° ìœ„í•´ ì‚¬ìš©
    
### âœ… 2. Pythonìœ¼ë¡œ Verilog ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰(run_verilog.py)

ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**

  - Pyverilog ì‚¬ìš©
  
  - Pyverilog ê¸°ëŠ¥
    1. code parser
    2. dataflow analyzer
    3. control-flow analyzer
    4. code generator
    
  - Pyverilogì˜ ê¸°ëŠ¥ ì¤‘ VerilogDataflowAnalyzerë¡œ code generator ê¸°ëŠ¥ì„ ì‚¬ìš©
    1. ì‹¤í–‰ ê²°ê³¼ë¥¼ verilog_output.txtë¡œ ì €ì¥
    2. verilog_output.txtì™€ ì‹¤ì œ verilog ê²°ê³¼ ê°’ê³¼ ë¹„êµë¡œ ê²€ì¦

  - analyzer = VerilogDataflowAnalyzer(verilog_file, noreorder=True, topmodule='adder')
analyzer.generate()
    1. topmodule='adder'ë¥¼ ì§€ì •í•˜ì—¬ "adder"ë¼ëŠ” ì´ë¦„ì˜ ìµœìƒìœ„ ëª¨ë“ˆì„ ë¶„ì„ ëŒ€ìƒìœ¼ë¡œ ì„¤ì •
    2. analyzer.generate()ë¥¼ í˜¸ì¶œí•˜ì—¬ ë°ì´í„° íë¦„ ë¶„ì„ì„ ìˆ˜í–‰
    3. noreorder=True ì¼ë°˜ì ìœ¼ë¡œ ìµœì í™”ë¥¼ ìœ„í•´ ë‚´ë¶€ì ìœ¼ë¡œ ì—°ì‚° ìˆœì„œë¥¼ ë³€ê²½í•˜ì§€ ì•Šê³  ìˆœì„œë¥¼ ê·¸ëŒ€ë¡œ ìœ ì§€í•œ ì±„ë¡œ ë¶„ì„


