{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571420141426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571420141426 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_SoC_GHRD 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_SoC_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571420141522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571420141582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571420141582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571420142405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571420142437 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571420143048 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1571420143352 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "165 265 " "No exact pin location assignment(s) for 165 pins of 265 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571420143922 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1571420143946 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1571420143946 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1571420171237 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "89 pins " "The Fitter cannot place 89 pins." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "pin GPIO_0\[0\], GPIO_0\[1\], GPIO_0\[2\], GPIO_0\[3\], GPIO_0\[4\] and other 84 pins " "The pin name(s): GPIO_0\[0\], GPIO_0\[1\], GPIO_0\[2\], GPIO_0\[3\], GPIO_0\[4\] and other 84 pins" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_EQC_INFO" "These pins are 89 " "These pins are in a group of 89 components with similar legality requirements" {  } {  } 0 15647 "%1!s! in a group of %2!d! components with similar legality requirements" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "256 " "No legal location could be found out of 256 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECIO_IO_NONE" "single-ended bidirectional " "There were not enough single-ended bidirectional pin locations available (171 locations affected)" { { "Info" "IFPP_NAME" "Y9 " "Y9. Already placed at this location: pin altera_reserved_tdo" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdo location PIN_Y9 due to: JTAG placement " "The I/O pad altera_reserved_tdo is constrained to the location PIN_Y9 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AC7 " "AC7. Already placed at this location: pin altera_reserved_tms" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tms location PIN_AC7 due to: JTAG placement " "The I/O pad altera_reserved_tms is constrained to the location PIN_AC7 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AB5 " "AB5. Already placed at this location: pin altera_reserved_tck" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tck location PIN_AB5 due to: JTAG placement " "The I/O pad altera_reserved_tck is constrained to the location PIN_AB5 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "W10 " "W10. Already placed at this location: pin altera_reserved_tdi" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdi location PIN_W10 due to: JTAG placement " "The I/O pad altera_reserved_tdi is constrained to the location PIN_W10 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "Y8 " "Y8. Already placed at this location: pin HDMI_TX_D\[3\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[3\] location PIN_Y8 due to: User Location Constraints (PIN_Y8) " "The I/O pad HDMI_TX_D\[3\] is constrained to the location PIN_Y8 due to: User Location Constraints (PIN_Y8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 71 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "Y4 " "Y4. Already placed at this location: pin HDMI_TX_D\[9\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[9\] location PIN_Y4 due to: User Location Constraints (PIN_Y4) " "The I/O pad HDMI_TX_D\[9\] is constrained to the location PIN_Y4 due to: User Location Constraints (PIN_Y4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 71 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "W8 " "W8. Already placed at this location: pin HDMI_TX_D\[2\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[2\] location PIN_W8 due to: User Location Constraints (PIN_W8) " "The I/O pad HDMI_TX_D\[2\] is constrained to the location PIN_W8 due to: User Location Constraints (PIN_W8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 71 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "Y5 " "Y5. Already placed at this location: pin HDMI_TX_D\[7\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[7\] location PIN_Y5 due to: User Location Constraints (PIN_Y5) " "The I/O pad HDMI_TX_D\[7\] is constrained to the location PIN_Y5 due to: User Location Constraints (PIN_Y5)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 71 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "T8 " "T8. Already placed at this location: pin HDMI_TX_HS" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_HS location PIN_T8 due to: User Location Constraints (PIN_T8) " "The I/O pad HDMI_TX_HS is constrained to the location PIN_T8 due to: User Location Constraints (PIN_T8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 73 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AB4 " "AB4. Already placed at this location: pin HDMI_TX_D\[11\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_TX_D\[11\] location PIN_AB4 due to: User Location Constraints (PIN_AB4) " "The I/O pad HDMI_TX_D\[11\] is constrained to the location PIN_AB4 due to: User Location Constraints (PIN_AB4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 71 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AA4 " "AA4. Already placed at this location: pin HDMI_I2C_SDA" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_I2C_SDA location PIN_AA4 due to: User Location Constraints (PIN_AA4) " "The I/O pad HDMI_I2C_SDA is constrained to the location PIN_AA4 due to: User Location Constraints (PIN_AA4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 65 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "U10 " "U10. Already placed at this location: pin HDMI_I2C_SCL" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HDMI_I2C_SCL location PIN_U10 due to: User Location Constraints (PIN_U10) " "The I/O pad HDMI_I2C_SCL is constrained to the location PIN_U10 due to: User Location Constraints (PIN_U10)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 64 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1571420180251 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "and 159 more locations not displayed " "and 159 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 1 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} { { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22207 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22209 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22223 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22225 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22164 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22166 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22163 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22165 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22172 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22174 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22173 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22179 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22280 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22281 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22279 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22288 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22290 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22287 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22289 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22298 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22296 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22297 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22295 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22306 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22303 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22305 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22314 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22312 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22311 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22320 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22322 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22319 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22330 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22328 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22329 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22327 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22338 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22337 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22389 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22406 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22424 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22423 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22426 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22511 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22512 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22517 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22518 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22523 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22521 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22524 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22522 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22549 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22550 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22553 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22554 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22575 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22576 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22577 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22579 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22578 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22584 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22585 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22587 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22586 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22591 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22592 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22593 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22595 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22594 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22599 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22600 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22601 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22603 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22602 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22607 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22608 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22609 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22611 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22610 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22612 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22616 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22617 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22619 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22618 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22623 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22624 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22625 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22627 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22626 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22631 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22632 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22633 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22635 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22634 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22639 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22640 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22641 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22643 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22642 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22644 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22647 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22648 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22649 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22651 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22650 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22655 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22656 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22657 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22659 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22658 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22660 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22661 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22663 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22664 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22665 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22667 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22668 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22487 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22486 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22488 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22481 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22483 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22482 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22484 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22473 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22471 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22472 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22461 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22463 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22462 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22449 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22451 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22450 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22452 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22441 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22443 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22442 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22444 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22437 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22439 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22438 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22440 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22429 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22431 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22411 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22401 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22402 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22404 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22393 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22387 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22386 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22388 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22383 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22382 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22384 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22373 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22375 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22374 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22376 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22369 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22371 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22370 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22372 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22357 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22359 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 22307 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 280404 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 280420 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 280436 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 280452 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (171 locations affected)"} 280468 }  }  }  }  } }  } 0 184016 "There were not enough %1!s! pin locations available" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCIO 2.5V " "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)" { { "Info" "IFPP_NAME" "U9 " "U9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "V10 " "V10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AD4 " "AD4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AC4 " "AC4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AA11 " "AA11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AE6 " "AE6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "Y11 " "Y11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AD5 " "AD5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AF4 " "AF4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "W11 " "W11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AF7 " "AF7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "AH3 " "AH3" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""} { "Info" "IFPP_NAME" "and 73 more locations not displayed " "and 73 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22171 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22180 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22182 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22181 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22188 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22190 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22187 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22189 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22282 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22304 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22313 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22321 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22336 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22335 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22364 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22362 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22363 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22361 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22366 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22368 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22365 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22367 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22380 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22378 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22379 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22377 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22390 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22392 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22391 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22398 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22399 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22397 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22408 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22405 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22407 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22416 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22414 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22415 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22413 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22422 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22421 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22427 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22425 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22434 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22436 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22433 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22435 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22448 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22446 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22447 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22445 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22456 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22455 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22458 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22459 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22457 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22466 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22468 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22465 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22480 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22478 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22479 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22477 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22492 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22491 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22494 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22495 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22493 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22498 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22500 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22497 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22504 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22502 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22503 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22501 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22508 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22507 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22509 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22510 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22515 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22513 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22516 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22514 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22519 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (85 locations affected)"} 22520 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1571420180251 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1571420180251 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:09 " "Fitter periphery placement operations ending: elapsed time is 00:00:09" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571420180267 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:38 " "Fitter preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571420180287 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1571420186617 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571420186677 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1571420186677 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "92 " "Following 92 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_CONVST } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCK GND " "Pin ADC_SCK has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_SCK } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SDI GND " "Pin ADC_SDI has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_SDI } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[0\] VCC " "Pin ARDUINO_IO\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[1\] VCC " "Pin ARDUINO_IO\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[2\] VCC " "Pin ARDUINO_IO\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[3\] VCC " "Pin ARDUINO_IO\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[4\] VCC " "Pin ARDUINO_IO\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[5\] VCC " "Pin ARDUINO_IO\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[6\] VCC " "Pin ARDUINO_IO\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[7\] VCC " "Pin ARDUINO_IO\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[8\] VCC " "Pin ARDUINO_IO\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[9\] VCC " "Pin ARDUINO_IO\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[10\] VCC " "Pin ARDUINO_IO\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[11\] VCC " "Pin ARDUINO_IO\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[12\] VCC " "Pin ARDUINO_IO\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[13\] VCC " "Pin ARDUINO_IO\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[14\] VCC " "Pin ARDUINO_IO\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[15\] VCC " "Pin ARDUINO_IO\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N VCC " "Pin ARDUINO_RESET_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1571420186685 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1571420186685 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../DE10_NANO_Top_Level.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_Top_Level.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1571420186693 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1571420186693 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1571420186697 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5576 " "Peak virtual memory: 5576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571420187568 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 18 11:36:27 2019 " "Processing ended: Fri Oct 18 11:36:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571420187568 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571420187568 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571420187568 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571420187568 ""}
